
test_itm.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007e04  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000001c  08007f94  08007f94  00017f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007fb0  08007fb0  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  08007fb0  08007fb0  00017fb0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007fb8  08007fb8  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007fb8  08007fb8  00017fb8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007fbc  08007fbc  00017fbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  08007fc0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020090  2**0
                  CONTENTS
 10 .bss          00000894  20000090  20000090  00020090  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20000924  20000924  00020090  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 13 .debug_info   000180f1  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003bdf  00000000  00000000  000381b1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001350  00000000  00000000  0003bd90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 000011d0  00000000  00000000  0003d0e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023749  00000000  00000000  0003e2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000192c2  00000000  00000000  000619f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d2641  00000000  00000000  0007acbb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0014d2fc  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005280  00000000  00000000  0014d34c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000090 	.word	0x20000090
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007f7c 	.word	0x08007f7c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000094 	.word	0x20000094
 80001cc:	08007f7c 	.word	0x08007f7c

080001d0 <__aeabi_uldivmod>:
 80001d0:	b953      	cbnz	r3, 80001e8 <__aeabi_uldivmod+0x18>
 80001d2:	b94a      	cbnz	r2, 80001e8 <__aeabi_uldivmod+0x18>
 80001d4:	2900      	cmp	r1, #0
 80001d6:	bf08      	it	eq
 80001d8:	2800      	cmpeq	r0, #0
 80001da:	bf1c      	itt	ne
 80001dc:	f04f 31ff 	movne.w	r1, #4294967295
 80001e0:	f04f 30ff 	movne.w	r0, #4294967295
 80001e4:	f000 b974 	b.w	80004d0 <__aeabi_idiv0>
 80001e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80001ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001f0:	f000 f806 	bl	8000200 <__udivmoddi4>
 80001f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001fc:	b004      	add	sp, #16
 80001fe:	4770      	bx	lr

08000200 <__udivmoddi4>:
 8000200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000204:	9d08      	ldr	r5, [sp, #32]
 8000206:	4604      	mov	r4, r0
 8000208:	468e      	mov	lr, r1
 800020a:	2b00      	cmp	r3, #0
 800020c:	d14d      	bne.n	80002aa <__udivmoddi4+0xaa>
 800020e:	428a      	cmp	r2, r1
 8000210:	4694      	mov	ip, r2
 8000212:	d969      	bls.n	80002e8 <__udivmoddi4+0xe8>
 8000214:	fab2 f282 	clz	r2, r2
 8000218:	b152      	cbz	r2, 8000230 <__udivmoddi4+0x30>
 800021a:	fa01 f302 	lsl.w	r3, r1, r2
 800021e:	f1c2 0120 	rsb	r1, r2, #32
 8000222:	fa20 f101 	lsr.w	r1, r0, r1
 8000226:	fa0c fc02 	lsl.w	ip, ip, r2
 800022a:	ea41 0e03 	orr.w	lr, r1, r3
 800022e:	4094      	lsls	r4, r2
 8000230:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000234:	0c21      	lsrs	r1, r4, #16
 8000236:	fbbe f6f8 	udiv	r6, lr, r8
 800023a:	fa1f f78c 	uxth.w	r7, ip
 800023e:	fb08 e316 	mls	r3, r8, r6, lr
 8000242:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000246:	fb06 f107 	mul.w	r1, r6, r7
 800024a:	4299      	cmp	r1, r3
 800024c:	d90a      	bls.n	8000264 <__udivmoddi4+0x64>
 800024e:	eb1c 0303 	adds.w	r3, ip, r3
 8000252:	f106 30ff 	add.w	r0, r6, #4294967295
 8000256:	f080 811f 	bcs.w	8000498 <__udivmoddi4+0x298>
 800025a:	4299      	cmp	r1, r3
 800025c:	f240 811c 	bls.w	8000498 <__udivmoddi4+0x298>
 8000260:	3e02      	subs	r6, #2
 8000262:	4463      	add	r3, ip
 8000264:	1a5b      	subs	r3, r3, r1
 8000266:	b2a4      	uxth	r4, r4
 8000268:	fbb3 f0f8 	udiv	r0, r3, r8
 800026c:	fb08 3310 	mls	r3, r8, r0, r3
 8000270:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000274:	fb00 f707 	mul.w	r7, r0, r7
 8000278:	42a7      	cmp	r7, r4
 800027a:	d90a      	bls.n	8000292 <__udivmoddi4+0x92>
 800027c:	eb1c 0404 	adds.w	r4, ip, r4
 8000280:	f100 33ff 	add.w	r3, r0, #4294967295
 8000284:	f080 810a 	bcs.w	800049c <__udivmoddi4+0x29c>
 8000288:	42a7      	cmp	r7, r4
 800028a:	f240 8107 	bls.w	800049c <__udivmoddi4+0x29c>
 800028e:	4464      	add	r4, ip
 8000290:	3802      	subs	r0, #2
 8000292:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000296:	1be4      	subs	r4, r4, r7
 8000298:	2600      	movs	r6, #0
 800029a:	b11d      	cbz	r5, 80002a4 <__udivmoddi4+0xa4>
 800029c:	40d4      	lsrs	r4, r2
 800029e:	2300      	movs	r3, #0
 80002a0:	e9c5 4300 	strd	r4, r3, [r5]
 80002a4:	4631      	mov	r1, r6
 80002a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002aa:	428b      	cmp	r3, r1
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0xc2>
 80002ae:	2d00      	cmp	r5, #0
 80002b0:	f000 80ef 	beq.w	8000492 <__udivmoddi4+0x292>
 80002b4:	2600      	movs	r6, #0
 80002b6:	e9c5 0100 	strd	r0, r1, [r5]
 80002ba:	4630      	mov	r0, r6
 80002bc:	4631      	mov	r1, r6
 80002be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002c2:	fab3 f683 	clz	r6, r3
 80002c6:	2e00      	cmp	r6, #0
 80002c8:	d14a      	bne.n	8000360 <__udivmoddi4+0x160>
 80002ca:	428b      	cmp	r3, r1
 80002cc:	d302      	bcc.n	80002d4 <__udivmoddi4+0xd4>
 80002ce:	4282      	cmp	r2, r0
 80002d0:	f200 80f9 	bhi.w	80004c6 <__udivmoddi4+0x2c6>
 80002d4:	1a84      	subs	r4, r0, r2
 80002d6:	eb61 0303 	sbc.w	r3, r1, r3
 80002da:	2001      	movs	r0, #1
 80002dc:	469e      	mov	lr, r3
 80002de:	2d00      	cmp	r5, #0
 80002e0:	d0e0      	beq.n	80002a4 <__udivmoddi4+0xa4>
 80002e2:	e9c5 4e00 	strd	r4, lr, [r5]
 80002e6:	e7dd      	b.n	80002a4 <__udivmoddi4+0xa4>
 80002e8:	b902      	cbnz	r2, 80002ec <__udivmoddi4+0xec>
 80002ea:	deff      	udf	#255	; 0xff
 80002ec:	fab2 f282 	clz	r2, r2
 80002f0:	2a00      	cmp	r2, #0
 80002f2:	f040 8092 	bne.w	800041a <__udivmoddi4+0x21a>
 80002f6:	eba1 010c 	sub.w	r1, r1, ip
 80002fa:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002fe:	fa1f fe8c 	uxth.w	lr, ip
 8000302:	2601      	movs	r6, #1
 8000304:	0c20      	lsrs	r0, r4, #16
 8000306:	fbb1 f3f7 	udiv	r3, r1, r7
 800030a:	fb07 1113 	mls	r1, r7, r3, r1
 800030e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000312:	fb0e f003 	mul.w	r0, lr, r3
 8000316:	4288      	cmp	r0, r1
 8000318:	d908      	bls.n	800032c <__udivmoddi4+0x12c>
 800031a:	eb1c 0101 	adds.w	r1, ip, r1
 800031e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000322:	d202      	bcs.n	800032a <__udivmoddi4+0x12a>
 8000324:	4288      	cmp	r0, r1
 8000326:	f200 80cb 	bhi.w	80004c0 <__udivmoddi4+0x2c0>
 800032a:	4643      	mov	r3, r8
 800032c:	1a09      	subs	r1, r1, r0
 800032e:	b2a4      	uxth	r4, r4
 8000330:	fbb1 f0f7 	udiv	r0, r1, r7
 8000334:	fb07 1110 	mls	r1, r7, r0, r1
 8000338:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800033c:	fb0e fe00 	mul.w	lr, lr, r0
 8000340:	45a6      	cmp	lr, r4
 8000342:	d908      	bls.n	8000356 <__udivmoddi4+0x156>
 8000344:	eb1c 0404 	adds.w	r4, ip, r4
 8000348:	f100 31ff 	add.w	r1, r0, #4294967295
 800034c:	d202      	bcs.n	8000354 <__udivmoddi4+0x154>
 800034e:	45a6      	cmp	lr, r4
 8000350:	f200 80bb 	bhi.w	80004ca <__udivmoddi4+0x2ca>
 8000354:	4608      	mov	r0, r1
 8000356:	eba4 040e 	sub.w	r4, r4, lr
 800035a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800035e:	e79c      	b.n	800029a <__udivmoddi4+0x9a>
 8000360:	f1c6 0720 	rsb	r7, r6, #32
 8000364:	40b3      	lsls	r3, r6
 8000366:	fa22 fc07 	lsr.w	ip, r2, r7
 800036a:	ea4c 0c03 	orr.w	ip, ip, r3
 800036e:	fa20 f407 	lsr.w	r4, r0, r7
 8000372:	fa01 f306 	lsl.w	r3, r1, r6
 8000376:	431c      	orrs	r4, r3
 8000378:	40f9      	lsrs	r1, r7
 800037a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800037e:	fa00 f306 	lsl.w	r3, r0, r6
 8000382:	fbb1 f8f9 	udiv	r8, r1, r9
 8000386:	0c20      	lsrs	r0, r4, #16
 8000388:	fa1f fe8c 	uxth.w	lr, ip
 800038c:	fb09 1118 	mls	r1, r9, r8, r1
 8000390:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000394:	fb08 f00e 	mul.w	r0, r8, lr
 8000398:	4288      	cmp	r0, r1
 800039a:	fa02 f206 	lsl.w	r2, r2, r6
 800039e:	d90b      	bls.n	80003b8 <__udivmoddi4+0x1b8>
 80003a0:	eb1c 0101 	adds.w	r1, ip, r1
 80003a4:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a8:	f080 8088 	bcs.w	80004bc <__udivmoddi4+0x2bc>
 80003ac:	4288      	cmp	r0, r1
 80003ae:	f240 8085 	bls.w	80004bc <__udivmoddi4+0x2bc>
 80003b2:	f1a8 0802 	sub.w	r8, r8, #2
 80003b6:	4461      	add	r1, ip
 80003b8:	1a09      	subs	r1, r1, r0
 80003ba:	b2a4      	uxth	r4, r4
 80003bc:	fbb1 f0f9 	udiv	r0, r1, r9
 80003c0:	fb09 1110 	mls	r1, r9, r0, r1
 80003c4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c8:	fb00 fe0e 	mul.w	lr, r0, lr
 80003cc:	458e      	cmp	lr, r1
 80003ce:	d908      	bls.n	80003e2 <__udivmoddi4+0x1e2>
 80003d0:	eb1c 0101 	adds.w	r1, ip, r1
 80003d4:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d8:	d26c      	bcs.n	80004b4 <__udivmoddi4+0x2b4>
 80003da:	458e      	cmp	lr, r1
 80003dc:	d96a      	bls.n	80004b4 <__udivmoddi4+0x2b4>
 80003de:	3802      	subs	r0, #2
 80003e0:	4461      	add	r1, ip
 80003e2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003e6:	fba0 9402 	umull	r9, r4, r0, r2
 80003ea:	eba1 010e 	sub.w	r1, r1, lr
 80003ee:	42a1      	cmp	r1, r4
 80003f0:	46c8      	mov	r8, r9
 80003f2:	46a6      	mov	lr, r4
 80003f4:	d356      	bcc.n	80004a4 <__udivmoddi4+0x2a4>
 80003f6:	d053      	beq.n	80004a0 <__udivmoddi4+0x2a0>
 80003f8:	b15d      	cbz	r5, 8000412 <__udivmoddi4+0x212>
 80003fa:	ebb3 0208 	subs.w	r2, r3, r8
 80003fe:	eb61 010e 	sbc.w	r1, r1, lr
 8000402:	fa01 f707 	lsl.w	r7, r1, r7
 8000406:	fa22 f306 	lsr.w	r3, r2, r6
 800040a:	40f1      	lsrs	r1, r6
 800040c:	431f      	orrs	r7, r3
 800040e:	e9c5 7100 	strd	r7, r1, [r5]
 8000412:	2600      	movs	r6, #0
 8000414:	4631      	mov	r1, r6
 8000416:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800041a:	f1c2 0320 	rsb	r3, r2, #32
 800041e:	40d8      	lsrs	r0, r3
 8000420:	fa0c fc02 	lsl.w	ip, ip, r2
 8000424:	fa21 f303 	lsr.w	r3, r1, r3
 8000428:	4091      	lsls	r1, r2
 800042a:	4301      	orrs	r1, r0
 800042c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000430:	fa1f fe8c 	uxth.w	lr, ip
 8000434:	fbb3 f0f7 	udiv	r0, r3, r7
 8000438:	fb07 3610 	mls	r6, r7, r0, r3
 800043c:	0c0b      	lsrs	r3, r1, #16
 800043e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000442:	fb00 f60e 	mul.w	r6, r0, lr
 8000446:	429e      	cmp	r6, r3
 8000448:	fa04 f402 	lsl.w	r4, r4, r2
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x260>
 800044e:	eb1c 0303 	adds.w	r3, ip, r3
 8000452:	f100 38ff 	add.w	r8, r0, #4294967295
 8000456:	d22f      	bcs.n	80004b8 <__udivmoddi4+0x2b8>
 8000458:	429e      	cmp	r6, r3
 800045a:	d92d      	bls.n	80004b8 <__udivmoddi4+0x2b8>
 800045c:	3802      	subs	r0, #2
 800045e:	4463      	add	r3, ip
 8000460:	1b9b      	subs	r3, r3, r6
 8000462:	b289      	uxth	r1, r1
 8000464:	fbb3 f6f7 	udiv	r6, r3, r7
 8000468:	fb07 3316 	mls	r3, r7, r6, r3
 800046c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000470:	fb06 f30e 	mul.w	r3, r6, lr
 8000474:	428b      	cmp	r3, r1
 8000476:	d908      	bls.n	800048a <__udivmoddi4+0x28a>
 8000478:	eb1c 0101 	adds.w	r1, ip, r1
 800047c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000480:	d216      	bcs.n	80004b0 <__udivmoddi4+0x2b0>
 8000482:	428b      	cmp	r3, r1
 8000484:	d914      	bls.n	80004b0 <__udivmoddi4+0x2b0>
 8000486:	3e02      	subs	r6, #2
 8000488:	4461      	add	r1, ip
 800048a:	1ac9      	subs	r1, r1, r3
 800048c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000490:	e738      	b.n	8000304 <__udivmoddi4+0x104>
 8000492:	462e      	mov	r6, r5
 8000494:	4628      	mov	r0, r5
 8000496:	e705      	b.n	80002a4 <__udivmoddi4+0xa4>
 8000498:	4606      	mov	r6, r0
 800049a:	e6e3      	b.n	8000264 <__udivmoddi4+0x64>
 800049c:	4618      	mov	r0, r3
 800049e:	e6f8      	b.n	8000292 <__udivmoddi4+0x92>
 80004a0:	454b      	cmp	r3, r9
 80004a2:	d2a9      	bcs.n	80003f8 <__udivmoddi4+0x1f8>
 80004a4:	ebb9 0802 	subs.w	r8, r9, r2
 80004a8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004ac:	3801      	subs	r0, #1
 80004ae:	e7a3      	b.n	80003f8 <__udivmoddi4+0x1f8>
 80004b0:	4646      	mov	r6, r8
 80004b2:	e7ea      	b.n	800048a <__udivmoddi4+0x28a>
 80004b4:	4620      	mov	r0, r4
 80004b6:	e794      	b.n	80003e2 <__udivmoddi4+0x1e2>
 80004b8:	4640      	mov	r0, r8
 80004ba:	e7d1      	b.n	8000460 <__udivmoddi4+0x260>
 80004bc:	46d0      	mov	r8, sl
 80004be:	e77b      	b.n	80003b8 <__udivmoddi4+0x1b8>
 80004c0:	3b02      	subs	r3, #2
 80004c2:	4461      	add	r1, ip
 80004c4:	e732      	b.n	800032c <__udivmoddi4+0x12c>
 80004c6:	4630      	mov	r0, r6
 80004c8:	e709      	b.n	80002de <__udivmoddi4+0xde>
 80004ca:	4464      	add	r4, ip
 80004cc:	3802      	subs	r0, #2
 80004ce:	e742      	b.n	8000356 <__udivmoddi4+0x156>

080004d0 <__aeabi_idiv0>:
 80004d0:	4770      	bx	lr
 80004d2:	bf00      	nop

080004d4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004d4:	b580      	push	{r7, lr}
 80004d6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004d8:	f000 fba6 	bl	8000c28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80004dc:	f000 f80e 	bl	80004fc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80004e0:	f000 f90a 	bl	80006f8 <MX_GPIO_Init>
  MX_I2C1_Init();
 80004e4:	f000 f874 	bl	80005d0 <MX_I2C1_Init>
  MX_I2S3_Init();
 80004e8:	f000 f8a0 	bl	800062c <MX_I2S3_Init>
  MX_SPI1_Init();
 80004ec:	f000 f8ce 	bl	800068c <MX_SPI1_Init>
  MX_USB_HOST_Init();
 80004f0:	f007 f8f4 	bl	80076dc <MX_USB_HOST_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_USB_HOST_Process();
 80004f4:	f007 f918 	bl	8007728 <MX_USB_HOST_Process>
 80004f8:	e7fc      	b.n	80004f4 <main+0x20>
	...

080004fc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80004fc:	b580      	push	{r7, lr}
 80004fe:	b094      	sub	sp, #80	; 0x50
 8000500:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000502:	f107 0320 	add.w	r3, r7, #32
 8000506:	2230      	movs	r2, #48	; 0x30
 8000508:	2100      	movs	r1, #0
 800050a:	4618      	mov	r0, r3
 800050c:	f007 fc22 	bl	8007d54 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000510:	f107 030c 	add.w	r3, r7, #12
 8000514:	2200      	movs	r2, #0
 8000516:	601a      	str	r2, [r3, #0]
 8000518:	605a      	str	r2, [r3, #4]
 800051a:	609a      	str	r2, [r3, #8]
 800051c:	60da      	str	r2, [r3, #12]
 800051e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000520:	2300      	movs	r3, #0
 8000522:	60bb      	str	r3, [r7, #8]
 8000524:	4b28      	ldr	r3, [pc, #160]	; (80005c8 <SystemClock_Config+0xcc>)
 8000526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000528:	4a27      	ldr	r2, [pc, #156]	; (80005c8 <SystemClock_Config+0xcc>)
 800052a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800052e:	6413      	str	r3, [r2, #64]	; 0x40
 8000530:	4b25      	ldr	r3, [pc, #148]	; (80005c8 <SystemClock_Config+0xcc>)
 8000532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000534:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000538:	60bb      	str	r3, [r7, #8]
 800053a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800053c:	2300      	movs	r3, #0
 800053e:	607b      	str	r3, [r7, #4]
 8000540:	4b22      	ldr	r3, [pc, #136]	; (80005cc <SystemClock_Config+0xd0>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a21      	ldr	r2, [pc, #132]	; (80005cc <SystemClock_Config+0xd0>)
 8000546:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800054a:	6013      	str	r3, [r2, #0]
 800054c:	4b1f      	ldr	r3, [pc, #124]	; (80005cc <SystemClock_Config+0xd0>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000554:	607b      	str	r3, [r7, #4]
 8000556:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000558:	2301      	movs	r3, #1
 800055a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800055c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000560:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000562:	2302      	movs	r3, #2
 8000564:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000566:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800056a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800056c:	2308      	movs	r3, #8
 800056e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000570:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8000574:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000576:	2302      	movs	r3, #2
 8000578:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800057a:	2307      	movs	r3, #7
 800057c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800057e:	f107 0320 	add.w	r3, r7, #32
 8000582:	4618      	mov	r0, r3
 8000584:	f003 f888 	bl	8003698 <HAL_RCC_OscConfig>
 8000588:	4603      	mov	r3, r0
 800058a:	2b00      	cmp	r3, #0
 800058c:	d001      	beq.n	8000592 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800058e:	f000 f9b1 	bl	80008f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000592:	230f      	movs	r3, #15
 8000594:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000596:	2302      	movs	r3, #2
 8000598:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800059a:	2300      	movs	r3, #0
 800059c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800059e:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80005a2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80005a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80005a8:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005aa:	f107 030c 	add.w	r3, r7, #12
 80005ae:	2105      	movs	r1, #5
 80005b0:	4618      	mov	r0, r3
 80005b2:	f003 fae9 	bl	8003b88 <HAL_RCC_ClockConfig>
 80005b6:	4603      	mov	r3, r0
 80005b8:	2b00      	cmp	r3, #0
 80005ba:	d001      	beq.n	80005c0 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80005bc:	f000 f99a 	bl	80008f4 <Error_Handler>
  }
}
 80005c0:	bf00      	nop
 80005c2:	3750      	adds	r7, #80	; 0x50
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	40023800 	.word	0x40023800
 80005cc:	40007000 	.word	0x40007000

080005d0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80005d0:	b580      	push	{r7, lr}
 80005d2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80005d4:	4b12      	ldr	r3, [pc, #72]	; (8000620 <MX_I2C1_Init+0x50>)
 80005d6:	4a13      	ldr	r2, [pc, #76]	; (8000624 <MX_I2C1_Init+0x54>)
 80005d8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 80005da:	4b11      	ldr	r3, [pc, #68]	; (8000620 <MX_I2C1_Init+0x50>)
 80005dc:	4a12      	ldr	r2, [pc, #72]	; (8000628 <MX_I2C1_Init+0x58>)
 80005de:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80005e0:	4b0f      	ldr	r3, [pc, #60]	; (8000620 <MX_I2C1_Init+0x50>)
 80005e2:	2200      	movs	r2, #0
 80005e4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80005e6:	4b0e      	ldr	r3, [pc, #56]	; (8000620 <MX_I2C1_Init+0x50>)
 80005e8:	2200      	movs	r2, #0
 80005ea:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80005ec:	4b0c      	ldr	r3, [pc, #48]	; (8000620 <MX_I2C1_Init+0x50>)
 80005ee:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80005f2:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80005f4:	4b0a      	ldr	r3, [pc, #40]	; (8000620 <MX_I2C1_Init+0x50>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80005fa:	4b09      	ldr	r3, [pc, #36]	; (8000620 <MX_I2C1_Init+0x50>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000600:	4b07      	ldr	r3, [pc, #28]	; (8000620 <MX_I2C1_Init+0x50>)
 8000602:	2200      	movs	r2, #0
 8000604:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000606:	4b06      	ldr	r3, [pc, #24]	; (8000620 <MX_I2C1_Init+0x50>)
 8000608:	2200      	movs	r2, #0
 800060a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800060c:	4804      	ldr	r0, [pc, #16]	; (8000620 <MX_I2C1_Init+0x50>)
 800060e:	f002 fa5f 	bl	8002ad0 <HAL_I2C_Init>
 8000612:	4603      	mov	r3, r0
 8000614:	2b00      	cmp	r3, #0
 8000616:	d001      	beq.n	800061c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8000618:	f000 f96c 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800061c:	bf00      	nop
 800061e:	bd80      	pop	{r7, pc}
 8000620:	200000ac 	.word	0x200000ac
 8000624:	40005400 	.word	0x40005400
 8000628:	000186a0 	.word	0x000186a0

0800062c <MX_I2S3_Init>:
  * @brief I2S3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S3_Init(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE END I2S3_Init 0 */

  /* USER CODE BEGIN I2S3_Init 1 */

  /* USER CODE END I2S3_Init 1 */
  hi2s3.Instance = SPI3;
 8000630:	4b13      	ldr	r3, [pc, #76]	; (8000680 <MX_I2S3_Init+0x54>)
 8000632:	4a14      	ldr	r2, [pc, #80]	; (8000684 <MX_I2S3_Init+0x58>)
 8000634:	601a      	str	r2, [r3, #0]
  hi2s3.Init.Mode = I2S_MODE_MASTER_TX;
 8000636:	4b12      	ldr	r3, [pc, #72]	; (8000680 <MX_I2S3_Init+0x54>)
 8000638:	f44f 7200 	mov.w	r2, #512	; 0x200
 800063c:	605a      	str	r2, [r3, #4]
  hi2s3.Init.Standard = I2S_STANDARD_PHILIPS;
 800063e:	4b10      	ldr	r3, [pc, #64]	; (8000680 <MX_I2S3_Init+0x54>)
 8000640:	2200      	movs	r2, #0
 8000642:	609a      	str	r2, [r3, #8]
  hi2s3.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000644:	4b0e      	ldr	r3, [pc, #56]	; (8000680 <MX_I2S3_Init+0x54>)
 8000646:	2200      	movs	r2, #0
 8000648:	60da      	str	r2, [r3, #12]
  hi2s3.Init.MCLKOutput = I2S_MCLKOUTPUT_ENABLE;
 800064a:	4b0d      	ldr	r3, [pc, #52]	; (8000680 <MX_I2S3_Init+0x54>)
 800064c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000650:	611a      	str	r2, [r3, #16]
  hi2s3.Init.AudioFreq = I2S_AUDIOFREQ_96K;
 8000652:	4b0b      	ldr	r3, [pc, #44]	; (8000680 <MX_I2S3_Init+0x54>)
 8000654:	4a0c      	ldr	r2, [pc, #48]	; (8000688 <MX_I2S3_Init+0x5c>)
 8000656:	615a      	str	r2, [r3, #20]
  hi2s3.Init.CPOL = I2S_CPOL_LOW;
 8000658:	4b09      	ldr	r3, [pc, #36]	; (8000680 <MX_I2S3_Init+0x54>)
 800065a:	2200      	movs	r2, #0
 800065c:	619a      	str	r2, [r3, #24]
  hi2s3.Init.ClockSource = I2S_CLOCK_PLL;
 800065e:	4b08      	ldr	r3, [pc, #32]	; (8000680 <MX_I2S3_Init+0x54>)
 8000660:	2200      	movs	r2, #0
 8000662:	61da      	str	r2, [r3, #28]
  hi2s3.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000664:	4b06      	ldr	r3, [pc, #24]	; (8000680 <MX_I2S3_Init+0x54>)
 8000666:	2200      	movs	r2, #0
 8000668:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s3) != HAL_OK)
 800066a:	4805      	ldr	r0, [pc, #20]	; (8000680 <MX_I2S3_Init+0x54>)
 800066c:	f002 fb74 	bl	8002d58 <HAL_I2S_Init>
 8000670:	4603      	mov	r3, r0
 8000672:	2b00      	cmp	r3, #0
 8000674:	d001      	beq.n	800067a <MX_I2S3_Init+0x4e>
  {
    Error_Handler();
 8000676:	f000 f93d 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2S3_Init 2 */

  /* USER CODE END I2S3_Init 2 */

}
 800067a:	bf00      	nop
 800067c:	bd80      	pop	{r7, pc}
 800067e:	bf00      	nop
 8000680:	20000100 	.word	0x20000100
 8000684:	40003c00 	.word	0x40003c00
 8000688:	00017700 	.word	0x00017700

0800068c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800068c:	b580      	push	{r7, lr}
 800068e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000690:	4b17      	ldr	r3, [pc, #92]	; (80006f0 <MX_SPI1_Init+0x64>)
 8000692:	4a18      	ldr	r2, [pc, #96]	; (80006f4 <MX_SPI1_Init+0x68>)
 8000694:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000696:	4b16      	ldr	r3, [pc, #88]	; (80006f0 <MX_SPI1_Init+0x64>)
 8000698:	f44f 7282 	mov.w	r2, #260	; 0x104
 800069c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800069e:	4b14      	ldr	r3, [pc, #80]	; (80006f0 <MX_SPI1_Init+0x64>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80006a4:	4b12      	ldr	r3, [pc, #72]	; (80006f0 <MX_SPI1_Init+0x64>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80006aa:	4b11      	ldr	r3, [pc, #68]	; (80006f0 <MX_SPI1_Init+0x64>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80006b0:	4b0f      	ldr	r3, [pc, #60]	; (80006f0 <MX_SPI1_Init+0x64>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80006b6:	4b0e      	ldr	r3, [pc, #56]	; (80006f0 <MX_SPI1_Init+0x64>)
 80006b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80006bc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80006be:	4b0c      	ldr	r3, [pc, #48]	; (80006f0 <MX_SPI1_Init+0x64>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80006c4:	4b0a      	ldr	r3, [pc, #40]	; (80006f0 <MX_SPI1_Init+0x64>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80006ca:	4b09      	ldr	r3, [pc, #36]	; (80006f0 <MX_SPI1_Init+0x64>)
 80006cc:	2200      	movs	r2, #0
 80006ce:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80006d0:	4b07      	ldr	r3, [pc, #28]	; (80006f0 <MX_SPI1_Init+0x64>)
 80006d2:	2200      	movs	r2, #0
 80006d4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80006d6:	4b06      	ldr	r3, [pc, #24]	; (80006f0 <MX_SPI1_Init+0x64>)
 80006d8:	220a      	movs	r2, #10
 80006da:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80006dc:	4804      	ldr	r0, [pc, #16]	; (80006f0 <MX_SPI1_Init+0x64>)
 80006de:	f003 fd9f 	bl	8004220 <HAL_SPI_Init>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b00      	cmp	r3, #0
 80006e6:	d001      	beq.n	80006ec <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80006e8:	f000 f904 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80006ec:	bf00      	nop
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	20000148 	.word	0x20000148
 80006f4:	40013000 	.word	0x40013000

080006f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006f8:	b580      	push	{r7, lr}
 80006fa:	b08c      	sub	sp, #48	; 0x30
 80006fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006fe:	f107 031c 	add.w	r3, r7, #28
 8000702:	2200      	movs	r2, #0
 8000704:	601a      	str	r2, [r3, #0]
 8000706:	605a      	str	r2, [r3, #4]
 8000708:	609a      	str	r2, [r3, #8]
 800070a:	60da      	str	r2, [r3, #12]
 800070c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800070e:	2300      	movs	r3, #0
 8000710:	61bb      	str	r3, [r7, #24]
 8000712:	4b72      	ldr	r3, [pc, #456]	; (80008dc <MX_GPIO_Init+0x1e4>)
 8000714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000716:	4a71      	ldr	r2, [pc, #452]	; (80008dc <MX_GPIO_Init+0x1e4>)
 8000718:	f043 0310 	orr.w	r3, r3, #16
 800071c:	6313      	str	r3, [r2, #48]	; 0x30
 800071e:	4b6f      	ldr	r3, [pc, #444]	; (80008dc <MX_GPIO_Init+0x1e4>)
 8000720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000722:	f003 0310 	and.w	r3, r3, #16
 8000726:	61bb      	str	r3, [r7, #24]
 8000728:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800072a:	2300      	movs	r3, #0
 800072c:	617b      	str	r3, [r7, #20]
 800072e:	4b6b      	ldr	r3, [pc, #428]	; (80008dc <MX_GPIO_Init+0x1e4>)
 8000730:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000732:	4a6a      	ldr	r2, [pc, #424]	; (80008dc <MX_GPIO_Init+0x1e4>)
 8000734:	f043 0304 	orr.w	r3, r3, #4
 8000738:	6313      	str	r3, [r2, #48]	; 0x30
 800073a:	4b68      	ldr	r3, [pc, #416]	; (80008dc <MX_GPIO_Init+0x1e4>)
 800073c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800073e:	f003 0304 	and.w	r3, r3, #4
 8000742:	617b      	str	r3, [r7, #20]
 8000744:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000746:	2300      	movs	r3, #0
 8000748:	613b      	str	r3, [r7, #16]
 800074a:	4b64      	ldr	r3, [pc, #400]	; (80008dc <MX_GPIO_Init+0x1e4>)
 800074c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800074e:	4a63      	ldr	r2, [pc, #396]	; (80008dc <MX_GPIO_Init+0x1e4>)
 8000750:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000754:	6313      	str	r3, [r2, #48]	; 0x30
 8000756:	4b61      	ldr	r3, [pc, #388]	; (80008dc <MX_GPIO_Init+0x1e4>)
 8000758:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800075e:	613b      	str	r3, [r7, #16]
 8000760:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000762:	2300      	movs	r3, #0
 8000764:	60fb      	str	r3, [r7, #12]
 8000766:	4b5d      	ldr	r3, [pc, #372]	; (80008dc <MX_GPIO_Init+0x1e4>)
 8000768:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076a:	4a5c      	ldr	r2, [pc, #368]	; (80008dc <MX_GPIO_Init+0x1e4>)
 800076c:	f043 0301 	orr.w	r3, r3, #1
 8000770:	6313      	str	r3, [r2, #48]	; 0x30
 8000772:	4b5a      	ldr	r3, [pc, #360]	; (80008dc <MX_GPIO_Init+0x1e4>)
 8000774:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000776:	f003 0301 	and.w	r3, r3, #1
 800077a:	60fb      	str	r3, [r7, #12]
 800077c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800077e:	2300      	movs	r3, #0
 8000780:	60bb      	str	r3, [r7, #8]
 8000782:	4b56      	ldr	r3, [pc, #344]	; (80008dc <MX_GPIO_Init+0x1e4>)
 8000784:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000786:	4a55      	ldr	r2, [pc, #340]	; (80008dc <MX_GPIO_Init+0x1e4>)
 8000788:	f043 0302 	orr.w	r3, r3, #2
 800078c:	6313      	str	r3, [r2, #48]	; 0x30
 800078e:	4b53      	ldr	r3, [pc, #332]	; (80008dc <MX_GPIO_Init+0x1e4>)
 8000790:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000792:	f003 0302 	and.w	r3, r3, #2
 8000796:	60bb      	str	r3, [r7, #8]
 8000798:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800079a:	2300      	movs	r3, #0
 800079c:	607b      	str	r3, [r7, #4]
 800079e:	4b4f      	ldr	r3, [pc, #316]	; (80008dc <MX_GPIO_Init+0x1e4>)
 80007a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a2:	4a4e      	ldr	r2, [pc, #312]	; (80008dc <MX_GPIO_Init+0x1e4>)
 80007a4:	f043 0308 	orr.w	r3, r3, #8
 80007a8:	6313      	str	r3, [r2, #48]	; 0x30
 80007aa:	4b4c      	ldr	r3, [pc, #304]	; (80008dc <MX_GPIO_Init+0x1e4>)
 80007ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ae:	f003 0308 	and.w	r3, r3, #8
 80007b2:	607b      	str	r3, [r7, #4]
 80007b4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2108      	movs	r1, #8
 80007ba:	4849      	ldr	r0, [pc, #292]	; (80008e0 <MX_GPIO_Init+0x1e8>)
 80007bc:	f000 fd64 	bl	8001288 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007c0:	2201      	movs	r2, #1
 80007c2:	2101      	movs	r1, #1
 80007c4:	4847      	ldr	r0, [pc, #284]	; (80008e4 <MX_GPIO_Init+0x1ec>)
 80007c6:	f000 fd5f 	bl	8001288 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80007ca:	2200      	movs	r2, #0
 80007cc:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007d0:	4845      	ldr	r0, [pc, #276]	; (80008e8 <MX_GPIO_Init+0x1f0>)
 80007d2:	f000 fd59 	bl	8001288 <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80007d6:	2308      	movs	r3, #8
 80007d8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007da:	2301      	movs	r3, #1
 80007dc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007de:	2300      	movs	r3, #0
 80007e0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e2:	2300      	movs	r3, #0
 80007e4:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80007e6:	f107 031c 	add.w	r3, r7, #28
 80007ea:	4619      	mov	r1, r3
 80007ec:	483c      	ldr	r0, [pc, #240]	; (80008e0 <MX_GPIO_Init+0x1e8>)
 80007ee:	f000 fbaf 	bl	8000f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 80007f2:	2301      	movs	r3, #1
 80007f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007f6:	2301      	movs	r3, #1
 80007f8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fa:	2300      	movs	r3, #0
 80007fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007fe:	2300      	movs	r3, #0
 8000800:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000802:	f107 031c 	add.w	r3, r7, #28
 8000806:	4619      	mov	r1, r3
 8000808:	4836      	ldr	r0, [pc, #216]	; (80008e4 <MX_GPIO_Init+0x1ec>)
 800080a:	f000 fba1 	bl	8000f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800080e:	2308      	movs	r3, #8
 8000810:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000812:	2302      	movs	r3, #2
 8000814:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000816:	2300      	movs	r3, #0
 8000818:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081a:	2300      	movs	r3, #0
 800081c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800081e:	2305      	movs	r3, #5
 8000820:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000822:	f107 031c 	add.w	r3, r7, #28
 8000826:	4619      	mov	r1, r3
 8000828:	482e      	ldr	r0, [pc, #184]	; (80008e4 <MX_GPIO_Init+0x1ec>)
 800082a:	f000 fb91 	bl	8000f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800082e:	2301      	movs	r3, #1
 8000830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8000832:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 8000836:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000838:	2300      	movs	r3, #0
 800083a:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800083c:	f107 031c 	add.w	r3, r7, #28
 8000840:	4619      	mov	r1, r3
 8000842:	482a      	ldr	r0, [pc, #168]	; (80008ec <MX_GPIO_Init+0x1f4>)
 8000844:	f000 fb84 	bl	8000f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 8000848:	2304      	movs	r3, #4
 800084a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800084c:	2300      	movs	r3, #0
 800084e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000850:	2300      	movs	r3, #0
 8000852:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 8000854:	f107 031c 	add.w	r3, r7, #28
 8000858:	4619      	mov	r1, r3
 800085a:	4825      	ldr	r0, [pc, #148]	; (80008f0 <MX_GPIO_Init+0x1f8>)
 800085c:	f000 fb78 	bl	8000f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 8000860:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000864:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000866:	2302      	movs	r3, #2
 8000868:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086a:	2300      	movs	r3, #0
 800086c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800086e:	2300      	movs	r3, #0
 8000870:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000872:	2305      	movs	r3, #5
 8000874:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 8000876:	f107 031c 	add.w	r3, r7, #28
 800087a:	4619      	mov	r1, r3
 800087c:	481c      	ldr	r0, [pc, #112]	; (80008f0 <MX_GPIO_Init+0x1f8>)
 800087e:	f000 fb67 	bl	8000f50 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 8000882:	f24f 0310 	movw	r3, #61456	; 0xf010
 8000886:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000888:	2301      	movs	r3, #1
 800088a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000890:	2300      	movs	r3, #0
 8000892:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000894:	f107 031c 	add.w	r3, r7, #28
 8000898:	4619      	mov	r1, r3
 800089a:	4813      	ldr	r0, [pc, #76]	; (80008e8 <MX_GPIO_Init+0x1f0>)
 800089c:	f000 fb58 	bl	8000f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 80008a0:	2320      	movs	r3, #32
 80008a2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008a4:	2300      	movs	r3, #0
 80008a6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008a8:	2300      	movs	r3, #0
 80008aa:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80008ac:	f107 031c 	add.w	r3, r7, #28
 80008b0:	4619      	mov	r1, r3
 80008b2:	480d      	ldr	r0, [pc, #52]	; (80008e8 <MX_GPIO_Init+0x1f0>)
 80008b4:	f000 fb4c 	bl	8000f50 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 80008b8:	2302      	movs	r3, #2
 80008ba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 80008bc:	f44f 1390 	mov.w	r3, #1179648	; 0x120000
 80008c0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c2:	2300      	movs	r3, #0
 80008c4:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80008c6:	f107 031c 	add.w	r3, r7, #28
 80008ca:	4619      	mov	r1, r3
 80008cc:	4804      	ldr	r0, [pc, #16]	; (80008e0 <MX_GPIO_Init+0x1e8>)
 80008ce:	f000 fb3f 	bl	8000f50 <HAL_GPIO_Init>

}
 80008d2:	bf00      	nop
 80008d4:	3730      	adds	r7, #48	; 0x30
 80008d6:	46bd      	mov	sp, r7
 80008d8:	bd80      	pop	{r7, pc}
 80008da:	bf00      	nop
 80008dc:	40023800 	.word	0x40023800
 80008e0:	40021000 	.word	0x40021000
 80008e4:	40020800 	.word	0x40020800
 80008e8:	40020c00 	.word	0x40020c00
 80008ec:	40020000 	.word	0x40020000
 80008f0:	40020400 	.word	0x40020400

080008f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f8:	b672      	cpsid	i
}
 80008fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008fc:	e7fe      	b.n	80008fc <Error_Handler+0x8>
	...

08000900 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000906:	2300      	movs	r3, #0
 8000908:	607b      	str	r3, [r7, #4]
 800090a:	4b10      	ldr	r3, [pc, #64]	; (800094c <HAL_MspInit+0x4c>)
 800090c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800090e:	4a0f      	ldr	r2, [pc, #60]	; (800094c <HAL_MspInit+0x4c>)
 8000910:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000914:	6453      	str	r3, [r2, #68]	; 0x44
 8000916:	4b0d      	ldr	r3, [pc, #52]	; (800094c <HAL_MspInit+0x4c>)
 8000918:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800091a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800091e:	607b      	str	r3, [r7, #4]
 8000920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000922:	2300      	movs	r3, #0
 8000924:	603b      	str	r3, [r7, #0]
 8000926:	4b09      	ldr	r3, [pc, #36]	; (800094c <HAL_MspInit+0x4c>)
 8000928:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800092a:	4a08      	ldr	r2, [pc, #32]	; (800094c <HAL_MspInit+0x4c>)
 800092c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000930:	6413      	str	r3, [r2, #64]	; 0x40
 8000932:	4b06      	ldr	r3, [pc, #24]	; (800094c <HAL_MspInit+0x4c>)
 8000934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000936:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800093a:	603b      	str	r3, [r7, #0]
 800093c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800093e:	2007      	movs	r0, #7
 8000940:	f000 fac4 	bl	8000ecc <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000944:	bf00      	nop
 8000946:	3708      	adds	r7, #8
 8000948:	46bd      	mov	sp, r7
 800094a:	bd80      	pop	{r7, pc}
 800094c:	40023800 	.word	0x40023800

08000950 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000950:	b580      	push	{r7, lr}
 8000952:	b08a      	sub	sp, #40	; 0x28
 8000954:	af00      	add	r7, sp, #0
 8000956:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000958:	f107 0314 	add.w	r3, r7, #20
 800095c:	2200      	movs	r2, #0
 800095e:	601a      	str	r2, [r3, #0]
 8000960:	605a      	str	r2, [r3, #4]
 8000962:	609a      	str	r2, [r3, #8]
 8000964:	60da      	str	r2, [r3, #12]
 8000966:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	681b      	ldr	r3, [r3, #0]
 800096c:	4a19      	ldr	r2, [pc, #100]	; (80009d4 <HAL_I2C_MspInit+0x84>)
 800096e:	4293      	cmp	r3, r2
 8000970:	d12c      	bne.n	80009cc <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000972:	2300      	movs	r3, #0
 8000974:	613b      	str	r3, [r7, #16]
 8000976:	4b18      	ldr	r3, [pc, #96]	; (80009d8 <HAL_I2C_MspInit+0x88>)
 8000978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800097a:	4a17      	ldr	r2, [pc, #92]	; (80009d8 <HAL_I2C_MspInit+0x88>)
 800097c:	f043 0302 	orr.w	r3, r3, #2
 8000980:	6313      	str	r3, [r2, #48]	; 0x30
 8000982:	4b15      	ldr	r3, [pc, #84]	; (80009d8 <HAL_I2C_MspInit+0x88>)
 8000984:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000986:	f003 0302 	and.w	r3, r3, #2
 800098a:	613b      	str	r3, [r7, #16]
 800098c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 800098e:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000992:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000994:	2312      	movs	r3, #18
 8000996:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000998:	2300      	movs	r3, #0
 800099a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800099c:	2300      	movs	r3, #0
 800099e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80009a0:	2304      	movs	r3, #4
 80009a2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a4:	f107 0314 	add.w	r3, r7, #20
 80009a8:	4619      	mov	r1, r3
 80009aa:	480c      	ldr	r0, [pc, #48]	; (80009dc <HAL_I2C_MspInit+0x8c>)
 80009ac:	f000 fad0 	bl	8000f50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80009b0:	2300      	movs	r3, #0
 80009b2:	60fb      	str	r3, [r7, #12]
 80009b4:	4b08      	ldr	r3, [pc, #32]	; (80009d8 <HAL_I2C_MspInit+0x88>)
 80009b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009b8:	4a07      	ldr	r2, [pc, #28]	; (80009d8 <HAL_I2C_MspInit+0x88>)
 80009ba:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80009be:	6413      	str	r3, [r2, #64]	; 0x40
 80009c0:	4b05      	ldr	r3, [pc, #20]	; (80009d8 <HAL_I2C_MspInit+0x88>)
 80009c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80009c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80009c8:	60fb      	str	r3, [r7, #12]
 80009ca:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80009cc:	bf00      	nop
 80009ce:	3728      	adds	r7, #40	; 0x28
 80009d0:	46bd      	mov	sp, r7
 80009d2:	bd80      	pop	{r7, pc}
 80009d4:	40005400 	.word	0x40005400
 80009d8:	40023800 	.word	0x40023800
 80009dc:	40020400 	.word	0x40020400

080009e0 <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b08e      	sub	sp, #56	; 0x38
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009ec:	2200      	movs	r2, #0
 80009ee:	601a      	str	r2, [r3, #0]
 80009f0:	605a      	str	r2, [r3, #4]
 80009f2:	609a      	str	r2, [r3, #8]
 80009f4:	60da      	str	r2, [r3, #12]
 80009f6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80009f8:	f107 0314 	add.w	r3, r7, #20
 80009fc:	2200      	movs	r2, #0
 80009fe:	601a      	str	r2, [r3, #0]
 8000a00:	605a      	str	r2, [r3, #4]
 8000a02:	609a      	str	r2, [r3, #8]
 8000a04:	60da      	str	r2, [r3, #12]
  if(hi2s->Instance==SPI3)
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	4a31      	ldr	r2, [pc, #196]	; (8000ad0 <HAL_I2S_MspInit+0xf0>)
 8000a0c:	4293      	cmp	r3, r2
 8000a0e:	d15a      	bne.n	8000ac6 <HAL_I2S_MspInit+0xe6>

  /* USER CODE END SPI3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S;
 8000a10:	2301      	movs	r3, #1
 8000a12:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLI2S.PLLI2SN = 192;
 8000a14:	23c0      	movs	r3, #192	; 0xc0
 8000a16:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLI2S.PLLI2SR = 2;
 8000a18:	2302      	movs	r3, #2
 8000a1a:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a1c:	f107 0314 	add.w	r3, r7, #20
 8000a20:	4618      	mov	r0, r3
 8000a22:	f003 fabd 	bl	8003fa0 <HAL_RCCEx_PeriphCLKConfig>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8000a2c:	f7ff ff62 	bl	80008f4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8000a30:	2300      	movs	r3, #0
 8000a32:	613b      	str	r3, [r7, #16]
 8000a34:	4b27      	ldr	r3, [pc, #156]	; (8000ad4 <HAL_I2S_MspInit+0xf4>)
 8000a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a38:	4a26      	ldr	r2, [pc, #152]	; (8000ad4 <HAL_I2S_MspInit+0xf4>)
 8000a3a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000a3e:	6413      	str	r3, [r2, #64]	; 0x40
 8000a40:	4b24      	ldr	r3, [pc, #144]	; (8000ad4 <HAL_I2S_MspInit+0xf4>)
 8000a42:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8000a48:	613b      	str	r3, [r7, #16]
 8000a4a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4c:	2300      	movs	r3, #0
 8000a4e:	60fb      	str	r3, [r7, #12]
 8000a50:	4b20      	ldr	r3, [pc, #128]	; (8000ad4 <HAL_I2S_MspInit+0xf4>)
 8000a52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a54:	4a1f      	ldr	r2, [pc, #124]	; (8000ad4 <HAL_I2S_MspInit+0xf4>)
 8000a56:	f043 0301 	orr.w	r3, r3, #1
 8000a5a:	6313      	str	r3, [r2, #48]	; 0x30
 8000a5c:	4b1d      	ldr	r3, [pc, #116]	; (8000ad4 <HAL_I2S_MspInit+0xf4>)
 8000a5e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a60:	f003 0301 	and.w	r3, r3, #1
 8000a64:	60fb      	str	r3, [r7, #12]
 8000a66:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a68:	2300      	movs	r3, #0
 8000a6a:	60bb      	str	r3, [r7, #8]
 8000a6c:	4b19      	ldr	r3, [pc, #100]	; (8000ad4 <HAL_I2S_MspInit+0xf4>)
 8000a6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a70:	4a18      	ldr	r2, [pc, #96]	; (8000ad4 <HAL_I2S_MspInit+0xf4>)
 8000a72:	f043 0304 	orr.w	r3, r3, #4
 8000a76:	6313      	str	r3, [r2, #48]	; 0x30
 8000a78:	4b16      	ldr	r3, [pc, #88]	; (8000ad4 <HAL_I2S_MspInit+0xf4>)
 8000a7a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a7c:	f003 0304 	and.w	r3, r3, #4
 8000a80:	60bb      	str	r3, [r7, #8]
 8000a82:	68bb      	ldr	r3, [r7, #8]
    PA4     ------> I2S3_WS
    PC7     ------> I2S3_MCK
    PC10     ------> I2S3_CK
    PC12     ------> I2S3_SD
    */
    GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000a84:	2310      	movs	r3, #16
 8000a86:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a88:	2302      	movs	r3, #2
 8000a8a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a8c:	2300      	movs	r3, #0
 8000a8e:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000a90:	2300      	movs	r3, #0
 8000a92:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000a94:	2306      	movs	r3, #6
 8000a96:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 8000a98:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000a9c:	4619      	mov	r1, r3
 8000a9e:	480e      	ldr	r0, [pc, #56]	; (8000ad8 <HAL_I2S_MspInit+0xf8>)
 8000aa0:	f000 fa56 	bl	8000f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 8000aa4:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000aa8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aaa:	2302      	movs	r3, #2
 8000aac:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000ab6:	2306      	movs	r3, #6
 8000ab8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000aba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000abe:	4619      	mov	r1, r3
 8000ac0:	4806      	ldr	r0, [pc, #24]	; (8000adc <HAL_I2S_MspInit+0xfc>)
 8000ac2:	f000 fa45 	bl	8000f50 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8000ac6:	bf00      	nop
 8000ac8:	3738      	adds	r7, #56	; 0x38
 8000aca:	46bd      	mov	sp, r7
 8000acc:	bd80      	pop	{r7, pc}
 8000ace:	bf00      	nop
 8000ad0:	40003c00 	.word	0x40003c00
 8000ad4:	40023800 	.word	0x40023800
 8000ad8:	40020000 	.word	0x40020000
 8000adc:	40020800 	.word	0x40020800

08000ae0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000ae0:	b580      	push	{r7, lr}
 8000ae2:	b08a      	sub	sp, #40	; 0x28
 8000ae4:	af00      	add	r7, sp, #0
 8000ae6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ae8:	f107 0314 	add.w	r3, r7, #20
 8000aec:	2200      	movs	r2, #0
 8000aee:	601a      	str	r2, [r3, #0]
 8000af0:	605a      	str	r2, [r3, #4]
 8000af2:	609a      	str	r2, [r3, #8]
 8000af4:	60da      	str	r2, [r3, #12]
 8000af6:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000af8:	687b      	ldr	r3, [r7, #4]
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	4a19      	ldr	r2, [pc, #100]	; (8000b64 <HAL_SPI_MspInit+0x84>)
 8000afe:	4293      	cmp	r3, r2
 8000b00:	d12b      	bne.n	8000b5a <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000b02:	2300      	movs	r3, #0
 8000b04:	613b      	str	r3, [r7, #16]
 8000b06:	4b18      	ldr	r3, [pc, #96]	; (8000b68 <HAL_SPI_MspInit+0x88>)
 8000b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b0a:	4a17      	ldr	r2, [pc, #92]	; (8000b68 <HAL_SPI_MspInit+0x88>)
 8000b0c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b10:	6453      	str	r3, [r2, #68]	; 0x44
 8000b12:	4b15      	ldr	r3, [pc, #84]	; (8000b68 <HAL_SPI_MspInit+0x88>)
 8000b14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000b16:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b1a:	613b      	str	r3, [r7, #16]
 8000b1c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b1e:	2300      	movs	r3, #0
 8000b20:	60fb      	str	r3, [r7, #12]
 8000b22:	4b11      	ldr	r3, [pc, #68]	; (8000b68 <HAL_SPI_MspInit+0x88>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b26:	4a10      	ldr	r2, [pc, #64]	; (8000b68 <HAL_SPI_MspInit+0x88>)
 8000b28:	f043 0301 	orr.w	r3, r3, #1
 8000b2c:	6313      	str	r3, [r2, #48]	; 0x30
 8000b2e:	4b0e      	ldr	r3, [pc, #56]	; (8000b68 <HAL_SPI_MspInit+0x88>)
 8000b30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b32:	f003 0301 	and.w	r3, r3, #1
 8000b36:	60fb      	str	r3, [r7, #12]
 8000b38:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000b3a:	23e0      	movs	r3, #224	; 0xe0
 8000b3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b3e:	2302      	movs	r3, #2
 8000b40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b42:	2300      	movs	r3, #0
 8000b44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b46:	2300      	movs	r3, #0
 8000b48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000b4a:	2305      	movs	r3, #5
 8000b4c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b4e:	f107 0314 	add.w	r3, r7, #20
 8000b52:	4619      	mov	r1, r3
 8000b54:	4805      	ldr	r0, [pc, #20]	; (8000b6c <HAL_SPI_MspInit+0x8c>)
 8000b56:	f000 f9fb 	bl	8000f50 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8000b5a:	bf00      	nop
 8000b5c:	3728      	adds	r7, #40	; 0x28
 8000b5e:	46bd      	mov	sp, r7
 8000b60:	bd80      	pop	{r7, pc}
 8000b62:	bf00      	nop
 8000b64:	40013000 	.word	0x40013000
 8000b68:	40023800 	.word	0x40023800
 8000b6c:	40020000 	.word	0x40020000

08000b70 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b70:	b480      	push	{r7}
 8000b72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b74:	e7fe      	b.n	8000b74 <NMI_Handler+0x4>

08000b76 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b76:	b480      	push	{r7}
 8000b78:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b7a:	e7fe      	b.n	8000b7a <HardFault_Handler+0x4>

08000b7c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b7c:	b480      	push	{r7}
 8000b7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b80:	e7fe      	b.n	8000b80 <MemManage_Handler+0x4>

08000b82 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b82:	b480      	push	{r7}
 8000b84:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b86:	e7fe      	b.n	8000b86 <BusFault_Handler+0x4>

08000b88 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b88:	b480      	push	{r7}
 8000b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b8c:	e7fe      	b.n	8000b8c <UsageFault_Handler+0x4>

08000b8e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b8e:	b480      	push	{r7}
 8000b90:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b92:	bf00      	nop
 8000b94:	46bd      	mov	sp, r7
 8000b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9a:	4770      	bx	lr

08000b9c <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000b9c:	b580      	push	{r7, lr}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_HCD_IRQHandler(&hhcd_USB_OTG_FS);
 8000ba0:	4802      	ldr	r0, [pc, #8]	; (8000bac <OTG_FS_IRQHandler+0x10>)
 8000ba2:	f000 fdf5 	bl	8001790 <HAL_HCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	bd80      	pop	{r7, pc}
 8000baa:	bf00      	nop
 8000bac:	2000060c 	.word	0x2000060c

08000bb0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bb0:	b480      	push	{r7}
 8000bb2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bb4:	4b06      	ldr	r3, [pc, #24]	; (8000bd0 <SystemInit+0x20>)
 8000bb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bba:	4a05      	ldr	r2, [pc, #20]	; (8000bd0 <SystemInit+0x20>)
 8000bbc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bc0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bcc:	4770      	bx	lr
 8000bce:	bf00      	nop
 8000bd0:	e000ed00 	.word	0xe000ed00

08000bd4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000bd4:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c0c <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000bd8:	480d      	ldr	r0, [pc, #52]	; (8000c10 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8000bda:	490e      	ldr	r1, [pc, #56]	; (8000c14 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8000bdc:	4a0e      	ldr	r2, [pc, #56]	; (8000c18 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000bde:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000be0:	e002      	b.n	8000be8 <LoopCopyDataInit>

08000be2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000be2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000be4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000be6:	3304      	adds	r3, #4

08000be8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000be8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000bea:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000bec:	d3f9      	bcc.n	8000be2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000bee:	4a0b      	ldr	r2, [pc, #44]	; (8000c1c <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8000bf0:	4c0b      	ldr	r4, [pc, #44]	; (8000c20 <LoopFillZerobss+0x26>)
  movs r3, #0
 8000bf2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000bf4:	e001      	b.n	8000bfa <LoopFillZerobss>

08000bf6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000bf6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000bf8:	3204      	adds	r2, #4

08000bfa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000bfa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000bfc:	d3fb      	bcc.n	8000bf6 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000bfe:	f7ff ffd7 	bl	8000bb0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c02:	f007 f873 	bl	8007cec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c06:	f7ff fc65 	bl	80004d4 <main>
  bx  lr    
 8000c0a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c0c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000c10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c14:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8000c18:	08007fc0 	.word	0x08007fc0
  ldr r2, =_sbss
 8000c1c:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8000c20:	20000924 	.word	0x20000924

08000c24 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c24:	e7fe      	b.n	8000c24 <ADC_IRQHandler>
	...

08000c28 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c2c:	4b0e      	ldr	r3, [pc, #56]	; (8000c68 <HAL_Init+0x40>)
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	4a0d      	ldr	r2, [pc, #52]	; (8000c68 <HAL_Init+0x40>)
 8000c32:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c36:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c38:	4b0b      	ldr	r3, [pc, #44]	; (8000c68 <HAL_Init+0x40>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a0a      	ldr	r2, [pc, #40]	; (8000c68 <HAL_Init+0x40>)
 8000c3e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c42:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c44:	4b08      	ldr	r3, [pc, #32]	; (8000c68 <HAL_Init+0x40>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a07      	ldr	r2, [pc, #28]	; (8000c68 <HAL_Init+0x40>)
 8000c4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c4e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c50:	2003      	movs	r0, #3
 8000c52:	f000 f93b 	bl	8000ecc <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c56:	2000      	movs	r0, #0
 8000c58:	f000 f808 	bl	8000c6c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000c5c:	f7ff fe50 	bl	8000900 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000c60:	2300      	movs	r3, #0
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	bd80      	pop	{r7, pc}
 8000c66:	bf00      	nop
 8000c68:	40023c00 	.word	0x40023c00

08000c6c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	b082      	sub	sp, #8
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000c74:	4b12      	ldr	r3, [pc, #72]	; (8000cc0 <HAL_InitTick+0x54>)
 8000c76:	681a      	ldr	r2, [r3, #0]
 8000c78:	4b12      	ldr	r3, [pc, #72]	; (8000cc4 <HAL_InitTick+0x58>)
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000c82:	fbb3 f3f1 	udiv	r3, r3, r1
 8000c86:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c8a:	4618      	mov	r0, r3
 8000c8c:	f000 f953 	bl	8000f36 <HAL_SYSTICK_Config>
 8000c90:	4603      	mov	r3, r0
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000c96:	2301      	movs	r3, #1
 8000c98:	e00e      	b.n	8000cb8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	2b0f      	cmp	r3, #15
 8000c9e:	d80a      	bhi.n	8000cb6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ca0:	2200      	movs	r2, #0
 8000ca2:	6879      	ldr	r1, [r7, #4]
 8000ca4:	f04f 30ff 	mov.w	r0, #4294967295
 8000ca8:	f000 f91b 	bl	8000ee2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000cac:	4a06      	ldr	r2, [pc, #24]	; (8000cc8 <HAL_InitTick+0x5c>)
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	e000      	b.n	8000cb8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000cb6:	2301      	movs	r3, #1
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3708      	adds	r7, #8
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20000000 	.word	0x20000000
 8000cc4:	20000008 	.word	0x20000008
 8000cc8:	20000004 	.word	0x20000004

08000ccc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ccc:	b480      	push	{r7}
 8000cce:	af00      	add	r7, sp, #0
  return uwTick;
 8000cd0:	4b03      	ldr	r3, [pc, #12]	; (8000ce0 <HAL_GetTick+0x14>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
}
 8000cd4:	4618      	mov	r0, r3
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr
 8000cde:	bf00      	nop
 8000ce0:	200001a0 	.word	0x200001a0

08000ce4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b084      	sub	sp, #16
 8000ce8:	af00      	add	r7, sp, #0
 8000cea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cec:	f7ff ffee 	bl	8000ccc <HAL_GetTick>
 8000cf0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cf6:	68fb      	ldr	r3, [r7, #12]
 8000cf8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000cfc:	d005      	beq.n	8000d0a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cfe:	4b0a      	ldr	r3, [pc, #40]	; (8000d28 <HAL_Delay+0x44>)
 8000d00:	781b      	ldrb	r3, [r3, #0]
 8000d02:	461a      	mov	r2, r3
 8000d04:	68fb      	ldr	r3, [r7, #12]
 8000d06:	4413      	add	r3, r2
 8000d08:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000d0a:	bf00      	nop
 8000d0c:	f7ff ffde 	bl	8000ccc <HAL_GetTick>
 8000d10:	4602      	mov	r2, r0
 8000d12:	68bb      	ldr	r3, [r7, #8]
 8000d14:	1ad3      	subs	r3, r2, r3
 8000d16:	68fa      	ldr	r2, [r7, #12]
 8000d18:	429a      	cmp	r2, r3
 8000d1a:	d8f7      	bhi.n	8000d0c <HAL_Delay+0x28>
  {
  }
}
 8000d1c:	bf00      	nop
 8000d1e:	bf00      	nop
 8000d20:	3710      	adds	r7, #16
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
 8000d26:	bf00      	nop
 8000d28:	20000008 	.word	0x20000008

08000d2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d2c:	b480      	push	{r7}
 8000d2e:	b085      	sub	sp, #20
 8000d30:	af00      	add	r7, sp, #0
 8000d32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	f003 0307 	and.w	r3, r3, #7
 8000d3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d3c:	4b0c      	ldr	r3, [pc, #48]	; (8000d70 <__NVIC_SetPriorityGrouping+0x44>)
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d42:	68ba      	ldr	r2, [r7, #8]
 8000d44:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d48:	4013      	ands	r3, r2
 8000d4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d54:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d58:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d5e:	4a04      	ldr	r2, [pc, #16]	; (8000d70 <__NVIC_SetPriorityGrouping+0x44>)
 8000d60:	68bb      	ldr	r3, [r7, #8]
 8000d62:	60d3      	str	r3, [r2, #12]
}
 8000d64:	bf00      	nop
 8000d66:	3714      	adds	r7, #20
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6e:	4770      	bx	lr
 8000d70:	e000ed00 	.word	0xe000ed00

08000d74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d74:	b480      	push	{r7}
 8000d76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d78:	4b04      	ldr	r3, [pc, #16]	; (8000d8c <__NVIC_GetPriorityGrouping+0x18>)
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	0a1b      	lsrs	r3, r3, #8
 8000d7e:	f003 0307 	and.w	r3, r3, #7
}
 8000d82:	4618      	mov	r0, r3
 8000d84:	46bd      	mov	sp, r7
 8000d86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8a:	4770      	bx	lr
 8000d8c:	e000ed00 	.word	0xe000ed00

08000d90 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	db0b      	blt.n	8000dba <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000da2:	79fb      	ldrb	r3, [r7, #7]
 8000da4:	f003 021f 	and.w	r2, r3, #31
 8000da8:	4907      	ldr	r1, [pc, #28]	; (8000dc8 <__NVIC_EnableIRQ+0x38>)
 8000daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dae:	095b      	lsrs	r3, r3, #5
 8000db0:	2001      	movs	r0, #1
 8000db2:	fa00 f202 	lsl.w	r2, r0, r2
 8000db6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000dba:	bf00      	nop
 8000dbc:	370c      	adds	r7, #12
 8000dbe:	46bd      	mov	sp, r7
 8000dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc4:	4770      	bx	lr
 8000dc6:	bf00      	nop
 8000dc8:	e000e100 	.word	0xe000e100

08000dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	b083      	sub	sp, #12
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	6039      	str	r1, [r7, #0]
 8000dd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	db0a      	blt.n	8000df6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000de0:	683b      	ldr	r3, [r7, #0]
 8000de2:	b2da      	uxtb	r2, r3
 8000de4:	490c      	ldr	r1, [pc, #48]	; (8000e18 <__NVIC_SetPriority+0x4c>)
 8000de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dea:	0112      	lsls	r2, r2, #4
 8000dec:	b2d2      	uxtb	r2, r2
 8000dee:	440b      	add	r3, r1
 8000df0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000df4:	e00a      	b.n	8000e0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	b2da      	uxtb	r2, r3
 8000dfa:	4908      	ldr	r1, [pc, #32]	; (8000e1c <__NVIC_SetPriority+0x50>)
 8000dfc:	79fb      	ldrb	r3, [r7, #7]
 8000dfe:	f003 030f 	and.w	r3, r3, #15
 8000e02:	3b04      	subs	r3, #4
 8000e04:	0112      	lsls	r2, r2, #4
 8000e06:	b2d2      	uxtb	r2, r2
 8000e08:	440b      	add	r3, r1
 8000e0a:	761a      	strb	r2, [r3, #24]
}
 8000e0c:	bf00      	nop
 8000e0e:	370c      	adds	r7, #12
 8000e10:	46bd      	mov	sp, r7
 8000e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e16:	4770      	bx	lr
 8000e18:	e000e100 	.word	0xe000e100
 8000e1c:	e000ed00 	.word	0xe000ed00

08000e20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e20:	b480      	push	{r7}
 8000e22:	b089      	sub	sp, #36	; 0x24
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	60f8      	str	r0, [r7, #12]
 8000e28:	60b9      	str	r1, [r7, #8]
 8000e2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e2c:	68fb      	ldr	r3, [r7, #12]
 8000e2e:	f003 0307 	and.w	r3, r3, #7
 8000e32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e34:	69fb      	ldr	r3, [r7, #28]
 8000e36:	f1c3 0307 	rsb	r3, r3, #7
 8000e3a:	2b04      	cmp	r3, #4
 8000e3c:	bf28      	it	cs
 8000e3e:	2304      	movcs	r3, #4
 8000e40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	3304      	adds	r3, #4
 8000e46:	2b06      	cmp	r3, #6
 8000e48:	d902      	bls.n	8000e50 <NVIC_EncodePriority+0x30>
 8000e4a:	69fb      	ldr	r3, [r7, #28]
 8000e4c:	3b03      	subs	r3, #3
 8000e4e:	e000      	b.n	8000e52 <NVIC_EncodePriority+0x32>
 8000e50:	2300      	movs	r3, #0
 8000e52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e54:	f04f 32ff 	mov.w	r2, #4294967295
 8000e58:	69bb      	ldr	r3, [r7, #24]
 8000e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000e5e:	43da      	mvns	r2, r3
 8000e60:	68bb      	ldr	r3, [r7, #8]
 8000e62:	401a      	ands	r2, r3
 8000e64:	697b      	ldr	r3, [r7, #20]
 8000e66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e68:	f04f 31ff 	mov.w	r1, #4294967295
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000e72:	43d9      	mvns	r1, r3
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e78:	4313      	orrs	r3, r2
         );
}
 8000e7a:	4618      	mov	r0, r3
 8000e7c:	3724      	adds	r7, #36	; 0x24
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
	...

08000e88 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b082      	sub	sp, #8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	3b01      	subs	r3, #1
 8000e94:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e98:	d301      	bcc.n	8000e9e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e9a:	2301      	movs	r3, #1
 8000e9c:	e00f      	b.n	8000ebe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e9e:	4a0a      	ldr	r2, [pc, #40]	; (8000ec8 <SysTick_Config+0x40>)
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	3b01      	subs	r3, #1
 8000ea4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000ea6:	210f      	movs	r1, #15
 8000ea8:	f04f 30ff 	mov.w	r0, #4294967295
 8000eac:	f7ff ff8e 	bl	8000dcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000eb0:	4b05      	ldr	r3, [pc, #20]	; (8000ec8 <SysTick_Config+0x40>)
 8000eb2:	2200      	movs	r2, #0
 8000eb4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000eb6:	4b04      	ldr	r3, [pc, #16]	; (8000ec8 <SysTick_Config+0x40>)
 8000eb8:	2207      	movs	r2, #7
 8000eba:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ebc:	2300      	movs	r3, #0
}
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	3708      	adds	r7, #8
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	bd80      	pop	{r7, pc}
 8000ec6:	bf00      	nop
 8000ec8:	e000e010 	.word	0xe000e010

08000ecc <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000ed4:	6878      	ldr	r0, [r7, #4]
 8000ed6:	f7ff ff29 	bl	8000d2c <__NVIC_SetPriorityGrouping>
}
 8000eda:	bf00      	nop
 8000edc:	3708      	adds	r7, #8
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ee2:	b580      	push	{r7, lr}
 8000ee4:	b086      	sub	sp, #24
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	4603      	mov	r3, r0
 8000eea:	60b9      	str	r1, [r7, #8]
 8000eec:	607a      	str	r2, [r7, #4]
 8000eee:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ef4:	f7ff ff3e 	bl	8000d74 <__NVIC_GetPriorityGrouping>
 8000ef8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000efa:	687a      	ldr	r2, [r7, #4]
 8000efc:	68b9      	ldr	r1, [r7, #8]
 8000efe:	6978      	ldr	r0, [r7, #20]
 8000f00:	f7ff ff8e 	bl	8000e20 <NVIC_EncodePriority>
 8000f04:	4602      	mov	r2, r0
 8000f06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f0a:	4611      	mov	r1, r2
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff ff5d 	bl	8000dcc <__NVIC_SetPriority>
}
 8000f12:	bf00      	nop
 8000f14:	3718      	adds	r7, #24
 8000f16:	46bd      	mov	sp, r7
 8000f18:	bd80      	pop	{r7, pc}

08000f1a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f1a:	b580      	push	{r7, lr}
 8000f1c:	b082      	sub	sp, #8
 8000f1e:	af00      	add	r7, sp, #0
 8000f20:	4603      	mov	r3, r0
 8000f22:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f28:	4618      	mov	r0, r3
 8000f2a:	f7ff ff31 	bl	8000d90 <__NVIC_EnableIRQ>
}
 8000f2e:	bf00      	nop
 8000f30:	3708      	adds	r7, #8
 8000f32:	46bd      	mov	sp, r7
 8000f34:	bd80      	pop	{r7, pc}

08000f36 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f36:	b580      	push	{r7, lr}
 8000f38:	b082      	sub	sp, #8
 8000f3a:	af00      	add	r7, sp, #0
 8000f3c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff ffa2 	bl	8000e88 <SysTick_Config>
 8000f44:	4603      	mov	r3, r0
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
	...

08000f50 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000f50:	b480      	push	{r7}
 8000f52:	b089      	sub	sp, #36	; 0x24
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
 8000f58:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000f62:	2300      	movs	r3, #0
 8000f64:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000f66:	2300      	movs	r3, #0
 8000f68:	61fb      	str	r3, [r7, #28]
 8000f6a:	e16b      	b.n	8001244 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000f6c:	2201      	movs	r2, #1
 8000f6e:	69fb      	ldr	r3, [r7, #28]
 8000f70:	fa02 f303 	lsl.w	r3, r2, r3
 8000f74:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000f76:	683b      	ldr	r3, [r7, #0]
 8000f78:	681b      	ldr	r3, [r3, #0]
 8000f7a:	697a      	ldr	r2, [r7, #20]
 8000f7c:	4013      	ands	r3, r2
 8000f7e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000f80:	693a      	ldr	r2, [r7, #16]
 8000f82:	697b      	ldr	r3, [r7, #20]
 8000f84:	429a      	cmp	r2, r3
 8000f86:	f040 815a 	bne.w	800123e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f8a:	683b      	ldr	r3, [r7, #0]
 8000f8c:	685b      	ldr	r3, [r3, #4]
 8000f8e:	f003 0303 	and.w	r3, r3, #3
 8000f92:	2b01      	cmp	r3, #1
 8000f94:	d005      	beq.n	8000fa2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8000f9e:	2b02      	cmp	r3, #2
 8000fa0:	d130      	bne.n	8001004 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000fa8:	69fb      	ldr	r3, [r7, #28]
 8000faa:	005b      	lsls	r3, r3, #1
 8000fac:	2203      	movs	r2, #3
 8000fae:	fa02 f303 	lsl.w	r3, r2, r3
 8000fb2:	43db      	mvns	r3, r3
 8000fb4:	69ba      	ldr	r2, [r7, #24]
 8000fb6:	4013      	ands	r3, r2
 8000fb8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	68da      	ldr	r2, [r3, #12]
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	005b      	lsls	r3, r3, #1
 8000fc2:	fa02 f303 	lsl.w	r3, r2, r3
 8000fc6:	69ba      	ldr	r2, [r7, #24]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	685b      	ldr	r3, [r3, #4]
 8000fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000fd8:	2201      	movs	r2, #1
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe0:	43db      	mvns	r3, r3
 8000fe2:	69ba      	ldr	r2, [r7, #24]
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000fe8:	683b      	ldr	r3, [r7, #0]
 8000fea:	685b      	ldr	r3, [r3, #4]
 8000fec:	091b      	lsrs	r3, r3, #4
 8000fee:	f003 0201 	and.w	r2, r3, #1
 8000ff2:	69fb      	ldr	r3, [r7, #28]
 8000ff4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ff8:	69ba      	ldr	r2, [r7, #24]
 8000ffa:	4313      	orrs	r3, r2
 8000ffc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	69ba      	ldr	r2, [r7, #24]
 8001002:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	f003 0303 	and.w	r3, r3, #3
 800100c:	2b03      	cmp	r3, #3
 800100e:	d017      	beq.n	8001040 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	68db      	ldr	r3, [r3, #12]
 8001014:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001016:	69fb      	ldr	r3, [r7, #28]
 8001018:	005b      	lsls	r3, r3, #1
 800101a:	2203      	movs	r2, #3
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	43db      	mvns	r3, r3
 8001022:	69ba      	ldr	r2, [r7, #24]
 8001024:	4013      	ands	r3, r2
 8001026:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001028:	683b      	ldr	r3, [r7, #0]
 800102a:	689a      	ldr	r2, [r3, #8]
 800102c:	69fb      	ldr	r3, [r7, #28]
 800102e:	005b      	lsls	r3, r3, #1
 8001030:	fa02 f303 	lsl.w	r3, r2, r3
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	4313      	orrs	r3, r2
 8001038:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	f003 0303 	and.w	r3, r3, #3
 8001048:	2b02      	cmp	r3, #2
 800104a:	d123      	bne.n	8001094 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	08da      	lsrs	r2, r3, #3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	3208      	adds	r2, #8
 8001054:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001058:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800105a:	69fb      	ldr	r3, [r7, #28]
 800105c:	f003 0307 	and.w	r3, r3, #7
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	220f      	movs	r2, #15
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	43db      	mvns	r3, r3
 800106a:	69ba      	ldr	r2, [r7, #24]
 800106c:	4013      	ands	r3, r2
 800106e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	691a      	ldr	r2, [r3, #16]
 8001074:	69fb      	ldr	r3, [r7, #28]
 8001076:	f003 0307 	and.w	r3, r3, #7
 800107a:	009b      	lsls	r3, r3, #2
 800107c:	fa02 f303 	lsl.w	r3, r2, r3
 8001080:	69ba      	ldr	r2, [r7, #24]
 8001082:	4313      	orrs	r3, r2
 8001084:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	08da      	lsrs	r2, r3, #3
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	3208      	adds	r2, #8
 800108e:	69b9      	ldr	r1, [r7, #24]
 8001090:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	005b      	lsls	r3, r3, #1
 800109e:	2203      	movs	r2, #3
 80010a0:	fa02 f303 	lsl.w	r3, r2, r3
 80010a4:	43db      	mvns	r3, r3
 80010a6:	69ba      	ldr	r2, [r7, #24]
 80010a8:	4013      	ands	r3, r2
 80010aa:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80010ac:	683b      	ldr	r3, [r7, #0]
 80010ae:	685b      	ldr	r3, [r3, #4]
 80010b0:	f003 0203 	and.w	r2, r3, #3
 80010b4:	69fb      	ldr	r3, [r7, #28]
 80010b6:	005b      	lsls	r3, r3, #1
 80010b8:	fa02 f303 	lsl.w	r3, r2, r3
 80010bc:	69ba      	ldr	r2, [r7, #24]
 80010be:	4313      	orrs	r3, r2
 80010c0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	69ba      	ldr	r2, [r7, #24]
 80010c6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80010c8:	683b      	ldr	r3, [r7, #0]
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	f000 80b4 	beq.w	800123e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80010d6:	2300      	movs	r3, #0
 80010d8:	60fb      	str	r3, [r7, #12]
 80010da:	4b60      	ldr	r3, [pc, #384]	; (800125c <HAL_GPIO_Init+0x30c>)
 80010dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010de:	4a5f      	ldr	r2, [pc, #380]	; (800125c <HAL_GPIO_Init+0x30c>)
 80010e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80010e4:	6453      	str	r3, [r2, #68]	; 0x44
 80010e6:	4b5d      	ldr	r3, [pc, #372]	; (800125c <HAL_GPIO_Init+0x30c>)
 80010e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80010ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80010ee:	60fb      	str	r3, [r7, #12]
 80010f0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80010f2:	4a5b      	ldr	r2, [pc, #364]	; (8001260 <HAL_GPIO_Init+0x310>)
 80010f4:	69fb      	ldr	r3, [r7, #28]
 80010f6:	089b      	lsrs	r3, r3, #2
 80010f8:	3302      	adds	r3, #2
 80010fa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010fe:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001100:	69fb      	ldr	r3, [r7, #28]
 8001102:	f003 0303 	and.w	r3, r3, #3
 8001106:	009b      	lsls	r3, r3, #2
 8001108:	220f      	movs	r2, #15
 800110a:	fa02 f303 	lsl.w	r3, r2, r3
 800110e:	43db      	mvns	r3, r3
 8001110:	69ba      	ldr	r2, [r7, #24]
 8001112:	4013      	ands	r3, r2
 8001114:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a52      	ldr	r2, [pc, #328]	; (8001264 <HAL_GPIO_Init+0x314>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d02b      	beq.n	8001176 <HAL_GPIO_Init+0x226>
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	4a51      	ldr	r2, [pc, #324]	; (8001268 <HAL_GPIO_Init+0x318>)
 8001122:	4293      	cmp	r3, r2
 8001124:	d025      	beq.n	8001172 <HAL_GPIO_Init+0x222>
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	4a50      	ldr	r2, [pc, #320]	; (800126c <HAL_GPIO_Init+0x31c>)
 800112a:	4293      	cmp	r3, r2
 800112c:	d01f      	beq.n	800116e <HAL_GPIO_Init+0x21e>
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	4a4f      	ldr	r2, [pc, #316]	; (8001270 <HAL_GPIO_Init+0x320>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d019      	beq.n	800116a <HAL_GPIO_Init+0x21a>
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	4a4e      	ldr	r2, [pc, #312]	; (8001274 <HAL_GPIO_Init+0x324>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d013      	beq.n	8001166 <HAL_GPIO_Init+0x216>
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	4a4d      	ldr	r2, [pc, #308]	; (8001278 <HAL_GPIO_Init+0x328>)
 8001142:	4293      	cmp	r3, r2
 8001144:	d00d      	beq.n	8001162 <HAL_GPIO_Init+0x212>
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	4a4c      	ldr	r2, [pc, #304]	; (800127c <HAL_GPIO_Init+0x32c>)
 800114a:	4293      	cmp	r3, r2
 800114c:	d007      	beq.n	800115e <HAL_GPIO_Init+0x20e>
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	4a4b      	ldr	r2, [pc, #300]	; (8001280 <HAL_GPIO_Init+0x330>)
 8001152:	4293      	cmp	r3, r2
 8001154:	d101      	bne.n	800115a <HAL_GPIO_Init+0x20a>
 8001156:	2307      	movs	r3, #7
 8001158:	e00e      	b.n	8001178 <HAL_GPIO_Init+0x228>
 800115a:	2308      	movs	r3, #8
 800115c:	e00c      	b.n	8001178 <HAL_GPIO_Init+0x228>
 800115e:	2306      	movs	r3, #6
 8001160:	e00a      	b.n	8001178 <HAL_GPIO_Init+0x228>
 8001162:	2305      	movs	r3, #5
 8001164:	e008      	b.n	8001178 <HAL_GPIO_Init+0x228>
 8001166:	2304      	movs	r3, #4
 8001168:	e006      	b.n	8001178 <HAL_GPIO_Init+0x228>
 800116a:	2303      	movs	r3, #3
 800116c:	e004      	b.n	8001178 <HAL_GPIO_Init+0x228>
 800116e:	2302      	movs	r3, #2
 8001170:	e002      	b.n	8001178 <HAL_GPIO_Init+0x228>
 8001172:	2301      	movs	r3, #1
 8001174:	e000      	b.n	8001178 <HAL_GPIO_Init+0x228>
 8001176:	2300      	movs	r3, #0
 8001178:	69fa      	ldr	r2, [r7, #28]
 800117a:	f002 0203 	and.w	r2, r2, #3
 800117e:	0092      	lsls	r2, r2, #2
 8001180:	4093      	lsls	r3, r2
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	4313      	orrs	r3, r2
 8001186:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001188:	4935      	ldr	r1, [pc, #212]	; (8001260 <HAL_GPIO_Init+0x310>)
 800118a:	69fb      	ldr	r3, [r7, #28]
 800118c:	089b      	lsrs	r3, r3, #2
 800118e:	3302      	adds	r3, #2
 8001190:	69ba      	ldr	r2, [r7, #24]
 8001192:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001196:	4b3b      	ldr	r3, [pc, #236]	; (8001284 <HAL_GPIO_Init+0x334>)
 8001198:	689b      	ldr	r3, [r3, #8]
 800119a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800119c:	693b      	ldr	r3, [r7, #16]
 800119e:	43db      	mvns	r3, r3
 80011a0:	69ba      	ldr	r2, [r7, #24]
 80011a2:	4013      	ands	r3, r2
 80011a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80011a6:	683b      	ldr	r3, [r7, #0]
 80011a8:	685b      	ldr	r3, [r3, #4]
 80011aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d003      	beq.n	80011ba <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	693b      	ldr	r3, [r7, #16]
 80011b6:	4313      	orrs	r3, r2
 80011b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80011ba:	4a32      	ldr	r2, [pc, #200]	; (8001284 <HAL_GPIO_Init+0x334>)
 80011bc:	69bb      	ldr	r3, [r7, #24]
 80011be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80011c0:	4b30      	ldr	r3, [pc, #192]	; (8001284 <HAL_GPIO_Init+0x334>)
 80011c2:	68db      	ldr	r3, [r3, #12]
 80011c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011c6:	693b      	ldr	r3, [r7, #16]
 80011c8:	43db      	mvns	r3, r3
 80011ca:	69ba      	ldr	r2, [r7, #24]
 80011cc:	4013      	ands	r3, r2
 80011ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	685b      	ldr	r3, [r3, #4]
 80011d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80011d8:	2b00      	cmp	r3, #0
 80011da:	d003      	beq.n	80011e4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80011dc:	69ba      	ldr	r2, [r7, #24]
 80011de:	693b      	ldr	r3, [r7, #16]
 80011e0:	4313      	orrs	r3, r2
 80011e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80011e4:	4a27      	ldr	r2, [pc, #156]	; (8001284 <HAL_GPIO_Init+0x334>)
 80011e6:	69bb      	ldr	r3, [r7, #24]
 80011e8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80011ea:	4b26      	ldr	r3, [pc, #152]	; (8001284 <HAL_GPIO_Init+0x334>)
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80011f0:	693b      	ldr	r3, [r7, #16]
 80011f2:	43db      	mvns	r3, r3
 80011f4:	69ba      	ldr	r2, [r7, #24]
 80011f6:	4013      	ands	r3, r2
 80011f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80011fa:	683b      	ldr	r3, [r7, #0]
 80011fc:	685b      	ldr	r3, [r3, #4]
 80011fe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001202:	2b00      	cmp	r3, #0
 8001204:	d003      	beq.n	800120e <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001206:	69ba      	ldr	r2, [r7, #24]
 8001208:	693b      	ldr	r3, [r7, #16]
 800120a:	4313      	orrs	r3, r2
 800120c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800120e:	4a1d      	ldr	r2, [pc, #116]	; (8001284 <HAL_GPIO_Init+0x334>)
 8001210:	69bb      	ldr	r3, [r7, #24]
 8001212:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001214:	4b1b      	ldr	r3, [pc, #108]	; (8001284 <HAL_GPIO_Init+0x334>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800121a:	693b      	ldr	r3, [r7, #16]
 800121c:	43db      	mvns	r3, r3
 800121e:	69ba      	ldr	r2, [r7, #24]
 8001220:	4013      	ands	r3, r2
 8001222:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001224:	683b      	ldr	r3, [r7, #0]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800122c:	2b00      	cmp	r3, #0
 800122e:	d003      	beq.n	8001238 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001230:	69ba      	ldr	r2, [r7, #24]
 8001232:	693b      	ldr	r3, [r7, #16]
 8001234:	4313      	orrs	r3, r2
 8001236:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001238:	4a12      	ldr	r2, [pc, #72]	; (8001284 <HAL_GPIO_Init+0x334>)
 800123a:	69bb      	ldr	r3, [r7, #24]
 800123c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	3301      	adds	r3, #1
 8001242:	61fb      	str	r3, [r7, #28]
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	2b0f      	cmp	r3, #15
 8001248:	f67f ae90 	bls.w	8000f6c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800124c:	bf00      	nop
 800124e:	bf00      	nop
 8001250:	3724      	adds	r7, #36	; 0x24
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	40023800 	.word	0x40023800
 8001260:	40013800 	.word	0x40013800
 8001264:	40020000 	.word	0x40020000
 8001268:	40020400 	.word	0x40020400
 800126c:	40020800 	.word	0x40020800
 8001270:	40020c00 	.word	0x40020c00
 8001274:	40021000 	.word	0x40021000
 8001278:	40021400 	.word	0x40021400
 800127c:	40021800 	.word	0x40021800
 8001280:	40021c00 	.word	0x40021c00
 8001284:	40013c00 	.word	0x40013c00

08001288 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001288:	b480      	push	{r7}
 800128a:	b083      	sub	sp, #12
 800128c:	af00      	add	r7, sp, #0
 800128e:	6078      	str	r0, [r7, #4]
 8001290:	460b      	mov	r3, r1
 8001292:	807b      	strh	r3, [r7, #2]
 8001294:	4613      	mov	r3, r2
 8001296:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001298:	787b      	ldrb	r3, [r7, #1]
 800129a:	2b00      	cmp	r3, #0
 800129c:	d003      	beq.n	80012a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800129e:	887a      	ldrh	r2, [r7, #2]
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80012a4:	e003      	b.n	80012ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80012a6:	887b      	ldrh	r3, [r7, #2]
 80012a8:	041a      	lsls	r2, r3, #16
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	619a      	str	r2, [r3, #24]
}
 80012ae:	bf00      	nop
 80012b0:	370c      	adds	r7, #12
 80012b2:	46bd      	mov	sp, r7
 80012b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b8:	4770      	bx	lr

080012ba <HAL_HCD_Init>:
  * @brief  Initialize the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Init(HCD_HandleTypeDef *hhcd)
{
 80012ba:	b5f0      	push	{r4, r5, r6, r7, lr}
 80012bc:	b08f      	sub	sp, #60	; 0x3c
 80012be:	af0a      	add	r7, sp, #40	; 0x28
 80012c0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;

  /* Check the HCD handle allocation */
  if (hhcd == NULL)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d101      	bne.n	80012cc <HAL_HCD_Init+0x12>
  {
    return HAL_ERROR;
 80012c8:	2301      	movs	r3, #1
 80012ca:	e054      	b.n	8001376 <HAL_HCD_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_HCD_ALL_INSTANCE(hhcd->Instance));

  USBx = hhcd->Instance;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681b      	ldr	r3, [r3, #0]
 80012d0:	60fb      	str	r3, [r7, #12]

  if (hhcd->State == HAL_HCD_STATE_RESET)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	f893 32f9 	ldrb.w	r3, [r3, #761]	; 0x2f9
 80012d8:	b2db      	uxtb	r3, r3
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d106      	bne.n	80012ec <HAL_HCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hhcd->Lock = HAL_UNLOCKED;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2200      	movs	r2, #0
 80012e2:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

    /* Init the low level hardware */
    hhcd->MspInitCallback(hhcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_HCD_MspInit(hhcd);
 80012e6:	6878      	ldr	r0, [r7, #4]
 80012e8:	f006 fa56 	bl	8007798 <HAL_HCD_MspInit>
#endif /* (USE_HAL_HCD_REGISTER_CALLBACKS) */
  }

  hhcd->State = HAL_HCD_STATE_BUSY;
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	2203      	movs	r2, #3
 80012f0:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80012f4:	68fb      	ldr	r3, [r7, #12]
 80012f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80012f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80012fc:	2b00      	cmp	r3, #0
 80012fe:	d102      	bne.n	8001306 <HAL_HCD_Init+0x4c>
  {
    hhcd->Init.dma_enable = 0U;
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2200      	movs	r2, #0
 8001304:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_HCD_DISABLE(hhcd);
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	4618      	mov	r0, r3
 800130c:	f003 f883 	bl	8004416 <USB_DisableGlobalInt>

  /* Init the Core (common init.) */
  (void)USB_CoreInit(hhcd->Instance, hhcd->Init);
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	603b      	str	r3, [r7, #0]
 8001316:	687e      	ldr	r6, [r7, #4]
 8001318:	466d      	mov	r5, sp
 800131a:	f106 0410 	add.w	r4, r6, #16
 800131e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001320:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001322:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001324:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001326:	e894 0003 	ldmia.w	r4, {r0, r1}
 800132a:	e885 0003 	stmia.w	r5, {r0, r1}
 800132e:	1d33      	adds	r3, r6, #4
 8001330:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001332:	6838      	ldr	r0, [r7, #0]
 8001334:	f002 fffd 	bl	8004332 <USB_CoreInit>

  /* Force Host Mode*/
  (void)USB_SetCurrentMode(hhcd->Instance, USB_HOST_MODE);
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	2101      	movs	r1, #1
 800133e:	4618      	mov	r0, r3
 8001340:	f003 f87a 	bl	8004438 <USB_SetCurrentMode>

  /* Init Host */
  (void)USB_HostInit(hhcd->Instance, hhcd->Init);
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	603b      	str	r3, [r7, #0]
 800134a:	687e      	ldr	r6, [r7, #4]
 800134c:	466d      	mov	r5, sp
 800134e:	f106 0410 	add.w	r4, r6, #16
 8001352:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001354:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001356:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001358:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800135a:	e894 0003 	ldmia.w	r4, {r0, r1}
 800135e:	e885 0003 	stmia.w	r5, {r0, r1}
 8001362:	1d33      	adds	r3, r6, #4
 8001364:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001366:	6838      	ldr	r0, [r7, #0]
 8001368:	f003 fa02 	bl	8004770 <USB_HostInit>

  hhcd->State = HAL_HCD_STATE_READY;
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	2201      	movs	r2, #1
 8001370:	f883 22f9 	strb.w	r2, [r3, #761]	; 0x2f9

  return HAL_OK;
 8001374:	2300      	movs	r3, #0
}
 8001376:	4618      	mov	r0, r3
 8001378:	3714      	adds	r7, #20
 800137a:	46bd      	mov	sp, r7
 800137c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800137e <HAL_HCD_HC_Init>:
                                  uint8_t epnum,
                                  uint8_t dev_address,
                                  uint8_t speed,
                                  uint8_t ep_type,
                                  uint16_t mps)
{
 800137e:	b590      	push	{r4, r7, lr}
 8001380:	b089      	sub	sp, #36	; 0x24
 8001382:	af04      	add	r7, sp, #16
 8001384:	6078      	str	r0, [r7, #4]
 8001386:	4608      	mov	r0, r1
 8001388:	4611      	mov	r1, r2
 800138a:	461a      	mov	r2, r3
 800138c:	4603      	mov	r3, r0
 800138e:	70fb      	strb	r3, [r7, #3]
 8001390:	460b      	mov	r3, r1
 8001392:	70bb      	strb	r3, [r7, #2]
 8001394:	4613      	mov	r3, r2
 8001396:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef status;

  __HAL_LOCK(hhcd);
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 800139e:	2b01      	cmp	r3, #1
 80013a0:	d101      	bne.n	80013a6 <HAL_HCD_HC_Init+0x28>
 80013a2:	2302      	movs	r3, #2
 80013a4:	e076      	b.n	8001494 <HAL_HCD_HC_Init+0x116>
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	2201      	movs	r2, #1
 80013aa:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  hhcd->hc[ch_num].do_ping = 0U;
 80013ae:	78fb      	ldrb	r3, [r7, #3]
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	212c      	movs	r1, #44	; 0x2c
 80013b4:	fb01 f303 	mul.w	r3, r1, r3
 80013b8:	4413      	add	r3, r2
 80013ba:	333d      	adds	r3, #61	; 0x3d
 80013bc:	2200      	movs	r2, #0
 80013be:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].dev_addr = dev_address;
 80013c0:	78fb      	ldrb	r3, [r7, #3]
 80013c2:	687a      	ldr	r2, [r7, #4]
 80013c4:	212c      	movs	r1, #44	; 0x2c
 80013c6:	fb01 f303 	mul.w	r3, r1, r3
 80013ca:	4413      	add	r3, r2
 80013cc:	3338      	adds	r3, #56	; 0x38
 80013ce:	787a      	ldrb	r2, [r7, #1]
 80013d0:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].max_packet = mps;
 80013d2:	78fb      	ldrb	r3, [r7, #3]
 80013d4:	687a      	ldr	r2, [r7, #4]
 80013d6:	212c      	movs	r1, #44	; 0x2c
 80013d8:	fb01 f303 	mul.w	r3, r1, r3
 80013dc:	4413      	add	r3, r2
 80013de:	3340      	adds	r3, #64	; 0x40
 80013e0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80013e2:	801a      	strh	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 80013e4:	78fb      	ldrb	r3, [r7, #3]
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	212c      	movs	r1, #44	; 0x2c
 80013ea:	fb01 f303 	mul.w	r3, r1, r3
 80013ee:	4413      	add	r3, r2
 80013f0:	3339      	adds	r3, #57	; 0x39
 80013f2:	78fa      	ldrb	r2, [r7, #3]
 80013f4:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type = ep_type;
 80013f6:	78fb      	ldrb	r3, [r7, #3]
 80013f8:	687a      	ldr	r2, [r7, #4]
 80013fa:	212c      	movs	r1, #44	; 0x2c
 80013fc:	fb01 f303 	mul.w	r3, r1, r3
 8001400:	4413      	add	r3, r2
 8001402:	333f      	adds	r3, #63	; 0x3f
 8001404:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8001408:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_num = epnum & 0x7FU;
 800140a:	78fb      	ldrb	r3, [r7, #3]
 800140c:	78ba      	ldrb	r2, [r7, #2]
 800140e:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001412:	b2d0      	uxtb	r0, r2
 8001414:	687a      	ldr	r2, [r7, #4]
 8001416:	212c      	movs	r1, #44	; 0x2c
 8001418:	fb01 f303 	mul.w	r3, r1, r3
 800141c:	4413      	add	r3, r2
 800141e:	333a      	adds	r3, #58	; 0x3a
 8001420:	4602      	mov	r2, r0
 8001422:	701a      	strb	r2, [r3, #0]

  if ((epnum & 0x80U) == 0x80U)
 8001424:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8001428:	2b00      	cmp	r3, #0
 800142a:	da09      	bge.n	8001440 <HAL_HCD_HC_Init+0xc2>
  {
    hhcd->hc[ch_num].ep_is_in = 1U;
 800142c:	78fb      	ldrb	r3, [r7, #3]
 800142e:	687a      	ldr	r2, [r7, #4]
 8001430:	212c      	movs	r1, #44	; 0x2c
 8001432:	fb01 f303 	mul.w	r3, r1, r3
 8001436:	4413      	add	r3, r2
 8001438:	333b      	adds	r3, #59	; 0x3b
 800143a:	2201      	movs	r2, #1
 800143c:	701a      	strb	r2, [r3, #0]
 800143e:	e008      	b.n	8001452 <HAL_HCD_HC_Init+0xd4>
  }
  else
  {
    hhcd->hc[ch_num].ep_is_in = 0U;
 8001440:	78fb      	ldrb	r3, [r7, #3]
 8001442:	687a      	ldr	r2, [r7, #4]
 8001444:	212c      	movs	r1, #44	; 0x2c
 8001446:	fb01 f303 	mul.w	r3, r1, r3
 800144a:	4413      	add	r3, r2
 800144c:	333b      	adds	r3, #59	; 0x3b
 800144e:	2200      	movs	r2, #0
 8001450:	701a      	strb	r2, [r3, #0]
  }

  hhcd->hc[ch_num].speed = speed;
 8001452:	78fb      	ldrb	r3, [r7, #3]
 8001454:	687a      	ldr	r2, [r7, #4]
 8001456:	212c      	movs	r1, #44	; 0x2c
 8001458:	fb01 f303 	mul.w	r3, r1, r3
 800145c:	4413      	add	r3, r2
 800145e:	333c      	adds	r3, #60	; 0x3c
 8001460:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001464:	701a      	strb	r2, [r3, #0]

  status =  USB_HC_Init(hhcd->Instance,
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6818      	ldr	r0, [r3, #0]
 800146a:	787c      	ldrb	r4, [r7, #1]
 800146c:	78ba      	ldrb	r2, [r7, #2]
 800146e:	78f9      	ldrb	r1, [r7, #3]
 8001470:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001472:	9302      	str	r3, [sp, #8]
 8001474:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8001478:	9301      	str	r3, [sp, #4]
 800147a:	f897 3020 	ldrb.w	r3, [r7, #32]
 800147e:	9300      	str	r3, [sp, #0]
 8001480:	4623      	mov	r3, r4
 8001482:	f003 fafb 	bl	8004a7c <USB_HC_Init>
 8001486:	4603      	mov	r3, r0
 8001488:	73fb      	strb	r3, [r7, #15]
                        epnum,
                        dev_address,
                        speed,
                        ep_type,
                        mps);
  __HAL_UNLOCK(hhcd);
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	2200      	movs	r2, #0
 800148e:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 8001492:	7bfb      	ldrb	r3, [r7, #15]
}
 8001494:	4618      	mov	r0, r3
 8001496:	3714      	adds	r7, #20
 8001498:	46bd      	mov	sp, r7
 800149a:	bd90      	pop	{r4, r7, pc}

0800149c <HAL_HCD_HC_Halt>:
  * @param  ch_num Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_HC_Halt(HCD_HandleTypeDef *hhcd, uint8_t ch_num)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b084      	sub	sp, #16
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
 80014a4:	460b      	mov	r3, r1
 80014a6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 80014a8:	2300      	movs	r3, #0
 80014aa:	73fb      	strb	r3, [r7, #15]

  __HAL_LOCK(hhcd);
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d101      	bne.n	80014ba <HAL_HCD_HC_Halt+0x1e>
 80014b6:	2302      	movs	r3, #2
 80014b8:	e00f      	b.n	80014da <HAL_HCD_HC_Halt+0x3e>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	2201      	movs	r2, #1
 80014be:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	78fa      	ldrb	r2, [r7, #3]
 80014c8:	4611      	mov	r1, r2
 80014ca:	4618      	mov	r0, r3
 80014cc:	f003 fd4b 	bl	8004f66 <USB_HC_Halt>
  __HAL_UNLOCK(hhcd);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	2200      	movs	r2, #0
 80014d4:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return status;
 80014d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80014da:	4618      	mov	r0, r3
 80014dc:	3710      	adds	r7, #16
 80014de:	46bd      	mov	sp, r7
 80014e0:	bd80      	pop	{r7, pc}
	...

080014e4 <HAL_HCD_HC_SubmitRequest>:
                                           uint8_t ep_type,
                                           uint8_t token,
                                           uint8_t *pbuff,
                                           uint16_t length,
                                           uint8_t do_ping)
{
 80014e4:	b580      	push	{r7, lr}
 80014e6:	b082      	sub	sp, #8
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
 80014ec:	4608      	mov	r0, r1
 80014ee:	4611      	mov	r1, r2
 80014f0:	461a      	mov	r2, r3
 80014f2:	4603      	mov	r3, r0
 80014f4:	70fb      	strb	r3, [r7, #3]
 80014f6:	460b      	mov	r3, r1
 80014f8:	70bb      	strb	r3, [r7, #2]
 80014fa:	4613      	mov	r3, r2
 80014fc:	707b      	strb	r3, [r7, #1]
  hhcd->hc[ch_num].ep_is_in = direction;
 80014fe:	78fb      	ldrb	r3, [r7, #3]
 8001500:	687a      	ldr	r2, [r7, #4]
 8001502:	212c      	movs	r1, #44	; 0x2c
 8001504:	fb01 f303 	mul.w	r3, r1, r3
 8001508:	4413      	add	r3, r2
 800150a:	333b      	adds	r3, #59	; 0x3b
 800150c:	78ba      	ldrb	r2, [r7, #2]
 800150e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].ep_type  = ep_type;
 8001510:	78fb      	ldrb	r3, [r7, #3]
 8001512:	687a      	ldr	r2, [r7, #4]
 8001514:	212c      	movs	r1, #44	; 0x2c
 8001516:	fb01 f303 	mul.w	r3, r1, r3
 800151a:	4413      	add	r3, r2
 800151c:	333f      	adds	r3, #63	; 0x3f
 800151e:	787a      	ldrb	r2, [r7, #1]
 8001520:	701a      	strb	r2, [r3, #0]

  if (token == 0U)
 8001522:	7c3b      	ldrb	r3, [r7, #16]
 8001524:	2b00      	cmp	r3, #0
 8001526:	d112      	bne.n	800154e <HAL_HCD_HC_SubmitRequest+0x6a>
  {
    hhcd->hc[ch_num].data_pid = HC_PID_SETUP;
 8001528:	78fb      	ldrb	r3, [r7, #3]
 800152a:	687a      	ldr	r2, [r7, #4]
 800152c:	212c      	movs	r1, #44	; 0x2c
 800152e:	fb01 f303 	mul.w	r3, r1, r3
 8001532:	4413      	add	r3, r2
 8001534:	3342      	adds	r3, #66	; 0x42
 8001536:	2203      	movs	r2, #3
 8001538:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = do_ping;
 800153a:	78fb      	ldrb	r3, [r7, #3]
 800153c:	687a      	ldr	r2, [r7, #4]
 800153e:	212c      	movs	r1, #44	; 0x2c
 8001540:	fb01 f303 	mul.w	r3, r1, r3
 8001544:	4413      	add	r3, r2
 8001546:	333d      	adds	r3, #61	; 0x3d
 8001548:	7f3a      	ldrb	r2, [r7, #28]
 800154a:	701a      	strb	r2, [r3, #0]
 800154c:	e008      	b.n	8001560 <HAL_HCD_HC_SubmitRequest+0x7c>
  }
  else
  {
    hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800154e:	78fb      	ldrb	r3, [r7, #3]
 8001550:	687a      	ldr	r2, [r7, #4]
 8001552:	212c      	movs	r1, #44	; 0x2c
 8001554:	fb01 f303 	mul.w	r3, r1, r3
 8001558:	4413      	add	r3, r2
 800155a:	3342      	adds	r3, #66	; 0x42
 800155c:	2202      	movs	r2, #2
 800155e:	701a      	strb	r2, [r3, #0]
  }

  /* Manage Data Toggle */
  switch (ep_type)
 8001560:	787b      	ldrb	r3, [r7, #1]
 8001562:	2b03      	cmp	r3, #3
 8001564:	f200 80c6 	bhi.w	80016f4 <HAL_HCD_HC_SubmitRequest+0x210>
 8001568:	a201      	add	r2, pc, #4	; (adr r2, 8001570 <HAL_HCD_HC_SubmitRequest+0x8c>)
 800156a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800156e:	bf00      	nop
 8001570:	08001581 	.word	0x08001581
 8001574:	080016e1 	.word	0x080016e1
 8001578:	080015e5 	.word	0x080015e5
 800157c:	08001663 	.word	0x08001663
  {
    case EP_TYPE_CTRL:
      if ((token == 1U) && (direction == 0U)) /*send data */
 8001580:	7c3b      	ldrb	r3, [r7, #16]
 8001582:	2b01      	cmp	r3, #1
 8001584:	f040 80b8 	bne.w	80016f8 <HAL_HCD_HC_SubmitRequest+0x214>
 8001588:	78bb      	ldrb	r3, [r7, #2]
 800158a:	2b00      	cmp	r3, #0
 800158c:	f040 80b4 	bne.w	80016f8 <HAL_HCD_HC_SubmitRequest+0x214>
      {
        if (length == 0U)
 8001590:	8b3b      	ldrh	r3, [r7, #24]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d108      	bne.n	80015a8 <HAL_HCD_HC_SubmitRequest+0xc4>
        {
          /* For Status OUT stage, Length==0, Status Out PID = 1 */
          hhcd->hc[ch_num].toggle_out = 1U;
 8001596:	78fb      	ldrb	r3, [r7, #3]
 8001598:	687a      	ldr	r2, [r7, #4]
 800159a:	212c      	movs	r1, #44	; 0x2c
 800159c:	fb01 f303 	mul.w	r3, r1, r3
 80015a0:	4413      	add	r3, r2
 80015a2:	3355      	adds	r3, #85	; 0x55
 80015a4:	2201      	movs	r2, #1
 80015a6:	701a      	strb	r2, [r3, #0]
        }

        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80015a8:	78fb      	ldrb	r3, [r7, #3]
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	212c      	movs	r1, #44	; 0x2c
 80015ae:	fb01 f303 	mul.w	r3, r1, r3
 80015b2:	4413      	add	r3, r2
 80015b4:	3355      	adds	r3, #85	; 0x55
 80015b6:	781b      	ldrb	r3, [r3, #0]
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d109      	bne.n	80015d0 <HAL_HCD_HC_SubmitRequest+0xec>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80015bc:	78fb      	ldrb	r3, [r7, #3]
 80015be:	687a      	ldr	r2, [r7, #4]
 80015c0:	212c      	movs	r1, #44	; 0x2c
 80015c2:	fb01 f303 	mul.w	r3, r1, r3
 80015c6:	4413      	add	r3, r2
 80015c8:	3342      	adds	r3, #66	; 0x42
 80015ca:	2200      	movs	r2, #0
 80015cc:	701a      	strb	r2, [r3, #0]
        {
          /* Put the PID 1 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 80015ce:	e093      	b.n	80016f8 <HAL_HCD_HC_SubmitRequest+0x214>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80015d0:	78fb      	ldrb	r3, [r7, #3]
 80015d2:	687a      	ldr	r2, [r7, #4]
 80015d4:	212c      	movs	r1, #44	; 0x2c
 80015d6:	fb01 f303 	mul.w	r3, r1, r3
 80015da:	4413      	add	r3, r2
 80015dc:	3342      	adds	r3, #66	; 0x42
 80015de:	2202      	movs	r2, #2
 80015e0:	701a      	strb	r2, [r3, #0]
      break;
 80015e2:	e089      	b.n	80016f8 <HAL_HCD_HC_SubmitRequest+0x214>

    case EP_TYPE_BULK:
      if (direction == 0U)
 80015e4:	78bb      	ldrb	r3, [r7, #2]
 80015e6:	2b00      	cmp	r3, #0
 80015e8:	d11d      	bne.n	8001626 <HAL_HCD_HC_SubmitRequest+0x142>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 80015ea:	78fb      	ldrb	r3, [r7, #3]
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	212c      	movs	r1, #44	; 0x2c
 80015f0:	fb01 f303 	mul.w	r3, r1, r3
 80015f4:	4413      	add	r3, r2
 80015f6:	3355      	adds	r3, #85	; 0x55
 80015f8:	781b      	ldrb	r3, [r3, #0]
 80015fa:	2b00      	cmp	r3, #0
 80015fc:	d109      	bne.n	8001612 <HAL_HCD_HC_SubmitRequest+0x12e>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80015fe:	78fb      	ldrb	r3, [r7, #3]
 8001600:	687a      	ldr	r2, [r7, #4]
 8001602:	212c      	movs	r1, #44	; 0x2c
 8001604:	fb01 f303 	mul.w	r3, r1, r3
 8001608:	4413      	add	r3, r2
 800160a:	3342      	adds	r3, #66	; 0x42
 800160c:	2200      	movs	r2, #0
 800160e:	701a      	strb	r2, [r3, #0]
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }

      break;
 8001610:	e073      	b.n	80016fa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001612:	78fb      	ldrb	r3, [r7, #3]
 8001614:	687a      	ldr	r2, [r7, #4]
 8001616:	212c      	movs	r1, #44	; 0x2c
 8001618:	fb01 f303 	mul.w	r3, r1, r3
 800161c:	4413      	add	r3, r2
 800161e:	3342      	adds	r3, #66	; 0x42
 8001620:	2202      	movs	r2, #2
 8001622:	701a      	strb	r2, [r3, #0]
      break;
 8001624:	e069      	b.n	80016fa <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 8001626:	78fb      	ldrb	r3, [r7, #3]
 8001628:	687a      	ldr	r2, [r7, #4]
 800162a:	212c      	movs	r1, #44	; 0x2c
 800162c:	fb01 f303 	mul.w	r3, r1, r3
 8001630:	4413      	add	r3, r2
 8001632:	3354      	adds	r3, #84	; 0x54
 8001634:	781b      	ldrb	r3, [r3, #0]
 8001636:	2b00      	cmp	r3, #0
 8001638:	d109      	bne.n	800164e <HAL_HCD_HC_SubmitRequest+0x16a>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800163a:	78fb      	ldrb	r3, [r7, #3]
 800163c:	687a      	ldr	r2, [r7, #4]
 800163e:	212c      	movs	r1, #44	; 0x2c
 8001640:	fb01 f303 	mul.w	r3, r1, r3
 8001644:	4413      	add	r3, r2
 8001646:	3342      	adds	r3, #66	; 0x42
 8001648:	2200      	movs	r2, #0
 800164a:	701a      	strb	r2, [r3, #0]
      break;
 800164c:	e055      	b.n	80016fa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 800164e:	78fb      	ldrb	r3, [r7, #3]
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	212c      	movs	r1, #44	; 0x2c
 8001654:	fb01 f303 	mul.w	r3, r1, r3
 8001658:	4413      	add	r3, r2
 800165a:	3342      	adds	r3, #66	; 0x42
 800165c:	2202      	movs	r2, #2
 800165e:	701a      	strb	r2, [r3, #0]
      break;
 8001660:	e04b      	b.n	80016fa <HAL_HCD_HC_SubmitRequest+0x216>
    case EP_TYPE_INTR:
      if (direction == 0U)
 8001662:	78bb      	ldrb	r3, [r7, #2]
 8001664:	2b00      	cmp	r3, #0
 8001666:	d11d      	bne.n	80016a4 <HAL_HCD_HC_SubmitRequest+0x1c0>
      {
        /* Set the Data Toggle bit as per the Flag */
        if (hhcd->hc[ch_num].toggle_out == 0U)
 8001668:	78fb      	ldrb	r3, [r7, #3]
 800166a:	687a      	ldr	r2, [r7, #4]
 800166c:	212c      	movs	r1, #44	; 0x2c
 800166e:	fb01 f303 	mul.w	r3, r1, r3
 8001672:	4413      	add	r3, r2
 8001674:	3355      	adds	r3, #85	; 0x55
 8001676:	781b      	ldrb	r3, [r3, #0]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d109      	bne.n	8001690 <HAL_HCD_HC_SubmitRequest+0x1ac>
        {
          /* Put the PID 0 */
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 800167c:	78fb      	ldrb	r3, [r7, #3]
 800167e:	687a      	ldr	r2, [r7, #4]
 8001680:	212c      	movs	r1, #44	; 0x2c
 8001682:	fb01 f303 	mul.w	r3, r1, r3
 8001686:	4413      	add	r3, r2
 8001688:	3342      	adds	r3, #66	; 0x42
 800168a:	2200      	movs	r2, #0
 800168c:	701a      	strb	r2, [r3, #0]
        else
        {
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
        }
      }
      break;
 800168e:	e034      	b.n	80016fa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 8001690:	78fb      	ldrb	r3, [r7, #3]
 8001692:	687a      	ldr	r2, [r7, #4]
 8001694:	212c      	movs	r1, #44	; 0x2c
 8001696:	fb01 f303 	mul.w	r3, r1, r3
 800169a:	4413      	add	r3, r2
 800169c:	3342      	adds	r3, #66	; 0x42
 800169e:	2202      	movs	r2, #2
 80016a0:	701a      	strb	r2, [r3, #0]
      break;
 80016a2:	e02a      	b.n	80016fa <HAL_HCD_HC_SubmitRequest+0x216>
        if (hhcd->hc[ch_num].toggle_in == 0U)
 80016a4:	78fb      	ldrb	r3, [r7, #3]
 80016a6:	687a      	ldr	r2, [r7, #4]
 80016a8:	212c      	movs	r1, #44	; 0x2c
 80016aa:	fb01 f303 	mul.w	r3, r1, r3
 80016ae:	4413      	add	r3, r2
 80016b0:	3354      	adds	r3, #84	; 0x54
 80016b2:	781b      	ldrb	r3, [r3, #0]
 80016b4:	2b00      	cmp	r3, #0
 80016b6:	d109      	bne.n	80016cc <HAL_HCD_HC_SubmitRequest+0x1e8>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016b8:	78fb      	ldrb	r3, [r7, #3]
 80016ba:	687a      	ldr	r2, [r7, #4]
 80016bc:	212c      	movs	r1, #44	; 0x2c
 80016be:	fb01 f303 	mul.w	r3, r1, r3
 80016c2:	4413      	add	r3, r2
 80016c4:	3342      	adds	r3, #66	; 0x42
 80016c6:	2200      	movs	r2, #0
 80016c8:	701a      	strb	r2, [r3, #0]
      break;
 80016ca:	e016      	b.n	80016fa <HAL_HCD_HC_SubmitRequest+0x216>
          hhcd->hc[ch_num].data_pid = HC_PID_DATA1;
 80016cc:	78fb      	ldrb	r3, [r7, #3]
 80016ce:	687a      	ldr	r2, [r7, #4]
 80016d0:	212c      	movs	r1, #44	; 0x2c
 80016d2:	fb01 f303 	mul.w	r3, r1, r3
 80016d6:	4413      	add	r3, r2
 80016d8:	3342      	adds	r3, #66	; 0x42
 80016da:	2202      	movs	r2, #2
 80016dc:	701a      	strb	r2, [r3, #0]
      break;
 80016de:	e00c      	b.n	80016fa <HAL_HCD_HC_SubmitRequest+0x216>

    case EP_TYPE_ISOC:
      hhcd->hc[ch_num].data_pid = HC_PID_DATA0;
 80016e0:	78fb      	ldrb	r3, [r7, #3]
 80016e2:	687a      	ldr	r2, [r7, #4]
 80016e4:	212c      	movs	r1, #44	; 0x2c
 80016e6:	fb01 f303 	mul.w	r3, r1, r3
 80016ea:	4413      	add	r3, r2
 80016ec:	3342      	adds	r3, #66	; 0x42
 80016ee:	2200      	movs	r2, #0
 80016f0:	701a      	strb	r2, [r3, #0]
      break;
 80016f2:	e002      	b.n	80016fa <HAL_HCD_HC_SubmitRequest+0x216>

    default:
      break;
 80016f4:	bf00      	nop
 80016f6:	e000      	b.n	80016fa <HAL_HCD_HC_SubmitRequest+0x216>
      break;
 80016f8:	bf00      	nop
  }

  hhcd->hc[ch_num].xfer_buff = pbuff;
 80016fa:	78fb      	ldrb	r3, [r7, #3]
 80016fc:	687a      	ldr	r2, [r7, #4]
 80016fe:	212c      	movs	r1, #44	; 0x2c
 8001700:	fb01 f303 	mul.w	r3, r1, r3
 8001704:	4413      	add	r3, r2
 8001706:	3344      	adds	r3, #68	; 0x44
 8001708:	697a      	ldr	r2, [r7, #20]
 800170a:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_len  = length;
 800170c:	78fb      	ldrb	r3, [r7, #3]
 800170e:	8b3a      	ldrh	r2, [r7, #24]
 8001710:	6879      	ldr	r1, [r7, #4]
 8001712:	202c      	movs	r0, #44	; 0x2c
 8001714:	fb00 f303 	mul.w	r3, r0, r3
 8001718:	440b      	add	r3, r1
 800171a:	334c      	adds	r3, #76	; 0x4c
 800171c:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].urb_state = URB_IDLE;
 800171e:	78fb      	ldrb	r3, [r7, #3]
 8001720:	687a      	ldr	r2, [r7, #4]
 8001722:	212c      	movs	r1, #44	; 0x2c
 8001724:	fb01 f303 	mul.w	r3, r1, r3
 8001728:	4413      	add	r3, r2
 800172a:	3360      	adds	r3, #96	; 0x60
 800172c:	2200      	movs	r2, #0
 800172e:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].xfer_count = 0U;
 8001730:	78fb      	ldrb	r3, [r7, #3]
 8001732:	687a      	ldr	r2, [r7, #4]
 8001734:	212c      	movs	r1, #44	; 0x2c
 8001736:	fb01 f303 	mul.w	r3, r1, r3
 800173a:	4413      	add	r3, r2
 800173c:	3350      	adds	r3, #80	; 0x50
 800173e:	2200      	movs	r2, #0
 8001740:	601a      	str	r2, [r3, #0]
  hhcd->hc[ch_num].ch_num = ch_num;
 8001742:	78fb      	ldrb	r3, [r7, #3]
 8001744:	687a      	ldr	r2, [r7, #4]
 8001746:	212c      	movs	r1, #44	; 0x2c
 8001748:	fb01 f303 	mul.w	r3, r1, r3
 800174c:	4413      	add	r3, r2
 800174e:	3339      	adds	r3, #57	; 0x39
 8001750:	78fa      	ldrb	r2, [r7, #3]
 8001752:	701a      	strb	r2, [r3, #0]
  hhcd->hc[ch_num].state = HC_IDLE;
 8001754:	78fb      	ldrb	r3, [r7, #3]
 8001756:	687a      	ldr	r2, [r7, #4]
 8001758:	212c      	movs	r1, #44	; 0x2c
 800175a:	fb01 f303 	mul.w	r3, r1, r3
 800175e:	4413      	add	r3, r2
 8001760:	3361      	adds	r3, #97	; 0x61
 8001762:	2200      	movs	r2, #0
 8001764:	701a      	strb	r2, [r3, #0]

  return USB_HC_StartXfer(hhcd->Instance, &hhcd->hc[ch_num], (uint8_t)hhcd->Init.dma_enable);
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	6818      	ldr	r0, [r3, #0]
 800176a:	78fb      	ldrb	r3, [r7, #3]
 800176c:	222c      	movs	r2, #44	; 0x2c
 800176e:	fb02 f303 	mul.w	r3, r2, r3
 8001772:	3338      	adds	r3, #56	; 0x38
 8001774:	687a      	ldr	r2, [r7, #4]
 8001776:	18d1      	adds	r1, r2, r3
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	691b      	ldr	r3, [r3, #16]
 800177c:	b2db      	uxtb	r3, r3
 800177e:	461a      	mov	r2, r3
 8001780:	f003 fa9e 	bl	8004cc0 <USB_HC_StartXfer>
 8001784:	4603      	mov	r3, r0
}
 8001786:	4618      	mov	r0, r3
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}
 800178e:	bf00      	nop

08001790 <HAL_HCD_IRQHandler>:
  * @brief  Handle HCD interrupt request.
  * @param  hhcd HCD handle
  * @retval None
  */
void HAL_HCD_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8001790:	b580      	push	{r7, lr}
 8001792:	b086      	sub	sp, #24
 8001794:	af00      	add	r7, sp, #0
 8001796:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	613b      	str	r3, [r7, #16]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800179e:	693b      	ldr	r3, [r7, #16]
 80017a0:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  uint32_t interrupt;

  /* Ensure that we are in device mode */
  if (USB_GetMode(hhcd->Instance) == USB_OTG_MODE_HOST)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	4618      	mov	r0, r3
 80017a8:	f002 ff9f 	bl	80046ea <USB_GetMode>
 80017ac:	4603      	mov	r3, r0
 80017ae:	2b01      	cmp	r3, #1
 80017b0:	f040 80f6 	bne.w	80019a0 <HAL_HCD_IRQHandler+0x210>
  {
    /* Avoid spurious interrupt */
    if (__HAL_HCD_IS_INVALID_INTERRUPT(hhcd))
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4618      	mov	r0, r3
 80017ba:	f002 ff83 	bl	80046c4 <USB_ReadInterrupts>
 80017be:	4603      	mov	r3, r0
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	f000 80ec 	beq.w	800199e <HAL_HCD_IRQHandler+0x20e>
    {
      return;
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4618      	mov	r0, r3
 80017cc:	f002 ff7a 	bl	80046c4 <USB_ReadInterrupts>
 80017d0:	4603      	mov	r3, r0
 80017d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80017d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80017da:	d104      	bne.n	80017e6 <HAL_HCD_IRQHandler+0x56>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80017e4:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR))
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4618      	mov	r0, r3
 80017ec:	f002 ff6a 	bl	80046c4 <USB_ReadInterrupts>
 80017f0:	4603      	mov	r3, r0
 80017f2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80017f6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80017fa:	d104      	bne.n	8001806 <HAL_HCD_IRQHandler+0x76>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_IISOIXFR);
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001804:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE))
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	4618      	mov	r0, r3
 800180c:	f002 ff5a 	bl	80046c4 <USB_ReadInterrupts>
 8001810:	4603      	mov	r3, r0
 8001812:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8001816:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800181a:	d104      	bne.n	8001826 <HAL_HCD_IRQHandler+0x96>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_PTXFE);
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
 8001824:	615a      	str	r2, [r3, #20]
    }

    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_MMIS))
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4618      	mov	r0, r3
 800182c:	f002 ff4a 	bl	80046c4 <USB_ReadInterrupts>
 8001830:	4603      	mov	r3, r0
 8001832:	f003 0302 	and.w	r3, r3, #2
 8001836:	2b02      	cmp	r3, #2
 8001838:	d103      	bne.n	8001842 <HAL_HCD_IRQHandler+0xb2>
    {
      /* Incorrect mode, acknowledge the interrupt */
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_MMIS);
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2202      	movs	r2, #2
 8001840:	615a      	str	r2, [r3, #20]
    }

    /* Handle Host Disconnect Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT))
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4618      	mov	r0, r3
 8001848:	f002 ff3c 	bl	80046c4 <USB_ReadInterrupts>
 800184c:	4603      	mov	r3, r0
 800184e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001852:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001856:	d11c      	bne.n	8001892 <HAL_HCD_IRQHandler+0x102>
    {
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_DISCINT);
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8001860:	615a      	str	r2, [r3, #20]

      if ((USBx_HPRT0 & USB_OTG_HPRT_PCSTS) == 0U)
 8001862:	68fb      	ldr	r3, [r7, #12]
 8001864:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	f003 0301 	and.w	r3, r3, #1
 800186e:	2b00      	cmp	r3, #0
 8001870:	d10f      	bne.n	8001892 <HAL_HCD_IRQHandler+0x102>
      {
        /* Flush USB Fifo */
        (void)USB_FlushTxFifo(USBx, 0x10U);
 8001872:	2110      	movs	r1, #16
 8001874:	6938      	ldr	r0, [r7, #16]
 8001876:	f002 fe2b 	bl	80044d0 <USB_FlushTxFifo>
        (void)USB_FlushRxFifo(USBx);
 800187a:	6938      	ldr	r0, [r7, #16]
 800187c:	f002 fe5c 	bl	8004538 <USB_FlushRxFifo>

        /* Restore FS Clock */
        (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8001880:	687b      	ldr	r3, [r7, #4]
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	2101      	movs	r1, #1
 8001886:	4618      	mov	r0, r3
 8001888:	f003 f832 	bl	80048f0 <USB_InitFSLSPClkSel>

        /* Handle Host Port Disconnect Interrupt */
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
        hhcd->DisconnectCallback(hhcd);
#else
        HAL_HCD_Disconnect_Callback(hhcd);
 800188c:	6878      	ldr	r0, [r7, #4]
 800188e:	f006 f801 	bl	8007894 <HAL_HCD_Disconnect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Host Port Interrupts */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HPRTINT))
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	4618      	mov	r0, r3
 8001898:	f002 ff14 	bl	80046c4 <USB_ReadInterrupts>
 800189c:	4603      	mov	r3, r0
 800189e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80018a2:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80018a6:	d102      	bne.n	80018ae <HAL_HCD_IRQHandler+0x11e>
    {
      HCD_Port_IRQHandler(hhcd);
 80018a8:	6878      	ldr	r0, [r7, #4]
 80018aa:	f001 f89e 	bl	80029ea <HCD_Port_IRQHandler>
    }

    /* Handle Host SOF Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_SOF))
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4618      	mov	r0, r3
 80018b4:	f002 ff06 	bl	80046c4 <USB_ReadInterrupts>
 80018b8:	4603      	mov	r3, r0
 80018ba:	f003 0308 	and.w	r3, r3, #8
 80018be:	2b08      	cmp	r3, #8
 80018c0:	d106      	bne.n	80018d0 <HAL_HCD_IRQHandler+0x140>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->SOFCallback(hhcd);
#else
      HAL_HCD_SOF_Callback(hhcd);
 80018c2:	6878      	ldr	r0, [r7, #4]
 80018c4:	f005 ffca 	bl	800785c <HAL_HCD_SOF_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */

      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_SOF);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	2208      	movs	r2, #8
 80018ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Rx Queue Level Interrupts */
    if ((__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_RXFLVL)) != 0U)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f002 fef5 	bl	80046c4 <USB_ReadInterrupts>
 80018da:	4603      	mov	r3, r0
 80018dc:	f003 0310 	and.w	r3, r3, #16
 80018e0:	2b10      	cmp	r3, #16
 80018e2:	d101      	bne.n	80018e8 <HAL_HCD_IRQHandler+0x158>
 80018e4:	2301      	movs	r3, #1
 80018e6:	e000      	b.n	80018ea <HAL_HCD_IRQHandler+0x15a>
 80018e8:	2300      	movs	r3, #0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d012      	beq.n	8001914 <HAL_HCD_IRQHandler+0x184>
    {
      USB_MASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	699a      	ldr	r2, [r3, #24]
 80018f4:	687b      	ldr	r3, [r7, #4]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	f022 0210 	bic.w	r2, r2, #16
 80018fc:	619a      	str	r2, [r3, #24]

      HCD_RXQLVL_IRQHandler(hhcd);
 80018fe:	6878      	ldr	r0, [r7, #4]
 8001900:	f000 ffa1 	bl	8002846 <HCD_RXQLVL_IRQHandler>

      USB_UNMASK_INTERRUPT(hhcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	681b      	ldr	r3, [r3, #0]
 8001908:	699a      	ldr	r2, [r3, #24]
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	f042 0210 	orr.w	r2, r2, #16
 8001912:	619a      	str	r2, [r3, #24]
    }

    /* Handle Host channel Interrupt */
    if (__HAL_HCD_GET_FLAG(hhcd, USB_OTG_GINTSTS_HCINT))
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4618      	mov	r0, r3
 800191a:	f002 fed3 	bl	80046c4 <USB_ReadInterrupts>
 800191e:	4603      	mov	r3, r0
 8001920:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001924:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001928:	d13a      	bne.n	80019a0 <HAL_HCD_IRQHandler+0x210>
    {
      interrupt = USB_HC_ReadInterrupt(hhcd->Instance);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	4618      	mov	r0, r3
 8001930:	f003 fb08 	bl	8004f44 <USB_HC_ReadInterrupt>
 8001934:	60b8      	str	r0, [r7, #8]
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001936:	2300      	movs	r3, #0
 8001938:	617b      	str	r3, [r7, #20]
 800193a:	e025      	b.n	8001988 <HAL_HCD_IRQHandler+0x1f8>
      {
        if ((interrupt & (1UL << (i & 0xFU))) != 0U)
 800193c:	697b      	ldr	r3, [r7, #20]
 800193e:	f003 030f 	and.w	r3, r3, #15
 8001942:	68ba      	ldr	r2, [r7, #8]
 8001944:	fa22 f303 	lsr.w	r3, r2, r3
 8001948:	f003 0301 	and.w	r3, r3, #1
 800194c:	2b00      	cmp	r3, #0
 800194e:	d018      	beq.n	8001982 <HAL_HCD_IRQHandler+0x1f2>
        {
          if ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_EPDIR) == USB_OTG_HCCHAR_EPDIR)
 8001950:	697b      	ldr	r3, [r7, #20]
 8001952:	015a      	lsls	r2, r3, #5
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	4413      	add	r3, r2
 8001958:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001962:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001966:	d106      	bne.n	8001976 <HAL_HCD_IRQHandler+0x1e6>
          {
            HCD_HC_IN_IRQHandler(hhcd, (uint8_t)i);
 8001968:	697b      	ldr	r3, [r7, #20]
 800196a:	b2db      	uxtb	r3, r3
 800196c:	4619      	mov	r1, r3
 800196e:	6878      	ldr	r0, [r7, #4]
 8001970:	f000 f8ab 	bl	8001aca <HCD_HC_IN_IRQHandler>
 8001974:	e005      	b.n	8001982 <HAL_HCD_IRQHandler+0x1f2>
          }
          else
          {
            HCD_HC_OUT_IRQHandler(hhcd, (uint8_t)i);
 8001976:	697b      	ldr	r3, [r7, #20]
 8001978:	b2db      	uxtb	r3, r3
 800197a:	4619      	mov	r1, r3
 800197c:	6878      	ldr	r0, [r7, #4]
 800197e:	f000 fbf9 	bl	8002174 <HCD_HC_OUT_IRQHandler>
      for (i = 0U; i < hhcd->Init.Host_channels; i++)
 8001982:	697b      	ldr	r3, [r7, #20]
 8001984:	3301      	adds	r3, #1
 8001986:	617b      	str	r3, [r7, #20]
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	689b      	ldr	r3, [r3, #8]
 800198c:	697a      	ldr	r2, [r7, #20]
 800198e:	429a      	cmp	r2, r3
 8001990:	d3d4      	bcc.n	800193c <HAL_HCD_IRQHandler+0x1ac>
          }
        }
      }
      __HAL_HCD_CLEAR_FLAG(hhcd, USB_OTG_GINTSTS_HCINT);
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	681b      	ldr	r3, [r3, #0]
 8001996:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800199a:	615a      	str	r2, [r3, #20]
 800199c:	e000      	b.n	80019a0 <HAL_HCD_IRQHandler+0x210>
      return;
 800199e:	bf00      	nop
    }
  }
}
 80019a0:	3718      	adds	r7, #24
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bd80      	pop	{r7, pc}

080019a6 <HAL_HCD_Start>:
  * @brief  Start the host driver.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_Start(HCD_HandleTypeDef *hhcd)
{
 80019a6:	b580      	push	{r7, lr}
 80019a8:	b082      	sub	sp, #8
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80019b4:	2b01      	cmp	r3, #1
 80019b6:	d101      	bne.n	80019bc <HAL_HCD_Start+0x16>
 80019b8:	2302      	movs	r3, #2
 80019ba:	e013      	b.n	80019e4 <HAL_HCD_Start+0x3e>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	2201      	movs	r2, #1
 80019c0:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  /* Enable port power */
  (void)USB_DriveVbus(hhcd->Instance, 1U);
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	2101      	movs	r1, #1
 80019ca:	4618      	mov	r0, r3
 80019cc:	f002 fff4 	bl	80049b8 <USB_DriveVbus>

  /* Enable global interrupt */
  __HAL_HCD_ENABLE(hhcd);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f002 fd0d 	bl	80043f4 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hhcd);
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2200      	movs	r2, #0
 80019de:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 80019e2:	2300      	movs	r3, #0
}
 80019e4:	4618      	mov	r0, r3
 80019e6:	3708      	adds	r7, #8
 80019e8:	46bd      	mov	sp, r7
 80019ea:	bd80      	pop	{r7, pc}

080019ec <HAL_HCD_Stop>:
  * @param  hhcd HCD handle
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_HCD_Stop(HCD_HandleTypeDef *hhcd)
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	b082      	sub	sp, #8
 80019f0:	af00      	add	r7, sp, #0
 80019f2:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hhcd);
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	f893 32f8 	ldrb.w	r3, [r3, #760]	; 0x2f8
 80019fa:	2b01      	cmp	r3, #1
 80019fc:	d101      	bne.n	8001a02 <HAL_HCD_Stop+0x16>
 80019fe:	2302      	movs	r3, #2
 8001a00:	e00d      	b.n	8001a1e <HAL_HCD_Stop+0x32>
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	2201      	movs	r2, #1
 8001a06:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8
  (void)USB_StopHost(hhcd->Instance);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	4618      	mov	r0, r3
 8001a10:	f003 fbe2 	bl	80051d8 <USB_StopHost>
  __HAL_UNLOCK(hhcd);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2200      	movs	r2, #0
 8001a18:	f883 22f8 	strb.w	r2, [r3, #760]	; 0x2f8

  return HAL_OK;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3708      	adds	r7, #8
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}

08001a26 <HAL_HCD_ResetPort>:
  * @brief  Reset the host port.
  * @param  hhcd HCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HCD_ResetPort(HCD_HandleTypeDef *hhcd)
{
 8001a26:	b580      	push	{r7, lr}
 8001a28:	b082      	sub	sp, #8
 8001a2a:	af00      	add	r7, sp, #0
 8001a2c:	6078      	str	r0, [r7, #4]
  return (USB_ResetPort(hhcd->Instance));
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	4618      	mov	r0, r3
 8001a34:	f002 ff96 	bl	8004964 <USB_ResetPort>
 8001a38:	4603      	mov	r3, r0
}
 8001a3a:	4618      	mov	r0, r3
 8001a3c:	3708      	adds	r7, #8
 8001a3e:	46bd      	mov	sp, r7
 8001a40:	bd80      	pop	{r7, pc}

08001a42 <HAL_HCD_HC_GetURBState>:
  *            URB_NYET/
  *            URB_ERROR/
  *            URB_STALL
  */
HCD_URBStateTypeDef HAL_HCD_HC_GetURBState(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001a42:	b480      	push	{r7}
 8001a44:	b083      	sub	sp, #12
 8001a46:	af00      	add	r7, sp, #0
 8001a48:	6078      	str	r0, [r7, #4]
 8001a4a:	460b      	mov	r3, r1
 8001a4c:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].urb_state;
 8001a4e:	78fb      	ldrb	r3, [r7, #3]
 8001a50:	687a      	ldr	r2, [r7, #4]
 8001a52:	212c      	movs	r1, #44	; 0x2c
 8001a54:	fb01 f303 	mul.w	r3, r1, r3
 8001a58:	4413      	add	r3, r2
 8001a5a:	3360      	adds	r3, #96	; 0x60
 8001a5c:	781b      	ldrb	r3, [r3, #0]
}
 8001a5e:	4618      	mov	r0, r3
 8001a60:	370c      	adds	r7, #12
 8001a62:	46bd      	mov	sp, r7
 8001a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a68:	4770      	bx	lr

08001a6a <HAL_HCD_HC_GetXferCount>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval last transfer size in byte
  */
uint32_t HAL_HCD_HC_GetXferCount(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001a6a:	b480      	push	{r7}
 8001a6c:	b083      	sub	sp, #12
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	6078      	str	r0, [r7, #4]
 8001a72:	460b      	mov	r3, r1
 8001a74:	70fb      	strb	r3, [r7, #3]
  return hhcd->hc[chnum].xfer_count;
 8001a76:	78fb      	ldrb	r3, [r7, #3]
 8001a78:	687a      	ldr	r2, [r7, #4]
 8001a7a:	212c      	movs	r1, #44	; 0x2c
 8001a7c:	fb01 f303 	mul.w	r3, r1, r3
 8001a80:	4413      	add	r3, r2
 8001a82:	3350      	adds	r3, #80	; 0x50
 8001a84:	681b      	ldr	r3, [r3, #0]
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	370c      	adds	r7, #12
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a90:	4770      	bx	lr

08001a92 <HAL_HCD_GetCurrentFrame>:
  * @brief  Return the current Host frame number.
  * @param  hhcd HCD handle
  * @retval Current Host frame number
  */
uint32_t HAL_HCD_GetCurrentFrame(HCD_HandleTypeDef *hhcd)
{
 8001a92:	b580      	push	{r7, lr}
 8001a94:	b082      	sub	sp, #8
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	6078      	str	r0, [r7, #4]
  return (USB_GetCurrentFrame(hhcd->Instance));
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	f002 ffda 	bl	8004a58 <USB_GetCurrentFrame>
 8001aa4:	4603      	mov	r3, r0
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3708      	adds	r7, #8
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bd80      	pop	{r7, pc}

08001aae <HAL_HCD_GetCurrentSpeed>:
  * @brief  Return the Host enumeration speed.
  * @param  hhcd HCD handle
  * @retval Enumeration speed
  */
uint32_t HAL_HCD_GetCurrentSpeed(HCD_HandleTypeDef *hhcd)
{
 8001aae:	b580      	push	{r7, lr}
 8001ab0:	b082      	sub	sp, #8
 8001ab2:	af00      	add	r7, sp, #0
 8001ab4:	6078      	str	r0, [r7, #4]
  return (USB_GetHostSpeed(hhcd->Instance));
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	4618      	mov	r0, r3
 8001abc:	f002 ffb5 	bl	8004a2a <USB_GetHostSpeed>
 8001ac0:	4603      	mov	r3, r0
}
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	3708      	adds	r7, #8
 8001ac6:	46bd      	mov	sp, r7
 8001ac8:	bd80      	pop	{r7, pc}

08001aca <HCD_HC_IN_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_IN_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b086      	sub	sp, #24
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001adc:	697b      	ldr	r3, [r7, #20]
 8001ade:	613b      	str	r3, [r7, #16]
  uint32_t ch_num = (uint32_t)chnum;
 8001ae0:	78fb      	ldrb	r3, [r7, #3]
 8001ae2:	60fb      	str	r3, [r7, #12]

  uint32_t tmpreg;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 8001ae4:	68fb      	ldr	r3, [r7, #12]
 8001ae6:	015a      	lsls	r2, r3, #5
 8001ae8:	693b      	ldr	r3, [r7, #16]
 8001aea:	4413      	add	r3, r2
 8001aec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	f003 0304 	and.w	r3, r3, #4
 8001af6:	2b04      	cmp	r3, #4
 8001af8:	d11a      	bne.n	8001b30 <HCD_HC_IN_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	015a      	lsls	r2, r3, #5
 8001afe:	693b      	ldr	r3, [r7, #16]
 8001b00:	4413      	add	r3, r2
 8001b02:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b06:	461a      	mov	r2, r3
 8001b08:	2304      	movs	r3, #4
 8001b0a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001b0c:	687a      	ldr	r2, [r7, #4]
 8001b0e:	68fb      	ldr	r3, [r7, #12]
 8001b10:	212c      	movs	r1, #44	; 0x2c
 8001b12:	fb01 f303 	mul.w	r3, r1, r3
 8001b16:	4413      	add	r3, r2
 8001b18:	3361      	adds	r3, #97	; 0x61
 8001b1a:	2206      	movs	r2, #6
 8001b1c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001b1e:	687b      	ldr	r3, [r7, #4]
 8001b20:	681b      	ldr	r3, [r3, #0]
 8001b22:	68fa      	ldr	r2, [r7, #12]
 8001b24:	b2d2      	uxtb	r2, r2
 8001b26:	4611      	mov	r1, r2
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f003 fa1c 	bl	8004f66 <USB_HC_Halt>
 8001b2e:	e0af      	b.n	8001c90 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_BBERR) == USB_OTG_HCINT_BBERR)
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	015a      	lsls	r2, r3, #5
 8001b34:	693b      	ldr	r3, [r7, #16]
 8001b36:	4413      	add	r3, r2
 8001b38:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b3c:	689b      	ldr	r3, [r3, #8]
 8001b3e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001b42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001b46:	d11b      	bne.n	8001b80 <HCD_HC_IN_IRQHandler+0xb6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_BBERR);
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	015a      	lsls	r2, r3, #5
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	4413      	add	r3, r2
 8001b50:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b54:	461a      	mov	r2, r3
 8001b56:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b5a:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_BBLERR;
 8001b5c:	687a      	ldr	r2, [r7, #4]
 8001b5e:	68fb      	ldr	r3, [r7, #12]
 8001b60:	212c      	movs	r1, #44	; 0x2c
 8001b62:	fb01 f303 	mul.w	r3, r1, r3
 8001b66:	4413      	add	r3, r2
 8001b68:	3361      	adds	r3, #97	; 0x61
 8001b6a:	2207      	movs	r2, #7
 8001b6c:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	68fa      	ldr	r2, [r7, #12]
 8001b74:	b2d2      	uxtb	r2, r2
 8001b76:	4611      	mov	r1, r2
 8001b78:	4618      	mov	r0, r3
 8001b7a:	f003 f9f4 	bl	8004f66 <USB_HC_Halt>
 8001b7e:	e087      	b.n	8001c90 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	015a      	lsls	r2, r3, #5
 8001b84:	693b      	ldr	r3, [r7, #16]
 8001b86:	4413      	add	r3, r2
 8001b88:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001b8c:	689b      	ldr	r3, [r3, #8]
 8001b8e:	f003 0320 	and.w	r3, r3, #32
 8001b92:	2b20      	cmp	r3, #32
 8001b94:	d109      	bne.n	8001baa <HCD_HC_IN_IRQHandler+0xe0>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	015a      	lsls	r2, r3, #5
 8001b9a:	693b      	ldr	r3, [r7, #16]
 8001b9c:	4413      	add	r3, r2
 8001b9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	2320      	movs	r3, #32
 8001ba6:	6093      	str	r3, [r2, #8]
 8001ba8:	e072      	b.n	8001c90 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	015a      	lsls	r2, r3, #5
 8001bae:	693b      	ldr	r3, [r7, #16]
 8001bb0:	4413      	add	r3, r2
 8001bb2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f003 0308 	and.w	r3, r3, #8
 8001bbc:	2b08      	cmp	r3, #8
 8001bbe:	d11a      	bne.n	8001bf6 <HCD_HC_IN_IRQHandler+0x12c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	015a      	lsls	r2, r3, #5
 8001bc4:	693b      	ldr	r3, [r7, #16]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001bcc:	461a      	mov	r2, r3
 8001bce:	2308      	movs	r3, #8
 8001bd0:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 8001bd2:	687a      	ldr	r2, [r7, #4]
 8001bd4:	68fb      	ldr	r3, [r7, #12]
 8001bd6:	212c      	movs	r1, #44	; 0x2c
 8001bd8:	fb01 f303 	mul.w	r3, r1, r3
 8001bdc:	4413      	add	r3, r2
 8001bde:	3361      	adds	r3, #97	; 0x61
 8001be0:	2205      	movs	r2, #5
 8001be2:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	68fa      	ldr	r2, [r7, #12]
 8001bea:	b2d2      	uxtb	r2, r2
 8001bec:	4611      	mov	r1, r2
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f003 f9b9 	bl	8004f66 <USB_HC_Halt>
 8001bf4:	e04c      	b.n	8001c90 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8001bf6:	68fb      	ldr	r3, [r7, #12]
 8001bf8:	015a      	lsls	r2, r3, #5
 8001bfa:	693b      	ldr	r3, [r7, #16]
 8001bfc:	4413      	add	r3, r2
 8001bfe:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001c08:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001c0c:	d11b      	bne.n	8001c46 <HCD_HC_IN_IRQHandler+0x17c>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8001c0e:	68fb      	ldr	r3, [r7, #12]
 8001c10:	015a      	lsls	r2, r3, #5
 8001c12:	693b      	ldr	r3, [r7, #16]
 8001c14:	4413      	add	r3, r2
 8001c16:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c1a:	461a      	mov	r2, r3
 8001c1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001c20:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8001c22:	687a      	ldr	r2, [r7, #4]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	212c      	movs	r1, #44	; 0x2c
 8001c28:	fb01 f303 	mul.w	r3, r1, r3
 8001c2c:	4413      	add	r3, r2
 8001c2e:	3361      	adds	r3, #97	; 0x61
 8001c30:	2208      	movs	r2, #8
 8001c32:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	68fa      	ldr	r2, [r7, #12]
 8001c3a:	b2d2      	uxtb	r2, r2
 8001c3c:	4611      	mov	r1, r2
 8001c3e:	4618      	mov	r0, r3
 8001c40:	f003 f991 	bl	8004f66 <USB_HC_Halt>
 8001c44:	e024      	b.n	8001c90 <HCD_HC_IN_IRQHandler+0x1c6>
  }
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8001c46:	68fb      	ldr	r3, [r7, #12]
 8001c48:	015a      	lsls	r2, r3, #5
 8001c4a:	693b      	ldr	r3, [r7, #16]
 8001c4c:	4413      	add	r3, r2
 8001c4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c52:	689b      	ldr	r3, [r3, #8]
 8001c54:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001c58:	2b80      	cmp	r3, #128	; 0x80
 8001c5a:	d119      	bne.n	8001c90 <HCD_HC_IN_IRQHandler+0x1c6>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8001c5c:	68fb      	ldr	r3, [r7, #12]
 8001c5e:	015a      	lsls	r2, r3, #5
 8001c60:	693b      	ldr	r3, [r7, #16]
 8001c62:	4413      	add	r3, r2
 8001c64:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c68:	461a      	mov	r2, r3
 8001c6a:	2380      	movs	r3, #128	; 0x80
 8001c6c:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	68fb      	ldr	r3, [r7, #12]
 8001c72:	212c      	movs	r1, #44	; 0x2c
 8001c74:	fb01 f303 	mul.w	r3, r1, r3
 8001c78:	4413      	add	r3, r2
 8001c7a:	3361      	adds	r3, #97	; 0x61
 8001c7c:	2206      	movs	r2, #6
 8001c7e:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	681b      	ldr	r3, [r3, #0]
 8001c84:	68fa      	ldr	r2, [r7, #12]
 8001c86:	b2d2      	uxtb	r2, r2
 8001c88:	4611      	mov	r1, r2
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	f003 f96b 	bl	8004f66 <USB_HC_Halt>
  else
  {
    /* ... */
  }

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 8001c90:	68fb      	ldr	r3, [r7, #12]
 8001c92:	015a      	lsls	r2, r3, #5
 8001c94:	693b      	ldr	r3, [r7, #16]
 8001c96:	4413      	add	r3, r2
 8001c98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001ca2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001ca6:	d112      	bne.n	8001cce <HCD_HC_IN_IRQHandler+0x204>
  {
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	68fa      	ldr	r2, [r7, #12]
 8001cae:	b2d2      	uxtb	r2, r2
 8001cb0:	4611      	mov	r1, r2
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f003 f957 	bl	8004f66 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8001cb8:	68fb      	ldr	r3, [r7, #12]
 8001cba:	015a      	lsls	r2, r3, #5
 8001cbc:	693b      	ldr	r3, [r7, #16]
 8001cbe:	4413      	add	r3, r2
 8001cc0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cc4:	461a      	mov	r2, r3
 8001cc6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cca:	6093      	str	r3, [r2, #8]
  }
  else
  {
    /* ... */
  }
}
 8001ccc:	e24e      	b.n	800216c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	015a      	lsls	r2, r3, #5
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	4413      	add	r3, r2
 8001cd6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001cda:	689b      	ldr	r3, [r3, #8]
 8001cdc:	f003 0301 	and.w	r3, r3, #1
 8001ce0:	2b01      	cmp	r3, #1
 8001ce2:	f040 80df 	bne.w	8001ea4 <HCD_HC_IN_IRQHandler+0x3da>
    if (hhcd->Init.dma_enable != 0U)
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d019      	beq.n	8001d22 <HCD_HC_IN_IRQHandler+0x258>
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001cee:	687a      	ldr	r2, [r7, #4]
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	212c      	movs	r1, #44	; 0x2c
 8001cf4:	fb01 f303 	mul.w	r3, r1, r3
 8001cf8:	4413      	add	r3, r2
 8001cfa:	3348      	adds	r3, #72	; 0x48
 8001cfc:	681a      	ldr	r2, [r3, #0]
                                    (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_XFRSIZ);
 8001cfe:	68fb      	ldr	r3, [r7, #12]
 8001d00:	0159      	lsls	r1, r3, #5
 8001d02:	693b      	ldr	r3, [r7, #16]
 8001d04:	440b      	add	r3, r1
 8001d06:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d0a:	691b      	ldr	r3, [r3, #16]
 8001d0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
      hhcd->hc[ch_num].xfer_count = hhcd->hc[ch_num].XferSize - \
 8001d10:	1ad2      	subs	r2, r2, r3
 8001d12:	6879      	ldr	r1, [r7, #4]
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	202c      	movs	r0, #44	; 0x2c
 8001d18:	fb00 f303 	mul.w	r3, r0, r3
 8001d1c:	440b      	add	r3, r1
 8001d1e:	3350      	adds	r3, #80	; 0x50
 8001d20:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_XFRC;
 8001d22:	687a      	ldr	r2, [r7, #4]
 8001d24:	68fb      	ldr	r3, [r7, #12]
 8001d26:	212c      	movs	r1, #44	; 0x2c
 8001d28:	fb01 f303 	mul.w	r3, r1, r3
 8001d2c:	4413      	add	r3, r2
 8001d2e:	3361      	adds	r3, #97	; 0x61
 8001d30:	2201      	movs	r2, #1
 8001d32:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 8001d34:	687a      	ldr	r2, [r7, #4]
 8001d36:	68fb      	ldr	r3, [r7, #12]
 8001d38:	212c      	movs	r1, #44	; 0x2c
 8001d3a:	fb01 f303 	mul.w	r3, r1, r3
 8001d3e:	4413      	add	r3, r2
 8001d40:	335c      	adds	r3, #92	; 0x5c
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	015a      	lsls	r2, r3, #5
 8001d4a:	693b      	ldr	r3, [r7, #16]
 8001d4c:	4413      	add	r3, r2
 8001d4e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d52:	461a      	mov	r2, r3
 8001d54:	2301      	movs	r3, #1
 8001d56:	6093      	str	r3, [r2, #8]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001d58:	687a      	ldr	r2, [r7, #4]
 8001d5a:	68fb      	ldr	r3, [r7, #12]
 8001d5c:	212c      	movs	r1, #44	; 0x2c
 8001d5e:	fb01 f303 	mul.w	r3, r1, r3
 8001d62:	4413      	add	r3, r2
 8001d64:	333f      	adds	r3, #63	; 0x3f
 8001d66:	781b      	ldrb	r3, [r3, #0]
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d009      	beq.n	8001d80 <HCD_HC_IN_IRQHandler+0x2b6>
        (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 8001d6c:	687a      	ldr	r2, [r7, #4]
 8001d6e:	68fb      	ldr	r3, [r7, #12]
 8001d70:	212c      	movs	r1, #44	; 0x2c
 8001d72:	fb01 f303 	mul.w	r3, r1, r3
 8001d76:	4413      	add	r3, r2
 8001d78:	333f      	adds	r3, #63	; 0x3f
 8001d7a:	781b      	ldrb	r3, [r3, #0]
    if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 8001d7c:	2b02      	cmp	r3, #2
 8001d7e:	d111      	bne.n	8001da4 <HCD_HC_IN_IRQHandler+0x2da>
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	68fa      	ldr	r2, [r7, #12]
 8001d86:	b2d2      	uxtb	r2, r2
 8001d88:	4611      	mov	r1, r2
 8001d8a:	4618      	mov	r0, r3
 8001d8c:	f003 f8eb 	bl	8004f66 <USB_HC_Halt>
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	015a      	lsls	r2, r3, #5
 8001d94:	693b      	ldr	r3, [r7, #16]
 8001d96:	4413      	add	r3, r2
 8001d98:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001d9c:	461a      	mov	r2, r3
 8001d9e:	2310      	movs	r3, #16
 8001da0:	6093      	str	r3, [r2, #8]
 8001da2:	e03a      	b.n	8001e1a <HCD_HC_IN_IRQHandler+0x350>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	68fb      	ldr	r3, [r7, #12]
 8001da8:	212c      	movs	r1, #44	; 0x2c
 8001daa:	fb01 f303 	mul.w	r3, r1, r3
 8001dae:	4413      	add	r3, r2
 8001db0:	333f      	adds	r3, #63	; 0x3f
 8001db2:	781b      	ldrb	r3, [r3, #0]
 8001db4:	2b03      	cmp	r3, #3
 8001db6:	d009      	beq.n	8001dcc <HCD_HC_IN_IRQHandler+0x302>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_ISOC))
 8001db8:	687a      	ldr	r2, [r7, #4]
 8001dba:	68fb      	ldr	r3, [r7, #12]
 8001dbc:	212c      	movs	r1, #44	; 0x2c
 8001dbe:	fb01 f303 	mul.w	r3, r1, r3
 8001dc2:	4413      	add	r3, r2
 8001dc4:	333f      	adds	r3, #63	; 0x3f
 8001dc6:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_INTR) ||
 8001dc8:	2b01      	cmp	r3, #1
 8001dca:	d126      	bne.n	8001e1a <HCD_HC_IN_IRQHandler+0x350>
      USBx_HC(ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	015a      	lsls	r2, r3, #5
 8001dd0:	693b      	ldr	r3, [r7, #16]
 8001dd2:	4413      	add	r3, r2
 8001dd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	68fa      	ldr	r2, [r7, #12]
 8001ddc:	0151      	lsls	r1, r2, #5
 8001dde:	693a      	ldr	r2, [r7, #16]
 8001de0:	440a      	add	r2, r1
 8001de2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8001de6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8001dea:	6013      	str	r3, [r2, #0]
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001dec:	687a      	ldr	r2, [r7, #4]
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	212c      	movs	r1, #44	; 0x2c
 8001df2:	fb01 f303 	mul.w	r3, r1, r3
 8001df6:	4413      	add	r3, r2
 8001df8:	3360      	adds	r3, #96	; 0x60
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	701a      	strb	r2, [r3, #0]
      HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	b2d9      	uxtb	r1, r3
 8001e02:	687a      	ldr	r2, [r7, #4]
 8001e04:	68fb      	ldr	r3, [r7, #12]
 8001e06:	202c      	movs	r0, #44	; 0x2c
 8001e08:	fb00 f303 	mul.w	r3, r0, r3
 8001e0c:	4413      	add	r3, r2
 8001e0e:	3360      	adds	r3, #96	; 0x60
 8001e10:	781b      	ldrb	r3, [r3, #0]
 8001e12:	461a      	mov	r2, r3
 8001e14:	6878      	ldr	r0, [r7, #4]
 8001e16:	f005 fd4b 	bl	80078b0 <HAL_HCD_HC_NotifyURBChange_Callback>
    if (hhcd->Init.dma_enable == 1U)
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	691b      	ldr	r3, [r3, #16]
 8001e1e:	2b01      	cmp	r3, #1
 8001e20:	d12b      	bne.n	8001e7a <HCD_HC_IN_IRQHandler+0x3b0>
      if (((hhcd->hc[ch_num].XferSize / hhcd->hc[ch_num].max_packet) & 1U) != 0U)
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	68fb      	ldr	r3, [r7, #12]
 8001e26:	212c      	movs	r1, #44	; 0x2c
 8001e28:	fb01 f303 	mul.w	r3, r1, r3
 8001e2c:	4413      	add	r3, r2
 8001e2e:	3348      	adds	r3, #72	; 0x48
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	6879      	ldr	r1, [r7, #4]
 8001e34:	68fa      	ldr	r2, [r7, #12]
 8001e36:	202c      	movs	r0, #44	; 0x2c
 8001e38:	fb00 f202 	mul.w	r2, r0, r2
 8001e3c:	440a      	add	r2, r1
 8001e3e:	3240      	adds	r2, #64	; 0x40
 8001e40:	8812      	ldrh	r2, [r2, #0]
 8001e42:	fbb3 f3f2 	udiv	r3, r3, r2
 8001e46:	f003 0301 	and.w	r3, r3, #1
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	f000 818e 	beq.w	800216c <HCD_HC_IN_IRQHandler+0x6a2>
        hhcd->hc[ch_num].toggle_in ^= 1U;
 8001e50:	687a      	ldr	r2, [r7, #4]
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	212c      	movs	r1, #44	; 0x2c
 8001e56:	fb01 f303 	mul.w	r3, r1, r3
 8001e5a:	4413      	add	r3, r2
 8001e5c:	3354      	adds	r3, #84	; 0x54
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	f083 0301 	eor.w	r3, r3, #1
 8001e64:	b2d8      	uxtb	r0, r3
 8001e66:	687a      	ldr	r2, [r7, #4]
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	212c      	movs	r1, #44	; 0x2c
 8001e6c:	fb01 f303 	mul.w	r3, r1, r3
 8001e70:	4413      	add	r3, r2
 8001e72:	3354      	adds	r3, #84	; 0x54
 8001e74:	4602      	mov	r2, r0
 8001e76:	701a      	strb	r2, [r3, #0]
}
 8001e78:	e178      	b.n	800216c <HCD_HC_IN_IRQHandler+0x6a2>
      hhcd->hc[ch_num].toggle_in ^= 1U;
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	68fb      	ldr	r3, [r7, #12]
 8001e7e:	212c      	movs	r1, #44	; 0x2c
 8001e80:	fb01 f303 	mul.w	r3, r1, r3
 8001e84:	4413      	add	r3, r2
 8001e86:	3354      	adds	r3, #84	; 0x54
 8001e88:	781b      	ldrb	r3, [r3, #0]
 8001e8a:	f083 0301 	eor.w	r3, r3, #1
 8001e8e:	b2d8      	uxtb	r0, r3
 8001e90:	687a      	ldr	r2, [r7, #4]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	212c      	movs	r1, #44	; 0x2c
 8001e96:	fb01 f303 	mul.w	r3, r1, r3
 8001e9a:	4413      	add	r3, r2
 8001e9c:	3354      	adds	r3, #84	; 0x54
 8001e9e:	4602      	mov	r2, r0
 8001ea0:	701a      	strb	r2, [r3, #0]
}
 8001ea2:	e163      	b.n	800216c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	015a      	lsls	r2, r3, #5
 8001ea8:	693b      	ldr	r3, [r7, #16]
 8001eaa:	4413      	add	r3, r2
 8001eac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001eb0:	689b      	ldr	r3, [r3, #8]
 8001eb2:	f003 0302 	and.w	r3, r3, #2
 8001eb6:	2b02      	cmp	r3, #2
 8001eb8:	f040 80f6 	bne.w	80020a8 <HCD_HC_IN_IRQHandler+0x5de>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 8001ebc:	687a      	ldr	r2, [r7, #4]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	212c      	movs	r1, #44	; 0x2c
 8001ec2:	fb01 f303 	mul.w	r3, r1, r3
 8001ec6:	4413      	add	r3, r2
 8001ec8:	3361      	adds	r3, #97	; 0x61
 8001eca:	781b      	ldrb	r3, [r3, #0]
 8001ecc:	2b01      	cmp	r3, #1
 8001ece:	d109      	bne.n	8001ee4 <HCD_HC_IN_IRQHandler+0x41a>
      hhcd->hc[ch_num].urb_state = URB_DONE;
 8001ed0:	687a      	ldr	r2, [r7, #4]
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	212c      	movs	r1, #44	; 0x2c
 8001ed6:	fb01 f303 	mul.w	r3, r1, r3
 8001eda:	4413      	add	r3, r2
 8001edc:	3360      	adds	r3, #96	; 0x60
 8001ede:	2201      	movs	r2, #1
 8001ee0:	701a      	strb	r2, [r3, #0]
 8001ee2:	e0c9      	b.n	8002078 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8001ee4:	687a      	ldr	r2, [r7, #4]
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	212c      	movs	r1, #44	; 0x2c
 8001eea:	fb01 f303 	mul.w	r3, r1, r3
 8001eee:	4413      	add	r3, r2
 8001ef0:	3361      	adds	r3, #97	; 0x61
 8001ef2:	781b      	ldrb	r3, [r3, #0]
 8001ef4:	2b05      	cmp	r3, #5
 8001ef6:	d109      	bne.n	8001f0c <HCD_HC_IN_IRQHandler+0x442>
      hhcd->hc[ch_num].urb_state = URB_STALL;
 8001ef8:	687a      	ldr	r2, [r7, #4]
 8001efa:	68fb      	ldr	r3, [r7, #12]
 8001efc:	212c      	movs	r1, #44	; 0x2c
 8001efe:	fb01 f303 	mul.w	r3, r1, r3
 8001f02:	4413      	add	r3, r2
 8001f04:	3360      	adds	r3, #96	; 0x60
 8001f06:	2205      	movs	r2, #5
 8001f08:	701a      	strb	r2, [r3, #0]
 8001f0a:	e0b5      	b.n	8002078 <HCD_HC_IN_IRQHandler+0x5ae>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	68fb      	ldr	r3, [r7, #12]
 8001f10:	212c      	movs	r1, #44	; 0x2c
 8001f12:	fb01 f303 	mul.w	r3, r1, r3
 8001f16:	4413      	add	r3, r2
 8001f18:	3361      	adds	r3, #97	; 0x61
 8001f1a:	781b      	ldrb	r3, [r3, #0]
 8001f1c:	2b06      	cmp	r3, #6
 8001f1e:	d009      	beq.n	8001f34 <HCD_HC_IN_IRQHandler+0x46a>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	212c      	movs	r1, #44	; 0x2c
 8001f26:	fb01 f303 	mul.w	r3, r1, r3
 8001f2a:	4413      	add	r3, r2
 8001f2c:	3361      	adds	r3, #97	; 0x61
 8001f2e:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8001f30:	2b08      	cmp	r3, #8
 8001f32:	d150      	bne.n	8001fd6 <HCD_HC_IN_IRQHandler+0x50c>
      hhcd->hc[ch_num].ErrCnt++;
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	68fb      	ldr	r3, [r7, #12]
 8001f38:	212c      	movs	r1, #44	; 0x2c
 8001f3a:	fb01 f303 	mul.w	r3, r1, r3
 8001f3e:	4413      	add	r3, r2
 8001f40:	335c      	adds	r3, #92	; 0x5c
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	1c5a      	adds	r2, r3, #1
 8001f46:	6879      	ldr	r1, [r7, #4]
 8001f48:	68fb      	ldr	r3, [r7, #12]
 8001f4a:	202c      	movs	r0, #44	; 0x2c
 8001f4c:	fb00 f303 	mul.w	r3, r0, r3
 8001f50:	440b      	add	r3, r1
 8001f52:	335c      	adds	r3, #92	; 0x5c
 8001f54:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8001f56:	687a      	ldr	r2, [r7, #4]
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	212c      	movs	r1, #44	; 0x2c
 8001f5c:	fb01 f303 	mul.w	r3, r1, r3
 8001f60:	4413      	add	r3, r2
 8001f62:	335c      	adds	r3, #92	; 0x5c
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	2b02      	cmp	r3, #2
 8001f68:	d912      	bls.n	8001f90 <HCD_HC_IN_IRQHandler+0x4c6>
        hhcd->hc[ch_num].ErrCnt = 0U;
 8001f6a:	687a      	ldr	r2, [r7, #4]
 8001f6c:	68fb      	ldr	r3, [r7, #12]
 8001f6e:	212c      	movs	r1, #44	; 0x2c
 8001f70:	fb01 f303 	mul.w	r3, r1, r3
 8001f74:	4413      	add	r3, r2
 8001f76:	335c      	adds	r3, #92	; 0x5c
 8001f78:	2200      	movs	r2, #0
 8001f7a:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8001f7c:	687a      	ldr	r2, [r7, #4]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	212c      	movs	r1, #44	; 0x2c
 8001f82:	fb01 f303 	mul.w	r3, r1, r3
 8001f86:	4413      	add	r3, r2
 8001f88:	3360      	adds	r3, #96	; 0x60
 8001f8a:	2204      	movs	r2, #4
 8001f8c:	701a      	strb	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8001f8e:	e073      	b.n	8002078 <HCD_HC_IN_IRQHandler+0x5ae>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8001f90:	687a      	ldr	r2, [r7, #4]
 8001f92:	68fb      	ldr	r3, [r7, #12]
 8001f94:	212c      	movs	r1, #44	; 0x2c
 8001f96:	fb01 f303 	mul.w	r3, r1, r3
 8001f9a:	4413      	add	r3, r2
 8001f9c:	3360      	adds	r3, #96	; 0x60
 8001f9e:	2202      	movs	r2, #2
 8001fa0:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	015a      	lsls	r2, r3, #5
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	4413      	add	r3, r2
 8001faa:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	60bb      	str	r3, [r7, #8]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8001fb2:	68bb      	ldr	r3, [r7, #8]
 8001fb4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8001fb8:	60bb      	str	r3, [r7, #8]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 8001fba:	68bb      	ldr	r3, [r7, #8]
 8001fbc:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001fc0:	60bb      	str	r3, [r7, #8]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	015a      	lsls	r2, r3, #5
 8001fc6:	693b      	ldr	r3, [r7, #16]
 8001fc8:	4413      	add	r3, r2
 8001fca:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8001fce:	461a      	mov	r2, r3
 8001fd0:	68bb      	ldr	r3, [r7, #8]
 8001fd2:	6013      	str	r3, [r2, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8001fd4:	e050      	b.n	8002078 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	68fb      	ldr	r3, [r7, #12]
 8001fda:	212c      	movs	r1, #44	; 0x2c
 8001fdc:	fb01 f303 	mul.w	r3, r1, r3
 8001fe0:	4413      	add	r3, r2
 8001fe2:	3361      	adds	r3, #97	; 0x61
 8001fe4:	781b      	ldrb	r3, [r3, #0]
 8001fe6:	2b03      	cmp	r3, #3
 8001fe8:	d122      	bne.n	8002030 <HCD_HC_IN_IRQHandler+0x566>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 8001fea:	687a      	ldr	r2, [r7, #4]
 8001fec:	68fb      	ldr	r3, [r7, #12]
 8001fee:	212c      	movs	r1, #44	; 0x2c
 8001ff0:	fb01 f303 	mul.w	r3, r1, r3
 8001ff4:	4413      	add	r3, r2
 8001ff6:	3360      	adds	r3, #96	; 0x60
 8001ff8:	2202      	movs	r2, #2
 8001ffa:	701a      	strb	r2, [r3, #0]
      tmpreg = USBx_HC(ch_num)->HCCHAR;
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	015a      	lsls	r2, r3, #5
 8002000:	693b      	ldr	r3, [r7, #16]
 8002002:	4413      	add	r3, r2
 8002004:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	60bb      	str	r3, [r7, #8]
      tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800200c:	68bb      	ldr	r3, [r7, #8]
 800200e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002012:	60bb      	str	r3, [r7, #8]
      tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800201a:	60bb      	str	r3, [r7, #8]
      USBx_HC(ch_num)->HCCHAR = tmpreg;
 800201c:	68fb      	ldr	r3, [r7, #12]
 800201e:	015a      	lsls	r2, r3, #5
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	4413      	add	r3, r2
 8002024:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002028:	461a      	mov	r2, r3
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	6013      	str	r3, [r2, #0]
 800202e:	e023      	b.n	8002078 <HCD_HC_IN_IRQHandler+0x5ae>
    else if (hhcd->hc[ch_num].state == HC_BBLERR)
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	212c      	movs	r1, #44	; 0x2c
 8002036:	fb01 f303 	mul.w	r3, r1, r3
 800203a:	4413      	add	r3, r2
 800203c:	3361      	adds	r3, #97	; 0x61
 800203e:	781b      	ldrb	r3, [r3, #0]
 8002040:	2b07      	cmp	r3, #7
 8002042:	d119      	bne.n	8002078 <HCD_HC_IN_IRQHandler+0x5ae>
      hhcd->hc[ch_num].ErrCnt++;
 8002044:	687a      	ldr	r2, [r7, #4]
 8002046:	68fb      	ldr	r3, [r7, #12]
 8002048:	212c      	movs	r1, #44	; 0x2c
 800204a:	fb01 f303 	mul.w	r3, r1, r3
 800204e:	4413      	add	r3, r2
 8002050:	335c      	adds	r3, #92	; 0x5c
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	1c5a      	adds	r2, r3, #1
 8002056:	6879      	ldr	r1, [r7, #4]
 8002058:	68fb      	ldr	r3, [r7, #12]
 800205a:	202c      	movs	r0, #44	; 0x2c
 800205c:	fb00 f303 	mul.w	r3, r0, r3
 8002060:	440b      	add	r3, r1
 8002062:	335c      	adds	r3, #92	; 0x5c
 8002064:	601a      	str	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002066:	687a      	ldr	r2, [r7, #4]
 8002068:	68fb      	ldr	r3, [r7, #12]
 800206a:	212c      	movs	r1, #44	; 0x2c
 800206c:	fb01 f303 	mul.w	r3, r1, r3
 8002070:	4413      	add	r3, r2
 8002072:	3360      	adds	r3, #96	; 0x60
 8002074:	2204      	movs	r2, #4
 8002076:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002078:	68fb      	ldr	r3, [r7, #12]
 800207a:	015a      	lsls	r2, r3, #5
 800207c:	693b      	ldr	r3, [r7, #16]
 800207e:	4413      	add	r3, r2
 8002080:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002084:	461a      	mov	r2, r3
 8002086:	2302      	movs	r3, #2
 8002088:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	b2d9      	uxtb	r1, r3
 800208e:	687a      	ldr	r2, [r7, #4]
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	202c      	movs	r0, #44	; 0x2c
 8002094:	fb00 f303 	mul.w	r3, r0, r3
 8002098:	4413      	add	r3, r2
 800209a:	3360      	adds	r3, #96	; 0x60
 800209c:	781b      	ldrb	r3, [r3, #0]
 800209e:	461a      	mov	r2, r3
 80020a0:	6878      	ldr	r0, [r7, #4]
 80020a2:	f005 fc05 	bl	80078b0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 80020a6:	e061      	b.n	800216c <HCD_HC_IN_IRQHandler+0x6a2>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	015a      	lsls	r2, r3, #5
 80020ac:	693b      	ldr	r3, [r7, #16]
 80020ae:	4413      	add	r3, r2
 80020b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80020b4:	689b      	ldr	r3, [r3, #8]
 80020b6:	f003 0310 	and.w	r3, r3, #16
 80020ba:	2b10      	cmp	r3, #16
 80020bc:	d156      	bne.n	800216c <HCD_HC_IN_IRQHandler+0x6a2>
    if (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR)
 80020be:	687a      	ldr	r2, [r7, #4]
 80020c0:	68fb      	ldr	r3, [r7, #12]
 80020c2:	212c      	movs	r1, #44	; 0x2c
 80020c4:	fb01 f303 	mul.w	r3, r1, r3
 80020c8:	4413      	add	r3, r2
 80020ca:	333f      	adds	r3, #63	; 0x3f
 80020cc:	781b      	ldrb	r3, [r3, #0]
 80020ce:	2b03      	cmp	r3, #3
 80020d0:	d111      	bne.n	80020f6 <HCD_HC_IN_IRQHandler+0x62c>
      hhcd->hc[ch_num].ErrCnt = 0U;
 80020d2:	687a      	ldr	r2, [r7, #4]
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	212c      	movs	r1, #44	; 0x2c
 80020d8:	fb01 f303 	mul.w	r3, r1, r3
 80020dc:	4413      	add	r3, r2
 80020de:	335c      	adds	r3, #92	; 0x5c
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	68fa      	ldr	r2, [r7, #12]
 80020ea:	b2d2      	uxtb	r2, r2
 80020ec:	4611      	mov	r1, r2
 80020ee:	4618      	mov	r0, r3
 80020f0:	f002 ff39 	bl	8004f66 <USB_HC_Halt>
 80020f4:	e031      	b.n	800215a <HCD_HC_IN_IRQHandler+0x690>
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 80020f6:	687a      	ldr	r2, [r7, #4]
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	212c      	movs	r1, #44	; 0x2c
 80020fc:	fb01 f303 	mul.w	r3, r1, r3
 8002100:	4413      	add	r3, r2
 8002102:	333f      	adds	r3, #63	; 0x3f
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	2b00      	cmp	r3, #0
 8002108:	d009      	beq.n	800211e <HCD_HC_IN_IRQHandler+0x654>
             (hhcd->hc[ch_num].ep_type == EP_TYPE_BULK))
 800210a:	687a      	ldr	r2, [r7, #4]
 800210c:	68fb      	ldr	r3, [r7, #12]
 800210e:	212c      	movs	r1, #44	; 0x2c
 8002110:	fb01 f303 	mul.w	r3, r1, r3
 8002114:	4413      	add	r3, r2
 8002116:	333f      	adds	r3, #63	; 0x3f
 8002118:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].ep_type == EP_TYPE_CTRL) ||
 800211a:	2b02      	cmp	r3, #2
 800211c:	d11d      	bne.n	800215a <HCD_HC_IN_IRQHandler+0x690>
      hhcd->hc[ch_num].ErrCnt = 0U;
 800211e:	687a      	ldr	r2, [r7, #4]
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	212c      	movs	r1, #44	; 0x2c
 8002124:	fb01 f303 	mul.w	r3, r1, r3
 8002128:	4413      	add	r3, r2
 800212a:	335c      	adds	r3, #92	; 0x5c
 800212c:	2200      	movs	r2, #0
 800212e:	601a      	str	r2, [r3, #0]
      if (hhcd->Init.dma_enable == 0U)
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	691b      	ldr	r3, [r3, #16]
 8002134:	2b00      	cmp	r3, #0
 8002136:	d110      	bne.n	800215a <HCD_HC_IN_IRQHandler+0x690>
        hhcd->hc[ch_num].state = HC_NAK;
 8002138:	687a      	ldr	r2, [r7, #4]
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	212c      	movs	r1, #44	; 0x2c
 800213e:	fb01 f303 	mul.w	r3, r1, r3
 8002142:	4413      	add	r3, r2
 8002144:	3361      	adds	r3, #97	; 0x61
 8002146:	2203      	movs	r2, #3
 8002148:	701a      	strb	r2, [r3, #0]
        (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	68fa      	ldr	r2, [r7, #12]
 8002150:	b2d2      	uxtb	r2, r2
 8002152:	4611      	mov	r1, r2
 8002154:	4618      	mov	r0, r3
 8002156:	f002 ff06 	bl	8004f66 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	015a      	lsls	r2, r3, #5
 800215e:	693b      	ldr	r3, [r7, #16]
 8002160:	4413      	add	r3, r2
 8002162:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002166:	461a      	mov	r2, r3
 8002168:	2310      	movs	r3, #16
 800216a:	6093      	str	r3, [r2, #8]
}
 800216c:	bf00      	nop
 800216e:	3718      	adds	r7, #24
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}

08002174 <HCD_HC_OUT_IRQHandler>:
  * @param  chnum Channel number.
  *         This parameter can be a value from 1 to 15
  * @retval none
  */
static void HCD_HC_OUT_IRQHandler(HCD_HandleTypeDef *hhcd, uint8_t chnum)
{
 8002174:	b580      	push	{r7, lr}
 8002176:	b088      	sub	sp, #32
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
 800217c:	460b      	mov	r3, r1
 800217e:	70fb      	strb	r3, [r7, #3]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002186:	69fb      	ldr	r3, [r7, #28]
 8002188:	61bb      	str	r3, [r7, #24]
  uint32_t ch_num = (uint32_t)chnum;
 800218a:	78fb      	ldrb	r3, [r7, #3]
 800218c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t num_packets;

  if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_AHBERR) == USB_OTG_HCINT_AHBERR)
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	015a      	lsls	r2, r3, #5
 8002192:	69bb      	ldr	r3, [r7, #24]
 8002194:	4413      	add	r3, r2
 8002196:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800219a:	689b      	ldr	r3, [r3, #8]
 800219c:	f003 0304 	and.w	r3, r3, #4
 80021a0:	2b04      	cmp	r3, #4
 80021a2:	d11a      	bne.n	80021da <HCD_HC_OUT_IRQHandler+0x66>
  {
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_AHBERR);
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	015a      	lsls	r2, r3, #5
 80021a8:	69bb      	ldr	r3, [r7, #24]
 80021aa:	4413      	add	r3, r2
 80021ac:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021b0:	461a      	mov	r2, r3
 80021b2:	2304      	movs	r3, #4
 80021b4:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XACTERR;
 80021b6:	687a      	ldr	r2, [r7, #4]
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	212c      	movs	r1, #44	; 0x2c
 80021bc:	fb01 f303 	mul.w	r3, r1, r3
 80021c0:	4413      	add	r3, r2
 80021c2:	3361      	adds	r3, #97	; 0x61
 80021c4:	2206      	movs	r2, #6
 80021c6:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	697a      	ldr	r2, [r7, #20]
 80021ce:	b2d2      	uxtb	r2, r2
 80021d0:	4611      	mov	r1, r2
 80021d2:	4618      	mov	r0, r3
 80021d4:	f002 fec7 	bl	8004f66 <USB_HC_Halt>
  }
  else
  {
    /* ... */
  }
}
 80021d8:	e331      	b.n	800283e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_ACK) == USB_OTG_HCINT_ACK)
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	015a      	lsls	r2, r3, #5
 80021de:	69bb      	ldr	r3, [r7, #24]
 80021e0:	4413      	add	r3, r2
 80021e2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021e6:	689b      	ldr	r3, [r3, #8]
 80021e8:	f003 0320 	and.w	r3, r3, #32
 80021ec:	2b20      	cmp	r3, #32
 80021ee:	d12e      	bne.n	800224e <HCD_HC_OUT_IRQHandler+0xda>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_ACK);
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	015a      	lsls	r2, r3, #5
 80021f4:	69bb      	ldr	r3, [r7, #24]
 80021f6:	4413      	add	r3, r2
 80021f8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80021fc:	461a      	mov	r2, r3
 80021fe:	2320      	movs	r3, #32
 8002200:	6093      	str	r3, [r2, #8]
    if (hhcd->hc[ch_num].do_ping == 1U)
 8002202:	687a      	ldr	r2, [r7, #4]
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	212c      	movs	r1, #44	; 0x2c
 8002208:	fb01 f303 	mul.w	r3, r1, r3
 800220c:	4413      	add	r3, r2
 800220e:	333d      	adds	r3, #61	; 0x3d
 8002210:	781b      	ldrb	r3, [r3, #0]
 8002212:	2b01      	cmp	r3, #1
 8002214:	f040 8313 	bne.w	800283e <HCD_HC_OUT_IRQHandler+0x6ca>
      hhcd->hc[ch_num].do_ping = 0U;
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	697b      	ldr	r3, [r7, #20]
 800221c:	212c      	movs	r1, #44	; 0x2c
 800221e:	fb01 f303 	mul.w	r3, r1, r3
 8002222:	4413      	add	r3, r2
 8002224:	333d      	adds	r3, #61	; 0x3d
 8002226:	2200      	movs	r2, #0
 8002228:	701a      	strb	r2, [r3, #0]
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 800222a:	687a      	ldr	r2, [r7, #4]
 800222c:	697b      	ldr	r3, [r7, #20]
 800222e:	212c      	movs	r1, #44	; 0x2c
 8002230:	fb01 f303 	mul.w	r3, r1, r3
 8002234:	4413      	add	r3, r2
 8002236:	3360      	adds	r3, #96	; 0x60
 8002238:	2202      	movs	r2, #2
 800223a:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	697a      	ldr	r2, [r7, #20]
 8002242:	b2d2      	uxtb	r2, r2
 8002244:	4611      	mov	r1, r2
 8002246:	4618      	mov	r0, r3
 8002248:	f002 fe8d 	bl	8004f66 <USB_HC_Halt>
}
 800224c:	e2f7      	b.n	800283e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_FRMOR) == USB_OTG_HCINT_FRMOR)
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	015a      	lsls	r2, r3, #5
 8002252:	69bb      	ldr	r3, [r7, #24]
 8002254:	4413      	add	r3, r2
 8002256:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800225a:	689b      	ldr	r3, [r3, #8]
 800225c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002260:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002264:	d112      	bne.n	800228c <HCD_HC_OUT_IRQHandler+0x118>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_FRMOR);
 8002266:	697b      	ldr	r3, [r7, #20]
 8002268:	015a      	lsls	r2, r3, #5
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	4413      	add	r3, r2
 800226e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002272:	461a      	mov	r2, r3
 8002274:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002278:	6093      	str	r3, [r2, #8]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	697a      	ldr	r2, [r7, #20]
 8002280:	b2d2      	uxtb	r2, r2
 8002282:	4611      	mov	r1, r2
 8002284:	4618      	mov	r0, r3
 8002286:	f002 fe6e 	bl	8004f66 <USB_HC_Halt>
}
 800228a:	e2d8      	b.n	800283e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_XFRC) == USB_OTG_HCINT_XFRC)
 800228c:	697b      	ldr	r3, [r7, #20]
 800228e:	015a      	lsls	r2, r3, #5
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	4413      	add	r3, r2
 8002294:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002298:	689b      	ldr	r3, [r3, #8]
 800229a:	f003 0301 	and.w	r3, r3, #1
 800229e:	2b01      	cmp	r3, #1
 80022a0:	d140      	bne.n	8002324 <HCD_HC_OUT_IRQHandler+0x1b0>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	697b      	ldr	r3, [r7, #20]
 80022a6:	212c      	movs	r1, #44	; 0x2c
 80022a8:	fb01 f303 	mul.w	r3, r1, r3
 80022ac:	4413      	add	r3, r2
 80022ae:	335c      	adds	r3, #92	; 0x5c
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
    if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 80022b4:	697b      	ldr	r3, [r7, #20]
 80022b6:	015a      	lsls	r2, r3, #5
 80022b8:	69bb      	ldr	r3, [r7, #24]
 80022ba:	4413      	add	r3, r2
 80022bc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022c0:	689b      	ldr	r3, [r3, #8]
 80022c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022c6:	2b40      	cmp	r3, #64	; 0x40
 80022c8:	d111      	bne.n	80022ee <HCD_HC_OUT_IRQHandler+0x17a>
      hhcd->hc[ch_num].do_ping = 1U;
 80022ca:	687a      	ldr	r2, [r7, #4]
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	212c      	movs	r1, #44	; 0x2c
 80022d0:	fb01 f303 	mul.w	r3, r1, r3
 80022d4:	4413      	add	r3, r2
 80022d6:	333d      	adds	r3, #61	; 0x3d
 80022d8:	2201      	movs	r2, #1
 80022da:	701a      	strb	r2, [r3, #0]
      __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	015a      	lsls	r2, r3, #5
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	4413      	add	r3, r2
 80022e4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022e8:	461a      	mov	r2, r3
 80022ea:	2340      	movs	r3, #64	; 0x40
 80022ec:	6093      	str	r3, [r2, #8]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_XFRC);
 80022ee:	697b      	ldr	r3, [r7, #20]
 80022f0:	015a      	lsls	r2, r3, #5
 80022f2:	69bb      	ldr	r3, [r7, #24]
 80022f4:	4413      	add	r3, r2
 80022f6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80022fa:	461a      	mov	r2, r3
 80022fc:	2301      	movs	r3, #1
 80022fe:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_XFRC;
 8002300:	687a      	ldr	r2, [r7, #4]
 8002302:	697b      	ldr	r3, [r7, #20]
 8002304:	212c      	movs	r1, #44	; 0x2c
 8002306:	fb01 f303 	mul.w	r3, r1, r3
 800230a:	4413      	add	r3, r2
 800230c:	3361      	adds	r3, #97	; 0x61
 800230e:	2201      	movs	r2, #1
 8002310:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	697a      	ldr	r2, [r7, #20]
 8002318:	b2d2      	uxtb	r2, r2
 800231a:	4611      	mov	r1, r2
 800231c:	4618      	mov	r0, r3
 800231e:	f002 fe22 	bl	8004f66 <USB_HC_Halt>
}
 8002322:	e28c      	b.n	800283e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NYET) == USB_OTG_HCINT_NYET)
 8002324:	697b      	ldr	r3, [r7, #20]
 8002326:	015a      	lsls	r2, r3, #5
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	4413      	add	r3, r2
 800232c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002330:	689b      	ldr	r3, [r3, #8]
 8002332:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002336:	2b40      	cmp	r3, #64	; 0x40
 8002338:	d12c      	bne.n	8002394 <HCD_HC_OUT_IRQHandler+0x220>
    hhcd->hc[ch_num].state = HC_NYET;
 800233a:	687a      	ldr	r2, [r7, #4]
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	212c      	movs	r1, #44	; 0x2c
 8002340:	fb01 f303 	mul.w	r3, r1, r3
 8002344:	4413      	add	r3, r2
 8002346:	3361      	adds	r3, #97	; 0x61
 8002348:	2204      	movs	r2, #4
 800234a:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].do_ping = 1U;
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	697b      	ldr	r3, [r7, #20]
 8002350:	212c      	movs	r1, #44	; 0x2c
 8002352:	fb01 f303 	mul.w	r3, r1, r3
 8002356:	4413      	add	r3, r2
 8002358:	333d      	adds	r3, #61	; 0x3d
 800235a:	2201      	movs	r2, #1
 800235c:	701a      	strb	r2, [r3, #0]
    hhcd->hc[ch_num].ErrCnt = 0U;
 800235e:	687a      	ldr	r2, [r7, #4]
 8002360:	697b      	ldr	r3, [r7, #20]
 8002362:	212c      	movs	r1, #44	; 0x2c
 8002364:	fb01 f303 	mul.w	r3, r1, r3
 8002368:	4413      	add	r3, r2
 800236a:	335c      	adds	r3, #92	; 0x5c
 800236c:	2200      	movs	r2, #0
 800236e:	601a      	str	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	697a      	ldr	r2, [r7, #20]
 8002376:	b2d2      	uxtb	r2, r2
 8002378:	4611      	mov	r1, r2
 800237a:	4618      	mov	r0, r3
 800237c:	f002 fdf3 	bl	8004f66 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NYET);
 8002380:	697b      	ldr	r3, [r7, #20]
 8002382:	015a      	lsls	r2, r3, #5
 8002384:	69bb      	ldr	r3, [r7, #24]
 8002386:	4413      	add	r3, r2
 8002388:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800238c:	461a      	mov	r2, r3
 800238e:	2340      	movs	r3, #64	; 0x40
 8002390:	6093      	str	r3, [r2, #8]
}
 8002392:	e254      	b.n	800283e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_STALL) == USB_OTG_HCINT_STALL)
 8002394:	697b      	ldr	r3, [r7, #20]
 8002396:	015a      	lsls	r2, r3, #5
 8002398:	69bb      	ldr	r3, [r7, #24]
 800239a:	4413      	add	r3, r2
 800239c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023a0:	689b      	ldr	r3, [r3, #8]
 80023a2:	f003 0308 	and.w	r3, r3, #8
 80023a6:	2b08      	cmp	r3, #8
 80023a8:	d11a      	bne.n	80023e0 <HCD_HC_OUT_IRQHandler+0x26c>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_STALL);
 80023aa:	697b      	ldr	r3, [r7, #20]
 80023ac:	015a      	lsls	r2, r3, #5
 80023ae:	69bb      	ldr	r3, [r7, #24]
 80023b0:	4413      	add	r3, r2
 80023b2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023b6:	461a      	mov	r2, r3
 80023b8:	2308      	movs	r3, #8
 80023ba:	6093      	str	r3, [r2, #8]
    hhcd->hc[ch_num].state = HC_STALL;
 80023bc:	687a      	ldr	r2, [r7, #4]
 80023be:	697b      	ldr	r3, [r7, #20]
 80023c0:	212c      	movs	r1, #44	; 0x2c
 80023c2:	fb01 f303 	mul.w	r3, r1, r3
 80023c6:	4413      	add	r3, r2
 80023c8:	3361      	adds	r3, #97	; 0x61
 80023ca:	2205      	movs	r2, #5
 80023cc:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	697a      	ldr	r2, [r7, #20]
 80023d4:	b2d2      	uxtb	r2, r2
 80023d6:	4611      	mov	r1, r2
 80023d8:	4618      	mov	r0, r3
 80023da:	f002 fdc4 	bl	8004f66 <USB_HC_Halt>
}
 80023de:	e22e      	b.n	800283e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_NAK) == USB_OTG_HCINT_NAK)
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	015a      	lsls	r2, r3, #5
 80023e4:	69bb      	ldr	r3, [r7, #24]
 80023e6:	4413      	add	r3, r2
 80023e8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80023ec:	689b      	ldr	r3, [r3, #8]
 80023ee:	f003 0310 	and.w	r3, r3, #16
 80023f2:	2b10      	cmp	r3, #16
 80023f4:	d140      	bne.n	8002478 <HCD_HC_OUT_IRQHandler+0x304>
    hhcd->hc[ch_num].ErrCnt = 0U;
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	697b      	ldr	r3, [r7, #20]
 80023fa:	212c      	movs	r1, #44	; 0x2c
 80023fc:	fb01 f303 	mul.w	r3, r1, r3
 8002400:	4413      	add	r3, r2
 8002402:	335c      	adds	r3, #92	; 0x5c
 8002404:	2200      	movs	r2, #0
 8002406:	601a      	str	r2, [r3, #0]
    hhcd->hc[ch_num].state = HC_NAK;
 8002408:	687a      	ldr	r2, [r7, #4]
 800240a:	697b      	ldr	r3, [r7, #20]
 800240c:	212c      	movs	r1, #44	; 0x2c
 800240e:	fb01 f303 	mul.w	r3, r1, r3
 8002412:	4413      	add	r3, r2
 8002414:	3361      	adds	r3, #97	; 0x61
 8002416:	2203      	movs	r2, #3
 8002418:	701a      	strb	r2, [r3, #0]
    if (hhcd->hc[ch_num].do_ping == 0U)
 800241a:	687a      	ldr	r2, [r7, #4]
 800241c:	697b      	ldr	r3, [r7, #20]
 800241e:	212c      	movs	r1, #44	; 0x2c
 8002420:	fb01 f303 	mul.w	r3, r1, r3
 8002424:	4413      	add	r3, r2
 8002426:	333d      	adds	r3, #61	; 0x3d
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	2b00      	cmp	r3, #0
 800242c:	d112      	bne.n	8002454 <HCD_HC_OUT_IRQHandler+0x2e0>
      if (hhcd->hc[ch_num].speed == HCD_DEVICE_SPEED_HIGH)
 800242e:	687a      	ldr	r2, [r7, #4]
 8002430:	697b      	ldr	r3, [r7, #20]
 8002432:	212c      	movs	r1, #44	; 0x2c
 8002434:	fb01 f303 	mul.w	r3, r1, r3
 8002438:	4413      	add	r3, r2
 800243a:	333c      	adds	r3, #60	; 0x3c
 800243c:	781b      	ldrb	r3, [r3, #0]
 800243e:	2b00      	cmp	r3, #0
 8002440:	d108      	bne.n	8002454 <HCD_HC_OUT_IRQHandler+0x2e0>
        hhcd->hc[ch_num].do_ping = 1U;
 8002442:	687a      	ldr	r2, [r7, #4]
 8002444:	697b      	ldr	r3, [r7, #20]
 8002446:	212c      	movs	r1, #44	; 0x2c
 8002448:	fb01 f303 	mul.w	r3, r1, r3
 800244c:	4413      	add	r3, r2
 800244e:	333d      	adds	r3, #61	; 0x3d
 8002450:	2201      	movs	r2, #1
 8002452:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	697a      	ldr	r2, [r7, #20]
 800245a:	b2d2      	uxtb	r2, r2
 800245c:	4611      	mov	r1, r2
 800245e:	4618      	mov	r0, r3
 8002460:	f002 fd81 	bl	8004f66 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_NAK);
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	015a      	lsls	r2, r3, #5
 8002468:	69bb      	ldr	r3, [r7, #24]
 800246a:	4413      	add	r3, r2
 800246c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002470:	461a      	mov	r2, r3
 8002472:	2310      	movs	r3, #16
 8002474:	6093      	str	r3, [r2, #8]
}
 8002476:	e1e2      	b.n	800283e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_TXERR) == USB_OTG_HCINT_TXERR)
 8002478:	697b      	ldr	r3, [r7, #20]
 800247a:	015a      	lsls	r2, r3, #5
 800247c:	69bb      	ldr	r3, [r7, #24]
 800247e:	4413      	add	r3, r2
 8002480:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002484:	689b      	ldr	r3, [r3, #8]
 8002486:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800248a:	2b80      	cmp	r3, #128	; 0x80
 800248c:	d164      	bne.n	8002558 <HCD_HC_OUT_IRQHandler+0x3e4>
    if (hhcd->Init.dma_enable == 0U)
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	691b      	ldr	r3, [r3, #16]
 8002492:	2b00      	cmp	r3, #0
 8002494:	d111      	bne.n	80024ba <HCD_HC_OUT_IRQHandler+0x346>
      hhcd->hc[ch_num].state = HC_XACTERR;
 8002496:	687a      	ldr	r2, [r7, #4]
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	212c      	movs	r1, #44	; 0x2c
 800249c:	fb01 f303 	mul.w	r3, r1, r3
 80024a0:	4413      	add	r3, r2
 80024a2:	3361      	adds	r3, #97	; 0x61
 80024a4:	2206      	movs	r2, #6
 80024a6:	701a      	strb	r2, [r3, #0]
      (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	697a      	ldr	r2, [r7, #20]
 80024ae:	b2d2      	uxtb	r2, r2
 80024b0:	4611      	mov	r1, r2
 80024b2:	4618      	mov	r0, r3
 80024b4:	f002 fd57 	bl	8004f66 <USB_HC_Halt>
 80024b8:	e044      	b.n	8002544 <HCD_HC_OUT_IRQHandler+0x3d0>
      hhcd->hc[ch_num].ErrCnt++;
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	697b      	ldr	r3, [r7, #20]
 80024be:	212c      	movs	r1, #44	; 0x2c
 80024c0:	fb01 f303 	mul.w	r3, r1, r3
 80024c4:	4413      	add	r3, r2
 80024c6:	335c      	adds	r3, #92	; 0x5c
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	1c5a      	adds	r2, r3, #1
 80024cc:	6879      	ldr	r1, [r7, #4]
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	202c      	movs	r0, #44	; 0x2c
 80024d2:	fb00 f303 	mul.w	r3, r0, r3
 80024d6:	440b      	add	r3, r1
 80024d8:	335c      	adds	r3, #92	; 0x5c
 80024da:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 80024dc:	687a      	ldr	r2, [r7, #4]
 80024de:	697b      	ldr	r3, [r7, #20]
 80024e0:	212c      	movs	r1, #44	; 0x2c
 80024e2:	fb01 f303 	mul.w	r3, r1, r3
 80024e6:	4413      	add	r3, r2
 80024e8:	335c      	adds	r3, #92	; 0x5c
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2b02      	cmp	r3, #2
 80024ee:	d920      	bls.n	8002532 <HCD_HC_OUT_IRQHandler+0x3be>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80024f0:	687a      	ldr	r2, [r7, #4]
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	212c      	movs	r1, #44	; 0x2c
 80024f6:	fb01 f303 	mul.w	r3, r1, r3
 80024fa:	4413      	add	r3, r2
 80024fc:	335c      	adds	r3, #92	; 0x5c
 80024fe:	2200      	movs	r2, #0
 8002500:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 8002502:	687a      	ldr	r2, [r7, #4]
 8002504:	697b      	ldr	r3, [r7, #20]
 8002506:	212c      	movs	r1, #44	; 0x2c
 8002508:	fb01 f303 	mul.w	r3, r1, r3
 800250c:	4413      	add	r3, r2
 800250e:	3360      	adds	r3, #96	; 0x60
 8002510:	2204      	movs	r2, #4
 8002512:	701a      	strb	r2, [r3, #0]
        HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002514:	697b      	ldr	r3, [r7, #20]
 8002516:	b2d9      	uxtb	r1, r3
 8002518:	687a      	ldr	r2, [r7, #4]
 800251a:	697b      	ldr	r3, [r7, #20]
 800251c:	202c      	movs	r0, #44	; 0x2c
 800251e:	fb00 f303 	mul.w	r3, r0, r3
 8002522:	4413      	add	r3, r2
 8002524:	3360      	adds	r3, #96	; 0x60
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	461a      	mov	r2, r3
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f005 f9c0 	bl	80078b0 <HAL_HCD_HC_NotifyURBChange_Callback>
 8002530:	e008      	b.n	8002544 <HCD_HC_OUT_IRQHandler+0x3d0>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 8002532:	687a      	ldr	r2, [r7, #4]
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	212c      	movs	r1, #44	; 0x2c
 8002538:	fb01 f303 	mul.w	r3, r1, r3
 800253c:	4413      	add	r3, r2
 800253e:	3360      	adds	r3, #96	; 0x60
 8002540:	2202      	movs	r2, #2
 8002542:	701a      	strb	r2, [r3, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_TXERR);
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	015a      	lsls	r2, r3, #5
 8002548:	69bb      	ldr	r3, [r7, #24]
 800254a:	4413      	add	r3, r2
 800254c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002550:	461a      	mov	r2, r3
 8002552:	2380      	movs	r3, #128	; 0x80
 8002554:	6093      	str	r3, [r2, #8]
}
 8002556:	e172      	b.n	800283e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_DTERR) == USB_OTG_HCINT_DTERR)
 8002558:	697b      	ldr	r3, [r7, #20]
 800255a:	015a      	lsls	r2, r3, #5
 800255c:	69bb      	ldr	r3, [r7, #24]
 800255e:	4413      	add	r3, r2
 8002560:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002564:	689b      	ldr	r3, [r3, #8]
 8002566:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800256a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800256e:	d11b      	bne.n	80025a8 <HCD_HC_OUT_IRQHandler+0x434>
    hhcd->hc[ch_num].state = HC_DATATGLERR;
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	697b      	ldr	r3, [r7, #20]
 8002574:	212c      	movs	r1, #44	; 0x2c
 8002576:	fb01 f303 	mul.w	r3, r1, r3
 800257a:	4413      	add	r3, r2
 800257c:	3361      	adds	r3, #97	; 0x61
 800257e:	2208      	movs	r2, #8
 8002580:	701a      	strb	r2, [r3, #0]
    (void)USB_HC_Halt(hhcd->Instance, (uint8_t)ch_num);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	697a      	ldr	r2, [r7, #20]
 8002588:	b2d2      	uxtb	r2, r2
 800258a:	4611      	mov	r1, r2
 800258c:	4618      	mov	r0, r3
 800258e:	f002 fcea 	bl	8004f66 <USB_HC_Halt>
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_DTERR);
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	015a      	lsls	r2, r3, #5
 8002596:	69bb      	ldr	r3, [r7, #24]
 8002598:	4413      	add	r3, r2
 800259a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800259e:	461a      	mov	r2, r3
 80025a0:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80025a4:	6093      	str	r3, [r2, #8]
}
 80025a6:	e14a      	b.n	800283e <HCD_HC_OUT_IRQHandler+0x6ca>
  else if ((USBx_HC(ch_num)->HCINT & USB_OTG_HCINT_CHH) == USB_OTG_HCINT_CHH)
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	015a      	lsls	r2, r3, #5
 80025ac:	69bb      	ldr	r3, [r7, #24]
 80025ae:	4413      	add	r3, r2
 80025b0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80025b4:	689b      	ldr	r3, [r3, #8]
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	f040 813f 	bne.w	800283e <HCD_HC_OUT_IRQHandler+0x6ca>
    if (hhcd->hc[ch_num].state == HC_XFRC)
 80025c0:	687a      	ldr	r2, [r7, #4]
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	212c      	movs	r1, #44	; 0x2c
 80025c6:	fb01 f303 	mul.w	r3, r1, r3
 80025ca:	4413      	add	r3, r2
 80025cc:	3361      	adds	r3, #97	; 0x61
 80025ce:	781b      	ldrb	r3, [r3, #0]
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d17d      	bne.n	80026d0 <HCD_HC_OUT_IRQHandler+0x55c>
      hhcd->hc[ch_num].urb_state  = URB_DONE;
 80025d4:	687a      	ldr	r2, [r7, #4]
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	212c      	movs	r1, #44	; 0x2c
 80025da:	fb01 f303 	mul.w	r3, r1, r3
 80025de:	4413      	add	r3, r2
 80025e0:	3360      	adds	r3, #96	; 0x60
 80025e2:	2201      	movs	r2, #1
 80025e4:	701a      	strb	r2, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 80025e6:	687a      	ldr	r2, [r7, #4]
 80025e8:	697b      	ldr	r3, [r7, #20]
 80025ea:	212c      	movs	r1, #44	; 0x2c
 80025ec:	fb01 f303 	mul.w	r3, r1, r3
 80025f0:	4413      	add	r3, r2
 80025f2:	333f      	adds	r3, #63	; 0x3f
 80025f4:	781b      	ldrb	r3, [r3, #0]
 80025f6:	2b02      	cmp	r3, #2
 80025f8:	d00a      	beq.n	8002610 <HCD_HC_OUT_IRQHandler+0x49c>
          (hhcd->hc[ch_num].ep_type == EP_TYPE_INTR))
 80025fa:	687a      	ldr	r2, [r7, #4]
 80025fc:	697b      	ldr	r3, [r7, #20]
 80025fe:	212c      	movs	r1, #44	; 0x2c
 8002600:	fb01 f303 	mul.w	r3, r1, r3
 8002604:	4413      	add	r3, r2
 8002606:	333f      	adds	r3, #63	; 0x3f
 8002608:	781b      	ldrb	r3, [r3, #0]
      if ((hhcd->hc[ch_num].ep_type == EP_TYPE_BULK) ||
 800260a:	2b03      	cmp	r3, #3
 800260c:	f040 8100 	bne.w	8002810 <HCD_HC_OUT_IRQHandler+0x69c>
        if (hhcd->Init.dma_enable == 0U)
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	691b      	ldr	r3, [r3, #16]
 8002614:	2b00      	cmp	r3, #0
 8002616:	d113      	bne.n	8002640 <HCD_HC_OUT_IRQHandler+0x4cc>
          hhcd->hc[ch_num].toggle_out ^= 1U;
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	697b      	ldr	r3, [r7, #20]
 800261c:	212c      	movs	r1, #44	; 0x2c
 800261e:	fb01 f303 	mul.w	r3, r1, r3
 8002622:	4413      	add	r3, r2
 8002624:	3355      	adds	r3, #85	; 0x55
 8002626:	781b      	ldrb	r3, [r3, #0]
 8002628:	f083 0301 	eor.w	r3, r3, #1
 800262c:	b2d8      	uxtb	r0, r3
 800262e:	687a      	ldr	r2, [r7, #4]
 8002630:	697b      	ldr	r3, [r7, #20]
 8002632:	212c      	movs	r1, #44	; 0x2c
 8002634:	fb01 f303 	mul.w	r3, r1, r3
 8002638:	4413      	add	r3, r2
 800263a:	3355      	adds	r3, #85	; 0x55
 800263c:	4602      	mov	r2, r0
 800263e:	701a      	strb	r2, [r3, #0]
        if ((hhcd->Init.dma_enable == 1U) && (hhcd->hc[ch_num].xfer_len > 0U))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	691b      	ldr	r3, [r3, #16]
 8002644:	2b01      	cmp	r3, #1
 8002646:	f040 80e3 	bne.w	8002810 <HCD_HC_OUT_IRQHandler+0x69c>
 800264a:	687a      	ldr	r2, [r7, #4]
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	212c      	movs	r1, #44	; 0x2c
 8002650:	fb01 f303 	mul.w	r3, r1, r3
 8002654:	4413      	add	r3, r2
 8002656:	334c      	adds	r3, #76	; 0x4c
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	2b00      	cmp	r3, #0
 800265c:	f000 80d8 	beq.w	8002810 <HCD_HC_OUT_IRQHandler+0x69c>
          num_packets = (hhcd->hc[ch_num].xfer_len + hhcd->hc[ch_num].max_packet - 1U) / hhcd->hc[ch_num].max_packet;
 8002660:	687a      	ldr	r2, [r7, #4]
 8002662:	697b      	ldr	r3, [r7, #20]
 8002664:	212c      	movs	r1, #44	; 0x2c
 8002666:	fb01 f303 	mul.w	r3, r1, r3
 800266a:	4413      	add	r3, r2
 800266c:	334c      	adds	r3, #76	; 0x4c
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	6879      	ldr	r1, [r7, #4]
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	202c      	movs	r0, #44	; 0x2c
 8002676:	fb00 f202 	mul.w	r2, r0, r2
 800267a:	440a      	add	r2, r1
 800267c:	3240      	adds	r2, #64	; 0x40
 800267e:	8812      	ldrh	r2, [r2, #0]
 8002680:	4413      	add	r3, r2
 8002682:	3b01      	subs	r3, #1
 8002684:	6879      	ldr	r1, [r7, #4]
 8002686:	697a      	ldr	r2, [r7, #20]
 8002688:	202c      	movs	r0, #44	; 0x2c
 800268a:	fb00 f202 	mul.w	r2, r0, r2
 800268e:	440a      	add	r2, r1
 8002690:	3240      	adds	r2, #64	; 0x40
 8002692:	8812      	ldrh	r2, [r2, #0]
 8002694:	fbb3 f3f2 	udiv	r3, r3, r2
 8002698:	60fb      	str	r3, [r7, #12]
          if ((num_packets & 1U) != 0U)
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	f003 0301 	and.w	r3, r3, #1
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	f000 80b5 	beq.w	8002810 <HCD_HC_OUT_IRQHandler+0x69c>
            hhcd->hc[ch_num].toggle_out ^= 1U;
 80026a6:	687a      	ldr	r2, [r7, #4]
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	212c      	movs	r1, #44	; 0x2c
 80026ac:	fb01 f303 	mul.w	r3, r1, r3
 80026b0:	4413      	add	r3, r2
 80026b2:	3355      	adds	r3, #85	; 0x55
 80026b4:	781b      	ldrb	r3, [r3, #0]
 80026b6:	f083 0301 	eor.w	r3, r3, #1
 80026ba:	b2d8      	uxtb	r0, r3
 80026bc:	687a      	ldr	r2, [r7, #4]
 80026be:	697b      	ldr	r3, [r7, #20]
 80026c0:	212c      	movs	r1, #44	; 0x2c
 80026c2:	fb01 f303 	mul.w	r3, r1, r3
 80026c6:	4413      	add	r3, r2
 80026c8:	3355      	adds	r3, #85	; 0x55
 80026ca:	4602      	mov	r2, r0
 80026cc:	701a      	strb	r2, [r3, #0]
 80026ce:	e09f      	b.n	8002810 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NAK)
 80026d0:	687a      	ldr	r2, [r7, #4]
 80026d2:	697b      	ldr	r3, [r7, #20]
 80026d4:	212c      	movs	r1, #44	; 0x2c
 80026d6:	fb01 f303 	mul.w	r3, r1, r3
 80026da:	4413      	add	r3, r2
 80026dc:	3361      	adds	r3, #97	; 0x61
 80026de:	781b      	ldrb	r3, [r3, #0]
 80026e0:	2b03      	cmp	r3, #3
 80026e2:	d109      	bne.n	80026f8 <HCD_HC_OUT_IRQHandler+0x584>
      hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80026e4:	687a      	ldr	r2, [r7, #4]
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	212c      	movs	r1, #44	; 0x2c
 80026ea:	fb01 f303 	mul.w	r3, r1, r3
 80026ee:	4413      	add	r3, r2
 80026f0:	3360      	adds	r3, #96	; 0x60
 80026f2:	2202      	movs	r2, #2
 80026f4:	701a      	strb	r2, [r3, #0]
 80026f6:	e08b      	b.n	8002810 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_NYET)
 80026f8:	687a      	ldr	r2, [r7, #4]
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	212c      	movs	r1, #44	; 0x2c
 80026fe:	fb01 f303 	mul.w	r3, r1, r3
 8002702:	4413      	add	r3, r2
 8002704:	3361      	adds	r3, #97	; 0x61
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	2b04      	cmp	r3, #4
 800270a:	d109      	bne.n	8002720 <HCD_HC_OUT_IRQHandler+0x5ac>
      hhcd->hc[ch_num].urb_state  = URB_NOTREADY;
 800270c:	687a      	ldr	r2, [r7, #4]
 800270e:	697b      	ldr	r3, [r7, #20]
 8002710:	212c      	movs	r1, #44	; 0x2c
 8002712:	fb01 f303 	mul.w	r3, r1, r3
 8002716:	4413      	add	r3, r2
 8002718:	3360      	adds	r3, #96	; 0x60
 800271a:	2202      	movs	r2, #2
 800271c:	701a      	strb	r2, [r3, #0]
 800271e:	e077      	b.n	8002810 <HCD_HC_OUT_IRQHandler+0x69c>
    else if (hhcd->hc[ch_num].state == HC_STALL)
 8002720:	687a      	ldr	r2, [r7, #4]
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	212c      	movs	r1, #44	; 0x2c
 8002726:	fb01 f303 	mul.w	r3, r1, r3
 800272a:	4413      	add	r3, r2
 800272c:	3361      	adds	r3, #97	; 0x61
 800272e:	781b      	ldrb	r3, [r3, #0]
 8002730:	2b05      	cmp	r3, #5
 8002732:	d109      	bne.n	8002748 <HCD_HC_OUT_IRQHandler+0x5d4>
      hhcd->hc[ch_num].urb_state  = URB_STALL;
 8002734:	687a      	ldr	r2, [r7, #4]
 8002736:	697b      	ldr	r3, [r7, #20]
 8002738:	212c      	movs	r1, #44	; 0x2c
 800273a:	fb01 f303 	mul.w	r3, r1, r3
 800273e:	4413      	add	r3, r2
 8002740:	3360      	adds	r3, #96	; 0x60
 8002742:	2205      	movs	r2, #5
 8002744:	701a      	strb	r2, [r3, #0]
 8002746:	e063      	b.n	8002810 <HCD_HC_OUT_IRQHandler+0x69c>
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 8002748:	687a      	ldr	r2, [r7, #4]
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	212c      	movs	r1, #44	; 0x2c
 800274e:	fb01 f303 	mul.w	r3, r1, r3
 8002752:	4413      	add	r3, r2
 8002754:	3361      	adds	r3, #97	; 0x61
 8002756:	781b      	ldrb	r3, [r3, #0]
 8002758:	2b06      	cmp	r3, #6
 800275a:	d009      	beq.n	8002770 <HCD_HC_OUT_IRQHandler+0x5fc>
             (hhcd->hc[ch_num].state == HC_DATATGLERR))
 800275c:	687a      	ldr	r2, [r7, #4]
 800275e:	697b      	ldr	r3, [r7, #20]
 8002760:	212c      	movs	r1, #44	; 0x2c
 8002762:	fb01 f303 	mul.w	r3, r1, r3
 8002766:	4413      	add	r3, r2
 8002768:	3361      	adds	r3, #97	; 0x61
 800276a:	781b      	ldrb	r3, [r3, #0]
    else if ((hhcd->hc[ch_num].state == HC_XACTERR) ||
 800276c:	2b08      	cmp	r3, #8
 800276e:	d14f      	bne.n	8002810 <HCD_HC_OUT_IRQHandler+0x69c>
      hhcd->hc[ch_num].ErrCnt++;
 8002770:	687a      	ldr	r2, [r7, #4]
 8002772:	697b      	ldr	r3, [r7, #20]
 8002774:	212c      	movs	r1, #44	; 0x2c
 8002776:	fb01 f303 	mul.w	r3, r1, r3
 800277a:	4413      	add	r3, r2
 800277c:	335c      	adds	r3, #92	; 0x5c
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	1c5a      	adds	r2, r3, #1
 8002782:	6879      	ldr	r1, [r7, #4]
 8002784:	697b      	ldr	r3, [r7, #20]
 8002786:	202c      	movs	r0, #44	; 0x2c
 8002788:	fb00 f303 	mul.w	r3, r0, r3
 800278c:	440b      	add	r3, r1
 800278e:	335c      	adds	r3, #92	; 0x5c
 8002790:	601a      	str	r2, [r3, #0]
      if (hhcd->hc[ch_num].ErrCnt > 2U)
 8002792:	687a      	ldr	r2, [r7, #4]
 8002794:	697b      	ldr	r3, [r7, #20]
 8002796:	212c      	movs	r1, #44	; 0x2c
 8002798:	fb01 f303 	mul.w	r3, r1, r3
 800279c:	4413      	add	r3, r2
 800279e:	335c      	adds	r3, #92	; 0x5c
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	2b02      	cmp	r3, #2
 80027a4:	d912      	bls.n	80027cc <HCD_HC_OUT_IRQHandler+0x658>
        hhcd->hc[ch_num].ErrCnt = 0U;
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	697b      	ldr	r3, [r7, #20]
 80027aa:	212c      	movs	r1, #44	; 0x2c
 80027ac:	fb01 f303 	mul.w	r3, r1, r3
 80027b0:	4413      	add	r3, r2
 80027b2:	335c      	adds	r3, #92	; 0x5c
 80027b4:	2200      	movs	r2, #0
 80027b6:	601a      	str	r2, [r3, #0]
        hhcd->hc[ch_num].urb_state = URB_ERROR;
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	697b      	ldr	r3, [r7, #20]
 80027bc:	212c      	movs	r1, #44	; 0x2c
 80027be:	fb01 f303 	mul.w	r3, r1, r3
 80027c2:	4413      	add	r3, r2
 80027c4:	3360      	adds	r3, #96	; 0x60
 80027c6:	2204      	movs	r2, #4
 80027c8:	701a      	strb	r2, [r3, #0]
 80027ca:	e021      	b.n	8002810 <HCD_HC_OUT_IRQHandler+0x69c>
        hhcd->hc[ch_num].urb_state = URB_NOTREADY;
 80027cc:	687a      	ldr	r2, [r7, #4]
 80027ce:	697b      	ldr	r3, [r7, #20]
 80027d0:	212c      	movs	r1, #44	; 0x2c
 80027d2:	fb01 f303 	mul.w	r3, r1, r3
 80027d6:	4413      	add	r3, r2
 80027d8:	3360      	adds	r3, #96	; 0x60
 80027da:	2202      	movs	r2, #2
 80027dc:	701a      	strb	r2, [r3, #0]
        tmpreg = USBx_HC(ch_num)->HCCHAR;
 80027de:	697b      	ldr	r3, [r7, #20]
 80027e0:	015a      	lsls	r2, r3, #5
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	4413      	add	r3, r2
 80027e6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80027ea:	681b      	ldr	r3, [r3, #0]
 80027ec:	613b      	str	r3, [r7, #16]
        tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80027ee:	693b      	ldr	r3, [r7, #16]
 80027f0:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80027f4:	613b      	str	r3, [r7, #16]
        tmpreg |= USB_OTG_HCCHAR_CHENA;
 80027f6:	693b      	ldr	r3, [r7, #16]
 80027f8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80027fc:	613b      	str	r3, [r7, #16]
        USBx_HC(ch_num)->HCCHAR = tmpreg;
 80027fe:	697b      	ldr	r3, [r7, #20]
 8002800:	015a      	lsls	r2, r3, #5
 8002802:	69bb      	ldr	r3, [r7, #24]
 8002804:	4413      	add	r3, r2
 8002806:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800280a:	461a      	mov	r2, r3
 800280c:	693b      	ldr	r3, [r7, #16]
 800280e:	6013      	str	r3, [r2, #0]
    __HAL_HCD_CLEAR_HC_INT(ch_num, USB_OTG_HCINT_CHH);
 8002810:	697b      	ldr	r3, [r7, #20]
 8002812:	015a      	lsls	r2, r3, #5
 8002814:	69bb      	ldr	r3, [r7, #24]
 8002816:	4413      	add	r3, r2
 8002818:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800281c:	461a      	mov	r2, r3
 800281e:	2302      	movs	r3, #2
 8002820:	6093      	str	r3, [r2, #8]
    HAL_HCD_HC_NotifyURBChange_Callback(hhcd, (uint8_t)ch_num, hhcd->hc[ch_num].urb_state);
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	b2d9      	uxtb	r1, r3
 8002826:	687a      	ldr	r2, [r7, #4]
 8002828:	697b      	ldr	r3, [r7, #20]
 800282a:	202c      	movs	r0, #44	; 0x2c
 800282c:	fb00 f303 	mul.w	r3, r0, r3
 8002830:	4413      	add	r3, r2
 8002832:	3360      	adds	r3, #96	; 0x60
 8002834:	781b      	ldrb	r3, [r3, #0]
 8002836:	461a      	mov	r2, r3
 8002838:	6878      	ldr	r0, [r7, #4]
 800283a:	f005 f839 	bl	80078b0 <HAL_HCD_HC_NotifyURBChange_Callback>
}
 800283e:	bf00      	nop
 8002840:	3720      	adds	r7, #32
 8002842:	46bd      	mov	sp, r7
 8002844:	bd80      	pop	{r7, pc}

08002846 <HCD_RXQLVL_IRQHandler>:
  * @brief  Handle Rx Queue Level interrupt requests.
  * @param  hhcd HCD handle
  * @retval none
  */
static void HCD_RXQLVL_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 8002846:	b580      	push	{r7, lr}
 8002848:	b08a      	sub	sp, #40	; 0x28
 800284a:	af00      	add	r7, sp, #0
 800284c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	681b      	ldr	r3, [r3, #0]
 8002852:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002854:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002856:	623b      	str	r3, [r7, #32]
  uint32_t GrxstspReg;
  uint32_t xferSizePktCnt;
  uint32_t tmpreg;
  uint32_t ch_num;

  GrxstspReg = hhcd->Instance->GRXSTSP;
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	6a1b      	ldr	r3, [r3, #32]
 800285e:	61fb      	str	r3, [r7, #28]
  ch_num = GrxstspReg & USB_OTG_GRXSTSP_EPNUM;
 8002860:	69fb      	ldr	r3, [r7, #28]
 8002862:	f003 030f 	and.w	r3, r3, #15
 8002866:	61bb      	str	r3, [r7, #24]
  pktsts = (GrxstspReg & USB_OTG_GRXSTSP_PKTSTS) >> 17;
 8002868:	69fb      	ldr	r3, [r7, #28]
 800286a:	0c5b      	lsrs	r3, r3, #17
 800286c:	f003 030f 	and.w	r3, r3, #15
 8002870:	617b      	str	r3, [r7, #20]
  pktcnt = (GrxstspReg & USB_OTG_GRXSTSP_BCNT) >> 4;
 8002872:	69fb      	ldr	r3, [r7, #28]
 8002874:	091b      	lsrs	r3, r3, #4
 8002876:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800287a:	613b      	str	r3, [r7, #16]

  switch (pktsts)
 800287c:	697b      	ldr	r3, [r7, #20]
 800287e:	2b02      	cmp	r3, #2
 8002880:	d004      	beq.n	800288c <HCD_RXQLVL_IRQHandler+0x46>
 8002882:	697b      	ldr	r3, [r7, #20]
 8002884:	2b05      	cmp	r3, #5
 8002886:	f000 80a9 	beq.w	80029dc <HCD_RXQLVL_IRQHandler+0x196>
      break;

    case GRXSTS_PKTSTS_IN_XFER_COMP:
    case GRXSTS_PKTSTS_CH_HALTED:
    default:
      break;
 800288a:	e0aa      	b.n	80029e2 <HCD_RXQLVL_IRQHandler+0x19c>
      if ((pktcnt > 0U) && (hhcd->hc[ch_num].xfer_buff != (void *)0))
 800288c:	693b      	ldr	r3, [r7, #16]
 800288e:	2b00      	cmp	r3, #0
 8002890:	f000 80a6 	beq.w	80029e0 <HCD_RXQLVL_IRQHandler+0x19a>
 8002894:	687a      	ldr	r2, [r7, #4]
 8002896:	69bb      	ldr	r3, [r7, #24]
 8002898:	212c      	movs	r1, #44	; 0x2c
 800289a:	fb01 f303 	mul.w	r3, r1, r3
 800289e:	4413      	add	r3, r2
 80028a0:	3344      	adds	r3, #68	; 0x44
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2b00      	cmp	r3, #0
 80028a6:	f000 809b 	beq.w	80029e0 <HCD_RXQLVL_IRQHandler+0x19a>
        if ((hhcd->hc[ch_num].xfer_count + pktcnt) <= hhcd->hc[ch_num].xfer_len)
 80028aa:	687a      	ldr	r2, [r7, #4]
 80028ac:	69bb      	ldr	r3, [r7, #24]
 80028ae:	212c      	movs	r1, #44	; 0x2c
 80028b0:	fb01 f303 	mul.w	r3, r1, r3
 80028b4:	4413      	add	r3, r2
 80028b6:	3350      	adds	r3, #80	; 0x50
 80028b8:	681a      	ldr	r2, [r3, #0]
 80028ba:	693b      	ldr	r3, [r7, #16]
 80028bc:	441a      	add	r2, r3
 80028be:	6879      	ldr	r1, [r7, #4]
 80028c0:	69bb      	ldr	r3, [r7, #24]
 80028c2:	202c      	movs	r0, #44	; 0x2c
 80028c4:	fb00 f303 	mul.w	r3, r0, r3
 80028c8:	440b      	add	r3, r1
 80028ca:	334c      	adds	r3, #76	; 0x4c
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	429a      	cmp	r2, r3
 80028d0:	d87a      	bhi.n	80029c8 <HCD_RXQLVL_IRQHandler+0x182>
          (void)USB_ReadPacket(hhcd->Instance,
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6818      	ldr	r0, [r3, #0]
 80028d6:	687a      	ldr	r2, [r7, #4]
 80028d8:	69bb      	ldr	r3, [r7, #24]
 80028da:	212c      	movs	r1, #44	; 0x2c
 80028dc:	fb01 f303 	mul.w	r3, r1, r3
 80028e0:	4413      	add	r3, r2
 80028e2:	3344      	adds	r3, #68	; 0x44
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	b292      	uxth	r2, r2
 80028ea:	4619      	mov	r1, r3
 80028ec:	f001 fe92 	bl	8004614 <USB_ReadPacket>
          hhcd->hc[ch_num].xfer_buff += pktcnt;
 80028f0:	687a      	ldr	r2, [r7, #4]
 80028f2:	69bb      	ldr	r3, [r7, #24]
 80028f4:	212c      	movs	r1, #44	; 0x2c
 80028f6:	fb01 f303 	mul.w	r3, r1, r3
 80028fa:	4413      	add	r3, r2
 80028fc:	3344      	adds	r3, #68	; 0x44
 80028fe:	681a      	ldr	r2, [r3, #0]
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	441a      	add	r2, r3
 8002904:	6879      	ldr	r1, [r7, #4]
 8002906:	69bb      	ldr	r3, [r7, #24]
 8002908:	202c      	movs	r0, #44	; 0x2c
 800290a:	fb00 f303 	mul.w	r3, r0, r3
 800290e:	440b      	add	r3, r1
 8002910:	3344      	adds	r3, #68	; 0x44
 8002912:	601a      	str	r2, [r3, #0]
          hhcd->hc[ch_num].xfer_count += pktcnt;
 8002914:	687a      	ldr	r2, [r7, #4]
 8002916:	69bb      	ldr	r3, [r7, #24]
 8002918:	212c      	movs	r1, #44	; 0x2c
 800291a:	fb01 f303 	mul.w	r3, r1, r3
 800291e:	4413      	add	r3, r2
 8002920:	3350      	adds	r3, #80	; 0x50
 8002922:	681a      	ldr	r2, [r3, #0]
 8002924:	693b      	ldr	r3, [r7, #16]
 8002926:	441a      	add	r2, r3
 8002928:	6879      	ldr	r1, [r7, #4]
 800292a:	69bb      	ldr	r3, [r7, #24]
 800292c:	202c      	movs	r0, #44	; 0x2c
 800292e:	fb00 f303 	mul.w	r3, r0, r3
 8002932:	440b      	add	r3, r1
 8002934:	3350      	adds	r3, #80	; 0x50
 8002936:	601a      	str	r2, [r3, #0]
          xferSizePktCnt = (USBx_HC(ch_num)->HCTSIZ & USB_OTG_HCTSIZ_PKTCNT) >> 19;
 8002938:	69bb      	ldr	r3, [r7, #24]
 800293a:	015a      	lsls	r2, r3, #5
 800293c:	6a3b      	ldr	r3, [r7, #32]
 800293e:	4413      	add	r3, r2
 8002940:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	0cdb      	lsrs	r3, r3, #19
 8002948:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800294c:	60fb      	str	r3, [r7, #12]
          if ((hhcd->hc[ch_num].max_packet == pktcnt) && (xferSizePktCnt > 0U))
 800294e:	687a      	ldr	r2, [r7, #4]
 8002950:	69bb      	ldr	r3, [r7, #24]
 8002952:	212c      	movs	r1, #44	; 0x2c
 8002954:	fb01 f303 	mul.w	r3, r1, r3
 8002958:	4413      	add	r3, r2
 800295a:	3340      	adds	r3, #64	; 0x40
 800295c:	881b      	ldrh	r3, [r3, #0]
 800295e:	461a      	mov	r2, r3
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	4293      	cmp	r3, r2
 8002964:	d13c      	bne.n	80029e0 <HCD_RXQLVL_IRQHandler+0x19a>
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	2b00      	cmp	r3, #0
 800296a:	d039      	beq.n	80029e0 <HCD_RXQLVL_IRQHandler+0x19a>
            tmpreg = USBx_HC(ch_num)->HCCHAR;
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	015a      	lsls	r2, r3, #5
 8002970:	6a3b      	ldr	r3, [r7, #32]
 8002972:	4413      	add	r3, r2
 8002974:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	60bb      	str	r3, [r7, #8]
            tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002982:	60bb      	str	r3, [r7, #8]
            tmpreg |= USB_OTG_HCCHAR_CHENA;
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800298a:	60bb      	str	r3, [r7, #8]
            USBx_HC(ch_num)->HCCHAR = tmpreg;
 800298c:	69bb      	ldr	r3, [r7, #24]
 800298e:	015a      	lsls	r2, r3, #5
 8002990:	6a3b      	ldr	r3, [r7, #32]
 8002992:	4413      	add	r3, r2
 8002994:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8002998:	461a      	mov	r2, r3
 800299a:	68bb      	ldr	r3, [r7, #8]
 800299c:	6013      	str	r3, [r2, #0]
            hhcd->hc[ch_num].toggle_in ^= 1U;
 800299e:	687a      	ldr	r2, [r7, #4]
 80029a0:	69bb      	ldr	r3, [r7, #24]
 80029a2:	212c      	movs	r1, #44	; 0x2c
 80029a4:	fb01 f303 	mul.w	r3, r1, r3
 80029a8:	4413      	add	r3, r2
 80029aa:	3354      	adds	r3, #84	; 0x54
 80029ac:	781b      	ldrb	r3, [r3, #0]
 80029ae:	f083 0301 	eor.w	r3, r3, #1
 80029b2:	b2d8      	uxtb	r0, r3
 80029b4:	687a      	ldr	r2, [r7, #4]
 80029b6:	69bb      	ldr	r3, [r7, #24]
 80029b8:	212c      	movs	r1, #44	; 0x2c
 80029ba:	fb01 f303 	mul.w	r3, r1, r3
 80029be:	4413      	add	r3, r2
 80029c0:	3354      	adds	r3, #84	; 0x54
 80029c2:	4602      	mov	r2, r0
 80029c4:	701a      	strb	r2, [r3, #0]
      break;
 80029c6:	e00b      	b.n	80029e0 <HCD_RXQLVL_IRQHandler+0x19a>
          hhcd->hc[ch_num].urb_state = URB_ERROR;
 80029c8:	687a      	ldr	r2, [r7, #4]
 80029ca:	69bb      	ldr	r3, [r7, #24]
 80029cc:	212c      	movs	r1, #44	; 0x2c
 80029ce:	fb01 f303 	mul.w	r3, r1, r3
 80029d2:	4413      	add	r3, r2
 80029d4:	3360      	adds	r3, #96	; 0x60
 80029d6:	2204      	movs	r2, #4
 80029d8:	701a      	strb	r2, [r3, #0]
      break;
 80029da:	e001      	b.n	80029e0 <HCD_RXQLVL_IRQHandler+0x19a>
      break;
 80029dc:	bf00      	nop
 80029de:	e000      	b.n	80029e2 <HCD_RXQLVL_IRQHandler+0x19c>
      break;
 80029e0:	bf00      	nop
  }
}
 80029e2:	bf00      	nop
 80029e4:	3728      	adds	r7, #40	; 0x28
 80029e6:	46bd      	mov	sp, r7
 80029e8:	bd80      	pop	{r7, pc}

080029ea <HCD_Port_IRQHandler>:
  * @brief  Handle Host Port interrupt requests.
  * @param  hhcd HCD handle
  * @retval None
  */
static void HCD_Port_IRQHandler(HCD_HandleTypeDef *hhcd)
{
 80029ea:	b580      	push	{r7, lr}
 80029ec:	b086      	sub	sp, #24
 80029ee:	af00      	add	r7, sp, #0
 80029f0:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hhcd->Instance;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80029f8:	697b      	ldr	r3, [r7, #20]
 80029fa:	613b      	str	r3, [r7, #16]
  __IO uint32_t hprt0;
  __IO uint32_t hprt0_dup;

  /* Handle Host Port Interrupts */
  hprt0 = USBx_HPRT0;
 80029fc:	693b      	ldr	r3, [r7, #16]
 80029fe:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	60fb      	str	r3, [r7, #12]
  hprt0_dup = USBx_HPRT0;
 8002a06:	693b      	ldr	r3, [r7, #16]
 8002a08:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002a0c:	681b      	ldr	r3, [r3, #0]
 8002a0e:	60bb      	str	r3, [r7, #8]

  hprt0_dup &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET | \
 8002a10:	68bb      	ldr	r3, [r7, #8]
 8002a12:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8002a16:	60bb      	str	r3, [r7, #8]
                 USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  /* Check whether Port Connect detected */
  if ((hprt0 & USB_OTG_HPRT_PCDET) == USB_OTG_HPRT_PCDET)
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	f003 0302 	and.w	r3, r3, #2
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d10b      	bne.n	8002a3a <HCD_Port_IRQHandler+0x50>
  {
    if ((hprt0 & USB_OTG_HPRT_PCSTS) == USB_OTG_HPRT_PCSTS)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	f003 0301 	and.w	r3, r3, #1
 8002a28:	2b01      	cmp	r3, #1
 8002a2a:	d102      	bne.n	8002a32 <HCD_Port_IRQHandler+0x48>
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->ConnectCallback(hhcd);
#else
      HAL_HCD_Connect_Callback(hhcd);
 8002a2c:	6878      	ldr	r0, [r7, #4]
 8002a2e:	f004 ff23 	bl	8007878 <HAL_HCD_Connect_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
    hprt0_dup |= USB_OTG_HPRT_PCDET;
 8002a32:	68bb      	ldr	r3, [r7, #8]
 8002a34:	f043 0302 	orr.w	r3, r3, #2
 8002a38:	60bb      	str	r3, [r7, #8]
  }

  /* Check whether Port Enable Changed */
  if ((hprt0 & USB_OTG_HPRT_PENCHNG) == USB_OTG_HPRT_PENCHNG)
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	f003 0308 	and.w	r3, r3, #8
 8002a40:	2b08      	cmp	r3, #8
 8002a42:	d132      	bne.n	8002aaa <HCD_Port_IRQHandler+0xc0>
  {
    hprt0_dup |= USB_OTG_HPRT_PENCHNG;
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	f043 0308 	orr.w	r3, r3, #8
 8002a4a:	60bb      	str	r3, [r7, #8]

    if ((hprt0 & USB_OTG_HPRT_PENA) == USB_OTG_HPRT_PENA)
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	f003 0304 	and.w	r3, r3, #4
 8002a52:	2b04      	cmp	r3, #4
 8002a54:	d126      	bne.n	8002aa4 <HCD_Port_IRQHandler+0xba>
    {
      if (hhcd->Init.phy_itface  == USB_OTG_EMBEDDED_PHY)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d113      	bne.n	8002a86 <HCD_Port_IRQHandler+0x9c>
      {
        if ((hprt0 & USB_OTG_HPRT_PSPD) == (HPRT0_PRTSPD_LOW_SPEED << 17))
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	f403 23c0 	and.w	r3, r3, #393216	; 0x60000
 8002a64:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8002a68:	d106      	bne.n	8002a78 <HCD_Port_IRQHandler+0x8e>
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_6_MHZ);
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	2102      	movs	r1, #2
 8002a70:	4618      	mov	r0, r3
 8002a72:	f001 ff3d 	bl	80048f0 <USB_InitFSLSPClkSel>
 8002a76:	e011      	b.n	8002a9c <HCD_Port_IRQHandler+0xb2>
        }
        else
        {
          (void)USB_InitFSLSPClkSel(hhcd->Instance, HCFG_48_MHZ);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f001 ff36 	bl	80048f0 <USB_InitFSLSPClkSel>
 8002a84:	e00a      	b.n	8002a9c <HCD_Port_IRQHandler+0xb2>
        }
      }
      else
      {
        if (hhcd->Init.speed == HCD_SPEED_FULL)
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	68db      	ldr	r3, [r3, #12]
 8002a8a:	2b01      	cmp	r3, #1
 8002a8c:	d106      	bne.n	8002a9c <HCD_Port_IRQHandler+0xb2>
        {
          USBx_HOST->HFIR = 60000U;
 8002a8e:	693b      	ldr	r3, [r7, #16]
 8002a90:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002a94:	461a      	mov	r2, r3
 8002a96:	f64e 2360 	movw	r3, #60000	; 0xea60
 8002a9a:	6053      	str	r3, [r2, #4]
        }
      }
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortEnabledCallback(hhcd);
#else
      HAL_HCD_PortEnabled_Callback(hhcd);
 8002a9c:	6878      	ldr	r0, [r7, #4]
 8002a9e:	f004 ff15 	bl	80078cc <HAL_HCD_PortEnabled_Callback>
 8002aa2:	e002      	b.n	8002aaa <HCD_Port_IRQHandler+0xc0>
    else
    {
#if (USE_HAL_HCD_REGISTER_CALLBACKS == 1U)
      hhcd->PortDisabledCallback(hhcd);
#else
      HAL_HCD_PortDisabled_Callback(hhcd);
 8002aa4:	6878      	ldr	r0, [r7, #4]
 8002aa6:	f004 ff1f 	bl	80078e8 <HAL_HCD_PortDisabled_Callback>
#endif /* USE_HAL_HCD_REGISTER_CALLBACKS */
    }
  }

  /* Check for an overcurrent */
  if ((hprt0 & USB_OTG_HPRT_POCCHNG) == USB_OTG_HPRT_POCCHNG)
 8002aaa:	68fb      	ldr	r3, [r7, #12]
 8002aac:	f003 0320 	and.w	r3, r3, #32
 8002ab0:	2b20      	cmp	r3, #32
 8002ab2:	d103      	bne.n	8002abc <HCD_Port_IRQHandler+0xd2>
  {
    hprt0_dup |= USB_OTG_HPRT_POCCHNG;
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	f043 0320 	orr.w	r3, r3, #32
 8002aba:	60bb      	str	r3, [r7, #8]
  }

  /* Clear Port Interrupts */
  USBx_HPRT0 = hprt0_dup;
 8002abc:	693b      	ldr	r3, [r7, #16]
 8002abe:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8002ac2:	461a      	mov	r2, r3
 8002ac4:	68bb      	ldr	r3, [r7, #8]
 8002ac6:	6013      	str	r3, [r2, #0]
}
 8002ac8:	bf00      	nop
 8002aca:	3718      	adds	r7, #24
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b084      	sub	sp, #16
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e12b      	b.n	8002d3a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ae8:	b2db      	uxtb	r3, r3
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d106      	bne.n	8002afc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	2200      	movs	r2, #0
 8002af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002af6:	6878      	ldr	r0, [r7, #4]
 8002af8:	f7fd ff2a 	bl	8000950 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2224      	movs	r2, #36	; 0x24
 8002b00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	681a      	ldr	r2, [r3, #0]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	f022 0201 	bic.w	r2, r2, #1
 8002b12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	681a      	ldr	r2, [r3, #0]
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	681a      	ldr	r2, [r3, #0]
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b34:	f001 fa20 	bl	8003f78 <HAL_RCC_GetPCLK1Freq>
 8002b38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	685b      	ldr	r3, [r3, #4]
 8002b3e:	4a81      	ldr	r2, [pc, #516]	; (8002d44 <HAL_I2C_Init+0x274>)
 8002b40:	4293      	cmp	r3, r2
 8002b42:	d807      	bhi.n	8002b54 <HAL_I2C_Init+0x84>
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	4a80      	ldr	r2, [pc, #512]	; (8002d48 <HAL_I2C_Init+0x278>)
 8002b48:	4293      	cmp	r3, r2
 8002b4a:	bf94      	ite	ls
 8002b4c:	2301      	movls	r3, #1
 8002b4e:	2300      	movhi	r3, #0
 8002b50:	b2db      	uxtb	r3, r3
 8002b52:	e006      	b.n	8002b62 <HAL_I2C_Init+0x92>
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	4a7d      	ldr	r2, [pc, #500]	; (8002d4c <HAL_I2C_Init+0x27c>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	bf94      	ite	ls
 8002b5c:	2301      	movls	r3, #1
 8002b5e:	2300      	movhi	r3, #0
 8002b60:	b2db      	uxtb	r3, r3
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d001      	beq.n	8002b6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b66:	2301      	movs	r3, #1
 8002b68:	e0e7      	b.n	8002d3a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	4a78      	ldr	r2, [pc, #480]	; (8002d50 <HAL_I2C_Init+0x280>)
 8002b6e:	fba2 2303 	umull	r2, r3, r2, r3
 8002b72:	0c9b      	lsrs	r3, r3, #18
 8002b74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	68ba      	ldr	r2, [r7, #8]
 8002b86:	430a      	orrs	r2, r1
 8002b88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	6a1b      	ldr	r3, [r3, #32]
 8002b90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	4a6a      	ldr	r2, [pc, #424]	; (8002d44 <HAL_I2C_Init+0x274>)
 8002b9a:	4293      	cmp	r3, r2
 8002b9c:	d802      	bhi.n	8002ba4 <HAL_I2C_Init+0xd4>
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	3301      	adds	r3, #1
 8002ba2:	e009      	b.n	8002bb8 <HAL_I2C_Init+0xe8>
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8002baa:	fb02 f303 	mul.w	r3, r2, r3
 8002bae:	4a69      	ldr	r2, [pc, #420]	; (8002d54 <HAL_I2C_Init+0x284>)
 8002bb0:	fba2 2303 	umull	r2, r3, r2, r3
 8002bb4:	099b      	lsrs	r3, r3, #6
 8002bb6:	3301      	adds	r3, #1
 8002bb8:	687a      	ldr	r2, [r7, #4]
 8002bba:	6812      	ldr	r2, [r2, #0]
 8002bbc:	430b      	orrs	r3, r1
 8002bbe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	69db      	ldr	r3, [r3, #28]
 8002bc6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8002bca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	685b      	ldr	r3, [r3, #4]
 8002bd2:	495c      	ldr	r1, [pc, #368]	; (8002d44 <HAL_I2C_Init+0x274>)
 8002bd4:	428b      	cmp	r3, r1
 8002bd6:	d819      	bhi.n	8002c0c <HAL_I2C_Init+0x13c>
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	1e59      	subs	r1, r3, #1
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	005b      	lsls	r3, r3, #1
 8002be2:	fbb1 f3f3 	udiv	r3, r1, r3
 8002be6:	1c59      	adds	r1, r3, #1
 8002be8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002bec:	400b      	ands	r3, r1
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d00a      	beq.n	8002c08 <HAL_I2C_Init+0x138>
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	1e59      	subs	r1, r3, #1
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	685b      	ldr	r3, [r3, #4]
 8002bfa:	005b      	lsls	r3, r3, #1
 8002bfc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002c00:	3301      	adds	r3, #1
 8002c02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c06:	e051      	b.n	8002cac <HAL_I2C_Init+0x1dc>
 8002c08:	2304      	movs	r3, #4
 8002c0a:	e04f      	b.n	8002cac <HAL_I2C_Init+0x1dc>
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	689b      	ldr	r3, [r3, #8]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d111      	bne.n	8002c38 <HAL_I2C_Init+0x168>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	1e58      	subs	r0, r3, #1
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	6859      	ldr	r1, [r3, #4]
 8002c1c:	460b      	mov	r3, r1
 8002c1e:	005b      	lsls	r3, r3, #1
 8002c20:	440b      	add	r3, r1
 8002c22:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c26:	3301      	adds	r3, #1
 8002c28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	bf0c      	ite	eq
 8002c30:	2301      	moveq	r3, #1
 8002c32:	2300      	movne	r3, #0
 8002c34:	b2db      	uxtb	r3, r3
 8002c36:	e012      	b.n	8002c5e <HAL_I2C_Init+0x18e>
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	1e58      	subs	r0, r3, #1
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	6859      	ldr	r1, [r3, #4]
 8002c40:	460b      	mov	r3, r1
 8002c42:	009b      	lsls	r3, r3, #2
 8002c44:	440b      	add	r3, r1
 8002c46:	0099      	lsls	r1, r3, #2
 8002c48:	440b      	add	r3, r1
 8002c4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c4e:	3301      	adds	r3, #1
 8002c50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c54:	2b00      	cmp	r3, #0
 8002c56:	bf0c      	ite	eq
 8002c58:	2301      	moveq	r3, #1
 8002c5a:	2300      	movne	r3, #0
 8002c5c:	b2db      	uxtb	r3, r3
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d001      	beq.n	8002c66 <HAL_I2C_Init+0x196>
 8002c62:	2301      	movs	r3, #1
 8002c64:	e022      	b.n	8002cac <HAL_I2C_Init+0x1dc>
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	689b      	ldr	r3, [r3, #8]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d10e      	bne.n	8002c8c <HAL_I2C_Init+0x1bc>
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	1e58      	subs	r0, r3, #1
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	6859      	ldr	r1, [r3, #4]
 8002c76:	460b      	mov	r3, r1
 8002c78:	005b      	lsls	r3, r3, #1
 8002c7a:	440b      	add	r3, r1
 8002c7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c80:	3301      	adds	r3, #1
 8002c82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c8a:	e00f      	b.n	8002cac <HAL_I2C_Init+0x1dc>
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	1e58      	subs	r0, r3, #1
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	6859      	ldr	r1, [r3, #4]
 8002c94:	460b      	mov	r3, r1
 8002c96:	009b      	lsls	r3, r3, #2
 8002c98:	440b      	add	r3, r1
 8002c9a:	0099      	lsls	r1, r3, #2
 8002c9c:	440b      	add	r3, r1
 8002c9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8002ca2:	3301      	adds	r3, #1
 8002ca4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ca8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002cac:	6879      	ldr	r1, [r7, #4]
 8002cae:	6809      	ldr	r1, [r1, #0]
 8002cb0:	4313      	orrs	r3, r2
 8002cb2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	69da      	ldr	r2, [r3, #28]
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	431a      	orrs	r2, r3
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	681b      	ldr	r3, [r3, #0]
 8002ccc:	430a      	orrs	r2, r1
 8002cce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	681b      	ldr	r3, [r3, #0]
 8002cd4:	689b      	ldr	r3, [r3, #8]
 8002cd6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8002cda:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002cde:	687a      	ldr	r2, [r7, #4]
 8002ce0:	6911      	ldr	r1, [r2, #16]
 8002ce2:	687a      	ldr	r2, [r7, #4]
 8002ce4:	68d2      	ldr	r2, [r2, #12]
 8002ce6:	4311      	orrs	r1, r2
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	6812      	ldr	r2, [r2, #0]
 8002cec:	430b      	orrs	r3, r1
 8002cee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	695a      	ldr	r2, [r3, #20]
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	699b      	ldr	r3, [r3, #24]
 8002d02:	431a      	orrs	r2, r3
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	430a      	orrs	r2, r1
 8002d0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	681a      	ldr	r2, [r3, #0]
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	f042 0201 	orr.w	r2, r2, #1
 8002d1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	2200      	movs	r2, #0
 8002d20:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2220      	movs	r2, #32
 8002d26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	2200      	movs	r2, #0
 8002d2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2200      	movs	r2, #0
 8002d34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002d38:	2300      	movs	r3, #0
}
 8002d3a:	4618      	mov	r0, r3
 8002d3c:	3710      	adds	r7, #16
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bd80      	pop	{r7, pc}
 8002d42:	bf00      	nop
 8002d44:	000186a0 	.word	0x000186a0
 8002d48:	001e847f 	.word	0x001e847f
 8002d4c:	003d08ff 	.word	0x003d08ff
 8002d50:	431bde83 	.word	0x431bde83
 8002d54:	10624dd3 	.word	0x10624dd3

08002d58 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 8002d58:	b580      	push	{r7, lr}
 8002d5a:	b088      	sub	sp, #32
 8002d5c:	af00      	add	r7, sp, #0
 8002d5e:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d101      	bne.n	8002d6a <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 8002d66:	2301      	movs	r3, #1
 8002d68:	e128      	b.n	8002fbc <HAL_I2S_Init+0x264>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002d70:	b2db      	uxtb	r3, r3
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	d109      	bne.n	8002d8a <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	4a90      	ldr	r2, [pc, #576]	; (8002fc4 <HAL_I2S_Init+0x26c>)
 8002d82:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 8002d84:	6878      	ldr	r0, [r7, #4]
 8002d86:	f7fd fe2b 	bl	80009e0 <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	2202      	movs	r2, #2
 8002d8e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	69db      	ldr	r3, [r3, #28]
 8002d98:	687a      	ldr	r2, [r7, #4]
 8002d9a:	6812      	ldr	r2, [r2, #0]
 8002d9c:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002da0:	f023 030f 	bic.w	r3, r3, #15
 8002da4:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	2202      	movs	r2, #2
 8002dac:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	695b      	ldr	r3, [r3, #20]
 8002db2:	2b02      	cmp	r3, #2
 8002db4:	d060      	beq.n	8002e78 <HAL_I2S_Init+0x120>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	68db      	ldr	r3, [r3, #12]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d102      	bne.n	8002dc4 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002dbe:	2310      	movs	r3, #16
 8002dc0:	617b      	str	r3, [r7, #20]
 8002dc2:	e001      	b.n	8002dc8 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002dc4:	2320      	movs	r3, #32
 8002dc6:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	2b20      	cmp	r3, #32
 8002dce:	d802      	bhi.n	8002dd6 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002dd0:	697b      	ldr	r3, [r7, #20]
 8002dd2:	005b      	lsls	r3, r3, #1
 8002dd4:	617b      	str	r3, [r7, #20]
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
    }
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
 8002dd6:	2001      	movs	r0, #1
 8002dd8:	f001 f9c4 	bl	8004164 <HAL_RCCEx_GetPeriphCLKFreq>
 8002ddc:	60f8      	str	r0, [r7, #12]
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	691b      	ldr	r3, [r3, #16]
 8002de2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002de6:	d125      	bne.n	8002e34 <HAL_I2S_Init+0xdc>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	68db      	ldr	r3, [r3, #12]
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d010      	beq.n	8002e12 <HAL_I2S_Init+0xba>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002df0:	697b      	ldr	r3, [r7, #20]
 8002df2:	009b      	lsls	r3, r3, #2
 8002df4:	68fa      	ldr	r2, [r7, #12]
 8002df6:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	4413      	add	r3, r2
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	461a      	mov	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	695b      	ldr	r3, [r3, #20]
 8002e08:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e0c:	3305      	adds	r3, #5
 8002e0e:	613b      	str	r3, [r7, #16]
 8002e10:	e01f      	b.n	8002e52 <HAL_I2S_Init+0xfa>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002e12:	697b      	ldr	r3, [r7, #20]
 8002e14:	00db      	lsls	r3, r3, #3
 8002e16:	68fa      	ldr	r2, [r7, #12]
 8002e18:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e1c:	4613      	mov	r3, r2
 8002e1e:	009b      	lsls	r3, r3, #2
 8002e20:	4413      	add	r3, r2
 8002e22:	005b      	lsls	r3, r3, #1
 8002e24:	461a      	mov	r2, r3
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	695b      	ldr	r3, [r3, #20]
 8002e2a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e2e:	3305      	adds	r3, #5
 8002e30:	613b      	str	r3, [r7, #16]
 8002e32:	e00e      	b.n	8002e52 <HAL_I2S_Init+0xfa>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002e34:	68fa      	ldr	r2, [r7, #12]
 8002e36:	697b      	ldr	r3, [r7, #20]
 8002e38:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e3c:	4613      	mov	r3, r2
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	4413      	add	r3, r2
 8002e42:	005b      	lsls	r3, r3, #1
 8002e44:	461a      	mov	r2, r3
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	695b      	ldr	r3, [r3, #20]
 8002e4a:	fbb2 f3f3 	udiv	r3, r2, r3
 8002e4e:	3305      	adds	r3, #5
 8002e50:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002e52:	693b      	ldr	r3, [r7, #16]
 8002e54:	4a5c      	ldr	r2, [pc, #368]	; (8002fc8 <HAL_I2S_Init+0x270>)
 8002e56:	fba2 2303 	umull	r2, r3, r2, r3
 8002e5a:	08db      	lsrs	r3, r3, #3
 8002e5c:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	f003 0301 	and.w	r3, r3, #1
 8002e64:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002e66:	693a      	ldr	r2, [r7, #16]
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	085b      	lsrs	r3, r3, #1
 8002e6e:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002e70:	69bb      	ldr	r3, [r7, #24]
 8002e72:	021b      	lsls	r3, r3, #8
 8002e74:	61bb      	str	r3, [r7, #24]
 8002e76:	e003      	b.n	8002e80 <HAL_I2S_Init+0x128>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002e78:	2302      	movs	r3, #2
 8002e7a:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002e7c:	2300      	movs	r3, #0
 8002e7e:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d902      	bls.n	8002e8c <HAL_I2S_Init+0x134>
 8002e86:	69fb      	ldr	r3, [r7, #28]
 8002e88:	2bff      	cmp	r3, #255	; 0xff
 8002e8a:	d907      	bls.n	8002e9c <HAL_I2S_Init+0x144>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e90:	f043 0210 	orr.w	r2, r3, #16
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8002e98:	2301      	movs	r3, #1
 8002e9a:	e08f      	b.n	8002fbc <HAL_I2S_Init+0x264>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	691a      	ldr	r2, [r3, #16]
 8002ea0:	69bb      	ldr	r3, [r7, #24]
 8002ea2:	ea42 0103 	orr.w	r1, r2, r3
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	69fa      	ldr	r2, [r7, #28]
 8002eac:	430a      	orrs	r2, r1
 8002eae:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	69db      	ldr	r3, [r3, #28]
 8002eb6:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002eba:	f023 030f 	bic.w	r3, r3, #15
 8002ebe:	687a      	ldr	r2, [r7, #4]
 8002ec0:	6851      	ldr	r1, [r2, #4]
 8002ec2:	687a      	ldr	r2, [r7, #4]
 8002ec4:	6892      	ldr	r2, [r2, #8]
 8002ec6:	4311      	orrs	r1, r2
 8002ec8:	687a      	ldr	r2, [r7, #4]
 8002eca:	68d2      	ldr	r2, [r2, #12]
 8002ecc:	4311      	orrs	r1, r2
 8002ece:	687a      	ldr	r2, [r7, #4]
 8002ed0:	6992      	ldr	r2, [r2, #24]
 8002ed2:	430a      	orrs	r2, r1
 8002ed4:	431a      	orrs	r2, r3
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002ede:	61da      	str	r2, [r3, #28]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)

  /* Configure the I2S extended if the full duplex mode is enabled */
  assert_param(IS_I2S_FULLDUPLEX_MODE(hi2s->Init.FullDuplexMode));

  if (hi2s->Init.FullDuplexMode == I2S_FULLDUPLEXMODE_ENABLE)
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	6a1b      	ldr	r3, [r3, #32]
 8002ee4:	2b01      	cmp	r3, #1
 8002ee6:	d161      	bne.n	8002fac <HAL_I2S_Init+0x254>
  {
    /* Set FullDuplex I2S IrqHandler ISR if FULLDUPLEXMODE is enabled */
    hi2s->IrqHandlerISR = HAL_I2SEx_FullDuplex_IRQHandler;
 8002ee8:	687b      	ldr	r3, [r7, #4]
 8002eea:	4a38      	ldr	r2, [pc, #224]	; (8002fcc <HAL_I2S_Init+0x274>)
 8002eec:	635a      	str	r2, [r3, #52]	; 0x34

    /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
    CLEAR_BIT(I2SxEXT(hi2s->Instance)->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	4a37      	ldr	r2, [pc, #220]	; (8002fd0 <HAL_I2S_Init+0x278>)
 8002ef4:	4293      	cmp	r3, r2
 8002ef6:	d101      	bne.n	8002efc <HAL_I2S_Init+0x1a4>
 8002ef8:	4b36      	ldr	r3, [pc, #216]	; (8002fd4 <HAL_I2S_Init+0x27c>)
 8002efa:	e001      	b.n	8002f00 <HAL_I2S_Init+0x1a8>
 8002efc:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f00:	69db      	ldr	r3, [r3, #28]
 8002f02:	687a      	ldr	r2, [r7, #4]
 8002f04:	6812      	ldr	r2, [r2, #0]
 8002f06:	4932      	ldr	r1, [pc, #200]	; (8002fd0 <HAL_I2S_Init+0x278>)
 8002f08:	428a      	cmp	r2, r1
 8002f0a:	d101      	bne.n	8002f10 <HAL_I2S_Init+0x1b8>
 8002f0c:	4a31      	ldr	r2, [pc, #196]	; (8002fd4 <HAL_I2S_Init+0x27c>)
 8002f0e:	e001      	b.n	8002f14 <HAL_I2S_Init+0x1bc>
 8002f10:	f04f 2240 	mov.w	r2, #1073758208	; 0x40004000
 8002f14:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002f18:	f023 030f 	bic.w	r3, r3, #15
 8002f1c:	61d3      	str	r3, [r2, #28]
                                                 SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                                 SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
    I2SxEXT(hi2s->Instance)->I2SPR = 2U;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a2b      	ldr	r2, [pc, #172]	; (8002fd0 <HAL_I2S_Init+0x278>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d101      	bne.n	8002f2c <HAL_I2S_Init+0x1d4>
 8002f28:	4b2a      	ldr	r3, [pc, #168]	; (8002fd4 <HAL_I2S_Init+0x27c>)
 8002f2a:	e001      	b.n	8002f30 <HAL_I2S_Init+0x1d8>
 8002f2c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f30:	2202      	movs	r2, #2
 8002f32:	621a      	str	r2, [r3, #32]

    /* Get the I2SCFGR register value */
    tmpreg = I2SxEXT(hi2s->Instance)->I2SCFGR;
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	681b      	ldr	r3, [r3, #0]
 8002f38:	4a25      	ldr	r2, [pc, #148]	; (8002fd0 <HAL_I2S_Init+0x278>)
 8002f3a:	4293      	cmp	r3, r2
 8002f3c:	d101      	bne.n	8002f42 <HAL_I2S_Init+0x1ea>
 8002f3e:	4b25      	ldr	r3, [pc, #148]	; (8002fd4 <HAL_I2S_Init+0x27c>)
 8002f40:	e001      	b.n	8002f46 <HAL_I2S_Init+0x1ee>
 8002f42:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002f46:	69db      	ldr	r3, [r3, #28]
 8002f48:	817b      	strh	r3, [r7, #10]

    /* Get the mode to be configured for the extended I2S */
    if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	685b      	ldr	r3, [r3, #4]
 8002f4e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f52:	d003      	beq.n	8002f5c <HAL_I2S_Init+0x204>
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d103      	bne.n	8002f64 <HAL_I2S_Init+0x20c>
    {
      tmp = I2S_MODE_SLAVE_RX;
 8002f5c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002f60:	613b      	str	r3, [r7, #16]
 8002f62:	e001      	b.n	8002f68 <HAL_I2S_Init+0x210>
    }
    else /* I2S_MODE_MASTER_RX ||  I2S_MODE_SLAVE_RX */
    {
      tmp = I2S_MODE_SLAVE_TX;
 8002f64:	2300      	movs	r3, #0
 8002f66:	613b      	str	r3, [r7, #16]
    }

    /* Configure the I2S Slave with the I2S Master parameter values */
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
                         (uint16_t)tmp                   | \
 8002f68:	693b      	ldr	r3, [r7, #16]
 8002f6a:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.Standard   | \
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	689b      	ldr	r3, [r3, #8]
 8002f70:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002f72:	4313      	orrs	r3, r2
 8002f74:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.DataFormat | \
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	68db      	ldr	r3, [r3, #12]
 8002f7a:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	b29a      	uxth	r2, r3
                         (uint16_t)hi2s->Init.CPOL);
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	699b      	ldr	r3, [r3, #24]
 8002f84:	b29b      	uxth	r3, r3
    tmpreg |= (uint16_t)((uint16_t)SPI_I2SCFGR_I2SMOD    | \
 8002f86:	4313      	orrs	r3, r2
 8002f88:	b29a      	uxth	r2, r3
 8002f8a:	897b      	ldrh	r3, [r7, #10]
 8002f8c:	4313      	orrs	r3, r2
 8002f8e:	b29b      	uxth	r3, r3
 8002f90:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002f94:	817b      	strh	r3, [r7, #10]

    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a0d      	ldr	r2, [pc, #52]	; (8002fd0 <HAL_I2S_Init+0x278>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d101      	bne.n	8002fa4 <HAL_I2S_Init+0x24c>
 8002fa0:	4b0c      	ldr	r3, [pc, #48]	; (8002fd4 <HAL_I2S_Init+0x27c>)
 8002fa2:	e001      	b.n	8002fa8 <HAL_I2S_Init+0x250>
 8002fa4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8002fa8:	897a      	ldrh	r2, [r7, #10]
 8002faa:	61da      	str	r2, [r3, #28]
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2200      	movs	r2, #0
 8002fb0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002fba:	2300      	movs	r3, #0
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	3720      	adds	r7, #32
 8002fc0:	46bd      	mov	sp, r7
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	080030cf 	.word	0x080030cf
 8002fc8:	cccccccd 	.word	0xcccccccd
 8002fcc:	080031e5 	.word	0x080031e5
 8002fd0:	40003800 	.word	0x40003800
 8002fd4:	40003400 	.word	0x40003400

08002fd8 <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002fd8:	b480      	push	{r7}
 8002fda:	b083      	sub	sp, #12
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002fe0:	bf00      	nop
 8002fe2:	370c      	adds	r7, #12
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr

08002fec <HAL_I2S_RxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002fec:	b480      	push	{r7}
 8002fee:	b083      	sub	sp, #12
 8002ff0:	af00      	add	r7, sp, #0
 8002ff2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_RxCpltCallback could be implemented in the user file
   */
}
 8002ff4:	bf00      	nop
 8002ff6:	370c      	adds	r7, #12
 8002ff8:	46bd      	mov	sp, r7
 8002ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffe:	4770      	bx	lr

08003000 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8003000:	b480      	push	{r7}
 8003002:	b083      	sub	sp, #12
 8003004:	af00      	add	r7, sp, #0
 8003006:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8003008:	bf00      	nop
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8003014:	b580      	push	{r7, lr}
 8003016:	b082      	sub	sp, #8
 8003018:	af00      	add	r7, sp, #0
 800301a:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003020:	881a      	ldrh	r2, [r3, #0]
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800302c:	1c9a      	adds	r2, r3, #2
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003036:	b29b      	uxth	r3, r3
 8003038:	3b01      	subs	r3, #1
 800303a:	b29a      	uxth	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003044:	b29b      	uxth	r3, r3
 8003046:	2b00      	cmp	r3, #0
 8003048:	d10e      	bne.n	8003068 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	685a      	ldr	r2, [r3, #4]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003058:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	2201      	movs	r2, #1
 800305e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8003062:	6878      	ldr	r0, [r7, #4]
 8003064:	f7ff ffb8 	bl	8002fd8 <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8003068:	bf00      	nop
 800306a:	3708      	adds	r7, #8
 800306c:	46bd      	mov	sp, r7
 800306e:	bd80      	pop	{r7, pc}

08003070 <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	68da      	ldr	r2, [r3, #12]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003082:	b292      	uxth	r2, r2
 8003084:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800308a:	1c9a      	adds	r2, r3, #2
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003094:	b29b      	uxth	r3, r3
 8003096:	3b01      	subs	r3, #1
 8003098:	b29a      	uxth	r2, r3
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80030a2:	b29b      	uxth	r3, r3
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d10e      	bne.n	80030c6 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	685a      	ldr	r2, [r3, #4]
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80030b6:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	2201      	movs	r2, #1
 80030bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 80030c0:	6878      	ldr	r0, [r7, #4]
 80030c2:	f7ff ff93 	bl	8002fec <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 80030c6:	bf00      	nop
 80030c8:	3708      	adds	r7, #8
 80030ca:	46bd      	mov	sp, r7
 80030cc:	bd80      	pop	{r7, pc}

080030ce <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80030ce:	b580      	push	{r7, lr}
 80030d0:	b086      	sub	sp, #24
 80030d2:	af00      	add	r7, sp, #0
 80030d4:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80030e4:	b2db      	uxtb	r3, r3
 80030e6:	2b04      	cmp	r3, #4
 80030e8:	d13a      	bne.n	8003160 <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 80030ea:	697b      	ldr	r3, [r7, #20]
 80030ec:	f003 0301 	and.w	r3, r3, #1
 80030f0:	2b01      	cmp	r3, #1
 80030f2:	d109      	bne.n	8003108 <I2S_IRQHandler+0x3a>
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	685b      	ldr	r3, [r3, #4]
 80030fa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80030fe:	2b40      	cmp	r3, #64	; 0x40
 8003100:	d102      	bne.n	8003108 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8003102:	6878      	ldr	r0, [r7, #4]
 8003104:	f7ff ffb4 	bl	8003070 <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8003108:	697b      	ldr	r3, [r7, #20]
 800310a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800310e:	2b40      	cmp	r3, #64	; 0x40
 8003110:	d126      	bne.n	8003160 <I2S_IRQHandler+0x92>
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	f003 0320 	and.w	r3, r3, #32
 800311c:	2b20      	cmp	r3, #32
 800311e:	d11f      	bne.n	8003160 <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	681b      	ldr	r3, [r3, #0]
 8003124:	685a      	ldr	r2, [r3, #4]
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800312e:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8003130:	2300      	movs	r3, #0
 8003132:	613b      	str	r3, [r7, #16]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	68db      	ldr	r3, [r3, #12]
 800313a:	613b      	str	r3, [r7, #16]
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	689b      	ldr	r3, [r3, #8]
 8003142:	613b      	str	r3, [r7, #16]
 8003144:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	2201      	movs	r2, #1
 800314a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003152:	f043 0202 	orr.w	r2, r3, #2
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800315a:	6878      	ldr	r0, [r7, #4]
 800315c:	f7ff ff50 	bl	8003000 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003166:	b2db      	uxtb	r3, r3
 8003168:	2b03      	cmp	r3, #3
 800316a:	d136      	bne.n	80031da <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 800316c:	697b      	ldr	r3, [r7, #20]
 800316e:	f003 0302 	and.w	r3, r3, #2
 8003172:	2b02      	cmp	r3, #2
 8003174:	d109      	bne.n	800318a <I2S_IRQHandler+0xbc>
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003180:	2b80      	cmp	r3, #128	; 0x80
 8003182:	d102      	bne.n	800318a <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8003184:	6878      	ldr	r0, [r7, #4]
 8003186:	f7ff ff45 	bl	8003014 <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f003 0308 	and.w	r3, r3, #8
 8003190:	2b08      	cmp	r3, #8
 8003192:	d122      	bne.n	80031da <I2S_IRQHandler+0x10c>
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	685b      	ldr	r3, [r3, #4]
 800319a:	f003 0320 	and.w	r3, r3, #32
 800319e:	2b20      	cmp	r3, #32
 80031a0:	d11b      	bne.n	80031da <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	685a      	ldr	r2, [r3, #4]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80031b0:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 80031b2:	2300      	movs	r3, #0
 80031b4:	60fb      	str	r3, [r7, #12]
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	689b      	ldr	r3, [r3, #8]
 80031bc:	60fb      	str	r3, [r7, #12]
 80031be:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	2201      	movs	r2, #1
 80031c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031cc:	f043 0204 	orr.w	r2, r3, #4
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80031d4:	6878      	ldr	r0, [r7, #4]
 80031d6:	f7ff ff13 	bl	8003000 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80031da:	bf00      	nop
 80031dc:	3718      	adds	r7, #24
 80031de:	46bd      	mov	sp, r7
 80031e0:	bd80      	pop	{r7, pc}
	...

080031e4 <HAL_I2SEx_FullDuplex_IRQHandler>:
  * @brief  This function handles I2S/I2Sext interrupt requests in full-duplex mode.
  * @param  hi2s I2S handle
  * @retval HAL status
  */
void HAL_I2SEx_FullDuplex_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b088      	sub	sp, #32
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr     = hi2s->Instance->SR;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	61fb      	str	r3, [r7, #28]
  __IO uint32_t i2sextsr  = I2SxEXT(hi2s->Instance)->SR;
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a92      	ldr	r2, [pc, #584]	; (8003444 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80031fa:	4293      	cmp	r3, r2
 80031fc:	d101      	bne.n	8003202 <HAL_I2SEx_FullDuplex_IRQHandler+0x1e>
 80031fe:	4b92      	ldr	r3, [pc, #584]	; (8003448 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003200:	e001      	b.n	8003206 <HAL_I2SEx_FullDuplex_IRQHandler+0x22>
 8003202:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	61bb      	str	r3, [r7, #24]
  __IO uint32_t i2scr2    = hi2s->Instance->CR2;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	685b      	ldr	r3, [r3, #4]
 8003210:	617b      	str	r3, [r7, #20]
  __IO uint32_t i2sextcr2 = I2SxEXT(hi2s->Instance)->CR2;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	4a8b      	ldr	r2, [pc, #556]	; (8003444 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003218:	4293      	cmp	r3, r2
 800321a:	d101      	bne.n	8003220 <HAL_I2SEx_FullDuplex_IRQHandler+0x3c>
 800321c:	4b8a      	ldr	r3, [pc, #552]	; (8003448 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800321e:	e001      	b.n	8003224 <HAL_I2SEx_FullDuplex_IRQHandler+0x40>
 8003220:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	613b      	str	r3, [r7, #16]

  /* Check if the I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX Mode is selected */
  if ((hi2s->Init.Mode == I2S_MODE_MASTER_TX) || (hi2s->Init.Mode == I2S_MODE_SLAVE_TX))
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	685b      	ldr	r3, [r3, #4]
 800322c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003230:	d004      	beq.n	800323c <HAL_I2SEx_FullDuplex_IRQHandler+0x58>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	685b      	ldr	r3, [r3, #4]
 8003236:	2b00      	cmp	r3, #0
 8003238:	f040 8099 	bne.w	800336e <HAL_I2SEx_FullDuplex_IRQHandler+0x18a>
  {
    /* I2S in mode Transmitter -------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2scr2 & I2S_IT_TXE) != RESET))
 800323c:	69fb      	ldr	r3, [r7, #28]
 800323e:	f003 0302 	and.w	r3, r3, #2
 8003242:	2b02      	cmp	r3, #2
 8003244:	d107      	bne.n	8003256 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
 8003246:	697b      	ldr	r3, [r7, #20]
 8003248:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800324c:	2b00      	cmp	r3, #0
 800324e:	d002      	beq.n	8003256 <HAL_I2SEx_FullDuplex_IRQHandler+0x72>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2S TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2S(hi2s);
 8003250:	6878      	ldr	r0, [r7, #4]
 8003252:	f000 f925 	bl	80034a0 <I2SEx_TxISR_I2S>
    }

    /* I2Sext in mode Receiver -----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2sextcr2 & I2S_IT_RXNE) != RESET))
 8003256:	69bb      	ldr	r3, [r7, #24]
 8003258:	f003 0301 	and.w	r3, r3, #1
 800325c:	2b01      	cmp	r3, #1
 800325e:	d107      	bne.n	8003270 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
 8003260:	693b      	ldr	r3, [r7, #16]
 8003262:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003266:	2b00      	cmp	r3, #0
 8003268:	d002      	beq.n	8003270 <HAL_I2SEx_FullDuplex_IRQHandler+0x8c>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_TX or I2S_MODE_SLAVE_TX,
      the I2Sext RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2SExt(hi2s);
 800326a:	6878      	ldr	r0, [r7, #4]
 800326c:	f000 f9c8 	bl	8003600 <I2SEx_RxISR_I2SExt>
    }

    /* I2Sext Overrun error interrupt occurred --------------------------------*/
    if (((i2sextsr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 8003270:	69bb      	ldr	r3, [r7, #24]
 8003272:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003276:	2b40      	cmp	r3, #64	; 0x40
 8003278:	d13a      	bne.n	80032f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	f003 0320 	and.w	r3, r3, #32
 8003280:	2b00      	cmp	r3, #0
 8003282:	d035      	beq.n	80032f0 <HAL_I2SEx_FullDuplex_IRQHandler+0x10c>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a6e      	ldr	r2, [pc, #440]	; (8003444 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d101      	bne.n	8003292 <HAL_I2SEx_FullDuplex_IRQHandler+0xae>
 800328e:	4b6e      	ldr	r3, [pc, #440]	; (8003448 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003290:	e001      	b.n	8003296 <HAL_I2SEx_FullDuplex_IRQHandler+0xb2>
 8003292:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003296:	685a      	ldr	r2, [r3, #4]
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	4969      	ldr	r1, [pc, #420]	; (8003444 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800329e:	428b      	cmp	r3, r1
 80032a0:	d101      	bne.n	80032a6 <HAL_I2SEx_FullDuplex_IRQHandler+0xc2>
 80032a2:	4b69      	ldr	r3, [pc, #420]	; (8003448 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80032a4:	e001      	b.n	80032aa <HAL_I2SEx_FullDuplex_IRQHandler+0xc6>
 80032a6:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80032aa:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80032ae:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	685a      	ldr	r2, [r3, #4]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80032be:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 80032c0:	2300      	movs	r3, #0
 80032c2:	60fb      	str	r3, [r7, #12]
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	60fb      	str	r3, [r7, #12]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	689b      	ldr	r3, [r3, #8]
 80032d2:	60fb      	str	r3, [r7, #12]
 80032d4:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	2201      	movs	r2, #1
 80032da:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032e2:	f043 0202 	orr.w	r2, r3, #2
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 80032ea:	6878      	ldr	r0, [r7, #4]
 80032ec:	f7ff fe88 	bl	8003000 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2S Underrun error interrupt occurred ----------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80032f0:	69fb      	ldr	r3, [r7, #28]
 80032f2:	f003 0308 	and.w	r3, r3, #8
 80032f6:	2b08      	cmp	r3, #8
 80032f8:	f040 80c3 	bne.w	8003482 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
 80032fc:	697b      	ldr	r3, [r7, #20]
 80032fe:	f003 0320 	and.w	r3, r3, #32
 8003302:	2b00      	cmp	r3, #0
 8003304:	f000 80bd 	beq.w	8003482 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003308:	687b      	ldr	r3, [r7, #4]
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	685a      	ldr	r2, [r3, #4]
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003316:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	4a49      	ldr	r2, [pc, #292]	; (8003444 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800331e:	4293      	cmp	r3, r2
 8003320:	d101      	bne.n	8003326 <HAL_I2SEx_FullDuplex_IRQHandler+0x142>
 8003322:	4b49      	ldr	r3, [pc, #292]	; (8003448 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003324:	e001      	b.n	800332a <HAL_I2SEx_FullDuplex_IRQHandler+0x146>
 8003326:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800332a:	685a      	ldr	r2, [r3, #4]
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	681b      	ldr	r3, [r3, #0]
 8003330:	4944      	ldr	r1, [pc, #272]	; (8003444 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003332:	428b      	cmp	r3, r1
 8003334:	d101      	bne.n	800333a <HAL_I2SEx_FullDuplex_IRQHandler+0x156>
 8003336:	4b44      	ldr	r3, [pc, #272]	; (8003448 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003338:	e001      	b.n	800333e <HAL_I2SEx_FullDuplex_IRQHandler+0x15a>
 800333a:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800333e:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003342:	605a      	str	r2, [r3, #4]

      /* Clear underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8003344:	2300      	movs	r3, #0
 8003346:	60bb      	str	r3, [r7, #8]
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	689b      	ldr	r3, [r3, #8]
 800334e:	60bb      	str	r3, [r7, #8]
 8003350:	68bb      	ldr	r3, [r7, #8]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	2201      	movs	r2, #1
 8003356:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800335e:	f043 0204 	orr.w	r2, r3, #4
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003366:	6878      	ldr	r0, [r7, #4]
 8003368:	f7ff fe4a 	bl	8003000 <HAL_I2S_ErrorCallback>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 800336c:	e089      	b.n	8003482 <HAL_I2SEx_FullDuplex_IRQHandler+0x29e>
  }
  /* The I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX Mode is selected */
  else
  {
    /* I2Sext in mode Transmitter ----------------------------------------------*/
    if (((i2sextsr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && ((i2sextcr2 & I2S_IT_TXE) != RESET))
 800336e:	69bb      	ldr	r3, [r7, #24]
 8003370:	f003 0302 	and.w	r3, r3, #2
 8003374:	2b02      	cmp	r3, #2
 8003376:	d107      	bne.n	8003388 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
 8003378:	693b      	ldr	r3, [r7, #16]
 800337a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800337e:	2b00      	cmp	r3, #0
 8003380:	d002      	beq.n	8003388 <HAL_I2SEx_FullDuplex_IRQHandler+0x1a4>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2Sext TXE interrupt will be generated to manage the full-duplex transmit phase. */
      I2SEx_TxISR_I2SExt(hi2s);
 8003382:	6878      	ldr	r0, [r7, #4]
 8003384:	f000 f8be 	bl	8003504 <I2SEx_TxISR_I2SExt>
    }

    /* I2S in mode Receiver --------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && ((i2scr2 & I2S_IT_RXNE) != RESET))
 8003388:	69fb      	ldr	r3, [r7, #28]
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	2b01      	cmp	r3, #1
 8003390:	d107      	bne.n	80033a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
 8003392:	697b      	ldr	r3, [r7, #20]
 8003394:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003398:	2b00      	cmp	r3, #0
 800339a:	d002      	beq.n	80033a2 <HAL_I2SEx_FullDuplex_IRQHandler+0x1be>
    {
      /* When the I2S mode is configured as I2S_MODE_MASTER_RX or I2S_MODE_SLAVE_RX,
      the I2S RXNE interrupt will be generated to manage the full-duplex receive phase. */
      I2SEx_RxISR_I2S(hi2s);
 800339c:	6878      	ldr	r0, [r7, #4]
 800339e:	f000 f8fd 	bl	800359c <I2SEx_RxISR_I2S>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 80033a2:	69fb      	ldr	r3, [r7, #28]
 80033a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80033a8:	2b40      	cmp	r3, #64	; 0x40
 80033aa:	d12f      	bne.n	800340c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
 80033ac:	697b      	ldr	r3, [r7, #20]
 80033ae:	f003 0320 	and.w	r3, r3, #32
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d02a      	beq.n	800340c <HAL_I2SEx_FullDuplex_IRQHandler+0x228>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	685a      	ldr	r2, [r3, #4]
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80033c4:	605a      	str	r2, [r3, #4]

      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a1e      	ldr	r2, [pc, #120]	; (8003444 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d101      	bne.n	80033d4 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f0>
 80033d0:	4b1d      	ldr	r3, [pc, #116]	; (8003448 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80033d2:	e001      	b.n	80033d8 <HAL_I2SEx_FullDuplex_IRQHandler+0x1f4>
 80033d4:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80033d8:	685a      	ldr	r2, [r3, #4]
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	681b      	ldr	r3, [r3, #0]
 80033de:	4919      	ldr	r1, [pc, #100]	; (8003444 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 80033e0:	428b      	cmp	r3, r1
 80033e2:	d101      	bne.n	80033e8 <HAL_I2SEx_FullDuplex_IRQHandler+0x204>
 80033e4:	4b18      	ldr	r3, [pc, #96]	; (8003448 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 80033e6:	e001      	b.n	80033ec <HAL_I2SEx_FullDuplex_IRQHandler+0x208>
 80033e8:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 80033ec:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80033f0:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	2201      	movs	r2, #1
 80033f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033fe:	f043 0202 	orr.w	r2, r3, #2
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8003406:	6878      	ldr	r0, [r7, #4]
 8003408:	f7ff fdfa 	bl	8003000 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }

    /* I2Sext Underrun error interrupt occurred -------------------------------*/
    if (((i2sextsr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2sextcr2 & I2S_IT_ERR) != RESET))
 800340c:	69bb      	ldr	r3, [r7, #24]
 800340e:	f003 0308 	and.w	r3, r3, #8
 8003412:	2b08      	cmp	r3, #8
 8003414:	d136      	bne.n	8003484 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
 8003416:	693b      	ldr	r3, [r7, #16]
 8003418:	f003 0320 	and.w	r3, r3, #32
 800341c:	2b00      	cmp	r3, #0
 800341e:	d031      	beq.n	8003484 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a07      	ldr	r2, [pc, #28]	; (8003444 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d101      	bne.n	800342e <HAL_I2SEx_FullDuplex_IRQHandler+0x24a>
 800342a:	4b07      	ldr	r3, [pc, #28]	; (8003448 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 800342c:	e001      	b.n	8003432 <HAL_I2SEx_FullDuplex_IRQHandler+0x24e>
 800342e:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003432:	685a      	ldr	r2, [r3, #4]
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	4902      	ldr	r1, [pc, #8]	; (8003444 <HAL_I2SEx_FullDuplex_IRQHandler+0x260>)
 800343a:	428b      	cmp	r3, r1
 800343c:	d106      	bne.n	800344c <HAL_I2SEx_FullDuplex_IRQHandler+0x268>
 800343e:	4b02      	ldr	r3, [pc, #8]	; (8003448 <HAL_I2SEx_FullDuplex_IRQHandler+0x264>)
 8003440:	e006      	b.n	8003450 <HAL_I2SEx_FullDuplex_IRQHandler+0x26c>
 8003442:	bf00      	nop
 8003444:	40003800 	.word	0x40003800
 8003448:	40003400 	.word	0x40003400
 800344c:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003450:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003454:	605a      	str	r2, [r3, #4]

      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	685a      	ldr	r2, [r3, #4]
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	681b      	ldr	r3, [r3, #0]
 8003460:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8003464:	605a      	str	r2, [r3, #4]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	2201      	movs	r2, #1
 800346a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003472:	f043 0204 	orr.w	r2, r3, #4
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 800347a:	6878      	ldr	r0, [r7, #4]
 800347c:	f7ff fdc0 	bl	8003000 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003480:	e000      	b.n	8003484 <HAL_I2SEx_FullDuplex_IRQHandler+0x2a0>
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && ((i2scr2 & I2S_IT_ERR) != RESET))
 8003482:	bf00      	nop
}
 8003484:	bf00      	nop
 8003486:	3720      	adds	r7, #32
 8003488:	46bd      	mov	sp, r7
 800348a:	bd80      	pop	{r7, pc}

0800348c <HAL_I2SEx_TxRxCpltCallback>:
  * @brief  Tx and Rx Transfer completed callback
  * @param  hi2s I2S handle
  * @retval None
  */
__weak void HAL_I2SEx_TxRxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 800348c:	b480      	push	{r7}
 800348e:	b083      	sub	sp, #12
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2SEx_TxRxCpltCallback could be implemented in the user file
   */
}
 8003494:	bf00      	nop
 8003496:	370c      	adds	r7, #12
 8003498:	46bd      	mov	sp, r7
 800349a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349e:	4770      	bx	lr

080034a0 <I2SEx_TxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 80034a0:	b580      	push	{r7, lr}
 80034a2:	b082      	sub	sp, #8
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr++);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034ac:	1c99      	adds	r1, r3, #2
 80034ae:	687a      	ldr	r2, [r7, #4]
 80034b0:	6251      	str	r1, [r2, #36]	; 0x24
 80034b2:	881a      	ldrh	r2, [r3, #0]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034be:	b29b      	uxth	r3, r3
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034cc:	b29b      	uxth	r3, r3
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	d113      	bne.n	80034fa <I2SEx_TxISR_I2S+0x5a>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	685a      	ldr	r2, [r3, #4]
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80034e0:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80034e6:	b29b      	uxth	r3, r3
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d106      	bne.n	80034fa <I2SEx_TxISR_I2S+0x5a>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	2201      	movs	r2, #1
 80034f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80034f4:	6878      	ldr	r0, [r7, #4]
 80034f6:	f7ff ffc9 	bl	800348c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80034fa:	bf00      	nop
 80034fc:	3708      	adds	r7, #8
 80034fe:	46bd      	mov	sp, r7
 8003500:	bd80      	pop	{r7, pc}
	...

08003504 <I2SEx_TxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler transmit function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_TxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b082      	sub	sp, #8
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
  /* Write Data on DR register */
  I2SxEXT(hi2s->Instance)->DR = (*hi2s->pTxBuffPtr++);
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003510:	1c99      	adds	r1, r3, #2
 8003512:	687a      	ldr	r2, [r7, #4]
 8003514:	6251      	str	r1, [r2, #36]	; 0x24
 8003516:	8819      	ldrh	r1, [r3, #0]
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	4a1d      	ldr	r2, [pc, #116]	; (8003594 <I2SEx_TxISR_I2SExt+0x90>)
 800351e:	4293      	cmp	r3, r2
 8003520:	d101      	bne.n	8003526 <I2SEx_TxISR_I2SExt+0x22>
 8003522:	4b1d      	ldr	r3, [pc, #116]	; (8003598 <I2SEx_TxISR_I2SExt+0x94>)
 8003524:	e001      	b.n	800352a <I2SEx_TxISR_I2SExt+0x26>
 8003526:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800352a:	460a      	mov	r2, r1
 800352c:	60da      	str	r2, [r3, #12]
  hi2s->TxXferCount--;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003532:	b29b      	uxth	r3, r3
 8003534:	3b01      	subs	r3, #1
 8003536:	b29a      	uxth	r2, r3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003540:	b29b      	uxth	r3, r3
 8003542:	2b00      	cmp	r3, #0
 8003544:	d121      	bne.n	800358a <I2SEx_TxISR_I2SExt+0x86>
  {
    /* Disable I2Sext TXE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	4a12      	ldr	r2, [pc, #72]	; (8003594 <I2SEx_TxISR_I2SExt+0x90>)
 800354c:	4293      	cmp	r3, r2
 800354e:	d101      	bne.n	8003554 <I2SEx_TxISR_I2SExt+0x50>
 8003550:	4b11      	ldr	r3, [pc, #68]	; (8003598 <I2SEx_TxISR_I2SExt+0x94>)
 8003552:	e001      	b.n	8003558 <I2SEx_TxISR_I2SExt+0x54>
 8003554:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003558:	685a      	ldr	r2, [r3, #4]
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	490d      	ldr	r1, [pc, #52]	; (8003594 <I2SEx_TxISR_I2SExt+0x90>)
 8003560:	428b      	cmp	r3, r1
 8003562:	d101      	bne.n	8003568 <I2SEx_TxISR_I2SExt+0x64>
 8003564:	4b0c      	ldr	r3, [pc, #48]	; (8003598 <I2SEx_TxISR_I2SExt+0x94>)
 8003566:	e001      	b.n	800356c <I2SEx_TxISR_I2SExt+0x68>
 8003568:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800356c:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8003570:	605a      	str	r2, [r3, #4]

    if (hi2s->RxXferCount == 0U)
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8003576:	b29b      	uxth	r3, r3
 8003578:	2b00      	cmp	r3, #0
 800357a:	d106      	bne.n	800358a <I2SEx_TxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2201      	movs	r2, #1
 8003580:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003584:	6878      	ldr	r0, [r7, #4]
 8003586:	f7ff ff81 	bl	800348c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 800358a:	bf00      	nop
 800358c:	3708      	adds	r7, #8
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	40003800 	.word	0x40003800
 8003598:	40003400 	.word	0x40003400

0800359c <I2SEx_RxISR_I2S>:
  * @brief  I2S Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2S(I2S_HandleTypeDef *hi2s)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b082      	sub	sp, #8
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = hi2s->Instance->DR;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	68d8      	ldr	r0, [r3, #12]
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035ae:	1c99      	adds	r1, r3, #2
 80035b0:	687a      	ldr	r2, [r7, #4]
 80035b2:	62d1      	str	r1, [r2, #44]	; 0x2c
 80035b4:	b282      	uxth	r2, r0
 80035b6:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80035bc:	b29b      	uxth	r3, r3
 80035be:	3b01      	subs	r3, #1
 80035c0:	b29a      	uxth	r2, r3
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 80035ca:	b29b      	uxth	r3, r3
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d113      	bne.n	80035f8 <I2SEx_RxISR_I2S+0x5c>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	685a      	ldr	r2, [r3, #4]
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 80035de:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035e4:	b29b      	uxth	r3, r3
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d106      	bne.n	80035f8 <I2SEx_RxISR_I2S+0x5c>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2201      	movs	r2, #1
 80035ee:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f7ff ff4a 	bl	800348c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 80035f8:	bf00      	nop
 80035fa:	3708      	adds	r7, #8
 80035fc:	46bd      	mov	sp, r7
 80035fe:	bd80      	pop	{r7, pc}

08003600 <I2SEx_RxISR_I2SExt>:
  * @brief  I2SExt Full-Duplex IT handler receive function
  * @param  hi2s I2S handle
  * @retval None
  */
static void I2SEx_RxISR_I2SExt(I2S_HandleTypeDef *hi2s)
{
 8003600:	b580      	push	{r7, lr}
 8003602:	b082      	sub	sp, #8
 8003604:	af00      	add	r7, sp, #0
 8003606:	6078      	str	r0, [r7, #4]
  /* Read Data from DR register */
  (*hi2s->pRxBuffPtr++) = I2SxEXT(hi2s->Instance)->DR;
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4a20      	ldr	r2, [pc, #128]	; (8003690 <I2SEx_RxISR_I2SExt+0x90>)
 800360e:	4293      	cmp	r3, r2
 8003610:	d101      	bne.n	8003616 <I2SEx_RxISR_I2SExt+0x16>
 8003612:	4b20      	ldr	r3, [pc, #128]	; (8003694 <I2SEx_RxISR_I2SExt+0x94>)
 8003614:	e001      	b.n	800361a <I2SEx_RxISR_I2SExt+0x1a>
 8003616:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 800361a:	68d8      	ldr	r0, [r3, #12]
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003620:	1c99      	adds	r1, r3, #2
 8003622:	687a      	ldr	r2, [r7, #4]
 8003624:	62d1      	str	r1, [r2, #44]	; 0x2c
 8003626:	b282      	uxth	r2, r0
 8003628:	801a      	strh	r2, [r3, #0]
  hi2s->RxXferCount--;
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800362e:	b29b      	uxth	r3, r3
 8003630:	3b01      	subs	r3, #1
 8003632:	b29a      	uxth	r2, r3
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800363c:	b29b      	uxth	r3, r3
 800363e:	2b00      	cmp	r3, #0
 8003640:	d121      	bne.n	8003686 <I2SEx_RxISR_I2SExt+0x86>
  {
    /* Disable I2Sext RXNE and ERR interrupt */
    __HAL_I2SEXT_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	4a12      	ldr	r2, [pc, #72]	; (8003690 <I2SEx_RxISR_I2SExt+0x90>)
 8003648:	4293      	cmp	r3, r2
 800364a:	d101      	bne.n	8003650 <I2SEx_RxISR_I2SExt+0x50>
 800364c:	4b11      	ldr	r3, [pc, #68]	; (8003694 <I2SEx_RxISR_I2SExt+0x94>)
 800364e:	e001      	b.n	8003654 <I2SEx_RxISR_I2SExt+0x54>
 8003650:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003654:	685a      	ldr	r2, [r3, #4]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	490d      	ldr	r1, [pc, #52]	; (8003690 <I2SEx_RxISR_I2SExt+0x90>)
 800365c:	428b      	cmp	r3, r1
 800365e:	d101      	bne.n	8003664 <I2SEx_RxISR_I2SExt+0x64>
 8003660:	4b0c      	ldr	r3, [pc, #48]	; (8003694 <I2SEx_RxISR_I2SExt+0x94>)
 8003662:	e001      	b.n	8003668 <I2SEx_RxISR_I2SExt+0x68>
 8003664:	f04f 2340 	mov.w	r3, #1073758208	; 0x40004000
 8003668:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 800366c:	605a      	str	r2, [r3, #4]

    if (hi2s->TxXferCount == 0U)
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003672:	b29b      	uxth	r3, r3
 8003674:	2b00      	cmp	r3, #0
 8003676:	d106      	bne.n	8003686 <I2SEx_RxISR_I2SExt+0x86>
    {
      hi2s->State = HAL_I2S_STATE_READY;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2201      	movs	r2, #1
 800367c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      /* Call user TxRx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->TxRxCpltCallback(hi2s);
#else
      HAL_I2SEx_TxRxCpltCallback(hi2s);
 8003680:	6878      	ldr	r0, [r7, #4]
 8003682:	f7ff ff03 	bl	800348c <HAL_I2SEx_TxRxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8003686:	bf00      	nop
 8003688:	3708      	adds	r7, #8
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}
 800368e:	bf00      	nop
 8003690:	40003800 	.word	0x40003800
 8003694:	40003400 	.word	0x40003400

08003698 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af00      	add	r7, sp, #0
 800369e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2b00      	cmp	r3, #0
 80036a4:	d101      	bne.n	80036aa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80036a6:	2301      	movs	r3, #1
 80036a8:	e267      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0301 	and.w	r3, r3, #1
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d075      	beq.n	80037a2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036b6:	4b88      	ldr	r3, [pc, #544]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	f003 030c 	and.w	r3, r3, #12
 80036be:	2b04      	cmp	r3, #4
 80036c0:	d00c      	beq.n	80036dc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036c2:	4b85      	ldr	r3, [pc, #532]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80036c4:	689b      	ldr	r3, [r3, #8]
 80036c6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80036ca:	2b08      	cmp	r3, #8
 80036cc:	d112      	bne.n	80036f4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80036ce:	4b82      	ldr	r3, [pc, #520]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80036d0:	685b      	ldr	r3, [r3, #4]
 80036d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036da:	d10b      	bne.n	80036f4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80036dc:	4b7e      	ldr	r3, [pc, #504]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d05b      	beq.n	80037a0 <HAL_RCC_OscConfig+0x108>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	685b      	ldr	r3, [r3, #4]
 80036ec:	2b00      	cmp	r3, #0
 80036ee:	d157      	bne.n	80037a0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e242      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80036fc:	d106      	bne.n	800370c <HAL_RCC_OscConfig+0x74>
 80036fe:	4b76      	ldr	r3, [pc, #472]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a75      	ldr	r2, [pc, #468]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003704:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003708:	6013      	str	r3, [r2, #0]
 800370a:	e01d      	b.n	8003748 <HAL_RCC_OscConfig+0xb0>
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003714:	d10c      	bne.n	8003730 <HAL_RCC_OscConfig+0x98>
 8003716:	4b70      	ldr	r3, [pc, #448]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	4a6f      	ldr	r2, [pc, #444]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 800371c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003720:	6013      	str	r3, [r2, #0]
 8003722:	4b6d      	ldr	r3, [pc, #436]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	4a6c      	ldr	r2, [pc, #432]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003728:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800372c:	6013      	str	r3, [r2, #0]
 800372e:	e00b      	b.n	8003748 <HAL_RCC_OscConfig+0xb0>
 8003730:	4b69      	ldr	r3, [pc, #420]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	4a68      	ldr	r2, [pc, #416]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003736:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800373a:	6013      	str	r3, [r2, #0]
 800373c:	4b66      	ldr	r3, [pc, #408]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4a65      	ldr	r2, [pc, #404]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003742:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003746:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	685b      	ldr	r3, [r3, #4]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d013      	beq.n	8003778 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003750:	f7fd fabc 	bl	8000ccc <HAL_GetTick>
 8003754:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003756:	e008      	b.n	800376a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003758:	f7fd fab8 	bl	8000ccc <HAL_GetTick>
 800375c:	4602      	mov	r2, r0
 800375e:	693b      	ldr	r3, [r7, #16]
 8003760:	1ad3      	subs	r3, r2, r3
 8003762:	2b64      	cmp	r3, #100	; 0x64
 8003764:	d901      	bls.n	800376a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003766:	2303      	movs	r3, #3
 8003768:	e207      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800376a:	4b5b      	ldr	r3, [pc, #364]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003772:	2b00      	cmp	r3, #0
 8003774:	d0f0      	beq.n	8003758 <HAL_RCC_OscConfig+0xc0>
 8003776:	e014      	b.n	80037a2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003778:	f7fd faa8 	bl	8000ccc <HAL_GetTick>
 800377c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800377e:	e008      	b.n	8003792 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003780:	f7fd faa4 	bl	8000ccc <HAL_GetTick>
 8003784:	4602      	mov	r2, r0
 8003786:	693b      	ldr	r3, [r7, #16]
 8003788:	1ad3      	subs	r3, r2, r3
 800378a:	2b64      	cmp	r3, #100	; 0x64
 800378c:	d901      	bls.n	8003792 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800378e:	2303      	movs	r3, #3
 8003790:	e1f3      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003792:	4b51      	ldr	r3, [pc, #324]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800379a:	2b00      	cmp	r3, #0
 800379c:	d1f0      	bne.n	8003780 <HAL_RCC_OscConfig+0xe8>
 800379e:	e000      	b.n	80037a2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037a0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	681b      	ldr	r3, [r3, #0]
 80037a6:	f003 0302 	and.w	r3, r3, #2
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d063      	beq.n	8003876 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037ae:	4b4a      	ldr	r3, [pc, #296]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	f003 030c 	and.w	r3, r3, #12
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d00b      	beq.n	80037d2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037ba:	4b47      	ldr	r3, [pc, #284]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80037bc:	689b      	ldr	r3, [r3, #8]
 80037be:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80037c2:	2b08      	cmp	r3, #8
 80037c4:	d11c      	bne.n	8003800 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80037c6:	4b44      	ldr	r3, [pc, #272]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80037c8:	685b      	ldr	r3, [r3, #4]
 80037ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d116      	bne.n	8003800 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037d2:	4b41      	ldr	r3, [pc, #260]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0302 	and.w	r3, r3, #2
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d005      	beq.n	80037ea <HAL_RCC_OscConfig+0x152>
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	68db      	ldr	r3, [r3, #12]
 80037e2:	2b01      	cmp	r3, #1
 80037e4:	d001      	beq.n	80037ea <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e1c7      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80037ea:	4b3b      	ldr	r3, [pc, #236]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	691b      	ldr	r3, [r3, #16]
 80037f6:	00db      	lsls	r3, r3, #3
 80037f8:	4937      	ldr	r1, [pc, #220]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80037fe:	e03a      	b.n	8003876 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	68db      	ldr	r3, [r3, #12]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d020      	beq.n	800384a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003808:	4b34      	ldr	r3, [pc, #208]	; (80038dc <HAL_RCC_OscConfig+0x244>)
 800380a:	2201      	movs	r2, #1
 800380c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800380e:	f7fd fa5d 	bl	8000ccc <HAL_GetTick>
 8003812:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003814:	e008      	b.n	8003828 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003816:	f7fd fa59 	bl	8000ccc <HAL_GetTick>
 800381a:	4602      	mov	r2, r0
 800381c:	693b      	ldr	r3, [r7, #16]
 800381e:	1ad3      	subs	r3, r2, r3
 8003820:	2b02      	cmp	r3, #2
 8003822:	d901      	bls.n	8003828 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003824:	2303      	movs	r3, #3
 8003826:	e1a8      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003828:	4b2b      	ldr	r3, [pc, #172]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	f003 0302 	and.w	r3, r3, #2
 8003830:	2b00      	cmp	r3, #0
 8003832:	d0f0      	beq.n	8003816 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003834:	4b28      	ldr	r3, [pc, #160]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	691b      	ldr	r3, [r3, #16]
 8003840:	00db      	lsls	r3, r3, #3
 8003842:	4925      	ldr	r1, [pc, #148]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 8003844:	4313      	orrs	r3, r2
 8003846:	600b      	str	r3, [r1, #0]
 8003848:	e015      	b.n	8003876 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800384a:	4b24      	ldr	r3, [pc, #144]	; (80038dc <HAL_RCC_OscConfig+0x244>)
 800384c:	2200      	movs	r2, #0
 800384e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003850:	f7fd fa3c 	bl	8000ccc <HAL_GetTick>
 8003854:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003856:	e008      	b.n	800386a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003858:	f7fd fa38 	bl	8000ccc <HAL_GetTick>
 800385c:	4602      	mov	r2, r0
 800385e:	693b      	ldr	r3, [r7, #16]
 8003860:	1ad3      	subs	r3, r2, r3
 8003862:	2b02      	cmp	r3, #2
 8003864:	d901      	bls.n	800386a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003866:	2303      	movs	r3, #3
 8003868:	e187      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800386a:	4b1b      	ldr	r3, [pc, #108]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f003 0302 	and.w	r3, r3, #2
 8003872:	2b00      	cmp	r3, #0
 8003874:	d1f0      	bne.n	8003858 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f003 0308 	and.w	r3, r3, #8
 800387e:	2b00      	cmp	r3, #0
 8003880:	d036      	beq.n	80038f0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	695b      	ldr	r3, [r3, #20]
 8003886:	2b00      	cmp	r3, #0
 8003888:	d016      	beq.n	80038b8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800388a:	4b15      	ldr	r3, [pc, #84]	; (80038e0 <HAL_RCC_OscConfig+0x248>)
 800388c:	2201      	movs	r2, #1
 800388e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003890:	f7fd fa1c 	bl	8000ccc <HAL_GetTick>
 8003894:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003896:	e008      	b.n	80038aa <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003898:	f7fd fa18 	bl	8000ccc <HAL_GetTick>
 800389c:	4602      	mov	r2, r0
 800389e:	693b      	ldr	r3, [r7, #16]
 80038a0:	1ad3      	subs	r3, r2, r3
 80038a2:	2b02      	cmp	r3, #2
 80038a4:	d901      	bls.n	80038aa <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e167      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80038aa:	4b0b      	ldr	r3, [pc, #44]	; (80038d8 <HAL_RCC_OscConfig+0x240>)
 80038ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038ae:	f003 0302 	and.w	r3, r3, #2
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d0f0      	beq.n	8003898 <HAL_RCC_OscConfig+0x200>
 80038b6:	e01b      	b.n	80038f0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80038b8:	4b09      	ldr	r3, [pc, #36]	; (80038e0 <HAL_RCC_OscConfig+0x248>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80038be:	f7fd fa05 	bl	8000ccc <HAL_GetTick>
 80038c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038c4:	e00e      	b.n	80038e4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80038c6:	f7fd fa01 	bl	8000ccc <HAL_GetTick>
 80038ca:	4602      	mov	r2, r0
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	1ad3      	subs	r3, r2, r3
 80038d0:	2b02      	cmp	r3, #2
 80038d2:	d907      	bls.n	80038e4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80038d4:	2303      	movs	r3, #3
 80038d6:	e150      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
 80038d8:	40023800 	.word	0x40023800
 80038dc:	42470000 	.word	0x42470000
 80038e0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80038e4:	4b88      	ldr	r3, [pc, #544]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 80038e6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80038e8:	f003 0302 	and.w	r3, r3, #2
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d1ea      	bne.n	80038c6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	681b      	ldr	r3, [r3, #0]
 80038f4:	f003 0304 	and.w	r3, r3, #4
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	f000 8097 	beq.w	8003a2c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80038fe:	2300      	movs	r3, #0
 8003900:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003902:	4b81      	ldr	r3, [pc, #516]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003904:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003906:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800390a:	2b00      	cmp	r3, #0
 800390c:	d10f      	bne.n	800392e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800390e:	2300      	movs	r3, #0
 8003910:	60bb      	str	r3, [r7, #8]
 8003912:	4b7d      	ldr	r3, [pc, #500]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003914:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003916:	4a7c      	ldr	r2, [pc, #496]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003918:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800391c:	6413      	str	r3, [r2, #64]	; 0x40
 800391e:	4b7a      	ldr	r3, [pc, #488]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003920:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003922:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003926:	60bb      	str	r3, [r7, #8]
 8003928:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800392a:	2301      	movs	r3, #1
 800392c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800392e:	4b77      	ldr	r3, [pc, #476]	; (8003b0c <HAL_RCC_OscConfig+0x474>)
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003936:	2b00      	cmp	r3, #0
 8003938:	d118      	bne.n	800396c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800393a:	4b74      	ldr	r3, [pc, #464]	; (8003b0c <HAL_RCC_OscConfig+0x474>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	4a73      	ldr	r2, [pc, #460]	; (8003b0c <HAL_RCC_OscConfig+0x474>)
 8003940:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003944:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003946:	f7fd f9c1 	bl	8000ccc <HAL_GetTick>
 800394a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800394c:	e008      	b.n	8003960 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800394e:	f7fd f9bd 	bl	8000ccc <HAL_GetTick>
 8003952:	4602      	mov	r2, r0
 8003954:	693b      	ldr	r3, [r7, #16]
 8003956:	1ad3      	subs	r3, r2, r3
 8003958:	2b02      	cmp	r3, #2
 800395a:	d901      	bls.n	8003960 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800395c:	2303      	movs	r3, #3
 800395e:	e10c      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003960:	4b6a      	ldr	r3, [pc, #424]	; (8003b0c <HAL_RCC_OscConfig+0x474>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003968:	2b00      	cmp	r3, #0
 800396a:	d0f0      	beq.n	800394e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	2b01      	cmp	r3, #1
 8003972:	d106      	bne.n	8003982 <HAL_RCC_OscConfig+0x2ea>
 8003974:	4b64      	ldr	r3, [pc, #400]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003976:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003978:	4a63      	ldr	r2, [pc, #396]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 800397a:	f043 0301 	orr.w	r3, r3, #1
 800397e:	6713      	str	r3, [r2, #112]	; 0x70
 8003980:	e01c      	b.n	80039bc <HAL_RCC_OscConfig+0x324>
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	689b      	ldr	r3, [r3, #8]
 8003986:	2b05      	cmp	r3, #5
 8003988:	d10c      	bne.n	80039a4 <HAL_RCC_OscConfig+0x30c>
 800398a:	4b5f      	ldr	r3, [pc, #380]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 800398c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800398e:	4a5e      	ldr	r2, [pc, #376]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003990:	f043 0304 	orr.w	r3, r3, #4
 8003994:	6713      	str	r3, [r2, #112]	; 0x70
 8003996:	4b5c      	ldr	r3, [pc, #368]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003998:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800399a:	4a5b      	ldr	r2, [pc, #364]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 800399c:	f043 0301 	orr.w	r3, r3, #1
 80039a0:	6713      	str	r3, [r2, #112]	; 0x70
 80039a2:	e00b      	b.n	80039bc <HAL_RCC_OscConfig+0x324>
 80039a4:	4b58      	ldr	r3, [pc, #352]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 80039a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039a8:	4a57      	ldr	r2, [pc, #348]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 80039aa:	f023 0301 	bic.w	r3, r3, #1
 80039ae:	6713      	str	r3, [r2, #112]	; 0x70
 80039b0:	4b55      	ldr	r3, [pc, #340]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 80039b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039b4:	4a54      	ldr	r2, [pc, #336]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 80039b6:	f023 0304 	bic.w	r3, r3, #4
 80039ba:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	689b      	ldr	r3, [r3, #8]
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d015      	beq.n	80039f0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80039c4:	f7fd f982 	bl	8000ccc <HAL_GetTick>
 80039c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ca:	e00a      	b.n	80039e2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039cc:	f7fd f97e 	bl	8000ccc <HAL_GetTick>
 80039d0:	4602      	mov	r2, r0
 80039d2:	693b      	ldr	r3, [r7, #16]
 80039d4:	1ad3      	subs	r3, r2, r3
 80039d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80039da:	4293      	cmp	r3, r2
 80039dc:	d901      	bls.n	80039e2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80039de:	2303      	movs	r3, #3
 80039e0:	e0cb      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039e2:	4b49      	ldr	r3, [pc, #292]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 80039e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80039e6:	f003 0302 	and.w	r3, r3, #2
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d0ee      	beq.n	80039cc <HAL_RCC_OscConfig+0x334>
 80039ee:	e014      	b.n	8003a1a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039f0:	f7fd f96c 	bl	8000ccc <HAL_GetTick>
 80039f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80039f6:	e00a      	b.n	8003a0e <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80039f8:	f7fd f968 	bl	8000ccc <HAL_GetTick>
 80039fc:	4602      	mov	r2, r0
 80039fe:	693b      	ldr	r3, [r7, #16]
 8003a00:	1ad3      	subs	r3, r2, r3
 8003a02:	f241 3288 	movw	r2, #5000	; 0x1388
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d901      	bls.n	8003a0e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003a0a:	2303      	movs	r3, #3
 8003a0c:	e0b5      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003a0e:	4b3e      	ldr	r3, [pc, #248]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003a10:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a12:	f003 0302 	and.w	r3, r3, #2
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d1ee      	bne.n	80039f8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003a1a:	7dfb      	ldrb	r3, [r7, #23]
 8003a1c:	2b01      	cmp	r3, #1
 8003a1e:	d105      	bne.n	8003a2c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a20:	4b39      	ldr	r3, [pc, #228]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003a22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a24:	4a38      	ldr	r2, [pc, #224]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003a26:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003a2a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	699b      	ldr	r3, [r3, #24]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	f000 80a1 	beq.w	8003b78 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003a36:	4b34      	ldr	r3, [pc, #208]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003a38:	689b      	ldr	r3, [r3, #8]
 8003a3a:	f003 030c 	and.w	r3, r3, #12
 8003a3e:	2b08      	cmp	r3, #8
 8003a40:	d05c      	beq.n	8003afc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	699b      	ldr	r3, [r3, #24]
 8003a46:	2b02      	cmp	r3, #2
 8003a48:	d141      	bne.n	8003ace <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a4a:	4b31      	ldr	r3, [pc, #196]	; (8003b10 <HAL_RCC_OscConfig+0x478>)
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a50:	f7fd f93c 	bl	8000ccc <HAL_GetTick>
 8003a54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a56:	e008      	b.n	8003a6a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003a58:	f7fd f938 	bl	8000ccc <HAL_GetTick>
 8003a5c:	4602      	mov	r2, r0
 8003a5e:	693b      	ldr	r3, [r7, #16]
 8003a60:	1ad3      	subs	r3, r2, r3
 8003a62:	2b02      	cmp	r3, #2
 8003a64:	d901      	bls.n	8003a6a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003a66:	2303      	movs	r3, #3
 8003a68:	e087      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003a6a:	4b27      	ldr	r3, [pc, #156]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d1f0      	bne.n	8003a58 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	69da      	ldr	r2, [r3, #28]
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6a1b      	ldr	r3, [r3, #32]
 8003a7e:	431a      	orrs	r2, r3
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003a84:	019b      	lsls	r3, r3, #6
 8003a86:	431a      	orrs	r2, r3
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a8c:	085b      	lsrs	r3, r3, #1
 8003a8e:	3b01      	subs	r3, #1
 8003a90:	041b      	lsls	r3, r3, #16
 8003a92:	431a      	orrs	r2, r3
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003a98:	061b      	lsls	r3, r3, #24
 8003a9a:	491b      	ldr	r1, [pc, #108]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003aa0:	4b1b      	ldr	r3, [pc, #108]	; (8003b10 <HAL_RCC_OscConfig+0x478>)
 8003aa2:	2201      	movs	r2, #1
 8003aa4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003aa6:	f7fd f911 	bl	8000ccc <HAL_GetTick>
 8003aaa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003aac:	e008      	b.n	8003ac0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003aae:	f7fd f90d 	bl	8000ccc <HAL_GetTick>
 8003ab2:	4602      	mov	r2, r0
 8003ab4:	693b      	ldr	r3, [r7, #16]
 8003ab6:	1ad3      	subs	r3, r2, r3
 8003ab8:	2b02      	cmp	r3, #2
 8003aba:	d901      	bls.n	8003ac0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003abc:	2303      	movs	r3, #3
 8003abe:	e05c      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ac0:	4b11      	ldr	r3, [pc, #68]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d0f0      	beq.n	8003aae <HAL_RCC_OscConfig+0x416>
 8003acc:	e054      	b.n	8003b78 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003ace:	4b10      	ldr	r3, [pc, #64]	; (8003b10 <HAL_RCC_OscConfig+0x478>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ad4:	f7fd f8fa 	bl	8000ccc <HAL_GetTick>
 8003ad8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003ada:	e008      	b.n	8003aee <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003adc:	f7fd f8f6 	bl	8000ccc <HAL_GetTick>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	693b      	ldr	r3, [r7, #16]
 8003ae4:	1ad3      	subs	r3, r2, r3
 8003ae6:	2b02      	cmp	r3, #2
 8003ae8:	d901      	bls.n	8003aee <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003aea:	2303      	movs	r3, #3
 8003aec:	e045      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003aee:	4b06      	ldr	r3, [pc, #24]	; (8003b08 <HAL_RCC_OscConfig+0x470>)
 8003af0:	681b      	ldr	r3, [r3, #0]
 8003af2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003af6:	2b00      	cmp	r3, #0
 8003af8:	d1f0      	bne.n	8003adc <HAL_RCC_OscConfig+0x444>
 8003afa:	e03d      	b.n	8003b78 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	699b      	ldr	r3, [r3, #24]
 8003b00:	2b01      	cmp	r3, #1
 8003b02:	d107      	bne.n	8003b14 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003b04:	2301      	movs	r3, #1
 8003b06:	e038      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
 8003b08:	40023800 	.word	0x40023800
 8003b0c:	40007000 	.word	0x40007000
 8003b10:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003b14:	4b1b      	ldr	r3, [pc, #108]	; (8003b84 <HAL_RCC_OscConfig+0x4ec>)
 8003b16:	685b      	ldr	r3, [r3, #4]
 8003b18:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	699b      	ldr	r3, [r3, #24]
 8003b1e:	2b01      	cmp	r3, #1
 8003b20:	d028      	beq.n	8003b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003b2c:	429a      	cmp	r2, r3
 8003b2e:	d121      	bne.n	8003b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003b3a:	429a      	cmp	r2, r3
 8003b3c:	d11a      	bne.n	8003b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b3e:	68fa      	ldr	r2, [r7, #12]
 8003b40:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003b44:	4013      	ands	r3, r2
 8003b46:	687a      	ldr	r2, [r7, #4]
 8003b48:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b4a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003b4c:	4293      	cmp	r3, r2
 8003b4e:	d111      	bne.n	8003b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b5a:	085b      	lsrs	r3, r3, #1
 8003b5c:	3b01      	subs	r3, #1
 8003b5e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003b60:	429a      	cmp	r2, r3
 8003b62:	d107      	bne.n	8003b74 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b6e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003b70:	429a      	cmp	r2, r3
 8003b72:	d001      	beq.n	8003b78 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003b74:	2301      	movs	r3, #1
 8003b76:	e000      	b.n	8003b7a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003b78:	2300      	movs	r3, #0
}
 8003b7a:	4618      	mov	r0, r3
 8003b7c:	3718      	adds	r7, #24
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	40023800 	.word	0x40023800

08003b88 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003b88:	b580      	push	{r7, lr}
 8003b8a:	b084      	sub	sp, #16
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
 8003b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d101      	bne.n	8003b9c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003b98:	2301      	movs	r3, #1
 8003b9a:	e0cc      	b.n	8003d36 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003b9c:	4b68      	ldr	r3, [pc, #416]	; (8003d40 <HAL_RCC_ClockConfig+0x1b8>)
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f003 0307 	and.w	r3, r3, #7
 8003ba4:	683a      	ldr	r2, [r7, #0]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d90c      	bls.n	8003bc4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003baa:	4b65      	ldr	r3, [pc, #404]	; (8003d40 <HAL_RCC_ClockConfig+0x1b8>)
 8003bac:	683a      	ldr	r2, [r7, #0]
 8003bae:	b2d2      	uxtb	r2, r2
 8003bb0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003bb2:	4b63      	ldr	r3, [pc, #396]	; (8003d40 <HAL_RCC_ClockConfig+0x1b8>)
 8003bb4:	681b      	ldr	r3, [r3, #0]
 8003bb6:	f003 0307 	and.w	r3, r3, #7
 8003bba:	683a      	ldr	r2, [r7, #0]
 8003bbc:	429a      	cmp	r2, r3
 8003bbe:	d001      	beq.n	8003bc4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e0b8      	b.n	8003d36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d020      	beq.n	8003c12 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	d005      	beq.n	8003be8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003bdc:	4b59      	ldr	r3, [pc, #356]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003bde:	689b      	ldr	r3, [r3, #8]
 8003be0:	4a58      	ldr	r2, [pc, #352]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003be2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003be6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	f003 0308 	and.w	r3, r3, #8
 8003bf0:	2b00      	cmp	r3, #0
 8003bf2:	d005      	beq.n	8003c00 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003bf4:	4b53      	ldr	r3, [pc, #332]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003bf6:	689b      	ldr	r3, [r3, #8]
 8003bf8:	4a52      	ldr	r2, [pc, #328]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003bfa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003bfe:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003c00:	4b50      	ldr	r3, [pc, #320]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	689b      	ldr	r3, [r3, #8]
 8003c0c:	494d      	ldr	r1, [pc, #308]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c0e:	4313      	orrs	r3, r2
 8003c10:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003c12:	687b      	ldr	r3, [r7, #4]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d044      	beq.n	8003ca8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	2b01      	cmp	r3, #1
 8003c24:	d107      	bne.n	8003c36 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c26:	4b47      	ldr	r3, [pc, #284]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d119      	bne.n	8003c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c32:	2301      	movs	r3, #1
 8003c34:	e07f      	b.n	8003d36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	685b      	ldr	r3, [r3, #4]
 8003c3a:	2b02      	cmp	r3, #2
 8003c3c:	d003      	beq.n	8003c46 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003c42:	2b03      	cmp	r3, #3
 8003c44:	d107      	bne.n	8003c56 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003c46:	4b3f      	ldr	r3, [pc, #252]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d109      	bne.n	8003c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e06f      	b.n	8003d36 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003c56:	4b3b      	ldr	r3, [pc, #236]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c58:	681b      	ldr	r3, [r3, #0]
 8003c5a:	f003 0302 	and.w	r3, r3, #2
 8003c5e:	2b00      	cmp	r3, #0
 8003c60:	d101      	bne.n	8003c66 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003c62:	2301      	movs	r3, #1
 8003c64:	e067      	b.n	8003d36 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003c66:	4b37      	ldr	r3, [pc, #220]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c68:	689b      	ldr	r3, [r3, #8]
 8003c6a:	f023 0203 	bic.w	r2, r3, #3
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	4934      	ldr	r1, [pc, #208]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c74:	4313      	orrs	r3, r2
 8003c76:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003c78:	f7fd f828 	bl	8000ccc <HAL_GetTick>
 8003c7c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c7e:	e00a      	b.n	8003c96 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003c80:	f7fd f824 	bl	8000ccc <HAL_GetTick>
 8003c84:	4602      	mov	r2, r0
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	1ad3      	subs	r3, r2, r3
 8003c8a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d901      	bls.n	8003c96 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003c92:	2303      	movs	r3, #3
 8003c94:	e04f      	b.n	8003d36 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003c96:	4b2b      	ldr	r3, [pc, #172]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003c98:	689b      	ldr	r3, [r3, #8]
 8003c9a:	f003 020c 	and.w	r2, r3, #12
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	009b      	lsls	r3, r3, #2
 8003ca4:	429a      	cmp	r2, r3
 8003ca6:	d1eb      	bne.n	8003c80 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003ca8:	4b25      	ldr	r3, [pc, #148]	; (8003d40 <HAL_RCC_ClockConfig+0x1b8>)
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0307 	and.w	r3, r3, #7
 8003cb0:	683a      	ldr	r2, [r7, #0]
 8003cb2:	429a      	cmp	r2, r3
 8003cb4:	d20c      	bcs.n	8003cd0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003cb6:	4b22      	ldr	r3, [pc, #136]	; (8003d40 <HAL_RCC_ClockConfig+0x1b8>)
 8003cb8:	683a      	ldr	r2, [r7, #0]
 8003cba:	b2d2      	uxtb	r2, r2
 8003cbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003cbe:	4b20      	ldr	r3, [pc, #128]	; (8003d40 <HAL_RCC_ClockConfig+0x1b8>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f003 0307 	and.w	r3, r3, #7
 8003cc6:	683a      	ldr	r2, [r7, #0]
 8003cc8:	429a      	cmp	r2, r3
 8003cca:	d001      	beq.n	8003cd0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	e032      	b.n	8003d36 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	f003 0304 	and.w	r3, r3, #4
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d008      	beq.n	8003cee <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003cdc:	4b19      	ldr	r3, [pc, #100]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003cde:	689b      	ldr	r3, [r3, #8]
 8003ce0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	68db      	ldr	r3, [r3, #12]
 8003ce8:	4916      	ldr	r1, [pc, #88]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003cea:	4313      	orrs	r3, r2
 8003cec:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	f003 0308 	and.w	r3, r3, #8
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d009      	beq.n	8003d0e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003cfa:	4b12      	ldr	r3, [pc, #72]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	691b      	ldr	r3, [r3, #16]
 8003d06:	00db      	lsls	r3, r3, #3
 8003d08:	490e      	ldr	r1, [pc, #56]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003d0a:	4313      	orrs	r3, r2
 8003d0c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003d0e:	f000 f821 	bl	8003d54 <HAL_RCC_GetSysClockFreq>
 8003d12:	4602      	mov	r2, r0
 8003d14:	4b0b      	ldr	r3, [pc, #44]	; (8003d44 <HAL_RCC_ClockConfig+0x1bc>)
 8003d16:	689b      	ldr	r3, [r3, #8]
 8003d18:	091b      	lsrs	r3, r3, #4
 8003d1a:	f003 030f 	and.w	r3, r3, #15
 8003d1e:	490a      	ldr	r1, [pc, #40]	; (8003d48 <HAL_RCC_ClockConfig+0x1c0>)
 8003d20:	5ccb      	ldrb	r3, [r1, r3]
 8003d22:	fa22 f303 	lsr.w	r3, r2, r3
 8003d26:	4a09      	ldr	r2, [pc, #36]	; (8003d4c <HAL_RCC_ClockConfig+0x1c4>)
 8003d28:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003d2a:	4b09      	ldr	r3, [pc, #36]	; (8003d50 <HAL_RCC_ClockConfig+0x1c8>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f7fc ff9c 	bl	8000c6c <HAL_InitTick>

  return HAL_OK;
 8003d34:	2300      	movs	r3, #0
}
 8003d36:	4618      	mov	r0, r3
 8003d38:	3710      	adds	r7, #16
 8003d3a:	46bd      	mov	sp, r7
 8003d3c:	bd80      	pop	{r7, pc}
 8003d3e:	bf00      	nop
 8003d40:	40023c00 	.word	0x40023c00
 8003d44:	40023800 	.word	0x40023800
 8003d48:	08007f98 	.word	0x08007f98
 8003d4c:	20000000 	.word	0x20000000
 8003d50:	20000004 	.word	0x20000004

08003d54 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003d54:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003d58:	b094      	sub	sp, #80	; 0x50
 8003d5a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003d5c:	2300      	movs	r3, #0
 8003d5e:	647b      	str	r3, [r7, #68]	; 0x44
 8003d60:	2300      	movs	r3, #0
 8003d62:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003d64:	2300      	movs	r3, #0
 8003d66:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003d68:	2300      	movs	r3, #0
 8003d6a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003d6c:	4b79      	ldr	r3, [pc, #484]	; (8003f54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f003 030c 	and.w	r3, r3, #12
 8003d74:	2b08      	cmp	r3, #8
 8003d76:	d00d      	beq.n	8003d94 <HAL_RCC_GetSysClockFreq+0x40>
 8003d78:	2b08      	cmp	r3, #8
 8003d7a:	f200 80e1 	bhi.w	8003f40 <HAL_RCC_GetSysClockFreq+0x1ec>
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d002      	beq.n	8003d88 <HAL_RCC_GetSysClockFreq+0x34>
 8003d82:	2b04      	cmp	r3, #4
 8003d84:	d003      	beq.n	8003d8e <HAL_RCC_GetSysClockFreq+0x3a>
 8003d86:	e0db      	b.n	8003f40 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d88:	4b73      	ldr	r3, [pc, #460]	; (8003f58 <HAL_RCC_GetSysClockFreq+0x204>)
 8003d8a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8003d8c:	e0db      	b.n	8003f46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d8e:	4b73      	ldr	r3, [pc, #460]	; (8003f5c <HAL_RCC_GetSysClockFreq+0x208>)
 8003d90:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003d92:	e0d8      	b.n	8003f46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d94:	4b6f      	ldr	r3, [pc, #444]	; (8003f54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d9c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d9e:	4b6d      	ldr	r3, [pc, #436]	; (8003f54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003da0:	685b      	ldr	r3, [r3, #4]
 8003da2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d063      	beq.n	8003e72 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003daa:	4b6a      	ldr	r3, [pc, #424]	; (8003f54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003dac:	685b      	ldr	r3, [r3, #4]
 8003dae:	099b      	lsrs	r3, r3, #6
 8003db0:	2200      	movs	r2, #0
 8003db2:	63bb      	str	r3, [r7, #56]	; 0x38
 8003db4:	63fa      	str	r2, [r7, #60]	; 0x3c
 8003db6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003db8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003dbc:	633b      	str	r3, [r7, #48]	; 0x30
 8003dbe:	2300      	movs	r3, #0
 8003dc0:	637b      	str	r3, [r7, #52]	; 0x34
 8003dc2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003dc6:	4622      	mov	r2, r4
 8003dc8:	462b      	mov	r3, r5
 8003dca:	f04f 0000 	mov.w	r0, #0
 8003dce:	f04f 0100 	mov.w	r1, #0
 8003dd2:	0159      	lsls	r1, r3, #5
 8003dd4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003dd8:	0150      	lsls	r0, r2, #5
 8003dda:	4602      	mov	r2, r0
 8003ddc:	460b      	mov	r3, r1
 8003dde:	4621      	mov	r1, r4
 8003de0:	1a51      	subs	r1, r2, r1
 8003de2:	6139      	str	r1, [r7, #16]
 8003de4:	4629      	mov	r1, r5
 8003de6:	eb63 0301 	sbc.w	r3, r3, r1
 8003dea:	617b      	str	r3, [r7, #20]
 8003dec:	f04f 0200 	mov.w	r2, #0
 8003df0:	f04f 0300 	mov.w	r3, #0
 8003df4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003df8:	4659      	mov	r1, fp
 8003dfa:	018b      	lsls	r3, r1, #6
 8003dfc:	4651      	mov	r1, sl
 8003dfe:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003e02:	4651      	mov	r1, sl
 8003e04:	018a      	lsls	r2, r1, #6
 8003e06:	4651      	mov	r1, sl
 8003e08:	ebb2 0801 	subs.w	r8, r2, r1
 8003e0c:	4659      	mov	r1, fp
 8003e0e:	eb63 0901 	sbc.w	r9, r3, r1
 8003e12:	f04f 0200 	mov.w	r2, #0
 8003e16:	f04f 0300 	mov.w	r3, #0
 8003e1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003e1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003e22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003e26:	4690      	mov	r8, r2
 8003e28:	4699      	mov	r9, r3
 8003e2a:	4623      	mov	r3, r4
 8003e2c:	eb18 0303 	adds.w	r3, r8, r3
 8003e30:	60bb      	str	r3, [r7, #8]
 8003e32:	462b      	mov	r3, r5
 8003e34:	eb49 0303 	adc.w	r3, r9, r3
 8003e38:	60fb      	str	r3, [r7, #12]
 8003e3a:	f04f 0200 	mov.w	r2, #0
 8003e3e:	f04f 0300 	mov.w	r3, #0
 8003e42:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003e46:	4629      	mov	r1, r5
 8003e48:	024b      	lsls	r3, r1, #9
 8003e4a:	4621      	mov	r1, r4
 8003e4c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e50:	4621      	mov	r1, r4
 8003e52:	024a      	lsls	r2, r1, #9
 8003e54:	4610      	mov	r0, r2
 8003e56:	4619      	mov	r1, r3
 8003e58:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003e5a:	2200      	movs	r2, #0
 8003e5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8003e5e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003e60:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003e64:	f7fc f9b4 	bl	80001d0 <__aeabi_uldivmod>
 8003e68:	4602      	mov	r2, r0
 8003e6a:	460b      	mov	r3, r1
 8003e6c:	4613      	mov	r3, r2
 8003e6e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003e70:	e058      	b.n	8003f24 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e72:	4b38      	ldr	r3, [pc, #224]	; (8003f54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003e74:	685b      	ldr	r3, [r3, #4]
 8003e76:	099b      	lsrs	r3, r3, #6
 8003e78:	2200      	movs	r2, #0
 8003e7a:	4618      	mov	r0, r3
 8003e7c:	4611      	mov	r1, r2
 8003e7e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003e82:	623b      	str	r3, [r7, #32]
 8003e84:	2300      	movs	r3, #0
 8003e86:	627b      	str	r3, [r7, #36]	; 0x24
 8003e88:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003e8c:	4642      	mov	r2, r8
 8003e8e:	464b      	mov	r3, r9
 8003e90:	f04f 0000 	mov.w	r0, #0
 8003e94:	f04f 0100 	mov.w	r1, #0
 8003e98:	0159      	lsls	r1, r3, #5
 8003e9a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e9e:	0150      	lsls	r0, r2, #5
 8003ea0:	4602      	mov	r2, r0
 8003ea2:	460b      	mov	r3, r1
 8003ea4:	4641      	mov	r1, r8
 8003ea6:	ebb2 0a01 	subs.w	sl, r2, r1
 8003eaa:	4649      	mov	r1, r9
 8003eac:	eb63 0b01 	sbc.w	fp, r3, r1
 8003eb0:	f04f 0200 	mov.w	r2, #0
 8003eb4:	f04f 0300 	mov.w	r3, #0
 8003eb8:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003ebc:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003ec0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003ec4:	ebb2 040a 	subs.w	r4, r2, sl
 8003ec8:	eb63 050b 	sbc.w	r5, r3, fp
 8003ecc:	f04f 0200 	mov.w	r2, #0
 8003ed0:	f04f 0300 	mov.w	r3, #0
 8003ed4:	00eb      	lsls	r3, r5, #3
 8003ed6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003eda:	00e2      	lsls	r2, r4, #3
 8003edc:	4614      	mov	r4, r2
 8003ede:	461d      	mov	r5, r3
 8003ee0:	4643      	mov	r3, r8
 8003ee2:	18e3      	adds	r3, r4, r3
 8003ee4:	603b      	str	r3, [r7, #0]
 8003ee6:	464b      	mov	r3, r9
 8003ee8:	eb45 0303 	adc.w	r3, r5, r3
 8003eec:	607b      	str	r3, [r7, #4]
 8003eee:	f04f 0200 	mov.w	r2, #0
 8003ef2:	f04f 0300 	mov.w	r3, #0
 8003ef6:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003efa:	4629      	mov	r1, r5
 8003efc:	028b      	lsls	r3, r1, #10
 8003efe:	4621      	mov	r1, r4
 8003f00:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003f04:	4621      	mov	r1, r4
 8003f06:	028a      	lsls	r2, r1, #10
 8003f08:	4610      	mov	r0, r2
 8003f0a:	4619      	mov	r1, r3
 8003f0c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003f0e:	2200      	movs	r2, #0
 8003f10:	61bb      	str	r3, [r7, #24]
 8003f12:	61fa      	str	r2, [r7, #28]
 8003f14:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003f18:	f7fc f95a 	bl	80001d0 <__aeabi_uldivmod>
 8003f1c:	4602      	mov	r2, r0
 8003f1e:	460b      	mov	r3, r1
 8003f20:	4613      	mov	r3, r2
 8003f22:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f24:	4b0b      	ldr	r3, [pc, #44]	; (8003f54 <HAL_RCC_GetSysClockFreq+0x200>)
 8003f26:	685b      	ldr	r3, [r3, #4]
 8003f28:	0c1b      	lsrs	r3, r3, #16
 8003f2a:	f003 0303 	and.w	r3, r3, #3
 8003f2e:	3301      	adds	r3, #1
 8003f30:	005b      	lsls	r3, r3, #1
 8003f32:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003f34:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003f36:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003f38:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f3c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f3e:	e002      	b.n	8003f46 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003f40:	4b05      	ldr	r3, [pc, #20]	; (8003f58 <HAL_RCC_GetSysClockFreq+0x204>)
 8003f42:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003f44:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003f46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003f48:	4618      	mov	r0, r3
 8003f4a:	3750      	adds	r7, #80	; 0x50
 8003f4c:	46bd      	mov	sp, r7
 8003f4e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f52:	bf00      	nop
 8003f54:	40023800 	.word	0x40023800
 8003f58:	00f42400 	.word	0x00f42400
 8003f5c:	007a1200 	.word	0x007a1200

08003f60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003f60:	b480      	push	{r7}
 8003f62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003f64:	4b03      	ldr	r3, [pc, #12]	; (8003f74 <HAL_RCC_GetHCLKFreq+0x14>)
 8003f66:	681b      	ldr	r3, [r3, #0]
}
 8003f68:	4618      	mov	r0, r3
 8003f6a:	46bd      	mov	sp, r7
 8003f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f70:	4770      	bx	lr
 8003f72:	bf00      	nop
 8003f74:	20000000 	.word	0x20000000

08003f78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8003f7c:	f7ff fff0 	bl	8003f60 <HAL_RCC_GetHCLKFreq>
 8003f80:	4602      	mov	r2, r0
 8003f82:	4b05      	ldr	r3, [pc, #20]	; (8003f98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003f84:	689b      	ldr	r3, [r3, #8]
 8003f86:	0a9b      	lsrs	r3, r3, #10
 8003f88:	f003 0307 	and.w	r3, r3, #7
 8003f8c:	4903      	ldr	r1, [pc, #12]	; (8003f9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003f8e:	5ccb      	ldrb	r3, [r1, r3]
 8003f90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003f94:	4618      	mov	r0, r3
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	40023800 	.word	0x40023800
 8003f9c:	08007fa8 	.word	0x08007fa8

08003fa0 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b086      	sub	sp, #24
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8003fa8:	2300      	movs	r3, #0
 8003faa:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8003fac:	2300      	movs	r3, #0
 8003fae:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0301 	and.w	r3, r3, #1
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d105      	bne.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d035      	beq.n	8004034 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003fc8:	4b62      	ldr	r3, [pc, #392]	; (8004154 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8003fca:	2200      	movs	r2, #0
 8003fcc:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003fce:	f7fc fe7d 	bl	8000ccc <HAL_GetTick>
 8003fd2:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003fd4:	e008      	b.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8003fd6:	f7fc fe79 	bl	8000ccc <HAL_GetTick>
 8003fda:	4602      	mov	r2, r0
 8003fdc:	697b      	ldr	r3, [r7, #20]
 8003fde:	1ad3      	subs	r3, r2, r3
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d901      	bls.n	8003fe8 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003fe4:	2303      	movs	r3, #3
 8003fe6:	e0b0      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003fe8:	4b5b      	ldr	r3, [pc, #364]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d1f0      	bne.n	8003fd6 <HAL_RCCEx_PeriphCLKConfig+0x36>
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	019a      	lsls	r2, r3, #6
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	689b      	ldr	r3, [r3, #8]
 8003ffe:	071b      	lsls	r3, r3, #28
 8004000:	4955      	ldr	r1, [pc, #340]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004002:	4313      	orrs	r3, r2
 8004004:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004008:	4b52      	ldr	r3, [pc, #328]	; (8004154 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 800400a:	2201      	movs	r2, #1
 800400c:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800400e:	f7fc fe5d 	bl	8000ccc <HAL_GetTick>
 8004012:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004014:	e008      	b.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8004016:	f7fc fe59 	bl	8000ccc <HAL_GetTick>
 800401a:	4602      	mov	r2, r0
 800401c:	697b      	ldr	r3, [r7, #20]
 800401e:	1ad3      	subs	r3, r2, r3
 8004020:	2b02      	cmp	r3, #2
 8004022:	d901      	bls.n	8004028 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004024:	2303      	movs	r3, #3
 8004026:	e090      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004028:	4b4b      	ldr	r3, [pc, #300]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004030:	2b00      	cmp	r3, #0
 8004032:	d0f0      	beq.n	8004016 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f003 0302 	and.w	r3, r3, #2
 800403c:	2b00      	cmp	r3, #0
 800403e:	f000 8083 	beq.w	8004148 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004042:	2300      	movs	r3, #0
 8004044:	60fb      	str	r3, [r7, #12]
 8004046:	4b44      	ldr	r3, [pc, #272]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004048:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800404a:	4a43      	ldr	r2, [pc, #268]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800404c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004050:	6413      	str	r3, [r2, #64]	; 0x40
 8004052:	4b41      	ldr	r3, [pc, #260]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004054:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004056:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800405a:	60fb      	str	r3, [r7, #12]
 800405c:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800405e:	4b3f      	ldr	r3, [pc, #252]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a3e      	ldr	r2, [pc, #248]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004064:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004068:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800406a:	f7fc fe2f 	bl	8000ccc <HAL_GetTick>
 800406e:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004070:	e008      	b.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8004072:	f7fc fe2b 	bl	8000ccc <HAL_GetTick>
 8004076:	4602      	mov	r2, r0
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	1ad3      	subs	r3, r2, r3
 800407c:	2b02      	cmp	r3, #2
 800407e:	d901      	bls.n	8004084 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8004080:	2303      	movs	r3, #3
 8004082:	e062      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004084:	4b35      	ldr	r3, [pc, #212]	; (800415c <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004086:	681b      	ldr	r3, [r3, #0]
 8004088:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800408c:	2b00      	cmp	r3, #0
 800408e:	d0f0      	beq.n	8004072 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004090:	4b31      	ldr	r3, [pc, #196]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004092:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004094:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004098:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800409a:	693b      	ldr	r3, [r7, #16]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d02f      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x160>
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	68db      	ldr	r3, [r3, #12]
 80040a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040a8:	693a      	ldr	r2, [r7, #16]
 80040aa:	429a      	cmp	r2, r3
 80040ac:	d028      	beq.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80040ae:	4b2a      	ldr	r3, [pc, #168]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80040b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80040b6:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80040b8:	4b29      	ldr	r3, [pc, #164]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80040ba:	2201      	movs	r2, #1
 80040bc:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80040be:	4b28      	ldr	r3, [pc, #160]	; (8004160 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 80040c0:	2200      	movs	r2, #0
 80040c2:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 80040c4:	4a24      	ldr	r2, [pc, #144]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80040c6:	693b      	ldr	r3, [r7, #16]
 80040c8:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 80040ca:	4b23      	ldr	r3, [pc, #140]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80040cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040ce:	f003 0301 	and.w	r3, r3, #1
 80040d2:	2b01      	cmp	r3, #1
 80040d4:	d114      	bne.n	8004100 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 80040d6:	f7fc fdf9 	bl	8000ccc <HAL_GetTick>
 80040da:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040dc:	e00a      	b.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80040de:	f7fc fdf5 	bl	8000ccc <HAL_GetTick>
 80040e2:	4602      	mov	r2, r0
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	1ad3      	subs	r3, r2, r3
 80040e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80040ec:	4293      	cmp	r3, r2
 80040ee:	d901      	bls.n	80040f4 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 80040f0:	2303      	movs	r3, #3
 80040f2:	e02a      	b.n	800414a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80040f4:	4b18      	ldr	r3, [pc, #96]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 80040f6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80040f8:	f003 0302 	and.w	r3, r3, #2
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d0ee      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004108:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800410c:	d10d      	bne.n	800412a <HAL_RCCEx_PeriphCLKConfig+0x18a>
 800410e:	4b12      	ldr	r3, [pc, #72]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	68db      	ldr	r3, [r3, #12]
 800411a:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800411e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004122:	490d      	ldr	r1, [pc, #52]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004124:	4313      	orrs	r3, r2
 8004126:	608b      	str	r3, [r1, #8]
 8004128:	e005      	b.n	8004136 <HAL_RCCEx_PeriphCLKConfig+0x196>
 800412a:	4b0b      	ldr	r3, [pc, #44]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 800412c:	689b      	ldr	r3, [r3, #8]
 800412e:	4a0a      	ldr	r2, [pc, #40]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004130:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8004134:	6093      	str	r3, [r2, #8]
 8004136:	4b08      	ldr	r3, [pc, #32]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004138:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	68db      	ldr	r3, [r3, #12]
 800413e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004142:	4905      	ldr	r1, [pc, #20]	; (8004158 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8004144:	4313      	orrs	r3, r2
 8004146:	670b      	str	r3, [r1, #112]	; 0x70
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8004148:	2300      	movs	r3, #0
}
 800414a:	4618      	mov	r0, r3
 800414c:	3718      	adds	r7, #24
 800414e:	46bd      	mov	sp, r7
 8004150:	bd80      	pop	{r7, pc}
 8004152:	bf00      	nop
 8004154:	42470068 	.word	0x42470068
 8004158:	40023800 	.word	0x40023800
 800415c:	40007000 	.word	0x40007000
 8004160:	42470e40 	.word	0x42470e40

08004164 <HAL_RCCEx_GetPeriphCLKFreq>:
  *         This parameter can be one of the following values:
  *            @arg RCC_PERIPHCLK_I2S: I2S peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004164:	b480      	push	{r7}
 8004166:	b087      	sub	sp, #28
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
  /* This variable used to store the I2S clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 800416c:	2300      	movs	r3, #0
 800416e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8004170:	2300      	movs	r3, #0
 8004172:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 8004174:	2300      	movs	r3, #0
 8004176:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8004178:	2300      	movs	r3, #0
 800417a:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2b01      	cmp	r3, #1
 8004180:	d13e      	bne.n	8004200 <HAL_RCCEx_GetPeriphCLKFreq+0x9c>
  {
  case RCC_PERIPHCLK_I2S:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_SOURCE();
 8004182:	4b23      	ldr	r3, [pc, #140]	; (8004210 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 8004184:	689b      	ldr	r3, [r3, #8]
 8004186:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800418a:	60fb      	str	r3, [r7, #12]
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	2b00      	cmp	r3, #0
 8004190:	d005      	beq.n	800419e <HAL_RCCEx_GetPeriphCLKFreq+0x3a>
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	2b01      	cmp	r3, #1
 8004196:	d12f      	bne.n	80041f8 <HAL_RCCEx_GetPeriphCLKFreq+0x94>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SCLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8004198:	4b1e      	ldr	r3, [pc, #120]	; (8004214 <HAL_RCCEx_GetPeriphCLKFreq+0xb0>)
 800419a:	617b      	str	r3, [r7, #20]
          break;
 800419c:	e02f      	b.n	80041fe <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
          }
#else
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 800419e:	4b1c      	ldr	r3, [pc, #112]	; (8004210 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80041a6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80041aa:	d108      	bne.n	80041be <HAL_RCCEx_GetPeriphCLKFreq+0x5a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80041ac:	4b18      	ldr	r3, [pc, #96]	; (8004210 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041b4:	4a18      	ldr	r2, [pc, #96]	; (8004218 <HAL_RCCEx_GetPeriphCLKFreq+0xb4>)
 80041b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80041ba:	613b      	str	r3, [r7, #16]
 80041bc:	e007      	b.n	80041ce <HAL_RCCEx_GetPeriphCLKFreq+0x6a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 80041be:	4b14      	ldr	r3, [pc, #80]	; (8004210 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80041c0:	685b      	ldr	r3, [r3, #4]
 80041c2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80041c6:	4a15      	ldr	r2, [pc, #84]	; (800421c <HAL_RCCEx_GetPeriphCLKFreq+0xb8>)
 80041c8:	fbb2 f3f3 	udiv	r3, r2, r3
 80041cc:	613b      	str	r3, [r7, #16]
          }
#endif /* STM32F411xE */
          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 80041ce:	4b10      	ldr	r3, [pc, #64]	; (8004210 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80041d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041d4:	099b      	lsrs	r3, r3, #6
 80041d6:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80041da:	693b      	ldr	r3, [r7, #16]
 80041dc:	fb02 f303 	mul.w	r3, r2, r3
 80041e0:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 80041e2:	4b0b      	ldr	r3, [pc, #44]	; (8004210 <HAL_RCCEx_GetPeriphCLKFreq+0xac>)
 80041e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80041e8:	0f1b      	lsrs	r3, r3, #28
 80041ea:	f003 0307 	and.w	r3, r3, #7
 80041ee:	68ba      	ldr	r2, [r7, #8]
 80041f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80041f4:	617b      	str	r3, [r7, #20]
          break;
 80041f6:	e002      	b.n	80041fe <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 80041f8:	2300      	movs	r3, #0
 80041fa:	617b      	str	r3, [r7, #20]
          break;
 80041fc:	bf00      	nop
        }
      }
      break;
 80041fe:	bf00      	nop
    }
  }
  return frequency;
 8004200:	697b      	ldr	r3, [r7, #20]
}
 8004202:	4618      	mov	r0, r3
 8004204:	371c      	adds	r7, #28
 8004206:	46bd      	mov	sp, r7
 8004208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800420c:	4770      	bx	lr
 800420e:	bf00      	nop
 8004210:	40023800 	.word	0x40023800
 8004214:	00bb8000 	.word	0x00bb8000
 8004218:	007a1200 	.word	0x007a1200
 800421c:	00f42400 	.word	0x00f42400

08004220 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2b00      	cmp	r3, #0
 800422c:	d101      	bne.n	8004232 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800422e:	2301      	movs	r3, #1
 8004230:	e07b      	b.n	800432a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004236:	2b00      	cmp	r3, #0
 8004238:	d108      	bne.n	800424c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	685b      	ldr	r3, [r3, #4]
 800423e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004242:	d009      	beq.n	8004258 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	2200      	movs	r2, #0
 8004248:	61da      	str	r2, [r3, #28]
 800424a:	e005      	b.n	8004258 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2200      	movs	r2, #0
 8004250:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2200      	movs	r2, #0
 8004256:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	2200      	movs	r2, #0
 800425c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004264:	b2db      	uxtb	r3, r3
 8004266:	2b00      	cmp	r3, #0
 8004268:	d106      	bne.n	8004278 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2200      	movs	r2, #0
 800426e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004272:	6878      	ldr	r0, [r7, #4]
 8004274:	f7fc fc34 	bl	8000ae0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	2202      	movs	r2, #2
 800427c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800428e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	685b      	ldr	r3, [r3, #4]
 8004294:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	689b      	ldr	r3, [r3, #8]
 800429c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80042a0:	431a      	orrs	r2, r3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	68db      	ldr	r3, [r3, #12]
 80042a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80042aa:	431a      	orrs	r2, r3
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	691b      	ldr	r3, [r3, #16]
 80042b0:	f003 0302 	and.w	r3, r3, #2
 80042b4:	431a      	orrs	r2, r3
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	695b      	ldr	r3, [r3, #20]
 80042ba:	f003 0301 	and.w	r3, r3, #1
 80042be:	431a      	orrs	r2, r3
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	699b      	ldr	r3, [r3, #24]
 80042c4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80042c8:	431a      	orrs	r2, r3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	69db      	ldr	r3, [r3, #28]
 80042ce:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80042d2:	431a      	orrs	r2, r3
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6a1b      	ldr	r3, [r3, #32]
 80042d8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80042dc:	ea42 0103 	orr.w	r1, r2, r3
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80042e4:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	430a      	orrs	r2, r1
 80042ee:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	699b      	ldr	r3, [r3, #24]
 80042f4:	0c1b      	lsrs	r3, r3, #16
 80042f6:	f003 0104 	and.w	r1, r3, #4
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80042fe:	f003 0210 	and.w	r2, r3, #16
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	430a      	orrs	r2, r1
 8004308:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	69da      	ldr	r2, [r3, #28]
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004318:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2200      	movs	r2, #0
 800431e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2201      	movs	r2, #1
 8004324:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004328:	2300      	movs	r3, #0
}
 800432a:	4618      	mov	r0, r3
 800432c:	3708      	adds	r7, #8
 800432e:	46bd      	mov	sp, r7
 8004330:	bd80      	pop	{r7, pc}

08004332 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004332:	b084      	sub	sp, #16
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]
 800433c:	f107 001c 	add.w	r0, r7, #28
 8004340:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004344:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004346:	2b01      	cmp	r3, #1
 8004348:	d122      	bne.n	8004390 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800434e:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	68db      	ldr	r3, [r3, #12]
 800435a:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 800435e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004362:	687a      	ldr	r2, [r7, #4]
 8004364:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	68db      	ldr	r3, [r3, #12]
 800436a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004372:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004374:	2b01      	cmp	r3, #1
 8004376:	d105      	bne.n	8004384 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	68db      	ldr	r3, [r3, #12]
 800437c:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004384:	6878      	ldr	r0, [r7, #4]
 8004386:	f000 f9bf 	bl	8004708 <USB_CoreReset>
 800438a:	4603      	mov	r3, r0
 800438c:	73fb      	strb	r3, [r7, #15]
 800438e:	e01a      	b.n	80043c6 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	68db      	ldr	r3, [r3, #12]
 8004394:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800439c:	6878      	ldr	r0, [r7, #4]
 800439e:	f000 f9b3 	bl	8004708 <USB_CoreReset>
 80043a2:	4603      	mov	r3, r0
 80043a4:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80043a6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80043a8:	2b00      	cmp	r3, #0
 80043aa:	d106      	bne.n	80043ba <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043b0:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	639a      	str	r2, [r3, #56]	; 0x38
 80043b8:	e005      	b.n	80043c6 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043be:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80043c6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c8:	2b01      	cmp	r3, #1
 80043ca:	d10b      	bne.n	80043e4 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	689b      	ldr	r3, [r3, #8]
 80043d0:	f043 0206 	orr.w	r2, r3, #6
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	f043 0220 	orr.w	r2, r3, #32
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80043e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3710      	adds	r7, #16
 80043ea:	46bd      	mov	sp, r7
 80043ec:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80043f0:	b004      	add	sp, #16
 80043f2:	4770      	bx	lr

080043f4 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 80043f4:	b480      	push	{r7}
 80043f6:	b083      	sub	sp, #12
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	689b      	ldr	r3, [r3, #8]
 8004400:	f043 0201 	orr.w	r2, r3, #1
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8004408:	2300      	movs	r3, #0
}
 800440a:	4618      	mov	r0, r3
 800440c:	370c      	adds	r7, #12
 800440e:	46bd      	mov	sp, r7
 8004410:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004414:	4770      	bx	lr

08004416 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8004416:	b480      	push	{r7}
 8004418:	b083      	sub	sp, #12
 800441a:	af00      	add	r7, sp, #0
 800441c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	689b      	ldr	r3, [r3, #8]
 8004422:	f023 0201 	bic.w	r2, r3, #1
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 800442a:	2300      	movs	r3, #0
}
 800442c:	4618      	mov	r0, r3
 800442e:	370c      	adds	r7, #12
 8004430:	46bd      	mov	sp, r7
 8004432:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004436:	4770      	bx	lr

08004438 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8004438:	b580      	push	{r7, lr}
 800443a:	b084      	sub	sp, #16
 800443c:	af00      	add	r7, sp, #0
 800443e:	6078      	str	r0, [r7, #4]
 8004440:	460b      	mov	r3, r1
 8004442:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8004444:	2300      	movs	r3, #0
 8004446:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	68db      	ldr	r3, [r3, #12]
 800444c:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8004454:	78fb      	ldrb	r3, [r7, #3]
 8004456:	2b01      	cmp	r3, #1
 8004458:	d115      	bne.n	8004486 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	68db      	ldr	r3, [r3, #12]
 800445e:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004466:	2001      	movs	r0, #1
 8004468:	f7fc fc3c 	bl	8000ce4 <HAL_Delay>
      ms++;
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	3301      	adds	r3, #1
 8004470:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 8004472:	6878      	ldr	r0, [r7, #4]
 8004474:	f000 f939 	bl	80046ea <USB_GetMode>
 8004478:	4603      	mov	r3, r0
 800447a:	2b01      	cmp	r3, #1
 800447c:	d01e      	beq.n	80044bc <USB_SetCurrentMode+0x84>
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2b31      	cmp	r3, #49	; 0x31
 8004482:	d9f0      	bls.n	8004466 <USB_SetCurrentMode+0x2e>
 8004484:	e01a      	b.n	80044bc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8004486:	78fb      	ldrb	r3, [r7, #3]
 8004488:	2b00      	cmp	r3, #0
 800448a:	d115      	bne.n	80044b8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	68db      	ldr	r3, [r3, #12]
 8004490:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 8004498:	2001      	movs	r0, #1
 800449a:	f7fc fc23 	bl	8000ce4 <HAL_Delay>
      ms++;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	3301      	adds	r3, #1
 80044a2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80044a4:	6878      	ldr	r0, [r7, #4]
 80044a6:	f000 f920 	bl	80046ea <USB_GetMode>
 80044aa:	4603      	mov	r3, r0
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d005      	beq.n	80044bc <USB_SetCurrentMode+0x84>
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	2b31      	cmp	r3, #49	; 0x31
 80044b4:	d9f0      	bls.n	8004498 <USB_SetCurrentMode+0x60>
 80044b6:	e001      	b.n	80044bc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80044b8:	2301      	movs	r3, #1
 80044ba:	e005      	b.n	80044c8 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2b32      	cmp	r3, #50	; 0x32
 80044c0:	d101      	bne.n	80044c6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80044c2:	2301      	movs	r3, #1
 80044c4:	e000      	b.n	80044c8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80044c6:	2300      	movs	r3, #0
}
 80044c8:	4618      	mov	r0, r3
 80044ca:	3710      	adds	r7, #16
 80044cc:	46bd      	mov	sp, r7
 80044ce:	bd80      	pop	{r7, pc}

080044d0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80044d0:	b480      	push	{r7}
 80044d2:	b085      	sub	sp, #20
 80044d4:	af00      	add	r7, sp, #0
 80044d6:	6078      	str	r0, [r7, #4]
 80044d8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80044da:	2300      	movs	r3, #0
 80044dc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	3301      	adds	r3, #1
 80044e2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	4a13      	ldr	r2, [pc, #76]	; (8004534 <USB_FlushTxFifo+0x64>)
 80044e8:	4293      	cmp	r3, r2
 80044ea:	d901      	bls.n	80044f0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80044ec:	2303      	movs	r3, #3
 80044ee:	e01b      	b.n	8004528 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	691b      	ldr	r3, [r3, #16]
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	daf2      	bge.n	80044de <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80044f8:	2300      	movs	r3, #0
 80044fa:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	019b      	lsls	r3, r3, #6
 8004500:	f043 0220 	orr.w	r2, r3, #32
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004508:	68fb      	ldr	r3, [r7, #12]
 800450a:	3301      	adds	r3, #1
 800450c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	4a08      	ldr	r2, [pc, #32]	; (8004534 <USB_FlushTxFifo+0x64>)
 8004512:	4293      	cmp	r3, r2
 8004514:	d901      	bls.n	800451a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8004516:	2303      	movs	r3, #3
 8004518:	e006      	b.n	8004528 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	691b      	ldr	r3, [r3, #16]
 800451e:	f003 0320 	and.w	r3, r3, #32
 8004522:	2b20      	cmp	r3, #32
 8004524:	d0f0      	beq.n	8004508 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8004526:	2300      	movs	r3, #0
}
 8004528:	4618      	mov	r0, r3
 800452a:	3714      	adds	r7, #20
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr
 8004534:	00030d40 	.word	0x00030d40

08004538 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8004538:	b480      	push	{r7}
 800453a:	b085      	sub	sp, #20
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004540:	2300      	movs	r3, #0
 8004542:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	3301      	adds	r3, #1
 8004548:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	4a11      	ldr	r2, [pc, #68]	; (8004594 <USB_FlushRxFifo+0x5c>)
 800454e:	4293      	cmp	r3, r2
 8004550:	d901      	bls.n	8004556 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8004552:	2303      	movs	r3, #3
 8004554:	e018      	b.n	8004588 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	691b      	ldr	r3, [r3, #16]
 800455a:	2b00      	cmp	r3, #0
 800455c:	daf2      	bge.n	8004544 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800455e:	2300      	movs	r3, #0
 8004560:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2210      	movs	r2, #16
 8004566:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	3301      	adds	r3, #1
 800456c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	4a08      	ldr	r2, [pc, #32]	; (8004594 <USB_FlushRxFifo+0x5c>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d901      	bls.n	800457a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8004576:	2303      	movs	r3, #3
 8004578:	e006      	b.n	8004588 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	691b      	ldr	r3, [r3, #16]
 800457e:	f003 0310 	and.w	r3, r3, #16
 8004582:	2b10      	cmp	r3, #16
 8004584:	d0f0      	beq.n	8004568 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8004586:	2300      	movs	r3, #0
}
 8004588:	4618      	mov	r0, r3
 800458a:	3714      	adds	r7, #20
 800458c:	46bd      	mov	sp, r7
 800458e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004592:	4770      	bx	lr
 8004594:	00030d40 	.word	0x00030d40

08004598 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8004598:	b480      	push	{r7}
 800459a:	b089      	sub	sp, #36	; 0x24
 800459c:	af00      	add	r7, sp, #0
 800459e:	60f8      	str	r0, [r7, #12]
 80045a0:	60b9      	str	r1, [r7, #8]
 80045a2:	4611      	mov	r1, r2
 80045a4:	461a      	mov	r2, r3
 80045a6:	460b      	mov	r3, r1
 80045a8:	71fb      	strb	r3, [r7, #7]
 80045aa:	4613      	mov	r3, r2
 80045ac:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80045ae:	68fb      	ldr	r3, [r7, #12]
 80045b0:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 80045b2:	68bb      	ldr	r3, [r7, #8]
 80045b4:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 80045b6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d123      	bne.n	8004606 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 80045be:	88bb      	ldrh	r3, [r7, #4]
 80045c0:	3303      	adds	r3, #3
 80045c2:	089b      	lsrs	r3, r3, #2
 80045c4:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 80045c6:	2300      	movs	r3, #0
 80045c8:	61bb      	str	r3, [r7, #24]
 80045ca:	e018      	b.n	80045fe <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 80045cc:	79fb      	ldrb	r3, [r7, #7]
 80045ce:	031a      	lsls	r2, r3, #12
 80045d0:	697b      	ldr	r3, [r7, #20]
 80045d2:	4413      	add	r3, r2
 80045d4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80045d8:	461a      	mov	r2, r3
 80045da:	69fb      	ldr	r3, [r7, #28]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	6013      	str	r3, [r2, #0]
      pSrc++;
 80045e0:	69fb      	ldr	r3, [r7, #28]
 80045e2:	3301      	adds	r3, #1
 80045e4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80045e6:	69fb      	ldr	r3, [r7, #28]
 80045e8:	3301      	adds	r3, #1
 80045ea:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80045ec:	69fb      	ldr	r3, [r7, #28]
 80045ee:	3301      	adds	r3, #1
 80045f0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80045f2:	69fb      	ldr	r3, [r7, #28]
 80045f4:	3301      	adds	r3, #1
 80045f6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80045f8:	69bb      	ldr	r3, [r7, #24]
 80045fa:	3301      	adds	r3, #1
 80045fc:	61bb      	str	r3, [r7, #24]
 80045fe:	69ba      	ldr	r2, [r7, #24]
 8004600:	693b      	ldr	r3, [r7, #16]
 8004602:	429a      	cmp	r2, r3
 8004604:	d3e2      	bcc.n	80045cc <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8004606:	2300      	movs	r3, #0
}
 8004608:	4618      	mov	r0, r3
 800460a:	3724      	adds	r7, #36	; 0x24
 800460c:	46bd      	mov	sp, r7
 800460e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004612:	4770      	bx	lr

08004614 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8004614:	b480      	push	{r7}
 8004616:	b08b      	sub	sp, #44	; 0x2c
 8004618:	af00      	add	r7, sp, #0
 800461a:	60f8      	str	r0, [r7, #12]
 800461c:	60b9      	str	r1, [r7, #8]
 800461e:	4613      	mov	r3, r2
 8004620:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004622:	68fb      	ldr	r3, [r7, #12]
 8004624:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8004626:	68bb      	ldr	r3, [r7, #8]
 8004628:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800462a:	88fb      	ldrh	r3, [r7, #6]
 800462c:	089b      	lsrs	r3, r3, #2
 800462e:	b29b      	uxth	r3, r3
 8004630:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8004632:	88fb      	ldrh	r3, [r7, #6]
 8004634:	f003 0303 	and.w	r3, r3, #3
 8004638:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800463a:	2300      	movs	r3, #0
 800463c:	623b      	str	r3, [r7, #32]
 800463e:	e014      	b.n	800466a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8004640:	69bb      	ldr	r3, [r7, #24]
 8004642:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004646:	681a      	ldr	r2, [r3, #0]
 8004648:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800464a:	601a      	str	r2, [r3, #0]
    pDest++;
 800464c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800464e:	3301      	adds	r3, #1
 8004650:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004652:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004654:	3301      	adds	r3, #1
 8004656:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8004658:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800465a:	3301      	adds	r3, #1
 800465c:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800465e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004660:	3301      	adds	r3, #1
 8004662:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 8004664:	6a3b      	ldr	r3, [r7, #32]
 8004666:	3301      	adds	r3, #1
 8004668:	623b      	str	r3, [r7, #32]
 800466a:	6a3a      	ldr	r2, [r7, #32]
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	429a      	cmp	r2, r3
 8004670:	d3e6      	bcc.n	8004640 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8004672:	8bfb      	ldrh	r3, [r7, #30]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d01e      	beq.n	80046b6 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8004678:	2300      	movs	r3, #0
 800467a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800467c:	69bb      	ldr	r3, [r7, #24]
 800467e:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8004682:	461a      	mov	r2, r3
 8004684:	f107 0310 	add.w	r3, r7, #16
 8004688:	6812      	ldr	r2, [r2, #0]
 800468a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800468c:	693a      	ldr	r2, [r7, #16]
 800468e:	6a3b      	ldr	r3, [r7, #32]
 8004690:	b2db      	uxtb	r3, r3
 8004692:	00db      	lsls	r3, r3, #3
 8004694:	fa22 f303 	lsr.w	r3, r2, r3
 8004698:	b2da      	uxtb	r2, r3
 800469a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800469c:	701a      	strb	r2, [r3, #0]
      i++;
 800469e:	6a3b      	ldr	r3, [r7, #32]
 80046a0:	3301      	adds	r3, #1
 80046a2:	623b      	str	r3, [r7, #32]
      pDest++;
 80046a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a6:	3301      	adds	r3, #1
 80046a8:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 80046aa:	8bfb      	ldrh	r3, [r7, #30]
 80046ac:	3b01      	subs	r3, #1
 80046ae:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 80046b0:	8bfb      	ldrh	r3, [r7, #30]
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d1ea      	bne.n	800468c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 80046b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80046b8:	4618      	mov	r0, r3
 80046ba:	372c      	adds	r7, #44	; 0x2c
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr

080046c4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80046c4:	b480      	push	{r7}
 80046c6:	b085      	sub	sp, #20
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	695b      	ldr	r3, [r3, #20]
 80046d0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	699b      	ldr	r3, [r3, #24]
 80046d6:	68fa      	ldr	r2, [r7, #12]
 80046d8:	4013      	ands	r3, r2
 80046da:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80046dc:	68fb      	ldr	r3, [r7, #12]
}
 80046de:	4618      	mov	r0, r3
 80046e0:	3714      	adds	r7, #20
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr

080046ea <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80046ea:	b480      	push	{r7}
 80046ec:	b083      	sub	sp, #12
 80046ee:	af00      	add	r7, sp, #0
 80046f0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	695b      	ldr	r3, [r3, #20]
 80046f6:	f003 0301 	and.w	r3, r3, #1
}
 80046fa:	4618      	mov	r0, r3
 80046fc:	370c      	adds	r7, #12
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr
	...

08004708 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8004710:	2300      	movs	r3, #0
 8004712:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8004714:	68fb      	ldr	r3, [r7, #12]
 8004716:	3301      	adds	r3, #1
 8004718:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	4a13      	ldr	r2, [pc, #76]	; (800476c <USB_CoreReset+0x64>)
 800471e:	4293      	cmp	r3, r2
 8004720:	d901      	bls.n	8004726 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8004722:	2303      	movs	r3, #3
 8004724:	e01b      	b.n	800475e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	691b      	ldr	r3, [r3, #16]
 800472a:	2b00      	cmp	r3, #0
 800472c:	daf2      	bge.n	8004714 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800472e:	2300      	movs	r3, #0
 8004730:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	691b      	ldr	r3, [r3, #16]
 8004736:	f043 0201 	orr.w	r2, r3, #1
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	3301      	adds	r3, #1
 8004742:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	4a09      	ldr	r2, [pc, #36]	; (800476c <USB_CoreReset+0x64>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d901      	bls.n	8004750 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800474c:	2303      	movs	r3, #3
 800474e:	e006      	b.n	800475e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8004750:	687b      	ldr	r3, [r7, #4]
 8004752:	691b      	ldr	r3, [r3, #16]
 8004754:	f003 0301 	and.w	r3, r3, #1
 8004758:	2b01      	cmp	r3, #1
 800475a:	d0f0      	beq.n	800473e <USB_CoreReset+0x36>

  return HAL_OK;
 800475c:	2300      	movs	r3, #0
}
 800475e:	4618      	mov	r0, r3
 8004760:	3714      	adds	r7, #20
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr
 800476a:	bf00      	nop
 800476c:	00030d40 	.word	0x00030d40

08004770 <USB_HostInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_HostInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004770:	b084      	sub	sp, #16
 8004772:	b580      	push	{r7, lr}
 8004774:	b086      	sub	sp, #24
 8004776:	af00      	add	r7, sp, #0
 8004778:	6078      	str	r0, [r7, #4]
 800477a:	f107 0024 	add.w	r0, r7, #36	; 0x24
 800477e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8004782:	2300      	movs	r3, #0
 8004784:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8004790:	461a      	mov	r2, r3
 8004792:	2300      	movs	r3, #0
 8004794:	6013      	str	r3, [r2, #0]
#else
  /*
  * Disable HW VBUS sensing. VBUS is internally considered to be always
  * at VBUS-Valid level (5V).
  */
  USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800479a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047a6:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	639a      	str	r2, [r3, #56]	; 0x38
  USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80047b2:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	639a      	str	r2, [r3, #56]	; 0x38
#if defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx)
  /* Disable Battery chargin detector */
  USBx->GCCFG &= ~(USB_OTG_GCCFG_BCDEN);
#endif /* defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  if ((USBx->CID & (0x1U << 8)) != 0U)
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047c2:	2b00      	cmp	r3, #0
 80047c4:	d018      	beq.n	80047f8 <USB_HostInit+0x88>
  {
    if (cfg.speed == USBH_FSLS_SPEED)
 80047c6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80047c8:	2b01      	cmp	r3, #1
 80047ca:	d10a      	bne.n	80047e2 <USB_HostInit+0x72>
    {
      /* Force Device Enumeration to FS/LS mode only */
      USBx_HOST->HCFG |= USB_OTG_HCFG_FSLSS;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	68fa      	ldr	r2, [r7, #12]
 80047d6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80047da:	f043 0304 	orr.w	r3, r3, #4
 80047de:	6013      	str	r3, [r2, #0]
 80047e0:	e014      	b.n	800480c <USB_HostInit+0x9c>
    }
    else
    {
      /* Set default Max speed support */
      USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	68fa      	ldr	r2, [r7, #12]
 80047ec:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80047f0:	f023 0304 	bic.w	r3, r3, #4
 80047f4:	6013      	str	r3, [r2, #0]
 80047f6:	e009      	b.n	800480c <USB_HostInit+0x9c>
    }
  }
  else
  {
    /* Set default Max speed support */
    USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSS);
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	68fa      	ldr	r2, [r7, #12]
 8004802:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004806:	f023 0304 	bic.w	r3, r3, #4
 800480a:	6013      	str	r3, [r2, #0]
  }

  /* Make sure the FIFOs are flushed. */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 800480c:	2110      	movs	r1, #16
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f7ff fe5e 	bl	80044d0 <USB_FlushTxFifo>
 8004814:	4603      	mov	r3, r0
 8004816:	2b00      	cmp	r3, #0
 8004818:	d001      	beq.n	800481e <USB_HostInit+0xae>
  {
    ret = HAL_ERROR;
 800481a:	2301      	movs	r3, #1
 800481c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f7ff fe8a 	bl	8004538 <USB_FlushRxFifo>
 8004824:	4603      	mov	r3, r0
 8004826:	2b00      	cmp	r3, #0
 8004828:	d001      	beq.n	800482e <USB_HostInit+0xbe>
  {
    ret = HAL_ERROR;
 800482a:	2301      	movs	r3, #1
 800482c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending HC Interrupts */
  for (i = 0U; i < cfg.Host_channels; i++)
 800482e:	2300      	movs	r3, #0
 8004830:	613b      	str	r3, [r7, #16]
 8004832:	e015      	b.n	8004860 <USB_HostInit+0xf0>
  {
    USBx_HC(i)->HCINT = 0xFFFFFFFFU;
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	015a      	lsls	r2, r3, #5
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	4413      	add	r3, r2
 800483c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004840:	461a      	mov	r2, r3
 8004842:	f04f 33ff 	mov.w	r3, #4294967295
 8004846:	6093      	str	r3, [r2, #8]
    USBx_HC(i)->HCINTMSK = 0U;
 8004848:	693b      	ldr	r3, [r7, #16]
 800484a:	015a      	lsls	r2, r3, #5
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	4413      	add	r3, r2
 8004850:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004854:	461a      	mov	r2, r3
 8004856:	2300      	movs	r3, #0
 8004858:	60d3      	str	r3, [r2, #12]
  for (i = 0U; i < cfg.Host_channels; i++)
 800485a:	693b      	ldr	r3, [r7, #16]
 800485c:	3301      	adds	r3, #1
 800485e:	613b      	str	r3, [r7, #16]
 8004860:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004862:	693a      	ldr	r2, [r7, #16]
 8004864:	429a      	cmp	r2, r3
 8004866:	d3e5      	bcc.n	8004834 <USB_HostInit+0xc4>
  }

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	2200      	movs	r2, #0
 800486c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xFFFFFFFFU;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f04f 32ff 	mov.w	r2, #4294967295
 8004874:	615a      	str	r2, [r3, #20]

  if ((USBx->CID & (0x1U << 8)) != 0U)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800487a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800487e:	2b00      	cmp	r3, #0
 8004880:	d00b      	beq.n	800489a <USB_HostInit+0x12a>
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x200U;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004888:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x100U << 16) & USB_OTG_NPTXFD) | 0x200U);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	4a13      	ldr	r2, [pc, #76]	; (80048dc <USB_HostInit+0x16c>)
 800488e:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0xE0U << 16) & USB_OTG_HPTXFSIZ_PTXFD) | 0x300U);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	4a13      	ldr	r2, [pc, #76]	; (80048e0 <USB_HostInit+0x170>)
 8004894:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8004898:	e009      	b.n	80048ae <USB_HostInit+0x13e>
  }
  else
  {
    /* set Rx FIFO size */
    USBx->GRXFSIZ  = 0x80U;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2280      	movs	r2, #128	; 0x80
 800489e:	625a      	str	r2, [r3, #36]	; 0x24
    USBx->DIEPTXF0_HNPTXFSIZ = (uint32_t)(((0x60U << 16) & USB_OTG_NPTXFD) | 0x80U);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	4a10      	ldr	r2, [pc, #64]	; (80048e4 <USB_HostInit+0x174>)
 80048a4:	629a      	str	r2, [r3, #40]	; 0x28
    USBx->HPTXFSIZ = (uint32_t)(((0x40U << 16)& USB_OTG_HPTXFSIZ_PTXFD) | 0xE0U);
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	4a0f      	ldr	r2, [pc, #60]	; (80048e8 <USB_HostInit+0x178>)
 80048aa:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
  }

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 80048ae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d105      	bne.n	80048c0 <USB_HostInit+0x150>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	699b      	ldr	r3, [r3, #24]
 80048b8:	f043 0210 	orr.w	r2, r3, #16
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Host mode ONLY */
  USBx->GINTMSK |= (USB_OTG_GINTMSK_PRTIM            | USB_OTG_GINTMSK_HCIM | \
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	699a      	ldr	r2, [r3, #24]
 80048c4:	4b09      	ldr	r3, [pc, #36]	; (80048ec <USB_HostInit+0x17c>)
 80048c6:	4313      	orrs	r3, r2
 80048c8:	687a      	ldr	r2, [r7, #4]
 80048ca:	6193      	str	r3, [r2, #24]
                    USB_OTG_GINTMSK_SOFM             | USB_OTG_GINTSTS_DISCINT | \
                    USB_OTG_GINTMSK_PXFRM_IISOOXFRM  | USB_OTG_GINTMSK_WUIM);

  return ret;
 80048cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80048ce:	4618      	mov	r0, r3
 80048d0:	3718      	adds	r7, #24
 80048d2:	46bd      	mov	sp, r7
 80048d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80048d8:	b004      	add	sp, #16
 80048da:	4770      	bx	lr
 80048dc:	01000200 	.word	0x01000200
 80048e0:	00e00300 	.word	0x00e00300
 80048e4:	00600080 	.word	0x00600080
 80048e8:	004000e0 	.word	0x004000e0
 80048ec:	a3200008 	.word	0xa3200008

080048f0 <USB_InitFSLSPClkSel>:
  *           HCFG_48_MHZ : Full Speed 48 MHz Clock
  *           HCFG_6_MHZ : Low Speed 6 MHz Clock
  * @retval HAL status
  */
HAL_StatusTypeDef USB_InitFSLSPClkSel(USB_OTG_GlobalTypeDef *USBx, uint8_t freq)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b085      	sub	sp, #20
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	460b      	mov	r3, r1
 80048fa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	60fb      	str	r3, [r7, #12]

  USBx_HOST->HCFG &= ~(USB_OTG_HCFG_FSLSPCS);
 8004900:	68fb      	ldr	r3, [r7, #12]
 8004902:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	68fa      	ldr	r2, [r7, #12]
 800490a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800490e:	f023 0303 	bic.w	r3, r3, #3
 8004912:	6013      	str	r3, [r2, #0]
  USBx_HOST->HCFG |= (uint32_t)freq & USB_OTG_HCFG_FSLSPCS;
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	78fb      	ldrb	r3, [r7, #3]
 800491e:	f003 0303 	and.w	r3, r3, #3
 8004922:	68f9      	ldr	r1, [r7, #12]
 8004924:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004928:	4313      	orrs	r3, r2
 800492a:	600b      	str	r3, [r1, #0]

  if (freq == HCFG_48_MHZ)
 800492c:	78fb      	ldrb	r3, [r7, #3]
 800492e:	2b01      	cmp	r3, #1
 8004930:	d107      	bne.n	8004942 <USB_InitFSLSPClkSel+0x52>
  {
    USBx_HOST->HFIR = 48000U;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004938:	461a      	mov	r2, r3
 800493a:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800493e:	6053      	str	r3, [r2, #4]
 8004940:	e009      	b.n	8004956 <USB_InitFSLSPClkSel+0x66>
  }
  else if (freq == HCFG_6_MHZ)
 8004942:	78fb      	ldrb	r3, [r7, #3]
 8004944:	2b02      	cmp	r3, #2
 8004946:	d106      	bne.n	8004956 <USB_InitFSLSPClkSel+0x66>
  {
    USBx_HOST->HFIR = 6000U;
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800494e:	461a      	mov	r2, r3
 8004950:	f241 7370 	movw	r3, #6000	; 0x1770
 8004954:	6053      	str	r3, [r2, #4]
  else
  {
    /* ... */
  }

  return HAL_OK;
 8004956:	2300      	movs	r3, #0
}
 8004958:	4618      	mov	r0, r3
 800495a:	3714      	adds	r7, #20
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr

08004964 <USB_ResetPort>:
  * @retval HAL status
  * @note (1)The application must wait at least 10 ms
  *   before clearing the reset bit.
  */
HAL_StatusTypeDef USB_ResetPort(USB_OTG_GlobalTypeDef *USBx)
{
 8004964:	b580      	push	{r7, lr}
 8004966:	b084      	sub	sp, #16
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	60fb      	str	r3, [r7, #12]

  __IO uint32_t hprt0 = 0U;
 8004970:	2300      	movs	r3, #0
 8004972:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004974:	68fb      	ldr	r3, [r7, #12]
 8004976:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 800497e:	68bb      	ldr	r3, [r7, #8]
 8004980:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 8004984:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  USBx_HPRT0 = (USB_OTG_HPRT_PRST | hprt0);
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	68fa      	ldr	r2, [r7, #12]
 800498a:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 800498e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004992:	6013      	str	r3, [r2, #0]
  HAL_Delay(100U);                                 /* See Note #1 */
 8004994:	2064      	movs	r0, #100	; 0x64
 8004996:	f7fc f9a5 	bl	8000ce4 <HAL_Delay>
  USBx_HPRT0 = ((~USB_OTG_HPRT_PRST) & hprt0);
 800499a:	68bb      	ldr	r3, [r7, #8]
 800499c:	68fa      	ldr	r2, [r7, #12]
 800499e:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80049a2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80049a6:	6013      	str	r3, [r2, #0]
  HAL_Delay(10U);
 80049a8:	200a      	movs	r0, #10
 80049aa:	f7fc f99b 	bl	8000ce4 <HAL_Delay>

  return HAL_OK;
 80049ae:	2300      	movs	r3, #0
}
 80049b0:	4618      	mov	r0, r3
 80049b2:	3710      	adds	r7, #16
 80049b4:	46bd      	mov	sp, r7
 80049b6:	bd80      	pop	{r7, pc}

080049b8 <USB_DriveVbus>:
  *           0 : Deactivate VBUS
  *           1 : Activate VBUS
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DriveVbus(USB_OTG_GlobalTypeDef *USBx, uint8_t state)
{
 80049b8:	b480      	push	{r7}
 80049ba:	b085      	sub	sp, #20
 80049bc:	af00      	add	r7, sp, #0
 80049be:	6078      	str	r0, [r7, #4]
 80049c0:	460b      	mov	r3, r1
 80049c2:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 80049c8:	2300      	movs	r3, #0
 80049ca:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 80049d2:	681b      	ldr	r3, [r3, #0]
 80049d4:	60bb      	str	r3, [r7, #8]

  hprt0 &= ~(USB_OTG_HPRT_PENA | USB_OTG_HPRT_PCDET |
 80049d6:	68bb      	ldr	r3, [r7, #8]
 80049d8:	f023 032e 	bic.w	r3, r3, #46	; 0x2e
 80049dc:	60bb      	str	r3, [r7, #8]
             USB_OTG_HPRT_PENCHNG | USB_OTG_HPRT_POCCHNG);

  if (((hprt0 & USB_OTG_HPRT_PPWR) == 0U) && (state == 1U))
 80049de:	68bb      	ldr	r3, [r7, #8]
 80049e0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d109      	bne.n	80049fc <USB_DriveVbus+0x44>
 80049e8:	78fb      	ldrb	r3, [r7, #3]
 80049ea:	2b01      	cmp	r3, #1
 80049ec:	d106      	bne.n	80049fc <USB_DriveVbus+0x44>
  {
    USBx_HPRT0 = (USB_OTG_HPRT_PPWR | hprt0);
 80049ee:	68bb      	ldr	r3, [r7, #8]
 80049f0:	68fa      	ldr	r2, [r7, #12]
 80049f2:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 80049f6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80049fa:	6013      	str	r3, [r2, #0]
  }
  if (((hprt0 & USB_OTG_HPRT_PPWR) == USB_OTG_HPRT_PPWR) && (state == 0U))
 80049fc:	68bb      	ldr	r3, [r7, #8]
 80049fe:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004a02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a06:	d109      	bne.n	8004a1c <USB_DriveVbus+0x64>
 8004a08:	78fb      	ldrb	r3, [r7, #3]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d106      	bne.n	8004a1c <USB_DriveVbus+0x64>
  {
    USBx_HPRT0 = ((~USB_OTG_HPRT_PPWR) & hprt0);
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	68fa      	ldr	r2, [r7, #12]
 8004a12:	f502 6288 	add.w	r2, r2, #1088	; 0x440
 8004a16:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a1a:	6013      	str	r3, [r2, #0]
  }
  return HAL_OK;
 8004a1c:	2300      	movs	r3, #0
}
 8004a1e:	4618      	mov	r0, r3
 8004a20:	3714      	adds	r7, #20
 8004a22:	46bd      	mov	sp, r7
 8004a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a28:	4770      	bx	lr

08004a2a <USB_GetHostSpeed>:
  *            @arg HCD_SPEED_HIGH: High speed mode
  *            @arg HCD_SPEED_FULL: Full speed mode
  *            @arg HCD_SPEED_LOW: Low speed mode
  */
uint32_t USB_GetHostSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8004a2a:	b480      	push	{r7}
 8004a2c:	b085      	sub	sp, #20
 8004a2e:	af00      	add	r7, sp, #0
 8004a30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	60fb      	str	r3, [r7, #12]
  __IO uint32_t hprt0 = 0U;
 8004a36:	2300      	movs	r3, #0
 8004a38:	60bb      	str	r3, [r7, #8]

  hprt0 = USBx_HPRT0;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	f503 6388 	add.w	r3, r3, #1088	; 0x440
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	60bb      	str	r3, [r7, #8]
  return ((hprt0 & USB_OTG_HPRT_PSPD) >> 17);
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	0c5b      	lsrs	r3, r3, #17
 8004a48:	f003 0303 	and.w	r3, r3, #3
}
 8004a4c:	4618      	mov	r0, r3
 8004a4e:	3714      	adds	r7, #20
 8004a50:	46bd      	mov	sp, r7
 8004a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a56:	4770      	bx	lr

08004a58 <USB_GetCurrentFrame>:
  * @brief  Return Host Current Frame number
  * @param  USBx  Selected device
  * @retval current frame number
  */
uint32_t USB_GetCurrentFrame(USB_OTG_GlobalTypeDef *USBx)
{
 8004a58:	b480      	push	{r7}
 8004a5a:	b085      	sub	sp, #20
 8004a5c:	af00      	add	r7, sp, #0
 8004a5e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	60fb      	str	r3, [r7, #12]

  return (USBx_HOST->HFNUM & USB_OTG_HFNUM_FRNUM);
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004a6a:	689b      	ldr	r3, [r3, #8]
 8004a6c:	b29b      	uxth	r3, r3
}
 8004a6e:	4618      	mov	r0, r3
 8004a70:	3714      	adds	r7, #20
 8004a72:	46bd      	mov	sp, r7
 8004a74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a78:	4770      	bx	lr
	...

08004a7c <USB_HC_Init>:
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Init(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num,
                              uint8_t epnum, uint8_t dev_address, uint8_t speed,
                              uint8_t ep_type, uint16_t mps)
{
 8004a7c:	b580      	push	{r7, lr}
 8004a7e:	b088      	sub	sp, #32
 8004a80:	af00      	add	r7, sp, #0
 8004a82:	6078      	str	r0, [r7, #4]
 8004a84:	4608      	mov	r0, r1
 8004a86:	4611      	mov	r1, r2
 8004a88:	461a      	mov	r2, r3
 8004a8a:	4603      	mov	r3, r0
 8004a8c:	70fb      	strb	r3, [r7, #3]
 8004a8e:	460b      	mov	r3, r1
 8004a90:	70bb      	strb	r3, [r7, #2]
 8004a92:	4613      	mov	r3, r2
 8004a94:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef ret = HAL_OK;
 8004a96:	2300      	movs	r3, #0
 8004a98:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	613b      	str	r3, [r7, #16]
  uint32_t HCcharEpDir;
  uint32_t HCcharLowSpeed;
  uint32_t HostCoreSpeed;

  /* Clear old interrupt conditions for this host channel. */
  USBx_HC((uint32_t)ch_num)->HCINT = 0xFFFFFFFFU;
 8004a9e:	78fb      	ldrb	r3, [r7, #3]
 8004aa0:	015a      	lsls	r2, r3, #5
 8004aa2:	693b      	ldr	r3, [r7, #16]
 8004aa4:	4413      	add	r3, r2
 8004aa6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004aaa:	461a      	mov	r2, r3
 8004aac:	f04f 33ff 	mov.w	r3, #4294967295
 8004ab0:	6093      	str	r3, [r2, #8]

  /* Enable channel interrupts required for this transfer. */
  switch (ep_type)
 8004ab2:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004ab6:	2b03      	cmp	r3, #3
 8004ab8:	d87e      	bhi.n	8004bb8 <USB_HC_Init+0x13c>
 8004aba:	a201      	add	r2, pc, #4	; (adr r2, 8004ac0 <USB_HC_Init+0x44>)
 8004abc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004ac0:	08004ad1 	.word	0x08004ad1
 8004ac4:	08004b7b 	.word	0x08004b7b
 8004ac8:	08004ad1 	.word	0x08004ad1
 8004acc:	08004b3d 	.word	0x08004b3d
  {
    case EP_TYPE_CTRL:
    case EP_TYPE_BULK:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004ad0:	78fb      	ldrb	r3, [r7, #3]
 8004ad2:	015a      	lsls	r2, r3, #5
 8004ad4:	693b      	ldr	r3, [r7, #16]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004adc:	461a      	mov	r2, r3
 8004ade:	f240 439d 	movw	r3, #1181	; 0x49d
 8004ae2:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_TXERRM |
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_NAKM;

      if ((epnum & 0x80U) == 0x80U)
 8004ae4:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	da10      	bge.n	8004b0e <USB_HC_Init+0x92>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004aec:	78fb      	ldrb	r3, [r7, #3]
 8004aee:	015a      	lsls	r2, r3, #5
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	4413      	add	r3, r2
 8004af4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004af8:	68db      	ldr	r3, [r3, #12]
 8004afa:	78fa      	ldrb	r2, [r7, #3]
 8004afc:	0151      	lsls	r1, r2, #5
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	440a      	add	r2, r1
 8004b02:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004b06:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b0a:	60d3      	str	r3, [r2, #12]
        {
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
                                                 USB_OTG_HCINTMSK_ACKM;
        }
      }
      break;
 8004b0c:	e057      	b.n	8004bbe <USB_HC_Init+0x142>
        if ((USBx->CID & (0x1U << 8)) != 0U)
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004b12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d051      	beq.n	8004bbe <USB_HC_Init+0x142>
          USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_NYET |
 8004b1a:	78fb      	ldrb	r3, [r7, #3]
 8004b1c:	015a      	lsls	r2, r3, #5
 8004b1e:	693b      	ldr	r3, [r7, #16]
 8004b20:	4413      	add	r3, r2
 8004b22:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b26:	68db      	ldr	r3, [r3, #12]
 8004b28:	78fa      	ldrb	r2, [r7, #3]
 8004b2a:	0151      	lsls	r1, r2, #5
 8004b2c:	693a      	ldr	r2, [r7, #16]
 8004b2e:	440a      	add	r2, r1
 8004b30:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004b34:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004b38:	60d3      	str	r3, [r2, #12]
      break;
 8004b3a:	e040      	b.n	8004bbe <USB_HC_Init+0x142>

    case EP_TYPE_INTR:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004b3c:	78fb      	ldrb	r3, [r7, #3]
 8004b3e:	015a      	lsls	r2, r3, #5
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	4413      	add	r3, r2
 8004b44:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b48:	461a      	mov	r2, r3
 8004b4a:	f240 639d 	movw	r3, #1693	; 0x69d
 8004b4e:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_DTERRM |
                                            USB_OTG_HCINTMSK_NAKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004b50:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	da34      	bge.n	8004bc2 <USB_HC_Init+0x146>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_BBERRM;
 8004b58:	78fb      	ldrb	r3, [r7, #3]
 8004b5a:	015a      	lsls	r2, r3, #5
 8004b5c:	693b      	ldr	r3, [r7, #16]
 8004b5e:	4413      	add	r3, r2
 8004b60:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b64:	68db      	ldr	r3, [r3, #12]
 8004b66:	78fa      	ldrb	r2, [r7, #3]
 8004b68:	0151      	lsls	r1, r2, #5
 8004b6a:	693a      	ldr	r2, [r7, #16]
 8004b6c:	440a      	add	r2, r1
 8004b6e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004b72:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004b76:	60d3      	str	r3, [r2, #12]
      }

      break;
 8004b78:	e023      	b.n	8004bc2 <USB_HC_Init+0x146>

    case EP_TYPE_ISOC:
      USBx_HC((uint32_t)ch_num)->HCINTMSK = USB_OTG_HCINTMSK_XFRCM  |
 8004b7a:	78fb      	ldrb	r3, [r7, #3]
 8004b7c:	015a      	lsls	r2, r3, #5
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	4413      	add	r3, r2
 8004b82:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004b86:	461a      	mov	r2, r3
 8004b88:	f240 2325 	movw	r3, #549	; 0x225
 8004b8c:	60d3      	str	r3, [r2, #12]
                                            USB_OTG_HCINTMSK_ACKM   |
                                            USB_OTG_HCINTMSK_AHBERR |
                                            USB_OTG_HCINTMSK_FRMORM;

      if ((epnum & 0x80U) == 0x80U)
 8004b8e:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	da17      	bge.n	8004bc6 <USB_HC_Init+0x14a>
      {
        USBx_HC((uint32_t)ch_num)->HCINTMSK |= (USB_OTG_HCINTMSK_TXERRM | USB_OTG_HCINTMSK_BBERRM);
 8004b96:	78fb      	ldrb	r3, [r7, #3]
 8004b98:	015a      	lsls	r2, r3, #5
 8004b9a:	693b      	ldr	r3, [r7, #16]
 8004b9c:	4413      	add	r3, r2
 8004b9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ba2:	68db      	ldr	r3, [r3, #12]
 8004ba4:	78fa      	ldrb	r2, [r7, #3]
 8004ba6:	0151      	lsls	r1, r2, #5
 8004ba8:	693a      	ldr	r2, [r7, #16]
 8004baa:	440a      	add	r2, r1
 8004bac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004bb0:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8004bb4:	60d3      	str	r3, [r2, #12]
      }
      break;
 8004bb6:	e006      	b.n	8004bc6 <USB_HC_Init+0x14a>

    default:
      ret = HAL_ERROR;
 8004bb8:	2301      	movs	r3, #1
 8004bba:	77fb      	strb	r3, [r7, #31]
      break;
 8004bbc:	e004      	b.n	8004bc8 <USB_HC_Init+0x14c>
      break;
 8004bbe:	bf00      	nop
 8004bc0:	e002      	b.n	8004bc8 <USB_HC_Init+0x14c>
      break;
 8004bc2:	bf00      	nop
 8004bc4:	e000      	b.n	8004bc8 <USB_HC_Init+0x14c>
      break;
 8004bc6:	bf00      	nop
  }

  /* Enable host channel Halt interrupt */
  USBx_HC((uint32_t)ch_num)->HCINTMSK |= USB_OTG_HCINTMSK_CHHM;
 8004bc8:	78fb      	ldrb	r3, [r7, #3]
 8004bca:	015a      	lsls	r2, r3, #5
 8004bcc:	693b      	ldr	r3, [r7, #16]
 8004bce:	4413      	add	r3, r2
 8004bd0:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004bd4:	68db      	ldr	r3, [r3, #12]
 8004bd6:	78fa      	ldrb	r2, [r7, #3]
 8004bd8:	0151      	lsls	r1, r2, #5
 8004bda:	693a      	ldr	r2, [r7, #16]
 8004bdc:	440a      	add	r2, r1
 8004bde:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004be2:	f043 0302 	orr.w	r3, r3, #2
 8004be6:	60d3      	str	r3, [r2, #12]

  /* Enable the top level host channel interrupt. */
  USBx_HOST->HAINTMSK |= 1UL << (ch_num & 0xFU);
 8004be8:	693b      	ldr	r3, [r7, #16]
 8004bea:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004bee:	699a      	ldr	r2, [r3, #24]
 8004bf0:	78fb      	ldrb	r3, [r7, #3]
 8004bf2:	f003 030f 	and.w	r3, r3, #15
 8004bf6:	2101      	movs	r1, #1
 8004bf8:	fa01 f303 	lsl.w	r3, r1, r3
 8004bfc:	6939      	ldr	r1, [r7, #16]
 8004bfe:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 8004c02:	4313      	orrs	r3, r2
 8004c04:	618b      	str	r3, [r1, #24]

  /* Make sure host channel interrupts are enabled. */
  USBx->GINTMSK |= USB_OTG_GINTMSK_HCIM;
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	699b      	ldr	r3, [r3, #24]
 8004c0a:	f043 7200 	orr.w	r2, r3, #33554432	; 0x2000000
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	619a      	str	r2, [r3, #24]

  /* Program the HCCHAR register */
  if ((epnum & 0x80U) == 0x80U)
 8004c12:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8004c16:	2b00      	cmp	r3, #0
 8004c18:	da03      	bge.n	8004c22 <USB_HC_Init+0x1a6>
  {
    HCcharEpDir = (0x1U << 15) & USB_OTG_HCCHAR_EPDIR;
 8004c1a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004c1e:	61bb      	str	r3, [r7, #24]
 8004c20:	e001      	b.n	8004c26 <USB_HC_Init+0x1aa>
  }
  else
  {
    HCcharEpDir = 0U;
 8004c22:	2300      	movs	r3, #0
 8004c24:	61bb      	str	r3, [r7, #24]
  }

  HostCoreSpeed = USB_GetHostSpeed(USBx);
 8004c26:	6878      	ldr	r0, [r7, #4]
 8004c28:	f7ff feff 	bl	8004a2a <USB_GetHostSpeed>
 8004c2c:	60f8      	str	r0, [r7, #12]

  /* LS device plugged to HUB */
  if ((speed == HPRT0_PRTSPD_LOW_SPEED) && (HostCoreSpeed != HPRT0_PRTSPD_LOW_SPEED))
 8004c2e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8004c32:	2b02      	cmp	r3, #2
 8004c34:	d106      	bne.n	8004c44 <USB_HC_Init+0x1c8>
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	2b02      	cmp	r3, #2
 8004c3a:	d003      	beq.n	8004c44 <USB_HC_Init+0x1c8>
  {
    HCcharLowSpeed = (0x1U << 17) & USB_OTG_HCCHAR_LSDEV;
 8004c3c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004c40:	617b      	str	r3, [r7, #20]
 8004c42:	e001      	b.n	8004c48 <USB_HC_Init+0x1cc>
  }
  else
  {
    HCcharLowSpeed = 0U;
 8004c44:	2300      	movs	r3, #0
 8004c46:	617b      	str	r3, [r7, #20]
  }

  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004c48:	787b      	ldrb	r3, [r7, #1]
 8004c4a:	059b      	lsls	r3, r3, #22
 8004c4c:	f003 52fe 	and.w	r2, r3, #532676608	; 0x1fc00000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004c50:	78bb      	ldrb	r3, [r7, #2]
 8004c52:	02db      	lsls	r3, r3, #11
 8004c54:	f403 43f0 	and.w	r3, r3, #30720	; 0x7800
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004c58:	431a      	orrs	r2, r3
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004c5a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004c5e:	049b      	lsls	r3, r3, #18
 8004c60:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
                                      ((((uint32_t)epnum & 0x7FU) << 11) & USB_OTG_HCCHAR_EPNUM) |
 8004c64:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004c66:	8e3b      	ldrh	r3, [r7, #48]	; 0x30
 8004c68:	f3c3 030a 	ubfx	r3, r3, #0, #11
                                      (((uint32_t)ep_type << 18) & USB_OTG_HCCHAR_EPTYP) |
 8004c6c:	431a      	orrs	r2, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004c6e:	69bb      	ldr	r3, [r7, #24]
 8004c70:	431a      	orrs	r2, r3
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004c72:	78fb      	ldrb	r3, [r7, #3]
 8004c74:	0159      	lsls	r1, r3, #5
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	440b      	add	r3, r1
 8004c7a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004c7e:	4619      	mov	r1, r3
                                      ((uint32_t)mps & USB_OTG_HCCHAR_MPSIZ) | HCcharEpDir | HCcharLowSpeed;
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	4313      	orrs	r3, r2
  USBx_HC((uint32_t)ch_num)->HCCHAR = (((uint32_t)dev_address << 22) & USB_OTG_HCCHAR_DAD) |
 8004c84:	600b      	str	r3, [r1, #0]

  if ((ep_type == EP_TYPE_INTR) || (ep_type == EP_TYPE_ISOC))
 8004c86:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004c8a:	2b03      	cmp	r3, #3
 8004c8c:	d003      	beq.n	8004c96 <USB_HC_Init+0x21a>
 8004c8e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8004c92:	2b01      	cmp	r3, #1
 8004c94:	d10f      	bne.n	8004cb6 <USB_HC_Init+0x23a>
  {
    USBx_HC((uint32_t)ch_num)->HCCHAR |= USB_OTG_HCCHAR_ODDFRM;
 8004c96:	78fb      	ldrb	r3, [r7, #3]
 8004c98:	015a      	lsls	r2, r3, #5
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	4413      	add	r3, r2
 8004c9e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	78fa      	ldrb	r2, [r7, #3]
 8004ca6:	0151      	lsls	r1, r2, #5
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	440a      	add	r2, r1
 8004cac:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004cb0:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8004cb4:	6013      	str	r3, [r2, #0]
  }

  return ret;
 8004cb6:	7ffb      	ldrb	r3, [r7, #31]
}
 8004cb8:	4618      	mov	r0, r3
 8004cba:	3720      	adds	r7, #32
 8004cbc:	46bd      	mov	sp, r7
 8004cbe:	bd80      	pop	{r7, pc}

08004cc0 <USB_HC_StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_HCTypeDef *hc, uint8_t dma)
{
 8004cc0:	b580      	push	{r7, lr}
 8004cc2:	b08c      	sub	sp, #48	; 0x30
 8004cc4:	af02      	add	r7, sp, #8
 8004cc6:	60f8      	str	r0, [r7, #12]
 8004cc8:	60b9      	str	r1, [r7, #8]
 8004cca:	4613      	mov	r3, r2
 8004ccc:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	623b      	str	r3, [r7, #32]
  uint32_t ch_num = (uint32_t)hc->ch_num;
 8004cd2:	68bb      	ldr	r3, [r7, #8]
 8004cd4:	785b      	ldrb	r3, [r3, #1]
 8004cd6:	61fb      	str	r3, [r7, #28]
  __IO uint32_t tmpreg;
  uint8_t  is_oddframe;
  uint16_t len_words;
  uint16_t num_packets;
  uint16_t max_hc_pkt_count = 256U;
 8004cd8:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004cdc:	837b      	strh	r3, [r7, #26]

  if (((USBx->CID & (0x1U << 8)) != 0U) && (hc->speed == USBH_HS_SPEED))
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004ce2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d02d      	beq.n	8004d46 <USB_HC_StartXfer+0x86>
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	791b      	ldrb	r3, [r3, #4]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d129      	bne.n	8004d46 <USB_HC_StartXfer+0x86>
  {
    /* in DMA mode host Core automatically issues ping  in case of NYET/NAK */
    if ((dma == 1U) && ((hc->ep_type == EP_TYPE_CTRL) || (hc->ep_type == EP_TYPE_BULK)))
 8004cf2:	79fb      	ldrb	r3, [r7, #7]
 8004cf4:	2b01      	cmp	r3, #1
 8004cf6:	d117      	bne.n	8004d28 <USB_HC_StartXfer+0x68>
 8004cf8:	68bb      	ldr	r3, [r7, #8]
 8004cfa:	79db      	ldrb	r3, [r3, #7]
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d003      	beq.n	8004d08 <USB_HC_StartXfer+0x48>
 8004d00:	68bb      	ldr	r3, [r7, #8]
 8004d02:	79db      	ldrb	r3, [r3, #7]
 8004d04:	2b02      	cmp	r3, #2
 8004d06:	d10f      	bne.n	8004d28 <USB_HC_StartXfer+0x68>
    {
      USBx_HC((uint32_t)ch_num)->HCINTMSK &= ~(USB_OTG_HCINTMSK_NYET |
 8004d08:	69fb      	ldr	r3, [r7, #28]
 8004d0a:	015a      	lsls	r2, r3, #5
 8004d0c:	6a3b      	ldr	r3, [r7, #32]
 8004d0e:	4413      	add	r3, r2
 8004d10:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004d14:	68db      	ldr	r3, [r3, #12]
 8004d16:	69fa      	ldr	r2, [r7, #28]
 8004d18:	0151      	lsls	r1, r2, #5
 8004d1a:	6a3a      	ldr	r2, [r7, #32]
 8004d1c:	440a      	add	r2, r1
 8004d1e:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004d22:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d26:	60d3      	str	r3, [r2, #12]
                                               USB_OTG_HCINTMSK_ACKM |
                                               USB_OTG_HCINTMSK_NAKM);
    }

    if ((dma == 0U) && (hc->do_ping == 1U))
 8004d28:	79fb      	ldrb	r3, [r7, #7]
 8004d2a:	2b00      	cmp	r3, #0
 8004d2c:	d10b      	bne.n	8004d46 <USB_HC_StartXfer+0x86>
 8004d2e:	68bb      	ldr	r3, [r7, #8]
 8004d30:	795b      	ldrb	r3, [r3, #5]
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d107      	bne.n	8004d46 <USB_HC_StartXfer+0x86>
    {
      (void)USB_DoPing(USBx, hc->ch_num);
 8004d36:	68bb      	ldr	r3, [r7, #8]
 8004d38:	785b      	ldrb	r3, [r3, #1]
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	68f8      	ldr	r0, [r7, #12]
 8004d3e:	f000 fa0f 	bl	8005160 <USB_DoPing>
      return HAL_OK;
 8004d42:	2300      	movs	r3, #0
 8004d44:	e0f8      	b.n	8004f38 <USB_HC_StartXfer+0x278>
    }

  }

  /* Compute the expected number of packets associated to the transfer */
  if (hc->xfer_len > 0U)
 8004d46:	68bb      	ldr	r3, [r7, #8]
 8004d48:	695b      	ldr	r3, [r3, #20]
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d018      	beq.n	8004d80 <USB_HC_StartXfer+0xc0>
  {
    num_packets = (uint16_t)((hc->xfer_len + hc->max_packet - 1U) / hc->max_packet);
 8004d4e:	68bb      	ldr	r3, [r7, #8]
 8004d50:	695b      	ldr	r3, [r3, #20]
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	8912      	ldrh	r2, [r2, #8]
 8004d56:	4413      	add	r3, r2
 8004d58:	3b01      	subs	r3, #1
 8004d5a:	68ba      	ldr	r2, [r7, #8]
 8004d5c:	8912      	ldrh	r2, [r2, #8]
 8004d5e:	fbb3 f3f2 	udiv	r3, r3, r2
 8004d62:	84fb      	strh	r3, [r7, #38]	; 0x26

    if (num_packets > max_hc_pkt_count)
 8004d64:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8004d66:	8b7b      	ldrh	r3, [r7, #26]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d90b      	bls.n	8004d84 <USB_HC_StartXfer+0xc4>
    {
      num_packets = max_hc_pkt_count;
 8004d6c:	8b7b      	ldrh	r3, [r7, #26]
 8004d6e:	84fb      	strh	r3, [r7, #38]	; 0x26
      hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004d70:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004d72:	68ba      	ldr	r2, [r7, #8]
 8004d74:	8912      	ldrh	r2, [r2, #8]
 8004d76:	fb03 f202 	mul.w	r2, r3, r2
 8004d7a:	68bb      	ldr	r3, [r7, #8]
 8004d7c:	611a      	str	r2, [r3, #16]
 8004d7e:	e001      	b.n	8004d84 <USB_HC_StartXfer+0xc4>
    }
  }
  else
  {
    num_packets = 1U;
 8004d80:	2301      	movs	r3, #1
 8004d82:	84fb      	strh	r3, [r7, #38]	; 0x26

  /*
   * For IN channel HCTSIZ.XferSize is expected to be an integer multiple of
   * max_packet size.
   */
  if (hc->ep_is_in != 0U)
 8004d84:	68bb      	ldr	r3, [r7, #8]
 8004d86:	78db      	ldrb	r3, [r3, #3]
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d007      	beq.n	8004d9c <USB_HC_StartXfer+0xdc>
  {
    hc->XferSize = (uint32_t)num_packets * hc->max_packet;
 8004d8c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004d8e:	68ba      	ldr	r2, [r7, #8]
 8004d90:	8912      	ldrh	r2, [r2, #8]
 8004d92:	fb03 f202 	mul.w	r2, r3, r2
 8004d96:	68bb      	ldr	r3, [r7, #8]
 8004d98:	611a      	str	r2, [r3, #16]
 8004d9a:	e003      	b.n	8004da4 <USB_HC_StartXfer+0xe4>
  }
  else
  {
    hc->XferSize = hc->xfer_len;
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	695a      	ldr	r2, [r3, #20]
 8004da0:	68bb      	ldr	r3, [r7, #8]
 8004da2:	611a      	str	r2, [r3, #16]
  }

  /* Initialize the HCTSIZn register */
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004da4:	68bb      	ldr	r3, [r7, #8]
 8004da6:	691b      	ldr	r3, [r3, #16]
 8004da8:	f3c3 0212 	ubfx	r2, r3, #0, #19
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004dac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8004dae:	04d9      	lsls	r1, r3, #19
 8004db0:	4b63      	ldr	r3, [pc, #396]	; (8004f40 <USB_HC_StartXfer+0x280>)
 8004db2:	400b      	ands	r3, r1
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004db4:	431a      	orrs	r2, r3
                            (((uint32_t)hc->data_pid << 29) & USB_OTG_HCTSIZ_DPID);
 8004db6:	68bb      	ldr	r3, [r7, #8]
 8004db8:	7a9b      	ldrb	r3, [r3, #10]
 8004dba:	075b      	lsls	r3, r3, #29
 8004dbc:	f003 43c0 	and.w	r3, r3, #1610612736	; 0x60000000
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004dc0:	69f9      	ldr	r1, [r7, #28]
 8004dc2:	0148      	lsls	r0, r1, #5
 8004dc4:	6a39      	ldr	r1, [r7, #32]
 8004dc6:	4401      	add	r1, r0
 8004dc8:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
                            (((uint32_t)num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8004dcc:	4313      	orrs	r3, r2
  USBx_HC(ch_num)->HCTSIZ = (hc->XferSize & USB_OTG_HCTSIZ_XFRSIZ) |
 8004dce:	610b      	str	r3, [r1, #16]

  if (dma != 0U)
 8004dd0:	79fb      	ldrb	r3, [r7, #7]
 8004dd2:	2b00      	cmp	r3, #0
 8004dd4:	d009      	beq.n	8004dea <USB_HC_StartXfer+0x12a>
  {
    /* xfer_buff MUST be 32-bits aligned */
    USBx_HC(ch_num)->HCDMA = (uint32_t)hc->xfer_buff;
 8004dd6:	68bb      	ldr	r3, [r7, #8]
 8004dd8:	68d9      	ldr	r1, [r3, #12]
 8004dda:	69fb      	ldr	r3, [r7, #28]
 8004ddc:	015a      	lsls	r2, r3, #5
 8004dde:	6a3b      	ldr	r3, [r7, #32]
 8004de0:	4413      	add	r3, r2
 8004de2:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004de6:	460a      	mov	r2, r1
 8004de8:	615a      	str	r2, [r3, #20]
  }

  is_oddframe = (((uint32_t)USBx_HOST->HFNUM & 0x01U) != 0U) ? 0U : 1U;
 8004dea:	6a3b      	ldr	r3, [r7, #32]
 8004dec:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004df0:	689b      	ldr	r3, [r3, #8]
 8004df2:	f003 0301 	and.w	r3, r3, #1
 8004df6:	2b00      	cmp	r3, #0
 8004df8:	bf0c      	ite	eq
 8004dfa:	2301      	moveq	r3, #1
 8004dfc:	2300      	movne	r3, #0
 8004dfe:	b2db      	uxtb	r3, r3
 8004e00:	767b      	strb	r3, [r7, #25]
  USBx_HC(ch_num)->HCCHAR &= ~USB_OTG_HCCHAR_ODDFRM;
 8004e02:	69fb      	ldr	r3, [r7, #28]
 8004e04:	015a      	lsls	r2, r3, #5
 8004e06:	6a3b      	ldr	r3, [r7, #32]
 8004e08:	4413      	add	r3, r2
 8004e0a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	69fa      	ldr	r2, [r7, #28]
 8004e12:	0151      	lsls	r1, r2, #5
 8004e14:	6a3a      	ldr	r2, [r7, #32]
 8004e16:	440a      	add	r2, r1
 8004e18:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004e1c:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8004e20:	6013      	str	r3, [r2, #0]
  USBx_HC(ch_num)->HCCHAR |= (uint32_t)is_oddframe << 29;
 8004e22:	69fb      	ldr	r3, [r7, #28]
 8004e24:	015a      	lsls	r2, r3, #5
 8004e26:	6a3b      	ldr	r3, [r7, #32]
 8004e28:	4413      	add	r3, r2
 8004e2a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e2e:	681a      	ldr	r2, [r3, #0]
 8004e30:	7e7b      	ldrb	r3, [r7, #25]
 8004e32:	075b      	lsls	r3, r3, #29
 8004e34:	69f9      	ldr	r1, [r7, #28]
 8004e36:	0148      	lsls	r0, r1, #5
 8004e38:	6a39      	ldr	r1, [r7, #32]
 8004e3a:	4401      	add	r1, r0
 8004e3c:	f501 61a0 	add.w	r1, r1, #1280	; 0x500
 8004e40:	4313      	orrs	r3, r2
 8004e42:	600b      	str	r3, [r1, #0]

  /* Set host channel enable */
  tmpreg = USBx_HC(ch_num)->HCCHAR;
 8004e44:	69fb      	ldr	r3, [r7, #28]
 8004e46:	015a      	lsls	r2, r3, #5
 8004e48:	6a3b      	ldr	r3, [r7, #32]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	613b      	str	r3, [r7, #16]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 8004e54:	693b      	ldr	r3, [r7, #16]
 8004e56:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8004e5a:	613b      	str	r3, [r7, #16]

  /* make sure to set the correct ep direction */
  if (hc->ep_is_in != 0U)
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	78db      	ldrb	r3, [r3, #3]
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d004      	beq.n	8004e6e <USB_HC_StartXfer+0x1ae>
  {
    tmpreg |= USB_OTG_HCCHAR_EPDIR;
 8004e64:	693b      	ldr	r3, [r7, #16]
 8004e66:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e6a:	613b      	str	r3, [r7, #16]
 8004e6c:	e003      	b.n	8004e76 <USB_HC_StartXfer+0x1b6>
  }
  else
  {
    tmpreg &= ~USB_OTG_HCCHAR_EPDIR;
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004e74:	613b      	str	r3, [r7, #16]
  }
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 8004e76:	693b      	ldr	r3, [r7, #16]
 8004e78:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004e7c:	613b      	str	r3, [r7, #16]
  USBx_HC(ch_num)->HCCHAR = tmpreg;
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	015a      	lsls	r2, r3, #5
 8004e82:	6a3b      	ldr	r3, [r7, #32]
 8004e84:	4413      	add	r3, r2
 8004e86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004e8a:	461a      	mov	r2, r3
 8004e8c:	693b      	ldr	r3, [r7, #16]
 8004e8e:	6013      	str	r3, [r2, #0]

  if (dma != 0U) /* dma mode */
 8004e90:	79fb      	ldrb	r3, [r7, #7]
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d001      	beq.n	8004e9a <USB_HC_StartXfer+0x1da>
  {
    return HAL_OK;
 8004e96:	2300      	movs	r3, #0
 8004e98:	e04e      	b.n	8004f38 <USB_HC_StartXfer+0x278>
  }

  if ((hc->ep_is_in == 0U) && (hc->xfer_len > 0U))
 8004e9a:	68bb      	ldr	r3, [r7, #8]
 8004e9c:	78db      	ldrb	r3, [r3, #3]
 8004e9e:	2b00      	cmp	r3, #0
 8004ea0:	d149      	bne.n	8004f36 <USB_HC_StartXfer+0x276>
 8004ea2:	68bb      	ldr	r3, [r7, #8]
 8004ea4:	695b      	ldr	r3, [r3, #20]
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d045      	beq.n	8004f36 <USB_HC_StartXfer+0x276>
  {
    switch (hc->ep_type)
 8004eaa:	68bb      	ldr	r3, [r7, #8]
 8004eac:	79db      	ldrb	r3, [r3, #7]
 8004eae:	2b03      	cmp	r3, #3
 8004eb0:	d830      	bhi.n	8004f14 <USB_HC_StartXfer+0x254>
 8004eb2:	a201      	add	r2, pc, #4	; (adr r2, 8004eb8 <USB_HC_StartXfer+0x1f8>)
 8004eb4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004eb8:	08004ec9 	.word	0x08004ec9
 8004ebc:	08004eed 	.word	0x08004eed
 8004ec0:	08004ec9 	.word	0x08004ec9
 8004ec4:	08004eed 	.word	0x08004eed
    {
      /* Non periodic transfer */
      case EP_TYPE_CTRL:
      case EP_TYPE_BULK:

        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	695b      	ldr	r3, [r3, #20]
 8004ecc:	3303      	adds	r3, #3
 8004ece:	089b      	lsrs	r3, r3, #2
 8004ed0:	82fb      	strh	r3, [r7, #22]

        /* check if there is enough space in FIFO space */
        if (len_words > (USBx->HNPTXSTS & 0xFFFFU))
 8004ed2:	8afa      	ldrh	r2, [r7, #22]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	429a      	cmp	r2, r3
 8004edc:	d91c      	bls.n	8004f18 <USB_HC_StartXfer+0x258>
        {
          /* need to process data in nptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_NPTXFEM;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	699b      	ldr	r3, [r3, #24]
 8004ee2:	f043 0220 	orr.w	r2, r3, #32
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	619a      	str	r2, [r3, #24]
        }
        break;
 8004eea:	e015      	b.n	8004f18 <USB_HC_StartXfer+0x258>

      /* Periodic transfer */
      case EP_TYPE_INTR:
      case EP_TYPE_ISOC:
        len_words = (uint16_t)((hc->xfer_len + 3U) / 4U);
 8004eec:	68bb      	ldr	r3, [r7, #8]
 8004eee:	695b      	ldr	r3, [r3, #20]
 8004ef0:	3303      	adds	r3, #3
 8004ef2:	089b      	lsrs	r3, r3, #2
 8004ef4:	82fb      	strh	r3, [r7, #22]
        /* check if there is enough space in FIFO space */
        if (len_words > (USBx_HOST->HPTXSTS & 0xFFFFU)) /* split the transfer */
 8004ef6:	8afa      	ldrh	r2, [r7, #22]
 8004ef8:	6a3b      	ldr	r3, [r7, #32]
 8004efa:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004efe:	691b      	ldr	r3, [r3, #16]
 8004f00:	b29b      	uxth	r3, r3
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d90a      	bls.n	8004f1c <USB_HC_StartXfer+0x25c>
        {
          /* need to process data in ptxfempty interrupt */
          USBx->GINTMSK |= USB_OTG_GINTMSK_PTXFEM;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	699b      	ldr	r3, [r3, #24]
 8004f0a:	f043 6280 	orr.w	r2, r3, #67108864	; 0x4000000
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	619a      	str	r2, [r3, #24]
        }
        break;
 8004f12:	e003      	b.n	8004f1c <USB_HC_StartXfer+0x25c>

      default:
        break;
 8004f14:	bf00      	nop
 8004f16:	e002      	b.n	8004f1e <USB_HC_StartXfer+0x25e>
        break;
 8004f18:	bf00      	nop
 8004f1a:	e000      	b.n	8004f1e <USB_HC_StartXfer+0x25e>
        break;
 8004f1c:	bf00      	nop
    }

    /* Write packet into the Tx FIFO. */
    (void)USB_WritePacket(USBx, hc->xfer_buff, hc->ch_num, (uint16_t)hc->xfer_len, 0);
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	68d9      	ldr	r1, [r3, #12]
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	785a      	ldrb	r2, [r3, #1]
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	695b      	ldr	r3, [r3, #20]
 8004f2a:	b29b      	uxth	r3, r3
 8004f2c:	2000      	movs	r0, #0
 8004f2e:	9000      	str	r0, [sp, #0]
 8004f30:	68f8      	ldr	r0, [r7, #12]
 8004f32:	f7ff fb31 	bl	8004598 <USB_WritePacket>
  }

  return HAL_OK;
 8004f36:	2300      	movs	r3, #0
}
 8004f38:	4618      	mov	r0, r3
 8004f3a:	3728      	adds	r7, #40	; 0x28
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}
 8004f40:	1ff80000 	.word	0x1ff80000

08004f44 <USB_HC_ReadInterrupt>:
  * @brief Read all host channel interrupts status
  * @param  USBx  Selected device
  * @retval HAL state
  */
uint32_t USB_HC_ReadInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b085      	sub	sp, #20
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	60fb      	str	r3, [r7, #12]

  return ((USBx_HOST->HAINT) & 0xFFFFU);
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004f56:	695b      	ldr	r3, [r3, #20]
 8004f58:	b29b      	uxth	r3, r3
}
 8004f5a:	4618      	mov	r0, r3
 8004f5c:	3714      	adds	r7, #20
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f64:	4770      	bx	lr

08004f66 <USB_HC_Halt>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_HC_Halt(USB_OTG_GlobalTypeDef *USBx, uint8_t hc_num)
{
 8004f66:	b480      	push	{r7}
 8004f68:	b089      	sub	sp, #36	; 0x24
 8004f6a:	af00      	add	r7, sp, #0
 8004f6c:	6078      	str	r0, [r7, #4]
 8004f6e:	460b      	mov	r3, r1
 8004f70:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	61fb      	str	r3, [r7, #28]
  uint32_t hcnum = (uint32_t)hc_num;
 8004f76:	78fb      	ldrb	r3, [r7, #3]
 8004f78:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = 0U;
 8004f7a:	2300      	movs	r3, #0
 8004f7c:	60fb      	str	r3, [r7, #12]
  uint32_t HcEpType = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_EPTYP) >> 18;
 8004f7e:	69bb      	ldr	r3, [r7, #24]
 8004f80:	015a      	lsls	r2, r3, #5
 8004f82:	69fb      	ldr	r3, [r7, #28]
 8004f84:	4413      	add	r3, r2
 8004f86:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	0c9b      	lsrs	r3, r3, #18
 8004f8e:	f003 0303 	and.w	r3, r3, #3
 8004f92:	617b      	str	r3, [r7, #20]
  uint32_t ChannelEna = (USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) >> 31;
 8004f94:	69bb      	ldr	r3, [r7, #24]
 8004f96:	015a      	lsls	r2, r3, #5
 8004f98:	69fb      	ldr	r3, [r7, #28]
 8004f9a:	4413      	add	r3, r2
 8004f9c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	0fdb      	lsrs	r3, r3, #31
 8004fa4:	f003 0301 	and.w	r3, r3, #1
 8004fa8:	613b      	str	r3, [r7, #16]

  if (((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == USB_OTG_GAHBCFG_DMAEN) &&
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	689b      	ldr	r3, [r3, #8]
 8004fae:	f003 0320 	and.w	r3, r3, #32
 8004fb2:	2b20      	cmp	r3, #32
 8004fb4:	d104      	bne.n	8004fc0 <USB_HC_Halt+0x5a>
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d101      	bne.n	8004fc0 <USB_HC_Halt+0x5a>
      (ChannelEna == 0U))
  {
    return HAL_OK;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	e0c8      	b.n	8005152 <USB_HC_Halt+0x1ec>
  }

  /* Check for space in the request queue to issue the halt. */
  if ((HcEpType == HCCHAR_CTRL) || (HcEpType == HCCHAR_BULK))
 8004fc0:	697b      	ldr	r3, [r7, #20]
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d002      	beq.n	8004fcc <USB_HC_Halt+0x66>
 8004fc6:	697b      	ldr	r3, [r7, #20]
 8004fc8:	2b02      	cmp	r3, #2
 8004fca:	d163      	bne.n	8005094 <USB_HC_Halt+0x12e>
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8004fcc:	69bb      	ldr	r3, [r7, #24]
 8004fce:	015a      	lsls	r2, r3, #5
 8004fd0:	69fb      	ldr	r3, [r7, #28]
 8004fd2:	4413      	add	r3, r2
 8004fd4:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	69ba      	ldr	r2, [r7, #24]
 8004fdc:	0151      	lsls	r1, r2, #5
 8004fde:	69fa      	ldr	r2, [r7, #28]
 8004fe0:	440a      	add	r2, r1
 8004fe2:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8004fe6:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8004fea:	6013      	str	r3, [r2, #0]

    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	689b      	ldr	r3, [r3, #8]
 8004ff0:	f003 0320 	and.w	r3, r3, #32
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	f040 80ab 	bne.w	8005150 <USB_HC_Halt+0x1ea>
    {
      if ((USBx->HNPTXSTS & (0xFFU << 16)) == 0U)
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004ffe:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005002:	2b00      	cmp	r3, #0
 8005004:	d133      	bne.n	800506e <USB_HC_Halt+0x108>
      {
        USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 8005006:	69bb      	ldr	r3, [r7, #24]
 8005008:	015a      	lsls	r2, r3, #5
 800500a:	69fb      	ldr	r3, [r7, #28]
 800500c:	4413      	add	r3, r2
 800500e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	69ba      	ldr	r2, [r7, #24]
 8005016:	0151      	lsls	r1, r2, #5
 8005018:	69fa      	ldr	r2, [r7, #28]
 800501a:	440a      	add	r2, r1
 800501c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005020:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005024:	6013      	str	r3, [r2, #0]
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 8005026:	69bb      	ldr	r3, [r7, #24]
 8005028:	015a      	lsls	r2, r3, #5
 800502a:	69fb      	ldr	r3, [r7, #28]
 800502c:	4413      	add	r3, r2
 800502e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	69ba      	ldr	r2, [r7, #24]
 8005036:	0151      	lsls	r1, r2, #5
 8005038:	69fa      	ldr	r2, [r7, #28]
 800503a:	440a      	add	r2, r1
 800503c:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005040:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005044:	6013      	str	r3, [r2, #0]
        do
        {
          count++;
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	3301      	adds	r3, #1
 800504a:	60fb      	str	r3, [r7, #12]

          if (count > 1000U)
 800504c:	68fb      	ldr	r3, [r7, #12]
 800504e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005052:	d81d      	bhi.n	8005090 <USB_HC_Halt+0x12a>
          {
            break;
          }
        } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005054:	69bb      	ldr	r3, [r7, #24]
 8005056:	015a      	lsls	r2, r3, #5
 8005058:	69fb      	ldr	r3, [r7, #28]
 800505a:	4413      	add	r3, r2
 800505c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005066:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800506a:	d0ec      	beq.n	8005046 <USB_HC_Halt+0xe0>
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800506c:	e070      	b.n	8005150 <USB_HC_Halt+0x1ea>
      }
      else
      {
        USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	015a      	lsls	r2, r3, #5
 8005072:	69fb      	ldr	r3, [r7, #28]
 8005074:	4413      	add	r3, r2
 8005076:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	0151      	lsls	r1, r2, #5
 8005080:	69fa      	ldr	r2, [r7, #28]
 8005082:	440a      	add	r2, r1
 8005084:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005088:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800508c:	6013      	str	r3, [r2, #0]
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 800508e:	e05f      	b.n	8005150 <USB_HC_Halt+0x1ea>
            break;
 8005090:	bf00      	nop
    if ((USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) == 0U)
 8005092:	e05d      	b.n	8005150 <USB_HC_Halt+0x1ea>
      }
    }
  }
  else
  {
    USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHDIS;
 8005094:	69bb      	ldr	r3, [r7, #24]
 8005096:	015a      	lsls	r2, r3, #5
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	4413      	add	r3, r2
 800509c:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050a0:	681b      	ldr	r3, [r3, #0]
 80050a2:	69ba      	ldr	r2, [r7, #24]
 80050a4:	0151      	lsls	r1, r2, #5
 80050a6:	69fa      	ldr	r2, [r7, #28]
 80050a8:	440a      	add	r2, r1
 80050aa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050ae:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80050b2:	6013      	str	r3, [r2, #0]

    if ((USBx_HOST->HPTXSTS & (0xFFU << 16)) == 0U)
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80050ba:	691b      	ldr	r3, [r3, #16]
 80050bc:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d133      	bne.n	800512c <USB_HC_Halt+0x1c6>
    {
      USBx_HC(hcnum)->HCCHAR &= ~USB_OTG_HCCHAR_CHENA;
 80050c4:	69bb      	ldr	r3, [r7, #24]
 80050c6:	015a      	lsls	r2, r3, #5
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	4413      	add	r3, r2
 80050cc:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	69ba      	ldr	r2, [r7, #24]
 80050d4:	0151      	lsls	r1, r2, #5
 80050d6:	69fa      	ldr	r2, [r7, #28]
 80050d8:	440a      	add	r2, r1
 80050da:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050de:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80050e2:	6013      	str	r3, [r2, #0]
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 80050e4:	69bb      	ldr	r3, [r7, #24]
 80050e6:	015a      	lsls	r2, r3, #5
 80050e8:	69fb      	ldr	r3, [r7, #28]
 80050ea:	4413      	add	r3, r2
 80050ec:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	69ba      	ldr	r2, [r7, #24]
 80050f4:	0151      	lsls	r1, r2, #5
 80050f6:	69fa      	ldr	r2, [r7, #28]
 80050f8:	440a      	add	r2, r1
 80050fa:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 80050fe:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005102:	6013      	str	r3, [r2, #0]
      do
      {
        count++;
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	3301      	adds	r3, #1
 8005108:	60fb      	str	r3, [r7, #12]

        if (count > 1000U)
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005110:	d81d      	bhi.n	800514e <USB_HC_Halt+0x1e8>
        {
          break;
        }
      } while ((USBx_HC(hcnum)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 8005112:	69bb      	ldr	r3, [r7, #24]
 8005114:	015a      	lsls	r2, r3, #5
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	4413      	add	r3, r2
 800511a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8005124:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8005128:	d0ec      	beq.n	8005104 <USB_HC_Halt+0x19e>
 800512a:	e011      	b.n	8005150 <USB_HC_Halt+0x1ea>
    }
    else
    {
      USBx_HC(hcnum)->HCCHAR |= USB_OTG_HCCHAR_CHENA;
 800512c:	69bb      	ldr	r3, [r7, #24]
 800512e:	015a      	lsls	r2, r3, #5
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	4413      	add	r3, r2
 8005134:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	69ba      	ldr	r2, [r7, #24]
 800513c:	0151      	lsls	r1, r2, #5
 800513e:	69fa      	ldr	r2, [r7, #28]
 8005140:	440a      	add	r2, r1
 8005142:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 8005146:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800514a:	6013      	str	r3, [r2, #0]
 800514c:	e000      	b.n	8005150 <USB_HC_Halt+0x1ea>
          break;
 800514e:	bf00      	nop
    }
  }

  return HAL_OK;
 8005150:	2300      	movs	r3, #0
}
 8005152:	4618      	mov	r0, r3
 8005154:	3724      	adds	r7, #36	; 0x24
 8005156:	46bd      	mov	sp, r7
 8005158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800515c:	4770      	bx	lr
	...

08005160 <USB_DoPing>:
  * @param  hc_num  Host Channel number
  *         This parameter can be a value from 1 to 15
  * @retval HAL state
  */
HAL_StatusTypeDef USB_DoPing(USB_OTG_GlobalTypeDef *USBx, uint8_t ch_num)
{
 8005160:	b480      	push	{r7}
 8005162:	b087      	sub	sp, #28
 8005164:	af00      	add	r7, sp, #0
 8005166:	6078      	str	r0, [r7, #4]
 8005168:	460b      	mov	r3, r1
 800516a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	617b      	str	r3, [r7, #20]
  uint32_t chnum = (uint32_t)ch_num;
 8005170:	78fb      	ldrb	r3, [r7, #3]
 8005172:	613b      	str	r3, [r7, #16]
  uint32_t num_packets = 1U;
 8005174:	2301      	movs	r3, #1
 8005176:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  USBx_HC(chnum)->HCTSIZ = ((num_packets << 19) & USB_OTG_HCTSIZ_PKTCNT) |
 8005178:	68fb      	ldr	r3, [r7, #12]
 800517a:	04da      	lsls	r2, r3, #19
 800517c:	4b15      	ldr	r3, [pc, #84]	; (80051d4 <USB_DoPing+0x74>)
 800517e:	4013      	ands	r3, r2
 8005180:	693a      	ldr	r2, [r7, #16]
 8005182:	0151      	lsls	r1, r2, #5
 8005184:	697a      	ldr	r2, [r7, #20]
 8005186:	440a      	add	r2, r1
 8005188:	f502 62a0 	add.w	r2, r2, #1280	; 0x500
 800518c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005190:	6113      	str	r3, [r2, #16]
                           USB_OTG_HCTSIZ_DOPING;

  /* Set host channel enable */
  tmpreg = USBx_HC(chnum)->HCCHAR;
 8005192:	693b      	ldr	r3, [r7, #16]
 8005194:	015a      	lsls	r2, r3, #5
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	4413      	add	r3, r2
 800519a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	60bb      	str	r3, [r7, #8]
  tmpreg &= ~USB_OTG_HCCHAR_CHDIS;
 80051a2:	68bb      	ldr	r3, [r7, #8]
 80051a4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80051a8:	60bb      	str	r3, [r7, #8]
  tmpreg |= USB_OTG_HCCHAR_CHENA;
 80051aa:	68bb      	ldr	r3, [r7, #8]
 80051ac:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80051b0:	60bb      	str	r3, [r7, #8]
  USBx_HC(chnum)->HCCHAR = tmpreg;
 80051b2:	693b      	ldr	r3, [r7, #16]
 80051b4:	015a      	lsls	r2, r3, #5
 80051b6:	697b      	ldr	r3, [r7, #20]
 80051b8:	4413      	add	r3, r2
 80051ba:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80051be:	461a      	mov	r2, r3
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 80051c4:	2300      	movs	r3, #0
}
 80051c6:	4618      	mov	r0, r3
 80051c8:	371c      	adds	r7, #28
 80051ca:	46bd      	mov	sp, r7
 80051cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d0:	4770      	bx	lr
 80051d2:	bf00      	nop
 80051d4:	1ff80000 	.word	0x1ff80000

080051d8 <USB_StopHost>:
  * @brief  Stop Host Core
  * @param  USBx  Selected device
  * @retval HAL state
  */
HAL_StatusTypeDef USB_StopHost(USB_OTG_GlobalTypeDef *USBx)
{
 80051d8:	b580      	push	{r7, lr}
 80051da:	b088      	sub	sp, #32
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 80051e0:	2300      	movs	r3, #0
 80051e2:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	617b      	str	r3, [r7, #20]
  __IO uint32_t count = 0U;
 80051e8:	2300      	movs	r3, #0
 80051ea:	60fb      	str	r3, [r7, #12]
  uint32_t value;
  uint32_t i;

  (void)USB_DisableGlobalInt(USBx);
 80051ec:	6878      	ldr	r0, [r7, #4]
 80051ee:	f7ff f912 	bl	8004416 <USB_DisableGlobalInt>

  /* Flush USB FIFO */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80051f2:	2110      	movs	r1, #16
 80051f4:	6878      	ldr	r0, [r7, #4]
 80051f6:	f7ff f96b 	bl	80044d0 <USB_FlushTxFifo>
 80051fa:	4603      	mov	r3, r0
 80051fc:	2b00      	cmp	r3, #0
 80051fe:	d001      	beq.n	8005204 <USB_StopHost+0x2c>
  {
    ret = HAL_ERROR;
 8005200:	2301      	movs	r3, #1
 8005202:	77fb      	strb	r3, [r7, #31]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8005204:	6878      	ldr	r0, [r7, #4]
 8005206:	f7ff f997 	bl	8004538 <USB_FlushRxFifo>
 800520a:	4603      	mov	r3, r0
 800520c:	2b00      	cmp	r3, #0
 800520e:	d001      	beq.n	8005214 <USB_StopHost+0x3c>
  {
    ret = HAL_ERROR;
 8005210:	2301      	movs	r3, #1
 8005212:	77fb      	strb	r3, [r7, #31]
  }

  /* Flush out any leftover queued requests. */
  for (i = 0U; i <= 15U; i++)
 8005214:	2300      	movs	r3, #0
 8005216:	61bb      	str	r3, [r7, #24]
 8005218:	e01f      	b.n	800525a <USB_StopHost+0x82>
  {
    value = USBx_HC(i)->HCCHAR;
 800521a:	69bb      	ldr	r3, [r7, #24]
 800521c:	015a      	lsls	r2, r3, #5
 800521e:	697b      	ldr	r3, [r7, #20]
 8005220:	4413      	add	r3, r2
 8005222:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	613b      	str	r3, [r7, #16]
    value |=  USB_OTG_HCCHAR_CHDIS;
 800522a:	693b      	ldr	r3, [r7, #16]
 800522c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8005230:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_CHENA;
 8005232:	693b      	ldr	r3, [r7, #16]
 8005234:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005238:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8005240:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 8005242:	69bb      	ldr	r3, [r7, #24]
 8005244:	015a      	lsls	r2, r3, #5
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	4413      	add	r3, r2
 800524a:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800524e:	461a      	mov	r2, r3
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	6013      	str	r3, [r2, #0]
  for (i = 0U; i <= 15U; i++)
 8005254:	69bb      	ldr	r3, [r7, #24]
 8005256:	3301      	adds	r3, #1
 8005258:	61bb      	str	r3, [r7, #24]
 800525a:	69bb      	ldr	r3, [r7, #24]
 800525c:	2b0f      	cmp	r3, #15
 800525e:	d9dc      	bls.n	800521a <USB_StopHost+0x42>
  }

  /* Halt all channels to put them into a known state. */
  for (i = 0U; i <= 15U; i++)
 8005260:	2300      	movs	r3, #0
 8005262:	61bb      	str	r3, [r7, #24]
 8005264:	e034      	b.n	80052d0 <USB_StopHost+0xf8>
  {
    value = USBx_HC(i)->HCCHAR;
 8005266:	69bb      	ldr	r3, [r7, #24]
 8005268:	015a      	lsls	r2, r3, #5
 800526a:	697b      	ldr	r3, [r7, #20]
 800526c:	4413      	add	r3, r2
 800526e:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHDIS;
 8005276:	693b      	ldr	r3, [r7, #16]
 8005278:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800527c:	613b      	str	r3, [r7, #16]
    value |= USB_OTG_HCCHAR_CHENA;
 800527e:	693b      	ldr	r3, [r7, #16]
 8005280:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005284:	613b      	str	r3, [r7, #16]
    value &= ~USB_OTG_HCCHAR_EPDIR;
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800528c:	613b      	str	r3, [r7, #16]
    USBx_HC(i)->HCCHAR = value;
 800528e:	69bb      	ldr	r3, [r7, #24]
 8005290:	015a      	lsls	r2, r3, #5
 8005292:	697b      	ldr	r3, [r7, #20]
 8005294:	4413      	add	r3, r2
 8005296:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 800529a:	461a      	mov	r2, r3
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	6013      	str	r3, [r2, #0]

    do
    {
      count++;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	3301      	adds	r3, #1
 80052a4:	60fb      	str	r3, [r7, #12]

      if (count > 1000U)
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80052ac:	d80c      	bhi.n	80052c8 <USB_StopHost+0xf0>
      {
        break;
      }
    } while ((USBx_HC(i)->HCCHAR & USB_OTG_HCCHAR_CHENA) == USB_OTG_HCCHAR_CHENA);
 80052ae:	69bb      	ldr	r3, [r7, #24]
 80052b0:	015a      	lsls	r2, r3, #5
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	4413      	add	r3, r2
 80052b6:	f503 63a0 	add.w	r3, r3, #1280	; 0x500
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80052c0:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80052c4:	d0ec      	beq.n	80052a0 <USB_StopHost+0xc8>
 80052c6:	e000      	b.n	80052ca <USB_StopHost+0xf2>
        break;
 80052c8:	bf00      	nop
  for (i = 0U; i <= 15U; i++)
 80052ca:	69bb      	ldr	r3, [r7, #24]
 80052cc:	3301      	adds	r3, #1
 80052ce:	61bb      	str	r3, [r7, #24]
 80052d0:	69bb      	ldr	r3, [r7, #24]
 80052d2:	2b0f      	cmp	r3, #15
 80052d4:	d9c7      	bls.n	8005266 <USB_StopHost+0x8e>
  }

  /* Clear any pending Host interrupts */
  USBx_HOST->HAINT = 0xFFFFFFFFU;
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80052dc:	461a      	mov	r2, r3
 80052de:	f04f 33ff 	mov.w	r3, #4294967295
 80052e2:	6153      	str	r3, [r2, #20]
  USBx->GINTSTS = 0xFFFFFFFFU;
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	f04f 32ff 	mov.w	r2, #4294967295
 80052ea:	615a      	str	r2, [r3, #20]

  (void)USB_EnableGlobalInt(USBx);
 80052ec:	6878      	ldr	r0, [r7, #4]
 80052ee:	f7ff f881 	bl	80043f4 <USB_EnableGlobalInt>

  return ret;
 80052f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80052f4:	4618      	mov	r0, r3
 80052f6:	3720      	adds	r7, #32
 80052f8:	46bd      	mov	sp, r7
 80052fa:	bd80      	pop	{r7, pc}

080052fc <USBH_CDC_InterfaceInit>:
  *         The function init the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceInit(USBH_HandleTypeDef *phost)
{
 80052fc:	b590      	push	{r4, r7, lr}
 80052fe:	b089      	sub	sp, #36	; 0x24
 8005300:	af04      	add	r7, sp, #16
 8005302:	6078      	str	r0, [r7, #4]

  USBH_StatusTypeDef status;
  uint8_t interface;
  CDC_HandleTypeDef *CDC_Handle;

  interface = USBH_FindInterface(phost, COMMUNICATION_INTERFACE_CLASS_CODE,
 8005304:	2301      	movs	r3, #1
 8005306:	2202      	movs	r2, #2
 8005308:	2102      	movs	r1, #2
 800530a:	6878      	ldr	r0, [r7, #4]
 800530c:	f000 fc66 	bl	8005bdc <USBH_FindInterface>
 8005310:	4603      	mov	r3, r0
 8005312:	73fb      	strb	r3, [r7, #15]
                                   ABSTRACT_CONTROL_MODEL, COMMON_AT_COMMAND);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 8005314:	7bfb      	ldrb	r3, [r7, #15]
 8005316:	2bff      	cmp	r3, #255	; 0xff
 8005318:	d002      	beq.n	8005320 <USBH_CDC_InterfaceInit+0x24>
 800531a:	7bfb      	ldrb	r3, [r7, #15]
 800531c:	2b01      	cmp	r3, #1
 800531e:	d901      	bls.n	8005324 <USBH_CDC_InterfaceInit+0x28>
  {
    USBH_DbgLog("Cannot Find the interface for Communication Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005320:	2302      	movs	r3, #2
 8005322:	e13d      	b.n	80055a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  status = USBH_SelectInterface(phost, interface);
 8005324:	7bfb      	ldrb	r3, [r7, #15]
 8005326:	4619      	mov	r1, r3
 8005328:	6878      	ldr	r0, [r7, #4]
 800532a:	f000 fc3b 	bl	8005ba4 <USBH_SelectInterface>
 800532e:	4603      	mov	r3, r0
 8005330:	73bb      	strb	r3, [r7, #14]

  if (status != USBH_OK)
 8005332:	7bbb      	ldrb	r3, [r7, #14]
 8005334:	2b00      	cmp	r3, #0
 8005336:	d001      	beq.n	800533c <USBH_CDC_InterfaceInit+0x40>
  {
    return USBH_FAIL;
 8005338:	2302      	movs	r3, #2
 800533a:	e131      	b.n	80055a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  phost->pActiveClass->pData = (CDC_HandleTypeDef *)USBH_malloc(sizeof(CDC_HandleTypeDef));
 800533c:	687b      	ldr	r3, [r7, #4]
 800533e:	f8d3 437c 	ldr.w	r4, [r3, #892]	; 0x37c
 8005342:	2050      	movs	r0, #80	; 0x50
 8005344:	f002 fcf6 	bl	8007d34 <malloc>
 8005348:	4603      	mov	r3, r0
 800534a:	61e3      	str	r3, [r4, #28]
  CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005352:	69db      	ldr	r3, [r3, #28]
 8005354:	60bb      	str	r3, [r7, #8]

  if (CDC_Handle == NULL)
 8005356:	68bb      	ldr	r3, [r7, #8]
 8005358:	2b00      	cmp	r3, #0
 800535a:	d101      	bne.n	8005360 <USBH_CDC_InterfaceInit+0x64>
  {
    USBH_DbgLog("Cannot allocate memory for CDC Handle");
    return USBH_FAIL;
 800535c:	2302      	movs	r3, #2
 800535e:	e11f      	b.n	80055a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /* Initialize cdc handler */
  (void)USBH_memset(CDC_Handle, 0, sizeof(CDC_HandleTypeDef));
 8005360:	2250      	movs	r2, #80	; 0x50
 8005362:	2100      	movs	r1, #0
 8005364:	68b8      	ldr	r0, [r7, #8]
 8005366:	f002 fcf5 	bl	8007d54 <memset>

  /*Collect the notification endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800536a:	7bfb      	ldrb	r3, [r7, #15]
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	211a      	movs	r1, #26
 8005370:	fb01 f303 	mul.w	r3, r1, r3
 8005374:	4413      	add	r3, r2
 8005376:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800537a:	781b      	ldrb	r3, [r3, #0]
 800537c:	b25b      	sxtb	r3, r3
 800537e:	2b00      	cmp	r3, #0
 8005380:	da15      	bge.n	80053ae <USBH_CDC_InterfaceInit+0xb2>
  {
    CDC_Handle->CommItf.NotifEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005382:	7bfb      	ldrb	r3, [r7, #15]
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	211a      	movs	r1, #26
 8005388:	fb01 f303 	mul.w	r3, r1, r3
 800538c:	4413      	add	r3, r2
 800538e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005392:	781a      	ldrb	r2, [r3, #0]
 8005394:	68bb      	ldr	r3, [r7, #8]
 8005396:	705a      	strb	r2, [r3, #1]
    CDC_Handle->CommItf.NotifEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005398:	7bfb      	ldrb	r3, [r7, #15]
 800539a:	687a      	ldr	r2, [r7, #4]
 800539c:	211a      	movs	r1, #26
 800539e:	fb01 f303 	mul.w	r3, r1, r3
 80053a2:	4413      	add	r3, r2
 80053a4:	f503 7354 	add.w	r3, r3, #848	; 0x350
 80053a8:	881a      	ldrh	r2, [r3, #0]
 80053aa:	68bb      	ldr	r3, [r7, #8]
 80053ac:	815a      	strh	r2, [r3, #10]
  }

  /*Allocate the length for host channel number in*/
  CDC_Handle->CommItf.NotifPipe = USBH_AllocPipe(phost, CDC_Handle->CommItf.NotifEp);
 80053ae:	68bb      	ldr	r3, [r7, #8]
 80053b0:	785b      	ldrb	r3, [r3, #1]
 80053b2:	4619      	mov	r1, r3
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	f001 ff2c 	bl	8007212 <USBH_AllocPipe>
 80053ba:	4603      	mov	r3, r0
 80053bc:	461a      	mov	r2, r3
 80053be:	68bb      	ldr	r3, [r7, #8]
 80053c0:	701a      	strb	r2, [r3, #0]

  /* Open pipe for Notification endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->CommItf.NotifPipe, CDC_Handle->CommItf.NotifEp,
 80053c2:	68bb      	ldr	r3, [r7, #8]
 80053c4:	7819      	ldrb	r1, [r3, #0]
 80053c6:	68bb      	ldr	r3, [r7, #8]
 80053c8:	7858      	ldrb	r0, [r3, #1]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80053d6:	68ba      	ldr	r2, [r7, #8]
 80053d8:	8952      	ldrh	r2, [r2, #10]
 80053da:	9202      	str	r2, [sp, #8]
 80053dc:	2203      	movs	r2, #3
 80053de:	9201      	str	r2, [sp, #4]
 80053e0:	9300      	str	r3, [sp, #0]
 80053e2:	4623      	mov	r3, r4
 80053e4:	4602      	mov	r2, r0
 80053e6:	6878      	ldr	r0, [r7, #4]
 80053e8:	f001 fee4 	bl	80071b4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_INTR,
                      CDC_Handle->CommItf.NotifEpSize);

  (void)USBH_LL_SetToggle(phost, CDC_Handle->CommItf.NotifPipe, 0U);
 80053ec:	68bb      	ldr	r3, [r7, #8]
 80053ee:	781b      	ldrb	r3, [r3, #0]
 80053f0:	2200      	movs	r2, #0
 80053f2:	4619      	mov	r1, r3
 80053f4:	6878      	ldr	r0, [r7, #4]
 80053f6:	f002 fbf5 	bl	8007be4 <USBH_LL_SetToggle>

  interface = USBH_FindInterface(phost, DATA_INTERFACE_CLASS_CODE,
 80053fa:	2300      	movs	r3, #0
 80053fc:	2200      	movs	r2, #0
 80053fe:	210a      	movs	r1, #10
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f000 fbeb 	bl	8005bdc <USBH_FindInterface>
 8005406:	4603      	mov	r3, r0
 8005408:	73fb      	strb	r3, [r7, #15]
                                   RESERVED, NO_CLASS_SPECIFIC_PROTOCOL_CODE);

  if ((interface == 0xFFU) || (interface >= USBH_MAX_NUM_INTERFACES)) /* No Valid Interface */
 800540a:	7bfb      	ldrb	r3, [r7, #15]
 800540c:	2bff      	cmp	r3, #255	; 0xff
 800540e:	d002      	beq.n	8005416 <USBH_CDC_InterfaceInit+0x11a>
 8005410:	7bfb      	ldrb	r3, [r7, #15]
 8005412:	2b01      	cmp	r3, #1
 8005414:	d901      	bls.n	800541a <USBH_CDC_InterfaceInit+0x11e>
  {
    USBH_DbgLog("Cannot Find the interface for Data Interface Class.", phost->pActiveClass->Name);
    return USBH_FAIL;
 8005416:	2302      	movs	r3, #2
 8005418:	e0c2      	b.n	80055a0 <USBH_CDC_InterfaceInit+0x2a4>
  }

  /*Collect the class specific endpoint address and length*/
  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress & 0x80U) != 0U)
 800541a:	7bfb      	ldrb	r3, [r7, #15]
 800541c:	687a      	ldr	r2, [r7, #4]
 800541e:	211a      	movs	r1, #26
 8005420:	fb01 f303 	mul.w	r3, r1, r3
 8005424:	4413      	add	r3, r2
 8005426:	f203 334e 	addw	r3, r3, #846	; 0x34e
 800542a:	781b      	ldrb	r3, [r3, #0]
 800542c:	b25b      	sxtb	r3, r3
 800542e:	2b00      	cmp	r3, #0
 8005430:	da16      	bge.n	8005460 <USBH_CDC_InterfaceInit+0x164>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005432:	7bfb      	ldrb	r3, [r7, #15]
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	211a      	movs	r1, #26
 8005438:	fb01 f303 	mul.w	r3, r1, r3
 800543c:	4413      	add	r3, r2
 800543e:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005442:	781a      	ldrb	r2, [r3, #0]
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005448:	7bfb      	ldrb	r3, [r7, #15]
 800544a:	687a      	ldr	r2, [r7, #4]
 800544c:	211a      	movs	r1, #26
 800544e:	fb01 f303 	mul.w	r3, r1, r3
 8005452:	4413      	add	r3, r2
 8005454:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005458:	881a      	ldrh	r2, [r3, #0]
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	835a      	strh	r2, [r3, #26]
 800545e:	e015      	b.n	800548c <USBH_CDC_InterfaceInit+0x190>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].bEndpointAddress;
 8005460:	7bfb      	ldrb	r3, [r7, #15]
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	211a      	movs	r1, #26
 8005466:	fb01 f303 	mul.w	r3, r1, r3
 800546a:	4413      	add	r3, r2
 800546c:	f203 334e 	addw	r3, r3, #846	; 0x34e
 8005470:	781a      	ldrb	r2, [r3, #0]
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[0].wMaxPacketSize;
 8005476:	7bfb      	ldrb	r3, [r7, #15]
 8005478:	687a      	ldr	r2, [r7, #4]
 800547a:	211a      	movs	r1, #26
 800547c:	fb01 f303 	mul.w	r3, r1, r3
 8005480:	4413      	add	r3, r2
 8005482:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8005486:	881a      	ldrh	r2, [r3, #0]
 8005488:	68bb      	ldr	r3, [r7, #8]
 800548a:	831a      	strh	r2, [r3, #24]
  }

  if ((phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress & 0x80U) != 0U)
 800548c:	7bfb      	ldrb	r3, [r7, #15]
 800548e:	687a      	ldr	r2, [r7, #4]
 8005490:	211a      	movs	r1, #26
 8005492:	fb01 f303 	mul.w	r3, r1, r3
 8005496:	4413      	add	r3, r2
 8005498:	f203 3356 	addw	r3, r3, #854	; 0x356
 800549c:	781b      	ldrb	r3, [r3, #0]
 800549e:	b25b      	sxtb	r3, r3
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	da16      	bge.n	80054d2 <USBH_CDC_InterfaceInit+0x1d6>
  {
    CDC_Handle->DataItf.InEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80054a4:	7bfb      	ldrb	r3, [r7, #15]
 80054a6:	687a      	ldr	r2, [r7, #4]
 80054a8:	211a      	movs	r1, #26
 80054aa:	fb01 f303 	mul.w	r3, r1, r3
 80054ae:	4413      	add	r3, r2
 80054b0:	f203 3356 	addw	r3, r3, #854	; 0x356
 80054b4:	781a      	ldrb	r2, [r3, #0]
 80054b6:	68bb      	ldr	r3, [r7, #8]
 80054b8:	73da      	strb	r2, [r3, #15]
    CDC_Handle->DataItf.InEpSize  = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80054ba:	7bfb      	ldrb	r3, [r7, #15]
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	211a      	movs	r1, #26
 80054c0:	fb01 f303 	mul.w	r3, r1, r3
 80054c4:	4413      	add	r3, r2
 80054c6:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80054ca:	881a      	ldrh	r2, [r3, #0]
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	835a      	strh	r2, [r3, #26]
 80054d0:	e015      	b.n	80054fe <USBH_CDC_InterfaceInit+0x202>
  }
  else
  {
    CDC_Handle->DataItf.OutEp = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].bEndpointAddress;
 80054d2:	7bfb      	ldrb	r3, [r7, #15]
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	211a      	movs	r1, #26
 80054d8:	fb01 f303 	mul.w	r3, r1, r3
 80054dc:	4413      	add	r3, r2
 80054de:	f203 3356 	addw	r3, r3, #854	; 0x356
 80054e2:	781a      	ldrb	r2, [r3, #0]
 80054e4:	68bb      	ldr	r3, [r7, #8]
 80054e6:	739a      	strb	r2, [r3, #14]
    CDC_Handle->DataItf.OutEpSize = phost->device.CfgDesc.Itf_Desc[interface].Ep_Desc[1].wMaxPacketSize;
 80054e8:	7bfb      	ldrb	r3, [r7, #15]
 80054ea:	687a      	ldr	r2, [r7, #4]
 80054ec:	211a      	movs	r1, #26
 80054ee:	fb01 f303 	mul.w	r3, r1, r3
 80054f2:	4413      	add	r3, r2
 80054f4:	f503 7356 	add.w	r3, r3, #856	; 0x358
 80054f8:	881a      	ldrh	r2, [r3, #0]
 80054fa:	68bb      	ldr	r3, [r7, #8]
 80054fc:	831a      	strh	r2, [r3, #24]
  }

  /*Allocate the length for host channel number out*/
  CDC_Handle->DataItf.OutPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.OutEp);
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	7b9b      	ldrb	r3, [r3, #14]
 8005502:	4619      	mov	r1, r3
 8005504:	6878      	ldr	r0, [r7, #4]
 8005506:	f001 fe84 	bl	8007212 <USBH_AllocPipe>
 800550a:	4603      	mov	r3, r0
 800550c:	461a      	mov	r2, r3
 800550e:	68bb      	ldr	r3, [r7, #8]
 8005510:	735a      	strb	r2, [r3, #13]

  /*Allocate the length for host channel number in*/
  CDC_Handle->DataItf.InPipe = USBH_AllocPipe(phost, CDC_Handle->DataItf.InEp);
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	7bdb      	ldrb	r3, [r3, #15]
 8005516:	4619      	mov	r1, r3
 8005518:	6878      	ldr	r0, [r7, #4]
 800551a:	f001 fe7a 	bl	8007212 <USBH_AllocPipe>
 800551e:	4603      	mov	r3, r0
 8005520:	461a      	mov	r2, r3
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	731a      	strb	r2, [r3, #12]

  /* Open channel for OUT endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.OutPipe, CDC_Handle->DataItf.OutEp,
 8005526:	68bb      	ldr	r3, [r7, #8]
 8005528:	7b59      	ldrb	r1, [r3, #13]
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	7b98      	ldrb	r0, [r3, #14]
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800553a:	68ba      	ldr	r2, [r7, #8]
 800553c:	8b12      	ldrh	r2, [r2, #24]
 800553e:	9202      	str	r2, [sp, #8]
 8005540:	2202      	movs	r2, #2
 8005542:	9201      	str	r2, [sp, #4]
 8005544:	9300      	str	r3, [sp, #0]
 8005546:	4623      	mov	r3, r4
 8005548:	4602      	mov	r2, r0
 800554a:	6878      	ldr	r0, [r7, #4]
 800554c:	f001 fe32 	bl	80071b4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.OutEpSize);

  /* Open channel for IN endpoint */
  (void)USBH_OpenPipe(phost, CDC_Handle->DataItf.InPipe, CDC_Handle->DataItf.InEp,
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	7b19      	ldrb	r1, [r3, #12]
 8005554:	68bb      	ldr	r3, [r7, #8]
 8005556:	7bd8      	ldrb	r0, [r3, #15]
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	f893 431c 	ldrb.w	r4, [r3, #796]	; 0x31c
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8005564:	68ba      	ldr	r2, [r7, #8]
 8005566:	8b52      	ldrh	r2, [r2, #26]
 8005568:	9202      	str	r2, [sp, #8]
 800556a:	2202      	movs	r2, #2
 800556c:	9201      	str	r2, [sp, #4]
 800556e:	9300      	str	r3, [sp, #0]
 8005570:	4623      	mov	r3, r4
 8005572:	4602      	mov	r2, r0
 8005574:	6878      	ldr	r0, [r7, #4]
 8005576:	f001 fe1d 	bl	80071b4 <USBH_OpenPipe>
                      phost->device.address, phost->device.speed, USB_EP_TYPE_BULK,
                      CDC_Handle->DataItf.InEpSize);

  CDC_Handle->state = CDC_IDLE_STATE;
 800557a:	68bb      	ldr	r3, [r7, #8]
 800557c:	2200      	movs	r2, #0
 800557e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.OutPipe, 0U);
 8005582:	68bb      	ldr	r3, [r7, #8]
 8005584:	7b5b      	ldrb	r3, [r3, #13]
 8005586:	2200      	movs	r2, #0
 8005588:	4619      	mov	r1, r3
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f002 fb2a 	bl	8007be4 <USBH_LL_SetToggle>
  (void)USBH_LL_SetToggle(phost, CDC_Handle->DataItf.InPipe, 0U);
 8005590:	68bb      	ldr	r3, [r7, #8]
 8005592:	7b1b      	ldrb	r3, [r3, #12]
 8005594:	2200      	movs	r2, #0
 8005596:	4619      	mov	r1, r3
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f002 fb23 	bl	8007be4 <USBH_LL_SetToggle>

  return USBH_OK;
 800559e:	2300      	movs	r3, #0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3714      	adds	r7, #20
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd90      	pop	{r4, r7, pc}

080055a8 <USBH_CDC_InterfaceDeInit>:
  *         The function DeInit the Pipes used for the CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_InterfaceDeInit(USBH_HandleTypeDef *phost)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b084      	sub	sp, #16
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80055b6:	69db      	ldr	r3, [r3, #28]
 80055b8:	60fb      	str	r3, [r7, #12]

  if ((CDC_Handle->CommItf.NotifPipe) != 0U)
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	781b      	ldrb	r3, [r3, #0]
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d00e      	beq.n	80055e0 <USBH_CDC_InterfaceDeInit+0x38>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	781b      	ldrb	r3, [r3, #0]
 80055c6:	4619      	mov	r1, r3
 80055c8:	6878      	ldr	r0, [r7, #4]
 80055ca:	f001 fe12 	bl	80071f2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->CommItf.NotifPipe);
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	781b      	ldrb	r3, [r3, #0]
 80055d2:	4619      	mov	r1, r3
 80055d4:	6878      	ldr	r0, [r7, #4]
 80055d6:	f001 fe3d 	bl	8007254 <USBH_FreePipe>
    CDC_Handle->CommItf.NotifPipe = 0U;     /* Reset the Channel as Free */
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	2200      	movs	r2, #0
 80055de:	701a      	strb	r2, [r3, #0]
  }

  if ((CDC_Handle->DataItf.InPipe) != 0U)
 80055e0:	68fb      	ldr	r3, [r7, #12]
 80055e2:	7b1b      	ldrb	r3, [r3, #12]
 80055e4:	2b00      	cmp	r3, #0
 80055e6:	d00e      	beq.n	8005606 <USBH_CDC_InterfaceDeInit+0x5e>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.InPipe);
 80055e8:	68fb      	ldr	r3, [r7, #12]
 80055ea:	7b1b      	ldrb	r3, [r3, #12]
 80055ec:	4619      	mov	r1, r3
 80055ee:	6878      	ldr	r0, [r7, #4]
 80055f0:	f001 fdff 	bl	80071f2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.InPipe);
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	7b1b      	ldrb	r3, [r3, #12]
 80055f8:	4619      	mov	r1, r3
 80055fa:	6878      	ldr	r0, [r7, #4]
 80055fc:	f001 fe2a 	bl	8007254 <USBH_FreePipe>
    CDC_Handle->DataItf.InPipe = 0U;     /* Reset the Channel as Free */
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	2200      	movs	r2, #0
 8005604:	731a      	strb	r2, [r3, #12]
  }

  if ((CDC_Handle->DataItf.OutPipe) != 0U)
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	7b5b      	ldrb	r3, [r3, #13]
 800560a:	2b00      	cmp	r3, #0
 800560c:	d00e      	beq.n	800562c <USBH_CDC_InterfaceDeInit+0x84>
  {
    (void)USBH_ClosePipe(phost, CDC_Handle->DataItf.OutPipe);
 800560e:	68fb      	ldr	r3, [r7, #12]
 8005610:	7b5b      	ldrb	r3, [r3, #13]
 8005612:	4619      	mov	r1, r3
 8005614:	6878      	ldr	r0, [r7, #4]
 8005616:	f001 fdec 	bl	80071f2 <USBH_ClosePipe>
    (void)USBH_FreePipe(phost, CDC_Handle->DataItf.OutPipe);
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	7b5b      	ldrb	r3, [r3, #13]
 800561e:	4619      	mov	r1, r3
 8005620:	6878      	ldr	r0, [r7, #4]
 8005622:	f001 fe17 	bl	8007254 <USBH_FreePipe>
    CDC_Handle->DataItf.OutPipe = 0U;    /* Reset the Channel as Free */
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	2200      	movs	r2, #0
 800562a:	735a      	strb	r2, [r3, #13]
  }

  if ((phost->pActiveClass->pData) != NULL)
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005632:	69db      	ldr	r3, [r3, #28]
 8005634:	2b00      	cmp	r3, #0
 8005636:	d00b      	beq.n	8005650 <USBH_CDC_InterfaceDeInit+0xa8>
  {
    USBH_free(phost->pActiveClass->pData);
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800563e:	69db      	ldr	r3, [r3, #28]
 8005640:	4618      	mov	r0, r3
 8005642:	f002 fb7f 	bl	8007d44 <free>
    phost->pActiveClass->pData = 0U;
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800564c:	2200      	movs	r2, #0
 800564e:	61da      	str	r2, [r3, #28]
  }

  return USBH_OK;
 8005650:	2300      	movs	r3, #0
}
 8005652:	4618      	mov	r0, r3
 8005654:	3710      	adds	r7, #16
 8005656:	46bd      	mov	sp, r7
 8005658:	bd80      	pop	{r7, pc}

0800565a <USBH_CDC_ClassRequest>:
  *         for CDC class.
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_ClassRequest(USBH_HandleTypeDef *phost)
{
 800565a:	b580      	push	{r7, lr}
 800565c:	b084      	sub	sp, #16
 800565e:	af00      	add	r7, sp, #0
 8005660:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status;
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005668:	69db      	ldr	r3, [r3, #28]
 800566a:	60fb      	str	r3, [r7, #12]

  /* Issue the get line coding request */
  status = GetLineCoding(phost, &CDC_Handle->LineCoding);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	3340      	adds	r3, #64	; 0x40
 8005670:	4619      	mov	r1, r3
 8005672:	6878      	ldr	r0, [r7, #4]
 8005674:	f000 f8b1 	bl	80057da <GetLineCoding>
 8005678:	4603      	mov	r3, r0
 800567a:	72fb      	strb	r3, [r7, #11]
  if (status == USBH_OK)
 800567c:	7afb      	ldrb	r3, [r7, #11]
 800567e:	2b00      	cmp	r3, #0
 8005680:	d105      	bne.n	800568e <USBH_CDC_ClassRequest+0x34>
  {
    phost->pUser(phost, HOST_USER_CLASS_ACTIVE);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005688:	2102      	movs	r1, #2
 800568a:	6878      	ldr	r0, [r7, #4]
 800568c:	4798      	blx	r3
  else
  {
    /* .. */
  }

  return status;
 800568e:	7afb      	ldrb	r3, [r7, #11]
}
 8005690:	4618      	mov	r0, r3
 8005692:	3710      	adds	r7, #16
 8005694:	46bd      	mov	sp, r7
 8005696:	bd80      	pop	{r7, pc}

08005698 <USBH_CDC_Process>:
  *         The function is for managing state machine for CDC data transfers
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_Process(USBH_HandleTypeDef *phost)
{
 8005698:	b580      	push	{r7, lr}
 800569a:	b084      	sub	sp, #16
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef status = USBH_BUSY;
 80056a0:	2301      	movs	r3, #1
 80056a2:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef req_status = USBH_OK;
 80056a4:	2300      	movs	r3, #0
 80056a6:	73bb      	strb	r3, [r7, #14]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 80056ae:	69db      	ldr	r3, [r3, #28]
 80056b0:	60bb      	str	r3, [r7, #8]

  switch (CDC_Handle->state)
 80056b2:	68bb      	ldr	r3, [r7, #8]
 80056b4:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 80056b8:	2b04      	cmp	r3, #4
 80056ba:	d877      	bhi.n	80057ac <USBH_CDC_Process+0x114>
 80056bc:	a201      	add	r2, pc, #4	; (adr r2, 80056c4 <USBH_CDC_Process+0x2c>)
 80056be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056c2:	bf00      	nop
 80056c4:	080056d9 	.word	0x080056d9
 80056c8:	080056df 	.word	0x080056df
 80056cc:	0800570f 	.word	0x0800570f
 80056d0:	08005783 	.word	0x08005783
 80056d4:	08005791 	.word	0x08005791
  {

    case CDC_IDLE_STATE:
      status = USBH_OK;
 80056d8:	2300      	movs	r3, #0
 80056da:	73fb      	strb	r3, [r7, #15]
      break;
 80056dc:	e06d      	b.n	80057ba <USBH_CDC_Process+0x122>

    case CDC_SET_LINE_CODING_STATE:
      req_status = SetLineCoding(phost, CDC_Handle->pUserLineCoding);
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80056e2:	4619      	mov	r1, r3
 80056e4:	6878      	ldr	r0, [r7, #4]
 80056e6:	f000 f897 	bl	8005818 <SetLineCoding>
 80056ea:	4603      	mov	r3, r0
 80056ec:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 80056ee:	7bbb      	ldrb	r3, [r7, #14]
 80056f0:	2b00      	cmp	r3, #0
 80056f2:	d104      	bne.n	80056fe <USBH_CDC_Process+0x66>
      {
        CDC_Handle->state = CDC_GET_LAST_LINE_CODING_STATE;
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	2202      	movs	r2, #2
 80056f8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 80056fc:	e058      	b.n	80057b0 <USBH_CDC_Process+0x118>
        if (req_status != USBH_BUSY)
 80056fe:	7bbb      	ldrb	r3, [r7, #14]
 8005700:	2b01      	cmp	r3, #1
 8005702:	d055      	beq.n	80057b0 <USBH_CDC_Process+0x118>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005704:	68bb      	ldr	r3, [r7, #8]
 8005706:	2204      	movs	r2, #4
 8005708:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 800570c:	e050      	b.n	80057b0 <USBH_CDC_Process+0x118>


    case CDC_GET_LAST_LINE_CODING_STATE:
      req_status = GetLineCoding(phost, &(CDC_Handle->LineCoding));
 800570e:	68bb      	ldr	r3, [r7, #8]
 8005710:	3340      	adds	r3, #64	; 0x40
 8005712:	4619      	mov	r1, r3
 8005714:	6878      	ldr	r0, [r7, #4]
 8005716:	f000 f860 	bl	80057da <GetLineCoding>
 800571a:	4603      	mov	r3, r0
 800571c:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800571e:	7bbb      	ldrb	r3, [r7, #14]
 8005720:	2b00      	cmp	r3, #0
 8005722:	d126      	bne.n	8005772 <USBH_CDC_Process+0xda>
      {
        CDC_Handle->state = CDC_IDLE_STATE;
 8005724:	68bb      	ldr	r3, [r7, #8]
 8005726:	2200      	movs	r2, #0
 8005728:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005736:	791b      	ldrb	r3, [r3, #4]
 8005738:	429a      	cmp	r2, r3
 800573a:	d13b      	bne.n	80057b4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 800573c:	68bb      	ldr	r3, [r7, #8]
 800573e:	f893 2046 	ldrb.w	r2, [r3, #70]	; 0x46
 8005742:	68bb      	ldr	r3, [r7, #8]
 8005744:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005746:	799b      	ldrb	r3, [r3, #6]
        if ((CDC_Handle->LineCoding.b.bCharFormat == CDC_Handle->pUserLineCoding->b.bCharFormat) &&
 8005748:	429a      	cmp	r2, r3
 800574a:	d133      	bne.n	80057b4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 800574c:	68bb      	ldr	r3, [r7, #8]
 800574e:	f893 2045 	ldrb.w	r2, [r3, #69]	; 0x45
 8005752:	68bb      	ldr	r3, [r7, #8]
 8005754:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005756:	795b      	ldrb	r3, [r3, #5]
            (CDC_Handle->LineCoding.b.bDataBits == CDC_Handle->pUserLineCoding->b.bDataBits) &&
 8005758:	429a      	cmp	r2, r3
 800575a:	d12b      	bne.n	80057b4 <USBH_CDC_Process+0x11c>
            (CDC_Handle->LineCoding.b.dwDTERate == CDC_Handle->pUserLineCoding->b.dwDTERate))
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005764:	681b      	ldr	r3, [r3, #0]
            (CDC_Handle->LineCoding.b.bParityType == CDC_Handle->pUserLineCoding->b.bParityType) &&
 8005766:	429a      	cmp	r2, r3
 8005768:	d124      	bne.n	80057b4 <USBH_CDC_Process+0x11c>
        {
          USBH_CDC_LineCodingChanged(phost);
 800576a:	6878      	ldr	r0, [r7, #4]
 800576c:	f000 f958 	bl	8005a20 <USBH_CDC_LineCodingChanged>
        if (req_status != USBH_BUSY)
        {
          CDC_Handle->state = CDC_ERROR_STATE;
        }
      }
      break;
 8005770:	e020      	b.n	80057b4 <USBH_CDC_Process+0x11c>
        if (req_status != USBH_BUSY)
 8005772:	7bbb      	ldrb	r3, [r7, #14]
 8005774:	2b01      	cmp	r3, #1
 8005776:	d01d      	beq.n	80057b4 <USBH_CDC_Process+0x11c>
          CDC_Handle->state = CDC_ERROR_STATE;
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	2204      	movs	r2, #4
 800577c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      break;
 8005780:	e018      	b.n	80057b4 <USBH_CDC_Process+0x11c>

    case CDC_TRANSFER_DATA:
      CDC_ProcessTransmission(phost);
 8005782:	6878      	ldr	r0, [r7, #4]
 8005784:	f000 f867 	bl	8005856 <CDC_ProcessTransmission>
      CDC_ProcessReception(phost);
 8005788:	6878      	ldr	r0, [r7, #4]
 800578a:	f000 f8da 	bl	8005942 <CDC_ProcessReception>
      break;
 800578e:	e014      	b.n	80057ba <USBH_CDC_Process+0x122>

    case CDC_ERROR_STATE:
      req_status = USBH_ClrFeature(phost, 0x00U);
 8005790:	2100      	movs	r1, #0
 8005792:	6878      	ldr	r0, [r7, #4]
 8005794:	f000 ffef 	bl	8006776 <USBH_ClrFeature>
 8005798:	4603      	mov	r3, r0
 800579a:	73bb      	strb	r3, [r7, #14]

      if (req_status == USBH_OK)
 800579c:	7bbb      	ldrb	r3, [r7, #14]
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d10a      	bne.n	80057b8 <USBH_CDC_Process+0x120>
      {
        /*Change the state to waiting*/
        CDC_Handle->state = CDC_IDLE_STATE;
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	2200      	movs	r2, #0
 80057a6:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
      }
      break;
 80057aa:	e005      	b.n	80057b8 <USBH_CDC_Process+0x120>

    default:
      break;
 80057ac:	bf00      	nop
 80057ae:	e004      	b.n	80057ba <USBH_CDC_Process+0x122>
      break;
 80057b0:	bf00      	nop
 80057b2:	e002      	b.n	80057ba <USBH_CDC_Process+0x122>
      break;
 80057b4:	bf00      	nop
 80057b6:	e000      	b.n	80057ba <USBH_CDC_Process+0x122>
      break;
 80057b8:	bf00      	nop

  }

  return status;
 80057ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3710      	adds	r7, #16
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bd80      	pop	{r7, pc}

080057c4 <USBH_CDC_SOFProcess>:
  *         The function is for managing SOF callback
  * @param  phost: Host handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_CDC_SOFProcess(USBH_HandleTypeDef *phost)
{
 80057c4:	b480      	push	{r7}
 80057c6:	b083      	sub	sp, #12
 80057c8:	af00      	add	r7, sp, #0
 80057ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);

  return USBH_OK;
 80057cc:	2300      	movs	r3, #0
}
 80057ce:	4618      	mov	r0, r3
 80057d0:	370c      	adds	r7, #12
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr

080057da <GetLineCoding>:
  *         configured line coding.
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef GetLineCoding(USBH_HandleTypeDef *phost, CDC_LineCodingTypeDef *linecoding)
{
 80057da:	b580      	push	{r7, lr}
 80057dc:	b082      	sub	sp, #8
 80057de:	af00      	add	r7, sp, #0
 80057e0:	6078      	str	r0, [r7, #4]
 80057e2:	6039      	str	r1, [r7, #0]

  phost->Control.setup.b.bmRequestType = USB_D2H | USB_REQ_TYPE_CLASS | \
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	22a1      	movs	r2, #161	; 0xa1
 80057e8:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_GET_LINE_CODING;
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	2221      	movs	r2, #33	; 0x21
 80057ee:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2200      	movs	r2, #0
 80057f4:	825a      	strh	r2, [r3, #18]
  phost->Control.setup.b.wIndex.w = 0U;
 80057f6:	687b      	ldr	r3, [r7, #4]
 80057f8:	2200      	movs	r2, #0
 80057fa:	829a      	strh	r2, [r3, #20]
  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2207      	movs	r2, #7
 8005800:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	2207      	movs	r2, #7
 8005806:	4619      	mov	r1, r3
 8005808:	6878      	ldr	r0, [r7, #4]
 800580a:	f001 fa81 	bl	8006d10 <USBH_CtlReq>
 800580e:	4603      	mov	r3, r0
}
 8005810:	4618      	mov	r0, r3
 8005812:	3708      	adds	r7, #8
 8005814:	46bd      	mov	sp, r7
 8005816:	bd80      	pop	{r7, pc}

08005818 <SetLineCoding>:
  * @param  pdev: Selected device
  * @retval USBH_StatusTypeDef : USB ctl xfer status
  */
static USBH_StatusTypeDef SetLineCoding(USBH_HandleTypeDef *phost,
                                        CDC_LineCodingTypeDef *linecoding)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b082      	sub	sp, #8
 800581c:	af00      	add	r7, sp, #0
 800581e:	6078      	str	r0, [r7, #4]
 8005820:	6039      	str	r1, [r7, #0]
  phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_TYPE_CLASS |
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	2221      	movs	r2, #33	; 0x21
 8005826:	741a      	strb	r2, [r3, #16]
                                         USB_REQ_RECIPIENT_INTERFACE;

  phost->Control.setup.b.bRequest = CDC_SET_LINE_CODING;
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	2220      	movs	r2, #32
 800582c:	745a      	strb	r2, [r3, #17]
  phost->Control.setup.b.wValue.w = 0U;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	2200      	movs	r2, #0
 8005832:	825a      	strh	r2, [r3, #18]

  phost->Control.setup.b.wIndex.w = 0U;
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	2200      	movs	r2, #0
 8005838:	829a      	strh	r2, [r3, #20]

  phost->Control.setup.b.wLength.w = LINE_CODING_STRUCTURE_SIZE;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	2207      	movs	r2, #7
 800583e:	82da      	strh	r2, [r3, #22]

  return USBH_CtlReq(phost, linecoding->Array, LINE_CODING_STRUCTURE_SIZE);
 8005840:	683b      	ldr	r3, [r7, #0]
 8005842:	2207      	movs	r2, #7
 8005844:	4619      	mov	r1, r3
 8005846:	6878      	ldr	r0, [r7, #4]
 8005848:	f001 fa62 	bl	8006d10 <USBH_CtlReq>
 800584c:	4603      	mov	r3, r0
}
 800584e:	4618      	mov	r0, r3
 8005850:	3708      	adds	r7, #8
 8005852:	46bd      	mov	sp, r7
 8005854:	bd80      	pop	{r7, pc}

08005856 <CDC_ProcessTransmission>:
  * @brief  The function is responsible for sending data to the device
  *  @param  pdev: Selected device
  * @retval None
  */
static void CDC_ProcessTransmission(USBH_HandleTypeDef *phost)
{
 8005856:	b580      	push	{r7, lr}
 8005858:	b086      	sub	sp, #24
 800585a:	af02      	add	r7, sp, #8
 800585c:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005864:	69db      	ldr	r3, [r3, #28]
 8005866:	60fb      	str	r3, [r7, #12]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005868:	2300      	movs	r3, #0
 800586a:	72fb      	strb	r3, [r7, #11]

  switch (CDC_Handle->data_tx_state)
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8005872:	2b01      	cmp	r3, #1
 8005874:	d002      	beq.n	800587c <CDC_ProcessTransmission+0x26>
 8005876:	2b02      	cmp	r3, #2
 8005878:	d023      	beq.n	80058c2 <CDC_ProcessTransmission+0x6c>
        }
      }
      break;

    default:
      break;
 800587a:	e05e      	b.n	800593a <CDC_ProcessTransmission+0xe4>
      if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005880:	68fa      	ldr	r2, [r7, #12]
 8005882:	8b12      	ldrh	r2, [r2, #24]
 8005884:	4293      	cmp	r3, r2
 8005886:	d90b      	bls.n	80058a0 <CDC_ProcessTransmission+0x4a>
        (void)USBH_BulkSendData(phost,
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	69d9      	ldr	r1, [r3, #28]
 800588c:	68fb      	ldr	r3, [r7, #12]
 800588e:	8b1a      	ldrh	r2, [r3, #24]
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	7b5b      	ldrb	r3, [r3, #13]
 8005894:	2001      	movs	r0, #1
 8005896:	9000      	str	r0, [sp, #0]
 8005898:	6878      	ldr	r0, [r7, #4]
 800589a:	f001 fc48 	bl	800712e <USBH_BulkSendData>
 800589e:	e00b      	b.n	80058b8 <CDC_ProcessTransmission+0x62>
        (void)USBH_BulkSendData(phost,
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	69d9      	ldr	r1, [r3, #28]
                                (uint16_t)CDC_Handle->TxDataLength,
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        (void)USBH_BulkSendData(phost,
 80058a8:	b29a      	uxth	r2, r3
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	7b5b      	ldrb	r3, [r3, #13]
 80058ae:	2001      	movs	r0, #1
 80058b0:	9000      	str	r0, [sp, #0]
 80058b2:	6878      	ldr	r0, [r7, #4]
 80058b4:	f001 fc3b 	bl	800712e <USBH_BulkSendData>
      CDC_Handle->data_tx_state = CDC_SEND_DATA_WAIT;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2202      	movs	r2, #2
 80058bc:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 80058c0:	e03b      	b.n	800593a <CDC_ProcessTransmission+0xe4>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.OutPipe);
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	7b5b      	ldrb	r3, [r3, #13]
 80058c6:	4619      	mov	r1, r3
 80058c8:	6878      	ldr	r0, [r7, #4]
 80058ca:	f002 f961 	bl	8007b90 <USBH_LL_GetURBState>
 80058ce:	4603      	mov	r3, r0
 80058d0:	72fb      	strb	r3, [r7, #11]
      if (URB_Status == USBH_URB_DONE)
 80058d2:	7afb      	ldrb	r3, [r7, #11]
 80058d4:	2b01      	cmp	r3, #1
 80058d6:	d128      	bne.n	800592a <CDC_ProcessTransmission+0xd4>
        if (CDC_Handle->TxDataLength > CDC_Handle->DataItf.OutEpSize)
 80058d8:	68fb      	ldr	r3, [r7, #12]
 80058da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058dc:	68fa      	ldr	r2, [r7, #12]
 80058de:	8b12      	ldrh	r2, [r2, #24]
 80058e0:	4293      	cmp	r3, r2
 80058e2:	d90e      	bls.n	8005902 <CDC_ProcessTransmission+0xac>
          CDC_Handle->TxDataLength -= CDC_Handle->DataItf.OutEpSize;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80058e8:	68fa      	ldr	r2, [r7, #12]
 80058ea:	8b12      	ldrh	r2, [r2, #24]
 80058ec:	1a9a      	subs	r2, r3, r2
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	625a      	str	r2, [r3, #36]	; 0x24
          CDC_Handle->pTxData += CDC_Handle->DataItf.OutEpSize;
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	69db      	ldr	r3, [r3, #28]
 80058f6:	68fa      	ldr	r2, [r7, #12]
 80058f8:	8b12      	ldrh	r2, [r2, #24]
 80058fa:	441a      	add	r2, r3
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	61da      	str	r2, [r3, #28]
 8005900:	e002      	b.n	8005908 <CDC_ProcessTransmission+0xb2>
          CDC_Handle->TxDataLength = 0U;
 8005902:	68fb      	ldr	r3, [r7, #12]
 8005904:	2200      	movs	r2, #0
 8005906:	625a      	str	r2, [r3, #36]	; 0x24
        if (CDC_Handle->TxDataLength > 0U)
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800590c:	2b00      	cmp	r3, #0
 800590e:	d004      	beq.n	800591a <CDC_ProcessTransmission+0xc4>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005910:	68fb      	ldr	r3, [r7, #12]
 8005912:	2201      	movs	r2, #1
 8005914:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005918:	e00e      	b.n	8005938 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_IDLE;
 800591a:	68fb      	ldr	r3, [r7, #12]
 800591c:	2200      	movs	r2, #0
 800591e:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
          USBH_CDC_TransmitCallback(phost);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f000 f868 	bl	80059f8 <USBH_CDC_TransmitCallback>
      break;
 8005928:	e006      	b.n	8005938 <CDC_ProcessTransmission+0xe2>
        if (URB_Status == USBH_URB_NOTREADY)
 800592a:	7afb      	ldrb	r3, [r7, #11]
 800592c:	2b02      	cmp	r3, #2
 800592e:	d103      	bne.n	8005938 <CDC_ProcessTransmission+0xe2>
          CDC_Handle->data_tx_state = CDC_SEND_DATA;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2201      	movs	r2, #1
 8005934:	f883 204d 	strb.w	r2, [r3, #77]	; 0x4d
      break;
 8005938:	bf00      	nop
  }
}
 800593a:	bf00      	nop
 800593c:	3710      	adds	r7, #16
 800593e:	46bd      	mov	sp, r7
 8005940:	bd80      	pop	{r7, pc}

08005942 <CDC_ProcessReception>:
  *  @param  pdev: Selected device
  * @retval None
  */

static void CDC_ProcessReception(USBH_HandleTypeDef *phost)
{
 8005942:	b580      	push	{r7, lr}
 8005944:	b086      	sub	sp, #24
 8005946:	af00      	add	r7, sp, #0
 8005948:	6078      	str	r0, [r7, #4]
  CDC_HandleTypeDef *CDC_Handle = (CDC_HandleTypeDef *) phost->pActiveClass->pData;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005950:	69db      	ldr	r3, [r3, #28]
 8005952:	617b      	str	r3, [r7, #20]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8005954:	2300      	movs	r3, #0
 8005956:	74fb      	strb	r3, [r7, #19]
  uint32_t length;

  switch (CDC_Handle->data_rx_state)
 8005958:	697b      	ldr	r3, [r7, #20]
 800595a:	f893 304e 	ldrb.w	r3, [r3, #78]	; 0x4e
 800595e:	2b03      	cmp	r3, #3
 8005960:	d002      	beq.n	8005968 <CDC_ProcessReception+0x26>
 8005962:	2b04      	cmp	r3, #4
 8005964:	d00e      	beq.n	8005984 <CDC_ProcessReception+0x42>
#endif
      }
      break;

    default:
      break;
 8005966:	e043      	b.n	80059f0 <CDC_ProcessReception+0xae>
      (void)USBH_BulkReceiveData(phost,
 8005968:	697b      	ldr	r3, [r7, #20]
 800596a:	6a19      	ldr	r1, [r3, #32]
 800596c:	697b      	ldr	r3, [r7, #20]
 800596e:	8b5a      	ldrh	r2, [r3, #26]
 8005970:	697b      	ldr	r3, [r7, #20]
 8005972:	7b1b      	ldrb	r3, [r3, #12]
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f001 fbff 	bl	8007178 <USBH_BulkReceiveData>
      CDC_Handle->data_rx_state = CDC_RECEIVE_DATA_WAIT;
 800597a:	697b      	ldr	r3, [r7, #20]
 800597c:	2204      	movs	r2, #4
 800597e:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 8005982:	e035      	b.n	80059f0 <CDC_ProcessReception+0xae>
      URB_Status = USBH_LL_GetURBState(phost, CDC_Handle->DataItf.InPipe);
 8005984:	697b      	ldr	r3, [r7, #20]
 8005986:	7b1b      	ldrb	r3, [r3, #12]
 8005988:	4619      	mov	r1, r3
 800598a:	6878      	ldr	r0, [r7, #4]
 800598c:	f002 f900 	bl	8007b90 <USBH_LL_GetURBState>
 8005990:	4603      	mov	r3, r0
 8005992:	74fb      	strb	r3, [r7, #19]
      if (URB_Status == USBH_URB_DONE)
 8005994:	7cfb      	ldrb	r3, [r7, #19]
 8005996:	2b01      	cmp	r3, #1
 8005998:	d129      	bne.n	80059ee <CDC_ProcessReception+0xac>
        length = USBH_LL_GetLastXferSize(phost, CDC_Handle->DataItf.InPipe);
 800599a:	697b      	ldr	r3, [r7, #20]
 800599c:	7b1b      	ldrb	r3, [r3, #12]
 800599e:	4619      	mov	r1, r3
 80059a0:	6878      	ldr	r0, [r7, #4]
 80059a2:	f002 f863 	bl	8007a6c <USBH_LL_GetLastXferSize>
 80059a6:	60f8      	str	r0, [r7, #12]
        if (((CDC_Handle->RxDataLength - length) > 0U) && (length > CDC_Handle->DataItf.InEpSize))
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80059ac:	68fa      	ldr	r2, [r7, #12]
 80059ae:	429a      	cmp	r2, r3
 80059b0:	d016      	beq.n	80059e0 <CDC_ProcessReception+0x9e>
 80059b2:	697b      	ldr	r3, [r7, #20]
 80059b4:	8b5b      	ldrh	r3, [r3, #26]
 80059b6:	461a      	mov	r2, r3
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	4293      	cmp	r3, r2
 80059bc:	d910      	bls.n	80059e0 <CDC_ProcessReception+0x9e>
          CDC_Handle->RxDataLength -= length ;
 80059be:	697b      	ldr	r3, [r7, #20]
 80059c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	1ad2      	subs	r2, r2, r3
 80059c6:	697b      	ldr	r3, [r7, #20]
 80059c8:	629a      	str	r2, [r3, #40]	; 0x28
          CDC_Handle->pRxData += length;
 80059ca:	697b      	ldr	r3, [r7, #20]
 80059cc:	6a1a      	ldr	r2, [r3, #32]
 80059ce:	68fb      	ldr	r3, [r7, #12]
 80059d0:	441a      	add	r2, r3
 80059d2:	697b      	ldr	r3, [r7, #20]
 80059d4:	621a      	str	r2, [r3, #32]
          CDC_Handle->data_rx_state = CDC_RECEIVE_DATA;
 80059d6:	697b      	ldr	r3, [r7, #20]
 80059d8:	2203      	movs	r2, #3
 80059da:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
      break;
 80059de:	e006      	b.n	80059ee <CDC_ProcessReception+0xac>
          CDC_Handle->data_rx_state = CDC_IDLE;
 80059e0:	697b      	ldr	r3, [r7, #20]
 80059e2:	2200      	movs	r2, #0
 80059e4:	f883 204e 	strb.w	r2, [r3, #78]	; 0x4e
          USBH_CDC_ReceiveCallback(phost);
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f80f 	bl	8005a0c <USBH_CDC_ReceiveCallback>
      break;
 80059ee:	bf00      	nop
  }
}
 80059f0:	bf00      	nop
 80059f2:	3718      	adds	r7, #24
 80059f4:	46bd      	mov	sp, r7
 80059f6:	bd80      	pop	{r7, pc}

080059f8 <USBH_CDC_TransmitCallback>:
  * @brief  The function informs user that data have been received
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_TransmitCallback(USBH_HandleTypeDef *phost)
{
 80059f8:	b480      	push	{r7}
 80059fa:	b083      	sub	sp, #12
 80059fc:	af00      	add	r7, sp, #0
 80059fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005a00:	bf00      	nop
 8005a02:	370c      	adds	r7, #12
 8005a04:	46bd      	mov	sp, r7
 8005a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0a:	4770      	bx	lr

08005a0c <USBH_CDC_ReceiveCallback>:
  * @brief  The function informs user that data have been sent
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_ReceiveCallback(USBH_HandleTypeDef *phost)
{
 8005a0c:	b480      	push	{r7}
 8005a0e:	b083      	sub	sp, #12
 8005a10:	af00      	add	r7, sp, #0
 8005a12:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005a14:	bf00      	nop
 8005a16:	370c      	adds	r7, #12
 8005a18:	46bd      	mov	sp, r7
 8005a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a1e:	4770      	bx	lr

08005a20 <USBH_CDC_LineCodingChanged>:
  * @brief  The function informs user that Settings have been changed
  *  @param  pdev: Selected device
  * @retval None
  */
__weak void USBH_CDC_LineCodingChanged(USBH_HandleTypeDef *phost)
{
 8005a20:	b480      	push	{r7}
 8005a22:	b083      	sub	sp, #12
 8005a24:	af00      	add	r7, sp, #0
 8005a26:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(phost);
}
 8005a28:	bf00      	nop
 8005a2a:	370c      	adds	r7, #12
 8005a2c:	46bd      	mov	sp, r7
 8005a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a32:	4770      	bx	lr

08005a34 <USBH_Init>:
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Init(USBH_HandleTypeDef *phost,
                              void (*pUsrFunc)(USBH_HandleTypeDef *phost,
                                               uint8_t id), uint8_t id)
{
 8005a34:	b580      	push	{r7, lr}
 8005a36:	b084      	sub	sp, #16
 8005a38:	af00      	add	r7, sp, #0
 8005a3a:	60f8      	str	r0, [r7, #12]
 8005a3c:	60b9      	str	r1, [r7, #8]
 8005a3e:	4613      	mov	r3, r2
 8005a40:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (phost == NULL)
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d101      	bne.n	8005a4c <USBH_Init+0x18>
  {
    USBH_ErrLog("Invalid Host handle");
    return USBH_FAIL;
 8005a48:	2302      	movs	r3, #2
 8005a4a:	e029      	b.n	8005aa0 <USBH_Init+0x6c>
  }

  /* Set DRiver ID */
  phost->id = id;
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	79fa      	ldrb	r2, [r7, #7]
 8005a50:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc

  /* Unlink class*/
  phost->pActiveClass = NULL;
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	2200      	movs	r2, #0
 8005a58:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
  phost->ClassNumber = 0U;
 8005a5c:	68fb      	ldr	r3, [r7, #12]
 8005a5e:	2200      	movs	r2, #0
 8005a60:	f8c3 2380 	str.w	r2, [r3, #896]	; 0x380

  /* Restore default states and prepare EP0 */
  (void)DeInitStateMachine(phost);
 8005a64:	68f8      	ldr	r0, [r7, #12]
 8005a66:	f000 f81f 	bl	8005aa8 <DeInitStateMachine>

  /* Restore default Device connection states */
  phost->device.PortEnabled = 0U;
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	2200      	movs	r2, #0
 8005a6e:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  phost->device.is_connected = 0U;
 8005a72:	68fb      	ldr	r3, [r7, #12]
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	2200      	movs	r2, #0
 8005a7e:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	2200      	movs	r2, #0
 8005a86:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

  /* Assign User process */
  if (pUsrFunc != NULL)
 8005a8a:	68bb      	ldr	r3, [r7, #8]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d003      	beq.n	8005a98 <USBH_Init+0x64>
  {
    phost->pUser = pUsrFunc;
 8005a90:	68fb      	ldr	r3, [r7, #12]
 8005a92:	68ba      	ldr	r2, [r7, #8]
 8005a94:	f8c3 23d4 	str.w	r2, [r3, #980]	; 0x3d4

#endif /* (osCMSIS < 0x20000U) */
#endif /* (USBH_USE_OS == 1U) */

  /* Initialize low level driver */
  (void)USBH_LL_Init(phost);
 8005a98:	68f8      	ldr	r0, [r7, #12]
 8005a9a:	f001 ff33 	bl	8007904 <USBH_LL_Init>

  return USBH_OK;
 8005a9e:	2300      	movs	r3, #0
}
 8005aa0:	4618      	mov	r0, r3
 8005aa2:	3710      	adds	r7, #16
 8005aa4:	46bd      	mov	sp, r7
 8005aa6:	bd80      	pop	{r7, pc}

08005aa8 <DeInitStateMachine>:
  *         De-Initialize the Host state machine.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef DeInitStateMachine(USBH_HandleTypeDef *phost)
{
 8005aa8:	b480      	push	{r7}
 8005aaa:	b085      	sub	sp, #20
 8005aac:	af00      	add	r7, sp, #0
 8005aae:	6078      	str	r0, [r7, #4]
  uint32_t i = 0U;
 8005ab0:	2300      	movs	r3, #0
 8005ab2:	60fb      	str	r3, [r7, #12]

  /* Clear Pipes flags*/
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005ab4:	2300      	movs	r3, #0
 8005ab6:	60fb      	str	r3, [r7, #12]
 8005ab8:	e009      	b.n	8005ace <DeInitStateMachine+0x26>
  {
    phost->Pipes[i] = 0U;
 8005aba:	687a      	ldr	r2, [r7, #4]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	33e0      	adds	r3, #224	; 0xe0
 8005ac0:	009b      	lsls	r3, r3, #2
 8005ac2:	4413      	add	r3, r2
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < USBH_MAX_PIPES_NBR; i++)
 8005ac8:	68fb      	ldr	r3, [r7, #12]
 8005aca:	3301      	adds	r3, #1
 8005acc:	60fb      	str	r3, [r7, #12]
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	2b0f      	cmp	r3, #15
 8005ad2:	d9f2      	bls.n	8005aba <DeInitStateMachine+0x12>
  }

  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005ad4:	2300      	movs	r3, #0
 8005ad6:	60fb      	str	r3, [r7, #12]
 8005ad8:	e009      	b.n	8005aee <DeInitStateMachine+0x46>
  {
    phost->device.Data[i] = 0U;
 8005ada:	687a      	ldr	r2, [r7, #4]
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	4413      	add	r3, r2
 8005ae0:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8005ae4:	2200      	movs	r2, #0
 8005ae6:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < USBH_MAX_DATA_BUFFER; i++)
 8005ae8:	68fb      	ldr	r3, [r7, #12]
 8005aea:	3301      	adds	r3, #1
 8005aec:	60fb      	str	r3, [r7, #12]
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005af4:	d3f1      	bcc.n	8005ada <DeInitStateMachine+0x32>
  }

  phost->gState = HOST_IDLE;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2200      	movs	r2, #0
 8005afa:	701a      	strb	r2, [r3, #0]
  phost->EnumState = ENUM_IDLE;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	2200      	movs	r2, #0
 8005b00:	705a      	strb	r2, [r3, #1]
  phost->RequestState = CMD_SEND;
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	2201      	movs	r2, #1
 8005b06:	709a      	strb	r2, [r3, #2]
  phost->Timer = 0U;
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4

  phost->Control.state = CTRL_SETUP;
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	2201      	movs	r2, #1
 8005b14:	761a      	strb	r2, [r3, #24]
  phost->Control.pipe_size = USBH_MPS_DEFAULT;
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	2240      	movs	r2, #64	; 0x40
 8005b1a:	719a      	strb	r2, [r3, #6]
  phost->Control.errorcount = 0U;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	2200      	movs	r2, #0
 8005b20:	765a      	strb	r2, [r3, #25]

  phost->device.address = USBH_ADDRESS_DEFAULT;
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2200      	movs	r2, #0
 8005b26:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
  phost->device.speed = (uint8_t)USBH_SPEED_FULL;
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	2201      	movs	r2, #1
 8005b2e:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  phost->device.RstCnt = 0U;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
  phost->device.EnumCnt = 0U;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2200      	movs	r2, #0
 8005b3e:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e

  return USBH_OK;
 8005b42:	2300      	movs	r3, #0
}
 8005b44:	4618      	mov	r0, r3
 8005b46:	3714      	adds	r7, #20
 8005b48:	46bd      	mov	sp, r7
 8005b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b4e:	4770      	bx	lr

08005b50 <USBH_RegisterClass>:
  * @param  phost : Host Handle
  * @param  pclass: Class handle
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_RegisterClass(USBH_HandleTypeDef *phost, USBH_ClassTypeDef *pclass)
{
 8005b50:	b480      	push	{r7}
 8005b52:	b085      	sub	sp, #20
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	6078      	str	r0, [r7, #4]
 8005b58:	6039      	str	r1, [r7, #0]
  USBH_StatusTypeDef status = USBH_OK;
 8005b5a:	2300      	movs	r3, #0
 8005b5c:	73fb      	strb	r3, [r7, #15]

  if (pclass != NULL)
 8005b5e:	683b      	ldr	r3, [r7, #0]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d016      	beq.n	8005b92 <USBH_RegisterClass+0x42>
  {
    if (phost->ClassNumber < USBH_MAX_NUM_SUPPORTED_CLASS)
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005b6a:	2b00      	cmp	r3, #0
 8005b6c:	d10e      	bne.n	8005b8c <USBH_RegisterClass+0x3c>
    {
      /* link the class to the USB Host handle */
      phost->pClass[phost->ClassNumber++] = pclass;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005b74:	1c59      	adds	r1, r3, #1
 8005b76:	687a      	ldr	r2, [r7, #4]
 8005b78:	f8c2 1380 	str.w	r1, [r2, #896]	; 0x380
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	33de      	adds	r3, #222	; 0xde
 8005b80:	6839      	ldr	r1, [r7, #0]
 8005b82:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
      status = USBH_OK;
 8005b86:	2300      	movs	r3, #0
 8005b88:	73fb      	strb	r3, [r7, #15]
 8005b8a:	e004      	b.n	8005b96 <USBH_RegisterClass+0x46>
    }
    else
    {
      USBH_ErrLog("Max Class Number reached");
      status = USBH_FAIL;
 8005b8c:	2302      	movs	r3, #2
 8005b8e:	73fb      	strb	r3, [r7, #15]
 8005b90:	e001      	b.n	8005b96 <USBH_RegisterClass+0x46>
    }
  }
  else
  {
    USBH_ErrLog("Invalid Class handle");
    status = USBH_FAIL;
 8005b92:	2302      	movs	r3, #2
 8005b94:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005b96:	7bfb      	ldrb	r3, [r7, #15]
}
 8005b98:	4618      	mov	r0, r3
 8005b9a:	3714      	adds	r7, #20
 8005b9c:	46bd      	mov	sp, r7
 8005b9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba2:	4770      	bx	lr

08005ba4 <USBH_SelectInterface>:
  * @param  phost: Host Handle
  * @param  interface: Interface number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SelectInterface(USBH_HandleTypeDef *phost, uint8_t interface)
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b085      	sub	sp, #20
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	6078      	str	r0, [r7, #4]
 8005bac:	460b      	mov	r3, r1
 8005bae:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status = USBH_OK;
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	73fb      	strb	r3, [r7, #15]

  if (interface < phost->device.CfgDesc.bNumInterfaces)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	f893 333c 	ldrb.w	r3, [r3, #828]	; 0x33c
 8005bba:	78fa      	ldrb	r2, [r7, #3]
 8005bbc:	429a      	cmp	r2, r3
 8005bbe:	d204      	bcs.n	8005bca <USBH_SelectInterface+0x26>
  {
    phost->device.current_interface = interface;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	78fa      	ldrb	r2, [r7, #3]
 8005bc4:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324
 8005bc8:	e001      	b.n	8005bce <USBH_SelectInterface+0x2a>
    USBH_UsrLog("Protocol : %xh", phost->device.CfgDesc.Itf_Desc[interface].bInterfaceProtocol);
  }
  else
  {
    USBH_ErrLog("Cannot Select This Interface.");
    status = USBH_FAIL;
 8005bca:	2302      	movs	r3, #2
 8005bcc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8005bce:	7bfb      	ldrb	r3, [r7, #15]
}
 8005bd0:	4618      	mov	r0, r3
 8005bd2:	3714      	adds	r7, #20
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr

08005bdc <USBH_FindInterface>:
  * @param  Protocol: Protocol code
  * @retval interface index in the configuration structure
  * @note : (1)interface index 0xFF means interface index not found
  */
uint8_t  USBH_FindInterface(USBH_HandleTypeDef *phost, uint8_t Class, uint8_t SubClass, uint8_t Protocol)
{
 8005bdc:	b480      	push	{r7}
 8005bde:	b087      	sub	sp, #28
 8005be0:	af00      	add	r7, sp, #0
 8005be2:	6078      	str	r0, [r7, #4]
 8005be4:	4608      	mov	r0, r1
 8005be6:	4611      	mov	r1, r2
 8005be8:	461a      	mov	r2, r3
 8005bea:	4603      	mov	r3, r0
 8005bec:	70fb      	strb	r3, [r7, #3]
 8005bee:	460b      	mov	r3, r1
 8005bf0:	70bb      	strb	r3, [r7, #2]
 8005bf2:	4613      	mov	r3, r2
 8005bf4:	707b      	strb	r3, [r7, #1]
  USBH_InterfaceDescTypeDef *pif;
  USBH_CfgDescTypeDef *pcfg;
  uint8_t if_ix = 0U;
 8005bf6:	2300      	movs	r3, #0
 8005bf8:	75fb      	strb	r3, [r7, #23]

  pif = (USBH_InterfaceDescTypeDef *)NULL;
 8005bfa:	2300      	movs	r3, #0
 8005bfc:	613b      	str	r3, [r7, #16]
  pcfg = &phost->device.CfgDesc;
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	f503 734e 	add.w	r3, r3, #824	; 0x338
 8005c04:	60fb      	str	r3, [r7, #12]

  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005c06:	e025      	b.n	8005c54 <USBH_FindInterface+0x78>
  {
    pif = &pcfg->Itf_Desc[if_ix];
 8005c08:	7dfb      	ldrb	r3, [r7, #23]
 8005c0a:	221a      	movs	r2, #26
 8005c0c:	fb02 f303 	mul.w	r3, r2, r3
 8005c10:	3308      	adds	r3, #8
 8005c12:	68fa      	ldr	r2, [r7, #12]
 8005c14:	4413      	add	r3, r2
 8005c16:	3302      	adds	r3, #2
 8005c18:	613b      	str	r3, [r7, #16]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005c1a:	693b      	ldr	r3, [r7, #16]
 8005c1c:	795b      	ldrb	r3, [r3, #5]
 8005c1e:	78fa      	ldrb	r2, [r7, #3]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d002      	beq.n	8005c2a <USBH_FindInterface+0x4e>
 8005c24:	78fb      	ldrb	r3, [r7, #3]
 8005c26:	2bff      	cmp	r3, #255	; 0xff
 8005c28:	d111      	bne.n	8005c4e <USBH_FindInterface+0x72>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005c2a:	693b      	ldr	r3, [r7, #16]
 8005c2c:	799b      	ldrb	r3, [r3, #6]
    if (((pif->bInterfaceClass == Class) || (Class == 0xFFU)) &&
 8005c2e:	78ba      	ldrb	r2, [r7, #2]
 8005c30:	429a      	cmp	r2, r3
 8005c32:	d002      	beq.n	8005c3a <USBH_FindInterface+0x5e>
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005c34:	78bb      	ldrb	r3, [r7, #2]
 8005c36:	2bff      	cmp	r3, #255	; 0xff
 8005c38:	d109      	bne.n	8005c4e <USBH_FindInterface+0x72>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005c3a:	693b      	ldr	r3, [r7, #16]
 8005c3c:	79db      	ldrb	r3, [r3, #7]
        ((pif->bInterfaceSubClass == SubClass) || (SubClass == 0xFFU)) &&
 8005c3e:	787a      	ldrb	r2, [r7, #1]
 8005c40:	429a      	cmp	r2, r3
 8005c42:	d002      	beq.n	8005c4a <USBH_FindInterface+0x6e>
        ((pif->bInterfaceProtocol == Protocol) || (Protocol == 0xFFU)))
 8005c44:	787b      	ldrb	r3, [r7, #1]
 8005c46:	2bff      	cmp	r3, #255	; 0xff
 8005c48:	d101      	bne.n	8005c4e <USBH_FindInterface+0x72>
    {
      return  if_ix;
 8005c4a:	7dfb      	ldrb	r3, [r7, #23]
 8005c4c:	e006      	b.n	8005c5c <USBH_FindInterface+0x80>
    }
    if_ix++;
 8005c4e:	7dfb      	ldrb	r3, [r7, #23]
 8005c50:	3301      	adds	r3, #1
 8005c52:	75fb      	strb	r3, [r7, #23]
  while (if_ix < USBH_MAX_NUM_INTERFACES)
 8005c54:	7dfb      	ldrb	r3, [r7, #23]
 8005c56:	2b01      	cmp	r3, #1
 8005c58:	d9d6      	bls.n	8005c08 <USBH_FindInterface+0x2c>
  }
  return 0xFFU;
 8005c5a:	23ff      	movs	r3, #255	; 0xff
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	371c      	adds	r7, #28
 8005c60:	46bd      	mov	sp, r7
 8005c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c66:	4770      	bx	lr

08005c68 <USBH_Start>:
  *         Start the USB Host Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Start(USBH_HandleTypeDef *phost)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b082      	sub	sp, #8
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  (void)USBH_LL_Start(phost);
 8005c70:	6878      	ldr	r0, [r7, #4]
 8005c72:	f001 fe83 	bl	800797c <USBH_LL_Start>

  /* Activate VBUS on the port */
  (void)USBH_LL_DriverVBUS(phost, TRUE);
 8005c76:	2101      	movs	r1, #1
 8005c78:	6878      	ldr	r0, [r7, #4]
 8005c7a:	f001 ff9c 	bl	8007bb6 <USBH_LL_DriverVBUS>

  return USBH_OK;
 8005c7e:	2300      	movs	r3, #0
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	3708      	adds	r7, #8
 8005c84:	46bd      	mov	sp, r7
 8005c86:	bd80      	pop	{r7, pc}

08005c88 <USBH_Process>:
  *         Background process of the USB Core.
  * @param  phost: Host Handle
  * @retval USBH Status
  */
USBH_StatusTypeDef  USBH_Process(USBH_HandleTypeDef *phost)
{
 8005c88:	b580      	push	{r7, lr}
 8005c8a:	b088      	sub	sp, #32
 8005c8c:	af04      	add	r7, sp, #16
 8005c8e:	6078      	str	r0, [r7, #4]
  __IO USBH_StatusTypeDef status = USBH_FAIL;
 8005c90:	2302      	movs	r3, #2
 8005c92:	73bb      	strb	r3, [r7, #14]
  uint8_t idx = 0U;
 8005c94:	2300      	movs	r3, #0
 8005c96:	73fb      	strb	r3, [r7, #15]

  /* check for Host pending port disconnect event */
  if (phost->device.is_disconnected == 1U)
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	f893 3321 	ldrb.w	r3, [r3, #801]	; 0x321
 8005c9e:	b2db      	uxtb	r3, r3
 8005ca0:	2b01      	cmp	r3, #1
 8005ca2:	d102      	bne.n	8005caa <USBH_Process+0x22>
  {
    phost->gState = HOST_DEV_DISCONNECTED;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2203      	movs	r2, #3
 8005ca8:	701a      	strb	r2, [r3, #0]
  }

  switch (phost->gState)
 8005caa:	687b      	ldr	r3, [r7, #4]
 8005cac:	781b      	ldrb	r3, [r3, #0]
 8005cae:	b2db      	uxtb	r3, r3
 8005cb0:	2b0b      	cmp	r3, #11
 8005cb2:	f200 81be 	bhi.w	8006032 <USBH_Process+0x3aa>
 8005cb6:	a201      	add	r2, pc, #4	; (adr r2, 8005cbc <USBH_Process+0x34>)
 8005cb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cbc:	08005ced 	.word	0x08005ced
 8005cc0:	08005d1f 	.word	0x08005d1f
 8005cc4:	08005d87 	.word	0x08005d87
 8005cc8:	08005fcd 	.word	0x08005fcd
 8005ccc:	08006033 	.word	0x08006033
 8005cd0:	08005e2b 	.word	0x08005e2b
 8005cd4:	08005f73 	.word	0x08005f73
 8005cd8:	08005e61 	.word	0x08005e61
 8005cdc:	08005e81 	.word	0x08005e81
 8005ce0:	08005ea1 	.word	0x08005ea1
 8005ce4:	08005ee5 	.word	0x08005ee5
 8005ce8:	08005fb5 	.word	0x08005fb5
  {
    case HOST_IDLE :

      if ((phost->device.is_connected) != 0U)
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	f893 3320 	ldrb.w	r3, [r3, #800]	; 0x320
 8005cf2:	b2db      	uxtb	r3, r3
 8005cf4:	2b00      	cmp	r3, #0
 8005cf6:	f000 819e 	beq.w	8006036 <USBH_Process+0x3ae>
      {
        USBH_UsrLog("USB Device Connected");

        /* Wait for 200 ms after connection */
        phost->gState = HOST_DEV_WAIT_FOR_ATTACHMENT;
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	701a      	strb	r2, [r3, #0]
        USBH_Delay(200U);
 8005d00:	20c8      	movs	r0, #200	; 0xc8
 8005d02:	f001 ff9f 	bl	8007c44 <USBH_Delay>
        (void)USBH_LL_ResetPort(phost);
 8005d06:	6878      	ldr	r0, [r7, #4]
 8005d08:	f001 fe95 	bl	8007a36 <USBH_LL_ResetPort>

        /* Make sure to start with Default address */
        phost->device.address = USBH_ADDRESS_DEFAULT;
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	2200      	movs	r2, #0
 8005d10:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c
        phost->Timeout = 0U;
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8005d1c:	e18b      	b.n	8006036 <USBH_Process+0x3ae>

    case HOST_DEV_WAIT_FOR_ATTACHMENT: /* Wait for Port Enabled */

      if (phost->device.PortEnabled == 1U)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8005d24:	2b01      	cmp	r3, #1
 8005d26:	d107      	bne.n	8005d38 <USBH_Process+0xb0>
      {
        USBH_UsrLog("USB Device Reset Completed");
        phost->device.RstCnt = 0U;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2200      	movs	r2, #0
 8005d2c:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
        phost->gState = HOST_DEV_ATTACHED;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	2202      	movs	r2, #2
 8005d34:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005d36:	e18d      	b.n	8006054 <USBH_Process+0x3cc>
        if (phost->Timeout > USBH_DEV_RESET_TIMEOUT)
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005d3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8005d42:	d914      	bls.n	8005d6e <USBH_Process+0xe6>
          phost->device.RstCnt++;
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005d4a:	3301      	adds	r3, #1
 8005d4c:	b2da      	uxtb	r2, r3
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
          if (phost->device.RstCnt > 3U)
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	f893 331f 	ldrb.w	r3, [r3, #799]	; 0x31f
 8005d5a:	2b03      	cmp	r3, #3
 8005d5c:	d903      	bls.n	8005d66 <USBH_Process+0xde>
            phost->gState = HOST_ABORT_STATE;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	220d      	movs	r2, #13
 8005d62:	701a      	strb	r2, [r3, #0]
      break;
 8005d64:	e176      	b.n	8006054 <USBH_Process+0x3cc>
            phost->gState = HOST_IDLE;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	2200      	movs	r2, #0
 8005d6a:	701a      	strb	r2, [r3, #0]
      break;
 8005d6c:	e172      	b.n	8006054 <USBH_Process+0x3cc>
          phost->Timeout += 10U;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f8d3 33c8 	ldr.w	r3, [r3, #968]	; 0x3c8
 8005d74:	f103 020a 	add.w	r2, r3, #10
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	f8c3 23c8 	str.w	r2, [r3, #968]	; 0x3c8
          USBH_Delay(10U);
 8005d7e:	200a      	movs	r0, #10
 8005d80:	f001 ff60 	bl	8007c44 <USBH_Delay>
      break;
 8005d84:	e166      	b.n	8006054 <USBH_Process+0x3cc>

    case HOST_DEV_ATTACHED :

      if (phost->pUser != NULL)
 8005d86:	687b      	ldr	r3, [r7, #4]
 8005d88:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d005      	beq.n	8005d9c <USBH_Process+0x114>
      {
        phost->pUser(phost, HOST_USER_CONNECTION);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005d96:	2104      	movs	r1, #4
 8005d98:	6878      	ldr	r0, [r7, #4]
 8005d9a:	4798      	blx	r3
      }

      /* Wait for 100 ms after Reset */
      USBH_Delay(100U);
 8005d9c:	2064      	movs	r0, #100	; 0x64
 8005d9e:	f001 ff51 	bl	8007c44 <USBH_Delay>

      phost->device.speed = (uint8_t)USBH_LL_GetSpeed(phost);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f001 fe20 	bl	80079e8 <USBH_LL_GetSpeed>
 8005da8:	4603      	mov	r3, r0
 8005daa:	461a      	mov	r2, r3
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d

      phost->gState = HOST_ENUMERATION;
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	2205      	movs	r2, #5
 8005db6:	701a      	strb	r2, [r3, #0]

      phost->Control.pipe_out = USBH_AllocPipe(phost, 0x00U);
 8005db8:	2100      	movs	r1, #0
 8005dba:	6878      	ldr	r0, [r7, #4]
 8005dbc:	f001 fa29 	bl	8007212 <USBH_AllocPipe>
 8005dc0:	4603      	mov	r3, r0
 8005dc2:	461a      	mov	r2, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	715a      	strb	r2, [r3, #5]
      phost->Control.pipe_in  = USBH_AllocPipe(phost, 0x80U);
 8005dc8:	2180      	movs	r1, #128	; 0x80
 8005dca:	6878      	ldr	r0, [r7, #4]
 8005dcc:	f001 fa21 	bl	8007212 <USBH_AllocPipe>
 8005dd0:	4603      	mov	r3, r0
 8005dd2:	461a      	mov	r2, r3
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	711a      	strb	r2, [r3, #4]

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	7919      	ldrb	r1, [r3, #4]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005de8:	687a      	ldr	r2, [r7, #4]
 8005dea:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,
 8005dec:	b292      	uxth	r2, r2
 8005dee:	9202      	str	r2, [sp, #8]
 8005df0:	2200      	movs	r2, #0
 8005df2:	9201      	str	r2, [sp, #4]
 8005df4:	9300      	str	r3, [sp, #0]
 8005df6:	4603      	mov	r3, r0
 8005df8:	2280      	movs	r2, #128	; 0x80
 8005dfa:	6878      	ldr	r0, [r7, #4]
 8005dfc:	f001 f9da 	bl	80071b4 <USBH_OpenPipe>

      /* Open Control pipes */
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	7959      	ldrb	r1, [r3, #5]
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                          phost->device.address, phost->device.speed,
                          USBH_EP_CONTROL, (uint16_t)phost->Control.pipe_size);
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	7992      	ldrb	r2, [r2, #6]
      (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U,
 8005e14:	b292      	uxth	r2, r2
 8005e16:	9202      	str	r2, [sp, #8]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	9201      	str	r2, [sp, #4]
 8005e1c:	9300      	str	r3, [sp, #0]
 8005e1e:	4603      	mov	r3, r0
 8005e20:	2200      	movs	r2, #0
 8005e22:	6878      	ldr	r0, [r7, #4]
 8005e24:	f001 f9c6 	bl	80071b4 <USBH_OpenPipe>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005e28:	e114      	b.n	8006054 <USBH_Process+0x3cc>

    case HOST_ENUMERATION:
      /* Check for enumeration status */
      status = USBH_HandleEnum(phost);
 8005e2a:	6878      	ldr	r0, [r7, #4]
 8005e2c:	f000 f918 	bl	8006060 <USBH_HandleEnum>
 8005e30:	4603      	mov	r3, r0
 8005e32:	73bb      	strb	r3, [r7, #14]
      if (status == USBH_OK)
 8005e34:	7bbb      	ldrb	r3, [r7, #14]
 8005e36:	b2db      	uxtb	r3, r3
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	f040 80fe 	bne.w	800603a <USBH_Process+0x3b2>
      {
        /* The function shall return USBH_OK when full enumeration is complete */
        USBH_UsrLog("Enumeration done.");

        phost->device.current_interface = 0U;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2200      	movs	r2, #0
 8005e42:	f883 2324 	strb.w	r2, [r3, #804]	; 0x324

        if (phost->device.DevDesc.bNumConfigurations == 1U)
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	f893 3337 	ldrb.w	r3, [r3, #823]	; 0x337
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d103      	bne.n	8005e58 <USBH_Process+0x1d0>
        {
          USBH_UsrLog("This device has only 1 configuration.");
          phost->gState = HOST_SET_CONFIGURATION;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	2208      	movs	r2, #8
 8005e54:	701a      	strb	r2, [r3, #0]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 8005e56:	e0f0      	b.n	800603a <USBH_Process+0x3b2>
          phost->gState = HOST_INPUT;
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	2207      	movs	r2, #7
 8005e5c:	701a      	strb	r2, [r3, #0]
      break;
 8005e5e:	e0ec      	b.n	800603a <USBH_Process+0x3b2>

    case HOST_INPUT:
    {
      /* user callback for end of device basic enumeration */
      if (phost->pUser != NULL)
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	f000 80e9 	beq.w	800603e <USBH_Process+0x3b6>
      {
        phost->pUser(phost, HOST_USER_SELECT_CONFIGURATION);
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005e72:	2101      	movs	r1, #1
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	4798      	blx	r3
        phost->gState = HOST_SET_CONFIGURATION;
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	2208      	movs	r2, #8
 8005e7c:	701a      	strb	r2, [r3, #0]
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
    }
    break;
 8005e7e:	e0de      	b.n	800603e <USBH_Process+0x3b6>

    case HOST_SET_CONFIGURATION:
      /* set configuration */
      if (USBH_SetCfg(phost, (uint16_t)phost->device.CfgDesc.bConfigurationValue) == USBH_OK)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	f893 333d 	ldrb.w	r3, [r3, #829]	; 0x33d
 8005e86:	b29b      	uxth	r3, r3
 8005e88:	4619      	mov	r1, r3
 8005e8a:	6878      	ldr	r0, [r7, #4]
 8005e8c:	f000 fc2c 	bl	80066e8 <USBH_SetCfg>
 8005e90:	4603      	mov	r3, r0
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	f040 80d5 	bne.w	8006042 <USBH_Process+0x3ba>
      {
        phost->gState = HOST_SET_WAKEUP_FEATURE;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	2209      	movs	r2, #9
 8005e9c:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005e9e:	e0d0      	b.n	8006042 <USBH_Process+0x3ba>

    case  HOST_SET_WAKEUP_FEATURE:

      if (((phost->device.CfgDesc.bmAttributes) & (1U << 5)) != 0U)
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	f893 333f 	ldrb.w	r3, [r3, #831]	; 0x33f
 8005ea6:	f003 0320 	and.w	r3, r3, #32
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d016      	beq.n	8005edc <USBH_Process+0x254>
      {
        status = USBH_SetFeature(phost, FEATURE_SELECTOR_REMOTEWAKEUP);
 8005eae:	2101      	movs	r1, #1
 8005eb0:	6878      	ldr	r0, [r7, #4]
 8005eb2:	f000 fc3c 	bl	800672e <USBH_SetFeature>
 8005eb6:	4603      	mov	r3, r0
 8005eb8:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005eba:	7bbb      	ldrb	r3, [r7, #14]
 8005ebc:	b2db      	uxtb	r3, r3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d103      	bne.n	8005eca <USBH_Process+0x242>
        {
          USBH_UsrLog("Device remote wakeup enabled");
          phost->gState = HOST_CHECK_CLASS;
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	220a      	movs	r2, #10
 8005ec6:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005ec8:	e0bd      	b.n	8006046 <USBH_Process+0x3be>
        else if (status == USBH_NOT_SUPPORTED)
 8005eca:	7bbb      	ldrb	r3, [r7, #14]
 8005ecc:	b2db      	uxtb	r3, r3
 8005ece:	2b03      	cmp	r3, #3
 8005ed0:	f040 80b9 	bne.w	8006046 <USBH_Process+0x3be>
          phost->gState = HOST_CHECK_CLASS;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	220a      	movs	r2, #10
 8005ed8:	701a      	strb	r2, [r3, #0]
      break;
 8005eda:	e0b4      	b.n	8006046 <USBH_Process+0x3be>
        phost->gState = HOST_CHECK_CLASS;
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	220a      	movs	r2, #10
 8005ee0:	701a      	strb	r2, [r3, #0]
      break;
 8005ee2:	e0b0      	b.n	8006046 <USBH_Process+0x3be>

    case HOST_CHECK_CLASS:

      if (phost->ClassNumber == 0U)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	f8d3 3380 	ldr.w	r3, [r3, #896]	; 0x380
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	f000 80ad 	beq.w	800604a <USBH_Process+0x3c2>
      {
        USBH_UsrLog("No Class has been registered.");
      }
      else
      {
        phost->pActiveClass = NULL;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c

        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005ef8:	2300      	movs	r3, #0
 8005efa:	73fb      	strb	r3, [r7, #15]
 8005efc:	e016      	b.n	8005f2c <USBH_Process+0x2a4>
        {
          if (phost->pClass[idx]->ClassCode == phost->device.CfgDesc.Itf_Desc[0].bInterfaceClass)
 8005efe:	7bfa      	ldrb	r2, [r7, #15]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	32de      	adds	r2, #222	; 0xde
 8005f04:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005f08:	791a      	ldrb	r2, [r3, #4]
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	f893 3347 	ldrb.w	r3, [r3, #839]	; 0x347
 8005f10:	429a      	cmp	r2, r3
 8005f12:	d108      	bne.n	8005f26 <USBH_Process+0x29e>
          {
            phost->pActiveClass = phost->pClass[idx];
 8005f14:	7bfa      	ldrb	r2, [r7, #15]
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	32de      	adds	r2, #222	; 0xde
 8005f1a:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
            break;
 8005f24:	e005      	b.n	8005f32 <USBH_Process+0x2aa>
        for (idx = 0U; idx < USBH_MAX_NUM_SUPPORTED_CLASS; idx++)
 8005f26:	7bfb      	ldrb	r3, [r7, #15]
 8005f28:	3301      	adds	r3, #1
 8005f2a:	73fb      	strb	r3, [r7, #15]
 8005f2c:	7bfb      	ldrb	r3, [r7, #15]
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d0e5      	beq.n	8005efe <USBH_Process+0x276>
          }
        }

        if (phost->pActiveClass != NULL)
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d016      	beq.n	8005f6a <USBH_Process+0x2e2>
        {
          if (phost->pActiveClass->Init(phost) == USBH_OK)
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005f42:	689b      	ldr	r3, [r3, #8]
 8005f44:	6878      	ldr	r0, [r7, #4]
 8005f46:	4798      	blx	r3
 8005f48:	4603      	mov	r3, r0
 8005f4a:	2b00      	cmp	r3, #0
 8005f4c:	d109      	bne.n	8005f62 <USBH_Process+0x2da>
          {
            phost->gState = HOST_CLASS_REQUEST;
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	2206      	movs	r2, #6
 8005f52:	701a      	strb	r2, [r3, #0]
            USBH_UsrLog("%s class started.", phost->pActiveClass->Name);

            /* Inform user that a class has been activated */
            phost->pUser(phost, HOST_USER_CLASS_SELECTED);
 8005f54:	687b      	ldr	r3, [r7, #4]
 8005f56:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005f5a:	2103      	movs	r1, #3
 8005f5c:	6878      	ldr	r0, [r7, #4]
 8005f5e:	4798      	blx	r3
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005f60:	e073      	b.n	800604a <USBH_Process+0x3c2>
            phost->gState = HOST_ABORT_STATE;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	220d      	movs	r2, #13
 8005f66:	701a      	strb	r2, [r3, #0]
      break;
 8005f68:	e06f      	b.n	800604a <USBH_Process+0x3c2>
          phost->gState = HOST_ABORT_STATE;
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	220d      	movs	r2, #13
 8005f6e:	701a      	strb	r2, [r3, #0]
      break;
 8005f70:	e06b      	b.n	800604a <USBH_Process+0x3c2>

    case HOST_CLASS_REQUEST:
      /* process class standard control requests state machine */
      if (phost->pActiveClass != NULL)
 8005f72:	687b      	ldr	r3, [r7, #4]
 8005f74:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d017      	beq.n	8005fac <USBH_Process+0x324>
      {
        status = phost->pActiveClass->Requests(phost);
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005f82:	691b      	ldr	r3, [r3, #16]
 8005f84:	6878      	ldr	r0, [r7, #4]
 8005f86:	4798      	blx	r3
 8005f88:	4603      	mov	r3, r0
 8005f8a:	73bb      	strb	r3, [r7, #14]

        if (status == USBH_OK)
 8005f8c:	7bbb      	ldrb	r3, [r7, #14]
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	2b00      	cmp	r3, #0
 8005f92:	d103      	bne.n	8005f9c <USBH_Process+0x314>
        {
          phost->gState = HOST_CLASS;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	220b      	movs	r2, #11
 8005f98:	701a      	strb	r2, [r3, #0]
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8005f9a:	e058      	b.n	800604e <USBH_Process+0x3c6>
        else if (status == USBH_FAIL)
 8005f9c:	7bbb      	ldrb	r3, [r7, #14]
 8005f9e:	b2db      	uxtb	r3, r3
 8005fa0:	2b02      	cmp	r3, #2
 8005fa2:	d154      	bne.n	800604e <USBH_Process+0x3c6>
          phost->gState = HOST_ABORT_STATE;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	220d      	movs	r2, #13
 8005fa8:	701a      	strb	r2, [r3, #0]
      break;
 8005faa:	e050      	b.n	800604e <USBH_Process+0x3c6>
        phost->gState = HOST_ABORT_STATE;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	220d      	movs	r2, #13
 8005fb0:	701a      	strb	r2, [r3, #0]
      break;
 8005fb2:	e04c      	b.n	800604e <USBH_Process+0x3c6>

    case HOST_CLASS:
      /* process class state machine */
      if (phost->pActiveClass != NULL)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d049      	beq.n	8006052 <USBH_Process+0x3ca>
      {
        phost->pActiveClass->BgndProcess(phost);
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005fc4:	695b      	ldr	r3, [r3, #20]
 8005fc6:	6878      	ldr	r0, [r7, #4]
 8005fc8:	4798      	blx	r3
      }
      break;
 8005fca:	e042      	b.n	8006052 <USBH_Process+0x3ca>

    case HOST_DEV_DISCONNECTED :
      phost->device.is_disconnected = 0U;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	2200      	movs	r2, #0
 8005fd0:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321

      (void)DeInitStateMachine(phost);
 8005fd4:	6878      	ldr	r0, [r7, #4]
 8005fd6:	f7ff fd67 	bl	8005aa8 <DeInitStateMachine>

      /* Re-Initilaize Host for new Enumeration */
      if (phost->pActiveClass != NULL)
 8005fda:	687b      	ldr	r3, [r7, #4]
 8005fdc:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d009      	beq.n	8005ff8 <USBH_Process+0x370>
      {
        phost->pActiveClass->DeInit(phost);
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8005fea:	68db      	ldr	r3, [r3, #12]
 8005fec:	6878      	ldr	r0, [r7, #4]
 8005fee:	4798      	blx	r3
        phost->pActiveClass = NULL;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2200      	movs	r2, #0
 8005ff4:	f8c3 237c 	str.w	r2, [r3, #892]	; 0x37c
      }

      if (phost->pUser != NULL)
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8005ffe:	2b00      	cmp	r3, #0
 8006000:	d005      	beq.n	800600e <USBH_Process+0x386>
      {
        phost->pUser(phost, HOST_USER_DISCONNECTION);
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8006008:	2105      	movs	r1, #5
 800600a:	6878      	ldr	r0, [r7, #4]
 800600c:	4798      	blx	r3
      }
      USBH_UsrLog("USB Device disconnected");

      if (phost->device.is_ReEnumerated == 1U)
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8006014:	b2db      	uxtb	r3, r3
 8006016:	2b01      	cmp	r3, #1
 8006018:	d107      	bne.n	800602a <USBH_Process+0x3a2>
      {
        phost->device.is_ReEnumerated = 0U;
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	2200      	movs	r2, #0
 800601e:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322

        /* Start the host and re-enable Vbus */
        (void)USBH_Start(phost);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f7ff fe20 	bl	8005c68 <USBH_Start>
      (void)osMessagePut(phost->os_event, phost->os_msg, 0U);
#else
      (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      break;
 8006028:	e014      	b.n	8006054 <USBH_Process+0x3cc>
        (void)USBH_LL_Start(phost);
 800602a:	6878      	ldr	r0, [r7, #4]
 800602c:	f001 fca6 	bl	800797c <USBH_LL_Start>
      break;
 8006030:	e010      	b.n	8006054 <USBH_Process+0x3cc>

    case HOST_ABORT_STATE:
    default :
      break;
 8006032:	bf00      	nop
 8006034:	e00e      	b.n	8006054 <USBH_Process+0x3cc>
      break;
 8006036:	bf00      	nop
 8006038:	e00c      	b.n	8006054 <USBH_Process+0x3cc>
      break;
 800603a:	bf00      	nop
 800603c:	e00a      	b.n	8006054 <USBH_Process+0x3cc>
    break;
 800603e:	bf00      	nop
 8006040:	e008      	b.n	8006054 <USBH_Process+0x3cc>
      break;
 8006042:	bf00      	nop
 8006044:	e006      	b.n	8006054 <USBH_Process+0x3cc>
      break;
 8006046:	bf00      	nop
 8006048:	e004      	b.n	8006054 <USBH_Process+0x3cc>
      break;
 800604a:	bf00      	nop
 800604c:	e002      	b.n	8006054 <USBH_Process+0x3cc>
      break;
 800604e:	bf00      	nop
 8006050:	e000      	b.n	8006054 <USBH_Process+0x3cc>
      break;
 8006052:	bf00      	nop
  }
  return USBH_OK;
 8006054:	2300      	movs	r3, #0
}
 8006056:	4618      	mov	r0, r3
 8006058:	3710      	adds	r7, #16
 800605a:	46bd      	mov	sp, r7
 800605c:	bd80      	pop	{r7, pc}
 800605e:	bf00      	nop

08006060 <USBH_HandleEnum>:
  *         This function includes the complete enumeration process
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
static USBH_StatusTypeDef USBH_HandleEnum(USBH_HandleTypeDef *phost)
{
 8006060:	b580      	push	{r7, lr}
 8006062:	b088      	sub	sp, #32
 8006064:	af04      	add	r7, sp, #16
 8006066:	6078      	str	r0, [r7, #4]
  USBH_StatusTypeDef Status = USBH_BUSY;
 8006068:	2301      	movs	r3, #1
 800606a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef ReqStatus = USBH_BUSY;
 800606c:	2301      	movs	r3, #1
 800606e:	73bb      	strb	r3, [r7, #14]

  switch (phost->EnumState)
 8006070:	687b      	ldr	r3, [r7, #4]
 8006072:	785b      	ldrb	r3, [r3, #1]
 8006074:	2b07      	cmp	r3, #7
 8006076:	f200 81c1 	bhi.w	80063fc <USBH_HandleEnum+0x39c>
 800607a:	a201      	add	r2, pc, #4	; (adr r2, 8006080 <USBH_HandleEnum+0x20>)
 800607c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006080:	080060a1 	.word	0x080060a1
 8006084:	0800615f 	.word	0x0800615f
 8006088:	080061c9 	.word	0x080061c9
 800608c:	08006257 	.word	0x08006257
 8006090:	080062c1 	.word	0x080062c1
 8006094:	08006331 	.word	0x08006331
 8006098:	08006377 	.word	0x08006377
 800609c:	080063bd 	.word	0x080063bd
  {
    case ENUM_IDLE:
      /* Get Device Desc for only 1st 8 bytes : To get EP0 MaxPacketSize */
      ReqStatus = USBH_Get_DevDesc(phost, 8U);
 80060a0:	2108      	movs	r1, #8
 80060a2:	6878      	ldr	r0, [r7, #4]
 80060a4:	f000 fa50 	bl	8006548 <USBH_Get_DevDesc>
 80060a8:	4603      	mov	r3, r0
 80060aa:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80060ac:	7bbb      	ldrb	r3, [r7, #14]
 80060ae:	2b00      	cmp	r3, #0
 80060b0:	d130      	bne.n	8006114 <USBH_HandleEnum+0xb4>
      {
        phost->Control.pipe_size = phost->device.DevDesc.bMaxPacketSize;
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	f893 232d 	ldrb.w	r2, [r3, #813]	; 0x32d
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	719a      	strb	r2, [r3, #6]

        phost->EnumState = ENUM_GET_FULL_DEV_DESC;
 80060bc:	687b      	ldr	r3, [r7, #4]
 80060be:	2201      	movs	r2, #1
 80060c0:	705a      	strb	r2, [r3, #1]

        /* modify control channels configuration for MaxPacket size */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	7919      	ldrb	r1, [r3, #4]
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80060d2:	687a      	ldr	r2, [r7, #4]
 80060d4:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U, phost->device.address,
 80060d6:	b292      	uxth	r2, r2
 80060d8:	9202      	str	r2, [sp, #8]
 80060da:	2200      	movs	r2, #0
 80060dc:	9201      	str	r2, [sp, #4]
 80060de:	9300      	str	r3, [sp, #0]
 80060e0:	4603      	mov	r3, r0
 80060e2:	2280      	movs	r2, #128	; 0x80
 80060e4:	6878      	ldr	r0, [r7, #4]
 80060e6:	f001 f865 	bl	80071b4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	7959      	ldrb	r1, [r3, #5]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80060fa:	687a      	ldr	r2, [r7, #4]
 80060fc:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 80060fe:	b292      	uxth	r2, r2
 8006100:	9202      	str	r2, [sp, #8]
 8006102:	2200      	movs	r2, #0
 8006104:	9201      	str	r2, [sp, #4]
 8006106:	9300      	str	r3, [sp, #0]
 8006108:	4603      	mov	r3, r0
 800610a:	2200      	movs	r2, #0
 800610c:	6878      	ldr	r0, [r7, #4]
 800610e:	f001 f851 	bl	80071b4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 8006112:	e175      	b.n	8006400 <USBH_HandleEnum+0x3a0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006114:	7bbb      	ldrb	r3, [r7, #14]
 8006116:	2b03      	cmp	r3, #3
 8006118:	f040 8172 	bne.w	8006400 <USBH_HandleEnum+0x3a0>
        phost->device.EnumCnt++;
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006122:	3301      	adds	r3, #1
 8006124:	b2da      	uxtb	r2, r3
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006132:	2b03      	cmp	r3, #3
 8006134:	d903      	bls.n	800613e <USBH_HandleEnum+0xde>
          phost->gState = HOST_ABORT_STATE;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	220d      	movs	r2, #13
 800613a:	701a      	strb	r2, [r3, #0]
      break;
 800613c:	e160      	b.n	8006400 <USBH_HandleEnum+0x3a0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	795b      	ldrb	r3, [r3, #5]
 8006142:	4619      	mov	r1, r3
 8006144:	6878      	ldr	r0, [r7, #4]
 8006146:	f001 f885 	bl	8007254 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	791b      	ldrb	r3, [r3, #4]
 800614e:	4619      	mov	r1, r3
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f001 f87f 	bl	8007254 <USBH_FreePipe>
          phost->gState = HOST_IDLE;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2200      	movs	r2, #0
 800615a:	701a      	strb	r2, [r3, #0]
      break;
 800615c:	e150      	b.n	8006400 <USBH_HandleEnum+0x3a0>

    case ENUM_GET_FULL_DEV_DESC:
      /* Get FULL Device Desc  */
      ReqStatus = USBH_Get_DevDesc(phost, USB_DEVICE_DESC_SIZE);
 800615e:	2112      	movs	r1, #18
 8006160:	6878      	ldr	r0, [r7, #4]
 8006162:	f000 f9f1 	bl	8006548 <USBH_Get_DevDesc>
 8006166:	4603      	mov	r3, r0
 8006168:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 800616a:	7bbb      	ldrb	r3, [r7, #14]
 800616c:	2b00      	cmp	r3, #0
 800616e:	d103      	bne.n	8006178 <USBH_HandleEnum+0x118>
      {
        USBH_UsrLog("PID: %xh", phost->device.DevDesc.idProduct);
        USBH_UsrLog("VID: %xh", phost->device.DevDesc.idVendor);

        phost->EnumState = ENUM_SET_ADDR;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	2202      	movs	r2, #2
 8006174:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 8006176:	e145      	b.n	8006404 <USBH_HandleEnum+0x3a4>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006178:	7bbb      	ldrb	r3, [r7, #14]
 800617a:	2b03      	cmp	r3, #3
 800617c:	f040 8142 	bne.w	8006404 <USBH_HandleEnum+0x3a4>
        phost->device.EnumCnt++;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006186:	3301      	adds	r3, #1
 8006188:	b2da      	uxtb	r2, r3
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 8006196:	2b03      	cmp	r3, #3
 8006198:	d903      	bls.n	80061a2 <USBH_HandleEnum+0x142>
          phost->gState = HOST_ABORT_STATE;
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	220d      	movs	r2, #13
 800619e:	701a      	strb	r2, [r3, #0]
      break;
 80061a0:	e130      	b.n	8006404 <USBH_HandleEnum+0x3a4>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	795b      	ldrb	r3, [r3, #5]
 80061a6:	4619      	mov	r1, r3
 80061a8:	6878      	ldr	r0, [r7, #4]
 80061aa:	f001 f853 	bl	8007254 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	791b      	ldrb	r3, [r3, #4]
 80061b2:	4619      	mov	r1, r3
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f001 f84d 	bl	8007254 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	2200      	movs	r2, #0
 80061be:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	701a      	strb	r2, [r3, #0]
      break;
 80061c6:	e11d      	b.n	8006404 <USBH_HandleEnum+0x3a4>

    case ENUM_SET_ADDR:
      /* set address */
      ReqStatus = USBH_SetAddress(phost, USBH_DEVICE_ADDRESS);
 80061c8:	2101      	movs	r1, #1
 80061ca:	6878      	ldr	r0, [r7, #4]
 80061cc:	f000 fa68 	bl	80066a0 <USBH_SetAddress>
 80061d0:	4603      	mov	r3, r0
 80061d2:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80061d4:	7bbb      	ldrb	r3, [r7, #14]
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d132      	bne.n	8006240 <USBH_HandleEnum+0x1e0>
      {
        USBH_Delay(2U);
 80061da:	2002      	movs	r0, #2
 80061dc:	f001 fd32 	bl	8007c44 <USBH_Delay>
        phost->device.address = USBH_DEVICE_ADDRESS;
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	2201      	movs	r2, #1
 80061e4:	f883 231c 	strb.w	r2, [r3, #796]	; 0x31c

        /* user callback for device address assigned */
        USBH_UsrLog("Address (#%d) assigned.", phost->device.address);
        phost->EnumState = ENUM_GET_CFG_DESC;
 80061e8:	687b      	ldr	r3, [r7, #4]
 80061ea:	2203      	movs	r2, #3
 80061ec:	705a      	strb	r2, [r3, #1]

        /* modify control channels to update device address */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	7919      	ldrb	r1, [r3, #4]
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 80061fe:	687a      	ldr	r2, [r7, #4]
 8006200:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_in, 0x80U,  phost->device.address,
 8006202:	b292      	uxth	r2, r2
 8006204:	9202      	str	r2, [sp, #8]
 8006206:	2200      	movs	r2, #0
 8006208:	9201      	str	r2, [sp, #4]
 800620a:	9300      	str	r3, [sp, #0]
 800620c:	4603      	mov	r3, r0
 800620e:	2280      	movs	r2, #128	; 0x80
 8006210:	6878      	ldr	r0, [r7, #4]
 8006212:	f000 ffcf 	bl	80071b4 <USBH_OpenPipe>

        /* Open Control pipes */
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	7959      	ldrb	r1, [r3, #5]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	f893 031c 	ldrb.w	r0, [r3, #796]	; 0x31c
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
                            phost->device.speed, USBH_EP_CONTROL,
                            (uint16_t)phost->Control.pipe_size);
 8006226:	687a      	ldr	r2, [r7, #4]
 8006228:	7992      	ldrb	r2, [r2, #6]
        (void)USBH_OpenPipe(phost, phost->Control.pipe_out, 0x00U, phost->device.address,
 800622a:	b292      	uxth	r2, r2
 800622c:	9202      	str	r2, [sp, #8]
 800622e:	2200      	movs	r2, #0
 8006230:	9201      	str	r2, [sp, #4]
 8006232:	9300      	str	r3, [sp, #0]
 8006234:	4603      	mov	r3, r0
 8006236:	2200      	movs	r2, #0
 8006238:	6878      	ldr	r0, [r7, #4]
 800623a:	f000 ffbb 	bl	80071b4 <USBH_OpenPipe>
      }
      else
      {
        /* .. */
      }
      break;
 800623e:	e0e3      	b.n	8006408 <USBH_HandleEnum+0x3a8>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006240:	7bbb      	ldrb	r3, [r7, #14]
 8006242:	2b03      	cmp	r3, #3
 8006244:	f040 80e0 	bne.w	8006408 <USBH_HandleEnum+0x3a8>
        phost->gState = HOST_ABORT_STATE;
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	220d      	movs	r2, #13
 800624c:	701a      	strb	r2, [r3, #0]
        phost->EnumState = ENUM_IDLE;
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	2200      	movs	r2, #0
 8006252:	705a      	strb	r2, [r3, #1]
      break;
 8006254:	e0d8      	b.n	8006408 <USBH_HandleEnum+0x3a8>

    case ENUM_GET_CFG_DESC:
      /* get standard configuration descriptor */
      ReqStatus = USBH_Get_CfgDesc(phost, USB_CONFIGURATION_DESC_SIZE);
 8006256:	2109      	movs	r1, #9
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 f99d 	bl	8006598 <USBH_Get_CfgDesc>
 800625e:	4603      	mov	r3, r0
 8006260:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 8006262:	7bbb      	ldrb	r3, [r7, #14]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d103      	bne.n	8006270 <USBH_HandleEnum+0x210>
      {
        phost->EnumState = ENUM_GET_FULL_CFG_DESC;
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	2204      	movs	r2, #4
 800626c:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 800626e:	e0cd      	b.n	800640c <USBH_HandleEnum+0x3ac>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006270:	7bbb      	ldrb	r3, [r7, #14]
 8006272:	2b03      	cmp	r3, #3
 8006274:	f040 80ca 	bne.w	800640c <USBH_HandleEnum+0x3ac>
        phost->device.EnumCnt++;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800627e:	3301      	adds	r3, #1
 8006280:	b2da      	uxtb	r2, r3
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 800628e:	2b03      	cmp	r3, #3
 8006290:	d903      	bls.n	800629a <USBH_HandleEnum+0x23a>
          phost->gState = HOST_ABORT_STATE;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	220d      	movs	r2, #13
 8006296:	701a      	strb	r2, [r3, #0]
      break;
 8006298:	e0b8      	b.n	800640c <USBH_HandleEnum+0x3ac>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	795b      	ldrb	r3, [r3, #5]
 800629e:	4619      	mov	r1, r3
 80062a0:	6878      	ldr	r0, [r7, #4]
 80062a2:	f000 ffd7 	bl	8007254 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	791b      	ldrb	r3, [r3, #4]
 80062aa:	4619      	mov	r1, r3
 80062ac:	6878      	ldr	r0, [r7, #4]
 80062ae:	f000 ffd1 	bl	8007254 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2200      	movs	r2, #0
 80062b6:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2200      	movs	r2, #0
 80062bc:	701a      	strb	r2, [r3, #0]
      break;
 80062be:	e0a5      	b.n	800640c <USBH_HandleEnum+0x3ac>

    case ENUM_GET_FULL_CFG_DESC:
      /* get FULL config descriptor (config, interface, endpoints) */
      ReqStatus = USBH_Get_CfgDesc(phost, phost->device.CfgDesc.wTotalLength);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	f8b3 333a 	ldrh.w	r3, [r3, #826]	; 0x33a
 80062c6:	4619      	mov	r1, r3
 80062c8:	6878      	ldr	r0, [r7, #4]
 80062ca:	f000 f965 	bl	8006598 <USBH_Get_CfgDesc>
 80062ce:	4603      	mov	r3, r0
 80062d0:	73bb      	strb	r3, [r7, #14]
      if (ReqStatus == USBH_OK)
 80062d2:	7bbb      	ldrb	r3, [r7, #14]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d103      	bne.n	80062e0 <USBH_HandleEnum+0x280>
      {
        phost->EnumState = ENUM_GET_MFC_STRING_DESC;
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2205      	movs	r2, #5
 80062dc:	705a      	strb	r2, [r3, #1]
      }
      else
      {
        /* .. */
      }
      break;
 80062de:	e097      	b.n	8006410 <USBH_HandleEnum+0x3b0>
      else if (ReqStatus == USBH_NOT_SUPPORTED)
 80062e0:	7bbb      	ldrb	r3, [r7, #14]
 80062e2:	2b03      	cmp	r3, #3
 80062e4:	f040 8094 	bne.w	8006410 <USBH_HandleEnum+0x3b0>
        phost->device.EnumCnt++;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80062ee:	3301      	adds	r3, #1
 80062f0:	b2da      	uxtb	r2, r3
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	f883 231e 	strb.w	r2, [r3, #798]	; 0x31e
        if (phost->device.EnumCnt > 3U)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	f893 331e 	ldrb.w	r3, [r3, #798]	; 0x31e
 80062fe:	2b03      	cmp	r3, #3
 8006300:	d903      	bls.n	800630a <USBH_HandleEnum+0x2aa>
          phost->gState = HOST_ABORT_STATE;
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	220d      	movs	r2, #13
 8006306:	701a      	strb	r2, [r3, #0]
      break;
 8006308:	e082      	b.n	8006410 <USBH_HandleEnum+0x3b0>
          (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	795b      	ldrb	r3, [r3, #5]
 800630e:	4619      	mov	r1, r3
 8006310:	6878      	ldr	r0, [r7, #4]
 8006312:	f000 ff9f 	bl	8007254 <USBH_FreePipe>
          (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	791b      	ldrb	r3, [r3, #4]
 800631a:	4619      	mov	r1, r3
 800631c:	6878      	ldr	r0, [r7, #4]
 800631e:	f000 ff99 	bl	8007254 <USBH_FreePipe>
          phost->EnumState = ENUM_IDLE;
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	2200      	movs	r2, #0
 8006326:	705a      	strb	r2, [r3, #1]
          phost->gState = HOST_IDLE;
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	2200      	movs	r2, #0
 800632c:	701a      	strb	r2, [r3, #0]
      break;
 800632e:	e06f      	b.n	8006410 <USBH_HandleEnum+0x3b0>

    case ENUM_GET_MFC_STRING_DESC:
      if (phost->device.DevDesc.iManufacturer != 0U)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	f893 3334 	ldrb.w	r3, [r3, #820]	; 0x334
 8006336:	2b00      	cmp	r3, #0
 8006338:	d019      	beq.n	800636e <USBH_HandleEnum+0x30e>
      {
        /* Check that Manufacturer String is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	f893 1334 	ldrb.w	r1, [r3, #820]	; 0x334
                                        phost->device.Data, 0xFFU);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iManufacturer,
 8006346:	23ff      	movs	r3, #255	; 0xff
 8006348:	6878      	ldr	r0, [r7, #4]
 800634a:	f000 f949 	bl	80065e0 <USBH_Get_StringDesc>
 800634e:	4603      	mov	r3, r0
 8006350:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006352:	7bbb      	ldrb	r3, [r7, #14]
 8006354:	2b00      	cmp	r3, #0
 8006356:	d103      	bne.n	8006360 <USBH_HandleEnum+0x300>
        {
          /* User callback for Manufacturing string */
          USBH_UsrLog("Manufacturer : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2206      	movs	r2, #6
 800635c:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 800635e:	e059      	b.n	8006414 <USBH_HandleEnum+0x3b4>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 8006360:	7bbb      	ldrb	r3, [r7, #14]
 8006362:	2b03      	cmp	r3, #3
 8006364:	d156      	bne.n	8006414 <USBH_HandleEnum+0x3b4>
          phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	2206      	movs	r2, #6
 800636a:	705a      	strb	r2, [r3, #1]
      break;
 800636c:	e052      	b.n	8006414 <USBH_HandleEnum+0x3b4>
        phost->EnumState = ENUM_GET_PRODUCT_STRING_DESC;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2206      	movs	r2, #6
 8006372:	705a      	strb	r2, [r3, #1]
      break;
 8006374:	e04e      	b.n	8006414 <USBH_HandleEnum+0x3b4>

    case ENUM_GET_PRODUCT_STRING_DESC:
      if (phost->device.DevDesc.iProduct != 0U)
 8006376:	687b      	ldr	r3, [r7, #4]
 8006378:	f893 3335 	ldrb.w	r3, [r3, #821]	; 0x335
 800637c:	2b00      	cmp	r3, #0
 800637e:	d019      	beq.n	80063b4 <USBH_HandleEnum+0x354>
      {
        /* Check that Product string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	f893 1335 	ldrb.w	r1, [r3, #821]	; 0x335
                                        phost->device.Data, 0xFFU);
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iProduct,
 800638c:	23ff      	movs	r3, #255	; 0xff
 800638e:	6878      	ldr	r0, [r7, #4]
 8006390:	f000 f926 	bl	80065e0 <USBH_Get_StringDesc>
 8006394:	4603      	mov	r3, r0
 8006396:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 8006398:	7bbb      	ldrb	r3, [r7, #14]
 800639a:	2b00      	cmp	r3, #0
 800639c:	d103      	bne.n	80063a6 <USBH_HandleEnum+0x346>
        {
          /* User callback for Product string */
          USBH_UsrLog("Product : %s", (char *)(void *)phost->device.Data);
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	2207      	movs	r2, #7
 80063a2:	705a      	strb	r2, [r3, #1]
#else
        (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
      }
      break;
 80063a4:	e038      	b.n	8006418 <USBH_HandleEnum+0x3b8>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80063a6:	7bbb      	ldrb	r3, [r7, #14]
 80063a8:	2b03      	cmp	r3, #3
 80063aa:	d135      	bne.n	8006418 <USBH_HandleEnum+0x3b8>
          phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2207      	movs	r2, #7
 80063b0:	705a      	strb	r2, [r3, #1]
      break;
 80063b2:	e031      	b.n	8006418 <USBH_HandleEnum+0x3b8>
        phost->EnumState = ENUM_GET_SERIALNUM_STRING_DESC;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2207      	movs	r2, #7
 80063b8:	705a      	strb	r2, [r3, #1]
      break;
 80063ba:	e02d      	b.n	8006418 <USBH_HandleEnum+0x3b8>

    case ENUM_GET_SERIALNUM_STRING_DESC:
      if (phost->device.DevDesc.iSerialNumber != 0U)
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	f893 3336 	ldrb.w	r3, [r3, #822]	; 0x336
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d017      	beq.n	80063f6 <USBH_HandleEnum+0x396>
      {
        /* Check that Serial number string is available */
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	f893 1336 	ldrb.w	r1, [r3, #822]	; 0x336
                                        phost->device.Data, 0xFFU);
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	f503 728e 	add.w	r2, r3, #284	; 0x11c
        ReqStatus = USBH_Get_StringDesc(phost, phost->device.DevDesc.iSerialNumber,
 80063d2:	23ff      	movs	r3, #255	; 0xff
 80063d4:	6878      	ldr	r0, [r7, #4]
 80063d6:	f000 f903 	bl	80065e0 <USBH_Get_StringDesc>
 80063da:	4603      	mov	r3, r0
 80063dc:	73bb      	strb	r3, [r7, #14]
        if (ReqStatus == USBH_OK)
 80063de:	7bbb      	ldrb	r3, [r7, #14]
 80063e0:	2b00      	cmp	r3, #0
 80063e2:	d102      	bne.n	80063ea <USBH_HandleEnum+0x38a>
        {
          /* User callback for Serial number string */
          USBH_UsrLog("Serial Number : %s", (char *)(void *)phost->device.Data);
          Status = USBH_OK;
 80063e4:	2300      	movs	r3, #0
 80063e6:	73fb      	strb	r3, [r7, #15]
      else
      {
        USBH_UsrLog("Serial Number : N/A");
        Status = USBH_OK;
      }
      break;
 80063e8:	e018      	b.n	800641c <USBH_HandleEnum+0x3bc>
        else if (ReqStatus == USBH_NOT_SUPPORTED)
 80063ea:	7bbb      	ldrb	r3, [r7, #14]
 80063ec:	2b03      	cmp	r3, #3
 80063ee:	d115      	bne.n	800641c <USBH_HandleEnum+0x3bc>
          Status = USBH_OK;
 80063f0:	2300      	movs	r3, #0
 80063f2:	73fb      	strb	r3, [r7, #15]
      break;
 80063f4:	e012      	b.n	800641c <USBH_HandleEnum+0x3bc>
        Status = USBH_OK;
 80063f6:	2300      	movs	r3, #0
 80063f8:	73fb      	strb	r3, [r7, #15]
      break;
 80063fa:	e00f      	b.n	800641c <USBH_HandleEnum+0x3bc>

    default:
      break;
 80063fc:	bf00      	nop
 80063fe:	e00e      	b.n	800641e <USBH_HandleEnum+0x3be>
      break;
 8006400:	bf00      	nop
 8006402:	e00c      	b.n	800641e <USBH_HandleEnum+0x3be>
      break;
 8006404:	bf00      	nop
 8006406:	e00a      	b.n	800641e <USBH_HandleEnum+0x3be>
      break;
 8006408:	bf00      	nop
 800640a:	e008      	b.n	800641e <USBH_HandleEnum+0x3be>
      break;
 800640c:	bf00      	nop
 800640e:	e006      	b.n	800641e <USBH_HandleEnum+0x3be>
      break;
 8006410:	bf00      	nop
 8006412:	e004      	b.n	800641e <USBH_HandleEnum+0x3be>
      break;
 8006414:	bf00      	nop
 8006416:	e002      	b.n	800641e <USBH_HandleEnum+0x3be>
      break;
 8006418:	bf00      	nop
 800641a:	e000      	b.n	800641e <USBH_HandleEnum+0x3be>
      break;
 800641c:	bf00      	nop
  }
  return Status;
 800641e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006420:	4618      	mov	r0, r3
 8006422:	3710      	adds	r7, #16
 8006424:	46bd      	mov	sp, r7
 8006426:	bd80      	pop	{r7, pc}

08006428 <USBH_LL_SetTimer>:
  *         Set the initial Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_SetTimer(USBH_HandleTypeDef *phost, uint32_t time)
{
 8006428:	b480      	push	{r7}
 800642a:	b083      	sub	sp, #12
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
 8006430:	6039      	str	r1, [r7, #0]
  phost->Timer = time;
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	683a      	ldr	r2, [r7, #0]
 8006436:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
}
 800643a:	bf00      	nop
 800643c:	370c      	adds	r7, #12
 800643e:	46bd      	mov	sp, r7
 8006440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006444:	4770      	bx	lr

08006446 <USBH_LL_IncTimer>:
  *         Increment Host Timer tick
  * @param  phost: Host Handle
  * @retval None
  */
void  USBH_LL_IncTimer(USBH_HandleTypeDef *phost)
{
 8006446:	b580      	push	{r7, lr}
 8006448:	b082      	sub	sp, #8
 800644a:	af00      	add	r7, sp, #0
 800644c:	6078      	str	r0, [r7, #4]
  phost->Timer++;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006454:	1c5a      	adds	r2, r3, #1
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	f8c3 23c4 	str.w	r2, [r3, #964]	; 0x3c4
  USBH_HandleSof(phost);
 800645c:	6878      	ldr	r0, [r7, #4]
 800645e:	f000 f804 	bl	800646a <USBH_HandleSof>
}
 8006462:	bf00      	nop
 8006464:	3708      	adds	r7, #8
 8006466:	46bd      	mov	sp, r7
 8006468:	bd80      	pop	{r7, pc}

0800646a <USBH_HandleSof>:
  *         Call SOF process
  * @param  phost: Host Handle
  * @retval None
  */
static void  USBH_HandleSof(USBH_HandleTypeDef *phost)
{
 800646a:	b580      	push	{r7, lr}
 800646c:	b082      	sub	sp, #8
 800646e:	af00      	add	r7, sp, #0
 8006470:	6078      	str	r0, [r7, #4]
  if ((phost->gState == HOST_CLASS) && (phost->pActiveClass != NULL))
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	781b      	ldrb	r3, [r3, #0]
 8006476:	b2db      	uxtb	r3, r3
 8006478:	2b0b      	cmp	r3, #11
 800647a:	d10a      	bne.n	8006492 <USBH_HandleSof+0x28>
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 8006482:	2b00      	cmp	r3, #0
 8006484:	d005      	beq.n	8006492 <USBH_HandleSof+0x28>
  {
    phost->pActiveClass->SOFProcess(phost);
 8006486:	687b      	ldr	r3, [r7, #4]
 8006488:	f8d3 337c 	ldr.w	r3, [r3, #892]	; 0x37c
 800648c:	699b      	ldr	r3, [r3, #24]
 800648e:	6878      	ldr	r0, [r7, #4]
 8006490:	4798      	blx	r3
  }
}
 8006492:	bf00      	nop
 8006494:	3708      	adds	r7, #8
 8006496:	46bd      	mov	sp, r7
 8006498:	bd80      	pop	{r7, pc}

0800649a <USBH_LL_PortEnabled>:
  *         Port Enabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortEnabled(USBH_HandleTypeDef *phost)
{
 800649a:	b480      	push	{r7}
 800649c:	b083      	sub	sp, #12
 800649e:	af00      	add	r7, sp, #0
 80064a0:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 1U;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2201      	movs	r2, #1
 80064a6:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return;
 80064aa:	bf00      	nop
}
 80064ac:	370c      	adds	r7, #12
 80064ae:	46bd      	mov	sp, r7
 80064b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064b4:	4770      	bx	lr

080064b6 <USBH_LL_PortDisabled>:
  *         Port Disabled
  * @param  phost: Host Handle
  * @retval None
  */
void USBH_LL_PortDisabled(USBH_HandleTypeDef *phost)
{
 80064b6:	b480      	push	{r7}
 80064b8:	b083      	sub	sp, #12
 80064ba:	af00      	add	r7, sp, #0
 80064bc:	6078      	str	r0, [r7, #4]
  phost->device.PortEnabled = 0U;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2200      	movs	r2, #0
 80064c2:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  return;
 80064c6:	bf00      	nop
}
 80064c8:	370c      	adds	r7, #12
 80064ca:	46bd      	mov	sp, r7
 80064cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d0:	4770      	bx	lr

080064d2 <USBH_LL_Connect>:
  *         Handle USB Host connexion event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Connect(USBH_HandleTypeDef *phost)
{
 80064d2:	b480      	push	{r7}
 80064d4:	b083      	sub	sp, #12
 80064d6:	af00      	add	r7, sp, #0
 80064d8:	6078      	str	r0, [r7, #4]
  phost->device.is_connected = 1U;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	2201      	movs	r2, #1
 80064de:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.is_disconnected = 0U;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	2200      	movs	r2, #0
 80064e6:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_ReEnumerated = 0U;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2200      	movs	r2, #0
 80064ee:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 80064f2:	2300      	movs	r3, #0
}
 80064f4:	4618      	mov	r0, r3
 80064f6:	370c      	adds	r7, #12
 80064f8:	46bd      	mov	sp, r7
 80064fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064fe:	4770      	bx	lr

08006500 <USBH_LL_Disconnect>:
  *         Handle USB Host disconnection event
  * @param  phost: Host Handle
  * @retval USBH_Status
  */
USBH_StatusTypeDef  USBH_LL_Disconnect(USBH_HandleTypeDef *phost)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	b082      	sub	sp, #8
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]
  /* update device connection states */
  phost->device.is_disconnected = 1U;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	2201      	movs	r2, #1
 800650c:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
  phost->device.is_connected = 0U;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	2200      	movs	r2, #0
 8006514:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
  phost->device.PortEnabled = 0U;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	2200      	movs	r2, #0
 800651c:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323

  /* Stop Host */
  (void)USBH_LL_Stop(phost);
 8006520:	6878      	ldr	r0, [r7, #4]
 8006522:	f001 fa46 	bl	80079b2 <USBH_LL_Stop>

  /* FRee Control Pipes */
  (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	791b      	ldrb	r3, [r3, #4]
 800652a:	4619      	mov	r1, r3
 800652c:	6878      	ldr	r0, [r7, #4]
 800652e:	f000 fe91 	bl	8007254 <USBH_FreePipe>
  (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	795b      	ldrb	r3, [r3, #5]
 8006536:	4619      	mov	r1, r3
 8006538:	6878      	ldr	r0, [r7, #4]
 800653a:	f000 fe8b 	bl	8007254 <USBH_FreePipe>
#else
  (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif

  return USBH_OK;
 800653e:	2300      	movs	r3, #0
}
 8006540:	4618      	mov	r0, r3
 8006542:	3708      	adds	r7, #8
 8006544:	46bd      	mov	sp, r7
 8006546:	bd80      	pop	{r7, pc}

08006548 <USBH_Get_DevDesc>:
  * @param  phost: Host Handle
  * @param  length: Length of the descriptor
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_DevDesc(USBH_HandleTypeDef *phost, uint8_t length)
{
 8006548:	b580      	push	{r7, lr}
 800654a:	b086      	sub	sp, #24
 800654c:	af02      	add	r7, sp, #8
 800654e:	6078      	str	r0, [r7, #4]
 8006550:	460b      	mov	r3, r1
 8006552:	70fb      	strb	r3, [r7, #3]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_DEVICE, phost->device.Data,
 8006554:	687b      	ldr	r3, [r7, #4]
 8006556:	f503 728e 	add.w	r2, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 800655a:	78fb      	ldrb	r3, [r7, #3]
 800655c:	b29b      	uxth	r3, r3
 800655e:	9300      	str	r3, [sp, #0]
 8006560:	4613      	mov	r3, r2
 8006562:	f44f 7280 	mov.w	r2, #256	; 0x100
 8006566:	2100      	movs	r1, #0
 8006568:	6878      	ldr	r0, [r7, #4]
 800656a:	f000 f864 	bl	8006636 <USBH_GetDescriptor>
 800656e:	4603      	mov	r3, r0
 8006570:	73fb      	strb	r3, [r7, #15]
                              (uint16_t)length);

  if (status == USBH_OK)
 8006572:	7bfb      	ldrb	r3, [r7, #15]
 8006574:	2b00      	cmp	r3, #0
 8006576:	d10a      	bne.n	800658e <USBH_Get_DevDesc+0x46>
  {
    /* Commands successfully sent and Response Received */
    USBH_ParseDevDesc(&phost->device.DevDesc, phost->device.Data,
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	f203 3026 	addw	r0, r3, #806	; 0x326
 800657e:	687b      	ldr	r3, [r7, #4]
 8006580:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006584:	78fa      	ldrb	r2, [r7, #3]
 8006586:	b292      	uxth	r2, r2
 8006588:	4619      	mov	r1, r3
 800658a:	f000 f918 	bl	80067be <USBH_ParseDevDesc>
                      (uint16_t)length);
  }

  return status;
 800658e:	7bfb      	ldrb	r3, [r7, #15]
}
 8006590:	4618      	mov	r0, r3
 8006592:	3710      	adds	r7, #16
 8006594:	46bd      	mov	sp, r7
 8006596:	bd80      	pop	{r7, pc}

08006598 <USBH_Get_CfgDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_CfgDesc(USBH_HandleTypeDef *phost,
                                    uint16_t length)

{
 8006598:	b580      	push	{r7, lr}
 800659a:	b086      	sub	sp, #24
 800659c:	af02      	add	r7, sp, #8
 800659e:	6078      	str	r0, [r7, #4]
 80065a0:	460b      	mov	r3, r1
 80065a2:	807b      	strh	r3, [r7, #2]
  USBH_StatusTypeDef status;
  uint8_t *pData = phost->device.CfgDesc_Raw;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	331c      	adds	r3, #28
 80065a8:	60bb      	str	r3, [r7, #8]

  status = USBH_GetDescriptor(phost, (USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD),
 80065aa:	887b      	ldrh	r3, [r7, #2]
 80065ac:	9300      	str	r3, [sp, #0]
 80065ae:	68bb      	ldr	r3, [r7, #8]
 80065b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80065b4:	2100      	movs	r1, #0
 80065b6:	6878      	ldr	r0, [r7, #4]
 80065b8:	f000 f83d 	bl	8006636 <USBH_GetDescriptor>
 80065bc:	4603      	mov	r3, r0
 80065be:	73fb      	strb	r3, [r7, #15]
                              USB_DESC_CONFIGURATION, pData, length);

  if (status == USBH_OK)
 80065c0:	7bfb      	ldrb	r3, [r7, #15]
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d107      	bne.n	80065d6 <USBH_Get_CfgDesc+0x3e>
  {
    /* Commands successfully sent and Response Received  */
    status = USBH_ParseCfgDesc(phost, pData, length);
 80065c6:	887b      	ldrh	r3, [r7, #2]
 80065c8:	461a      	mov	r2, r3
 80065ca:	68b9      	ldr	r1, [r7, #8]
 80065cc:	6878      	ldr	r0, [r7, #4]
 80065ce:	f000 f987 	bl	80068e0 <USBH_ParseCfgDesc>
 80065d2:	4603      	mov	r3, r0
 80065d4:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80065d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80065d8:	4618      	mov	r0, r3
 80065da:	3710      	adds	r7, #16
 80065dc:	46bd      	mov	sp, r7
 80065de:	bd80      	pop	{r7, pc}

080065e0 <USBH_Get_StringDesc>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_Get_StringDesc(USBH_HandleTypeDef *phost,
                                       uint8_t string_index, uint8_t *buff,
                                       uint16_t length)
{
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b088      	sub	sp, #32
 80065e4:	af02      	add	r7, sp, #8
 80065e6:	60f8      	str	r0, [r7, #12]
 80065e8:	607a      	str	r2, [r7, #4]
 80065ea:	461a      	mov	r2, r3
 80065ec:	460b      	mov	r3, r1
 80065ee:	72fb      	strb	r3, [r7, #11]
 80065f0:	4613      	mov	r3, r2
 80065f2:	813b      	strh	r3, [r7, #8]
  USBH_StatusTypeDef status;

  status = USBH_GetDescriptor(phost,
 80065f4:	7afb      	ldrb	r3, [r7, #11]
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 80065fc:	b29a      	uxth	r2, r3
                              USB_REQ_RECIPIENT_DEVICE | USB_REQ_TYPE_STANDARD,
                              USB_DESC_STRING | string_index,
                              phost->device.Data, length);
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	f503 718e 	add.w	r1, r3, #284	; 0x11c
  status = USBH_GetDescriptor(phost,
 8006604:	893b      	ldrh	r3, [r7, #8]
 8006606:	9300      	str	r3, [sp, #0]
 8006608:	460b      	mov	r3, r1
 800660a:	2100      	movs	r1, #0
 800660c:	68f8      	ldr	r0, [r7, #12]
 800660e:	f000 f812 	bl	8006636 <USBH_GetDescriptor>
 8006612:	4603      	mov	r3, r0
 8006614:	75fb      	strb	r3, [r7, #23]

  if (status == USBH_OK)
 8006616:	7dfb      	ldrb	r3, [r7, #23]
 8006618:	2b00      	cmp	r3, #0
 800661a:	d107      	bne.n	800662c <USBH_Get_StringDesc+0x4c>
  {
    /* Commands successfully sent and Response Received  */
    USBH_ParseStringDesc(phost->device.Data, buff, length);
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f503 738e 	add.w	r3, r3, #284	; 0x11c
 8006622:	893a      	ldrh	r2, [r7, #8]
 8006624:	6879      	ldr	r1, [r7, #4]
 8006626:	4618      	mov	r0, r3
 8006628:	f000 fb24 	bl	8006c74 <USBH_ParseStringDesc>
  }

  return status;
 800662c:	7dfb      	ldrb	r3, [r7, #23]
}
 800662e:	4618      	mov	r0, r3
 8006630:	3718      	adds	r7, #24
 8006632:	46bd      	mov	sp, r7
 8006634:	bd80      	pop	{r7, pc}

08006636 <USBH_GetDescriptor>:
USBH_StatusTypeDef USBH_GetDescriptor(USBH_HandleTypeDef *phost,
                                      uint8_t  req_type,
                                      uint16_t value_idx,
                                      uint8_t *buff,
                                      uint16_t length)
{
 8006636:	b580      	push	{r7, lr}
 8006638:	b084      	sub	sp, #16
 800663a:	af00      	add	r7, sp, #0
 800663c:	60f8      	str	r0, [r7, #12]
 800663e:	607b      	str	r3, [r7, #4]
 8006640:	460b      	mov	r3, r1
 8006642:	72fb      	strb	r3, [r7, #11]
 8006644:	4613      	mov	r3, r2
 8006646:	813b      	strh	r3, [r7, #8]
  if (phost->RequestState == CMD_SEND)
 8006648:	68fb      	ldr	r3, [r7, #12]
 800664a:	789b      	ldrb	r3, [r3, #2]
 800664c:	2b01      	cmp	r3, #1
 800664e:	d11c      	bne.n	800668a <USBH_GetDescriptor+0x54>
  {
    phost->Control.setup.b.bmRequestType = USB_D2H | req_type;
 8006650:	7afb      	ldrb	r3, [r7, #11]
 8006652:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8006656:	b2da      	uxtb	r2, r3
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	741a      	strb	r2, [r3, #16]
    phost->Control.setup.b.bRequest = USB_REQ_GET_DESCRIPTOR;
 800665c:	68fb      	ldr	r3, [r7, #12]
 800665e:	2206      	movs	r2, #6
 8006660:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = value_idx;
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	893a      	ldrh	r2, [r7, #8]
 8006666:	825a      	strh	r2, [r3, #18]

    if ((value_idx & 0xff00U) == USB_DESC_STRING)
 8006668:	893b      	ldrh	r3, [r7, #8]
 800666a:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 800666e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006672:	d104      	bne.n	800667e <USBH_GetDescriptor+0x48>
    {
      phost->Control.setup.b.wIndex.w = 0x0409U;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f240 4209 	movw	r2, #1033	; 0x409
 800667a:	829a      	strh	r2, [r3, #20]
 800667c:	e002      	b.n	8006684 <USBH_GetDescriptor+0x4e>
    }
    else
    {
      phost->Control.setup.b.wIndex.w = 0U;
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	2200      	movs	r2, #0
 8006682:	829a      	strh	r2, [r3, #20]
    }
    phost->Control.setup.b.wLength.w = length;
 8006684:	68fb      	ldr	r3, [r7, #12]
 8006686:	8b3a      	ldrh	r2, [r7, #24]
 8006688:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, buff, length);
 800668a:	8b3b      	ldrh	r3, [r7, #24]
 800668c:	461a      	mov	r2, r3
 800668e:	6879      	ldr	r1, [r7, #4]
 8006690:	68f8      	ldr	r0, [r7, #12]
 8006692:	f000 fb3d 	bl	8006d10 <USBH_CtlReq>
 8006696:	4603      	mov	r3, r0
}
 8006698:	4618      	mov	r0, r3
 800669a:	3710      	adds	r7, #16
 800669c:	46bd      	mov	sp, r7
 800669e:	bd80      	pop	{r7, pc}

080066a0 <USBH_SetAddress>:
  * @param  DeviceAddress: Device address to assign
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetAddress(USBH_HandleTypeDef *phost,
                                   uint8_t DeviceAddress)
{
 80066a0:	b580      	push	{r7, lr}
 80066a2:	b082      	sub	sp, #8
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	460b      	mov	r3, r1
 80066aa:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	789b      	ldrb	r3, [r3, #2]
 80066b0:	2b01      	cmp	r3, #1
 80066b2:	d10f      	bne.n	80066d4 <USBH_SetAddress+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE | \
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	2200      	movs	r2, #0
 80066b8:	741a      	strb	r2, [r3, #16]
                                           USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_ADDRESS;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2205      	movs	r2, #5
 80066be:	745a      	strb	r2, [r3, #17]

    phost->Control.setup.b.wValue.w = (uint16_t)DeviceAddress;
 80066c0:	78fb      	ldrb	r3, [r7, #3]
 80066c2:	b29a      	uxth	r2, r3
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	2200      	movs	r2, #0
 80066cc:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	2200      	movs	r2, #0
 80066d2:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 80066d4:	2200      	movs	r2, #0
 80066d6:	2100      	movs	r1, #0
 80066d8:	6878      	ldr	r0, [r7, #4]
 80066da:	f000 fb19 	bl	8006d10 <USBH_CtlReq>
 80066de:	4603      	mov	r3, r0
}
 80066e0:	4618      	mov	r0, r3
 80066e2:	3708      	adds	r7, #8
 80066e4:	46bd      	mov	sp, r7
 80066e6:	bd80      	pop	{r7, pc}

080066e8 <USBH_SetCfg>:
  * @param  phost: Host Handle
  * @param  cfg_idx: Configuration value
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_SetCfg(USBH_HandleTypeDef *phost, uint16_t cfg_idx)
{
 80066e8:	b580      	push	{r7, lr}
 80066ea:	b082      	sub	sp, #8
 80066ec:	af00      	add	r7, sp, #0
 80066ee:	6078      	str	r0, [r7, #4]
 80066f0:	460b      	mov	r3, r1
 80066f2:	807b      	strh	r3, [r7, #2]
  if (phost->RequestState == CMD_SEND)
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	789b      	ldrb	r3, [r3, #2]
 80066f8:	2b01      	cmp	r3, #1
 80066fa:	d10e      	bne.n	800671a <USBH_SetCfg+0x32>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2200      	movs	r2, #0
 8006700:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_CONFIGURATION;
 8006702:	687b      	ldr	r3, [r7, #4]
 8006704:	2209      	movs	r2, #9
 8006706:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = cfg_idx;
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	887a      	ldrh	r2, [r7, #2]
 800670c:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2200      	movs	r2, #0
 8006712:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	2200      	movs	r2, #0
 8006718:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 800671a:	2200      	movs	r2, #0
 800671c:	2100      	movs	r1, #0
 800671e:	6878      	ldr	r0, [r7, #4]
 8006720:	f000 faf6 	bl	8006d10 <USBH_CtlReq>
 8006724:	4603      	mov	r3, r0
}
 8006726:	4618      	mov	r0, r3
 8006728:	3708      	adds	r7, #8
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}

0800672e <USBH_SetFeature>:
  * @param  pdev: Selected device
  * @param  itf_idx
  * @retval Status
  */
USBH_StatusTypeDef USBH_SetFeature(USBH_HandleTypeDef *phost, uint8_t wValue)
{
 800672e:	b580      	push	{r7, lr}
 8006730:	b082      	sub	sp, #8
 8006732:	af00      	add	r7, sp, #0
 8006734:	6078      	str	r0, [r7, #4]
 8006736:	460b      	mov	r3, r1
 8006738:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	789b      	ldrb	r3, [r3, #2]
 800673e:	2b01      	cmp	r3, #1
 8006740:	d10f      	bne.n	8006762 <USBH_SetFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_DEVICE
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	2200      	movs	r2, #0
 8006746:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_SET_FEATURE;
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	2203      	movs	r2, #3
 800674c:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = wValue;
 800674e:	78fb      	ldrb	r3, [r7, #3]
 8006750:	b29a      	uxth	r2, r3
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = 0U;
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	2200      	movs	r2, #0
 800675a:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	2200      	movs	r2, #0
 8006760:	82da      	strh	r2, [r3, #22]
  }

  return USBH_CtlReq(phost, NULL, 0U);
 8006762:	2200      	movs	r2, #0
 8006764:	2100      	movs	r1, #0
 8006766:	6878      	ldr	r0, [r7, #4]
 8006768:	f000 fad2 	bl	8006d10 <USBH_CtlReq>
 800676c:	4603      	mov	r3, r0
}
 800676e:	4618      	mov	r0, r3
 8006770:	3708      	adds	r7, #8
 8006772:	46bd      	mov	sp, r7
 8006774:	bd80      	pop	{r7, pc}

08006776 <USBH_ClrFeature>:
  * @param  ep_num: endpoint number
  * @param  hc_num: Host channel number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClrFeature(USBH_HandleTypeDef *phost, uint8_t ep_num)
{
 8006776:	b580      	push	{r7, lr}
 8006778:	b082      	sub	sp, #8
 800677a:	af00      	add	r7, sp, #0
 800677c:	6078      	str	r0, [r7, #4]
 800677e:	460b      	mov	r3, r1
 8006780:	70fb      	strb	r3, [r7, #3]
  if (phost->RequestState == CMD_SEND)
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	789b      	ldrb	r3, [r3, #2]
 8006786:	2b01      	cmp	r3, #1
 8006788:	d10f      	bne.n	80067aa <USBH_ClrFeature+0x34>
  {
    phost->Control.setup.b.bmRequestType = USB_H2D | USB_REQ_RECIPIENT_ENDPOINT
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	2202      	movs	r2, #2
 800678e:	741a      	strb	r2, [r3, #16]
                                           | USB_REQ_TYPE_STANDARD;

    phost->Control.setup.b.bRequest = USB_REQ_CLEAR_FEATURE;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2201      	movs	r2, #1
 8006794:	745a      	strb	r2, [r3, #17]
    phost->Control.setup.b.wValue.w = FEATURE_SELECTOR_ENDPOINT;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	2200      	movs	r2, #0
 800679a:	825a      	strh	r2, [r3, #18]
    phost->Control.setup.b.wIndex.w = ep_num;
 800679c:	78fb      	ldrb	r3, [r7, #3]
 800679e:	b29a      	uxth	r2, r3
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	829a      	strh	r2, [r3, #20]
    phost->Control.setup.b.wLength.w = 0U;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2200      	movs	r2, #0
 80067a8:	82da      	strh	r2, [r3, #22]
  }
  return USBH_CtlReq(phost, NULL, 0U);
 80067aa:	2200      	movs	r2, #0
 80067ac:	2100      	movs	r1, #0
 80067ae:	6878      	ldr	r0, [r7, #4]
 80067b0:	f000 faae 	bl	8006d10 <USBH_CtlReq>
 80067b4:	4603      	mov	r3, r0
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3708      	adds	r7, #8
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bd80      	pop	{r7, pc}

080067be <USBH_ParseDevDesc>:
  * @param  length: Length of the descriptor
  * @retval None
  */
static void  USBH_ParseDevDesc(USBH_DevDescTypeDef *dev_desc, uint8_t *buf,
                               uint16_t length)
{
 80067be:	b480      	push	{r7}
 80067c0:	b085      	sub	sp, #20
 80067c2:	af00      	add	r7, sp, #0
 80067c4:	60f8      	str	r0, [r7, #12]
 80067c6:	60b9      	str	r1, [r7, #8]
 80067c8:	4613      	mov	r3, r2
 80067ca:	80fb      	strh	r3, [r7, #6]
  dev_desc->bLength            = *(uint8_t *)(buf +  0);
 80067cc:	68bb      	ldr	r3, [r7, #8]
 80067ce:	781a      	ldrb	r2, [r3, #0]
 80067d0:	68fb      	ldr	r3, [r7, #12]
 80067d2:	701a      	strb	r2, [r3, #0]
  dev_desc->bDescriptorType    = *(uint8_t *)(buf +  1);
 80067d4:	68bb      	ldr	r3, [r7, #8]
 80067d6:	785a      	ldrb	r2, [r3, #1]
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	705a      	strb	r2, [r3, #1]
  dev_desc->bcdUSB             = LE16(buf +  2);
 80067dc:	68bb      	ldr	r3, [r7, #8]
 80067de:	3302      	adds	r3, #2
 80067e0:	781b      	ldrb	r3, [r3, #0]
 80067e2:	b29a      	uxth	r2, r3
 80067e4:	68bb      	ldr	r3, [r7, #8]
 80067e6:	3303      	adds	r3, #3
 80067e8:	781b      	ldrb	r3, [r3, #0]
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	021b      	lsls	r3, r3, #8
 80067ee:	b29b      	uxth	r3, r3
 80067f0:	4313      	orrs	r3, r2
 80067f2:	b29a      	uxth	r2, r3
 80067f4:	68fb      	ldr	r3, [r7, #12]
 80067f6:	805a      	strh	r2, [r3, #2]
  dev_desc->bDeviceClass       = *(uint8_t *)(buf +  4);
 80067f8:	68bb      	ldr	r3, [r7, #8]
 80067fa:	791a      	ldrb	r2, [r3, #4]
 80067fc:	68fb      	ldr	r3, [r7, #12]
 80067fe:	711a      	strb	r2, [r3, #4]
  dev_desc->bDeviceSubClass    = *(uint8_t *)(buf +  5);
 8006800:	68bb      	ldr	r3, [r7, #8]
 8006802:	795a      	ldrb	r2, [r3, #5]
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	715a      	strb	r2, [r3, #5]
  dev_desc->bDeviceProtocol    = *(uint8_t *)(buf +  6);
 8006808:	68bb      	ldr	r3, [r7, #8]
 800680a:	799a      	ldrb	r2, [r3, #6]
 800680c:	68fb      	ldr	r3, [r7, #12]
 800680e:	719a      	strb	r2, [r3, #6]
  dev_desc->bMaxPacketSize     = *(uint8_t *)(buf +  7);
 8006810:	68bb      	ldr	r3, [r7, #8]
 8006812:	79da      	ldrb	r2, [r3, #7]
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	71da      	strb	r2, [r3, #7]

  /* Make sure that the max packet size is either 8, 16, 32, 64 or force it to 64 */
  switch (dev_desc->bMaxPacketSize)
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	79db      	ldrb	r3, [r3, #7]
 800681c:	2b20      	cmp	r3, #32
 800681e:	dc11      	bgt.n	8006844 <USBH_ParseDevDesc+0x86>
 8006820:	2b08      	cmp	r3, #8
 8006822:	db16      	blt.n	8006852 <USBH_ParseDevDesc+0x94>
 8006824:	3b08      	subs	r3, #8
 8006826:	2201      	movs	r2, #1
 8006828:	fa02 f303 	lsl.w	r3, r2, r3
 800682c:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 8006830:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006834:	2b00      	cmp	r3, #0
 8006836:	bf14      	ite	ne
 8006838:	2301      	movne	r3, #1
 800683a:	2300      	moveq	r3, #0
 800683c:	b2db      	uxtb	r3, r3
 800683e:	2b00      	cmp	r3, #0
 8006840:	d102      	bne.n	8006848 <USBH_ParseDevDesc+0x8a>
 8006842:	e006      	b.n	8006852 <USBH_ParseDevDesc+0x94>
 8006844:	2b40      	cmp	r3, #64	; 0x40
 8006846:	d104      	bne.n	8006852 <USBH_ParseDevDesc+0x94>
  {
    case 8:
    case 16:
    case 32:
    case 64:
      dev_desc->bMaxPacketSize = dev_desc->bMaxPacketSize;
 8006848:	68fb      	ldr	r3, [r7, #12]
 800684a:	79da      	ldrb	r2, [r3, #7]
 800684c:	68fb      	ldr	r3, [r7, #12]
 800684e:	71da      	strb	r2, [r3, #7]
      break;
 8006850:	e003      	b.n	800685a <USBH_ParseDevDesc+0x9c>

    default:
      /*set the size to 64 in case the device has answered with incorrect size */
      dev_desc->bMaxPacketSize = 64U;
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	2240      	movs	r2, #64	; 0x40
 8006856:	71da      	strb	r2, [r3, #7]
      break;
 8006858:	bf00      	nop
  }

  if (length > 8U)
 800685a:	88fb      	ldrh	r3, [r7, #6]
 800685c:	2b08      	cmp	r3, #8
 800685e:	d939      	bls.n	80068d4 <USBH_ParseDevDesc+0x116>
  {
    /* For 1st time after device connection, Host may issue only 8 bytes for
    Device Descriptor Length  */
    dev_desc->idVendor           = LE16(buf +  8);
 8006860:	68bb      	ldr	r3, [r7, #8]
 8006862:	3308      	adds	r3, #8
 8006864:	781b      	ldrb	r3, [r3, #0]
 8006866:	b29a      	uxth	r2, r3
 8006868:	68bb      	ldr	r3, [r7, #8]
 800686a:	3309      	adds	r3, #9
 800686c:	781b      	ldrb	r3, [r3, #0]
 800686e:	b29b      	uxth	r3, r3
 8006870:	021b      	lsls	r3, r3, #8
 8006872:	b29b      	uxth	r3, r3
 8006874:	4313      	orrs	r3, r2
 8006876:	b29a      	uxth	r2, r3
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	811a      	strh	r2, [r3, #8]
    dev_desc->idProduct          = LE16(buf + 10);
 800687c:	68bb      	ldr	r3, [r7, #8]
 800687e:	330a      	adds	r3, #10
 8006880:	781b      	ldrb	r3, [r3, #0]
 8006882:	b29a      	uxth	r2, r3
 8006884:	68bb      	ldr	r3, [r7, #8]
 8006886:	330b      	adds	r3, #11
 8006888:	781b      	ldrb	r3, [r3, #0]
 800688a:	b29b      	uxth	r3, r3
 800688c:	021b      	lsls	r3, r3, #8
 800688e:	b29b      	uxth	r3, r3
 8006890:	4313      	orrs	r3, r2
 8006892:	b29a      	uxth	r2, r3
 8006894:	68fb      	ldr	r3, [r7, #12]
 8006896:	815a      	strh	r2, [r3, #10]
    dev_desc->bcdDevice          = LE16(buf + 12);
 8006898:	68bb      	ldr	r3, [r7, #8]
 800689a:	330c      	adds	r3, #12
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	b29a      	uxth	r2, r3
 80068a0:	68bb      	ldr	r3, [r7, #8]
 80068a2:	330d      	adds	r3, #13
 80068a4:	781b      	ldrb	r3, [r3, #0]
 80068a6:	b29b      	uxth	r3, r3
 80068a8:	021b      	lsls	r3, r3, #8
 80068aa:	b29b      	uxth	r3, r3
 80068ac:	4313      	orrs	r3, r2
 80068ae:	b29a      	uxth	r2, r3
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	819a      	strh	r2, [r3, #12]
    dev_desc->iManufacturer      = *(uint8_t *)(buf + 14);
 80068b4:	68bb      	ldr	r3, [r7, #8]
 80068b6:	7b9a      	ldrb	r2, [r3, #14]
 80068b8:	68fb      	ldr	r3, [r7, #12]
 80068ba:	739a      	strb	r2, [r3, #14]
    dev_desc->iProduct           = *(uint8_t *)(buf + 15);
 80068bc:	68bb      	ldr	r3, [r7, #8]
 80068be:	7bda      	ldrb	r2, [r3, #15]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	73da      	strb	r2, [r3, #15]
    dev_desc->iSerialNumber      = *(uint8_t *)(buf + 16);
 80068c4:	68bb      	ldr	r3, [r7, #8]
 80068c6:	7c1a      	ldrb	r2, [r3, #16]
 80068c8:	68fb      	ldr	r3, [r7, #12]
 80068ca:	741a      	strb	r2, [r3, #16]
    dev_desc->bNumConfigurations = *(uint8_t *)(buf + 17);
 80068cc:	68bb      	ldr	r3, [r7, #8]
 80068ce:	7c5a      	ldrb	r2, [r3, #17]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	745a      	strb	r2, [r3, #17]
  }
}
 80068d4:	bf00      	nop
 80068d6:	3714      	adds	r7, #20
 80068d8:	46bd      	mov	sp, r7
 80068da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068de:	4770      	bx	lr

080068e0 <USBH_ParseCfgDesc>:
  * @param  buf: Buffer where the source descriptor is available
  * @param  length: Length of the descriptor
  * @retval USBH statuse
  */
static USBH_StatusTypeDef USBH_ParseCfgDesc(USBH_HandleTypeDef *phost, uint8_t *buf, uint16_t length)
{
 80068e0:	b580      	push	{r7, lr}
 80068e2:	b08c      	sub	sp, #48	; 0x30
 80068e4:	af00      	add	r7, sp, #0
 80068e6:	60f8      	str	r0, [r7, #12]
 80068e8:	60b9      	str	r1, [r7, #8]
 80068ea:	4613      	mov	r3, r2
 80068ec:	80fb      	strh	r3, [r7, #6]
  USBH_CfgDescTypeDef *cfg_desc = &phost->device.CfgDesc;
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	f503 734e 	add.w	r3, r3, #824	; 0x338
 80068f4:	623b      	str	r3, [r7, #32]
  USBH_StatusTypeDef           status = USBH_OK;
 80068f6:	2300      	movs	r3, #0
 80068f8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  USBH_InterfaceDescTypeDef    *pif ;
  USBH_EpDescTypeDef           *pep;
  USBH_DescHeader_t            *pdesc = (USBH_DescHeader_t *)(void *)buf;
 80068fc:	68bb      	ldr	r3, [r7, #8]
 80068fe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint16_t                     ptr;
  uint8_t                      if_ix = 0U;
 8006900:	2300      	movs	r3, #0
 8006902:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint8_t                      ep_ix = 0U;
 8006906:	2300      	movs	r3, #0
 8006908:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

  pdesc   = (USBH_DescHeader_t *)(void *)buf;
 800690c:	68bb      	ldr	r3, [r7, #8]
 800690e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Parse configuration descriptor */
  cfg_desc->bLength             = *(uint8_t *)(buf + 0);
 8006910:	68bb      	ldr	r3, [r7, #8]
 8006912:	781a      	ldrb	r2, [r3, #0]
 8006914:	6a3b      	ldr	r3, [r7, #32]
 8006916:	701a      	strb	r2, [r3, #0]
  cfg_desc->bDescriptorType     = *(uint8_t *)(buf + 1);
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	785a      	ldrb	r2, [r3, #1]
 800691c:	6a3b      	ldr	r3, [r7, #32]
 800691e:	705a      	strb	r2, [r3, #1]
  cfg_desc->wTotalLength        = MIN(((uint16_t) LE16(buf + 2)), ((uint16_t)USBH_MAX_SIZE_CONFIGURATION));
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	3302      	adds	r3, #2
 8006924:	781b      	ldrb	r3, [r3, #0]
 8006926:	b29a      	uxth	r2, r3
 8006928:	68bb      	ldr	r3, [r7, #8]
 800692a:	3303      	adds	r3, #3
 800692c:	781b      	ldrb	r3, [r3, #0]
 800692e:	b29b      	uxth	r3, r3
 8006930:	021b      	lsls	r3, r3, #8
 8006932:	b29b      	uxth	r3, r3
 8006934:	4313      	orrs	r3, r2
 8006936:	b29b      	uxth	r3, r3
 8006938:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800693c:	bf28      	it	cs
 800693e:	f44f 7380 	movcs.w	r3, #256	; 0x100
 8006942:	b29a      	uxth	r2, r3
 8006944:	6a3b      	ldr	r3, [r7, #32]
 8006946:	805a      	strh	r2, [r3, #2]
  cfg_desc->bNumInterfaces      = *(uint8_t *)(buf + 4);
 8006948:	68bb      	ldr	r3, [r7, #8]
 800694a:	791a      	ldrb	r2, [r3, #4]
 800694c:	6a3b      	ldr	r3, [r7, #32]
 800694e:	711a      	strb	r2, [r3, #4]
  cfg_desc->bConfigurationValue = *(uint8_t *)(buf + 5);
 8006950:	68bb      	ldr	r3, [r7, #8]
 8006952:	795a      	ldrb	r2, [r3, #5]
 8006954:	6a3b      	ldr	r3, [r7, #32]
 8006956:	715a      	strb	r2, [r3, #5]
  cfg_desc->iConfiguration      = *(uint8_t *)(buf + 6);
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	799a      	ldrb	r2, [r3, #6]
 800695c:	6a3b      	ldr	r3, [r7, #32]
 800695e:	719a      	strb	r2, [r3, #6]
  cfg_desc->bmAttributes        = *(uint8_t *)(buf + 7);
 8006960:	68bb      	ldr	r3, [r7, #8]
 8006962:	79da      	ldrb	r2, [r3, #7]
 8006964:	6a3b      	ldr	r3, [r7, #32]
 8006966:	71da      	strb	r2, [r3, #7]
  cfg_desc->bMaxPower           = *(uint8_t *)(buf + 8);
 8006968:	68bb      	ldr	r3, [r7, #8]
 800696a:	7a1a      	ldrb	r2, [r3, #8]
 800696c:	6a3b      	ldr	r3, [r7, #32]
 800696e:	721a      	strb	r2, [r3, #8]

  /* Make sure that the Confguration descriptor's bLength is equal to USB_CONFIGURATION_DESC_SIZE */
  if (cfg_desc->bLength  != USB_CONFIGURATION_DESC_SIZE)
 8006970:	6a3b      	ldr	r3, [r7, #32]
 8006972:	781b      	ldrb	r3, [r3, #0]
 8006974:	2b09      	cmp	r3, #9
 8006976:	d002      	beq.n	800697e <USBH_ParseCfgDesc+0x9e>
  {
    cfg_desc->bLength = USB_CONFIGURATION_DESC_SIZE;
 8006978:	6a3b      	ldr	r3, [r7, #32]
 800697a:	2209      	movs	r2, #9
 800697c:	701a      	strb	r2, [r3, #0]
  }

  if (length > USB_CONFIGURATION_DESC_SIZE)
 800697e:	88fb      	ldrh	r3, [r7, #6]
 8006980:	2b09      	cmp	r3, #9
 8006982:	f240 809d 	bls.w	8006ac0 <USBH_ParseCfgDesc+0x1e0>
  {
    ptr = USB_LEN_CFG_DESC;
 8006986:	2309      	movs	r3, #9
 8006988:	82fb      	strh	r3, [r7, #22]
    pif = (USBH_InterfaceDescTypeDef *)NULL;
 800698a:	2300      	movs	r3, #0
 800698c:	61fb      	str	r3, [r7, #28]

    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 800698e:	e081      	b.n	8006a94 <USBH_ParseCfgDesc+0x1b4>
    {
      pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 8006990:	f107 0316 	add.w	r3, r7, #22
 8006994:	4619      	mov	r1, r3
 8006996:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8006998:	f000 f99f 	bl	8006cda <USBH_GetNextDesc>
 800699c:	62b8      	str	r0, [r7, #40]	; 0x28
      if (pdesc->bDescriptorType == USB_DESC_TYPE_INTERFACE)
 800699e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a0:	785b      	ldrb	r3, [r3, #1]
 80069a2:	2b04      	cmp	r3, #4
 80069a4:	d176      	bne.n	8006a94 <USBH_ParseCfgDesc+0x1b4>
      {
        /* Make sure that the interface descriptor's bLength is equal to USB_INTERFACE_DESC_SIZE */
        if (pdesc->bLength != USB_INTERFACE_DESC_SIZE)
 80069a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069a8:	781b      	ldrb	r3, [r3, #0]
 80069aa:	2b09      	cmp	r3, #9
 80069ac:	d002      	beq.n	80069b4 <USBH_ParseCfgDesc+0xd4>
        {
          pdesc->bLength = USB_INTERFACE_DESC_SIZE;
 80069ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069b0:	2209      	movs	r2, #9
 80069b2:	701a      	strb	r2, [r3, #0]
        }

        pif = &cfg_desc->Itf_Desc[if_ix];
 80069b4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80069b8:	221a      	movs	r2, #26
 80069ba:	fb02 f303 	mul.w	r3, r2, r3
 80069be:	3308      	adds	r3, #8
 80069c0:	6a3a      	ldr	r2, [r7, #32]
 80069c2:	4413      	add	r3, r2
 80069c4:	3302      	adds	r3, #2
 80069c6:	61fb      	str	r3, [r7, #28]
        USBH_ParseInterfaceDesc(pif, (uint8_t *)(void *)pdesc);
 80069c8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80069ca:	69f8      	ldr	r0, [r7, #28]
 80069cc:	f000 f87e 	bl	8006acc <USBH_ParseInterfaceDesc>

        ep_ix = 0U;
 80069d0:	2300      	movs	r3, #0
 80069d2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        pep = (USBH_EpDescTypeDef *)NULL;
 80069d6:	2300      	movs	r3, #0
 80069d8:	61bb      	str	r3, [r7, #24]

        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 80069da:	e043      	b.n	8006a64 <USBH_ParseCfgDesc+0x184>
        {
          pdesc = USBH_GetNextDesc((uint8_t *)(void *)pdesc, &ptr);
 80069dc:	f107 0316 	add.w	r3, r7, #22
 80069e0:	4619      	mov	r1, r3
 80069e2:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80069e4:	f000 f979 	bl	8006cda <USBH_GetNextDesc>
 80069e8:	62b8      	str	r0, [r7, #40]	; 0x28

          if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 80069ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ec:	785b      	ldrb	r3, [r3, #1]
 80069ee:	2b05      	cmp	r3, #5
 80069f0:	d138      	bne.n	8006a64 <USBH_ParseCfgDesc+0x184>
          {
            /* Check if the endpoint is appartening to an audio streaming interface */
            if ((pif->bInterfaceClass == 0x01U) && (pif->bInterfaceSubClass == 0x02U))
 80069f2:	69fb      	ldr	r3, [r7, #28]
 80069f4:	795b      	ldrb	r3, [r3, #5]
 80069f6:	2b01      	cmp	r3, #1
 80069f8:	d10f      	bne.n	8006a1a <USBH_ParseCfgDesc+0x13a>
 80069fa:	69fb      	ldr	r3, [r7, #28]
 80069fc:	799b      	ldrb	r3, [r3, #6]
 80069fe:	2b02      	cmp	r3, #2
 8006a00:	d10b      	bne.n	8006a1a <USBH_ParseCfgDesc+0x13a>
            {
              /* Check if it is supporting the USB AUDIO 01 class specification */
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006a02:	69fb      	ldr	r3, [r7, #28]
 8006a04:	79db      	ldrb	r3, [r3, #7]
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d10f      	bne.n	8006a2a <USBH_ParseCfgDesc+0x14a>
 8006a0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	2b09      	cmp	r3, #9
 8006a10:	d00b      	beq.n	8006a2a <USBH_ParseCfgDesc+0x14a>
              {
                pdesc->bLength = 0x09U;
 8006a12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a14:	2209      	movs	r2, #9
 8006a16:	701a      	strb	r2, [r3, #0]
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006a18:	e007      	b.n	8006a2a <USBH_ParseCfgDesc+0x14a>
              }
            }
            /* Make sure that the endpoint descriptor's bLength is equal to
               USB_ENDPOINT_DESC_SIZE for all other endpoints types */
            else if (pdesc->bLength != USB_ENDPOINT_DESC_SIZE)
 8006a1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a1c:	781b      	ldrb	r3, [r3, #0]
 8006a1e:	2b07      	cmp	r3, #7
 8006a20:	d004      	beq.n	8006a2c <USBH_ParseCfgDesc+0x14c>
            {
              pdesc->bLength = USB_ENDPOINT_DESC_SIZE;
 8006a22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006a24:	2207      	movs	r2, #7
 8006a26:	701a      	strb	r2, [r3, #0]
 8006a28:	e000      	b.n	8006a2c <USBH_ParseCfgDesc+0x14c>
              if ((pif->bInterfaceProtocol == 0x00U) && (pdesc->bLength != 0x09U))
 8006a2a:	bf00      	nop
            else
            {
              /* ... */
            }

            pep = &cfg_desc->Itf_Desc[if_ix].Ep_Desc[ep_ix];
 8006a2c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a30:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8006a34:	3201      	adds	r2, #1
 8006a36:	00d2      	lsls	r2, r2, #3
 8006a38:	211a      	movs	r1, #26
 8006a3a:	fb01 f303 	mul.w	r3, r1, r3
 8006a3e:	4413      	add	r3, r2
 8006a40:	3308      	adds	r3, #8
 8006a42:	6a3a      	ldr	r2, [r7, #32]
 8006a44:	4413      	add	r3, r2
 8006a46:	3304      	adds	r3, #4
 8006a48:	61bb      	str	r3, [r7, #24]

            status = USBH_ParseEPDesc(phost, pep, (uint8_t *)(void *)pdesc);
 8006a4a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8006a4c:	69b9      	ldr	r1, [r7, #24]
 8006a4e:	68f8      	ldr	r0, [r7, #12]
 8006a50:	f000 f86b 	bl	8006b2a <USBH_ParseEPDesc>
 8006a54:	4603      	mov	r3, r0
 8006a56:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

            ep_ix++;
 8006a5a:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8006a5e:	3301      	adds	r3, #1
 8006a60:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
        while ((ep_ix < pif->bNumEndpoints) && (ptr < cfg_desc->wTotalLength))
 8006a64:	69fb      	ldr	r3, [r7, #28]
 8006a66:	791b      	ldrb	r3, [r3, #4]
 8006a68:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d204      	bcs.n	8006a7a <USBH_ParseCfgDesc+0x19a>
 8006a70:	6a3b      	ldr	r3, [r7, #32]
 8006a72:	885a      	ldrh	r2, [r3, #2]
 8006a74:	8afb      	ldrh	r3, [r7, #22]
 8006a76:	429a      	cmp	r2, r3
 8006a78:	d8b0      	bhi.n	80069dc <USBH_ParseCfgDesc+0xfc>
          }
        }

        /* Check if the required endpoint(s) data are parsed */
        if (ep_ix < pif->bNumEndpoints)
 8006a7a:	69fb      	ldr	r3, [r7, #28]
 8006a7c:	791b      	ldrb	r3, [r3, #4]
 8006a7e:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 8006a82:	429a      	cmp	r2, r3
 8006a84:	d201      	bcs.n	8006a8a <USBH_ParseCfgDesc+0x1aa>
        {
          return USBH_NOT_SUPPORTED;
 8006a86:	2303      	movs	r3, #3
 8006a88:	e01c      	b.n	8006ac4 <USBH_ParseCfgDesc+0x1e4>
        }

        if_ix++;
 8006a8a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a8e:	3301      	adds	r3, #1
 8006a90:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    while ((if_ix < USBH_MAX_NUM_INTERFACES) && (ptr < cfg_desc->wTotalLength))
 8006a94:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8006a98:	2b01      	cmp	r3, #1
 8006a9a:	d805      	bhi.n	8006aa8 <USBH_ParseCfgDesc+0x1c8>
 8006a9c:	6a3b      	ldr	r3, [r7, #32]
 8006a9e:	885a      	ldrh	r2, [r3, #2]
 8006aa0:	8afb      	ldrh	r3, [r7, #22]
 8006aa2:	429a      	cmp	r2, r3
 8006aa4:	f63f af74 	bhi.w	8006990 <USBH_ParseCfgDesc+0xb0>
      }
    }

    /* Check if the required interface(s) data are parsed */
    if (if_ix < MIN(cfg_desc->bNumInterfaces, (uint8_t)USBH_MAX_NUM_INTERFACES))
 8006aa8:	6a3b      	ldr	r3, [r7, #32]
 8006aaa:	791b      	ldrb	r3, [r3, #4]
 8006aac:	2b02      	cmp	r3, #2
 8006aae:	bf28      	it	cs
 8006ab0:	2302      	movcs	r3, #2
 8006ab2:	b2db      	uxtb	r3, r3
 8006ab4:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d201      	bcs.n	8006ac0 <USBH_ParseCfgDesc+0x1e0>
    {
      return USBH_NOT_SUPPORTED;
 8006abc:	2303      	movs	r3, #3
 8006abe:	e001      	b.n	8006ac4 <USBH_ParseCfgDesc+0x1e4>
    }
  }

  return status;
 8006ac0:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006ac4:	4618      	mov	r0, r3
 8006ac6:	3730      	adds	r7, #48	; 0x30
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	bd80      	pop	{r7, pc}

08006acc <USBH_ParseInterfaceDesc>:
  * @param  buf: Buffer where the descriptor data is available
  * @retval None
  */
static void  USBH_ParseInterfaceDesc(USBH_InterfaceDescTypeDef *if_descriptor,
                                     uint8_t *buf)
{
 8006acc:	b480      	push	{r7}
 8006ace:	b083      	sub	sp, #12
 8006ad0:	af00      	add	r7, sp, #0
 8006ad2:	6078      	str	r0, [r7, #4]
 8006ad4:	6039      	str	r1, [r7, #0]
  if_descriptor->bLength            = *(uint8_t *)(buf + 0);
 8006ad6:	683b      	ldr	r3, [r7, #0]
 8006ad8:	781a      	ldrb	r2, [r3, #0]
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	701a      	strb	r2, [r3, #0]
  if_descriptor->bDescriptorType    = *(uint8_t *)(buf + 1);
 8006ade:	683b      	ldr	r3, [r7, #0]
 8006ae0:	785a      	ldrb	r2, [r3, #1]
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	705a      	strb	r2, [r3, #1]
  if_descriptor->bInterfaceNumber   = *(uint8_t *)(buf + 2);
 8006ae6:	683b      	ldr	r3, [r7, #0]
 8006ae8:	789a      	ldrb	r2, [r3, #2]
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	709a      	strb	r2, [r3, #2]
  if_descriptor->bAlternateSetting  = *(uint8_t *)(buf + 3);
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	78da      	ldrb	r2, [r3, #3]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	70da      	strb	r2, [r3, #3]
  if_descriptor->bNumEndpoints      = *(uint8_t *)(buf + 4);
 8006af6:	683b      	ldr	r3, [r7, #0]
 8006af8:	791a      	ldrb	r2, [r3, #4]
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	711a      	strb	r2, [r3, #4]
  if_descriptor->bInterfaceClass    = *(uint8_t *)(buf + 5);
 8006afe:	683b      	ldr	r3, [r7, #0]
 8006b00:	795a      	ldrb	r2, [r3, #5]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	715a      	strb	r2, [r3, #5]
  if_descriptor->bInterfaceSubClass = *(uint8_t *)(buf + 6);
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	799a      	ldrb	r2, [r3, #6]
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	719a      	strb	r2, [r3, #6]
  if_descriptor->bInterfaceProtocol = *(uint8_t *)(buf + 7);
 8006b0e:	683b      	ldr	r3, [r7, #0]
 8006b10:	79da      	ldrb	r2, [r3, #7]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	71da      	strb	r2, [r3, #7]
  if_descriptor->iInterface         = *(uint8_t *)(buf + 8);
 8006b16:	683b      	ldr	r3, [r7, #0]
 8006b18:	7a1a      	ldrb	r2, [r3, #8]
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	721a      	strb	r2, [r3, #8]
}
 8006b1e:	bf00      	nop
 8006b20:	370c      	adds	r7, #12
 8006b22:	46bd      	mov	sp, r7
 8006b24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b28:	4770      	bx	lr

08006b2a <USBH_ParseEPDesc>:
  * @param  buf: Buffer where the parsed descriptor stored
  * @retval USBH Status
  */
static USBH_StatusTypeDef  USBH_ParseEPDesc(USBH_HandleTypeDef *phost, USBH_EpDescTypeDef  *ep_descriptor,
                                            uint8_t *buf)
{
 8006b2a:	b480      	push	{r7}
 8006b2c:	b087      	sub	sp, #28
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	60f8      	str	r0, [r7, #12]
 8006b32:	60b9      	str	r1, [r7, #8]
 8006b34:	607a      	str	r2, [r7, #4]
  USBH_StatusTypeDef status = USBH_OK;
 8006b36:	2300      	movs	r3, #0
 8006b38:	75fb      	strb	r3, [r7, #23]
  ep_descriptor->bLength          = *(uint8_t *)(buf + 0);
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	781a      	ldrb	r2, [r3, #0]
 8006b3e:	68bb      	ldr	r3, [r7, #8]
 8006b40:	701a      	strb	r2, [r3, #0]
  ep_descriptor->bDescriptorType  = *(uint8_t *)(buf + 1);
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	785a      	ldrb	r2, [r3, #1]
 8006b46:	68bb      	ldr	r3, [r7, #8]
 8006b48:	705a      	strb	r2, [r3, #1]
  ep_descriptor->bEndpointAddress = *(uint8_t *)(buf + 2);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	789a      	ldrb	r2, [r3, #2]
 8006b4e:	68bb      	ldr	r3, [r7, #8]
 8006b50:	709a      	strb	r2, [r3, #2]
  ep_descriptor->bmAttributes     = *(uint8_t *)(buf + 3);
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	78da      	ldrb	r2, [r3, #3]
 8006b56:	68bb      	ldr	r3, [r7, #8]
 8006b58:	70da      	strb	r2, [r3, #3]
  ep_descriptor->wMaxPacketSize   = LE16(buf + 4);
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	3304      	adds	r3, #4
 8006b5e:	781b      	ldrb	r3, [r3, #0]
 8006b60:	b29a      	uxth	r2, r3
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	3305      	adds	r3, #5
 8006b66:	781b      	ldrb	r3, [r3, #0]
 8006b68:	b29b      	uxth	r3, r3
 8006b6a:	021b      	lsls	r3, r3, #8
 8006b6c:	b29b      	uxth	r3, r3
 8006b6e:	4313      	orrs	r3, r2
 8006b70:	b29a      	uxth	r2, r3
 8006b72:	68bb      	ldr	r3, [r7, #8]
 8006b74:	809a      	strh	r2, [r3, #4]
  ep_descriptor->bInterval        = *(uint8_t *)(buf + 6);
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	799a      	ldrb	r2, [r3, #6]
 8006b7a:	68bb      	ldr	r3, [r7, #8]
 8006b7c:	719a      	strb	r2, [r3, #6]

  /* Make sure that wMaxPacketSize is different from 0 */
  if (ep_descriptor->wMaxPacketSize == 0x00U)
 8006b7e:	68bb      	ldr	r3, [r7, #8]
 8006b80:	889b      	ldrh	r3, [r3, #4]
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d102      	bne.n	8006b8c <USBH_ParseEPDesc+0x62>
  {
    status = USBH_NOT_SUPPORTED;
 8006b86:	2303      	movs	r3, #3
 8006b88:	75fb      	strb	r3, [r7, #23]
 8006b8a:	e033      	b.n	8006bf4 <USBH_ParseEPDesc+0xca>

  }
  else if ((uint16_t)USBH_MAX_DATA_BUFFER < USBH_MAX_EP_PACKET_SIZE)
  {
    /* Make sure that maximum packet size (bits 0..10) does not exceed the total buffer length */
    ep_descriptor->wMaxPacketSize &= ~0x7FFU;
 8006b8c:	68bb      	ldr	r3, [r7, #8]
 8006b8e:	889b      	ldrh	r3, [r3, #4]
 8006b90:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8006b94:	f023 0307 	bic.w	r3, r3, #7
 8006b98:	b29a      	uxth	r2, r3
 8006b9a:	68bb      	ldr	r3, [r7, #8]
 8006b9c:	809a      	strh	r2, [r3, #4]
    ep_descriptor->wMaxPacketSize |= MIN((uint16_t)(LE16(buf + 4) & 0x7FFU), (uint16_t)USBH_MAX_DATA_BUFFER);
 8006b9e:	68bb      	ldr	r3, [r7, #8]
 8006ba0:	889b      	ldrh	r3, [r3, #4]
 8006ba2:	b21a      	sxth	r2, r3
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	3304      	adds	r3, #4
 8006ba8:	781b      	ldrb	r3, [r3, #0]
 8006baa:	b299      	uxth	r1, r3
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	3305      	adds	r3, #5
 8006bb0:	781b      	ldrb	r3, [r3, #0]
 8006bb2:	b29b      	uxth	r3, r3
 8006bb4:	021b      	lsls	r3, r3, #8
 8006bb6:	b29b      	uxth	r3, r3
 8006bb8:	430b      	orrs	r3, r1
 8006bba:	b29b      	uxth	r3, r3
 8006bbc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d110      	bne.n	8006be6 <USBH_ParseEPDesc+0xbc>
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	3304      	adds	r3, #4
 8006bc8:	781b      	ldrb	r3, [r3, #0]
 8006bca:	b299      	uxth	r1, r3
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	3305      	adds	r3, #5
 8006bd0:	781b      	ldrb	r3, [r3, #0]
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	021b      	lsls	r3, r3, #8
 8006bd6:	b29b      	uxth	r3, r3
 8006bd8:	430b      	orrs	r3, r1
 8006bda:	b29b      	uxth	r3, r3
 8006bdc:	b21b      	sxth	r3, r3
 8006bde:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8006be2:	b21b      	sxth	r3, r3
 8006be4:	e001      	b.n	8006bea <USBH_ParseEPDesc+0xc0>
 8006be6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006bea:	4313      	orrs	r3, r2
 8006bec:	b21b      	sxth	r3, r3
 8006bee:	b29a      	uxth	r2, r3
 8006bf0:	68bb      	ldr	r3, [r7, #8]
 8006bf2:	809a      	strh	r2, [r3, #4]
  {
    /* ... */
  }

  /* For high-speed interrupt/isochronous endpoints, bInterval can vary from 1 to 16 */
  if (phost->device.speed == (uint8_t)USBH_SPEED_HIGH)
 8006bf4:	68fb      	ldr	r3, [r7, #12]
 8006bf6:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 8006bfa:	2b00      	cmp	r3, #0
 8006bfc:	d116      	bne.n	8006c2c <USBH_ParseEPDesc+0x102>
  {
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006bfe:	68bb      	ldr	r3, [r7, #8]
 8006c00:	78db      	ldrb	r3, [r3, #3]
 8006c02:	f003 0303 	and.w	r3, r3, #3
 8006c06:	2b01      	cmp	r3, #1
 8006c08:	d005      	beq.n	8006c16 <USBH_ParseEPDesc+0xec>
        ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR))
 8006c0a:	68bb      	ldr	r3, [r7, #8]
 8006c0c:	78db      	ldrb	r3, [r3, #3]
 8006c0e:	f003 0303 	and.w	r3, r3, #3
    if (((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC) ||
 8006c12:	2b03      	cmp	r3, #3
 8006c14:	d127      	bne.n	8006c66 <USBH_ParseEPDesc+0x13c>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006c16:	68bb      	ldr	r3, [r7, #8]
 8006c18:	799b      	ldrb	r3, [r3, #6]
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d003      	beq.n	8006c26 <USBH_ParseEPDesc+0xfc>
 8006c1e:	68bb      	ldr	r3, [r7, #8]
 8006c20:	799b      	ldrb	r3, [r3, #6]
 8006c22:	2b10      	cmp	r3, #16
 8006c24:	d91f      	bls.n	8006c66 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8006c26:	2303      	movs	r3, #3
 8006c28:	75fb      	strb	r3, [r7, #23]
 8006c2a:	e01c      	b.n	8006c66 <USBH_ParseEPDesc+0x13c>
    }
  }
  else
  {
    /* For full-speed isochronous endpoints, the value of bInterval must be in the range from 1 to 16.*/
    if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_ISOC)
 8006c2c:	68bb      	ldr	r3, [r7, #8]
 8006c2e:	78db      	ldrb	r3, [r3, #3]
 8006c30:	f003 0303 	and.w	r3, r3, #3
 8006c34:	2b01      	cmp	r3, #1
 8006c36:	d10a      	bne.n	8006c4e <USBH_ParseEPDesc+0x124>
    {
      if ((ep_descriptor->bInterval == 0U) || (ep_descriptor->bInterval > 0x10U))
 8006c38:	68bb      	ldr	r3, [r7, #8]
 8006c3a:	799b      	ldrb	r3, [r3, #6]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d003      	beq.n	8006c48 <USBH_ParseEPDesc+0x11e>
 8006c40:	68bb      	ldr	r3, [r7, #8]
 8006c42:	799b      	ldrb	r3, [r3, #6]
 8006c44:	2b10      	cmp	r3, #16
 8006c46:	d90e      	bls.n	8006c66 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8006c48:	2303      	movs	r3, #3
 8006c4a:	75fb      	strb	r3, [r7, #23]
 8006c4c:	e00b      	b.n	8006c66 <USBH_ParseEPDesc+0x13c>
      }
    }
    /* For full-/low-speed interrupt endpoints, the value of bInterval may be from 1 to 255.*/
    else if ((ep_descriptor->bmAttributes & EP_TYPE_MSK) == EP_TYPE_INTR)
 8006c4e:	68bb      	ldr	r3, [r7, #8]
 8006c50:	78db      	ldrb	r3, [r3, #3]
 8006c52:	f003 0303 	and.w	r3, r3, #3
 8006c56:	2b03      	cmp	r3, #3
 8006c58:	d105      	bne.n	8006c66 <USBH_ParseEPDesc+0x13c>
    {
      if (ep_descriptor->bInterval == 0U)
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	799b      	ldrb	r3, [r3, #6]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	d101      	bne.n	8006c66 <USBH_ParseEPDesc+0x13c>
      {
        status = USBH_NOT_SUPPORTED;
 8006c62:	2303      	movs	r3, #3
 8006c64:	75fb      	strb	r3, [r7, #23]
    {
      /* ... */
    }
  }

  return status;
 8006c66:	7dfb      	ldrb	r3, [r7, #23]
}
 8006c68:	4618      	mov	r0, r3
 8006c6a:	371c      	adds	r7, #28
 8006c6c:	46bd      	mov	sp, r7
 8006c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c72:	4770      	bx	lr

08006c74 <USBH_ParseStringDesc>:
  * @param  pdest: Destination address pointer
  * @param  length: Length of the descriptor
  * @retval None
  */
static void USBH_ParseStringDesc(uint8_t *psrc, uint8_t *pdest, uint16_t length)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b087      	sub	sp, #28
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	60f8      	str	r0, [r7, #12]
 8006c7c:	60b9      	str	r1, [r7, #8]
 8006c7e:	4613      	mov	r3, r2
 8006c80:	80fb      	strh	r3, [r7, #6]
  */

  /* Check which is lower size, the Size of string or the length of bytes read
  from the device */

  if (psrc[1] == USB_DESC_TYPE_STRING)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	3301      	adds	r3, #1
 8006c86:	781b      	ldrb	r3, [r3, #0]
 8006c88:	2b03      	cmp	r3, #3
 8006c8a:	d120      	bne.n	8006cce <USBH_ParseStringDesc+0x5a>
  {
    /* Make sure the Descriptor is String Type */

    /* psrc[0] contains Size of Descriptor, subtract 2 to get the length of string */
    strlength = ((((uint16_t)psrc[0] - 2U) <= length) ? ((uint16_t)psrc[0] - 2U) : length);
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	781b      	ldrb	r3, [r3, #0]
 8006c90:	1e9a      	subs	r2, r3, #2
 8006c92:	88fb      	ldrh	r3, [r7, #6]
 8006c94:	4293      	cmp	r3, r2
 8006c96:	bf28      	it	cs
 8006c98:	4613      	movcs	r3, r2
 8006c9a:	82bb      	strh	r3, [r7, #20]

    /* Adjust the offset ignoring the String Len and Descriptor type */
    psrc += 2U;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	3302      	adds	r3, #2
 8006ca0:	60fb      	str	r3, [r7, #12]

    for (idx = 0U; idx < strlength; idx += 2U)
 8006ca2:	2300      	movs	r3, #0
 8006ca4:	82fb      	strh	r3, [r7, #22]
 8006ca6:	e00b      	b.n	8006cc0 <USBH_ParseStringDesc+0x4c>
    {
      /* Copy Only the string and ignore the UNICODE ID, hence add the src */
      *pdest =  psrc[idx];
 8006ca8:	8afb      	ldrh	r3, [r7, #22]
 8006caa:	68fa      	ldr	r2, [r7, #12]
 8006cac:	4413      	add	r3, r2
 8006cae:	781a      	ldrb	r2, [r3, #0]
 8006cb0:	68bb      	ldr	r3, [r7, #8]
 8006cb2:	701a      	strb	r2, [r3, #0]
      pdest++;
 8006cb4:	68bb      	ldr	r3, [r7, #8]
 8006cb6:	3301      	adds	r3, #1
 8006cb8:	60bb      	str	r3, [r7, #8]
    for (idx = 0U; idx < strlength; idx += 2U)
 8006cba:	8afb      	ldrh	r3, [r7, #22]
 8006cbc:	3302      	adds	r3, #2
 8006cbe:	82fb      	strh	r3, [r7, #22]
 8006cc0:	8afa      	ldrh	r2, [r7, #22]
 8006cc2:	8abb      	ldrh	r3, [r7, #20]
 8006cc4:	429a      	cmp	r2, r3
 8006cc6:	d3ef      	bcc.n	8006ca8 <USBH_ParseStringDesc+0x34>
    }
    *pdest = 0U; /* mark end of string */
 8006cc8:	68bb      	ldr	r3, [r7, #8]
 8006cca:	2200      	movs	r2, #0
 8006ccc:	701a      	strb	r2, [r3, #0]
  }
}
 8006cce:	bf00      	nop
 8006cd0:	371c      	adds	r7, #28
 8006cd2:	46bd      	mov	sp, r7
 8006cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd8:	4770      	bx	lr

08006cda <USBH_GetNextDesc>:
  * @param  buf: Buffer where the cfg descriptor is available
  * @param  ptr: data pointer inside the cfg descriptor
  * @retval next header
  */
USBH_DescHeader_t  *USBH_GetNextDesc(uint8_t   *pbuf, uint16_t  *ptr)
{
 8006cda:	b480      	push	{r7}
 8006cdc:	b085      	sub	sp, #20
 8006cde:	af00      	add	r7, sp, #0
 8006ce0:	6078      	str	r0, [r7, #4]
 8006ce2:	6039      	str	r1, [r7, #0]
  USBH_DescHeader_t  *pnext;

  *ptr += ((USBH_DescHeader_t *)(void *)pbuf)->bLength;
 8006ce4:	683b      	ldr	r3, [r7, #0]
 8006ce6:	881a      	ldrh	r2, [r3, #0]
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	b29b      	uxth	r3, r3
 8006cee:	4413      	add	r3, r2
 8006cf0:	b29a      	uxth	r2, r3
 8006cf2:	683b      	ldr	r3, [r7, #0]
 8006cf4:	801a      	strh	r2, [r3, #0]
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
                                        ((USBH_DescHeader_t *)(void *)pbuf)->bLength);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	781b      	ldrb	r3, [r3, #0]
 8006cfa:	461a      	mov	r2, r3
  pnext = (USBH_DescHeader_t *)(void *)((uint8_t *)(void *)pbuf + \
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	4413      	add	r3, r2
 8006d00:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8006d02:	68fb      	ldr	r3, [r7, #12]
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3714      	adds	r7, #20
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d0e:	4770      	bx	lr

08006d10 <USBH_CtlReq>:
  * @param  length: length of the response
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlReq(USBH_HandleTypeDef *phost, uint8_t *buff,
                               uint16_t length)
{
 8006d10:	b580      	push	{r7, lr}
 8006d12:	b086      	sub	sp, #24
 8006d14:	af00      	add	r7, sp, #0
 8006d16:	60f8      	str	r0, [r7, #12]
 8006d18:	60b9      	str	r1, [r7, #8]
 8006d1a:	4613      	mov	r3, r2
 8006d1c:	80fb      	strh	r3, [r7, #6]
  USBH_StatusTypeDef status;
  status = USBH_BUSY;
 8006d1e:	2301      	movs	r3, #1
 8006d20:	75fb      	strb	r3, [r7, #23]

  switch (phost->RequestState)
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	789b      	ldrb	r3, [r3, #2]
 8006d26:	2b01      	cmp	r3, #1
 8006d28:	d002      	beq.n	8006d30 <USBH_CtlReq+0x20>
 8006d2a:	2b02      	cmp	r3, #2
 8006d2c:	d00f      	beq.n	8006d4e <USBH_CtlReq+0x3e>
#endif
#endif
      break;

    default:
      break;
 8006d2e:	e027      	b.n	8006d80 <USBH_CtlReq+0x70>
      phost->Control.buff = buff;
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	68ba      	ldr	r2, [r7, #8]
 8006d34:	609a      	str	r2, [r3, #8]
      phost->Control.length = length;
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	88fa      	ldrh	r2, [r7, #6]
 8006d3a:	819a      	strh	r2, [r3, #12]
      phost->Control.state = CTRL_SETUP;
 8006d3c:	68fb      	ldr	r3, [r7, #12]
 8006d3e:	2201      	movs	r2, #1
 8006d40:	761a      	strb	r2, [r3, #24]
      phost->RequestState = CMD_WAIT;
 8006d42:	68fb      	ldr	r3, [r7, #12]
 8006d44:	2202      	movs	r2, #2
 8006d46:	709a      	strb	r2, [r3, #2]
      status = USBH_BUSY;
 8006d48:	2301      	movs	r3, #1
 8006d4a:	75fb      	strb	r3, [r7, #23]
      break;
 8006d4c:	e018      	b.n	8006d80 <USBH_CtlReq+0x70>
      status = USBH_HandleControl(phost);
 8006d4e:	68f8      	ldr	r0, [r7, #12]
 8006d50:	f000 f81c 	bl	8006d8c <USBH_HandleControl>
 8006d54:	4603      	mov	r3, r0
 8006d56:	75fb      	strb	r3, [r7, #23]
      if ((status == USBH_OK) || (status == USBH_NOT_SUPPORTED))
 8006d58:	7dfb      	ldrb	r3, [r7, #23]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d002      	beq.n	8006d64 <USBH_CtlReq+0x54>
 8006d5e:	7dfb      	ldrb	r3, [r7, #23]
 8006d60:	2b03      	cmp	r3, #3
 8006d62:	d106      	bne.n	8006d72 <USBH_CtlReq+0x62>
        phost->RequestState = CMD_SEND;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	2201      	movs	r2, #1
 8006d68:	709a      	strb	r2, [r3, #2]
        phost->Control.state = CTRL_IDLE;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	2200      	movs	r2, #0
 8006d6e:	761a      	strb	r2, [r3, #24]
      break;
 8006d70:	e005      	b.n	8006d7e <USBH_CtlReq+0x6e>
      else if (status == USBH_FAIL)
 8006d72:	7dfb      	ldrb	r3, [r7, #23]
 8006d74:	2b02      	cmp	r3, #2
 8006d76:	d102      	bne.n	8006d7e <USBH_CtlReq+0x6e>
        phost->RequestState = CMD_SEND;
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	2201      	movs	r2, #1
 8006d7c:	709a      	strb	r2, [r3, #2]
      break;
 8006d7e:	bf00      	nop
  }
  return status;
 8006d80:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d82:	4618      	mov	r0, r3
 8006d84:	3718      	adds	r7, #24
 8006d86:	46bd      	mov	sp, r7
 8006d88:	bd80      	pop	{r7, pc}
	...

08006d8c <USBH_HandleControl>:
  *         Handles the USB control transfer state machine
  * @param  phost: Host Handle
  * @retval USBH Status
  */
static USBH_StatusTypeDef USBH_HandleControl(USBH_HandleTypeDef *phost)
{
 8006d8c:	b580      	push	{r7, lr}
 8006d8e:	b086      	sub	sp, #24
 8006d90:	af02      	add	r7, sp, #8
 8006d92:	6078      	str	r0, [r7, #4]
  uint8_t direction;
  USBH_StatusTypeDef status = USBH_BUSY;
 8006d94:	2301      	movs	r3, #1
 8006d96:	73fb      	strb	r3, [r7, #15]
  USBH_URBStateTypeDef URB_Status = USBH_URB_IDLE;
 8006d98:	2300      	movs	r3, #0
 8006d9a:	73bb      	strb	r3, [r7, #14]

  switch (phost->Control.state)
 8006d9c:	687b      	ldr	r3, [r7, #4]
 8006d9e:	7e1b      	ldrb	r3, [r3, #24]
 8006da0:	3b01      	subs	r3, #1
 8006da2:	2b0a      	cmp	r3, #10
 8006da4:	f200 8156 	bhi.w	8007054 <USBH_HandleControl+0x2c8>
 8006da8:	a201      	add	r2, pc, #4	; (adr r2, 8006db0 <USBH_HandleControl+0x24>)
 8006daa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006dae:	bf00      	nop
 8006db0:	08006ddd 	.word	0x08006ddd
 8006db4:	08006df7 	.word	0x08006df7
 8006db8:	08006e61 	.word	0x08006e61
 8006dbc:	08006e87 	.word	0x08006e87
 8006dc0:	08006ebf 	.word	0x08006ebf
 8006dc4:	08006ee9 	.word	0x08006ee9
 8006dc8:	08006f3b 	.word	0x08006f3b
 8006dcc:	08006f5d 	.word	0x08006f5d
 8006dd0:	08006f99 	.word	0x08006f99
 8006dd4:	08006fbf 	.word	0x08006fbf
 8006dd8:	08006ffd 	.word	0x08006ffd
  {
    case CTRL_SETUP:
      /* send a SETUP packet */
      (void)USBH_CtlSendSetup(phost, (uint8_t *)(void *)phost->Control.setup.d8,
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	f103 0110 	add.w	r1, r3, #16
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	795b      	ldrb	r3, [r3, #5]
 8006de6:	461a      	mov	r2, r3
 8006de8:	6878      	ldr	r0, [r7, #4]
 8006dea:	f000 f943 	bl	8007074 <USBH_CtlSendSetup>
                              phost->Control.pipe_out);

      phost->Control.state = CTRL_SETUP_WAIT;
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2202      	movs	r2, #2
 8006df2:	761a      	strb	r2, [r3, #24]
      break;
 8006df4:	e139      	b.n	800706a <USBH_HandleControl+0x2de>

    case CTRL_SETUP_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006df6:	687b      	ldr	r3, [r7, #4]
 8006df8:	795b      	ldrb	r3, [r3, #5]
 8006dfa:	4619      	mov	r1, r3
 8006dfc:	6878      	ldr	r0, [r7, #4]
 8006dfe:	f000 fec7 	bl	8007b90 <USBH_LL_GetURBState>
 8006e02:	4603      	mov	r3, r0
 8006e04:	73bb      	strb	r3, [r7, #14]
      /* case SETUP packet sent successfully */
      if (URB_Status == USBH_URB_DONE)
 8006e06:	7bbb      	ldrb	r3, [r7, #14]
 8006e08:	2b01      	cmp	r3, #1
 8006e0a:	d11e      	bne.n	8006e4a <USBH_HandleControl+0xbe>
      {
        direction = (phost->Control.setup.b.bmRequestType & USB_REQ_DIR_MASK);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	7c1b      	ldrb	r3, [r3, #16]
 8006e10:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8006e14:	737b      	strb	r3, [r7, #13]

        /* check if there is a data stage */
        if (phost->Control.setup.b.wLength.w != 0U)
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	8adb      	ldrh	r3, [r3, #22]
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d00a      	beq.n	8006e34 <USBH_HandleControl+0xa8>
        {
          if (direction == USB_D2H)
 8006e1e:	7b7b      	ldrb	r3, [r7, #13]
 8006e20:	2b80      	cmp	r3, #128	; 0x80
 8006e22:	d103      	bne.n	8006e2c <USBH_HandleControl+0xa0>
          {
            /* Data Direction is IN */
            phost->Control.state = CTRL_DATA_IN;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	2203      	movs	r2, #3
 8006e28:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006e2a:	e115      	b.n	8007058 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_DATA_OUT;
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	2205      	movs	r2, #5
 8006e30:	761a      	strb	r2, [r3, #24]
      break;
 8006e32:	e111      	b.n	8007058 <USBH_HandleControl+0x2cc>
          if (direction == USB_D2H)
 8006e34:	7b7b      	ldrb	r3, [r7, #13]
 8006e36:	2b80      	cmp	r3, #128	; 0x80
 8006e38:	d103      	bne.n	8006e42 <USBH_HandleControl+0xb6>
            phost->Control.state = CTRL_STATUS_OUT;
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	2209      	movs	r2, #9
 8006e3e:	761a      	strb	r2, [r3, #24]
      break;
 8006e40:	e10a      	b.n	8007058 <USBH_HandleControl+0x2cc>
            phost->Control.state = CTRL_STATUS_IN;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	2207      	movs	r2, #7
 8006e46:	761a      	strb	r2, [r3, #24]
      break;
 8006e48:	e106      	b.n	8007058 <USBH_HandleControl+0x2cc>
        if ((URB_Status == USBH_URB_ERROR) || (URB_Status == USBH_URB_NOTREADY))
 8006e4a:	7bbb      	ldrb	r3, [r7, #14]
 8006e4c:	2b04      	cmp	r3, #4
 8006e4e:	d003      	beq.n	8006e58 <USBH_HandleControl+0xcc>
 8006e50:	7bbb      	ldrb	r3, [r7, #14]
 8006e52:	2b02      	cmp	r3, #2
 8006e54:	f040 8100 	bne.w	8007058 <USBH_HandleControl+0x2cc>
          phost->Control.state = CTRL_ERROR;
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	220b      	movs	r2, #11
 8006e5c:	761a      	strb	r2, [r3, #24]
      break;
 8006e5e:	e0fb      	b.n	8007058 <USBH_HandleControl+0x2cc>

    case CTRL_DATA_IN:
      /* Issue an IN token */
      phost->Control.timer = (uint16_t)phost->Timer;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006e66:	b29a      	uxth	r2, r3
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	81da      	strh	r2, [r3, #14]
      (void)USBH_CtlReceiveData(phost, phost->Control.buff,
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6899      	ldr	r1, [r3, #8]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	899a      	ldrh	r2, [r3, #12]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	791b      	ldrb	r3, [r3, #4]
 8006e78:	6878      	ldr	r0, [r7, #4]
 8006e7a:	f000 f93a 	bl	80070f2 <USBH_CtlReceiveData>
                                phost->Control.length, phost->Control.pipe_in);

      phost->Control.state = CTRL_DATA_IN_WAIT;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	2204      	movs	r2, #4
 8006e82:	761a      	strb	r2, [r3, #24]
      break;
 8006e84:	e0f1      	b.n	800706a <USBH_HandleControl+0x2de>

    case CTRL_DATA_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	791b      	ldrb	r3, [r3, #4]
 8006e8a:	4619      	mov	r1, r3
 8006e8c:	6878      	ldr	r0, [r7, #4]
 8006e8e:	f000 fe7f 	bl	8007b90 <USBH_LL_GetURBState>
 8006e92:	4603      	mov	r3, r0
 8006e94:	73bb      	strb	r3, [r7, #14]

      /* check is DATA packet transferred successfully */
      if (URB_Status == USBH_URB_DONE)
 8006e96:	7bbb      	ldrb	r3, [r7, #14]
 8006e98:	2b01      	cmp	r3, #1
 8006e9a:	d102      	bne.n	8006ea2 <USBH_HandleControl+0x116>
      {
        phost->Control.state = CTRL_STATUS_OUT;
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2209      	movs	r2, #9
 8006ea0:	761a      	strb	r2, [r3, #24]
#endif
#endif
      }

      /* manage error cases*/
      if (URB_Status == USBH_URB_STALL)
 8006ea2:	7bbb      	ldrb	r3, [r7, #14]
 8006ea4:	2b05      	cmp	r3, #5
 8006ea6:	d102      	bne.n	8006eae <USBH_HandleControl+0x122>
      {
        /* In stall case, return to previous machine state*/
        status = USBH_NOT_SUPPORTED;
 8006ea8:	2303      	movs	r3, #3
 8006eaa:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006eac:	e0d6      	b.n	800705c <USBH_HandleControl+0x2d0>
        if (URB_Status == USBH_URB_ERROR)
 8006eae:	7bbb      	ldrb	r3, [r7, #14]
 8006eb0:	2b04      	cmp	r3, #4
 8006eb2:	f040 80d3 	bne.w	800705c <USBH_HandleControl+0x2d0>
          phost->Control.state = CTRL_ERROR;
 8006eb6:	687b      	ldr	r3, [r7, #4]
 8006eb8:	220b      	movs	r2, #11
 8006eba:	761a      	strb	r2, [r3, #24]
      break;
 8006ebc:	e0ce      	b.n	800705c <USBH_HandleControl+0x2d0>

    case CTRL_DATA_OUT:

      (void)USBH_CtlSendData(phost, phost->Control.buff, phost->Control.length,
 8006ebe:	687b      	ldr	r3, [r7, #4]
 8006ec0:	6899      	ldr	r1, [r3, #8]
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	899a      	ldrh	r2, [r3, #12]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	795b      	ldrb	r3, [r3, #5]
 8006eca:	2001      	movs	r0, #1
 8006ecc:	9000      	str	r0, [sp, #0]
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 f8ea 	bl	80070a8 <USBH_CtlSendData>
                             phost->Control.pipe_out, 1U);

      phost->Control.timer = (uint16_t)phost->Timer;
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006eda:	b29a      	uxth	r2, r3
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_DATA_OUT_WAIT;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2206      	movs	r2, #6
 8006ee4:	761a      	strb	r2, [r3, #24]
      break;
 8006ee6:	e0c0      	b.n	800706a <USBH_HandleControl+0x2de>

    case CTRL_DATA_OUT_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	795b      	ldrb	r3, [r3, #5]
 8006eec:	4619      	mov	r1, r3
 8006eee:	6878      	ldr	r0, [r7, #4]
 8006ef0:	f000 fe4e 	bl	8007b90 <USBH_LL_GetURBState>
 8006ef4:	4603      	mov	r3, r0
 8006ef6:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006ef8:	7bbb      	ldrb	r3, [r7, #14]
 8006efa:	2b01      	cmp	r3, #1
 8006efc:	d103      	bne.n	8006f06 <USBH_HandleControl+0x17a>
      {
        /* If the Setup Pkt is sent successful, then change the state */
        phost->Control.state = CTRL_STATUS_IN;
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	2207      	movs	r2, #7
 8006f02:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006f04:	e0ac      	b.n	8007060 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_STALL)
 8006f06:	7bbb      	ldrb	r3, [r7, #14]
 8006f08:	2b05      	cmp	r3, #5
 8006f0a:	d105      	bne.n	8006f18 <USBH_HandleControl+0x18c>
        phost->Control.state = CTRL_STALLED;
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	220c      	movs	r2, #12
 8006f10:	761a      	strb	r2, [r3, #24]
        status = USBH_NOT_SUPPORTED;
 8006f12:	2303      	movs	r3, #3
 8006f14:	73fb      	strb	r3, [r7, #15]
      break;
 8006f16:	e0a3      	b.n	8007060 <USBH_HandleControl+0x2d4>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006f18:	7bbb      	ldrb	r3, [r7, #14]
 8006f1a:	2b02      	cmp	r3, #2
 8006f1c:	d103      	bne.n	8006f26 <USBH_HandleControl+0x19a>
        phost->Control.state = CTRL_DATA_OUT;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2205      	movs	r2, #5
 8006f22:	761a      	strb	r2, [r3, #24]
      break;
 8006f24:	e09c      	b.n	8007060 <USBH_HandleControl+0x2d4>
        if (URB_Status == USBH_URB_ERROR)
 8006f26:	7bbb      	ldrb	r3, [r7, #14]
 8006f28:	2b04      	cmp	r3, #4
 8006f2a:	f040 8099 	bne.w	8007060 <USBH_HandleControl+0x2d4>
          phost->Control.state = CTRL_ERROR;
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	220b      	movs	r2, #11
 8006f32:	761a      	strb	r2, [r3, #24]
          status = USBH_FAIL;
 8006f34:	2302      	movs	r3, #2
 8006f36:	73fb      	strb	r3, [r7, #15]
      break;
 8006f38:	e092      	b.n	8007060 <USBH_HandleControl+0x2d4>

    case CTRL_STATUS_IN:
      /* Send 0 bytes out packet */
      (void)USBH_CtlReceiveData(phost, NULL, 0U, phost->Control.pipe_in);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	791b      	ldrb	r3, [r3, #4]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	2100      	movs	r1, #0
 8006f42:	6878      	ldr	r0, [r7, #4]
 8006f44:	f000 f8d5 	bl	80070f2 <USBH_CtlReceiveData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006f4e:	b29a      	uxth	r2, r3
 8006f50:	687b      	ldr	r3, [r7, #4]
 8006f52:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_IN_WAIT;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	2208      	movs	r2, #8
 8006f58:	761a      	strb	r2, [r3, #24]

      break;
 8006f5a:	e086      	b.n	800706a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_IN_WAIT:

      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_in);
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	791b      	ldrb	r3, [r3, #4]
 8006f60:	4619      	mov	r1, r3
 8006f62:	6878      	ldr	r0, [r7, #4]
 8006f64:	f000 fe14 	bl	8007b90 <USBH_LL_GetURBState>
 8006f68:	4603      	mov	r3, r0
 8006f6a:	73bb      	strb	r3, [r7, #14]

      if (URB_Status == USBH_URB_DONE)
 8006f6c:	7bbb      	ldrb	r3, [r7, #14]
 8006f6e:	2b01      	cmp	r3, #1
 8006f70:	d105      	bne.n	8006f7e <USBH_HandleControl+0x1f2>
      {
        /* Control transfers completed, Exit the State Machine */
        phost->Control.state = CTRL_COMPLETE;
 8006f72:	687b      	ldr	r3, [r7, #4]
 8006f74:	220d      	movs	r2, #13
 8006f76:	761a      	strb	r2, [r3, #24]
        status = USBH_OK;
 8006f78:	2300      	movs	r3, #0
 8006f7a:	73fb      	strb	r3, [r7, #15]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006f7c:	e072      	b.n	8007064 <USBH_HandleControl+0x2d8>
      else if (URB_Status == USBH_URB_ERROR)
 8006f7e:	7bbb      	ldrb	r3, [r7, #14]
 8006f80:	2b04      	cmp	r3, #4
 8006f82:	d103      	bne.n	8006f8c <USBH_HandleControl+0x200>
        phost->Control.state = CTRL_ERROR;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	220b      	movs	r2, #11
 8006f88:	761a      	strb	r2, [r3, #24]
      break;
 8006f8a:	e06b      	b.n	8007064 <USBH_HandleControl+0x2d8>
        if (URB_Status == USBH_URB_STALL)
 8006f8c:	7bbb      	ldrb	r3, [r7, #14]
 8006f8e:	2b05      	cmp	r3, #5
 8006f90:	d168      	bne.n	8007064 <USBH_HandleControl+0x2d8>
          status = USBH_NOT_SUPPORTED;
 8006f92:	2303      	movs	r3, #3
 8006f94:	73fb      	strb	r3, [r7, #15]
      break;
 8006f96:	e065      	b.n	8007064 <USBH_HandleControl+0x2d8>

    case CTRL_STATUS_OUT:
      (void)USBH_CtlSendData(phost, NULL, 0U, phost->Control.pipe_out, 1U);
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	795b      	ldrb	r3, [r3, #5]
 8006f9c:	2201      	movs	r2, #1
 8006f9e:	9200      	str	r2, [sp, #0]
 8006fa0:	2200      	movs	r2, #0
 8006fa2:	2100      	movs	r1, #0
 8006fa4:	6878      	ldr	r0, [r7, #4]
 8006fa6:	f000 f87f 	bl	80070a8 <USBH_CtlSendData>

      phost->Control.timer = (uint16_t)phost->Timer;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	f8d3 33c4 	ldr.w	r3, [r3, #964]	; 0x3c4
 8006fb0:	b29a      	uxth	r2, r3
 8006fb2:	687b      	ldr	r3, [r7, #4]
 8006fb4:	81da      	strh	r2, [r3, #14]
      phost->Control.state = CTRL_STATUS_OUT_WAIT;
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	220a      	movs	r2, #10
 8006fba:	761a      	strb	r2, [r3, #24]
      break;
 8006fbc:	e055      	b.n	800706a <USBH_HandleControl+0x2de>

    case CTRL_STATUS_OUT_WAIT:
      URB_Status = USBH_LL_GetURBState(phost, phost->Control.pipe_out);
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	795b      	ldrb	r3, [r3, #5]
 8006fc2:	4619      	mov	r1, r3
 8006fc4:	6878      	ldr	r0, [r7, #4]
 8006fc6:	f000 fde3 	bl	8007b90 <USBH_LL_GetURBState>
 8006fca:	4603      	mov	r3, r0
 8006fcc:	73bb      	strb	r3, [r7, #14]
      if (URB_Status == USBH_URB_DONE)
 8006fce:	7bbb      	ldrb	r3, [r7, #14]
 8006fd0:	2b01      	cmp	r3, #1
 8006fd2:	d105      	bne.n	8006fe0 <USBH_HandleControl+0x254>
      {
        status = USBH_OK;
 8006fd4:	2300      	movs	r3, #0
 8006fd6:	73fb      	strb	r3, [r7, #15]
        phost->Control.state = CTRL_COMPLETE;
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	220d      	movs	r2, #13
 8006fdc:	761a      	strb	r2, [r3, #24]
          (void)osMessageQueuePut(phost->os_event, &phost->os_msg, 0U, 0U);
#endif
#endif
        }
      }
      break;
 8006fde:	e043      	b.n	8007068 <USBH_HandleControl+0x2dc>
      else if (URB_Status == USBH_URB_NOTREADY)
 8006fe0:	7bbb      	ldrb	r3, [r7, #14]
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d103      	bne.n	8006fee <USBH_HandleControl+0x262>
        phost->Control.state = CTRL_STATUS_OUT;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	2209      	movs	r2, #9
 8006fea:	761a      	strb	r2, [r3, #24]
      break;
 8006fec:	e03c      	b.n	8007068 <USBH_HandleControl+0x2dc>
        if (URB_Status == USBH_URB_ERROR)
 8006fee:	7bbb      	ldrb	r3, [r7, #14]
 8006ff0:	2b04      	cmp	r3, #4
 8006ff2:	d139      	bne.n	8007068 <USBH_HandleControl+0x2dc>
          phost->Control.state = CTRL_ERROR;
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	220b      	movs	r2, #11
 8006ff8:	761a      	strb	r2, [r3, #24]
      break;
 8006ffa:	e035      	b.n	8007068 <USBH_HandleControl+0x2dc>
      PID; i.e., recovery actions via some other pipe are not required for control
      endpoints. For the Default Control Pipe, a device reset will ultimately be
      required to clear the halt or error condition if the next Setup PID is not
      accepted.
      */
      if (++phost->Control.errorcount <= USBH_MAX_ERROR_COUNT)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	7e5b      	ldrb	r3, [r3, #25]
 8007000:	3301      	adds	r3, #1
 8007002:	b2da      	uxtb	r2, r3
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	765a      	strb	r2, [r3, #25]
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	7e5b      	ldrb	r3, [r3, #25]
 800700c:	2b02      	cmp	r3, #2
 800700e:	d806      	bhi.n	800701e <USBH_HandleControl+0x292>
      {
        /* Do the transmission again, starting from SETUP Packet */
        phost->Control.state = CTRL_SETUP;
 8007010:	687b      	ldr	r3, [r7, #4]
 8007012:	2201      	movs	r2, #1
 8007014:	761a      	strb	r2, [r3, #24]
        phost->RequestState = CMD_SEND;
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	2201      	movs	r2, #1
 800701a:	709a      	strb	r2, [r3, #2]
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);

        phost->gState = HOST_IDLE;
        status = USBH_FAIL;
      }
      break;
 800701c:	e025      	b.n	800706a <USBH_HandleControl+0x2de>
        phost->pUser(phost, HOST_USER_UNRECOVERED_ERROR);
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8d3 33d4 	ldr.w	r3, [r3, #980]	; 0x3d4
 8007024:	2106      	movs	r1, #6
 8007026:	6878      	ldr	r0, [r7, #4]
 8007028:	4798      	blx	r3
        phost->Control.errorcount = 0U;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2200      	movs	r2, #0
 800702e:	765a      	strb	r2, [r3, #25]
        (void)USBH_FreePipe(phost, phost->Control.pipe_out);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	795b      	ldrb	r3, [r3, #5]
 8007034:	4619      	mov	r1, r3
 8007036:	6878      	ldr	r0, [r7, #4]
 8007038:	f000 f90c 	bl	8007254 <USBH_FreePipe>
        (void)USBH_FreePipe(phost, phost->Control.pipe_in);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	791b      	ldrb	r3, [r3, #4]
 8007040:	4619      	mov	r1, r3
 8007042:	6878      	ldr	r0, [r7, #4]
 8007044:	f000 f906 	bl	8007254 <USBH_FreePipe>
        phost->gState = HOST_IDLE;
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2200      	movs	r2, #0
 800704c:	701a      	strb	r2, [r3, #0]
        status = USBH_FAIL;
 800704e:	2302      	movs	r3, #2
 8007050:	73fb      	strb	r3, [r7, #15]
      break;
 8007052:	e00a      	b.n	800706a <USBH_HandleControl+0x2de>

    default:
      break;
 8007054:	bf00      	nop
 8007056:	e008      	b.n	800706a <USBH_HandleControl+0x2de>
      break;
 8007058:	bf00      	nop
 800705a:	e006      	b.n	800706a <USBH_HandleControl+0x2de>
      break;
 800705c:	bf00      	nop
 800705e:	e004      	b.n	800706a <USBH_HandleControl+0x2de>
      break;
 8007060:	bf00      	nop
 8007062:	e002      	b.n	800706a <USBH_HandleControl+0x2de>
      break;
 8007064:	bf00      	nop
 8007066:	e000      	b.n	800706a <USBH_HandleControl+0x2de>
      break;
 8007068:	bf00      	nop
  }

  return status;
 800706a:	7bfb      	ldrb	r3, [r7, #15]
}
 800706c:	4618      	mov	r0, r3
 800706e:	3710      	adds	r7, #16
 8007070:	46bd      	mov	sp, r7
 8007072:	bd80      	pop	{r7, pc}

08007074 <USBH_CtlSendSetup>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_CtlSendSetup(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint8_t pipe_num)
{
 8007074:	b580      	push	{r7, lr}
 8007076:	b088      	sub	sp, #32
 8007078:	af04      	add	r7, sp, #16
 800707a:	60f8      	str	r0, [r7, #12]
 800707c:	60b9      	str	r1, [r7, #8]
 800707e:	4613      	mov	r3, r2
 8007080:	71fb      	strb	r3, [r7, #7]

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007082:	79f9      	ldrb	r1, [r7, #7]
 8007084:	2300      	movs	r3, #0
 8007086:	9303      	str	r3, [sp, #12]
 8007088:	2308      	movs	r3, #8
 800708a:	9302      	str	r3, [sp, #8]
 800708c:	68bb      	ldr	r3, [r7, #8]
 800708e:	9301      	str	r3, [sp, #4]
 8007090:	2300      	movs	r3, #0
 8007092:	9300      	str	r3, [sp, #0]
 8007094:	2300      	movs	r3, #0
 8007096:	2200      	movs	r2, #0
 8007098:	68f8      	ldr	r0, [r7, #12]
 800709a:	f000 fd48 	bl	8007b2e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_SETUP,       /* Type setup       */
                          buff,                 /* data buffer      */
                          USBH_SETUP_PKT_SIZE,  /* data length      */
                          0U);
  return USBH_OK;
 800709e:	2300      	movs	r3, #0
}
 80070a0:	4618      	mov	r0, r3
 80070a2:	3710      	adds	r7, #16
 80070a4:	46bd      	mov	sp, r7
 80070a6:	bd80      	pop	{r7, pc}

080070a8 <USBH_CtlSendData>:
USBH_StatusTypeDef USBH_CtlSendData(USBH_HandleTypeDef *phost,
                                    uint8_t *buff,
                                    uint16_t length,
                                    uint8_t pipe_num,
                                    uint8_t do_ping)
{
 80070a8:	b580      	push	{r7, lr}
 80070aa:	b088      	sub	sp, #32
 80070ac:	af04      	add	r7, sp, #16
 80070ae:	60f8      	str	r0, [r7, #12]
 80070b0:	60b9      	str	r1, [r7, #8]
 80070b2:	4611      	mov	r1, r2
 80070b4:	461a      	mov	r2, r3
 80070b6:	460b      	mov	r3, r1
 80070b8:	80fb      	strh	r3, [r7, #6]
 80070ba:	4613      	mov	r3, r2
 80070bc:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d001      	beq.n	80070cc <USBH_CtlSendData+0x24>
  {
    do_ping = 0U;
 80070c8:	2300      	movs	r3, #0
 80070ca:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 80070cc:	7979      	ldrb	r1, [r7, #5]
 80070ce:	7e3b      	ldrb	r3, [r7, #24]
 80070d0:	9303      	str	r3, [sp, #12]
 80070d2:	88fb      	ldrh	r3, [r7, #6]
 80070d4:	9302      	str	r3, [sp, #8]
 80070d6:	68bb      	ldr	r3, [r7, #8]
 80070d8:	9301      	str	r3, [sp, #4]
 80070da:	2301      	movs	r3, #1
 80070dc:	9300      	str	r3, [sp, #0]
 80070de:	2300      	movs	r3, #0
 80070e0:	2200      	movs	r2, #0
 80070e2:	68f8      	ldr	r0, [r7, #12]
 80070e4:	f000 fd23 	bl	8007b2e <USBH_LL_SubmitURB>
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/

  return USBH_OK;
 80070e8:	2300      	movs	r3, #0
}
 80070ea:	4618      	mov	r0, r3
 80070ec:	3710      	adds	r7, #16
 80070ee:	46bd      	mov	sp, r7
 80070f0:	bd80      	pop	{r7, pc}

080070f2 <USBH_CtlReceiveData>:
  */
USBH_StatusTypeDef USBH_CtlReceiveData(USBH_HandleTypeDef *phost,
                                       uint8_t *buff,
                                       uint16_t length,
                                       uint8_t pipe_num)
{
 80070f2:	b580      	push	{r7, lr}
 80070f4:	b088      	sub	sp, #32
 80070f6:	af04      	add	r7, sp, #16
 80070f8:	60f8      	str	r0, [r7, #12]
 80070fa:	60b9      	str	r1, [r7, #8]
 80070fc:	4611      	mov	r1, r2
 80070fe:	461a      	mov	r2, r3
 8007100:	460b      	mov	r3, r1
 8007102:	80fb      	strh	r3, [r7, #6]
 8007104:	4613      	mov	r3, r2
 8007106:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007108:	7979      	ldrb	r1, [r7, #5]
 800710a:	2300      	movs	r3, #0
 800710c:	9303      	str	r3, [sp, #12]
 800710e:	88fb      	ldrh	r3, [r7, #6]
 8007110:	9302      	str	r3, [sp, #8]
 8007112:	68bb      	ldr	r3, [r7, #8]
 8007114:	9301      	str	r3, [sp, #4]
 8007116:	2301      	movs	r3, #1
 8007118:	9300      	str	r3, [sp, #0]
 800711a:	2300      	movs	r3, #0
 800711c:	2201      	movs	r2, #1
 800711e:	68f8      	ldr	r0, [r7, #12]
 8007120:	f000 fd05 	bl	8007b2e <USBH_LL_SubmitURB>
                          USBH_EP_CONTROL,      /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 8007124:	2300      	movs	r3, #0

}
 8007126:	4618      	mov	r0, r3
 8007128:	3710      	adds	r7, #16
 800712a:	46bd      	mov	sp, r7
 800712c:	bd80      	pop	{r7, pc}

0800712e <USBH_BulkSendData>:
USBH_StatusTypeDef USBH_BulkSendData(USBH_HandleTypeDef *phost,
                                     uint8_t *buff,
                                     uint16_t length,
                                     uint8_t pipe_num,
                                     uint8_t do_ping)
{
 800712e:	b580      	push	{r7, lr}
 8007130:	b088      	sub	sp, #32
 8007132:	af04      	add	r7, sp, #16
 8007134:	60f8      	str	r0, [r7, #12]
 8007136:	60b9      	str	r1, [r7, #8]
 8007138:	4611      	mov	r1, r2
 800713a:	461a      	mov	r2, r3
 800713c:	460b      	mov	r3, r1
 800713e:	80fb      	strh	r3, [r7, #6]
 8007140:	4613      	mov	r3, r2
 8007142:	717b      	strb	r3, [r7, #5]
  if (phost->device.speed != USBH_SPEED_HIGH)
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	f893 331d 	ldrb.w	r3, [r3, #797]	; 0x31d
 800714a:	2b00      	cmp	r3, #0
 800714c:	d001      	beq.n	8007152 <USBH_BulkSendData+0x24>
  {
    do_ping = 0U;
 800714e:	2300      	movs	r3, #0
 8007150:	763b      	strb	r3, [r7, #24]
  }

  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 8007152:	7979      	ldrb	r1, [r7, #5]
 8007154:	7e3b      	ldrb	r3, [r7, #24]
 8007156:	9303      	str	r3, [sp, #12]
 8007158:	88fb      	ldrh	r3, [r7, #6]
 800715a:	9302      	str	r3, [sp, #8]
 800715c:	68bb      	ldr	r3, [r7, #8]
 800715e:	9301      	str	r3, [sp, #4]
 8007160:	2301      	movs	r3, #1
 8007162:	9300      	str	r3, [sp, #0]
 8007164:	2302      	movs	r3, #2
 8007166:	2200      	movs	r2, #0
 8007168:	68f8      	ldr	r0, [r7, #12]
 800716a:	f000 fce0 	bl	8007b2e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          do_ping);             /* do ping (HS Only)*/
  return USBH_OK;
 800716e:	2300      	movs	r3, #0
}
 8007170:	4618      	mov	r0, r3
 8007172:	3710      	adds	r7, #16
 8007174:	46bd      	mov	sp, r7
 8007176:	bd80      	pop	{r7, pc}

08007178 <USBH_BulkReceiveData>:
  */
USBH_StatusTypeDef USBH_BulkReceiveData(USBH_HandleTypeDef *phost,
                                        uint8_t *buff,
                                        uint16_t length,
                                        uint8_t pipe_num)
{
 8007178:	b580      	push	{r7, lr}
 800717a:	b088      	sub	sp, #32
 800717c:	af04      	add	r7, sp, #16
 800717e:	60f8      	str	r0, [r7, #12]
 8007180:	60b9      	str	r1, [r7, #8]
 8007182:	4611      	mov	r1, r2
 8007184:	461a      	mov	r2, r3
 8007186:	460b      	mov	r3, r1
 8007188:	80fb      	strh	r3, [r7, #6]
 800718a:	4613      	mov	r3, r2
 800718c:	717b      	strb	r3, [r7, #5]
  (void)USBH_LL_SubmitURB(phost,                /* Driver handle    */
 800718e:	7979      	ldrb	r1, [r7, #5]
 8007190:	2300      	movs	r3, #0
 8007192:	9303      	str	r3, [sp, #12]
 8007194:	88fb      	ldrh	r3, [r7, #6]
 8007196:	9302      	str	r3, [sp, #8]
 8007198:	68bb      	ldr	r3, [r7, #8]
 800719a:	9301      	str	r3, [sp, #4]
 800719c:	2301      	movs	r3, #1
 800719e:	9300      	str	r3, [sp, #0]
 80071a0:	2302      	movs	r3, #2
 80071a2:	2201      	movs	r2, #1
 80071a4:	68f8      	ldr	r0, [r7, #12]
 80071a6:	f000 fcc2 	bl	8007b2e <USBH_LL_SubmitURB>
                          USBH_EP_BULK,         /* EP type          */
                          USBH_PID_DATA,        /* Type Data        */
                          buff,                 /* data buffer      */
                          length,               /* data length      */
                          0U);
  return USBH_OK;
 80071aa:	2300      	movs	r3, #0
}
 80071ac:	4618      	mov	r0, r3
 80071ae:	3710      	adds	r7, #16
 80071b0:	46bd      	mov	sp, r7
 80071b2:	bd80      	pop	{r7, pc}

080071b4 <USBH_OpenPipe>:
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num,
                                 uint8_t epnum, uint8_t dev_address,
                                 uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 80071b4:	b580      	push	{r7, lr}
 80071b6:	b086      	sub	sp, #24
 80071b8:	af04      	add	r7, sp, #16
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	4608      	mov	r0, r1
 80071be:	4611      	mov	r1, r2
 80071c0:	461a      	mov	r2, r3
 80071c2:	4603      	mov	r3, r0
 80071c4:	70fb      	strb	r3, [r7, #3]
 80071c6:	460b      	mov	r3, r1
 80071c8:	70bb      	strb	r3, [r7, #2]
 80071ca:	4613      	mov	r3, r2
 80071cc:	707b      	strb	r3, [r7, #1]
  (void)USBH_LL_OpenPipe(phost, pipe_num, epnum, dev_address, speed, ep_type, mps);
 80071ce:	7878      	ldrb	r0, [r7, #1]
 80071d0:	78ba      	ldrb	r2, [r7, #2]
 80071d2:	78f9      	ldrb	r1, [r7, #3]
 80071d4:	8b3b      	ldrh	r3, [r7, #24]
 80071d6:	9302      	str	r3, [sp, #8]
 80071d8:	7d3b      	ldrb	r3, [r7, #20]
 80071da:	9301      	str	r3, [sp, #4]
 80071dc:	7c3b      	ldrb	r3, [r7, #16]
 80071de:	9300      	str	r3, [sp, #0]
 80071e0:	4603      	mov	r3, r0
 80071e2:	6878      	ldr	r0, [r7, #4]
 80071e4:	f000 fc55 	bl	8007a92 <USBH_LL_OpenPipe>

  return USBH_OK;
 80071e8:	2300      	movs	r3, #0
}
 80071ea:	4618      	mov	r0, r3
 80071ec:	3708      	adds	r7, #8
 80071ee:	46bd      	mov	sp, r7
 80071f0:	bd80      	pop	{r7, pc}

080071f2 <USBH_ClosePipe>:
  * @param  phost: Host Handle
  * @param  pipe_num: Pipe Number
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe_num)
{
 80071f2:	b580      	push	{r7, lr}
 80071f4:	b082      	sub	sp, #8
 80071f6:	af00      	add	r7, sp, #0
 80071f8:	6078      	str	r0, [r7, #4]
 80071fa:	460b      	mov	r3, r1
 80071fc:	70fb      	strb	r3, [r7, #3]
  (void)USBH_LL_ClosePipe(phost, pipe_num);
 80071fe:	78fb      	ldrb	r3, [r7, #3]
 8007200:	4619      	mov	r1, r3
 8007202:	6878      	ldr	r0, [r7, #4]
 8007204:	f000 fc74 	bl	8007af0 <USBH_LL_ClosePipe>

  return USBH_OK;
 8007208:	2300      	movs	r3, #0
}
 800720a:	4618      	mov	r0, r3
 800720c:	3708      	adds	r7, #8
 800720e:	46bd      	mov	sp, r7
 8007210:	bd80      	pop	{r7, pc}

08007212 <USBH_AllocPipe>:
  * @param  phost: Host Handle
  * @param  ep_addr: End point for which the Pipe to be allocated
  * @retval Pipe number
  */
uint8_t USBH_AllocPipe(USBH_HandleTypeDef *phost, uint8_t ep_addr)
{
 8007212:	b580      	push	{r7, lr}
 8007214:	b084      	sub	sp, #16
 8007216:	af00      	add	r7, sp, #0
 8007218:	6078      	str	r0, [r7, #4]
 800721a:	460b      	mov	r3, r1
 800721c:	70fb      	strb	r3, [r7, #3]
  uint16_t pipe;

  pipe =  USBH_GetFreePipe(phost);
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f000 f836 	bl	8007290 <USBH_GetFreePipe>
 8007224:	4603      	mov	r3, r0
 8007226:	81fb      	strh	r3, [r7, #14]

  if (pipe != 0xFFFFU)
 8007228:	89fb      	ldrh	r3, [r7, #14]
 800722a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800722e:	4293      	cmp	r3, r2
 8007230:	d00a      	beq.n	8007248 <USBH_AllocPipe+0x36>
  {
    phost->Pipes[pipe & 0xFU] = (uint32_t)(0x8000U | ep_addr);
 8007232:	78fa      	ldrb	r2, [r7, #3]
 8007234:	89fb      	ldrh	r3, [r7, #14]
 8007236:	f003 030f 	and.w	r3, r3, #15
 800723a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800723e:	6879      	ldr	r1, [r7, #4]
 8007240:	33e0      	adds	r3, #224	; 0xe0
 8007242:	009b      	lsls	r3, r3, #2
 8007244:	440b      	add	r3, r1
 8007246:	605a      	str	r2, [r3, #4]
  }

  return (uint8_t)pipe;
 8007248:	89fb      	ldrh	r3, [r7, #14]
 800724a:	b2db      	uxtb	r3, r3
}
 800724c:	4618      	mov	r0, r3
 800724e:	3710      	adds	r7, #16
 8007250:	46bd      	mov	sp, r7
 8007252:	bd80      	pop	{r7, pc}

08007254 <USBH_FreePipe>:
  * @param  phost: Host Handle
  * @param  idx: Pipe number to be freed
  * @retval USBH Status
  */
USBH_StatusTypeDef USBH_FreePipe(USBH_HandleTypeDef *phost, uint8_t idx)
{
 8007254:	b480      	push	{r7}
 8007256:	b083      	sub	sp, #12
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
 800725c:	460b      	mov	r3, r1
 800725e:	70fb      	strb	r3, [r7, #3]
  if (idx < USBH_MAX_PIPES_NBR)
 8007260:	78fb      	ldrb	r3, [r7, #3]
 8007262:	2b0f      	cmp	r3, #15
 8007264:	d80d      	bhi.n	8007282 <USBH_FreePipe+0x2e>
  {
    phost->Pipes[idx] &= 0x7FFFU;
 8007266:	78fb      	ldrb	r3, [r7, #3]
 8007268:	687a      	ldr	r2, [r7, #4]
 800726a:	33e0      	adds	r3, #224	; 0xe0
 800726c:	009b      	lsls	r3, r3, #2
 800726e:	4413      	add	r3, r2
 8007270:	685a      	ldr	r2, [r3, #4]
 8007272:	78fb      	ldrb	r3, [r7, #3]
 8007274:	f3c2 020e 	ubfx	r2, r2, #0, #15
 8007278:	6879      	ldr	r1, [r7, #4]
 800727a:	33e0      	adds	r3, #224	; 0xe0
 800727c:	009b      	lsls	r3, r3, #2
 800727e:	440b      	add	r3, r1
 8007280:	605a      	str	r2, [r3, #4]
  }

  return USBH_OK;
 8007282:	2300      	movs	r3, #0
}
 8007284:	4618      	mov	r0, r3
 8007286:	370c      	adds	r7, #12
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr

08007290 <USBH_GetFreePipe>:
  * @param  phost: Host Handle
  *         Get a free Pipe number for allocation to a device endpoint
  * @retval idx: Free Pipe number
  */
static uint16_t USBH_GetFreePipe(USBH_HandleTypeDef *phost)
{
 8007290:	b480      	push	{r7}
 8007292:	b085      	sub	sp, #20
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
  uint8_t idx = 0U;
 8007298:	2300      	movs	r3, #0
 800729a:	73fb      	strb	r3, [r7, #15]

  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 800729c:	2300      	movs	r3, #0
 800729e:	73fb      	strb	r3, [r7, #15]
 80072a0:	e00f      	b.n	80072c2 <USBH_GetFreePipe+0x32>
  {
    if ((phost->Pipes[idx] & 0x8000U) == 0U)
 80072a2:	7bfb      	ldrb	r3, [r7, #15]
 80072a4:	687a      	ldr	r2, [r7, #4]
 80072a6:	33e0      	adds	r3, #224	; 0xe0
 80072a8:	009b      	lsls	r3, r3, #2
 80072aa:	4413      	add	r3, r2
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80072b2:	2b00      	cmp	r3, #0
 80072b4:	d102      	bne.n	80072bc <USBH_GetFreePipe+0x2c>
    {
      return (uint16_t)idx;
 80072b6:	7bfb      	ldrb	r3, [r7, #15]
 80072b8:	b29b      	uxth	r3, r3
 80072ba:	e007      	b.n	80072cc <USBH_GetFreePipe+0x3c>
  for (idx = 0U ; idx < USBH_MAX_PIPES_NBR ; idx++)
 80072bc:	7bfb      	ldrb	r3, [r7, #15]
 80072be:	3301      	adds	r3, #1
 80072c0:	73fb      	strb	r3, [r7, #15]
 80072c2:	7bfb      	ldrb	r3, [r7, #15]
 80072c4:	2b0f      	cmp	r3, #15
 80072c6:	d9ec      	bls.n	80072a2 <USBH_GetFreePipe+0x12>
    }
  }

  return 0xFFFFU;
 80072c8:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 80072cc:	4618      	mov	r0, r3
 80072ce:	3714      	adds	r7, #20
 80072d0:	46bd      	mov	sp, r7
 80072d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d6:	4770      	bx	lr

080072d8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80072d8:	b580      	push	{r7, lr}
 80072da:	b08a      	sub	sp, #40	; 0x28
 80072dc:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80072de:	2300      	movs	r3, #0
 80072e0:	627b      	str	r3, [r7, #36]	; 0x24
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80072e2:	4b7d      	ldr	r3, [pc, #500]	; (80074d8 <xTaskIncrementTick+0x200>)
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	f040 80ec 	bne.w	80074c4 <xTaskIncrementTick+0x1ec>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80072ec:	4b7b      	ldr	r3, [pc, #492]	; (80074dc <xTaskIncrementTick+0x204>)
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	3301      	adds	r3, #1
 80072f2:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 80072f4:	4a79      	ldr	r2, [pc, #484]	; (80074dc <xTaskIncrementTick+0x204>)
 80072f6:	6a3b      	ldr	r3, [r7, #32]
 80072f8:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80072fa:	6a3b      	ldr	r3, [r7, #32]
 80072fc:	2b00      	cmp	r3, #0
 80072fe:	d120      	bne.n	8007342 <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 8007300:	4b77      	ldr	r3, [pc, #476]	; (80074e0 <xTaskIncrementTick+0x208>)
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	2b00      	cmp	r3, #0
 8007308:	d00a      	beq.n	8007320 <xTaskIncrementTick+0x48>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 800730a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800730e:	f383 8811 	msr	BASEPRI, r3
 8007312:	f3bf 8f6f 	isb	sy
 8007316:	f3bf 8f4f 	dsb	sy
 800731a:	607b      	str	r3, [r7, #4]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 800731c:	bf00      	nop
 800731e:	e7fe      	b.n	800731e <xTaskIncrementTick+0x46>
 8007320:	4b6f      	ldr	r3, [pc, #444]	; (80074e0 <xTaskIncrementTick+0x208>)
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	61fb      	str	r3, [r7, #28]
 8007326:	4b6f      	ldr	r3, [pc, #444]	; (80074e4 <xTaskIncrementTick+0x20c>)
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	4a6d      	ldr	r2, [pc, #436]	; (80074e0 <xTaskIncrementTick+0x208>)
 800732c:	6013      	str	r3, [r2, #0]
 800732e:	4a6d      	ldr	r2, [pc, #436]	; (80074e4 <xTaskIncrementTick+0x20c>)
 8007330:	69fb      	ldr	r3, [r7, #28]
 8007332:	6013      	str	r3, [r2, #0]
 8007334:	4b6c      	ldr	r3, [pc, #432]	; (80074e8 <xTaskIncrementTick+0x210>)
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	3301      	adds	r3, #1
 800733a:	4a6b      	ldr	r2, [pc, #428]	; (80074e8 <xTaskIncrementTick+0x210>)
 800733c:	6013      	str	r3, [r2, #0]
 800733e:	f000 f93d 	bl	80075bc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 8007342:	4b6a      	ldr	r3, [pc, #424]	; (80074ec <xTaskIncrementTick+0x214>)
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	6a3a      	ldr	r2, [r7, #32]
 8007348:	429a      	cmp	r2, r3
 800734a:	f0c0 80a6 	bcc.w	800749a <xTaskIncrementTick+0x1c2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800734e:	4b64      	ldr	r3, [pc, #400]	; (80074e0 <xTaskIncrementTick+0x208>)
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	2b00      	cmp	r3, #0
 8007356:	d104      	bne.n	8007362 <xTaskIncrementTick+0x8a>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007358:	4b64      	ldr	r3, [pc, #400]	; (80074ec <xTaskIncrementTick+0x214>)
 800735a:	f04f 32ff 	mov.w	r2, #4294967295
 800735e:	601a      	str	r2, [r3, #0]
                    break;
 8007360:	e09b      	b.n	800749a <xTaskIncrementTick+0x1c2>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007362:	4b5f      	ldr	r3, [pc, #380]	; (80074e0 <xTaskIncrementTick+0x208>)
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	68db      	ldr	r3, [r3, #12]
 8007368:	68db      	ldr	r3, [r3, #12]
 800736a:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800736c:	69bb      	ldr	r3, [r7, #24]
 800736e:	685b      	ldr	r3, [r3, #4]
 8007370:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 8007372:	6a3a      	ldr	r2, [r7, #32]
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	429a      	cmp	r2, r3
 8007378:	d203      	bcs.n	8007382 <xTaskIncrementTick+0xaa>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800737a:	4a5c      	ldr	r2, [pc, #368]	; (80074ec <xTaskIncrementTick+0x214>)
 800737c:	697b      	ldr	r3, [r7, #20]
 800737e:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deemed easier to understand with multiple breaks. */
 8007380:	e08b      	b.n	800749a <xTaskIncrementTick+0x1c2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 8007382:	69bb      	ldr	r3, [r7, #24]
 8007384:	695b      	ldr	r3, [r3, #20]
 8007386:	613b      	str	r3, [r7, #16]
 8007388:	69bb      	ldr	r3, [r7, #24]
 800738a:	689b      	ldr	r3, [r3, #8]
 800738c:	69ba      	ldr	r2, [r7, #24]
 800738e:	68d2      	ldr	r2, [r2, #12]
 8007390:	609a      	str	r2, [r3, #8]
 8007392:	69bb      	ldr	r3, [r7, #24]
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	69ba      	ldr	r2, [r7, #24]
 8007398:	6892      	ldr	r2, [r2, #8]
 800739a:	605a      	str	r2, [r3, #4]
 800739c:	693b      	ldr	r3, [r7, #16]
 800739e:	685a      	ldr	r2, [r3, #4]
 80073a0:	69bb      	ldr	r3, [r7, #24]
 80073a2:	3304      	adds	r3, #4
 80073a4:	429a      	cmp	r2, r3
 80073a6:	d103      	bne.n	80073b0 <xTaskIncrementTick+0xd8>
 80073a8:	69bb      	ldr	r3, [r7, #24]
 80073aa:	68da      	ldr	r2, [r3, #12]
 80073ac:	693b      	ldr	r3, [r7, #16]
 80073ae:	605a      	str	r2, [r3, #4]
 80073b0:	69bb      	ldr	r3, [r7, #24]
 80073b2:	2200      	movs	r2, #0
 80073b4:	615a      	str	r2, [r3, #20]
 80073b6:	693b      	ldr	r3, [r7, #16]
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	1e5a      	subs	r2, r3, #1
 80073bc:	693b      	ldr	r3, [r7, #16]
 80073be:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80073c0:	69bb      	ldr	r3, [r7, #24]
 80073c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	d01e      	beq.n	8007406 <xTaskIncrementTick+0x12e>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 80073c8:	69bb      	ldr	r3, [r7, #24]
 80073ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80073cc:	60fb      	str	r3, [r7, #12]
 80073ce:	69bb      	ldr	r3, [r7, #24]
 80073d0:	69db      	ldr	r3, [r3, #28]
 80073d2:	69ba      	ldr	r2, [r7, #24]
 80073d4:	6a12      	ldr	r2, [r2, #32]
 80073d6:	609a      	str	r2, [r3, #8]
 80073d8:	69bb      	ldr	r3, [r7, #24]
 80073da:	6a1b      	ldr	r3, [r3, #32]
 80073dc:	69ba      	ldr	r2, [r7, #24]
 80073de:	69d2      	ldr	r2, [r2, #28]
 80073e0:	605a      	str	r2, [r3, #4]
 80073e2:	68fb      	ldr	r3, [r7, #12]
 80073e4:	685a      	ldr	r2, [r3, #4]
 80073e6:	69bb      	ldr	r3, [r7, #24]
 80073e8:	3318      	adds	r3, #24
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d103      	bne.n	80073f6 <xTaskIncrementTick+0x11e>
 80073ee:	69bb      	ldr	r3, [r7, #24]
 80073f0:	6a1a      	ldr	r2, [r3, #32]
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	605a      	str	r2, [r3, #4]
 80073f6:	69bb      	ldr	r3, [r7, #24]
 80073f8:	2200      	movs	r2, #0
 80073fa:	629a      	str	r2, [r3, #40]	; 0x28
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	1e5a      	subs	r2, r3, #1
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 8007406:	69bb      	ldr	r3, [r7, #24]
 8007408:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800740a:	2201      	movs	r2, #1
 800740c:	409a      	lsls	r2, r3
 800740e:	4b38      	ldr	r3, [pc, #224]	; (80074f0 <xTaskIncrementTick+0x218>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	4313      	orrs	r3, r2
 8007414:	4a36      	ldr	r2, [pc, #216]	; (80074f0 <xTaskIncrementTick+0x218>)
 8007416:	6013      	str	r3, [r2, #0]
 8007418:	69bb      	ldr	r3, [r7, #24]
 800741a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800741c:	4935      	ldr	r1, [pc, #212]	; (80074f4 <xTaskIncrementTick+0x21c>)
 800741e:	4613      	mov	r3, r2
 8007420:	009b      	lsls	r3, r3, #2
 8007422:	4413      	add	r3, r2
 8007424:	009b      	lsls	r3, r3, #2
 8007426:	440b      	add	r3, r1
 8007428:	3304      	adds	r3, #4
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	60bb      	str	r3, [r7, #8]
 800742e:	69bb      	ldr	r3, [r7, #24]
 8007430:	68ba      	ldr	r2, [r7, #8]
 8007432:	609a      	str	r2, [r3, #8]
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	689a      	ldr	r2, [r3, #8]
 8007438:	69bb      	ldr	r3, [r7, #24]
 800743a:	60da      	str	r2, [r3, #12]
 800743c:	68bb      	ldr	r3, [r7, #8]
 800743e:	689b      	ldr	r3, [r3, #8]
 8007440:	69ba      	ldr	r2, [r7, #24]
 8007442:	3204      	adds	r2, #4
 8007444:	605a      	str	r2, [r3, #4]
 8007446:	69bb      	ldr	r3, [r7, #24]
 8007448:	1d1a      	adds	r2, r3, #4
 800744a:	68bb      	ldr	r3, [r7, #8]
 800744c:	609a      	str	r2, [r3, #8]
 800744e:	69bb      	ldr	r3, [r7, #24]
 8007450:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007452:	4613      	mov	r3, r2
 8007454:	009b      	lsls	r3, r3, #2
 8007456:	4413      	add	r3, r2
 8007458:	009b      	lsls	r3, r3, #2
 800745a:	4a26      	ldr	r2, [pc, #152]	; (80074f4 <xTaskIncrementTick+0x21c>)
 800745c:	441a      	add	r2, r3
 800745e:	69bb      	ldr	r3, [r7, #24]
 8007460:	615a      	str	r2, [r3, #20]
 8007462:	69bb      	ldr	r3, [r7, #24]
 8007464:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007466:	4923      	ldr	r1, [pc, #140]	; (80074f4 <xTaskIncrementTick+0x21c>)
 8007468:	4613      	mov	r3, r2
 800746a:	009b      	lsls	r3, r3, #2
 800746c:	4413      	add	r3, r2
 800746e:	009b      	lsls	r3, r3, #2
 8007470:	440b      	add	r3, r1
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	1c59      	adds	r1, r3, #1
 8007476:	481f      	ldr	r0, [pc, #124]	; (80074f4 <xTaskIncrementTick+0x21c>)
 8007478:	4613      	mov	r3, r2
 800747a:	009b      	lsls	r3, r3, #2
 800747c:	4413      	add	r3, r2
 800747e:	009b      	lsls	r3, r3, #2
 8007480:	4403      	add	r3, r0
 8007482:	6019      	str	r1, [r3, #0]
                         * task.
                         * The case of equal priority tasks sharing
                         * processing time (which happens when both
                         * preemption and time slicing are on) is
                         * handled below.*/
                        if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 8007484:	69bb      	ldr	r3, [r7, #24]
 8007486:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007488:	4b1b      	ldr	r3, [pc, #108]	; (80074f8 <xTaskIncrementTick+0x220>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800748e:	429a      	cmp	r2, r3
 8007490:	f67f af5d 	bls.w	800734e <xTaskIncrementTick+0x76>
                        {
                            xSwitchRequired = pdTRUE;
 8007494:	2301      	movs	r3, #1
 8007496:	627b      	str	r3, [r7, #36]	; 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007498:	e759      	b.n	800734e <xTaskIncrementTick+0x76>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800749a:	4b17      	ldr	r3, [pc, #92]	; (80074f8 <xTaskIncrementTick+0x220>)
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074a0:	4914      	ldr	r1, [pc, #80]	; (80074f4 <xTaskIncrementTick+0x21c>)
 80074a2:	4613      	mov	r3, r2
 80074a4:	009b      	lsls	r3, r3, #2
 80074a6:	4413      	add	r3, r2
 80074a8:	009b      	lsls	r3, r3, #2
 80074aa:	440b      	add	r3, r1
 80074ac:	681b      	ldr	r3, [r3, #0]
 80074ae:	2b01      	cmp	r3, #1
 80074b0:	d901      	bls.n	80074b6 <xTaskIncrementTick+0x1de>
            {
                xSwitchRequired = pdTRUE;
 80074b2:	2301      	movs	r3, #1
 80074b4:	627b      	str	r3, [r7, #36]	; 0x24
        }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
        {
            if( xYieldPending != pdFALSE )
 80074b6:	4b11      	ldr	r3, [pc, #68]	; (80074fc <xTaskIncrementTick+0x224>)
 80074b8:	681b      	ldr	r3, [r3, #0]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d007      	beq.n	80074ce <xTaskIncrementTick+0x1f6>
            {
                xSwitchRequired = pdTRUE;
 80074be:	2301      	movs	r3, #1
 80074c0:	627b      	str	r3, [r7, #36]	; 0x24
 80074c2:	e004      	b.n	80074ce <xTaskIncrementTick+0x1f6>
        }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 80074c4:	4b0e      	ldr	r3, [pc, #56]	; (8007500 <xTaskIncrementTick+0x228>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	3301      	adds	r3, #1
 80074ca:	4a0d      	ldr	r2, [pc, #52]	; (8007500 <xTaskIncrementTick+0x228>)
 80074cc:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    return xSwitchRequired;
 80074ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 80074d0:	4618      	mov	r0, r3
 80074d2:	3728      	adds	r7, #40	; 0x28
 80074d4:	46bd      	mov	sp, r7
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	2000022c 	.word	0x2000022c
 80074dc:	20000214 	.word	0x20000214
 80074e0:	2000020c 	.word	0x2000020c
 80074e4:	20000210 	.word	0x20000210
 80074e8:	20000224 	.word	0x20000224
 80074ec:	20000228 	.word	0x20000228
 80074f0:	20000218 	.word	0x20000218
 80074f4:	200001a8 	.word	0x200001a8
 80074f8:	200001a4 	.word	0x200001a4
 80074fc:	20000220 	.word	0x20000220
 8007500:	2000021c 	.word	0x2000021c

08007504 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007504:	b480      	push	{r7}
 8007506:	b087      	sub	sp, #28
 8007508:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800750a:	4b27      	ldr	r3, [pc, #156]	; (80075a8 <vTaskSwitchContext+0xa4>)
 800750c:	681b      	ldr	r3, [r3, #0]
 800750e:	2b00      	cmp	r3, #0
 8007510:	d003      	beq.n	800751a <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 8007512:	4b26      	ldr	r3, [pc, #152]	; (80075ac <vTaskSwitchContext+0xa8>)
 8007514:	2201      	movs	r2, #1
 8007516:	601a      	str	r2, [r3, #0]
             * Block specific to this task. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
        }
        #endif
    }
}
 8007518:	e03f      	b.n	800759a <vTaskSwitchContext+0x96>
        xYieldPending = pdFALSE;
 800751a:	4b24      	ldr	r3, [pc, #144]	; (80075ac <vTaskSwitchContext+0xa8>)
 800751c:	2200      	movs	r2, #0
 800751e:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007520:	4b23      	ldr	r3, [pc, #140]	; (80075b0 <vTaskSwitchContext+0xac>)
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8007526:	68fb      	ldr	r3, [r7, #12]
 8007528:	fab3 f383 	clz	r3, r3
 800752c:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 800752e:	7afb      	ldrb	r3, [r7, #11]
 8007530:	f1c3 031f 	rsb	r3, r3, #31
 8007534:	617b      	str	r3, [r7, #20]
 8007536:	491f      	ldr	r1, [pc, #124]	; (80075b4 <vTaskSwitchContext+0xb0>)
 8007538:	697a      	ldr	r2, [r7, #20]
 800753a:	4613      	mov	r3, r2
 800753c:	009b      	lsls	r3, r3, #2
 800753e:	4413      	add	r3, r2
 8007540:	009b      	lsls	r3, r3, #2
 8007542:	440b      	add	r3, r1
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d10a      	bne.n	8007560 <vTaskSwitchContext+0x5c>
        __asm volatile
 800754a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800754e:	f383 8811 	msr	BASEPRI, r3
 8007552:	f3bf 8f6f 	isb	sy
 8007556:	f3bf 8f4f 	dsb	sy
 800755a:	607b      	str	r3, [r7, #4]
    }
 800755c:	bf00      	nop
 800755e:	e7fe      	b.n	800755e <vTaskSwitchContext+0x5a>
 8007560:	697a      	ldr	r2, [r7, #20]
 8007562:	4613      	mov	r3, r2
 8007564:	009b      	lsls	r3, r3, #2
 8007566:	4413      	add	r3, r2
 8007568:	009b      	lsls	r3, r3, #2
 800756a:	4a12      	ldr	r2, [pc, #72]	; (80075b4 <vTaskSwitchContext+0xb0>)
 800756c:	4413      	add	r3, r2
 800756e:	613b      	str	r3, [r7, #16]
 8007570:	693b      	ldr	r3, [r7, #16]
 8007572:	685b      	ldr	r3, [r3, #4]
 8007574:	685a      	ldr	r2, [r3, #4]
 8007576:	693b      	ldr	r3, [r7, #16]
 8007578:	605a      	str	r2, [r3, #4]
 800757a:	693b      	ldr	r3, [r7, #16]
 800757c:	685a      	ldr	r2, [r3, #4]
 800757e:	693b      	ldr	r3, [r7, #16]
 8007580:	3308      	adds	r3, #8
 8007582:	429a      	cmp	r2, r3
 8007584:	d104      	bne.n	8007590 <vTaskSwitchContext+0x8c>
 8007586:	693b      	ldr	r3, [r7, #16]
 8007588:	685b      	ldr	r3, [r3, #4]
 800758a:	685a      	ldr	r2, [r3, #4]
 800758c:	693b      	ldr	r3, [r7, #16]
 800758e:	605a      	str	r2, [r3, #4]
 8007590:	693b      	ldr	r3, [r7, #16]
 8007592:	685b      	ldr	r3, [r3, #4]
 8007594:	68db      	ldr	r3, [r3, #12]
 8007596:	4a08      	ldr	r2, [pc, #32]	; (80075b8 <vTaskSwitchContext+0xb4>)
 8007598:	6013      	str	r3, [r2, #0]
}
 800759a:	bf00      	nop
 800759c:	371c      	adds	r7, #28
 800759e:	46bd      	mov	sp, r7
 80075a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a4:	4770      	bx	lr
 80075a6:	bf00      	nop
 80075a8:	2000022c 	.word	0x2000022c
 80075ac:	20000220 	.word	0x20000220
 80075b0:	20000218 	.word	0x20000218
 80075b4:	200001a8 	.word	0x200001a8
 80075b8:	200001a4 	.word	0x200001a4

080075bc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80075bc:	b480      	push	{r7}
 80075be:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80075c0:	4b0a      	ldr	r3, [pc, #40]	; (80075ec <prvResetNextTaskUnblockTime+0x30>)
 80075c2:	681b      	ldr	r3, [r3, #0]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	d104      	bne.n	80075d4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 80075ca:	4b09      	ldr	r3, [pc, #36]	; (80075f0 <prvResetNextTaskUnblockTime+0x34>)
 80075cc:	f04f 32ff 	mov.w	r2, #4294967295
 80075d0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 80075d2:	e005      	b.n	80075e0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 80075d4:	4b05      	ldr	r3, [pc, #20]	; (80075ec <prvResetNextTaskUnblockTime+0x30>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	68db      	ldr	r3, [r3, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	4a04      	ldr	r2, [pc, #16]	; (80075f0 <prvResetNextTaskUnblockTime+0x34>)
 80075de:	6013      	str	r3, [r2, #0]
}
 80075e0:	bf00      	nop
 80075e2:	46bd      	mov	sp, r7
 80075e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e8:	4770      	bx	lr
 80075ea:	bf00      	nop
 80075ec:	2000020c 	.word	0x2000020c
 80075f0:	20000228 	.word	0x20000228
	...

08007600 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8007600:	4b07      	ldr	r3, [pc, #28]	; (8007620 <pxCurrentTCBConst2>)
 8007602:	6819      	ldr	r1, [r3, #0]
 8007604:	6808      	ldr	r0, [r1, #0]
 8007606:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800760a:	f380 8809 	msr	PSP, r0
 800760e:	f3bf 8f6f 	isb	sy
 8007612:	f04f 0000 	mov.w	r0, #0
 8007616:	f380 8811 	msr	BASEPRI, r0
 800761a:	4770      	bx	lr
 800761c:	f3af 8000 	nop.w

08007620 <pxCurrentTCBConst2>:
 8007620:	200001a4 	.word	0x200001a4
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8007624:	bf00      	nop
 8007626:	bf00      	nop
	...

08007630 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8007630:	f3ef 8009 	mrs	r0, PSP
 8007634:	f3bf 8f6f 	isb	sy
 8007638:	4b15      	ldr	r3, [pc, #84]	; (8007690 <pxCurrentTCBConst>)
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	f01e 0f10 	tst.w	lr, #16
 8007640:	bf08      	it	eq
 8007642:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007646:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800764a:	6010      	str	r0, [r2, #0]
 800764c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007650:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007654:	f380 8811 	msr	BASEPRI, r0
 8007658:	f3bf 8f4f 	dsb	sy
 800765c:	f3bf 8f6f 	isb	sy
 8007660:	f7ff ff50 	bl	8007504 <vTaskSwitchContext>
 8007664:	f04f 0000 	mov.w	r0, #0
 8007668:	f380 8811 	msr	BASEPRI, r0
 800766c:	bc09      	pop	{r0, r3}
 800766e:	6819      	ldr	r1, [r3, #0]
 8007670:	6808      	ldr	r0, [r1, #0]
 8007672:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007676:	f01e 0f10 	tst.w	lr, #16
 800767a:	bf08      	it	eq
 800767c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007680:	f380 8809 	msr	PSP, r0
 8007684:	f3bf 8f6f 	isb	sy
 8007688:	4770      	bx	lr
 800768a:	bf00      	nop
 800768c:	f3af 8000 	nop.w

08007690 <pxCurrentTCBConst>:
 8007690:	200001a4 	.word	0x200001a4
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8007694:	bf00      	nop
 8007696:	bf00      	nop

08007698 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007698:	b580      	push	{r7, lr}
 800769a:	b082      	sub	sp, #8
 800769c:	af00      	add	r7, sp, #0
        __asm volatile
 800769e:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076a2:	f383 8811 	msr	BASEPRI, r3
 80076a6:	f3bf 8f6f 	isb	sy
 80076aa:	f3bf 8f4f 	dsb	sy
 80076ae:	607b      	str	r3, [r7, #4]
    }
 80076b0:	bf00      	nop
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 80076b2:	f7ff fe11 	bl	80072d8 <xTaskIncrementTick>
 80076b6:	4603      	mov	r3, r0
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d003      	beq.n	80076c4 <SysTick_Handler+0x2c>
        {
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80076bc:	4b06      	ldr	r3, [pc, #24]	; (80076d8 <SysTick_Handler+0x40>)
 80076be:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80076c2:	601a      	str	r2, [r3, #0]
 80076c4:	2300      	movs	r3, #0
 80076c6:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 80076c8:	683b      	ldr	r3, [r7, #0]
 80076ca:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 80076ce:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 80076d0:	bf00      	nop
 80076d2:	3708      	adds	r7, #8
 80076d4:	46bd      	mov	sp, r7
 80076d6:	bd80      	pop	{r7, pc}
 80076d8:	e000ed04 	.word	0xe000ed04

080076dc <MX_USB_HOST_Init>:
/**
  * Init USB host library, add supported class and start the library
  * @retval None
  */
void MX_USB_HOST_Init(void)
{
 80076dc:	b580      	push	{r7, lr}
 80076de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_HOST_Init_PreTreatment */

  /* USER CODE END USB_HOST_Init_PreTreatment */

  /* Init host Library, add supported class and start the library. */
  if (USBH_Init(&hUsbHostFS, USBH_UserProcess, HOST_FS) != USBH_OK)
 80076e0:	2201      	movs	r2, #1
 80076e2:	490e      	ldr	r1, [pc, #56]	; (800771c <MX_USB_HOST_Init+0x40>)
 80076e4:	480e      	ldr	r0, [pc, #56]	; (8007720 <MX_USB_HOST_Init+0x44>)
 80076e6:	f7fe f9a5 	bl	8005a34 <USBH_Init>
 80076ea:	4603      	mov	r3, r0
 80076ec:	2b00      	cmp	r3, #0
 80076ee:	d001      	beq.n	80076f4 <MX_USB_HOST_Init+0x18>
  {
    Error_Handler();
 80076f0:	f7f9 f900 	bl	80008f4 <Error_Handler>
  }
  if (USBH_RegisterClass(&hUsbHostFS, USBH_CDC_CLASS) != USBH_OK)
 80076f4:	490b      	ldr	r1, [pc, #44]	; (8007724 <MX_USB_HOST_Init+0x48>)
 80076f6:	480a      	ldr	r0, [pc, #40]	; (8007720 <MX_USB_HOST_Init+0x44>)
 80076f8:	f7fe fa2a 	bl	8005b50 <USBH_RegisterClass>
 80076fc:	4603      	mov	r3, r0
 80076fe:	2b00      	cmp	r3, #0
 8007700:	d001      	beq.n	8007706 <MX_USB_HOST_Init+0x2a>
  {
    Error_Handler();
 8007702:	f7f9 f8f7 	bl	80008f4 <Error_Handler>
  }
  if (USBH_Start(&hUsbHostFS) != USBH_OK)
 8007706:	4806      	ldr	r0, [pc, #24]	; (8007720 <MX_USB_HOST_Init+0x44>)
 8007708:	f7fe faae 	bl	8005c68 <USBH_Start>
 800770c:	4603      	mov	r3, r0
 800770e:	2b00      	cmp	r3, #0
 8007710:	d001      	beq.n	8007716 <MX_USB_HOST_Init+0x3a>
  {
    Error_Handler();
 8007712:	f7f9 f8ef 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_HOST_Init_PostTreatment */

  /* USER CODE END USB_HOST_Init_PostTreatment */
}
 8007716:	bf00      	nop
 8007718:	bd80      	pop	{r7, pc}
 800771a:	bf00      	nop
 800771c:	0800773d 	.word	0x0800773d
 8007720:	20000230 	.word	0x20000230
 8007724:	2000000c 	.word	0x2000000c

08007728 <MX_USB_HOST_Process>:

/*
 * Background task
 */
void MX_USB_HOST_Process(void)
{
 8007728:	b580      	push	{r7, lr}
 800772a:	af00      	add	r7, sp, #0
  /* USB Host Background task */
  USBH_Process(&hUsbHostFS);
 800772c:	4802      	ldr	r0, [pc, #8]	; (8007738 <MX_USB_HOST_Process+0x10>)
 800772e:	f7fe faab 	bl	8005c88 <USBH_Process>
}
 8007732:	bf00      	nop
 8007734:	bd80      	pop	{r7, pc}
 8007736:	bf00      	nop
 8007738:	20000230 	.word	0x20000230

0800773c <USBH_UserProcess>:
/*
 * user callback definition
 */
static void USBH_UserProcess  (USBH_HandleTypeDef *phost, uint8_t id)
{
 800773c:	b480      	push	{r7}
 800773e:	b083      	sub	sp, #12
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
 8007744:	460b      	mov	r3, r1
 8007746:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN CALL_BACK_1 */
  switch(id)
 8007748:	78fb      	ldrb	r3, [r7, #3]
 800774a:	3b01      	subs	r3, #1
 800774c:	2b04      	cmp	r3, #4
 800774e:	d819      	bhi.n	8007784 <USBH_UserProcess+0x48>
 8007750:	a201      	add	r2, pc, #4	; (adr r2, 8007758 <USBH_UserProcess+0x1c>)
 8007752:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007756:	bf00      	nop
 8007758:	08007785 	.word	0x08007785
 800775c:	08007775 	.word	0x08007775
 8007760:	08007785 	.word	0x08007785
 8007764:	0800777d 	.word	0x0800777d
 8007768:	0800776d 	.word	0x0800776d
  {
  case HOST_USER_SELECT_CONFIGURATION:
  break;

  case HOST_USER_DISCONNECTION:
  Appli_state = APPLICATION_DISCONNECT;
 800776c:	4b09      	ldr	r3, [pc, #36]	; (8007794 <USBH_UserProcess+0x58>)
 800776e:	2203      	movs	r2, #3
 8007770:	701a      	strb	r2, [r3, #0]
  break;
 8007772:	e008      	b.n	8007786 <USBH_UserProcess+0x4a>

  case HOST_USER_CLASS_ACTIVE:
  Appli_state = APPLICATION_READY;
 8007774:	4b07      	ldr	r3, [pc, #28]	; (8007794 <USBH_UserProcess+0x58>)
 8007776:	2202      	movs	r2, #2
 8007778:	701a      	strb	r2, [r3, #0]
  break;
 800777a:	e004      	b.n	8007786 <USBH_UserProcess+0x4a>

  case HOST_USER_CONNECTION:
  Appli_state = APPLICATION_START;
 800777c:	4b05      	ldr	r3, [pc, #20]	; (8007794 <USBH_UserProcess+0x58>)
 800777e:	2201      	movs	r2, #1
 8007780:	701a      	strb	r2, [r3, #0]
  break;
 8007782:	e000      	b.n	8007786 <USBH_UserProcess+0x4a>

  default:
  break;
 8007784:	bf00      	nop
  }
  /* USER CODE END CALL_BACK_1 */
}
 8007786:	bf00      	nop
 8007788:	370c      	adds	r7, #12
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr
 8007792:	bf00      	nop
 8007794:	20000608 	.word	0x20000608

08007798 <HAL_HCD_MspInit>:
                       LL Driver Callbacks (HCD -> USB Host Library)
*******************************************************************************/
/* MSP Init */

void HAL_HCD_MspInit(HCD_HandleTypeDef* hcdHandle)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b08a      	sub	sp, #40	; 0x28
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80077a0:	f107 0314 	add.w	r3, r7, #20
 80077a4:	2200      	movs	r2, #0
 80077a6:	601a      	str	r2, [r3, #0]
 80077a8:	605a      	str	r2, [r3, #4]
 80077aa:	609a      	str	r2, [r3, #8]
 80077ac:	60da      	str	r2, [r3, #12]
 80077ae:	611a      	str	r2, [r3, #16]
  if(hcdHandle->Instance==USB_OTG_FS)
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80077b8:	d147      	bne.n	800784a <HAL_HCD_MspInit+0xb2>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80077ba:	2300      	movs	r3, #0
 80077bc:	613b      	str	r3, [r7, #16]
 80077be:	4b25      	ldr	r3, [pc, #148]	; (8007854 <HAL_HCD_MspInit+0xbc>)
 80077c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077c2:	4a24      	ldr	r2, [pc, #144]	; (8007854 <HAL_HCD_MspInit+0xbc>)
 80077c4:	f043 0301 	orr.w	r3, r3, #1
 80077c8:	6313      	str	r3, [r2, #48]	; 0x30
 80077ca:	4b22      	ldr	r3, [pc, #136]	; (8007854 <HAL_HCD_MspInit+0xbc>)
 80077cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80077ce:	f003 0301 	and.w	r3, r3, #1
 80077d2:	613b      	str	r3, [r7, #16]
 80077d4:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80077d6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80077da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80077dc:	2300      	movs	r3, #0
 80077de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077e0:	2300      	movs	r3, #0
 80077e2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 80077e4:	f107 0314 	add.w	r3, r7, #20
 80077e8:	4619      	mov	r1, r3
 80077ea:	481b      	ldr	r0, [pc, #108]	; (8007858 <HAL_HCD_MspInit+0xc0>)
 80077ec:	f7f9 fbb0 	bl	8000f50 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 80077f0:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 80077f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80077f6:	2302      	movs	r3, #2
 80077f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80077fa:	2300      	movs	r3, #0
 80077fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80077fe:	2300      	movs	r3, #0
 8007800:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8007802:	230a      	movs	r3, #10
 8007804:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007806:	f107 0314 	add.w	r3, r7, #20
 800780a:	4619      	mov	r1, r3
 800780c:	4812      	ldr	r0, [pc, #72]	; (8007858 <HAL_HCD_MspInit+0xc0>)
 800780e:	f7f9 fb9f 	bl	8000f50 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8007812:	4b10      	ldr	r3, [pc, #64]	; (8007854 <HAL_HCD_MspInit+0xbc>)
 8007814:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007816:	4a0f      	ldr	r2, [pc, #60]	; (8007854 <HAL_HCD_MspInit+0xbc>)
 8007818:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800781c:	6353      	str	r3, [r2, #52]	; 0x34
 800781e:	2300      	movs	r3, #0
 8007820:	60fb      	str	r3, [r7, #12]
 8007822:	4b0c      	ldr	r3, [pc, #48]	; (8007854 <HAL_HCD_MspInit+0xbc>)
 8007824:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007826:	4a0b      	ldr	r2, [pc, #44]	; (8007854 <HAL_HCD_MspInit+0xbc>)
 8007828:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800782c:	6453      	str	r3, [r2, #68]	; 0x44
 800782e:	4b09      	ldr	r3, [pc, #36]	; (8007854 <HAL_HCD_MspInit+0xbc>)
 8007830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007832:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007836:	60fb      	str	r3, [r7, #12]
 8007838:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800783a:	2200      	movs	r2, #0
 800783c:	2100      	movs	r1, #0
 800783e:	2043      	movs	r0, #67	; 0x43
 8007840:	f7f9 fb4f 	bl	8000ee2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8007844:	2043      	movs	r0, #67	; 0x43
 8007846:	f7f9 fb68 	bl	8000f1a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800784a:	bf00      	nop
 800784c:	3728      	adds	r7, #40	; 0x28
 800784e:	46bd      	mov	sp, r7
 8007850:	bd80      	pop	{r7, pc}
 8007852:	bf00      	nop
 8007854:	40023800 	.word	0x40023800
 8007858:	40020000 	.word	0x40020000

0800785c <HAL_HCD_SOF_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_SOF_Callback(HCD_HandleTypeDef *hhcd)
{
 800785c:	b580      	push	{r7, lr}
 800785e:	b082      	sub	sp, #8
 8007860:	af00      	add	r7, sp, #0
 8007862:	6078      	str	r0, [r7, #4]
  USBH_LL_IncTimer(hhcd->pData);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 800786a:	4618      	mov	r0, r3
 800786c:	f7fe fdeb 	bl	8006446 <USBH_LL_IncTimer>
}
 8007870:	bf00      	nop
 8007872:	3708      	adds	r7, #8
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}

08007878 <HAL_HCD_Connect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Connect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b082      	sub	sp, #8
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  USBH_LL_Connect(hhcd->pData);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 8007886:	4618      	mov	r0, r3
 8007888:	f7fe fe23 	bl	80064d2 <USBH_LL_Connect>
}
 800788c:	bf00      	nop
 800788e:	3708      	adds	r7, #8
 8007890:	46bd      	mov	sp, r7
 8007892:	bd80      	pop	{r7, pc}

08007894 <HAL_HCD_Disconnect_Callback>:
  * @brief  SOF callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_Disconnect_Callback(HCD_HandleTypeDef *hhcd)
{
 8007894:	b580      	push	{r7, lr}
 8007896:	b082      	sub	sp, #8
 8007898:	af00      	add	r7, sp, #0
 800789a:	6078      	str	r0, [r7, #4]
  USBH_LL_Disconnect(hhcd->pData);
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80078a2:	4618      	mov	r0, r3
 80078a4:	f7fe fe2c 	bl	8006500 <USBH_LL_Disconnect>
}
 80078a8:	bf00      	nop
 80078aa:	3708      	adds	r7, #8
 80078ac:	46bd      	mov	sp, r7
 80078ae:	bd80      	pop	{r7, pc}

080078b0 <HAL_HCD_HC_NotifyURBChange_Callback>:
  * @param  chnum: channel number
  * @param  urb_state: state
  * @retval None
  */
void HAL_HCD_HC_NotifyURBChange_Callback(HCD_HandleTypeDef *hhcd, uint8_t chnum, HCD_URBStateTypeDef urb_state)
{
 80078b0:	b480      	push	{r7}
 80078b2:	b083      	sub	sp, #12
 80078b4:	af00      	add	r7, sp, #0
 80078b6:	6078      	str	r0, [r7, #4]
 80078b8:	460b      	mov	r3, r1
 80078ba:	70fb      	strb	r3, [r7, #3]
 80078bc:	4613      	mov	r3, r2
 80078be:	70bb      	strb	r3, [r7, #2]
  /* To be used with OS to sync URB state with the global state machine */
#if (USBH_USE_OS == 1)
  USBH_LL_NotifyURBChange(hhcd->pData);
#endif
}
 80078c0:	bf00      	nop
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <HAL_HCD_PortEnabled_Callback>:
* @brief  Port Port Enabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortEnabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80078cc:	b580      	push	{r7, lr}
 80078ce:	b082      	sub	sp, #8
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  USBH_LL_PortEnabled(hhcd->pData);
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80078da:	4618      	mov	r0, r3
 80078dc:	f7fe fddd 	bl	800649a <USBH_LL_PortEnabled>
}
 80078e0:	bf00      	nop
 80078e2:	3708      	adds	r7, #8
 80078e4:	46bd      	mov	sp, r7
 80078e6:	bd80      	pop	{r7, pc}

080078e8 <HAL_HCD_PortDisabled_Callback>:
  * @brief  Port Port Disabled callback.
  * @param  hhcd: HCD handle
  * @retval None
  */
void HAL_HCD_PortDisabled_Callback(HCD_HandleTypeDef *hhcd)
{
 80078e8:	b580      	push	{r7, lr}
 80078ea:	b082      	sub	sp, #8
 80078ec:	af00      	add	r7, sp, #0
 80078ee:	6078      	str	r0, [r7, #4]
  USBH_LL_PortDisabled(hhcd->pData);
 80078f0:	687b      	ldr	r3, [r7, #4]
 80078f2:	f8d3 3300 	ldr.w	r3, [r3, #768]	; 0x300
 80078f6:	4618      	mov	r0, r3
 80078f8:	f7fe fddd 	bl	80064b6 <USBH_LL_PortDisabled>
}
 80078fc:	bf00      	nop
 80078fe:	3708      	adds	r7, #8
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <USBH_LL_Init>:
  * @brief  Initialize the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Init(USBH_HandleTypeDef *phost)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b082      	sub	sp, #8
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  if (phost->id == HOST_FS) {
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8007912:	2b01      	cmp	r3, #1
 8007914:	d12a      	bne.n	800796c <USBH_LL_Init+0x68>
  /* Link the driver to the stack. */
  hhcd_USB_OTG_FS.pData = phost;
 8007916:	4a18      	ldr	r2, [pc, #96]	; (8007978 <USBH_LL_Init+0x74>)
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	f8c2 3300 	str.w	r3, [r2, #768]	; 0x300
  phost->pData = &hhcd_USB_OTG_FS;
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	4a15      	ldr	r2, [pc, #84]	; (8007978 <USBH_LL_Init+0x74>)
 8007922:	f8c3 23d0 	str.w	r2, [r3, #976]	; 0x3d0

  hhcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8007926:	4b14      	ldr	r3, [pc, #80]	; (8007978 <USBH_LL_Init+0x74>)
 8007928:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800792c:	601a      	str	r2, [r3, #0]
  hhcd_USB_OTG_FS.Init.Host_channels = 8;
 800792e:	4b12      	ldr	r3, [pc, #72]	; (8007978 <USBH_LL_Init+0x74>)
 8007930:	2208      	movs	r2, #8
 8007932:	609a      	str	r2, [r3, #8]
  hhcd_USB_OTG_FS.Init.speed = HCD_SPEED_FULL;
 8007934:	4b10      	ldr	r3, [pc, #64]	; (8007978 <USBH_LL_Init+0x74>)
 8007936:	2201      	movs	r2, #1
 8007938:	60da      	str	r2, [r3, #12]
  hhcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800793a:	4b0f      	ldr	r3, [pc, #60]	; (8007978 <USBH_LL_Init+0x74>)
 800793c:	2200      	movs	r2, #0
 800793e:	611a      	str	r2, [r3, #16]
  hhcd_USB_OTG_FS.Init.phy_itface = HCD_PHY_EMBEDDED;
 8007940:	4b0d      	ldr	r3, [pc, #52]	; (8007978 <USBH_LL_Init+0x74>)
 8007942:	2202      	movs	r2, #2
 8007944:	619a      	str	r2, [r3, #24]
  hhcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8007946:	4b0c      	ldr	r3, [pc, #48]	; (8007978 <USBH_LL_Init+0x74>)
 8007948:	2200      	movs	r2, #0
 800794a:	61da      	str	r2, [r3, #28]
  if (HAL_HCD_Init(&hhcd_USB_OTG_FS) != HAL_OK)
 800794c:	480a      	ldr	r0, [pc, #40]	; (8007978 <USBH_LL_Init+0x74>)
 800794e:	f7f9 fcb4 	bl	80012ba <HAL_HCD_Init>
 8007952:	4603      	mov	r3, r0
 8007954:	2b00      	cmp	r3, #0
 8007956:	d001      	beq.n	800795c <USBH_LL_Init+0x58>
  {
    Error_Handler( );
 8007958:	f7f8 ffcc 	bl	80008f4 <Error_Handler>
  }

  USBH_LL_SetTimer(phost, HAL_HCD_GetCurrentFrame(&hhcd_USB_OTG_FS));
 800795c:	4806      	ldr	r0, [pc, #24]	; (8007978 <USBH_LL_Init+0x74>)
 800795e:	f7fa f898 	bl	8001a92 <HAL_HCD_GetCurrentFrame>
 8007962:	4603      	mov	r3, r0
 8007964:	4619      	mov	r1, r3
 8007966:	6878      	ldr	r0, [r7, #4]
 8007968:	f7fe fd5e 	bl	8006428 <USBH_LL_SetTimer>
  }
  return USBH_OK;
 800796c:	2300      	movs	r3, #0
}
 800796e:	4618      	mov	r0, r3
 8007970:	3708      	adds	r7, #8
 8007972:	46bd      	mov	sp, r7
 8007974:	bd80      	pop	{r7, pc}
 8007976:	bf00      	nop
 8007978:	2000060c 	.word	0x2000060c

0800797c <USBH_LL_Start>:
  * @brief  Start the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Start(USBH_HandleTypeDef *phost)
{
 800797c:	b580      	push	{r7, lr}
 800797e:	b084      	sub	sp, #16
 8007980:	af00      	add	r7, sp, #0
 8007982:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007984:	2300      	movs	r3, #0
 8007986:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007988:	2300      	movs	r3, #0
 800798a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Start(phost->pData);
 800798c:	687b      	ldr	r3, [r7, #4]
 800798e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007992:	4618      	mov	r0, r3
 8007994:	f7fa f807 	bl	80019a6 <HAL_HCD_Start>
 8007998:	4603      	mov	r3, r0
 800799a:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 800799c:	7bfb      	ldrb	r3, [r7, #15]
 800799e:	4618      	mov	r0, r3
 80079a0:	f000 f95c 	bl	8007c5c <USBH_Get_USB_Status>
 80079a4:	4603      	mov	r3, r0
 80079a6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80079a8:	7bbb      	ldrb	r3, [r7, #14]
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3710      	adds	r7, #16
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}

080079b2 <USBH_LL_Stop>:
  * @brief  Stop the low level portion of the host driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_Stop(USBH_HandleTypeDef *phost)
{
 80079b2:	b580      	push	{r7, lr}
 80079b4:	b084      	sub	sp, #16
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80079ba:	2300      	movs	r3, #0
 80079bc:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 80079be:	2300      	movs	r3, #0
 80079c0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_Stop(phost->pData);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80079c8:	4618      	mov	r0, r3
 80079ca:	f7fa f80f 	bl	80019ec <HAL_HCD_Stop>
 80079ce:	4603      	mov	r3, r0
 80079d0:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 80079d2:	7bfb      	ldrb	r3, [r7, #15]
 80079d4:	4618      	mov	r0, r3
 80079d6:	f000 f941 	bl	8007c5c <USBH_Get_USB_Status>
 80079da:	4603      	mov	r3, r0
 80079dc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80079de:	7bbb      	ldrb	r3, [r7, #14]
}
 80079e0:	4618      	mov	r0, r3
 80079e2:	3710      	adds	r7, #16
 80079e4:	46bd      	mov	sp, r7
 80079e6:	bd80      	pop	{r7, pc}

080079e8 <USBH_LL_GetSpeed>:
  * @brief  Return the USB host speed from the low level driver.
  * @param  phost: Host handle
  * @retval USBH speeds
  */
USBH_SpeedTypeDef USBH_LL_GetSpeed(USBH_HandleTypeDef *phost)
{
 80079e8:	b580      	push	{r7, lr}
 80079ea:	b084      	sub	sp, #16
 80079ec:	af00      	add	r7, sp, #0
 80079ee:	6078      	str	r0, [r7, #4]
  USBH_SpeedTypeDef speed = USBH_SPEED_FULL;
 80079f0:	2301      	movs	r3, #1
 80079f2:	73fb      	strb	r3, [r7, #15]

  switch (HAL_HCD_GetCurrentSpeed(phost->pData))
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 80079fa:	4618      	mov	r0, r3
 80079fc:	f7fa f857 	bl	8001aae <HAL_HCD_GetCurrentSpeed>
 8007a00:	4603      	mov	r3, r0
 8007a02:	2b02      	cmp	r3, #2
 8007a04:	d00c      	beq.n	8007a20 <USBH_LL_GetSpeed+0x38>
 8007a06:	2b02      	cmp	r3, #2
 8007a08:	d80d      	bhi.n	8007a26 <USBH_LL_GetSpeed+0x3e>
 8007a0a:	2b00      	cmp	r3, #0
 8007a0c:	d002      	beq.n	8007a14 <USBH_LL_GetSpeed+0x2c>
 8007a0e:	2b01      	cmp	r3, #1
 8007a10:	d003      	beq.n	8007a1a <USBH_LL_GetSpeed+0x32>
 8007a12:	e008      	b.n	8007a26 <USBH_LL_GetSpeed+0x3e>
  {
  case 0 :
    speed = USBH_SPEED_HIGH;
 8007a14:	2300      	movs	r3, #0
 8007a16:	73fb      	strb	r3, [r7, #15]
    break;
 8007a18:	e008      	b.n	8007a2c <USBH_LL_GetSpeed+0x44>

  case 1 :
    speed = USBH_SPEED_FULL;
 8007a1a:	2301      	movs	r3, #1
 8007a1c:	73fb      	strb	r3, [r7, #15]
    break;
 8007a1e:	e005      	b.n	8007a2c <USBH_LL_GetSpeed+0x44>

  case 2 :
    speed = USBH_SPEED_LOW;
 8007a20:	2302      	movs	r3, #2
 8007a22:	73fb      	strb	r3, [r7, #15]
    break;
 8007a24:	e002      	b.n	8007a2c <USBH_LL_GetSpeed+0x44>

  default:
   speed = USBH_SPEED_FULL;
 8007a26:	2301      	movs	r3, #1
 8007a28:	73fb      	strb	r3, [r7, #15]
    break;
 8007a2a:	bf00      	nop
  }
  return  speed;
 8007a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a2e:	4618      	mov	r0, r3
 8007a30:	3710      	adds	r7, #16
 8007a32:	46bd      	mov	sp, r7
 8007a34:	bd80      	pop	{r7, pc}

08007a36 <USBH_LL_ResetPort>:
  * @brief  Reset the Host port of the low level driver.
  * @param  phost: Host handle
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ResetPort(USBH_HandleTypeDef *phost)
{
 8007a36:	b580      	push	{r7, lr}
 8007a38:	b084      	sub	sp, #16
 8007a3a:	af00      	add	r7, sp, #0
 8007a3c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007a3e:	2300      	movs	r3, #0
 8007a40:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007a42:	2300      	movs	r3, #0
 8007a44:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_ResetPort(phost->pData);
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007a4c:	4618      	mov	r0, r3
 8007a4e:	f7f9 ffea 	bl	8001a26 <HAL_HCD_ResetPort>
 8007a52:	4603      	mov	r3, r0
 8007a54:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007a56:	7bfb      	ldrb	r3, [r7, #15]
 8007a58:	4618      	mov	r0, r3
 8007a5a:	f000 f8ff 	bl	8007c5c <USBH_Get_USB_Status>
 8007a5e:	4603      	mov	r3, r0
 8007a60:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007a62:	7bbb      	ldrb	r3, [r7, #14]
}
 8007a64:	4618      	mov	r0, r3
 8007a66:	3710      	adds	r7, #16
 8007a68:	46bd      	mov	sp, r7
 8007a6a:	bd80      	pop	{r7, pc}

08007a6c <USBH_LL_GetLastXferSize>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval Packet size
  */
uint32_t USBH_LL_GetLastXferSize(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007a6c:	b580      	push	{r7, lr}
 8007a6e:	b082      	sub	sp, #8
 8007a70:	af00      	add	r7, sp, #0
 8007a72:	6078      	str	r0, [r7, #4]
 8007a74:	460b      	mov	r3, r1
 8007a76:	70fb      	strb	r3, [r7, #3]
  return HAL_HCD_HC_GetXferCount(phost->pData, pipe);
 8007a78:	687b      	ldr	r3, [r7, #4]
 8007a7a:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007a7e:	78fa      	ldrb	r2, [r7, #3]
 8007a80:	4611      	mov	r1, r2
 8007a82:	4618      	mov	r0, r3
 8007a84:	f7f9 fff1 	bl	8001a6a <HAL_HCD_HC_GetXferCount>
 8007a88:	4603      	mov	r3, r0
}
 8007a8a:	4618      	mov	r0, r3
 8007a8c:	3708      	adds	r7, #8
 8007a8e:	46bd      	mov	sp, r7
 8007a90:	bd80      	pop	{r7, pc}

08007a92 <USBH_LL_OpenPipe>:
  * @param  mps: Endpoint max packet size
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_OpenPipe(USBH_HandleTypeDef *phost, uint8_t pipe_num, uint8_t epnum,
                                    uint8_t dev_address, uint8_t speed, uint8_t ep_type, uint16_t mps)
{
 8007a92:	b590      	push	{r4, r7, lr}
 8007a94:	b089      	sub	sp, #36	; 0x24
 8007a96:	af04      	add	r7, sp, #16
 8007a98:	6078      	str	r0, [r7, #4]
 8007a9a:	4608      	mov	r0, r1
 8007a9c:	4611      	mov	r1, r2
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	4603      	mov	r3, r0
 8007aa2:	70fb      	strb	r3, [r7, #3]
 8007aa4:	460b      	mov	r3, r1
 8007aa6:	70bb      	strb	r3, [r7, #2]
 8007aa8:	4613      	mov	r3, r2
 8007aaa:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007aac:	2300      	movs	r3, #0
 8007aae:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007ab0:	2300      	movs	r3, #0
 8007ab2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Init(phost->pData, pipe_num, epnum,
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8007aba:	787c      	ldrb	r4, [r7, #1]
 8007abc:	78ba      	ldrb	r2, [r7, #2]
 8007abe:	78f9      	ldrb	r1, [r7, #3]
 8007ac0:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007ac2:	9302      	str	r3, [sp, #8]
 8007ac4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8007ac8:	9301      	str	r3, [sp, #4]
 8007aca:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007ace:	9300      	str	r3, [sp, #0]
 8007ad0:	4623      	mov	r3, r4
 8007ad2:	f7f9 fc54 	bl	800137e <HAL_HCD_HC_Init>
 8007ad6:	4603      	mov	r3, r0
 8007ad8:	73fb      	strb	r3, [r7, #15]
                               dev_address, speed, ep_type, mps);

  usb_status = USBH_Get_USB_Status(hal_status);
 8007ada:	7bfb      	ldrb	r3, [r7, #15]
 8007adc:	4618      	mov	r0, r3
 8007ade:	f000 f8bd 	bl	8007c5c <USBH_Get_USB_Status>
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007ae6:	7bbb      	ldrb	r3, [r7, #14]
}
 8007ae8:	4618      	mov	r0, r3
 8007aea:	3714      	adds	r7, #20
 8007aec:	46bd      	mov	sp, r7
 8007aee:	bd90      	pop	{r4, r7, pc}

08007af0 <USBH_LL_ClosePipe>:
  * @param  phost: Host handle
  * @param  pipe: Pipe index
  * @retval USBH status
  */
USBH_StatusTypeDef USBH_LL_ClosePipe(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007af0:	b580      	push	{r7, lr}
 8007af2:	b084      	sub	sp, #16
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	460b      	mov	r3, r1
 8007afa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007afc:	2300      	movs	r3, #0
 8007afe:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007b00:	2300      	movs	r3, #0
 8007b02:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_Halt(phost->pData, pipe);
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007b0a:	78fa      	ldrb	r2, [r7, #3]
 8007b0c:	4611      	mov	r1, r2
 8007b0e:	4618      	mov	r0, r3
 8007b10:	f7f9 fcc4 	bl	800149c <HAL_HCD_HC_Halt>
 8007b14:	4603      	mov	r3, r0
 8007b16:	73fb      	strb	r3, [r7, #15]

  usb_status = USBH_Get_USB_Status(hal_status);
 8007b18:	7bfb      	ldrb	r3, [r7, #15]
 8007b1a:	4618      	mov	r0, r3
 8007b1c:	f000 f89e 	bl	8007c5c <USBH_Get_USB_Status>
 8007b20:	4603      	mov	r3, r0
 8007b22:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b24:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b26:	4618      	mov	r0, r3
 8007b28:	3710      	adds	r7, #16
 8007b2a:	46bd      	mov	sp, r7
 8007b2c:	bd80      	pop	{r7, pc}

08007b2e <USBH_LL_SubmitURB>:
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SubmitURB(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t direction,
                                     uint8_t ep_type, uint8_t token, uint8_t *pbuff, uint16_t length,
                                     uint8_t do_ping)
{
 8007b2e:	b590      	push	{r4, r7, lr}
 8007b30:	b089      	sub	sp, #36	; 0x24
 8007b32:	af04      	add	r7, sp, #16
 8007b34:	6078      	str	r0, [r7, #4]
 8007b36:	4608      	mov	r0, r1
 8007b38:	4611      	mov	r1, r2
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	70fb      	strb	r3, [r7, #3]
 8007b40:	460b      	mov	r3, r1
 8007b42:	70bb      	strb	r3, [r7, #2]
 8007b44:	4613      	mov	r3, r2
 8007b46:	707b      	strb	r3, [r7, #1]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	73fb      	strb	r3, [r7, #15]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_HCD_HC_SubmitRequest(phost->pData, pipe, direction ,
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	f8d3 03d0 	ldr.w	r0, [r3, #976]	; 0x3d0
 8007b56:	787c      	ldrb	r4, [r7, #1]
 8007b58:	78ba      	ldrb	r2, [r7, #2]
 8007b5a:	78f9      	ldrb	r1, [r7, #3]
 8007b5c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8007b60:	9303      	str	r3, [sp, #12]
 8007b62:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8007b64:	9302      	str	r3, [sp, #8]
 8007b66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007b68:	9301      	str	r3, [sp, #4]
 8007b6a:	f897 3020 	ldrb.w	r3, [r7, #32]
 8007b6e:	9300      	str	r3, [sp, #0]
 8007b70:	4623      	mov	r3, r4
 8007b72:	f7f9 fcb7 	bl	80014e4 <HAL_HCD_HC_SubmitRequest>
 8007b76:	4603      	mov	r3, r0
 8007b78:	73fb      	strb	r3, [r7, #15]
                                        ep_type, token, pbuff, length,
                                        do_ping);
  usb_status =  USBH_Get_USB_Status(hal_status);
 8007b7a:	7bfb      	ldrb	r3, [r7, #15]
 8007b7c:	4618      	mov	r0, r3
 8007b7e:	f000 f86d 	bl	8007c5c <USBH_Get_USB_Status>
 8007b82:	4603      	mov	r3, r0
 8007b84:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8007b86:	7bbb      	ldrb	r3, [r7, #14]
}
 8007b88:	4618      	mov	r0, r3
 8007b8a:	3714      	adds	r7, #20
 8007b8c:	46bd      	mov	sp, r7
 8007b8e:	bd90      	pop	{r4, r7, pc}

08007b90 <USBH_LL_GetURBState>:
  *            @arg URB_NYET
  *            @arg URB_ERROR
  *            @arg URB_STALL
  */
USBH_URBStateTypeDef USBH_LL_GetURBState(USBH_HandleTypeDef *phost, uint8_t pipe)
{
 8007b90:	b580      	push	{r7, lr}
 8007b92:	b082      	sub	sp, #8
 8007b94:	af00      	add	r7, sp, #0
 8007b96:	6078      	str	r0, [r7, #4]
 8007b98:	460b      	mov	r3, r1
 8007b9a:	70fb      	strb	r3, [r7, #3]
  return (USBH_URBStateTypeDef)HAL_HCD_HC_GetURBState (phost->pData, pipe);
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007ba2:	78fa      	ldrb	r2, [r7, #3]
 8007ba4:	4611      	mov	r1, r2
 8007ba6:	4618      	mov	r0, r3
 8007ba8:	f7f9 ff4b 	bl	8001a42 <HAL_HCD_HC_GetURBState>
 8007bac:	4603      	mov	r3, r0
}
 8007bae:	4618      	mov	r0, r3
 8007bb0:	3708      	adds	r7, #8
 8007bb2:	46bd      	mov	sp, r7
 8007bb4:	bd80      	pop	{r7, pc}

08007bb6 <USBH_LL_DriverVBUS>:
  *           0 : VBUS Inactive
  *           1 : VBUS Active
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_DriverVBUS(USBH_HandleTypeDef *phost, uint8_t state)
{
 8007bb6:	b580      	push	{r7, lr}
 8007bb8:	b082      	sub	sp, #8
 8007bba:	af00      	add	r7, sp, #0
 8007bbc:	6078      	str	r0, [r7, #4]
 8007bbe:	460b      	mov	r3, r1
 8007bc0:	70fb      	strb	r3, [r7, #3]
  if (phost->id == HOST_FS) {
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	f893 33cc 	ldrb.w	r3, [r3, #972]	; 0x3cc
 8007bc8:	2b01      	cmp	r3, #1
 8007bca:	d103      	bne.n	8007bd4 <USBH_LL_DriverVBUS+0x1e>
    MX_DriverVbusFS(state);
 8007bcc:	78fb      	ldrb	r3, [r7, #3]
 8007bce:	4618      	mov	r0, r3
 8007bd0:	f000 f870 	bl	8007cb4 <MX_DriverVbusFS>

  /* USER CODE BEGIN 0 */

  /* USER CODE END 0*/

  HAL_Delay(200);
 8007bd4:	20c8      	movs	r0, #200	; 0xc8
 8007bd6:	f7f9 f885 	bl	8000ce4 <HAL_Delay>
  return USBH_OK;
 8007bda:	2300      	movs	r3, #0
}
 8007bdc:	4618      	mov	r0, r3
 8007bde:	3708      	adds	r7, #8
 8007be0:	46bd      	mov	sp, r7
 8007be2:	bd80      	pop	{r7, pc}

08007be4 <USBH_LL_SetToggle>:
  * @param  pipe: Pipe index
  * @param  toggle: toggle (0/1)
  * @retval Status
  */
USBH_StatusTypeDef USBH_LL_SetToggle(USBH_HandleTypeDef *phost, uint8_t pipe, uint8_t toggle)
{
 8007be4:	b480      	push	{r7}
 8007be6:	b085      	sub	sp, #20
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	6078      	str	r0, [r7, #4]
 8007bec:	460b      	mov	r3, r1
 8007bee:	70fb      	strb	r3, [r7, #3]
 8007bf0:	4613      	mov	r3, r2
 8007bf2:	70bb      	strb	r3, [r7, #2]
  HCD_HandleTypeDef *pHandle;
  pHandle = phost->pData;
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	f8d3 33d0 	ldr.w	r3, [r3, #976]	; 0x3d0
 8007bfa:	60fb      	str	r3, [r7, #12]

  if(pHandle->hc[pipe].ep_is_in)
 8007bfc:	78fb      	ldrb	r3, [r7, #3]
 8007bfe:	68fa      	ldr	r2, [r7, #12]
 8007c00:	212c      	movs	r1, #44	; 0x2c
 8007c02:	fb01 f303 	mul.w	r3, r1, r3
 8007c06:	4413      	add	r3, r2
 8007c08:	333b      	adds	r3, #59	; 0x3b
 8007c0a:	781b      	ldrb	r3, [r3, #0]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d009      	beq.n	8007c24 <USBH_LL_SetToggle+0x40>
  {
    pHandle->hc[pipe].toggle_in = toggle;
 8007c10:	78fb      	ldrb	r3, [r7, #3]
 8007c12:	68fa      	ldr	r2, [r7, #12]
 8007c14:	212c      	movs	r1, #44	; 0x2c
 8007c16:	fb01 f303 	mul.w	r3, r1, r3
 8007c1a:	4413      	add	r3, r2
 8007c1c:	3354      	adds	r3, #84	; 0x54
 8007c1e:	78ba      	ldrb	r2, [r7, #2]
 8007c20:	701a      	strb	r2, [r3, #0]
 8007c22:	e008      	b.n	8007c36 <USBH_LL_SetToggle+0x52>
  }
  else
  {
    pHandle->hc[pipe].toggle_out = toggle;
 8007c24:	78fb      	ldrb	r3, [r7, #3]
 8007c26:	68fa      	ldr	r2, [r7, #12]
 8007c28:	212c      	movs	r1, #44	; 0x2c
 8007c2a:	fb01 f303 	mul.w	r3, r1, r3
 8007c2e:	4413      	add	r3, r2
 8007c30:	3355      	adds	r3, #85	; 0x55
 8007c32:	78ba      	ldrb	r2, [r7, #2]
 8007c34:	701a      	strb	r2, [r3, #0]
  }

  return USBH_OK;
 8007c36:	2300      	movs	r3, #0
}
 8007c38:	4618      	mov	r0, r3
 8007c3a:	3714      	adds	r7, #20
 8007c3c:	46bd      	mov	sp, r7
 8007c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c42:	4770      	bx	lr

08007c44 <USBH_Delay>:
  * @brief  Delay routine for the USB Host Library
  * @param  Delay: Delay in ms
  * @retval None
  */
void USBH_Delay(uint32_t Delay)
{
 8007c44:	b580      	push	{r7, lr}
 8007c46:	b082      	sub	sp, #8
 8007c48:	af00      	add	r7, sp, #0
 8007c4a:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8007c4c:	6878      	ldr	r0, [r7, #4]
 8007c4e:	f7f9 f849 	bl	8000ce4 <HAL_Delay>
}
 8007c52:	bf00      	nop
 8007c54:	3708      	adds	r7, #8
 8007c56:	46bd      	mov	sp, r7
 8007c58:	bd80      	pop	{r7, pc}
	...

08007c5c <USBH_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBH_StatusTypeDef USBH_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8007c5c:	b480      	push	{r7}
 8007c5e:	b085      	sub	sp, #20
 8007c60:	af00      	add	r7, sp, #0
 8007c62:	4603      	mov	r3, r0
 8007c64:	71fb      	strb	r3, [r7, #7]
  USBH_StatusTypeDef usb_status = USBH_OK;
 8007c66:	2300      	movs	r3, #0
 8007c68:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8007c6a:	79fb      	ldrb	r3, [r7, #7]
 8007c6c:	2b03      	cmp	r3, #3
 8007c6e:	d817      	bhi.n	8007ca0 <USBH_Get_USB_Status+0x44>
 8007c70:	a201      	add	r2, pc, #4	; (adr r2, 8007c78 <USBH_Get_USB_Status+0x1c>)
 8007c72:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007c76:	bf00      	nop
 8007c78:	08007c89 	.word	0x08007c89
 8007c7c:	08007c8f 	.word	0x08007c8f
 8007c80:	08007c95 	.word	0x08007c95
 8007c84:	08007c9b 	.word	0x08007c9b
  {
    case HAL_OK :
      usb_status = USBH_OK;
 8007c88:	2300      	movs	r3, #0
 8007c8a:	73fb      	strb	r3, [r7, #15]
    break;
 8007c8c:	e00b      	b.n	8007ca6 <USBH_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBH_FAIL;
 8007c8e:	2302      	movs	r3, #2
 8007c90:	73fb      	strb	r3, [r7, #15]
    break;
 8007c92:	e008      	b.n	8007ca6 <USBH_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBH_BUSY;
 8007c94:	2301      	movs	r3, #1
 8007c96:	73fb      	strb	r3, [r7, #15]
    break;
 8007c98:	e005      	b.n	8007ca6 <USBH_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBH_FAIL;
 8007c9a:	2302      	movs	r3, #2
 8007c9c:	73fb      	strb	r3, [r7, #15]
    break;
 8007c9e:	e002      	b.n	8007ca6 <USBH_Get_USB_Status+0x4a>
    default :
      usb_status = USBH_FAIL;
 8007ca0:	2302      	movs	r3, #2
 8007ca2:	73fb      	strb	r3, [r7, #15]
    break;
 8007ca4:	bf00      	nop
  }
  return usb_status;
 8007ca6:	7bfb      	ldrb	r3, [r7, #15]
}
 8007ca8:	4618      	mov	r0, r3
 8007caa:	3714      	adds	r7, #20
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr

08007cb4 <MX_DriverVbusFS>:
  *          This parameter can be one of the these values:
  *           - 1 : VBUS Active
  *           - 0 : VBUS Inactive
  */
void MX_DriverVbusFS(uint8_t state)
{
 8007cb4:	b580      	push	{r7, lr}
 8007cb6:	b084      	sub	sp, #16
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	4603      	mov	r3, r0
 8007cbc:	71fb      	strb	r3, [r7, #7]
  uint8_t data = state;
 8007cbe:	79fb      	ldrb	r3, [r7, #7]
 8007cc0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN PREPARE_GPIO_DATA_VBUS_FS */
  if(state == 0)
 8007cc2:	79fb      	ldrb	r3, [r7, #7]
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d102      	bne.n	8007cce <MX_DriverVbusFS+0x1a>
  {
    /* Drive high Charge pump */
    data = GPIO_PIN_RESET;
 8007cc8:	2300      	movs	r3, #0
 8007cca:	73fb      	strb	r3, [r7, #15]
 8007ccc:	e001      	b.n	8007cd2 <MX_DriverVbusFS+0x1e>
  }
  else
  {
    /* Drive low Charge pump */
    data = GPIO_PIN_SET;
 8007cce:	2301      	movs	r3, #1
 8007cd0:	73fb      	strb	r3, [r7, #15]
  }
  /* USER CODE END PREPARE_GPIO_DATA_VBUS_FS */
  HAL_GPIO_WritePin(GPIOC,GPIO_PIN_0,(GPIO_PinState)data);
 8007cd2:	7bfb      	ldrb	r3, [r7, #15]
 8007cd4:	461a      	mov	r2, r3
 8007cd6:	2101      	movs	r1, #1
 8007cd8:	4803      	ldr	r0, [pc, #12]	; (8007ce8 <MX_DriverVbusFS+0x34>)
 8007cda:	f7f9 fad5 	bl	8001288 <HAL_GPIO_WritePin>
}
 8007cde:	bf00      	nop
 8007ce0:	3710      	adds	r7, #16
 8007ce2:	46bd      	mov	sp, r7
 8007ce4:	bd80      	pop	{r7, pc}
 8007ce6:	bf00      	nop
 8007ce8:	40020800 	.word	0x40020800

08007cec <__libc_init_array>:
 8007cec:	b570      	push	{r4, r5, r6, lr}
 8007cee:	4d0d      	ldr	r5, [pc, #52]	; (8007d24 <__libc_init_array+0x38>)
 8007cf0:	4c0d      	ldr	r4, [pc, #52]	; (8007d28 <__libc_init_array+0x3c>)
 8007cf2:	1b64      	subs	r4, r4, r5
 8007cf4:	10a4      	asrs	r4, r4, #2
 8007cf6:	2600      	movs	r6, #0
 8007cf8:	42a6      	cmp	r6, r4
 8007cfa:	d109      	bne.n	8007d10 <__libc_init_array+0x24>
 8007cfc:	4d0b      	ldr	r5, [pc, #44]	; (8007d2c <__libc_init_array+0x40>)
 8007cfe:	4c0c      	ldr	r4, [pc, #48]	; (8007d30 <__libc_init_array+0x44>)
 8007d00:	f000 f93c 	bl	8007f7c <_init>
 8007d04:	1b64      	subs	r4, r4, r5
 8007d06:	10a4      	asrs	r4, r4, #2
 8007d08:	2600      	movs	r6, #0
 8007d0a:	42a6      	cmp	r6, r4
 8007d0c:	d105      	bne.n	8007d1a <__libc_init_array+0x2e>
 8007d0e:	bd70      	pop	{r4, r5, r6, pc}
 8007d10:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d14:	4798      	blx	r3
 8007d16:	3601      	adds	r6, #1
 8007d18:	e7ee      	b.n	8007cf8 <__libc_init_array+0xc>
 8007d1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007d1e:	4798      	blx	r3
 8007d20:	3601      	adds	r6, #1
 8007d22:	e7f2      	b.n	8007d0a <__libc_init_array+0x1e>
 8007d24:	08007fb8 	.word	0x08007fb8
 8007d28:	08007fb8 	.word	0x08007fb8
 8007d2c:	08007fb8 	.word	0x08007fb8
 8007d30:	08007fbc 	.word	0x08007fbc

08007d34 <malloc>:
 8007d34:	4b02      	ldr	r3, [pc, #8]	; (8007d40 <malloc+0xc>)
 8007d36:	4601      	mov	r1, r0
 8007d38:	6818      	ldr	r0, [r3, #0]
 8007d3a:	f000 b87f 	b.w	8007e3c <_malloc_r>
 8007d3e:	bf00      	nop
 8007d40:	2000002c 	.word	0x2000002c

08007d44 <free>:
 8007d44:	4b02      	ldr	r3, [pc, #8]	; (8007d50 <free+0xc>)
 8007d46:	4601      	mov	r1, r0
 8007d48:	6818      	ldr	r0, [r3, #0]
 8007d4a:	f000 b80b 	b.w	8007d64 <_free_r>
 8007d4e:	bf00      	nop
 8007d50:	2000002c 	.word	0x2000002c

08007d54 <memset>:
 8007d54:	4402      	add	r2, r0
 8007d56:	4603      	mov	r3, r0
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d100      	bne.n	8007d5e <memset+0xa>
 8007d5c:	4770      	bx	lr
 8007d5e:	f803 1b01 	strb.w	r1, [r3], #1
 8007d62:	e7f9      	b.n	8007d58 <memset+0x4>

08007d64 <_free_r>:
 8007d64:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8007d66:	2900      	cmp	r1, #0
 8007d68:	d044      	beq.n	8007df4 <_free_r+0x90>
 8007d6a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007d6e:	9001      	str	r0, [sp, #4]
 8007d70:	2b00      	cmp	r3, #0
 8007d72:	f1a1 0404 	sub.w	r4, r1, #4
 8007d76:	bfb8      	it	lt
 8007d78:	18e4      	addlt	r4, r4, r3
 8007d7a:	f000 f8e3 	bl	8007f44 <__malloc_lock>
 8007d7e:	4a1e      	ldr	r2, [pc, #120]	; (8007df8 <_free_r+0x94>)
 8007d80:	9801      	ldr	r0, [sp, #4]
 8007d82:	6813      	ldr	r3, [r2, #0]
 8007d84:	b933      	cbnz	r3, 8007d94 <_free_r+0x30>
 8007d86:	6063      	str	r3, [r4, #4]
 8007d88:	6014      	str	r4, [r2, #0]
 8007d8a:	b003      	add	sp, #12
 8007d8c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d90:	f000 b8de 	b.w	8007f50 <__malloc_unlock>
 8007d94:	42a3      	cmp	r3, r4
 8007d96:	d908      	bls.n	8007daa <_free_r+0x46>
 8007d98:	6825      	ldr	r5, [r4, #0]
 8007d9a:	1961      	adds	r1, r4, r5
 8007d9c:	428b      	cmp	r3, r1
 8007d9e:	bf01      	itttt	eq
 8007da0:	6819      	ldreq	r1, [r3, #0]
 8007da2:	685b      	ldreq	r3, [r3, #4]
 8007da4:	1949      	addeq	r1, r1, r5
 8007da6:	6021      	streq	r1, [r4, #0]
 8007da8:	e7ed      	b.n	8007d86 <_free_r+0x22>
 8007daa:	461a      	mov	r2, r3
 8007dac:	685b      	ldr	r3, [r3, #4]
 8007dae:	b10b      	cbz	r3, 8007db4 <_free_r+0x50>
 8007db0:	42a3      	cmp	r3, r4
 8007db2:	d9fa      	bls.n	8007daa <_free_r+0x46>
 8007db4:	6811      	ldr	r1, [r2, #0]
 8007db6:	1855      	adds	r5, r2, r1
 8007db8:	42a5      	cmp	r5, r4
 8007dba:	d10b      	bne.n	8007dd4 <_free_r+0x70>
 8007dbc:	6824      	ldr	r4, [r4, #0]
 8007dbe:	4421      	add	r1, r4
 8007dc0:	1854      	adds	r4, r2, r1
 8007dc2:	42a3      	cmp	r3, r4
 8007dc4:	6011      	str	r1, [r2, #0]
 8007dc6:	d1e0      	bne.n	8007d8a <_free_r+0x26>
 8007dc8:	681c      	ldr	r4, [r3, #0]
 8007dca:	685b      	ldr	r3, [r3, #4]
 8007dcc:	6053      	str	r3, [r2, #4]
 8007dce:	4421      	add	r1, r4
 8007dd0:	6011      	str	r1, [r2, #0]
 8007dd2:	e7da      	b.n	8007d8a <_free_r+0x26>
 8007dd4:	d902      	bls.n	8007ddc <_free_r+0x78>
 8007dd6:	230c      	movs	r3, #12
 8007dd8:	6003      	str	r3, [r0, #0]
 8007dda:	e7d6      	b.n	8007d8a <_free_r+0x26>
 8007ddc:	6825      	ldr	r5, [r4, #0]
 8007dde:	1961      	adds	r1, r4, r5
 8007de0:	428b      	cmp	r3, r1
 8007de2:	bf04      	itt	eq
 8007de4:	6819      	ldreq	r1, [r3, #0]
 8007de6:	685b      	ldreq	r3, [r3, #4]
 8007de8:	6063      	str	r3, [r4, #4]
 8007dea:	bf04      	itt	eq
 8007dec:	1949      	addeq	r1, r1, r5
 8007dee:	6021      	streq	r1, [r4, #0]
 8007df0:	6054      	str	r4, [r2, #4]
 8007df2:	e7ca      	b.n	8007d8a <_free_r+0x26>
 8007df4:	b003      	add	sp, #12
 8007df6:	bd30      	pop	{r4, r5, pc}
 8007df8:	20000910 	.word	0x20000910

08007dfc <sbrk_aligned>:
 8007dfc:	b570      	push	{r4, r5, r6, lr}
 8007dfe:	4e0e      	ldr	r6, [pc, #56]	; (8007e38 <sbrk_aligned+0x3c>)
 8007e00:	460c      	mov	r4, r1
 8007e02:	6831      	ldr	r1, [r6, #0]
 8007e04:	4605      	mov	r5, r0
 8007e06:	b911      	cbnz	r1, 8007e0e <sbrk_aligned+0x12>
 8007e08:	f000 f88c 	bl	8007f24 <_sbrk_r>
 8007e0c:	6030      	str	r0, [r6, #0]
 8007e0e:	4621      	mov	r1, r4
 8007e10:	4628      	mov	r0, r5
 8007e12:	f000 f887 	bl	8007f24 <_sbrk_r>
 8007e16:	1c43      	adds	r3, r0, #1
 8007e18:	d00a      	beq.n	8007e30 <sbrk_aligned+0x34>
 8007e1a:	1cc4      	adds	r4, r0, #3
 8007e1c:	f024 0403 	bic.w	r4, r4, #3
 8007e20:	42a0      	cmp	r0, r4
 8007e22:	d007      	beq.n	8007e34 <sbrk_aligned+0x38>
 8007e24:	1a21      	subs	r1, r4, r0
 8007e26:	4628      	mov	r0, r5
 8007e28:	f000 f87c 	bl	8007f24 <_sbrk_r>
 8007e2c:	3001      	adds	r0, #1
 8007e2e:	d101      	bne.n	8007e34 <sbrk_aligned+0x38>
 8007e30:	f04f 34ff 	mov.w	r4, #4294967295
 8007e34:	4620      	mov	r0, r4
 8007e36:	bd70      	pop	{r4, r5, r6, pc}
 8007e38:	20000914 	.word	0x20000914

08007e3c <_malloc_r>:
 8007e3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007e40:	1ccd      	adds	r5, r1, #3
 8007e42:	f025 0503 	bic.w	r5, r5, #3
 8007e46:	3508      	adds	r5, #8
 8007e48:	2d0c      	cmp	r5, #12
 8007e4a:	bf38      	it	cc
 8007e4c:	250c      	movcc	r5, #12
 8007e4e:	2d00      	cmp	r5, #0
 8007e50:	4607      	mov	r7, r0
 8007e52:	db01      	blt.n	8007e58 <_malloc_r+0x1c>
 8007e54:	42a9      	cmp	r1, r5
 8007e56:	d905      	bls.n	8007e64 <_malloc_r+0x28>
 8007e58:	230c      	movs	r3, #12
 8007e5a:	603b      	str	r3, [r7, #0]
 8007e5c:	2600      	movs	r6, #0
 8007e5e:	4630      	mov	r0, r6
 8007e60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007e64:	4e2e      	ldr	r6, [pc, #184]	; (8007f20 <_malloc_r+0xe4>)
 8007e66:	f000 f86d 	bl	8007f44 <__malloc_lock>
 8007e6a:	6833      	ldr	r3, [r6, #0]
 8007e6c:	461c      	mov	r4, r3
 8007e6e:	bb34      	cbnz	r4, 8007ebe <_malloc_r+0x82>
 8007e70:	4629      	mov	r1, r5
 8007e72:	4638      	mov	r0, r7
 8007e74:	f7ff ffc2 	bl	8007dfc <sbrk_aligned>
 8007e78:	1c43      	adds	r3, r0, #1
 8007e7a:	4604      	mov	r4, r0
 8007e7c:	d14d      	bne.n	8007f1a <_malloc_r+0xde>
 8007e7e:	6834      	ldr	r4, [r6, #0]
 8007e80:	4626      	mov	r6, r4
 8007e82:	2e00      	cmp	r6, #0
 8007e84:	d140      	bne.n	8007f08 <_malloc_r+0xcc>
 8007e86:	6823      	ldr	r3, [r4, #0]
 8007e88:	4631      	mov	r1, r6
 8007e8a:	4638      	mov	r0, r7
 8007e8c:	eb04 0803 	add.w	r8, r4, r3
 8007e90:	f000 f848 	bl	8007f24 <_sbrk_r>
 8007e94:	4580      	cmp	r8, r0
 8007e96:	d13a      	bne.n	8007f0e <_malloc_r+0xd2>
 8007e98:	6821      	ldr	r1, [r4, #0]
 8007e9a:	3503      	adds	r5, #3
 8007e9c:	1a6d      	subs	r5, r5, r1
 8007e9e:	f025 0503 	bic.w	r5, r5, #3
 8007ea2:	3508      	adds	r5, #8
 8007ea4:	2d0c      	cmp	r5, #12
 8007ea6:	bf38      	it	cc
 8007ea8:	250c      	movcc	r5, #12
 8007eaa:	4629      	mov	r1, r5
 8007eac:	4638      	mov	r0, r7
 8007eae:	f7ff ffa5 	bl	8007dfc <sbrk_aligned>
 8007eb2:	3001      	adds	r0, #1
 8007eb4:	d02b      	beq.n	8007f0e <_malloc_r+0xd2>
 8007eb6:	6823      	ldr	r3, [r4, #0]
 8007eb8:	442b      	add	r3, r5
 8007eba:	6023      	str	r3, [r4, #0]
 8007ebc:	e00e      	b.n	8007edc <_malloc_r+0xa0>
 8007ebe:	6822      	ldr	r2, [r4, #0]
 8007ec0:	1b52      	subs	r2, r2, r5
 8007ec2:	d41e      	bmi.n	8007f02 <_malloc_r+0xc6>
 8007ec4:	2a0b      	cmp	r2, #11
 8007ec6:	d916      	bls.n	8007ef6 <_malloc_r+0xba>
 8007ec8:	1961      	adds	r1, r4, r5
 8007eca:	42a3      	cmp	r3, r4
 8007ecc:	6025      	str	r5, [r4, #0]
 8007ece:	bf18      	it	ne
 8007ed0:	6059      	strne	r1, [r3, #4]
 8007ed2:	6863      	ldr	r3, [r4, #4]
 8007ed4:	bf08      	it	eq
 8007ed6:	6031      	streq	r1, [r6, #0]
 8007ed8:	5162      	str	r2, [r4, r5]
 8007eda:	604b      	str	r3, [r1, #4]
 8007edc:	4638      	mov	r0, r7
 8007ede:	f104 060b 	add.w	r6, r4, #11
 8007ee2:	f000 f835 	bl	8007f50 <__malloc_unlock>
 8007ee6:	f026 0607 	bic.w	r6, r6, #7
 8007eea:	1d23      	adds	r3, r4, #4
 8007eec:	1af2      	subs	r2, r6, r3
 8007eee:	d0b6      	beq.n	8007e5e <_malloc_r+0x22>
 8007ef0:	1b9b      	subs	r3, r3, r6
 8007ef2:	50a3      	str	r3, [r4, r2]
 8007ef4:	e7b3      	b.n	8007e5e <_malloc_r+0x22>
 8007ef6:	6862      	ldr	r2, [r4, #4]
 8007ef8:	42a3      	cmp	r3, r4
 8007efa:	bf0c      	ite	eq
 8007efc:	6032      	streq	r2, [r6, #0]
 8007efe:	605a      	strne	r2, [r3, #4]
 8007f00:	e7ec      	b.n	8007edc <_malloc_r+0xa0>
 8007f02:	4623      	mov	r3, r4
 8007f04:	6864      	ldr	r4, [r4, #4]
 8007f06:	e7b2      	b.n	8007e6e <_malloc_r+0x32>
 8007f08:	4634      	mov	r4, r6
 8007f0a:	6876      	ldr	r6, [r6, #4]
 8007f0c:	e7b9      	b.n	8007e82 <_malloc_r+0x46>
 8007f0e:	230c      	movs	r3, #12
 8007f10:	603b      	str	r3, [r7, #0]
 8007f12:	4638      	mov	r0, r7
 8007f14:	f000 f81c 	bl	8007f50 <__malloc_unlock>
 8007f18:	e7a1      	b.n	8007e5e <_malloc_r+0x22>
 8007f1a:	6025      	str	r5, [r4, #0]
 8007f1c:	e7de      	b.n	8007edc <_malloc_r+0xa0>
 8007f1e:	bf00      	nop
 8007f20:	20000910 	.word	0x20000910

08007f24 <_sbrk_r>:
 8007f24:	b538      	push	{r3, r4, r5, lr}
 8007f26:	4d06      	ldr	r5, [pc, #24]	; (8007f40 <_sbrk_r+0x1c>)
 8007f28:	2300      	movs	r3, #0
 8007f2a:	4604      	mov	r4, r0
 8007f2c:	4608      	mov	r0, r1
 8007f2e:	602b      	str	r3, [r5, #0]
 8007f30:	f000 f816 	bl	8007f60 <_sbrk>
 8007f34:	1c43      	adds	r3, r0, #1
 8007f36:	d102      	bne.n	8007f3e <_sbrk_r+0x1a>
 8007f38:	682b      	ldr	r3, [r5, #0]
 8007f3a:	b103      	cbz	r3, 8007f3e <_sbrk_r+0x1a>
 8007f3c:	6023      	str	r3, [r4, #0]
 8007f3e:	bd38      	pop	{r3, r4, r5, pc}
 8007f40:	20000918 	.word	0x20000918

08007f44 <__malloc_lock>:
 8007f44:	4801      	ldr	r0, [pc, #4]	; (8007f4c <__malloc_lock+0x8>)
 8007f46:	f000 b809 	b.w	8007f5c <__retarget_lock_acquire_recursive>
 8007f4a:	bf00      	nop
 8007f4c:	2000091c 	.word	0x2000091c

08007f50 <__malloc_unlock>:
 8007f50:	4801      	ldr	r0, [pc, #4]	; (8007f58 <__malloc_unlock+0x8>)
 8007f52:	f000 b804 	b.w	8007f5e <__retarget_lock_release_recursive>
 8007f56:	bf00      	nop
 8007f58:	2000091c 	.word	0x2000091c

08007f5c <__retarget_lock_acquire_recursive>:
 8007f5c:	4770      	bx	lr

08007f5e <__retarget_lock_release_recursive>:
 8007f5e:	4770      	bx	lr

08007f60 <_sbrk>:
 8007f60:	4a04      	ldr	r2, [pc, #16]	; (8007f74 <_sbrk+0x14>)
 8007f62:	6811      	ldr	r1, [r2, #0]
 8007f64:	4603      	mov	r3, r0
 8007f66:	b909      	cbnz	r1, 8007f6c <_sbrk+0xc>
 8007f68:	4903      	ldr	r1, [pc, #12]	; (8007f78 <_sbrk+0x18>)
 8007f6a:	6011      	str	r1, [r2, #0]
 8007f6c:	6810      	ldr	r0, [r2, #0]
 8007f6e:	4403      	add	r3, r0
 8007f70:	6013      	str	r3, [r2, #0]
 8007f72:	4770      	bx	lr
 8007f74:	20000920 	.word	0x20000920
 8007f78:	20000928 	.word	0x20000928

08007f7c <_init>:
 8007f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f7e:	bf00      	nop
 8007f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f82:	bc08      	pop	{r3}
 8007f84:	469e      	mov	lr, r3
 8007f86:	4770      	bx	lr

08007f88 <_fini>:
 8007f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f8a:	bf00      	nop
 8007f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007f8e:	bc08      	pop	{r3}
 8007f90:	469e      	mov	lr, r3
 8007f92:	4770      	bx	lr
