
stratagem_hero_game.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007918  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000970  08007af8  08007af8  00008af8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008468  08008468  0000a0d0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008468  08008468  00009468  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08008470  08008470  0000a0d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008470  08008470  00009470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008474  08008474  00009474  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000d0  20000000  08008478  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000024d8  200000d0  08008548  0000a0d0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200025a8  08008548  0000a5a8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a0d0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001bc3f  00000000  00000000  0000a100  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003e9e  00000000  00000000  00025d3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001670  00000000  00000000  00029be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001143  00000000  00000000  0002b250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00005077  00000000  00000000  0002c393  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00019fa4  00000000  00000000  0003140a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f9795  00000000  00000000  0004b3ae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00144b43  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000061b4  00000000  00000000  00144b88  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006e  00000000  00000000  0014ad3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200000d0 	.word	0x200000d0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08007ae0 	.word	0x08007ae0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200000d4 	.word	0x200000d4
 800021c:	08007ae0 	.word	0x08007ae0

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_uldivmod>:
 80002d0:	b953      	cbnz	r3, 80002e8 <__aeabi_uldivmod+0x18>
 80002d2:	b94a      	cbnz	r2, 80002e8 <__aeabi_uldivmod+0x18>
 80002d4:	2900      	cmp	r1, #0
 80002d6:	bf08      	it	eq
 80002d8:	2800      	cmpeq	r0, #0
 80002da:	bf1c      	itt	ne
 80002dc:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80002e0:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80002e4:	f000 b988 	b.w	80005f8 <__aeabi_idiv0>
 80002e8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f0:	f000 f806 	bl	8000300 <__udivmoddi4>
 80002f4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002f8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002fc:	b004      	add	sp, #16
 80002fe:	4770      	bx	lr

08000300 <__udivmoddi4>:
 8000300:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000304:	9d08      	ldr	r5, [sp, #32]
 8000306:	468e      	mov	lr, r1
 8000308:	4604      	mov	r4, r0
 800030a:	4688      	mov	r8, r1
 800030c:	2b00      	cmp	r3, #0
 800030e:	d14a      	bne.n	80003a6 <__udivmoddi4+0xa6>
 8000310:	428a      	cmp	r2, r1
 8000312:	4617      	mov	r7, r2
 8000314:	d962      	bls.n	80003dc <__udivmoddi4+0xdc>
 8000316:	fab2 f682 	clz	r6, r2
 800031a:	b14e      	cbz	r6, 8000330 <__udivmoddi4+0x30>
 800031c:	f1c6 0320 	rsb	r3, r6, #32
 8000320:	fa01 f806 	lsl.w	r8, r1, r6
 8000324:	fa20 f303 	lsr.w	r3, r0, r3
 8000328:	40b7      	lsls	r7, r6
 800032a:	ea43 0808 	orr.w	r8, r3, r8
 800032e:	40b4      	lsls	r4, r6
 8000330:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	fbb8 f1fe 	udiv	r1, r8, lr
 800033c:	0c23      	lsrs	r3, r4, #16
 800033e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000342:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000346:	fb01 f20c 	mul.w	r2, r1, ip
 800034a:	429a      	cmp	r2, r3
 800034c:	d909      	bls.n	8000362 <__udivmoddi4+0x62>
 800034e:	18fb      	adds	r3, r7, r3
 8000350:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000354:	f080 80ea 	bcs.w	800052c <__udivmoddi4+0x22c>
 8000358:	429a      	cmp	r2, r3
 800035a:	f240 80e7 	bls.w	800052c <__udivmoddi4+0x22c>
 800035e:	3902      	subs	r1, #2
 8000360:	443b      	add	r3, r7
 8000362:	1a9a      	subs	r2, r3, r2
 8000364:	b2a3      	uxth	r3, r4
 8000366:	fbb2 f0fe 	udiv	r0, r2, lr
 800036a:	fb0e 2210 	mls	r2, lr, r0, r2
 800036e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000372:	fb00 fc0c 	mul.w	ip, r0, ip
 8000376:	459c      	cmp	ip, r3
 8000378:	d909      	bls.n	800038e <__udivmoddi4+0x8e>
 800037a:	18fb      	adds	r3, r7, r3
 800037c:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000380:	f080 80d6 	bcs.w	8000530 <__udivmoddi4+0x230>
 8000384:	459c      	cmp	ip, r3
 8000386:	f240 80d3 	bls.w	8000530 <__udivmoddi4+0x230>
 800038a:	443b      	add	r3, r7
 800038c:	3802      	subs	r0, #2
 800038e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000392:	eba3 030c 	sub.w	r3, r3, ip
 8000396:	2100      	movs	r1, #0
 8000398:	b11d      	cbz	r5, 80003a2 <__udivmoddi4+0xa2>
 800039a:	40f3      	lsrs	r3, r6
 800039c:	2200      	movs	r2, #0
 800039e:	e9c5 3200 	strd	r3, r2, [r5]
 80003a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003a6:	428b      	cmp	r3, r1
 80003a8:	d905      	bls.n	80003b6 <__udivmoddi4+0xb6>
 80003aa:	b10d      	cbz	r5, 80003b0 <__udivmoddi4+0xb0>
 80003ac:	e9c5 0100 	strd	r0, r1, [r5]
 80003b0:	2100      	movs	r1, #0
 80003b2:	4608      	mov	r0, r1
 80003b4:	e7f5      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003b6:	fab3 f183 	clz	r1, r3
 80003ba:	2900      	cmp	r1, #0
 80003bc:	d146      	bne.n	800044c <__udivmoddi4+0x14c>
 80003be:	4573      	cmp	r3, lr
 80003c0:	d302      	bcc.n	80003c8 <__udivmoddi4+0xc8>
 80003c2:	4282      	cmp	r2, r0
 80003c4:	f200 8105 	bhi.w	80005d2 <__udivmoddi4+0x2d2>
 80003c8:	1a84      	subs	r4, r0, r2
 80003ca:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ce:	2001      	movs	r0, #1
 80003d0:	4690      	mov	r8, r2
 80003d2:	2d00      	cmp	r5, #0
 80003d4:	d0e5      	beq.n	80003a2 <__udivmoddi4+0xa2>
 80003d6:	e9c5 4800 	strd	r4, r8, [r5]
 80003da:	e7e2      	b.n	80003a2 <__udivmoddi4+0xa2>
 80003dc:	2a00      	cmp	r2, #0
 80003de:	f000 8090 	beq.w	8000502 <__udivmoddi4+0x202>
 80003e2:	fab2 f682 	clz	r6, r2
 80003e6:	2e00      	cmp	r6, #0
 80003e8:	f040 80a4 	bne.w	8000534 <__udivmoddi4+0x234>
 80003ec:	1a8a      	subs	r2, r1, r2
 80003ee:	0c03      	lsrs	r3, r0, #16
 80003f0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003f4:	b280      	uxth	r0, r0
 80003f6:	b2bc      	uxth	r4, r7
 80003f8:	2101      	movs	r1, #1
 80003fa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003fe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000402:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000406:	fb04 f20c 	mul.w	r2, r4, ip
 800040a:	429a      	cmp	r2, r3
 800040c:	d907      	bls.n	800041e <__udivmoddi4+0x11e>
 800040e:	18fb      	adds	r3, r7, r3
 8000410:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000414:	d202      	bcs.n	800041c <__udivmoddi4+0x11c>
 8000416:	429a      	cmp	r2, r3
 8000418:	f200 80e0 	bhi.w	80005dc <__udivmoddi4+0x2dc>
 800041c:	46c4      	mov	ip, r8
 800041e:	1a9b      	subs	r3, r3, r2
 8000420:	fbb3 f2fe 	udiv	r2, r3, lr
 8000424:	fb0e 3312 	mls	r3, lr, r2, r3
 8000428:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800042c:	fb02 f404 	mul.w	r4, r2, r4
 8000430:	429c      	cmp	r4, r3
 8000432:	d907      	bls.n	8000444 <__udivmoddi4+0x144>
 8000434:	18fb      	adds	r3, r7, r3
 8000436:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800043a:	d202      	bcs.n	8000442 <__udivmoddi4+0x142>
 800043c:	429c      	cmp	r4, r3
 800043e:	f200 80ca 	bhi.w	80005d6 <__udivmoddi4+0x2d6>
 8000442:	4602      	mov	r2, r0
 8000444:	1b1b      	subs	r3, r3, r4
 8000446:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800044a:	e7a5      	b.n	8000398 <__udivmoddi4+0x98>
 800044c:	f1c1 0620 	rsb	r6, r1, #32
 8000450:	408b      	lsls	r3, r1
 8000452:	fa22 f706 	lsr.w	r7, r2, r6
 8000456:	431f      	orrs	r7, r3
 8000458:	fa0e f401 	lsl.w	r4, lr, r1
 800045c:	fa20 f306 	lsr.w	r3, r0, r6
 8000460:	fa2e fe06 	lsr.w	lr, lr, r6
 8000464:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000468:	4323      	orrs	r3, r4
 800046a:	fa00 f801 	lsl.w	r8, r0, r1
 800046e:	fa1f fc87 	uxth.w	ip, r7
 8000472:	fbbe f0f9 	udiv	r0, lr, r9
 8000476:	0c1c      	lsrs	r4, r3, #16
 8000478:	fb09 ee10 	mls	lr, r9, r0, lr
 800047c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000480:	fb00 fe0c 	mul.w	lr, r0, ip
 8000484:	45a6      	cmp	lr, r4
 8000486:	fa02 f201 	lsl.w	r2, r2, r1
 800048a:	d909      	bls.n	80004a0 <__udivmoddi4+0x1a0>
 800048c:	193c      	adds	r4, r7, r4
 800048e:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000492:	f080 809c 	bcs.w	80005ce <__udivmoddi4+0x2ce>
 8000496:	45a6      	cmp	lr, r4
 8000498:	f240 8099 	bls.w	80005ce <__udivmoddi4+0x2ce>
 800049c:	3802      	subs	r0, #2
 800049e:	443c      	add	r4, r7
 80004a0:	eba4 040e 	sub.w	r4, r4, lr
 80004a4:	fa1f fe83 	uxth.w	lr, r3
 80004a8:	fbb4 f3f9 	udiv	r3, r4, r9
 80004ac:	fb09 4413 	mls	r4, r9, r3, r4
 80004b0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004b4:	fb03 fc0c 	mul.w	ip, r3, ip
 80004b8:	45a4      	cmp	ip, r4
 80004ba:	d908      	bls.n	80004ce <__udivmoddi4+0x1ce>
 80004bc:	193c      	adds	r4, r7, r4
 80004be:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 80004c2:	f080 8082 	bcs.w	80005ca <__udivmoddi4+0x2ca>
 80004c6:	45a4      	cmp	ip, r4
 80004c8:	d97f      	bls.n	80005ca <__udivmoddi4+0x2ca>
 80004ca:	3b02      	subs	r3, #2
 80004cc:	443c      	add	r4, r7
 80004ce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004d2:	eba4 040c 	sub.w	r4, r4, ip
 80004d6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004da:	4564      	cmp	r4, ip
 80004dc:	4673      	mov	r3, lr
 80004de:	46e1      	mov	r9, ip
 80004e0:	d362      	bcc.n	80005a8 <__udivmoddi4+0x2a8>
 80004e2:	d05f      	beq.n	80005a4 <__udivmoddi4+0x2a4>
 80004e4:	b15d      	cbz	r5, 80004fe <__udivmoddi4+0x1fe>
 80004e6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ea:	eb64 0409 	sbc.w	r4, r4, r9
 80004ee:	fa04 f606 	lsl.w	r6, r4, r6
 80004f2:	fa22 f301 	lsr.w	r3, r2, r1
 80004f6:	431e      	orrs	r6, r3
 80004f8:	40cc      	lsrs	r4, r1
 80004fa:	e9c5 6400 	strd	r6, r4, [r5]
 80004fe:	2100      	movs	r1, #0
 8000500:	e74f      	b.n	80003a2 <__udivmoddi4+0xa2>
 8000502:	fbb1 fcf2 	udiv	ip, r1, r2
 8000506:	0c01      	lsrs	r1, r0, #16
 8000508:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800050c:	b280      	uxth	r0, r0
 800050e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000512:	463b      	mov	r3, r7
 8000514:	4638      	mov	r0, r7
 8000516:	463c      	mov	r4, r7
 8000518:	46b8      	mov	r8, r7
 800051a:	46be      	mov	lr, r7
 800051c:	2620      	movs	r6, #32
 800051e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000522:	eba2 0208 	sub.w	r2, r2, r8
 8000526:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800052a:	e766      	b.n	80003fa <__udivmoddi4+0xfa>
 800052c:	4601      	mov	r1, r0
 800052e:	e718      	b.n	8000362 <__udivmoddi4+0x62>
 8000530:	4610      	mov	r0, r2
 8000532:	e72c      	b.n	800038e <__udivmoddi4+0x8e>
 8000534:	f1c6 0220 	rsb	r2, r6, #32
 8000538:	fa2e f302 	lsr.w	r3, lr, r2
 800053c:	40b7      	lsls	r7, r6
 800053e:	40b1      	lsls	r1, r6
 8000540:	fa20 f202 	lsr.w	r2, r0, r2
 8000544:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000548:	430a      	orrs	r2, r1
 800054a:	fbb3 f8fe 	udiv	r8, r3, lr
 800054e:	b2bc      	uxth	r4, r7
 8000550:	fb0e 3318 	mls	r3, lr, r8, r3
 8000554:	0c11      	lsrs	r1, r2, #16
 8000556:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800055a:	fb08 f904 	mul.w	r9, r8, r4
 800055e:	40b0      	lsls	r0, r6
 8000560:	4589      	cmp	r9, r1
 8000562:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000566:	b280      	uxth	r0, r0
 8000568:	d93e      	bls.n	80005e8 <__udivmoddi4+0x2e8>
 800056a:	1879      	adds	r1, r7, r1
 800056c:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000570:	d201      	bcs.n	8000576 <__udivmoddi4+0x276>
 8000572:	4589      	cmp	r9, r1
 8000574:	d81f      	bhi.n	80005b6 <__udivmoddi4+0x2b6>
 8000576:	eba1 0109 	sub.w	r1, r1, r9
 800057a:	fbb1 f9fe 	udiv	r9, r1, lr
 800057e:	fb09 f804 	mul.w	r8, r9, r4
 8000582:	fb0e 1119 	mls	r1, lr, r9, r1
 8000586:	b292      	uxth	r2, r2
 8000588:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800058c:	4542      	cmp	r2, r8
 800058e:	d229      	bcs.n	80005e4 <__udivmoddi4+0x2e4>
 8000590:	18ba      	adds	r2, r7, r2
 8000592:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000596:	d2c4      	bcs.n	8000522 <__udivmoddi4+0x222>
 8000598:	4542      	cmp	r2, r8
 800059a:	d2c2      	bcs.n	8000522 <__udivmoddi4+0x222>
 800059c:	f1a9 0102 	sub.w	r1, r9, #2
 80005a0:	443a      	add	r2, r7
 80005a2:	e7be      	b.n	8000522 <__udivmoddi4+0x222>
 80005a4:	45f0      	cmp	r8, lr
 80005a6:	d29d      	bcs.n	80004e4 <__udivmoddi4+0x1e4>
 80005a8:	ebbe 0302 	subs.w	r3, lr, r2
 80005ac:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b0:	3801      	subs	r0, #1
 80005b2:	46e1      	mov	r9, ip
 80005b4:	e796      	b.n	80004e4 <__udivmoddi4+0x1e4>
 80005b6:	eba7 0909 	sub.w	r9, r7, r9
 80005ba:	4449      	add	r1, r9
 80005bc:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c4:	fb09 f804 	mul.w	r8, r9, r4
 80005c8:	e7db      	b.n	8000582 <__udivmoddi4+0x282>
 80005ca:	4673      	mov	r3, lr
 80005cc:	e77f      	b.n	80004ce <__udivmoddi4+0x1ce>
 80005ce:	4650      	mov	r0, sl
 80005d0:	e766      	b.n	80004a0 <__udivmoddi4+0x1a0>
 80005d2:	4608      	mov	r0, r1
 80005d4:	e6fd      	b.n	80003d2 <__udivmoddi4+0xd2>
 80005d6:	443b      	add	r3, r7
 80005d8:	3a02      	subs	r2, #2
 80005da:	e733      	b.n	8000444 <__udivmoddi4+0x144>
 80005dc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e0:	443b      	add	r3, r7
 80005e2:	e71c      	b.n	800041e <__udivmoddi4+0x11e>
 80005e4:	4649      	mov	r1, r9
 80005e6:	e79c      	b.n	8000522 <__udivmoddi4+0x222>
 80005e8:	eba1 0109 	sub.w	r1, r1, r9
 80005ec:	46c4      	mov	ip, r8
 80005ee:	fbb1 f9fe 	udiv	r9, r1, lr
 80005f2:	fb09 f804 	mul.w	r8, r9, r4
 80005f6:	e7c4      	b.n	8000582 <__udivmoddi4+0x282>

080005f8 <__aeabi_idiv0>:
 80005f8:	4770      	bx	lr
 80005fa:	bf00      	nop

080005fc <DisplayConfigCustomChars>:
                  0xFF,0xFB,0xFD,0x00,0xFD,0xFB,0xFF,0xFF,    //inv arrow right
                  0xFF,0xFB,0xF7,0x00,0xF7,0xFB,0xFF,0xFF     //inv arrow left
                  };


void DisplayConfigCustomChars(void){
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  lcd_set_custom_symbol(arrows,6);
 8000600:	2106      	movs	r1, #6
 8000602:	4802      	ldr	r0, [pc, #8]	@ (800060c <DisplayConfigCustomChars+0x10>)
 8000604:	f000 fd42 	bl	800108c <lcd_set_custom_symbol>
}
 8000608:	bf00      	nop
 800060a:	bd80      	pop	{r7, pc}
 800060c:	20000000 	.word	0x20000000

08000610 <ClearStratagemOnDisplay>:

void ClearStratagemOnDisplay(void){
 8000610:	b580      	push	{r7, lr}
 8000612:	af00      	add	r7, sp, #0
  lcd_update_buffer("        ", MAX_STRATAGEM_SIZE, 20+STRATAGEM_COL_START);
 8000614:	221a      	movs	r2, #26
 8000616:	2108      	movs	r1, #8
 8000618:	4802      	ldr	r0, [pc, #8]	@ (8000624 <ClearStratagemOnDisplay+0x14>)
 800061a:	f000 fce9 	bl	8000ff0 <lcd_update_buffer>
}
 800061e:	bf00      	nop
 8000620:	bd80      	pop	{r7, pc}
 8000622:	bf00      	nop
 8000624:	08007af8 	.word	0x08007af8

08000628 <DisplayNextSequenceArrow>:

void DisplayNextSequenceArrow(uint8_t arrow,uint8_t number){
 8000628:	b580      	push	{r7, lr}
 800062a:	b082      	sub	sp, #8
 800062c:	af00      	add	r7, sp, #0
 800062e:	4603      	mov	r3, r0
 8000630:	460a      	mov	r2, r1
 8000632:	71fb      	strb	r3, [r7, #7]
 8000634:	4613      	mov	r3, r2
 8000636:	71bb      	strb	r3, [r7, #6]
  lcd_update_buffer(&arrow,1,20+STRATAGEM_COL_START+number);
 8000638:	79bb      	ldrb	r3, [r7, #6]
 800063a:	331a      	adds	r3, #26
 800063c:	b2da      	uxtb	r2, r3
 800063e:	1dfb      	adds	r3, r7, #7
 8000640:	2101      	movs	r1, #1
 8000642:	4618      	mov	r0, r3
 8000644:	f000 fcd4 	bl	8000ff0 <lcd_update_buffer>
}
 8000648:	bf00      	nop
 800064a:	3708      	adds	r7, #8
 800064c:	46bd      	mov	sp, r7
 800064e:	bd80      	pop	{r7, pc}

08000650 <DisplayWaitForStartScreen>:

void DisplayWaitForStartScreen(void){
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  lcd_clear_buffer();
 8000654:	f000 fce2 	bl	800101c <lcd_clear_buffer>
  lcd_update_buffer("  Press any button  ",20,0);
 8000658:	2200      	movs	r2, #0
 800065a:	2114      	movs	r1, #20
 800065c:	4804      	ldr	r0, [pc, #16]	@ (8000670 <DisplayWaitForStartScreen+0x20>)
 800065e:	f000 fcc7 	bl	8000ff0 <lcd_update_buffer>
  lcd_update_buffer("  to start the game ",20,20);
 8000662:	2214      	movs	r2, #20
 8000664:	2114      	movs	r1, #20
 8000666:	4803      	ldr	r0, [pc, #12]	@ (8000674 <DisplayWaitForStartScreen+0x24>)
 8000668:	f000 fcc2 	bl	8000ff0 <lcd_update_buffer>
}
 800066c:	bf00      	nop
 800066e:	bd80      	pop	{r7, pc}
 8000670:	08007b04 	.word	0x08007b04
 8000674:	08007b1c 	.word	0x08007b1c

08000678 <DisplayStartCountDownScreen>:

void DisplayStartCountDownScreen(uint8_t time_s){
 8000678:	b580      	push	{r7, lr}
 800067a:	b086      	sub	sp, #24
 800067c:	af00      	add	r7, sp, #0
 800067e:	4603      	mov	r3, r0
 8000680:	71fb      	strb	r3, [r7, #7]
  lcd_clear_buffer();
 8000682:	f000 fccb 	bl	800101c <lcd_clear_buffer>
  lcd_update_buffer("  Starting game in  ",20,0);
 8000686:	2200      	movs	r2, #0
 8000688:	2114      	movs	r1, #20
 800068a:	480a      	ldr	r0, [pc, #40]	@ (80006b4 <DisplayStartCountDownScreen+0x3c>)
 800068c:	f000 fcb0 	bl	8000ff0 <lcd_update_buffer>
  uint8_t buf[9];
  snprintf(buf,20,"%d sec ",time_s);
 8000690:	79fb      	ldrb	r3, [r7, #7]
 8000692:	f107 000c 	add.w	r0, r7, #12
 8000696:	4a08      	ldr	r2, [pc, #32]	@ (80006b8 <DisplayStartCountDownScreen+0x40>)
 8000698:	2114      	movs	r1, #20
 800069a:	f006 fd6d 	bl	8007178 <sniprintf>
  lcd_update_buffer(buf,6,26);
 800069e:	f107 030c 	add.w	r3, r7, #12
 80006a2:	221a      	movs	r2, #26
 80006a4:	2106      	movs	r1, #6
 80006a6:	4618      	mov	r0, r3
 80006a8:	f000 fca2 	bl	8000ff0 <lcd_update_buffer>
}
 80006ac:	bf00      	nop
 80006ae:	3718      	adds	r7, #24
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	08007b34 	.word	0x08007b34
 80006b8:	08007b4c 	.word	0x08007b4c

080006bc <DisplayActiveGameScreen>:

void DisplayActiveGameScreen(uint32_t sequence){
 80006bc:	b590      	push	{r4, r7, lr}
 80006be:	b087      	sub	sp, #28
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
  //lcd_clear_buffer();
  lcd_update_buffer("Game started:",13,0);
 80006c4:	2200      	movs	r2, #0
 80006c6:	210d      	movs	r1, #13
 80006c8:	4815      	ldr	r0, [pc, #84]	@ (8000720 <DisplayActiveGameScreen+0x64>)
 80006ca:	f000 fc91 	bl	8000ff0 <lcd_update_buffer>
  uint8_t act_sequence[8];
  for(uint8_t i=0;i<=32;i++){
 80006ce:	2300      	movs	r3, #0
 80006d0:	75fb      	strb	r3, [r7, #23]
 80006d2:	e016      	b.n	8000702 <DisplayActiveGameScreen+0x46>
    act_sequence[i]=ParseKeysToLcdArrows((sequence>>(i*4))&0xF);
 80006d4:	7dfb      	ldrb	r3, [r7, #23]
 80006d6:	009b      	lsls	r3, r3, #2
 80006d8:	687a      	ldr	r2, [r7, #4]
 80006da:	fa22 f303 	lsr.w	r3, r2, r3
 80006de:	b2db      	uxtb	r3, r3
 80006e0:	f003 030f 	and.w	r3, r3, #15
 80006e4:	b2db      	uxtb	r3, r3
 80006e6:	7dfc      	ldrb	r4, [r7, #23]
 80006e8:	4618      	mov	r0, r3
 80006ea:	f000 fb33 	bl	8000d54 <ParseKeysToLcdArrows>
 80006ee:	4603      	mov	r3, r0
 80006f0:	461a      	mov	r2, r3
 80006f2:	f104 0318 	add.w	r3, r4, #24
 80006f6:	443b      	add	r3, r7
 80006f8:	f803 2c0c 	strb.w	r2, [r3, #-12]
  for(uint8_t i=0;i<=32;i++){
 80006fc:	7dfb      	ldrb	r3, [r7, #23]
 80006fe:	3301      	adds	r3, #1
 8000700:	75fb      	strb	r3, [r7, #23]
 8000702:	7dfb      	ldrb	r3, [r7, #23]
 8000704:	2b20      	cmp	r3, #32
 8000706:	d9e5      	bls.n	80006d4 <DisplayActiveGameScreen+0x18>
  }
  lcd_update_buffer(&act_sequence,8,20+6);
 8000708:	f107 030c 	add.w	r3, r7, #12
 800070c:	221a      	movs	r2, #26
 800070e:	2108      	movs	r1, #8
 8000710:	4618      	mov	r0, r3
 8000712:	f000 fc6d 	bl	8000ff0 <lcd_update_buffer>
}
 8000716:	bf00      	nop
 8000718:	371c      	adds	r7, #28
 800071a:	46bd      	mov	sp, r7
 800071c:	bd90      	pop	{r4, r7, pc}
 800071e:	bf00      	nop
 8000720:	08007b54 	.word	0x08007b54

08000724 <DisplayAfterRoundInfo>:

void DisplayAfterRoundInfo(uint8_t time_left,uint16_t points){
 8000724:	b580      	push	{r7, lr}
 8000726:	b088      	sub	sp, #32
 8000728:	af00      	add	r7, sp, #0
 800072a:	4603      	mov	r3, r0
 800072c:	460a      	mov	r2, r1
 800072e:	71fb      	strb	r3, [r7, #7]
 8000730:	4613      	mov	r3, r2
 8000732:	80bb      	strh	r3, [r7, #4]
  lcd_clear_buffer();
 8000734:	f000 fc72 	bl	800101c <lcd_clear_buffer>
  lcd_update_buffer("   Round Complete   ",20,0);
 8000738:	2200      	movs	r2, #0
 800073a:	2114      	movs	r1, #20
 800073c:	4816      	ldr	r0, [pc, #88]	@ (8000798 <DisplayAfterRoundInfo+0x74>)
 800073e:	f000 fc57 	bl	8000ff0 <lcd_update_buffer>
  uint8_t buf[20]={0};
 8000742:	f107 030c 	add.w	r3, r7, #12
 8000746:	2200      	movs	r2, #0
 8000748:	601a      	str	r2, [r3, #0]
 800074a:	605a      	str	r2, [r3, #4]
 800074c:	609a      	str	r2, [r3, #8]
 800074e:	60da      	str	r2, [r3, #12]
 8000750:	611a      	str	r2, [r3, #16]
  snprintf(buf,20,"  your score: %03d  ",points);
 8000752:	88bb      	ldrh	r3, [r7, #4]
 8000754:	f107 000c 	add.w	r0, r7, #12
 8000758:	4a10      	ldr	r2, [pc, #64]	@ (800079c <DisplayAfterRoundInfo+0x78>)
 800075a:	2114      	movs	r1, #20
 800075c:	f006 fd0c 	bl	8007178 <sniprintf>
  lcd_update_buffer(buf,strlen(buf),20);
 8000760:	f107 030c 	add.w	r3, r7, #12
 8000764:	4618      	mov	r0, r3
 8000766:	f7ff fd5b 	bl	8000220 <strlen>
 800076a:	4603      	mov	r3, r0
 800076c:	b2d9      	uxtb	r1, r3
 800076e:	f107 030c 	add.w	r3, r7, #12
 8000772:	2214      	movs	r2, #20
 8000774:	4618      	mov	r0, r3
 8000776:	f000 fc3b 	bl	8000ff0 <lcd_update_buffer>
  lcd_update_buffer("  Press any button  ",20,40);
 800077a:	2228      	movs	r2, #40	@ 0x28
 800077c:	2114      	movs	r1, #20
 800077e:	4808      	ldr	r0, [pc, #32]	@ (80007a0 <DisplayAfterRoundInfo+0x7c>)
 8000780:	f000 fc36 	bl	8000ff0 <lcd_update_buffer>
  lcd_update_buffer("     to continue    ",20,60);
 8000784:	223c      	movs	r2, #60	@ 0x3c
 8000786:	2114      	movs	r1, #20
 8000788:	4806      	ldr	r0, [pc, #24]	@ (80007a4 <DisplayAfterRoundInfo+0x80>)
 800078a:	f000 fc31 	bl	8000ff0 <lcd_update_buffer>
}
 800078e:	bf00      	nop
 8000790:	3720      	adds	r7, #32
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	08007b64 	.word	0x08007b64
 800079c:	08007b7c 	.word	0x08007b7c
 80007a0:	08007b04 	.word	0x08007b04
 80007a4:	08007b94 	.word	0x08007b94

080007a8 <DisplayFinalRoundInfo>:

void DisplayFinalRoundInfo(uint16_t points){
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b088      	sub	sp, #32
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	4603      	mov	r3, r0
 80007b0:	80fb      	strh	r3, [r7, #6]
  lcd_clear_buffer();
 80007b2:	f000 fc33 	bl	800101c <lcd_clear_buffer>
  lcd_update_buffer("    Game Complete   ",20,0);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2114      	movs	r1, #20
 80007ba:	4816      	ldr	r0, [pc, #88]	@ (8000814 <DisplayFinalRoundInfo+0x6c>)
 80007bc:	f000 fc18 	bl	8000ff0 <lcd_update_buffer>
  uint8_t buf[20]={0};
 80007c0:	f107 030c 	add.w	r3, r7, #12
 80007c4:	2200      	movs	r2, #0
 80007c6:	601a      	str	r2, [r3, #0]
 80007c8:	605a      	str	r2, [r3, #4]
 80007ca:	609a      	str	r2, [r3, #8]
 80007cc:	60da      	str	r2, [r3, #12]
 80007ce:	611a      	str	r2, [r3, #16]
  snprintf(buf,20,"  your score: %d     ",points);
 80007d0:	88fb      	ldrh	r3, [r7, #6]
 80007d2:	f107 000c 	add.w	r0, r7, #12
 80007d6:	4a10      	ldr	r2, [pc, #64]	@ (8000818 <DisplayFinalRoundInfo+0x70>)
 80007d8:	2114      	movs	r1, #20
 80007da:	f006 fccd 	bl	8007178 <sniprintf>
  lcd_update_buffer(buf,strlen(buf),20);
 80007de:	f107 030c 	add.w	r3, r7, #12
 80007e2:	4618      	mov	r0, r3
 80007e4:	f7ff fd1c 	bl	8000220 <strlen>
 80007e8:	4603      	mov	r3, r0
 80007ea:	b2d9      	uxtb	r1, r3
 80007ec:	f107 030c 	add.w	r3, r7, #12
 80007f0:	2214      	movs	r2, #20
 80007f2:	4618      	mov	r0, r3
 80007f4:	f000 fbfc 	bl	8000ff0 <lcd_update_buffer>
  lcd_update_buffer("  Press any button  ",20,40);
 80007f8:	2228      	movs	r2, #40	@ 0x28
 80007fa:	2114      	movs	r1, #20
 80007fc:	4807      	ldr	r0, [pc, #28]	@ (800081c <DisplayFinalRoundInfo+0x74>)
 80007fe:	f000 fbf7 	bl	8000ff0 <lcd_update_buffer>
  lcd_update_buffer("     to restart     ",20,60);
 8000802:	223c      	movs	r2, #60	@ 0x3c
 8000804:	2114      	movs	r1, #20
 8000806:	4806      	ldr	r0, [pc, #24]	@ (8000820 <DisplayFinalRoundInfo+0x78>)
 8000808:	f000 fbf2 	bl	8000ff0 <lcd_update_buffer>
}
 800080c:	bf00      	nop
 800080e:	3720      	adds	r7, #32
 8000810:	46bd      	mov	sp, r7
 8000812:	bd80      	pop	{r7, pc}
 8000814:	08007bac 	.word	0x08007bac
 8000818:	08007bc4 	.word	0x08007bc4
 800081c:	08007b04 	.word	0x08007b04
 8000820:	08007bdc 	.word	0x08007bdc

08000824 <DisplayInGameTimeout>:

void DisplayInGameTimeout(uint8_t time_s){
 8000824:	b580      	push	{r7, lr}
 8000826:	b084      	sub	sp, #16
 8000828:	af00      	add	r7, sp, #0
 800082a:	4603      	mov	r3, r0
 800082c:	71fb      	strb	r3, [r7, #7]
  uint8_t buf[7]={0};
 800082e:	f107 0308 	add.w	r3, r7, #8
 8000832:	2200      	movs	r2, #0
 8000834:	601a      	str	r2, [r3, #0]
 8000836:	f8c3 2003 	str.w	r2, [r3, #3]
  snprintf(buf,7,"%02d      ",time_s);
 800083a:	79fb      	ldrb	r3, [r7, #7]
 800083c:	f107 0008 	add.w	r0, r7, #8
 8000840:	4a07      	ldr	r2, [pc, #28]	@ (8000860 <DisplayInGameTimeout+0x3c>)
 8000842:	2107      	movs	r1, #7
 8000844:	f006 fc98 	bl	8007178 <sniprintf>
  lcd_update_buffer(buf,7,13);
 8000848:	f107 0308 	add.w	r3, r7, #8
 800084c:	220d      	movs	r2, #13
 800084e:	2107      	movs	r1, #7
 8000850:	4618      	mov	r0, r3
 8000852:	f000 fbcd 	bl	8000ff0 <lcd_update_buffer>
}
 8000856:	bf00      	nop
 8000858:	3710      	adds	r7, #16
 800085a:	46bd      	mov	sp, r7
 800085c:	bd80      	pop	{r7, pc}
 800085e:	bf00      	nop
 8000860:	08007bf4 	.word	0x08007bf4

08000864 <PlaceEventInQueue>:
                                        &_ORB_GATLING_BARRAGE_data,&_ORB_AIRBURST_STRIKE_data,&_120MM_BARRAGE_data,&_380MM_BARRAGE_data,
                                        &_ORB_WALKING_BARRAGE_data,&_ORB_LASER_data,&_RAIL_CANNON_STRAILE_data,&_ORB_PREC_STRIKE_data,
                                        &_ORB_EMS_STRIKE_data,&_ORB_SMOKE_STRIKE_data,&_EAGLE_STRAFING_RUN_data,&_EAGLE_AIRSTRIKE_data,
                                        &_EAGLE_CLUSTER_BOMB_data,&_EAGLE_NAPALM_data,&_EAGLE_SMOKE_STRIKE_data,&_EAGLE_110MM_ROCKETS_data,
                                        &_EAGLE_500KG_BOMB_data};
void PlaceEventInQueue(GameEvents event){
 8000864:	b480      	push	{r7}
 8000866:	b083      	sub	sp, #12
 8000868:	af00      	add	r7, sp, #0
 800086a:	4603      	mov	r3, r0
 800086c:	71fb      	strb	r3, [r7, #7]
//  if(event_tail!=event_head){
    event_queue[event_head]=event;
 800086e:	4b0d      	ldr	r3, [pc, #52]	@ (80008a4 <PlaceEventInQueue+0x40>)
 8000870:	781b      	ldrb	r3, [r3, #0]
 8000872:	4619      	mov	r1, r3
 8000874:	4a0c      	ldr	r2, [pc, #48]	@ (80008a8 <PlaceEventInQueue+0x44>)
 8000876:	79fb      	ldrb	r3, [r7, #7]
 8000878:	5453      	strb	r3, [r2, r1]
    if(event_head!=10)
 800087a:	4b0a      	ldr	r3, [pc, #40]	@ (80008a4 <PlaceEventInQueue+0x40>)
 800087c:	781b      	ldrb	r3, [r3, #0]
 800087e:	2b0a      	cmp	r3, #10
 8000880:	d006      	beq.n	8000890 <PlaceEventInQueue+0x2c>
      event_head++;
 8000882:	4b08      	ldr	r3, [pc, #32]	@ (80008a4 <PlaceEventInQueue+0x40>)
 8000884:	781b      	ldrb	r3, [r3, #0]
 8000886:	3301      	adds	r3, #1
 8000888:	b2da      	uxtb	r2, r3
 800088a:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <PlaceEventInQueue+0x40>)
 800088c:	701a      	strb	r2, [r3, #0]
    else
      event_head=0;
//  }
}
 800088e:	e002      	b.n	8000896 <PlaceEventInQueue+0x32>
      event_head=0;
 8000890:	4b04      	ldr	r3, [pc, #16]	@ (80008a4 <PlaceEventInQueue+0x40>)
 8000892:	2200      	movs	r2, #0
 8000894:	701a      	strb	r2, [r3, #0]
}
 8000896:	bf00      	nop
 8000898:	370c      	adds	r7, #12
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	200001ec 	.word	0x200001ec
 80008a8:	200000ec 	.word	0x200000ec

080008ac <GetLastEvent>:

GameEvents GetLastEvent(void){
 80008ac:	b480      	push	{r7}
 80008ae:	b083      	sub	sp, #12
 80008b0:	af00      	add	r7, sp, #0
  if(event_tail!=event_head){
 80008b2:	4b11      	ldr	r3, [pc, #68]	@ (80008f8 <GetLastEvent+0x4c>)
 80008b4:	781a      	ldrb	r2, [r3, #0]
 80008b6:	4b11      	ldr	r3, [pc, #68]	@ (80008fc <GetLastEvent+0x50>)
 80008b8:	781b      	ldrb	r3, [r3, #0]
 80008ba:	429a      	cmp	r2, r3
 80008bc:	d015      	beq.n	80008ea <GetLastEvent+0x3e>
    GameEvents return_event=event_queue[event_tail];
 80008be:	4b0e      	ldr	r3, [pc, #56]	@ (80008f8 <GetLastEvent+0x4c>)
 80008c0:	781b      	ldrb	r3, [r3, #0]
 80008c2:	461a      	mov	r2, r3
 80008c4:	4b0e      	ldr	r3, [pc, #56]	@ (8000900 <GetLastEvent+0x54>)
 80008c6:	5c9b      	ldrb	r3, [r3, r2]
 80008c8:	71fb      	strb	r3, [r7, #7]
    if(event_tail!=10)
 80008ca:	4b0b      	ldr	r3, [pc, #44]	@ (80008f8 <GetLastEvent+0x4c>)
 80008cc:	781b      	ldrb	r3, [r3, #0]
 80008ce:	2b0a      	cmp	r3, #10
 80008d0:	d006      	beq.n	80008e0 <GetLastEvent+0x34>
      event_tail++;
 80008d2:	4b09      	ldr	r3, [pc, #36]	@ (80008f8 <GetLastEvent+0x4c>)
 80008d4:	781b      	ldrb	r3, [r3, #0]
 80008d6:	3301      	adds	r3, #1
 80008d8:	b2da      	uxtb	r2, r3
 80008da:	4b07      	ldr	r3, [pc, #28]	@ (80008f8 <GetLastEvent+0x4c>)
 80008dc:	701a      	strb	r2, [r3, #0]
 80008de:	e002      	b.n	80008e6 <GetLastEvent+0x3a>
    else
      event_tail=0;
 80008e0:	4b05      	ldr	r3, [pc, #20]	@ (80008f8 <GetLastEvent+0x4c>)
 80008e2:	2200      	movs	r2, #0
 80008e4:	701a      	strb	r2, [r3, #0]
    return return_event;
 80008e6:	79fb      	ldrb	r3, [r7, #7]
 80008e8:	e000      	b.n	80008ec <GetLastEvent+0x40>
  }
  else
    return NO_EVENT;
 80008ea:	2300      	movs	r3, #0
}
 80008ec:	4618      	mov	r0, r3
 80008ee:	370c      	adds	r7, #12
 80008f0:	46bd      	mov	sp, r7
 80008f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008f6:	4770      	bx	lr
 80008f8:	200001eb 	.word	0x200001eb
 80008fc:	200001ec 	.word	0x200001ec
 8000900:	200000ec 	.word	0x200000ec

08000904 <AppStateProcessor>:

void AppStateProcessor(void){
 8000904:	b580      	push	{r7, lr}
 8000906:	b082      	sub	sp, #8
 8000908:	af00      	add	r7, sp, #0
  //get last event from queue
  GameEvents last_event=GetLastEvent();
 800090a:	f7ff ffcf 	bl	80008ac <GetLastEvent>
 800090e:	4603      	mov	r3, r0
 8000910:	71fb      	strb	r3, [r7, #7]
  switch(AppStateMachine){
 8000912:	4b23      	ldr	r3, [pc, #140]	@ (80009a0 <AppStateProcessor+0x9c>)
 8000914:	781b      	ldrb	r3, [r3, #0]
 8000916:	2b02      	cmp	r3, #2
 8000918:	d01a      	beq.n	8000950 <AppStateProcessor+0x4c>
 800091a:	2b02      	cmp	r3, #2
 800091c:	dc3b      	bgt.n	8000996 <AppStateProcessor+0x92>
 800091e:	2b00      	cmp	r3, #0
 8000920:	d002      	beq.n	8000928 <AppStateProcessor+0x24>
 8000922:	2b01      	cmp	r3, #1
 8000924:	d00f      	beq.n	8000946 <AppStateProcessor+0x42>
        AppStateMachine=GAME_IS_ACTIVE;
        GameData.sw_unlock_flag=0;
      }
      break;
  }
}
 8000926:	e036      	b.n	8000996 <AppStateProcessor+0x92>
      DisplayWaitForStartScreen();
 8000928:	f7ff fe92 	bl	8000650 <DisplayWaitForStartScreen>
      if(last_event==ANY_BUTTON_PRESSED){
 800092c:	79fb      	ldrb	r3, [r7, #7]
 800092e:	2b01      	cmp	r3, #1
 8000930:	d12e      	bne.n	8000990 <AppStateProcessor+0x8c>
        GameData.round_num=0;
 8000932:	4b1c      	ldr	r3, [pc, #112]	@ (80009a4 <AppStateProcessor+0xa0>)
 8000934:	2200      	movs	r2, #0
 8000936:	719a      	strb	r2, [r3, #6]
        AppStateMachine=GAME_IS_ACTIVE;
 8000938:	4b19      	ldr	r3, [pc, #100]	@ (80009a0 <AppStateProcessor+0x9c>)
 800093a:	2201      	movs	r2, #1
 800093c:	701a      	strb	r2, [r3, #0]
        StartTimeout(CTDOWN_TIMEOUT);
 800093e:	2002      	movs	r0, #2
 8000940:	f000 f9a0 	bl	8000c84 <StartTimeout>
      break;
 8000944:	e024      	b.n	8000990 <AppStateProcessor+0x8c>
      GameProcessor(last_event);
 8000946:	79fb      	ldrb	r3, [r7, #7]
 8000948:	4618      	mov	r0, r3
 800094a:	f000 f82f 	bl	80009ac <GameProcessor>
      break;
 800094e:	e022      	b.n	8000996 <AppStateProcessor+0x92>
      if(last_event==IDLE_TIMEOUT){
 8000950:	79fb      	ldrb	r3, [r7, #7]
 8000952:	2b04      	cmp	r3, #4
 8000954:	d102      	bne.n	800095c <AppStateProcessor+0x58>
        AppStateMachine=WAIT_FOR_START;
 8000956:	4b12      	ldr	r3, [pc, #72]	@ (80009a0 <AppStateProcessor+0x9c>)
 8000958:	2200      	movs	r2, #0
 800095a:	701a      	strb	r2, [r3, #0]
      if(last_event==SW_BLOCK_TIMEOUT){
 800095c:	79fb      	ldrb	r3, [r7, #7]
 800095e:	2b05      	cmp	r3, #5
 8000960:	d102      	bne.n	8000968 <AppStateProcessor+0x64>
        GameData.sw_unlock_flag=1;
 8000962:	4b10      	ldr	r3, [pc, #64]	@ (80009a4 <AppStateProcessor+0xa0>)
 8000964:	2201      	movs	r2, #1
 8000966:	715a      	strb	r2, [r3, #5]
      if(last_event==ANY_BUTTON_PRESSED && GameData.sw_unlock_flag){
 8000968:	79fb      	ldrb	r3, [r7, #7]
 800096a:	2b01      	cmp	r3, #1
 800096c:	d112      	bne.n	8000994 <AppStateProcessor+0x90>
 800096e:	4b0d      	ldr	r3, [pc, #52]	@ (80009a4 <AppStateProcessor+0xa0>)
 8000970:	795b      	ldrb	r3, [r3, #5]
 8000972:	2b00      	cmp	r3, #0
 8000974:	d00e      	beq.n	8000994 <AppStateProcessor+0x90>
        StartTimeout(CTDOWN_TIMEOUT);
 8000976:	2002      	movs	r0, #2
 8000978:	f000 f984 	bl	8000c84 <StartTimeout>
        GameSubStateMachine=START_COUNTDOWN;
 800097c:	4b0a      	ldr	r3, [pc, #40]	@ (80009a8 <AppStateProcessor+0xa4>)
 800097e:	2200      	movs	r2, #0
 8000980:	701a      	strb	r2, [r3, #0]
        AppStateMachine=GAME_IS_ACTIVE;
 8000982:	4b07      	ldr	r3, [pc, #28]	@ (80009a0 <AppStateProcessor+0x9c>)
 8000984:	2201      	movs	r2, #1
 8000986:	701a      	strb	r2, [r3, #0]
        GameData.sw_unlock_flag=0;
 8000988:	4b06      	ldr	r3, [pc, #24]	@ (80009a4 <AppStateProcessor+0xa0>)
 800098a:	2200      	movs	r2, #0
 800098c:	715a      	strb	r2, [r3, #5]
      break;
 800098e:	e001      	b.n	8000994 <AppStateProcessor+0x90>
      break;
 8000990:	bf00      	nop
 8000992:	e000      	b.n	8000996 <AppStateProcessor+0x92>
      break;
 8000994:	bf00      	nop
}
 8000996:	bf00      	nop
 8000998:	3708      	adds	r7, #8
 800099a:	46bd      	mov	sp, r7
 800099c:	bd80      	pop	{r7, pc}
 800099e:	bf00      	nop
 80009a0:	200001ee 	.word	0x200001ee
 80009a4:	200001f0 	.word	0x200001f0
 80009a8:	200001ed 	.word	0x200001ed

080009ac <GameProcessor>:

void GameProcessor(GameEvents last_event){
 80009ac:	b590      	push	{r4, r7, lr}
 80009ae:	b085      	sub	sp, #20
 80009b0:	af00      	add	r7, sp, #0
 80009b2:	4603      	mov	r3, r0
 80009b4:	71fb      	strb	r3, [r7, #7]
  switch(GameSubStateMachine){
 80009b6:	4bab      	ldr	r3, [pc, #684]	@ (8000c64 <GameProcessor+0x2b8>)
 80009b8:	781b      	ldrb	r3, [r3, #0]
 80009ba:	2b02      	cmp	r3, #2
 80009bc:	f000 8122 	beq.w	8000c04 <GameProcessor+0x258>
 80009c0:	2b02      	cmp	r3, #2
 80009c2:	f300 814a 	bgt.w	8000c5a <GameProcessor+0x2ae>
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d002      	beq.n	80009d0 <GameProcessor+0x24>
 80009ca:	2b01      	cmp	r3, #1
 80009cc:	d053      	beq.n	8000a76 <GameProcessor+0xca>
      }
      //wait for button - start countdown , start idle
      break;
  }

}
 80009ce:	e144      	b.n	8000c5a <GameProcessor+0x2ae>
      DisplayStartCountDownScreen(1+(((Timeouts[0]->timespan+Timeouts[0]->start_timestamp-HAL_GetTick()))/1000));
 80009d0:	4ba5      	ldr	r3, [pc, #660]	@ (8000c68 <GameProcessor+0x2bc>)
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	689a      	ldr	r2, [r3, #8]
 80009d6:	4ba4      	ldr	r3, [pc, #656]	@ (8000c68 <GameProcessor+0x2bc>)
 80009d8:	681b      	ldr	r3, [r3, #0]
 80009da:	685b      	ldr	r3, [r3, #4]
 80009dc:	18d4      	adds	r4, r2, r3
 80009de:	f000 ffdd 	bl	800199c <HAL_GetTick>
 80009e2:	4603      	mov	r3, r0
 80009e4:	1ae3      	subs	r3, r4, r3
 80009e6:	4aa1      	ldr	r2, [pc, #644]	@ (8000c6c <GameProcessor+0x2c0>)
 80009e8:	fba2 2303 	umull	r2, r3, r2, r3
 80009ec:	099b      	lsrs	r3, r3, #6
 80009ee:	b2db      	uxtb	r3, r3
 80009f0:	3301      	adds	r3, #1
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	4618      	mov	r0, r3
 80009f6:	f7ff fe3f 	bl	8000678 <DisplayStartCountDownScreen>
      if(last_event==CTDOWN_TIMEOUT){
 80009fa:	79fb      	ldrb	r3, [r7, #7]
 80009fc:	2b02      	cmp	r3, #2
 80009fe:	f040 8127 	bne.w	8000c50 <GameProcessor+0x2a4>
        GameSubStateMachine=ACTIVE_ROUND;
 8000a02:	4b98      	ldr	r3, [pc, #608]	@ (8000c64 <GameProcessor+0x2b8>)
 8000a04:	2201      	movs	r2, #1
 8000a06:	701a      	strb	r2, [r3, #0]
        GameData.display_full_stratagem_flag=1;
 8000a08:	4b99      	ldr	r3, [pc, #612]	@ (8000c70 <GameProcessor+0x2c4>)
 8000a0a:	2201      	movs	r2, #1
 8000a0c:	711a      	strb	r2, [r3, #4]
        StartTimeout(GAME_TIMEOUT);
 8000a0e:	2003      	movs	r0, #3
 8000a10:	f000 f938 	bl	8000c84 <StartTimeout>
        GameData.sequence_cursor=0;
 8000a14:	4b96      	ldr	r3, [pc, #600]	@ (8000c70 <GameProcessor+0x2c4>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	705a      	strb	r2, [r3, #1]
        GameData.sequence_array_cursor=0;
 8000a1a:	4b95      	ldr	r3, [pc, #596]	@ (8000c70 <GameProcessor+0x2c4>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	701a      	strb	r2, [r3, #0]
        for(uint8_t i=0;i<(INIT_STRATAGEM_NUM+GameData.round_num);i++){
 8000a20:	2300      	movs	r3, #0
 8000a22:	73fb      	strb	r3, [r7, #15]
 8000a24:	e01e      	b.n	8000a64 <GameProcessor+0xb8>
          HAL_RNG_GenerateRandomNumber(&hrng, &num);
 8000a26:	f107 0308 	add.w	r3, r7, #8
 8000a2a:	4619      	mov	r1, r3
 8000a2c:	4891      	ldr	r0, [pc, #580]	@ (8000c74 <GameProcessor+0x2c8>)
 8000a2e:	f002 ff2c 	bl	800388a <HAL_RNG_GenerateRandomNumber>
          num=num%(STRATAGEM_LIST_SIZE-1);
 8000a32:	68ba      	ldr	r2, [r7, #8]
 8000a34:	08d3      	lsrs	r3, r2, #3
 8000a36:	4990      	ldr	r1, [pc, #576]	@ (8000c78 <GameProcessor+0x2cc>)
 8000a38:	fba1 3103 	umull	r3, r1, r1, r3
 8000a3c:	460b      	mov	r3, r1
 8000a3e:	00db      	lsls	r3, r3, #3
 8000a40:	1a5b      	subs	r3, r3, r1
 8000a42:	00db      	lsls	r3, r3, #3
 8000a44:	1ad3      	subs	r3, r2, r3
 8000a46:	60bb      	str	r3, [r7, #8]
          GameData.stratagems[i].sequence=stratagem_list[num]->sequence;
 8000a48:	68bb      	ldr	r3, [r7, #8]
 8000a4a:	4a8c      	ldr	r2, [pc, #560]	@ (8000c7c <GameProcessor+0x2d0>)
 8000a4c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000a50:	7bfb      	ldrb	r3, [r7, #15]
 8000a52:	6852      	ldr	r2, [r2, #4]
 8000a54:	4986      	ldr	r1, [pc, #536]	@ (8000c70 <GameProcessor+0x2c4>)
 8000a56:	3302      	adds	r3, #2
 8000a58:	009b      	lsls	r3, r3, #2
 8000a5a:	440b      	add	r3, r1
 8000a5c:	605a      	str	r2, [r3, #4]
        for(uint8_t i=0;i<(INIT_STRATAGEM_NUM+GameData.round_num);i++){
 8000a5e:	7bfb      	ldrb	r3, [r7, #15]
 8000a60:	3301      	adds	r3, #1
 8000a62:	73fb      	strb	r3, [r7, #15]
 8000a64:	4b82      	ldr	r3, [pc, #520]	@ (8000c70 <GameProcessor+0x2c4>)
 8000a66:	799b      	ldrb	r3, [r3, #6]
 8000a68:	1d1a      	adds	r2, r3, #4
 8000a6a:	7bfb      	ldrb	r3, [r7, #15]
 8000a6c:	429a      	cmp	r2, r3
 8000a6e:	dada      	bge.n	8000a26 <GameProcessor+0x7a>
        lcd_clear_buffer();
 8000a70:	f000 fad4 	bl	800101c <lcd_clear_buffer>
      break;
 8000a74:	e0ec      	b.n	8000c50 <GameProcessor+0x2a4>
      if(GameData.display_full_stratagem_flag==1){
 8000a76:	4b7e      	ldr	r3, [pc, #504]	@ (8000c70 <GameProcessor+0x2c4>)
 8000a78:	791b      	ldrb	r3, [r3, #4]
 8000a7a:	2b01      	cmp	r3, #1
 8000a7c:	d10c      	bne.n	8000a98 <GameProcessor+0xec>
        DisplayActiveGameScreen(GameData.stratagems[GameData.sequence_array_cursor].sequence);
 8000a7e:	4b7c      	ldr	r3, [pc, #496]	@ (8000c70 <GameProcessor+0x2c4>)
 8000a80:	781b      	ldrb	r3, [r3, #0]
 8000a82:	4a7b      	ldr	r2, [pc, #492]	@ (8000c70 <GameProcessor+0x2c4>)
 8000a84:	3302      	adds	r3, #2
 8000a86:	009b      	lsls	r3, r3, #2
 8000a88:	4413      	add	r3, r2
 8000a8a:	685b      	ldr	r3, [r3, #4]
 8000a8c:	4618      	mov	r0, r3
 8000a8e:	f7ff fe15 	bl	80006bc <DisplayActiveGameScreen>
        GameData.display_full_stratagem_flag=0;
 8000a92:	4b77      	ldr	r3, [pc, #476]	@ (8000c70 <GameProcessor+0x2c4>)
 8000a94:	2200      	movs	r2, #0
 8000a96:	711a      	strb	r2, [r3, #4]
      DisplayInGameTimeout(1+(((Timeouts[1]->timespan+Timeouts[1]->start_timestamp-HAL_GetTick()))/1000));
 8000a98:	4b73      	ldr	r3, [pc, #460]	@ (8000c68 <GameProcessor+0x2bc>)
 8000a9a:	685b      	ldr	r3, [r3, #4]
 8000a9c:	689a      	ldr	r2, [r3, #8]
 8000a9e:	4b72      	ldr	r3, [pc, #456]	@ (8000c68 <GameProcessor+0x2bc>)
 8000aa0:	685b      	ldr	r3, [r3, #4]
 8000aa2:	685b      	ldr	r3, [r3, #4]
 8000aa4:	18d4      	adds	r4, r2, r3
 8000aa6:	f000 ff79 	bl	800199c <HAL_GetTick>
 8000aaa:	4603      	mov	r3, r0
 8000aac:	1ae3      	subs	r3, r4, r3
 8000aae:	4a6f      	ldr	r2, [pc, #444]	@ (8000c6c <GameProcessor+0x2c0>)
 8000ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8000ab4:	099b      	lsrs	r3, r3, #6
 8000ab6:	b2db      	uxtb	r3, r3
 8000ab8:	3301      	adds	r3, #1
 8000aba:	b2db      	uxtb	r3, r3
 8000abc:	4618      	mov	r0, r3
 8000abe:	f7ff feb1 	bl	8000824 <DisplayInGameTimeout>
      if(last_event==ANY_BUTTON_PRESSED){
 8000ac2:	79fb      	ldrb	r3, [r7, #7]
 8000ac4:	2b01      	cmp	r3, #1
 8000ac6:	f040 8082 	bne.w	8000bce <GameProcessor+0x222>
        if(GameData.last_pressed_button==((GameData.stratagems[GameData.sequence_array_cursor].sequence>>GameData.sequence_cursor)&0xF)){
 8000aca:	4b69      	ldr	r3, [pc, #420]	@ (8000c70 <GameProcessor+0x2c4>)
 8000acc:	789b      	ldrb	r3, [r3, #2]
 8000ace:	4619      	mov	r1, r3
 8000ad0:	4b67      	ldr	r3, [pc, #412]	@ (8000c70 <GameProcessor+0x2c4>)
 8000ad2:	781b      	ldrb	r3, [r3, #0]
 8000ad4:	4a66      	ldr	r2, [pc, #408]	@ (8000c70 <GameProcessor+0x2c4>)
 8000ad6:	3302      	adds	r3, #2
 8000ad8:	009b      	lsls	r3, r3, #2
 8000ada:	4413      	add	r3, r2
 8000adc:	685b      	ldr	r3, [r3, #4]
 8000ade:	4a64      	ldr	r2, [pc, #400]	@ (8000c70 <GameProcessor+0x2c4>)
 8000ae0:	7852      	ldrb	r2, [r2, #1]
 8000ae2:	40d3      	lsrs	r3, r2
 8000ae4:	f003 030f 	and.w	r3, r3, #15
 8000ae8:	4299      	cmp	r1, r3
 8000aea:	d165      	bne.n	8000bb8 <GameProcessor+0x20c>
          uint8_t new_arrow=ParseInvertedKeysToLcdArrows(GameData.last_pressed_button);
 8000aec:	4b60      	ldr	r3, [pc, #384]	@ (8000c70 <GameProcessor+0x2c4>)
 8000aee:	789b      	ldrb	r3, [r3, #2]
 8000af0:	4618      	mov	r0, r3
 8000af2:	f000 f95b 	bl	8000dac <ParseInvertedKeysToLcdArrows>
 8000af6:	4603      	mov	r3, r0
 8000af8:	73bb      	strb	r3, [r7, #14]
          DisplayNextSequenceArrow(new_arrow,GameData.sequence_cursor/4);
 8000afa:	4b5d      	ldr	r3, [pc, #372]	@ (8000c70 <GameProcessor+0x2c4>)
 8000afc:	785b      	ldrb	r3, [r3, #1]
 8000afe:	089b      	lsrs	r3, r3, #2
 8000b00:	b2da      	uxtb	r2, r3
 8000b02:	7bbb      	ldrb	r3, [r7, #14]
 8000b04:	4611      	mov	r1, r2
 8000b06:	4618      	mov	r0, r3
 8000b08:	f7ff fd8e 	bl	8000628 <DisplayNextSequenceArrow>
          GameData.input.sequence=new_arrow<<GameData.sequence_cursor;
 8000b0c:	7bbb      	ldrb	r3, [r7, #14]
 8000b0e:	4a58      	ldr	r2, [pc, #352]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b10:	7852      	ldrb	r2, [r2, #1]
 8000b12:	4093      	lsls	r3, r2
 8000b14:	461a      	mov	r2, r3
 8000b16:	4b56      	ldr	r3, [pc, #344]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b18:	609a      	str	r2, [r3, #8]
          GameData.sequence_cursor+=4;
 8000b1a:	4b55      	ldr	r3, [pc, #340]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b1c:	785b      	ldrb	r3, [r3, #1]
 8000b1e:	3304      	adds	r3, #4
 8000b20:	b2da      	uxtb	r2, r3
 8000b22:	4b53      	ldr	r3, [pc, #332]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b24:	705a      	strb	r2, [r3, #1]
          if(((GameData.stratagems[GameData.sequence_array_cursor].sequence>>GameData.sequence_cursor)&0xF)==0x00){
 8000b26:	4b52      	ldr	r3, [pc, #328]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b28:	781b      	ldrb	r3, [r3, #0]
 8000b2a:	4a51      	ldr	r2, [pc, #324]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b2c:	3302      	adds	r3, #2
 8000b2e:	009b      	lsls	r3, r3, #2
 8000b30:	4413      	add	r3, r2
 8000b32:	685b      	ldr	r3, [r3, #4]
 8000b34:	4a4e      	ldr	r2, [pc, #312]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b36:	7852      	ldrb	r2, [r2, #1]
 8000b38:	40d3      	lsrs	r3, r2
 8000b3a:	f003 030f 	and.w	r3, r3, #15
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d145      	bne.n	8000bce <GameProcessor+0x222>
            Timeouts[1]->start_timestamp+=1000;//-1sec
 8000b42:	4b49      	ldr	r3, [pc, #292]	@ (8000c68 <GameProcessor+0x2bc>)
 8000b44:	685b      	ldr	r3, [r3, #4]
 8000b46:	685a      	ldr	r2, [r3, #4]
 8000b48:	4b47      	ldr	r3, [pc, #284]	@ (8000c68 <GameProcessor+0x2bc>)
 8000b4a:	685b      	ldr	r3, [r3, #4]
 8000b4c:	f502 727a 	add.w	r2, r2, #1000	@ 0x3e8
 8000b50:	605a      	str	r2, [r3, #4]
            GameData.display_full_stratagem_flag=1;
 8000b52:	4b47      	ldr	r3, [pc, #284]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b54:	2201      	movs	r2, #1
 8000b56:	711a      	strb	r2, [r3, #4]
            GameData.user_score+=(GameData.sequence_cursor/4);
 8000b58:	4b45      	ldr	r3, [pc, #276]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b5a:	78da      	ldrb	r2, [r3, #3]
 8000b5c:	4b44      	ldr	r3, [pc, #272]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b5e:	785b      	ldrb	r3, [r3, #1]
 8000b60:	089b      	lsrs	r3, r3, #2
 8000b62:	b2db      	uxtb	r3, r3
 8000b64:	4413      	add	r3, r2
 8000b66:	b2da      	uxtb	r2, r3
 8000b68:	4b41      	ldr	r3, [pc, #260]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b6a:	70da      	strb	r2, [r3, #3]
            GameData.sequence_array_cursor++;   //increment cursor for next stratagem
 8000b6c:	4b40      	ldr	r3, [pc, #256]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b6e:	781b      	ldrb	r3, [r3, #0]
 8000b70:	3301      	adds	r3, #1
 8000b72:	b2da      	uxtb	r2, r3
 8000b74:	4b3e      	ldr	r3, [pc, #248]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b76:	701a      	strb	r2, [r3, #0]
            GameData.sequence_cursor=0;         //clear cursor of each arrow in sequence
 8000b78:	4b3d      	ldr	r3, [pc, #244]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	705a      	strb	r2, [r3, #1]
            GameData.input.sequence=0;          //clear previous sequence
 8000b7e:	4b3c      	ldr	r3, [pc, #240]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b80:	2200      	movs	r2, #0
 8000b82:	609a      	str	r2, [r3, #8]
            ClearStratagemOnDisplay();
 8000b84:	f7ff fd44 	bl	8000610 <ClearStratagemOnDisplay>
            if(GameData.sequence_array_cursor==(INIT_STRATAGEM_NUM+GameData.round_num)){
 8000b88:	4b39      	ldr	r3, [pc, #228]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	461a      	mov	r2, r3
 8000b8e:	4b38      	ldr	r3, [pc, #224]	@ (8000c70 <GameProcessor+0x2c4>)
 8000b90:	799b      	ldrb	r3, [r3, #6]
 8000b92:	3305      	adds	r3, #5
 8000b94:	429a      	cmp	r2, r3
 8000b96:	d11a      	bne.n	8000bce <GameProcessor+0x222>
              GameSubStateMachine=ROUND_COMPLETE; //change state
 8000b98:	4b32      	ldr	r3, [pc, #200]	@ (8000c64 <GameProcessor+0x2b8>)
 8000b9a:	2202      	movs	r2, #2
 8000b9c:	701a      	strb	r2, [r3, #0]
              DisplayAfterRoundInfo(0,GameData.user_score);            //update lcd
 8000b9e:	4b34      	ldr	r3, [pc, #208]	@ (8000c70 <GameProcessor+0x2c4>)
 8000ba0:	78db      	ldrb	r3, [r3, #3]
 8000ba2:	4619      	mov	r1, r3
 8000ba4:	2000      	movs	r0, #0
 8000ba6:	f7ff fdbd 	bl	8000724 <DisplayAfterRoundInfo>
              StartTimeout(IDLE_TIMEOUT);         //
 8000baa:	2004      	movs	r0, #4
 8000bac:	f000 f86a 	bl	8000c84 <StartTimeout>
              StartTimeout(SW_BLOCK_TIMEOUT);
 8000bb0:	2005      	movs	r0, #5
 8000bb2:	f000 f867 	bl	8000c84 <StartTimeout>
 8000bb6:	e00a      	b.n	8000bce <GameProcessor+0x222>
          GameData.display_full_stratagem_flag=1;
 8000bb8:	4b2d      	ldr	r3, [pc, #180]	@ (8000c70 <GameProcessor+0x2c4>)
 8000bba:	2201      	movs	r2, #1
 8000bbc:	711a      	strb	r2, [r3, #4]
          GameData.input.sequence=0;
 8000bbe:	4b2c      	ldr	r3, [pc, #176]	@ (8000c70 <GameProcessor+0x2c4>)
 8000bc0:	2200      	movs	r2, #0
 8000bc2:	609a      	str	r2, [r3, #8]
          GameData.sequence_cursor=0;
 8000bc4:	4b2a      	ldr	r3, [pc, #168]	@ (8000c70 <GameProcessor+0x2c4>)
 8000bc6:	2200      	movs	r2, #0
 8000bc8:	705a      	strb	r2, [r3, #1]
          ClearStratagemOnDisplay();
 8000bca:	f7ff fd21 	bl	8000610 <ClearStratagemOnDisplay>
      if(last_event==GAME_TIMEOUT){
 8000bce:	79fb      	ldrb	r3, [r7, #7]
 8000bd0:	2b03      	cmp	r3, #3
 8000bd2:	d13f      	bne.n	8000c54 <GameProcessor+0x2a8>
        StartTimeout(IDLE_TIMEOUT);
 8000bd4:	2004      	movs	r0, #4
 8000bd6:	f000 f855 	bl	8000c84 <StartTimeout>
        DisplayFinalRoundInfo(GameData.user_score);
 8000bda:	4b25      	ldr	r3, [pc, #148]	@ (8000c70 <GameProcessor+0x2c4>)
 8000bdc:	78db      	ldrb	r3, [r3, #3]
 8000bde:	4618      	mov	r0, r3
 8000be0:	f7ff fde2 	bl	80007a8 <DisplayFinalRoundInfo>
        GameData.user_score=0;
 8000be4:	4b22      	ldr	r3, [pc, #136]	@ (8000c70 <GameProcessor+0x2c4>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	70da      	strb	r2, [r3, #3]
        GameSubStateMachine=START_COUNTDOWN;
 8000bea:	4b1e      	ldr	r3, [pc, #120]	@ (8000c64 <GameProcessor+0x2b8>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	701a      	strb	r2, [r3, #0]
        AppStateMachine=GAME_ENDED;
 8000bf0:	4b23      	ldr	r3, [pc, #140]	@ (8000c80 <GameProcessor+0x2d4>)
 8000bf2:	2202      	movs	r2, #2
 8000bf4:	701a      	strb	r2, [r3, #0]
        StartTimeout(SW_BLOCK_TIMEOUT);
 8000bf6:	2005      	movs	r0, #5
 8000bf8:	f000 f844 	bl	8000c84 <StartTimeout>
        GameData.round_num=0;
 8000bfc:	4b1c      	ldr	r3, [pc, #112]	@ (8000c70 <GameProcessor+0x2c4>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	719a      	strb	r2, [r3, #6]
      break;
 8000c02:	e027      	b.n	8000c54 <GameProcessor+0x2a8>
      if(last_event==IDLE_TIMEOUT){
 8000c04:	79fb      	ldrb	r3, [r7, #7]
 8000c06:	2b04      	cmp	r3, #4
 8000c08:	d105      	bne.n	8000c16 <GameProcessor+0x26a>
        GameSubStateMachine=START_COUNTDOWN;
 8000c0a:	4b16      	ldr	r3, [pc, #88]	@ (8000c64 <GameProcessor+0x2b8>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	701a      	strb	r2, [r3, #0]
        AppStateMachine=WAIT_FOR_START;
 8000c10:	4b1b      	ldr	r3, [pc, #108]	@ (8000c80 <GameProcessor+0x2d4>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	701a      	strb	r2, [r3, #0]
      if(last_event==SW_BLOCK_TIMEOUT){
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	2b05      	cmp	r3, #5
 8000c1a:	d102      	bne.n	8000c22 <GameProcessor+0x276>
        GameData.sw_unlock_flag=1;
 8000c1c:	4b14      	ldr	r3, [pc, #80]	@ (8000c70 <GameProcessor+0x2c4>)
 8000c1e:	2201      	movs	r2, #1
 8000c20:	715a      	strb	r2, [r3, #5]
      if(last_event==ANY_BUTTON_PRESSED && GameData.sw_unlock_flag){
 8000c22:	79fb      	ldrb	r3, [r7, #7]
 8000c24:	2b01      	cmp	r3, #1
 8000c26:	d117      	bne.n	8000c58 <GameProcessor+0x2ac>
 8000c28:	4b11      	ldr	r3, [pc, #68]	@ (8000c70 <GameProcessor+0x2c4>)
 8000c2a:	795b      	ldrb	r3, [r3, #5]
 8000c2c:	2b00      	cmp	r3, #0
 8000c2e:	d013      	beq.n	8000c58 <GameProcessor+0x2ac>
        StartTimeout(CTDOWN_TIMEOUT);
 8000c30:	2002      	movs	r0, #2
 8000c32:	f000 f827 	bl	8000c84 <StartTimeout>
        GameSubStateMachine=START_COUNTDOWN;
 8000c36:	4b0b      	ldr	r3, [pc, #44]	@ (8000c64 <GameProcessor+0x2b8>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	701a      	strb	r2, [r3, #0]
        GameData.round_num++;
 8000c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8000c70 <GameProcessor+0x2c4>)
 8000c3e:	799b      	ldrb	r3, [r3, #6]
 8000c40:	3301      	adds	r3, #1
 8000c42:	b2da      	uxtb	r2, r3
 8000c44:	4b0a      	ldr	r3, [pc, #40]	@ (8000c70 <GameProcessor+0x2c4>)
 8000c46:	719a      	strb	r2, [r3, #6]
        GameData.sw_unlock_flag=0;
 8000c48:	4b09      	ldr	r3, [pc, #36]	@ (8000c70 <GameProcessor+0x2c4>)
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	715a      	strb	r2, [r3, #5]
      break;
 8000c4e:	e003      	b.n	8000c58 <GameProcessor+0x2ac>
      break;
 8000c50:	bf00      	nop
 8000c52:	e002      	b.n	8000c5a <GameProcessor+0x2ae>
      break;
 8000c54:	bf00      	nop
 8000c56:	e000      	b.n	8000c5a <GameProcessor+0x2ae>
      break;
 8000c58:	bf00      	nop
}
 8000c5a:	bf00      	nop
 8000c5c:	3714      	adds	r7, #20
 8000c5e:	46bd      	mov	sp, r7
 8000c60:	bd90      	pop	{r4, r7, pc}
 8000c62:	bf00      	nop
 8000c64:	200001ed 	.word	0x200001ed
 8000c68:	20000060 	.word	0x20000060
 8000c6c:	10624dd3 	.word	0x10624dd3
 8000c70:	200001f0 	.word	0x200001f0
 8000c74:	20000370 	.word	0x20000370
 8000c78:	24924925 	.word	0x24924925
 8000c7c:	080082c8 	.word	0x080082c8
 8000c80:	200001ee 	.word	0x200001ee

08000c84 <StartTimeout>:


void StartTimeout(GameEvents TimeoutType){
 8000c84:	b580      	push	{r7, lr}
 8000c86:	b084      	sub	sp, #16
 8000c88:	af00      	add	r7, sp, #0
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	71fb      	strb	r3, [r7, #7]
  TimeoutDataStruct * timeout_local=NULL;
 8000c8e:	2300      	movs	r3, #0
 8000c90:	60fb      	str	r3, [r7, #12]
  uint8_t i=0;
 8000c92:	2300      	movs	r3, #0
 8000c94:	72fb      	strb	r3, [r7, #11]
  while(i<TIMEOUTS_COUNT){
 8000c96:	e010      	b.n	8000cba <StartTimeout+0x36>
    if(Timeouts[i]->timeout_type==TimeoutType){
 8000c98:	7afb      	ldrb	r3, [r7, #11]
 8000c9a:	4a11      	ldr	r2, [pc, #68]	@ (8000ce0 <StartTimeout+0x5c>)
 8000c9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ca0:	781b      	ldrb	r3, [r3, #0]
 8000ca2:	79fa      	ldrb	r2, [r7, #7]
 8000ca4:	429a      	cmp	r2, r3
 8000ca6:	d105      	bne.n	8000cb4 <StartTimeout+0x30>
      timeout_local=Timeouts[i];
 8000ca8:	7afb      	ldrb	r3, [r7, #11]
 8000caa:	4a0d      	ldr	r2, [pc, #52]	@ (8000ce0 <StartTimeout+0x5c>)
 8000cac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cb0:	60fb      	str	r3, [r7, #12]
      break;
 8000cb2:	e005      	b.n	8000cc0 <StartTimeout+0x3c>
    }
    else
      i++;
 8000cb4:	7afb      	ldrb	r3, [r7, #11]
 8000cb6:	3301      	adds	r3, #1
 8000cb8:	72fb      	strb	r3, [r7, #11]
  while(i<TIMEOUTS_COUNT){
 8000cba:	7afb      	ldrb	r3, [r7, #11]
 8000cbc:	2b03      	cmp	r3, #3
 8000cbe:	d9eb      	bls.n	8000c98 <StartTimeout+0x14>
  }
  if(timeout_local==NULL)
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d008      	beq.n	8000cd8 <StartTimeout+0x54>
    return;
  timeout_local->start_timestamp=HAL_GetTick();
 8000cc6:	f000 fe69 	bl	800199c <HAL_GetTick>
 8000cca:	4602      	mov	r2, r0
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	605a      	str	r2, [r3, #4]
  //timeout_local->stop_timestamp+=timeout_local->start_timestamp;
  timeout_local->is_active=1;
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	2201      	movs	r2, #1
 8000cd4:	705a      	strb	r2, [r3, #1]
 8000cd6:	e000      	b.n	8000cda <StartTimeout+0x56>
    return;
 8000cd8:	bf00      	nop
}
 8000cda:	3710      	adds	r7, #16
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	20000060 	.word	0x20000060

08000ce4 <TimeoutProcessor>:

void TimeoutProcessor(void){
 8000ce4:	b580      	push	{r7, lr}
 8000ce6:	b082      	sub	sp, #8
 8000ce8:	af00      	add	r7, sp, #0
  for(uint8_t i=0;i<TIMEOUTS_COUNT;i++){
 8000cea:	2300      	movs	r3, #0
 8000cec:	71fb      	strb	r3, [r7, #7]
 8000cee:	e027      	b.n	8000d40 <TimeoutProcessor+0x5c>
    if((HAL_GetTick()-Timeouts[i]->start_timestamp)>Timeouts[i]->timespan && Timeouts[i]->is_active){
 8000cf0:	f000 fe54 	bl	800199c <HAL_GetTick>
 8000cf4:	4602      	mov	r2, r0
 8000cf6:	79fb      	ldrb	r3, [r7, #7]
 8000cf8:	4915      	ldr	r1, [pc, #84]	@ (8000d50 <TimeoutProcessor+0x6c>)
 8000cfa:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000cfe:	685b      	ldr	r3, [r3, #4]
 8000d00:	1ad2      	subs	r2, r2, r3
 8000d02:	79fb      	ldrb	r3, [r7, #7]
 8000d04:	4912      	ldr	r1, [pc, #72]	@ (8000d50 <TimeoutProcessor+0x6c>)
 8000d06:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000d0a:	689b      	ldr	r3, [r3, #8]
 8000d0c:	429a      	cmp	r2, r3
 8000d0e:	d914      	bls.n	8000d3a <TimeoutProcessor+0x56>
 8000d10:	79fb      	ldrb	r3, [r7, #7]
 8000d12:	4a0f      	ldr	r2, [pc, #60]	@ (8000d50 <TimeoutProcessor+0x6c>)
 8000d14:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d18:	785b      	ldrb	r3, [r3, #1]
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d00d      	beq.n	8000d3a <TimeoutProcessor+0x56>
      PlaceEventInQueue(Timeouts[i]->timeout_type);
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	4a0b      	ldr	r2, [pc, #44]	@ (8000d50 <TimeoutProcessor+0x6c>)
 8000d22:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d26:	781b      	ldrb	r3, [r3, #0]
 8000d28:	4618      	mov	r0, r3
 8000d2a:	f7ff fd9b 	bl	8000864 <PlaceEventInQueue>
      Timeouts[i]->is_active=0;
 8000d2e:	79fb      	ldrb	r3, [r7, #7]
 8000d30:	4a07      	ldr	r2, [pc, #28]	@ (8000d50 <TimeoutProcessor+0x6c>)
 8000d32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000d36:	2200      	movs	r2, #0
 8000d38:	705a      	strb	r2, [r3, #1]
  for(uint8_t i=0;i<TIMEOUTS_COUNT;i++){
 8000d3a:	79fb      	ldrb	r3, [r7, #7]
 8000d3c:	3301      	adds	r3, #1
 8000d3e:	71fb      	strb	r3, [r7, #7]
 8000d40:	79fb      	ldrb	r3, [r7, #7]
 8000d42:	2b03      	cmp	r3, #3
 8000d44:	d9d4      	bls.n	8000cf0 <TimeoutProcessor+0xc>
    }
  }
}
 8000d46:	bf00      	nop
 8000d48:	bf00      	nop
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	20000060 	.word	0x20000060

08000d54 <ParseKeysToLcdArrows>:

uint8_t ParseKeysToLcdArrows(uint8_t result){
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]
  switch(result){
 8000d5e:	79fb      	ldrb	r3, [r7, #7]
 8000d60:	3b01      	subs	r3, #1
 8000d62:	2b07      	cmp	r3, #7
 8000d64:	d81a      	bhi.n	8000d9c <ParseKeysToLcdArrows+0x48>
 8000d66:	a201      	add	r2, pc, #4	@ (adr r2, 8000d6c <ParseKeysToLcdArrows+0x18>)
 8000d68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d6c:	08000d8d 	.word	0x08000d8d
 8000d70:	08000d99 	.word	0x08000d99
 8000d74:	08000d9d 	.word	0x08000d9d
 8000d78:	08000d91 	.word	0x08000d91
 8000d7c:	08000d9d 	.word	0x08000d9d
 8000d80:	08000d9d 	.word	0x08000d9d
 8000d84:	08000d9d 	.word	0x08000d9d
 8000d88:	08000d95 	.word	0x08000d95
    case KEY_UP_Pin:
      return ARROW_UP;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	e006      	b.n	8000d9e <ParseKeysToLcdArrows+0x4a>
    case KEY_LEFT_Pin:
      return ARROW_LEFT;
 8000d90:	237f      	movs	r3, #127	@ 0x7f
 8000d92:	e004      	b.n	8000d9e <ParseKeysToLcdArrows+0x4a>
    case KEY_DOWN_Pin:
      return ARROW_DOWN;
 8000d94:	2301      	movs	r3, #1
 8000d96:	e002      	b.n	8000d9e <ParseKeysToLcdArrows+0x4a>
    case KEY_RIGHT_Pin:
      return ARROW_RIGHT;
 8000d98:	237e      	movs	r3, #126	@ 0x7e
 8000d9a:	e000      	b.n	8000d9e <ParseKeysToLcdArrows+0x4a>
    default:
      return ' ';
 8000d9c:	2320      	movs	r3, #32
  }
}
 8000d9e:	4618      	mov	r0, r3
 8000da0:	370c      	adds	r7, #12
 8000da2:	46bd      	mov	sp, r7
 8000da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da8:	4770      	bx	lr
 8000daa:	bf00      	nop

08000dac <ParseInvertedKeysToLcdArrows>:

uint8_t ParseInvertedKeysToLcdArrows(uint8_t result){
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	71fb      	strb	r3, [r7, #7]
  switch(result){
 8000db6:	79fb      	ldrb	r3, [r7, #7]
 8000db8:	3b01      	subs	r3, #1
 8000dba:	2b07      	cmp	r3, #7
 8000dbc:	d81a      	bhi.n	8000df4 <ParseInvertedKeysToLcdArrows+0x48>
 8000dbe:	a201      	add	r2, pc, #4	@ (adr r2, 8000dc4 <ParseInvertedKeysToLcdArrows+0x18>)
 8000dc0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dc4:	08000de5 	.word	0x08000de5
 8000dc8:	08000df1 	.word	0x08000df1
 8000dcc:	08000df5 	.word	0x08000df5
 8000dd0:	08000de9 	.word	0x08000de9
 8000dd4:	08000df5 	.word	0x08000df5
 8000dd8:	08000df5 	.word	0x08000df5
 8000ddc:	08000df5 	.word	0x08000df5
 8000de0:	08000ded 	.word	0x08000ded
    case KEY_UP_Pin:
      return INV_ARROW_UP;
 8000de4:	2302      	movs	r3, #2
 8000de6:	e006      	b.n	8000df6 <ParseInvertedKeysToLcdArrows+0x4a>
    case KEY_LEFT_Pin:
      return INV_ARROW_LEFT;
 8000de8:	2305      	movs	r3, #5
 8000dea:	e004      	b.n	8000df6 <ParseInvertedKeysToLcdArrows+0x4a>
    case KEY_DOWN_Pin:
      return INV_ARROW_DOWN;
 8000dec:	2303      	movs	r3, #3
 8000dee:	e002      	b.n	8000df6 <ParseInvertedKeysToLcdArrows+0x4a>
    case KEY_RIGHT_Pin:
      return INV_ARROW_RIGHT;
 8000df0:	2304      	movs	r3, #4
 8000df2:	e000      	b.n	8000df6 <ParseInvertedKeysToLcdArrows+0x4a>
    default:
      return ' ';
 8000df4:	2320      	movs	r3, #32
  }
}
 8000df6:	4618      	mov	r0, r3
 8000df8:	370c      	adds	r7, #12
 8000dfa:	46bd      	mov	sp, r7
 8000dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e00:	4770      	bx	lr
 8000e02:	bf00      	nop

08000e04 <UpdateLastPressedKey>:

void UpdateLastPressedKey(uint8_t last_key){
 8000e04:	b480      	push	{r7}
 8000e06:	b083      	sub	sp, #12
 8000e08:	af00      	add	r7, sp, #0
 8000e0a:	4603      	mov	r3, r0
 8000e0c:	71fb      	strb	r3, [r7, #7]
  GameData.last_pressed_button=last_key;
 8000e0e:	4a04      	ldr	r2, [pc, #16]	@ (8000e20 <UpdateLastPressedKey+0x1c>)
 8000e10:	79fb      	ldrb	r3, [r7, #7]
 8000e12:	7093      	strb	r3, [r2, #2]
}
 8000e14:	bf00      	nop
 8000e16:	370c      	adds	r7, #12
 8000e18:	46bd      	mov	sp, r7
 8000e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1e:	4770      	bx	lr
 8000e20:	200001f0 	.word	0x200001f0

08000e24 <lcd_init>:

/** @brief: moving a cursor to the start of a specific line */
void lcd_set_line(uint8_t line);

/** @brief: initialization of lcd to work with i2c module*/
void lcd_init (void){
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	// 4 bit initialisation
	HAL_Delay(50);  // wait for >40ms
 8000e28:	2032      	movs	r0, #50	@ 0x32
 8000e2a:	f000 fdc3 	bl	80019b4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000e2e:	2030      	movs	r0, #48	@ 0x30
 8000e30:	f000 f838 	bl	8000ea4 <lcd_send_cmd>
	HAL_Delay(10);  // wait for >4.1ms
 8000e34:	200a      	movs	r0, #10
 8000e36:	f000 fdbd 	bl	80019b4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000e3a:	2030      	movs	r0, #48	@ 0x30
 8000e3c:	f000 f832 	bl	8000ea4 <lcd_send_cmd>
	HAL_Delay(5);  // wait for >100us
 8000e40:	2005      	movs	r0, #5
 8000e42:	f000 fdb7 	bl	80019b4 <HAL_Delay>
	lcd_send_cmd (0x30);
 8000e46:	2030      	movs	r0, #48	@ 0x30
 8000e48:	f000 f82c 	bl	8000ea4 <lcd_send_cmd>
	HAL_Delay(20);
 8000e4c:	2014      	movs	r0, #20
 8000e4e:	f000 fdb1 	bl	80019b4 <HAL_Delay>
	lcd_send_cmd (0x20);  // 4bit mode
 8000e52:	2020      	movs	r0, #32
 8000e54:	f000 f826 	bl	8000ea4 <lcd_send_cmd>
	HAL_Delay(20);
 8000e58:	2014      	movs	r0, #20
 8000e5a:	f000 fdab 	bl	80019b4 <HAL_Delay>

  // dislay initialisation
	lcd_send_cmd (0x28); // Function set --> DL=0 (4 bit mode), N = 1 (2 line display) F = 0 (5x8 characters)
 8000e5e:	2028      	movs	r0, #40	@ 0x28
 8000e60:	f000 f820 	bl	8000ea4 <lcd_send_cmd>
	HAL_Delay(5);
 8000e64:	2005      	movs	r0, #5
 8000e66:	f000 fda5 	bl	80019b4 <HAL_Delay>
	lcd_send_cmd (0x08); //Display on/off control --> D=0,C=0, B=0  ---> display off
 8000e6a:	2008      	movs	r0, #8
 8000e6c:	f000 f81a 	bl	8000ea4 <lcd_send_cmd>
	HAL_Delay(5);
 8000e70:	2005      	movs	r0, #5
 8000e72:	f000 fd9f 	bl	80019b4 <HAL_Delay>
	lcd_send_cmd (0x01);  // clear display
 8000e76:	2001      	movs	r0, #1
 8000e78:	f000 f814 	bl	8000ea4 <lcd_send_cmd>
	HAL_Delay(1);
 8000e7c:	2001      	movs	r0, #1
 8000e7e:	f000 fd99 	bl	80019b4 <HAL_Delay>
	HAL_Delay(5);
 8000e82:	2005      	movs	r0, #5
 8000e84:	f000 fd96 	bl	80019b4 <HAL_Delay>
	lcd_send_cmd (0x06); //Entry mode set --> I/D = 1 (increment cursor) & S = 0 (no shift)
 8000e88:	2006      	movs	r0, #6
 8000e8a:	f000 f80b 	bl	8000ea4 <lcd_send_cmd>
	HAL_Delay(5);
 8000e8e:	2005      	movs	r0, #5
 8000e90:	f000 fd90 	bl	80019b4 <HAL_Delay>
	lcd_send_cmd (0x0C); //Display on/off control --> D = 1, C and B = 0. (Cursor and blink, last two bits)
 8000e94:	200c      	movs	r0, #12
 8000e96:	f000 f805 	bl	8000ea4 <lcd_send_cmd>
	lcd_clear_buffer();
 8000e9a:	f000 f8bf 	bl	800101c <lcd_clear_buffer>
}
 8000e9e:	bf00      	nop
 8000ea0:	bd80      	pop	{r7, pc}
	...

08000ea4 <lcd_send_cmd>:

/** @brief: sends command to an lcd*/
void lcd_send_cmd (char cmd){
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b086      	sub	sp, #24
 8000ea8:	af02      	add	r7, sp, #8
 8000eaa:	4603      	mov	r3, r0
 8000eac:	71fb      	strb	r3, [r7, #7]
  char data_u, data_l;
	uint8_t data_t[4];
	data_u = (cmd&0xf0);
 8000eae:	79fb      	ldrb	r3, [r7, #7]
 8000eb0:	f023 030f 	bic.w	r3, r3, #15
 8000eb4:	73fb      	strb	r3, [r7, #15]
	data_l = ((cmd<<4)&0xf0);
 8000eb6:	79fb      	ldrb	r3, [r7, #7]
 8000eb8:	011b      	lsls	r3, r3, #4
 8000eba:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0C;  //en=1, rs=0
 8000ebc:	7bfb      	ldrb	r3, [r7, #15]
 8000ebe:	f043 030c 	orr.w	r3, r3, #12
 8000ec2:	b2db      	uxtb	r3, r3
 8000ec4:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x08;  //en=0, rs=0
 8000ec6:	7bfb      	ldrb	r3, [r7, #15]
 8000ec8:	f043 0308 	orr.w	r3, r3, #8
 8000ecc:	b2db      	uxtb	r3, r3
 8000ece:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0C;  //en=1, rs=0
 8000ed0:	7bbb      	ldrb	r3, [r7, #14]
 8000ed2:	f043 030c 	orr.w	r3, r3, #12
 8000ed6:	b2db      	uxtb	r3, r3
 8000ed8:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x08;  //en=0, rs=0
 8000eda:	7bbb      	ldrb	r3, [r7, #14]
 8000edc:	f043 0308 	orr.w	r3, r3, #8
 8000ee0:	b2db      	uxtb	r3, r3
 8000ee2:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000ee4:	f107 0208 	add.w	r2, r7, #8
 8000ee8:	2364      	movs	r3, #100	@ 0x64
 8000eea:	9300      	str	r3, [sp, #0]
 8000eec:	2304      	movs	r3, #4
 8000eee:	214e      	movs	r1, #78	@ 0x4e
 8000ef0:	4803      	ldr	r0, [pc, #12]	@ (8000f00 <lcd_send_cmd+0x5c>)
 8000ef2:	f001 f89b 	bl	800202c <HAL_I2C_Master_Transmit>
}
 8000ef6:	bf00      	nop
 8000ef8:	3710      	adds	r7, #16
 8000efa:	46bd      	mov	sp, r7
 8000efc:	bd80      	pop	{r7, pc}
 8000efe:	bf00      	nop
 8000f00:	20000288 	.word	0x20000288

08000f04 <lcd_send_data>:

/** @brief: sends data to an lcd*/
void lcd_send_data (char data){
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b086      	sub	sp, #24
 8000f08:	af02      	add	r7, sp, #8
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	71fb      	strb	r3, [r7, #7]
	char data_u, data_l;
	uint8_t data_t[4];
	data_u = (data&0xf0);
 8000f0e:	79fb      	ldrb	r3, [r7, #7]
 8000f10:	f023 030f 	bic.w	r3, r3, #15
 8000f14:	73fb      	strb	r3, [r7, #15]
	data_l = ((data<<4)&0xf0);
 8000f16:	79fb      	ldrb	r3, [r7, #7]
 8000f18:	011b      	lsls	r3, r3, #4
 8000f1a:	73bb      	strb	r3, [r7, #14]
	data_t[0] = data_u|0x0D;  //en=1, rs=1
 8000f1c:	7bfb      	ldrb	r3, [r7, #15]
 8000f1e:	f043 030d 	orr.w	r3, r3, #13
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	723b      	strb	r3, [r7, #8]
	data_t[1] = data_u|0x09;  //en=0, rs=1
 8000f26:	7bfb      	ldrb	r3, [r7, #15]
 8000f28:	f043 0309 	orr.w	r3, r3, #9
 8000f2c:	b2db      	uxtb	r3, r3
 8000f2e:	727b      	strb	r3, [r7, #9]
	data_t[2] = data_l|0x0D;  //en=1, rs=1
 8000f30:	7bbb      	ldrb	r3, [r7, #14]
 8000f32:	f043 030d 	orr.w	r3, r3, #13
 8000f36:	b2db      	uxtb	r3, r3
 8000f38:	72bb      	strb	r3, [r7, #10]
	data_t[3] = data_l|0x09;  //en=0, rs=1
 8000f3a:	7bbb      	ldrb	r3, [r7, #14]
 8000f3c:	f043 0309 	orr.w	r3, r3, #9
 8000f40:	b2db      	uxtb	r3, r3
 8000f42:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit (&hi2c1, SLAVE_ADDRESS_LCD,(uint8_t *) data_t, 4, 100);
 8000f44:	f107 0208 	add.w	r2, r7, #8
 8000f48:	2364      	movs	r3, #100	@ 0x64
 8000f4a:	9300      	str	r3, [sp, #0]
 8000f4c:	2304      	movs	r3, #4
 8000f4e:	214e      	movs	r1, #78	@ 0x4e
 8000f50:	4803      	ldr	r0, [pc, #12]	@ (8000f60 <lcd_send_data+0x5c>)
 8000f52:	f001 f86b 	bl	800202c <HAL_I2C_Master_Transmit>
}
 8000f56:	bf00      	nop
 8000f58:	3710      	adds	r7, #16
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	20000288 	.word	0x20000288

08000f64 <lcd_set_line>:

/** @brief: moving a cursor to the start of a specific line */
void lcd_set_line(uint8_t line){
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b084      	sub	sp, #16
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	71fb      	strb	r3, [r7, #7]
	uint8_t frame=0x80;
 8000f6e:	2380      	movs	r3, #128	@ 0x80
 8000f70:	73fb      	strb	r3, [r7, #15]
	switch(line){
 8000f72:	79fb      	ldrb	r3, [r7, #7]
 8000f74:	2b03      	cmp	r3, #3
 8000f76:	d81a      	bhi.n	8000fae <lcd_set_line+0x4a>
 8000f78:	a201      	add	r2, pc, #4	@ (adr r2, 8000f80 <lcd_set_line+0x1c>)
 8000f7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f7e:	bf00      	nop
 8000f80:	08000faf 	.word	0x08000faf
 8000f84:	08000f91 	.word	0x08000f91
 8000f88:	08000f9b 	.word	0x08000f9b
 8000f8c:	08000fa5 	.word	0x08000fa5
		case 0:
			frame|=0x00;
			break;
		case 1:
			frame|=0x40;
 8000f90:	7bfb      	ldrb	r3, [r7, #15]
 8000f92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f96:	73fb      	strb	r3, [r7, #15]
			break;
 8000f98:	e009      	b.n	8000fae <lcd_set_line+0x4a>
		case 2:
			frame|=0x14;
 8000f9a:	7bfb      	ldrb	r3, [r7, #15]
 8000f9c:	f043 0314 	orr.w	r3, r3, #20
 8000fa0:	73fb      	strb	r3, [r7, #15]
			break;
 8000fa2:	e004      	b.n	8000fae <lcd_set_line+0x4a>
		case 3:
			frame|=0x54;
 8000fa4:	7bfb      	ldrb	r3, [r7, #15]
 8000fa6:	f043 0354 	orr.w	r3, r3, #84	@ 0x54
 8000faa:	73fb      	strb	r3, [r7, #15]
			break;
 8000fac:	bf00      	nop
	}
	lcd_send_cmd(frame);
 8000fae:	7bfb      	ldrb	r3, [r7, #15]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ff77 	bl	8000ea4 <lcd_send_cmd>
}
 8000fb6:	bf00      	nop
 8000fb8:	3710      	adds	r7, #16
 8000fba:	46bd      	mov	sp, r7
 8000fbc:	bd80      	pop	{r7, pc}
 8000fbe:	bf00      	nop

08000fc0 <lcd_send_string>:
void lcd_clear(void){
	lcd_send_cmd (0x01);
}

/** @brief: sends full string on one line of lcd */
void lcd_send_string (char *str,uint8_t size){
 8000fc0:	b580      	push	{r7, lr}
 8000fc2:	b082      	sub	sp, #8
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	460b      	mov	r3, r1
 8000fca:	70fb      	strb	r3, [r7, #3]
	while (size--) lcd_send_data (*str++);
 8000fcc:	e006      	b.n	8000fdc <lcd_send_string+0x1c>
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	1c5a      	adds	r2, r3, #1
 8000fd2:	607a      	str	r2, [r7, #4]
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	4618      	mov	r0, r3
 8000fd8:	f7ff ff94 	bl	8000f04 <lcd_send_data>
 8000fdc:	78fb      	ldrb	r3, [r7, #3]
 8000fde:	1e5a      	subs	r2, r3, #1
 8000fe0:	70fa      	strb	r2, [r7, #3]
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d1f3      	bne.n	8000fce <lcd_send_string+0xe>
}
 8000fe6:	bf00      	nop
 8000fe8:	bf00      	nop
 8000fea:	3708      	adds	r7, #8
 8000fec:	46bd      	mov	sp, r7
 8000fee:	bd80      	pop	{r7, pc}

08000ff0 <lcd_update_buffer>:

/** @brief: updates a buffer with our data */
void lcd_update_buffer(uint8_t * data , uint8_t size,uint8_t offset){
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	b082      	sub	sp, #8
 8000ff4:	af00      	add	r7, sp, #0
 8000ff6:	6078      	str	r0, [r7, #4]
 8000ff8:	460b      	mov	r3, r1
 8000ffa:	70fb      	strb	r3, [r7, #3]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	70bb      	strb	r3, [r7, #2]
	memcpy(LCD_80buf+offset,data,size);
 8001000:	78bb      	ldrb	r3, [r7, #2]
 8001002:	4a05      	ldr	r2, [pc, #20]	@ (8001018 <lcd_update_buffer+0x28>)
 8001004:	4413      	add	r3, r2
 8001006:	78fa      	ldrb	r2, [r7, #3]
 8001008:	6879      	ldr	r1, [r7, #4]
 800100a:	4618      	mov	r0, r3
 800100c:	f006 f91e 	bl	800724c <memcpy>
}
 8001010:	bf00      	nop
 8001012:	3708      	adds	r7, #8
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	20000238 	.word	0x20000238

0800101c <lcd_clear_buffer>:

void lcd_clear_buffer(void){
 800101c:	b580      	push	{r7, lr}
 800101e:	af00      	add	r7, sp, #0
  memset(LCD_80buf,' ',80);
 8001020:	2250      	movs	r2, #80	@ 0x50
 8001022:	2120      	movs	r1, #32
 8001024:	4802      	ldr	r0, [pc, #8]	@ (8001030 <lcd_clear_buffer+0x14>)
 8001026:	f006 f8dd 	bl	80071e4 <memset>
}
 800102a:	bf00      	nop
 800102c:	bd80      	pop	{r7, pc}
 800102e:	bf00      	nop
 8001030:	20000238 	.word	0x20000238

08001034 <lcd_update_screen>:

/** @brief: sends full data to the lcd to update whole screen */
void lcd_update_screen(void){
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
	lcd_set_line(0);
 8001038:	2000      	movs	r0, #0
 800103a:	f7ff ff93 	bl	8000f64 <lcd_set_line>
	lcd_send_string(LCD_80buf,20);
 800103e:	2114      	movs	r1, #20
 8001040:	480e      	ldr	r0, [pc, #56]	@ (800107c <lcd_update_screen+0x48>)
 8001042:	f7ff ffbd 	bl	8000fc0 <lcd_send_string>
	lcd_set_line(1);
 8001046:	2001      	movs	r0, #1
 8001048:	f7ff ff8c 	bl	8000f64 <lcd_set_line>
	lcd_send_string(LCD_80buf+20,20);
 800104c:	4b0c      	ldr	r3, [pc, #48]	@ (8001080 <lcd_update_screen+0x4c>)
 800104e:	2114      	movs	r1, #20
 8001050:	4618      	mov	r0, r3
 8001052:	f7ff ffb5 	bl	8000fc0 <lcd_send_string>
	lcd_set_line(2);
 8001056:	2002      	movs	r0, #2
 8001058:	f7ff ff84 	bl	8000f64 <lcd_set_line>
	lcd_send_string(LCD_80buf+40,20);
 800105c:	4b09      	ldr	r3, [pc, #36]	@ (8001084 <lcd_update_screen+0x50>)
 800105e:	2114      	movs	r1, #20
 8001060:	4618      	mov	r0, r3
 8001062:	f7ff ffad 	bl	8000fc0 <lcd_send_string>
	lcd_set_line(3);
 8001066:	2003      	movs	r0, #3
 8001068:	f7ff ff7c 	bl	8000f64 <lcd_set_line>
	lcd_send_string(LCD_80buf+60,20);
 800106c:	4b06      	ldr	r3, [pc, #24]	@ (8001088 <lcd_update_screen+0x54>)
 800106e:	2114      	movs	r1, #20
 8001070:	4618      	mov	r0, r3
 8001072:	f7ff ffa5 	bl	8000fc0 <lcd_send_string>
}
 8001076:	bf00      	nop
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	20000238 	.word	0x20000238
 8001080:	2000024c 	.word	0x2000024c
 8001084:	20000260 	.word	0x20000260
 8001088:	20000274 	.word	0x20000274

0800108c <lcd_set_custom_symbol>:

void lcd_set_custom_symbol(uint8_t *buf,uint8_t symbol_count){
 800108c:	b580      	push	{r7, lr}
 800108e:	b084      	sub	sp, #16
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
 8001094:	460b      	mov	r3, r1
 8001096:	70fb      	strb	r3, [r7, #3]
  lcd_send_cmd(0x40);
 8001098:	2040      	movs	r0, #64	@ 0x40
 800109a:	f7ff ff03 	bl	8000ea4 <lcd_send_cmd>
  for(uint8_t i=0;i<symbol_count*8;i++)
 800109e:	2300      	movs	r3, #0
 80010a0:	73fb      	strb	r3, [r7, #15]
 80010a2:	e009      	b.n	80010b8 <lcd_set_custom_symbol+0x2c>
    lcd_send_data(buf[i]);
 80010a4:	7bfb      	ldrb	r3, [r7, #15]
 80010a6:	687a      	ldr	r2, [r7, #4]
 80010a8:	4413      	add	r3, r2
 80010aa:	781b      	ldrb	r3, [r3, #0]
 80010ac:	4618      	mov	r0, r3
 80010ae:	f7ff ff29 	bl	8000f04 <lcd_send_data>
  for(uint8_t i=0;i<symbol_count*8;i++)
 80010b2:	7bfb      	ldrb	r3, [r7, #15]
 80010b4:	3301      	adds	r3, #1
 80010b6:	73fb      	strb	r3, [r7, #15]
 80010b8:	7bfa      	ldrb	r2, [r7, #15]
 80010ba:	78fb      	ldrb	r3, [r7, #3]
 80010bc:	00db      	lsls	r3, r3, #3
 80010be:	429a      	cmp	r2, r3
 80010c0:	dbf0      	blt.n	80010a4 <lcd_set_custom_symbol+0x18>
}
 80010c2:	bf00      	nop
 80010c4:	bf00      	nop
 80010c6:	3710      	adds	r7, #16
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010d0:	f000 fbff 	bl	80018d2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80010d4:	f000 f838 	bl	8001148 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80010d8:	f000 f922 	bl	8001320 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 80010dc:	f000 f8c0 	bl	8001260 <MX_LPUART1_UART_Init>
  MX_I2C1_Init();
 80010e0:	f000 f87e 	bl	80011e0 <MX_I2C1_Init>
  MX_RNG_Init();
 80010e4:	f000 f906 	bl	80012f4 <MX_RNG_Init>
  /* USER CODE BEGIN 2 */
  HAL_Delay(500);
 80010e8:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010ec:	f000 fc62 	bl	80019b4 <HAL_Delay>
  lcd_init();
 80010f0:	f7ff fe98 	bl	8000e24 <lcd_init>
  HAL_Delay(500);
 80010f4:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80010f8:	f000 fc5c 	bl	80019b4 <HAL_Delay>
  DisplayConfigCustomChars();
 80010fc:	f7ff fa7e 	bl	80005fc <DisplayConfigCustomChars>
  lcd_update_screen();
 8001100:	f7ff ff98 	bl	8001034 <lcd_update_screen>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001104:	f003 faba 	bl	800467c <osKernelInitialize>

  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of GameTask */
  GameTaskHandle = osThreadNew(StartGameTask, NULL, &GameTask_attributes);
 8001108:	4a09      	ldr	r2, [pc, #36]	@ (8001130 <main+0x64>)
 800110a:	2100      	movs	r1, #0
 800110c:	4809      	ldr	r0, [pc, #36]	@ (8001134 <main+0x68>)
 800110e:	f003 faff 	bl	8004710 <osThreadNew>
 8001112:	4603      	mov	r3, r0
 8001114:	4a08      	ldr	r2, [pc, #32]	@ (8001138 <main+0x6c>)
 8001116:	6013      	str	r3, [r2, #0]

  /* creation of DisplayTask */
  DisplayTaskHandle = osThreadNew(StartDisplayTask, NULL, &DisplayTask_attributes);
 8001118:	4a08      	ldr	r2, [pc, #32]	@ (800113c <main+0x70>)
 800111a:	2100      	movs	r1, #0
 800111c:	4808      	ldr	r0, [pc, #32]	@ (8001140 <main+0x74>)
 800111e:	f003 faf7 	bl	8004710 <osThreadNew>
 8001122:	4603      	mov	r3, r0
 8001124:	4a07      	ldr	r2, [pc, #28]	@ (8001144 <main+0x78>)
 8001126:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001128:	f003 facc 	bl	80046c4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800112c:	bf00      	nop
 800112e:	e7fd      	b.n	800112c <main+0x60>
 8001130:	080083ac 	.word	0x080083ac
 8001134:	080013e9 	.word	0x080013e9
 8001138:	20000384 	.word	0x20000384
 800113c:	080083d0 	.word	0x080083d0
 8001140:	08001425 	.word	0x08001425
 8001144:	20000894 	.word	0x20000894

08001148 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001148:	b580      	push	{r7, lr}
 800114a:	b094      	sub	sp, #80	@ 0x50
 800114c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800114e:	f107 0318 	add.w	r3, r7, #24
 8001152:	2238      	movs	r2, #56	@ 0x38
 8001154:	2100      	movs	r1, #0
 8001156:	4618      	mov	r0, r3
 8001158:	f006 f844 	bl	80071e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800115c:	1d3b      	adds	r3, r7, #4
 800115e:	2200      	movs	r2, #0
 8001160:	601a      	str	r2, [r3, #0]
 8001162:	605a      	str	r2, [r3, #4]
 8001164:	609a      	str	r2, [r3, #8]
 8001166:	60da      	str	r2, [r3, #12]
 8001168:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800116a:	2000      	movs	r0, #0
 800116c:	f001 fb28 	bl	80027c0 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE;
 8001170:	2321      	movs	r3, #33	@ 0x21
 8001172:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001174:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001178:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800117a:	2301      	movs	r3, #1
 800117c:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800117e:	2302      	movs	r3, #2
 8001180:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001182:	2303      	movs	r3, #3
 8001184:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV6;
 8001186:	2306      	movs	r3, #6
 8001188:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800118a:	2355      	movs	r3, #85	@ 0x55
 800118c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800118e:	2302      	movs	r3, #2
 8001190:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001192:	2302      	movs	r3, #2
 8001194:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001196:	2302      	movs	r3, #2
 8001198:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800119a:	f107 0318 	add.w	r3, r7, #24
 800119e:	4618      	mov	r0, r3
 80011a0:	f001 fbc2 	bl	8002928 <HAL_RCC_OscConfig>
 80011a4:	4603      	mov	r3, r0
 80011a6:	2b00      	cmp	r3, #0
 80011a8:	d001      	beq.n	80011ae <SystemClock_Config+0x66>
  {
    Error_Handler();
 80011aa:	f000 f946 	bl	800143a <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ae:	230f      	movs	r3, #15
 80011b0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011b2:	2303      	movs	r3, #3
 80011b4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011b6:	2300      	movs	r3, #0
 80011b8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011ba:	2300      	movs	r3, #0
 80011bc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011be:	2300      	movs	r3, #0
 80011c0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80011c2:	1d3b      	adds	r3, r7, #4
 80011c4:	2104      	movs	r1, #4
 80011c6:	4618      	mov	r0, r3
 80011c8:	f001 fec0 	bl	8002f4c <HAL_RCC_ClockConfig>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d001      	beq.n	80011d6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80011d2:	f000 f932 	bl	800143a <Error_Handler>
  }
}
 80011d6:	bf00      	nop
 80011d8:	3750      	adds	r7, #80	@ 0x50
 80011da:	46bd      	mov	sp, r7
 80011dc:	bd80      	pop	{r7, pc}
	...

080011e0 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80011e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001254 <MX_I2C1_Init+0x74>)
 80011e6:	4a1c      	ldr	r2, [pc, #112]	@ (8001258 <MX_I2C1_Init+0x78>)
 80011e8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40B285C2;
 80011ea:	4b1a      	ldr	r3, [pc, #104]	@ (8001254 <MX_I2C1_Init+0x74>)
 80011ec:	4a1b      	ldr	r2, [pc, #108]	@ (800125c <MX_I2C1_Init+0x7c>)
 80011ee:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80011f0:	4b18      	ldr	r3, [pc, #96]	@ (8001254 <MX_I2C1_Init+0x74>)
 80011f2:	2200      	movs	r2, #0
 80011f4:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011f6:	4b17      	ldr	r3, [pc, #92]	@ (8001254 <MX_I2C1_Init+0x74>)
 80011f8:	2201      	movs	r2, #1
 80011fa:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011fc:	4b15      	ldr	r3, [pc, #84]	@ (8001254 <MX_I2C1_Init+0x74>)
 80011fe:	2200      	movs	r2, #0
 8001200:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001202:	4b14      	ldr	r3, [pc, #80]	@ (8001254 <MX_I2C1_Init+0x74>)
 8001204:	2200      	movs	r2, #0
 8001206:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001208:	4b12      	ldr	r3, [pc, #72]	@ (8001254 <MX_I2C1_Init+0x74>)
 800120a:	2200      	movs	r2, #0
 800120c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800120e:	4b11      	ldr	r3, [pc, #68]	@ (8001254 <MX_I2C1_Init+0x74>)
 8001210:	2200      	movs	r2, #0
 8001212:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001214:	4b0f      	ldr	r3, [pc, #60]	@ (8001254 <MX_I2C1_Init+0x74>)
 8001216:	2200      	movs	r2, #0
 8001218:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800121a:	480e      	ldr	r0, [pc, #56]	@ (8001254 <MX_I2C1_Init+0x74>)
 800121c:	f000 fe6a 	bl	8001ef4 <HAL_I2C_Init>
 8001220:	4603      	mov	r3, r0
 8001222:	2b00      	cmp	r3, #0
 8001224:	d001      	beq.n	800122a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001226:	f000 f908 	bl	800143a <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800122a:	2100      	movs	r1, #0
 800122c:	4809      	ldr	r0, [pc, #36]	@ (8001254 <MX_I2C1_Init+0x74>)
 800122e:	f001 fa2f 	bl	8002690 <HAL_I2CEx_ConfigAnalogFilter>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d001      	beq.n	800123c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001238:	f000 f8ff 	bl	800143a <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 800123c:	2100      	movs	r1, #0
 800123e:	4805      	ldr	r0, [pc, #20]	@ (8001254 <MX_I2C1_Init+0x74>)
 8001240:	f001 fa71 	bl	8002726 <HAL_I2CEx_ConfigDigitalFilter>
 8001244:	4603      	mov	r3, r0
 8001246:	2b00      	cmp	r3, #0
 8001248:	d001      	beq.n	800124e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800124a:	f000 f8f6 	bl	800143a <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800124e:	bf00      	nop
 8001250:	bd80      	pop	{r7, pc}
 8001252:	bf00      	nop
 8001254:	20000288 	.word	0x20000288
 8001258:	40005400 	.word	0x40005400
 800125c:	40b285c2 	.word	0x40b285c2

08001260 <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8001264:	4b20      	ldr	r3, [pc, #128]	@ (80012e8 <MX_LPUART1_UART_Init+0x88>)
 8001266:	4a21      	ldr	r2, [pc, #132]	@ (80012ec <MX_LPUART1_UART_Init+0x8c>)
 8001268:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 209700;
 800126a:	4b1f      	ldr	r3, [pc, #124]	@ (80012e8 <MX_LPUART1_UART_Init+0x88>)
 800126c:	4a20      	ldr	r2, [pc, #128]	@ (80012f0 <MX_LPUART1_UART_Init+0x90>)
 800126e:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001270:	4b1d      	ldr	r3, [pc, #116]	@ (80012e8 <MX_LPUART1_UART_Init+0x88>)
 8001272:	2200      	movs	r2, #0
 8001274:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001276:	4b1c      	ldr	r3, [pc, #112]	@ (80012e8 <MX_LPUART1_UART_Init+0x88>)
 8001278:	2200      	movs	r2, #0
 800127a:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800127c:	4b1a      	ldr	r3, [pc, #104]	@ (80012e8 <MX_LPUART1_UART_Init+0x88>)
 800127e:	2200      	movs	r2, #0
 8001280:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8001282:	4b19      	ldr	r3, [pc, #100]	@ (80012e8 <MX_LPUART1_UART_Init+0x88>)
 8001284:	220c      	movs	r2, #12
 8001286:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001288:	4b17      	ldr	r3, [pc, #92]	@ (80012e8 <MX_LPUART1_UART_Init+0x88>)
 800128a:	2200      	movs	r2, #0
 800128c:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800128e:	4b16      	ldr	r3, [pc, #88]	@ (80012e8 <MX_LPUART1_UART_Init+0x88>)
 8001290:	2200      	movs	r2, #0
 8001292:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001294:	4b14      	ldr	r3, [pc, #80]	@ (80012e8 <MX_LPUART1_UART_Init+0x88>)
 8001296:	2200      	movs	r2, #0
 8001298:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800129a:	4b13      	ldr	r3, [pc, #76]	@ (80012e8 <MX_LPUART1_UART_Init+0x88>)
 800129c:	2200      	movs	r2, #0
 800129e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80012a0:	4811      	ldr	r0, [pc, #68]	@ (80012e8 <MX_LPUART1_UART_Init+0x88>)
 80012a2:	f002 fb48 	bl	8003936 <HAL_UART_Init>
 80012a6:	4603      	mov	r3, r0
 80012a8:	2b00      	cmp	r3, #0
 80012aa:	d001      	beq.n	80012b0 <MX_LPUART1_UART_Init+0x50>
  {
    Error_Handler();
 80012ac:	f000 f8c5 	bl	800143a <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012b0:	2100      	movs	r1, #0
 80012b2:	480d      	ldr	r0, [pc, #52]	@ (80012e8 <MX_LPUART1_UART_Init+0x88>)
 80012b4:	f003 f8e4 	bl	8004480 <HAL_UARTEx_SetTxFifoThreshold>
 80012b8:	4603      	mov	r3, r0
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d001      	beq.n	80012c2 <MX_LPUART1_UART_Init+0x62>
  {
    Error_Handler();
 80012be:	f000 f8bc 	bl	800143a <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012c2:	2100      	movs	r1, #0
 80012c4:	4808      	ldr	r0, [pc, #32]	@ (80012e8 <MX_LPUART1_UART_Init+0x88>)
 80012c6:	f003 f919 	bl	80044fc <HAL_UARTEx_SetRxFifoThreshold>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_LPUART1_UART_Init+0x74>
  {
    Error_Handler();
 80012d0:	f000 f8b3 	bl	800143a <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 80012d4:	4804      	ldr	r0, [pc, #16]	@ (80012e8 <MX_LPUART1_UART_Init+0x88>)
 80012d6:	f003 f89a 	bl	800440e <HAL_UARTEx_DisableFifoMode>
 80012da:	4603      	mov	r3, r0
 80012dc:	2b00      	cmp	r3, #0
 80012de:	d001      	beq.n	80012e4 <MX_LPUART1_UART_Init+0x84>
  {
    Error_Handler();
 80012e0:	f000 f8ab 	bl	800143a <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80012e4:	bf00      	nop
 80012e6:	bd80      	pop	{r7, pc}
 80012e8:	200002dc 	.word	0x200002dc
 80012ec:	40008000 	.word	0x40008000
 80012f0:	00033324 	.word	0x00033324

080012f4 <MX_RNG_Init>:
  * @brief RNG Initialization Function
  * @param None
  * @retval None
  */
static void MX_RNG_Init(void)
{
 80012f4:	b580      	push	{r7, lr}
 80012f6:	af00      	add	r7, sp, #0
  /* USER CODE END RNG_Init 0 */

  /* USER CODE BEGIN RNG_Init 1 */

  /* USER CODE END RNG_Init 1 */
  hrng.Instance = RNG;
 80012f8:	4b07      	ldr	r3, [pc, #28]	@ (8001318 <MX_RNG_Init+0x24>)
 80012fa:	4a08      	ldr	r2, [pc, #32]	@ (800131c <MX_RNG_Init+0x28>)
 80012fc:	601a      	str	r2, [r3, #0]
  hrng.Init.ClockErrorDetection = RNG_CED_ENABLE;
 80012fe:	4b06      	ldr	r3, [pc, #24]	@ (8001318 <MX_RNG_Init+0x24>)
 8001300:	2200      	movs	r2, #0
 8001302:	605a      	str	r2, [r3, #4]
  if (HAL_RNG_Init(&hrng) != HAL_OK)
 8001304:	4804      	ldr	r0, [pc, #16]	@ (8001318 <MX_RNG_Init+0x24>)
 8001306:	f002 fa8b 	bl	8003820 <HAL_RNG_Init>
 800130a:	4603      	mov	r3, r0
 800130c:	2b00      	cmp	r3, #0
 800130e:	d001      	beq.n	8001314 <MX_RNG_Init+0x20>
  {
    Error_Handler();
 8001310:	f000 f893 	bl	800143a <Error_Handler>
  }
  /* USER CODE BEGIN RNG_Init 2 */

  /* USER CODE END RNG_Init 2 */

}
 8001314:	bf00      	nop
 8001316:	bd80      	pop	{r7, pc}
 8001318:	20000370 	.word	0x20000370
 800131c:	50060800 	.word	0x50060800

08001320 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001320:	b580      	push	{r7, lr}
 8001322:	b08a      	sub	sp, #40	@ 0x28
 8001324:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001326:	f107 0314 	add.w	r3, r7, #20
 800132a:	2200      	movs	r2, #0
 800132c:	601a      	str	r2, [r3, #0]
 800132e:	605a      	str	r2, [r3, #4]
 8001330:	609a      	str	r2, [r3, #8]
 8001332:	60da      	str	r2, [r3, #12]
 8001334:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001336:	4b2a      	ldr	r3, [pc, #168]	@ (80013e0 <MX_GPIO_Init+0xc0>)
 8001338:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800133a:	4a29      	ldr	r2, [pc, #164]	@ (80013e0 <MX_GPIO_Init+0xc0>)
 800133c:	f043 0304 	orr.w	r3, r3, #4
 8001340:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001342:	4b27      	ldr	r3, [pc, #156]	@ (80013e0 <MX_GPIO_Init+0xc0>)
 8001344:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001346:	f003 0304 	and.w	r3, r3, #4
 800134a:	613b      	str	r3, [r7, #16]
 800134c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800134e:	4b24      	ldr	r3, [pc, #144]	@ (80013e0 <MX_GPIO_Init+0xc0>)
 8001350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001352:	4a23      	ldr	r2, [pc, #140]	@ (80013e0 <MX_GPIO_Init+0xc0>)
 8001354:	f043 0320 	orr.w	r3, r3, #32
 8001358:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800135a:	4b21      	ldr	r3, [pc, #132]	@ (80013e0 <MX_GPIO_Init+0xc0>)
 800135c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800135e:	f003 0320 	and.w	r3, r3, #32
 8001362:	60fb      	str	r3, [r7, #12]
 8001364:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001366:	4b1e      	ldr	r3, [pc, #120]	@ (80013e0 <MX_GPIO_Init+0xc0>)
 8001368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800136a:	4a1d      	ldr	r2, [pc, #116]	@ (80013e0 <MX_GPIO_Init+0xc0>)
 800136c:	f043 0301 	orr.w	r3, r3, #1
 8001370:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001372:	4b1b      	ldr	r3, [pc, #108]	@ (80013e0 <MX_GPIO_Init+0xc0>)
 8001374:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001376:	f003 0301 	and.w	r3, r3, #1
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800137e:	4b18      	ldr	r3, [pc, #96]	@ (80013e0 <MX_GPIO_Init+0xc0>)
 8001380:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001382:	4a17      	ldr	r2, [pc, #92]	@ (80013e0 <MX_GPIO_Init+0xc0>)
 8001384:	f043 0302 	orr.w	r3, r3, #2
 8001388:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800138a:	4b15      	ldr	r3, [pc, #84]	@ (80013e0 <MX_GPIO_Init+0xc0>)
 800138c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800138e:	f003 0302 	and.w	r3, r3, #2
 8001392:	607b      	str	r3, [r7, #4]
 8001394:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001396:	2200      	movs	r2, #0
 8001398:	2120      	movs	r1, #32
 800139a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800139e:	f000 fd91 	bl	8001ec4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : KEY_UP_Pin KEY_RIGHT_Pin KEY_LEFT_Pin KEY_DOWN_Pin */
  GPIO_InitStruct.Pin = KEY_UP_Pin|KEY_RIGHT_Pin|KEY_LEFT_Pin|KEY_DOWN_Pin;
 80013a2:	230f      	movs	r3, #15
 80013a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80013a6:	2300      	movs	r3, #0
 80013a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80013aa:	2301      	movs	r3, #1
 80013ac:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80013ae:	f107 0314 	add.w	r3, r7, #20
 80013b2:	4619      	mov	r1, r3
 80013b4:	480b      	ldr	r0, [pc, #44]	@ (80013e4 <MX_GPIO_Init+0xc4>)
 80013b6:	f000 fc03 	bl	8001bc0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80013ba:	2320      	movs	r3, #32
 80013bc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013be:	2301      	movs	r3, #1
 80013c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c2:	2300      	movs	r3, #0
 80013c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013c6:	2300      	movs	r3, #0
 80013c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80013ca:	f107 0314 	add.w	r3, r7, #20
 80013ce:	4619      	mov	r1, r3
 80013d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013d4:	f000 fbf4 	bl	8001bc0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80013d8:	bf00      	nop
 80013da:	3728      	adds	r7, #40	@ 0x28
 80013dc:	46bd      	mov	sp, r7
 80013de:	bd80      	pop	{r7, pc}
 80013e0:	40021000 	.word	0x40021000
 80013e4:	48000800 	.word	0x48000800

080013e8 <StartGameTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartGameTask */
void StartGameTask(void *argument)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b082      	sub	sp, #8
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    result=GetKeyStates();
 80013f0:	f000 f964 	bl	80016bc <GetKeyStates>
 80013f4:	4603      	mov	r3, r0
 80013f6:	461a      	mov	r2, r3
 80013f8:	4b09      	ldr	r3, [pc, #36]	@ (8001420 <StartGameTask+0x38>)
 80013fa:	701a      	strb	r2, [r3, #0]
    if(result!=0){
 80013fc:	4b08      	ldr	r3, [pc, #32]	@ (8001420 <StartGameTask+0x38>)
 80013fe:	781b      	ldrb	r3, [r3, #0]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d007      	beq.n	8001414 <StartGameTask+0x2c>
      //uint8_t new_arrow=ParseKeysToLcdArrows(result);
      PlaceEventInQueue(ANY_BUTTON_PRESSED);
 8001404:	2001      	movs	r0, #1
 8001406:	f7ff fa2d 	bl	8000864 <PlaceEventInQueue>
      UpdateLastPressedKey(result);
 800140a:	4b05      	ldr	r3, [pc, #20]	@ (8001420 <StartGameTask+0x38>)
 800140c:	781b      	ldrb	r3, [r3, #0]
 800140e:	4618      	mov	r0, r3
 8001410:	f7ff fcf8 	bl	8000e04 <UpdateLastPressedKey>
    }
    AppStateProcessor();
 8001414:	f7ff fa76 	bl	8000904 <AppStateProcessor>
    osDelay(2);
 8001418:	2002      	movs	r0, #2
 800141a:	f003 fa0b 	bl	8004834 <osDelay>
    result=GetKeyStates();
 800141e:	e7e7      	b.n	80013f0 <StartGameTask+0x8>
 8001420:	20000af4 	.word	0x20000af4

08001424 <StartDisplayTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartDisplayTask */
void StartDisplayTask(void *argument)
{
 8001424:	b580      	push	{r7, lr}
 8001426:	b082      	sub	sp, #8
 8001428:	af00      	add	r7, sp, #0
 800142a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */
  /* Infinite loop */
  for(;;)
  {
    lcd_update_screen();
 800142c:	f7ff fe02 	bl	8001034 <lcd_update_screen>
    osDelay(30);
 8001430:	201e      	movs	r0, #30
 8001432:	f003 f9ff 	bl	8004834 <osDelay>
    lcd_update_screen();
 8001436:	bf00      	nop
 8001438:	e7f8      	b.n	800142c <StartDisplayTask+0x8>

0800143a <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800143a:	b480      	push	{r7}
 800143c:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800143e:	b672      	cpsid	i
}
 8001440:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001442:	bf00      	nop
 8001444:	e7fd      	b.n	8001442 <Error_Handler+0x8>
	...

08001448 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b082      	sub	sp, #8
 800144c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800144e:	4b12      	ldr	r3, [pc, #72]	@ (8001498 <HAL_MspInit+0x50>)
 8001450:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001452:	4a11      	ldr	r2, [pc, #68]	@ (8001498 <HAL_MspInit+0x50>)
 8001454:	f043 0301 	orr.w	r3, r3, #1
 8001458:	6613      	str	r3, [r2, #96]	@ 0x60
 800145a:	4b0f      	ldr	r3, [pc, #60]	@ (8001498 <HAL_MspInit+0x50>)
 800145c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800145e:	f003 0301 	and.w	r3, r3, #1
 8001462:	607b      	str	r3, [r7, #4]
 8001464:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001466:	4b0c      	ldr	r3, [pc, #48]	@ (8001498 <HAL_MspInit+0x50>)
 8001468:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800146a:	4a0b      	ldr	r2, [pc, #44]	@ (8001498 <HAL_MspInit+0x50>)
 800146c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001470:	6593      	str	r3, [r2, #88]	@ 0x58
 8001472:	4b09      	ldr	r3, [pc, #36]	@ (8001498 <HAL_MspInit+0x50>)
 8001474:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001476:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800147a:	603b      	str	r3, [r7, #0]
 800147c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800147e:	2200      	movs	r2, #0
 8001480:	210f      	movs	r1, #15
 8001482:	f06f 0001 	mvn.w	r0, #1
 8001486:	f000 fb74 	bl	8001b72 <HAL_NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 800148a:	f001 fa3d 	bl	8002908 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800148e:	bf00      	nop
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	40021000 	.word	0x40021000

0800149c <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b09e      	sub	sp, #120	@ 0x78
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80014a8:	2200      	movs	r2, #0
 80014aa:	601a      	str	r2, [r3, #0]
 80014ac:	605a      	str	r2, [r3, #4]
 80014ae:	609a      	str	r2, [r3, #8]
 80014b0:	60da      	str	r2, [r3, #12]
 80014b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80014b4:	f107 0310 	add.w	r3, r7, #16
 80014b8:	2254      	movs	r2, #84	@ 0x54
 80014ba:	2100      	movs	r1, #0
 80014bc:	4618      	mov	r0, r3
 80014be:	f005 fe91 	bl	80071e4 <memset>
  if(hi2c->Instance==I2C1)
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	4a1f      	ldr	r2, [pc, #124]	@ (8001544 <HAL_I2C_MspInit+0xa8>)
 80014c8:	4293      	cmp	r3, r2
 80014ca:	d136      	bne.n	800153a <HAL_I2C_MspInit+0x9e>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80014cc:	2340      	movs	r3, #64	@ 0x40
 80014ce:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80014d0:	2300      	movs	r3, #0
 80014d2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014d4:	f107 0310 	add.w	r3, r7, #16
 80014d8:	4618      	mov	r0, r3
 80014da:	f001 ff53 	bl	8003384 <HAL_RCCEx_PeriphCLKConfig>
 80014de:	4603      	mov	r3, r0
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d001      	beq.n	80014e8 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80014e4:	f7ff ffa9 	bl	800143a <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014e8:	4b17      	ldr	r3, [pc, #92]	@ (8001548 <HAL_I2C_MspInit+0xac>)
 80014ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ec:	4a16      	ldr	r2, [pc, #88]	@ (8001548 <HAL_I2C_MspInit+0xac>)
 80014ee:	f043 0302 	orr.w	r3, r3, #2
 80014f2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f4:	4b14      	ldr	r3, [pc, #80]	@ (8001548 <HAL_I2C_MspInit+0xac>)
 80014f6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014f8:	f003 0302 	and.w	r3, r3, #2
 80014fc:	60fb      	str	r3, [r7, #12]
 80014fe:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8-BOOT0     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001500:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8001504:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001506:	2312      	movs	r3, #18
 8001508:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150a:	2300      	movs	r3, #0
 800150c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800150e:	2303      	movs	r3, #3
 8001510:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001512:	2304      	movs	r3, #4
 8001514:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001516:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800151a:	4619      	mov	r1, r3
 800151c:	480b      	ldr	r0, [pc, #44]	@ (800154c <HAL_I2C_MspInit+0xb0>)
 800151e:	f000 fb4f 	bl	8001bc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001522:	4b09      	ldr	r3, [pc, #36]	@ (8001548 <HAL_I2C_MspInit+0xac>)
 8001524:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001526:	4a08      	ldr	r2, [pc, #32]	@ (8001548 <HAL_I2C_MspInit+0xac>)
 8001528:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800152c:	6593      	str	r3, [r2, #88]	@ 0x58
 800152e:	4b06      	ldr	r3, [pc, #24]	@ (8001548 <HAL_I2C_MspInit+0xac>)
 8001530:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001532:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001536:	60bb      	str	r3, [r7, #8]
 8001538:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 800153a:	bf00      	nop
 800153c:	3778      	adds	r7, #120	@ 0x78
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}
 8001542:	bf00      	nop
 8001544:	40005400 	.word	0x40005400
 8001548:	40021000 	.word	0x40021000
 800154c:	48000400 	.word	0x48000400

08001550 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b09e      	sub	sp, #120	@ 0x78
 8001554:	af00      	add	r7, sp, #0
 8001556:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001558:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800155c:	2200      	movs	r2, #0
 800155e:	601a      	str	r2, [r3, #0]
 8001560:	605a      	str	r2, [r3, #4]
 8001562:	609a      	str	r2, [r3, #8]
 8001564:	60da      	str	r2, [r3, #12]
 8001566:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001568:	f107 0310 	add.w	r3, r7, #16
 800156c:	2254      	movs	r2, #84	@ 0x54
 800156e:	2100      	movs	r1, #0
 8001570:	4618      	mov	r0, r3
 8001572:	f005 fe37 	bl	80071e4 <memset>
  if(huart->Instance==LPUART1)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4a1f      	ldr	r2, [pc, #124]	@ (80015f8 <HAL_UART_MspInit+0xa8>)
 800157c:	4293      	cmp	r3, r2
 800157e:	d136      	bne.n	80015ee <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001580:	2320      	movs	r3, #32
 8001582:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001584:	2300      	movs	r3, #0
 8001586:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001588:	f107 0310 	add.w	r3, r7, #16
 800158c:	4618      	mov	r0, r3
 800158e:	f001 fef9 	bl	8003384 <HAL_RCCEx_PeriphCLKConfig>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001598:	f7ff ff4f 	bl	800143a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 800159c:	4b17      	ldr	r3, [pc, #92]	@ (80015fc <HAL_UART_MspInit+0xac>)
 800159e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015a0:	4a16      	ldr	r2, [pc, #88]	@ (80015fc <HAL_UART_MspInit+0xac>)
 80015a2:	f043 0301 	orr.w	r3, r3, #1
 80015a6:	65d3      	str	r3, [r2, #92]	@ 0x5c
 80015a8:	4b14      	ldr	r3, [pc, #80]	@ (80015fc <HAL_UART_MspInit+0xac>)
 80015aa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80015ac:	f003 0301 	and.w	r3, r3, #1
 80015b0:	60fb      	str	r3, [r7, #12]
 80015b2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015b4:	4b11      	ldr	r3, [pc, #68]	@ (80015fc <HAL_UART_MspInit+0xac>)
 80015b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015b8:	4a10      	ldr	r2, [pc, #64]	@ (80015fc <HAL_UART_MspInit+0xac>)
 80015ba:	f043 0301 	orr.w	r3, r3, #1
 80015be:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015c0:	4b0e      	ldr	r3, [pc, #56]	@ (80015fc <HAL_UART_MspInit+0xac>)
 80015c2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015c4:	f003 0301 	and.w	r3, r3, #1
 80015c8:	60bb      	str	r3, [r7, #8]
 80015ca:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 80015cc:	230c      	movs	r3, #12
 80015ce:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015d0:	2302      	movs	r3, #2
 80015d2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015d4:	2300      	movs	r3, #0
 80015d6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015d8:	2300      	movs	r3, #0
 80015da:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 80015dc:	230c      	movs	r3, #12
 80015de:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015e0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80015e4:	4619      	mov	r1, r3
 80015e6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80015ea:	f000 fae9 	bl	8001bc0 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 80015ee:	bf00      	nop
 80015f0:	3778      	adds	r7, #120	@ 0x78
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}
 80015f6:	bf00      	nop
 80015f8:	40008000 	.word	0x40008000
 80015fc:	40021000 	.word	0x40021000

08001600 <HAL_RNG_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hrng: RNG handle pointer
  * @retval None
  */
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b098      	sub	sp, #96	@ 0x60
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001608:	f107 030c 	add.w	r3, r7, #12
 800160c:	2254      	movs	r2, #84	@ 0x54
 800160e:	2100      	movs	r1, #0
 8001610:	4618      	mov	r0, r3
 8001612:	f005 fde7 	bl	80071e4 <memset>
  if(hrng->Instance==RNG)
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	681b      	ldr	r3, [r3, #0]
 800161a:	4a11      	ldr	r2, [pc, #68]	@ (8001660 <HAL_RNG_MspInit+0x60>)
 800161c:	4293      	cmp	r3, r2
 800161e:	d11a      	bne.n	8001656 <HAL_RNG_MspInit+0x56>

    /* USER CODE END RNG_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RNG;
 8001620:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001624:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RngClockSelection = RCC_RNGCLKSOURCE_HSI48;
 8001626:	2300      	movs	r3, #0
 8001628:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800162a:	f107 030c 	add.w	r3, r7, #12
 800162e:	4618      	mov	r0, r3
 8001630:	f001 fea8 	bl	8003384 <HAL_RCCEx_PeriphCLKConfig>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <HAL_RNG_MspInit+0x3e>
    {
      Error_Handler();
 800163a:	f7ff fefe 	bl	800143a <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 800163e:	4b09      	ldr	r3, [pc, #36]	@ (8001664 <HAL_RNG_MspInit+0x64>)
 8001640:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001642:	4a08      	ldr	r2, [pc, #32]	@ (8001664 <HAL_RNG_MspInit+0x64>)
 8001644:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8001648:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800164a:	4b06      	ldr	r3, [pc, #24]	@ (8001664 <HAL_RNG_MspInit+0x64>)
 800164c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800164e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8001652:	60bb      	str	r3, [r7, #8]
 8001654:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END RNG_MspInit 1 */

  }

}
 8001656:	bf00      	nop
 8001658:	3760      	adds	r7, #96	@ 0x60
 800165a:	46bd      	mov	sp, r7
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	50060800 	.word	0x50060800
 8001664:	40021000 	.word	0x40021000

08001668 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001668:	b480      	push	{r7}
 800166a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800166c:	bf00      	nop
 800166e:	e7fd      	b.n	800166c <NMI_Handler+0x4>

08001670 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001670:	b480      	push	{r7}
 8001672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001674:	bf00      	nop
 8001676:	e7fd      	b.n	8001674 <HardFault_Handler+0x4>

08001678 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001678:	b480      	push	{r7}
 800167a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800167c:	bf00      	nop
 800167e:	e7fd      	b.n	800167c <MemManage_Handler+0x4>

08001680 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001680:	b480      	push	{r7}
 8001682:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001684:	bf00      	nop
 8001686:	e7fd      	b.n	8001684 <BusFault_Handler+0x4>

08001688 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001688:	b480      	push	{r7}
 800168a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800168c:	bf00      	nop
 800168e:	e7fd      	b.n	800168c <UsageFault_Handler+0x4>

08001690 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001690:	b480      	push	{r7}
 8001692:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001694:	bf00      	nop
 8001696:	46bd      	mov	sp, r7
 8001698:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169c:	4770      	bx	lr

0800169e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800169e:	b580      	push	{r7, lr}
 80016a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016a2:	f000 f969 	bl	8001978 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80016a6:	f004 fced 	bl	8006084 <xTaskGetSchedulerState>
 80016aa:	4603      	mov	r3, r0
 80016ac:	2b01      	cmp	r3, #1
 80016ae:	d001      	beq.n	80016b4 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80016b0:	f005 fae2 	bl	8006c78 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */
  TimeoutProcessor();
 80016b4:	f7ff fb16 	bl	8000ce4 <TimeoutProcessor>
  /* USER CODE END SysTick_IRQn 1 */
}
 80016b8:	bf00      	nop
 80016ba:	bd80      	pop	{r7, pc}

080016bc <GetKeyStates>:
KeyDataStruct keyUpStruct;
KeyDataStruct keyDownStruct;
KeyDataStruct keyRightStruct;
KeyDataStruct keyLeftStruct;

uint8_t GetKeyStates(void){
 80016bc:	b480      	push	{r7}
 80016be:	b083      	sub	sp, #12
 80016c0:	af00      	add	r7, sp, #0
  uint8_t states=(~GPIOC->IDR)&0xF;
 80016c2:	4b46      	ldr	r3, [pc, #280]	@ (80017dc <GetKeyStates+0x120>)
 80016c4:	691b      	ldr	r3, [r3, #16]
 80016c6:	b2db      	uxtb	r3, r3
 80016c8:	43db      	mvns	r3, r3
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	f003 030f 	and.w	r3, r3, #15
 80016d0:	71bb      	strb	r3, [r7, #6]
  uint8_t firstDetectedKey=0;
 80016d2:	2300      	movs	r3, #0
 80016d4:	71fb      	strb	r3, [r7, #7]
  if(states&KEY_UP_Pin){
 80016d6:	79bb      	ldrb	r3, [r7, #6]
 80016d8:	f003 0301 	and.w	r3, r3, #1
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d013      	beq.n	8001708 <GetKeyStates+0x4c>
    keyUpStruct.press_timer++;
 80016e0:	4b3f      	ldr	r3, [pc, #252]	@ (80017e0 <GetKeyStates+0x124>)
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	3301      	adds	r3, #1
 80016e6:	b2da      	uxtb	r2, r3
 80016e8:	4b3d      	ldr	r3, [pc, #244]	@ (80017e0 <GetKeyStates+0x124>)
 80016ea:	701a      	strb	r2, [r3, #0]
    if(keyUpStruct.press_timer>=PRESS_DETECT_TIME){
 80016ec:	4b3c      	ldr	r3, [pc, #240]	@ (80017e0 <GetKeyStates+0x124>)
 80016ee:	781b      	ldrb	r3, [r3, #0]
 80016f0:	2b13      	cmp	r3, #19
 80016f2:	d90f      	bls.n	8001714 <GetKeyStates+0x58>
      if(keyUpStruct.key_state!=1){
 80016f4:	4b3a      	ldr	r3, [pc, #232]	@ (80017e0 <GetKeyStates+0x124>)
 80016f6:	785b      	ldrb	r3, [r3, #1]
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d00b      	beq.n	8001714 <GetKeyStates+0x58>
        keyUpStruct.key_state=1;
 80016fc:	4b38      	ldr	r3, [pc, #224]	@ (80017e0 <GetKeyStates+0x124>)
 80016fe:	2201      	movs	r2, #1
 8001700:	705a      	strb	r2, [r3, #1]
        firstDetectedKey=KEY_UP_Pin;
 8001702:	2301      	movs	r3, #1
 8001704:	71fb      	strb	r3, [r7, #7]
 8001706:	e005      	b.n	8001714 <GetKeyStates+0x58>
      }
    }
  }
  else{
    keyUpStruct.key_state=0;
 8001708:	4b35      	ldr	r3, [pc, #212]	@ (80017e0 <GetKeyStates+0x124>)
 800170a:	2200      	movs	r2, #0
 800170c:	705a      	strb	r2, [r3, #1]
    keyUpStruct.press_timer=0;
 800170e:	4b34      	ldr	r3, [pc, #208]	@ (80017e0 <GetKeyStates+0x124>)
 8001710:	2200      	movs	r2, #0
 8001712:	701a      	strb	r2, [r3, #0]
  }

  if(states&KEY_DOWN_Pin){
 8001714:	79bb      	ldrb	r3, [r7, #6]
 8001716:	f003 0308 	and.w	r3, r3, #8
 800171a:	2b00      	cmp	r3, #0
 800171c:	d013      	beq.n	8001746 <GetKeyStates+0x8a>
    keyDownStruct.press_timer++;
 800171e:	4b31      	ldr	r3, [pc, #196]	@ (80017e4 <GetKeyStates+0x128>)
 8001720:	781b      	ldrb	r3, [r3, #0]
 8001722:	3301      	adds	r3, #1
 8001724:	b2da      	uxtb	r2, r3
 8001726:	4b2f      	ldr	r3, [pc, #188]	@ (80017e4 <GetKeyStates+0x128>)
 8001728:	701a      	strb	r2, [r3, #0]
    if(keyDownStruct.press_timer>=PRESS_DETECT_TIME){
 800172a:	4b2e      	ldr	r3, [pc, #184]	@ (80017e4 <GetKeyStates+0x128>)
 800172c:	781b      	ldrb	r3, [r3, #0]
 800172e:	2b13      	cmp	r3, #19
 8001730:	d90f      	bls.n	8001752 <GetKeyStates+0x96>
      if(keyDownStruct.key_state!=1){
 8001732:	4b2c      	ldr	r3, [pc, #176]	@ (80017e4 <GetKeyStates+0x128>)
 8001734:	785b      	ldrb	r3, [r3, #1]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d00b      	beq.n	8001752 <GetKeyStates+0x96>
        keyDownStruct.key_state=1;
 800173a:	4b2a      	ldr	r3, [pc, #168]	@ (80017e4 <GetKeyStates+0x128>)
 800173c:	2201      	movs	r2, #1
 800173e:	705a      	strb	r2, [r3, #1]
        firstDetectedKey=KEY_DOWN_Pin;
 8001740:	2308      	movs	r3, #8
 8001742:	71fb      	strb	r3, [r7, #7]
 8001744:	e005      	b.n	8001752 <GetKeyStates+0x96>
      }
    }
  }
  else{
    keyDownStruct.key_state=0;
 8001746:	4b27      	ldr	r3, [pc, #156]	@ (80017e4 <GetKeyStates+0x128>)
 8001748:	2200      	movs	r2, #0
 800174a:	705a      	strb	r2, [r3, #1]
    keyDownStruct.press_timer=0;
 800174c:	4b25      	ldr	r3, [pc, #148]	@ (80017e4 <GetKeyStates+0x128>)
 800174e:	2200      	movs	r2, #0
 8001750:	701a      	strb	r2, [r3, #0]
  }

  if(states&KEY_RIGHT_Pin){
 8001752:	79bb      	ldrb	r3, [r7, #6]
 8001754:	f003 0302 	and.w	r3, r3, #2
 8001758:	2b00      	cmp	r3, #0
 800175a:	d013      	beq.n	8001784 <GetKeyStates+0xc8>
    keyRightStruct.press_timer++;
 800175c:	4b22      	ldr	r3, [pc, #136]	@ (80017e8 <GetKeyStates+0x12c>)
 800175e:	781b      	ldrb	r3, [r3, #0]
 8001760:	3301      	adds	r3, #1
 8001762:	b2da      	uxtb	r2, r3
 8001764:	4b20      	ldr	r3, [pc, #128]	@ (80017e8 <GetKeyStates+0x12c>)
 8001766:	701a      	strb	r2, [r3, #0]
    if(keyRightStruct.press_timer>=PRESS_DETECT_TIME){
 8001768:	4b1f      	ldr	r3, [pc, #124]	@ (80017e8 <GetKeyStates+0x12c>)
 800176a:	781b      	ldrb	r3, [r3, #0]
 800176c:	2b13      	cmp	r3, #19
 800176e:	d90f      	bls.n	8001790 <GetKeyStates+0xd4>
      if(keyRightStruct.key_state!=1){
 8001770:	4b1d      	ldr	r3, [pc, #116]	@ (80017e8 <GetKeyStates+0x12c>)
 8001772:	785b      	ldrb	r3, [r3, #1]
 8001774:	2b01      	cmp	r3, #1
 8001776:	d00b      	beq.n	8001790 <GetKeyStates+0xd4>
        keyRightStruct.key_state=1;
 8001778:	4b1b      	ldr	r3, [pc, #108]	@ (80017e8 <GetKeyStates+0x12c>)
 800177a:	2201      	movs	r2, #1
 800177c:	705a      	strb	r2, [r3, #1]
        firstDetectedKey=KEY_RIGHT_Pin;
 800177e:	2302      	movs	r3, #2
 8001780:	71fb      	strb	r3, [r7, #7]
 8001782:	e005      	b.n	8001790 <GetKeyStates+0xd4>
      }
    }
  }
  else{
    keyRightStruct.key_state=0;
 8001784:	4b18      	ldr	r3, [pc, #96]	@ (80017e8 <GetKeyStates+0x12c>)
 8001786:	2200      	movs	r2, #0
 8001788:	705a      	strb	r2, [r3, #1]
    keyRightStruct.press_timer=0;
 800178a:	4b17      	ldr	r3, [pc, #92]	@ (80017e8 <GetKeyStates+0x12c>)
 800178c:	2200      	movs	r2, #0
 800178e:	701a      	strb	r2, [r3, #0]
  }

  if(states&KEY_LEFT_Pin){
 8001790:	79bb      	ldrb	r3, [r7, #6]
 8001792:	f003 0304 	and.w	r3, r3, #4
 8001796:	2b00      	cmp	r3, #0
 8001798:	d013      	beq.n	80017c2 <GetKeyStates+0x106>
    keyLeftStruct.press_timer++;
 800179a:	4b14      	ldr	r3, [pc, #80]	@ (80017ec <GetKeyStates+0x130>)
 800179c:	781b      	ldrb	r3, [r3, #0]
 800179e:	3301      	adds	r3, #1
 80017a0:	b2da      	uxtb	r2, r3
 80017a2:	4b12      	ldr	r3, [pc, #72]	@ (80017ec <GetKeyStates+0x130>)
 80017a4:	701a      	strb	r2, [r3, #0]
    if(keyLeftStruct.press_timer>=PRESS_DETECT_TIME){
 80017a6:	4b11      	ldr	r3, [pc, #68]	@ (80017ec <GetKeyStates+0x130>)
 80017a8:	781b      	ldrb	r3, [r3, #0]
 80017aa:	2b13      	cmp	r3, #19
 80017ac:	d90f      	bls.n	80017ce <GetKeyStates+0x112>
      if(keyLeftStruct.key_state!=1){
 80017ae:	4b0f      	ldr	r3, [pc, #60]	@ (80017ec <GetKeyStates+0x130>)
 80017b0:	785b      	ldrb	r3, [r3, #1]
 80017b2:	2b01      	cmp	r3, #1
 80017b4:	d00b      	beq.n	80017ce <GetKeyStates+0x112>
        keyLeftStruct.key_state=1;
 80017b6:	4b0d      	ldr	r3, [pc, #52]	@ (80017ec <GetKeyStates+0x130>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	705a      	strb	r2, [r3, #1]
        firstDetectedKey=KEY_LEFT_Pin;
 80017bc:	2304      	movs	r3, #4
 80017be:	71fb      	strb	r3, [r7, #7]
 80017c0:	e005      	b.n	80017ce <GetKeyStates+0x112>
      }
    }
  }
  else{
    keyLeftStruct.key_state=0;
 80017c2:	4b0a      	ldr	r3, [pc, #40]	@ (80017ec <GetKeyStates+0x130>)
 80017c4:	2200      	movs	r2, #0
 80017c6:	705a      	strb	r2, [r3, #1]
    keyLeftStruct.press_timer=0;
 80017c8:	4b08      	ldr	r3, [pc, #32]	@ (80017ec <GetKeyStates+0x130>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	701a      	strb	r2, [r3, #0]
  }
  return firstDetectedKey;
 80017ce:	79fb      	ldrb	r3, [r7, #7]
}
 80017d0:	4618      	mov	r0, r3
 80017d2:	370c      	adds	r7, #12
 80017d4:	46bd      	mov	sp, r7
 80017d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017da:	4770      	bx	lr
 80017dc:	48000800 	.word	0x48000800
 80017e0:	20000af8 	.word	0x20000af8
 80017e4:	20000afc 	.word	0x20000afc
 80017e8:	20000b00 	.word	0x20000b00
 80017ec:	20000b04 	.word	0x20000b04

080017f0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b086      	sub	sp, #24
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017f8:	4a14      	ldr	r2, [pc, #80]	@ (800184c <_sbrk+0x5c>)
 80017fa:	4b15      	ldr	r3, [pc, #84]	@ (8001850 <_sbrk+0x60>)
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001800:	697b      	ldr	r3, [r7, #20]
 8001802:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001804:	4b13      	ldr	r3, [pc, #76]	@ (8001854 <_sbrk+0x64>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d102      	bne.n	8001812 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800180c:	4b11      	ldr	r3, [pc, #68]	@ (8001854 <_sbrk+0x64>)
 800180e:	4a12      	ldr	r2, [pc, #72]	@ (8001858 <_sbrk+0x68>)
 8001810:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001812:	4b10      	ldr	r3, [pc, #64]	@ (8001854 <_sbrk+0x64>)
 8001814:	681a      	ldr	r2, [r3, #0]
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	4413      	add	r3, r2
 800181a:	693a      	ldr	r2, [r7, #16]
 800181c:	429a      	cmp	r2, r3
 800181e:	d207      	bcs.n	8001830 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001820:	f005 fce8 	bl	80071f4 <__errno>
 8001824:	4603      	mov	r3, r0
 8001826:	220c      	movs	r2, #12
 8001828:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800182a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800182e:	e009      	b.n	8001844 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001830:	4b08      	ldr	r3, [pc, #32]	@ (8001854 <_sbrk+0x64>)
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001836:	4b07      	ldr	r3, [pc, #28]	@ (8001854 <_sbrk+0x64>)
 8001838:	681a      	ldr	r2, [r3, #0]
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	4413      	add	r3, r2
 800183e:	4a05      	ldr	r2, [pc, #20]	@ (8001854 <_sbrk+0x64>)
 8001840:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001842:	68fb      	ldr	r3, [r7, #12]
}
 8001844:	4618      	mov	r0, r3
 8001846:	3718      	adds	r7, #24
 8001848:	46bd      	mov	sp, r7
 800184a:	bd80      	pop	{r7, pc}
 800184c:	20020000 	.word	0x20020000
 8001850:	00000400 	.word	0x00000400
 8001854:	20000b08 	.word	0x20000b08
 8001858:	200025a8 	.word	0x200025a8

0800185c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800185c:	b480      	push	{r7}
 800185e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001860:	4b06      	ldr	r3, [pc, #24]	@ (800187c <SystemInit+0x20>)
 8001862:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001866:	4a05      	ldr	r2, [pc, #20]	@ (800187c <SystemInit+0x20>)
 8001868:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800186c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001870:	bf00      	nop
 8001872:	46bd      	mov	sp, r7
 8001874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001878:	4770      	bx	lr
 800187a:	bf00      	nop
 800187c:	e000ed00 	.word	0xe000ed00

08001880 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001880:	480d      	ldr	r0, [pc, #52]	@ (80018b8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001882:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001884:	f7ff ffea 	bl	800185c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001888:	480c      	ldr	r0, [pc, #48]	@ (80018bc <LoopForever+0x6>)
  ldr r1, =_edata
 800188a:	490d      	ldr	r1, [pc, #52]	@ (80018c0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800188c:	4a0d      	ldr	r2, [pc, #52]	@ (80018c4 <LoopForever+0xe>)
  movs r3, #0
 800188e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001890:	e002      	b.n	8001898 <LoopCopyDataInit>

08001892 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001892:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001894:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001896:	3304      	adds	r3, #4

08001898 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001898:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800189a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800189c:	d3f9      	bcc.n	8001892 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800189e:	4a0a      	ldr	r2, [pc, #40]	@ (80018c8 <LoopForever+0x12>)
  ldr r4, =_ebss
 80018a0:	4c0a      	ldr	r4, [pc, #40]	@ (80018cc <LoopForever+0x16>)
  movs r3, #0
 80018a2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80018a4:	e001      	b.n	80018aa <LoopFillZerobss>

080018a6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80018a6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80018a8:	3204      	adds	r2, #4

080018aa <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80018aa:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80018ac:	d3fb      	bcc.n	80018a6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80018ae:	f005 fca7 	bl	8007200 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80018b2:	f7ff fc0b 	bl	80010cc <main>

080018b6 <LoopForever>:

LoopForever:
    b LoopForever
 80018b6:	e7fe      	b.n	80018b6 <LoopForever>
  ldr   r0, =_estack
 80018b8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80018bc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80018c0:	200000d0 	.word	0x200000d0
  ldr r2, =_sidata
 80018c4:	08008478 	.word	0x08008478
  ldr r2, =_sbss
 80018c8:	200000d0 	.word	0x200000d0
  ldr r4, =_ebss
 80018cc:	200025a8 	.word	0x200025a8

080018d0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80018d0:	e7fe      	b.n	80018d0 <ADC1_2_IRQHandler>

080018d2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018d2:	b580      	push	{r7, lr}
 80018d4:	b082      	sub	sp, #8
 80018d6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018d8:	2300      	movs	r3, #0
 80018da:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018dc:	2003      	movs	r0, #3
 80018de:	f000 f93d 	bl	8001b5c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018e2:	200f      	movs	r0, #15
 80018e4:	f000 f80e 	bl	8001904 <HAL_InitTick>
 80018e8:	4603      	mov	r3, r0
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	d002      	beq.n	80018f4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80018ee:	2301      	movs	r3, #1
 80018f0:	71fb      	strb	r3, [r7, #7]
 80018f2:	e001      	b.n	80018f8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018f4:	f7ff fda8 	bl	8001448 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018f8:	79fb      	ldrb	r3, [r7, #7]

}
 80018fa:	4618      	mov	r0, r3
 80018fc:	3708      	adds	r7, #8
 80018fe:	46bd      	mov	sp, r7
 8001900:	bd80      	pop	{r7, pc}
	...

08001904 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b084      	sub	sp, #16
 8001908:	af00      	add	r7, sp, #0
 800190a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800190c:	2300      	movs	r3, #0
 800190e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001910:	4b16      	ldr	r3, [pc, #88]	@ (800196c <HAL_InitTick+0x68>)
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	2b00      	cmp	r3, #0
 8001916:	d022      	beq.n	800195e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001918:	4b15      	ldr	r3, [pc, #84]	@ (8001970 <HAL_InitTick+0x6c>)
 800191a:	681a      	ldr	r2, [r3, #0]
 800191c:	4b13      	ldr	r3, [pc, #76]	@ (800196c <HAL_InitTick+0x68>)
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001924:	fbb1 f3f3 	udiv	r3, r1, r3
 8001928:	fbb2 f3f3 	udiv	r3, r2, r3
 800192c:	4618      	mov	r0, r3
 800192e:	f000 f93a 	bl	8001ba6 <HAL_SYSTICK_Config>
 8001932:	4603      	mov	r3, r0
 8001934:	2b00      	cmp	r3, #0
 8001936:	d10f      	bne.n	8001958 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	2b0f      	cmp	r3, #15
 800193c:	d809      	bhi.n	8001952 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800193e:	2200      	movs	r2, #0
 8001940:	6879      	ldr	r1, [r7, #4]
 8001942:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001946:	f000 f914 	bl	8001b72 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800194a:	4a0a      	ldr	r2, [pc, #40]	@ (8001974 <HAL_InitTick+0x70>)
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	6013      	str	r3, [r2, #0]
 8001950:	e007      	b.n	8001962 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001952:	2301      	movs	r3, #1
 8001954:	73fb      	strb	r3, [r7, #15]
 8001956:	e004      	b.n	8001962 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001958:	2301      	movs	r3, #1
 800195a:	73fb      	strb	r3, [r7, #15]
 800195c:	e001      	b.n	8001962 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800195e:	2301      	movs	r3, #1
 8001960:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001962:	7bfb      	ldrb	r3, [r7, #15]
}
 8001964:	4618      	mov	r0, r3
 8001966:	3710      	adds	r7, #16
 8001968:	46bd      	mov	sp, r7
 800196a:	bd80      	pop	{r7, pc}
 800196c:	20000078 	.word	0x20000078
 8001970:	20000070 	.word	0x20000070
 8001974:	20000074 	.word	0x20000074

08001978 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001978:	b480      	push	{r7}
 800197a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800197c:	4b05      	ldr	r3, [pc, #20]	@ (8001994 <HAL_IncTick+0x1c>)
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	4b05      	ldr	r3, [pc, #20]	@ (8001998 <HAL_IncTick+0x20>)
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	4413      	add	r3, r2
 8001986:	4a03      	ldr	r2, [pc, #12]	@ (8001994 <HAL_IncTick+0x1c>)
 8001988:	6013      	str	r3, [r2, #0]
}
 800198a:	bf00      	nop
 800198c:	46bd      	mov	sp, r7
 800198e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001992:	4770      	bx	lr
 8001994:	20000b0c 	.word	0x20000b0c
 8001998:	20000078 	.word	0x20000078

0800199c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  return uwTick;
 80019a0:	4b03      	ldr	r3, [pc, #12]	@ (80019b0 <HAL_GetTick+0x14>)
 80019a2:	681b      	ldr	r3, [r3, #0]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	20000b0c 	.word	0x20000b0c

080019b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80019b4:	b580      	push	{r7, lr}
 80019b6:	b084      	sub	sp, #16
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80019bc:	f7ff ffee 	bl	800199c <HAL_GetTick>
 80019c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80019cc:	d004      	beq.n	80019d8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80019ce:	4b09      	ldr	r3, [pc, #36]	@ (80019f4 <HAL_Delay+0x40>)
 80019d0:	681b      	ldr	r3, [r3, #0]
 80019d2:	68fa      	ldr	r2, [r7, #12]
 80019d4:	4413      	add	r3, r2
 80019d6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019d8:	bf00      	nop
 80019da:	f7ff ffdf 	bl	800199c <HAL_GetTick>
 80019de:	4602      	mov	r2, r0
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	1ad3      	subs	r3, r2, r3
 80019e4:	68fa      	ldr	r2, [r7, #12]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d8f7      	bhi.n	80019da <HAL_Delay+0x26>
  {
  }
}
 80019ea:	bf00      	nop
 80019ec:	bf00      	nop
 80019ee:	3710      	adds	r7, #16
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	20000078 	.word	0x20000078

080019f8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b085      	sub	sp, #20
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	f003 0307 	and.w	r3, r3, #7
 8001a06:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001a08:	4b0c      	ldr	r3, [pc, #48]	@ (8001a3c <__NVIC_SetPriorityGrouping+0x44>)
 8001a0a:	68db      	ldr	r3, [r3, #12]
 8001a0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001a0e:	68ba      	ldr	r2, [r7, #8]
 8001a10:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001a14:	4013      	ands	r3, r2
 8001a16:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001a20:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001a24:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001a28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001a2a:	4a04      	ldr	r2, [pc, #16]	@ (8001a3c <__NVIC_SetPriorityGrouping+0x44>)
 8001a2c:	68bb      	ldr	r3, [r7, #8]
 8001a2e:	60d3      	str	r3, [r2, #12]
}
 8001a30:	bf00      	nop
 8001a32:	3714      	adds	r7, #20
 8001a34:	46bd      	mov	sp, r7
 8001a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a3a:	4770      	bx	lr
 8001a3c:	e000ed00 	.word	0xe000ed00

08001a40 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a44:	4b04      	ldr	r3, [pc, #16]	@ (8001a58 <__NVIC_GetPriorityGrouping+0x18>)
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	0a1b      	lsrs	r3, r3, #8
 8001a4a:	f003 0307 	and.w	r3, r3, #7
}
 8001a4e:	4618      	mov	r0, r3
 8001a50:	46bd      	mov	sp, r7
 8001a52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a56:	4770      	bx	lr
 8001a58:	e000ed00 	.word	0xe000ed00

08001a5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a5c:	b480      	push	{r7}
 8001a5e:	b083      	sub	sp, #12
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	4603      	mov	r3, r0
 8001a64:	6039      	str	r1, [r7, #0]
 8001a66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a6c:	2b00      	cmp	r3, #0
 8001a6e:	db0a      	blt.n	8001a86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	b2da      	uxtb	r2, r3
 8001a74:	490c      	ldr	r1, [pc, #48]	@ (8001aa8 <__NVIC_SetPriority+0x4c>)
 8001a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7a:	0112      	lsls	r2, r2, #4
 8001a7c:	b2d2      	uxtb	r2, r2
 8001a7e:	440b      	add	r3, r1
 8001a80:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a84:	e00a      	b.n	8001a9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a86:	683b      	ldr	r3, [r7, #0]
 8001a88:	b2da      	uxtb	r2, r3
 8001a8a:	4908      	ldr	r1, [pc, #32]	@ (8001aac <__NVIC_SetPriority+0x50>)
 8001a8c:	79fb      	ldrb	r3, [r7, #7]
 8001a8e:	f003 030f 	and.w	r3, r3, #15
 8001a92:	3b04      	subs	r3, #4
 8001a94:	0112      	lsls	r2, r2, #4
 8001a96:	b2d2      	uxtb	r2, r2
 8001a98:	440b      	add	r3, r1
 8001a9a:	761a      	strb	r2, [r3, #24]
}
 8001a9c:	bf00      	nop
 8001a9e:	370c      	adds	r7, #12
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aa6:	4770      	bx	lr
 8001aa8:	e000e100 	.word	0xe000e100
 8001aac:	e000ed00 	.word	0xe000ed00

08001ab0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b089      	sub	sp, #36	@ 0x24
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	60f8      	str	r0, [r7, #12]
 8001ab8:	60b9      	str	r1, [r7, #8]
 8001aba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001abc:	68fb      	ldr	r3, [r7, #12]
 8001abe:	f003 0307 	and.w	r3, r3, #7
 8001ac2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ac4:	69fb      	ldr	r3, [r7, #28]
 8001ac6:	f1c3 0307 	rsb	r3, r3, #7
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	bf28      	it	cs
 8001ace:	2304      	movcs	r3, #4
 8001ad0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ad2:	69fb      	ldr	r3, [r7, #28]
 8001ad4:	3304      	adds	r3, #4
 8001ad6:	2b06      	cmp	r3, #6
 8001ad8:	d902      	bls.n	8001ae0 <NVIC_EncodePriority+0x30>
 8001ada:	69fb      	ldr	r3, [r7, #28]
 8001adc:	3b03      	subs	r3, #3
 8001ade:	e000      	b.n	8001ae2 <NVIC_EncodePriority+0x32>
 8001ae0:	2300      	movs	r3, #0
 8001ae2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ae4:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001ae8:	69bb      	ldr	r3, [r7, #24]
 8001aea:	fa02 f303 	lsl.w	r3, r2, r3
 8001aee:	43da      	mvns	r2, r3
 8001af0:	68bb      	ldr	r3, [r7, #8]
 8001af2:	401a      	ands	r2, r3
 8001af4:	697b      	ldr	r3, [r7, #20]
 8001af6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001af8:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001afc:	697b      	ldr	r3, [r7, #20]
 8001afe:	fa01 f303 	lsl.w	r3, r1, r3
 8001b02:	43d9      	mvns	r1, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b08:	4313      	orrs	r3, r2
         );
}
 8001b0a:	4618      	mov	r0, r3
 8001b0c:	3724      	adds	r7, #36	@ 0x24
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b14:	4770      	bx	lr
	...

08001b18 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	3b01      	subs	r3, #1
 8001b24:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b28:	d301      	bcc.n	8001b2e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b2a:	2301      	movs	r3, #1
 8001b2c:	e00f      	b.n	8001b4e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001b58 <SysTick_Config+0x40>)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	3b01      	subs	r3, #1
 8001b34:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b36:	210f      	movs	r1, #15
 8001b38:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001b3c:	f7ff ff8e 	bl	8001a5c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b40:	4b05      	ldr	r3, [pc, #20]	@ (8001b58 <SysTick_Config+0x40>)
 8001b42:	2200      	movs	r2, #0
 8001b44:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b46:	4b04      	ldr	r3, [pc, #16]	@ (8001b58 <SysTick_Config+0x40>)
 8001b48:	2207      	movs	r2, #7
 8001b4a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	3708      	adds	r7, #8
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	e000e010 	.word	0xe000e010

08001b5c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b5c:	b580      	push	{r7, lr}
 8001b5e:	b082      	sub	sp, #8
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001b64:	6878      	ldr	r0, [r7, #4]
 8001b66:	f7ff ff47 	bl	80019f8 <__NVIC_SetPriorityGrouping>
}
 8001b6a:	bf00      	nop
 8001b6c:	3708      	adds	r7, #8
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}

08001b72 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b72:	b580      	push	{r7, lr}
 8001b74:	b086      	sub	sp, #24
 8001b76:	af00      	add	r7, sp, #0
 8001b78:	4603      	mov	r3, r0
 8001b7a:	60b9      	str	r1, [r7, #8]
 8001b7c:	607a      	str	r2, [r7, #4]
 8001b7e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001b80:	f7ff ff5e 	bl	8001a40 <__NVIC_GetPriorityGrouping>
 8001b84:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b86:	687a      	ldr	r2, [r7, #4]
 8001b88:	68b9      	ldr	r1, [r7, #8]
 8001b8a:	6978      	ldr	r0, [r7, #20]
 8001b8c:	f7ff ff90 	bl	8001ab0 <NVIC_EncodePriority>
 8001b90:	4602      	mov	r2, r0
 8001b92:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b96:	4611      	mov	r1, r2
 8001b98:	4618      	mov	r0, r3
 8001b9a:	f7ff ff5f 	bl	8001a5c <__NVIC_SetPriority>
}
 8001b9e:	bf00      	nop
 8001ba0:	3718      	adds	r7, #24
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}

08001ba6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ba6:	b580      	push	{r7, lr}
 8001ba8:	b082      	sub	sp, #8
 8001baa:	af00      	add	r7, sp, #0
 8001bac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001bae:	6878      	ldr	r0, [r7, #4]
 8001bb0:	f7ff ffb2 	bl	8001b18 <SysTick_Config>
 8001bb4:	4603      	mov	r3, r0
}
 8001bb6:	4618      	mov	r0, r3
 8001bb8:	3708      	adds	r7, #8
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	bd80      	pop	{r7, pc}
	...

08001bc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b087      	sub	sp, #28
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
 8001bc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001bce:	e15a      	b.n	8001e86 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001bd0:	683b      	ldr	r3, [r7, #0]
 8001bd2:	681a      	ldr	r2, [r3, #0]
 8001bd4:	2101      	movs	r1, #1
 8001bd6:	697b      	ldr	r3, [r7, #20]
 8001bd8:	fa01 f303 	lsl.w	r3, r1, r3
 8001bdc:	4013      	ands	r3, r2
 8001bde:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001be0:	68fb      	ldr	r3, [r7, #12]
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	f000 814c 	beq.w	8001e80 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	685b      	ldr	r3, [r3, #4]
 8001bec:	f003 0303 	and.w	r3, r3, #3
 8001bf0:	2b01      	cmp	r3, #1
 8001bf2:	d005      	beq.n	8001c00 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001bf4:	683b      	ldr	r3, [r7, #0]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001bfc:	2b02      	cmp	r3, #2
 8001bfe:	d130      	bne.n	8001c62 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	689b      	ldr	r3, [r3, #8]
 8001c04:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001c06:	697b      	ldr	r3, [r7, #20]
 8001c08:	005b      	lsls	r3, r3, #1
 8001c0a:	2203      	movs	r2, #3
 8001c0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001c10:	43db      	mvns	r3, r3
 8001c12:	693a      	ldr	r2, [r7, #16]
 8001c14:	4013      	ands	r3, r2
 8001c16:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c18:	683b      	ldr	r3, [r7, #0]
 8001c1a:	68da      	ldr	r2, [r3, #12]
 8001c1c:	697b      	ldr	r3, [r7, #20]
 8001c1e:	005b      	lsls	r3, r3, #1
 8001c20:	fa02 f303 	lsl.w	r3, r2, r3
 8001c24:	693a      	ldr	r2, [r7, #16]
 8001c26:	4313      	orrs	r3, r2
 8001c28:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	693a      	ldr	r2, [r7, #16]
 8001c2e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001c36:	2201      	movs	r2, #1
 8001c38:	697b      	ldr	r3, [r7, #20]
 8001c3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3e:	43db      	mvns	r3, r3
 8001c40:	693a      	ldr	r2, [r7, #16]
 8001c42:	4013      	ands	r3, r2
 8001c44:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001c46:	683b      	ldr	r3, [r7, #0]
 8001c48:	685b      	ldr	r3, [r3, #4]
 8001c4a:	091b      	lsrs	r3, r3, #4
 8001c4c:	f003 0201 	and.w	r2, r3, #1
 8001c50:	697b      	ldr	r3, [r7, #20]
 8001c52:	fa02 f303 	lsl.w	r3, r2, r3
 8001c56:	693a      	ldr	r2, [r7, #16]
 8001c58:	4313      	orrs	r3, r2
 8001c5a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	693a      	ldr	r2, [r7, #16]
 8001c60:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001c62:	683b      	ldr	r3, [r7, #0]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	f003 0303 	and.w	r3, r3, #3
 8001c6a:	2b03      	cmp	r3, #3
 8001c6c:	d017      	beq.n	8001c9e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	68db      	ldr	r3, [r3, #12]
 8001c72:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001c74:	697b      	ldr	r3, [r7, #20]
 8001c76:	005b      	lsls	r3, r3, #1
 8001c78:	2203      	movs	r2, #3
 8001c7a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c7e:	43db      	mvns	r3, r3
 8001c80:	693a      	ldr	r2, [r7, #16]
 8001c82:	4013      	ands	r3, r2
 8001c84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	689a      	ldr	r2, [r3, #8]
 8001c8a:	697b      	ldr	r3, [r7, #20]
 8001c8c:	005b      	lsls	r3, r3, #1
 8001c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c92:	693a      	ldr	r2, [r7, #16]
 8001c94:	4313      	orrs	r3, r2
 8001c96:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	693a      	ldr	r2, [r7, #16]
 8001c9c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	f003 0303 	and.w	r3, r3, #3
 8001ca6:	2b02      	cmp	r3, #2
 8001ca8:	d123      	bne.n	8001cf2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	08da      	lsrs	r2, r3, #3
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	3208      	adds	r2, #8
 8001cb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001cb6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001cb8:	697b      	ldr	r3, [r7, #20]
 8001cba:	f003 0307 	and.w	r3, r3, #7
 8001cbe:	009b      	lsls	r3, r3, #2
 8001cc0:	220f      	movs	r2, #15
 8001cc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc6:	43db      	mvns	r3, r3
 8001cc8:	693a      	ldr	r2, [r7, #16]
 8001cca:	4013      	ands	r3, r2
 8001ccc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	691a      	ldr	r2, [r3, #16]
 8001cd2:	697b      	ldr	r3, [r7, #20]
 8001cd4:	f003 0307 	and.w	r3, r3, #7
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	fa02 f303 	lsl.w	r3, r2, r3
 8001cde:	693a      	ldr	r2, [r7, #16]
 8001ce0:	4313      	orrs	r3, r2
 8001ce2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	08da      	lsrs	r2, r3, #3
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	3208      	adds	r2, #8
 8001cec:	6939      	ldr	r1, [r7, #16]
 8001cee:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001cf8:	697b      	ldr	r3, [r7, #20]
 8001cfa:	005b      	lsls	r3, r3, #1
 8001cfc:	2203      	movs	r2, #3
 8001cfe:	fa02 f303 	lsl.w	r3, r2, r3
 8001d02:	43db      	mvns	r3, r3
 8001d04:	693a      	ldr	r2, [r7, #16]
 8001d06:	4013      	ands	r3, r2
 8001d08:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d0a:	683b      	ldr	r3, [r7, #0]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	f003 0203 	and.w	r2, r3, #3
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	f000 80a6 	beq.w	8001e80 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001d34:	4b5b      	ldr	r3, [pc, #364]	@ (8001ea4 <HAL_GPIO_Init+0x2e4>)
 8001d36:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d38:	4a5a      	ldr	r2, [pc, #360]	@ (8001ea4 <HAL_GPIO_Init+0x2e4>)
 8001d3a:	f043 0301 	orr.w	r3, r3, #1
 8001d3e:	6613      	str	r3, [r2, #96]	@ 0x60
 8001d40:	4b58      	ldr	r3, [pc, #352]	@ (8001ea4 <HAL_GPIO_Init+0x2e4>)
 8001d42:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d44:	f003 0301 	and.w	r3, r3, #1
 8001d48:	60bb      	str	r3, [r7, #8]
 8001d4a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001d4c:	4a56      	ldr	r2, [pc, #344]	@ (8001ea8 <HAL_GPIO_Init+0x2e8>)
 8001d4e:	697b      	ldr	r3, [r7, #20]
 8001d50:	089b      	lsrs	r3, r3, #2
 8001d52:	3302      	adds	r3, #2
 8001d54:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d58:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001d5a:	697b      	ldr	r3, [r7, #20]
 8001d5c:	f003 0303 	and.w	r3, r3, #3
 8001d60:	009b      	lsls	r3, r3, #2
 8001d62:	220f      	movs	r2, #15
 8001d64:	fa02 f303 	lsl.w	r3, r2, r3
 8001d68:	43db      	mvns	r3, r3
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	4013      	ands	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001d76:	d01f      	beq.n	8001db8 <HAL_GPIO_Init+0x1f8>
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	4a4c      	ldr	r2, [pc, #304]	@ (8001eac <HAL_GPIO_Init+0x2ec>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d019      	beq.n	8001db4 <HAL_GPIO_Init+0x1f4>
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	4a4b      	ldr	r2, [pc, #300]	@ (8001eb0 <HAL_GPIO_Init+0x2f0>)
 8001d84:	4293      	cmp	r3, r2
 8001d86:	d013      	beq.n	8001db0 <HAL_GPIO_Init+0x1f0>
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	4a4a      	ldr	r2, [pc, #296]	@ (8001eb4 <HAL_GPIO_Init+0x2f4>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d00d      	beq.n	8001dac <HAL_GPIO_Init+0x1ec>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	4a49      	ldr	r2, [pc, #292]	@ (8001eb8 <HAL_GPIO_Init+0x2f8>)
 8001d94:	4293      	cmp	r3, r2
 8001d96:	d007      	beq.n	8001da8 <HAL_GPIO_Init+0x1e8>
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	4a48      	ldr	r2, [pc, #288]	@ (8001ebc <HAL_GPIO_Init+0x2fc>)
 8001d9c:	4293      	cmp	r3, r2
 8001d9e:	d101      	bne.n	8001da4 <HAL_GPIO_Init+0x1e4>
 8001da0:	2305      	movs	r3, #5
 8001da2:	e00a      	b.n	8001dba <HAL_GPIO_Init+0x1fa>
 8001da4:	2306      	movs	r3, #6
 8001da6:	e008      	b.n	8001dba <HAL_GPIO_Init+0x1fa>
 8001da8:	2304      	movs	r3, #4
 8001daa:	e006      	b.n	8001dba <HAL_GPIO_Init+0x1fa>
 8001dac:	2303      	movs	r3, #3
 8001dae:	e004      	b.n	8001dba <HAL_GPIO_Init+0x1fa>
 8001db0:	2302      	movs	r3, #2
 8001db2:	e002      	b.n	8001dba <HAL_GPIO_Init+0x1fa>
 8001db4:	2301      	movs	r3, #1
 8001db6:	e000      	b.n	8001dba <HAL_GPIO_Init+0x1fa>
 8001db8:	2300      	movs	r3, #0
 8001dba:	697a      	ldr	r2, [r7, #20]
 8001dbc:	f002 0203 	and.w	r2, r2, #3
 8001dc0:	0092      	lsls	r2, r2, #2
 8001dc2:	4093      	lsls	r3, r2
 8001dc4:	693a      	ldr	r2, [r7, #16]
 8001dc6:	4313      	orrs	r3, r2
 8001dc8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001dca:	4937      	ldr	r1, [pc, #220]	@ (8001ea8 <HAL_GPIO_Init+0x2e8>)
 8001dcc:	697b      	ldr	r3, [r7, #20]
 8001dce:	089b      	lsrs	r3, r3, #2
 8001dd0:	3302      	adds	r3, #2
 8001dd2:	693a      	ldr	r2, [r7, #16]
 8001dd4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001dd8:	4b39      	ldr	r3, [pc, #228]	@ (8001ec0 <HAL_GPIO_Init+0x300>)
 8001dda:	689b      	ldr	r3, [r3, #8]
 8001ddc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	43db      	mvns	r3, r3
 8001de2:	693a      	ldr	r2, [r7, #16]
 8001de4:	4013      	ands	r3, r2
 8001de6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001de8:	683b      	ldr	r3, [r7, #0]
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d003      	beq.n	8001dfc <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001df4:	693a      	ldr	r2, [r7, #16]
 8001df6:	68fb      	ldr	r3, [r7, #12]
 8001df8:	4313      	orrs	r3, r2
 8001dfa:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001dfc:	4a30      	ldr	r2, [pc, #192]	@ (8001ec0 <HAL_GPIO_Init+0x300>)
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001e02:	4b2f      	ldr	r3, [pc, #188]	@ (8001ec0 <HAL_GPIO_Init+0x300>)
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	43db      	mvns	r3, r3
 8001e0c:	693a      	ldr	r2, [r7, #16]
 8001e0e:	4013      	ands	r3, r2
 8001e10:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001e12:	683b      	ldr	r3, [r7, #0]
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d003      	beq.n	8001e26 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	68fb      	ldr	r3, [r7, #12]
 8001e22:	4313      	orrs	r3, r2
 8001e24:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001e26:	4a26      	ldr	r2, [pc, #152]	@ (8001ec0 <HAL_GPIO_Init+0x300>)
 8001e28:	693b      	ldr	r3, [r7, #16]
 8001e2a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001e2c:	4b24      	ldr	r3, [pc, #144]	@ (8001ec0 <HAL_GPIO_Init+0x300>)
 8001e2e:	685b      	ldr	r3, [r3, #4]
 8001e30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e32:	68fb      	ldr	r3, [r7, #12]
 8001e34:	43db      	mvns	r3, r3
 8001e36:	693a      	ldr	r2, [r7, #16]
 8001e38:	4013      	ands	r3, r2
 8001e3a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e3c:	683b      	ldr	r3, [r7, #0]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d003      	beq.n	8001e50 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001e48:	693a      	ldr	r2, [r7, #16]
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	4313      	orrs	r3, r2
 8001e4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001e50:	4a1b      	ldr	r2, [pc, #108]	@ (8001ec0 <HAL_GPIO_Init+0x300>)
 8001e52:	693b      	ldr	r3, [r7, #16]
 8001e54:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001e56:	4b1a      	ldr	r3, [pc, #104]	@ (8001ec0 <HAL_GPIO_Init+0x300>)
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e5c:	68fb      	ldr	r3, [r7, #12]
 8001e5e:	43db      	mvns	r3, r3
 8001e60:	693a      	ldr	r2, [r7, #16]
 8001e62:	4013      	ands	r3, r2
 8001e64:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e66:	683b      	ldr	r3, [r7, #0]
 8001e68:	685b      	ldr	r3, [r3, #4]
 8001e6a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001e6e:	2b00      	cmp	r3, #0
 8001e70:	d003      	beq.n	8001e7a <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001e72:	693a      	ldr	r2, [r7, #16]
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	4313      	orrs	r3, r2
 8001e78:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001e7a:	4a11      	ldr	r2, [pc, #68]	@ (8001ec0 <HAL_GPIO_Init+0x300>)
 8001e7c:	693b      	ldr	r3, [r7, #16]
 8001e7e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	3301      	adds	r3, #1
 8001e84:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001e86:	683b      	ldr	r3, [r7, #0]
 8001e88:	681a      	ldr	r2, [r3, #0]
 8001e8a:	697b      	ldr	r3, [r7, #20]
 8001e8c:	fa22 f303 	lsr.w	r3, r2, r3
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	f47f ae9d 	bne.w	8001bd0 <HAL_GPIO_Init+0x10>
  }
}
 8001e96:	bf00      	nop
 8001e98:	bf00      	nop
 8001e9a:	371c      	adds	r7, #28
 8001e9c:	46bd      	mov	sp, r7
 8001e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ea2:	4770      	bx	lr
 8001ea4:	40021000 	.word	0x40021000
 8001ea8:	40010000 	.word	0x40010000
 8001eac:	48000400 	.word	0x48000400
 8001eb0:	48000800 	.word	0x48000800
 8001eb4:	48000c00 	.word	0x48000c00
 8001eb8:	48001000 	.word	0x48001000
 8001ebc:	48001400 	.word	0x48001400
 8001ec0:	40010400 	.word	0x40010400

08001ec4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	b083      	sub	sp, #12
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
 8001ecc:	460b      	mov	r3, r1
 8001ece:	807b      	strh	r3, [r7, #2]
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ed4:	787b      	ldrb	r3, [r7, #1]
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d003      	beq.n	8001ee2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001eda:	887a      	ldrh	r2, [r7, #2]
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001ee0:	e002      	b.n	8001ee8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001ee2:	887a      	ldrh	r2, [r7, #2]
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8001ee8:	bf00      	nop
 8001eea:	370c      	adds	r7, #12
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ef4:	b580      	push	{r7, lr}
 8001ef6:	b082      	sub	sp, #8
 8001ef8:	af00      	add	r7, sp, #0
 8001efa:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e08d      	b.n	8002022 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d106      	bne.n	8001f20 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2200      	movs	r2, #0
 8001f16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001f1a:	6878      	ldr	r0, [r7, #4]
 8001f1c:	f7ff fabe 	bl	800149c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	2224      	movs	r2, #36	@ 0x24
 8001f24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001f28:	687b      	ldr	r3, [r7, #4]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f022 0201 	bic.w	r2, r2, #1
 8001f36:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	685a      	ldr	r2, [r3, #4]
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001f44:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	689a      	ldr	r2, [r3, #8]
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001f54:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	68db      	ldr	r3, [r3, #12]
 8001f5a:	2b01      	cmp	r3, #1
 8001f5c:	d107      	bne.n	8001f6e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	689a      	ldr	r2, [r3, #8]
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	681b      	ldr	r3, [r3, #0]
 8001f66:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8001f6a:	609a      	str	r2, [r3, #8]
 8001f6c:	e006      	b.n	8001f7c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	689a      	ldr	r2, [r3, #8]
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8001f7a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	68db      	ldr	r3, [r3, #12]
 8001f80:	2b02      	cmp	r3, #2
 8001f82:	d108      	bne.n	8001f96 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	685a      	ldr	r2, [r3, #4]
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8001f92:	605a      	str	r2, [r3, #4]
 8001f94:	e007      	b.n	8001fa6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	685a      	ldr	r2, [r3, #4]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fa4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	685b      	ldr	r3, [r3, #4]
 8001fac:	687a      	ldr	r2, [r7, #4]
 8001fae:	6812      	ldr	r2, [r2, #0]
 8001fb0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001fb4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001fb8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	68da      	ldr	r2, [r3, #12]
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8001fc8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	691a      	ldr	r2, [r3, #16]
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	695b      	ldr	r3, [r3, #20]
 8001fd2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	699b      	ldr	r3, [r3, #24]
 8001fda:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	430a      	orrs	r2, r1
 8001fe2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	69d9      	ldr	r1, [r3, #28]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	6a1a      	ldr	r2, [r3, #32]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	681b      	ldr	r3, [r3, #0]
 8001ff0:	430a      	orrs	r2, r1
 8001ff2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	681a      	ldr	r2, [r3, #0]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	f042 0201 	orr.w	r2, r2, #1
 8002002:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2200      	movs	r2, #0
 8002008:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800200a:	687b      	ldr	r3, [r7, #4]
 800200c:	2220      	movs	r2, #32
 800200e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2200      	movs	r2, #0
 8002016:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	2200      	movs	r2, #0
 800201c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002020:	2300      	movs	r3, #0
}
 8002022:	4618      	mov	r0, r3
 8002024:	3708      	adds	r7, #8
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
	...

0800202c <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 800202c:	b580      	push	{r7, lr}
 800202e:	b088      	sub	sp, #32
 8002030:	af02      	add	r7, sp, #8
 8002032:	60f8      	str	r0, [r7, #12]
 8002034:	607a      	str	r2, [r7, #4]
 8002036:	461a      	mov	r2, r3
 8002038:	460b      	mov	r3, r1
 800203a:	817b      	strh	r3, [r7, #10]
 800203c:	4613      	mov	r3, r2
 800203e:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002040:	68fb      	ldr	r3, [r7, #12]
 8002042:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002046:	b2db      	uxtb	r3, r3
 8002048:	2b20      	cmp	r3, #32
 800204a:	f040 80fd 	bne.w	8002248 <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800204e:	68fb      	ldr	r3, [r7, #12]
 8002050:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002054:	2b01      	cmp	r3, #1
 8002056:	d101      	bne.n	800205c <HAL_I2C_Master_Transmit+0x30>
 8002058:	2302      	movs	r3, #2
 800205a:	e0f6      	b.n	800224a <HAL_I2C_Master_Transmit+0x21e>
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	2201      	movs	r2, #1
 8002060:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002064:	f7ff fc9a 	bl	800199c <HAL_GetTick>
 8002068:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800206a:	693b      	ldr	r3, [r7, #16]
 800206c:	9300      	str	r3, [sp, #0]
 800206e:	2319      	movs	r3, #25
 8002070:	2201      	movs	r2, #1
 8002072:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8002076:	68f8      	ldr	r0, [r7, #12]
 8002078:	f000 f914 	bl	80022a4 <I2C_WaitOnFlagUntilTimeout>
 800207c:	4603      	mov	r3, r0
 800207e:	2b00      	cmp	r3, #0
 8002080:	d001      	beq.n	8002086 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002082:	2301      	movs	r3, #1
 8002084:	e0e1      	b.n	800224a <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002086:	68fb      	ldr	r3, [r7, #12]
 8002088:	2221      	movs	r2, #33	@ 0x21
 800208a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	2210      	movs	r2, #16
 8002092:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2200      	movs	r2, #0
 800209a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80020a2:	68fb      	ldr	r3, [r7, #12]
 80020a4:	893a      	ldrh	r2, [r7, #8]
 80020a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2200      	movs	r2, #0
 80020ac:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020ae:	68fb      	ldr	r3, [r7, #12]
 80020b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020b2:	b29b      	uxth	r3, r3
 80020b4:	2bff      	cmp	r3, #255	@ 0xff
 80020b6:	d906      	bls.n	80020c6 <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	22ff      	movs	r2, #255	@ 0xff
 80020bc:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 80020be:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80020c2:	617b      	str	r3, [r7, #20]
 80020c4:	e007      	b.n	80020d6 <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020ca:	b29a      	uxth	r2, r3
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80020d0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80020d4:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d024      	beq.n	8002128 <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020e2:	781a      	ldrb	r2, [r3, #0]
 80020e4:	68fb      	ldr	r3, [r7, #12]
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80020ea:	68fb      	ldr	r3, [r7, #12]
 80020ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ee:	1c5a      	adds	r2, r3, #1
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80020f8:	b29b      	uxth	r3, r3
 80020fa:	3b01      	subs	r3, #1
 80020fc:	b29a      	uxth	r2, r3
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002102:	68fb      	ldr	r3, [r7, #12]
 8002104:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002106:	3b01      	subs	r3, #1
 8002108:	b29a      	uxth	r2, r3
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002112:	b2db      	uxtb	r3, r3
 8002114:	3301      	adds	r3, #1
 8002116:	b2da      	uxtb	r2, r3
 8002118:	8979      	ldrh	r1, [r7, #10]
 800211a:	4b4e      	ldr	r3, [pc, #312]	@ (8002254 <HAL_I2C_Master_Transmit+0x228>)
 800211c:	9300      	str	r3, [sp, #0]
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	68f8      	ldr	r0, [r7, #12]
 8002122:	f000 fa83 	bl	800262c <I2C_TransferConfig>
 8002126:	e066      	b.n	80021f6 <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800212c:	b2da      	uxtb	r2, r3
 800212e:	8979      	ldrh	r1, [r7, #10]
 8002130:	4b48      	ldr	r3, [pc, #288]	@ (8002254 <HAL_I2C_Master_Transmit+0x228>)
 8002132:	9300      	str	r3, [sp, #0]
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	68f8      	ldr	r0, [r7, #12]
 8002138:	f000 fa78 	bl	800262c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 800213c:	e05b      	b.n	80021f6 <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800213e:	693a      	ldr	r2, [r7, #16]
 8002140:	6a39      	ldr	r1, [r7, #32]
 8002142:	68f8      	ldr	r0, [r7, #12]
 8002144:	f000 f907 	bl	8002356 <I2C_WaitOnTXISFlagUntilTimeout>
 8002148:	4603      	mov	r3, r0
 800214a:	2b00      	cmp	r3, #0
 800214c:	d001      	beq.n	8002152 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 800214e:	2301      	movs	r3, #1
 8002150:	e07b      	b.n	800224a <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002156:	781a      	ldrb	r2, [r3, #0]
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002162:	1c5a      	adds	r2, r3, #1
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800216c:	b29b      	uxth	r3, r3
 800216e:	3b01      	subs	r3, #1
 8002170:	b29a      	uxth	r2, r3
 8002172:	68fb      	ldr	r3, [r7, #12]
 8002174:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002176:	68fb      	ldr	r3, [r7, #12]
 8002178:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800217a:	3b01      	subs	r3, #1
 800217c:	b29a      	uxth	r2, r3
 800217e:	68fb      	ldr	r3, [r7, #12]
 8002180:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002186:	b29b      	uxth	r3, r3
 8002188:	2b00      	cmp	r3, #0
 800218a:	d034      	beq.n	80021f6 <HAL_I2C_Master_Transmit+0x1ca>
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002190:	2b00      	cmp	r3, #0
 8002192:	d130      	bne.n	80021f6 <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	9300      	str	r3, [sp, #0]
 8002198:	6a3b      	ldr	r3, [r7, #32]
 800219a:	2200      	movs	r2, #0
 800219c:	2180      	movs	r1, #128	@ 0x80
 800219e:	68f8      	ldr	r0, [r7, #12]
 80021a0:	f000 f880 	bl	80022a4 <I2C_WaitOnFlagUntilTimeout>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d001      	beq.n	80021ae <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	e04d      	b.n	800224a <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	2bff      	cmp	r3, #255	@ 0xff
 80021b6:	d90e      	bls.n	80021d6 <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80021b8:	68fb      	ldr	r3, [r7, #12]
 80021ba:	22ff      	movs	r2, #255	@ 0xff
 80021bc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80021be:	68fb      	ldr	r3, [r7, #12]
 80021c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021c2:	b2da      	uxtb	r2, r3
 80021c4:	8979      	ldrh	r1, [r7, #10]
 80021c6:	2300      	movs	r3, #0
 80021c8:	9300      	str	r3, [sp, #0]
 80021ca:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80021ce:	68f8      	ldr	r0, [r7, #12]
 80021d0:	f000 fa2c 	bl	800262c <I2C_TransferConfig>
 80021d4:	e00f      	b.n	80021f6 <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021da:	b29a      	uxth	r2, r3
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	8979      	ldrh	r1, [r7, #10]
 80021e8:	2300      	movs	r3, #0
 80021ea:	9300      	str	r3, [sp, #0]
 80021ec:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80021f0:	68f8      	ldr	r0, [r7, #12]
 80021f2:	f000 fa1b 	bl	800262c <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80021fa:	b29b      	uxth	r3, r3
 80021fc:	2b00      	cmp	r3, #0
 80021fe:	d19e      	bne.n	800213e <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002200:	693a      	ldr	r2, [r7, #16]
 8002202:	6a39      	ldr	r1, [r7, #32]
 8002204:	68f8      	ldr	r0, [r7, #12]
 8002206:	f000 f8ed 	bl	80023e4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800220a:	4603      	mov	r3, r0
 800220c:	2b00      	cmp	r3, #0
 800220e:	d001      	beq.n	8002214 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	e01a      	b.n	800224a <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	2220      	movs	r2, #32
 800221a:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	6859      	ldr	r1, [r3, #4]
 8002222:	68fb      	ldr	r3, [r7, #12]
 8002224:	681a      	ldr	r2, [r3, #0]
 8002226:	4b0c      	ldr	r3, [pc, #48]	@ (8002258 <HAL_I2C_Master_Transmit+0x22c>)
 8002228:	400b      	ands	r3, r1
 800222a:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800222c:	68fb      	ldr	r3, [r7, #12]
 800222e:	2220      	movs	r2, #32
 8002230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	2200      	movs	r2, #0
 8002238:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	2200      	movs	r2, #0
 8002240:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002244:	2300      	movs	r3, #0
 8002246:	e000      	b.n	800224a <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 8002248:	2302      	movs	r3, #2
  }
}
 800224a:	4618      	mov	r0, r3
 800224c:	3718      	adds	r7, #24
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	80002000 	.word	0x80002000
 8002258:	fe00e800 	.word	0xfe00e800

0800225c <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800225c:	b480      	push	{r7}
 800225e:	b083      	sub	sp, #12
 8002260:	af00      	add	r7, sp, #0
 8002262:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	699b      	ldr	r3, [r3, #24]
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	2b02      	cmp	r3, #2
 8002270:	d103      	bne.n	800227a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	2200      	movs	r2, #0
 8002278:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	699b      	ldr	r3, [r3, #24]
 8002280:	f003 0301 	and.w	r3, r3, #1
 8002284:	2b01      	cmp	r3, #1
 8002286:	d007      	beq.n	8002298 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	699a      	ldr	r2, [r3, #24]
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	f042 0201 	orr.w	r2, r2, #1
 8002296:	619a      	str	r2, [r3, #24]
  }
}
 8002298:	bf00      	nop
 800229a:	370c      	adds	r7, #12
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	60f8      	str	r0, [r7, #12]
 80022ac:	60b9      	str	r1, [r7, #8]
 80022ae:	603b      	str	r3, [r7, #0]
 80022b0:	4613      	mov	r3, r2
 80022b2:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80022b4:	e03b      	b.n	800232e <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80022b6:	69ba      	ldr	r2, [r7, #24]
 80022b8:	6839      	ldr	r1, [r7, #0]
 80022ba:	68f8      	ldr	r0, [r7, #12]
 80022bc:	f000 f8d6 	bl	800246c <I2C_IsErrorOccurred>
 80022c0:	4603      	mov	r3, r0
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d001      	beq.n	80022ca <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 80022c6:	2301      	movs	r3, #1
 80022c8:	e041      	b.n	800234e <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80022ca:	683b      	ldr	r3, [r7, #0]
 80022cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80022d0:	d02d      	beq.n	800232e <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80022d2:	f7ff fb63 	bl	800199c <HAL_GetTick>
 80022d6:	4602      	mov	r2, r0
 80022d8:	69bb      	ldr	r3, [r7, #24]
 80022da:	1ad3      	subs	r3, r2, r3
 80022dc:	683a      	ldr	r2, [r7, #0]
 80022de:	429a      	cmp	r2, r3
 80022e0:	d302      	bcc.n	80022e8 <I2C_WaitOnFlagUntilTimeout+0x44>
 80022e2:	683b      	ldr	r3, [r7, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d122      	bne.n	800232e <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	699a      	ldr	r2, [r3, #24]
 80022ee:	68bb      	ldr	r3, [r7, #8]
 80022f0:	4013      	ands	r3, r2
 80022f2:	68ba      	ldr	r2, [r7, #8]
 80022f4:	429a      	cmp	r2, r3
 80022f6:	bf0c      	ite	eq
 80022f8:	2301      	moveq	r3, #1
 80022fa:	2300      	movne	r3, #0
 80022fc:	b2db      	uxtb	r3, r3
 80022fe:	461a      	mov	r2, r3
 8002300:	79fb      	ldrb	r3, [r7, #7]
 8002302:	429a      	cmp	r2, r3
 8002304:	d113      	bne.n	800232e <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800230a:	f043 0220 	orr.w	r2, r3, #32
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2220      	movs	r2, #32
 8002316:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	2200      	movs	r2, #0
 800231e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	2200      	movs	r2, #0
 8002326:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800232a:	2301      	movs	r3, #1
 800232c:	e00f      	b.n	800234e <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	699a      	ldr	r2, [r3, #24]
 8002334:	68bb      	ldr	r3, [r7, #8]
 8002336:	4013      	ands	r3, r2
 8002338:	68ba      	ldr	r2, [r7, #8]
 800233a:	429a      	cmp	r2, r3
 800233c:	bf0c      	ite	eq
 800233e:	2301      	moveq	r3, #1
 8002340:	2300      	movne	r3, #0
 8002342:	b2db      	uxtb	r3, r3
 8002344:	461a      	mov	r2, r3
 8002346:	79fb      	ldrb	r3, [r7, #7]
 8002348:	429a      	cmp	r2, r3
 800234a:	d0b4      	beq.n	80022b6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800234c:	2300      	movs	r3, #0
}
 800234e:	4618      	mov	r0, r3
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}

08002356 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002356:	b580      	push	{r7, lr}
 8002358:	b084      	sub	sp, #16
 800235a:	af00      	add	r7, sp, #0
 800235c:	60f8      	str	r0, [r7, #12]
 800235e:	60b9      	str	r1, [r7, #8]
 8002360:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002362:	e033      	b.n	80023cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002364:	687a      	ldr	r2, [r7, #4]
 8002366:	68b9      	ldr	r1, [r7, #8]
 8002368:	68f8      	ldr	r0, [r7, #12]
 800236a:	f000 f87f 	bl	800246c <I2C_IsErrorOccurred>
 800236e:	4603      	mov	r3, r0
 8002370:	2b00      	cmp	r3, #0
 8002372:	d001      	beq.n	8002378 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002374:	2301      	movs	r3, #1
 8002376:	e031      	b.n	80023dc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800237e:	d025      	beq.n	80023cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002380:	f7ff fb0c 	bl	800199c <HAL_GetTick>
 8002384:	4602      	mov	r2, r0
 8002386:	687b      	ldr	r3, [r7, #4]
 8002388:	1ad3      	subs	r3, r2, r3
 800238a:	68ba      	ldr	r2, [r7, #8]
 800238c:	429a      	cmp	r2, r3
 800238e:	d302      	bcc.n	8002396 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002390:	68bb      	ldr	r3, [r7, #8]
 8002392:	2b00      	cmp	r3, #0
 8002394:	d11a      	bne.n	80023cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	699b      	ldr	r3, [r3, #24]
 800239c:	f003 0302 	and.w	r3, r3, #2
 80023a0:	2b02      	cmp	r3, #2
 80023a2:	d013      	beq.n	80023cc <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023a8:	f043 0220 	orr.w	r2, r3, #32
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	2220      	movs	r2, #32
 80023b4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	2200      	movs	r2, #0
 80023bc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80023c8:	2301      	movs	r3, #1
 80023ca:	e007      	b.n	80023dc <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	699b      	ldr	r3, [r3, #24]
 80023d2:	f003 0302 	and.w	r3, r3, #2
 80023d6:	2b02      	cmp	r3, #2
 80023d8:	d1c4      	bne.n	8002364 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80023da:	2300      	movs	r3, #0
}
 80023dc:	4618      	mov	r0, r3
 80023de:	3710      	adds	r7, #16
 80023e0:	46bd      	mov	sp, r7
 80023e2:	bd80      	pop	{r7, pc}

080023e4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	b084      	sub	sp, #16
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80023f0:	e02f      	b.n	8002452 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80023f2:	687a      	ldr	r2, [r7, #4]
 80023f4:	68b9      	ldr	r1, [r7, #8]
 80023f6:	68f8      	ldr	r0, [r7, #12]
 80023f8:	f000 f838 	bl	800246c <I2C_IsErrorOccurred>
 80023fc:	4603      	mov	r3, r0
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d001      	beq.n	8002406 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002402:	2301      	movs	r3, #1
 8002404:	e02d      	b.n	8002462 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002406:	f7ff fac9 	bl	800199c <HAL_GetTick>
 800240a:	4602      	mov	r2, r0
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	1ad3      	subs	r3, r2, r3
 8002410:	68ba      	ldr	r2, [r7, #8]
 8002412:	429a      	cmp	r2, r3
 8002414:	d302      	bcc.n	800241c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002416:	68bb      	ldr	r3, [r7, #8]
 8002418:	2b00      	cmp	r3, #0
 800241a:	d11a      	bne.n	8002452 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	699b      	ldr	r3, [r3, #24]
 8002422:	f003 0320 	and.w	r3, r3, #32
 8002426:	2b20      	cmp	r3, #32
 8002428:	d013      	beq.n	8002452 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800242e:	f043 0220 	orr.w	r2, r3, #32
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	2220      	movs	r2, #32
 800243a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2200      	movs	r2, #0
 800244a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e007      	b.n	8002462 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	699b      	ldr	r3, [r3, #24]
 8002458:	f003 0320 	and.w	r3, r3, #32
 800245c:	2b20      	cmp	r3, #32
 800245e:	d1c8      	bne.n	80023f2 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002460:	2300      	movs	r3, #0
}
 8002462:	4618      	mov	r0, r3
 8002464:	3710      	adds	r7, #16
 8002466:	46bd      	mov	sp, r7
 8002468:	bd80      	pop	{r7, pc}
	...

0800246c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b08a      	sub	sp, #40	@ 0x28
 8002470:	af00      	add	r7, sp, #0
 8002472:	60f8      	str	r0, [r7, #12]
 8002474:	60b9      	str	r1, [r7, #8]
 8002476:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002478:	2300      	movs	r3, #0
 800247a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	699b      	ldr	r3, [r3, #24]
 8002484:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002486:	2300      	movs	r3, #0
 8002488:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800248e:	69bb      	ldr	r3, [r7, #24]
 8002490:	f003 0310 	and.w	r3, r3, #16
 8002494:	2b00      	cmp	r3, #0
 8002496:	d068      	beq.n	800256a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	2210      	movs	r2, #16
 800249e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80024a0:	e049      	b.n	8002536 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80024a2:	68bb      	ldr	r3, [r7, #8]
 80024a4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80024a8:	d045      	beq.n	8002536 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80024aa:	f7ff fa77 	bl	800199c <HAL_GetTick>
 80024ae:	4602      	mov	r2, r0
 80024b0:	69fb      	ldr	r3, [r7, #28]
 80024b2:	1ad3      	subs	r3, r2, r3
 80024b4:	68ba      	ldr	r2, [r7, #8]
 80024b6:	429a      	cmp	r2, r3
 80024b8:	d302      	bcc.n	80024c0 <I2C_IsErrorOccurred+0x54>
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d13a      	bne.n	8002536 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	685b      	ldr	r3, [r3, #4]
 80024c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80024ca:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 80024cc:	68fb      	ldr	r3, [r7, #12]
 80024ce:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80024d2:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 80024d4:	68fb      	ldr	r3, [r7, #12]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	699b      	ldr	r3, [r3, #24]
 80024da:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024de:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80024e2:	d121      	bne.n	8002528 <I2C_IsErrorOccurred+0xbc>
 80024e4:	697b      	ldr	r3, [r7, #20]
 80024e6:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80024ea:	d01d      	beq.n	8002528 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80024ec:	7cfb      	ldrb	r3, [r7, #19]
 80024ee:	2b20      	cmp	r3, #32
 80024f0:	d01a      	beq.n	8002528 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	685a      	ldr	r2, [r3, #4]
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002500:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002502:	f7ff fa4b 	bl	800199c <HAL_GetTick>
 8002506:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002508:	e00e      	b.n	8002528 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800250a:	f7ff fa47 	bl	800199c <HAL_GetTick>
 800250e:	4602      	mov	r2, r0
 8002510:	69fb      	ldr	r3, [r7, #28]
 8002512:	1ad3      	subs	r3, r2, r3
 8002514:	2b19      	cmp	r3, #25
 8002516:	d907      	bls.n	8002528 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002518:	6a3b      	ldr	r3, [r7, #32]
 800251a:	f043 0320 	orr.w	r3, r3, #32
 800251e:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002526:	e006      	b.n	8002536 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	699b      	ldr	r3, [r3, #24]
 800252e:	f003 0320 	and.w	r3, r3, #32
 8002532:	2b20      	cmp	r3, #32
 8002534:	d1e9      	bne.n	800250a <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002536:	68fb      	ldr	r3, [r7, #12]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	699b      	ldr	r3, [r3, #24]
 800253c:	f003 0320 	and.w	r3, r3, #32
 8002540:	2b20      	cmp	r3, #32
 8002542:	d003      	beq.n	800254c <I2C_IsErrorOccurred+0xe0>
 8002544:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002548:	2b00      	cmp	r3, #0
 800254a:	d0aa      	beq.n	80024a2 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 800254c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002550:	2b00      	cmp	r3, #0
 8002552:	d103      	bne.n	800255c <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2220      	movs	r2, #32
 800255a:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 800255c:	6a3b      	ldr	r3, [r7, #32]
 800255e:	f043 0304 	orr.w	r3, r3, #4
 8002562:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002564:	2301      	movs	r3, #1
 8002566:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002572:	69bb      	ldr	r3, [r7, #24]
 8002574:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002578:	2b00      	cmp	r3, #0
 800257a:	d00b      	beq.n	8002594 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 800257c:	6a3b      	ldr	r3, [r7, #32]
 800257e:	f043 0301 	orr.w	r3, r3, #1
 8002582:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800258c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002594:	69bb      	ldr	r3, [r7, #24]
 8002596:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800259a:	2b00      	cmp	r3, #0
 800259c:	d00b      	beq.n	80025b6 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800259e:	6a3b      	ldr	r3, [r7, #32]
 80025a0:	f043 0308 	orr.w	r3, r3, #8
 80025a4:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80025ae:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80025b0:	2301      	movs	r3, #1
 80025b2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80025b6:	69bb      	ldr	r3, [r7, #24]
 80025b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d00b      	beq.n	80025d8 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80025c0:	6a3b      	ldr	r3, [r7, #32]
 80025c2:	f043 0302 	orr.w	r3, r3, #2
 80025c6:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80025d0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 80025d8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d01c      	beq.n	800261a <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80025e0:	68f8      	ldr	r0, [r7, #12]
 80025e2:	f7ff fe3b 	bl	800225c <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80025e6:	68fb      	ldr	r3, [r7, #12]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	6859      	ldr	r1, [r3, #4]
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681a      	ldr	r2, [r3, #0]
 80025f0:	4b0d      	ldr	r3, [pc, #52]	@ (8002628 <I2C_IsErrorOccurred+0x1bc>)
 80025f2:	400b      	ands	r3, r1
 80025f4:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80025fa:	6a3b      	ldr	r3, [r7, #32]
 80025fc:	431a      	orrs	r2, r3
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2220      	movs	r2, #32
 8002606:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2200      	movs	r2, #0
 800260e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 800261a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800261e:	4618      	mov	r0, r3
 8002620:	3728      	adds	r7, #40	@ 0x28
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	fe00e800 	.word	0xfe00e800

0800262c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800262c:	b480      	push	{r7}
 800262e:	b087      	sub	sp, #28
 8002630:	af00      	add	r7, sp, #0
 8002632:	60f8      	str	r0, [r7, #12]
 8002634:	607b      	str	r3, [r7, #4]
 8002636:	460b      	mov	r3, r1
 8002638:	817b      	strh	r3, [r7, #10]
 800263a:	4613      	mov	r3, r2
 800263c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800263e:	897b      	ldrh	r3, [r7, #10]
 8002640:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002644:	7a7b      	ldrb	r3, [r7, #9]
 8002646:	041b      	lsls	r3, r3, #16
 8002648:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800264c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002652:	6a3b      	ldr	r3, [r7, #32]
 8002654:	4313      	orrs	r3, r2
 8002656:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800265a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	685a      	ldr	r2, [r3, #4]
 8002662:	6a3b      	ldr	r3, [r7, #32]
 8002664:	0d5b      	lsrs	r3, r3, #21
 8002666:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800266a:	4b08      	ldr	r3, [pc, #32]	@ (800268c <I2C_TransferConfig+0x60>)
 800266c:	430b      	orrs	r3, r1
 800266e:	43db      	mvns	r3, r3
 8002670:	ea02 0103 	and.w	r1, r2, r3
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	697a      	ldr	r2, [r7, #20]
 800267a:	430a      	orrs	r2, r1
 800267c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800267e:	bf00      	nop
 8002680:	371c      	adds	r7, #28
 8002682:	46bd      	mov	sp, r7
 8002684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002688:	4770      	bx	lr
 800268a:	bf00      	nop
 800268c:	03ff63ff 	.word	0x03ff63ff

08002690 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002690:	b480      	push	{r7}
 8002692:	b083      	sub	sp, #12
 8002694:	af00      	add	r7, sp, #0
 8002696:	6078      	str	r0, [r7, #4]
 8002698:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	2b20      	cmp	r3, #32
 80026a4:	d138      	bne.n	8002718 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80026ac:	2b01      	cmp	r3, #1
 80026ae:	d101      	bne.n	80026b4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80026b0:	2302      	movs	r3, #2
 80026b2:	e032      	b.n	800271a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	2201      	movs	r2, #1
 80026b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2224      	movs	r2, #36	@ 0x24
 80026c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681a      	ldr	r2, [r3, #0]
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f022 0201 	bic.w	r2, r2, #1
 80026d2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	681a      	ldr	r2, [r3, #0]
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80026e2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	6819      	ldr	r1, [r3, #0]
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	681b      	ldr	r3, [r3, #0]
 80026ee:	683a      	ldr	r2, [r7, #0]
 80026f0:	430a      	orrs	r2, r1
 80026f2:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	687b      	ldr	r3, [r7, #4]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f042 0201 	orr.w	r2, r2, #1
 8002702:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2220      	movs	r2, #32
 8002708:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002714:	2300      	movs	r3, #0
 8002716:	e000      	b.n	800271a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002718:	2302      	movs	r3, #2
  }
}
 800271a:	4618      	mov	r0, r3
 800271c:	370c      	adds	r7, #12
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr

08002726 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002726:	b480      	push	{r7}
 8002728:	b085      	sub	sp, #20
 800272a:	af00      	add	r7, sp, #0
 800272c:	6078      	str	r0, [r7, #4]
 800272e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002736:	b2db      	uxtb	r3, r3
 8002738:	2b20      	cmp	r3, #32
 800273a:	d139      	bne.n	80027b0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002742:	2b01      	cmp	r3, #1
 8002744:	d101      	bne.n	800274a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002746:	2302      	movs	r3, #2
 8002748:	e033      	b.n	80027b2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	2201      	movs	r2, #1
 800274e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2224      	movs	r2, #36	@ 0x24
 8002756:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	f022 0201 	bic.w	r2, r2, #1
 8002768:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002778:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	021b      	lsls	r3, r3, #8
 800277e:	68fa      	ldr	r2, [r7, #12]
 8002780:	4313      	orrs	r3, r2
 8002782:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	68fa      	ldr	r2, [r7, #12]
 800278a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	681b      	ldr	r3, [r3, #0]
 8002790:	681a      	ldr	r2, [r3, #0]
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f042 0201 	orr.w	r2, r2, #1
 800279a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800279c:	687b      	ldr	r3, [r7, #4]
 800279e:	2220      	movs	r2, #32
 80027a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80027ac:	2300      	movs	r3, #0
 80027ae:	e000      	b.n	80027b2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80027b0:	2302      	movs	r3, #2
  }
}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3714      	adds	r7, #20
 80027b6:	46bd      	mov	sp, r7
 80027b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027bc:	4770      	bx	lr
	...

080027c0 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80027c0:	b480      	push	{r7}
 80027c2:	b085      	sub	sp, #20
 80027c4:	af00      	add	r7, sp, #0
 80027c6:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d141      	bne.n	8002852 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80027ce:	4b4b      	ldr	r3, [pc, #300]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80027d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80027da:	d131      	bne.n	8002840 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80027dc:	4b47      	ldr	r3, [pc, #284]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80027e2:	4a46      	ldr	r2, [pc, #280]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027e4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027e8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80027ec:	4b43      	ldr	r3, [pc, #268]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80027f4:	4a41      	ldr	r2, [pc, #260]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80027f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80027fa:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80027fc:	4b40      	ldr	r3, [pc, #256]	@ (8002900 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2232      	movs	r2, #50	@ 0x32
 8002802:	fb02 f303 	mul.w	r3, r2, r3
 8002806:	4a3f      	ldr	r2, [pc, #252]	@ (8002904 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002808:	fba2 2303 	umull	r2, r3, r2, r3
 800280c:	0c9b      	lsrs	r3, r3, #18
 800280e:	3301      	adds	r3, #1
 8002810:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002812:	e002      	b.n	800281a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	3b01      	subs	r3, #1
 8002818:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800281a:	4b38      	ldr	r3, [pc, #224]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800281c:	695b      	ldr	r3, [r3, #20]
 800281e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002822:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002826:	d102      	bne.n	800282e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2b00      	cmp	r3, #0
 800282c:	d1f2      	bne.n	8002814 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800282e:	4b33      	ldr	r3, [pc, #204]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002830:	695b      	ldr	r3, [r3, #20]
 8002832:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002836:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800283a:	d158      	bne.n	80028ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800283c:	2303      	movs	r3, #3
 800283e:	e057      	b.n	80028f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002840:	4b2e      	ldr	r3, [pc, #184]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002846:	4a2d      	ldr	r2, [pc, #180]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002848:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800284c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002850:	e04d      	b.n	80028ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002858:	d141      	bne.n	80028de <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800285a:	4b28      	ldr	r3, [pc, #160]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002862:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002866:	d131      	bne.n	80028cc <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002868:	4b24      	ldr	r3, [pc, #144]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800286a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800286e:	4a23      	ldr	r2, [pc, #140]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002870:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002874:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002878:	4b20      	ldr	r3, [pc, #128]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002880:	4a1e      	ldr	r2, [pc, #120]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002882:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002886:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002888:	4b1d      	ldr	r3, [pc, #116]	@ (8002900 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	2232      	movs	r2, #50	@ 0x32
 800288e:	fb02 f303 	mul.w	r3, r2, r3
 8002892:	4a1c      	ldr	r2, [pc, #112]	@ (8002904 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002894:	fba2 2303 	umull	r2, r3, r2, r3
 8002898:	0c9b      	lsrs	r3, r3, #18
 800289a:	3301      	adds	r3, #1
 800289c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800289e:	e002      	b.n	80028a6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	3b01      	subs	r3, #1
 80028a4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80028a6:	4b15      	ldr	r3, [pc, #84]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028a8:	695b      	ldr	r3, [r3, #20]
 80028aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028ae:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028b2:	d102      	bne.n	80028ba <HAL_PWREx_ControlVoltageScaling+0xfa>
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d1f2      	bne.n	80028a0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80028ba:	4b10      	ldr	r3, [pc, #64]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028bc:	695b      	ldr	r3, [r3, #20]
 80028be:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80028c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80028c6:	d112      	bne.n	80028ee <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80028c8:	2303      	movs	r3, #3
 80028ca:	e011      	b.n	80028f0 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80028cc:	4b0b      	ldr	r3, [pc, #44]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80028d2:	4a0a      	ldr	r2, [pc, #40]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80028d8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80028dc:	e007      	b.n	80028ee <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80028de:	4b07      	ldr	r3, [pc, #28]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028e0:	681b      	ldr	r3, [r3, #0]
 80028e2:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80028e6:	4a05      	ldr	r2, [pc, #20]	@ (80028fc <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80028e8:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80028ec:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80028ee:	2300      	movs	r3, #0
}
 80028f0:	4618      	mov	r0, r3
 80028f2:	3714      	adds	r7, #20
 80028f4:	46bd      	mov	sp, r7
 80028f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028fa:	4770      	bx	lr
 80028fc:	40007000 	.word	0x40007000
 8002900:	20000070 	.word	0x20000070
 8002904:	431bde83 	.word	0x431bde83

08002908 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800290c:	4b05      	ldr	r3, [pc, #20]	@ (8002924 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	4a04      	ldr	r2, [pc, #16]	@ (8002924 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002912:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002916:	6093      	str	r3, [r2, #8]
}
 8002918:	bf00      	nop
 800291a:	46bd      	mov	sp, r7
 800291c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002920:	4770      	bx	lr
 8002922:	bf00      	nop
 8002924:	40007000 	.word	0x40007000

08002928 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b088      	sub	sp, #32
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d101      	bne.n	800293a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e2fe      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	2b00      	cmp	r3, #0
 8002944:	d075      	beq.n	8002a32 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002946:	4b97      	ldr	r3, [pc, #604]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	f003 030c 	and.w	r3, r3, #12
 800294e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002950:	4b94      	ldr	r3, [pc, #592]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002952:	68db      	ldr	r3, [r3, #12]
 8002954:	f003 0303 	and.w	r3, r3, #3
 8002958:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800295a:	69bb      	ldr	r3, [r7, #24]
 800295c:	2b0c      	cmp	r3, #12
 800295e:	d102      	bne.n	8002966 <HAL_RCC_OscConfig+0x3e>
 8002960:	697b      	ldr	r3, [r7, #20]
 8002962:	2b03      	cmp	r3, #3
 8002964:	d002      	beq.n	800296c <HAL_RCC_OscConfig+0x44>
 8002966:	69bb      	ldr	r3, [r7, #24]
 8002968:	2b08      	cmp	r3, #8
 800296a:	d10b      	bne.n	8002984 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800296c:	4b8d      	ldr	r3, [pc, #564]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d05b      	beq.n	8002a30 <HAL_RCC_OscConfig+0x108>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685b      	ldr	r3, [r3, #4]
 800297c:	2b00      	cmp	r3, #0
 800297e:	d157      	bne.n	8002a30 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e2d9      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800298c:	d106      	bne.n	800299c <HAL_RCC_OscConfig+0x74>
 800298e:	4b85      	ldr	r3, [pc, #532]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	4a84      	ldr	r2, [pc, #528]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002994:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002998:	6013      	str	r3, [r2, #0]
 800299a:	e01d      	b.n	80029d8 <HAL_RCC_OscConfig+0xb0>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	685b      	ldr	r3, [r3, #4]
 80029a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80029a4:	d10c      	bne.n	80029c0 <HAL_RCC_OscConfig+0x98>
 80029a6:	4b7f      	ldr	r3, [pc, #508]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	4a7e      	ldr	r2, [pc, #504]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 80029ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80029b0:	6013      	str	r3, [r2, #0]
 80029b2:	4b7c      	ldr	r3, [pc, #496]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4a7b      	ldr	r2, [pc, #492]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 80029b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80029bc:	6013      	str	r3, [r2, #0]
 80029be:	e00b      	b.n	80029d8 <HAL_RCC_OscConfig+0xb0>
 80029c0:	4b78      	ldr	r3, [pc, #480]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	4a77      	ldr	r2, [pc, #476]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 80029c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80029ca:	6013      	str	r3, [r2, #0]
 80029cc:	4b75      	ldr	r3, [pc, #468]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a74      	ldr	r2, [pc, #464]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 80029d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80029d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	685b      	ldr	r3, [r3, #4]
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d013      	beq.n	8002a08 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80029e0:	f7fe ffdc 	bl	800199c <HAL_GetTick>
 80029e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029e6:	e008      	b.n	80029fa <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029e8:	f7fe ffd8 	bl	800199c <HAL_GetTick>
 80029ec:	4602      	mov	r2, r0
 80029ee:	693b      	ldr	r3, [r7, #16]
 80029f0:	1ad3      	subs	r3, r2, r3
 80029f2:	2b64      	cmp	r3, #100	@ 0x64
 80029f4:	d901      	bls.n	80029fa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80029f6:	2303      	movs	r3, #3
 80029f8:	e29e      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029fa:	4b6a      	ldr	r3, [pc, #424]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d0f0      	beq.n	80029e8 <HAL_RCC_OscConfig+0xc0>
 8002a06:	e014      	b.n	8002a32 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002a08:	f7fe ffc8 	bl	800199c <HAL_GetTick>
 8002a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a0e:	e008      	b.n	8002a22 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a10:	f7fe ffc4 	bl	800199c <HAL_GetTick>
 8002a14:	4602      	mov	r2, r0
 8002a16:	693b      	ldr	r3, [r7, #16]
 8002a18:	1ad3      	subs	r3, r2, r3
 8002a1a:	2b64      	cmp	r3, #100	@ 0x64
 8002a1c:	d901      	bls.n	8002a22 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a1e:	2303      	movs	r3, #3
 8002a20:	e28a      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002a22:	4b60      	ldr	r3, [pc, #384]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d1f0      	bne.n	8002a10 <HAL_RCC_OscConfig+0xe8>
 8002a2e:	e000      	b.n	8002a32 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	f003 0302 	and.w	r3, r3, #2
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d075      	beq.n	8002b2a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a3e:	4b59      	ldr	r3, [pc, #356]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002a40:	689b      	ldr	r3, [r3, #8]
 8002a42:	f003 030c 	and.w	r3, r3, #12
 8002a46:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a48:	4b56      	ldr	r3, [pc, #344]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002a4a:	68db      	ldr	r3, [r3, #12]
 8002a4c:	f003 0303 	and.w	r3, r3, #3
 8002a50:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002a52:	69bb      	ldr	r3, [r7, #24]
 8002a54:	2b0c      	cmp	r3, #12
 8002a56:	d102      	bne.n	8002a5e <HAL_RCC_OscConfig+0x136>
 8002a58:	697b      	ldr	r3, [r7, #20]
 8002a5a:	2b02      	cmp	r3, #2
 8002a5c:	d002      	beq.n	8002a64 <HAL_RCC_OscConfig+0x13c>
 8002a5e:	69bb      	ldr	r3, [r7, #24]
 8002a60:	2b04      	cmp	r3, #4
 8002a62:	d11f      	bne.n	8002aa4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002a64:	4b4f      	ldr	r3, [pc, #316]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d005      	beq.n	8002a7c <HAL_RCC_OscConfig+0x154>
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d101      	bne.n	8002a7c <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002a78:	2301      	movs	r3, #1
 8002a7a:	e25d      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a7c:	4b49      	ldr	r3, [pc, #292]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	691b      	ldr	r3, [r3, #16]
 8002a88:	061b      	lsls	r3, r3, #24
 8002a8a:	4946      	ldr	r1, [pc, #280]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002a8c:	4313      	orrs	r3, r2
 8002a8e:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002a90:	4b45      	ldr	r3, [pc, #276]	@ (8002ba8 <HAL_RCC_OscConfig+0x280>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4618      	mov	r0, r3
 8002a96:	f7fe ff35 	bl	8001904 <HAL_InitTick>
 8002a9a:	4603      	mov	r3, r0
 8002a9c:	2b00      	cmp	r3, #0
 8002a9e:	d043      	beq.n	8002b28 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002aa0:	2301      	movs	r3, #1
 8002aa2:	e249      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d023      	beq.n	8002af4 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002aac:	4b3d      	ldr	r3, [pc, #244]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	4a3c      	ldr	r2, [pc, #240]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002ab2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002ab6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ab8:	f7fe ff70 	bl	800199c <HAL_GetTick>
 8002abc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002abe:	e008      	b.n	8002ad2 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ac0:	f7fe ff6c 	bl	800199c <HAL_GetTick>
 8002ac4:	4602      	mov	r2, r0
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	2b02      	cmp	r3, #2
 8002acc:	d901      	bls.n	8002ad2 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002ace:	2303      	movs	r3, #3
 8002ad0:	e232      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ad2:	4b34      	ldr	r3, [pc, #208]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d0f0      	beq.n	8002ac0 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ade:	4b31      	ldr	r3, [pc, #196]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	691b      	ldr	r3, [r3, #16]
 8002aea:	061b      	lsls	r3, r3, #24
 8002aec:	492d      	ldr	r1, [pc, #180]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002aee:	4313      	orrs	r3, r2
 8002af0:	604b      	str	r3, [r1, #4]
 8002af2:	e01a      	b.n	8002b2a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002af4:	4b2b      	ldr	r3, [pc, #172]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	4a2a      	ldr	r2, [pc, #168]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002afa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002afe:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b00:	f7fe ff4c 	bl	800199c <HAL_GetTick>
 8002b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b06:	e008      	b.n	8002b1a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b08:	f7fe ff48 	bl	800199c <HAL_GetTick>
 8002b0c:	4602      	mov	r2, r0
 8002b0e:	693b      	ldr	r3, [r7, #16]
 8002b10:	1ad3      	subs	r3, r2, r3
 8002b12:	2b02      	cmp	r3, #2
 8002b14:	d901      	bls.n	8002b1a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002b16:	2303      	movs	r3, #3
 8002b18:	e20e      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002b1a:	4b22      	ldr	r3, [pc, #136]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d1f0      	bne.n	8002b08 <HAL_RCC_OscConfig+0x1e0>
 8002b26:	e000      	b.n	8002b2a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b28:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f003 0308 	and.w	r3, r3, #8
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d041      	beq.n	8002bba <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	695b      	ldr	r3, [r3, #20]
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d01c      	beq.n	8002b78 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b3e:	4b19      	ldr	r3, [pc, #100]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002b40:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b44:	4a17      	ldr	r2, [pc, #92]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002b46:	f043 0301 	orr.w	r3, r3, #1
 8002b4a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b4e:	f7fe ff25 	bl	800199c <HAL_GetTick>
 8002b52:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b54:	e008      	b.n	8002b68 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b56:	f7fe ff21 	bl	800199c <HAL_GetTick>
 8002b5a:	4602      	mov	r2, r0
 8002b5c:	693b      	ldr	r3, [r7, #16]
 8002b5e:	1ad3      	subs	r3, r2, r3
 8002b60:	2b02      	cmp	r3, #2
 8002b62:	d901      	bls.n	8002b68 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002b64:	2303      	movs	r3, #3
 8002b66:	e1e7      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002b68:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002b6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b6e:	f003 0302 	and.w	r3, r3, #2
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d0ef      	beq.n	8002b56 <HAL_RCC_OscConfig+0x22e>
 8002b76:	e020      	b.n	8002bba <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002b78:	4b0a      	ldr	r3, [pc, #40]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002b7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b7e:	4a09      	ldr	r2, [pc, #36]	@ (8002ba4 <HAL_RCC_OscConfig+0x27c>)
 8002b80:	f023 0301 	bic.w	r3, r3, #1
 8002b84:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b88:	f7fe ff08 	bl	800199c <HAL_GetTick>
 8002b8c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002b8e:	e00d      	b.n	8002bac <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b90:	f7fe ff04 	bl	800199c <HAL_GetTick>
 8002b94:	4602      	mov	r2, r0
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	1ad3      	subs	r3, r2, r3
 8002b9a:	2b02      	cmp	r3, #2
 8002b9c:	d906      	bls.n	8002bac <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002b9e:	2303      	movs	r3, #3
 8002ba0:	e1ca      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
 8002ba2:	bf00      	nop
 8002ba4:	40021000 	.word	0x40021000
 8002ba8:	20000074 	.word	0x20000074
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002bac:	4b8c      	ldr	r3, [pc, #560]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002bae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002bb2:	f003 0302 	and.w	r3, r3, #2
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d1ea      	bne.n	8002b90 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f003 0304 	and.w	r3, r3, #4
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	f000 80a6 	beq.w	8002d14 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bc8:	2300      	movs	r3, #0
 8002bca:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002bcc:	4b84      	ldr	r3, [pc, #528]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002bce:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bd0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d101      	bne.n	8002bdc <HAL_RCC_OscConfig+0x2b4>
 8002bd8:	2301      	movs	r3, #1
 8002bda:	e000      	b.n	8002bde <HAL_RCC_OscConfig+0x2b6>
 8002bdc:	2300      	movs	r3, #0
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d00d      	beq.n	8002bfe <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002be2:	4b7f      	ldr	r3, [pc, #508]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002be4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002be6:	4a7e      	ldr	r2, [pc, #504]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002be8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bec:	6593      	str	r3, [r2, #88]	@ 0x58
 8002bee:	4b7c      	ldr	r3, [pc, #496]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002bf0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002bf2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002bfe:	4b79      	ldr	r3, [pc, #484]	@ (8002de4 <HAL_RCC_OscConfig+0x4bc>)
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d118      	bne.n	8002c3c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002c0a:	4b76      	ldr	r3, [pc, #472]	@ (8002de4 <HAL_RCC_OscConfig+0x4bc>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	4a75      	ldr	r2, [pc, #468]	@ (8002de4 <HAL_RCC_OscConfig+0x4bc>)
 8002c10:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c14:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c16:	f7fe fec1 	bl	800199c <HAL_GetTick>
 8002c1a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c1c:	e008      	b.n	8002c30 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c1e:	f7fe febd 	bl	800199c <HAL_GetTick>
 8002c22:	4602      	mov	r2, r0
 8002c24:	693b      	ldr	r3, [r7, #16]
 8002c26:	1ad3      	subs	r3, r2, r3
 8002c28:	2b02      	cmp	r3, #2
 8002c2a:	d901      	bls.n	8002c30 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002c2c:	2303      	movs	r3, #3
 8002c2e:	e183      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002c30:	4b6c      	ldr	r3, [pc, #432]	@ (8002de4 <HAL_RCC_OscConfig+0x4bc>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c38:	2b00      	cmp	r3, #0
 8002c3a:	d0f0      	beq.n	8002c1e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	689b      	ldr	r3, [r3, #8]
 8002c40:	2b01      	cmp	r3, #1
 8002c42:	d108      	bne.n	8002c56 <HAL_RCC_OscConfig+0x32e>
 8002c44:	4b66      	ldr	r3, [pc, #408]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002c46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c4a:	4a65      	ldr	r2, [pc, #404]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002c4c:	f043 0301 	orr.w	r3, r3, #1
 8002c50:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c54:	e024      	b.n	8002ca0 <HAL_RCC_OscConfig+0x378>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	689b      	ldr	r3, [r3, #8]
 8002c5a:	2b05      	cmp	r3, #5
 8002c5c:	d110      	bne.n	8002c80 <HAL_RCC_OscConfig+0x358>
 8002c5e:	4b60      	ldr	r3, [pc, #384]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c64:	4a5e      	ldr	r2, [pc, #376]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002c66:	f043 0304 	orr.w	r3, r3, #4
 8002c6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c6e:	4b5c      	ldr	r3, [pc, #368]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002c70:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c74:	4a5a      	ldr	r2, [pc, #360]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002c76:	f043 0301 	orr.w	r3, r3, #1
 8002c7a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c7e:	e00f      	b.n	8002ca0 <HAL_RCC_OscConfig+0x378>
 8002c80:	4b57      	ldr	r3, [pc, #348]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002c82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c86:	4a56      	ldr	r2, [pc, #344]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002c88:	f023 0301 	bic.w	r3, r3, #1
 8002c8c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002c90:	4b53      	ldr	r3, [pc, #332]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002c92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c96:	4a52      	ldr	r2, [pc, #328]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002c98:	f023 0304 	bic.w	r3, r3, #4
 8002c9c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	689b      	ldr	r3, [r3, #8]
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d016      	beq.n	8002cd6 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ca8:	f7fe fe78 	bl	800199c <HAL_GetTick>
 8002cac:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cae:	e00a      	b.n	8002cc6 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cb0:	f7fe fe74 	bl	800199c <HAL_GetTick>
 8002cb4:	4602      	mov	r2, r0
 8002cb6:	693b      	ldr	r3, [r7, #16]
 8002cb8:	1ad3      	subs	r3, r2, r3
 8002cba:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cbe:	4293      	cmp	r3, r2
 8002cc0:	d901      	bls.n	8002cc6 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002cc2:	2303      	movs	r3, #3
 8002cc4:	e138      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002cc6:	4b46      	ldr	r3, [pc, #280]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ccc:	f003 0302 	and.w	r3, r3, #2
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d0ed      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x388>
 8002cd4:	e015      	b.n	8002d02 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cd6:	f7fe fe61 	bl	800199c <HAL_GetTick>
 8002cda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cdc:	e00a      	b.n	8002cf4 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cde:	f7fe fe5d 	bl	800199c <HAL_GetTick>
 8002ce2:	4602      	mov	r2, r0
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	1ad3      	subs	r3, r2, r3
 8002ce8:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cec:	4293      	cmp	r3, r2
 8002cee:	d901      	bls.n	8002cf4 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002cf0:	2303      	movs	r3, #3
 8002cf2:	e121      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002cf4:	4b3a      	ldr	r3, [pc, #232]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cfa:	f003 0302 	and.w	r3, r3, #2
 8002cfe:	2b00      	cmp	r3, #0
 8002d00:	d1ed      	bne.n	8002cde <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d02:	7ffb      	ldrb	r3, [r7, #31]
 8002d04:	2b01      	cmp	r3, #1
 8002d06:	d105      	bne.n	8002d14 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d08:	4b35      	ldr	r3, [pc, #212]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002d0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d0c:	4a34      	ldr	r2, [pc, #208]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002d0e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d12:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	f003 0320 	and.w	r3, r3, #32
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	d03c      	beq.n	8002d9a <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	699b      	ldr	r3, [r3, #24]
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d01c      	beq.n	8002d62 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002d28:	4b2d      	ldr	r3, [pc, #180]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002d2a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d2e:	4a2c      	ldr	r2, [pc, #176]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002d30:	f043 0301 	orr.w	r3, r3, #1
 8002d34:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d38:	f7fe fe30 	bl	800199c <HAL_GetTick>
 8002d3c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d3e:	e008      	b.n	8002d52 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d40:	f7fe fe2c 	bl	800199c <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	693b      	ldr	r3, [r7, #16]
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d901      	bls.n	8002d52 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	e0f2      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002d52:	4b23      	ldr	r3, [pc, #140]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002d54:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d58:	f003 0302 	and.w	r3, r3, #2
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d0ef      	beq.n	8002d40 <HAL_RCC_OscConfig+0x418>
 8002d60:	e01b      	b.n	8002d9a <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002d62:	4b1f      	ldr	r3, [pc, #124]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002d64:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d68:	4a1d      	ldr	r2, [pc, #116]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002d6a:	f023 0301 	bic.w	r3, r3, #1
 8002d6e:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d72:	f7fe fe13 	bl	800199c <HAL_GetTick>
 8002d76:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d78:	e008      	b.n	8002d8c <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002d7a:	f7fe fe0f 	bl	800199c <HAL_GetTick>
 8002d7e:	4602      	mov	r2, r0
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d901      	bls.n	8002d8c <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002d88:	2303      	movs	r3, #3
 8002d8a:	e0d5      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002d8c:	4b14      	ldr	r3, [pc, #80]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002d8e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002d92:	f003 0302 	and.w	r3, r3, #2
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d1ef      	bne.n	8002d7a <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f000 80c9 	beq.w	8002f36 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002da4:	4b0e      	ldr	r3, [pc, #56]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002da6:	689b      	ldr	r3, [r3, #8]
 8002da8:	f003 030c 	and.w	r3, r3, #12
 8002dac:	2b0c      	cmp	r3, #12
 8002dae:	f000 8083 	beq.w	8002eb8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002db2:	687b      	ldr	r3, [r7, #4]
 8002db4:	69db      	ldr	r3, [r3, #28]
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d15e      	bne.n	8002e78 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dba:	4b09      	ldr	r3, [pc, #36]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a08      	ldr	r2, [pc, #32]	@ (8002de0 <HAL_RCC_OscConfig+0x4b8>)
 8002dc0:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002dc4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc6:	f7fe fde9 	bl	800199c <HAL_GetTick>
 8002dca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002dcc:	e00c      	b.n	8002de8 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dce:	f7fe fde5 	bl	800199c <HAL_GetTick>
 8002dd2:	4602      	mov	r2, r0
 8002dd4:	693b      	ldr	r3, [r7, #16]
 8002dd6:	1ad3      	subs	r3, r2, r3
 8002dd8:	2b02      	cmp	r3, #2
 8002dda:	d905      	bls.n	8002de8 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002ddc:	2303      	movs	r3, #3
 8002dde:	e0ab      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
 8002de0:	40021000 	.word	0x40021000
 8002de4:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002de8:	4b55      	ldr	r3, [pc, #340]	@ (8002f40 <HAL_RCC_OscConfig+0x618>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d1ec      	bne.n	8002dce <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002df4:	4b52      	ldr	r3, [pc, #328]	@ (8002f40 <HAL_RCC_OscConfig+0x618>)
 8002df6:	68da      	ldr	r2, [r3, #12]
 8002df8:	4b52      	ldr	r3, [pc, #328]	@ (8002f44 <HAL_RCC_OscConfig+0x61c>)
 8002dfa:	4013      	ands	r3, r2
 8002dfc:	687a      	ldr	r2, [r7, #4]
 8002dfe:	6a11      	ldr	r1, [r2, #32]
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e04:	3a01      	subs	r2, #1
 8002e06:	0112      	lsls	r2, r2, #4
 8002e08:	4311      	orrs	r1, r2
 8002e0a:	687a      	ldr	r2, [r7, #4]
 8002e0c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002e0e:	0212      	lsls	r2, r2, #8
 8002e10:	4311      	orrs	r1, r2
 8002e12:	687a      	ldr	r2, [r7, #4]
 8002e14:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002e16:	0852      	lsrs	r2, r2, #1
 8002e18:	3a01      	subs	r2, #1
 8002e1a:	0552      	lsls	r2, r2, #21
 8002e1c:	4311      	orrs	r1, r2
 8002e1e:	687a      	ldr	r2, [r7, #4]
 8002e20:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002e22:	0852      	lsrs	r2, r2, #1
 8002e24:	3a01      	subs	r2, #1
 8002e26:	0652      	lsls	r2, r2, #25
 8002e28:	4311      	orrs	r1, r2
 8002e2a:	687a      	ldr	r2, [r7, #4]
 8002e2c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002e2e:	06d2      	lsls	r2, r2, #27
 8002e30:	430a      	orrs	r2, r1
 8002e32:	4943      	ldr	r1, [pc, #268]	@ (8002f40 <HAL_RCC_OscConfig+0x618>)
 8002e34:	4313      	orrs	r3, r2
 8002e36:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e38:	4b41      	ldr	r3, [pc, #260]	@ (8002f40 <HAL_RCC_OscConfig+0x618>)
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a40      	ldr	r2, [pc, #256]	@ (8002f40 <HAL_RCC_OscConfig+0x618>)
 8002e3e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e42:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e44:	4b3e      	ldr	r3, [pc, #248]	@ (8002f40 <HAL_RCC_OscConfig+0x618>)
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	4a3d      	ldr	r2, [pc, #244]	@ (8002f40 <HAL_RCC_OscConfig+0x618>)
 8002e4a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002e4e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e50:	f7fe fda4 	bl	800199c <HAL_GetTick>
 8002e54:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e56:	e008      	b.n	8002e6a <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e58:	f7fe fda0 	bl	800199c <HAL_GetTick>
 8002e5c:	4602      	mov	r2, r0
 8002e5e:	693b      	ldr	r3, [r7, #16]
 8002e60:	1ad3      	subs	r3, r2, r3
 8002e62:	2b02      	cmp	r3, #2
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e066      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002e6a:	4b35      	ldr	r3, [pc, #212]	@ (8002f40 <HAL_RCC_OscConfig+0x618>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d0f0      	beq.n	8002e58 <HAL_RCC_OscConfig+0x530>
 8002e76:	e05e      	b.n	8002f36 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e78:	4b31      	ldr	r3, [pc, #196]	@ (8002f40 <HAL_RCC_OscConfig+0x618>)
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	4a30      	ldr	r2, [pc, #192]	@ (8002f40 <HAL_RCC_OscConfig+0x618>)
 8002e7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002e82:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e84:	f7fe fd8a 	bl	800199c <HAL_GetTick>
 8002e88:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e8a:	e008      	b.n	8002e9e <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e8c:	f7fe fd86 	bl	800199c <HAL_GetTick>
 8002e90:	4602      	mov	r2, r0
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	1ad3      	subs	r3, r2, r3
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d901      	bls.n	8002e9e <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8002e9a:	2303      	movs	r3, #3
 8002e9c:	e04c      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002e9e:	4b28      	ldr	r3, [pc, #160]	@ (8002f40 <HAL_RCC_OscConfig+0x618>)
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d1f0      	bne.n	8002e8c <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8002eaa:	4b25      	ldr	r3, [pc, #148]	@ (8002f40 <HAL_RCC_OscConfig+0x618>)
 8002eac:	68da      	ldr	r2, [r3, #12]
 8002eae:	4924      	ldr	r1, [pc, #144]	@ (8002f40 <HAL_RCC_OscConfig+0x618>)
 8002eb0:	4b25      	ldr	r3, [pc, #148]	@ (8002f48 <HAL_RCC_OscConfig+0x620>)
 8002eb2:	4013      	ands	r3, r2
 8002eb4:	60cb      	str	r3, [r1, #12]
 8002eb6:	e03e      	b.n	8002f36 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	69db      	ldr	r3, [r3, #28]
 8002ebc:	2b01      	cmp	r3, #1
 8002ebe:	d101      	bne.n	8002ec4 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	e039      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8002ec4:	4b1e      	ldr	r3, [pc, #120]	@ (8002f40 <HAL_RCC_OscConfig+0x618>)
 8002ec6:	68db      	ldr	r3, [r3, #12]
 8002ec8:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	f003 0203 	and.w	r2, r3, #3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a1b      	ldr	r3, [r3, #32]
 8002ed4:	429a      	cmp	r2, r3
 8002ed6:	d12c      	bne.n	8002f32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ed8:	697b      	ldr	r3, [r7, #20]
 8002eda:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ee2:	3b01      	subs	r3, #1
 8002ee4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002ee6:	429a      	cmp	r2, r3
 8002ee8:	d123      	bne.n	8002f32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002eea:	697b      	ldr	r3, [r7, #20]
 8002eec:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ef4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d11b      	bne.n	8002f32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002efa:	697b      	ldr	r3, [r7, #20]
 8002efc:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002f04:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8002f06:	429a      	cmp	r2, r3
 8002f08:	d113      	bne.n	8002f32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f14:	085b      	lsrs	r3, r3, #1
 8002f16:	3b01      	subs	r3, #1
 8002f18:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d109      	bne.n	8002f32 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8002f1e:	697b      	ldr	r3, [r7, #20]
 8002f20:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002f28:	085b      	lsrs	r3, r3, #1
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002f2e:	429a      	cmp	r2, r3
 8002f30:	d001      	beq.n	8002f36 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e000      	b.n	8002f38 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8002f36:	2300      	movs	r3, #0
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3720      	adds	r7, #32
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	40021000 	.word	0x40021000
 8002f44:	019f800c 	.word	0x019f800c
 8002f48:	feeefffc 	.word	0xfeeefffc

08002f4c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b086      	sub	sp, #24
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
 8002f54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8002f56:	2300      	movs	r3, #0
 8002f58:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	2b00      	cmp	r3, #0
 8002f5e:	d101      	bne.n	8002f64 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002f60:	2301      	movs	r3, #1
 8002f62:	e11e      	b.n	80031a2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f64:	4b91      	ldr	r3, [pc, #580]	@ (80031ac <HAL_RCC_ClockConfig+0x260>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	f003 030f 	and.w	r3, r3, #15
 8002f6c:	683a      	ldr	r2, [r7, #0]
 8002f6e:	429a      	cmp	r2, r3
 8002f70:	d910      	bls.n	8002f94 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f72:	4b8e      	ldr	r3, [pc, #568]	@ (80031ac <HAL_RCC_ClockConfig+0x260>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	f023 020f 	bic.w	r2, r3, #15
 8002f7a:	498c      	ldr	r1, [pc, #560]	@ (80031ac <HAL_RCC_ClockConfig+0x260>)
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	4313      	orrs	r3, r2
 8002f80:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f82:	4b8a      	ldr	r3, [pc, #552]	@ (80031ac <HAL_RCC_ClockConfig+0x260>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f003 030f 	and.w	r3, r3, #15
 8002f8a:	683a      	ldr	r2, [r7, #0]
 8002f8c:	429a      	cmp	r2, r3
 8002f8e:	d001      	beq.n	8002f94 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8002f90:	2301      	movs	r3, #1
 8002f92:	e106      	b.n	80031a2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f003 0301 	and.w	r3, r3, #1
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d073      	beq.n	8003088 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	685b      	ldr	r3, [r3, #4]
 8002fa4:	2b03      	cmp	r3, #3
 8002fa6:	d129      	bne.n	8002ffc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002fa8:	4b81      	ldr	r3, [pc, #516]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d101      	bne.n	8002fb8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8002fb4:	2301      	movs	r3, #1
 8002fb6:	e0f4      	b.n	80031a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8002fb8:	f000 f99e 	bl	80032f8 <RCC_GetSysClockFreqFromPLLSource>
 8002fbc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8002fbe:	693b      	ldr	r3, [r7, #16]
 8002fc0:	4a7c      	ldr	r2, [pc, #496]	@ (80031b4 <HAL_RCC_ClockConfig+0x268>)
 8002fc2:	4293      	cmp	r3, r2
 8002fc4:	d93f      	bls.n	8003046 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002fc6:	4b7a      	ldr	r3, [pc, #488]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 8002fc8:	689b      	ldr	r3, [r3, #8]
 8002fca:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d009      	beq.n	8002fe6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8002fda:	2b00      	cmp	r3, #0
 8002fdc:	d033      	beq.n	8003046 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d12f      	bne.n	8003046 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8002fe6:	4b72      	ldr	r3, [pc, #456]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 8002fe8:	689b      	ldr	r3, [r3, #8]
 8002fea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002fee:	4a70      	ldr	r2, [pc, #448]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 8002ff0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002ff4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8002ff6:	2380      	movs	r3, #128	@ 0x80
 8002ff8:	617b      	str	r3, [r7, #20]
 8002ffa:	e024      	b.n	8003046 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	685b      	ldr	r3, [r3, #4]
 8003000:	2b02      	cmp	r3, #2
 8003002:	d107      	bne.n	8003014 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003004:	4b6a      	ldr	r3, [pc, #424]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800300c:	2b00      	cmp	r3, #0
 800300e:	d109      	bne.n	8003024 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003010:	2301      	movs	r3, #1
 8003012:	e0c6      	b.n	80031a2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003014:	4b66      	ldr	r3, [pc, #408]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800301c:	2b00      	cmp	r3, #0
 800301e:	d101      	bne.n	8003024 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003020:	2301      	movs	r3, #1
 8003022:	e0be      	b.n	80031a2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8003024:	f000 f8ce 	bl	80031c4 <HAL_RCC_GetSysClockFreq>
 8003028:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	4a61      	ldr	r2, [pc, #388]	@ (80031b4 <HAL_RCC_ClockConfig+0x268>)
 800302e:	4293      	cmp	r3, r2
 8003030:	d909      	bls.n	8003046 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003032:	4b5f      	ldr	r3, [pc, #380]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 8003034:	689b      	ldr	r3, [r3, #8]
 8003036:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800303a:	4a5d      	ldr	r2, [pc, #372]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 800303c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003040:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8003042:	2380      	movs	r3, #128	@ 0x80
 8003044:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003046:	4b5a      	ldr	r3, [pc, #360]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 8003048:	689b      	ldr	r3, [r3, #8]
 800304a:	f023 0203 	bic.w	r2, r3, #3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	4957      	ldr	r1, [pc, #348]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 8003054:	4313      	orrs	r3, r2
 8003056:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003058:	f7fe fca0 	bl	800199c <HAL_GetTick>
 800305c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800305e:	e00a      	b.n	8003076 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003060:	f7fe fc9c 	bl	800199c <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	68fb      	ldr	r3, [r7, #12]
 8003068:	1ad3      	subs	r3, r2, r3
 800306a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800306e:	4293      	cmp	r3, r2
 8003070:	d901      	bls.n	8003076 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003072:	2303      	movs	r3, #3
 8003074:	e095      	b.n	80031a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003076:	4b4e      	ldr	r3, [pc, #312]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 8003078:	689b      	ldr	r3, [r3, #8]
 800307a:	f003 020c 	and.w	r2, r3, #12
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	685b      	ldr	r3, [r3, #4]
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	429a      	cmp	r2, r3
 8003086:	d1eb      	bne.n	8003060 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f003 0302 	and.w	r3, r3, #2
 8003090:	2b00      	cmp	r3, #0
 8003092:	d023      	beq.n	80030dc <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	f003 0304 	and.w	r3, r3, #4
 800309c:	2b00      	cmp	r3, #0
 800309e:	d005      	beq.n	80030ac <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80030a0:	4b43      	ldr	r3, [pc, #268]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 80030a2:	689b      	ldr	r3, [r3, #8]
 80030a4:	4a42      	ldr	r2, [pc, #264]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 80030a6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80030aa:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f003 0308 	and.w	r3, r3, #8
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d007      	beq.n	80030c8 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 80030b8:	4b3d      	ldr	r3, [pc, #244]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 80030ba:	689b      	ldr	r3, [r3, #8]
 80030bc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 80030c0:	4a3b      	ldr	r2, [pc, #236]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 80030c2:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80030c6:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030c8:	4b39      	ldr	r3, [pc, #228]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 80030ca:	689b      	ldr	r3, [r3, #8]
 80030cc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689b      	ldr	r3, [r3, #8]
 80030d4:	4936      	ldr	r1, [pc, #216]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 80030d6:	4313      	orrs	r3, r2
 80030d8:	608b      	str	r3, [r1, #8]
 80030da:	e008      	b.n	80030ee <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80030dc:	697b      	ldr	r3, [r7, #20]
 80030de:	2b80      	cmp	r3, #128	@ 0x80
 80030e0:	d105      	bne.n	80030ee <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80030e2:	4b33      	ldr	r3, [pc, #204]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 80030e4:	689b      	ldr	r3, [r3, #8]
 80030e6:	4a32      	ldr	r2, [pc, #200]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 80030e8:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80030ec:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80030ee:	4b2f      	ldr	r3, [pc, #188]	@ (80031ac <HAL_RCC_ClockConfig+0x260>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f003 030f 	and.w	r3, r3, #15
 80030f6:	683a      	ldr	r2, [r7, #0]
 80030f8:	429a      	cmp	r2, r3
 80030fa:	d21d      	bcs.n	8003138 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030fc:	4b2b      	ldr	r3, [pc, #172]	@ (80031ac <HAL_RCC_ClockConfig+0x260>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f023 020f 	bic.w	r2, r3, #15
 8003104:	4929      	ldr	r1, [pc, #164]	@ (80031ac <HAL_RCC_ClockConfig+0x260>)
 8003106:	683b      	ldr	r3, [r7, #0]
 8003108:	4313      	orrs	r3, r2
 800310a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 800310c:	f7fe fc46 	bl	800199c <HAL_GetTick>
 8003110:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003112:	e00a      	b.n	800312a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003114:	f7fe fc42 	bl	800199c <HAL_GetTick>
 8003118:	4602      	mov	r2, r0
 800311a:	68fb      	ldr	r3, [r7, #12]
 800311c:	1ad3      	subs	r3, r2, r3
 800311e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003122:	4293      	cmp	r3, r2
 8003124:	d901      	bls.n	800312a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8003126:	2303      	movs	r3, #3
 8003128:	e03b      	b.n	80031a2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800312a:	4b20      	ldr	r3, [pc, #128]	@ (80031ac <HAL_RCC_ClockConfig+0x260>)
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	f003 030f 	and.w	r3, r3, #15
 8003132:	683a      	ldr	r2, [r7, #0]
 8003134:	429a      	cmp	r2, r3
 8003136:	d1ed      	bne.n	8003114 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0304 	and.w	r3, r3, #4
 8003140:	2b00      	cmp	r3, #0
 8003142:	d008      	beq.n	8003156 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003144:	4b1a      	ldr	r3, [pc, #104]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	68db      	ldr	r3, [r3, #12]
 8003150:	4917      	ldr	r1, [pc, #92]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 8003152:	4313      	orrs	r3, r2
 8003154:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	f003 0308 	and.w	r3, r3, #8
 800315e:	2b00      	cmp	r3, #0
 8003160:	d009      	beq.n	8003176 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003162:	4b13      	ldr	r3, [pc, #76]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 8003164:	689b      	ldr	r3, [r3, #8]
 8003166:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	691b      	ldr	r3, [r3, #16]
 800316e:	00db      	lsls	r3, r3, #3
 8003170:	490f      	ldr	r1, [pc, #60]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 8003172:	4313      	orrs	r3, r2
 8003174:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003176:	f000 f825 	bl	80031c4 <HAL_RCC_GetSysClockFreq>
 800317a:	4602      	mov	r2, r0
 800317c:	4b0c      	ldr	r3, [pc, #48]	@ (80031b0 <HAL_RCC_ClockConfig+0x264>)
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	091b      	lsrs	r3, r3, #4
 8003182:	f003 030f 	and.w	r3, r3, #15
 8003186:	490c      	ldr	r1, [pc, #48]	@ (80031b8 <HAL_RCC_ClockConfig+0x26c>)
 8003188:	5ccb      	ldrb	r3, [r1, r3]
 800318a:	f003 031f 	and.w	r3, r3, #31
 800318e:	fa22 f303 	lsr.w	r3, r2, r3
 8003192:	4a0a      	ldr	r2, [pc, #40]	@ (80031bc <HAL_RCC_ClockConfig+0x270>)
 8003194:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003196:	4b0a      	ldr	r3, [pc, #40]	@ (80031c0 <HAL_RCC_ClockConfig+0x274>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f7fe fbb2 	bl	8001904 <HAL_InitTick>
 80031a0:	4603      	mov	r3, r0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3718      	adds	r7, #24
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	40022000 	.word	0x40022000
 80031b0:	40021000 	.word	0x40021000
 80031b4:	04c4b400 	.word	0x04c4b400
 80031b8:	080083f4 	.word	0x080083f4
 80031bc:	20000070 	.word	0x20000070
 80031c0:	20000074 	.word	0x20000074

080031c4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80031c4:	b480      	push	{r7}
 80031c6:	b087      	sub	sp, #28
 80031c8:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80031ca:	4b2c      	ldr	r3, [pc, #176]	@ (800327c <HAL_RCC_GetSysClockFreq+0xb8>)
 80031cc:	689b      	ldr	r3, [r3, #8]
 80031ce:	f003 030c 	and.w	r3, r3, #12
 80031d2:	2b04      	cmp	r3, #4
 80031d4:	d102      	bne.n	80031dc <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80031d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003280 <HAL_RCC_GetSysClockFreq+0xbc>)
 80031d8:	613b      	str	r3, [r7, #16]
 80031da:	e047      	b.n	800326c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80031dc:	4b27      	ldr	r3, [pc, #156]	@ (800327c <HAL_RCC_GetSysClockFreq+0xb8>)
 80031de:	689b      	ldr	r3, [r3, #8]
 80031e0:	f003 030c 	and.w	r3, r3, #12
 80031e4:	2b08      	cmp	r3, #8
 80031e6:	d102      	bne.n	80031ee <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80031e8:	4b26      	ldr	r3, [pc, #152]	@ (8003284 <HAL_RCC_GetSysClockFreq+0xc0>)
 80031ea:	613b      	str	r3, [r7, #16]
 80031ec:	e03e      	b.n	800326c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80031ee:	4b23      	ldr	r3, [pc, #140]	@ (800327c <HAL_RCC_GetSysClockFreq+0xb8>)
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	f003 030c 	and.w	r3, r3, #12
 80031f6:	2b0c      	cmp	r3, #12
 80031f8:	d136      	bne.n	8003268 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80031fa:	4b20      	ldr	r3, [pc, #128]	@ (800327c <HAL_RCC_GetSysClockFreq+0xb8>)
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	f003 0303 	and.w	r3, r3, #3
 8003202:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003204:	4b1d      	ldr	r3, [pc, #116]	@ (800327c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	091b      	lsrs	r3, r3, #4
 800320a:	f003 030f 	and.w	r3, r3, #15
 800320e:	3301      	adds	r3, #1
 8003210:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003212:	68fb      	ldr	r3, [r7, #12]
 8003214:	2b03      	cmp	r3, #3
 8003216:	d10c      	bne.n	8003232 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003218:	4a1a      	ldr	r2, [pc, #104]	@ (8003284 <HAL_RCC_GetSysClockFreq+0xc0>)
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003220:	4a16      	ldr	r2, [pc, #88]	@ (800327c <HAL_RCC_GetSysClockFreq+0xb8>)
 8003222:	68d2      	ldr	r2, [r2, #12]
 8003224:	0a12      	lsrs	r2, r2, #8
 8003226:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800322a:	fb02 f303 	mul.w	r3, r2, r3
 800322e:	617b      	str	r3, [r7, #20]
      break;
 8003230:	e00c      	b.n	800324c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003232:	4a13      	ldr	r2, [pc, #76]	@ (8003280 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003234:	68bb      	ldr	r3, [r7, #8]
 8003236:	fbb2 f3f3 	udiv	r3, r2, r3
 800323a:	4a10      	ldr	r2, [pc, #64]	@ (800327c <HAL_RCC_GetSysClockFreq+0xb8>)
 800323c:	68d2      	ldr	r2, [r2, #12]
 800323e:	0a12      	lsrs	r2, r2, #8
 8003240:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003244:	fb02 f303 	mul.w	r3, r2, r3
 8003248:	617b      	str	r3, [r7, #20]
      break;
 800324a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800324c:	4b0b      	ldr	r3, [pc, #44]	@ (800327c <HAL_RCC_GetSysClockFreq+0xb8>)
 800324e:	68db      	ldr	r3, [r3, #12]
 8003250:	0e5b      	lsrs	r3, r3, #25
 8003252:	f003 0303 	and.w	r3, r3, #3
 8003256:	3301      	adds	r3, #1
 8003258:	005b      	lsls	r3, r3, #1
 800325a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800325c:	697a      	ldr	r2, [r7, #20]
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	fbb2 f3f3 	udiv	r3, r2, r3
 8003264:	613b      	str	r3, [r7, #16]
 8003266:	e001      	b.n	800326c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8003268:	2300      	movs	r3, #0
 800326a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 800326c:	693b      	ldr	r3, [r7, #16]
}
 800326e:	4618      	mov	r0, r3
 8003270:	371c      	adds	r7, #28
 8003272:	46bd      	mov	sp, r7
 8003274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003278:	4770      	bx	lr
 800327a:	bf00      	nop
 800327c:	40021000 	.word	0x40021000
 8003280:	00f42400 	.word	0x00f42400
 8003284:	016e3600 	.word	0x016e3600

08003288 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003288:	b480      	push	{r7}
 800328a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800328c:	4b03      	ldr	r3, [pc, #12]	@ (800329c <HAL_RCC_GetHCLKFreq+0x14>)
 800328e:	681b      	ldr	r3, [r3, #0]
}
 8003290:	4618      	mov	r0, r3
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr
 800329a:	bf00      	nop
 800329c:	20000070 	.word	0x20000070

080032a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032a0:	b580      	push	{r7, lr}
 80032a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80032a4:	f7ff fff0 	bl	8003288 <HAL_RCC_GetHCLKFreq>
 80032a8:	4602      	mov	r2, r0
 80032aa:	4b06      	ldr	r3, [pc, #24]	@ (80032c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80032ac:	689b      	ldr	r3, [r3, #8]
 80032ae:	0a1b      	lsrs	r3, r3, #8
 80032b0:	f003 0307 	and.w	r3, r3, #7
 80032b4:	4904      	ldr	r1, [pc, #16]	@ (80032c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80032b6:	5ccb      	ldrb	r3, [r1, r3]
 80032b8:	f003 031f 	and.w	r3, r3, #31
 80032bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	bd80      	pop	{r7, pc}
 80032c4:	40021000 	.word	0x40021000
 80032c8:	08008404 	.word	0x08008404

080032cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80032cc:	b580      	push	{r7, lr}
 80032ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80032d0:	f7ff ffda 	bl	8003288 <HAL_RCC_GetHCLKFreq>
 80032d4:	4602      	mov	r2, r0
 80032d6:	4b06      	ldr	r3, [pc, #24]	@ (80032f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032d8:	689b      	ldr	r3, [r3, #8]
 80032da:	0adb      	lsrs	r3, r3, #11
 80032dc:	f003 0307 	and.w	r3, r3, #7
 80032e0:	4904      	ldr	r1, [pc, #16]	@ (80032f4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80032e2:	5ccb      	ldrb	r3, [r1, r3]
 80032e4:	f003 031f 	and.w	r3, r3, #31
 80032e8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032ec:	4618      	mov	r0, r3
 80032ee:	bd80      	pop	{r7, pc}
 80032f0:	40021000 	.word	0x40021000
 80032f4:	08008404 	.word	0x08008404

080032f8 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	b087      	sub	sp, #28
 80032fc:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80032fe:	4b1e      	ldr	r3, [pc, #120]	@ (8003378 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003300:	68db      	ldr	r3, [r3, #12]
 8003302:	f003 0303 	and.w	r3, r3, #3
 8003306:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003308:	4b1b      	ldr	r3, [pc, #108]	@ (8003378 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800330a:	68db      	ldr	r3, [r3, #12]
 800330c:	091b      	lsrs	r3, r3, #4
 800330e:	f003 030f 	and.w	r3, r3, #15
 8003312:	3301      	adds	r3, #1
 8003314:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8003316:	693b      	ldr	r3, [r7, #16]
 8003318:	2b03      	cmp	r3, #3
 800331a:	d10c      	bne.n	8003336 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800331c:	4a17      	ldr	r2, [pc, #92]	@ (800337c <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	fbb2 f3f3 	udiv	r3, r2, r3
 8003324:	4a14      	ldr	r2, [pc, #80]	@ (8003378 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003326:	68d2      	ldr	r2, [r2, #12]
 8003328:	0a12      	lsrs	r2, r2, #8
 800332a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800332e:	fb02 f303 	mul.w	r3, r2, r3
 8003332:	617b      	str	r3, [r7, #20]
    break;
 8003334:	e00c      	b.n	8003350 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8003336:	4a12      	ldr	r2, [pc, #72]	@ (8003380 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	fbb2 f3f3 	udiv	r3, r2, r3
 800333e:	4a0e      	ldr	r2, [pc, #56]	@ (8003378 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003340:	68d2      	ldr	r2, [r2, #12]
 8003342:	0a12      	lsrs	r2, r2, #8
 8003344:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003348:	fb02 f303 	mul.w	r3, r2, r3
 800334c:	617b      	str	r3, [r7, #20]
    break;
 800334e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8003350:	4b09      	ldr	r3, [pc, #36]	@ (8003378 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003352:	68db      	ldr	r3, [r3, #12]
 8003354:	0e5b      	lsrs	r3, r3, #25
 8003356:	f003 0303 	and.w	r3, r3, #3
 800335a:	3301      	adds	r3, #1
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003360:	697a      	ldr	r2, [r7, #20]
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	fbb2 f3f3 	udiv	r3, r2, r3
 8003368:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800336a:	687b      	ldr	r3, [r7, #4]
}
 800336c:	4618      	mov	r0, r3
 800336e:	371c      	adds	r7, #28
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	40021000 	.word	0x40021000
 800337c:	016e3600 	.word	0x016e3600
 8003380:	00f42400 	.word	0x00f42400

08003384 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800338c:	2300      	movs	r3, #0
 800338e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003390:	2300      	movs	r3, #0
 8003392:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800339c:	2b00      	cmp	r3, #0
 800339e:	f000 8098 	beq.w	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80033a2:	2300      	movs	r3, #0
 80033a4:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80033a6:	4b43      	ldr	r3, [pc, #268]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033aa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d10d      	bne.n	80033ce <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80033b2:	4b40      	ldr	r3, [pc, #256]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033b6:	4a3f      	ldr	r2, [pc, #252]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033b8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033bc:	6593      	str	r3, [r2, #88]	@ 0x58
 80033be:	4b3d      	ldr	r3, [pc, #244]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80033c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80033c2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80033c6:	60bb      	str	r3, [r7, #8]
 80033c8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033ca:	2301      	movs	r3, #1
 80033cc:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033ce:	4b3a      	ldr	r3, [pc, #232]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	4a39      	ldr	r2, [pc, #228]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80033d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80033d8:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033da:	f7fe fadf 	bl	800199c <HAL_GetTick>
 80033de:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033e0:	e009      	b.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033e2:	f7fe fadb 	bl	800199c <HAL_GetTick>
 80033e6:	4602      	mov	r2, r0
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	1ad3      	subs	r3, r2, r3
 80033ec:	2b02      	cmp	r3, #2
 80033ee:	d902      	bls.n	80033f6 <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 80033f0:	2303      	movs	r3, #3
 80033f2:	74fb      	strb	r3, [r7, #19]
        break;
 80033f4:	e005      	b.n	8003402 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033f6:	4b30      	ldr	r3, [pc, #192]	@ (80034b8 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d0ef      	beq.n	80033e2 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003402:	7cfb      	ldrb	r3, [r7, #19]
 8003404:	2b00      	cmp	r3, #0
 8003406:	d159      	bne.n	80034bc <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003408:	4b2a      	ldr	r3, [pc, #168]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800340a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800340e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003412:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	2b00      	cmp	r3, #0
 8003418:	d01e      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800341e:	697a      	ldr	r2, [r7, #20]
 8003420:	429a      	cmp	r2, r3
 8003422:	d019      	beq.n	8003458 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003424:	4b23      	ldr	r3, [pc, #140]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003426:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800342a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800342e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003430:	4b20      	ldr	r3, [pc, #128]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003432:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003436:	4a1f      	ldr	r2, [pc, #124]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003438:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800343c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003440:	4b1c      	ldr	r3, [pc, #112]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003442:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003446:	4a1b      	ldr	r2, [pc, #108]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003448:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800344c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003450:	4a18      	ldr	r2, [pc, #96]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003452:	697b      	ldr	r3, [r7, #20]
 8003454:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	f003 0301 	and.w	r3, r3, #1
 800345e:	2b00      	cmp	r3, #0
 8003460:	d016      	beq.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003462:	f7fe fa9b 	bl	800199c <HAL_GetTick>
 8003466:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003468:	e00b      	b.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800346a:	f7fe fa97 	bl	800199c <HAL_GetTick>
 800346e:	4602      	mov	r2, r0
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	1ad3      	subs	r3, r2, r3
 8003474:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003478:	4293      	cmp	r3, r2
 800347a:	d902      	bls.n	8003482 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 800347c:	2303      	movs	r3, #3
 800347e:	74fb      	strb	r3, [r7, #19]
            break;
 8003480:	e006      	b.n	8003490 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003482:	4b0c      	ldr	r3, [pc, #48]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003484:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003488:	f003 0302 	and.w	r3, r3, #2
 800348c:	2b00      	cmp	r3, #0
 800348e:	d0ec      	beq.n	800346a <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003490:	7cfb      	ldrb	r3, [r7, #19]
 8003492:	2b00      	cmp	r3, #0
 8003494:	d10b      	bne.n	80034ae <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003496:	4b07      	ldr	r3, [pc, #28]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003498:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800349c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80034a4:	4903      	ldr	r1, [pc, #12]	@ (80034b4 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80034a6:	4313      	orrs	r3, r2
 80034a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80034ac:	e008      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80034ae:	7cfb      	ldrb	r3, [r7, #19]
 80034b0:	74bb      	strb	r3, [r7, #18]
 80034b2:	e005      	b.n	80034c0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80034b4:	40021000 	.word	0x40021000
 80034b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034bc:	7cfb      	ldrb	r3, [r7, #19]
 80034be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80034c0:	7c7b      	ldrb	r3, [r7, #17]
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d105      	bne.n	80034d2 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034c6:	4ba7      	ldr	r3, [pc, #668]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80034ca:	4aa6      	ldr	r2, [pc, #664]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034cc:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80034d0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	f003 0301 	and.w	r3, r3, #1
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d00a      	beq.n	80034f4 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034de:	4ba1      	ldr	r3, [pc, #644]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034e4:	f023 0203 	bic.w	r2, r3, #3
 80034e8:	687b      	ldr	r3, [r7, #4]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	499d      	ldr	r1, [pc, #628]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80034ee:	4313      	orrs	r3, r2
 80034f0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f003 0302 	and.w	r3, r3, #2
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d00a      	beq.n	8003516 <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003500:	4b98      	ldr	r3, [pc, #608]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003502:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003506:	f023 020c 	bic.w	r2, r3, #12
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	689b      	ldr	r3, [r3, #8]
 800350e:	4995      	ldr	r1, [pc, #596]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003510:	4313      	orrs	r3, r2
 8003512:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 0304 	and.w	r3, r3, #4
 800351e:	2b00      	cmp	r3, #0
 8003520:	d00a      	beq.n	8003538 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003522:	4b90      	ldr	r3, [pc, #576]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003524:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003528:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	498c      	ldr	r1, [pc, #560]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003532:	4313      	orrs	r3, r2
 8003534:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0308 	and.w	r3, r3, #8
 8003540:	2b00      	cmp	r3, #0
 8003542:	d00a      	beq.n	800355a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003544:	4b87      	ldr	r3, [pc, #540]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003546:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800354a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	691b      	ldr	r3, [r3, #16]
 8003552:	4984      	ldr	r1, [pc, #528]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003554:	4313      	orrs	r3, r2
 8003556:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0310 	and.w	r3, r3, #16
 8003562:	2b00      	cmp	r3, #0
 8003564:	d00a      	beq.n	800357c <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003566:	4b7f      	ldr	r3, [pc, #508]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003568:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800356c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	695b      	ldr	r3, [r3, #20]
 8003574:	497b      	ldr	r1, [pc, #492]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003576:	4313      	orrs	r3, r2
 8003578:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f003 0320 	and.w	r3, r3, #32
 8003584:	2b00      	cmp	r3, #0
 8003586:	d00a      	beq.n	800359e <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003588:	4b76      	ldr	r3, [pc, #472]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800358a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800358e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	699b      	ldr	r3, [r3, #24]
 8003596:	4973      	ldr	r1, [pc, #460]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003598:	4313      	orrs	r3, r2
 800359a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d00a      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80035aa:	4b6e      	ldr	r3, [pc, #440]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b0:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	69db      	ldr	r3, [r3, #28]
 80035b8:	496a      	ldr	r1, [pc, #424]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00a      	beq.n	80035e2 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80035cc:	4b65      	ldr	r3, [pc, #404]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035d2:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80035d6:	687b      	ldr	r3, [r7, #4]
 80035d8:	6a1b      	ldr	r3, [r3, #32]
 80035da:	4962      	ldr	r1, [pc, #392]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035dc:	4313      	orrs	r3, r2
 80035de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d00a      	beq.n	8003604 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80035ee:	4b5d      	ldr	r3, [pc, #372]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035f4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035fc:	4959      	ldr	r1, [pc, #356]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80035fe:	4313      	orrs	r3, r2
 8003600:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800360c:	2b00      	cmp	r3, #0
 800360e:	d00a      	beq.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003610:	4b54      	ldr	r3, [pc, #336]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003612:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8003616:	f023 0203 	bic.w	r2, r3, #3
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800361e:	4951      	ldr	r1, [pc, #324]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003620:	4313      	orrs	r3, r2
 8003622:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00a      	beq.n	8003648 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003632:	4b4c      	ldr	r3, [pc, #304]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003634:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003638:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003640:	4948      	ldr	r1, [pc, #288]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003642:	4313      	orrs	r3, r2
 8003644:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003650:	2b00      	cmp	r3, #0
 8003652:	d015      	beq.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003654:	4b43      	ldr	r3, [pc, #268]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003656:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800365a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003662:	4940      	ldr	r1, [pc, #256]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003664:	4313      	orrs	r3, r2
 8003666:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800366e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003672:	d105      	bne.n	8003680 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003674:	4b3b      	ldr	r3, [pc, #236]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003676:	68db      	ldr	r3, [r3, #12]
 8003678:	4a3a      	ldr	r2, [pc, #232]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800367a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800367e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003688:	2b00      	cmp	r3, #0
 800368a:	d015      	beq.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800368c:	4b35      	ldr	r3, [pc, #212]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800368e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003692:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800369a:	4932      	ldr	r1, [pc, #200]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800369c:	4313      	orrs	r3, r2
 800369e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80036aa:	d105      	bne.n	80036b8 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036ac:	4b2d      	ldr	r3, [pc, #180]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ae:	68db      	ldr	r3, [r3, #12]
 80036b0:	4a2c      	ldr	r2, [pc, #176]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036b6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d015      	beq.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80036c4:	4b27      	ldr	r3, [pc, #156]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036d2:	4924      	ldr	r1, [pc, #144]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80036de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80036e2:	d105      	bne.n	80036f0 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80036e4:	4b1f      	ldr	r3, [pc, #124]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036e6:	68db      	ldr	r3, [r3, #12]
 80036e8:	4a1e      	ldr	r2, [pc, #120]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80036ee:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d015      	beq.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80036fc:	4b19      	ldr	r3, [pc, #100]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80036fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003702:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800370a:	4916      	ldr	r1, [pc, #88]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800370c:	4313      	orrs	r3, r2
 800370e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003716:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800371a:	d105      	bne.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800371c:	4b11      	ldr	r3, [pc, #68]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800371e:	68db      	ldr	r3, [r3, #12]
 8003720:	4a10      	ldr	r2, [pc, #64]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003722:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003726:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003730:	2b00      	cmp	r3, #0
 8003732:	d019      	beq.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003734:	4b0b      	ldr	r3, [pc, #44]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003736:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800373a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800373e:	687b      	ldr	r3, [r7, #4]
 8003740:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003742:	4908      	ldr	r1, [pc, #32]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003744:	4313      	orrs	r3, r2
 8003746:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800374e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003752:	d109      	bne.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003754:	4b03      	ldr	r3, [pc, #12]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8003756:	68db      	ldr	r3, [r3, #12]
 8003758:	4a02      	ldr	r2, [pc, #8]	@ (8003764 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800375a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800375e:	60d3      	str	r3, [r2, #12]
 8003760:	e002      	b.n	8003768 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8003762:	bf00      	nop
 8003764:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d015      	beq.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003774:	4b29      	ldr	r3, [pc, #164]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003776:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800377a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003782:	4926      	ldr	r1, [pc, #152]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003784:	4313      	orrs	r3, r2
 8003786:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800378e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003792:	d105      	bne.n	80037a0 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003794:	4b21      	ldr	r3, [pc, #132]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003796:	68db      	ldr	r3, [r3, #12]
 8003798:	4a20      	ldr	r2, [pc, #128]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800379a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800379e:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80037a8:	2b00      	cmp	r3, #0
 80037aa:	d015      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 80037ac:	4b1b      	ldr	r3, [pc, #108]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037b2:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037ba:	4918      	ldr	r1, [pc, #96]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037bc:	4313      	orrs	r3, r2
 80037be:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037c6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80037ca:	d105      	bne.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80037cc:	4b13      	ldr	r3, [pc, #76]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	4a12      	ldr	r2, [pc, #72]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037d2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80037d6:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	d015      	beq.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80037e4:	4b0d      	ldr	r3, [pc, #52]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80037ea:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037f2:	490a      	ldr	r1, [pc, #40]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80037f4:	4313      	orrs	r3, r2
 80037f6:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80037fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8003802:	d105      	bne.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003804:	4b05      	ldr	r3, [pc, #20]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8003806:	68db      	ldr	r3, [r3, #12]
 8003808:	4a04      	ldr	r2, [pc, #16]	@ (800381c <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800380a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800380e:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003810:	7cbb      	ldrb	r3, [r7, #18]
}
 8003812:	4618      	mov	r0, r3
 8003814:	3718      	adds	r7, #24
 8003816:	46bd      	mov	sp, r7
 8003818:	bd80      	pop	{r7, pc}
 800381a:	bf00      	nop
 800381c:	40021000 	.word	0x40021000

08003820 <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b082      	sub	sp, #8
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	2b00      	cmp	r3, #0
 800382c:	d101      	bne.n	8003832 <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e027      	b.n	8003882 <HAL_RNG_Init+0x62>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	7a5b      	ldrb	r3, [r3, #9]
 8003836:	b2db      	uxtb	r3, r3
 8003838:	2b00      	cmp	r3, #0
 800383a:	d105      	bne.n	8003848 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	2200      	movs	r2, #0
 8003840:	721a      	strb	r2, [r3, #8]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	f7fd fedc 	bl	8001600 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2202      	movs	r2, #2
 800384c:	725a      	strb	r2, [r3, #9]

  /* Clock Error Detection Configuration */
  MODIFY_REG(hrng->Instance->CR, RNG_CR_CED, hrng->Init.ClockErrorDetection);
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f023 0108 	bic.w	r1, r3, #8
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	685a      	ldr	r2, [r3, #4]
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	430a      	orrs	r2, r1
 8003862:	601a      	str	r2, [r3, #0]

  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	681a      	ldr	r2, [r3, #0]
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	f042 0204 	orr.w	r2, r2, #4
 8003872:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	2201      	movs	r2, #1
 8003878:	725a      	strb	r2, [r3, #9]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	2200      	movs	r2, #0
 800387e:	60da      	str	r2, [r3, #12]

  /* Return function status */
  return HAL_OK;
 8003880:	2300      	movs	r3, #0
}
 8003882:	4618      	mov	r0, r3
 8003884:	3708      	adds	r7, #8
 8003886:	46bd      	mov	sp, r7
 8003888:	bd80      	pop	{r7, pc}

0800388a <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 800388a:	b580      	push	{r7, lr}
 800388c:	b084      	sub	sp, #16
 800388e:	af00      	add	r7, sp, #0
 8003890:	6078      	str	r0, [r7, #4]
 8003892:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003894:	2300      	movs	r3, #0
 8003896:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	7a1b      	ldrb	r3, [r3, #8]
 800389c:	2b01      	cmp	r3, #1
 800389e:	d101      	bne.n	80038a4 <HAL_RNG_GenerateRandomNumber+0x1a>
 80038a0:	2302      	movs	r3, #2
 80038a2:	e044      	b.n	800392e <HAL_RNG_GenerateRandomNumber+0xa4>
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2201      	movs	r2, #1
 80038a8:	721a      	strb	r2, [r3, #8]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	7a5b      	ldrb	r3, [r3, #9]
 80038ae:	b2db      	uxtb	r3, r3
 80038b0:	2b01      	cmp	r3, #1
 80038b2:	d133      	bne.n	800391c <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	2202      	movs	r2, #2
 80038b8:	725a      	strb	r2, [r3, #9]

    /* Get tick */
    tickstart = HAL_GetTick();
 80038ba:	f7fe f86f 	bl	800199c <HAL_GetTick>
 80038be:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80038c0:	e018      	b.n	80038f4 <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 80038c2:	f7fe f86b 	bl	800199c <HAL_GetTick>
 80038c6:	4602      	mov	r2, r0
 80038c8:	68bb      	ldr	r3, [r7, #8]
 80038ca:	1ad3      	subs	r3, r2, r3
 80038cc:	2b02      	cmp	r3, #2
 80038ce:	d911      	bls.n	80038f4 <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	685b      	ldr	r3, [r3, #4]
 80038d6:	f003 0301 	and.w	r3, r3, #1
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d00a      	beq.n	80038f4 <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2201      	movs	r2, #1
 80038e2:	725a      	strb	r2, [r3, #9]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2202      	movs	r2, #2
 80038e8:	60da      	str	r2, [r3, #12]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2200      	movs	r2, #0
 80038ee:	721a      	strb	r2, [r3, #8]
          return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e01c      	b.n	800392e <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	f003 0301 	and.w	r3, r3, #1
 80038fe:	2b01      	cmp	r3, #1
 8003900:	d1df      	bne.n	80038c2 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	681b      	ldr	r3, [r3, #0]
 8003906:	689a      	ldr	r2, [r3, #8]
 8003908:	687b      	ldr	r3, [r7, #4]
 800390a:	611a      	str	r2, [r3, #16]
    *random32bit = hrng->RandomNumber;
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	691a      	ldr	r2, [r3, #16]
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	2201      	movs	r2, #1
 8003918:	725a      	strb	r2, [r3, #9]
 800391a:	e004      	b.n	8003926 <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 800391c:	687b      	ldr	r3, [r7, #4]
 800391e:	2204      	movs	r2, #4
 8003920:	60da      	str	r2, [r3, #12]
    status = HAL_ERROR;
 8003922:	2301      	movs	r3, #1
 8003924:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	2200      	movs	r2, #0
 800392a:	721a      	strb	r2, [r3, #8]

  return status;
 800392c:	7bfb      	ldrb	r3, [r7, #15]
}
 800392e:	4618      	mov	r0, r3
 8003930:	3710      	adds	r7, #16
 8003932:	46bd      	mov	sp, r7
 8003934:	bd80      	pop	{r7, pc}

08003936 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003936:	b580      	push	{r7, lr}
 8003938:	b082      	sub	sp, #8
 800393a:	af00      	add	r7, sp, #0
 800393c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	2b00      	cmp	r3, #0
 8003942:	d101      	bne.n	8003948 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003944:	2301      	movs	r3, #1
 8003946:	e042      	b.n	80039ce <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800394e:	2b00      	cmp	r3, #0
 8003950:	d106      	bne.n	8003960 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003952:	687b      	ldr	r3, [r7, #4]
 8003954:	2200      	movs	r2, #0
 8003956:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800395a:	6878      	ldr	r0, [r7, #4]
 800395c:	f7fd fdf8 	bl	8001550 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2224      	movs	r2, #36	@ 0x24
 8003964:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	681a      	ldr	r2, [r3, #0]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f022 0201 	bic.w	r2, r2, #1
 8003976:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800397c:	2b00      	cmp	r3, #0
 800397e:	d002      	beq.n	8003986 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003980:	6878      	ldr	r0, [r7, #4]
 8003982:	f000 fb25 	bl	8003fd0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	f000 f826 	bl	80039d8 <UART_SetConfig>
 800398c:	4603      	mov	r3, r0
 800398e:	2b01      	cmp	r3, #1
 8003990:	d101      	bne.n	8003996 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e01b      	b.n	80039ce <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	685a      	ldr	r2, [r3, #4]
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80039a4:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	689a      	ldr	r2, [r3, #8]
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80039b4:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681a      	ldr	r2, [r3, #0]
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f042 0201 	orr.w	r2, r2, #1
 80039c4:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80039c6:	6878      	ldr	r0, [r7, #4]
 80039c8:	f000 fba4 	bl	8004114 <UART_CheckIdleState>
 80039cc:	4603      	mov	r3, r0
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3708      	adds	r7, #8
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
	...

080039d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039dc:	b08c      	sub	sp, #48	@ 0x30
 80039de:	af00      	add	r7, sp, #0
 80039e0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80039e2:	2300      	movs	r3, #0
 80039e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80039e8:	697b      	ldr	r3, [r7, #20]
 80039ea:	689a      	ldr	r2, [r3, #8]
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	691b      	ldr	r3, [r3, #16]
 80039f0:	431a      	orrs	r2, r3
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	695b      	ldr	r3, [r3, #20]
 80039f6:	431a      	orrs	r2, r3
 80039f8:	697b      	ldr	r3, [r7, #20]
 80039fa:	69db      	ldr	r3, [r3, #28]
 80039fc:	4313      	orrs	r3, r2
 80039fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	681a      	ldr	r2, [r3, #0]
 8003a06:	4baa      	ldr	r3, [pc, #680]	@ (8003cb0 <UART_SetConfig+0x2d8>)
 8003a08:	4013      	ands	r3, r2
 8003a0a:	697a      	ldr	r2, [r7, #20]
 8003a0c:	6812      	ldr	r2, [r2, #0]
 8003a0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a10:	430b      	orrs	r3, r1
 8003a12:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	685b      	ldr	r3, [r3, #4]
 8003a1a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003a1e:	697b      	ldr	r3, [r7, #20]
 8003a20:	68da      	ldr	r2, [r3, #12]
 8003a22:	697b      	ldr	r3, [r7, #20]
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	430a      	orrs	r2, r1
 8003a28:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	699b      	ldr	r3, [r3, #24]
 8003a2e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a9f      	ldr	r2, [pc, #636]	@ (8003cb4 <UART_SetConfig+0x2dc>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d004      	beq.n	8003a44 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	6a1b      	ldr	r3, [r3, #32]
 8003a3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a40:	4313      	orrs	r3, r2
 8003a42:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a44:	697b      	ldr	r3, [r7, #20]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	689b      	ldr	r3, [r3, #8]
 8003a4a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003a4e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003a52:	697a      	ldr	r2, [r7, #20]
 8003a54:	6812      	ldr	r2, [r2, #0]
 8003a56:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a58:	430b      	orrs	r3, r1
 8003a5a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003a5c:	697b      	ldr	r3, [r7, #20]
 8003a5e:	681b      	ldr	r3, [r3, #0]
 8003a60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a62:	f023 010f 	bic.w	r1, r3, #15
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	430a      	orrs	r2, r1
 8003a70:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4a90      	ldr	r2, [pc, #576]	@ (8003cb8 <UART_SetConfig+0x2e0>)
 8003a78:	4293      	cmp	r3, r2
 8003a7a:	d125      	bne.n	8003ac8 <UART_SetConfig+0xf0>
 8003a7c:	4b8f      	ldr	r3, [pc, #572]	@ (8003cbc <UART_SetConfig+0x2e4>)
 8003a7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a82:	f003 0303 	and.w	r3, r3, #3
 8003a86:	2b03      	cmp	r3, #3
 8003a88:	d81a      	bhi.n	8003ac0 <UART_SetConfig+0xe8>
 8003a8a:	a201      	add	r2, pc, #4	@ (adr r2, 8003a90 <UART_SetConfig+0xb8>)
 8003a8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a90:	08003aa1 	.word	0x08003aa1
 8003a94:	08003ab1 	.word	0x08003ab1
 8003a98:	08003aa9 	.word	0x08003aa9
 8003a9c:	08003ab9 	.word	0x08003ab9
 8003aa0:	2301      	movs	r3, #1
 8003aa2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003aa6:	e116      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003aa8:	2302      	movs	r3, #2
 8003aaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003aae:	e112      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003ab0:	2304      	movs	r3, #4
 8003ab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ab6:	e10e      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003ab8:	2308      	movs	r3, #8
 8003aba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003abe:	e10a      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003ac0:	2310      	movs	r3, #16
 8003ac2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ac6:	e106      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003ac8:	697b      	ldr	r3, [r7, #20]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a7c      	ldr	r2, [pc, #496]	@ (8003cc0 <UART_SetConfig+0x2e8>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d138      	bne.n	8003b44 <UART_SetConfig+0x16c>
 8003ad2:	4b7a      	ldr	r3, [pc, #488]	@ (8003cbc <UART_SetConfig+0x2e4>)
 8003ad4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ad8:	f003 030c 	and.w	r3, r3, #12
 8003adc:	2b0c      	cmp	r3, #12
 8003ade:	d82d      	bhi.n	8003b3c <UART_SetConfig+0x164>
 8003ae0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ae8 <UART_SetConfig+0x110>)
 8003ae2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ae6:	bf00      	nop
 8003ae8:	08003b1d 	.word	0x08003b1d
 8003aec:	08003b3d 	.word	0x08003b3d
 8003af0:	08003b3d 	.word	0x08003b3d
 8003af4:	08003b3d 	.word	0x08003b3d
 8003af8:	08003b2d 	.word	0x08003b2d
 8003afc:	08003b3d 	.word	0x08003b3d
 8003b00:	08003b3d 	.word	0x08003b3d
 8003b04:	08003b3d 	.word	0x08003b3d
 8003b08:	08003b25 	.word	0x08003b25
 8003b0c:	08003b3d 	.word	0x08003b3d
 8003b10:	08003b3d 	.word	0x08003b3d
 8003b14:	08003b3d 	.word	0x08003b3d
 8003b18:	08003b35 	.word	0x08003b35
 8003b1c:	2300      	movs	r3, #0
 8003b1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b22:	e0d8      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003b24:	2302      	movs	r3, #2
 8003b26:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b2a:	e0d4      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003b2c:	2304      	movs	r3, #4
 8003b2e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b32:	e0d0      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003b34:	2308      	movs	r3, #8
 8003b36:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b3a:	e0cc      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003b3c:	2310      	movs	r3, #16
 8003b3e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b42:	e0c8      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4a5e      	ldr	r2, [pc, #376]	@ (8003cc4 <UART_SetConfig+0x2ec>)
 8003b4a:	4293      	cmp	r3, r2
 8003b4c:	d125      	bne.n	8003b9a <UART_SetConfig+0x1c2>
 8003b4e:	4b5b      	ldr	r3, [pc, #364]	@ (8003cbc <UART_SetConfig+0x2e4>)
 8003b50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b54:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003b58:	2b30      	cmp	r3, #48	@ 0x30
 8003b5a:	d016      	beq.n	8003b8a <UART_SetConfig+0x1b2>
 8003b5c:	2b30      	cmp	r3, #48	@ 0x30
 8003b5e:	d818      	bhi.n	8003b92 <UART_SetConfig+0x1ba>
 8003b60:	2b20      	cmp	r3, #32
 8003b62:	d00a      	beq.n	8003b7a <UART_SetConfig+0x1a2>
 8003b64:	2b20      	cmp	r3, #32
 8003b66:	d814      	bhi.n	8003b92 <UART_SetConfig+0x1ba>
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	d002      	beq.n	8003b72 <UART_SetConfig+0x19a>
 8003b6c:	2b10      	cmp	r3, #16
 8003b6e:	d008      	beq.n	8003b82 <UART_SetConfig+0x1aa>
 8003b70:	e00f      	b.n	8003b92 <UART_SetConfig+0x1ba>
 8003b72:	2300      	movs	r3, #0
 8003b74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b78:	e0ad      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003b7a:	2302      	movs	r3, #2
 8003b7c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b80:	e0a9      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003b82:	2304      	movs	r3, #4
 8003b84:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b88:	e0a5      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003b8a:	2308      	movs	r3, #8
 8003b8c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b90:	e0a1      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003b92:	2310      	movs	r3, #16
 8003b94:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b98:	e09d      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003b9a:	697b      	ldr	r3, [r7, #20]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	4a4a      	ldr	r2, [pc, #296]	@ (8003cc8 <UART_SetConfig+0x2f0>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d125      	bne.n	8003bf0 <UART_SetConfig+0x218>
 8003ba4:	4b45      	ldr	r3, [pc, #276]	@ (8003cbc <UART_SetConfig+0x2e4>)
 8003ba6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003baa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003bae:	2bc0      	cmp	r3, #192	@ 0xc0
 8003bb0:	d016      	beq.n	8003be0 <UART_SetConfig+0x208>
 8003bb2:	2bc0      	cmp	r3, #192	@ 0xc0
 8003bb4:	d818      	bhi.n	8003be8 <UART_SetConfig+0x210>
 8003bb6:	2b80      	cmp	r3, #128	@ 0x80
 8003bb8:	d00a      	beq.n	8003bd0 <UART_SetConfig+0x1f8>
 8003bba:	2b80      	cmp	r3, #128	@ 0x80
 8003bbc:	d814      	bhi.n	8003be8 <UART_SetConfig+0x210>
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d002      	beq.n	8003bc8 <UART_SetConfig+0x1f0>
 8003bc2:	2b40      	cmp	r3, #64	@ 0x40
 8003bc4:	d008      	beq.n	8003bd8 <UART_SetConfig+0x200>
 8003bc6:	e00f      	b.n	8003be8 <UART_SetConfig+0x210>
 8003bc8:	2300      	movs	r3, #0
 8003bca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bce:	e082      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003bd0:	2302      	movs	r3, #2
 8003bd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bd6:	e07e      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003bd8:	2304      	movs	r3, #4
 8003bda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bde:	e07a      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003be0:	2308      	movs	r3, #8
 8003be2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003be6:	e076      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003be8:	2310      	movs	r3, #16
 8003bea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bee:	e072      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003bf0:	697b      	ldr	r3, [r7, #20]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	4a35      	ldr	r2, [pc, #212]	@ (8003ccc <UART_SetConfig+0x2f4>)
 8003bf6:	4293      	cmp	r3, r2
 8003bf8:	d12a      	bne.n	8003c50 <UART_SetConfig+0x278>
 8003bfa:	4b30      	ldr	r3, [pc, #192]	@ (8003cbc <UART_SetConfig+0x2e4>)
 8003bfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003c04:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c08:	d01a      	beq.n	8003c40 <UART_SetConfig+0x268>
 8003c0a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003c0e:	d81b      	bhi.n	8003c48 <UART_SetConfig+0x270>
 8003c10:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c14:	d00c      	beq.n	8003c30 <UART_SetConfig+0x258>
 8003c16:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8003c1a:	d815      	bhi.n	8003c48 <UART_SetConfig+0x270>
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d003      	beq.n	8003c28 <UART_SetConfig+0x250>
 8003c20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003c24:	d008      	beq.n	8003c38 <UART_SetConfig+0x260>
 8003c26:	e00f      	b.n	8003c48 <UART_SetConfig+0x270>
 8003c28:	2300      	movs	r3, #0
 8003c2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c2e:	e052      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003c30:	2302      	movs	r3, #2
 8003c32:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c36:	e04e      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003c38:	2304      	movs	r3, #4
 8003c3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c3e:	e04a      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003c40:	2308      	movs	r3, #8
 8003c42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c46:	e046      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003c48:	2310      	movs	r3, #16
 8003c4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c4e:	e042      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003c50:	697b      	ldr	r3, [r7, #20]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	4a17      	ldr	r2, [pc, #92]	@ (8003cb4 <UART_SetConfig+0x2dc>)
 8003c56:	4293      	cmp	r3, r2
 8003c58:	d13a      	bne.n	8003cd0 <UART_SetConfig+0x2f8>
 8003c5a:	4b18      	ldr	r3, [pc, #96]	@ (8003cbc <UART_SetConfig+0x2e4>)
 8003c5c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c60:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003c64:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003c68:	d01a      	beq.n	8003ca0 <UART_SetConfig+0x2c8>
 8003c6a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003c6e:	d81b      	bhi.n	8003ca8 <UART_SetConfig+0x2d0>
 8003c70:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c74:	d00c      	beq.n	8003c90 <UART_SetConfig+0x2b8>
 8003c76:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003c7a:	d815      	bhi.n	8003ca8 <UART_SetConfig+0x2d0>
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d003      	beq.n	8003c88 <UART_SetConfig+0x2b0>
 8003c80:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003c84:	d008      	beq.n	8003c98 <UART_SetConfig+0x2c0>
 8003c86:	e00f      	b.n	8003ca8 <UART_SetConfig+0x2d0>
 8003c88:	2300      	movs	r3, #0
 8003c8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c8e:	e022      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003c90:	2302      	movs	r3, #2
 8003c92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c96:	e01e      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003c98:	2304      	movs	r3, #4
 8003c9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c9e:	e01a      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003ca0:	2308      	movs	r3, #8
 8003ca2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ca6:	e016      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003ca8:	2310      	movs	r3, #16
 8003caa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003cae:	e012      	b.n	8003cd6 <UART_SetConfig+0x2fe>
 8003cb0:	cfff69f3 	.word	0xcfff69f3
 8003cb4:	40008000 	.word	0x40008000
 8003cb8:	40013800 	.word	0x40013800
 8003cbc:	40021000 	.word	0x40021000
 8003cc0:	40004400 	.word	0x40004400
 8003cc4:	40004800 	.word	0x40004800
 8003cc8:	40004c00 	.word	0x40004c00
 8003ccc:	40005000 	.word	0x40005000
 8003cd0:	2310      	movs	r3, #16
 8003cd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003cd6:	697b      	ldr	r3, [r7, #20]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4aae      	ldr	r2, [pc, #696]	@ (8003f94 <UART_SetConfig+0x5bc>)
 8003cdc:	4293      	cmp	r3, r2
 8003cde:	f040 8097 	bne.w	8003e10 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003ce2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003ce6:	2b08      	cmp	r3, #8
 8003ce8:	d823      	bhi.n	8003d32 <UART_SetConfig+0x35a>
 8003cea:	a201      	add	r2, pc, #4	@ (adr r2, 8003cf0 <UART_SetConfig+0x318>)
 8003cec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cf0:	08003d15 	.word	0x08003d15
 8003cf4:	08003d33 	.word	0x08003d33
 8003cf8:	08003d1d 	.word	0x08003d1d
 8003cfc:	08003d33 	.word	0x08003d33
 8003d00:	08003d23 	.word	0x08003d23
 8003d04:	08003d33 	.word	0x08003d33
 8003d08:	08003d33 	.word	0x08003d33
 8003d0c:	08003d33 	.word	0x08003d33
 8003d10:	08003d2b 	.word	0x08003d2b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003d14:	f7ff fac4 	bl	80032a0 <HAL_RCC_GetPCLK1Freq>
 8003d18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003d1a:	e010      	b.n	8003d3e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003d1c:	4b9e      	ldr	r3, [pc, #632]	@ (8003f98 <UART_SetConfig+0x5c0>)
 8003d1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003d20:	e00d      	b.n	8003d3e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003d22:	f7ff fa4f 	bl	80031c4 <HAL_RCC_GetSysClockFreq>
 8003d26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003d28:	e009      	b.n	8003d3e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003d2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003d2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003d30:	e005      	b.n	8003d3e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8003d32:	2300      	movs	r3, #0
 8003d34:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003d3c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	f000 8130 	beq.w	8003fa6 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d4a:	4a94      	ldr	r2, [pc, #592]	@ (8003f9c <UART_SetConfig+0x5c4>)
 8003d4c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d50:	461a      	mov	r2, r3
 8003d52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d54:	fbb3 f3f2 	udiv	r3, r3, r2
 8003d58:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003d5a:	697b      	ldr	r3, [r7, #20]
 8003d5c:	685a      	ldr	r2, [r3, #4]
 8003d5e:	4613      	mov	r3, r2
 8003d60:	005b      	lsls	r3, r3, #1
 8003d62:	4413      	add	r3, r2
 8003d64:	69ba      	ldr	r2, [r7, #24]
 8003d66:	429a      	cmp	r2, r3
 8003d68:	d305      	bcc.n	8003d76 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003d6a:	697b      	ldr	r3, [r7, #20]
 8003d6c:	685b      	ldr	r3, [r3, #4]
 8003d6e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003d70:	69ba      	ldr	r2, [r7, #24]
 8003d72:	429a      	cmp	r2, r3
 8003d74:	d903      	bls.n	8003d7e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8003d76:	2301      	movs	r3, #1
 8003d78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003d7c:	e113      	b.n	8003fa6 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003d7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d80:	2200      	movs	r2, #0
 8003d82:	60bb      	str	r3, [r7, #8]
 8003d84:	60fa      	str	r2, [r7, #12]
 8003d86:	697b      	ldr	r3, [r7, #20]
 8003d88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d8a:	4a84      	ldr	r2, [pc, #528]	@ (8003f9c <UART_SetConfig+0x5c4>)
 8003d8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d90:	b29b      	uxth	r3, r3
 8003d92:	2200      	movs	r2, #0
 8003d94:	603b      	str	r3, [r7, #0]
 8003d96:	607a      	str	r2, [r7, #4]
 8003d98:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d9c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003da0:	f7fc fa96 	bl	80002d0 <__aeabi_uldivmod>
 8003da4:	4602      	mov	r2, r0
 8003da6:	460b      	mov	r3, r1
 8003da8:	4610      	mov	r0, r2
 8003daa:	4619      	mov	r1, r3
 8003dac:	f04f 0200 	mov.w	r2, #0
 8003db0:	f04f 0300 	mov.w	r3, #0
 8003db4:	020b      	lsls	r3, r1, #8
 8003db6:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003dba:	0202      	lsls	r2, r0, #8
 8003dbc:	6979      	ldr	r1, [r7, #20]
 8003dbe:	6849      	ldr	r1, [r1, #4]
 8003dc0:	0849      	lsrs	r1, r1, #1
 8003dc2:	2000      	movs	r0, #0
 8003dc4:	460c      	mov	r4, r1
 8003dc6:	4605      	mov	r5, r0
 8003dc8:	eb12 0804 	adds.w	r8, r2, r4
 8003dcc:	eb43 0905 	adc.w	r9, r3, r5
 8003dd0:	697b      	ldr	r3, [r7, #20]
 8003dd2:	685b      	ldr	r3, [r3, #4]
 8003dd4:	2200      	movs	r2, #0
 8003dd6:	469a      	mov	sl, r3
 8003dd8:	4693      	mov	fp, r2
 8003dda:	4652      	mov	r2, sl
 8003ddc:	465b      	mov	r3, fp
 8003dde:	4640      	mov	r0, r8
 8003de0:	4649      	mov	r1, r9
 8003de2:	f7fc fa75 	bl	80002d0 <__aeabi_uldivmod>
 8003de6:	4602      	mov	r2, r0
 8003de8:	460b      	mov	r3, r1
 8003dea:	4613      	mov	r3, r2
 8003dec:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003dee:	6a3b      	ldr	r3, [r7, #32]
 8003df0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003df4:	d308      	bcc.n	8003e08 <UART_SetConfig+0x430>
 8003df6:	6a3b      	ldr	r3, [r7, #32]
 8003df8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003dfc:	d204      	bcs.n	8003e08 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8003dfe:	697b      	ldr	r3, [r7, #20]
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	6a3a      	ldr	r2, [r7, #32]
 8003e04:	60da      	str	r2, [r3, #12]
 8003e06:	e0ce      	b.n	8003fa6 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8003e08:	2301      	movs	r3, #1
 8003e0a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003e0e:	e0ca      	b.n	8003fa6 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003e10:	697b      	ldr	r3, [r7, #20]
 8003e12:	69db      	ldr	r3, [r3, #28]
 8003e14:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003e18:	d166      	bne.n	8003ee8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8003e1a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003e1e:	2b08      	cmp	r3, #8
 8003e20:	d827      	bhi.n	8003e72 <UART_SetConfig+0x49a>
 8003e22:	a201      	add	r2, pc, #4	@ (adr r2, 8003e28 <UART_SetConfig+0x450>)
 8003e24:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e28:	08003e4d 	.word	0x08003e4d
 8003e2c:	08003e55 	.word	0x08003e55
 8003e30:	08003e5d 	.word	0x08003e5d
 8003e34:	08003e73 	.word	0x08003e73
 8003e38:	08003e63 	.word	0x08003e63
 8003e3c:	08003e73 	.word	0x08003e73
 8003e40:	08003e73 	.word	0x08003e73
 8003e44:	08003e73 	.word	0x08003e73
 8003e48:	08003e6b 	.word	0x08003e6b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e4c:	f7ff fa28 	bl	80032a0 <HAL_RCC_GetPCLK1Freq>
 8003e50:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e52:	e014      	b.n	8003e7e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e54:	f7ff fa3a 	bl	80032cc <HAL_RCC_GetPCLK2Freq>
 8003e58:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e5a:	e010      	b.n	8003e7e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003e5c:	4b4e      	ldr	r3, [pc, #312]	@ (8003f98 <UART_SetConfig+0x5c0>)
 8003e5e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e60:	e00d      	b.n	8003e7e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003e62:	f7ff f9af 	bl	80031c4 <HAL_RCC_GetSysClockFreq>
 8003e66:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e68:	e009      	b.n	8003e7e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003e6a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003e6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003e70:	e005      	b.n	8003e7e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8003e72:	2300      	movs	r3, #0
 8003e74:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003e76:	2301      	movs	r3, #1
 8003e78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003e7c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003e7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	f000 8090 	beq.w	8003fa6 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e86:	697b      	ldr	r3, [r7, #20]
 8003e88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e8a:	4a44      	ldr	r2, [pc, #272]	@ (8003f9c <UART_SetConfig+0x5c4>)
 8003e8c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e90:	461a      	mov	r2, r3
 8003e92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e94:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e98:	005a      	lsls	r2, r3, #1
 8003e9a:	697b      	ldr	r3, [r7, #20]
 8003e9c:	685b      	ldr	r3, [r3, #4]
 8003e9e:	085b      	lsrs	r3, r3, #1
 8003ea0:	441a      	add	r2, r3
 8003ea2:	697b      	ldr	r3, [r7, #20]
 8003ea4:	685b      	ldr	r3, [r3, #4]
 8003ea6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eaa:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003eac:	6a3b      	ldr	r3, [r7, #32]
 8003eae:	2b0f      	cmp	r3, #15
 8003eb0:	d916      	bls.n	8003ee0 <UART_SetConfig+0x508>
 8003eb2:	6a3b      	ldr	r3, [r7, #32]
 8003eb4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003eb8:	d212      	bcs.n	8003ee0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003eba:	6a3b      	ldr	r3, [r7, #32]
 8003ebc:	b29b      	uxth	r3, r3
 8003ebe:	f023 030f 	bic.w	r3, r3, #15
 8003ec2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003ec4:	6a3b      	ldr	r3, [r7, #32]
 8003ec6:	085b      	lsrs	r3, r3, #1
 8003ec8:	b29b      	uxth	r3, r3
 8003eca:	f003 0307 	and.w	r3, r3, #7
 8003ece:	b29a      	uxth	r2, r3
 8003ed0:	8bfb      	ldrh	r3, [r7, #30]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003ed6:	697b      	ldr	r3, [r7, #20]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	8bfa      	ldrh	r2, [r7, #30]
 8003edc:	60da      	str	r2, [r3, #12]
 8003ede:	e062      	b.n	8003fa6 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8003ee0:	2301      	movs	r3, #1
 8003ee2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003ee6:	e05e      	b.n	8003fa6 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003ee8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003eec:	2b08      	cmp	r3, #8
 8003eee:	d828      	bhi.n	8003f42 <UART_SetConfig+0x56a>
 8003ef0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ef8 <UART_SetConfig+0x520>)
 8003ef2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ef6:	bf00      	nop
 8003ef8:	08003f1d 	.word	0x08003f1d
 8003efc:	08003f25 	.word	0x08003f25
 8003f00:	08003f2d 	.word	0x08003f2d
 8003f04:	08003f43 	.word	0x08003f43
 8003f08:	08003f33 	.word	0x08003f33
 8003f0c:	08003f43 	.word	0x08003f43
 8003f10:	08003f43 	.word	0x08003f43
 8003f14:	08003f43 	.word	0x08003f43
 8003f18:	08003f3b 	.word	0x08003f3b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f1c:	f7ff f9c0 	bl	80032a0 <HAL_RCC_GetPCLK1Freq>
 8003f20:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f22:	e014      	b.n	8003f4e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003f24:	f7ff f9d2 	bl	80032cc <HAL_RCC_GetPCLK2Freq>
 8003f28:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f2a:	e010      	b.n	8003f4e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f2c:	4b1a      	ldr	r3, [pc, #104]	@ (8003f98 <UART_SetConfig+0x5c0>)
 8003f2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003f30:	e00d      	b.n	8003f4e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f32:	f7ff f947 	bl	80031c4 <HAL_RCC_GetSysClockFreq>
 8003f36:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003f38:	e009      	b.n	8003f4e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003f3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003f40:	e005      	b.n	8003f4e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8003f42:	2300      	movs	r3, #0
 8003f44:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003f4c:	bf00      	nop
    }

    if (pclk != 0U)
 8003f4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d028      	beq.n	8003fa6 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f54:	697b      	ldr	r3, [r7, #20]
 8003f56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003f58:	4a10      	ldr	r2, [pc, #64]	@ (8003f9c <UART_SetConfig+0x5c4>)
 8003f5a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003f5e:	461a      	mov	r2, r3
 8003f60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f62:	fbb3 f2f2 	udiv	r2, r3, r2
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	085b      	lsrs	r3, r3, #1
 8003f6c:	441a      	add	r2, r3
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	685b      	ldr	r3, [r3, #4]
 8003f72:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f76:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f78:	6a3b      	ldr	r3, [r7, #32]
 8003f7a:	2b0f      	cmp	r3, #15
 8003f7c:	d910      	bls.n	8003fa0 <UART_SetConfig+0x5c8>
 8003f7e:	6a3b      	ldr	r3, [r7, #32]
 8003f80:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003f84:	d20c      	bcs.n	8003fa0 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003f86:	6a3b      	ldr	r3, [r7, #32]
 8003f88:	b29a      	uxth	r2, r3
 8003f8a:	697b      	ldr	r3, [r7, #20]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	60da      	str	r2, [r3, #12]
 8003f90:	e009      	b.n	8003fa6 <UART_SetConfig+0x5ce>
 8003f92:	bf00      	nop
 8003f94:	40008000 	.word	0x40008000
 8003f98:	00f42400 	.word	0x00f42400
 8003f9c:	0800840c 	.word	0x0800840c
      }
      else
      {
        ret = HAL_ERROR;
 8003fa0:	2301      	movs	r3, #1
 8003fa2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003fa6:	697b      	ldr	r3, [r7, #20]
 8003fa8:	2201      	movs	r2, #1
 8003faa:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003fae:	697b      	ldr	r3, [r7, #20]
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	2200      	movs	r2, #0
 8003fba:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	2200      	movs	r2, #0
 8003fc0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003fc2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	3730      	adds	r7, #48	@ 0x30
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003fd0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b083      	sub	sp, #12
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fdc:	f003 0308 	and.w	r3, r3, #8
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d00a      	beq.n	8003ffa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ffe:	f003 0301 	and.w	r3, r3, #1
 8004002:	2b00      	cmp	r3, #0
 8004004:	d00a      	beq.n	800401c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	685b      	ldr	r3, [r3, #4]
 800400c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	430a      	orrs	r2, r1
 800401a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004020:	f003 0302 	and.w	r3, r3, #2
 8004024:	2b00      	cmp	r3, #0
 8004026:	d00a      	beq.n	800403e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	430a      	orrs	r2, r1
 800403c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004042:	f003 0304 	and.w	r3, r3, #4
 8004046:	2b00      	cmp	r3, #0
 8004048:	d00a      	beq.n	8004060 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	430a      	orrs	r2, r1
 800405e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004064:	f003 0310 	and.w	r3, r3, #16
 8004068:	2b00      	cmp	r3, #0
 800406a:	d00a      	beq.n	8004082 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	689b      	ldr	r3, [r3, #8]
 8004072:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	430a      	orrs	r2, r1
 8004080:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004086:	f003 0320 	and.w	r3, r3, #32
 800408a:	2b00      	cmp	r3, #0
 800408c:	d00a      	beq.n	80040a4 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681b      	ldr	r3, [r3, #0]
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	430a      	orrs	r2, r1
 80040a2:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d01a      	beq.n	80040e6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	685b      	ldr	r3, [r3, #4]
 80040b6:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	430a      	orrs	r2, r1
 80040c4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80040ce:	d10a      	bne.n	80040e6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	430a      	orrs	r2, r1
 80040e4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040ea:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80040ee:	2b00      	cmp	r3, #0
 80040f0:	d00a      	beq.n	8004108 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	430a      	orrs	r2, r1
 8004106:	605a      	str	r2, [r3, #4]
  }
}
 8004108:	bf00      	nop
 800410a:	370c      	adds	r7, #12
 800410c:	46bd      	mov	sp, r7
 800410e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004112:	4770      	bx	lr

08004114 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004114:	b580      	push	{r7, lr}
 8004116:	b098      	sub	sp, #96	@ 0x60
 8004118:	af02      	add	r7, sp, #8
 800411a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	2200      	movs	r2, #0
 8004120:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004124:	f7fd fc3a 	bl	800199c <HAL_GetTick>
 8004128:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f003 0308 	and.w	r3, r3, #8
 8004134:	2b08      	cmp	r3, #8
 8004136:	d12f      	bne.n	8004198 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004138:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800413c:	9300      	str	r3, [sp, #0]
 800413e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004140:	2200      	movs	r2, #0
 8004142:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004146:	6878      	ldr	r0, [r7, #4]
 8004148:	f000 f88e 	bl	8004268 <UART_WaitOnFlagUntilTimeout>
 800414c:	4603      	mov	r3, r0
 800414e:	2b00      	cmp	r3, #0
 8004150:	d022      	beq.n	8004198 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800415a:	e853 3f00 	ldrex	r3, [r3]
 800415e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004160:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004162:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004166:	653b      	str	r3, [r7, #80]	@ 0x50
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	461a      	mov	r2, r3
 800416e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004170:	647b      	str	r3, [r7, #68]	@ 0x44
 8004172:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004174:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004176:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004178:	e841 2300 	strex	r3, r2, [r1]
 800417c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800417e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004180:	2b00      	cmp	r3, #0
 8004182:	d1e6      	bne.n	8004152 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2220      	movs	r2, #32
 8004188:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2200      	movs	r2, #0
 8004190:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004194:	2303      	movs	r3, #3
 8004196:	e063      	b.n	8004260 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	f003 0304 	and.w	r3, r3, #4
 80041a2:	2b04      	cmp	r3, #4
 80041a4:	d149      	bne.n	800423a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80041a6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80041aa:	9300      	str	r3, [sp, #0]
 80041ac:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80041ae:	2200      	movs	r2, #0
 80041b0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f000 f857 	bl	8004268 <UART_WaitOnFlagUntilTimeout>
 80041ba:	4603      	mov	r3, r0
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d03c      	beq.n	800423a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041c8:	e853 3f00 	ldrex	r3, [r3]
 80041cc:	623b      	str	r3, [r7, #32]
   return(result);
 80041ce:	6a3b      	ldr	r3, [r7, #32]
 80041d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80041d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	461a      	mov	r2, r3
 80041dc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80041de:	633b      	str	r3, [r7, #48]	@ 0x30
 80041e0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041e2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80041e4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80041e6:	e841 2300 	strex	r3, r2, [r1]
 80041ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80041ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041ee:	2b00      	cmp	r3, #0
 80041f0:	d1e6      	bne.n	80041c0 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80041f2:	687b      	ldr	r3, [r7, #4]
 80041f4:	681b      	ldr	r3, [r3, #0]
 80041f6:	3308      	adds	r3, #8
 80041f8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041fa:	693b      	ldr	r3, [r7, #16]
 80041fc:	e853 3f00 	ldrex	r3, [r3]
 8004200:	60fb      	str	r3, [r7, #12]
   return(result);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	f023 0301 	bic.w	r3, r3, #1
 8004208:	64bb      	str	r3, [r7, #72]	@ 0x48
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	3308      	adds	r3, #8
 8004210:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004212:	61fa      	str	r2, [r7, #28]
 8004214:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004216:	69b9      	ldr	r1, [r7, #24]
 8004218:	69fa      	ldr	r2, [r7, #28]
 800421a:	e841 2300 	strex	r3, r2, [r1]
 800421e:	617b      	str	r3, [r7, #20]
   return(result);
 8004220:	697b      	ldr	r3, [r7, #20]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d1e5      	bne.n	80041f2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	2220      	movs	r2, #32
 800422a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	2200      	movs	r2, #0
 8004232:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004236:	2303      	movs	r3, #3
 8004238:	e012      	b.n	8004260 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	2220      	movs	r2, #32
 800423e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	2220      	movs	r2, #32
 8004246:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	2200      	movs	r2, #0
 800424e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	2200      	movs	r2, #0
 8004254:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	2200      	movs	r2, #0
 800425a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800425e:	2300      	movs	r3, #0
}
 8004260:	4618      	mov	r0, r3
 8004262:	3758      	adds	r7, #88	@ 0x58
 8004264:	46bd      	mov	sp, r7
 8004266:	bd80      	pop	{r7, pc}

08004268 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004268:	b580      	push	{r7, lr}
 800426a:	b084      	sub	sp, #16
 800426c:	af00      	add	r7, sp, #0
 800426e:	60f8      	str	r0, [r7, #12]
 8004270:	60b9      	str	r1, [r7, #8]
 8004272:	603b      	str	r3, [r7, #0]
 8004274:	4613      	mov	r3, r2
 8004276:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004278:	e04f      	b.n	800431a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800427a:	69bb      	ldr	r3, [r7, #24]
 800427c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004280:	d04b      	beq.n	800431a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004282:	f7fd fb8b 	bl	800199c <HAL_GetTick>
 8004286:	4602      	mov	r2, r0
 8004288:	683b      	ldr	r3, [r7, #0]
 800428a:	1ad3      	subs	r3, r2, r3
 800428c:	69ba      	ldr	r2, [r7, #24]
 800428e:	429a      	cmp	r2, r3
 8004290:	d302      	bcc.n	8004298 <UART_WaitOnFlagUntilTimeout+0x30>
 8004292:	69bb      	ldr	r3, [r7, #24]
 8004294:	2b00      	cmp	r3, #0
 8004296:	d101      	bne.n	800429c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004298:	2303      	movs	r3, #3
 800429a:	e04e      	b.n	800433a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	f003 0304 	and.w	r3, r3, #4
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d037      	beq.n	800431a <UART_WaitOnFlagUntilTimeout+0xb2>
 80042aa:	68bb      	ldr	r3, [r7, #8]
 80042ac:	2b80      	cmp	r3, #128	@ 0x80
 80042ae:	d034      	beq.n	800431a <UART_WaitOnFlagUntilTimeout+0xb2>
 80042b0:	68bb      	ldr	r3, [r7, #8]
 80042b2:	2b40      	cmp	r3, #64	@ 0x40
 80042b4:	d031      	beq.n	800431a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	69db      	ldr	r3, [r3, #28]
 80042bc:	f003 0308 	and.w	r3, r3, #8
 80042c0:	2b08      	cmp	r3, #8
 80042c2:	d110      	bne.n	80042e6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	2208      	movs	r2, #8
 80042ca:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80042cc:	68f8      	ldr	r0, [r7, #12]
 80042ce:	f000 f838 	bl	8004342 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80042d2:	68fb      	ldr	r3, [r7, #12]
 80042d4:	2208      	movs	r2, #8
 80042d6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80042da:	68fb      	ldr	r3, [r7, #12]
 80042dc:	2200      	movs	r2, #0
 80042de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80042e2:	2301      	movs	r3, #1
 80042e4:	e029      	b.n	800433a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	69db      	ldr	r3, [r3, #28]
 80042ec:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80042f0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80042f4:	d111      	bne.n	800431a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80042fe:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004300:	68f8      	ldr	r0, [r7, #12]
 8004302:	f000 f81e 	bl	8004342 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	2220      	movs	r2, #32
 800430a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	2200      	movs	r2, #0
 8004312:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004316:	2303      	movs	r3, #3
 8004318:	e00f      	b.n	800433a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	69da      	ldr	r2, [r3, #28]
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	4013      	ands	r3, r2
 8004324:	68ba      	ldr	r2, [r7, #8]
 8004326:	429a      	cmp	r2, r3
 8004328:	bf0c      	ite	eq
 800432a:	2301      	moveq	r3, #1
 800432c:	2300      	movne	r3, #0
 800432e:	b2db      	uxtb	r3, r3
 8004330:	461a      	mov	r2, r3
 8004332:	79fb      	ldrb	r3, [r7, #7]
 8004334:	429a      	cmp	r2, r3
 8004336:	d0a0      	beq.n	800427a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3710      	adds	r7, #16
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}

08004342 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004342:	b480      	push	{r7}
 8004344:	b095      	sub	sp, #84	@ 0x54
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004352:	e853 3f00 	ldrex	r3, [r3]
 8004356:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004358:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800435a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800435e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	461a      	mov	r2, r3
 8004366:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004368:	643b      	str	r3, [r7, #64]	@ 0x40
 800436a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800436c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800436e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004370:	e841 2300 	strex	r3, r2, [r1]
 8004374:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004378:	2b00      	cmp	r3, #0
 800437a:	d1e6      	bne.n	800434a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	681b      	ldr	r3, [r3, #0]
 8004380:	3308      	adds	r3, #8
 8004382:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004384:	6a3b      	ldr	r3, [r7, #32]
 8004386:	e853 3f00 	ldrex	r3, [r3]
 800438a:	61fb      	str	r3, [r7, #28]
   return(result);
 800438c:	69fb      	ldr	r3, [r7, #28]
 800438e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004392:	f023 0301 	bic.w	r3, r3, #1
 8004396:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	3308      	adds	r3, #8
 800439e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80043a0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80043a2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043a4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80043a6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80043a8:	e841 2300 	strex	r3, r2, [r1]
 80043ac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80043ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043b0:	2b00      	cmp	r3, #0
 80043b2:	d1e3      	bne.n	800437c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d118      	bne.n	80043ee <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	e853 3f00 	ldrex	r3, [r3]
 80043c8:	60bb      	str	r3, [r7, #8]
   return(result);
 80043ca:	68bb      	ldr	r3, [r7, #8]
 80043cc:	f023 0310 	bic.w	r3, r3, #16
 80043d0:	647b      	str	r3, [r7, #68]	@ 0x44
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	461a      	mov	r2, r3
 80043d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80043da:	61bb      	str	r3, [r7, #24]
 80043dc:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80043de:	6979      	ldr	r1, [r7, #20]
 80043e0:	69ba      	ldr	r2, [r7, #24]
 80043e2:	e841 2300 	strex	r3, r2, [r1]
 80043e6:	613b      	str	r3, [r7, #16]
   return(result);
 80043e8:	693b      	ldr	r3, [r7, #16]
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d1e6      	bne.n	80043bc <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2220      	movs	r2, #32
 80043f2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	2200      	movs	r2, #0
 80043fa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2200      	movs	r2, #0
 8004400:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004402:	bf00      	nop
 8004404:	3754      	adds	r7, #84	@ 0x54
 8004406:	46bd      	mov	sp, r7
 8004408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800440c:	4770      	bx	lr

0800440e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800440e:	b480      	push	{r7}
 8004410:	b085      	sub	sp, #20
 8004412:	af00      	add	r7, sp, #0
 8004414:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800441c:	2b01      	cmp	r3, #1
 800441e:	d101      	bne.n	8004424 <HAL_UARTEx_DisableFifoMode+0x16>
 8004420:	2302      	movs	r3, #2
 8004422:	e027      	b.n	8004474 <HAL_UARTEx_DisableFifoMode+0x66>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2201      	movs	r2, #1
 8004428:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2224      	movs	r2, #36	@ 0x24
 8004430:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	681b      	ldr	r3, [r3, #0]
 8004440:	681a      	ldr	r2, [r3, #0]
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	f022 0201 	bic.w	r2, r2, #1
 800444a:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8004452:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	2200      	movs	r2, #0
 8004458:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	68fa      	ldr	r2, [r7, #12]
 8004460:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	2220      	movs	r2, #32
 8004466:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2200      	movs	r2, #0
 800446e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004472:	2300      	movs	r3, #0
}
 8004474:	4618      	mov	r0, r3
 8004476:	3714      	adds	r7, #20
 8004478:	46bd      	mov	sp, r7
 800447a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447e:	4770      	bx	lr

08004480 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004480:	b580      	push	{r7, lr}
 8004482:	b084      	sub	sp, #16
 8004484:	af00      	add	r7, sp, #0
 8004486:	6078      	str	r0, [r7, #4]
 8004488:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004490:	2b01      	cmp	r3, #1
 8004492:	d101      	bne.n	8004498 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004494:	2302      	movs	r3, #2
 8004496:	e02d      	b.n	80044f4 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2201      	movs	r2, #1
 800449c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2224      	movs	r2, #36	@ 0x24
 80044a4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	681a      	ldr	r2, [r3, #0]
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	f022 0201 	bic.w	r2, r2, #1
 80044be:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	689b      	ldr	r3, [r3, #8]
 80044c6:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	683a      	ldr	r2, [r7, #0]
 80044d0:	430a      	orrs	r2, r1
 80044d2:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80044d4:	6878      	ldr	r0, [r7, #4]
 80044d6:	f000 f84f 	bl	8004578 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	68fa      	ldr	r2, [r7, #12]
 80044e0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	2220      	movs	r2, #32
 80044e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80044f2:	2300      	movs	r3, #0
}
 80044f4:	4618      	mov	r0, r3
 80044f6:	3710      	adds	r7, #16
 80044f8:	46bd      	mov	sp, r7
 80044fa:	bd80      	pop	{r7, pc}

080044fc <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80044fc:	b580      	push	{r7, lr}
 80044fe:	b084      	sub	sp, #16
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800450c:	2b01      	cmp	r3, #1
 800450e:	d101      	bne.n	8004514 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004510:	2302      	movs	r3, #2
 8004512:	e02d      	b.n	8004570 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	2201      	movs	r2, #1
 8004518:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2224      	movs	r2, #36	@ 0x24
 8004520:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f022 0201 	bic.w	r2, r2, #1
 800453a:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	683a      	ldr	r2, [r7, #0]
 800454c:	430a      	orrs	r2, r1
 800454e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004550:	6878      	ldr	r0, [r7, #4]
 8004552:	f000 f811 	bl	8004578 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	68fa      	ldr	r2, [r7, #12]
 800455c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2220      	movs	r2, #32
 8004562:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	2200      	movs	r2, #0
 800456a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800456e:	2300      	movs	r3, #0
}
 8004570:	4618      	mov	r0, r3
 8004572:	3710      	adds	r7, #16
 8004574:	46bd      	mov	sp, r7
 8004576:	bd80      	pop	{r7, pc}

08004578 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004578:	b480      	push	{r7}
 800457a:	b085      	sub	sp, #20
 800457c:	af00      	add	r7, sp, #0
 800457e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004584:	2b00      	cmp	r3, #0
 8004586:	d108      	bne.n	800459a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2201      	movs	r2, #1
 800458c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	2201      	movs	r2, #1
 8004594:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004598:	e031      	b.n	80045fe <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800459a:	2308      	movs	r3, #8
 800459c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800459e:	2308      	movs	r3, #8
 80045a0:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	689b      	ldr	r3, [r3, #8]
 80045a8:	0e5b      	lsrs	r3, r3, #25
 80045aa:	b2db      	uxtb	r3, r3
 80045ac:	f003 0307 	and.w	r3, r3, #7
 80045b0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	689b      	ldr	r3, [r3, #8]
 80045b8:	0f5b      	lsrs	r3, r3, #29
 80045ba:	b2db      	uxtb	r3, r3
 80045bc:	f003 0307 	and.w	r3, r3, #7
 80045c0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80045c2:	7bbb      	ldrb	r3, [r7, #14]
 80045c4:	7b3a      	ldrb	r2, [r7, #12]
 80045c6:	4911      	ldr	r1, [pc, #68]	@ (800460c <UARTEx_SetNbDataToProcess+0x94>)
 80045c8:	5c8a      	ldrb	r2, [r1, r2]
 80045ca:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80045ce:	7b3a      	ldrb	r2, [r7, #12]
 80045d0:	490f      	ldr	r1, [pc, #60]	@ (8004610 <UARTEx_SetNbDataToProcess+0x98>)
 80045d2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80045d4:	fb93 f3f2 	sdiv	r3, r3, r2
 80045d8:	b29a      	uxth	r2, r3
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80045e0:	7bfb      	ldrb	r3, [r7, #15]
 80045e2:	7b7a      	ldrb	r2, [r7, #13]
 80045e4:	4909      	ldr	r1, [pc, #36]	@ (800460c <UARTEx_SetNbDataToProcess+0x94>)
 80045e6:	5c8a      	ldrb	r2, [r1, r2]
 80045e8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80045ec:	7b7a      	ldrb	r2, [r7, #13]
 80045ee:	4908      	ldr	r1, [pc, #32]	@ (8004610 <UARTEx_SetNbDataToProcess+0x98>)
 80045f0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80045f2:	fb93 f3f2 	sdiv	r3, r3, r2
 80045f6:	b29a      	uxth	r2, r3
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80045fe:	bf00      	nop
 8004600:	3714      	adds	r7, #20
 8004602:	46bd      	mov	sp, r7
 8004604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004608:	4770      	bx	lr
 800460a:	bf00      	nop
 800460c:	08008424 	.word	0x08008424
 8004610:	0800842c 	.word	0x0800842c

08004614 <__NVIC_SetPriority>:
{
 8004614:	b480      	push	{r7}
 8004616:	b083      	sub	sp, #12
 8004618:	af00      	add	r7, sp, #0
 800461a:	4603      	mov	r3, r0
 800461c:	6039      	str	r1, [r7, #0]
 800461e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004620:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004624:	2b00      	cmp	r3, #0
 8004626:	db0a      	blt.n	800463e <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004628:	683b      	ldr	r3, [r7, #0]
 800462a:	b2da      	uxtb	r2, r3
 800462c:	490c      	ldr	r1, [pc, #48]	@ (8004660 <__NVIC_SetPriority+0x4c>)
 800462e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004632:	0112      	lsls	r2, r2, #4
 8004634:	b2d2      	uxtb	r2, r2
 8004636:	440b      	add	r3, r1
 8004638:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 800463c:	e00a      	b.n	8004654 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	b2da      	uxtb	r2, r3
 8004642:	4908      	ldr	r1, [pc, #32]	@ (8004664 <__NVIC_SetPriority+0x50>)
 8004644:	79fb      	ldrb	r3, [r7, #7]
 8004646:	f003 030f 	and.w	r3, r3, #15
 800464a:	3b04      	subs	r3, #4
 800464c:	0112      	lsls	r2, r2, #4
 800464e:	b2d2      	uxtb	r2, r2
 8004650:	440b      	add	r3, r1
 8004652:	761a      	strb	r2, [r3, #24]
}
 8004654:	bf00      	nop
 8004656:	370c      	adds	r7, #12
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr
 8004660:	e000e100 	.word	0xe000e100
 8004664:	e000ed00 	.word	0xe000ed00

08004668 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8004668:	b580      	push	{r7, lr}
 800466a:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 800466c:	2100      	movs	r1, #0
 800466e:	f06f 0004 	mvn.w	r0, #4
 8004672:	f7ff ffcf 	bl	8004614 <__NVIC_SetPriority>
#endif
}
 8004676:	bf00      	nop
 8004678:	bd80      	pop	{r7, pc}
	...

0800467c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 800467c:	b480      	push	{r7}
 800467e:	b083      	sub	sp, #12
 8004680:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004682:	f3ef 8305 	mrs	r3, IPSR
 8004686:	603b      	str	r3, [r7, #0]
  return(result);
 8004688:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800468a:	2b00      	cmp	r3, #0
 800468c:	d003      	beq.n	8004696 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 800468e:	f06f 0305 	mvn.w	r3, #5
 8004692:	607b      	str	r3, [r7, #4]
 8004694:	e00c      	b.n	80046b0 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8004696:	4b0a      	ldr	r3, [pc, #40]	@ (80046c0 <osKernelInitialize+0x44>)
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	2b00      	cmp	r3, #0
 800469c:	d105      	bne.n	80046aa <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800469e:	4b08      	ldr	r3, [pc, #32]	@ (80046c0 <osKernelInitialize+0x44>)
 80046a0:	2201      	movs	r2, #1
 80046a2:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80046a4:	2300      	movs	r3, #0
 80046a6:	607b      	str	r3, [r7, #4]
 80046a8:	e002      	b.n	80046b0 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80046aa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80046ae:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80046b0:	687b      	ldr	r3, [r7, #4]
}
 80046b2:	4618      	mov	r0, r3
 80046b4:	370c      	adds	r7, #12
 80046b6:	46bd      	mov	sp, r7
 80046b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046bc:	4770      	bx	lr
 80046be:	bf00      	nop
 80046c0:	20000b10 	.word	0x20000b10

080046c4 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b082      	sub	sp, #8
 80046c8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80046ca:	f3ef 8305 	mrs	r3, IPSR
 80046ce:	603b      	str	r3, [r7, #0]
  return(result);
 80046d0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d003      	beq.n	80046de <osKernelStart+0x1a>
    stat = osErrorISR;
 80046d6:	f06f 0305 	mvn.w	r3, #5
 80046da:	607b      	str	r3, [r7, #4]
 80046dc:	e010      	b.n	8004700 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80046de:	4b0b      	ldr	r3, [pc, #44]	@ (800470c <osKernelStart+0x48>)
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d109      	bne.n	80046fa <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80046e6:	f7ff ffbf 	bl	8004668 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80046ea:	4b08      	ldr	r3, [pc, #32]	@ (800470c <osKernelStart+0x48>)
 80046ec:	2202      	movs	r2, #2
 80046ee:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80046f0:	f001 f87a 	bl	80057e8 <vTaskStartScheduler>
      stat = osOK;
 80046f4:	2300      	movs	r3, #0
 80046f6:	607b      	str	r3, [r7, #4]
 80046f8:	e002      	b.n	8004700 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80046fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80046fe:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8004700:	687b      	ldr	r3, [r7, #4]
}
 8004702:	4618      	mov	r0, r3
 8004704:	3708      	adds	r7, #8
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}
 800470a:	bf00      	nop
 800470c:	20000b10 	.word	0x20000b10

08004710 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8004710:	b580      	push	{r7, lr}
 8004712:	b08e      	sub	sp, #56	@ 0x38
 8004714:	af04      	add	r7, sp, #16
 8004716:	60f8      	str	r0, [r7, #12]
 8004718:	60b9      	str	r1, [r7, #8]
 800471a:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 800471c:	2300      	movs	r3, #0
 800471e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8004720:	f3ef 8305 	mrs	r3, IPSR
 8004724:	617b      	str	r3, [r7, #20]
  return(result);
 8004726:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8004728:	2b00      	cmp	r3, #0
 800472a:	d17e      	bne.n	800482a <osThreadNew+0x11a>
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	2b00      	cmp	r3, #0
 8004730:	d07b      	beq.n	800482a <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8004732:	2380      	movs	r3, #128	@ 0x80
 8004734:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8004736:	2318      	movs	r3, #24
 8004738:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800473a:	2300      	movs	r3, #0
 800473c:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 800473e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8004742:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d045      	beq.n	80047d6 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	2b00      	cmp	r3, #0
 8004750:	d002      	beq.n	8004758 <osThreadNew+0x48>
        name = attr->name;
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	699b      	ldr	r3, [r3, #24]
 800475c:	2b00      	cmp	r3, #0
 800475e:	d002      	beq.n	8004766 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	699b      	ldr	r3, [r3, #24]
 8004764:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	2b00      	cmp	r3, #0
 800476a:	d008      	beq.n	800477e <osThreadNew+0x6e>
 800476c:	69fb      	ldr	r3, [r7, #28]
 800476e:	2b38      	cmp	r3, #56	@ 0x38
 8004770:	d805      	bhi.n	800477e <osThreadNew+0x6e>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	685b      	ldr	r3, [r3, #4]
 8004776:	f003 0301 	and.w	r3, r3, #1
 800477a:	2b00      	cmp	r3, #0
 800477c:	d001      	beq.n	8004782 <osThreadNew+0x72>
        return (NULL);
 800477e:	2300      	movs	r3, #0
 8004780:	e054      	b.n	800482c <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	695b      	ldr	r3, [r3, #20]
 8004786:	2b00      	cmp	r3, #0
 8004788:	d003      	beq.n	8004792 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	089b      	lsrs	r3, r3, #2
 8004790:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	689b      	ldr	r3, [r3, #8]
 8004796:	2b00      	cmp	r3, #0
 8004798:	d00e      	beq.n	80047b8 <osThreadNew+0xa8>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	68db      	ldr	r3, [r3, #12]
 800479e:	2b5b      	cmp	r3, #91	@ 0x5b
 80047a0:	d90a      	bls.n	80047b8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d006      	beq.n	80047b8 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	695b      	ldr	r3, [r3, #20]
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d002      	beq.n	80047b8 <osThreadNew+0xa8>
        mem = 1;
 80047b2:	2301      	movs	r3, #1
 80047b4:	61bb      	str	r3, [r7, #24]
 80047b6:	e010      	b.n	80047da <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	689b      	ldr	r3, [r3, #8]
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d10c      	bne.n	80047da <osThreadNew+0xca>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	68db      	ldr	r3, [r3, #12]
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d108      	bne.n	80047da <osThreadNew+0xca>
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	691b      	ldr	r3, [r3, #16]
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d104      	bne.n	80047da <osThreadNew+0xca>
          mem = 0;
 80047d0:	2300      	movs	r3, #0
 80047d2:	61bb      	str	r3, [r7, #24]
 80047d4:	e001      	b.n	80047da <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80047d6:	2300      	movs	r3, #0
 80047d8:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	2b01      	cmp	r3, #1
 80047de:	d110      	bne.n	8004802 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80047e8:	9202      	str	r2, [sp, #8]
 80047ea:	9301      	str	r3, [sp, #4]
 80047ec:	69fb      	ldr	r3, [r7, #28]
 80047ee:	9300      	str	r3, [sp, #0]
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	6a3a      	ldr	r2, [r7, #32]
 80047f4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f000 fe1a 	bl	8005430 <xTaskCreateStatic>
 80047fc:	4603      	mov	r3, r0
 80047fe:	613b      	str	r3, [r7, #16]
 8004800:	e013      	b.n	800482a <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d110      	bne.n	800482a <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8004808:	6a3b      	ldr	r3, [r7, #32]
 800480a:	b29a      	uxth	r2, r3
 800480c:	f107 0310 	add.w	r3, r7, #16
 8004810:	9301      	str	r3, [sp, #4]
 8004812:	69fb      	ldr	r3, [r7, #28]
 8004814:	9300      	str	r3, [sp, #0]
 8004816:	68bb      	ldr	r3, [r7, #8]
 8004818:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	f000 fe68 	bl	80054f0 <xTaskCreate>
 8004820:	4603      	mov	r3, r0
 8004822:	2b01      	cmp	r3, #1
 8004824:	d001      	beq.n	800482a <osThreadNew+0x11a>
            hTask = NULL;
 8004826:	2300      	movs	r3, #0
 8004828:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800482a:	693b      	ldr	r3, [r7, #16]
}
 800482c:	4618      	mov	r0, r3
 800482e:	3728      	adds	r7, #40	@ 0x28
 8004830:	46bd      	mov	sp, r7
 8004832:	bd80      	pop	{r7, pc}

08004834 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8004834:	b580      	push	{r7, lr}
 8004836:	b084      	sub	sp, #16
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800483c:	f3ef 8305 	mrs	r3, IPSR
 8004840:	60bb      	str	r3, [r7, #8]
  return(result);
 8004842:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8004844:	2b00      	cmp	r3, #0
 8004846:	d003      	beq.n	8004850 <osDelay+0x1c>
    stat = osErrorISR;
 8004848:	f06f 0305 	mvn.w	r3, #5
 800484c:	60fb      	str	r3, [r7, #12]
 800484e:	e007      	b.n	8004860 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8004850:	2300      	movs	r3, #0
 8004852:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	2b00      	cmp	r3, #0
 8004858:	d002      	beq.n	8004860 <osDelay+0x2c>
      vTaskDelay(ticks);
 800485a:	6878      	ldr	r0, [r7, #4]
 800485c:	f000 ff8e 	bl	800577c <vTaskDelay>
    }
  }

  return (stat);
 8004860:	68fb      	ldr	r3, [r7, #12]
}
 8004862:	4618      	mov	r0, r3
 8004864:	3710      	adds	r7, #16
 8004866:	46bd      	mov	sp, r7
 8004868:	bd80      	pop	{r7, pc}
	...

0800486c <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 800486c:	b480      	push	{r7}
 800486e:	b085      	sub	sp, #20
 8004870:	af00      	add	r7, sp, #0
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	4a07      	ldr	r2, [pc, #28]	@ (8004898 <vApplicationGetIdleTaskMemory+0x2c>)
 800487c:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800487e:	68bb      	ldr	r3, [r7, #8]
 8004880:	4a06      	ldr	r2, [pc, #24]	@ (800489c <vApplicationGetIdleTaskMemory+0x30>)
 8004882:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2280      	movs	r2, #128	@ 0x80
 8004888:	601a      	str	r2, [r3, #0]
}
 800488a:	bf00      	nop
 800488c:	3714      	adds	r7, #20
 800488e:	46bd      	mov	sp, r7
 8004890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004894:	4770      	bx	lr
 8004896:	bf00      	nop
 8004898:	20000b14 	.word	0x20000b14
 800489c:	20000b70 	.word	0x20000b70

080048a0 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80048a0:	b480      	push	{r7}
 80048a2:	b085      	sub	sp, #20
 80048a4:	af00      	add	r7, sp, #0
 80048a6:	60f8      	str	r0, [r7, #12]
 80048a8:	60b9      	str	r1, [r7, #8]
 80048aa:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	4a07      	ldr	r2, [pc, #28]	@ (80048cc <vApplicationGetTimerTaskMemory+0x2c>)
 80048b0:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80048b2:	68bb      	ldr	r3, [r7, #8]
 80048b4:	4a06      	ldr	r2, [pc, #24]	@ (80048d0 <vApplicationGetTimerTaskMemory+0x30>)
 80048b6:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80048b8:	687b      	ldr	r3, [r7, #4]
 80048ba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80048be:	601a      	str	r2, [r3, #0]
}
 80048c0:	bf00      	nop
 80048c2:	3714      	adds	r7, #20
 80048c4:	46bd      	mov	sp, r7
 80048c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ca:	4770      	bx	lr
 80048cc:	20000d70 	.word	0x20000d70
 80048d0:	20000dcc 	.word	0x20000dcc

080048d4 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80048d4:	b480      	push	{r7}
 80048d6:	b083      	sub	sp, #12
 80048d8:	af00      	add	r7, sp, #0
 80048da:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	f103 0208 	add.w	r2, r3, #8
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80048ec:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	f103 0208 	add.w	r2, r3, #8
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f103 0208 	add.w	r2, r3, #8
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8004908:	bf00      	nop
 800490a:	370c      	adds	r7, #12
 800490c:	46bd      	mov	sp, r7
 800490e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004912:	4770      	bx	lr

08004914 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004914:	b480      	push	{r7}
 8004916:	b083      	sub	sp, #12
 8004918:	af00      	add	r7, sp, #0
 800491a:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	2200      	movs	r2, #0
 8004920:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004922:	bf00      	nop
 8004924:	370c      	adds	r7, #12
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr

0800492e <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800492e:	b480      	push	{r7}
 8004930:	b085      	sub	sp, #20
 8004932:	af00      	add	r7, sp, #0
 8004934:	6078      	str	r0, [r7, #4]
 8004936:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	68fa      	ldr	r2, [r7, #12]
 8004942:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004944:	68fb      	ldr	r3, [r7, #12]
 8004946:	689a      	ldr	r2, [r3, #8]
 8004948:	683b      	ldr	r3, [r7, #0]
 800494a:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	689b      	ldr	r3, [r3, #8]
 8004950:	683a      	ldr	r2, [r7, #0]
 8004952:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	683a      	ldr	r2, [r7, #0]
 8004958:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	687a      	ldr	r2, [r7, #4]
 800495e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	1c5a      	adds	r2, r3, #1
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	601a      	str	r2, [r3, #0]
}
 800496a:	bf00      	nop
 800496c:	3714      	adds	r7, #20
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr

08004976 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004976:	b480      	push	{r7}
 8004978:	b085      	sub	sp, #20
 800497a:	af00      	add	r7, sp, #0
 800497c:	6078      	str	r0, [r7, #4]
 800497e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004980:	683b      	ldr	r3, [r7, #0]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004986:	68bb      	ldr	r3, [r7, #8]
 8004988:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800498c:	d103      	bne.n	8004996 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	691b      	ldr	r3, [r3, #16]
 8004992:	60fb      	str	r3, [r7, #12]
 8004994:	e00c      	b.n	80049b0 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	3308      	adds	r3, #8
 800499a:	60fb      	str	r3, [r7, #12]
 800499c:	e002      	b.n	80049a4 <vListInsert+0x2e>
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	60fb      	str	r3, [r7, #12]
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	685b      	ldr	r3, [r3, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	68ba      	ldr	r2, [r7, #8]
 80049ac:	429a      	cmp	r2, r3
 80049ae:	d2f6      	bcs.n	800499e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80049b0:	68fb      	ldr	r3, [r7, #12]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	683b      	ldr	r3, [r7, #0]
 80049b6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80049b8:	683b      	ldr	r3, [r7, #0]
 80049ba:	685b      	ldr	r3, [r3, #4]
 80049bc:	683a      	ldr	r2, [r7, #0]
 80049be:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80049c0:	683b      	ldr	r3, [r7, #0]
 80049c2:	68fa      	ldr	r2, [r7, #12]
 80049c4:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	683a      	ldr	r2, [r7, #0]
 80049ca:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80049cc:	683b      	ldr	r3, [r7, #0]
 80049ce:	687a      	ldr	r2, [r7, #4]
 80049d0:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	1c5a      	adds	r2, r3, #1
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	601a      	str	r2, [r3, #0]
}
 80049dc:	bf00      	nop
 80049de:	3714      	adds	r7, #20
 80049e0:	46bd      	mov	sp, r7
 80049e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049e6:	4770      	bx	lr

080049e8 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80049e8:	b480      	push	{r7}
 80049ea:	b085      	sub	sp, #20
 80049ec:	af00      	add	r7, sp, #0
 80049ee:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	685b      	ldr	r3, [r3, #4]
 80049fa:	687a      	ldr	r2, [r7, #4]
 80049fc:	6892      	ldr	r2, [r2, #8]
 80049fe:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	689b      	ldr	r3, [r3, #8]
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	6852      	ldr	r2, [r2, #4]
 8004a08:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	685b      	ldr	r3, [r3, #4]
 8004a0e:	687a      	ldr	r2, [r7, #4]
 8004a10:	429a      	cmp	r2, r3
 8004a12:	d103      	bne.n	8004a1c <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	689a      	ldr	r2, [r3, #8]
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	1e5a      	subs	r2, r3, #1
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3714      	adds	r7, #20
 8004a34:	46bd      	mov	sp, r7
 8004a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a3a:	4770      	bx	lr

08004a3c <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b084      	sub	sp, #16
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
 8004a44:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d10b      	bne.n	8004a68 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8004a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a54:	f383 8811 	msr	BASEPRI, r3
 8004a58:	f3bf 8f6f 	isb	sy
 8004a5c:	f3bf 8f4f 	dsb	sy
 8004a60:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8004a62:	bf00      	nop
 8004a64:	bf00      	nop
 8004a66:	e7fd      	b.n	8004a64 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8004a68:	f002 f876 	bl	8006b58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	681a      	ldr	r2, [r3, #0]
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a74:	68f9      	ldr	r1, [r7, #12]
 8004a76:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a78:	fb01 f303 	mul.w	r3, r1, r3
 8004a7c:	441a      	add	r2, r3
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	2200      	movs	r2, #0
 8004a86:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	681a      	ldr	r2, [r3, #0]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	681a      	ldr	r2, [r3, #0]
 8004a94:	68fb      	ldr	r3, [r7, #12]
 8004a96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a98:	3b01      	subs	r3, #1
 8004a9a:	68f9      	ldr	r1, [r7, #12]
 8004a9c:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8004a9e:	fb01 f303 	mul.w	r3, r1, r3
 8004aa2:	441a      	add	r2, r3
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	22ff      	movs	r2, #255	@ 0xff
 8004aac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	22ff      	movs	r2, #255	@ 0xff
 8004ab4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d114      	bne.n	8004ae8 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	691b      	ldr	r3, [r3, #16]
 8004ac2:	2b00      	cmp	r3, #0
 8004ac4:	d01a      	beq.n	8004afc <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	3310      	adds	r3, #16
 8004aca:	4618      	mov	r0, r3
 8004acc:	f001 f91a 	bl	8005d04 <xTaskRemoveFromEventList>
 8004ad0:	4603      	mov	r3, r0
 8004ad2:	2b00      	cmp	r3, #0
 8004ad4:	d012      	beq.n	8004afc <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8004ad6:	4b0d      	ldr	r3, [pc, #52]	@ (8004b0c <xQueueGenericReset+0xd0>)
 8004ad8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004adc:	601a      	str	r2, [r3, #0]
 8004ade:	f3bf 8f4f 	dsb	sy
 8004ae2:	f3bf 8f6f 	isb	sy
 8004ae6:	e009      	b.n	8004afc <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	3310      	adds	r3, #16
 8004aec:	4618      	mov	r0, r3
 8004aee:	f7ff fef1 	bl	80048d4 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	3324      	adds	r3, #36	@ 0x24
 8004af6:	4618      	mov	r0, r3
 8004af8:	f7ff feec 	bl	80048d4 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004afc:	f002 f85e 	bl	8006bbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004b00:	2301      	movs	r3, #1
}
 8004b02:	4618      	mov	r0, r3
 8004b04:	3710      	adds	r7, #16
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bd80      	pop	{r7, pc}
 8004b0a:	bf00      	nop
 8004b0c:	e000ed04 	.word	0xe000ed04

08004b10 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b08e      	sub	sp, #56	@ 0x38
 8004b14:	af02      	add	r7, sp, #8
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	607a      	str	r2, [r7, #4]
 8004b1c:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d10b      	bne.n	8004b3c <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004b24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b28:	f383 8811 	msr	BASEPRI, r3
 8004b2c:	f3bf 8f6f 	isb	sy
 8004b30:	f3bf 8f4f 	dsb	sy
 8004b34:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004b36:	bf00      	nop
 8004b38:	bf00      	nop
 8004b3a:	e7fd      	b.n	8004b38 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004b3c:	683b      	ldr	r3, [r7, #0]
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d10b      	bne.n	8004b5a <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004b42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b46:	f383 8811 	msr	BASEPRI, r3
 8004b4a:	f3bf 8f6f 	isb	sy
 8004b4e:	f3bf 8f4f 	dsb	sy
 8004b52:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004b54:	bf00      	nop
 8004b56:	bf00      	nop
 8004b58:	e7fd      	b.n	8004b56 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d002      	beq.n	8004b66 <xQueueGenericCreateStatic+0x56>
 8004b60:	68bb      	ldr	r3, [r7, #8]
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d001      	beq.n	8004b6a <xQueueGenericCreateStatic+0x5a>
 8004b66:	2301      	movs	r3, #1
 8004b68:	e000      	b.n	8004b6c <xQueueGenericCreateStatic+0x5c>
 8004b6a:	2300      	movs	r3, #0
 8004b6c:	2b00      	cmp	r3, #0
 8004b6e:	d10b      	bne.n	8004b88 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b74:	f383 8811 	msr	BASEPRI, r3
 8004b78:	f3bf 8f6f 	isb	sy
 8004b7c:	f3bf 8f4f 	dsb	sy
 8004b80:	623b      	str	r3, [r7, #32]
}
 8004b82:	bf00      	nop
 8004b84:	bf00      	nop
 8004b86:	e7fd      	b.n	8004b84 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d102      	bne.n	8004b94 <xQueueGenericCreateStatic+0x84>
 8004b8e:	68bb      	ldr	r3, [r7, #8]
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d101      	bne.n	8004b98 <xQueueGenericCreateStatic+0x88>
 8004b94:	2301      	movs	r3, #1
 8004b96:	e000      	b.n	8004b9a <xQueueGenericCreateStatic+0x8a>
 8004b98:	2300      	movs	r3, #0
 8004b9a:	2b00      	cmp	r3, #0
 8004b9c:	d10b      	bne.n	8004bb6 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8004b9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ba2:	f383 8811 	msr	BASEPRI, r3
 8004ba6:	f3bf 8f6f 	isb	sy
 8004baa:	f3bf 8f4f 	dsb	sy
 8004bae:	61fb      	str	r3, [r7, #28]
}
 8004bb0:	bf00      	nop
 8004bb2:	bf00      	nop
 8004bb4:	e7fd      	b.n	8004bb2 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8004bb6:	2350      	movs	r3, #80	@ 0x50
 8004bb8:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8004bba:	697b      	ldr	r3, [r7, #20]
 8004bbc:	2b50      	cmp	r3, #80	@ 0x50
 8004bbe:	d00b      	beq.n	8004bd8 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8004bc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bc4:	f383 8811 	msr	BASEPRI, r3
 8004bc8:	f3bf 8f6f 	isb	sy
 8004bcc:	f3bf 8f4f 	dsb	sy
 8004bd0:	61bb      	str	r3, [r7, #24]
}
 8004bd2:	bf00      	nop
 8004bd4:	bf00      	nop
 8004bd6:	e7fd      	b.n	8004bd4 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8004bd8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8004bde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d00d      	beq.n	8004c00 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8004be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004be6:	2201      	movs	r2, #1
 8004be8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004bec:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8004bf0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004bf2:	9300      	str	r3, [sp, #0]
 8004bf4:	4613      	mov	r3, r2
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	68b9      	ldr	r1, [r7, #8]
 8004bfa:	68f8      	ldr	r0, [r7, #12]
 8004bfc:	f000 f805 	bl	8004c0a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004c02:	4618      	mov	r0, r3
 8004c04:	3730      	adds	r7, #48	@ 0x30
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}

08004c0a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004c0a:	b580      	push	{r7, lr}
 8004c0c:	b084      	sub	sp, #16
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	60f8      	str	r0, [r7, #12]
 8004c12:	60b9      	str	r1, [r7, #8]
 8004c14:	607a      	str	r2, [r7, #4]
 8004c16:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004c18:	68bb      	ldr	r3, [r7, #8]
 8004c1a:	2b00      	cmp	r3, #0
 8004c1c:	d103      	bne.n	8004c26 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004c1e:	69bb      	ldr	r3, [r7, #24]
 8004c20:	69ba      	ldr	r2, [r7, #24]
 8004c22:	601a      	str	r2, [r3, #0]
 8004c24:	e002      	b.n	8004c2c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8004c26:	69bb      	ldr	r3, [r7, #24]
 8004c28:	687a      	ldr	r2, [r7, #4]
 8004c2a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8004c2c:	69bb      	ldr	r3, [r7, #24]
 8004c2e:	68fa      	ldr	r2, [r7, #12]
 8004c30:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8004c32:	69bb      	ldr	r3, [r7, #24]
 8004c34:	68ba      	ldr	r2, [r7, #8]
 8004c36:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8004c38:	2101      	movs	r1, #1
 8004c3a:	69b8      	ldr	r0, [r7, #24]
 8004c3c:	f7ff fefe 	bl	8004a3c <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8004c40:	69bb      	ldr	r3, [r7, #24]
 8004c42:	78fa      	ldrb	r2, [r7, #3]
 8004c44:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8004c48:	bf00      	nop
 8004c4a:	3710      	adds	r7, #16
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	bd80      	pop	{r7, pc}

08004c50 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8004c50:	b580      	push	{r7, lr}
 8004c52:	b08e      	sub	sp, #56	@ 0x38
 8004c54:	af00      	add	r7, sp, #0
 8004c56:	60f8      	str	r0, [r7, #12]
 8004c58:	60b9      	str	r1, [r7, #8]
 8004c5a:	607a      	str	r2, [r7, #4]
 8004c5c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8004c5e:	2300      	movs	r3, #0
 8004c60:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004c62:	68fb      	ldr	r3, [r7, #12]
 8004c64:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d10b      	bne.n	8004c84 <xQueueGenericSend+0x34>
	__asm volatile
 8004c6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c70:	f383 8811 	msr	BASEPRI, r3
 8004c74:	f3bf 8f6f 	isb	sy
 8004c78:	f3bf 8f4f 	dsb	sy
 8004c7c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004c7e:	bf00      	nop
 8004c80:	bf00      	nop
 8004c82:	e7fd      	b.n	8004c80 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004c84:	68bb      	ldr	r3, [r7, #8]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d103      	bne.n	8004c92 <xQueueGenericSend+0x42>
 8004c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d101      	bne.n	8004c96 <xQueueGenericSend+0x46>
 8004c92:	2301      	movs	r3, #1
 8004c94:	e000      	b.n	8004c98 <xQueueGenericSend+0x48>
 8004c96:	2300      	movs	r3, #0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d10b      	bne.n	8004cb4 <xQueueGenericSend+0x64>
	__asm volatile
 8004c9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ca0:	f383 8811 	msr	BASEPRI, r3
 8004ca4:	f3bf 8f6f 	isb	sy
 8004ca8:	f3bf 8f4f 	dsb	sy
 8004cac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004cae:	bf00      	nop
 8004cb0:	bf00      	nop
 8004cb2:	e7fd      	b.n	8004cb0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004cb4:	683b      	ldr	r3, [r7, #0]
 8004cb6:	2b02      	cmp	r3, #2
 8004cb8:	d103      	bne.n	8004cc2 <xQueueGenericSend+0x72>
 8004cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cbe:	2b01      	cmp	r3, #1
 8004cc0:	d101      	bne.n	8004cc6 <xQueueGenericSend+0x76>
 8004cc2:	2301      	movs	r3, #1
 8004cc4:	e000      	b.n	8004cc8 <xQueueGenericSend+0x78>
 8004cc6:	2300      	movs	r3, #0
 8004cc8:	2b00      	cmp	r3, #0
 8004cca:	d10b      	bne.n	8004ce4 <xQueueGenericSend+0x94>
	__asm volatile
 8004ccc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cd0:	f383 8811 	msr	BASEPRI, r3
 8004cd4:	f3bf 8f6f 	isb	sy
 8004cd8:	f3bf 8f4f 	dsb	sy
 8004cdc:	623b      	str	r3, [r7, #32]
}
 8004cde:	bf00      	nop
 8004ce0:	bf00      	nop
 8004ce2:	e7fd      	b.n	8004ce0 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ce4:	f001 f9ce 	bl	8006084 <xTaskGetSchedulerState>
 8004ce8:	4603      	mov	r3, r0
 8004cea:	2b00      	cmp	r3, #0
 8004cec:	d102      	bne.n	8004cf4 <xQueueGenericSend+0xa4>
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d101      	bne.n	8004cf8 <xQueueGenericSend+0xa8>
 8004cf4:	2301      	movs	r3, #1
 8004cf6:	e000      	b.n	8004cfa <xQueueGenericSend+0xaa>
 8004cf8:	2300      	movs	r3, #0
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d10b      	bne.n	8004d16 <xQueueGenericSend+0xc6>
	__asm volatile
 8004cfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d02:	f383 8811 	msr	BASEPRI, r3
 8004d06:	f3bf 8f6f 	isb	sy
 8004d0a:	f3bf 8f4f 	dsb	sy
 8004d0e:	61fb      	str	r3, [r7, #28]
}
 8004d10:	bf00      	nop
 8004d12:	bf00      	nop
 8004d14:	e7fd      	b.n	8004d12 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004d16:	f001 ff1f 	bl	8006b58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d1c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d20:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d22:	429a      	cmp	r2, r3
 8004d24:	d302      	bcc.n	8004d2c <xQueueGenericSend+0xdc>
 8004d26:	683b      	ldr	r3, [r7, #0]
 8004d28:	2b02      	cmp	r3, #2
 8004d2a:	d129      	bne.n	8004d80 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004d2c:	683a      	ldr	r2, [r7, #0]
 8004d2e:	68b9      	ldr	r1, [r7, #8]
 8004d30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004d32:	f000 fa0f 	bl	8005154 <prvCopyDataToQueue>
 8004d36:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d3c:	2b00      	cmp	r3, #0
 8004d3e:	d010      	beq.n	8004d62 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004d40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d42:	3324      	adds	r3, #36	@ 0x24
 8004d44:	4618      	mov	r0, r3
 8004d46:	f000 ffdd 	bl	8005d04 <xTaskRemoveFromEventList>
 8004d4a:	4603      	mov	r3, r0
 8004d4c:	2b00      	cmp	r3, #0
 8004d4e:	d013      	beq.n	8004d78 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8004d50:	4b3f      	ldr	r3, [pc, #252]	@ (8004e50 <xQueueGenericSend+0x200>)
 8004d52:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d56:	601a      	str	r2, [r3, #0]
 8004d58:	f3bf 8f4f 	dsb	sy
 8004d5c:	f3bf 8f6f 	isb	sy
 8004d60:	e00a      	b.n	8004d78 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8004d62:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d007      	beq.n	8004d78 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8004d68:	4b39      	ldr	r3, [pc, #228]	@ (8004e50 <xQueueGenericSend+0x200>)
 8004d6a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004d6e:	601a      	str	r2, [r3, #0]
 8004d70:	f3bf 8f4f 	dsb	sy
 8004d74:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8004d78:	f001 ff20 	bl	8006bbc <vPortExitCritical>
				return pdPASS;
 8004d7c:	2301      	movs	r3, #1
 8004d7e:	e063      	b.n	8004e48 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	2b00      	cmp	r3, #0
 8004d84:	d103      	bne.n	8004d8e <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004d86:	f001 ff19 	bl	8006bbc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	e05c      	b.n	8004e48 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004d8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d106      	bne.n	8004da2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004d94:	f107 0314 	add.w	r3, r7, #20
 8004d98:	4618      	mov	r0, r3
 8004d9a:	f001 f817 	bl	8005dcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004da2:	f001 ff0b 	bl	8006bbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004da6:	f000 fd87 	bl	80058b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004daa:	f001 fed5 	bl	8006b58 <vPortEnterCritical>
 8004dae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004db0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004db4:	b25b      	sxtb	r3, r3
 8004db6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004dba:	d103      	bne.n	8004dc4 <xQueueGenericSend+0x174>
 8004dbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004dc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dc6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004dca:	b25b      	sxtb	r3, r3
 8004dcc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004dd0:	d103      	bne.n	8004dda <xQueueGenericSend+0x18a>
 8004dd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dd4:	2200      	movs	r2, #0
 8004dd6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004dda:	f001 feef 	bl	8006bbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004dde:	1d3a      	adds	r2, r7, #4
 8004de0:	f107 0314 	add.w	r3, r7, #20
 8004de4:	4611      	mov	r1, r2
 8004de6:	4618      	mov	r0, r3
 8004de8:	f001 f806 	bl	8005df8 <xTaskCheckForTimeOut>
 8004dec:	4603      	mov	r3, r0
 8004dee:	2b00      	cmp	r3, #0
 8004df0:	d124      	bne.n	8004e3c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004df2:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004df4:	f000 faa6 	bl	8005344 <prvIsQueueFull>
 8004df8:	4603      	mov	r3, r0
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d018      	beq.n	8004e30 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004dfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e00:	3310      	adds	r3, #16
 8004e02:	687a      	ldr	r2, [r7, #4]
 8004e04:	4611      	mov	r1, r2
 8004e06:	4618      	mov	r0, r3
 8004e08:	f000 ff2a 	bl	8005c60 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004e0c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e0e:	f000 fa31 	bl	8005274 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004e12:	f000 fd5f 	bl	80058d4 <xTaskResumeAll>
 8004e16:	4603      	mov	r3, r0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	f47f af7c 	bne.w	8004d16 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004e1e:	4b0c      	ldr	r3, [pc, #48]	@ (8004e50 <xQueueGenericSend+0x200>)
 8004e20:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e24:	601a      	str	r2, [r3, #0]
 8004e26:	f3bf 8f4f 	dsb	sy
 8004e2a:	f3bf 8f6f 	isb	sy
 8004e2e:	e772      	b.n	8004d16 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8004e30:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e32:	f000 fa1f 	bl	8005274 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004e36:	f000 fd4d 	bl	80058d4 <xTaskResumeAll>
 8004e3a:	e76c      	b.n	8004d16 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8004e3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004e3e:	f000 fa19 	bl	8005274 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004e42:	f000 fd47 	bl	80058d4 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8004e46:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	3738      	adds	r7, #56	@ 0x38
 8004e4c:	46bd      	mov	sp, r7
 8004e4e:	bd80      	pop	{r7, pc}
 8004e50:	e000ed04 	.word	0xe000ed04

08004e54 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b090      	sub	sp, #64	@ 0x40
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	60f8      	str	r0, [r7, #12]
 8004e5c:	60b9      	str	r1, [r7, #8]
 8004e5e:	607a      	str	r2, [r7, #4]
 8004e60:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8004e66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d10b      	bne.n	8004e84 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8004e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e70:	f383 8811 	msr	BASEPRI, r3
 8004e74:	f3bf 8f6f 	isb	sy
 8004e78:	f3bf 8f4f 	dsb	sy
 8004e7c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8004e7e:	bf00      	nop
 8004e80:	bf00      	nop
 8004e82:	e7fd      	b.n	8004e80 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004e84:	68bb      	ldr	r3, [r7, #8]
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d103      	bne.n	8004e92 <xQueueGenericSendFromISR+0x3e>
 8004e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004e8c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d101      	bne.n	8004e96 <xQueueGenericSendFromISR+0x42>
 8004e92:	2301      	movs	r3, #1
 8004e94:	e000      	b.n	8004e98 <xQueueGenericSendFromISR+0x44>
 8004e96:	2300      	movs	r3, #0
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d10b      	bne.n	8004eb4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004e9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ea0:	f383 8811 	msr	BASEPRI, r3
 8004ea4:	f3bf 8f6f 	isb	sy
 8004ea8:	f3bf 8f4f 	dsb	sy
 8004eac:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004eae:	bf00      	nop
 8004eb0:	bf00      	nop
 8004eb2:	e7fd      	b.n	8004eb0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004eb4:	683b      	ldr	r3, [r7, #0]
 8004eb6:	2b02      	cmp	r3, #2
 8004eb8:	d103      	bne.n	8004ec2 <xQueueGenericSendFromISR+0x6e>
 8004eba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ebc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ebe:	2b01      	cmp	r3, #1
 8004ec0:	d101      	bne.n	8004ec6 <xQueueGenericSendFromISR+0x72>
 8004ec2:	2301      	movs	r3, #1
 8004ec4:	e000      	b.n	8004ec8 <xQueueGenericSendFromISR+0x74>
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d10b      	bne.n	8004ee4 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004ecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ed0:	f383 8811 	msr	BASEPRI, r3
 8004ed4:	f3bf 8f6f 	isb	sy
 8004ed8:	f3bf 8f4f 	dsb	sy
 8004edc:	623b      	str	r3, [r7, #32]
}
 8004ede:	bf00      	nop
 8004ee0:	bf00      	nop
 8004ee2:	e7fd      	b.n	8004ee0 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004ee4:	f001 ff18 	bl	8006d18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8004ee8:	f3ef 8211 	mrs	r2, BASEPRI
 8004eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ef0:	f383 8811 	msr	BASEPRI, r3
 8004ef4:	f3bf 8f6f 	isb	sy
 8004ef8:	f3bf 8f4f 	dsb	sy
 8004efc:	61fa      	str	r2, [r7, #28]
 8004efe:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8004f00:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004f02:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004f04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f06:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004f08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f0c:	429a      	cmp	r2, r3
 8004f0e:	d302      	bcc.n	8004f16 <xQueueGenericSendFromISR+0xc2>
 8004f10:	683b      	ldr	r3, [r7, #0]
 8004f12:	2b02      	cmp	r3, #2
 8004f14:	d12f      	bne.n	8004f76 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8004f16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f18:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004f1c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f24:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8004f26:	683a      	ldr	r2, [r7, #0]
 8004f28:	68b9      	ldr	r1, [r7, #8]
 8004f2a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8004f2c:	f000 f912 	bl	8005154 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8004f30:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8004f34:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f38:	d112      	bne.n	8004f60 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004f3a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f3e:	2b00      	cmp	r3, #0
 8004f40:	d016      	beq.n	8004f70 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004f42:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f44:	3324      	adds	r3, #36	@ 0x24
 8004f46:	4618      	mov	r0, r3
 8004f48:	f000 fedc 	bl	8005d04 <xTaskRemoveFromEventList>
 8004f4c:	4603      	mov	r3, r0
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d00e      	beq.n	8004f70 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	d00b      	beq.n	8004f70 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	601a      	str	r2, [r3, #0]
 8004f5e:	e007      	b.n	8004f70 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8004f60:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8004f64:	3301      	adds	r3, #1
 8004f66:	b2db      	uxtb	r3, r3
 8004f68:	b25a      	sxtb	r2, r3
 8004f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8004f70:	2301      	movs	r3, #1
 8004f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8004f74:	e001      	b.n	8004f7a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8004f76:	2300      	movs	r3, #0
 8004f78:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004f7a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f7c:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8004f84:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004f86:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3740      	adds	r7, #64	@ 0x40
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b08c      	sub	sp, #48	@ 0x30
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004f9c:	2300      	movs	r3, #0
 8004f9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d10b      	bne.n	8004fc2 <xQueueReceive+0x32>
	__asm volatile
 8004faa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fae:	f383 8811 	msr	BASEPRI, r3
 8004fb2:	f3bf 8f6f 	isb	sy
 8004fb6:	f3bf 8f4f 	dsb	sy
 8004fba:	623b      	str	r3, [r7, #32]
}
 8004fbc:	bf00      	nop
 8004fbe:	bf00      	nop
 8004fc0:	e7fd      	b.n	8004fbe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004fc2:	68bb      	ldr	r3, [r7, #8]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d103      	bne.n	8004fd0 <xQueueReceive+0x40>
 8004fc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004fca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d101      	bne.n	8004fd4 <xQueueReceive+0x44>
 8004fd0:	2301      	movs	r3, #1
 8004fd2:	e000      	b.n	8004fd6 <xQueueReceive+0x46>
 8004fd4:	2300      	movs	r3, #0
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d10b      	bne.n	8004ff2 <xQueueReceive+0x62>
	__asm volatile
 8004fda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fde:	f383 8811 	msr	BASEPRI, r3
 8004fe2:	f3bf 8f6f 	isb	sy
 8004fe6:	f3bf 8f4f 	dsb	sy
 8004fea:	61fb      	str	r3, [r7, #28]
}
 8004fec:	bf00      	nop
 8004fee:	bf00      	nop
 8004ff0:	e7fd      	b.n	8004fee <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004ff2:	f001 f847 	bl	8006084 <xTaskGetSchedulerState>
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d102      	bne.n	8005002 <xQueueReceive+0x72>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2b00      	cmp	r3, #0
 8005000:	d101      	bne.n	8005006 <xQueueReceive+0x76>
 8005002:	2301      	movs	r3, #1
 8005004:	e000      	b.n	8005008 <xQueueReceive+0x78>
 8005006:	2300      	movs	r3, #0
 8005008:	2b00      	cmp	r3, #0
 800500a:	d10b      	bne.n	8005024 <xQueueReceive+0x94>
	__asm volatile
 800500c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005010:	f383 8811 	msr	BASEPRI, r3
 8005014:	f3bf 8f6f 	isb	sy
 8005018:	f3bf 8f4f 	dsb	sy
 800501c:	61bb      	str	r3, [r7, #24]
}
 800501e:	bf00      	nop
 8005020:	bf00      	nop
 8005022:	e7fd      	b.n	8005020 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8005024:	f001 fd98 	bl	8006b58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005028:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800502a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800502c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800502e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005030:	2b00      	cmp	r3, #0
 8005032:	d01f      	beq.n	8005074 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8005034:	68b9      	ldr	r1, [r7, #8]
 8005036:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005038:	f000 f8f6 	bl	8005228 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800503c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800503e:	1e5a      	subs	r2, r3, #1
 8005040:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005042:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8005044:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005046:	691b      	ldr	r3, [r3, #16]
 8005048:	2b00      	cmp	r3, #0
 800504a:	d00f      	beq.n	800506c <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800504c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800504e:	3310      	adds	r3, #16
 8005050:	4618      	mov	r0, r3
 8005052:	f000 fe57 	bl	8005d04 <xTaskRemoveFromEventList>
 8005056:	4603      	mov	r3, r0
 8005058:	2b00      	cmp	r3, #0
 800505a:	d007      	beq.n	800506c <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800505c:	4b3c      	ldr	r3, [pc, #240]	@ (8005150 <xQueueReceive+0x1c0>)
 800505e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005062:	601a      	str	r2, [r3, #0]
 8005064:	f3bf 8f4f 	dsb	sy
 8005068:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 800506c:	f001 fda6 	bl	8006bbc <vPortExitCritical>
				return pdPASS;
 8005070:	2301      	movs	r3, #1
 8005072:	e069      	b.n	8005148 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2b00      	cmp	r3, #0
 8005078:	d103      	bne.n	8005082 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800507a:	f001 fd9f 	bl	8006bbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 800507e:	2300      	movs	r3, #0
 8005080:	e062      	b.n	8005148 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8005082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005084:	2b00      	cmp	r3, #0
 8005086:	d106      	bne.n	8005096 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8005088:	f107 0310 	add.w	r3, r7, #16
 800508c:	4618      	mov	r0, r3
 800508e:	f000 fe9d 	bl	8005dcc <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8005092:	2301      	movs	r3, #1
 8005094:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8005096:	f001 fd91 	bl	8006bbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800509a:	f000 fc0d 	bl	80058b8 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800509e:	f001 fd5b 	bl	8006b58 <vPortEnterCritical>
 80050a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80050a8:	b25b      	sxtb	r3, r3
 80050aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050ae:	d103      	bne.n	80050b8 <xQueueReceive+0x128>
 80050b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050b2:	2200      	movs	r2, #0
 80050b4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80050b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050ba:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80050be:	b25b      	sxtb	r3, r3
 80050c0:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80050c4:	d103      	bne.n	80050ce <xQueueReceive+0x13e>
 80050c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c8:	2200      	movs	r2, #0
 80050ca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80050ce:	f001 fd75 	bl	8006bbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80050d2:	1d3a      	adds	r2, r7, #4
 80050d4:	f107 0310 	add.w	r3, r7, #16
 80050d8:	4611      	mov	r1, r2
 80050da:	4618      	mov	r0, r3
 80050dc:	f000 fe8c 	bl	8005df8 <xTaskCheckForTimeOut>
 80050e0:	4603      	mov	r3, r0
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d123      	bne.n	800512e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80050e6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80050e8:	f000 f916 	bl	8005318 <prvIsQueueEmpty>
 80050ec:	4603      	mov	r3, r0
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d017      	beq.n	8005122 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80050f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f4:	3324      	adds	r3, #36	@ 0x24
 80050f6:	687a      	ldr	r2, [r7, #4]
 80050f8:	4611      	mov	r1, r2
 80050fa:	4618      	mov	r0, r3
 80050fc:	f000 fdb0 	bl	8005c60 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8005100:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005102:	f000 f8b7 	bl	8005274 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8005106:	f000 fbe5 	bl	80058d4 <xTaskResumeAll>
 800510a:	4603      	mov	r3, r0
 800510c:	2b00      	cmp	r3, #0
 800510e:	d189      	bne.n	8005024 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8005110:	4b0f      	ldr	r3, [pc, #60]	@ (8005150 <xQueueReceive+0x1c0>)
 8005112:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005116:	601a      	str	r2, [r3, #0]
 8005118:	f3bf 8f4f 	dsb	sy
 800511c:	f3bf 8f6f 	isb	sy
 8005120:	e780      	b.n	8005024 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8005122:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005124:	f000 f8a6 	bl	8005274 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8005128:	f000 fbd4 	bl	80058d4 <xTaskResumeAll>
 800512c:	e77a      	b.n	8005024 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800512e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005130:	f000 f8a0 	bl	8005274 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8005134:	f000 fbce 	bl	80058d4 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8005138:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800513a:	f000 f8ed 	bl	8005318 <prvIsQueueEmpty>
 800513e:	4603      	mov	r3, r0
 8005140:	2b00      	cmp	r3, #0
 8005142:	f43f af6f 	beq.w	8005024 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8005146:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8005148:	4618      	mov	r0, r3
 800514a:	3730      	adds	r7, #48	@ 0x30
 800514c:	46bd      	mov	sp, r7
 800514e:	bd80      	pop	{r7, pc}
 8005150:	e000ed04 	.word	0xe000ed04

08005154 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b086      	sub	sp, #24
 8005158:	af00      	add	r7, sp, #0
 800515a:	60f8      	str	r0, [r7, #12]
 800515c:	60b9      	str	r1, [r7, #8]
 800515e:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8005160:	2300      	movs	r3, #0
 8005162:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005168:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800516e:	2b00      	cmp	r3, #0
 8005170:	d10d      	bne.n	800518e <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	2b00      	cmp	r3, #0
 8005178:	d14d      	bne.n	8005216 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	689b      	ldr	r3, [r3, #8]
 800517e:	4618      	mov	r0, r3
 8005180:	f000 ff9e 	bl	80060c0 <xTaskPriorityDisinherit>
 8005184:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2200      	movs	r2, #0
 800518a:	609a      	str	r2, [r3, #8]
 800518c:	e043      	b.n	8005216 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	2b00      	cmp	r3, #0
 8005192:	d119      	bne.n	80051c8 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	6858      	ldr	r0, [r3, #4]
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800519c:	461a      	mov	r2, r3
 800519e:	68b9      	ldr	r1, [r7, #8]
 80051a0:	f002 f854 	bl	800724c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	685a      	ldr	r2, [r3, #4]
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051ac:	441a      	add	r2, r3
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	685a      	ldr	r2, [r3, #4]
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	689b      	ldr	r3, [r3, #8]
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d32b      	bcc.n	8005216 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80051be:	68fb      	ldr	r3, [r7, #12]
 80051c0:	681a      	ldr	r2, [r3, #0]
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	605a      	str	r2, [r3, #4]
 80051c6:	e026      	b.n	8005216 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	68d8      	ldr	r0, [r3, #12]
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d0:	461a      	mov	r2, r3
 80051d2:	68b9      	ldr	r1, [r7, #8]
 80051d4:	f002 f83a 	bl	800724c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	68da      	ldr	r2, [r3, #12]
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e0:	425b      	negs	r3, r3
 80051e2:	441a      	add	r2, r3
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80051e8:	68fb      	ldr	r3, [r7, #12]
 80051ea:	68da      	ldr	r2, [r3, #12]
 80051ec:	68fb      	ldr	r3, [r7, #12]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	429a      	cmp	r2, r3
 80051f2:	d207      	bcs.n	8005204 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	689a      	ldr	r2, [r3, #8]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051fc:	425b      	negs	r3, r3
 80051fe:	441a      	add	r2, r3
 8005200:	68fb      	ldr	r3, [r7, #12]
 8005202:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2b02      	cmp	r3, #2
 8005208:	d105      	bne.n	8005216 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800520a:	693b      	ldr	r3, [r7, #16]
 800520c:	2b00      	cmp	r3, #0
 800520e:	d002      	beq.n	8005216 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8005210:	693b      	ldr	r3, [r7, #16]
 8005212:	3b01      	subs	r3, #1
 8005214:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8005216:	693b      	ldr	r3, [r7, #16]
 8005218:	1c5a      	adds	r2, r3, #1
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800521e:	697b      	ldr	r3, [r7, #20]
}
 8005220:	4618      	mov	r0, r3
 8005222:	3718      	adds	r7, #24
 8005224:	46bd      	mov	sp, r7
 8005226:	bd80      	pop	{r7, pc}

08005228 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8005228:	b580      	push	{r7, lr}
 800522a:	b082      	sub	sp, #8
 800522c:	af00      	add	r7, sp, #0
 800522e:	6078      	str	r0, [r7, #4]
 8005230:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005236:	2b00      	cmp	r3, #0
 8005238:	d018      	beq.n	800526c <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	68da      	ldr	r2, [r3, #12]
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005242:	441a      	add	r2, r3
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	68da      	ldr	r2, [r3, #12]
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	429a      	cmp	r2, r3
 8005252:	d303      	bcc.n	800525c <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	68d9      	ldr	r1, [r3, #12]
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005264:	461a      	mov	r2, r3
 8005266:	6838      	ldr	r0, [r7, #0]
 8005268:	f001 fff0 	bl	800724c <memcpy>
	}
}
 800526c:	bf00      	nop
 800526e:	3708      	adds	r7, #8
 8005270:	46bd      	mov	sp, r7
 8005272:	bd80      	pop	{r7, pc}

08005274 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8005274:	b580      	push	{r7, lr}
 8005276:	b084      	sub	sp, #16
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 800527c:	f001 fc6c 	bl	8006b58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8005286:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8005288:	e011      	b.n	80052ae <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800528e:	2b00      	cmp	r3, #0
 8005290:	d012      	beq.n	80052b8 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	3324      	adds	r3, #36	@ 0x24
 8005296:	4618      	mov	r0, r3
 8005298:	f000 fd34 	bl	8005d04 <xTaskRemoveFromEventList>
 800529c:	4603      	mov	r3, r0
 800529e:	2b00      	cmp	r3, #0
 80052a0:	d001      	beq.n	80052a6 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80052a2:	f000 fe0d 	bl	8005ec0 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80052a6:	7bfb      	ldrb	r3, [r7, #15]
 80052a8:	3b01      	subs	r3, #1
 80052aa:	b2db      	uxtb	r3, r3
 80052ac:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80052ae:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	dce9      	bgt.n	800528a <prvUnlockQueue+0x16>
 80052b6:	e000      	b.n	80052ba <prvUnlockQueue+0x46>
					break;
 80052b8:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	22ff      	movs	r2, #255	@ 0xff
 80052be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80052c2:	f001 fc7b 	bl	8006bbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80052c6:	f001 fc47 	bl	8006b58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80052d0:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80052d2:	e011      	b.n	80052f8 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	691b      	ldr	r3, [r3, #16]
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d012      	beq.n	8005302 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80052dc:	687b      	ldr	r3, [r7, #4]
 80052de:	3310      	adds	r3, #16
 80052e0:	4618      	mov	r0, r3
 80052e2:	f000 fd0f 	bl	8005d04 <xTaskRemoveFromEventList>
 80052e6:	4603      	mov	r3, r0
 80052e8:	2b00      	cmp	r3, #0
 80052ea:	d001      	beq.n	80052f0 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80052ec:	f000 fde8 	bl	8005ec0 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80052f0:	7bbb      	ldrb	r3, [r7, #14]
 80052f2:	3b01      	subs	r3, #1
 80052f4:	b2db      	uxtb	r3, r3
 80052f6:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80052f8:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	dce9      	bgt.n	80052d4 <prvUnlockQueue+0x60>
 8005300:	e000      	b.n	8005304 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8005302:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	22ff      	movs	r2, #255	@ 0xff
 8005308:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800530c:	f001 fc56 	bl	8006bbc <vPortExitCritical>
}
 8005310:	bf00      	nop
 8005312:	3710      	adds	r7, #16
 8005314:	46bd      	mov	sp, r7
 8005316:	bd80      	pop	{r7, pc}

08005318 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8005318:	b580      	push	{r7, lr}
 800531a:	b084      	sub	sp, #16
 800531c:	af00      	add	r7, sp, #0
 800531e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8005320:	f001 fc1a 	bl	8006b58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005328:	2b00      	cmp	r3, #0
 800532a:	d102      	bne.n	8005332 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800532c:	2301      	movs	r3, #1
 800532e:	60fb      	str	r3, [r7, #12]
 8005330:	e001      	b.n	8005336 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8005332:	2300      	movs	r3, #0
 8005334:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005336:	f001 fc41 	bl	8006bbc <vPortExitCritical>

	return xReturn;
 800533a:	68fb      	ldr	r3, [r7, #12]
}
 800533c:	4618      	mov	r0, r3
 800533e:	3710      	adds	r7, #16
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}

08005344 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8005344:	b580      	push	{r7, lr}
 8005346:	b084      	sub	sp, #16
 8005348:	af00      	add	r7, sp, #0
 800534a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800534c:	f001 fc04 	bl	8006b58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005358:	429a      	cmp	r2, r3
 800535a:	d102      	bne.n	8005362 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800535c:	2301      	movs	r3, #1
 800535e:	60fb      	str	r3, [r7, #12]
 8005360:	e001      	b.n	8005366 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8005362:	2300      	movs	r3, #0
 8005364:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8005366:	f001 fc29 	bl	8006bbc <vPortExitCritical>

	return xReturn;
 800536a:	68fb      	ldr	r3, [r7, #12]
}
 800536c:	4618      	mov	r0, r3
 800536e:	3710      	adds	r7, #16
 8005370:	46bd      	mov	sp, r7
 8005372:	bd80      	pop	{r7, pc}

08005374 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8005374:	b480      	push	{r7}
 8005376:	b085      	sub	sp, #20
 8005378:	af00      	add	r7, sp, #0
 800537a:	6078      	str	r0, [r7, #4]
 800537c:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800537e:	2300      	movs	r3, #0
 8005380:	60fb      	str	r3, [r7, #12]
 8005382:	e014      	b.n	80053ae <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8005384:	4a0f      	ldr	r2, [pc, #60]	@ (80053c4 <vQueueAddToRegistry+0x50>)
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800538c:	2b00      	cmp	r3, #0
 800538e:	d10b      	bne.n	80053a8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8005390:	490c      	ldr	r1, [pc, #48]	@ (80053c4 <vQueueAddToRegistry+0x50>)
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	683a      	ldr	r2, [r7, #0]
 8005396:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800539a:	4a0a      	ldr	r2, [pc, #40]	@ (80053c4 <vQueueAddToRegistry+0x50>)
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	00db      	lsls	r3, r3, #3
 80053a0:	4413      	add	r3, r2
 80053a2:	687a      	ldr	r2, [r7, #4]
 80053a4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80053a6:	e006      	b.n	80053b6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	3301      	adds	r3, #1
 80053ac:	60fb      	str	r3, [r7, #12]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2b07      	cmp	r3, #7
 80053b2:	d9e7      	bls.n	8005384 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80053b4:	bf00      	nop
 80053b6:	bf00      	nop
 80053b8:	3714      	adds	r7, #20
 80053ba:	46bd      	mov	sp, r7
 80053bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c0:	4770      	bx	lr
 80053c2:	bf00      	nop
 80053c4:	200011cc 	.word	0x200011cc

080053c8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b086      	sub	sp, #24
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	60f8      	str	r0, [r7, #12]
 80053d0:	60b9      	str	r1, [r7, #8]
 80053d2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80053d8:	f001 fbbe 	bl	8006b58 <vPortEnterCritical>
 80053dc:	697b      	ldr	r3, [r7, #20]
 80053de:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80053e2:	b25b      	sxtb	r3, r3
 80053e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053e8:	d103      	bne.n	80053f2 <vQueueWaitForMessageRestricted+0x2a>
 80053ea:	697b      	ldr	r3, [r7, #20]
 80053ec:	2200      	movs	r2, #0
 80053ee:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80053f8:	b25b      	sxtb	r3, r3
 80053fa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80053fe:	d103      	bne.n	8005408 <vQueueWaitForMessageRestricted+0x40>
 8005400:	697b      	ldr	r3, [r7, #20]
 8005402:	2200      	movs	r2, #0
 8005404:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005408:	f001 fbd8 	bl	8006bbc <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800540c:	697b      	ldr	r3, [r7, #20]
 800540e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005410:	2b00      	cmp	r3, #0
 8005412:	d106      	bne.n	8005422 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	3324      	adds	r3, #36	@ 0x24
 8005418:	687a      	ldr	r2, [r7, #4]
 800541a:	68b9      	ldr	r1, [r7, #8]
 800541c:	4618      	mov	r0, r3
 800541e:	f000 fc45 	bl	8005cac <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8005422:	6978      	ldr	r0, [r7, #20]
 8005424:	f7ff ff26 	bl	8005274 <prvUnlockQueue>
	}
 8005428:	bf00      	nop
 800542a:	3718      	adds	r7, #24
 800542c:	46bd      	mov	sp, r7
 800542e:	bd80      	pop	{r7, pc}

08005430 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005430:	b580      	push	{r7, lr}
 8005432:	b08e      	sub	sp, #56	@ 0x38
 8005434:	af04      	add	r7, sp, #16
 8005436:	60f8      	str	r0, [r7, #12]
 8005438:	60b9      	str	r1, [r7, #8]
 800543a:	607a      	str	r2, [r7, #4]
 800543c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800543e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005440:	2b00      	cmp	r3, #0
 8005442:	d10b      	bne.n	800545c <xTaskCreateStatic+0x2c>
	__asm volatile
 8005444:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005448:	f383 8811 	msr	BASEPRI, r3
 800544c:	f3bf 8f6f 	isb	sy
 8005450:	f3bf 8f4f 	dsb	sy
 8005454:	623b      	str	r3, [r7, #32]
}
 8005456:	bf00      	nop
 8005458:	bf00      	nop
 800545a:	e7fd      	b.n	8005458 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800545c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800545e:	2b00      	cmp	r3, #0
 8005460:	d10b      	bne.n	800547a <xTaskCreateStatic+0x4a>
	__asm volatile
 8005462:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005466:	f383 8811 	msr	BASEPRI, r3
 800546a:	f3bf 8f6f 	isb	sy
 800546e:	f3bf 8f4f 	dsb	sy
 8005472:	61fb      	str	r3, [r7, #28]
}
 8005474:	bf00      	nop
 8005476:	bf00      	nop
 8005478:	e7fd      	b.n	8005476 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800547a:	235c      	movs	r3, #92	@ 0x5c
 800547c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800547e:	693b      	ldr	r3, [r7, #16]
 8005480:	2b5c      	cmp	r3, #92	@ 0x5c
 8005482:	d00b      	beq.n	800549c <xTaskCreateStatic+0x6c>
	__asm volatile
 8005484:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005488:	f383 8811 	msr	BASEPRI, r3
 800548c:	f3bf 8f6f 	isb	sy
 8005490:	f3bf 8f4f 	dsb	sy
 8005494:	61bb      	str	r3, [r7, #24]
}
 8005496:	bf00      	nop
 8005498:	bf00      	nop
 800549a:	e7fd      	b.n	8005498 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 800549c:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800549e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d01e      	beq.n	80054e2 <xTaskCreateStatic+0xb2>
 80054a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d01b      	beq.n	80054e2 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80054aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80054ac:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80054ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80054b2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80054b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054b6:	2202      	movs	r2, #2
 80054b8:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80054bc:	2300      	movs	r3, #0
 80054be:	9303      	str	r3, [sp, #12]
 80054c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054c2:	9302      	str	r3, [sp, #8]
 80054c4:	f107 0314 	add.w	r3, r7, #20
 80054c8:	9301      	str	r3, [sp, #4]
 80054ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054cc:	9300      	str	r3, [sp, #0]
 80054ce:	683b      	ldr	r3, [r7, #0]
 80054d0:	687a      	ldr	r2, [r7, #4]
 80054d2:	68b9      	ldr	r1, [r7, #8]
 80054d4:	68f8      	ldr	r0, [r7, #12]
 80054d6:	f000 f850 	bl	800557a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80054da:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80054dc:	f000 f8de 	bl	800569c <prvAddNewTaskToReadyList>
 80054e0:	e001      	b.n	80054e6 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80054e2:	2300      	movs	r3, #0
 80054e4:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80054e6:	697b      	ldr	r3, [r7, #20]
	}
 80054e8:	4618      	mov	r0, r3
 80054ea:	3728      	adds	r7, #40	@ 0x28
 80054ec:	46bd      	mov	sp, r7
 80054ee:	bd80      	pop	{r7, pc}

080054f0 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80054f0:	b580      	push	{r7, lr}
 80054f2:	b08c      	sub	sp, #48	@ 0x30
 80054f4:	af04      	add	r7, sp, #16
 80054f6:	60f8      	str	r0, [r7, #12]
 80054f8:	60b9      	str	r1, [r7, #8]
 80054fa:	603b      	str	r3, [r7, #0]
 80054fc:	4613      	mov	r3, r2
 80054fe:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8005500:	88fb      	ldrh	r3, [r7, #6]
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	4618      	mov	r0, r3
 8005506:	f001 fc49 	bl	8006d9c <pvPortMalloc>
 800550a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800550c:	697b      	ldr	r3, [r7, #20]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d00e      	beq.n	8005530 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8005512:	205c      	movs	r0, #92	@ 0x5c
 8005514:	f001 fc42 	bl	8006d9c <pvPortMalloc>
 8005518:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800551a:	69fb      	ldr	r3, [r7, #28]
 800551c:	2b00      	cmp	r3, #0
 800551e:	d003      	beq.n	8005528 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005520:	69fb      	ldr	r3, [r7, #28]
 8005522:	697a      	ldr	r2, [r7, #20]
 8005524:	631a      	str	r2, [r3, #48]	@ 0x30
 8005526:	e005      	b.n	8005534 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005528:	6978      	ldr	r0, [r7, #20]
 800552a:	f001 fd05 	bl	8006f38 <vPortFree>
 800552e:	e001      	b.n	8005534 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005530:	2300      	movs	r3, #0
 8005532:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005534:	69fb      	ldr	r3, [r7, #28]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d017      	beq.n	800556a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800553a:	69fb      	ldr	r3, [r7, #28]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005542:	88fa      	ldrh	r2, [r7, #6]
 8005544:	2300      	movs	r3, #0
 8005546:	9303      	str	r3, [sp, #12]
 8005548:	69fb      	ldr	r3, [r7, #28]
 800554a:	9302      	str	r3, [sp, #8]
 800554c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800554e:	9301      	str	r3, [sp, #4]
 8005550:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005552:	9300      	str	r3, [sp, #0]
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	68b9      	ldr	r1, [r7, #8]
 8005558:	68f8      	ldr	r0, [r7, #12]
 800555a:	f000 f80e 	bl	800557a <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800555e:	69f8      	ldr	r0, [r7, #28]
 8005560:	f000 f89c 	bl	800569c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005564:	2301      	movs	r3, #1
 8005566:	61bb      	str	r3, [r7, #24]
 8005568:	e002      	b.n	8005570 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800556a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800556e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005570:	69bb      	ldr	r3, [r7, #24]
	}
 8005572:	4618      	mov	r0, r3
 8005574:	3720      	adds	r7, #32
 8005576:	46bd      	mov	sp, r7
 8005578:	bd80      	pop	{r7, pc}

0800557a <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 800557a:	b580      	push	{r7, lr}
 800557c:	b088      	sub	sp, #32
 800557e:	af00      	add	r7, sp, #0
 8005580:	60f8      	str	r0, [r7, #12]
 8005582:	60b9      	str	r1, [r7, #8]
 8005584:	607a      	str	r2, [r7, #4]
 8005586:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8005588:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800558a:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	009b      	lsls	r3, r3, #2
 8005590:	461a      	mov	r2, r3
 8005592:	21a5      	movs	r1, #165	@ 0xa5
 8005594:	f001 fe26 	bl	80071e4 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005598:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800559a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80055a2:	3b01      	subs	r3, #1
 80055a4:	009b      	lsls	r3, r3, #2
 80055a6:	4413      	add	r3, r2
 80055a8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80055aa:	69bb      	ldr	r3, [r7, #24]
 80055ac:	f023 0307 	bic.w	r3, r3, #7
 80055b0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80055b2:	69bb      	ldr	r3, [r7, #24]
 80055b4:	f003 0307 	and.w	r3, r3, #7
 80055b8:	2b00      	cmp	r3, #0
 80055ba:	d00b      	beq.n	80055d4 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80055bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055c0:	f383 8811 	msr	BASEPRI, r3
 80055c4:	f3bf 8f6f 	isb	sy
 80055c8:	f3bf 8f4f 	dsb	sy
 80055cc:	617b      	str	r3, [r7, #20]
}
 80055ce:	bf00      	nop
 80055d0:	bf00      	nop
 80055d2:	e7fd      	b.n	80055d0 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80055d4:	68bb      	ldr	r3, [r7, #8]
 80055d6:	2b00      	cmp	r3, #0
 80055d8:	d01f      	beq.n	800561a <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80055da:	2300      	movs	r3, #0
 80055dc:	61fb      	str	r3, [r7, #28]
 80055de:	e012      	b.n	8005606 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80055e0:	68ba      	ldr	r2, [r7, #8]
 80055e2:	69fb      	ldr	r3, [r7, #28]
 80055e4:	4413      	add	r3, r2
 80055e6:	7819      	ldrb	r1, [r3, #0]
 80055e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80055ea:	69fb      	ldr	r3, [r7, #28]
 80055ec:	4413      	add	r3, r2
 80055ee:	3334      	adds	r3, #52	@ 0x34
 80055f0:	460a      	mov	r2, r1
 80055f2:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80055f4:	68ba      	ldr	r2, [r7, #8]
 80055f6:	69fb      	ldr	r3, [r7, #28]
 80055f8:	4413      	add	r3, r2
 80055fa:	781b      	ldrb	r3, [r3, #0]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d006      	beq.n	800560e <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005600:	69fb      	ldr	r3, [r7, #28]
 8005602:	3301      	adds	r3, #1
 8005604:	61fb      	str	r3, [r7, #28]
 8005606:	69fb      	ldr	r3, [r7, #28]
 8005608:	2b0f      	cmp	r3, #15
 800560a:	d9e9      	bls.n	80055e0 <prvInitialiseNewTask+0x66>
 800560c:	e000      	b.n	8005610 <prvInitialiseNewTask+0x96>
			{
				break;
 800560e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005612:	2200      	movs	r2, #0
 8005614:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005618:	e003      	b.n	8005622 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800561a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800561c:	2200      	movs	r2, #0
 800561e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005624:	2b37      	cmp	r3, #55	@ 0x37
 8005626:	d901      	bls.n	800562c <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005628:	2337      	movs	r3, #55	@ 0x37
 800562a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800562c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800562e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005630:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005632:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005634:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8005636:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8005638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800563a:	2200      	movs	r2, #0
 800563c:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800563e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005640:	3304      	adds	r3, #4
 8005642:	4618      	mov	r0, r3
 8005644:	f7ff f966 	bl	8004914 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005648:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800564a:	3318      	adds	r3, #24
 800564c:	4618      	mov	r0, r3
 800564e:	f7ff f961 	bl	8004914 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005654:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005656:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005658:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800565a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800565e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005660:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005662:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005664:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005666:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005668:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800566a:	2200      	movs	r2, #0
 800566c:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800566e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005670:	2200      	movs	r2, #0
 8005672:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005676:	683a      	ldr	r2, [r7, #0]
 8005678:	68f9      	ldr	r1, [r7, #12]
 800567a:	69b8      	ldr	r0, [r7, #24]
 800567c:	f001 f93e 	bl	80068fc <pxPortInitialiseStack>
 8005680:	4602      	mov	r2, r0
 8005682:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005684:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005686:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005688:	2b00      	cmp	r3, #0
 800568a:	d002      	beq.n	8005692 <prvInitialiseNewTask+0x118>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800568c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800568e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005690:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005692:	bf00      	nop
 8005694:	3720      	adds	r7, #32
 8005696:	46bd      	mov	sp, r7
 8005698:	bd80      	pop	{r7, pc}
	...

0800569c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b082      	sub	sp, #8
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80056a4:	f001 fa58 	bl	8006b58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80056a8:	4b2d      	ldr	r3, [pc, #180]	@ (8005760 <prvAddNewTaskToReadyList+0xc4>)
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	3301      	adds	r3, #1
 80056ae:	4a2c      	ldr	r2, [pc, #176]	@ (8005760 <prvAddNewTaskToReadyList+0xc4>)
 80056b0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80056b2:	4b2c      	ldr	r3, [pc, #176]	@ (8005764 <prvAddNewTaskToReadyList+0xc8>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d109      	bne.n	80056ce <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80056ba:	4a2a      	ldr	r2, [pc, #168]	@ (8005764 <prvAddNewTaskToReadyList+0xc8>)
 80056bc:	687b      	ldr	r3, [r7, #4]
 80056be:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80056c0:	4b27      	ldr	r3, [pc, #156]	@ (8005760 <prvAddNewTaskToReadyList+0xc4>)
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	2b01      	cmp	r3, #1
 80056c6:	d110      	bne.n	80056ea <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80056c8:	f000 fc1e 	bl	8005f08 <prvInitialiseTaskLists>
 80056cc:	e00d      	b.n	80056ea <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80056ce:	4b26      	ldr	r3, [pc, #152]	@ (8005768 <prvAddNewTaskToReadyList+0xcc>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	2b00      	cmp	r3, #0
 80056d4:	d109      	bne.n	80056ea <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80056d6:	4b23      	ldr	r3, [pc, #140]	@ (8005764 <prvAddNewTaskToReadyList+0xc8>)
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e0:	429a      	cmp	r2, r3
 80056e2:	d802      	bhi.n	80056ea <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80056e4:	4a1f      	ldr	r2, [pc, #124]	@ (8005764 <prvAddNewTaskToReadyList+0xc8>)
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80056ea:	4b20      	ldr	r3, [pc, #128]	@ (800576c <prvAddNewTaskToReadyList+0xd0>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	3301      	adds	r3, #1
 80056f0:	4a1e      	ldr	r2, [pc, #120]	@ (800576c <prvAddNewTaskToReadyList+0xd0>)
 80056f2:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80056f4:	4b1d      	ldr	r3, [pc, #116]	@ (800576c <prvAddNewTaskToReadyList+0xd0>)
 80056f6:	681a      	ldr	r2, [r3, #0]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005700:	4b1b      	ldr	r3, [pc, #108]	@ (8005770 <prvAddNewTaskToReadyList+0xd4>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	429a      	cmp	r2, r3
 8005706:	d903      	bls.n	8005710 <prvAddNewTaskToReadyList+0x74>
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800570c:	4a18      	ldr	r2, [pc, #96]	@ (8005770 <prvAddNewTaskToReadyList+0xd4>)
 800570e:	6013      	str	r3, [r2, #0]
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005714:	4613      	mov	r3, r2
 8005716:	009b      	lsls	r3, r3, #2
 8005718:	4413      	add	r3, r2
 800571a:	009b      	lsls	r3, r3, #2
 800571c:	4a15      	ldr	r2, [pc, #84]	@ (8005774 <prvAddNewTaskToReadyList+0xd8>)
 800571e:	441a      	add	r2, r3
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	3304      	adds	r3, #4
 8005724:	4619      	mov	r1, r3
 8005726:	4610      	mov	r0, r2
 8005728:	f7ff f901 	bl	800492e <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800572c:	f001 fa46 	bl	8006bbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005730:	4b0d      	ldr	r3, [pc, #52]	@ (8005768 <prvAddNewTaskToReadyList+0xcc>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	2b00      	cmp	r3, #0
 8005736:	d00e      	beq.n	8005756 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005738:	4b0a      	ldr	r3, [pc, #40]	@ (8005764 <prvAddNewTaskToReadyList+0xc8>)
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005742:	429a      	cmp	r2, r3
 8005744:	d207      	bcs.n	8005756 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005746:	4b0c      	ldr	r3, [pc, #48]	@ (8005778 <prvAddNewTaskToReadyList+0xdc>)
 8005748:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800574c:	601a      	str	r2, [r3, #0]
 800574e:	f3bf 8f4f 	dsb	sy
 8005752:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005756:	bf00      	nop
 8005758:	3708      	adds	r7, #8
 800575a:	46bd      	mov	sp, r7
 800575c:	bd80      	pop	{r7, pc}
 800575e:	bf00      	nop
 8005760:	200016e0 	.word	0x200016e0
 8005764:	2000120c 	.word	0x2000120c
 8005768:	200016ec 	.word	0x200016ec
 800576c:	200016fc 	.word	0x200016fc
 8005770:	200016e8 	.word	0x200016e8
 8005774:	20001210 	.word	0x20001210
 8005778:	e000ed04 	.word	0xe000ed04

0800577c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800577c:	b580      	push	{r7, lr}
 800577e:	b084      	sub	sp, #16
 8005780:	af00      	add	r7, sp, #0
 8005782:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005784:	2300      	movs	r3, #0
 8005786:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005788:	687b      	ldr	r3, [r7, #4]
 800578a:	2b00      	cmp	r3, #0
 800578c:	d018      	beq.n	80057c0 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800578e:	4b14      	ldr	r3, [pc, #80]	@ (80057e0 <vTaskDelay+0x64>)
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	2b00      	cmp	r3, #0
 8005794:	d00b      	beq.n	80057ae <vTaskDelay+0x32>
	__asm volatile
 8005796:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800579a:	f383 8811 	msr	BASEPRI, r3
 800579e:	f3bf 8f6f 	isb	sy
 80057a2:	f3bf 8f4f 	dsb	sy
 80057a6:	60bb      	str	r3, [r7, #8]
}
 80057a8:	bf00      	nop
 80057aa:	bf00      	nop
 80057ac:	e7fd      	b.n	80057aa <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80057ae:	f000 f883 	bl	80058b8 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80057b2:	2100      	movs	r1, #0
 80057b4:	6878      	ldr	r0, [r7, #4]
 80057b6:	f000 fcf3 	bl	80061a0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80057ba:	f000 f88b 	bl	80058d4 <xTaskResumeAll>
 80057be:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d107      	bne.n	80057d6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80057c6:	4b07      	ldr	r3, [pc, #28]	@ (80057e4 <vTaskDelay+0x68>)
 80057c8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80057cc:	601a      	str	r2, [r3, #0]
 80057ce:	f3bf 8f4f 	dsb	sy
 80057d2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80057d6:	bf00      	nop
 80057d8:	3710      	adds	r7, #16
 80057da:	46bd      	mov	sp, r7
 80057dc:	bd80      	pop	{r7, pc}
 80057de:	bf00      	nop
 80057e0:	20001708 	.word	0x20001708
 80057e4:	e000ed04 	.word	0xe000ed04

080057e8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80057e8:	b580      	push	{r7, lr}
 80057ea:	b08a      	sub	sp, #40	@ 0x28
 80057ec:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80057ee:	2300      	movs	r3, #0
 80057f0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80057f2:	2300      	movs	r3, #0
 80057f4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80057f6:	463a      	mov	r2, r7
 80057f8:	1d39      	adds	r1, r7, #4
 80057fa:	f107 0308 	add.w	r3, r7, #8
 80057fe:	4618      	mov	r0, r3
 8005800:	f7ff f834 	bl	800486c <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8005804:	6839      	ldr	r1, [r7, #0]
 8005806:	687b      	ldr	r3, [r7, #4]
 8005808:	68ba      	ldr	r2, [r7, #8]
 800580a:	9202      	str	r2, [sp, #8]
 800580c:	9301      	str	r3, [sp, #4]
 800580e:	2300      	movs	r3, #0
 8005810:	9300      	str	r3, [sp, #0]
 8005812:	2300      	movs	r3, #0
 8005814:	460a      	mov	r2, r1
 8005816:	4922      	ldr	r1, [pc, #136]	@ (80058a0 <vTaskStartScheduler+0xb8>)
 8005818:	4822      	ldr	r0, [pc, #136]	@ (80058a4 <vTaskStartScheduler+0xbc>)
 800581a:	f7ff fe09 	bl	8005430 <xTaskCreateStatic>
 800581e:	4603      	mov	r3, r0
 8005820:	4a21      	ldr	r2, [pc, #132]	@ (80058a8 <vTaskStartScheduler+0xc0>)
 8005822:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8005824:	4b20      	ldr	r3, [pc, #128]	@ (80058a8 <vTaskStartScheduler+0xc0>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	2b00      	cmp	r3, #0
 800582a:	d002      	beq.n	8005832 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800582c:	2301      	movs	r3, #1
 800582e:	617b      	str	r3, [r7, #20]
 8005830:	e001      	b.n	8005836 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005832:	2300      	movs	r3, #0
 8005834:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	2b01      	cmp	r3, #1
 800583a:	d102      	bne.n	8005842 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800583c:	f000 fd04 	bl	8006248 <xTimerCreateTimerTask>
 8005840:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005842:	697b      	ldr	r3, [r7, #20]
 8005844:	2b01      	cmp	r3, #1
 8005846:	d116      	bne.n	8005876 <vTaskStartScheduler+0x8e>
	__asm volatile
 8005848:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800584c:	f383 8811 	msr	BASEPRI, r3
 8005850:	f3bf 8f6f 	isb	sy
 8005854:	f3bf 8f4f 	dsb	sy
 8005858:	613b      	str	r3, [r7, #16]
}
 800585a:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800585c:	4b13      	ldr	r3, [pc, #76]	@ (80058ac <vTaskStartScheduler+0xc4>)
 800585e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005862:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005864:	4b12      	ldr	r3, [pc, #72]	@ (80058b0 <vTaskStartScheduler+0xc8>)
 8005866:	2201      	movs	r2, #1
 8005868:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800586a:	4b12      	ldr	r3, [pc, #72]	@ (80058b4 <vTaskStartScheduler+0xcc>)
 800586c:	2200      	movs	r2, #0
 800586e:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8005870:	f001 f8ce 	bl	8006a10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005874:	e00f      	b.n	8005896 <vTaskStartScheduler+0xae>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800587c:	d10b      	bne.n	8005896 <vTaskStartScheduler+0xae>
	__asm volatile
 800587e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005882:	f383 8811 	msr	BASEPRI, r3
 8005886:	f3bf 8f6f 	isb	sy
 800588a:	f3bf 8f4f 	dsb	sy
 800588e:	60fb      	str	r3, [r7, #12]
}
 8005890:	bf00      	nop
 8005892:	bf00      	nop
 8005894:	e7fd      	b.n	8005892 <vTaskStartScheduler+0xaa>
}
 8005896:	bf00      	nop
 8005898:	3718      	adds	r7, #24
 800589a:	46bd      	mov	sp, r7
 800589c:	bd80      	pop	{r7, pc}
 800589e:	bf00      	nop
 80058a0:	08007c18 	.word	0x08007c18
 80058a4:	08005ed9 	.word	0x08005ed9
 80058a8:	20001704 	.word	0x20001704
 80058ac:	20001700 	.word	0x20001700
 80058b0:	200016ec 	.word	0x200016ec
 80058b4:	200016e4 	.word	0x200016e4

080058b8 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80058b8:	b480      	push	{r7}
 80058ba:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80058bc:	4b04      	ldr	r3, [pc, #16]	@ (80058d0 <vTaskSuspendAll+0x18>)
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	3301      	adds	r3, #1
 80058c2:	4a03      	ldr	r2, [pc, #12]	@ (80058d0 <vTaskSuspendAll+0x18>)
 80058c4:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80058c6:	bf00      	nop
 80058c8:	46bd      	mov	sp, r7
 80058ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ce:	4770      	bx	lr
 80058d0:	20001708 	.word	0x20001708

080058d4 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80058d4:	b580      	push	{r7, lr}
 80058d6:	b084      	sub	sp, #16
 80058d8:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80058da:	2300      	movs	r3, #0
 80058dc:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80058de:	2300      	movs	r3, #0
 80058e0:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80058e2:	4b42      	ldr	r3, [pc, #264]	@ (80059ec <xTaskResumeAll+0x118>)
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d10b      	bne.n	8005902 <xTaskResumeAll+0x2e>
	__asm volatile
 80058ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058ee:	f383 8811 	msr	BASEPRI, r3
 80058f2:	f3bf 8f6f 	isb	sy
 80058f6:	f3bf 8f4f 	dsb	sy
 80058fa:	603b      	str	r3, [r7, #0]
}
 80058fc:	bf00      	nop
 80058fe:	bf00      	nop
 8005900:	e7fd      	b.n	80058fe <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8005902:	f001 f929 	bl	8006b58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8005906:	4b39      	ldr	r3, [pc, #228]	@ (80059ec <xTaskResumeAll+0x118>)
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	3b01      	subs	r3, #1
 800590c:	4a37      	ldr	r2, [pc, #220]	@ (80059ec <xTaskResumeAll+0x118>)
 800590e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005910:	4b36      	ldr	r3, [pc, #216]	@ (80059ec <xTaskResumeAll+0x118>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d162      	bne.n	80059de <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8005918:	4b35      	ldr	r3, [pc, #212]	@ (80059f0 <xTaskResumeAll+0x11c>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	2b00      	cmp	r3, #0
 800591e:	d05e      	beq.n	80059de <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005920:	e02f      	b.n	8005982 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005922:	4b34      	ldr	r3, [pc, #208]	@ (80059f4 <xTaskResumeAll+0x120>)
 8005924:	68db      	ldr	r3, [r3, #12]
 8005926:	68db      	ldr	r3, [r3, #12]
 8005928:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	3318      	adds	r3, #24
 800592e:	4618      	mov	r0, r3
 8005930:	f7ff f85a 	bl	80049e8 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	3304      	adds	r3, #4
 8005938:	4618      	mov	r0, r3
 800593a:	f7ff f855 	bl	80049e8 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005942:	4b2d      	ldr	r3, [pc, #180]	@ (80059f8 <xTaskResumeAll+0x124>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	429a      	cmp	r2, r3
 8005948:	d903      	bls.n	8005952 <xTaskResumeAll+0x7e>
 800594a:	68fb      	ldr	r3, [r7, #12]
 800594c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800594e:	4a2a      	ldr	r2, [pc, #168]	@ (80059f8 <xTaskResumeAll+0x124>)
 8005950:	6013      	str	r3, [r2, #0]
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005956:	4613      	mov	r3, r2
 8005958:	009b      	lsls	r3, r3, #2
 800595a:	4413      	add	r3, r2
 800595c:	009b      	lsls	r3, r3, #2
 800595e:	4a27      	ldr	r2, [pc, #156]	@ (80059fc <xTaskResumeAll+0x128>)
 8005960:	441a      	add	r2, r3
 8005962:	68fb      	ldr	r3, [r7, #12]
 8005964:	3304      	adds	r3, #4
 8005966:	4619      	mov	r1, r3
 8005968:	4610      	mov	r0, r2
 800596a:	f7fe ffe0 	bl	800492e <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005972:	4b23      	ldr	r3, [pc, #140]	@ (8005a00 <xTaskResumeAll+0x12c>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005978:	429a      	cmp	r2, r3
 800597a:	d302      	bcc.n	8005982 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 800597c:	4b21      	ldr	r3, [pc, #132]	@ (8005a04 <xTaskResumeAll+0x130>)
 800597e:	2201      	movs	r2, #1
 8005980:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005982:	4b1c      	ldr	r3, [pc, #112]	@ (80059f4 <xTaskResumeAll+0x120>)
 8005984:	681b      	ldr	r3, [r3, #0]
 8005986:	2b00      	cmp	r3, #0
 8005988:	d1cb      	bne.n	8005922 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	2b00      	cmp	r3, #0
 800598e:	d001      	beq.n	8005994 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005990:	f000 fb58 	bl	8006044 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005994:	4b1c      	ldr	r3, [pc, #112]	@ (8005a08 <xTaskResumeAll+0x134>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	2b00      	cmp	r3, #0
 800599e:	d010      	beq.n	80059c2 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80059a0:	f000 f846 	bl	8005a30 <xTaskIncrementTick>
 80059a4:	4603      	mov	r3, r0
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	d002      	beq.n	80059b0 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80059aa:	4b16      	ldr	r3, [pc, #88]	@ (8005a04 <xTaskResumeAll+0x130>)
 80059ac:	2201      	movs	r2, #1
 80059ae:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	3b01      	subs	r3, #1
 80059b4:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d1f1      	bne.n	80059a0 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80059bc:	4b12      	ldr	r3, [pc, #72]	@ (8005a08 <xTaskResumeAll+0x134>)
 80059be:	2200      	movs	r2, #0
 80059c0:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80059c2:	4b10      	ldr	r3, [pc, #64]	@ (8005a04 <xTaskResumeAll+0x130>)
 80059c4:	681b      	ldr	r3, [r3, #0]
 80059c6:	2b00      	cmp	r3, #0
 80059c8:	d009      	beq.n	80059de <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80059ca:	2301      	movs	r3, #1
 80059cc:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80059ce:	4b0f      	ldr	r3, [pc, #60]	@ (8005a0c <xTaskResumeAll+0x138>)
 80059d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80059d4:	601a      	str	r2, [r3, #0]
 80059d6:	f3bf 8f4f 	dsb	sy
 80059da:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80059de:	f001 f8ed 	bl	8006bbc <vPortExitCritical>

	return xAlreadyYielded;
 80059e2:	68bb      	ldr	r3, [r7, #8]
}
 80059e4:	4618      	mov	r0, r3
 80059e6:	3710      	adds	r7, #16
 80059e8:	46bd      	mov	sp, r7
 80059ea:	bd80      	pop	{r7, pc}
 80059ec:	20001708 	.word	0x20001708
 80059f0:	200016e0 	.word	0x200016e0
 80059f4:	200016a0 	.word	0x200016a0
 80059f8:	200016e8 	.word	0x200016e8
 80059fc:	20001210 	.word	0x20001210
 8005a00:	2000120c 	.word	0x2000120c
 8005a04:	200016f4 	.word	0x200016f4
 8005a08:	200016f0 	.word	0x200016f0
 8005a0c:	e000ed04 	.word	0xe000ed04

08005a10 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8005a10:	b480      	push	{r7}
 8005a12:	b083      	sub	sp, #12
 8005a14:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8005a16:	4b05      	ldr	r3, [pc, #20]	@ (8005a2c <xTaskGetTickCount+0x1c>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8005a1c:	687b      	ldr	r3, [r7, #4]
}
 8005a1e:	4618      	mov	r0, r3
 8005a20:	370c      	adds	r7, #12
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	200016e4 	.word	0x200016e4

08005a30 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	b086      	sub	sp, #24
 8005a34:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8005a36:	2300      	movs	r3, #0
 8005a38:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005a3a:	4b4f      	ldr	r3, [pc, #316]	@ (8005b78 <xTaskIncrementTick+0x148>)
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	f040 8090 	bne.w	8005b64 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8005a44:	4b4d      	ldr	r3, [pc, #308]	@ (8005b7c <xTaskIncrementTick+0x14c>)
 8005a46:	681b      	ldr	r3, [r3, #0]
 8005a48:	3301      	adds	r3, #1
 8005a4a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005a4c:	4a4b      	ldr	r2, [pc, #300]	@ (8005b7c <xTaskIncrementTick+0x14c>)
 8005a4e:	693b      	ldr	r3, [r7, #16]
 8005a50:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	2b00      	cmp	r3, #0
 8005a56:	d121      	bne.n	8005a9c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8005a58:	4b49      	ldr	r3, [pc, #292]	@ (8005b80 <xTaskIncrementTick+0x150>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	681b      	ldr	r3, [r3, #0]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d00b      	beq.n	8005a7a <xTaskIncrementTick+0x4a>
	__asm volatile
 8005a62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a66:	f383 8811 	msr	BASEPRI, r3
 8005a6a:	f3bf 8f6f 	isb	sy
 8005a6e:	f3bf 8f4f 	dsb	sy
 8005a72:	603b      	str	r3, [r7, #0]
}
 8005a74:	bf00      	nop
 8005a76:	bf00      	nop
 8005a78:	e7fd      	b.n	8005a76 <xTaskIncrementTick+0x46>
 8005a7a:	4b41      	ldr	r3, [pc, #260]	@ (8005b80 <xTaskIncrementTick+0x150>)
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	60fb      	str	r3, [r7, #12]
 8005a80:	4b40      	ldr	r3, [pc, #256]	@ (8005b84 <xTaskIncrementTick+0x154>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a3e      	ldr	r2, [pc, #248]	@ (8005b80 <xTaskIncrementTick+0x150>)
 8005a86:	6013      	str	r3, [r2, #0]
 8005a88:	4a3e      	ldr	r2, [pc, #248]	@ (8005b84 <xTaskIncrementTick+0x154>)
 8005a8a:	68fb      	ldr	r3, [r7, #12]
 8005a8c:	6013      	str	r3, [r2, #0]
 8005a8e:	4b3e      	ldr	r3, [pc, #248]	@ (8005b88 <xTaskIncrementTick+0x158>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	3301      	adds	r3, #1
 8005a94:	4a3c      	ldr	r2, [pc, #240]	@ (8005b88 <xTaskIncrementTick+0x158>)
 8005a96:	6013      	str	r3, [r2, #0]
 8005a98:	f000 fad4 	bl	8006044 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005a9c:	4b3b      	ldr	r3, [pc, #236]	@ (8005b8c <xTaskIncrementTick+0x15c>)
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	693a      	ldr	r2, [r7, #16]
 8005aa2:	429a      	cmp	r2, r3
 8005aa4:	d349      	bcc.n	8005b3a <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005aa6:	4b36      	ldr	r3, [pc, #216]	@ (8005b80 <xTaskIncrementTick+0x150>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d104      	bne.n	8005aba <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ab0:	4b36      	ldr	r3, [pc, #216]	@ (8005b8c <xTaskIncrementTick+0x15c>)
 8005ab2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8005ab6:	601a      	str	r2, [r3, #0]
					break;
 8005ab8:	e03f      	b.n	8005b3a <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005aba:	4b31      	ldr	r3, [pc, #196]	@ (8005b80 <xTaskIncrementTick+0x150>)
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	68db      	ldr	r3, [r3, #12]
 8005ac0:	68db      	ldr	r3, [r3, #12]
 8005ac2:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8005aca:	693a      	ldr	r2, [r7, #16]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d203      	bcs.n	8005ada <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005ad2:	4a2e      	ldr	r2, [pc, #184]	@ (8005b8c <xTaskIncrementTick+0x15c>)
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8005ad8:	e02f      	b.n	8005b3a <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	3304      	adds	r3, #4
 8005ade:	4618      	mov	r0, r3
 8005ae0:	f7fe ff82 	bl	80049e8 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d004      	beq.n	8005af6 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8005aec:	68bb      	ldr	r3, [r7, #8]
 8005aee:	3318      	adds	r3, #24
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7fe ff79 	bl	80049e8 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8005af6:	68bb      	ldr	r3, [r7, #8]
 8005af8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005afa:	4b25      	ldr	r3, [pc, #148]	@ (8005b90 <xTaskIncrementTick+0x160>)
 8005afc:	681b      	ldr	r3, [r3, #0]
 8005afe:	429a      	cmp	r2, r3
 8005b00:	d903      	bls.n	8005b0a <xTaskIncrementTick+0xda>
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b06:	4a22      	ldr	r2, [pc, #136]	@ (8005b90 <xTaskIncrementTick+0x160>)
 8005b08:	6013      	str	r3, [r2, #0]
 8005b0a:	68bb      	ldr	r3, [r7, #8]
 8005b0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b0e:	4613      	mov	r3, r2
 8005b10:	009b      	lsls	r3, r3, #2
 8005b12:	4413      	add	r3, r2
 8005b14:	009b      	lsls	r3, r3, #2
 8005b16:	4a1f      	ldr	r2, [pc, #124]	@ (8005b94 <xTaskIncrementTick+0x164>)
 8005b18:	441a      	add	r2, r3
 8005b1a:	68bb      	ldr	r3, [r7, #8]
 8005b1c:	3304      	adds	r3, #4
 8005b1e:	4619      	mov	r1, r3
 8005b20:	4610      	mov	r0, r2
 8005b22:	f7fe ff04 	bl	800492e <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b2a:	4b1b      	ldr	r3, [pc, #108]	@ (8005b98 <xTaskIncrementTick+0x168>)
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b30:	429a      	cmp	r2, r3
 8005b32:	d3b8      	bcc.n	8005aa6 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8005b34:	2301      	movs	r3, #1
 8005b36:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005b38:	e7b5      	b.n	8005aa6 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8005b3a:	4b17      	ldr	r3, [pc, #92]	@ (8005b98 <xTaskIncrementTick+0x168>)
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b40:	4914      	ldr	r1, [pc, #80]	@ (8005b94 <xTaskIncrementTick+0x164>)
 8005b42:	4613      	mov	r3, r2
 8005b44:	009b      	lsls	r3, r3, #2
 8005b46:	4413      	add	r3, r2
 8005b48:	009b      	lsls	r3, r3, #2
 8005b4a:	440b      	add	r3, r1
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	2b01      	cmp	r3, #1
 8005b50:	d901      	bls.n	8005b56 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8005b52:	2301      	movs	r3, #1
 8005b54:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005b56:	4b11      	ldr	r3, [pc, #68]	@ (8005b9c <xTaskIncrementTick+0x16c>)
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d007      	beq.n	8005b6e <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8005b5e:	2301      	movs	r3, #1
 8005b60:	617b      	str	r3, [r7, #20]
 8005b62:	e004      	b.n	8005b6e <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005b64:	4b0e      	ldr	r3, [pc, #56]	@ (8005ba0 <xTaskIncrementTick+0x170>)
 8005b66:	681b      	ldr	r3, [r3, #0]
 8005b68:	3301      	adds	r3, #1
 8005b6a:	4a0d      	ldr	r2, [pc, #52]	@ (8005ba0 <xTaskIncrementTick+0x170>)
 8005b6c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005b6e:	697b      	ldr	r3, [r7, #20]
}
 8005b70:	4618      	mov	r0, r3
 8005b72:	3718      	adds	r7, #24
 8005b74:	46bd      	mov	sp, r7
 8005b76:	bd80      	pop	{r7, pc}
 8005b78:	20001708 	.word	0x20001708
 8005b7c:	200016e4 	.word	0x200016e4
 8005b80:	20001698 	.word	0x20001698
 8005b84:	2000169c 	.word	0x2000169c
 8005b88:	200016f8 	.word	0x200016f8
 8005b8c:	20001700 	.word	0x20001700
 8005b90:	200016e8 	.word	0x200016e8
 8005b94:	20001210 	.word	0x20001210
 8005b98:	2000120c 	.word	0x2000120c
 8005b9c:	200016f4 	.word	0x200016f4
 8005ba0:	200016f0 	.word	0x200016f0

08005ba4 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005ba4:	b480      	push	{r7}
 8005ba6:	b085      	sub	sp, #20
 8005ba8:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8005baa:	4b28      	ldr	r3, [pc, #160]	@ (8005c4c <vTaskSwitchContext+0xa8>)
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d003      	beq.n	8005bba <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005bb2:	4b27      	ldr	r3, [pc, #156]	@ (8005c50 <vTaskSwitchContext+0xac>)
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8005bb8:	e042      	b.n	8005c40 <vTaskSwitchContext+0x9c>
		xYieldPending = pdFALSE;
 8005bba:	4b25      	ldr	r3, [pc, #148]	@ (8005c50 <vTaskSwitchContext+0xac>)
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005bc0:	4b24      	ldr	r3, [pc, #144]	@ (8005c54 <vTaskSwitchContext+0xb0>)
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	60fb      	str	r3, [r7, #12]
 8005bc6:	e011      	b.n	8005bec <vTaskSwitchContext+0x48>
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d10b      	bne.n	8005be6 <vTaskSwitchContext+0x42>
	__asm volatile
 8005bce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bd2:	f383 8811 	msr	BASEPRI, r3
 8005bd6:	f3bf 8f6f 	isb	sy
 8005bda:	f3bf 8f4f 	dsb	sy
 8005bde:	607b      	str	r3, [r7, #4]
}
 8005be0:	bf00      	nop
 8005be2:	bf00      	nop
 8005be4:	e7fd      	b.n	8005be2 <vTaskSwitchContext+0x3e>
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	3b01      	subs	r3, #1
 8005bea:	60fb      	str	r3, [r7, #12]
 8005bec:	491a      	ldr	r1, [pc, #104]	@ (8005c58 <vTaskSwitchContext+0xb4>)
 8005bee:	68fa      	ldr	r2, [r7, #12]
 8005bf0:	4613      	mov	r3, r2
 8005bf2:	009b      	lsls	r3, r3, #2
 8005bf4:	4413      	add	r3, r2
 8005bf6:	009b      	lsls	r3, r3, #2
 8005bf8:	440b      	add	r3, r1
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d0e3      	beq.n	8005bc8 <vTaskSwitchContext+0x24>
 8005c00:	68fa      	ldr	r2, [r7, #12]
 8005c02:	4613      	mov	r3, r2
 8005c04:	009b      	lsls	r3, r3, #2
 8005c06:	4413      	add	r3, r2
 8005c08:	009b      	lsls	r3, r3, #2
 8005c0a:	4a13      	ldr	r2, [pc, #76]	@ (8005c58 <vTaskSwitchContext+0xb4>)
 8005c0c:	4413      	add	r3, r2
 8005c0e:	60bb      	str	r3, [r7, #8]
 8005c10:	68bb      	ldr	r3, [r7, #8]
 8005c12:	685b      	ldr	r3, [r3, #4]
 8005c14:	685a      	ldr	r2, [r3, #4]
 8005c16:	68bb      	ldr	r3, [r7, #8]
 8005c18:	605a      	str	r2, [r3, #4]
 8005c1a:	68bb      	ldr	r3, [r7, #8]
 8005c1c:	685a      	ldr	r2, [r3, #4]
 8005c1e:	68bb      	ldr	r3, [r7, #8]
 8005c20:	3308      	adds	r3, #8
 8005c22:	429a      	cmp	r2, r3
 8005c24:	d104      	bne.n	8005c30 <vTaskSwitchContext+0x8c>
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	685b      	ldr	r3, [r3, #4]
 8005c2a:	685a      	ldr	r2, [r3, #4]
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	605a      	str	r2, [r3, #4]
 8005c30:	68bb      	ldr	r3, [r7, #8]
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	68db      	ldr	r3, [r3, #12]
 8005c36:	4a09      	ldr	r2, [pc, #36]	@ (8005c5c <vTaskSwitchContext+0xb8>)
 8005c38:	6013      	str	r3, [r2, #0]
 8005c3a:	4a06      	ldr	r2, [pc, #24]	@ (8005c54 <vTaskSwitchContext+0xb0>)
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	6013      	str	r3, [r2, #0]
}
 8005c40:	bf00      	nop
 8005c42:	3714      	adds	r7, #20
 8005c44:	46bd      	mov	sp, r7
 8005c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c4a:	4770      	bx	lr
 8005c4c:	20001708 	.word	0x20001708
 8005c50:	200016f4 	.word	0x200016f4
 8005c54:	200016e8 	.word	0x200016e8
 8005c58:	20001210 	.word	0x20001210
 8005c5c:	2000120c 	.word	0x2000120c

08005c60 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b084      	sub	sp, #16
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
 8005c68:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d10b      	bne.n	8005c88 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005c70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c74:	f383 8811 	msr	BASEPRI, r3
 8005c78:	f3bf 8f6f 	isb	sy
 8005c7c:	f3bf 8f4f 	dsb	sy
 8005c80:	60fb      	str	r3, [r7, #12]
}
 8005c82:	bf00      	nop
 8005c84:	bf00      	nop
 8005c86:	e7fd      	b.n	8005c84 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005c88:	4b07      	ldr	r3, [pc, #28]	@ (8005ca8 <vTaskPlaceOnEventList+0x48>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	3318      	adds	r3, #24
 8005c8e:	4619      	mov	r1, r3
 8005c90:	6878      	ldr	r0, [r7, #4]
 8005c92:	f7fe fe70 	bl	8004976 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005c96:	2101      	movs	r1, #1
 8005c98:	6838      	ldr	r0, [r7, #0]
 8005c9a:	f000 fa81 	bl	80061a0 <prvAddCurrentTaskToDelayedList>
}
 8005c9e:	bf00      	nop
 8005ca0:	3710      	adds	r7, #16
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bd80      	pop	{r7, pc}
 8005ca6:	bf00      	nop
 8005ca8:	2000120c 	.word	0x2000120c

08005cac <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005cac:	b580      	push	{r7, lr}
 8005cae:	b086      	sub	sp, #24
 8005cb0:	af00      	add	r7, sp, #0
 8005cb2:	60f8      	str	r0, [r7, #12]
 8005cb4:	60b9      	str	r1, [r7, #8]
 8005cb6:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d10b      	bne.n	8005cd6 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8005cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cc2:	f383 8811 	msr	BASEPRI, r3
 8005cc6:	f3bf 8f6f 	isb	sy
 8005cca:	f3bf 8f4f 	dsb	sy
 8005cce:	617b      	str	r3, [r7, #20]
}
 8005cd0:	bf00      	nop
 8005cd2:	bf00      	nop
 8005cd4:	e7fd      	b.n	8005cd2 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005cd6:	4b0a      	ldr	r3, [pc, #40]	@ (8005d00 <vTaskPlaceOnEventListRestricted+0x54>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	3318      	adds	r3, #24
 8005cdc:	4619      	mov	r1, r3
 8005cde:	68f8      	ldr	r0, [r7, #12]
 8005ce0:	f7fe fe25 	bl	800492e <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d002      	beq.n	8005cf0 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8005cea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8005cee:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8005cf0:	6879      	ldr	r1, [r7, #4]
 8005cf2:	68b8      	ldr	r0, [r7, #8]
 8005cf4:	f000 fa54 	bl	80061a0 <prvAddCurrentTaskToDelayedList>
	}
 8005cf8:	bf00      	nop
 8005cfa:	3718      	adds	r7, #24
 8005cfc:	46bd      	mov	sp, r7
 8005cfe:	bd80      	pop	{r7, pc}
 8005d00:	2000120c 	.word	0x2000120c

08005d04 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8005d04:	b580      	push	{r7, lr}
 8005d06:	b086      	sub	sp, #24
 8005d08:	af00      	add	r7, sp, #0
 8005d0a:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	68db      	ldr	r3, [r3, #12]
 8005d10:	68db      	ldr	r3, [r3, #12]
 8005d12:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8005d14:	693b      	ldr	r3, [r7, #16]
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d10b      	bne.n	8005d32 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005d1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d1e:	f383 8811 	msr	BASEPRI, r3
 8005d22:	f3bf 8f6f 	isb	sy
 8005d26:	f3bf 8f4f 	dsb	sy
 8005d2a:	60fb      	str	r3, [r7, #12]
}
 8005d2c:	bf00      	nop
 8005d2e:	bf00      	nop
 8005d30:	e7fd      	b.n	8005d2e <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005d32:	693b      	ldr	r3, [r7, #16]
 8005d34:	3318      	adds	r3, #24
 8005d36:	4618      	mov	r0, r3
 8005d38:	f7fe fe56 	bl	80049e8 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005d3c:	4b1d      	ldr	r3, [pc, #116]	@ (8005db4 <xTaskRemoveFromEventList+0xb0>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d11d      	bne.n	8005d80 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005d44:	693b      	ldr	r3, [r7, #16]
 8005d46:	3304      	adds	r3, #4
 8005d48:	4618      	mov	r0, r3
 8005d4a:	f7fe fe4d 	bl	80049e8 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005d4e:	693b      	ldr	r3, [r7, #16]
 8005d50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d52:	4b19      	ldr	r3, [pc, #100]	@ (8005db8 <xTaskRemoveFromEventList+0xb4>)
 8005d54:	681b      	ldr	r3, [r3, #0]
 8005d56:	429a      	cmp	r2, r3
 8005d58:	d903      	bls.n	8005d62 <xTaskRemoveFromEventList+0x5e>
 8005d5a:	693b      	ldr	r3, [r7, #16]
 8005d5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d5e:	4a16      	ldr	r2, [pc, #88]	@ (8005db8 <xTaskRemoveFromEventList+0xb4>)
 8005d60:	6013      	str	r3, [r2, #0]
 8005d62:	693b      	ldr	r3, [r7, #16]
 8005d64:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d66:	4613      	mov	r3, r2
 8005d68:	009b      	lsls	r3, r3, #2
 8005d6a:	4413      	add	r3, r2
 8005d6c:	009b      	lsls	r3, r3, #2
 8005d6e:	4a13      	ldr	r2, [pc, #76]	@ (8005dbc <xTaskRemoveFromEventList+0xb8>)
 8005d70:	441a      	add	r2, r3
 8005d72:	693b      	ldr	r3, [r7, #16]
 8005d74:	3304      	adds	r3, #4
 8005d76:	4619      	mov	r1, r3
 8005d78:	4610      	mov	r0, r2
 8005d7a:	f7fe fdd8 	bl	800492e <vListInsertEnd>
 8005d7e:	e005      	b.n	8005d8c <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005d80:	693b      	ldr	r3, [r7, #16]
 8005d82:	3318      	adds	r3, #24
 8005d84:	4619      	mov	r1, r3
 8005d86:	480e      	ldr	r0, [pc, #56]	@ (8005dc0 <xTaskRemoveFromEventList+0xbc>)
 8005d88:	f7fe fdd1 	bl	800492e <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005d8c:	693b      	ldr	r3, [r7, #16]
 8005d8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005d90:	4b0c      	ldr	r3, [pc, #48]	@ (8005dc4 <xTaskRemoveFromEventList+0xc0>)
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d96:	429a      	cmp	r2, r3
 8005d98:	d905      	bls.n	8005da6 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005d9a:	2301      	movs	r3, #1
 8005d9c:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005d9e:	4b0a      	ldr	r3, [pc, #40]	@ (8005dc8 <xTaskRemoveFromEventList+0xc4>)
 8005da0:	2201      	movs	r2, #1
 8005da2:	601a      	str	r2, [r3, #0]
 8005da4:	e001      	b.n	8005daa <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8005da6:	2300      	movs	r3, #0
 8005da8:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005daa:	697b      	ldr	r3, [r7, #20]
}
 8005dac:	4618      	mov	r0, r3
 8005dae:	3718      	adds	r7, #24
 8005db0:	46bd      	mov	sp, r7
 8005db2:	bd80      	pop	{r7, pc}
 8005db4:	20001708 	.word	0x20001708
 8005db8:	200016e8 	.word	0x200016e8
 8005dbc:	20001210 	.word	0x20001210
 8005dc0:	200016a0 	.word	0x200016a0
 8005dc4:	2000120c 	.word	0x2000120c
 8005dc8:	200016f4 	.word	0x200016f4

08005dcc <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005dcc:	b480      	push	{r7}
 8005dce:	b083      	sub	sp, #12
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8005dd4:	4b06      	ldr	r3, [pc, #24]	@ (8005df0 <vTaskInternalSetTimeOutState+0x24>)
 8005dd6:	681a      	ldr	r2, [r3, #0]
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005ddc:	4b05      	ldr	r3, [pc, #20]	@ (8005df4 <vTaskInternalSetTimeOutState+0x28>)
 8005dde:	681a      	ldr	r2, [r3, #0]
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	605a      	str	r2, [r3, #4]
}
 8005de4:	bf00      	nop
 8005de6:	370c      	adds	r7, #12
 8005de8:	46bd      	mov	sp, r7
 8005dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dee:	4770      	bx	lr
 8005df0:	200016f8 	.word	0x200016f8
 8005df4:	200016e4 	.word	0x200016e4

08005df8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005df8:	b580      	push	{r7, lr}
 8005dfa:	b088      	sub	sp, #32
 8005dfc:	af00      	add	r7, sp, #0
 8005dfe:	6078      	str	r0, [r7, #4]
 8005e00:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d10b      	bne.n	8005e20 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005e08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e0c:	f383 8811 	msr	BASEPRI, r3
 8005e10:	f3bf 8f6f 	isb	sy
 8005e14:	f3bf 8f4f 	dsb	sy
 8005e18:	613b      	str	r3, [r7, #16]
}
 8005e1a:	bf00      	nop
 8005e1c:	bf00      	nop
 8005e1e:	e7fd      	b.n	8005e1c <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005e20:	683b      	ldr	r3, [r7, #0]
 8005e22:	2b00      	cmp	r3, #0
 8005e24:	d10b      	bne.n	8005e3e <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8005e26:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e2a:	f383 8811 	msr	BASEPRI, r3
 8005e2e:	f3bf 8f6f 	isb	sy
 8005e32:	f3bf 8f4f 	dsb	sy
 8005e36:	60fb      	str	r3, [r7, #12]
}
 8005e38:	bf00      	nop
 8005e3a:	bf00      	nop
 8005e3c:	e7fd      	b.n	8005e3a <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005e3e:	f000 fe8b 	bl	8006b58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005e42:	4b1d      	ldr	r3, [pc, #116]	@ (8005eb8 <xTaskCheckForTimeOut+0xc0>)
 8005e44:	681b      	ldr	r3, [r3, #0]
 8005e46:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	685b      	ldr	r3, [r3, #4]
 8005e4c:	69ba      	ldr	r2, [r7, #24]
 8005e4e:	1ad3      	subs	r3, r2, r3
 8005e50:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005e52:	683b      	ldr	r3, [r7, #0]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005e5a:	d102      	bne.n	8005e62 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005e5c:	2300      	movs	r3, #0
 8005e5e:	61fb      	str	r3, [r7, #28]
 8005e60:	e023      	b.n	8005eaa <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	681a      	ldr	r2, [r3, #0]
 8005e66:	4b15      	ldr	r3, [pc, #84]	@ (8005ebc <xTaskCheckForTimeOut+0xc4>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	429a      	cmp	r2, r3
 8005e6c:	d007      	beq.n	8005e7e <xTaskCheckForTimeOut+0x86>
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	685b      	ldr	r3, [r3, #4]
 8005e72:	69ba      	ldr	r2, [r7, #24]
 8005e74:	429a      	cmp	r2, r3
 8005e76:	d302      	bcc.n	8005e7e <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8005e78:	2301      	movs	r3, #1
 8005e7a:	61fb      	str	r3, [r7, #28]
 8005e7c:	e015      	b.n	8005eaa <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	697a      	ldr	r2, [r7, #20]
 8005e84:	429a      	cmp	r2, r3
 8005e86:	d20b      	bcs.n	8005ea0 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8005e88:	683b      	ldr	r3, [r7, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	1ad2      	subs	r2, r2, r3
 8005e90:	683b      	ldr	r3, [r7, #0]
 8005e92:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005e94:	6878      	ldr	r0, [r7, #4]
 8005e96:	f7ff ff99 	bl	8005dcc <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	61fb      	str	r3, [r7, #28]
 8005e9e:	e004      	b.n	8005eaa <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005ea0:	683b      	ldr	r3, [r7, #0]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8005ea6:	2301      	movs	r3, #1
 8005ea8:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005eaa:	f000 fe87 	bl	8006bbc <vPortExitCritical>

	return xReturn;
 8005eae:	69fb      	ldr	r3, [r7, #28]
}
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	3720      	adds	r7, #32
 8005eb4:	46bd      	mov	sp, r7
 8005eb6:	bd80      	pop	{r7, pc}
 8005eb8:	200016e4 	.word	0x200016e4
 8005ebc:	200016f8 	.word	0x200016f8

08005ec0 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005ec0:	b480      	push	{r7}
 8005ec2:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8005ec4:	4b03      	ldr	r3, [pc, #12]	@ (8005ed4 <vTaskMissedYield+0x14>)
 8005ec6:	2201      	movs	r2, #1
 8005ec8:	601a      	str	r2, [r3, #0]
}
 8005eca:	bf00      	nop
 8005ecc:	46bd      	mov	sp, r7
 8005ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed2:	4770      	bx	lr
 8005ed4:	200016f4 	.word	0x200016f4

08005ed8 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005ed8:	b580      	push	{r7, lr}
 8005eda:	b082      	sub	sp, #8
 8005edc:	af00      	add	r7, sp, #0
 8005ede:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005ee0:	f000 f852 	bl	8005f88 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8005ee4:	4b06      	ldr	r3, [pc, #24]	@ (8005f00 <prvIdleTask+0x28>)
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	2b01      	cmp	r3, #1
 8005eea:	d9f9      	bls.n	8005ee0 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005eec:	4b05      	ldr	r3, [pc, #20]	@ (8005f04 <prvIdleTask+0x2c>)
 8005eee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005ef2:	601a      	str	r2, [r3, #0]
 8005ef4:	f3bf 8f4f 	dsb	sy
 8005ef8:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005efc:	e7f0      	b.n	8005ee0 <prvIdleTask+0x8>
 8005efe:	bf00      	nop
 8005f00:	20001210 	.word	0x20001210
 8005f04:	e000ed04 	.word	0xe000ed04

08005f08 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005f08:	b580      	push	{r7, lr}
 8005f0a:	b082      	sub	sp, #8
 8005f0c:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f0e:	2300      	movs	r3, #0
 8005f10:	607b      	str	r3, [r7, #4]
 8005f12:	e00c      	b.n	8005f2e <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	4613      	mov	r3, r2
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	4413      	add	r3, r2
 8005f1c:	009b      	lsls	r3, r3, #2
 8005f1e:	4a12      	ldr	r2, [pc, #72]	@ (8005f68 <prvInitialiseTaskLists+0x60>)
 8005f20:	4413      	add	r3, r2
 8005f22:	4618      	mov	r0, r3
 8005f24:	f7fe fcd6 	bl	80048d4 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	607b      	str	r3, [r7, #4]
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	2b37      	cmp	r3, #55	@ 0x37
 8005f32:	d9ef      	bls.n	8005f14 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005f34:	480d      	ldr	r0, [pc, #52]	@ (8005f6c <prvInitialiseTaskLists+0x64>)
 8005f36:	f7fe fccd 	bl	80048d4 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8005f3a:	480d      	ldr	r0, [pc, #52]	@ (8005f70 <prvInitialiseTaskLists+0x68>)
 8005f3c:	f7fe fcca 	bl	80048d4 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005f40:	480c      	ldr	r0, [pc, #48]	@ (8005f74 <prvInitialiseTaskLists+0x6c>)
 8005f42:	f7fe fcc7 	bl	80048d4 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8005f46:	480c      	ldr	r0, [pc, #48]	@ (8005f78 <prvInitialiseTaskLists+0x70>)
 8005f48:	f7fe fcc4 	bl	80048d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005f4c:	480b      	ldr	r0, [pc, #44]	@ (8005f7c <prvInitialiseTaskLists+0x74>)
 8005f4e:	f7fe fcc1 	bl	80048d4 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005f52:	4b0b      	ldr	r3, [pc, #44]	@ (8005f80 <prvInitialiseTaskLists+0x78>)
 8005f54:	4a05      	ldr	r2, [pc, #20]	@ (8005f6c <prvInitialiseTaskLists+0x64>)
 8005f56:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8005f58:	4b0a      	ldr	r3, [pc, #40]	@ (8005f84 <prvInitialiseTaskLists+0x7c>)
 8005f5a:	4a05      	ldr	r2, [pc, #20]	@ (8005f70 <prvInitialiseTaskLists+0x68>)
 8005f5c:	601a      	str	r2, [r3, #0]
}
 8005f5e:	bf00      	nop
 8005f60:	3708      	adds	r7, #8
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}
 8005f66:	bf00      	nop
 8005f68:	20001210 	.word	0x20001210
 8005f6c:	20001670 	.word	0x20001670
 8005f70:	20001684 	.word	0x20001684
 8005f74:	200016a0 	.word	0x200016a0
 8005f78:	200016b4 	.word	0x200016b4
 8005f7c:	200016cc 	.word	0x200016cc
 8005f80:	20001698 	.word	0x20001698
 8005f84:	2000169c 	.word	0x2000169c

08005f88 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8005f88:	b580      	push	{r7, lr}
 8005f8a:	b082      	sub	sp, #8
 8005f8c:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005f8e:	e019      	b.n	8005fc4 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005f90:	f000 fde2 	bl	8006b58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005f94:	4b10      	ldr	r3, [pc, #64]	@ (8005fd8 <prvCheckTasksWaitingTermination+0x50>)
 8005f96:	68db      	ldr	r3, [r3, #12]
 8005f98:	68db      	ldr	r3, [r3, #12]
 8005f9a:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	3304      	adds	r3, #4
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	f7fe fd21 	bl	80049e8 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005fa6:	4b0d      	ldr	r3, [pc, #52]	@ (8005fdc <prvCheckTasksWaitingTermination+0x54>)
 8005fa8:	681b      	ldr	r3, [r3, #0]
 8005faa:	3b01      	subs	r3, #1
 8005fac:	4a0b      	ldr	r2, [pc, #44]	@ (8005fdc <prvCheckTasksWaitingTermination+0x54>)
 8005fae:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005fb0:	4b0b      	ldr	r3, [pc, #44]	@ (8005fe0 <prvCheckTasksWaitingTermination+0x58>)
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	3b01      	subs	r3, #1
 8005fb6:	4a0a      	ldr	r2, [pc, #40]	@ (8005fe0 <prvCheckTasksWaitingTermination+0x58>)
 8005fb8:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005fba:	f000 fdff 	bl	8006bbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005fbe:	6878      	ldr	r0, [r7, #4]
 8005fc0:	f000 f810 	bl	8005fe4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005fc4:	4b06      	ldr	r3, [pc, #24]	@ (8005fe0 <prvCheckTasksWaitingTermination+0x58>)
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d1e1      	bne.n	8005f90 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005fcc:	bf00      	nop
 8005fce:	bf00      	nop
 8005fd0:	3708      	adds	r7, #8
 8005fd2:	46bd      	mov	sp, r7
 8005fd4:	bd80      	pop	{r7, pc}
 8005fd6:	bf00      	nop
 8005fd8:	200016b4 	.word	0x200016b4
 8005fdc:	200016e0 	.word	0x200016e0
 8005fe0:	200016c8 	.word	0x200016c8

08005fe4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005fe4:	b580      	push	{r7, lr}
 8005fe6:	b084      	sub	sp, #16
 8005fe8:	af00      	add	r7, sp, #0
 8005fea:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8005ff2:	2b00      	cmp	r3, #0
 8005ff4:	d108      	bne.n	8006008 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	f000 ff9c 	bl	8006f38 <vPortFree>
				vPortFree( pxTCB );
 8006000:	6878      	ldr	r0, [r7, #4]
 8006002:	f000 ff99 	bl	8006f38 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8006006:	e019      	b.n	800603c <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 800600e:	2b01      	cmp	r3, #1
 8006010:	d103      	bne.n	800601a <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8006012:	6878      	ldr	r0, [r7, #4]
 8006014:	f000 ff90 	bl	8006f38 <vPortFree>
	}
 8006018:	e010      	b.n	800603c <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8006020:	2b02      	cmp	r3, #2
 8006022:	d00b      	beq.n	800603c <prvDeleteTCB+0x58>
	__asm volatile
 8006024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006028:	f383 8811 	msr	BASEPRI, r3
 800602c:	f3bf 8f6f 	isb	sy
 8006030:	f3bf 8f4f 	dsb	sy
 8006034:	60fb      	str	r3, [r7, #12]
}
 8006036:	bf00      	nop
 8006038:	bf00      	nop
 800603a:	e7fd      	b.n	8006038 <prvDeleteTCB+0x54>
	}
 800603c:	bf00      	nop
 800603e:	3710      	adds	r7, #16
 8006040:	46bd      	mov	sp, r7
 8006042:	bd80      	pop	{r7, pc}

08006044 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006044:	b480      	push	{r7}
 8006046:	b083      	sub	sp, #12
 8006048:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800604a:	4b0c      	ldr	r3, [pc, #48]	@ (800607c <prvResetNextTaskUnblockTime+0x38>)
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	2b00      	cmp	r3, #0
 8006052:	d104      	bne.n	800605e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006054:	4b0a      	ldr	r3, [pc, #40]	@ (8006080 <prvResetNextTaskUnblockTime+0x3c>)
 8006056:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800605a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800605c:	e008      	b.n	8006070 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800605e:	4b07      	ldr	r3, [pc, #28]	@ (800607c <prvResetNextTaskUnblockTime+0x38>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	68db      	ldr	r3, [r3, #12]
 8006064:	68db      	ldr	r3, [r3, #12]
 8006066:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	685b      	ldr	r3, [r3, #4]
 800606c:	4a04      	ldr	r2, [pc, #16]	@ (8006080 <prvResetNextTaskUnblockTime+0x3c>)
 800606e:	6013      	str	r3, [r2, #0]
}
 8006070:	bf00      	nop
 8006072:	370c      	adds	r7, #12
 8006074:	46bd      	mov	sp, r7
 8006076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607a:	4770      	bx	lr
 800607c:	20001698 	.word	0x20001698
 8006080:	20001700 	.word	0x20001700

08006084 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8006084:	b480      	push	{r7}
 8006086:	b083      	sub	sp, #12
 8006088:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800608a:	4b0b      	ldr	r3, [pc, #44]	@ (80060b8 <xTaskGetSchedulerState+0x34>)
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	2b00      	cmp	r3, #0
 8006090:	d102      	bne.n	8006098 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8006092:	2301      	movs	r3, #1
 8006094:	607b      	str	r3, [r7, #4]
 8006096:	e008      	b.n	80060aa <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006098:	4b08      	ldr	r3, [pc, #32]	@ (80060bc <xTaskGetSchedulerState+0x38>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	2b00      	cmp	r3, #0
 800609e:	d102      	bne.n	80060a6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80060a0:	2302      	movs	r3, #2
 80060a2:	607b      	str	r3, [r7, #4]
 80060a4:	e001      	b.n	80060aa <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80060a6:	2300      	movs	r3, #0
 80060a8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80060aa:	687b      	ldr	r3, [r7, #4]
	}
 80060ac:	4618      	mov	r0, r3
 80060ae:	370c      	adds	r7, #12
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr
 80060b8:	200016ec 	.word	0x200016ec
 80060bc:	20001708 	.word	0x20001708

080060c0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80060c0:	b580      	push	{r7, lr}
 80060c2:	b086      	sub	sp, #24
 80060c4:	af00      	add	r7, sp, #0
 80060c6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80060c8:	687b      	ldr	r3, [r7, #4]
 80060ca:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80060cc:	2300      	movs	r3, #0
 80060ce:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2b00      	cmp	r3, #0
 80060d4:	d058      	beq.n	8006188 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80060d6:	4b2f      	ldr	r3, [pc, #188]	@ (8006194 <xTaskPriorityDisinherit+0xd4>)
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	693a      	ldr	r2, [r7, #16]
 80060dc:	429a      	cmp	r2, r3
 80060de:	d00b      	beq.n	80060f8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80060e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060e4:	f383 8811 	msr	BASEPRI, r3
 80060e8:	f3bf 8f6f 	isb	sy
 80060ec:	f3bf 8f4f 	dsb	sy
 80060f0:	60fb      	str	r3, [r7, #12]
}
 80060f2:	bf00      	nop
 80060f4:	bf00      	nop
 80060f6:	e7fd      	b.n	80060f4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80060f8:	693b      	ldr	r3, [r7, #16]
 80060fa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d10b      	bne.n	8006118 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8006100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006104:	f383 8811 	msr	BASEPRI, r3
 8006108:	f3bf 8f6f 	isb	sy
 800610c:	f3bf 8f4f 	dsb	sy
 8006110:	60bb      	str	r3, [r7, #8]
}
 8006112:	bf00      	nop
 8006114:	bf00      	nop
 8006116:	e7fd      	b.n	8006114 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8006118:	693b      	ldr	r3, [r7, #16]
 800611a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800611c:	1e5a      	subs	r2, r3, #1
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8006122:	693b      	ldr	r3, [r7, #16]
 8006124:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800612a:	429a      	cmp	r2, r3
 800612c:	d02c      	beq.n	8006188 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800612e:	693b      	ldr	r3, [r7, #16]
 8006130:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006132:	2b00      	cmp	r3, #0
 8006134:	d128      	bne.n	8006188 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006136:	693b      	ldr	r3, [r7, #16]
 8006138:	3304      	adds	r3, #4
 800613a:	4618      	mov	r0, r3
 800613c:	f7fe fc54 	bl	80049e8 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8006140:	693b      	ldr	r3, [r7, #16]
 8006142:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006144:	693b      	ldr	r3, [r7, #16]
 8006146:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006148:	693b      	ldr	r3, [r7, #16]
 800614a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800614c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8006150:	693b      	ldr	r3, [r7, #16]
 8006152:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8006154:	693b      	ldr	r3, [r7, #16]
 8006156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006158:	4b0f      	ldr	r3, [pc, #60]	@ (8006198 <xTaskPriorityDisinherit+0xd8>)
 800615a:	681b      	ldr	r3, [r3, #0]
 800615c:	429a      	cmp	r2, r3
 800615e:	d903      	bls.n	8006168 <xTaskPriorityDisinherit+0xa8>
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006164:	4a0c      	ldr	r2, [pc, #48]	@ (8006198 <xTaskPriorityDisinherit+0xd8>)
 8006166:	6013      	str	r3, [r2, #0]
 8006168:	693b      	ldr	r3, [r7, #16]
 800616a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800616c:	4613      	mov	r3, r2
 800616e:	009b      	lsls	r3, r3, #2
 8006170:	4413      	add	r3, r2
 8006172:	009b      	lsls	r3, r3, #2
 8006174:	4a09      	ldr	r2, [pc, #36]	@ (800619c <xTaskPriorityDisinherit+0xdc>)
 8006176:	441a      	add	r2, r3
 8006178:	693b      	ldr	r3, [r7, #16]
 800617a:	3304      	adds	r3, #4
 800617c:	4619      	mov	r1, r3
 800617e:	4610      	mov	r0, r2
 8006180:	f7fe fbd5 	bl	800492e <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8006184:	2301      	movs	r3, #1
 8006186:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8006188:	697b      	ldr	r3, [r7, #20]
	}
 800618a:	4618      	mov	r0, r3
 800618c:	3718      	adds	r7, #24
 800618e:	46bd      	mov	sp, r7
 8006190:	bd80      	pop	{r7, pc}
 8006192:	bf00      	nop
 8006194:	2000120c 	.word	0x2000120c
 8006198:	200016e8 	.word	0x200016e8
 800619c:	20001210 	.word	0x20001210

080061a0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b084      	sub	sp, #16
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80061aa:	4b21      	ldr	r3, [pc, #132]	@ (8006230 <prvAddCurrentTaskToDelayedList+0x90>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80061b0:	4b20      	ldr	r3, [pc, #128]	@ (8006234 <prvAddCurrentTaskToDelayedList+0x94>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	3304      	adds	r3, #4
 80061b6:	4618      	mov	r0, r3
 80061b8:	f7fe fc16 	bl	80049e8 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80061c2:	d10a      	bne.n	80061da <prvAddCurrentTaskToDelayedList+0x3a>
 80061c4:	683b      	ldr	r3, [r7, #0]
 80061c6:	2b00      	cmp	r3, #0
 80061c8:	d007      	beq.n	80061da <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061ca:	4b1a      	ldr	r3, [pc, #104]	@ (8006234 <prvAddCurrentTaskToDelayedList+0x94>)
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	3304      	adds	r3, #4
 80061d0:	4619      	mov	r1, r3
 80061d2:	4819      	ldr	r0, [pc, #100]	@ (8006238 <prvAddCurrentTaskToDelayedList+0x98>)
 80061d4:	f7fe fbab 	bl	800492e <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80061d8:	e026      	b.n	8006228 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80061da:	68fa      	ldr	r2, [r7, #12]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4413      	add	r3, r2
 80061e0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80061e2:	4b14      	ldr	r3, [pc, #80]	@ (8006234 <prvAddCurrentTaskToDelayedList+0x94>)
 80061e4:	681b      	ldr	r3, [r3, #0]
 80061e6:	68ba      	ldr	r2, [r7, #8]
 80061e8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80061ea:	68ba      	ldr	r2, [r7, #8]
 80061ec:	68fb      	ldr	r3, [r7, #12]
 80061ee:	429a      	cmp	r2, r3
 80061f0:	d209      	bcs.n	8006206 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80061f2:	4b12      	ldr	r3, [pc, #72]	@ (800623c <prvAddCurrentTaskToDelayedList+0x9c>)
 80061f4:	681a      	ldr	r2, [r3, #0]
 80061f6:	4b0f      	ldr	r3, [pc, #60]	@ (8006234 <prvAddCurrentTaskToDelayedList+0x94>)
 80061f8:	681b      	ldr	r3, [r3, #0]
 80061fa:	3304      	adds	r3, #4
 80061fc:	4619      	mov	r1, r3
 80061fe:	4610      	mov	r0, r2
 8006200:	f7fe fbb9 	bl	8004976 <vListInsert>
}
 8006204:	e010      	b.n	8006228 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8006206:	4b0e      	ldr	r3, [pc, #56]	@ (8006240 <prvAddCurrentTaskToDelayedList+0xa0>)
 8006208:	681a      	ldr	r2, [r3, #0]
 800620a:	4b0a      	ldr	r3, [pc, #40]	@ (8006234 <prvAddCurrentTaskToDelayedList+0x94>)
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	3304      	adds	r3, #4
 8006210:	4619      	mov	r1, r3
 8006212:	4610      	mov	r0, r2
 8006214:	f7fe fbaf 	bl	8004976 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8006218:	4b0a      	ldr	r3, [pc, #40]	@ (8006244 <prvAddCurrentTaskToDelayedList+0xa4>)
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	68ba      	ldr	r2, [r7, #8]
 800621e:	429a      	cmp	r2, r3
 8006220:	d202      	bcs.n	8006228 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8006222:	4a08      	ldr	r2, [pc, #32]	@ (8006244 <prvAddCurrentTaskToDelayedList+0xa4>)
 8006224:	68bb      	ldr	r3, [r7, #8]
 8006226:	6013      	str	r3, [r2, #0]
}
 8006228:	bf00      	nop
 800622a:	3710      	adds	r7, #16
 800622c:	46bd      	mov	sp, r7
 800622e:	bd80      	pop	{r7, pc}
 8006230:	200016e4 	.word	0x200016e4
 8006234:	2000120c 	.word	0x2000120c
 8006238:	200016cc 	.word	0x200016cc
 800623c:	2000169c 	.word	0x2000169c
 8006240:	20001698 	.word	0x20001698
 8006244:	20001700 	.word	0x20001700

08006248 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8006248:	b580      	push	{r7, lr}
 800624a:	b08a      	sub	sp, #40	@ 0x28
 800624c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800624e:	2300      	movs	r3, #0
 8006250:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8006252:	f000 fb13 	bl	800687c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8006256:	4b1d      	ldr	r3, [pc, #116]	@ (80062cc <xTimerCreateTimerTask+0x84>)
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	2b00      	cmp	r3, #0
 800625c:	d021      	beq.n	80062a2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800625e:	2300      	movs	r3, #0
 8006260:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8006262:	2300      	movs	r3, #0
 8006264:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8006266:	1d3a      	adds	r2, r7, #4
 8006268:	f107 0108 	add.w	r1, r7, #8
 800626c:	f107 030c 	add.w	r3, r7, #12
 8006270:	4618      	mov	r0, r3
 8006272:	f7fe fb15 	bl	80048a0 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8006276:	6879      	ldr	r1, [r7, #4]
 8006278:	68bb      	ldr	r3, [r7, #8]
 800627a:	68fa      	ldr	r2, [r7, #12]
 800627c:	9202      	str	r2, [sp, #8]
 800627e:	9301      	str	r3, [sp, #4]
 8006280:	2302      	movs	r3, #2
 8006282:	9300      	str	r3, [sp, #0]
 8006284:	2300      	movs	r3, #0
 8006286:	460a      	mov	r2, r1
 8006288:	4911      	ldr	r1, [pc, #68]	@ (80062d0 <xTimerCreateTimerTask+0x88>)
 800628a:	4812      	ldr	r0, [pc, #72]	@ (80062d4 <xTimerCreateTimerTask+0x8c>)
 800628c:	f7ff f8d0 	bl	8005430 <xTaskCreateStatic>
 8006290:	4603      	mov	r3, r0
 8006292:	4a11      	ldr	r2, [pc, #68]	@ (80062d8 <xTimerCreateTimerTask+0x90>)
 8006294:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8006296:	4b10      	ldr	r3, [pc, #64]	@ (80062d8 <xTimerCreateTimerTask+0x90>)
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	2b00      	cmp	r3, #0
 800629c:	d001      	beq.n	80062a2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800629e:	2301      	movs	r3, #1
 80062a0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80062a2:	697b      	ldr	r3, [r7, #20]
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d10b      	bne.n	80062c0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80062a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062ac:	f383 8811 	msr	BASEPRI, r3
 80062b0:	f3bf 8f6f 	isb	sy
 80062b4:	f3bf 8f4f 	dsb	sy
 80062b8:	613b      	str	r3, [r7, #16]
}
 80062ba:	bf00      	nop
 80062bc:	bf00      	nop
 80062be:	e7fd      	b.n	80062bc <xTimerCreateTimerTask+0x74>
	return xReturn;
 80062c0:	697b      	ldr	r3, [r7, #20]
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3718      	adds	r7, #24
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}
 80062ca:	bf00      	nop
 80062cc:	2000173c 	.word	0x2000173c
 80062d0:	08007c20 	.word	0x08007c20
 80062d4:	08006415 	.word	0x08006415
 80062d8:	20001740 	.word	0x20001740

080062dc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80062dc:	b580      	push	{r7, lr}
 80062de:	b08a      	sub	sp, #40	@ 0x28
 80062e0:	af00      	add	r7, sp, #0
 80062e2:	60f8      	str	r0, [r7, #12]
 80062e4:	60b9      	str	r1, [r7, #8]
 80062e6:	607a      	str	r2, [r7, #4]
 80062e8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80062ea:	2300      	movs	r3, #0
 80062ec:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d10b      	bne.n	800630c <xTimerGenericCommand+0x30>
	__asm volatile
 80062f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062f8:	f383 8811 	msr	BASEPRI, r3
 80062fc:	f3bf 8f6f 	isb	sy
 8006300:	f3bf 8f4f 	dsb	sy
 8006304:	623b      	str	r3, [r7, #32]
}
 8006306:	bf00      	nop
 8006308:	bf00      	nop
 800630a:	e7fd      	b.n	8006308 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800630c:	4b19      	ldr	r3, [pc, #100]	@ (8006374 <xTimerGenericCommand+0x98>)
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	2b00      	cmp	r3, #0
 8006312:	d02a      	beq.n	800636a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8006314:	68bb      	ldr	r3, [r7, #8]
 8006316:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8006320:	68bb      	ldr	r3, [r7, #8]
 8006322:	2b05      	cmp	r3, #5
 8006324:	dc18      	bgt.n	8006358 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8006326:	f7ff fead 	bl	8006084 <xTaskGetSchedulerState>
 800632a:	4603      	mov	r3, r0
 800632c:	2b02      	cmp	r3, #2
 800632e:	d109      	bne.n	8006344 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8006330:	4b10      	ldr	r3, [pc, #64]	@ (8006374 <xTimerGenericCommand+0x98>)
 8006332:	6818      	ldr	r0, [r3, #0]
 8006334:	f107 0110 	add.w	r1, r7, #16
 8006338:	2300      	movs	r3, #0
 800633a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800633c:	f7fe fc88 	bl	8004c50 <xQueueGenericSend>
 8006340:	6278      	str	r0, [r7, #36]	@ 0x24
 8006342:	e012      	b.n	800636a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8006344:	4b0b      	ldr	r3, [pc, #44]	@ (8006374 <xTimerGenericCommand+0x98>)
 8006346:	6818      	ldr	r0, [r3, #0]
 8006348:	f107 0110 	add.w	r1, r7, #16
 800634c:	2300      	movs	r3, #0
 800634e:	2200      	movs	r2, #0
 8006350:	f7fe fc7e 	bl	8004c50 <xQueueGenericSend>
 8006354:	6278      	str	r0, [r7, #36]	@ 0x24
 8006356:	e008      	b.n	800636a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8006358:	4b06      	ldr	r3, [pc, #24]	@ (8006374 <xTimerGenericCommand+0x98>)
 800635a:	6818      	ldr	r0, [r3, #0]
 800635c:	f107 0110 	add.w	r1, r7, #16
 8006360:	2300      	movs	r3, #0
 8006362:	683a      	ldr	r2, [r7, #0]
 8006364:	f7fe fd76 	bl	8004e54 <xQueueGenericSendFromISR>
 8006368:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800636a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800636c:	4618      	mov	r0, r3
 800636e:	3728      	adds	r7, #40	@ 0x28
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}
 8006374:	2000173c 	.word	0x2000173c

08006378 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8006378:	b580      	push	{r7, lr}
 800637a:	b088      	sub	sp, #32
 800637c:	af02      	add	r7, sp, #8
 800637e:	6078      	str	r0, [r7, #4]
 8006380:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8006382:	4b23      	ldr	r3, [pc, #140]	@ (8006410 <prvProcessExpiredTimer+0x98>)
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	68db      	ldr	r3, [r3, #12]
 8006388:	68db      	ldr	r3, [r3, #12]
 800638a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	3304      	adds	r3, #4
 8006390:	4618      	mov	r0, r3
 8006392:	f7fe fb29 	bl	80049e8 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800639c:	f003 0304 	and.w	r3, r3, #4
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d023      	beq.n	80063ec <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80063a4:	697b      	ldr	r3, [r7, #20]
 80063a6:	699a      	ldr	r2, [r3, #24]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	18d1      	adds	r1, r2, r3
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	683a      	ldr	r2, [r7, #0]
 80063b0:	6978      	ldr	r0, [r7, #20]
 80063b2:	f000 f8d5 	bl	8006560 <prvInsertTimerInActiveList>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d020      	beq.n	80063fe <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80063bc:	2300      	movs	r3, #0
 80063be:	9300      	str	r3, [sp, #0]
 80063c0:	2300      	movs	r3, #0
 80063c2:	687a      	ldr	r2, [r7, #4]
 80063c4:	2100      	movs	r1, #0
 80063c6:	6978      	ldr	r0, [r7, #20]
 80063c8:	f7ff ff88 	bl	80062dc <xTimerGenericCommand>
 80063cc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d114      	bne.n	80063fe <prvProcessExpiredTimer+0x86>
	__asm volatile
 80063d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063d8:	f383 8811 	msr	BASEPRI, r3
 80063dc:	f3bf 8f6f 	isb	sy
 80063e0:	f3bf 8f4f 	dsb	sy
 80063e4:	60fb      	str	r3, [r7, #12]
}
 80063e6:	bf00      	nop
 80063e8:	bf00      	nop
 80063ea:	e7fd      	b.n	80063e8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80063ec:	697b      	ldr	r3, [r7, #20]
 80063ee:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80063f2:	f023 0301 	bic.w	r3, r3, #1
 80063f6:	b2da      	uxtb	r2, r3
 80063f8:	697b      	ldr	r3, [r7, #20]
 80063fa:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	6a1b      	ldr	r3, [r3, #32]
 8006402:	6978      	ldr	r0, [r7, #20]
 8006404:	4798      	blx	r3
}
 8006406:	bf00      	nop
 8006408:	3718      	adds	r7, #24
 800640a:	46bd      	mov	sp, r7
 800640c:	bd80      	pop	{r7, pc}
 800640e:	bf00      	nop
 8006410:	20001734 	.word	0x20001734

08006414 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8006414:	b580      	push	{r7, lr}
 8006416:	b084      	sub	sp, #16
 8006418:	af00      	add	r7, sp, #0
 800641a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800641c:	f107 0308 	add.w	r3, r7, #8
 8006420:	4618      	mov	r0, r3
 8006422:	f000 f859 	bl	80064d8 <prvGetNextExpireTime>
 8006426:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8006428:	68bb      	ldr	r3, [r7, #8]
 800642a:	4619      	mov	r1, r3
 800642c:	68f8      	ldr	r0, [r7, #12]
 800642e:	f000 f805 	bl	800643c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8006432:	f000 f8d7 	bl	80065e4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8006436:	bf00      	nop
 8006438:	e7f0      	b.n	800641c <prvTimerTask+0x8>
	...

0800643c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800643c:	b580      	push	{r7, lr}
 800643e:	b084      	sub	sp, #16
 8006440:	af00      	add	r7, sp, #0
 8006442:	6078      	str	r0, [r7, #4]
 8006444:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8006446:	f7ff fa37 	bl	80058b8 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800644a:	f107 0308 	add.w	r3, r7, #8
 800644e:	4618      	mov	r0, r3
 8006450:	f000 f866 	bl	8006520 <prvSampleTimeNow>
 8006454:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8006456:	68bb      	ldr	r3, [r7, #8]
 8006458:	2b00      	cmp	r3, #0
 800645a:	d130      	bne.n	80064be <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d10a      	bne.n	8006478 <prvProcessTimerOrBlockTask+0x3c>
 8006462:	687a      	ldr	r2, [r7, #4]
 8006464:	68fb      	ldr	r3, [r7, #12]
 8006466:	429a      	cmp	r2, r3
 8006468:	d806      	bhi.n	8006478 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800646a:	f7ff fa33 	bl	80058d4 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800646e:	68f9      	ldr	r1, [r7, #12]
 8006470:	6878      	ldr	r0, [r7, #4]
 8006472:	f7ff ff81 	bl	8006378 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8006476:	e024      	b.n	80064c2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8006478:	683b      	ldr	r3, [r7, #0]
 800647a:	2b00      	cmp	r3, #0
 800647c:	d008      	beq.n	8006490 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800647e:	4b13      	ldr	r3, [pc, #76]	@ (80064cc <prvProcessTimerOrBlockTask+0x90>)
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d101      	bne.n	800648c <prvProcessTimerOrBlockTask+0x50>
 8006488:	2301      	movs	r3, #1
 800648a:	e000      	b.n	800648e <prvProcessTimerOrBlockTask+0x52>
 800648c:	2300      	movs	r3, #0
 800648e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8006490:	4b0f      	ldr	r3, [pc, #60]	@ (80064d0 <prvProcessTimerOrBlockTask+0x94>)
 8006492:	6818      	ldr	r0, [r3, #0]
 8006494:	687a      	ldr	r2, [r7, #4]
 8006496:	68fb      	ldr	r3, [r7, #12]
 8006498:	1ad3      	subs	r3, r2, r3
 800649a:	683a      	ldr	r2, [r7, #0]
 800649c:	4619      	mov	r1, r3
 800649e:	f7fe ff93 	bl	80053c8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80064a2:	f7ff fa17 	bl	80058d4 <xTaskResumeAll>
 80064a6:	4603      	mov	r3, r0
 80064a8:	2b00      	cmp	r3, #0
 80064aa:	d10a      	bne.n	80064c2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80064ac:	4b09      	ldr	r3, [pc, #36]	@ (80064d4 <prvProcessTimerOrBlockTask+0x98>)
 80064ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80064b2:	601a      	str	r2, [r3, #0]
 80064b4:	f3bf 8f4f 	dsb	sy
 80064b8:	f3bf 8f6f 	isb	sy
}
 80064bc:	e001      	b.n	80064c2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80064be:	f7ff fa09 	bl	80058d4 <xTaskResumeAll>
}
 80064c2:	bf00      	nop
 80064c4:	3710      	adds	r7, #16
 80064c6:	46bd      	mov	sp, r7
 80064c8:	bd80      	pop	{r7, pc}
 80064ca:	bf00      	nop
 80064cc:	20001738 	.word	0x20001738
 80064d0:	2000173c 	.word	0x2000173c
 80064d4:	e000ed04 	.word	0xe000ed04

080064d8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 80064d8:	b480      	push	{r7}
 80064da:	b085      	sub	sp, #20
 80064dc:	af00      	add	r7, sp, #0
 80064de:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 80064e0:	4b0e      	ldr	r3, [pc, #56]	@ (800651c <prvGetNextExpireTime+0x44>)
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d101      	bne.n	80064ee <prvGetNextExpireTime+0x16>
 80064ea:	2201      	movs	r2, #1
 80064ec:	e000      	b.n	80064f0 <prvGetNextExpireTime+0x18>
 80064ee:	2200      	movs	r2, #0
 80064f0:	687b      	ldr	r3, [r7, #4]
 80064f2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	2b00      	cmp	r3, #0
 80064fa:	d105      	bne.n	8006508 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80064fc:	4b07      	ldr	r3, [pc, #28]	@ (800651c <prvGetNextExpireTime+0x44>)
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	68db      	ldr	r3, [r3, #12]
 8006502:	681b      	ldr	r3, [r3, #0]
 8006504:	60fb      	str	r3, [r7, #12]
 8006506:	e001      	b.n	800650c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8006508:	2300      	movs	r3, #0
 800650a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800650c:	68fb      	ldr	r3, [r7, #12]
}
 800650e:	4618      	mov	r0, r3
 8006510:	3714      	adds	r7, #20
 8006512:	46bd      	mov	sp, r7
 8006514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006518:	4770      	bx	lr
 800651a:	bf00      	nop
 800651c:	20001734 	.word	0x20001734

08006520 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8006520:	b580      	push	{r7, lr}
 8006522:	b084      	sub	sp, #16
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8006528:	f7ff fa72 	bl	8005a10 <xTaskGetTickCount>
 800652c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800652e:	4b0b      	ldr	r3, [pc, #44]	@ (800655c <prvSampleTimeNow+0x3c>)
 8006530:	681b      	ldr	r3, [r3, #0]
 8006532:	68fa      	ldr	r2, [r7, #12]
 8006534:	429a      	cmp	r2, r3
 8006536:	d205      	bcs.n	8006544 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8006538:	f000 f93a 	bl	80067b0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	2201      	movs	r2, #1
 8006540:	601a      	str	r2, [r3, #0]
 8006542:	e002      	b.n	800654a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800654a:	4a04      	ldr	r2, [pc, #16]	@ (800655c <prvSampleTimeNow+0x3c>)
 800654c:	68fb      	ldr	r3, [r7, #12]
 800654e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8006550:	68fb      	ldr	r3, [r7, #12]
}
 8006552:	4618      	mov	r0, r3
 8006554:	3710      	adds	r7, #16
 8006556:	46bd      	mov	sp, r7
 8006558:	bd80      	pop	{r7, pc}
 800655a:	bf00      	nop
 800655c:	20001744 	.word	0x20001744

08006560 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8006560:	b580      	push	{r7, lr}
 8006562:	b086      	sub	sp, #24
 8006564:	af00      	add	r7, sp, #0
 8006566:	60f8      	str	r0, [r7, #12]
 8006568:	60b9      	str	r1, [r7, #8]
 800656a:	607a      	str	r2, [r7, #4]
 800656c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800656e:	2300      	movs	r3, #0
 8006570:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8006572:	68fb      	ldr	r3, [r7, #12]
 8006574:	68ba      	ldr	r2, [r7, #8]
 8006576:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	68fa      	ldr	r2, [r7, #12]
 800657c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800657e:	68ba      	ldr	r2, [r7, #8]
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	429a      	cmp	r2, r3
 8006584:	d812      	bhi.n	80065ac <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006586:	687a      	ldr	r2, [r7, #4]
 8006588:	683b      	ldr	r3, [r7, #0]
 800658a:	1ad2      	subs	r2, r2, r3
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	699b      	ldr	r3, [r3, #24]
 8006590:	429a      	cmp	r2, r3
 8006592:	d302      	bcc.n	800659a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8006594:	2301      	movs	r3, #1
 8006596:	617b      	str	r3, [r7, #20]
 8006598:	e01b      	b.n	80065d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800659a:	4b10      	ldr	r3, [pc, #64]	@ (80065dc <prvInsertTimerInActiveList+0x7c>)
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	3304      	adds	r3, #4
 80065a2:	4619      	mov	r1, r3
 80065a4:	4610      	mov	r0, r2
 80065a6:	f7fe f9e6 	bl	8004976 <vListInsert>
 80065aa:	e012      	b.n	80065d2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80065ac:	687a      	ldr	r2, [r7, #4]
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	429a      	cmp	r2, r3
 80065b2:	d206      	bcs.n	80065c2 <prvInsertTimerInActiveList+0x62>
 80065b4:	68ba      	ldr	r2, [r7, #8]
 80065b6:	683b      	ldr	r3, [r7, #0]
 80065b8:	429a      	cmp	r2, r3
 80065ba:	d302      	bcc.n	80065c2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80065bc:	2301      	movs	r3, #1
 80065be:	617b      	str	r3, [r7, #20]
 80065c0:	e007      	b.n	80065d2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80065c2:	4b07      	ldr	r3, [pc, #28]	@ (80065e0 <prvInsertTimerInActiveList+0x80>)
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	68fb      	ldr	r3, [r7, #12]
 80065c8:	3304      	adds	r3, #4
 80065ca:	4619      	mov	r1, r3
 80065cc:	4610      	mov	r0, r2
 80065ce:	f7fe f9d2 	bl	8004976 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80065d2:	697b      	ldr	r3, [r7, #20]
}
 80065d4:	4618      	mov	r0, r3
 80065d6:	3718      	adds	r7, #24
 80065d8:	46bd      	mov	sp, r7
 80065da:	bd80      	pop	{r7, pc}
 80065dc:	20001738 	.word	0x20001738
 80065e0:	20001734 	.word	0x20001734

080065e4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 80065e4:	b580      	push	{r7, lr}
 80065e6:	b08e      	sub	sp, #56	@ 0x38
 80065e8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80065ea:	e0ce      	b.n	800678a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	da19      	bge.n	8006626 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 80065f2:	1d3b      	adds	r3, r7, #4
 80065f4:	3304      	adds	r3, #4
 80065f6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 80065f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80065fa:	2b00      	cmp	r3, #0
 80065fc:	d10b      	bne.n	8006616 <prvProcessReceivedCommands+0x32>
	__asm volatile
 80065fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006602:	f383 8811 	msr	BASEPRI, r3
 8006606:	f3bf 8f6f 	isb	sy
 800660a:	f3bf 8f4f 	dsb	sy
 800660e:	61fb      	str	r3, [r7, #28]
}
 8006610:	bf00      	nop
 8006612:	bf00      	nop
 8006614:	e7fd      	b.n	8006612 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8006616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800661c:	6850      	ldr	r0, [r2, #4]
 800661e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006620:	6892      	ldr	r2, [r2, #8]
 8006622:	4611      	mov	r1, r2
 8006624:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2b00      	cmp	r3, #0
 800662a:	f2c0 80ae 	blt.w	800678a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8006632:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006634:	695b      	ldr	r3, [r3, #20]
 8006636:	2b00      	cmp	r3, #0
 8006638:	d004      	beq.n	8006644 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800663a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800663c:	3304      	adds	r3, #4
 800663e:	4618      	mov	r0, r3
 8006640:	f7fe f9d2 	bl	80049e8 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8006644:	463b      	mov	r3, r7
 8006646:	4618      	mov	r0, r3
 8006648:	f7ff ff6a 	bl	8006520 <prvSampleTimeNow>
 800664c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	2b09      	cmp	r3, #9
 8006652:	f200 8097 	bhi.w	8006784 <prvProcessReceivedCommands+0x1a0>
 8006656:	a201      	add	r2, pc, #4	@ (adr r2, 800665c <prvProcessReceivedCommands+0x78>)
 8006658:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800665c:	08006685 	.word	0x08006685
 8006660:	08006685 	.word	0x08006685
 8006664:	08006685 	.word	0x08006685
 8006668:	080066fb 	.word	0x080066fb
 800666c:	0800670f 	.word	0x0800670f
 8006670:	0800675b 	.word	0x0800675b
 8006674:	08006685 	.word	0x08006685
 8006678:	08006685 	.word	0x08006685
 800667c:	080066fb 	.word	0x080066fb
 8006680:	0800670f 	.word	0x0800670f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8006684:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006686:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800668a:	f043 0301 	orr.w	r3, r3, #1
 800668e:	b2da      	uxtb	r2, r3
 8006690:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006692:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8006696:	68ba      	ldr	r2, [r7, #8]
 8006698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800669a:	699b      	ldr	r3, [r3, #24]
 800669c:	18d1      	adds	r1, r2, r3
 800669e:	68bb      	ldr	r3, [r7, #8]
 80066a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80066a2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066a4:	f7ff ff5c 	bl	8006560 <prvInsertTimerInActiveList>
 80066a8:	4603      	mov	r3, r0
 80066aa:	2b00      	cmp	r3, #0
 80066ac:	d06c      	beq.n	8006788 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80066ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b0:	6a1b      	ldr	r3, [r3, #32]
 80066b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066b4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80066b6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80066bc:	f003 0304 	and.w	r3, r3, #4
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d061      	beq.n	8006788 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80066c4:	68ba      	ldr	r2, [r7, #8]
 80066c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066c8:	699b      	ldr	r3, [r3, #24]
 80066ca:	441a      	add	r2, r3
 80066cc:	2300      	movs	r3, #0
 80066ce:	9300      	str	r3, [sp, #0]
 80066d0:	2300      	movs	r3, #0
 80066d2:	2100      	movs	r1, #0
 80066d4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80066d6:	f7ff fe01 	bl	80062dc <xTimerGenericCommand>
 80066da:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 80066dc:	6a3b      	ldr	r3, [r7, #32]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d152      	bne.n	8006788 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 80066e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80066e6:	f383 8811 	msr	BASEPRI, r3
 80066ea:	f3bf 8f6f 	isb	sy
 80066ee:	f3bf 8f4f 	dsb	sy
 80066f2:	61bb      	str	r3, [r7, #24]
}
 80066f4:	bf00      	nop
 80066f6:	bf00      	nop
 80066f8:	e7fd      	b.n	80066f6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80066fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80066fc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006700:	f023 0301 	bic.w	r3, r3, #1
 8006704:	b2da      	uxtb	r2, r3
 8006706:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006708:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800670c:	e03d      	b.n	800678a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800670e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006710:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006714:	f043 0301 	orr.w	r3, r3, #1
 8006718:	b2da      	uxtb	r2, r3
 800671a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800671c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8006720:	68ba      	ldr	r2, [r7, #8]
 8006722:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006724:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8006726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006728:	699b      	ldr	r3, [r3, #24]
 800672a:	2b00      	cmp	r3, #0
 800672c:	d10b      	bne.n	8006746 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800672e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006732:	f383 8811 	msr	BASEPRI, r3
 8006736:	f3bf 8f6f 	isb	sy
 800673a:	f3bf 8f4f 	dsb	sy
 800673e:	617b      	str	r3, [r7, #20]
}
 8006740:	bf00      	nop
 8006742:	bf00      	nop
 8006744:	e7fd      	b.n	8006742 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8006746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006748:	699a      	ldr	r2, [r3, #24]
 800674a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674c:	18d1      	adds	r1, r2, r3
 800674e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006750:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006752:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8006754:	f7ff ff04 	bl	8006560 <prvInsertTimerInActiveList>
					break;
 8006758:	e017      	b.n	800678a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800675a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800675c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006760:	f003 0302 	and.w	r3, r3, #2
 8006764:	2b00      	cmp	r3, #0
 8006766:	d103      	bne.n	8006770 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8006768:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800676a:	f000 fbe5 	bl	8006f38 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800676e:	e00c      	b.n	800678a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8006770:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006772:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8006776:	f023 0301 	bic.w	r3, r3, #1
 800677a:	b2da      	uxtb	r2, r3
 800677c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800677e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8006782:	e002      	b.n	800678a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8006784:	bf00      	nop
 8006786:	e000      	b.n	800678a <prvProcessReceivedCommands+0x1a6>
					break;
 8006788:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800678a:	4b08      	ldr	r3, [pc, #32]	@ (80067ac <prvProcessReceivedCommands+0x1c8>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	1d39      	adds	r1, r7, #4
 8006790:	2200      	movs	r2, #0
 8006792:	4618      	mov	r0, r3
 8006794:	f7fe fbfc 	bl	8004f90 <xQueueReceive>
 8006798:	4603      	mov	r3, r0
 800679a:	2b00      	cmp	r3, #0
 800679c:	f47f af26 	bne.w	80065ec <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80067a0:	bf00      	nop
 80067a2:	bf00      	nop
 80067a4:	3730      	adds	r7, #48	@ 0x30
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}
 80067aa:	bf00      	nop
 80067ac:	2000173c 	.word	0x2000173c

080067b0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80067b0:	b580      	push	{r7, lr}
 80067b2:	b088      	sub	sp, #32
 80067b4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80067b6:	e049      	b.n	800684c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80067b8:	4b2e      	ldr	r3, [pc, #184]	@ (8006874 <prvSwitchTimerLists+0xc4>)
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	68db      	ldr	r3, [r3, #12]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80067c2:	4b2c      	ldr	r3, [pc, #176]	@ (8006874 <prvSwitchTimerLists+0xc4>)
 80067c4:	681b      	ldr	r3, [r3, #0]
 80067c6:	68db      	ldr	r3, [r3, #12]
 80067c8:	68db      	ldr	r3, [r3, #12]
 80067ca:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80067cc:	68fb      	ldr	r3, [r7, #12]
 80067ce:	3304      	adds	r3, #4
 80067d0:	4618      	mov	r0, r3
 80067d2:	f7fe f909 	bl	80049e8 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80067d6:	68fb      	ldr	r3, [r7, #12]
 80067d8:	6a1b      	ldr	r3, [r3, #32]
 80067da:	68f8      	ldr	r0, [r7, #12]
 80067dc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80067e4:	f003 0304 	and.w	r3, r3, #4
 80067e8:	2b00      	cmp	r3, #0
 80067ea:	d02f      	beq.n	800684c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	699b      	ldr	r3, [r3, #24]
 80067f0:	693a      	ldr	r2, [r7, #16]
 80067f2:	4413      	add	r3, r2
 80067f4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 80067f6:	68ba      	ldr	r2, [r7, #8]
 80067f8:	693b      	ldr	r3, [r7, #16]
 80067fa:	429a      	cmp	r2, r3
 80067fc:	d90e      	bls.n	800681c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	68ba      	ldr	r2, [r7, #8]
 8006802:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8006804:	68fb      	ldr	r3, [r7, #12]
 8006806:	68fa      	ldr	r2, [r7, #12]
 8006808:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800680a:	4b1a      	ldr	r3, [pc, #104]	@ (8006874 <prvSwitchTimerLists+0xc4>)
 800680c:	681a      	ldr	r2, [r3, #0]
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	3304      	adds	r3, #4
 8006812:	4619      	mov	r1, r3
 8006814:	4610      	mov	r0, r2
 8006816:	f7fe f8ae 	bl	8004976 <vListInsert>
 800681a:	e017      	b.n	800684c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800681c:	2300      	movs	r3, #0
 800681e:	9300      	str	r3, [sp, #0]
 8006820:	2300      	movs	r3, #0
 8006822:	693a      	ldr	r2, [r7, #16]
 8006824:	2100      	movs	r1, #0
 8006826:	68f8      	ldr	r0, [r7, #12]
 8006828:	f7ff fd58 	bl	80062dc <xTimerGenericCommand>
 800682c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d10b      	bne.n	800684c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8006834:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006838:	f383 8811 	msr	BASEPRI, r3
 800683c:	f3bf 8f6f 	isb	sy
 8006840:	f3bf 8f4f 	dsb	sy
 8006844:	603b      	str	r3, [r7, #0]
}
 8006846:	bf00      	nop
 8006848:	bf00      	nop
 800684a:	e7fd      	b.n	8006848 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800684c:	4b09      	ldr	r3, [pc, #36]	@ (8006874 <prvSwitchTimerLists+0xc4>)
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	681b      	ldr	r3, [r3, #0]
 8006852:	2b00      	cmp	r3, #0
 8006854:	d1b0      	bne.n	80067b8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8006856:	4b07      	ldr	r3, [pc, #28]	@ (8006874 <prvSwitchTimerLists+0xc4>)
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800685c:	4b06      	ldr	r3, [pc, #24]	@ (8006878 <prvSwitchTimerLists+0xc8>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a04      	ldr	r2, [pc, #16]	@ (8006874 <prvSwitchTimerLists+0xc4>)
 8006862:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8006864:	4a04      	ldr	r2, [pc, #16]	@ (8006878 <prvSwitchTimerLists+0xc8>)
 8006866:	697b      	ldr	r3, [r7, #20]
 8006868:	6013      	str	r3, [r2, #0]
}
 800686a:	bf00      	nop
 800686c:	3718      	adds	r7, #24
 800686e:	46bd      	mov	sp, r7
 8006870:	bd80      	pop	{r7, pc}
 8006872:	bf00      	nop
 8006874:	20001734 	.word	0x20001734
 8006878:	20001738 	.word	0x20001738

0800687c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800687c:	b580      	push	{r7, lr}
 800687e:	b082      	sub	sp, #8
 8006880:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8006882:	f000 f969 	bl	8006b58 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8006886:	4b15      	ldr	r3, [pc, #84]	@ (80068dc <prvCheckForValidListAndQueue+0x60>)
 8006888:	681b      	ldr	r3, [r3, #0]
 800688a:	2b00      	cmp	r3, #0
 800688c:	d120      	bne.n	80068d0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800688e:	4814      	ldr	r0, [pc, #80]	@ (80068e0 <prvCheckForValidListAndQueue+0x64>)
 8006890:	f7fe f820 	bl	80048d4 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8006894:	4813      	ldr	r0, [pc, #76]	@ (80068e4 <prvCheckForValidListAndQueue+0x68>)
 8006896:	f7fe f81d 	bl	80048d4 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800689a:	4b13      	ldr	r3, [pc, #76]	@ (80068e8 <prvCheckForValidListAndQueue+0x6c>)
 800689c:	4a10      	ldr	r2, [pc, #64]	@ (80068e0 <prvCheckForValidListAndQueue+0x64>)
 800689e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80068a0:	4b12      	ldr	r3, [pc, #72]	@ (80068ec <prvCheckForValidListAndQueue+0x70>)
 80068a2:	4a10      	ldr	r2, [pc, #64]	@ (80068e4 <prvCheckForValidListAndQueue+0x68>)
 80068a4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80068a6:	2300      	movs	r3, #0
 80068a8:	9300      	str	r3, [sp, #0]
 80068aa:	4b11      	ldr	r3, [pc, #68]	@ (80068f0 <prvCheckForValidListAndQueue+0x74>)
 80068ac:	4a11      	ldr	r2, [pc, #68]	@ (80068f4 <prvCheckForValidListAndQueue+0x78>)
 80068ae:	2110      	movs	r1, #16
 80068b0:	200a      	movs	r0, #10
 80068b2:	f7fe f92d 	bl	8004b10 <xQueueGenericCreateStatic>
 80068b6:	4603      	mov	r3, r0
 80068b8:	4a08      	ldr	r2, [pc, #32]	@ (80068dc <prvCheckForValidListAndQueue+0x60>)
 80068ba:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80068bc:	4b07      	ldr	r3, [pc, #28]	@ (80068dc <prvCheckForValidListAndQueue+0x60>)
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d005      	beq.n	80068d0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80068c4:	4b05      	ldr	r3, [pc, #20]	@ (80068dc <prvCheckForValidListAndQueue+0x60>)
 80068c6:	681b      	ldr	r3, [r3, #0]
 80068c8:	490b      	ldr	r1, [pc, #44]	@ (80068f8 <prvCheckForValidListAndQueue+0x7c>)
 80068ca:	4618      	mov	r0, r3
 80068cc:	f7fe fd52 	bl	8005374 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80068d0:	f000 f974 	bl	8006bbc <vPortExitCritical>
}
 80068d4:	bf00      	nop
 80068d6:	46bd      	mov	sp, r7
 80068d8:	bd80      	pop	{r7, pc}
 80068da:	bf00      	nop
 80068dc:	2000173c 	.word	0x2000173c
 80068e0:	2000170c 	.word	0x2000170c
 80068e4:	20001720 	.word	0x20001720
 80068e8:	20001734 	.word	0x20001734
 80068ec:	20001738 	.word	0x20001738
 80068f0:	200017e8 	.word	0x200017e8
 80068f4:	20001748 	.word	0x20001748
 80068f8:	08007c28 	.word	0x08007c28

080068fc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80068fc:	b480      	push	{r7}
 80068fe:	b085      	sub	sp, #20
 8006900:	af00      	add	r7, sp, #0
 8006902:	60f8      	str	r0, [r7, #12]
 8006904:	60b9      	str	r1, [r7, #8]
 8006906:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8006908:	68fb      	ldr	r3, [r7, #12]
 800690a:	3b04      	subs	r3, #4
 800690c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8006914:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006916:	68fb      	ldr	r3, [r7, #12]
 8006918:	3b04      	subs	r3, #4
 800691a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800691c:	68bb      	ldr	r3, [r7, #8]
 800691e:	f023 0201 	bic.w	r2, r3, #1
 8006922:	68fb      	ldr	r3, [r7, #12]
 8006924:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006926:	68fb      	ldr	r3, [r7, #12]
 8006928:	3b04      	subs	r3, #4
 800692a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800692c:	4a0c      	ldr	r2, [pc, #48]	@ (8006960 <pxPortInitialiseStack+0x64>)
 800692e:	68fb      	ldr	r3, [r7, #12]
 8006930:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	3b14      	subs	r3, #20
 8006936:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	68fb      	ldr	r3, [r7, #12]
 800693c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	3b04      	subs	r3, #4
 8006942:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	f06f 0202 	mvn.w	r2, #2
 800694a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800694c:	68fb      	ldr	r3, [r7, #12]
 800694e:	3b20      	subs	r3, #32
 8006950:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006952:	68fb      	ldr	r3, [r7, #12]
}
 8006954:	4618      	mov	r0, r3
 8006956:	3714      	adds	r7, #20
 8006958:	46bd      	mov	sp, r7
 800695a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695e:	4770      	bx	lr
 8006960:	08006965 	.word	0x08006965

08006964 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006964:	b480      	push	{r7}
 8006966:	b085      	sub	sp, #20
 8006968:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800696a:	2300      	movs	r3, #0
 800696c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800696e:	4b13      	ldr	r3, [pc, #76]	@ (80069bc <prvTaskExitError+0x58>)
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006976:	d00b      	beq.n	8006990 <prvTaskExitError+0x2c>
	__asm volatile
 8006978:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800697c:	f383 8811 	msr	BASEPRI, r3
 8006980:	f3bf 8f6f 	isb	sy
 8006984:	f3bf 8f4f 	dsb	sy
 8006988:	60fb      	str	r3, [r7, #12]
}
 800698a:	bf00      	nop
 800698c:	bf00      	nop
 800698e:	e7fd      	b.n	800698c <prvTaskExitError+0x28>
	__asm volatile
 8006990:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006994:	f383 8811 	msr	BASEPRI, r3
 8006998:	f3bf 8f6f 	isb	sy
 800699c:	f3bf 8f4f 	dsb	sy
 80069a0:	60bb      	str	r3, [r7, #8]
}
 80069a2:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80069a4:	bf00      	nop
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	2b00      	cmp	r3, #0
 80069aa:	d0fc      	beq.n	80069a6 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80069ac:	bf00      	nop
 80069ae:	bf00      	nop
 80069b0:	3714      	adds	r7, #20
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	2000007c 	.word	0x2000007c

080069c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80069c0:	4b07      	ldr	r3, [pc, #28]	@ (80069e0 <pxCurrentTCBConst2>)
 80069c2:	6819      	ldr	r1, [r3, #0]
 80069c4:	6808      	ldr	r0, [r1, #0]
 80069c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069ca:	f380 8809 	msr	PSP, r0
 80069ce:	f3bf 8f6f 	isb	sy
 80069d2:	f04f 0000 	mov.w	r0, #0
 80069d6:	f380 8811 	msr	BASEPRI, r0
 80069da:	4770      	bx	lr
 80069dc:	f3af 8000 	nop.w

080069e0 <pxCurrentTCBConst2>:
 80069e0:	2000120c 	.word	0x2000120c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 80069e4:	bf00      	nop
 80069e6:	bf00      	nop

080069e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 80069e8:	4808      	ldr	r0, [pc, #32]	@ (8006a0c <prvPortStartFirstTask+0x24>)
 80069ea:	6800      	ldr	r0, [r0, #0]
 80069ec:	6800      	ldr	r0, [r0, #0]
 80069ee:	f380 8808 	msr	MSP, r0
 80069f2:	f04f 0000 	mov.w	r0, #0
 80069f6:	f380 8814 	msr	CONTROL, r0
 80069fa:	b662      	cpsie	i
 80069fc:	b661      	cpsie	f
 80069fe:	f3bf 8f4f 	dsb	sy
 8006a02:	f3bf 8f6f 	isb	sy
 8006a06:	df00      	svc	0
 8006a08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006a0a:	bf00      	nop
 8006a0c:	e000ed08 	.word	0xe000ed08

08006a10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006a10:	b580      	push	{r7, lr}
 8006a12:	b086      	sub	sp, #24
 8006a14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006a16:	4b47      	ldr	r3, [pc, #284]	@ (8006b34 <xPortStartScheduler+0x124>)
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	4a47      	ldr	r2, [pc, #284]	@ (8006b38 <xPortStartScheduler+0x128>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d10b      	bne.n	8006a38 <xPortStartScheduler+0x28>
	__asm volatile
 8006a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a24:	f383 8811 	msr	BASEPRI, r3
 8006a28:	f3bf 8f6f 	isb	sy
 8006a2c:	f3bf 8f4f 	dsb	sy
 8006a30:	60fb      	str	r3, [r7, #12]
}
 8006a32:	bf00      	nop
 8006a34:	bf00      	nop
 8006a36:	e7fd      	b.n	8006a34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006a38:	4b3e      	ldr	r3, [pc, #248]	@ (8006b34 <xPortStartScheduler+0x124>)
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	4a3f      	ldr	r2, [pc, #252]	@ (8006b3c <xPortStartScheduler+0x12c>)
 8006a3e:	4293      	cmp	r3, r2
 8006a40:	d10b      	bne.n	8006a5a <xPortStartScheduler+0x4a>
	__asm volatile
 8006a42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006a46:	f383 8811 	msr	BASEPRI, r3
 8006a4a:	f3bf 8f6f 	isb	sy
 8006a4e:	f3bf 8f4f 	dsb	sy
 8006a52:	613b      	str	r3, [r7, #16]
}
 8006a54:	bf00      	nop
 8006a56:	bf00      	nop
 8006a58:	e7fd      	b.n	8006a56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8006a5a:	4b39      	ldr	r3, [pc, #228]	@ (8006b40 <xPortStartScheduler+0x130>)
 8006a5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006a5e:	697b      	ldr	r3, [r7, #20]
 8006a60:	781b      	ldrb	r3, [r3, #0]
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006a66:	697b      	ldr	r3, [r7, #20]
 8006a68:	22ff      	movs	r2, #255	@ 0xff
 8006a6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006a6c:	697b      	ldr	r3, [r7, #20]
 8006a6e:	781b      	ldrb	r3, [r3, #0]
 8006a70:	b2db      	uxtb	r3, r3
 8006a72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006a74:	78fb      	ldrb	r3, [r7, #3]
 8006a76:	b2db      	uxtb	r3, r3
 8006a78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006a7c:	b2da      	uxtb	r2, r3
 8006a7e:	4b31      	ldr	r3, [pc, #196]	@ (8006b44 <xPortStartScheduler+0x134>)
 8006a80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006a82:	4b31      	ldr	r3, [pc, #196]	@ (8006b48 <xPortStartScheduler+0x138>)
 8006a84:	2207      	movs	r2, #7
 8006a86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a88:	e009      	b.n	8006a9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8006a8a:	4b2f      	ldr	r3, [pc, #188]	@ (8006b48 <xPortStartScheduler+0x138>)
 8006a8c:	681b      	ldr	r3, [r3, #0]
 8006a8e:	3b01      	subs	r3, #1
 8006a90:	4a2d      	ldr	r2, [pc, #180]	@ (8006b48 <xPortStartScheduler+0x138>)
 8006a92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006a94:	78fb      	ldrb	r3, [r7, #3]
 8006a96:	b2db      	uxtb	r3, r3
 8006a98:	005b      	lsls	r3, r3, #1
 8006a9a:	b2db      	uxtb	r3, r3
 8006a9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006a9e:	78fb      	ldrb	r3, [r7, #3]
 8006aa0:	b2db      	uxtb	r3, r3
 8006aa2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006aa6:	2b80      	cmp	r3, #128	@ 0x80
 8006aa8:	d0ef      	beq.n	8006a8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8006aaa:	4b27      	ldr	r3, [pc, #156]	@ (8006b48 <xPortStartScheduler+0x138>)
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f1c3 0307 	rsb	r3, r3, #7
 8006ab2:	2b04      	cmp	r3, #4
 8006ab4:	d00b      	beq.n	8006ace <xPortStartScheduler+0xbe>
	__asm volatile
 8006ab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006aba:	f383 8811 	msr	BASEPRI, r3
 8006abe:	f3bf 8f6f 	isb	sy
 8006ac2:	f3bf 8f4f 	dsb	sy
 8006ac6:	60bb      	str	r3, [r7, #8]
}
 8006ac8:	bf00      	nop
 8006aca:	bf00      	nop
 8006acc:	e7fd      	b.n	8006aca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8006ace:	4b1e      	ldr	r3, [pc, #120]	@ (8006b48 <xPortStartScheduler+0x138>)
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	021b      	lsls	r3, r3, #8
 8006ad4:	4a1c      	ldr	r2, [pc, #112]	@ (8006b48 <xPortStartScheduler+0x138>)
 8006ad6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8006ad8:	4b1b      	ldr	r3, [pc, #108]	@ (8006b48 <xPortStartScheduler+0x138>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8006ae0:	4a19      	ldr	r2, [pc, #100]	@ (8006b48 <xPortStartScheduler+0x138>)
 8006ae2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	b2da      	uxtb	r2, r3
 8006ae8:	697b      	ldr	r3, [r7, #20]
 8006aea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8006aec:	4b17      	ldr	r3, [pc, #92]	@ (8006b4c <xPortStartScheduler+0x13c>)
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	4a16      	ldr	r2, [pc, #88]	@ (8006b4c <xPortStartScheduler+0x13c>)
 8006af2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8006af6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8006af8:	4b14      	ldr	r3, [pc, #80]	@ (8006b4c <xPortStartScheduler+0x13c>)
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	4a13      	ldr	r2, [pc, #76]	@ (8006b4c <xPortStartScheduler+0x13c>)
 8006afe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8006b02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8006b04:	f000 f8da 	bl	8006cbc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8006b08:	4b11      	ldr	r3, [pc, #68]	@ (8006b50 <xPortStartScheduler+0x140>)
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8006b0e:	f000 f8f9 	bl	8006d04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006b12:	4b10      	ldr	r3, [pc, #64]	@ (8006b54 <xPortStartScheduler+0x144>)
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	4a0f      	ldr	r2, [pc, #60]	@ (8006b54 <xPortStartScheduler+0x144>)
 8006b18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8006b1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8006b1e:	f7ff ff63 	bl	80069e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006b22:	f7ff f83f 	bl	8005ba4 <vTaskSwitchContext>
	prvTaskExitError();
 8006b26:	f7ff ff1d 	bl	8006964 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8006b2a:	2300      	movs	r3, #0
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3718      	adds	r7, #24
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}
 8006b34:	e000ed00 	.word	0xe000ed00
 8006b38:	410fc271 	.word	0x410fc271
 8006b3c:	410fc270 	.word	0x410fc270
 8006b40:	e000e400 	.word	0xe000e400
 8006b44:	20001838 	.word	0x20001838
 8006b48:	2000183c 	.word	0x2000183c
 8006b4c:	e000ed20 	.word	0xe000ed20
 8006b50:	2000007c 	.word	0x2000007c
 8006b54:	e000ef34 	.word	0xe000ef34

08006b58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b083      	sub	sp, #12
 8006b5c:	af00      	add	r7, sp, #0
	__asm volatile
 8006b5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b62:	f383 8811 	msr	BASEPRI, r3
 8006b66:	f3bf 8f6f 	isb	sy
 8006b6a:	f3bf 8f4f 	dsb	sy
 8006b6e:	607b      	str	r3, [r7, #4]
}
 8006b70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006b72:	4b10      	ldr	r3, [pc, #64]	@ (8006bb4 <vPortEnterCritical+0x5c>)
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	3301      	adds	r3, #1
 8006b78:	4a0e      	ldr	r2, [pc, #56]	@ (8006bb4 <vPortEnterCritical+0x5c>)
 8006b7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006b7c:	4b0d      	ldr	r3, [pc, #52]	@ (8006bb4 <vPortEnterCritical+0x5c>)
 8006b7e:	681b      	ldr	r3, [r3, #0]
 8006b80:	2b01      	cmp	r3, #1
 8006b82:	d110      	bne.n	8006ba6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006b84:	4b0c      	ldr	r3, [pc, #48]	@ (8006bb8 <vPortEnterCritical+0x60>)
 8006b86:	681b      	ldr	r3, [r3, #0]
 8006b88:	b2db      	uxtb	r3, r3
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	d00b      	beq.n	8006ba6 <vPortEnterCritical+0x4e>
	__asm volatile
 8006b8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006b92:	f383 8811 	msr	BASEPRI, r3
 8006b96:	f3bf 8f6f 	isb	sy
 8006b9a:	f3bf 8f4f 	dsb	sy
 8006b9e:	603b      	str	r3, [r7, #0]
}
 8006ba0:	bf00      	nop
 8006ba2:	bf00      	nop
 8006ba4:	e7fd      	b.n	8006ba2 <vPortEnterCritical+0x4a>
	}
}
 8006ba6:	bf00      	nop
 8006ba8:	370c      	adds	r7, #12
 8006baa:	46bd      	mov	sp, r7
 8006bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bb0:	4770      	bx	lr
 8006bb2:	bf00      	nop
 8006bb4:	2000007c 	.word	0x2000007c
 8006bb8:	e000ed04 	.word	0xe000ed04

08006bbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8006bbc:	b480      	push	{r7}
 8006bbe:	b083      	sub	sp, #12
 8006bc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006bc2:	4b12      	ldr	r3, [pc, #72]	@ (8006c0c <vPortExitCritical+0x50>)
 8006bc4:	681b      	ldr	r3, [r3, #0]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d10b      	bne.n	8006be2 <vPortExitCritical+0x26>
	__asm volatile
 8006bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006bce:	f383 8811 	msr	BASEPRI, r3
 8006bd2:	f3bf 8f6f 	isb	sy
 8006bd6:	f3bf 8f4f 	dsb	sy
 8006bda:	607b      	str	r3, [r7, #4]
}
 8006bdc:	bf00      	nop
 8006bde:	bf00      	nop
 8006be0:	e7fd      	b.n	8006bde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006be2:	4b0a      	ldr	r3, [pc, #40]	@ (8006c0c <vPortExitCritical+0x50>)
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	3b01      	subs	r3, #1
 8006be8:	4a08      	ldr	r2, [pc, #32]	@ (8006c0c <vPortExitCritical+0x50>)
 8006bea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8006bec:	4b07      	ldr	r3, [pc, #28]	@ (8006c0c <vPortExitCritical+0x50>)
 8006bee:	681b      	ldr	r3, [r3, #0]
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d105      	bne.n	8006c00 <vPortExitCritical+0x44>
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006bf8:	683b      	ldr	r3, [r7, #0]
 8006bfa:	f383 8811 	msr	BASEPRI, r3
}
 8006bfe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006c00:	bf00      	nop
 8006c02:	370c      	adds	r7, #12
 8006c04:	46bd      	mov	sp, r7
 8006c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0a:	4770      	bx	lr
 8006c0c:	2000007c 	.word	0x2000007c

08006c10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006c10:	f3ef 8009 	mrs	r0, PSP
 8006c14:	f3bf 8f6f 	isb	sy
 8006c18:	4b15      	ldr	r3, [pc, #84]	@ (8006c70 <pxCurrentTCBConst>)
 8006c1a:	681a      	ldr	r2, [r3, #0]
 8006c1c:	f01e 0f10 	tst.w	lr, #16
 8006c20:	bf08      	it	eq
 8006c22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006c26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c2a:	6010      	str	r0, [r2, #0]
 8006c2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006c30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006c34:	f380 8811 	msr	BASEPRI, r0
 8006c38:	f3bf 8f4f 	dsb	sy
 8006c3c:	f3bf 8f6f 	isb	sy
 8006c40:	f7fe ffb0 	bl	8005ba4 <vTaskSwitchContext>
 8006c44:	f04f 0000 	mov.w	r0, #0
 8006c48:	f380 8811 	msr	BASEPRI, r0
 8006c4c:	bc09      	pop	{r0, r3}
 8006c4e:	6819      	ldr	r1, [r3, #0]
 8006c50:	6808      	ldr	r0, [r1, #0]
 8006c52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c56:	f01e 0f10 	tst.w	lr, #16
 8006c5a:	bf08      	it	eq
 8006c5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006c60:	f380 8809 	msr	PSP, r0
 8006c64:	f3bf 8f6f 	isb	sy
 8006c68:	4770      	bx	lr
 8006c6a:	bf00      	nop
 8006c6c:	f3af 8000 	nop.w

08006c70 <pxCurrentTCBConst>:
 8006c70:	2000120c 	.word	0x2000120c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006c74:	bf00      	nop
 8006c76:	bf00      	nop

08006c78 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006c78:	b580      	push	{r7, lr}
 8006c7a:	b082      	sub	sp, #8
 8006c7c:	af00      	add	r7, sp, #0
	__asm volatile
 8006c7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006c82:	f383 8811 	msr	BASEPRI, r3
 8006c86:	f3bf 8f6f 	isb	sy
 8006c8a:	f3bf 8f4f 	dsb	sy
 8006c8e:	607b      	str	r3, [r7, #4]
}
 8006c90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006c92:	f7fe fecd 	bl	8005a30 <xTaskIncrementTick>
 8006c96:	4603      	mov	r3, r0
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d003      	beq.n	8006ca4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006c9c:	4b06      	ldr	r3, [pc, #24]	@ (8006cb8 <xPortSysTickHandler+0x40>)
 8006c9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006ca2:	601a      	str	r2, [r3, #0]
 8006ca4:	2300      	movs	r3, #0
 8006ca6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006ca8:	683b      	ldr	r3, [r7, #0]
 8006caa:	f383 8811 	msr	BASEPRI, r3
}
 8006cae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006cb0:	bf00      	nop
 8006cb2:	3708      	adds	r7, #8
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}
 8006cb8:	e000ed04 	.word	0xe000ed04

08006cbc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006cbc:	b480      	push	{r7}
 8006cbe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006cc0:	4b0b      	ldr	r3, [pc, #44]	@ (8006cf0 <vPortSetupTimerInterrupt+0x34>)
 8006cc2:	2200      	movs	r2, #0
 8006cc4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006cc6:	4b0b      	ldr	r3, [pc, #44]	@ (8006cf4 <vPortSetupTimerInterrupt+0x38>)
 8006cc8:	2200      	movs	r2, #0
 8006cca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8006cf8 <vPortSetupTimerInterrupt+0x3c>)
 8006cce:	681b      	ldr	r3, [r3, #0]
 8006cd0:	4a0a      	ldr	r2, [pc, #40]	@ (8006cfc <vPortSetupTimerInterrupt+0x40>)
 8006cd2:	fba2 2303 	umull	r2, r3, r2, r3
 8006cd6:	099b      	lsrs	r3, r3, #6
 8006cd8:	4a09      	ldr	r2, [pc, #36]	@ (8006d00 <vPortSetupTimerInterrupt+0x44>)
 8006cda:	3b01      	subs	r3, #1
 8006cdc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006cde:	4b04      	ldr	r3, [pc, #16]	@ (8006cf0 <vPortSetupTimerInterrupt+0x34>)
 8006ce0:	2207      	movs	r2, #7
 8006ce2:	601a      	str	r2, [r3, #0]
}
 8006ce4:	bf00      	nop
 8006ce6:	46bd      	mov	sp, r7
 8006ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cec:	4770      	bx	lr
 8006cee:	bf00      	nop
 8006cf0:	e000e010 	.word	0xe000e010
 8006cf4:	e000e018 	.word	0xe000e018
 8006cf8:	20000070 	.word	0x20000070
 8006cfc:	10624dd3 	.word	0x10624dd3
 8006d00:	e000e014 	.word	0xe000e014

08006d04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006d04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006d14 <vPortEnableVFP+0x10>
 8006d08:	6801      	ldr	r1, [r0, #0]
 8006d0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8006d0e:	6001      	str	r1, [r0, #0]
 8006d10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006d12:	bf00      	nop
 8006d14:	e000ed88 	.word	0xe000ed88

08006d18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006d18:	b480      	push	{r7}
 8006d1a:	b085      	sub	sp, #20
 8006d1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8006d1e:	f3ef 8305 	mrs	r3, IPSR
 8006d22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	2b0f      	cmp	r3, #15
 8006d28:	d915      	bls.n	8006d56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8006d2a:	4a18      	ldr	r2, [pc, #96]	@ (8006d8c <vPortValidateInterruptPriority+0x74>)
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	4413      	add	r3, r2
 8006d30:	781b      	ldrb	r3, [r3, #0]
 8006d32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006d34:	4b16      	ldr	r3, [pc, #88]	@ (8006d90 <vPortValidateInterruptPriority+0x78>)
 8006d36:	781b      	ldrb	r3, [r3, #0]
 8006d38:	7afa      	ldrb	r2, [r7, #11]
 8006d3a:	429a      	cmp	r2, r3
 8006d3c:	d20b      	bcs.n	8006d56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8006d3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d42:	f383 8811 	msr	BASEPRI, r3
 8006d46:	f3bf 8f6f 	isb	sy
 8006d4a:	f3bf 8f4f 	dsb	sy
 8006d4e:	607b      	str	r3, [r7, #4]
}
 8006d50:	bf00      	nop
 8006d52:	bf00      	nop
 8006d54:	e7fd      	b.n	8006d52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006d56:	4b0f      	ldr	r3, [pc, #60]	@ (8006d94 <vPortValidateInterruptPriority+0x7c>)
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8006d5e:	4b0e      	ldr	r3, [pc, #56]	@ (8006d98 <vPortValidateInterruptPriority+0x80>)
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	429a      	cmp	r2, r3
 8006d64:	d90b      	bls.n	8006d7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006d66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006d6a:	f383 8811 	msr	BASEPRI, r3
 8006d6e:	f3bf 8f6f 	isb	sy
 8006d72:	f3bf 8f4f 	dsb	sy
 8006d76:	603b      	str	r3, [r7, #0]
}
 8006d78:	bf00      	nop
 8006d7a:	bf00      	nop
 8006d7c:	e7fd      	b.n	8006d7a <vPortValidateInterruptPriority+0x62>
	}
 8006d7e:	bf00      	nop
 8006d80:	3714      	adds	r7, #20
 8006d82:	46bd      	mov	sp, r7
 8006d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d88:	4770      	bx	lr
 8006d8a:	bf00      	nop
 8006d8c:	e000e3f0 	.word	0xe000e3f0
 8006d90:	20001838 	.word	0x20001838
 8006d94:	e000ed0c 	.word	0xe000ed0c
 8006d98:	2000183c 	.word	0x2000183c

08006d9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b08a      	sub	sp, #40	@ 0x28
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006da4:	2300      	movs	r3, #0
 8006da6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006da8:	f7fe fd86 	bl	80058b8 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006dac:	4b5c      	ldr	r3, [pc, #368]	@ (8006f20 <pvPortMalloc+0x184>)
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d101      	bne.n	8006db8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006db4:	f000 f924 	bl	8007000 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006db8:	4b5a      	ldr	r3, [pc, #360]	@ (8006f24 <pvPortMalloc+0x188>)
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	4013      	ands	r3, r2
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	f040 8095 	bne.w	8006ef0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d01e      	beq.n	8006e0a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8006dcc:	2208      	movs	r2, #8
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	4413      	add	r3, r2
 8006dd2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f003 0307 	and.w	r3, r3, #7
 8006dda:	2b00      	cmp	r3, #0
 8006ddc:	d015      	beq.n	8006e0a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006dde:	687b      	ldr	r3, [r7, #4]
 8006de0:	f023 0307 	bic.w	r3, r3, #7
 8006de4:	3308      	adds	r3, #8
 8006de6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f003 0307 	and.w	r3, r3, #7
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d00b      	beq.n	8006e0a <pvPortMalloc+0x6e>
	__asm volatile
 8006df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006df6:	f383 8811 	msr	BASEPRI, r3
 8006dfa:	f3bf 8f6f 	isb	sy
 8006dfe:	f3bf 8f4f 	dsb	sy
 8006e02:	617b      	str	r3, [r7, #20]
}
 8006e04:	bf00      	nop
 8006e06:	bf00      	nop
 8006e08:	e7fd      	b.n	8006e06 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d06f      	beq.n	8006ef0 <pvPortMalloc+0x154>
 8006e10:	4b45      	ldr	r3, [pc, #276]	@ (8006f28 <pvPortMalloc+0x18c>)
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	687a      	ldr	r2, [r7, #4]
 8006e16:	429a      	cmp	r2, r3
 8006e18:	d86a      	bhi.n	8006ef0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006e1a:	4b44      	ldr	r3, [pc, #272]	@ (8006f2c <pvPortMalloc+0x190>)
 8006e1c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006e1e:	4b43      	ldr	r3, [pc, #268]	@ (8006f2c <pvPortMalloc+0x190>)
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e24:	e004      	b.n	8006e30 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e28:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006e2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e2c:	681b      	ldr	r3, [r3, #0]
 8006e2e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	687a      	ldr	r2, [r7, #4]
 8006e36:	429a      	cmp	r2, r3
 8006e38:	d903      	bls.n	8006e42 <pvPortMalloc+0xa6>
 8006e3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	2b00      	cmp	r3, #0
 8006e40:	d1f1      	bne.n	8006e26 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006e42:	4b37      	ldr	r3, [pc, #220]	@ (8006f20 <pvPortMalloc+0x184>)
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e48:	429a      	cmp	r2, r3
 8006e4a:	d051      	beq.n	8006ef0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006e4c:	6a3b      	ldr	r3, [r7, #32]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	2208      	movs	r2, #8
 8006e52:	4413      	add	r3, r2
 8006e54:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006e56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e58:	681a      	ldr	r2, [r3, #0]
 8006e5a:	6a3b      	ldr	r3, [r7, #32]
 8006e5c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006e5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e60:	685a      	ldr	r2, [r3, #4]
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	1ad2      	subs	r2, r2, r3
 8006e66:	2308      	movs	r3, #8
 8006e68:	005b      	lsls	r3, r3, #1
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d920      	bls.n	8006eb0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006e6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	4413      	add	r3, r2
 8006e74:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006e76:	69bb      	ldr	r3, [r7, #24]
 8006e78:	f003 0307 	and.w	r3, r3, #7
 8006e7c:	2b00      	cmp	r3, #0
 8006e7e:	d00b      	beq.n	8006e98 <pvPortMalloc+0xfc>
	__asm volatile
 8006e80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006e84:	f383 8811 	msr	BASEPRI, r3
 8006e88:	f3bf 8f6f 	isb	sy
 8006e8c:	f3bf 8f4f 	dsb	sy
 8006e90:	613b      	str	r3, [r7, #16]
}
 8006e92:	bf00      	nop
 8006e94:	bf00      	nop
 8006e96:	e7fd      	b.n	8006e94 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006e98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e9a:	685a      	ldr	r2, [r3, #4]
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	1ad2      	subs	r2, r2, r3
 8006ea0:	69bb      	ldr	r3, [r7, #24]
 8006ea2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ea6:	687a      	ldr	r2, [r7, #4]
 8006ea8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006eaa:	69b8      	ldr	r0, [r7, #24]
 8006eac:	f000 f90a 	bl	80070c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006eb0:	4b1d      	ldr	r3, [pc, #116]	@ (8006f28 <pvPortMalloc+0x18c>)
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006eb6:	685b      	ldr	r3, [r3, #4]
 8006eb8:	1ad3      	subs	r3, r2, r3
 8006eba:	4a1b      	ldr	r2, [pc, #108]	@ (8006f28 <pvPortMalloc+0x18c>)
 8006ebc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006ebe:	4b1a      	ldr	r3, [pc, #104]	@ (8006f28 <pvPortMalloc+0x18c>)
 8006ec0:	681a      	ldr	r2, [r3, #0]
 8006ec2:	4b1b      	ldr	r3, [pc, #108]	@ (8006f30 <pvPortMalloc+0x194>)
 8006ec4:	681b      	ldr	r3, [r3, #0]
 8006ec6:	429a      	cmp	r2, r3
 8006ec8:	d203      	bcs.n	8006ed2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006eca:	4b17      	ldr	r3, [pc, #92]	@ (8006f28 <pvPortMalloc+0x18c>)
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	4a18      	ldr	r2, [pc, #96]	@ (8006f30 <pvPortMalloc+0x194>)
 8006ed0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006ed2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ed4:	685a      	ldr	r2, [r3, #4]
 8006ed6:	4b13      	ldr	r3, [pc, #76]	@ (8006f24 <pvPortMalloc+0x188>)
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	431a      	orrs	r2, r3
 8006edc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ede:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006ee0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006ee2:	2200      	movs	r2, #0
 8006ee4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006ee6:	4b13      	ldr	r3, [pc, #76]	@ (8006f34 <pvPortMalloc+0x198>)
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	3301      	adds	r3, #1
 8006eec:	4a11      	ldr	r2, [pc, #68]	@ (8006f34 <pvPortMalloc+0x198>)
 8006eee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006ef0:	f7fe fcf0 	bl	80058d4 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006ef4:	69fb      	ldr	r3, [r7, #28]
 8006ef6:	f003 0307 	and.w	r3, r3, #7
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d00b      	beq.n	8006f16 <pvPortMalloc+0x17a>
	__asm volatile
 8006efe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f02:	f383 8811 	msr	BASEPRI, r3
 8006f06:	f3bf 8f6f 	isb	sy
 8006f0a:	f3bf 8f4f 	dsb	sy
 8006f0e:	60fb      	str	r3, [r7, #12]
}
 8006f10:	bf00      	nop
 8006f12:	bf00      	nop
 8006f14:	e7fd      	b.n	8006f12 <pvPortMalloc+0x176>
	return pvReturn;
 8006f16:	69fb      	ldr	r3, [r7, #28]
}
 8006f18:	4618      	mov	r0, r3
 8006f1a:	3728      	adds	r7, #40	@ 0x28
 8006f1c:	46bd      	mov	sp, r7
 8006f1e:	bd80      	pop	{r7, pc}
 8006f20:	20002448 	.word	0x20002448
 8006f24:	2000245c 	.word	0x2000245c
 8006f28:	2000244c 	.word	0x2000244c
 8006f2c:	20002440 	.word	0x20002440
 8006f30:	20002450 	.word	0x20002450
 8006f34:	20002454 	.word	0x20002454

08006f38 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006f38:	b580      	push	{r7, lr}
 8006f3a:	b086      	sub	sp, #24
 8006f3c:	af00      	add	r7, sp, #0
 8006f3e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	2b00      	cmp	r3, #0
 8006f48:	d04f      	beq.n	8006fea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006f4a:	2308      	movs	r3, #8
 8006f4c:	425b      	negs	r3, r3
 8006f4e:	697a      	ldr	r2, [r7, #20]
 8006f50:	4413      	add	r3, r2
 8006f52:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006f54:	697b      	ldr	r3, [r7, #20]
 8006f56:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006f58:	693b      	ldr	r3, [r7, #16]
 8006f5a:	685a      	ldr	r2, [r3, #4]
 8006f5c:	4b25      	ldr	r3, [pc, #148]	@ (8006ff4 <vPortFree+0xbc>)
 8006f5e:	681b      	ldr	r3, [r3, #0]
 8006f60:	4013      	ands	r3, r2
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d10b      	bne.n	8006f7e <vPortFree+0x46>
	__asm volatile
 8006f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f6a:	f383 8811 	msr	BASEPRI, r3
 8006f6e:	f3bf 8f6f 	isb	sy
 8006f72:	f3bf 8f4f 	dsb	sy
 8006f76:	60fb      	str	r3, [r7, #12]
}
 8006f78:	bf00      	nop
 8006f7a:	bf00      	nop
 8006f7c:	e7fd      	b.n	8006f7a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006f7e:	693b      	ldr	r3, [r7, #16]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	2b00      	cmp	r3, #0
 8006f84:	d00b      	beq.n	8006f9e <vPortFree+0x66>
	__asm volatile
 8006f86:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006f8a:	f383 8811 	msr	BASEPRI, r3
 8006f8e:	f3bf 8f6f 	isb	sy
 8006f92:	f3bf 8f4f 	dsb	sy
 8006f96:	60bb      	str	r3, [r7, #8]
}
 8006f98:	bf00      	nop
 8006f9a:	bf00      	nop
 8006f9c:	e7fd      	b.n	8006f9a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006f9e:	693b      	ldr	r3, [r7, #16]
 8006fa0:	685a      	ldr	r2, [r3, #4]
 8006fa2:	4b14      	ldr	r3, [pc, #80]	@ (8006ff4 <vPortFree+0xbc>)
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4013      	ands	r3, r2
 8006fa8:	2b00      	cmp	r3, #0
 8006faa:	d01e      	beq.n	8006fea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006fac:	693b      	ldr	r3, [r7, #16]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	2b00      	cmp	r3, #0
 8006fb2:	d11a      	bne.n	8006fea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006fb4:	693b      	ldr	r3, [r7, #16]
 8006fb6:	685a      	ldr	r2, [r3, #4]
 8006fb8:	4b0e      	ldr	r3, [pc, #56]	@ (8006ff4 <vPortFree+0xbc>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	43db      	mvns	r3, r3
 8006fbe:	401a      	ands	r2, r3
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006fc4:	f7fe fc78 	bl	80058b8 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006fc8:	693b      	ldr	r3, [r7, #16]
 8006fca:	685a      	ldr	r2, [r3, #4]
 8006fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8006ff8 <vPortFree+0xc0>)
 8006fce:	681b      	ldr	r3, [r3, #0]
 8006fd0:	4413      	add	r3, r2
 8006fd2:	4a09      	ldr	r2, [pc, #36]	@ (8006ff8 <vPortFree+0xc0>)
 8006fd4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006fd6:	6938      	ldr	r0, [r7, #16]
 8006fd8:	f000 f874 	bl	80070c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8006fdc:	4b07      	ldr	r3, [pc, #28]	@ (8006ffc <vPortFree+0xc4>)
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	3301      	adds	r3, #1
 8006fe2:	4a06      	ldr	r2, [pc, #24]	@ (8006ffc <vPortFree+0xc4>)
 8006fe4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006fe6:	f7fe fc75 	bl	80058d4 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006fea:	bf00      	nop
 8006fec:	3718      	adds	r7, #24
 8006fee:	46bd      	mov	sp, r7
 8006ff0:	bd80      	pop	{r7, pc}
 8006ff2:	bf00      	nop
 8006ff4:	2000245c 	.word	0x2000245c
 8006ff8:	2000244c 	.word	0x2000244c
 8006ffc:	20002458 	.word	0x20002458

08007000 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8007000:	b480      	push	{r7}
 8007002:	b085      	sub	sp, #20
 8007004:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8007006:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800700a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800700c:	4b27      	ldr	r3, [pc, #156]	@ (80070ac <prvHeapInit+0xac>)
 800700e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8007010:	68fb      	ldr	r3, [r7, #12]
 8007012:	f003 0307 	and.w	r3, r3, #7
 8007016:	2b00      	cmp	r3, #0
 8007018:	d00c      	beq.n	8007034 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	3307      	adds	r3, #7
 800701e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007020:	68fb      	ldr	r3, [r7, #12]
 8007022:	f023 0307 	bic.w	r3, r3, #7
 8007026:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8007028:	68ba      	ldr	r2, [r7, #8]
 800702a:	68fb      	ldr	r3, [r7, #12]
 800702c:	1ad3      	subs	r3, r2, r3
 800702e:	4a1f      	ldr	r2, [pc, #124]	@ (80070ac <prvHeapInit+0xac>)
 8007030:	4413      	add	r3, r2
 8007032:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8007034:	68fb      	ldr	r3, [r7, #12]
 8007036:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8007038:	4a1d      	ldr	r2, [pc, #116]	@ (80070b0 <prvHeapInit+0xb0>)
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800703e:	4b1c      	ldr	r3, [pc, #112]	@ (80070b0 <prvHeapInit+0xb0>)
 8007040:	2200      	movs	r2, #0
 8007042:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	68ba      	ldr	r2, [r7, #8]
 8007048:	4413      	add	r3, r2
 800704a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800704c:	2208      	movs	r2, #8
 800704e:	68fb      	ldr	r3, [r7, #12]
 8007050:	1a9b      	subs	r3, r3, r2
 8007052:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	f023 0307 	bic.w	r3, r3, #7
 800705a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	4a15      	ldr	r2, [pc, #84]	@ (80070b4 <prvHeapInit+0xb4>)
 8007060:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8007062:	4b14      	ldr	r3, [pc, #80]	@ (80070b4 <prvHeapInit+0xb4>)
 8007064:	681b      	ldr	r3, [r3, #0]
 8007066:	2200      	movs	r2, #0
 8007068:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800706a:	4b12      	ldr	r3, [pc, #72]	@ (80070b4 <prvHeapInit+0xb4>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	2200      	movs	r2, #0
 8007070:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8007076:	683b      	ldr	r3, [r7, #0]
 8007078:	68fa      	ldr	r2, [r7, #12]
 800707a:	1ad2      	subs	r2, r2, r3
 800707c:	683b      	ldr	r3, [r7, #0]
 800707e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8007080:	4b0c      	ldr	r3, [pc, #48]	@ (80070b4 <prvHeapInit+0xb4>)
 8007082:	681a      	ldr	r2, [r3, #0]
 8007084:	683b      	ldr	r3, [r7, #0]
 8007086:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007088:	683b      	ldr	r3, [r7, #0]
 800708a:	685b      	ldr	r3, [r3, #4]
 800708c:	4a0a      	ldr	r2, [pc, #40]	@ (80070b8 <prvHeapInit+0xb8>)
 800708e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8007090:	683b      	ldr	r3, [r7, #0]
 8007092:	685b      	ldr	r3, [r3, #4]
 8007094:	4a09      	ldr	r2, [pc, #36]	@ (80070bc <prvHeapInit+0xbc>)
 8007096:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8007098:	4b09      	ldr	r3, [pc, #36]	@ (80070c0 <prvHeapInit+0xc0>)
 800709a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800709e:	601a      	str	r2, [r3, #0]
}
 80070a0:	bf00      	nop
 80070a2:	3714      	adds	r7, #20
 80070a4:	46bd      	mov	sp, r7
 80070a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070aa:	4770      	bx	lr
 80070ac:	20001840 	.word	0x20001840
 80070b0:	20002440 	.word	0x20002440
 80070b4:	20002448 	.word	0x20002448
 80070b8:	20002450 	.word	0x20002450
 80070bc:	2000244c 	.word	0x2000244c
 80070c0:	2000245c 	.word	0x2000245c

080070c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80070c4:	b480      	push	{r7}
 80070c6:	b085      	sub	sp, #20
 80070c8:	af00      	add	r7, sp, #0
 80070ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80070cc:	4b28      	ldr	r3, [pc, #160]	@ (8007170 <prvInsertBlockIntoFreeList+0xac>)
 80070ce:	60fb      	str	r3, [r7, #12]
 80070d0:	e002      	b.n	80070d8 <prvInsertBlockIntoFreeList+0x14>
 80070d2:	68fb      	ldr	r3, [r7, #12]
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	60fb      	str	r3, [r7, #12]
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	687a      	ldr	r2, [r7, #4]
 80070de:	429a      	cmp	r2, r3
 80070e0:	d8f7      	bhi.n	80070d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80070e6:	68fb      	ldr	r3, [r7, #12]
 80070e8:	685b      	ldr	r3, [r3, #4]
 80070ea:	68ba      	ldr	r2, [r7, #8]
 80070ec:	4413      	add	r3, r2
 80070ee:	687a      	ldr	r2, [r7, #4]
 80070f0:	429a      	cmp	r2, r3
 80070f2:	d108      	bne.n	8007106 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	685a      	ldr	r2, [r3, #4]
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	685b      	ldr	r3, [r3, #4]
 80070fc:	441a      	add	r2, r3
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	685b      	ldr	r3, [r3, #4]
 800710e:	68ba      	ldr	r2, [r7, #8]
 8007110:	441a      	add	r2, r3
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	681b      	ldr	r3, [r3, #0]
 8007116:	429a      	cmp	r2, r3
 8007118:	d118      	bne.n	800714c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	681a      	ldr	r2, [r3, #0]
 800711e:	4b15      	ldr	r3, [pc, #84]	@ (8007174 <prvInsertBlockIntoFreeList+0xb0>)
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	429a      	cmp	r2, r3
 8007124:	d00d      	beq.n	8007142 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	685a      	ldr	r2, [r3, #4]
 800712a:	68fb      	ldr	r3, [r7, #12]
 800712c:	681b      	ldr	r3, [r3, #0]
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	441a      	add	r2, r3
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	681a      	ldr	r2, [r3, #0]
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	601a      	str	r2, [r3, #0]
 8007140:	e008      	b.n	8007154 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8007142:	4b0c      	ldr	r3, [pc, #48]	@ (8007174 <prvInsertBlockIntoFreeList+0xb0>)
 8007144:	681a      	ldr	r2, [r3, #0]
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	601a      	str	r2, [r3, #0]
 800714a:	e003      	b.n	8007154 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	681a      	ldr	r2, [r3, #0]
 8007150:	687b      	ldr	r3, [r7, #4]
 8007152:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8007154:	68fa      	ldr	r2, [r7, #12]
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	429a      	cmp	r2, r3
 800715a:	d002      	beq.n	8007162 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800715c:	68fb      	ldr	r3, [r7, #12]
 800715e:	687a      	ldr	r2, [r7, #4]
 8007160:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007162:	bf00      	nop
 8007164:	3714      	adds	r7, #20
 8007166:	46bd      	mov	sp, r7
 8007168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716c:	4770      	bx	lr
 800716e:	bf00      	nop
 8007170:	20002440 	.word	0x20002440
 8007174:	20002448 	.word	0x20002448

08007178 <sniprintf>:
 8007178:	b40c      	push	{r2, r3}
 800717a:	b530      	push	{r4, r5, lr}
 800717c:	4b18      	ldr	r3, [pc, #96]	@ (80071e0 <sniprintf+0x68>)
 800717e:	1e0c      	subs	r4, r1, #0
 8007180:	681d      	ldr	r5, [r3, #0]
 8007182:	b09d      	sub	sp, #116	@ 0x74
 8007184:	da08      	bge.n	8007198 <sniprintf+0x20>
 8007186:	238b      	movs	r3, #139	@ 0x8b
 8007188:	602b      	str	r3, [r5, #0]
 800718a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800718e:	b01d      	add	sp, #116	@ 0x74
 8007190:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007194:	b002      	add	sp, #8
 8007196:	4770      	bx	lr
 8007198:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800719c:	f8ad 3014 	strh.w	r3, [sp, #20]
 80071a0:	f04f 0300 	mov.w	r3, #0
 80071a4:	931b      	str	r3, [sp, #108]	@ 0x6c
 80071a6:	bf14      	ite	ne
 80071a8:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 80071ac:	4623      	moveq	r3, r4
 80071ae:	9304      	str	r3, [sp, #16]
 80071b0:	9307      	str	r3, [sp, #28]
 80071b2:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80071b6:	9002      	str	r0, [sp, #8]
 80071b8:	9006      	str	r0, [sp, #24]
 80071ba:	f8ad 3016 	strh.w	r3, [sp, #22]
 80071be:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 80071c0:	ab21      	add	r3, sp, #132	@ 0x84
 80071c2:	a902      	add	r1, sp, #8
 80071c4:	4628      	mov	r0, r5
 80071c6:	9301      	str	r3, [sp, #4]
 80071c8:	f000 f9a2 	bl	8007510 <_svfiprintf_r>
 80071cc:	1c43      	adds	r3, r0, #1
 80071ce:	bfbc      	itt	lt
 80071d0:	238b      	movlt	r3, #139	@ 0x8b
 80071d2:	602b      	strlt	r3, [r5, #0]
 80071d4:	2c00      	cmp	r4, #0
 80071d6:	d0da      	beq.n	800718e <sniprintf+0x16>
 80071d8:	9b02      	ldr	r3, [sp, #8]
 80071da:	2200      	movs	r2, #0
 80071dc:	701a      	strb	r2, [r3, #0]
 80071de:	e7d6      	b.n	800718e <sniprintf+0x16>
 80071e0:	20000080 	.word	0x20000080

080071e4 <memset>:
 80071e4:	4402      	add	r2, r0
 80071e6:	4603      	mov	r3, r0
 80071e8:	4293      	cmp	r3, r2
 80071ea:	d100      	bne.n	80071ee <memset+0xa>
 80071ec:	4770      	bx	lr
 80071ee:	f803 1b01 	strb.w	r1, [r3], #1
 80071f2:	e7f9      	b.n	80071e8 <memset+0x4>

080071f4 <__errno>:
 80071f4:	4b01      	ldr	r3, [pc, #4]	@ (80071fc <__errno+0x8>)
 80071f6:	6818      	ldr	r0, [r3, #0]
 80071f8:	4770      	bx	lr
 80071fa:	bf00      	nop
 80071fc:	20000080 	.word	0x20000080

08007200 <__libc_init_array>:
 8007200:	b570      	push	{r4, r5, r6, lr}
 8007202:	4d0d      	ldr	r5, [pc, #52]	@ (8007238 <__libc_init_array+0x38>)
 8007204:	4c0d      	ldr	r4, [pc, #52]	@ (800723c <__libc_init_array+0x3c>)
 8007206:	1b64      	subs	r4, r4, r5
 8007208:	10a4      	asrs	r4, r4, #2
 800720a:	2600      	movs	r6, #0
 800720c:	42a6      	cmp	r6, r4
 800720e:	d109      	bne.n	8007224 <__libc_init_array+0x24>
 8007210:	4d0b      	ldr	r5, [pc, #44]	@ (8007240 <__libc_init_array+0x40>)
 8007212:	4c0c      	ldr	r4, [pc, #48]	@ (8007244 <__libc_init_array+0x44>)
 8007214:	f000 fc64 	bl	8007ae0 <_init>
 8007218:	1b64      	subs	r4, r4, r5
 800721a:	10a4      	asrs	r4, r4, #2
 800721c:	2600      	movs	r6, #0
 800721e:	42a6      	cmp	r6, r4
 8007220:	d105      	bne.n	800722e <__libc_init_array+0x2e>
 8007222:	bd70      	pop	{r4, r5, r6, pc}
 8007224:	f855 3b04 	ldr.w	r3, [r5], #4
 8007228:	4798      	blx	r3
 800722a:	3601      	adds	r6, #1
 800722c:	e7ee      	b.n	800720c <__libc_init_array+0xc>
 800722e:	f855 3b04 	ldr.w	r3, [r5], #4
 8007232:	4798      	blx	r3
 8007234:	3601      	adds	r6, #1
 8007236:	e7f2      	b.n	800721e <__libc_init_array+0x1e>
 8007238:	08008470 	.word	0x08008470
 800723c:	08008470 	.word	0x08008470
 8007240:	08008470 	.word	0x08008470
 8007244:	08008474 	.word	0x08008474

08007248 <__retarget_lock_acquire_recursive>:
 8007248:	4770      	bx	lr

0800724a <__retarget_lock_release_recursive>:
 800724a:	4770      	bx	lr

0800724c <memcpy>:
 800724c:	440a      	add	r2, r1
 800724e:	4291      	cmp	r1, r2
 8007250:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8007254:	d100      	bne.n	8007258 <memcpy+0xc>
 8007256:	4770      	bx	lr
 8007258:	b510      	push	{r4, lr}
 800725a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800725e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007262:	4291      	cmp	r1, r2
 8007264:	d1f9      	bne.n	800725a <memcpy+0xe>
 8007266:	bd10      	pop	{r4, pc}

08007268 <_free_r>:
 8007268:	b538      	push	{r3, r4, r5, lr}
 800726a:	4605      	mov	r5, r0
 800726c:	2900      	cmp	r1, #0
 800726e:	d041      	beq.n	80072f4 <_free_r+0x8c>
 8007270:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007274:	1f0c      	subs	r4, r1, #4
 8007276:	2b00      	cmp	r3, #0
 8007278:	bfb8      	it	lt
 800727a:	18e4      	addlt	r4, r4, r3
 800727c:	f000 f8e0 	bl	8007440 <__malloc_lock>
 8007280:	4a1d      	ldr	r2, [pc, #116]	@ (80072f8 <_free_r+0x90>)
 8007282:	6813      	ldr	r3, [r2, #0]
 8007284:	b933      	cbnz	r3, 8007294 <_free_r+0x2c>
 8007286:	6063      	str	r3, [r4, #4]
 8007288:	6014      	str	r4, [r2, #0]
 800728a:	4628      	mov	r0, r5
 800728c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007290:	f000 b8dc 	b.w	800744c <__malloc_unlock>
 8007294:	42a3      	cmp	r3, r4
 8007296:	d908      	bls.n	80072aa <_free_r+0x42>
 8007298:	6820      	ldr	r0, [r4, #0]
 800729a:	1821      	adds	r1, r4, r0
 800729c:	428b      	cmp	r3, r1
 800729e:	bf01      	itttt	eq
 80072a0:	6819      	ldreq	r1, [r3, #0]
 80072a2:	685b      	ldreq	r3, [r3, #4]
 80072a4:	1809      	addeq	r1, r1, r0
 80072a6:	6021      	streq	r1, [r4, #0]
 80072a8:	e7ed      	b.n	8007286 <_free_r+0x1e>
 80072aa:	461a      	mov	r2, r3
 80072ac:	685b      	ldr	r3, [r3, #4]
 80072ae:	b10b      	cbz	r3, 80072b4 <_free_r+0x4c>
 80072b0:	42a3      	cmp	r3, r4
 80072b2:	d9fa      	bls.n	80072aa <_free_r+0x42>
 80072b4:	6811      	ldr	r1, [r2, #0]
 80072b6:	1850      	adds	r0, r2, r1
 80072b8:	42a0      	cmp	r0, r4
 80072ba:	d10b      	bne.n	80072d4 <_free_r+0x6c>
 80072bc:	6820      	ldr	r0, [r4, #0]
 80072be:	4401      	add	r1, r0
 80072c0:	1850      	adds	r0, r2, r1
 80072c2:	4283      	cmp	r3, r0
 80072c4:	6011      	str	r1, [r2, #0]
 80072c6:	d1e0      	bne.n	800728a <_free_r+0x22>
 80072c8:	6818      	ldr	r0, [r3, #0]
 80072ca:	685b      	ldr	r3, [r3, #4]
 80072cc:	6053      	str	r3, [r2, #4]
 80072ce:	4408      	add	r0, r1
 80072d0:	6010      	str	r0, [r2, #0]
 80072d2:	e7da      	b.n	800728a <_free_r+0x22>
 80072d4:	d902      	bls.n	80072dc <_free_r+0x74>
 80072d6:	230c      	movs	r3, #12
 80072d8:	602b      	str	r3, [r5, #0]
 80072da:	e7d6      	b.n	800728a <_free_r+0x22>
 80072dc:	6820      	ldr	r0, [r4, #0]
 80072de:	1821      	adds	r1, r4, r0
 80072e0:	428b      	cmp	r3, r1
 80072e2:	bf04      	itt	eq
 80072e4:	6819      	ldreq	r1, [r3, #0]
 80072e6:	685b      	ldreq	r3, [r3, #4]
 80072e8:	6063      	str	r3, [r4, #4]
 80072ea:	bf04      	itt	eq
 80072ec:	1809      	addeq	r1, r1, r0
 80072ee:	6021      	streq	r1, [r4, #0]
 80072f0:	6054      	str	r4, [r2, #4]
 80072f2:	e7ca      	b.n	800728a <_free_r+0x22>
 80072f4:	bd38      	pop	{r3, r4, r5, pc}
 80072f6:	bf00      	nop
 80072f8:	200025a4 	.word	0x200025a4

080072fc <sbrk_aligned>:
 80072fc:	b570      	push	{r4, r5, r6, lr}
 80072fe:	4e0f      	ldr	r6, [pc, #60]	@ (800733c <sbrk_aligned+0x40>)
 8007300:	460c      	mov	r4, r1
 8007302:	6831      	ldr	r1, [r6, #0]
 8007304:	4605      	mov	r5, r0
 8007306:	b911      	cbnz	r1, 800730e <sbrk_aligned+0x12>
 8007308:	f000 fba4 	bl	8007a54 <_sbrk_r>
 800730c:	6030      	str	r0, [r6, #0]
 800730e:	4621      	mov	r1, r4
 8007310:	4628      	mov	r0, r5
 8007312:	f000 fb9f 	bl	8007a54 <_sbrk_r>
 8007316:	1c43      	adds	r3, r0, #1
 8007318:	d103      	bne.n	8007322 <sbrk_aligned+0x26>
 800731a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800731e:	4620      	mov	r0, r4
 8007320:	bd70      	pop	{r4, r5, r6, pc}
 8007322:	1cc4      	adds	r4, r0, #3
 8007324:	f024 0403 	bic.w	r4, r4, #3
 8007328:	42a0      	cmp	r0, r4
 800732a:	d0f8      	beq.n	800731e <sbrk_aligned+0x22>
 800732c:	1a21      	subs	r1, r4, r0
 800732e:	4628      	mov	r0, r5
 8007330:	f000 fb90 	bl	8007a54 <_sbrk_r>
 8007334:	3001      	adds	r0, #1
 8007336:	d1f2      	bne.n	800731e <sbrk_aligned+0x22>
 8007338:	e7ef      	b.n	800731a <sbrk_aligned+0x1e>
 800733a:	bf00      	nop
 800733c:	200025a0 	.word	0x200025a0

08007340 <_malloc_r>:
 8007340:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007344:	1ccd      	adds	r5, r1, #3
 8007346:	f025 0503 	bic.w	r5, r5, #3
 800734a:	3508      	adds	r5, #8
 800734c:	2d0c      	cmp	r5, #12
 800734e:	bf38      	it	cc
 8007350:	250c      	movcc	r5, #12
 8007352:	2d00      	cmp	r5, #0
 8007354:	4606      	mov	r6, r0
 8007356:	db01      	blt.n	800735c <_malloc_r+0x1c>
 8007358:	42a9      	cmp	r1, r5
 800735a:	d904      	bls.n	8007366 <_malloc_r+0x26>
 800735c:	230c      	movs	r3, #12
 800735e:	6033      	str	r3, [r6, #0]
 8007360:	2000      	movs	r0, #0
 8007362:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007366:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800743c <_malloc_r+0xfc>
 800736a:	f000 f869 	bl	8007440 <__malloc_lock>
 800736e:	f8d8 3000 	ldr.w	r3, [r8]
 8007372:	461c      	mov	r4, r3
 8007374:	bb44      	cbnz	r4, 80073c8 <_malloc_r+0x88>
 8007376:	4629      	mov	r1, r5
 8007378:	4630      	mov	r0, r6
 800737a:	f7ff ffbf 	bl	80072fc <sbrk_aligned>
 800737e:	1c43      	adds	r3, r0, #1
 8007380:	4604      	mov	r4, r0
 8007382:	d158      	bne.n	8007436 <_malloc_r+0xf6>
 8007384:	f8d8 4000 	ldr.w	r4, [r8]
 8007388:	4627      	mov	r7, r4
 800738a:	2f00      	cmp	r7, #0
 800738c:	d143      	bne.n	8007416 <_malloc_r+0xd6>
 800738e:	2c00      	cmp	r4, #0
 8007390:	d04b      	beq.n	800742a <_malloc_r+0xea>
 8007392:	6823      	ldr	r3, [r4, #0]
 8007394:	4639      	mov	r1, r7
 8007396:	4630      	mov	r0, r6
 8007398:	eb04 0903 	add.w	r9, r4, r3
 800739c:	f000 fb5a 	bl	8007a54 <_sbrk_r>
 80073a0:	4581      	cmp	r9, r0
 80073a2:	d142      	bne.n	800742a <_malloc_r+0xea>
 80073a4:	6821      	ldr	r1, [r4, #0]
 80073a6:	1a6d      	subs	r5, r5, r1
 80073a8:	4629      	mov	r1, r5
 80073aa:	4630      	mov	r0, r6
 80073ac:	f7ff ffa6 	bl	80072fc <sbrk_aligned>
 80073b0:	3001      	adds	r0, #1
 80073b2:	d03a      	beq.n	800742a <_malloc_r+0xea>
 80073b4:	6823      	ldr	r3, [r4, #0]
 80073b6:	442b      	add	r3, r5
 80073b8:	6023      	str	r3, [r4, #0]
 80073ba:	f8d8 3000 	ldr.w	r3, [r8]
 80073be:	685a      	ldr	r2, [r3, #4]
 80073c0:	bb62      	cbnz	r2, 800741c <_malloc_r+0xdc>
 80073c2:	f8c8 7000 	str.w	r7, [r8]
 80073c6:	e00f      	b.n	80073e8 <_malloc_r+0xa8>
 80073c8:	6822      	ldr	r2, [r4, #0]
 80073ca:	1b52      	subs	r2, r2, r5
 80073cc:	d420      	bmi.n	8007410 <_malloc_r+0xd0>
 80073ce:	2a0b      	cmp	r2, #11
 80073d0:	d917      	bls.n	8007402 <_malloc_r+0xc2>
 80073d2:	1961      	adds	r1, r4, r5
 80073d4:	42a3      	cmp	r3, r4
 80073d6:	6025      	str	r5, [r4, #0]
 80073d8:	bf18      	it	ne
 80073da:	6059      	strne	r1, [r3, #4]
 80073dc:	6863      	ldr	r3, [r4, #4]
 80073de:	bf08      	it	eq
 80073e0:	f8c8 1000 	streq.w	r1, [r8]
 80073e4:	5162      	str	r2, [r4, r5]
 80073e6:	604b      	str	r3, [r1, #4]
 80073e8:	4630      	mov	r0, r6
 80073ea:	f000 f82f 	bl	800744c <__malloc_unlock>
 80073ee:	f104 000b 	add.w	r0, r4, #11
 80073f2:	1d23      	adds	r3, r4, #4
 80073f4:	f020 0007 	bic.w	r0, r0, #7
 80073f8:	1ac2      	subs	r2, r0, r3
 80073fa:	bf1c      	itt	ne
 80073fc:	1a1b      	subne	r3, r3, r0
 80073fe:	50a3      	strne	r3, [r4, r2]
 8007400:	e7af      	b.n	8007362 <_malloc_r+0x22>
 8007402:	6862      	ldr	r2, [r4, #4]
 8007404:	42a3      	cmp	r3, r4
 8007406:	bf0c      	ite	eq
 8007408:	f8c8 2000 	streq.w	r2, [r8]
 800740c:	605a      	strne	r2, [r3, #4]
 800740e:	e7eb      	b.n	80073e8 <_malloc_r+0xa8>
 8007410:	4623      	mov	r3, r4
 8007412:	6864      	ldr	r4, [r4, #4]
 8007414:	e7ae      	b.n	8007374 <_malloc_r+0x34>
 8007416:	463c      	mov	r4, r7
 8007418:	687f      	ldr	r7, [r7, #4]
 800741a:	e7b6      	b.n	800738a <_malloc_r+0x4a>
 800741c:	461a      	mov	r2, r3
 800741e:	685b      	ldr	r3, [r3, #4]
 8007420:	42a3      	cmp	r3, r4
 8007422:	d1fb      	bne.n	800741c <_malloc_r+0xdc>
 8007424:	2300      	movs	r3, #0
 8007426:	6053      	str	r3, [r2, #4]
 8007428:	e7de      	b.n	80073e8 <_malloc_r+0xa8>
 800742a:	230c      	movs	r3, #12
 800742c:	6033      	str	r3, [r6, #0]
 800742e:	4630      	mov	r0, r6
 8007430:	f000 f80c 	bl	800744c <__malloc_unlock>
 8007434:	e794      	b.n	8007360 <_malloc_r+0x20>
 8007436:	6005      	str	r5, [r0, #0]
 8007438:	e7d6      	b.n	80073e8 <_malloc_r+0xa8>
 800743a:	bf00      	nop
 800743c:	200025a4 	.word	0x200025a4

08007440 <__malloc_lock>:
 8007440:	4801      	ldr	r0, [pc, #4]	@ (8007448 <__malloc_lock+0x8>)
 8007442:	f7ff bf01 	b.w	8007248 <__retarget_lock_acquire_recursive>
 8007446:	bf00      	nop
 8007448:	2000259c 	.word	0x2000259c

0800744c <__malloc_unlock>:
 800744c:	4801      	ldr	r0, [pc, #4]	@ (8007454 <__malloc_unlock+0x8>)
 800744e:	f7ff befc 	b.w	800724a <__retarget_lock_release_recursive>
 8007452:	bf00      	nop
 8007454:	2000259c 	.word	0x2000259c

08007458 <__ssputs_r>:
 8007458:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800745c:	688e      	ldr	r6, [r1, #8]
 800745e:	461f      	mov	r7, r3
 8007460:	42be      	cmp	r6, r7
 8007462:	680b      	ldr	r3, [r1, #0]
 8007464:	4682      	mov	sl, r0
 8007466:	460c      	mov	r4, r1
 8007468:	4690      	mov	r8, r2
 800746a:	d82d      	bhi.n	80074c8 <__ssputs_r+0x70>
 800746c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007470:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8007474:	d026      	beq.n	80074c4 <__ssputs_r+0x6c>
 8007476:	6965      	ldr	r5, [r4, #20]
 8007478:	6909      	ldr	r1, [r1, #16]
 800747a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800747e:	eba3 0901 	sub.w	r9, r3, r1
 8007482:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007486:	1c7b      	adds	r3, r7, #1
 8007488:	444b      	add	r3, r9
 800748a:	106d      	asrs	r5, r5, #1
 800748c:	429d      	cmp	r5, r3
 800748e:	bf38      	it	cc
 8007490:	461d      	movcc	r5, r3
 8007492:	0553      	lsls	r3, r2, #21
 8007494:	d527      	bpl.n	80074e6 <__ssputs_r+0x8e>
 8007496:	4629      	mov	r1, r5
 8007498:	f7ff ff52 	bl	8007340 <_malloc_r>
 800749c:	4606      	mov	r6, r0
 800749e:	b360      	cbz	r0, 80074fa <__ssputs_r+0xa2>
 80074a0:	6921      	ldr	r1, [r4, #16]
 80074a2:	464a      	mov	r2, r9
 80074a4:	f7ff fed2 	bl	800724c <memcpy>
 80074a8:	89a3      	ldrh	r3, [r4, #12]
 80074aa:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80074ae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80074b2:	81a3      	strh	r3, [r4, #12]
 80074b4:	6126      	str	r6, [r4, #16]
 80074b6:	6165      	str	r5, [r4, #20]
 80074b8:	444e      	add	r6, r9
 80074ba:	eba5 0509 	sub.w	r5, r5, r9
 80074be:	6026      	str	r6, [r4, #0]
 80074c0:	60a5      	str	r5, [r4, #8]
 80074c2:	463e      	mov	r6, r7
 80074c4:	42be      	cmp	r6, r7
 80074c6:	d900      	bls.n	80074ca <__ssputs_r+0x72>
 80074c8:	463e      	mov	r6, r7
 80074ca:	6820      	ldr	r0, [r4, #0]
 80074cc:	4632      	mov	r2, r6
 80074ce:	4641      	mov	r1, r8
 80074d0:	f000 faa6 	bl	8007a20 <memmove>
 80074d4:	68a3      	ldr	r3, [r4, #8]
 80074d6:	1b9b      	subs	r3, r3, r6
 80074d8:	60a3      	str	r3, [r4, #8]
 80074da:	6823      	ldr	r3, [r4, #0]
 80074dc:	4433      	add	r3, r6
 80074de:	6023      	str	r3, [r4, #0]
 80074e0:	2000      	movs	r0, #0
 80074e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80074e6:	462a      	mov	r2, r5
 80074e8:	f000 fac4 	bl	8007a74 <_realloc_r>
 80074ec:	4606      	mov	r6, r0
 80074ee:	2800      	cmp	r0, #0
 80074f0:	d1e0      	bne.n	80074b4 <__ssputs_r+0x5c>
 80074f2:	6921      	ldr	r1, [r4, #16]
 80074f4:	4650      	mov	r0, sl
 80074f6:	f7ff feb7 	bl	8007268 <_free_r>
 80074fa:	230c      	movs	r3, #12
 80074fc:	f8ca 3000 	str.w	r3, [sl]
 8007500:	89a3      	ldrh	r3, [r4, #12]
 8007502:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007506:	81a3      	strh	r3, [r4, #12]
 8007508:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800750c:	e7e9      	b.n	80074e2 <__ssputs_r+0x8a>
	...

08007510 <_svfiprintf_r>:
 8007510:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007514:	4698      	mov	r8, r3
 8007516:	898b      	ldrh	r3, [r1, #12]
 8007518:	061b      	lsls	r3, r3, #24
 800751a:	b09d      	sub	sp, #116	@ 0x74
 800751c:	4607      	mov	r7, r0
 800751e:	460d      	mov	r5, r1
 8007520:	4614      	mov	r4, r2
 8007522:	d510      	bpl.n	8007546 <_svfiprintf_r+0x36>
 8007524:	690b      	ldr	r3, [r1, #16]
 8007526:	b973      	cbnz	r3, 8007546 <_svfiprintf_r+0x36>
 8007528:	2140      	movs	r1, #64	@ 0x40
 800752a:	f7ff ff09 	bl	8007340 <_malloc_r>
 800752e:	6028      	str	r0, [r5, #0]
 8007530:	6128      	str	r0, [r5, #16]
 8007532:	b930      	cbnz	r0, 8007542 <_svfiprintf_r+0x32>
 8007534:	230c      	movs	r3, #12
 8007536:	603b      	str	r3, [r7, #0]
 8007538:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800753c:	b01d      	add	sp, #116	@ 0x74
 800753e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007542:	2340      	movs	r3, #64	@ 0x40
 8007544:	616b      	str	r3, [r5, #20]
 8007546:	2300      	movs	r3, #0
 8007548:	9309      	str	r3, [sp, #36]	@ 0x24
 800754a:	2320      	movs	r3, #32
 800754c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007550:	f8cd 800c 	str.w	r8, [sp, #12]
 8007554:	2330      	movs	r3, #48	@ 0x30
 8007556:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 80076f4 <_svfiprintf_r+0x1e4>
 800755a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800755e:	f04f 0901 	mov.w	r9, #1
 8007562:	4623      	mov	r3, r4
 8007564:	469a      	mov	sl, r3
 8007566:	f813 2b01 	ldrb.w	r2, [r3], #1
 800756a:	b10a      	cbz	r2, 8007570 <_svfiprintf_r+0x60>
 800756c:	2a25      	cmp	r2, #37	@ 0x25
 800756e:	d1f9      	bne.n	8007564 <_svfiprintf_r+0x54>
 8007570:	ebba 0b04 	subs.w	fp, sl, r4
 8007574:	d00b      	beq.n	800758e <_svfiprintf_r+0x7e>
 8007576:	465b      	mov	r3, fp
 8007578:	4622      	mov	r2, r4
 800757a:	4629      	mov	r1, r5
 800757c:	4638      	mov	r0, r7
 800757e:	f7ff ff6b 	bl	8007458 <__ssputs_r>
 8007582:	3001      	adds	r0, #1
 8007584:	f000 80a7 	beq.w	80076d6 <_svfiprintf_r+0x1c6>
 8007588:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800758a:	445a      	add	r2, fp
 800758c:	9209      	str	r2, [sp, #36]	@ 0x24
 800758e:	f89a 3000 	ldrb.w	r3, [sl]
 8007592:	2b00      	cmp	r3, #0
 8007594:	f000 809f 	beq.w	80076d6 <_svfiprintf_r+0x1c6>
 8007598:	2300      	movs	r3, #0
 800759a:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800759e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80075a2:	f10a 0a01 	add.w	sl, sl, #1
 80075a6:	9304      	str	r3, [sp, #16]
 80075a8:	9307      	str	r3, [sp, #28]
 80075aa:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80075ae:	931a      	str	r3, [sp, #104]	@ 0x68
 80075b0:	4654      	mov	r4, sl
 80075b2:	2205      	movs	r2, #5
 80075b4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80075b8:	484e      	ldr	r0, [pc, #312]	@ (80076f4 <_svfiprintf_r+0x1e4>)
 80075ba:	f7f8 fe39 	bl	8000230 <memchr>
 80075be:	9a04      	ldr	r2, [sp, #16]
 80075c0:	b9d8      	cbnz	r0, 80075fa <_svfiprintf_r+0xea>
 80075c2:	06d0      	lsls	r0, r2, #27
 80075c4:	bf44      	itt	mi
 80075c6:	2320      	movmi	r3, #32
 80075c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075cc:	0711      	lsls	r1, r2, #28
 80075ce:	bf44      	itt	mi
 80075d0:	232b      	movmi	r3, #43	@ 0x2b
 80075d2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80075d6:	f89a 3000 	ldrb.w	r3, [sl]
 80075da:	2b2a      	cmp	r3, #42	@ 0x2a
 80075dc:	d015      	beq.n	800760a <_svfiprintf_r+0xfa>
 80075de:	9a07      	ldr	r2, [sp, #28]
 80075e0:	4654      	mov	r4, sl
 80075e2:	2000      	movs	r0, #0
 80075e4:	f04f 0c0a 	mov.w	ip, #10
 80075e8:	4621      	mov	r1, r4
 80075ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 80075ee:	3b30      	subs	r3, #48	@ 0x30
 80075f0:	2b09      	cmp	r3, #9
 80075f2:	d94b      	bls.n	800768c <_svfiprintf_r+0x17c>
 80075f4:	b1b0      	cbz	r0, 8007624 <_svfiprintf_r+0x114>
 80075f6:	9207      	str	r2, [sp, #28]
 80075f8:	e014      	b.n	8007624 <_svfiprintf_r+0x114>
 80075fa:	eba0 0308 	sub.w	r3, r0, r8
 80075fe:	fa09 f303 	lsl.w	r3, r9, r3
 8007602:	4313      	orrs	r3, r2
 8007604:	9304      	str	r3, [sp, #16]
 8007606:	46a2      	mov	sl, r4
 8007608:	e7d2      	b.n	80075b0 <_svfiprintf_r+0xa0>
 800760a:	9b03      	ldr	r3, [sp, #12]
 800760c:	1d19      	adds	r1, r3, #4
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	9103      	str	r1, [sp, #12]
 8007612:	2b00      	cmp	r3, #0
 8007614:	bfbb      	ittet	lt
 8007616:	425b      	neglt	r3, r3
 8007618:	f042 0202 	orrlt.w	r2, r2, #2
 800761c:	9307      	strge	r3, [sp, #28]
 800761e:	9307      	strlt	r3, [sp, #28]
 8007620:	bfb8      	it	lt
 8007622:	9204      	strlt	r2, [sp, #16]
 8007624:	7823      	ldrb	r3, [r4, #0]
 8007626:	2b2e      	cmp	r3, #46	@ 0x2e
 8007628:	d10a      	bne.n	8007640 <_svfiprintf_r+0x130>
 800762a:	7863      	ldrb	r3, [r4, #1]
 800762c:	2b2a      	cmp	r3, #42	@ 0x2a
 800762e:	d132      	bne.n	8007696 <_svfiprintf_r+0x186>
 8007630:	9b03      	ldr	r3, [sp, #12]
 8007632:	1d1a      	adds	r2, r3, #4
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	9203      	str	r2, [sp, #12]
 8007638:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800763c:	3402      	adds	r4, #2
 800763e:	9305      	str	r3, [sp, #20]
 8007640:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8007704 <_svfiprintf_r+0x1f4>
 8007644:	7821      	ldrb	r1, [r4, #0]
 8007646:	2203      	movs	r2, #3
 8007648:	4650      	mov	r0, sl
 800764a:	f7f8 fdf1 	bl	8000230 <memchr>
 800764e:	b138      	cbz	r0, 8007660 <_svfiprintf_r+0x150>
 8007650:	9b04      	ldr	r3, [sp, #16]
 8007652:	eba0 000a 	sub.w	r0, r0, sl
 8007656:	2240      	movs	r2, #64	@ 0x40
 8007658:	4082      	lsls	r2, r0
 800765a:	4313      	orrs	r3, r2
 800765c:	3401      	adds	r4, #1
 800765e:	9304      	str	r3, [sp, #16]
 8007660:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007664:	4824      	ldr	r0, [pc, #144]	@ (80076f8 <_svfiprintf_r+0x1e8>)
 8007666:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800766a:	2206      	movs	r2, #6
 800766c:	f7f8 fde0 	bl	8000230 <memchr>
 8007670:	2800      	cmp	r0, #0
 8007672:	d036      	beq.n	80076e2 <_svfiprintf_r+0x1d2>
 8007674:	4b21      	ldr	r3, [pc, #132]	@ (80076fc <_svfiprintf_r+0x1ec>)
 8007676:	bb1b      	cbnz	r3, 80076c0 <_svfiprintf_r+0x1b0>
 8007678:	9b03      	ldr	r3, [sp, #12]
 800767a:	3307      	adds	r3, #7
 800767c:	f023 0307 	bic.w	r3, r3, #7
 8007680:	3308      	adds	r3, #8
 8007682:	9303      	str	r3, [sp, #12]
 8007684:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007686:	4433      	add	r3, r6
 8007688:	9309      	str	r3, [sp, #36]	@ 0x24
 800768a:	e76a      	b.n	8007562 <_svfiprintf_r+0x52>
 800768c:	fb0c 3202 	mla	r2, ip, r2, r3
 8007690:	460c      	mov	r4, r1
 8007692:	2001      	movs	r0, #1
 8007694:	e7a8      	b.n	80075e8 <_svfiprintf_r+0xd8>
 8007696:	2300      	movs	r3, #0
 8007698:	3401      	adds	r4, #1
 800769a:	9305      	str	r3, [sp, #20]
 800769c:	4619      	mov	r1, r3
 800769e:	f04f 0c0a 	mov.w	ip, #10
 80076a2:	4620      	mov	r0, r4
 80076a4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80076a8:	3a30      	subs	r2, #48	@ 0x30
 80076aa:	2a09      	cmp	r2, #9
 80076ac:	d903      	bls.n	80076b6 <_svfiprintf_r+0x1a6>
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d0c6      	beq.n	8007640 <_svfiprintf_r+0x130>
 80076b2:	9105      	str	r1, [sp, #20]
 80076b4:	e7c4      	b.n	8007640 <_svfiprintf_r+0x130>
 80076b6:	fb0c 2101 	mla	r1, ip, r1, r2
 80076ba:	4604      	mov	r4, r0
 80076bc:	2301      	movs	r3, #1
 80076be:	e7f0      	b.n	80076a2 <_svfiprintf_r+0x192>
 80076c0:	ab03      	add	r3, sp, #12
 80076c2:	9300      	str	r3, [sp, #0]
 80076c4:	462a      	mov	r2, r5
 80076c6:	4b0e      	ldr	r3, [pc, #56]	@ (8007700 <_svfiprintf_r+0x1f0>)
 80076c8:	a904      	add	r1, sp, #16
 80076ca:	4638      	mov	r0, r7
 80076cc:	f3af 8000 	nop.w
 80076d0:	1c42      	adds	r2, r0, #1
 80076d2:	4606      	mov	r6, r0
 80076d4:	d1d6      	bne.n	8007684 <_svfiprintf_r+0x174>
 80076d6:	89ab      	ldrh	r3, [r5, #12]
 80076d8:	065b      	lsls	r3, r3, #25
 80076da:	f53f af2d 	bmi.w	8007538 <_svfiprintf_r+0x28>
 80076de:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80076e0:	e72c      	b.n	800753c <_svfiprintf_r+0x2c>
 80076e2:	ab03      	add	r3, sp, #12
 80076e4:	9300      	str	r3, [sp, #0]
 80076e6:	462a      	mov	r2, r5
 80076e8:	4b05      	ldr	r3, [pc, #20]	@ (8007700 <_svfiprintf_r+0x1f0>)
 80076ea:	a904      	add	r1, sp, #16
 80076ec:	4638      	mov	r0, r7
 80076ee:	f000 f879 	bl	80077e4 <_printf_i>
 80076f2:	e7ed      	b.n	80076d0 <_svfiprintf_r+0x1c0>
 80076f4:	08008434 	.word	0x08008434
 80076f8:	0800843e 	.word	0x0800843e
 80076fc:	00000000 	.word	0x00000000
 8007700:	08007459 	.word	0x08007459
 8007704:	0800843a 	.word	0x0800843a

08007708 <_printf_common>:
 8007708:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800770c:	4616      	mov	r6, r2
 800770e:	4698      	mov	r8, r3
 8007710:	688a      	ldr	r2, [r1, #8]
 8007712:	690b      	ldr	r3, [r1, #16]
 8007714:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007718:	4293      	cmp	r3, r2
 800771a:	bfb8      	it	lt
 800771c:	4613      	movlt	r3, r2
 800771e:	6033      	str	r3, [r6, #0]
 8007720:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8007724:	4607      	mov	r7, r0
 8007726:	460c      	mov	r4, r1
 8007728:	b10a      	cbz	r2, 800772e <_printf_common+0x26>
 800772a:	3301      	adds	r3, #1
 800772c:	6033      	str	r3, [r6, #0]
 800772e:	6823      	ldr	r3, [r4, #0]
 8007730:	0699      	lsls	r1, r3, #26
 8007732:	bf42      	ittt	mi
 8007734:	6833      	ldrmi	r3, [r6, #0]
 8007736:	3302      	addmi	r3, #2
 8007738:	6033      	strmi	r3, [r6, #0]
 800773a:	6825      	ldr	r5, [r4, #0]
 800773c:	f015 0506 	ands.w	r5, r5, #6
 8007740:	d106      	bne.n	8007750 <_printf_common+0x48>
 8007742:	f104 0a19 	add.w	sl, r4, #25
 8007746:	68e3      	ldr	r3, [r4, #12]
 8007748:	6832      	ldr	r2, [r6, #0]
 800774a:	1a9b      	subs	r3, r3, r2
 800774c:	42ab      	cmp	r3, r5
 800774e:	dc26      	bgt.n	800779e <_printf_common+0x96>
 8007750:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8007754:	6822      	ldr	r2, [r4, #0]
 8007756:	3b00      	subs	r3, #0
 8007758:	bf18      	it	ne
 800775a:	2301      	movne	r3, #1
 800775c:	0692      	lsls	r2, r2, #26
 800775e:	d42b      	bmi.n	80077b8 <_printf_common+0xb0>
 8007760:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8007764:	4641      	mov	r1, r8
 8007766:	4638      	mov	r0, r7
 8007768:	47c8      	blx	r9
 800776a:	3001      	adds	r0, #1
 800776c:	d01e      	beq.n	80077ac <_printf_common+0xa4>
 800776e:	6823      	ldr	r3, [r4, #0]
 8007770:	6922      	ldr	r2, [r4, #16]
 8007772:	f003 0306 	and.w	r3, r3, #6
 8007776:	2b04      	cmp	r3, #4
 8007778:	bf02      	ittt	eq
 800777a:	68e5      	ldreq	r5, [r4, #12]
 800777c:	6833      	ldreq	r3, [r6, #0]
 800777e:	1aed      	subeq	r5, r5, r3
 8007780:	68a3      	ldr	r3, [r4, #8]
 8007782:	bf0c      	ite	eq
 8007784:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007788:	2500      	movne	r5, #0
 800778a:	4293      	cmp	r3, r2
 800778c:	bfc4      	itt	gt
 800778e:	1a9b      	subgt	r3, r3, r2
 8007790:	18ed      	addgt	r5, r5, r3
 8007792:	2600      	movs	r6, #0
 8007794:	341a      	adds	r4, #26
 8007796:	42b5      	cmp	r5, r6
 8007798:	d11a      	bne.n	80077d0 <_printf_common+0xc8>
 800779a:	2000      	movs	r0, #0
 800779c:	e008      	b.n	80077b0 <_printf_common+0xa8>
 800779e:	2301      	movs	r3, #1
 80077a0:	4652      	mov	r2, sl
 80077a2:	4641      	mov	r1, r8
 80077a4:	4638      	mov	r0, r7
 80077a6:	47c8      	blx	r9
 80077a8:	3001      	adds	r0, #1
 80077aa:	d103      	bne.n	80077b4 <_printf_common+0xac>
 80077ac:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80077b0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80077b4:	3501      	adds	r5, #1
 80077b6:	e7c6      	b.n	8007746 <_printf_common+0x3e>
 80077b8:	18e1      	adds	r1, r4, r3
 80077ba:	1c5a      	adds	r2, r3, #1
 80077bc:	2030      	movs	r0, #48	@ 0x30
 80077be:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 80077c2:	4422      	add	r2, r4
 80077c4:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 80077c8:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 80077cc:	3302      	adds	r3, #2
 80077ce:	e7c7      	b.n	8007760 <_printf_common+0x58>
 80077d0:	2301      	movs	r3, #1
 80077d2:	4622      	mov	r2, r4
 80077d4:	4641      	mov	r1, r8
 80077d6:	4638      	mov	r0, r7
 80077d8:	47c8      	blx	r9
 80077da:	3001      	adds	r0, #1
 80077dc:	d0e6      	beq.n	80077ac <_printf_common+0xa4>
 80077de:	3601      	adds	r6, #1
 80077e0:	e7d9      	b.n	8007796 <_printf_common+0x8e>
	...

080077e4 <_printf_i>:
 80077e4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80077e8:	7e0f      	ldrb	r7, [r1, #24]
 80077ea:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80077ec:	2f78      	cmp	r7, #120	@ 0x78
 80077ee:	4691      	mov	r9, r2
 80077f0:	4680      	mov	r8, r0
 80077f2:	460c      	mov	r4, r1
 80077f4:	469a      	mov	sl, r3
 80077f6:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80077fa:	d807      	bhi.n	800780c <_printf_i+0x28>
 80077fc:	2f62      	cmp	r7, #98	@ 0x62
 80077fe:	d80a      	bhi.n	8007816 <_printf_i+0x32>
 8007800:	2f00      	cmp	r7, #0
 8007802:	f000 80d1 	beq.w	80079a8 <_printf_i+0x1c4>
 8007806:	2f58      	cmp	r7, #88	@ 0x58
 8007808:	f000 80b8 	beq.w	800797c <_printf_i+0x198>
 800780c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007810:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8007814:	e03a      	b.n	800788c <_printf_i+0xa8>
 8007816:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800781a:	2b15      	cmp	r3, #21
 800781c:	d8f6      	bhi.n	800780c <_printf_i+0x28>
 800781e:	a101      	add	r1, pc, #4	@ (adr r1, 8007824 <_printf_i+0x40>)
 8007820:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007824:	0800787d 	.word	0x0800787d
 8007828:	08007891 	.word	0x08007891
 800782c:	0800780d 	.word	0x0800780d
 8007830:	0800780d 	.word	0x0800780d
 8007834:	0800780d 	.word	0x0800780d
 8007838:	0800780d 	.word	0x0800780d
 800783c:	08007891 	.word	0x08007891
 8007840:	0800780d 	.word	0x0800780d
 8007844:	0800780d 	.word	0x0800780d
 8007848:	0800780d 	.word	0x0800780d
 800784c:	0800780d 	.word	0x0800780d
 8007850:	0800798f 	.word	0x0800798f
 8007854:	080078bb 	.word	0x080078bb
 8007858:	08007949 	.word	0x08007949
 800785c:	0800780d 	.word	0x0800780d
 8007860:	0800780d 	.word	0x0800780d
 8007864:	080079b1 	.word	0x080079b1
 8007868:	0800780d 	.word	0x0800780d
 800786c:	080078bb 	.word	0x080078bb
 8007870:	0800780d 	.word	0x0800780d
 8007874:	0800780d 	.word	0x0800780d
 8007878:	08007951 	.word	0x08007951
 800787c:	6833      	ldr	r3, [r6, #0]
 800787e:	1d1a      	adds	r2, r3, #4
 8007880:	681b      	ldr	r3, [r3, #0]
 8007882:	6032      	str	r2, [r6, #0]
 8007884:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007888:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800788c:	2301      	movs	r3, #1
 800788e:	e09c      	b.n	80079ca <_printf_i+0x1e6>
 8007890:	6833      	ldr	r3, [r6, #0]
 8007892:	6820      	ldr	r0, [r4, #0]
 8007894:	1d19      	adds	r1, r3, #4
 8007896:	6031      	str	r1, [r6, #0]
 8007898:	0606      	lsls	r6, r0, #24
 800789a:	d501      	bpl.n	80078a0 <_printf_i+0xbc>
 800789c:	681d      	ldr	r5, [r3, #0]
 800789e:	e003      	b.n	80078a8 <_printf_i+0xc4>
 80078a0:	0645      	lsls	r5, r0, #25
 80078a2:	d5fb      	bpl.n	800789c <_printf_i+0xb8>
 80078a4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80078a8:	2d00      	cmp	r5, #0
 80078aa:	da03      	bge.n	80078b4 <_printf_i+0xd0>
 80078ac:	232d      	movs	r3, #45	@ 0x2d
 80078ae:	426d      	negs	r5, r5
 80078b0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80078b4:	4858      	ldr	r0, [pc, #352]	@ (8007a18 <_printf_i+0x234>)
 80078b6:	230a      	movs	r3, #10
 80078b8:	e011      	b.n	80078de <_printf_i+0xfa>
 80078ba:	6821      	ldr	r1, [r4, #0]
 80078bc:	6833      	ldr	r3, [r6, #0]
 80078be:	0608      	lsls	r0, r1, #24
 80078c0:	f853 5b04 	ldr.w	r5, [r3], #4
 80078c4:	d402      	bmi.n	80078cc <_printf_i+0xe8>
 80078c6:	0649      	lsls	r1, r1, #25
 80078c8:	bf48      	it	mi
 80078ca:	b2ad      	uxthmi	r5, r5
 80078cc:	2f6f      	cmp	r7, #111	@ 0x6f
 80078ce:	4852      	ldr	r0, [pc, #328]	@ (8007a18 <_printf_i+0x234>)
 80078d0:	6033      	str	r3, [r6, #0]
 80078d2:	bf14      	ite	ne
 80078d4:	230a      	movne	r3, #10
 80078d6:	2308      	moveq	r3, #8
 80078d8:	2100      	movs	r1, #0
 80078da:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80078de:	6866      	ldr	r6, [r4, #4]
 80078e0:	60a6      	str	r6, [r4, #8]
 80078e2:	2e00      	cmp	r6, #0
 80078e4:	db05      	blt.n	80078f2 <_printf_i+0x10e>
 80078e6:	6821      	ldr	r1, [r4, #0]
 80078e8:	432e      	orrs	r6, r5
 80078ea:	f021 0104 	bic.w	r1, r1, #4
 80078ee:	6021      	str	r1, [r4, #0]
 80078f0:	d04b      	beq.n	800798a <_printf_i+0x1a6>
 80078f2:	4616      	mov	r6, r2
 80078f4:	fbb5 f1f3 	udiv	r1, r5, r3
 80078f8:	fb03 5711 	mls	r7, r3, r1, r5
 80078fc:	5dc7      	ldrb	r7, [r0, r7]
 80078fe:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007902:	462f      	mov	r7, r5
 8007904:	42bb      	cmp	r3, r7
 8007906:	460d      	mov	r5, r1
 8007908:	d9f4      	bls.n	80078f4 <_printf_i+0x110>
 800790a:	2b08      	cmp	r3, #8
 800790c:	d10b      	bne.n	8007926 <_printf_i+0x142>
 800790e:	6823      	ldr	r3, [r4, #0]
 8007910:	07df      	lsls	r7, r3, #31
 8007912:	d508      	bpl.n	8007926 <_printf_i+0x142>
 8007914:	6923      	ldr	r3, [r4, #16]
 8007916:	6861      	ldr	r1, [r4, #4]
 8007918:	4299      	cmp	r1, r3
 800791a:	bfde      	ittt	le
 800791c:	2330      	movle	r3, #48	@ 0x30
 800791e:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007922:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8007926:	1b92      	subs	r2, r2, r6
 8007928:	6122      	str	r2, [r4, #16]
 800792a:	f8cd a000 	str.w	sl, [sp]
 800792e:	464b      	mov	r3, r9
 8007930:	aa03      	add	r2, sp, #12
 8007932:	4621      	mov	r1, r4
 8007934:	4640      	mov	r0, r8
 8007936:	f7ff fee7 	bl	8007708 <_printf_common>
 800793a:	3001      	adds	r0, #1
 800793c:	d14a      	bne.n	80079d4 <_printf_i+0x1f0>
 800793e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8007942:	b004      	add	sp, #16
 8007944:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007948:	6823      	ldr	r3, [r4, #0]
 800794a:	f043 0320 	orr.w	r3, r3, #32
 800794e:	6023      	str	r3, [r4, #0]
 8007950:	4832      	ldr	r0, [pc, #200]	@ (8007a1c <_printf_i+0x238>)
 8007952:	2778      	movs	r7, #120	@ 0x78
 8007954:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007958:	6823      	ldr	r3, [r4, #0]
 800795a:	6831      	ldr	r1, [r6, #0]
 800795c:	061f      	lsls	r7, r3, #24
 800795e:	f851 5b04 	ldr.w	r5, [r1], #4
 8007962:	d402      	bmi.n	800796a <_printf_i+0x186>
 8007964:	065f      	lsls	r7, r3, #25
 8007966:	bf48      	it	mi
 8007968:	b2ad      	uxthmi	r5, r5
 800796a:	6031      	str	r1, [r6, #0]
 800796c:	07d9      	lsls	r1, r3, #31
 800796e:	bf44      	itt	mi
 8007970:	f043 0320 	orrmi.w	r3, r3, #32
 8007974:	6023      	strmi	r3, [r4, #0]
 8007976:	b11d      	cbz	r5, 8007980 <_printf_i+0x19c>
 8007978:	2310      	movs	r3, #16
 800797a:	e7ad      	b.n	80078d8 <_printf_i+0xf4>
 800797c:	4826      	ldr	r0, [pc, #152]	@ (8007a18 <_printf_i+0x234>)
 800797e:	e7e9      	b.n	8007954 <_printf_i+0x170>
 8007980:	6823      	ldr	r3, [r4, #0]
 8007982:	f023 0320 	bic.w	r3, r3, #32
 8007986:	6023      	str	r3, [r4, #0]
 8007988:	e7f6      	b.n	8007978 <_printf_i+0x194>
 800798a:	4616      	mov	r6, r2
 800798c:	e7bd      	b.n	800790a <_printf_i+0x126>
 800798e:	6833      	ldr	r3, [r6, #0]
 8007990:	6825      	ldr	r5, [r4, #0]
 8007992:	6961      	ldr	r1, [r4, #20]
 8007994:	1d18      	adds	r0, r3, #4
 8007996:	6030      	str	r0, [r6, #0]
 8007998:	062e      	lsls	r6, r5, #24
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	d501      	bpl.n	80079a2 <_printf_i+0x1be>
 800799e:	6019      	str	r1, [r3, #0]
 80079a0:	e002      	b.n	80079a8 <_printf_i+0x1c4>
 80079a2:	0668      	lsls	r0, r5, #25
 80079a4:	d5fb      	bpl.n	800799e <_printf_i+0x1ba>
 80079a6:	8019      	strh	r1, [r3, #0]
 80079a8:	2300      	movs	r3, #0
 80079aa:	6123      	str	r3, [r4, #16]
 80079ac:	4616      	mov	r6, r2
 80079ae:	e7bc      	b.n	800792a <_printf_i+0x146>
 80079b0:	6833      	ldr	r3, [r6, #0]
 80079b2:	1d1a      	adds	r2, r3, #4
 80079b4:	6032      	str	r2, [r6, #0]
 80079b6:	681e      	ldr	r6, [r3, #0]
 80079b8:	6862      	ldr	r2, [r4, #4]
 80079ba:	2100      	movs	r1, #0
 80079bc:	4630      	mov	r0, r6
 80079be:	f7f8 fc37 	bl	8000230 <memchr>
 80079c2:	b108      	cbz	r0, 80079c8 <_printf_i+0x1e4>
 80079c4:	1b80      	subs	r0, r0, r6
 80079c6:	6060      	str	r0, [r4, #4]
 80079c8:	6863      	ldr	r3, [r4, #4]
 80079ca:	6123      	str	r3, [r4, #16]
 80079cc:	2300      	movs	r3, #0
 80079ce:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80079d2:	e7aa      	b.n	800792a <_printf_i+0x146>
 80079d4:	6923      	ldr	r3, [r4, #16]
 80079d6:	4632      	mov	r2, r6
 80079d8:	4649      	mov	r1, r9
 80079da:	4640      	mov	r0, r8
 80079dc:	47d0      	blx	sl
 80079de:	3001      	adds	r0, #1
 80079e0:	d0ad      	beq.n	800793e <_printf_i+0x15a>
 80079e2:	6823      	ldr	r3, [r4, #0]
 80079e4:	079b      	lsls	r3, r3, #30
 80079e6:	d413      	bmi.n	8007a10 <_printf_i+0x22c>
 80079e8:	68e0      	ldr	r0, [r4, #12]
 80079ea:	9b03      	ldr	r3, [sp, #12]
 80079ec:	4298      	cmp	r0, r3
 80079ee:	bfb8      	it	lt
 80079f0:	4618      	movlt	r0, r3
 80079f2:	e7a6      	b.n	8007942 <_printf_i+0x15e>
 80079f4:	2301      	movs	r3, #1
 80079f6:	4632      	mov	r2, r6
 80079f8:	4649      	mov	r1, r9
 80079fa:	4640      	mov	r0, r8
 80079fc:	47d0      	blx	sl
 80079fe:	3001      	adds	r0, #1
 8007a00:	d09d      	beq.n	800793e <_printf_i+0x15a>
 8007a02:	3501      	adds	r5, #1
 8007a04:	68e3      	ldr	r3, [r4, #12]
 8007a06:	9903      	ldr	r1, [sp, #12]
 8007a08:	1a5b      	subs	r3, r3, r1
 8007a0a:	42ab      	cmp	r3, r5
 8007a0c:	dcf2      	bgt.n	80079f4 <_printf_i+0x210>
 8007a0e:	e7eb      	b.n	80079e8 <_printf_i+0x204>
 8007a10:	2500      	movs	r5, #0
 8007a12:	f104 0619 	add.w	r6, r4, #25
 8007a16:	e7f5      	b.n	8007a04 <_printf_i+0x220>
 8007a18:	08008445 	.word	0x08008445
 8007a1c:	08008456 	.word	0x08008456

08007a20 <memmove>:
 8007a20:	4288      	cmp	r0, r1
 8007a22:	b510      	push	{r4, lr}
 8007a24:	eb01 0402 	add.w	r4, r1, r2
 8007a28:	d902      	bls.n	8007a30 <memmove+0x10>
 8007a2a:	4284      	cmp	r4, r0
 8007a2c:	4623      	mov	r3, r4
 8007a2e:	d807      	bhi.n	8007a40 <memmove+0x20>
 8007a30:	1e43      	subs	r3, r0, #1
 8007a32:	42a1      	cmp	r1, r4
 8007a34:	d008      	beq.n	8007a48 <memmove+0x28>
 8007a36:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007a3a:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007a3e:	e7f8      	b.n	8007a32 <memmove+0x12>
 8007a40:	4402      	add	r2, r0
 8007a42:	4601      	mov	r1, r0
 8007a44:	428a      	cmp	r2, r1
 8007a46:	d100      	bne.n	8007a4a <memmove+0x2a>
 8007a48:	bd10      	pop	{r4, pc}
 8007a4a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007a4e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8007a52:	e7f7      	b.n	8007a44 <memmove+0x24>

08007a54 <_sbrk_r>:
 8007a54:	b538      	push	{r3, r4, r5, lr}
 8007a56:	4d06      	ldr	r5, [pc, #24]	@ (8007a70 <_sbrk_r+0x1c>)
 8007a58:	2300      	movs	r3, #0
 8007a5a:	4604      	mov	r4, r0
 8007a5c:	4608      	mov	r0, r1
 8007a5e:	602b      	str	r3, [r5, #0]
 8007a60:	f7f9 fec6 	bl	80017f0 <_sbrk>
 8007a64:	1c43      	adds	r3, r0, #1
 8007a66:	d102      	bne.n	8007a6e <_sbrk_r+0x1a>
 8007a68:	682b      	ldr	r3, [r5, #0]
 8007a6a:	b103      	cbz	r3, 8007a6e <_sbrk_r+0x1a>
 8007a6c:	6023      	str	r3, [r4, #0]
 8007a6e:	bd38      	pop	{r3, r4, r5, pc}
 8007a70:	20002598 	.word	0x20002598

08007a74 <_realloc_r>:
 8007a74:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a78:	4607      	mov	r7, r0
 8007a7a:	4614      	mov	r4, r2
 8007a7c:	460d      	mov	r5, r1
 8007a7e:	b921      	cbnz	r1, 8007a8a <_realloc_r+0x16>
 8007a80:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007a84:	4611      	mov	r1, r2
 8007a86:	f7ff bc5b 	b.w	8007340 <_malloc_r>
 8007a8a:	b92a      	cbnz	r2, 8007a98 <_realloc_r+0x24>
 8007a8c:	f7ff fbec 	bl	8007268 <_free_r>
 8007a90:	4625      	mov	r5, r4
 8007a92:	4628      	mov	r0, r5
 8007a94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a98:	f000 f81a 	bl	8007ad0 <_malloc_usable_size_r>
 8007a9c:	4284      	cmp	r4, r0
 8007a9e:	4606      	mov	r6, r0
 8007aa0:	d802      	bhi.n	8007aa8 <_realloc_r+0x34>
 8007aa2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8007aa6:	d8f4      	bhi.n	8007a92 <_realloc_r+0x1e>
 8007aa8:	4621      	mov	r1, r4
 8007aaa:	4638      	mov	r0, r7
 8007aac:	f7ff fc48 	bl	8007340 <_malloc_r>
 8007ab0:	4680      	mov	r8, r0
 8007ab2:	b908      	cbnz	r0, 8007ab8 <_realloc_r+0x44>
 8007ab4:	4645      	mov	r5, r8
 8007ab6:	e7ec      	b.n	8007a92 <_realloc_r+0x1e>
 8007ab8:	42b4      	cmp	r4, r6
 8007aba:	4622      	mov	r2, r4
 8007abc:	4629      	mov	r1, r5
 8007abe:	bf28      	it	cs
 8007ac0:	4632      	movcs	r2, r6
 8007ac2:	f7ff fbc3 	bl	800724c <memcpy>
 8007ac6:	4629      	mov	r1, r5
 8007ac8:	4638      	mov	r0, r7
 8007aca:	f7ff fbcd 	bl	8007268 <_free_r>
 8007ace:	e7f1      	b.n	8007ab4 <_realloc_r+0x40>

08007ad0 <_malloc_usable_size_r>:
 8007ad0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007ad4:	1f18      	subs	r0, r3, #4
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	bfbc      	itt	lt
 8007ada:	580b      	ldrlt	r3, [r1, r0]
 8007adc:	18c0      	addlt	r0, r0, r3
 8007ade:	4770      	bx	lr

08007ae0 <_init>:
 8007ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007ae2:	bf00      	nop
 8007ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007ae6:	bc08      	pop	{r3}
 8007ae8:	469e      	mov	lr, r3
 8007aea:	4770      	bx	lr

08007aec <_fini>:
 8007aec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007aee:	bf00      	nop
 8007af0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007af2:	bc08      	pop	{r3}
 8007af4:	469e      	mov	lr, r3
 8007af6:	4770      	bx	lr
