#ifndef __SYNTHESIS__
#include <fstream>
using namespace std;

  // Debug utility
  ofstream* global_debug_handle;

#endif //__SYNTHESIS__
// compute file: resnet88_compute.h
#include "resnet88_compute.h"

struct conv_stencil_op_hcompute_conv_stencil_10_166_to_conv_stencil_op_hcompute_conv_stencil_10_167_cache {
	// RAM Box: {[2, 2], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_2_75_to_conv_stencil_op_hcompute_conv_stencil_10_167_cache {
	// RAM Box: {[2, 2], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_11_148_to_conv_stencil_op_hcompute_conv_stencil_11_149_cache {
	// RAM Box: {[3, 3], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_3_74_to_conv_stencil_op_hcompute_conv_stencil_11_149_cache {
	// RAM Box: {[3, 3], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_12_130_to_conv_stencil_op_hcompute_conv_stencil_12_131_cache {
	// RAM Box: {[4, 4], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_4_73_to_conv_stencil_op_hcompute_conv_stencil_12_131_cache {
	// RAM Box: {[4, 4], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_13_112_to_conv_stencil_op_hcompute_conv_stencil_13_113_cache {
	// RAM Box: {[5, 5], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_5_72_to_conv_stencil_op_hcompute_conv_stencil_13_113_cache {
	// RAM Box: {[5, 5], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_14_94_to_conv_stencil_op_hcompute_conv_stencil_14_95_cache {
	// RAM Box: {[6, 6], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_6_71_to_conv_stencil_op_hcompute_conv_stencil_14_95_cache {
	// RAM Box: {[6, 6], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_15_76_to_conv_stencil_op_hcompute_conv_stencil_15_77_cache {
	// RAM Box: {[7, 7], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_7_70_to_conv_stencil_op_hcompute_conv_stencil_15_77_cache {
	// RAM Box: {[7, 7], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_185_to_conv_stencil_op_hcompute_conv_stencil_8_53_cache {
	// RAM Box: {[0, 0], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_8_52_to_conv_stencil_op_hcompute_conv_stencil_8_53_cache {
	// RAM Box: {[0, 0], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_1_184_to_conv_stencil_op_hcompute_conv_stencil_9_35_cache {
	// RAM Box: {[1, 1], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_9_34_to_conv_stencil_op_hcompute_conv_stencil_9_35_cache {
	// RAM Box: {[1, 1], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_8_52_to_conv_stencil_op_hcompute_hw_output_stencil_15_cache {
	// RAM Box: {[0, 0], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_9_34_to_conv_stencil_op_hcompute_hw_output_stencil_1_13_cache {
	// RAM Box: {[1, 1], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_10_166_to_conv_stencil_op_hcompute_hw_output_stencil_2_11_cache {
	// RAM Box: {[2, 2], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_11_148_to_conv_stencil_op_hcompute_hw_output_stencil_3_9_cache {
	// RAM Box: {[3, 3], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_12_130_to_conv_stencil_op_hcompute_hw_output_stencil_4_7_cache {
	// RAM Box: {[4, 4], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_13_112_to_conv_stencil_op_hcompute_hw_output_stencil_5_5_cache {
	// RAM Box: {[5, 5], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_14_94_to_conv_stencil_op_hcompute_hw_output_stencil_6_3_cache {
	// RAM Box: {[6, 6], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_op_hcompute_conv_stencil_15_76_to_conv_stencil_op_hcompute_hw_output_stencil_7_1_cache {
	// RAM Box: {[7, 7], [0, 27], [0, 27]}
  hw_uint<16> RAM[1][28][28];
  inline hw_uint<16> read(int d0, int d1, int d2) {
    return RAM[d0][d1][d2];
  }



	inline void write(const hw_uint<16> value, int d0, int d1, int d2) {
    RAM[d0][d1][d2] = value;
  }

};

struct conv_stencil_cache {
  // Reader addrs...
    // { op_hcompute_conv_stencil_10[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    // { op_hcompute_conv_stencil_11[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[3, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    // { op_hcompute_conv_stencil_12[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[4, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    // { op_hcompute_conv_stencil_13[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[5, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    // { op_hcompute_conv_stencil_14[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[6, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    // { op_hcompute_conv_stencil_15[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[7, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    // { op_hcompute_conv_stencil_8[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    // { op_hcompute_conv_stencil_9[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
    // { op_hcompute_hw_output_stencil[root = 0, pad_root_to_hw_output_s0_y_yi = 0, pad_pad_root_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
    // { op_hcompute_hw_output_stencil_1[root = 0, pad_root_to_hw_output_s0_y_yi_1 = 0, pad_pad_root_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1 = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1 = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
    // { op_hcompute_hw_output_stencil_2[root = 0, pad_root_to_hw_output_s0_y_yi_2 = 0, pad_pad_root_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2 = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2 = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
    // { op_hcompute_hw_output_stencil_3[root = 0, pad_root_to_hw_output_s0_y_yi_3 = 0, pad_pad_root_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3 = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3 = 0, hw_output_s0_y_yi_3, hw_output_s0_x_xi_3] -> conv_stencil[3, hw_output_s0_y_yi_3, hw_output_s0_x_xi_3] : 0 <= hw_output_s0_y_yi_3 <= 27 and 0 <= hw_output_s0_x_xi_3 <= 27 }
    // { op_hcompute_hw_output_stencil_4[root = 0, pad_root_to_hw_output_s0_y_yi_4 = 0, pad_pad_root_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4 = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4 = 0, hw_output_s0_y_yi_4, hw_output_s0_x_xi_4] -> conv_stencil[4, hw_output_s0_y_yi_4, hw_output_s0_x_xi_4] : 0 <= hw_output_s0_y_yi_4 <= 27 and 0 <= hw_output_s0_x_xi_4 <= 27 }
    // { op_hcompute_hw_output_stencil_5[root = 0, pad_root_to_hw_output_s0_y_yi_5 = 0, pad_pad_root_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5 = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5 = 0, hw_output_s0_y_yi_5, hw_output_s0_x_xi_5] -> conv_stencil[5, hw_output_s0_y_yi_5, hw_output_s0_x_xi_5] : 0 <= hw_output_s0_y_yi_5 <= 27 and 0 <= hw_output_s0_x_xi_5 <= 27 }
    // { op_hcompute_hw_output_stencil_6[root = 0, pad_root_to_hw_output_s0_y_yi_6 = 0, pad_pad_root_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6 = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6 = 0, hw_output_s0_y_yi_6, hw_output_s0_x_xi_6] -> conv_stencil[6, hw_output_s0_y_yi_6, hw_output_s0_x_xi_6] : 0 <= hw_output_s0_y_yi_6 <= 27 and 0 <= hw_output_s0_x_xi_6 <= 27 }
    // { op_hcompute_hw_output_stencil_7[root = 0, pad_root_to_hw_output_s0_y_yi_7 = 0, pad_pad_root_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7 = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7 = 0, hw_output_s0_y_yi_7, hw_output_s0_x_xi_7] -> conv_stencil[7, hw_output_s0_y_yi_7, hw_output_s0_x_xi_7] : 0 <= hw_output_s0_y_yi_7 <= 27 and 0 <= hw_output_s0_x_xi_7 <= 27 }
  // # of banks: 24
  conv_stencil_op_hcompute_conv_stencil_10_166_to_conv_stencil_op_hcompute_conv_stencil_10_167_cache conv_stencil_op_hcompute_conv_stencil_10_166_to_conv_stencil_op_hcompute_conv_stencil_10_167;
  conv_stencil_op_hcompute_conv_stencil_2_75_to_conv_stencil_op_hcompute_conv_stencil_10_167_cache conv_stencil_op_hcompute_conv_stencil_2_75_to_conv_stencil_op_hcompute_conv_stencil_10_167;
  conv_stencil_op_hcompute_conv_stencil_11_148_to_conv_stencil_op_hcompute_conv_stencil_11_149_cache conv_stencil_op_hcompute_conv_stencil_11_148_to_conv_stencil_op_hcompute_conv_stencil_11_149;
  conv_stencil_op_hcompute_conv_stencil_3_74_to_conv_stencil_op_hcompute_conv_stencil_11_149_cache conv_stencil_op_hcompute_conv_stencil_3_74_to_conv_stencil_op_hcompute_conv_stencil_11_149;
  conv_stencil_op_hcompute_conv_stencil_12_130_to_conv_stencil_op_hcompute_conv_stencil_12_131_cache conv_stencil_op_hcompute_conv_stencil_12_130_to_conv_stencil_op_hcompute_conv_stencil_12_131;
  conv_stencil_op_hcompute_conv_stencil_4_73_to_conv_stencil_op_hcompute_conv_stencil_12_131_cache conv_stencil_op_hcompute_conv_stencil_4_73_to_conv_stencil_op_hcompute_conv_stencil_12_131;
  conv_stencil_op_hcompute_conv_stencil_13_112_to_conv_stencil_op_hcompute_conv_stencil_13_113_cache conv_stencil_op_hcompute_conv_stencil_13_112_to_conv_stencil_op_hcompute_conv_stencil_13_113;
  conv_stencil_op_hcompute_conv_stencil_5_72_to_conv_stencil_op_hcompute_conv_stencil_13_113_cache conv_stencil_op_hcompute_conv_stencil_5_72_to_conv_stencil_op_hcompute_conv_stencil_13_113;
  conv_stencil_op_hcompute_conv_stencil_14_94_to_conv_stencil_op_hcompute_conv_stencil_14_95_cache conv_stencil_op_hcompute_conv_stencil_14_94_to_conv_stencil_op_hcompute_conv_stencil_14_95;
  conv_stencil_op_hcompute_conv_stencil_6_71_to_conv_stencil_op_hcompute_conv_stencil_14_95_cache conv_stencil_op_hcompute_conv_stencil_6_71_to_conv_stencil_op_hcompute_conv_stencil_14_95;
  conv_stencil_op_hcompute_conv_stencil_15_76_to_conv_stencil_op_hcompute_conv_stencil_15_77_cache conv_stencil_op_hcompute_conv_stencil_15_76_to_conv_stencil_op_hcompute_conv_stencil_15_77;
  conv_stencil_op_hcompute_conv_stencil_7_70_to_conv_stencil_op_hcompute_conv_stencil_15_77_cache conv_stencil_op_hcompute_conv_stencil_7_70_to_conv_stencil_op_hcompute_conv_stencil_15_77;
  conv_stencil_op_hcompute_conv_stencil_185_to_conv_stencil_op_hcompute_conv_stencil_8_53_cache conv_stencil_op_hcompute_conv_stencil_185_to_conv_stencil_op_hcompute_conv_stencil_8_53;
  conv_stencil_op_hcompute_conv_stencil_8_52_to_conv_stencil_op_hcompute_conv_stencil_8_53_cache conv_stencil_op_hcompute_conv_stencil_8_52_to_conv_stencil_op_hcompute_conv_stencil_8_53;
  conv_stencil_op_hcompute_conv_stencil_1_184_to_conv_stencil_op_hcompute_conv_stencil_9_35_cache conv_stencil_op_hcompute_conv_stencil_1_184_to_conv_stencil_op_hcompute_conv_stencil_9_35;
  conv_stencil_op_hcompute_conv_stencil_9_34_to_conv_stencil_op_hcompute_conv_stencil_9_35_cache conv_stencil_op_hcompute_conv_stencil_9_34_to_conv_stencil_op_hcompute_conv_stencil_9_35;
  conv_stencil_op_hcompute_conv_stencil_8_52_to_conv_stencil_op_hcompute_hw_output_stencil_15_cache conv_stencil_op_hcompute_conv_stencil_8_52_to_conv_stencil_op_hcompute_hw_output_stencil_15;
  conv_stencil_op_hcompute_conv_stencil_9_34_to_conv_stencil_op_hcompute_hw_output_stencil_1_13_cache conv_stencil_op_hcompute_conv_stencil_9_34_to_conv_stencil_op_hcompute_hw_output_stencil_1_13;
  conv_stencil_op_hcompute_conv_stencil_10_166_to_conv_stencil_op_hcompute_hw_output_stencil_2_11_cache conv_stencil_op_hcompute_conv_stencil_10_166_to_conv_stencil_op_hcompute_hw_output_stencil_2_11;
  conv_stencil_op_hcompute_conv_stencil_11_148_to_conv_stencil_op_hcompute_hw_output_stencil_3_9_cache conv_stencil_op_hcompute_conv_stencil_11_148_to_conv_stencil_op_hcompute_hw_output_stencil_3_9;
  conv_stencil_op_hcompute_conv_stencil_12_130_to_conv_stencil_op_hcompute_hw_output_stencil_4_7_cache conv_stencil_op_hcompute_conv_stencil_12_130_to_conv_stencil_op_hcompute_hw_output_stencil_4_7;
  conv_stencil_op_hcompute_conv_stencil_13_112_to_conv_stencil_op_hcompute_hw_output_stencil_5_5_cache conv_stencil_op_hcompute_conv_stencil_13_112_to_conv_stencil_op_hcompute_hw_output_stencil_5_5;
  conv_stencil_op_hcompute_conv_stencil_14_94_to_conv_stencil_op_hcompute_hw_output_stencil_6_3_cache conv_stencil_op_hcompute_conv_stencil_14_94_to_conv_stencil_op_hcompute_hw_output_stencil_6_3;
  conv_stencil_op_hcompute_conv_stencil_15_76_to_conv_stencil_op_hcompute_hw_output_stencil_7_1_cache conv_stencil_op_hcompute_conv_stencil_15_76_to_conv_stencil_op_hcompute_hw_output_stencil_7_1;
};



inline void conv_stencil_op_hcompute_conv_stencil_10_166_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_10_166, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_10_166_to_conv_stencil_op_hcompute_conv_stencil_10_167.write(conv_stencil_op_hcompute_conv_stencil_10_166, ((2)) - 2, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_10_166_to_conv_stencil_op_hcompute_hw_output_stencil_2_11.write(conv_stencil_op_hcompute_conv_stencil_10_166, ((2)) - 2, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_11_148_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_11_148, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_11_148_to_conv_stencil_op_hcompute_conv_stencil_11_149.write(conv_stencil_op_hcompute_conv_stencil_11_148, ((3)) - 3, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_11_148_to_conv_stencil_op_hcompute_hw_output_stencil_3_9.write(conv_stencil_op_hcompute_conv_stencil_11_148, ((3)) - 3, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_12_130_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_12_130, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_12_130_to_conv_stencil_op_hcompute_conv_stencil_12_131.write(conv_stencil_op_hcompute_conv_stencil_12_130, ((4)) - 4, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_12_130_to_conv_stencil_op_hcompute_hw_output_stencil_4_7.write(conv_stencil_op_hcompute_conv_stencil_12_130, ((4)) - 4, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_13_112_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_13_112, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_13_112_to_conv_stencil_op_hcompute_conv_stencil_13_113.write(conv_stencil_op_hcompute_conv_stencil_13_112, ((5)) - 5, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_13_112_to_conv_stencil_op_hcompute_hw_output_stencil_5_5.write(conv_stencil_op_hcompute_conv_stencil_13_112, ((5)) - 5, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_14_94_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_14_94, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_14_94_to_conv_stencil_op_hcompute_conv_stencil_14_95.write(conv_stencil_op_hcompute_conv_stencil_14_94, ((6)) - 6, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_14_94_to_conv_stencil_op_hcompute_hw_output_stencil_6_3.write(conv_stencil_op_hcompute_conv_stencil_14_94, ((6)) - 6, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_15_76_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_15_76, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_15_76_to_conv_stencil_op_hcompute_conv_stencil_15_77.write(conv_stencil_op_hcompute_conv_stencil_15_76, ((7)) - 7, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_15_76_to_conv_stencil_op_hcompute_hw_output_stencil_7_1.write(conv_stencil_op_hcompute_conv_stencil_15_76, ((7)) - 7, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_185_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_185, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_185_to_conv_stencil_op_hcompute_conv_stencil_8_53.write(conv_stencil_op_hcompute_conv_stencil_185, 0 - 0, ((1*conv_s0_y)) - 0, ((1*conv_s0_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_1_184_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_1_184, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_1_184_to_conv_stencil_op_hcompute_conv_stencil_9_35.write(conv_stencil_op_hcompute_conv_stencil_1_184, ((1)) - 1, ((1*conv_s0_y)) - 0, ((1*conv_s0_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_2_75_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_2_75, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_2_75_to_conv_stencil_op_hcompute_conv_stencil_10_167.write(conv_stencil_op_hcompute_conv_stencil_2_75, ((2)) - 2, ((1*conv_s0_y)) - 0, ((1*conv_s0_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_3_74_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_3_74, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_3_74_to_conv_stencil_op_hcompute_conv_stencil_11_149.write(conv_stencil_op_hcompute_conv_stencil_3_74, ((3)) - 3, ((1*conv_s0_y)) - 0, ((1*conv_s0_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_4_73_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_4_73, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_4_73_to_conv_stencil_op_hcompute_conv_stencil_12_131.write(conv_stencil_op_hcompute_conv_stencil_4_73, ((4)) - 4, ((1*conv_s0_y)) - 0, ((1*conv_s0_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_5_72_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_5_72, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_5_72_to_conv_stencil_op_hcompute_conv_stencil_13_113.write(conv_stencil_op_hcompute_conv_stencil_5_72, ((5)) - 5, ((1*conv_s0_y)) - 0, ((1*conv_s0_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_6_71_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_6_71, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_6_71_to_conv_stencil_op_hcompute_conv_stencil_14_95.write(conv_stencil_op_hcompute_conv_stencil_6_71, ((6)) - 6, ((1*conv_s0_y)) - 0, ((1*conv_s0_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_7_70_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_7_70, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_7_70_to_conv_stencil_op_hcompute_conv_stencil_15_77.write(conv_stencil_op_hcompute_conv_stencil_7_70, ((7)) - 7, ((1*conv_s0_y)) - 0, ((1*conv_s0_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_8_52_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_8_52, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_8_52_to_conv_stencil_op_hcompute_conv_stencil_8_53.write(conv_stencil_op_hcompute_conv_stencil_8_52, 0 - 0, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_8_52_to_conv_stencil_op_hcompute_hw_output_stencil_15.write(conv_stencil_op_hcompute_conv_stencil_8_52, 0 - 0, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
}

inline void conv_stencil_op_hcompute_conv_stencil_9_34_write(hw_uint<16>& conv_stencil_op_hcompute_conv_stencil_9_34, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_9_34_to_conv_stencil_op_hcompute_conv_stencil_9_35.write(conv_stencil_op_hcompute_conv_stencil_9_34, ((1)) - 1, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
  conv_stencil.conv_stencil_op_hcompute_conv_stencil_9_34_to_conv_stencil_op_hcompute_hw_output_stencil_1_13.write(conv_stencil_op_hcompute_conv_stencil_9_34, ((1)) - 1, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
}

inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_10_167_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_conv_stencil_10_167 read pattern: { op_hcompute_conv_stencil_10[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[2, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  if ((((((-1 + 1*conv_s1_r_x)) >= 0)) || ((((1*conv_s1_r_x)) == 0) && (((-1 + 1*conv_s1_r_y)) >= 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_10_166 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_10_166_to_conv_stencil_op_hcompute_conv_stencil_10_167.read(((2)) - 2, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_10_166;
  }

  
  if ((((((1*conv_s1_r_x)) == 0) && (((1*conv_s1_r_y)) == 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_2_75 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_2_75_to_conv_stencil_op_hcompute_conv_stencil_10_167.read(((2)) - 2, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_2_75;
  }

  
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_11_149_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_conv_stencil_11_149 read pattern: { op_hcompute_conv_stencil_11[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[3, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  if ((((((-1 + 1*conv_s1_r_x)) >= 0)) || ((((1*conv_s1_r_x)) == 0) && (((-1 + 1*conv_s1_r_y)) >= 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_11_148 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_11_148_to_conv_stencil_op_hcompute_conv_stencil_11_149.read(((3)) - 3, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_11_148;
  }

  
  if ((((((1*conv_s1_r_x)) == 0) && (((1*conv_s1_r_y)) == 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_3_74 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_3_74_to_conv_stencil_op_hcompute_conv_stencil_11_149.read(((3)) - 3, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_3_74;
  }

  
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_12_131_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_conv_stencil_12_131 read pattern: { op_hcompute_conv_stencil_12[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[4, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  if ((((((-1 + 1*conv_s1_r_x)) >= 0)) || ((((1*conv_s1_r_x)) == 0) && (((-1 + 1*conv_s1_r_y)) >= 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_12_130 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_12_130_to_conv_stencil_op_hcompute_conv_stencil_12_131.read(((4)) - 4, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_12_130;
  }

  
  if ((((((1*conv_s1_r_x)) == 0) && (((1*conv_s1_r_y)) == 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_4_73 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_4_73_to_conv_stencil_op_hcompute_conv_stencil_12_131.read(((4)) - 4, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_4_73;
  }

  
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_13_113_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_conv_stencil_13_113 read pattern: { op_hcompute_conv_stencil_13[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[5, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  if ((((((-1 + 1*conv_s1_r_x)) >= 0)) || ((((1*conv_s1_r_x)) == 0) && (((-1 + 1*conv_s1_r_y)) >= 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_13_112 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_13_112_to_conv_stencil_op_hcompute_conv_stencil_13_113.read(((5)) - 5, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_13_112;
  }

  
  if ((((((1*conv_s1_r_x)) == 0) && (((1*conv_s1_r_y)) == 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_5_72 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_5_72_to_conv_stencil_op_hcompute_conv_stencil_13_113.read(((5)) - 5, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_5_72;
  }

  
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_14_95_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_conv_stencil_14_95 read pattern: { op_hcompute_conv_stencil_14[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[6, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  if ((((((-1 + 1*conv_s1_r_x)) >= 0)) || ((((1*conv_s1_r_x)) == 0) && (((-1 + 1*conv_s1_r_y)) >= 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_14_94 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_14_94_to_conv_stencil_op_hcompute_conv_stencil_14_95.read(((6)) - 6, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_14_94;
  }

  
  if ((((((1*conv_s1_r_x)) == 0) && (((1*conv_s1_r_y)) == 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_6_71 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_6_71_to_conv_stencil_op_hcompute_conv_stencil_14_95.read(((6)) - 6, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_6_71;
  }

  
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_15_77_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_conv_stencil_15_77 read pattern: { op_hcompute_conv_stencil_15[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[7, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  if ((((((-1 + 1*conv_s1_r_x)) >= 0)) || ((((1*conv_s1_r_x)) == 0) && (((-1 + 1*conv_s1_r_y)) >= 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_15_76 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_15_76_to_conv_stencil_op_hcompute_conv_stencil_15_77.read(((7)) - 7, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_15_76;
  }

  
  if ((((((1*conv_s1_r_x)) == 0) && (((1*conv_s1_r_y)) == 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_7_70 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_7_70_to_conv_stencil_op_hcompute_conv_stencil_15_77.read(((7)) - 7, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_7_70;
  }

  
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_8_53_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_conv_stencil_8_53 read pattern: { op_hcompute_conv_stencil_8[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[0, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  if ((((((1*conv_s1_r_x)) == 0) && (((1*conv_s1_r_y)) == 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_185 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_185_to_conv_stencil_op_hcompute_conv_stencil_8_53.read(0 - 0, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_185;
  }

  
  if ((((((-1 + 1*conv_s1_r_x)) >= 0)) || ((((1*conv_s1_r_x)) == 0) && (((-1 + 1*conv_s1_r_y)) >= 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_8_52 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_8_52_to_conv_stencil_op_hcompute_conv_stencil_8_53.read(0 - 0, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_8_52;
  }

  
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_9_35_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_conv_stencil_9_35 read pattern: { op_hcompute_conv_stencil_9[root = 0, pad_root_to_conv_s1_r_y = 0, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x] -> conv_stencil[1, conv_s1_y, conv_s1_x] : 0 <= conv_s1_r_y <= 2 and 0 <= conv_s1_r_x <= 2 and 0 <= conv_s1_y <= 27 and 0 <= conv_s1_x <= 27 }
  if ((((((1*conv_s1_r_x)) == 0) && (((1*conv_s1_r_y)) == 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_1_184 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_1_184_to_conv_stencil_op_hcompute_conv_stencil_9_35.read(((1)) - 1, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_1_184;
  }

  
  if ((((((-1 + 1*conv_s1_r_x)) >= 0)) || ((((1*conv_s1_r_x)) == 0) && (((-1 + 1*conv_s1_r_y)) >= 0)))) {
    auto value_conv_stencil_op_hcompute_conv_stencil_9_34 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_9_34_to_conv_stencil_op_hcompute_conv_stencil_9_35.read(((1)) - 1, ((1*conv_s1_y)) - 0, ((1*conv_s1_x)) - 0);
    return value_conv_stencil_op_hcompute_conv_stencil_9_34;
  }

  
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_15_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi, int pad_pad_root_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi, int pad_pad_pad_root_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi, int hw_output_s0_y_yi, int hw_output_s0_x_xi, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_hw_output_stencil_15 read pattern: { op_hcompute_hw_output_stencil[root = 0, pad_root_to_hw_output_s0_y_yi = 0, pad_pad_root_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi = 0, hw_output_s0_y_yi, hw_output_s0_x_xi] -> conv_stencil[0, hw_output_s0_y_yi, hw_output_s0_x_xi] : 0 <= hw_output_s0_y_yi <= 27 and 0 <= hw_output_s0_x_xi <= 27 }
  auto value_conv_stencil_op_hcompute_conv_stencil_8_52 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_8_52_to_conv_stencil_op_hcompute_hw_output_stencil_15.read(0 - 0, ((1*hw_output_s0_y_yi)) - 0, ((1*hw_output_s0_x_xi)) - 0);
  return value_conv_stencil_op_hcompute_conv_stencil_8_52;
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_1_13_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi_1, int pad_pad_root_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1, int pad_pad_pad_root_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1, int hw_output_s0_y_yi_1, int hw_output_s0_x_xi_1, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_hw_output_stencil_1_13 read pattern: { op_hcompute_hw_output_stencil_1[root = 0, pad_root_to_hw_output_s0_y_yi_1 = 0, pad_pad_root_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1 = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1 = 0, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] -> conv_stencil[1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1] : 0 <= hw_output_s0_y_yi_1 <= 27 and 0 <= hw_output_s0_x_xi_1 <= 27 }
  auto value_conv_stencil_op_hcompute_conv_stencil_9_34 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_9_34_to_conv_stencil_op_hcompute_hw_output_stencil_1_13.read(((1)) - 1, ((1*hw_output_s0_y_yi_1)) - 0, ((1*hw_output_s0_x_xi_1)) - 0);
  return value_conv_stencil_op_hcompute_conv_stencil_9_34;
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_2_11_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi_2, int pad_pad_root_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2, int pad_pad_pad_root_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2, int hw_output_s0_y_yi_2, int hw_output_s0_x_xi_2, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_hw_output_stencil_2_11 read pattern: { op_hcompute_hw_output_stencil_2[root = 0, pad_root_to_hw_output_s0_y_yi_2 = 0, pad_pad_root_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2 = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2 = 0, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] -> conv_stencil[2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2] : 0 <= hw_output_s0_y_yi_2 <= 27 and 0 <= hw_output_s0_x_xi_2 <= 27 }
  auto value_conv_stencil_op_hcompute_conv_stencil_10_166 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_10_166_to_conv_stencil_op_hcompute_hw_output_stencil_2_11.read(((2)) - 2, ((1*hw_output_s0_y_yi_2)) - 0, ((1*hw_output_s0_x_xi_2)) - 0);
  return value_conv_stencil_op_hcompute_conv_stencil_10_166;
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_3_9_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi_3, int pad_pad_root_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3, int pad_pad_pad_root_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3, int hw_output_s0_y_yi_3, int hw_output_s0_x_xi_3, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_hw_output_stencil_3_9 read pattern: { op_hcompute_hw_output_stencil_3[root = 0, pad_root_to_hw_output_s0_y_yi_3 = 0, pad_pad_root_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3 = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3 = 0, hw_output_s0_y_yi_3, hw_output_s0_x_xi_3] -> conv_stencil[3, hw_output_s0_y_yi_3, hw_output_s0_x_xi_3] : 0 <= hw_output_s0_y_yi_3 <= 27 and 0 <= hw_output_s0_x_xi_3 <= 27 }
  auto value_conv_stencil_op_hcompute_conv_stencil_11_148 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_11_148_to_conv_stencil_op_hcompute_hw_output_stencil_3_9.read(((3)) - 3, ((1*hw_output_s0_y_yi_3)) - 0, ((1*hw_output_s0_x_xi_3)) - 0);
  return value_conv_stencil_op_hcompute_conv_stencil_11_148;
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_4_7_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi_4, int pad_pad_root_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4, int pad_pad_pad_root_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4, int hw_output_s0_y_yi_4, int hw_output_s0_x_xi_4, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_hw_output_stencil_4_7 read pattern: { op_hcompute_hw_output_stencil_4[root = 0, pad_root_to_hw_output_s0_y_yi_4 = 0, pad_pad_root_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4 = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4 = 0, hw_output_s0_y_yi_4, hw_output_s0_x_xi_4] -> conv_stencil[4, hw_output_s0_y_yi_4, hw_output_s0_x_xi_4] : 0 <= hw_output_s0_y_yi_4 <= 27 and 0 <= hw_output_s0_x_xi_4 <= 27 }
  auto value_conv_stencil_op_hcompute_conv_stencil_12_130 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_12_130_to_conv_stencil_op_hcompute_hw_output_stencil_4_7.read(((4)) - 4, ((1*hw_output_s0_y_yi_4)) - 0, ((1*hw_output_s0_x_xi_4)) - 0);
  return value_conv_stencil_op_hcompute_conv_stencil_12_130;
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_5_5_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi_5, int pad_pad_root_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5, int pad_pad_pad_root_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5, int hw_output_s0_y_yi_5, int hw_output_s0_x_xi_5, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_hw_output_stencil_5_5 read pattern: { op_hcompute_hw_output_stencil_5[root = 0, pad_root_to_hw_output_s0_y_yi_5 = 0, pad_pad_root_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5 = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5 = 0, hw_output_s0_y_yi_5, hw_output_s0_x_xi_5] -> conv_stencil[5, hw_output_s0_y_yi_5, hw_output_s0_x_xi_5] : 0 <= hw_output_s0_y_yi_5 <= 27 and 0 <= hw_output_s0_x_xi_5 <= 27 }
  auto value_conv_stencil_op_hcompute_conv_stencil_13_112 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_13_112_to_conv_stencil_op_hcompute_hw_output_stencil_5_5.read(((5)) - 5, ((1*hw_output_s0_y_yi_5)) - 0, ((1*hw_output_s0_x_xi_5)) - 0);
  return value_conv_stencil_op_hcompute_conv_stencil_13_112;
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_6_3_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi_6, int pad_pad_root_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6, int pad_pad_pad_root_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6, int hw_output_s0_y_yi_6, int hw_output_s0_x_xi_6, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_hw_output_stencil_6_3 read pattern: { op_hcompute_hw_output_stencil_6[root = 0, pad_root_to_hw_output_s0_y_yi_6 = 0, pad_pad_root_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6 = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6 = 0, hw_output_s0_y_yi_6, hw_output_s0_x_xi_6] -> conv_stencil[6, hw_output_s0_y_yi_6, hw_output_s0_x_xi_6] : 0 <= hw_output_s0_y_yi_6 <= 27 and 0 <= hw_output_s0_x_xi_6 <= 27 }
  auto value_conv_stencil_op_hcompute_conv_stencil_14_94 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_14_94_to_conv_stencil_op_hcompute_hw_output_stencil_6_3.read(((6)) - 6, ((1*hw_output_s0_y_yi_6)) - 0, ((1*hw_output_s0_x_xi_6)) - 0);
  return value_conv_stencil_op_hcompute_conv_stencil_14_94;
  return 0;
}

inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_7_1_select(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi_7, int pad_pad_root_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7, int pad_pad_pad_root_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7, int hw_output_s0_y_yi_7, int hw_output_s0_x_xi_7, int dynamic_address) {
#ifdef __SYTHESIS__
#endif //__SYNTHESIS__
  // conv_stencil_op_hcompute_hw_output_stencil_7_1 read pattern: { op_hcompute_hw_output_stencil_7[root = 0, pad_root_to_hw_output_s0_y_yi_7 = 0, pad_pad_root_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7 = 0, pad_pad_pad_root_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7 = 0, hw_output_s0_y_yi_7, hw_output_s0_x_xi_7] -> conv_stencil[7, hw_output_s0_y_yi_7, hw_output_s0_x_xi_7] : 0 <= hw_output_s0_y_yi_7 <= 27 and 0 <= hw_output_s0_x_xi_7 <= 27 }
  auto value_conv_stencil_op_hcompute_conv_stencil_15_76 = conv_stencil.conv_stencil_op_hcompute_conv_stencil_15_76_to_conv_stencil_op_hcompute_hw_output_stencil_7_1.read(((7)) - 7, ((1*hw_output_s0_y_yi_7)) - 0, ((1*hw_output_s0_x_xi_7)) - 0);
  return value_conv_stencil_op_hcompute_conv_stencil_15_76;
  return 0;
}

// # of bundles = 32
// op_hcompute_conv_stencil_10_read
//	conv_stencil_op_hcompute_conv_stencil_10_167
inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_10_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_conv_stencil_10_167

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_10_167_res = conv_stencil_op_hcompute_conv_stencil_10_167_select(conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_conv_stencil_10_167_res);
	return result;
}

// op_hcompute_conv_stencil_10_write
//	conv_stencil_op_hcompute_conv_stencil_10_166
inline void conv_stencil_op_hcompute_conv_stencil_10_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_10_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_10_166_res = op_hcompute_conv_stencil_10_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_10_166_write(conv_stencil_op_hcompute_conv_stencil_10_166_res, conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
}

// op_hcompute_conv_stencil_11_read
//	conv_stencil_op_hcompute_conv_stencil_11_149
inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_11_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_conv_stencil_11_149

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_11_149_res = conv_stencil_op_hcompute_conv_stencil_11_149_select(conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_conv_stencil_11_149_res);
	return result;
}

// op_hcompute_conv_stencil_11_write
//	conv_stencil_op_hcompute_conv_stencil_11_148
inline void conv_stencil_op_hcompute_conv_stencil_11_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_11_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_11_148_res = op_hcompute_conv_stencil_11_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_11_148_write(conv_stencil_op_hcompute_conv_stencil_11_148_res, conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
}

// op_hcompute_conv_stencil_12_read
//	conv_stencil_op_hcompute_conv_stencil_12_131
inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_12_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_conv_stencil_12_131

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_12_131_res = conv_stencil_op_hcompute_conv_stencil_12_131_select(conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_conv_stencil_12_131_res);
	return result;
}

// op_hcompute_conv_stencil_12_write
//	conv_stencil_op_hcompute_conv_stencil_12_130
inline void conv_stencil_op_hcompute_conv_stencil_12_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_12_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_12_130_res = op_hcompute_conv_stencil_12_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_12_130_write(conv_stencil_op_hcompute_conv_stencil_12_130_res, conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
}

// op_hcompute_conv_stencil_13_read
//	conv_stencil_op_hcompute_conv_stencil_13_113
inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_13_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_conv_stencil_13_113

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_13_113_res = conv_stencil_op_hcompute_conv_stencil_13_113_select(conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_conv_stencil_13_113_res);
	return result;
}

// op_hcompute_conv_stencil_13_write
//	conv_stencil_op_hcompute_conv_stencil_13_112
inline void conv_stencil_op_hcompute_conv_stencil_13_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_13_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_13_112_res = op_hcompute_conv_stencil_13_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_13_112_write(conv_stencil_op_hcompute_conv_stencil_13_112_res, conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
}

// op_hcompute_conv_stencil_14_read
//	conv_stencil_op_hcompute_conv_stencil_14_95
inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_14_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_conv_stencil_14_95

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_14_95_res = conv_stencil_op_hcompute_conv_stencil_14_95_select(conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_conv_stencil_14_95_res);
	return result;
}

// op_hcompute_conv_stencil_14_write
//	conv_stencil_op_hcompute_conv_stencil_14_94
inline void conv_stencil_op_hcompute_conv_stencil_14_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_14_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_14_94_res = op_hcompute_conv_stencil_14_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_14_94_write(conv_stencil_op_hcompute_conv_stencil_14_94_res, conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
}

// op_hcompute_conv_stencil_15_read
//	conv_stencil_op_hcompute_conv_stencil_15_77
inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_15_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_conv_stencil_15_77

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_15_77_res = conv_stencil_op_hcompute_conv_stencil_15_77_select(conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_conv_stencil_15_77_res);
	return result;
}

// op_hcompute_conv_stencil_15_write
//	conv_stencil_op_hcompute_conv_stencil_15_76
inline void conv_stencil_op_hcompute_conv_stencil_15_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_15_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_15_76_res = op_hcompute_conv_stencil_15_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_15_76_write(conv_stencil_op_hcompute_conv_stencil_15_76_res, conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
}

// op_hcompute_conv_stencil_1_write
//	conv_stencil_op_hcompute_conv_stencil_1_184
inline void conv_stencil_op_hcompute_conv_stencil_1_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_1_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_1_184_res = op_hcompute_conv_stencil_1_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_1_184_write(conv_stencil_op_hcompute_conv_stencil_1_184_res, conv_stencil, root, pad_root_to_conv_s0_y, pad_pad_root_to_conv_s0_y_to_conv_s0_y, pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, conv_s0_y, conv_s0_x, dynamic_address);
}

// op_hcompute_conv_stencil_2_write
//	conv_stencil_op_hcompute_conv_stencil_2_75
inline void conv_stencil_op_hcompute_conv_stencil_2_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_2_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_2_75_res = op_hcompute_conv_stencil_2_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_2_75_write(conv_stencil_op_hcompute_conv_stencil_2_75_res, conv_stencil, root, pad_root_to_conv_s0_y, pad_pad_root_to_conv_s0_y_to_conv_s0_y, pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, conv_s0_y, conv_s0_x, dynamic_address);
}

// op_hcompute_conv_stencil_3_write
//	conv_stencil_op_hcompute_conv_stencil_3_74
inline void conv_stencil_op_hcompute_conv_stencil_3_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_3_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_3_74_res = op_hcompute_conv_stencil_3_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_3_74_write(conv_stencil_op_hcompute_conv_stencil_3_74_res, conv_stencil, root, pad_root_to_conv_s0_y, pad_pad_root_to_conv_s0_y_to_conv_s0_y, pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, conv_s0_y, conv_s0_x, dynamic_address);
}

// op_hcompute_conv_stencil_4_write
//	conv_stencil_op_hcompute_conv_stencil_4_73
inline void conv_stencil_op_hcompute_conv_stencil_4_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_4_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_4_73_res = op_hcompute_conv_stencil_4_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_4_73_write(conv_stencil_op_hcompute_conv_stencil_4_73_res, conv_stencil, root, pad_root_to_conv_s0_y, pad_pad_root_to_conv_s0_y_to_conv_s0_y, pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, conv_s0_y, conv_s0_x, dynamic_address);
}

// op_hcompute_conv_stencil_5_write
//	conv_stencil_op_hcompute_conv_stencil_5_72
inline void conv_stencil_op_hcompute_conv_stencil_5_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_5_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_5_72_res = op_hcompute_conv_stencil_5_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_5_72_write(conv_stencil_op_hcompute_conv_stencil_5_72_res, conv_stencil, root, pad_root_to_conv_s0_y, pad_pad_root_to_conv_s0_y_to_conv_s0_y, pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, conv_s0_y, conv_s0_x, dynamic_address);
}

// op_hcompute_conv_stencil_6_write
//	conv_stencil_op_hcompute_conv_stencil_6_71
inline void conv_stencil_op_hcompute_conv_stencil_6_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_6_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_6_71_res = op_hcompute_conv_stencil_6_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_6_71_write(conv_stencil_op_hcompute_conv_stencil_6_71_res, conv_stencil, root, pad_root_to_conv_s0_y, pad_pad_root_to_conv_s0_y_to_conv_s0_y, pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, conv_s0_y, conv_s0_x, dynamic_address);
}

// op_hcompute_conv_stencil_7_write
//	conv_stencil_op_hcompute_conv_stencil_7_70
inline void conv_stencil_op_hcompute_conv_stencil_7_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_7_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_7_70_res = op_hcompute_conv_stencil_7_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_7_70_write(conv_stencil_op_hcompute_conv_stencil_7_70_res, conv_stencil, root, pad_root_to_conv_s0_y, pad_pad_root_to_conv_s0_y_to_conv_s0_y, pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, conv_s0_y, conv_s0_x, dynamic_address);
}

// op_hcompute_conv_stencil_8_read
//	conv_stencil_op_hcompute_conv_stencil_8_53
inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_8_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_conv_stencil_8_53

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_8_53_res = conv_stencil_op_hcompute_conv_stencil_8_53_select(conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_conv_stencil_8_53_res);
	return result;
}

// op_hcompute_conv_stencil_8_write
//	conv_stencil_op_hcompute_conv_stencil_8_52
inline void conv_stencil_op_hcompute_conv_stencil_8_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_8_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_8_52_res = op_hcompute_conv_stencil_8_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_8_52_write(conv_stencil_op_hcompute_conv_stencil_8_52_res, conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
}

// op_hcompute_conv_stencil_9_read
//	conv_stencil_op_hcompute_conv_stencil_9_35
inline hw_uint<16> conv_stencil_op_hcompute_conv_stencil_9_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_conv_stencil_9_35

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_9_35_res = conv_stencil_op_hcompute_conv_stencil_9_35_select(conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_conv_stencil_9_35_res);
	return result;
}

// op_hcompute_conv_stencil_9_write
//	conv_stencil_op_hcompute_conv_stencil_9_34
inline void conv_stencil_op_hcompute_conv_stencil_9_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_9_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s1_r_y, int conv_s1_r_y, int conv_s1_r_x, int conv_s1_y, int conv_s1_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_9_34_res = op_hcompute_conv_stencil_9_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_9_34_write(conv_stencil_op_hcompute_conv_stencil_9_34_res, conv_stencil, root, pad_root_to_conv_s1_r_y, conv_s1_r_y, conv_s1_r_x, conv_s1_y, conv_s1_x, dynamic_address);
}

// op_hcompute_conv_stencil_write
//	conv_stencil_op_hcompute_conv_stencil_185
inline void conv_stencil_op_hcompute_conv_stencil_write_bundle_write(hw_uint<16>& op_hcompute_conv_stencil_write, conv_stencil_cache& conv_stencil, int root, int pad_root_to_conv_s0_y, int pad_pad_root_to_conv_s0_y_to_conv_s0_y, int pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, int conv_s0_y, int conv_s0_x, int dynamic_address) {
	hw_uint<16> conv_stencil_op_hcompute_conv_stencil_185_res = op_hcompute_conv_stencil_write.extract<0, 15>();
	conv_stencil_op_hcompute_conv_stencil_185_write(conv_stencil_op_hcompute_conv_stencil_185_res, conv_stencil, root, pad_root_to_conv_s0_y, pad_pad_root_to_conv_s0_y_to_conv_s0_y, pad_pad_pad_root_to_conv_s0_y_to_conv_s0_y_to_conv_s0_y, conv_s0_y, conv_s0_x, dynamic_address);
}

// op_hcompute_hw_output_stencil_1_read
//	conv_stencil_op_hcompute_hw_output_stencil_1_13
inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_1_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi_1, int pad_pad_root_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1, int pad_pad_pad_root_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1, int hw_output_s0_y_yi_1, int hw_output_s0_x_xi_1, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_hw_output_stencil_1_13

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_1_13_res = conv_stencil_op_hcompute_hw_output_stencil_1_13_select(conv_stencil, root, pad_root_to_hw_output_s0_y_yi_1, pad_pad_root_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1, pad_pad_pad_root_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1_to_hw_output_s0_y_yi_1, hw_output_s0_y_yi_1, hw_output_s0_x_xi_1, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_hw_output_stencil_1_13_res);
	return result;
}

// op_hcompute_hw_output_stencil_2_read
//	conv_stencil_op_hcompute_hw_output_stencil_2_11
inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_2_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi_2, int pad_pad_root_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2, int pad_pad_pad_root_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2, int hw_output_s0_y_yi_2, int hw_output_s0_x_xi_2, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_hw_output_stencil_2_11

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_2_11_res = conv_stencil_op_hcompute_hw_output_stencil_2_11_select(conv_stencil, root, pad_root_to_hw_output_s0_y_yi_2, pad_pad_root_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2, pad_pad_pad_root_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2_to_hw_output_s0_y_yi_2, hw_output_s0_y_yi_2, hw_output_s0_x_xi_2, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_hw_output_stencil_2_11_res);
	return result;
}

// op_hcompute_hw_output_stencil_3_read
//	conv_stencil_op_hcompute_hw_output_stencil_3_9
inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_3_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi_3, int pad_pad_root_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3, int pad_pad_pad_root_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3, int hw_output_s0_y_yi_3, int hw_output_s0_x_xi_3, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_hw_output_stencil_3_9

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_3_9_res = conv_stencil_op_hcompute_hw_output_stencil_3_9_select(conv_stencil, root, pad_root_to_hw_output_s0_y_yi_3, pad_pad_root_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3, pad_pad_pad_root_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3_to_hw_output_s0_y_yi_3, hw_output_s0_y_yi_3, hw_output_s0_x_xi_3, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_hw_output_stencil_3_9_res);
	return result;
}

// op_hcompute_hw_output_stencil_4_read
//	conv_stencil_op_hcompute_hw_output_stencil_4_7
inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_4_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi_4, int pad_pad_root_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4, int pad_pad_pad_root_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4, int hw_output_s0_y_yi_4, int hw_output_s0_x_xi_4, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_hw_output_stencil_4_7

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_4_7_res = conv_stencil_op_hcompute_hw_output_stencil_4_7_select(conv_stencil, root, pad_root_to_hw_output_s0_y_yi_4, pad_pad_root_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4, pad_pad_pad_root_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4_to_hw_output_s0_y_yi_4, hw_output_s0_y_yi_4, hw_output_s0_x_xi_4, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_hw_output_stencil_4_7_res);
	return result;
}

// op_hcompute_hw_output_stencil_5_read
//	conv_stencil_op_hcompute_hw_output_stencil_5_5
inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_5_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi_5, int pad_pad_root_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5, int pad_pad_pad_root_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5, int hw_output_s0_y_yi_5, int hw_output_s0_x_xi_5, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_hw_output_stencil_5_5

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_5_5_res = conv_stencil_op_hcompute_hw_output_stencil_5_5_select(conv_stencil, root, pad_root_to_hw_output_s0_y_yi_5, pad_pad_root_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5, pad_pad_pad_root_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5_to_hw_output_s0_y_yi_5, hw_output_s0_y_yi_5, hw_output_s0_x_xi_5, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_hw_output_stencil_5_5_res);
	return result;
}

// op_hcompute_hw_output_stencil_6_read
//	conv_stencil_op_hcompute_hw_output_stencil_6_3
inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_6_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi_6, int pad_pad_root_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6, int pad_pad_pad_root_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6, int hw_output_s0_y_yi_6, int hw_output_s0_x_xi_6, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_hw_output_stencil_6_3

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_6_3_res = conv_stencil_op_hcompute_hw_output_stencil_6_3_select(conv_stencil, root, pad_root_to_hw_output_s0_y_yi_6, pad_pad_root_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6, pad_pad_pad_root_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6_to_hw_output_s0_y_yi_6, hw_output_s0_y_yi_6, hw_output_s0_x_xi_6, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_hw_output_stencil_6_3_res);
	return result;
}

// op_hcompute_hw_output_stencil_7_read
//	conv_stencil_op_hcompute_hw_output_stencil_7_1
inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_7_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi_7, int pad_pad_root_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7, int pad_pad_pad_root_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7, int hw_output_s0_y_yi_7, int hw_output_s0_x_xi_7, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_hw_output_stencil_7_1

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_7_1_res = conv_stencil_op_hcompute_hw_output_stencil_7_1_select(conv_stencil, root, pad_root_to_hw_output_s0_y_yi_7, pad_pad_root_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7, pad_pad_pad_root_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7_to_hw_output_s0_y_yi_7, hw_output_s0_y_yi_7, hw_output_s0_x_xi_7, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_hw_output_stencil_7_1_res);
	return result;
}

// op_hcompute_hw_output_stencil_read
//	conv_stencil_op_hcompute_hw_output_stencil_15
inline hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_read_bundle_read(conv_stencil_cache& conv_stencil, int root, int pad_root_to_hw_output_s0_y_yi, int pad_pad_root_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi, int pad_pad_pad_root_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi, int hw_output_s0_y_yi, int hw_output_s0_x_xi, int dynamic_address) {
  // # of ports in bundle: 1
    // conv_stencil_op_hcompute_hw_output_stencil_15

	hw_uint<16> result;
	hw_uint<16> conv_stencil_op_hcompute_hw_output_stencil_15_res = conv_stencil_op_hcompute_hw_output_stencil_15_select(conv_stencil, root, pad_root_to_hw_output_s0_y_yi, pad_pad_root_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi, pad_pad_pad_root_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi_to_hw_output_s0_y_yi, hw_output_s0_y_yi, hw_output_s0_x_xi, dynamic_address);
	set_at<0, 16>(result, conv_stencil_op_hcompute_hw_output_stencil_15_res);
	return result;
}

