Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Nov 28 16:17:16 2023
| Host         : athanasi-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -file uart_transmitter_timing_summary_routed.rpt -pb uart_transmitter_timing_summary_routed.pb -rpx uart_transmitter_timing_summary_routed.rpx -warn_on_violation
| Design       : uart_transmitter
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: baud_controller_tx_inst/counter_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trasmitter_baud_inst/sample_counter_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trasmitter_baud_inst/sample_counter_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trasmitter_baud_inst/sample_counter_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: trasmitter_baud_inst/sample_counter_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 2 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.553        0.000                      0                   47        0.316        0.000                      0                   47        4.500        0.000                       0                    30  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             3.553        0.000                      0                   20        0.316        0.000                      0                   20        4.500        0.000                       0                    30  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk            sys_clk                  6.604        0.000                      0                   27        0.410        0.000                      0                   27  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.553ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.316ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.553ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 2.002ns (31.042%)  route 4.447ns (68.958%))
  Logic Levels:           8  (BUFG=1 CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.228    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  baud_controller_tx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.822     6.506    baud_controller_tx_inst/counter_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.877     7.506    baud_controller_tx_inst/counter1_BUFG_inst_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_1/O
                         net (fo=20, routed)          0.920     8.551    counter1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.647 r  counter1_BUFG_inst/O
                         net (fo=22, routed)          1.828    10.475    baud_controller_tx_inst/DI[0]
    SLICE_X52Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.001 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.001    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.115 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.115    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.229 r  baud_controller_tx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    baud_controller_tx_inst/counter_reg[8]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  baud_controller_tx_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.343    baud_controller_tx_inst/counter_reg[12]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.677 r  baud_controller_tx_inst/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.677    baud_controller_tx_inst/counter_reg[16]_i_1_n_6
    SLICE_X52Y99         FDCE                                         r  baud_controller_tx_inst/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y99         FDCE                                         r  baud_controller_tx_inst/counter_reg[17]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062    15.230    baud_controller_tx_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.677    
  -------------------------------------------------------------------
                         slack                                  3.553    

Slack (MET) :             3.648ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.354ns  (logic 1.907ns (30.011%)  route 4.447ns (69.989%))
  Logic Levels:           8  (BUFG=1 CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.228    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  baud_controller_tx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.822     6.506    baud_controller_tx_inst/counter_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.877     7.506    baud_controller_tx_inst/counter1_BUFG_inst_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_1/O
                         net (fo=20, routed)          0.920     8.551    counter1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.647 r  counter1_BUFG_inst/O
                         net (fo=22, routed)          1.828    10.475    baud_controller_tx_inst/DI[0]
    SLICE_X52Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.001 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.001    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.115 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.115    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.229 r  baud_controller_tx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    baud_controller_tx_inst/counter_reg[8]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  baud_controller_tx_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.343    baud_controller_tx_inst/counter_reg[12]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.582 r  baud_controller_tx_inst/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.582    baud_controller_tx_inst/counter_reg[16]_i_1_n_5
    SLICE_X52Y99         FDCE                                         r  baud_controller_tx_inst/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y99         FDCE                                         r  baud_controller_tx_inst/counter_reg[18]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062    15.230    baud_controller_tx_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.582    
  -------------------------------------------------------------------
                         slack                                  3.648    

Slack (MET) :             3.664ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.338ns  (logic 1.891ns (29.835%)  route 4.447ns (70.165%))
  Logic Levels:           8  (BUFG=1 CARRY4=5 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.228    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  baud_controller_tx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.822     6.506    baud_controller_tx_inst/counter_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.877     7.506    baud_controller_tx_inst/counter1_BUFG_inst_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_1/O
                         net (fo=20, routed)          0.920     8.551    counter1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.647 r  counter1_BUFG_inst/O
                         net (fo=22, routed)          1.828    10.475    baud_controller_tx_inst/DI[0]
    SLICE_X52Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.001 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.001    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.115 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.115    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.229 r  baud_controller_tx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    baud_controller_tx_inst/counter_reg[8]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.343 r  baud_controller_tx_inst/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.343    baud_controller_tx_inst/counter_reg[12]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.566 r  baud_controller_tx_inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.566    baud_controller_tx_inst/counter_reg[16]_i_1_n_7
    SLICE_X52Y99         FDCE                                         r  baud_controller_tx_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y99         FDCE                                         r  baud_controller_tx_inst/counter_reg[16]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y99         FDCE (Setup_fdce_C_D)        0.062    15.230    baud_controller_tx_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.566    
  -------------------------------------------------------------------
                         slack                                  3.664    

Slack (MET) :             3.667ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.335ns  (logic 1.888ns (29.801%)  route 4.447ns (70.199%))
  Logic Levels:           7  (BUFG=1 CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.228    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  baud_controller_tx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.822     6.506    baud_controller_tx_inst/counter_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.877     7.506    baud_controller_tx_inst/counter1_BUFG_inst_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_1/O
                         net (fo=20, routed)          0.920     8.551    counter1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.647 r  counter1_BUFG_inst/O
                         net (fo=22, routed)          1.828    10.475    baud_controller_tx_inst/DI[0]
    SLICE_X52Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.001 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.001    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.115 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.115    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.229 r  baud_controller_tx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    baud_controller_tx_inst/counter_reg[8]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.563 r  baud_controller_tx_inst/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.563    baud_controller_tx_inst/counter_reg[12]_i_1_n_6
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[13]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062    15.230    baud_controller_tx_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.563    
  -------------------------------------------------------------------
                         slack                                  3.667    

Slack (MET) :             3.688ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 1.867ns (29.568%)  route 4.447ns (70.432%))
  Logic Levels:           7  (BUFG=1 CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.228    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  baud_controller_tx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.822     6.506    baud_controller_tx_inst/counter_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.877     7.506    baud_controller_tx_inst/counter1_BUFG_inst_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_1/O
                         net (fo=20, routed)          0.920     8.551    counter1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.647 r  counter1_BUFG_inst/O
                         net (fo=22, routed)          1.828    10.475    baud_controller_tx_inst/DI[0]
    SLICE_X52Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.001 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.001    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.115 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.115    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.229 r  baud_controller_tx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    baud_controller_tx_inst/counter_reg[8]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.542 r  baud_controller_tx_inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.542    baud_controller_tx_inst/counter_reg[12]_i_1_n_4
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[15]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062    15.230    baud_controller_tx_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.542    
  -------------------------------------------------------------------
                         slack                                  3.688    

Slack (MET) :             3.762ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 1.793ns (28.733%)  route 4.447ns (71.267%))
  Logic Levels:           7  (BUFG=1 CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.228    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  baud_controller_tx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.822     6.506    baud_controller_tx_inst/counter_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.877     7.506    baud_controller_tx_inst/counter1_BUFG_inst_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_1/O
                         net (fo=20, routed)          0.920     8.551    counter1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.647 r  counter1_BUFG_inst/O
                         net (fo=22, routed)          1.828    10.475    baud_controller_tx_inst/DI[0]
    SLICE_X52Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.001 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.001    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.115 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.115    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.229 r  baud_controller_tx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    baud_controller_tx_inst/counter_reg[8]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.468 r  baud_controller_tx_inst/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.468    baud_controller_tx_inst/counter_reg[12]_i_1_n_5
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[14]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062    15.230    baud_controller_tx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.468    
  -------------------------------------------------------------------
                         slack                                  3.762    

Slack (MET) :             3.778ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.224ns  (logic 1.777ns (28.550%)  route 4.447ns (71.450%))
  Logic Levels:           7  (BUFG=1 CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.228    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  baud_controller_tx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.822     6.506    baud_controller_tx_inst/counter_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.877     7.506    baud_controller_tx_inst/counter1_BUFG_inst_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_1/O
                         net (fo=20, routed)          0.920     8.551    counter1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.647 r  counter1_BUFG_inst/O
                         net (fo=22, routed)          1.828    10.475    baud_controller_tx_inst/DI[0]
    SLICE_X52Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.001 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.001    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.115 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.115    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.229 r  baud_controller_tx_inst/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.229    baud_controller_tx_inst/counter_reg[8]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.452 r  baud_controller_tx_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.452    baud_controller_tx_inst/counter_reg[12]_i_1_n_7
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y98         FDCE (Setup_fdce_C_D)        0.062    15.230    baud_controller_tx_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.452    
  -------------------------------------------------------------------
                         slack                                  3.778    

Slack (MET) :             3.781ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.221ns  (logic 1.774ns (28.515%)  route 4.447ns (71.485%))
  Logic Levels:           6  (BUFG=1 CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.228    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  baud_controller_tx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.822     6.506    baud_controller_tx_inst/counter_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.877     7.506    baud_controller_tx_inst/counter1_BUFG_inst_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_1/O
                         net (fo=20, routed)          0.920     8.551    counter1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.647 r  counter1_BUFG_inst/O
                         net (fo=22, routed)          1.828    10.475    baud_controller_tx_inst/DI[0]
    SLICE_X52Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.001 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.001    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.115 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.115    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.449 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.449    baud_controller_tx_inst/counter_reg[8]_i_1_n_6
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[9]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062    15.230    baud_controller_tx_inst/counter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.449    
  -------------------------------------------------------------------
                         slack                                  3.781    

Slack (MET) :             3.802ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.200ns  (logic 1.753ns (28.273%)  route 4.447ns (71.727%))
  Logic Levels:           6  (BUFG=1 CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.228    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  baud_controller_tx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.822     6.506    baud_controller_tx_inst/counter_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.877     7.506    baud_controller_tx_inst/counter1_BUFG_inst_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_1/O
                         net (fo=20, routed)          0.920     8.551    counter1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.647 r  counter1_BUFG_inst/O
                         net (fo=22, routed)          1.828    10.475    baud_controller_tx_inst/DI[0]
    SLICE_X52Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.001 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.001    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.115 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.115    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.428 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.428    baud_controller_tx_inst/counter_reg[8]_i_1_n_4
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062    15.230    baud_controller_tx_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  3.802    

Slack (MET) :             3.876ns  (required time - arrival time)
  Source:                 baud_controller_tx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        6.126ns  (logic 1.679ns (27.407%)  route 4.447ns (72.593%))
  Logic Levels:           6  (BUFG=1 CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.625     5.228    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  baud_controller_tx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.822     6.506    baud_controller_tx_inst/counter_reg[3]
    SLICE_X53Y96         LUT4 (Prop_lut4_I0_O)        0.124     6.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_3/O
                         net (fo=1, routed)           0.877     7.506    baud_controller_tx_inst/counter1_BUFG_inst_i_3_n_0
    SLICE_X53Y96         LUT5 (Prop_lut5_I1_O)        0.124     7.630 r  baud_controller_tx_inst/counter1_BUFG_inst_i_1/O
                         net (fo=20, routed)          0.920     8.551    counter1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     8.647 r  counter1_BUFG_inst/O
                         net (fo=22, routed)          1.828    10.475    baud_controller_tx_inst/DI[0]
    SLICE_X52Y95         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    11.001 r  baud_controller_tx_inst/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.001    baud_controller_tx_inst/counter_reg[0]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.115 r  baud_controller_tx_inst/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.115    baud_controller_tx_inst/counter_reg[4]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.354 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.354    baud_controller_tx_inst/counter_reg[8]_i_1_n_5
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
                         clock pessimism              0.276    15.204    
                         clock uncertainty           -0.035    15.168    
    SLICE_X52Y97         FDCE (Setup_fdce_C_D)        0.062    15.230    baud_controller_tx_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.230    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  3.876    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.249ns (59.140%)  route 0.172ns (40.860%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    baud_controller_tx_inst/CLK
    SLICE_X52Y96         FDCE                                         r  baud_controller_tx_inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  baud_controller_tx_inst/counter_reg[7]/Q
                         net (fo=2, routed)           0.172     1.796    baud_controller_tx_inst/counter_reg[7]
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.841 r  baud_controller_tx_inst/counter[4]_i_2/O
                         net (fo=1, routed)           0.000     1.841    baud_controller_tx_inst/counter[4]_i_2_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.904 r  baud_controller_tx_inst/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.904    baud_controller_tx_inst/counter_reg[4]_i_1_n_4
    SLICE_X52Y96         FDCE                                         r  baud_controller_tx_inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.834     1.999    baud_controller_tx_inst/CLK
    SLICE_X52Y96         FDCE                                         r  baud_controller_tx_inst/counter_reg[7]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    baud_controller_tx_inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.904    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.565     1.484    baud_controller_tx_inst/CLK
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  baud_controller_tx_inst/counter_reg[11]/Q
                         net (fo=2, routed)           0.173     1.798    baud_controller_tx_inst/counter_reg[11]
    SLICE_X52Y97         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  baud_controller_tx_inst/counter[8]_i_2/O
                         net (fo=1, routed)           0.000     1.843    baud_controller_tx_inst/counter[8]_i_2_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.906 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    baud_controller_tx_inst/counter_reg[8]_i_1_n_4
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.835     2.000    baud_controller_tx_inst/CLK
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105     1.589    baud_controller_tx_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.565     1.484    baud_controller_tx_inst/CLK
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  baud_controller_tx_inst/counter_reg[15]/Q
                         net (fo=2, routed)           0.173     1.798    baud_controller_tx_inst/counter_reg[15]
    SLICE_X52Y98         LUT2 (Prop_lut2_I0_O)        0.045     1.843 r  baud_controller_tx_inst/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.843    baud_controller_tx_inst/counter[12]_i_2_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.906 r  baud_controller_tx_inst/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.906    baud_controller_tx_inst/counter_reg[12]_i_1_n_4
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.835     2.000    baud_controller_tx_inst/CLK
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[15]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105     1.589    baud_controller_tx_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.249ns (58.995%)  route 0.173ns (41.005%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  baud_controller_tx_inst/counter_reg[3]/Q
                         net (fo=2, routed)           0.173     1.797    baud_controller_tx_inst/counter_reg[3]
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.842 r  baud_controller_tx_inst/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.842    baud_controller_tx_inst/counter[0]_i_2_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.905 r  baud_controller_tx_inst/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.905    baud_controller_tx_inst/counter_reg[0]_i_1_n_4
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.834     1.999    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[3]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    baud_controller_tx_inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.256ns (58.249%)  route 0.183ns (41.752%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.565     1.484    baud_controller_tx_inst/CLK
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  baud_controller_tx_inst/counter_reg[8]/Q
                         net (fo=2, routed)           0.183     1.809    baud_controller_tx_inst/counter_reg[8]
    SLICE_X52Y97         LUT5 (Prop_lut5_I3_O)        0.045     1.854 r  baud_controller_tx_inst/counter[8]_i_5/O
                         net (fo=1, routed)           0.000     1.854    baud_controller_tx_inst/counter[8]_i_5_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.924 r  baud_controller_tx_inst/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    baud_controller_tx_inst/counter_reg[8]_i_1_n_7
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.835     2.000    baud_controller_tx_inst/CLK
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[8]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y97         FDCE (Hold_fdce_C_D)         0.105     1.589    baud_controller_tx_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    baud_controller_tx_inst/CLK
    SLICE_X52Y96         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  baud_controller_tx_inst/counter_reg[4]/Q
                         net (fo=2, routed)           0.184     1.808    baud_controller_tx_inst/counter_reg[4]
    SLICE_X52Y96         LUT5 (Prop_lut5_I3_O)        0.045     1.853 r  baud_controller_tx_inst/counter[4]_i_5/O
                         net (fo=1, routed)           0.000     1.853    baud_controller_tx_inst/counter[4]_i_5_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.923 r  baud_controller_tx_inst/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    baud_controller_tx_inst/counter_reg[4]_i_1_n_7
    SLICE_X52Y96         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.834     1.999    baud_controller_tx_inst/CLK
    SLICE_X52Y96         FDCE                                         r  baud_controller_tx_inst/counter_reg[4]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y96         FDCE (Hold_fdce_C_D)         0.105     1.588    baud_controller_tx_inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.565     1.484    baud_controller_tx_inst/CLK
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y98         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  baud_controller_tx_inst/counter_reg[12]/Q
                         net (fo=2, routed)           0.185     1.810    baud_controller_tx_inst/counter_reg[12]
    SLICE_X52Y98         LUT4 (Prop_lut4_I2_O)        0.045     1.855 r  baud_controller_tx_inst/counter[12]_i_5/O
                         net (fo=1, routed)           0.000     1.855    baud_controller_tx_inst/counter[12]_i_5_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.925 r  baud_controller_tx_inst/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    baud_controller_tx_inst/counter_reg[12]_i_1_n_7
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.835     2.000    baud_controller_tx_inst/CLK
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y98         FDCE (Hold_fdce_C_D)         0.105     1.589    baud_controller_tx_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.085%)  route 0.185ns (41.915%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.565     1.484    baud_controller_tx_inst/CLK
    SLICE_X52Y99         FDCE                                         r  baud_controller_tx_inst/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 f  baud_controller_tx_inst/counter_reg[16]/Q
                         net (fo=2, routed)           0.185     1.810    baud_controller_tx_inst/counter_reg[16]
    SLICE_X52Y99         LUT2 (Prop_lut2_I0_O)        0.045     1.855 r  baud_controller_tx_inst/counter[16]_i_4/O
                         net (fo=1, routed)           0.000     1.855    baud_controller_tx_inst/counter[16]_i_4_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.925 r  baud_controller_tx_inst/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.925    baud_controller_tx_inst/counter_reg[16]_i_1_n_7
    SLICE_X52Y99         FDCE                                         r  baud_controller_tx_inst/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.835     2.000    baud_controller_tx_inst/CLK
    SLICE_X52Y99         FDCE                                         r  baud_controller_tx_inst/counter_reg[16]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X52Y99         FDCE (Hold_fdce_C_D)         0.105     1.589    baud_controller_tx_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 baud_controller_tx_inst/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (58.077%)  route 0.185ns (41.923%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDCE (Prop_fdce_C_Q)         0.141     1.624 f  baud_controller_tx_inst/counter_reg[0]/Q
                         net (fo=2, routed)           0.185     1.809    baud_controller_tx_inst/counter_reg[0]
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.045     1.854 r  baud_controller_tx_inst/counter[0]_i_5/O
                         net (fo=1, routed)           0.000     1.854    baud_controller_tx_inst/counter[0]_i_5_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.924 r  baud_controller_tx_inst/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    baud_controller_tx_inst/counter_reg[0]_i_1_n_7
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.834     1.999    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[0]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDCE (Hold_fdce_C_D)         0.105     1.588    baud_controller_tx_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sync_reest/reset_sync_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.164ns (40.990%)  route 0.236ns (59.010%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.647 r  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.236     1.883    sync_reest/temp
    SLICE_X50Y92         FDRE                                         r  sync_reest/reset_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.834     1.999    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/reset_sync_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X50Y92         FDRE (Hold_fdre_C_D)         0.059     1.542    sync_reest/reset_sync_reg
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.341    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    baud_controller_tx_inst/counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    baud_controller_tx_inst/counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y97    baud_controller_tx_inst/counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    baud_controller_tx_inst/counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    baud_controller_tx_inst/counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    baud_controller_tx_inst/counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y98    baud_controller_tx_inst/counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y99    baud_controller_tx_inst/counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X52Y99    baud_controller_tx_inst/counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    baud_controller_tx_inst/counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    baud_controller_tx_inst/counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    baud_controller_tx_inst/counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    baud_controller_tx_inst/counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    baud_controller_tx_inst/counter_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    baud_controller_tx_inst/counter_reg[5]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    baud_controller_tx_inst/counter_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y96    baud_controller_tx_inst/counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    sync_reest/reset_sync_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y92    sync_reest/temp_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    baud_controller_tx_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    baud_controller_tx_inst/counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    baud_controller_tx_inst/counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y97    baud_controller_tx_inst/counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    baud_controller_tx_inst/counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    baud_controller_tx_inst/counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    baud_controller_tx_inst/counter_reg[14]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y98    baud_controller_tx_inst/counter_reg[15]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y99    baud_controller_tx_inst/counter_reg[16]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X52Y99    baud_controller_tx_inst/counter_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.604ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.410ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.642ns (22.630%)  route 2.195ns (77.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.631     5.234    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.425    sync_reest/temp
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.549 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          1.522     8.071    baud_controller_tx_inst/AS[0]
    SLICE_X52Y99         FDCE                                         f  baud_controller_tx_inst/counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y99         FDCE                                         r  baud_controller_tx_inst/counter_reg[16]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X52Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    baud_controller_tx_inst/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.642ns (22.630%)  route 2.195ns (77.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.631     5.234    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.425    sync_reest/temp
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.549 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          1.522     8.071    baud_controller_tx_inst/AS[0]
    SLICE_X52Y99         FDCE                                         f  baud_controller_tx_inst/counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y99         FDCE                                         r  baud_controller_tx_inst/counter_reg[17]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X52Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    baud_controller_tx_inst/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.642ns (22.630%)  route 2.195ns (77.370%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.631     5.234    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.425    sync_reest/temp
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.549 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          1.522     8.071    baud_controller_tx_inst/AS[0]
    SLICE_X52Y99         FDCE                                         f  baud_controller_tx_inst/counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y99         FDCE                                         r  baud_controller_tx_inst/counter_reg[18]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X52Y99         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    baud_controller_tx_inst/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -8.071    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.742ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.642ns (23.790%)  route 2.057ns (76.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.631     5.234    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.425    sync_reest/temp
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.549 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          1.383     7.932    baud_controller_tx_inst/AS[0]
    SLICE_X52Y98         FDCE                                         f  baud_controller_tx_inst/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[12]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    baud_controller_tx_inst/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  6.742    

Slack (MET) :             6.742ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.642ns (23.790%)  route 2.057ns (76.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.631     5.234    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.425    sync_reest/temp
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.549 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          1.383     7.932    baud_controller_tx_inst/AS[0]
    SLICE_X52Y98         FDCE                                         f  baud_controller_tx_inst/counter_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[13]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    baud_controller_tx_inst/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  6.742    

Slack (MET) :             6.742ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.642ns (23.790%)  route 2.057ns (76.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.631     5.234    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.425    sync_reest/temp
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.549 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          1.383     7.932    baud_controller_tx_inst/AS[0]
    SLICE_X52Y98         FDCE                                         f  baud_controller_tx_inst/counter_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[14]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    baud_controller_tx_inst/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  6.742    

Slack (MET) :             6.742ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.699ns  (logic 0.642ns (23.790%)  route 2.057ns (76.210%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.631     5.234    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.425    sync_reest/temp
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.549 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          1.383     7.932    baud_controller_tx_inst/AS[0]
    SLICE_X52Y98         FDCE                                         f  baud_controller_tx_inst/counter_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y98         FDCE                                         r  baud_controller_tx_inst/counter_reg[15]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X52Y98         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    baud_controller_tx_inst/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -7.932    
  -------------------------------------------------------------------
                         slack                                  6.742    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.642ns (25.174%)  route 1.908ns (74.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.631     5.234    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.425    sync_reest/temp
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.549 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          1.235     7.784    baud_controller_tx_inst/AS[0]
    SLICE_X52Y97         FDCE                                         f  baud_controller_tx_inst/counter_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[10]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X52Y97         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    baud_controller_tx_inst/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.642ns (25.174%)  route 1.908ns (74.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.631     5.234    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.425    sync_reest/temp
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.549 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          1.235     7.784    baud_controller_tx_inst/AS[0]
    SLICE_X52Y97         FDCE                                         f  baud_controller_tx_inst/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[11]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X52Y97         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    baud_controller_tx_inst/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  6.890    

Slack (MET) :             6.890ns  (required time - arrival time)
  Source:                 sync_reest/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.550ns  (logic 0.642ns (25.174%)  route 1.908ns (74.826%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.234ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.631     5.234    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.518     5.752 f  sync_reest/temp_reg/Q
                         net (fo=2, routed)           0.673     6.425    sync_reest/temp
    SLICE_X50Y92         LUT3 (Prop_lut3_I0_O)        0.124     6.549 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          1.235     7.784    baud_controller_tx_inst/AS[0]
    SLICE_X52Y97         FDCE                                         f  baud_controller_tx_inst/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          1.505    14.928    baud_controller_tx_inst/CLK
    SLICE_X52Y97         FDCE                                         r  baud_controller_tx_inst/counter_reg[8]/C
                         clock pessimism              0.187    15.115    
                         clock uncertainty           -0.035    15.079    
    SLICE_X52Y97         FDCE (Recov_fdce_C_CLR)     -0.405    14.674    baud_controller_tx_inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.674    
                         arrival time                          -7.784    
  -------------------------------------------------------------------
                         slack                                  6.890    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_WR/data_reg[4]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.209ns (34.667%)  route 0.394ns (65.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.810    sync_reest/reset_sync
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.855 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          0.231     2.086    transmitter_WR/AS[0]
    SLICE_X54Y91         FDPE                                         f  transmitter_WR/data_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.833     1.998    transmitter_WR/CLK
    SLICE_X54Y91         FDPE                                         r  transmitter_WR/data_reg[4]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X54Y91         FDPE (Remov_fdpe_C_PRE)     -0.071     1.676    transmitter_WR/data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_WR/data_reg[5]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.209ns (34.667%)  route 0.394ns (65.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.810    sync_reest/reset_sync
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.855 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          0.231     2.086    transmitter_WR/AS[0]
    SLICE_X54Y91         FDPE                                         f  transmitter_WR/data_reg[5]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.833     1.998    transmitter_WR/CLK
    SLICE_X54Y91         FDPE                                         r  transmitter_WR/data_reg[5]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X54Y91         FDPE (Remov_fdpe_C_PRE)     -0.071     1.676    transmitter_WR/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_WR/data_reg[6]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.209ns (34.667%)  route 0.394ns (65.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.810    sync_reest/reset_sync
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.855 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          0.231     2.086    transmitter_WR/AS[0]
    SLICE_X54Y91         FDPE                                         f  transmitter_WR/data_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.833     1.998    transmitter_WR/CLK
    SLICE_X54Y91         FDPE                                         r  transmitter_WR/data_reg[6]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X54Y91         FDPE (Remov_fdpe_C_PRE)     -0.071     1.676    transmitter_WR/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_WR/data_reg[7]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.209ns (34.667%)  route 0.394ns (65.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.810    sync_reest/reset_sync
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.855 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          0.231     2.086    transmitter_WR/AS[0]
    SLICE_X54Y91         FDPE                                         f  transmitter_WR/data_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.833     1.998    transmitter_WR/CLK
    SLICE_X54Y91         FDPE                                         r  transmitter_WR/data_reg[7]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X54Y91         FDPE (Remov_fdpe_C_PRE)     -0.071     1.676    transmitter_WR/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_WR/data_reg[0]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.209ns (34.667%)  route 0.394ns (65.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.810    sync_reest/reset_sync
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.855 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          0.231     2.086    transmitter_WR/AS[0]
    SLICE_X55Y91         FDPE                                         f  transmitter_WR/data_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.833     1.998    transmitter_WR/CLK
    SLICE_X55Y91         FDPE                                         r  transmitter_WR/data_reg[0]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X55Y91         FDPE (Remov_fdpe_C_PRE)     -0.095     1.652    transmitter_WR/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_WR/data_reg[3]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.209ns (34.667%)  route 0.394ns (65.333%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.810    sync_reest/reset_sync
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.855 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          0.231     2.086    transmitter_WR/AS[0]
    SLICE_X55Y91         FDPE                                         f  transmitter_WR/data_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.833     1.998    transmitter_WR/CLK
    SLICE_X55Y91         FDPE                                         r  transmitter_WR/data_reg[3]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X55Y91         FDPE (Remov_fdpe_C_PRE)     -0.095     1.652    transmitter_WR/data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.434    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_WR/data_reg[1]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.209ns (33.778%)  route 0.410ns (66.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.810    sync_reest/reset_sync
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.855 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          0.247     2.102    transmitter_WR/AS[0]
    SLICE_X52Y91         FDPE                                         f  transmitter_WR/data_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.833     1.998    transmitter_WR/CLK
    SLICE_X52Y91         FDPE                                         r  transmitter_WR/data_reg[1]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X52Y91         FDPE (Remov_fdpe_C_PRE)     -0.095     1.652    transmitter_WR/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_WR/data_reg[2]/PRE
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.619ns  (logic 0.209ns (33.778%)  route 0.410ns (66.222%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.810    sync_reest/reset_sync
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.855 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          0.247     2.102    transmitter_WR/AS[0]
    SLICE_X52Y91         FDPE                                         f  transmitter_WR/data_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.833     1.998    transmitter_WR/CLK
    SLICE_X52Y91         FDPE                                         r  transmitter_WR/data_reg[2]/C
                         clock pessimism             -0.250     1.747    
    SLICE_X52Y91         FDPE (Remov_fdpe_C_PRE)     -0.095     1.652    transmitter_WR/data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.209ns (28.148%)  route 0.534ns (71.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.810    sync_reest/reset_sync
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.855 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          0.370     2.226    baud_controller_tx_inst/AS[0]
    SLICE_X52Y95         FDCE                                         f  baud_controller_tx_inst/counter_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.834     1.999    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[0]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X52Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.656    baud_controller_tx_inst/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.570    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 sync_reest/reset_sync_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_controller_tx_inst/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.209ns (28.148%)  route 0.534ns (71.852%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.564     1.483    sync_reest/CLK
    SLICE_X50Y92         FDRE                                         r  sync_reest/reset_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     1.647 f  sync_reest/reset_sync_reg/Q
                         net (fo=1, routed)           0.163     1.810    sync_reest/reset_sync
    SLICE_X50Y92         LUT3 (Prop_lut3_I1_O)        0.045     1.855 f  sync_reest/stages[3]_i_3/O
                         net (fo=35, routed)          0.370     2.226    baud_controller_tx_inst/AS[0]
    SLICE_X52Y95         FDCE                                         f  baud_controller_tx_inst/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=29, routed)          0.834     1.999    baud_controller_tx_inst/CLK
    SLICE_X52Y95         FDCE                                         r  baud_controller_tx_inst/counter_reg[1]/C
                         clock pessimism             -0.250     1.748    
    SLICE_X52Y95         FDCE (Remov_fdce_C_CLR)     -0.092     1.656    baud_controller_tx_inst/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           2.226    
  -------------------------------------------------------------------
                         slack                                  0.570    





