<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<html><head><meta http-equiv="Content-Type" content="text/html;charset=UTF-8">
<title>TLM 2: C:/ESLX/projects/TLMWG/tlm2/include/tlm/tlm_h/tlm_trans/tlm_2_interfaces/tlm_fw_bw_ifs.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css">
<link href="tabs.css" rel="stylesheet" type="text/css">
</head><body>
<!-- Generated by Doxygen 1.5.3 -->
<div class="tabs">
  <ul>
    <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
    <li><a href="namespaces.html"><span>Namespaces</span></a></li>
    <li><a href="annotated.html"><span>Classes</span></a></li>
    <li class="current"><a href="files.html"><span>Files</span></a></li>
  </ul>
</div>
<h1>C:/ESLX/projects/TLMWG/tlm2/include/tlm/tlm_h/tlm_trans/tlm_2_interfaces/tlm_fw_bw_ifs.h</h1><a href="tlm__fw__bw__ifs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/*****************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment"></span>
<a name="l00003"></a>00003 <span class="comment">  The following code is derived, directly or indirectly, from the SystemC</span>
<a name="l00004"></a>00004 <span class="comment">  source code Copyright (c) 1996-2008 by all Contributors.</span>
<a name="l00005"></a>00005 <span class="comment">  All Rights reserved.</span>
<a name="l00006"></a>00006 <span class="comment"></span>
<a name="l00007"></a>00007 <span class="comment">  The contents of this file are subject to the restrictions and limitations</span>
<a name="l00008"></a>00008 <span class="comment">  set forth in the SystemC Open Source License Version 3.0 (the "License");</span>
<a name="l00009"></a>00009 <span class="comment">  You may not use this file except in compliance with such restrictions and</span>
<a name="l00010"></a>00010 <span class="comment">  limitations. You may obtain instructions on how to receive a copy of the</span>
<a name="l00011"></a>00011 <span class="comment">  License at http://www.systemc.org/. Software distributed by Contributors</span>
<a name="l00012"></a>00012 <span class="comment">  under the License is distributed on an "AS IS" basis, WITHOUT WARRANTY OF</span>
<a name="l00013"></a>00013 <span class="comment">  ANY KIND, either express or implied. See the License for the specific</span>
<a name="l00014"></a>00014 <span class="comment">  language governing rights and limitations under the License.</span>
<a name="l00015"></a>00015 <span class="comment"></span>
<a name="l00016"></a>00016 <span class="comment"> *****************************************************************************/</span>
<a name="l00017"></a>00017 
<a name="l00018"></a>00018 <span class="preprocessor">#ifndef __TLM_FW_BW_IFS_H__</span>
<a name="l00019"></a>00019 <span class="preprocessor"></span><span class="preprocessor">#define __TLM_FW_BW_IFS_H__</span>
<a name="l00020"></a>00020 <span class="preprocessor"></span>
<a name="l00021"></a>00021 <span class="preprocessor">#include &lt;systemc&gt;</span>
<a name="l00022"></a>00022 <span class="preprocessor">#include "<a class="code" href="tlm__generic__payload_8h.html">tlm_h/tlm_trans/tlm_generic_payload/tlm_generic_payload.h</a>"</span>
<a name="l00023"></a>00023 <span class="preprocessor">#include "<a class="code" href="tlm__phase_8h.html">tlm_h/tlm_trans/tlm_generic_payload/tlm_phase.h</a>"</span>
<a name="l00024"></a>00024 
<a name="l00025"></a>00025 <span class="keyword">namespace </span>tlm {
<a name="l00026"></a>00026 
<a name="l00027"></a><a class="code" href="namespacetlm.html#dac10369502c45362dded44267fea971f9691927ab58a12f9e075fd128543271">00027</a> <span class="keyword">enum</span> <a class="code" href="namespacetlm.html#dac10369502c45362dded44267fea971">tlm_sync_enum</a> { <a class="code" href="namespacetlm.html#dac10369502c45362dded44267fea971f6204a34490ffed0970e74a5a08fb389">TLM_ACCEPTED</a>, <a class="code" href="namespacetlm.html#dac10369502c45362dded44267fea971f9691927ab58a12f9e075fd128543271">TLM_UPDATED</a>, <a class="code" href="namespacetlm.html#dac10369502c45362dded44267fea9711f3b5d4718b9ee198afca7753e5b7910">TLM_COMPLETED</a> };
<a name="l00028"></a>00028 
<a name="l00030"></a>00030 <span class="comment">// Basic interfaces</span>
<a name="l00032"></a>00032 <span class="comment"></span><span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = tlm_generic_payload,
<a name="l00033"></a>00033           <span class="keyword">typename</span> PHASE = tlm_phase&gt;
<a name="l00034"></a><a class="code" href="classtlm_1_1tlm__fw__nonblocking__transport__if.html">00034</a> <span class="keyword">class </span><a class="code" href="classtlm_1_1tlm__fw__nonblocking__transport__if.html">tlm_fw_nonblocking_transport_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> sc_core::<a class="code" href="classsc__core_1_1sc__interface.html">sc_interface</a> {
<a name="l00035"></a>00035 <span class="keyword">public</span>:
<a name="l00036"></a>00036   <span class="keyword">virtual</span> <a class="code" href="namespacetlm.html#dac10369502c45362dded44267fea971">tlm_sync_enum</a> <a class="code" href="classtlm_1_1tlm__fw__nonblocking__transport__if.html#542b68459126ea6c9431174df4f97d14">nb_transport_fw</a>(TRANS&amp; trans,
<a name="l00037"></a>00037                                         PHASE&amp; phase,
<a name="l00038"></a>00038                                         sc_core::sc_time&amp; t) = 0;
<a name="l00039"></a>00039 };
<a name="l00040"></a>00040 
<a name="l00041"></a>00041 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = <a class="code" href="classtlm_1_1tlm__generic__payload.html">tlm_generic_payload</a>,
<a name="l00042"></a>00042           <span class="keyword">typename</span> PHASE = <a class="code" href="classtlm_1_1tlm__phase.html">tlm_phase</a>&gt;
<a name="l00043"></a><a class="code" href="classtlm_1_1tlm__bw__nonblocking__transport__if.html">00043</a> <span class="keyword">class </span><a class="code" href="classtlm_1_1tlm__bw__nonblocking__transport__if.html">tlm_bw_nonblocking_transport_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> sc_core::<a class="code" href="classsc__core_1_1sc__interface.html">sc_interface</a> {
<a name="l00044"></a>00044 <span class="keyword">public</span>:
<a name="l00045"></a>00045   <span class="keyword">virtual</span> <a class="code" href="namespacetlm.html#dac10369502c45362dded44267fea971">tlm_sync_enum</a> <a class="code" href="classtlm_1_1tlm__bw__nonblocking__transport__if.html#3ec41ec9ff402632fae2d9a2c7f91022">nb_transport_bw</a>(TRANS&amp; trans,
<a name="l00046"></a>00046                                         PHASE&amp; phase,
<a name="l00047"></a>00047                                         sc_core::sc_time&amp; t) = 0;
<a name="l00048"></a>00048 };
<a name="l00049"></a>00049 
<a name="l00050"></a>00050 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = tlm_<span class="keyword">generic</span>_payload&gt;
<a name="l00051"></a><a class="code" href="classtlm_1_1tlm__blocking__transport__if.html">00051</a> <span class="keyword">class </span><a class="code" href="classtlm_1_1tlm__blocking__transport__if.html">tlm_blocking_transport_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> sc_core::sc_interface {
<a name="l00052"></a>00052 <span class="keyword">public</span>:
<a name="l00053"></a>00053   <span class="keyword">virtual</span> <span class="keywordtype">void</span> b_transport(TRANS&amp; trans,
<a name="l00054"></a>00054                            sc_core::sc_time&amp; t) = 0;
<a name="l00055"></a>00055 };
<a name="l00056"></a>00056 
<a name="l00058"></a>00058 <span class="comment">// DMI interfaces for getting and invalidating DMI pointers:</span>
<a name="l00060"></a>00060 <span class="comment"></span>
<a name="l00061"></a>00061 <span class="comment">// The semantics of the forward interface are as follows:</span>
<a name="l00062"></a>00062 <span class="comment">// </span>
<a name="l00063"></a>00063 <span class="comment">// - An initiator that wants to get direct access to a target's memory region</span>
<a name="l00064"></a>00064 <span class="comment">//   can call the get_direct_mem_ptr method with the 'trans' parameter set to</span>
<a name="l00065"></a>00065 <span class="comment">//   the address that it wants to gain access to. It sets the trans.m_command</span>
<a name="l00066"></a>00066 <span class="comment">//   to specify if the initiator intended use (read or write)</span>
<a name="l00067"></a>00067 <span class="comment">//   to the target's DMI region. The initiator is responsible for calling the</span>
<a name="l00068"></a>00068 <span class="comment">//   method with a freshly initialized tlm_dmi object either by using a newly</span>
<a name="l00069"></a>00069 <span class="comment">//   constructed object, or by calling an existing object's init() method.</span>
<a name="l00070"></a>00070 <span class="comment">// - Although a reference to a complete 'TRANS' type is passed to the get_</span>
<a name="l00071"></a>00071 <span class="comment">//   direct_mem_ptr call, only the address command, and extension fields are of</span>
<a name="l00072"></a>00072 <span class="comment">//   interest in most cases.</span>
<a name="l00073"></a>00073 <span class="comment">// - Read and write ranges are not necessarily identical. If they are, a target</span>
<a name="l00074"></a>00074 <span class="comment">//   can specify that the range is valid for all accesses with the tlm_data</span>
<a name="l00075"></a>00075 <span class="comment">//   m_type attribute in the.</span>
<a name="l00076"></a>00076 <span class="comment">// - The interconnect, if any, needs to decode the address and forward the</span>
<a name="l00077"></a>00077 <span class="comment">//   call to the corresponding target. It needs to handle the address exactly</span>
<a name="l00078"></a>00078 <span class="comment">//   as the target would expect on a transaction call, e.g. mask the address</span>
<a name="l00079"></a>00079 <span class="comment">//   according to the target's address width.</span>
<a name="l00080"></a>00080 <span class="comment">// - If the target supports DMI access for the given address, it sets the</span>
<a name="l00081"></a>00081 <span class="comment">//   data fields in the DMI struct and returns true.</span>
<a name="l00082"></a>00082 <span class="comment">// - If a target does not support DMI access it needs to return false.</span>
<a name="l00083"></a>00083 <span class="comment">//   The target can either set the correct address range in the DMI struct</span>
<a name="l00084"></a>00084 <span class="comment">//   to indicate the memory region where DMI is disallowed, or it can specify</span>
<a name="l00085"></a>00085 <span class="comment">//   the complete address range if it doesn't know it's memory range. In this</span>
<a name="l00086"></a>00086 <span class="comment">//   case the interconnect is responsible for clipping the address range to</span>
<a name="l00087"></a>00087 <span class="comment">//   the correct range that the target serves.</span>
<a name="l00088"></a>00088 <span class="comment">// - The interconnect must always translate the addresses to the initiator's</span>
<a name="l00089"></a>00089 <span class="comment">//   address space. This must be the inverse operation of what the</span>
<a name="l00090"></a>00090 <span class="comment">//   interconnect needed to do when forwarding the call. In case the</span>
<a name="l00091"></a>00091 <span class="comment">//   component wants to change any member of the tlm_dmi object, e.g. for</span>
<a name="l00092"></a>00092 <span class="comment">//   its own latency to the target's latency, it must only do so *after* the</span>
<a name="l00093"></a>00093 <span class="comment">//   target has been called. The target is always allowed to overwrite all</span>
<a name="l00094"></a>00094 <span class="comment">//   values in the tlm_dmi object.</span>
<a name="l00095"></a>00095 <span class="comment">// - In case the slave returned with an invalid region the bus/interconnect</span>
<a name="l00096"></a>00096 <span class="comment">//   must fill in the complete address region for the particular slave in the</span>
<a name="l00097"></a>00097 <span class="comment">//   DMI data structure.</span>
<a name="l00098"></a>00098 <span class="comment">//</span>
<a name="l00099"></a>00099 <span class="comment">// DMI hint optimization:</span>
<a name="l00100"></a>00100 <span class="comment">// </span>
<a name="l00101"></a>00101 <span class="comment">// Initiators may use the DMI hint in the tlm_generic_payload to avoid</span>
<a name="l00102"></a>00102 <span class="comment">// unnecessary DMI attempts. The recommended sequence of interface</span>
<a name="l00103"></a>00103 <span class="comment">// method calls would be:</span>
<a name="l00104"></a>00104 <span class="comment">//</span>
<a name="l00105"></a>00105 <span class="comment">// - The initiator first tries to check if it has a valid DMI region for the</span>
<a name="l00106"></a>00106 <span class="comment">//   address that it wants to access next.</span>
<a name="l00107"></a>00107 <span class="comment">// - If not, it performs a normal transaction.</span>
<a name="l00108"></a>00108 <span class="comment">// - If the DMI hint in this transaction is true, the initiator can try and</span>
<a name="l00109"></a>00109 <span class="comment">//   get the DMI region.</span>
<a name="l00110"></a>00110 <span class="comment">//</span>
<a name="l00111"></a>00111 <span class="comment">// Note that the DMI hint optimization is completely optional and every</span>
<a name="l00112"></a>00112 <span class="comment">// initiator model is free to ignore the DMI hint. However, a target is</span>
<a name="l00113"></a>00113 <span class="comment">// required to set the DMI hint to true if a DMI request on the given address</span>
<a name="l00114"></a>00114 <span class="comment">// with the given transaction type (read or write) would have succeeded.</span>
<a name="l00115"></a>00115 
<a name="l00116"></a>00116 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = tlm_<span class="keyword">generic</span>_payload&gt;
<a name="l00117"></a><a class="code" href="classtlm_1_1tlm__fw__direct__mem__if.html">00117</a> <span class="keyword">class </span><a class="code" href="classtlm_1_1tlm__fw__direct__mem__if.html">tlm_fw_direct_mem_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> sc_core::sc_interface
<a name="l00118"></a>00118 {
<a name="l00119"></a>00119 <span class="keyword">public</span>:
<a name="l00120"></a>00120   <span class="keyword">virtual</span> <span class="keywordtype">bool</span> get_direct_mem_ptr(TRANS&amp; trans,
<a name="l00121"></a>00121                                   <a class="code" href="classtlm_1_1tlm__dmi.html">tlm_dmi</a>&amp;  dmi_data) = 0;
<a name="l00122"></a>00122 };
<a name="l00123"></a>00123 
<a name="l00124"></a>00124 <span class="comment">// The semantics of the backwards call is as follows:</span>
<a name="l00125"></a>00125 <span class="comment">//</span>
<a name="l00126"></a>00126 <span class="comment">// - An interconnect component or a target is required to invalidate all</span>
<a name="l00127"></a>00127 <span class="comment">//   affected DMI regions whenever any change in the regions take place.</span>
<a name="l00128"></a>00128 <span class="comment">//   The exact rule is that a component must invalidate all those DMI regions</span>
<a name="l00129"></a>00129 <span class="comment">//   that it already reported, if it would answer the same DMI request</span>
<a name="l00130"></a>00130 <span class="comment">//   with any member of the tlm_dmi data structure set differently.</span>
<a name="l00131"></a>00131 <span class="comment">// - An interconnect component must forward the invalidate_direct_mem_ptr call</span>
<a name="l00132"></a>00132 <span class="comment">//   to all initiators that could potentially have a DMI pointer to the region</span>
<a name="l00133"></a>00133 <span class="comment">//   specified in the method arguments. A safe implementation is to call</span>
<a name="l00134"></a>00134 <span class="comment">//   every attached initiator.</span>
<a name="l00135"></a>00135 <span class="comment">// - An interconnect component must transform the address region of an</span>
<a name="l00136"></a>00136 <span class="comment">//   incoming invalidate_direct_mem_ptr to the corresponding address space</span>
<a name="l00137"></a>00137 <span class="comment">//   for the initiators. Basically, this is the same address transformation</span>
<a name="l00138"></a>00138 <span class="comment">//   that the interconnect does on the DMI ranges on the forward direction.</span>
<a name="l00139"></a>00139 <span class="comment">// - Each initiator must check if it has a pointer to the given region and</span>
<a name="l00140"></a>00140 <span class="comment">//   throw this away. It is recommended that the initiator throws away all DMI</span>
<a name="l00141"></a>00141 <span class="comment">//   regions that have any overlap with the given regions, but this is not a</span>
<a name="l00142"></a>00142 <span class="comment">//   hard requirement.</span>
<a name="l00143"></a>00143 <span class="comment">//</span>
<a name="l00144"></a>00144 <span class="comment">// - A full DMI pointer invalidation, e.g. for a bus remap can be signaled</span>
<a name="l00145"></a>00145 <span class="comment">//   by setting the range: 0x0 - 0xffffffffffffffffull = (sc_dt::uint64)-1</span>
<a name="l00146"></a>00146 <span class="comment">// - An initiator must throw away all DMI pointers in this case.</span>
<a name="l00147"></a>00147 <span class="comment">//</span>
<a name="l00148"></a>00148 <span class="comment">// - Under no circumstances a model is allowed to call the get_direct_mem_ptr</span>
<a name="l00149"></a>00149 <span class="comment">//   from within the invalidate_direct_mem_ptr method, directly or indirectly.</span>
<a name="l00150"></a>00150 <span class="comment">//</span>
<a name="l00151"></a><a class="code" href="classtlm_1_1tlm__bw__direct__mem__if.html">00151</a> <span class="keyword">class </span><a class="code" href="classtlm_1_1tlm__bw__direct__mem__if.html">tlm_bw_direct_mem_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> sc_core::sc_interface
<a name="l00152"></a>00152 {
<a name="l00153"></a>00153 <span class="keyword">public</span>:
<a name="l00154"></a>00154   <span class="keyword">virtual</span> <span class="keywordtype">void</span> invalidate_direct_mem_ptr(sc_dt::uint64 start_range,
<a name="l00155"></a>00155                                          sc_dt::uint64 end_range) = 0;
<a name="l00156"></a>00156 };
<a name="l00157"></a>00157 
<a name="l00159"></a>00159 <span class="comment">// debug interface for memory access</span>
<a name="l00161"></a>00161 <span class="comment"></span><span class="comment">//</span>
<a name="l00162"></a>00162 <span class="comment">// This interface can be used to gain access to a targets memory or registers</span>
<a name="l00163"></a>00163 <span class="comment">// in a non-intrusive manner. No side effects, waits or event notifications</span>
<a name="l00164"></a>00164 <span class="comment">// must happen in the course of the method.</span>
<a name="l00165"></a>00165 <span class="comment">//</span>
<a name="l00166"></a>00166 <span class="comment">// Semantics:</span>
<a name="l00167"></a>00167 <span class="comment">// - The initiator calls the transport_dbg method with transaction 'trans' as</span>
<a name="l00168"></a>00168 <span class="comment">//   argument. The commonly used parts of trans for debug are:</span>
<a name="l00169"></a>00169 <span class="comment">//   . address: The start address that it wants to peek or poke.</span>
<a name="l00170"></a>00170 <span class="comment">//   . length:  The number of bytes that it requests to read or write.</span>
<a name="l00171"></a>00171 <span class="comment">//   . command: Indicates a read or write access.</span>
<a name="l00172"></a>00172 <span class="comment">//   . data:    A pointer to the initiator-allocated data buffer, which must</span>
<a name="l00173"></a>00173 <span class="comment">//              be at least num_bytes large. The data is always organized in</span>
<a name="l00174"></a>00174 <span class="comment">//              the endianness of the machine.</span>
<a name="l00175"></a>00175 <span class="comment">//   . extensions: Any extension that could affect the transaction.</span>
<a name="l00176"></a>00176 <span class="comment">// - The interconnect, if any, will decode the address and forward the call to</span>
<a name="l00177"></a>00177 <span class="comment">//   the appropriate target.</span>
<a name="l00178"></a>00178 <span class="comment">// - The target must return the number of successfully transmitted bytes, where</span>
<a name="l00179"></a>00179 <span class="comment">//   this number must be &lt;= num_bytes. Thus, a target can safely return 0 if it</span>
<a name="l00180"></a>00180 <span class="comment">//   does not support debug transactions.</span>
<a name="l00181"></a>00181 <span class="comment">//</span>
<a name="l00182"></a>00182 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> TRANS = tlm_<span class="keyword">generic</span>_payload&gt;
<a name="l00183"></a><a class="code" href="classtlm_1_1tlm__transport__dbg__if.html">00183</a> <span class="keyword">class </span><a class="code" href="classtlm_1_1tlm__transport__dbg__if.html">tlm_transport_dbg_if</a> : <span class="keyword">public</span> <span class="keyword">virtual</span> sc_core::sc_interface
<a name="l00184"></a>00184 {
<a name="l00185"></a>00185 <span class="keyword">public</span>:
<a name="l00186"></a>00186   <span class="comment">// The return value of defines the number of bytes successfully</span>
<a name="l00187"></a>00187   <span class="comment">// transferred.</span>
<a name="l00188"></a>00188   <span class="keyword">virtual</span> <span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> transport_dbg(TRANS&amp; trans) = 0;
<a name="l00189"></a>00189 };
<a name="l00190"></a>00190 
<a name="l00192"></a>00192 <span class="comment">// Combined interfaces</span>
<a name="l00194"></a>00194 <span class="comment"></span>
<a name="l00195"></a><a class="code" href="structtlm_1_1tlm__base__protocol__types.html">00195</a> <span class="keyword">struct </span><a class="code" href="structtlm_1_1tlm__base__protocol__types.html">tlm_base_protocol_types</a>
<a name="l00196"></a>00196 {
<a name="l00197"></a><a class="code" href="structtlm_1_1tlm__base__protocol__types.html#dfbab7801136feef68a492b3a34952ed">00197</a>   <span class="keyword">typedef</span> <a class="code" href="classtlm_1_1tlm__generic__payload.html">tlm_generic_payload</a> <a class="code" href="classtlm_1_1tlm__generic__payload.html">tlm_payload_type</a>;
<a name="l00198"></a><a class="code" href="structtlm_1_1tlm__base__protocol__types.html#792bfa6063c683b4a5ad9335df0ff1be">00198</a>   <span class="keyword">typedef</span> <a class="code" href="classtlm_1_1tlm__phase.html">tlm_phase</a> <a class="code" href="classtlm_1_1tlm__phase.html">tlm_phase_type</a>;
<a name="l00199"></a>00199 };
<a name="l00200"></a>00200 
<a name="l00201"></a>00201 <span class="comment">// The forward interface:</span>
<a name="l00202"></a>00202 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> TYPES = tlm_base_protocol_types&gt;
<a name="l00203"></a><a class="code" href="classtlm_1_1tlm__fw__transport__if.html">00203</a> <span class="keyword">class </span><a class="code" href="classtlm_1_1tlm__fw__transport__if.html">tlm_fw_transport_if</a>
<a name="l00204"></a>00204   : <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code" href="classtlm_1_1tlm__fw__nonblocking__transport__if.html">tlm_fw_nonblocking_transport_if</a>&lt;<span class="keyword">typename</span> TYPES::tlm_payload_type,
<a name="l00205"></a>00205                                                    <span class="keyword">typename</span> TYPES::tlm_phase_type&gt;
<a name="l00206"></a>00206   , <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code" href="classtlm_1_1tlm__blocking__transport__if.html">tlm_blocking_transport_if&lt;typename TYPES::tlm_payload_type&gt;</a>
<a name="l00207"></a>00207   , <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code" href="classtlm_1_1tlm__fw__direct__mem__if.html">tlm_fw_direct_mem_if&lt;typename TYPES::tlm_payload_type&gt;</a>
<a name="l00208"></a>00208   , <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code" href="classtlm_1_1tlm__transport__dbg__if.html">tlm_transport_dbg_if&lt;typename TYPES::tlm_payload_type&gt;</a>
<a name="l00209"></a>00209 {};
<a name="l00210"></a>00210 
<a name="l00211"></a>00211 <span class="comment">// The backward interface:</span>
<a name="l00212"></a>00212 <span class="keyword">template</span> &lt;<span class="keyword">typename</span> TYPES = tlm_base_protocol_types&gt;
<a name="l00213"></a><a class="code" href="classtlm_1_1tlm__bw__transport__if.html">00213</a> <span class="keyword">class </span><a class="code" href="classtlm_1_1tlm__bw__transport__if.html">tlm_bw_transport_if</a>
<a name="l00214"></a>00214   : <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code" href="classtlm_1_1tlm__bw__nonblocking__transport__if.html">tlm_bw_nonblocking_transport_if</a>&lt;typename TYPES::tlm_payload_type,
<a name="l00215"></a>00215                                                    typename TYPES::tlm_phase_type&gt;
<a name="l00216"></a>00216   , <span class="keyword">public</span> <span class="keyword">virtual</span> <a class="code" href="classtlm_1_1tlm__bw__direct__mem__if.html">tlm_bw_direct_mem_if</a>
<a name="l00217"></a>00217 {};
<a name="l00218"></a>00218 
<a name="l00219"></a>00219 } <span class="comment">// namespace tlm</span>
<a name="l00220"></a>00220 
<a name="l00221"></a>00221 <span class="preprocessor">#endif </span><span class="comment">/* __TLM_FW_BW_IFS_H__ */</span>
</pre></div><hr size="1"><address style="text-align: right;"><small>Generated on Thu Jun 5 17:43:03 2008 for TLM 2 by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img src="doxygen.png" alt="doxygen" align="middle" border="0"></a> 1.5.3 </small></address>
</body>
</html>
