Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Users/XLInux/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe -wto 9323ae844e6b4eadb4bcebb6b991590d --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comparitor4bits_TB_behav xil_defaultlib.comparitor4bits_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/yizii/Desktop/yzh/OrginalPongZyboSpring2019/project_1/project_1.srcs/sources_1/new/comparator4bit.v" Line 1. Module comparator4bit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/yizii/Desktop/yzh/OrginalPongZyboSpring2019/project_1/project_1.srcs/sources_1/new/comparator4bit.v" Line 1. Module comparator4bit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.comparator4bit
Compiling module xil_defaultlib.comparitor4bits_TB
Compiling module xil_defaultlib.glbl
Waiting for 2 sub-compilation(s) to finish...
Built simulation snapshot comparitor4bits_TB_behav
