- name: leaf_01_ecx
  long_name: "Basic CPUID Information"
  purpose: |
      "
      When CPUID executes with EAX set to 01H, feature information is returned
      in ECX and EDX.
      "
  size: 32
  arch: x86_64
  
  access_mechanisms:
      - name: cpuid
        leaf: 0x1
        output: ecx

  fieldsets:
      - name: latest
        condition: "Fieldset valid on latest version of the Intel architecture"
        size: 32 

        fields:
            - name: SSE3
              long_name: "Streaming SIMD Extensions 3"
              lsb: 0
              msb: 0
              readable: True
              description: |
                  "
                  Streaming SIMD Extensions 3 (SSE3). A value of 1 indicates
                  the processor supports this technology.
                  "

            - name: PCLMULQDQ
              long_name: "PCLMULQDQ"
              lsb: 1
              msb: 1
              readable: True
              description: |
                  "
                  PCLMULQDQ. A value of 1 indicates the processor supports the
                  PCLMULQDQ instruction.
                  "

            - name: DTES64
              long_name: "64-bit DS Area"
              lsb: 2
              msb: 2
              readable: True
              description: |
                  "
                  64-bit DS Area. A value of 1 indicates the processor supports
                  DS area using 64-bit layout.
                  "

            - name: MONITOR
              long_name: "MONITOR/MWAIT"
              lsb: 3
              msb: 3
              readable: True
              description: |
                  "
                  MONITOR/MWAIT. A value of 1 indicates the processor supports
                  this feature.
                  "

            - name: DS-CPL
              long_name: "CPL Qualified Debug Store"
              lsb: 4
              msb: 4
              readable: True
              description: |
                  "
                  CPL Qualified Debug Store. A value of 1 indicates the
                  processor supports the extensions to the Debug Store feature
                  to allow for branch message storage qualified by CPL.
                  "

            - name: VMX
              long_name: "Virtual Machine Extensions"
              lsb: 5
              msb: 5
              readable: True
              description: |
                  "
                  Virtual Machine Extensions. A value of 1 indicates that the
                  processor supports this technology.
                  "

            - name: SMX
              long_name: "Safer Mode Extensions"
              lsb: 6
              msb: 6
              readable: True
              description: |
                  "
                  Safer Mode Extensions. A value of 1 indicates that the
                  processor supports this technology. See Chapter 6, “Safer
                  Mode Extensions Reference”.
                  "

            - name: EIST
              long_name: "Enhanced Intel SpeedStep® technology"
              lsb: 7
              msb: 7
              readable: True
              description: |
                  "
                  Enhanced Intel SpeedStep® technology. A value of 1 indicates
                  that the processor supports this technology.
                  "

            - name: TM2
              long_name: "Thermal Monitor 2"
              lsb: 8
              msb: 8
              readable: True
              description: |
                  "
                  Thermal Monitor 2. A value of 1 indicates whether the
                  processor supports this technology.
                  "

            - name: SSSE3
              long_name: "Supplemental Streaming SIMD Extensions 3"
              lsb: 9
              msb: 9
              readable: True
              description: |
                  "
                  A value of 1 indicates the presence of the Supplemental
                  Streaming SIMD Extensions 3 (SSSE3). A value of 0 indicates
                  the instruction extensions are not present in the processor.
                  "

            - name:  CNXT-ID
              long_name: "L1 Context ID"
              lsb: 10
              msb: 10
              readable: True
              description: |
                  "
                  L1 Context ID. A value of 1 indicates the L1 data cache mode
                  can be set to either adaptive mode or shared mode. A value of
                  0 indicates this feature is not supported. See definition of
                  the IA32_MISC_ENABLE MSR Bit 24 (L1 Data Cache Context Mode)
                  for details.
                  "

            - name: SDBG
              long_name: "IA32_DEBUG_INTERFACE"
              lsb: 11
              msb: 11
              readable: True
              description: |
                  "
                  A value of 1 indicates the processor supports
                  IA32_DEBUG_INTERFACE MSR for silicon debug.
                  "

            - name: FMA
              long_name: "FMA extensions"
              lsb: 12
              msb: 12
              readable: True
              description: |
                  "
                  A value of 1 indicates the processor supports FMA extensions
                  using YMM state
                  "

            - name: CMPXCHG16B
              long_name: "CMPXCHG16B Available"
              lsb: 13
              msb: 13
              readable: True
              description: |
                  "
                  CMPXCHG16B Available. A value of 1 indicates that the feature
                  is available. See the “CMPXCHG8B/CMPXCHG16B—Compare and
                  Exchange Bytes” section in this chapter for a description
                  "

            - name: "xTPR Update Control"
              long_name: "xTPR Update Control"
              lsb: 14
              msb: 14
              readable: True
              description: |
                  "
                  xTPR Update Control. A value of 1 indicates that the
                  processor supports changing IA32_MISC_ENABLE[bit 23].
                  "

            - name: PDCM
              long_name: "Perfmon and Debug Capability"
              lsb: 15
              msb: 15
              readable: True
              description: |
                  "
                  Perfmon and Debug Capability: A value of 1 indicates the
                  processor supports the performance and debug feature
                  indication MSR IA32_PERF_CAPABILITIES.
                  "

            - name: reserved
              long_name: "Reserved"
              lsb: 16
              msb: 16
              reserved0: True

            - name: PCID
              long_name: "Process-context identifiers"
              lsb: 17
              msb: 17
              readable: True
              description: |
                  "
                  Process-context identifiers. A value of 1 indicates that the
                  processor supports PCIDs and that software may set CR4.PCIDE
                  to 1.
                  "

            - name: DCA
              long_name: "prefetch data from a memory mapped device"
              lsb: 18
              msb: 18
              readable: True
              description: |
                  "
                  A value of 1 indicates the processor supports the ability to
                  prefetch data from a memory mapped device.
                  "

            - name: SSE4.1
              long_name: "SSE4.1"
              lsb: 19
              msb: 19
              readable: True
              description: |
                  "
                  A value of 1 indicates that the processor supports SSE4.1.
                  "

            - name: SSE4.2
              long_name: "SSE4.2"
              lsb: 20
              msb: 20
              readable: True
              description: |
                  "
                  A value of 1 indicates that the processor supports SSE4.2.
                  "

            - name: x2APIC
              long_name: "x2APIC"
              lsb: 21
              msb: 21
              readable: True
              description: |
                  "
                  A value of 1 indicates that the processor supports x2APIC
                  feature.
                  "

            - name: MOVBE
              long_name: "MOVBE"
              lsb: 22
              msb: 22
              readable: True
              description: |
                  "
                  A value of 1 indicates that the processor supports MOVBE
                  instruction.
                  "

            - name: POPCNT
              long_name: "POPCNT"
              lsb: 23
              msb: 23
              readable: True
              description: |
                  "
                  A value of 1 indicates that the processor supports the POPCNT
                  instruction.
                  "

            - name: TSC-Deadline
              long_name: "TSC-Deadline"
              lsb: 24
              msb: 24
              readable: True
              description: |
                  "
                  A value of 1 indicates that the processor’s local APIC timer
                  supports one-shot operation using a TSC deadline value
                  "

            - name: AESNI
              long_name: "AESNI"
              lsb: 25
              msb: 25
              readable: True
              description: |
                  "
                  A value of 1 indicates that the processor supports the AESNI
                  instruction extensions.
                  "

            - name: XSAVE
              long_name: "XSAVE"
              lsb: 26
              msb: 26
              readable: True
              description: |
                  "
                  A value of 1 indicates that the processor supports the
                  XSAVE/XRSTOR processor extended states feature, the
                  XSETBV/XGETBV instructions, and XCR0.
                  "

            - name: OSXSAVE
              long_name: "OSXSAVE"
              lsb: 27
              msb: 27
              readable: True
              description: |
                  "
                   A value of 1 indicates that the OS has set CR4.OSXSAVE[bit
                   18] to enable XSETBV/XGETBV instructions to access XCR0 and
                   to support processor extended state management using
                   XSAVE/XRSTOR.
                  "

            - name: AVX
              long_name: "AVX"
              lsb: 28
              msb: 28
              readable: True
              description: |
                  "
                  A value of 1 indicates the processor supports the AVX
                  instruction extensions.
                  "

            - name: F16C
              long_name: "F16C"
              lsb: 29
              msb: 29
              readable: True
              description: |
                  "
                  A value of 1 indicates that processor supports 16-bit
                  floating-point conversion instructions.
                  "

            - name: RDRAND
              long_name: "RDRAND"
              lsb: 30
              msb: 30
              readable: True
              description: |
                  "
                  A value of 1 indicates that processor supports RDRAND
                  instruction.
                  "

            - name: "Not Used"
              long_name: "Not Used"
              lsb: 31
              msb: 31
              readable: True
              description: |
                  "
                  Always returns 0.
                  "
