# do _dff_rs_sync_async_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/Users/jjaa7/Desktop/Quartus2/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/Users/jjaa7/Desktop/Quartus2/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async {C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async/_dff_rs_sync_async.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 07:38:45 on Oct 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async" C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async/_dff_rs_sync_async.v 
# -- Compiling module _dff_rs_sync_async
# 
# Top level modules:
# 	_dff_rs_sync_async
# End time: 07:38:45 on Oct 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async {C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async/_dff_rs_sync.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 07:38:45 on Oct 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async" C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async/_dff_rs_sync.v 
# -- Compiling module _dff_rs_sync
# 
# Top level modules:
# 	_dff_rs_sync
# End time: 07:38:45 on Oct 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async {C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async/_dff_rs_async.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 07:38:45 on Oct 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async" C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async/_dff_rs_async.v 
# -- Compiling module _dff_rs_async
# 
# Top level modules:
# 	_dff_rs_async
# End time: 07:38:46 on Oct 19,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async {C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async/tb_dff_rs_sync_async.v}
# Model Technology ModelSim ALTERA vlog 10.4b Compiler 2015.05 May 27 2015
# Start time: 07:38:46 on Oct 19,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async" C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async/tb_dff_rs_sync_async.v 
# -- Compiling module tb_dff_rs_sync_async
# 
# Top level modules:
# 	tb_dff_rs_sync_async
# End time: 07:38:46 on Oct 19,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb_dff_rs_sync_async
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb_dff_rs_sync_async 
# Start time: 07:38:46 on Oct 19,2020
# Loading work.tb_dff_rs_sync_async
# Loading work._dff_rs_sync_async
# Loading work._dff_rs_sync
# Loading work._dff_rs_async
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async/tb_dff_rs_sync_async.v(29)
#    Time: 190 ns  Iteration: 0  Instance: /tb_dff_rs_sync_async
# Break in Module tb_dff_rs_sync_async at C:/Users/jjaa7/Desktop/_dff_rs_sysnc_async/tb_dff_rs_sync_async.v line 29
# End time: 07:40:37 on Oct 19,2020, Elapsed time: 0:01:51
# Errors: 0, Warnings: 0
