#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 29 22:34:47 2024
# Process ID: 19888
# Current directory: C:/AMD_Vivado/Vivado_Projects/AES_Encryption
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23384 C:\AMD_Vivado\Vivado_Projects\AES_Encryption\AES_Encryption.xpr
# Log file: C:/AMD_Vivado/Vivado_Projects/AES_Encryption/vivado.log
# Journal file: C:/AMD_Vivado/Vivado_Projects/AES_Encryption\vivado.jou
# Running On: HARSHA-2003, OS: Windows, CPU Frequency: 3302 MHz, CPU Physical cores: 4, Host memory: 16952 MB
#-----------------------------------------------------------
start_gui
open_project C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.xpr
update_compile_order -fileset sources_1
create_bd_design "test_deign"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:AES_AXI_NEW:1.0 AES_AXI_NEW_0
endgroup
open_bd_design {C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd}
open_bd_design {C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd}
make_wrapper -files [get_files C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd] -top
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/AES_AXI_NEW_0/S00_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins AES_AXI_NEW_0/S00_AXI]
endgroup
validate_bd_design
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
validate_bd_design
make_wrapper -files [get_files C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd] -top
add_files -norecurse c:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.gen/sources_1/bd/test_deign/hdl/test_deign_wrapper.v
update_compile_order -fileset sources_1
generate_target all [get_files  C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd]
catch { config_ip_cache -export [get_ips -all test_deign_xbar_0] }
catch { config_ip_cache -export [get_ips -all test_deign_proc_sys_reset_0_0] }
catch { config_ip_cache -export [get_ips -all test_deign_auto_pc_1] }
catch { config_ip_cache -export [get_ips -all test_deign_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.srcs/sources_1/bd/test_deign/test_deign.bd] -directory C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.ip_user_files/sim_scripts -ip_user_files_dir C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.ip_user_files -ipstatic_source_dir C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/compile_simlib/modelsim} {questa=C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/compile_simlib/questa} {riviera=C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/compile_simlib/riviera} {activehdl=C:/AMD_Vivado/Vivado_Projects/AES_Encryption/AES_Encryption.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
