# Digital Logics

## Table of Index

| S.N. | Lab Objective                                                                                                 | Date | Signature |
| :--: | :------------------------------------------------------------------------------------------------------------ | :--: | :-------: |
|  1   | [To verify truth table of Basic Gates](Lab1/README.md)                                                       |      |           |
|  2   | [To verify truth table of NAND and NOR Gates](Lab2/README.md)                                                |      |           |
|  3   | [To verify truth table of HALF ADDER and HALF SUBTRACTOR](Lab3/README.md)                                    |      |           |
|  4   | [To verify truth table of FULL ADDER and FULL SUBTRACTOR](Lab4/README.md)                                    |      |           |
|  5   | [To verify truth table of Encoder and Decoder via simulator](Lab5/README.md)                                 |      |           |
|  6   | [To verify truth table of Multiplexer (1:8 MUX) and Demultiplexer (8:1 DEMUX) via Simulator](Lab6/README.md) |      |           |
