---
title: "Ring -4?: Hardware Backdoors in CPUs"
date: 2023-02-02 13:00:00 +0900
author: "Donghyun"
tags: [research, rosenbridge, sandsifter, nightshyft, hardware backdoor, negative ring, god mode]
---

<meta property="og:type" content="website">
<meta property="og:url" content="https://blog.hayyimsecurity.com/posts/Ring-4-Hardware-Backdoors-in-CPUs/">
<meta property="og:title" content="Ring -4?: Hardware Backdoors in CPUs | Hayyim Security">
<meta property="og:description" content="ğŸ™ŒğŸ» Welcome to Hayyim Security Research Blog .">
<meta property="og:image" content="/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs-Thumbnail.png">

# Intro

ì§€ë‚œì—¬ë¦„, í•˜ì„ì‹œíë¦¬í‹° ë‚´ë¶€ ì„¸ë¯¸ë‚˜ì—ì„œ ë°•ì„œë¹ˆ(moonoik) ì„ ì„ ì—°êµ¬ì›ë‹˜ì´ í•œë•Œ ëœ¨ê±°ìš´ ê°ìì˜€ë˜ [í”„ë¡œì„¸ì„œ ì·¨ì•½ì ](https://meltdownattack.com/)ì— ëŒ€í•œ ëŒ€ì‘ìœ¼ë¡œ ì œì‹œëœ ë‹¹ì‹œ Intel, AMD ë“±ì˜ microcode ë³´ì•ˆ ì—…ë°ì´íŠ¸ë¥¼ í•„ë‘ë¡œ, í•˜ë“œì›¨ì–´ ë°±ë„ì–´ì— ëŒ€í•œ ë‚´ìš©ì„ ë°œí‘œí–ˆìŠµë‹ˆë‹¤. ë°œí‘œë¥¼ ë“¤ì—ˆì„ ë•Œë„ í¬ê²Œ í¥ë¯¸ë¥¼ ëŠê¼ˆì§€ë§Œ íšŒì‚¬ ì¼ì´ í•œì°½ ë°”ì  ë•Œë¼ ìš°ì„ ìˆœìœ„ì—ì„œ ë°€ë ¸ì—ˆëŠ”ë°, ì—°ì´ˆì— ê°œì¸ ì—°êµ¬ ì‹œê°„ì´ ì¼ë¶€ ì£¼ì–´ì ¸ ì¡°ê¸ˆì€ ì—¬ìœ ë¡­ê²Œ ê´€ë ¨ ì—°êµ¬ë¥¼ ì‚´í´ë³´ì•˜ìŠµë‹ˆë‹¤.

í•˜ë“œì›¨ì–´ ë°±ë„ì–´ì—ëŠ” ë‹¤ì–‘í•œ ë°©ë²•ë¡ ì´ ì ìš©ë  ìˆ˜ ìˆìŠµë‹ˆë‹¤. Intel Management Engine(ME), AMD Platform Security Processor(PSP) ë“±ê³¼ ê´€ë ¨í•œ ë°©ë²•ë¡ ë„ ìˆê³ , 2018ë…„ ì¤‘êµ­ ìŠ¤íŒŒì´ê°€ ë¯¸êµ­ ê¸°ìˆ  ê³µê¸‰ë§ì— ì¹¨íˆ¬í•´ Supermicro ì‚¬ì˜ ë§ˆë”ë³´ë“œì— ë¬¼ë¦¬ì ì¸ ì¹©ì„ ì‹¬ì€ ê²ƒ[^1]ë„ í•˜ë“œì›¨ì–´ ë°±ë„ì–´ì˜ ì¼ë¡€ì…ë‹ˆë‹¤.

![The Big Hack](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/The Big Hack.jpg){: width="500" }

ì—¬ëŸ¬ ë³´ì•ˆ ì»¨í¼ëŸ°ìŠ¤ì— ê±°ì˜ ë§¤ë…„ ë°œí‘œ ì£¼ì œë¡œ ë“±ì¥í•  ì •ë„ë¡œ ì§€ì†í•´ì„œ ì—°êµ¬ë˜ëŠ” ë¶„ì•¼ì´ê³ , ìµœê·¼ì—ëŠ” chip-red-pill íŒ€ì— ì˜í•´ [Intel microcode decryptor](https://github.com/chip-red-pill/MicrocodeDecryptor)ê°€ ê°œë°œë˜ì–´ ì´ëª©ì„ ëŒì—ˆìŠµë‹ˆë‹¤.

<blockquote class="twitter-tweet"><p lang="en" dir="ltr">Today we&#39;ve published Intel Microcode decryptor! It gives you an amazing opportunity for researching x86 platforms. You can understand how Intel mitigated spectre vulnerability, explore the implementation of Intel TXT, SGX,VT-x technologies! Enjoy it! <a href="https://t.co/CrMYbrPu03">https://t.co/CrMYbrPu03</a> <a href="https://t.co/pW6iQoUGLJ">pic.twitter.com/pW6iQoUGLJ</a></p>&mdash; Maxim Goryachy (@h0t_max) <a href="https://twitter.com/h0t_max/status/1549155542786080774?ref_src=twsrc%5Etfw">July 18, 2022</a></blockquote> <script async src="https://platform.twitter.com/widgets.js" charset="utf-8"></script>

íŒŒê³ ë“œë‹ˆ í¥ë¯¸ë¡œìš´ ê²ƒì´ ë§ì•˜ì§€ë§Œ, ê·¸ë§Œí¼ ì–‘ë„ ë°©ëŒ€í–ˆê¸°ì— ë³¸ ê¸€ì—ì„œëŠ” ì¸ìƒ ê¹Šì—ˆë˜ ì—°êµ¬ ì¤‘ í•˜ë‚˜ë¥¼ ê³¨ë¼ ì–˜ê¸°í•´ë³´ê³ ì í•©ë‹ˆë‹¤.

# project:rosenbridge

*project:rosenbridge*ëŠ” [Christopher Domas(xoreaxeaxeax)](https://www.linkedin.com/in/christopher-domas-39b3a5102/)ê°€ Black Hat USA 2018ì„ í†µí•´ ê³µê°œí•œ ì—°êµ¬ì…ë‹ˆë‹¤.[^2][^3] ì—°êµ¬ê°€ ì‹œì‚¬í•˜ëŠ” ë°”ì™€ ì—°êµ¬ì— í™œìš©í•œ ì ‘ê·¼ë²•, ë°©ë²•ë¡ ì´ ì¬ë°Œê³  ì°¸ì‹ í•˜ë‹¤ê³  ìƒê°ë˜ëŠ” ì ì´ ì—¬ëŸ¿ ìˆì–´ì„œ(íŠ¹í—ˆë¥¼ ë¦¬ë²„ì‹± í•œë‹¤ê±°ë‚˜...) ê¸€ì˜ ì£¼ì œë¡œ ì„ ì •í•˜ì˜€ìŠµë‹ˆë‹¤. ê¸€ì„ ì½ê¸° ì „ ê·¸ì˜ [ë°œí‘œ](https://youtu.be/_eSAF_qT_FY)ë¥¼ ê°€ë³ê²Œ ë“¤ì–´ë³¸ë‹¤ë©´ ì´í•´ì— ë„ì›€ì´ ë  ê²ƒì…ë‹ˆë‹¤.

<blockquote class="twitter-tweet"><p lang="en" dir="ltr">GOD MODE UNLOCKED: hardware backdoors in some x86 CPUs<a href="https://t.co/Ph0IAL0Pyw">https://t.co/Ph0IAL0Pyw</a><br>White paper coming tomorrow. <a href="https://twitter.com/BlackHatEvents?ref_src=twsrc%5Etfw">@BlackHatEvents</a> <a href="https://t.co/qhZ1vFI7pL">pic.twitter.com/qhZ1vFI7pL</a></p>&mdash; domas (@xoreaxeaxeax) <a href="https://twitter.com/xoreaxeaxeax/status/1027642170860163072?ref_src=twsrc%5Etfw">August 9, 2018</a></blockquote> <script async src="https://platform.twitter.com/widgets.js" charset="utf-8"></script>

## Overview

ë³¸ ì—°êµ¬ì—ì„œ proof-of-conceptìœ¼ë¡œ êµ¬í˜„í•œ ë°±ë„ì–´ëŠ” ring 3(userland)ì—ì„œ ring 0(kernel)ë¡œì˜ ê¶Œí•œ ìƒìŠ¹ì„ ì œê³µí•˜ì—¬ arbitrary unprivileged codeì—ì„œ ì»¤ë„ì— ëŒ€í•œ ì œí•œ ì—†ëŠ” ì ‘ê·¼ì„ ê°€ëŠ¥ì¼€ í•©ë‹ˆë‹¤. ì´ë•Œ ë°±ë„ì–´ëŠ” í•˜ë“œì›¨ì–´ ë° ì†Œí”„íŠ¸ì›¨ì–´ ì»¤ë„ ë³´ì•ˆ ë©”ì»¤ë‹ˆì¦˜ì— ëŒ€í•œ ìˆ˜ì‹­ ë…„ì˜ ì§„ì „ì„ ë¬´íš¨í™”í•˜ëŠ”ë°, antivirus, address space protection, data execution prevention, code signing, control flow integrity, kernel integrity check ë“±ì˜ ë³´í˜¸ ê¸°ë²•ì´ ëª¨ë‘ ë°±ë„ì–´ë¥¼ í†µí•´ ìš°íšŒë©ë‹ˆë‹¤.

ë°±ë„ì–´ëŠ” í”„ë¡œì„¸ì„œ ì œì‘ ë‹¨ê³„ ë˜ëŠ” ë¶€íŒ… ë‹¨ê³„ì—ì„œ êµ¬ì„±ëœ processor configuration bitë¥¼ í†µí•´ í™œì„±í™” ë˜ëŠ” ë¹„í™œì„±í™”í•  ìˆ˜ ìˆìœ¼ë©°, ì¼ë¶€ í”Œë«í¼ì—ì„œëŠ” ê¸°ë³¸ì ìœ¼ë¡œ í™œì„±í™”ë˜ì–´ ìˆìŠµë‹ˆë‹¤(= open door).

*ë°±ì„œì—ì„œëŠ” 8086 architectureì—ì„œ íŒŒìƒëœ í”„ë¡œì„¸ì„œ ì„¤ê³„ë¥¼ ê´‘ë²”ìœ„í•˜ê²Œ ì§€ì¹­í•˜ê¸° ìœ„í•´ "x86"ì´ë¼ëŠ” ìš©ì–´ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤. ì—¬ê¸°ì—ëŠ” 32-bitì™€ 64-bit ë²„ì „ì´ ëª¨ë‘ í¬í•¨ë©ë‹ˆë‹¤.

## Target

ì—°êµ¬ëŠ” x86 í”„ë¡œì„¸ì„œì˜ VIA C3 ì œí’ˆêµ°ì„ ëŒ€ìƒìœ¼ë¡œ í•©ë‹ˆë‹¤.

ì—°êµ¬ ëŒ€ìƒì€ ì¼ë¶€ x86 ê¸°ìˆ ì— ëŒ€í•´ ì¶œì›ëœ íŠ¹í—ˆì—ì„œ íŒŒìƒëœ ì •ë³´ë¥¼ ê¸°ë°˜ìœ¼ë¡œ ì„ ì •í•˜ì˜€ìŠµë‹ˆë‹¤. [US8341419](https://patents.google.com/patent/US8341419)ì— ë‹¤ìŒê³¼ ê°™ì€ ë‚´ìš©ì´ ìˆìŠµë‹ˆë‹¤:

> "ì¼ë¶€ internal control registerë¥¼ í†µí•´ ì‚¬ìš©ìê°€ ë³´ì•ˆ ë©”ì»¤ë‹ˆì¦˜ì„ ìš°íšŒí•  ìˆ˜ ìˆë‹¤. ê°€ë ¹, ring 3ì—ì„œ ring 0ì— ì ‘ê·¼í•  ìˆ˜ ìˆë‹¤. ë˜í•œ ì´ëŸ¬í•œ control registerë“¤ì€ í”„ë¡œì„¸ì„œ ì„¤ê³„ìê°€ ë…ì ì ìœ¼ë¡œ ìœ ì§€í•˜ë ¤ëŠ” ì •ë³´ë¥¼ ë“œëŸ¬ë‚¼ ìˆ˜ ìˆë‹¤. ì´ëŸ¬í•œ ì´ìœ ë¡œ ë§ì€ x86 í”„ë¡œì„¸ì„œ ì œì¡°ì—…ì²´ëŠ” ì¼ë¶€ control MSR(Model Specific Register)ì˜ ì£¼ì†Œë‚˜ ê¸°ëŠ¥ì— ëŒ€í•œ ì–´ë– í•œ ì„¤ëª…ë„ ê³µê°œì ìœ¼ë¡œ ë¬¸ì„œí™”í•˜ì§€ ì•Šì•˜ë‹¤."

ìœ„ íŠ¹í—ˆì˜ ì†Œìœ ì(VIA Technologies, Inc.) ë° ì¶œì› ì—°ë„ë¥¼ ê¸°ì¤€ìœ¼ë¡œ, VIA C3 í”„ë¡œì„¸ì„œê°€ ì—°êµ¬ ëŒ€ìƒìœ¼ë¡œ ì„ ì •ë˜ì—ˆìŠµë‹ˆë‹¤. Intel ë° AMDì—ì„œëŠ” ì¼ë°˜ì ìœ¼ë¡œ í”„ë¡œì„¸ì„œì— ëŒ€í•œ ì¤‘ìš”í•œ í†µì°°ì„ ì—¿ë³¼ ìˆ˜ ìˆëŠ” ê°œë°œì ë§¤ë‰´ì–¼ì„ ì œê³µí•˜ì§€ë§Œ VIA ê°œë°œì ë§¤ë‰´ì–¼ì€ ì°¾ì„ ìˆ˜ ì—†ì—ˆê¸°ì— ë³¸ ì—°êµ¬ëŠ” ìƒë‹¹í•œ ì‹œí–‰ì°©ì˜¤ê°€ ìˆ˜ë°˜ë˜ì—ˆìŠµë‹ˆë‹¤. ì—°êµ¬ëŠ” ì£¼ë¡œ Nehemiah coreì—ì„œ í…ŒìŠ¤íŠ¸ ë˜ì—ˆì§€ë§Œ ëª¨ë“  VIA C3 í”„ë¡œì„¸ì„œì— ì ìš©í•  ìˆ˜ ìˆì„ ê²ƒìœ¼ë¡œ ì‚¬ë£Œë©ë‹ˆë‹¤.

ëŒ€ìƒ í”„ë¡œì„¸ì„œê°€ í˜„ëŒ€ ì»´í“¨í„°ì—ëŠ” ë” ì´ìƒ ì‚¬ìš©ë˜ì§€ ì•Šì§€ë§Œ, ì—°êµ¬ì—ì„œ ì œì‹œëœ ë³´ì•ˆ ë¬¸ì œëŠ” ì‚°ì—… ì „ë°˜ì— ê±¸ì³ ë§¤ìš° í˜„ì‹¤ì ì¸ ê´€ì‹¬ì‚¬ë¡œ ë‚¨ì•„ ìˆìœ¼ë©°, í˜„ëŒ€ ì‹œìŠ¤í…œì— ëŒ€í•œ í”„ë¡œì„¸ì„œ ë³´ì•ˆ ì—°êµ¬ì—ì„œ ìµœì²¨ë‹¨ ê¸°ìˆ ì„ íšê¸°ì ìœ¼ë¡œ ë°œì „ì‹œí‚¤ê¸° ìœ„í•œ ê·€ì¤‘í•œ ì‚¬ë¡€ ì—°êµ¬ë¡œ ë³¸ ì—°êµ¬ë¥¼ ì œì•ˆí•©ë‹ˆë‹¤.

## Backdoor Architecture

ì´ì „ ì„¹ì…˜ì—ì„œ ë…¼ì˜ëœ ë°”ì™€ ê°™ì´ "Apparatus and method for limiting access to model specific registers in a microprocessor"ë¼ëŠ” ì œëª©ì˜ [íŠ¹í—ˆ](https://patents.google.com/patent/US20100235645)ëŠ” ì¼ë°˜ì ìœ¼ë¡œ í”„ë¡œì„¸ì„œ ë°±ë„ì–´ë¡œ ì´í•´ë˜ëŠ” ê²ƒì˜ ì¡´ì¬ë¥¼ ê°•ë ¥í•˜ê²Œ ì•”ì‹œí•©ë‹ˆë‹¤. ì´ë¥¼ íƒìƒ‰í•˜ê¸° ìœ„í•´ ë‹¤ë¥¸ x86 íŠ¹í—ˆë¥¼ ì¡°ì‚¬í•˜ë©° ì •ë³´ ì¡°ê°ì„ ëª¨ì•˜ìŠµë‹ˆë‹¤. (US8880851, US9043580, US9141389, US9146742, US9292470, US9317301, ...)

ì—¬ëŸ¬ ì •ë³´ë¥¼ ê¸°ë°˜ìœ¼ë¡œ, VIAê°€ non-x86 coreë¥¼ C3 x86 CPUì— ë‚´ì¥í•˜ê³  ìˆìœ¼ë©° ì´ ë‚´ì¥ coreëŠ” íŠ¹ìˆ˜ ëª…ë ¹ì„ í†µí•´ í™œì„±í™”í•  ìˆ˜ ìˆê³ , ì´ë¥¼ í†µí•´ í”„ë¡œì„¸ì„œ ë³´ì•ˆ ë©”ì»¤ë‹ˆì¦˜ì„ ìš°íšŒí•  ìˆ˜ ìˆë‹¤ê³  ê²°ë¡  ë‚´ë ¸ìŠµë‹ˆë‹¤. ì´ëŠ” ë¹„êµì  ì˜ ì•Œë ¤ì§„ Intel MEì™€ AMD PSPë¥¼ ì–´ë ´í’‹ì´ ì—°ìƒì‹œí‚¤ì§€ë§Œ, VIAì˜ ë‚´ì¥ coreëŠ” x86 coreì™€ í›¨ì”¬ ë” ë°€ì ‘í•˜ê²Œ ê²°í•©í•˜ì—¬ ìˆëŠ” ê²ƒì²˜ëŸ¼ ë³´ì˜€ê³ , ì´ëŸ¬í•œ ê¸°ëŠ¥ì— ëŒ€í•œ ê³µê°œ ë¬¸ì„œë¥¼ ì°¾ì„ ìˆ˜ ì—†ì—ˆê¸°ì— MEë‚˜ PSPë³´ë‹¤ ë” ìˆ¨ê²¨ì ¸ ìˆëŠ” ë‹¤ë¥¸ ë¬´ì–¸ê°€ë¡œ ë¹„ì¶°ì¡ŒìŠµë‹ˆë‹¤. ì´ ë•Œë¬¸ì—, ì—°êµ¬ì—ì„œëŠ” ì´ non-x86 coreë¥¼ *deeply embedded core(DEC)*ë¡œ ì´ë¦„ ë¶™ì˜€ìŠµë‹ˆë‹¤.

[US8880851](https://patents.google.com/patent/US8880851)ì„ í†µí•´ *DEC*ê°€ ì™„ì „íˆ ë³„ê°œì˜ coreê°€ ì•„ë‹ˆë¼ pipeline ë° ê¸°íƒ€ architectureì˜ ìƒë‹¹ ë¶€ë¶„ì„ x86 coreì™€ ê³µìœ í•œë‹¤ê³  ì¶”ì¸¡í•˜ì˜€ìŠµë‹ˆë‹¤.

![US8880851-fig1](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/US8880851-fig1.png){: width="600" }

ë‹¤ë¥¸ ì—¬ëŸ¬ íŠ¹í—ˆ[^4]ëŠ” *DEC*ê°€ execution pipelineì˜ ì¼ë¶€ êµ¬ì„± ìš”ì†Œë¥¼ x86 coreì™€ ê³µìœ í•˜ëŠ” RISC í”„ë¡œì„¸ì„œì„ì„ ì‹œì‚¬í•˜ë©°, fetch phase ì´í›„ pipelineì´ ë¶„ê¸°ë  ê°€ëŠ¥ì„±ì„ ë‚˜íƒ€ëƒ…ë‹ˆë‹¤. RISCì™€ x86 core ê°„ì— ë¶€ë¶„ì ìœ¼ë¡œ ê³µìœ í•˜ëŠ” register fileì— ëŒ€í•œ ì¡´ì¬ë„ ì¶”ì¸¡í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.[^5]

![US9043580-fig](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/US9043580-fig.png){: width="600" }

US8880851ì— ë”°ë¥´ë©´ í”„ë¡œì„¸ì„œëŠ” RISC coreë¥¼ í™œì„±í™”í•˜ê¸° ìœ„í•´ MSRë¡œ x86 coreì— ë…¸ì¶œëœ *global configuration register*ë¥¼ ì‚¬ìš©í•©ë‹ˆë‹¤. RISC coreê°€ í™œì„±í™”ë˜ë©´ RISC instruction sequenceëŠ” x86 instruction setì— ì¶”ê°€ëœ ìƒˆë¡œìš´ instructionì¸ x86 *launch instructionìœ¼*ë¡œ ì‹œì‘ë©ë‹ˆë‹¤.

Integrated execution pipelineê³¼ shared register fileì„ í¬í•¨í•œ *DEC*ì˜ ì„¤ê³„ëŠ” Intel MEë‚˜ AMD PSPì™€ ê°™ì€ coprocessorë³´ë‹¤ ë” ì€ë°€í•˜ê³  ê°•ë ¥í•©ë‹ˆë‹¤. Protected memoryë¥¼ ìˆ˜ì •í•  ìˆ˜ ìˆëŠ” coprocessorë“¤ì€ kernel, hypervisor, System Management Modeì˜ ëŠ¥ë ¥ì„ ëŠ¥ê°€í•˜ëŠ” 'ring -3' layer of privilegeë¡œ ë¶ˆë ¤ì™”ìŠµë‹ˆë‹¤. ì´ì— ë³¸ ì—°êµ¬ëŠ” *DEC*ê°€ ì§€ê¸ˆê¹Œì§€ ë°œê²¬ëœ ê°€ì¥ ê¹Šì€ layerì¸ ì¼ì¢…ì˜ 'ring -4'ë¡œ ì‘ìš©í•œë‹¤ê³  ì œì•ˆí•©ë‹ˆë‹¤.

![IA negative rings](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/IA negative rings.png){: width="600" }

*DEC*ì— ëŒ€í•œ ê°€ì •ì´ ë§ëŠ”ë‹¤ë©´, *DEC*ëŠ” í”„ë¡œì„¸ì„œì—ì„œ ì¼ì¢…ì˜ ë°±ë„ì–´ë¡œ ì‚¬ìš©ë˜ì–´ ê°€ì¥ ì¤‘ìš”í•œ í”„ë¡œì„¸ì„œ ë³´ì•ˆ ê²€ì‚¬ë¥¼ ëª¨ë‘ ì€ë°€í•˜ê²Œ ìš°íšŒí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤; ìš°ë¦¬ëŠ” ì´ê²ƒì„ *rosenbridge* backdoorë¼ê³  ë¶€ë¦…ë‹ˆë‹¤.

## Register Analysis

x86ì˜ MSRì€ 64-bit control registerì…ë‹ˆë‹¤. ë””ë²„ê¹…, ì„±ëŠ¥ ëª¨ë‹ˆí„°ë§, ë‹¤ì–‘í•œ í”„ë¡œì„¸ì„œ ê¸°ëŠ¥ ì „í™˜ ë“± ë§ì€ ê³³ì— ì‚¬ìš©ë©ë‹ˆë‹¤. MSRì€ ring 0ì—ì„œë§Œ ì ‘ê·¼í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. x86 general- ë° special-purpose registerì™€ ë‹¬ë¦¬ MSRì€ ì´ë¦„ì´ ì•„ë‹ˆë¼ ì£¼ì†Œë¡œ ì ‘ê·¼ ê°€ëŠ¥í•©ë‹ˆë‹¤. ìœ íš¨í•œ MSR ì£¼ì†Œ ë²”ìœ„ëŠ” `0` ì—ì„œ `0xffffffff`ê¹Œì§€ ì…ë‹ˆë‹¤.

ì•ì„œ ì–¸ê¸‰í•œ US8341419ì˜ ë‚´ìš©ì²˜ëŸ¼ MSRì˜ ë§ì€ ë¶€ë¶„ì´ ê³µê°œ ë¬¸ì„œì— ì¡´ì¬í•˜ì§€ ì•ŠëŠ” ê²ƒì´ ì¼ë°˜ì ì…ë‹ˆë‹¤.

![IA32_EFER control MSR](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/IA32_EFER control MSR.png){: width="600" }

ë¬¸ì„œí™”ë˜ì§€ ì•Šì€ bitëŠ” ë‹¨ìˆœíˆ êµ¬í˜„ë˜ì§€ ì•Šê³  í–¥í›„ ì‚¬ìš©ì„ ìœ„í•´ ì˜ˆì•½ë˜ëŠ” ê²½ìš°ë„ ë§ìŠµë‹ˆë‹¤. ê·¸ëŸ¬ë‚˜ í”„ë¡œì„¸ì„œì— í™•ì—°í•œ ì˜í–¥ì„ ë¯¸ì¹˜ëŠ” ë¬¸ì„œí™”ë˜ì§€ ì•Šì€ bitë¥¼ ì°¾ëŠ” ê²ƒì€ ê·¸ë¦¬ ë“œë¬¸ ì¼ì´ ì•„ë‹™ë‹ˆë‹¤.

ì—°êµ¬ì—ì„œëŠ” ë¬¸ì„œí™”ë˜ì§€ ì•Šì€ ì„ì˜ì˜ MSR ì£¼ì†Œì— ëŒ€í•´ `rdmsr` ëª…ë ¹ì„ ìˆ˜í–‰í•˜ì—¬ `#GP(0)` exceptionì´ ë°œìƒí•œë‹¤ë©´ í•´ë‹¹ MSRì´ êµ¬í˜„ë˜ì§€ ì•Šì€ ê²ƒìœ¼ë¡œ ì¶”ë¡ í•˜ê³ , exception ì—†ì´ ì„±ê³µì ìœ¼ë¡œ ëª…ë ¹ì´ ìˆ˜í–‰ëœë‹¤ë©´ MSRì´ ì¡´ì¬í•˜ëŠ” ê²ƒìœ¼ë¡œ ì¶”ë¡ í•˜ëŠ” ë°©ì‹ì„ ì‚¬ìš©í•˜ì˜€ìŠµë‹ˆë‹¤. ê·¸ë¦¬ê³  (ë¶ˆí–‰íˆë„) C3ì— ëŒ€í•´ ì´ëŸ¬í•œ MSR fault analysisë¥¼ ìˆ˜í–‰í•œ ê²°ê³¼, ë¬¸ì„œí™”ë˜ì§€ ì•Šì•˜ì§€ë§Œ êµ¬í˜„ë˜ì–´ ìˆëŠ” 1300ê°œì˜ MSRì´ ì‹ë³„ë˜ì—ˆìŠµë‹ˆë‹¤. ë¶„ì„í•˜ê¸°ì—ëŠ” ë„ˆë¬´ ë§ìŠµë‹ˆë‹¤.

ë¶„ì„ì„ ìˆ˜ì›”í•˜ê²Œ í•˜ë„ë¡ ì—°êµ¬ì—ì„œëŠ” x86 MSRì— ëŒ€í•œ side-channel attackì„ ìˆ˜í–‰í•©ë‹ˆë‹¤. `rdmsr` ì‹¤í–‰ ì „í›„ë¡œ `rdtsc` ëª…ë ¹ì„ ì‚¬ìš©í•´ `rdmsr`ì˜ ì•¡ì„¸ìŠ¤ ì‹œê°„ì„ ì¸¡ì •í•©ë‹ˆë‹¤. ì´ë¥¼ ëª¨ë“  MSRì— ëŒ€í•´ ìë™ìœ¼ë¡œ ìˆ˜í–‰í•˜ëŠ” MSR timing analysis codeë¥¼ ë³„ë„ì˜ í”„ë¡œì íŠ¸ì¸ [*project:nightshyft*](https://github.com/xoreaxeaxeax/nightshyft)ë¡œ êµ¬í˜„í•˜ì˜€ì§€ë§Œ í˜„ì¬ í•´ë‹¹ GitHub directoryê°€ ì‚­ì œëœ ìƒíƒœì…ë‹ˆë‹¤.[^6]

![side-channel attack](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/side-channel attack.png){: width="600" }

ê° MSRì— ëŒ€í•œ microcodeê°€ ë‹¤ë¥´ë¯€ë¡œ ê¸°ëŠ¥ì ìœ¼ë¡œ ë‹¤ë¥¸ MSRì€ ì¼ë°˜ì ìœ¼ë¡œ ì•¡ì„¸ìŠ¤ ì‹œê°„ì´ ë‹¤ë¥¼ ê²ƒì…ë‹ˆë‹¤. ê°€ë ¹, thermal sensor MSRì— ì•¡ì„¸ìŠ¤í•˜ëŠ” ë°ì— ê±¸ë¦¬ëŠ” ì‹œê°„ê³¼ time stamp counter MSRì— ì•¡ì„¸ìŠ¤í•˜ëŠ” ë°ì— ê±¸ë¦¬ëŠ” ì‹œê°„ì€ ë‹¤ë¥¼ ê²ƒì…ë‹ˆë‹¤. ë°˜ë©´ì— ê¸°ëŠ¥ì ìœ¼ë¡œ ë™ë“±í•œ MSRì€ ê° MSRì— ëŒ€í•œ microcodeê°€ ëŒ€ëµ ë™ì¼í•˜ê¸° ë•Œë¬¸ì— ê±°ì˜ ë™ì¼í•œ ì•¡ì„¸ìŠ¤ ì‹œê°„ì„ ê°€ì§ˆ ê²ƒì…ë‹ˆë‹¤. ì˜ˆë¥¼ ë“¤ì–´, `MTRR_PHYSBASE0`ì— ì•¡ì„¸ìŠ¤í•˜ëŠ” ê²ƒì€ `MTRR_PHYSBASE1`ì— ì•¡ì„¸ìŠ¤í•˜ëŠ” ê²ƒê³¼ ë¹„ìŠ·í•œ ì‹œê°„ì´ ê±¸ë¦´ ê²ƒìœ¼ë¡œ ì˜ˆìƒë©ë‹ˆë‹¤.

ì´ ì ‘ê·¼ ë°©ì‹ì„ ì‚¬ìš©í•˜ë©´ register ì•¡ì„¸ìŠ¤ ì‹œê°„ì„ ë¹„êµí•˜ì—¬ "ìœ ì‚¬" ë° "ë¹„ìœ ì‚¬" MSRì„ êµ¬ë³„í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. ë¬¼ë¡  ê¸°ëŠ¥ì ìœ¼ë¡œ ë‹¤ë¥¸ ë‘ MSRì´ ë™ì¼í•œ ì•¡ì„¸ìŠ¤ ì‹œê°„ì„ ê°€ì§ˆ ìˆ˜ ìˆìœ¼ë¯€ë¡œ "ìœ ì‚¬" registerëŠ” ì¸ì ‘í•œ registerì— í•œí•´ ì •ì˜í•˜ì˜€ìŠµë‹ˆë‹¤. 

*Global configuration register*ì—ëŠ” ê¸°ëŠ¥ì ìœ¼ë¡œ ë™ì¼í•˜ê±°ë‚˜ ìœ ì‚¬í•œ ë²„ì „ì´ ìˆì„ ê°€ëŠ¥ì„±ì€ ê±°ì˜ ì—†ì„ ê²ƒìœ¼ë¡œ ì¶”ì¸¡í•˜ì˜€ìŠµë‹ˆë‹¤. ëŒ€ì‹ , ì´ registerëŠ” ìš°ë¦¬ê°€ ê°€ì •í•œ ì†ì„±ì— ë”°ë¼ ê³ ìœ (ìœ ì¼)í•  ê²ƒìœ¼ë¡œ ì˜ˆìƒí•˜ì˜€ìŠµë‹ˆë‹¤. ë”°ë¼ì„œ ì—°êµ¬ì—ì„œëŠ” functionally unique MSRì—ë§Œ ì´ˆì ì„ ë§ì¶”ê¸° ìœ„í•´ functional familyë¡œ ë¬¶ì´ëŠ” MSRë“¤ì„ í›„ë³´ì—ì„œ ì œê±°í•´ë‚˜ê°”ìŠµë‹ˆë‹¤. ì˜ˆì‹œë¡œ, ì•„ë˜ ê·¸ë¦¼ì—ì„œ 145hì™€ 207h, 26bh ë¶€ë¶„ì— ìœ„ì¹˜í•œ MSRì€ ê°ê° functional familyë¥¼ í˜•ì„±í•˜ë©° ë¬¶ì´ë‹ˆ í›„ë³´ì—ì„œ ì œí•©ë‹ˆë‹¤.

![side-channel attack_zoom](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/side-channel attack_zoom.png){: width="600" }

ì´ëŸ¬í•œ ë°©ë²•ì„ í†µí•´ VIA C3 í”„ë¡œì„¸ì„œì—ì„œ êµ¬í˜„ëœ 1300ê°œì˜ MSR ì¤‘ 43ê°œì˜ functionally unique MSRì„ ì‹ë³„í•˜ì˜€ìŠµë‹ˆë‹¤. ì´ë¡œì¨ ë¶„ì„í•´ì•¼ í•  ìˆ«ìê°€ í•©ë¦¬ì ì¸ ì„ ìœ¼ë¡œ ì¤„ì—ˆìŠµë‹ˆë‹¤.

ë‹¤ìŒ ë‹¨ê³„ë¡œ, 43ê°œì˜ í›„ë³´ MSR ì¤‘ ì–´ë–¤ ê²ƒì´ *global configuration register*ì¸ì§€ í™•ì¸í•˜ê³ , íŠ¹í—ˆ ë¬¸í—Œì— ë”°ë¼, *DEC*ë¥¼ í™œì„±í™”í•  ìˆ˜ ìˆëŠ” ìƒˆë¡œìš´ x86 instruction(*launch instruction*)ì„ í™œì„±í™”í•˜ëŠ” MSR bitë¥¼ ì°¾ì•„ì•¼ í•©ë‹ˆë‹¤.

43ê°œì˜ MSRê³¼ MSRë‹¹ 64 bitì´ë‹ˆ í™•ì¸í•´ì•¼ í•  bitëŠ” ì´ 2752ê°œì…ë‹ˆë‹¤. ëŒ€ë¶€ë¶„ì˜ ê²½ìš° ë¬¸ì„œí™”ë˜ì§€ ì•Šì€ MSR bitë¥¼ toggle ì‹œ, general protection exceptions, kernel panics, system instability, system reset, total processor lock ë“±ì´ ë°œìƒí–ˆìŠµë‹ˆë‹¤. ì´ëŸ¬í•œ ëˆˆì— ë„ëŠ” side effectê°€ ìˆì„ ë•Œë§ˆë‹¤ í•´ë‹¹ bitëŠ” í›„ë³´ì—ì„œ ì œì™¸í•˜ì˜€ìŠµë‹ˆë‹¤.

Hardware system reset toolì„ ì‚¬ìš©í•˜ì—¬ í›„ë³´ MSR bit toggleì„ ìë™í™”í–ˆìœ¼ë©° bit toggleë¡œ ì˜¤ë¥˜ê°€ ë°œìƒí•  ë•Œë§ˆë‹¤ ëŒ€ìƒ ì‹œìŠ¤í…œì„ ìë™ìœ¼ë¡œ reset í•˜ì˜€ìŠµë‹ˆë‹¤. ì¼ì£¼ì¼ ë™ì•ˆ ìˆ˜ë°± ë²ˆì˜ ìë™ ì¬ë¶€íŒ…ì„ í†µí•´ 2752 bit ì¤‘ ëˆˆì— ë„ëŠ” side effect ì—†ì´ toggle í•  ìˆ˜ ìˆëŠ” bitë“¤ì„ í™•ì¸í–ˆìŠµë‹ˆë‹¤.

![system for automatically determining the MSR bits](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/system for automatically determining the MSR bits.png){: width="600" }

í™•ì¸í•œ ëª¨ë“  stable MSR bitë¥¼ í™œì„±í™”í•œ ìƒíƒœë¡œ, ì¶”ê°€ëœ ìƒˆë¡œìš´ instructionì„ ì°¾ê¸° ìœ„í•´ [*sandsifter*](https://github.com/xoreaxeaxeax/sandsifter)ë¥¼ ì‚¬ìš©í–ˆìŠµë‹ˆë‹¤. 1ì–µ ê°œ ì´ìƒì˜ instructionì„ ìŠ¤ìº”í•œ ê²°ê³¼, í”„ë¡œì„¸ì„œì—ì„œ ì •í™•íˆ í•˜ë‚˜ì˜ ìƒˆë¡œìš´ ì˜ˆê¸°ì¹˜ ì•Šì€ instructionì¸ `0f3f`ê°€ ë°œê²¬ëìŠµë‹ˆë‹¤. ì–´ë– í•œ verdorì˜ í”„ë¡œì„¸ì„œ ë¬¸ì„œì—ì„œë„ ì´ instructionì— ëŒ€í•œ ë‚´ìš©ë¥¼ ì°¾ì„ ìˆ˜ ì—†ì—ˆìŠµë‹ˆë‹¤. ì´ê²ƒì€ ì•„ë§ˆë„ VIA íŠ¹í—ˆì—ì„œ ì•”ì‹œëœ *launch instruction*ì¼ ê²ƒì…ë‹ˆë‹¤. ì•½ê°„ì˜ ì‹œí–‰ì°©ì˜¤ë¥¼ ê±°ì³ GDBë¡œ instructionì„ ê´€ì°°í•œ ê²°ê³¼, *launch instruction*ì´ ì‚¬ì‹¤ìƒ `jmp %eax` instruction ì´ë¼ëŠ” ê²ƒì„ í™•ì¸í•˜ì˜€ìŠµë‹ˆë‹¤. ì¦‰, `eax` registerì— ìˆëŠ” ì£¼ì†Œë¡œ ë¶„ê¸°ë©ë‹ˆë‹¤.

![sandsifter result](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/sandsifter result.png){: width="600" }

*Launch instruction*ì´ ì‹ë³„ë˜ê³  ë‚˜ë©´ ì•ì„œ ì°¾ì•„ë‚¸ stable MSR bit ì¤‘ *launch instruction*ì„ í™œì„±í™”í•œ ê²ƒì´ ì–´ë–¤ ê²ƒì¸ì§€ ë¹ ë¥´ê²Œ ì•Œì•„ë‚¼ ìˆ˜ ìˆìŠµë‹ˆë‹¤. ê° stable MSR bitë¥¼ í•˜ë‚˜ì”© í™œì„±í™”í•˜ë©° `0f3f` ì‹¤í–‰ì„ ì‹œë„í•˜ë‹ˆ, MSR 1107h, bit 0ì´ C3 í”„ë¡œì„¸ì„œì—ì„œ *launch instruction*ì„ í™œì„±í™”í•œë‹¤ëŠ” ì‚¬ì‹¤ì´ ê¸ˆì„¸ ë“œëŸ¬ë‚¬ìŠµë‹ˆë‹¤.

ë”°ë¼ì„œ *global configuration register*ëŠ” MSR 1107hì˜€ê³ , MSR 1107hì˜ bit 0ëŠ” *god mode bit*ë¼ê³  ëª…ëª…í•˜ì˜€ìŠµë‹ˆë‹¤.

## The x86 Bridge

*God mode bit*ë¥¼ ë°œê²¬í•˜ì˜€ê³ , *launch instruction*ë„ ì•Œì•„ëƒˆìœ¼ë‹ˆ ì´ì œëŠ” RISC coreì—ì„œ ëª…ë ¹ì„ ì‹¤í–‰í•˜ëŠ” ë°©ë²•ì„ ì°¾ì•„ì•¼ í•©ë‹ˆë‹¤. US8880851ì„ ë³´ë©´ *launch instruction* ì´í›„ì˜ instructionì„ fetch í•  ë•Œ ë³„ë„ì˜ RISC pipelineìœ¼ë¡œ ë³´ë‚´ì§€ëŠ” ê²ƒìœ¼ë¡œ ë‚˜íƒ€ë‚©ë‹ˆë‹¤.

![US8880851-fig2](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/US8880851-fig2.png){: width="600" }

ê·¸ëŸ¬ë‚˜ ëŒ€ìƒ í”„ë¡œì„¸ì„œë¥¼ ì¡°ì‚¬í•œ ê²°ê³¼, ê·¸ë ‡ì§€ ì•Šì€ ê²ƒìœ¼ë¡œ ë³´ì˜€ìŠµë‹ˆë‹¤. *God mode bit*ë¥¼ í™œì„±í™”í•˜ê³  *launch instruction*ì„ ì‹¤í–‰í•´ë„ í”„ë¡œì„¸ì„œê°€ ê³„ì† x86 instructionì„ ì‹¤í–‰í•˜ëŠ” ê²ƒì²˜ëŸ¼ ë³´ì˜€ìŠµë‹ˆë‹¤.

ìƒë‹¹í•œ ì‹œí–‰ì°©ì˜¤ë¥¼ ê±°ì¹œ í›„, *launch instruction*ì´ decoderë¥¼ ì§ì ‘ ì „í™˜í•˜ëŠ” ëŒ€ì‹ , x86 decoderê°€ ì²« ë²ˆì§¸ decode passë¥¼ ìˆ˜í–‰í•˜ê³  decoded instructionì˜ ì¼ë¶€ë¥¼ ë‘ ë²ˆì§¸ RISC decoderë¡œ ì „ì†¡í•˜ë„ë¡ x86 decoder ë‚´ì˜ ê¸°ì‘ì„ ë³€ê²½í•  ìˆ˜ ìˆë‹¤ëŠ” ê°€ì„¤ì„ ì„¸ì› ìŠµë‹ˆë‹¤. ì´ êµ¬í˜„ì—ì„œ pipelineì€ íŠ¹í—ˆì— í‘œì‹œëœ ê²ƒì²˜ëŸ¼ instruction fetch phase ì§í›„ì— ë‚˜ë‰˜ì§€ ì•Šê³ , ëŒ€ì‹  x86 decoder ë‚´ì—ì„œ ë¶„ê¸°ë©ë‹ˆë‹¤.

![dual execution pipeline](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/dual execution pipeline.png){: width="600" }

ìœ„ ê·¸ë¦¼ì— ë‚˜íƒ€ë‚˜ëŠ” ê²ƒê³¼ ê°™ì´, instruction cacheì—ì„œ x86 pre-decoderë¡œ instructionì´ ì „ë‹¬ëœ í›„ pre-decoderëŠ” instructionì„ prefix, opcode, modr/m, scale-index-base, displacement, immediate bytesì™€ ê°™ì€ êµ¬ì„± ìš”ì†Œë¡œ ë‚˜ëˆ•ë‹ˆë‹¤. ê·¸ë¦¬ê³  ì´ ì‹œì ì—ì„œ ê²€ì‚¬ê°€ ìˆ˜í–‰ë©ë‹ˆë‹¤: í”„ë¡œì„¸ì„œê°€ RISC mode(= ì§ì „ì— *launch instruction*ì´ ì‹¤í–‰ëœ ê²½ìš°)ì— ìˆê³  instructionì´ 32-bit immediate valueë¥¼ ì‚¬ìš©í•˜ë©° ë‚˜ë¨¸ì§€ êµ¬ì„± ìš”ì†Œê°€ êµ¬ì¡°ì ìœ¼ë¡œ ì •ì˜ëœ ê°’ê³¼ ì¼ì¹˜í•˜ë©´ 32-bit immediateì€ RISC decoderë¡œ ì „ë‹¬ë©ë‹ˆë‹¤.

ì´ ê°™ì€ êµ¬í˜„ì—ì„œ RISC coreì— 32-bit immediate valueë¥¼ ì „ë‹¬í•˜ëŠ” ë°ì— ì‚¬ìš©ë˜ëŠ” x86 instructionì„ ì•Œì•„ë‚´ì•¼ í•©ë‹ˆë‹¤. ì´ instructionì€ ë‘ ê°œì˜ coreë¥¼ ì—°ê²°í•˜ê¸° ë•Œë¬¸ì— *bridge instruction*ìœ¼ë¡œ ëª…ëª…í•˜ì˜€ìŠµë‹ˆë‹¤. ì˜ˆì‹œë¡œ, *bridge instruction*ì´ `mov eax,xxxxxxxx`ì´ë¼ê³  í•  ë•Œ, `xxxxxxxx`ëŠ” RISC coreê°€ í™œì„±í™”ëœ ê²½ìš° RISC coreë¡œ ì „ì†¡ë˜ëŠ” 32-bit immediate valueì…ë‹ˆë‹¤.

RISC instructionì˜ í˜•ì‹ì„ ëª¨ë¥´ê¸° ë•Œë¬¸ì— *bridge instruction*ì„ ì•Œì•„ë‚´ê¸° ìœ„í•´ì„œëŠ” x86 coreì—ì„œì˜ ê°„ì ‘ì ì¸ ê´€ì°°ì„ í†µí•´ ìœ ì¶”í•´ì•¼ í•©ë‹ˆë‹¤. RISC coreê°€ ì‹¤ì œë¡œ ê¶Œí•œ ìš°íšŒ ë©”ì»¤ë‹ˆì¦˜ì„ ì œê³µí•˜ëŠ” ê²½ìš° ring 3ì—ì„œ ì‹¤í–‰ë˜ëŠ” ì¼ë¶€ RISC instructionì€ ì‹œìŠ¤í…œì„ ì†ìƒí•  ìˆ˜ ìˆì–´ì•¼ í•˜ë©°(invalid valueë¥¼ control register ë˜ëŠ” kernel memotyì— ì“°ëŠ” ë“±) ì´ëŸ¬í•œ ì‹œìŠ¤í…œ ì†ìƒì€ processor lock, kernel panic, system resetì˜ í˜•íƒœë¡œ ê°ì§€ë  ìˆ˜ ìˆìŠµë‹ˆë‹¤. Unprivileged x86 instructionì€ ì¼ë°˜ì ìœ¼ë¡œ processor lock, kernel panic, system resetì„ ìœ ë°œí•  ìˆ˜ ì—†ìœ¼ë¯€ë¡œ unprivileged x86 instructionì„ ì‹¤í–‰í•  ë•Œ ì´ëŸ¬í•œ ë™ì‘ ì¤‘ í•˜ë‚˜ê°€ ê´€ì°°ë˜ë©´ *bridge instruction*ì´ë¼ê³  íŒë‹¨í•  ìˆ˜ ìˆìŠµë‹ˆë‹¤.

ì´ëŸ¬í•œ ì ‘ê·¼ë²•ì„ ì‚¬ìš©í•œë‹¤ë©´ *sandsifter* toolì„ ì ìš©í•˜ì—¬ random processor fuzzingì„ í†µí•´ *bridge instruction*ì„ ì°¾ì„ ìˆ˜ ìˆìŠµë‹ˆë‹¤: 1. *God mode bit* ì„¤ì •. 2. *Launch instruction*ì— ì´ì–´ random x86 instruction ì‹¤í–‰. 3. ë°˜ë³µ.

1ì‹œê°„ ì´ë‚´ë¡œ fuzzing í•œ ê²°ê³¼, *bridge instruction*ì€ `bound %eax,0x00000000(,%eax,1)`ìœ¼ë¡œ ê²°ì •ë˜ì—ˆìœ¼ë©° ì—¬ê¸°ì„œ `0x00000000`ì€ *DEC*ë¡œ ì „ì†¡ë˜ëŠ” 32-bit RISC instructionì— í•´ë‹¹í•©ë‹ˆë‹¤. *Bridge instruction*ì€ microarchitectureì— ë”°ë¼ ë‹¬ë¼ì§€ë©° `bound` bridgeëŠ” VIA C3 Nehemiah coreì—ì„œ ìœ íš¨í•©ë‹ˆë‹¤.

## A Deeply Embedded Instruction Set

*ì–´ë–»ê²Œ* *DEC*ì—ì„œ instructionì„ ì‹¤í–‰í•˜ëŠ”ì§€ ì•Œì•˜ìœ¼ë‹ˆ, ë‹¤ìŒìœ¼ë¡œëŠ” *ë¬´ì—‡ì„* ì‹¤í–‰í• ì§€ ì•Œì•„ì•¼ í•©ë‹ˆë‹¤. í˜„ì¬ ìƒíƒœë¡œì„œëŠ” *DEC*ì—ì„œ ì‹¤í–‰ë˜ëŠ” instructionì´ ì–´ë–»ê²Œ ìƒê²¼ëŠ”ì§€, ì–´ë–¤ architectureë¥¼ ë”°ë¥´ëŠ”ì§€ ë”°ìœ„ë„ ì•Œì§€ ëª»í•©ë‹ˆë‹¤. 

ì²˜ìŒì—ëŠ” ARM, PowerPC, MIPSì™€ ê°™ì€ RISC architectureì˜ ê°„ë‹¨í•œ instructionì´ big ë° little endian í˜•ì‹ìœ¼ë¡œ ì‹œë„ëìŠµë‹ˆë‹¤(ì˜ˆë¥¼ ë“¤ì–´, ARMì˜ ê²½ìš° `ADD R0,R0,#1`). ëª‡ ë²ˆì˜ ì‹œë„ í›„, instructionì„ ì•Œë ¤ì§„ architectureì™€ ëª…í™•í•˜ê²Œ ì¼ì¹˜ì‹œí‚¤ëŠ” ê²ƒì€ ì–´ë µì§€ë§Œ architectureë¥¼ ë°°ì œí•˜ëŠ” ê²ƒì€ ê°€ëŠ¥í•˜ë‹¤ëŠ” ê²ƒì„ ê¹¨ë‹¬ì•˜ìŠµë‹ˆë‹¤. *DEC*ë¡œ ì „ì†¡ëœ ë§ì€ instructionì´ processor lockì„ ìœ ë°œí–ˆìŠµë‹ˆë‹¤. `ADD R0,R0,#1`ê³¼ ê°™ì´ í›„ë³´ architectureì— ëŒ€í•´ ê°„ë‹¨í•œ non-locking instructionì„ ì‹¤í–‰í•œ í›„ processor lockì´ ìœ ë°œëœ ê²½ìš° í•´ë‹¹ architectureë¥¼ ë°°ì œí•  ìˆ˜ ìˆìŠµë‹ˆë‹¤. ì´ë¥¼ í†µí•´ 30ê°œì˜ architectureê°€ ë°°ì œëê³  ì´ëŠ” ì‚¬ì‹¤ìƒ ì‹œë„í•œ ëª¨ë“  ì•Œë ¤ì§„ architectureê°€ ë°°ì œëœ ê²ƒì´ì—ˆìŠµë‹ˆë‹¤.

Coreë¥¼ ì•Œë ¤ì§„ architectureì™€ ì¼ì¹˜ì‹œí‚¬ ìˆ˜ ì—†ì—ˆê¸°ì— *deep embedded instruction set(DEIS)*ìœ¼ë¡œ ëª…ëª…í•œ, *DEC*ì— ëŒ€í•œ instruction setì„ ë¦¬ë²„ì‹±í•´ì•¼ í–ˆìŠµë‹ˆë‹¤.

ì´ëŸ¬í•œ instructionì˜ í˜•ì‹ì„ ì´í•´í•˜ë ¤ë©´ RISC instructionì„ ì‹¤í–‰í•˜ê³  ê²°ê³¼ë¥¼ ê´€ì°°í•´ì•¼ í•©ë‹ˆë‹¤. ê·¸ëŸ¬ë‚˜ RISC instruction setì— ëŒ€í•œ ì§€ì‹ ì—†ì´ëŠ” RISC coreë¥¼ ì§ì ‘ì ìœ¼ë¡œ ê´€ì°°í•  ìˆ˜ ì—†ìŠµë‹ˆë‹¤. ëŒ€ì‹ , US8880851ì— ë”°ë¼ì„œ, x86 coreì™€ RISC coreê°€ ë¶€ë¶„ì ìœ¼ë¡œ ê³µìœ ëœ register fileì„ ê°€ì§„ë‹¤ëŠ” ì‚¬ì‹¤ì„ ì´ìš©í–ˆìŠµë‹ˆë‹¤. ì´ë¥¼ í†µí•´ x86 coreì—ì„œ RISC instructionì˜ ê²°ê³¼ ì¤‘ ì¼ë¶€ë¥¼ ê´€ì°°í•  ìˆ˜ ìˆì—ˆìœ¼ë©° RISC instruction í˜•ì‹ì„ í•´ë…í•  ìˆ˜ ìˆì—ˆìŠµë‹ˆë‹¤.

![US8880851-fig3](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/US8880851-fig3.png){: width="600" }

ì ‘ê·¼ ë°©ì‹ì€ ë‹¤ìŒê³¼ ê°™ìŠµë‹ˆë‹¤. ìš°ì„ , *god mode bit*ë¥¼ ì„¤ì •í•©ë‹ˆë‹¤. ê·¸ í›„ system *input state*ë¥¼ ìƒì„±í•˜ê³  ì´ë¥¼ ê¸°ë¡í•©ë‹ˆë‹¤. System *input state*ëŠ” processor register state(general purpose register, special purpose register, MMX register)ì™€ í˜„ì¬ userland process ë° kernel memory bufferë¡œ êµ¬ì„±ë©ë‹ˆë‹¤. x86 *bridge instruction*ìœ¼ë¡œ wrapping ëœ ì„ì˜ì˜ RISC instructionì„ *DEC*ì—ì„œ ì‹¤í–‰í•  ìˆ˜ ìˆë„ë¡ *launch instruction*ê³¼ í•¨ê»˜ ì‹¤í–‰í•©ë‹ˆë‹¤. GPR, SPR ë° MMX registerì™€ userland ë° kernel memory bufferë¥¼ í¬í•¨í•œ system *output state*ë¥¼ ê¸°ë¡í•©ë‹ˆë‹¤. ê¸°ë¡í•œ *input state*ì™€ output stateë¥¼ *diffing*í•˜ì—¬ unknown RISC instructionì— ëŒ€í•œ ì •ë³´ë¥¼ ì–»ìŠµë‹ˆë‹¤.

![fuzzing DEIS](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/fuzzing DEIS.png){: width="600" }

ë‹¤ìˆ˜ì˜ nodeë¡œ 3ì£¼ ë™ì•ˆ fuzzing í•œ ê²°ê³¼, 2301295ê°œì˜ state diffë¡œ êµ¬ì„±ëœ 15GBì˜ ë¡œê·¸ê°€ ê·¼ 4000ì‹œê°„ì˜ compute timeì— ê±¸ì³ ì¶•ì ë˜ì—ˆìŠµë‹ˆë‹¤.

Test instructionì€ ì²˜ìŒì—ëŠ” í° baseline datasetì„ ì–»ê¸° ìœ„í•´ ë¬´ì‘ìœ„ë¡œ ìƒì„±ë˜ì—ˆìŠµë‹ˆë‹¤. Fuzzingì˜ initial roundì—ì„œëŠ” x86/RISC system stateì˜ ê·¹íˆ ì¼ë¶€ë§Œ ê¸°ë¡í•  ìˆ˜ ìˆì—ˆê¸° ë•Œë¬¸ì— ëŒ€ë¶€ë¶„ì˜ RISC instructionìœ¼ë¡œë¶€í„° ë³„ë‹¤ë¥¸ ê²°ê³¼ë¥¼ ì–»ì§€ ëª»í•˜ì˜€ìŠµë‹ˆë‹¤. ì´ë¥¼ ê·¹ë³µí•˜ê¸° ìœ„í•´ ë‹¨ê³„ì  fuzzing ì ‘ê·¼ë²•ì´ ì‚¬ìš©ë˜ì—ˆìŠµë‹ˆë‹¤: System stateì— ê°€ì‹œì ì¸ ì˜í–¥ì„ ë¯¸ì¹˜ëŠ” ì²« ë²ˆì§¸ roundì˜ instructionì´ ë‘ ë²ˆì§¸ fuzzing roundì—ì„œ seed instructionìœ¼ë¡œ ì‚¬ìš©ë˜ì—ˆìŠµë‹ˆë‹¤. ì´ ë‹¨ê³„ì  ì ‘ê·¼ë²•ì€ ê´€ì°° ê°€ëŠ¥í•œ instruction ê²°ê³¼ë¥¼ í–¥ìƒí•´ datasetì˜ ì™„ì„±ë„ë¥¼ í¬ê²Œ ë†’ì˜€ìŠµë‹ˆë‹¤.

í° corpusì˜ state diffë¥¼ ì‚¬ìš©í•˜ì—¬ instruction ê·œì¹™ì„ ì‹ë³„í•˜ëŠ” ê³¼ì •ì„ ìë™í™”í•˜ê¸° ìœ„í•´ *collector*ë¼ëŠ” ë„êµ¬ë¥¼ ì„¤ê³„í•˜ì˜€ìŠµë‹ˆë‹¤. ì´ëŠ” arithmetic operationê³¼ memory accessì™€ ê°™ì€ ë‹¤ì–‘í•œ ì¼ë°˜ì ì¸ instruction effectì— ëŒ€í•œ state diffë¥¼ í™•ì¸í•©ë‹ˆë‹¤.

![collector1](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/collector1.png){: width="600" }

ì´í›„ ì—¬ëŸ¬ ê°€ì§€ heuristicì„ í†µí•´ ì•„ë˜ì™€ ê°™ì€ instruction binê³¼ ê° binì— ëŒ€í•œ binary encodingì„ ë„ì¶œí•˜ì˜€ìŠµë‹ˆë‹¤. ì´ëŠ” *collector*ì— ì˜í•´ ì‹ë³„ëœ instruction ì¹´í…Œê³ ë¦¬ì˜ ì¼ë¶€ì¼ ë¿ì´ì§€ë§Œ, *DEC*ì— ëŒ€í•œ proof-of-concept privilege escalation attackì„ ìˆ˜í–‰í•˜ê¸°ì— ì¶©ë¶„í•˜ì˜€ìŠµë‹ˆë‹¤. ì¶”ê°€ì ì¸ ë¶„ì„ì„ í†µí•´ *collector*ì˜ ê²°ê³¼ë¥¼ ì™„ì „íˆ í™œìš©í•œë‹¤ë©´ ë” ë§ì€ *DEIS*ë¥¼ ì¬êµ¬ì„±í•˜ì—¬ *DEC*ì—ì„œ ë²”ìš© RISC computationì„ ê°€ëŠ¥í•˜ê²Œ í•  ê²ƒìœ¼ë¡œ ì‚¬ë£Œë©ë‹ˆë‹¤.

![collector2](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/collector2.png)

RegisterëŠ” 4 bitë¡œ ì¸ì½”ë”©ë˜ë©°, `eax`ëŠ” `0b0000`, `ebx`ëŠ” `0b0011`, `ecx`ëŠ” `0b0001`, `edx`ëŠ” `0b0010`, `esi`ëŠ” `0b0110`, `edi`ëŠ” `0b0111`, `ebp`ëŠ” `0b0101`, `esp`ëŠ” `0b0100`ì…ë‹ˆë‹¤. Register ì¸ì½”ë”©ì˜ ìƒìœ„ bitëŠ” RISC-only ë˜ëŠ” MMX registerë¥¼ ì„ íƒí•˜ëŠ” ë° ì‚¬ìš©ë˜ëŠ” ê²ƒìœ¼ë¡œ ì¶”ì¸¡ë©ë‹ˆë‹¤.

Instructionì€ 0, 1 ë˜ëŠ” 2ê°œì˜ explicit registerì—ì„œ ì‘ë™í•©ë‹ˆë‹¤. 0 ë˜ëŠ” 1ê°œì˜ explicit registerì—ì„œ ì‘ë™í•  ë•Œ `eax` registerëŠ” ë•Œë•Œë¡œ implicit registerë¡œ ì‚¬ìš©ë©ë‹ˆë‹¤. 0ì—ì„œ 8ê°œì˜ opcode bitëŠ” ì¼ë°˜ì ìœ¼ë¡œ instructionì˜ ì‹œì‘ ë¶€ë¶„ì— ë‚˜íƒ€ë‚˜ë©° instructionì˜ ë‹¤ë¥¸ ìœ„ì¹˜ì— ì¶”ê°€ opcode bitê°€ ìˆì„ ê°€ëŠ¥ì„±ì´ ìˆìŠµë‹ˆë‹¤.

## Privilege Escalation Payload

Proof-of-conceptìœ¼ë¡œì„œ, *rosenbridge* backdoor payloadë¥¼ í•˜ë‚˜ ì œì‘í•˜ì˜€ìŠµë‹ˆë‹¤. ì´ payloadëŠ” unprivileged userland processì—ì„œ ì‹¤í–‰ë˜ì–´ kernel memoryë¥¼ ì½ê³  ìˆ˜ì •í•˜ëŠ” instructionì„ *DEC*ë¡œ ì „ë‹¬í•˜ê³  root ê¶Œí•œì„ íšë“í•©ë‹ˆë‹¤.

![poc-overview](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/poc_overview.png){: width="600" }

ìœ„ ê·¸ë¦¼ì€ payloadì— ëŒ€í•œ ê°œìš”ë¥¼ ë‚˜íƒ€ëƒ…ë‹ˆë‹¤. Kernel memoryì—ì„œ x86 global descriptor table(GDT)ì„ ì½ì–´ í˜„ì¬ í”„ë¡œì„¸ìŠ¤ì˜ `task_struct` structureì— ëŒ€í•œ pointerë¥¼ ì°¾ìŠµë‹ˆë‹¤. `task_struct`ì—ì„œ í”„ë¡œì„¸ìŠ¤ì˜ `cred` structureì— ëŒ€í•œ pointerë¥¼ ì°¾ê³ , `cred` structureì— ì ‘ê·¼í•´ root ê¶Œí•œ ê°’ì„ ì„¤ì •í•©ë‹ˆë‹¤.

ì•„ë˜ ì½”ë“œëŠ” privilege escalation payloadì— ëŒ€í•œ pseudocodeì…ë‹ˆë‹¤. êµ¬í˜„ëœ payloadëŠ” Debian 6.0.10 (i386), Linux kernel version 2.6.32ë¥¼ ê¸°ë°˜ìœ¼ë¡œ ì‘ì„±ë˜ì—ˆìŠµë‹ˆë‹¤.

![poc_pseudocode](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/poc_pseudocode.png){: width="600" }

Pseudocodeë¥¼ ìƒê¸° "A Deeply Embedded Instruction Set" ì„¹ì…˜ì—ì„œ ì„¤ëª…í•œ backdoor primitiveë¡œ ë³€í™˜í•˜ì—¬ì•¼ í•©ë‹ˆë‹¤. ë¶„ì„ëœ ì¼ë¶€ primitiveë§Œì„ ê°€ì§€ê³  ì›í•˜ëŠ” í–‰ìœ„ë¥¼ êµ¬í˜„í•˜ëŠ” ê²ƒì€, ROP chainì„ ì‘ì„±í•  ë•Œì™€ ê°™ì´ ì•½ê°„ì˜ ì°½ì˜ì„±ì„ ìš”êµ¬í•©ë‹ˆë‹¤. Custom assembly languageë¡œ ì‘ì„±í•œ ìµœì¢… payloadëŠ” ë‹¤ìŒê³¼ ê°™ìŠµë‹ˆë‹¤.

![poc_assembly](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/poc_assembly.png){: width="600" }

ë§ˆì§€ë§‰ìœ¼ë¡œ, prototypeì„ ì‹¤ì œ ì‘ë™í•˜ëŠ” ì‹¤í–‰ íŒŒì¼ë¡œ ë³€í™˜í•©ë‹ˆë‹¤. `0f3f` *launch instruction*ìœ¼ë¡œ *DEC*ë¥¼ í™œì„±í™”í•˜ê³  x86 'bound' *bridge instruction*ì„ í†µí•´ *DEIS* instructionì„ ì‹¤í–‰í•˜ë„ë¡ í•©ë‹ˆë‹¤.

![poc](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/poc.png){: width="600" }

Pwned:)

![demo](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/demo.png){: width="600" }

# Conclusion

*rosenbridge* backdoorëŠ” x86 í”„ë¡œì„¸ì„œì—ì„œ ì•Œë ¤ì§„ ìµœì´ˆì˜ hardware level ë°±ë„ì–´ì…ë‹ˆë‹¤. ì´ê²ƒì€ ê·¸ ìì²´ë¡œ ë³´ì•ˆ ì—°êµ¬ì—ì„œ ê¸‰ì§„ì ì¸ ë°œì „ì…ë‹ˆë‹¤. ê·¸ëŸ¬ë‚˜ ë°±ë„ì–´ëŠ” ë°±ì„œì—ì„œ ì‚´í´ë³¸ ë°”ì™€ ê°™ì´ ì˜ˆì „ í”„ë¡œì„¸ì„œ ë¼ì¸ì˜ ì¼ë¶€ì—ë§Œ ë‚˜íƒ€ë‚©ë‹ˆë‹¤. ì˜¤ëŠ˜ë‚ ì˜ ì¼ë°˜ ì‚¬ìš©ìì—ê²ŒëŠ” ìœ„í˜‘ì´ ë˜ì§€ ì•ŠìŠµë‹ˆë‹¤. ëŒ€ì‹ , ë³¸ ì—°êµ¬ì˜ ì£¼ìš” ê°€ì¹˜ëŠ” í•˜ë“œì›¨ì–´ ë°±ë„ì–´ì˜ ê°€ëŠ¥ì„±(ê²°ì •ì ìœ¼ë¡œ ì…ì¦ëœ)ì— ëŒ€í•œ ì‚¬ë¡€ ì—°êµ¬, ê·¸ëŸ¬í•œ ë°±ë„ì–´ê°€ êµ¬í˜„ë˜ëŠ” ë°©ë²•ì— ëŒ€í•œ ì‹¤ì§ˆì ì¸ ì¡°ì‚¬ ë° ì™¸ë¶€ ê´€ì°°ìê°€ ìœ„í˜‘ì„ ë°œê²¬í•˜ëŠ” ë°©ë²•ì— ëŒ€í•œ ì‚¬ê³  ì‹¤í—˜ì…ë‹ˆë‹¤.

í•˜ë“œì›¨ì–´ ë°±ë„ì–´ì˜ ì—¬íŒŒë¡œ ê¸°ì¡´ ë³´ì•ˆ ëª¨ë¸ì´ ê±°ì˜ ì™„ì „íˆ ë§ê°€ì¡ŒìŠµë‹ˆë‹¤. ì†Œí”„íŠ¸ì›¨ì–´ ë³´í˜¸ ë©”ì»¤ë‹ˆì¦˜ì— ëŒ€í•œ ìˆ˜ì‹­ ë…„ì˜ ë…¸ë ¥ì€ ì´ëŸ¬í•œ ìœ„í˜‘ìœ¼ë¡œë¶€í„° ë³´í˜¸í•˜ëŠ” ë° ì•„ë¬´ëŸ° ë„ì›€ì´ ë˜ì§€ ì•ŠìŠµë‹ˆë‹¤. ì´ì— ì €ìëŠ”, ì´ëŸ¬í•œ ì‚¬ì‹¤ì— ë‹¹í™©í•˜ê³  ì¶”ì¸¡í•˜ê¸°ë³´ë‹¤ëŠ” í”„ë¡œì„¸ì„œë¥¼ ê²€ì‚¬í•˜ê³  ê°ì‚¬í•˜ëŠ” ë„êµ¬ë¥¼ ê³„ì† ê°œë°œí•˜ì—¬ ì¹©ì˜ ìµœì¢… ì‚¬ìš©ìì—ê²Œ ì œì–´ë ¥ê³¼ í†µì°°ë ¥ì„ ë‹¤ì‹œê¸ˆ ì œê³µí•˜ëŠ” ê²ƒì´ ë°”ëŒì§í•œ ë°©í–¥ì¼ ê²ƒì´ë¼ê³  ì œì•ˆí•©ë‹ˆë‹¤.

*Christopher Domasì˜ Black Hat ë°œí‘œ ìë£Œ ì¤‘ ë°œì·Œ.

![conclusion](/assets/upload/2023-02-02-Ring-4-Hardware-Backdoors-in-CPUs/conclusion.png)

# Glossary

***bridge instruction***\
32-bit immediate valueë¥¼ í¬í•¨í•œ standard x86 instructionìœ¼ë¡œ, *launch instruction*ì´ ì„ í–‰ë˜ë©´ 32-bit immediateë¥¼ *deeply embedded core*ì˜ RISC pipelineìœ¼ë¡œ ë³´ë‚¸ë‹¤. VIA C3 Nehemiah coreì—ì„œ *bridge instruction*ì€ `bound %eax,xxxxxxxx(,%eax,1)`ì´ë©° ì—¬ê¸°ì„œ `xxxxxxxx`ëŠ” RISC coreë¡œ ì „ì†¡ë˜ëŠ” 32-bit valueì´ë‹¤.

***deeply embedded core (DEC)***\
í”„ë¡œì„¸ì„œì˜ x86 coreì™€ í•¨ê»˜ ë‚´ì¥ëœ RISC core. RISC coreëŠ” x86 coreì™€ ê¸´ë°€íˆ í†µí•©ë˜ì–´ execution pipeline ë° register fileì˜ ì¤‘ìš”í•œ ë¶€ë¶„ì„ ê³µìœ í•œë‹¤.

***deeply embedded instruction set (DEIS)***\
*Deeply embedded core*ì—ì„œ ì‚¬ìš©í•˜ëŠ” instruction set.

***global configuration register***\
*God mode bit*ë¥¼ í¬í•¨í•˜ëŠ” x86 model specific register.

***god mode bit***\
ì„¤ì •ëœ ê²½ìš° *launch instruction*ì„ ì‚¬ìš©í•  ìˆ˜ ìˆëŠ” x86 model specific register.

***launch instruction***\
*God mode bit*ë¡œ í™œì„±í™”ëœ ìƒˆë¡œìš´ x86 instruction. Instruction `0f3f`ê°€ *deeply embedded core*ë¥¼ í™œì„±í™”í•œë‹¤.

***rosenbridge***\
x86 í”„ë¡œì„¸ì„œì˜ ë°±ë„ì–´.

***sandsifter***\
x86 í”„ë¡œì„¸ì„œì˜ instruction setì„ ì² ì €íˆ ìŠ¤ìº”í•˜ëŠ” ì†Œí”„íŠ¸ì›¨ì–´ ë„êµ¬ë¡œ, ë¬¸ì„œí™”ë˜ì§€ ì•Šì€  instructionì„ ì°¾ëŠ” ë° ì‚¬ìš©í•  ìˆ˜ ìˆë‹¤.  

<br>

*ìˆ˜ì • ë° ë³´ì¶© ì‚¬í•­ì€ [dominic2009@snu.ac.kr](mailto:dominic2009@snu.ac.kr)ë¡œ ì œë³´ ë°”ëë‹ˆë‹¤.*

---

[^1]: [https://www.bloomberg.com/news/features/2018-10-04/the-big-hack-how-china-used-a-tiny-chip-to-infiltrate-america-s-top-companies](https://www.bloomberg.com/news/features/2018-10-04/the-big-hack-how-china-used-a-tiny-chip-to-infiltrate-america-s-top-companies)
[^2]: [https://www.blackhat.com/us-18/briefings/schedule/#god-mode-unlocked---hardware-backdoors-in-x86-cpus-10194](https://www.blackhat.com/us-18/briefings/schedule/#god-mode-unlocked---hardware-backdoors-in-x86-cpus-10194)
[^3]: ì´í›„ [DEF CON 26](https://youtu.be/jmTwlEh8L7g), [HITB GSEC SINGAPORE 2018](https://gsec.hitb.org/sg2018/sessions/god-mode-unlocked-hardware-backdoors-in-x86-cpus/)ì—ì„œë„ ë°œí‘œí•¨.
[^4]: [US8880851](https://patents.google.com/patent/US8880851), [US9292470](https://patents.google.com/patent/US9292470), [US9317301](https://patents.google.com/patent/US9317301)
[^5]: [US9043580](https://patents.google.com/patent/US9043580), [US9141389](https://patents.google.com/patent/US9141389), [US9146742](https://patents.google.com/patent/US9146742)
[^6]: [https://github.com/xoreaxeaxeax/rosenbridge/issues/17](https://github.com/xoreaxeaxeax/rosenbridge/issues/17)    
