#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Dec 12 02:27:35 2023
# Process ID: 1354
# Current directory: /home/fpga
# Command line: vivado -mode batch -source build.tcl
# Log file: /home/fpga/vivado.log
# Journal file: /home/fpga/vivado.jou
# Running On: worker, OS: Linux, CPU Frequency: 2100.000 MHz, CPU Physical cores: 1, Host memory: 6218 MB
#-----------------------------------------------------------
source build.tcl
# set partNum xc7s50csga324-1
# set outputDir obj
# file mkdir $outputDir
# set files [glob -nocomplain "$outputDir/*"]
# if {[llength $files] != 0} {
#     # clear folder contents
#     puts "deleting contents of $outputDir"
#     file delete -force {*}[glob -directory $outputDir *];
# } else {
#     puts "$outputDir is empty"
# }
deleting contents of obj
# read_verilog -sv [ glob ./hdl/*.sv ]
# read_verilog  [ glob ./hdl/*.v ]
# read_xdc ./xdc/top_level.xdc
# read_mem [ glob ./data/*.mem ]
# set_part $partNum
INFO: [Coretcl 2-1500] The part has been set to 'xc7s50csga324-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# synth_design -top top_level -part $partNum -verbose
Command: synth_design -top top_level -part xc7s50csga324-1 -verbose
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1363
WARNING: [Synth 8-6901] identifier 'val_to_display' is used before its declaration [/home/fpga/hdl/top_level.sv:51]
WARNING: [Synth 8-6901] identifier 'val_to_display' is used before its declaration [/home/fpga/hdl/top_level.sv:53]
WARNING: [Synth 8-6901] identifier 'angle_distance' is used before its declaration [/home/fpga/hdl/top_level.sv:53]
WARNING: [Synth 8-6901] identifier 'subType_size' is used before its declaration [/home/fpga/hdl/Start_LiDAR.sv:48]
WARNING: [Synth 8-6901] identifier 'data_type' is used before its declaration [/home/fpga/hdl/Start_LiDAR.sv:49]
WARNING: [Synth 8-11065] parameter 'COUNTER_MAX' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/hdl/debouncer.sv:13]
WARNING: [Synth 8-11065] parameter 'COUNTER_SIZE' becomes localparam in 'debouncer' with formal parameter declaration list [/home/fpga/hdl/debouncer.sv:14]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1987.500 ; gain = 377.770 ; free physical = 3191 ; free virtual = 8855
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_level' [/home/fpga/hdl/top_level.sv:4]
INFO: [Synth 8-6157] synthesizing module 'seven_segment_controller' [/home/fpga/hdl/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'bto7s' [/home/fpga/hdl/seven_segment_controller.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'bto7s' (0#1) [/home/fpga/hdl/seven_segment_controller.sv:54]
INFO: [Synth 8-6155] done synthesizing module 'seven_segment_controller' (0#1) [/home/fpga/hdl/seven_segment_controller.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Lidar_Mini_TopLevel' [/home/fpga/hdl/Lidar_Mini_TopLevel.sv:4]
INFO: [Synth 8-6157] synthesizing module 'uart_tx' [/home/fpga/hdl/uart_tx.v:4]
	Parameter CLOCKS_PER_BAUD bound to: 781 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_tx' (0#1) [/home/fpga/hdl/uart_tx.v:4]
INFO: [Synth 8-6157] synthesizing module 'uart_rx' [/home/fpga/hdl/uart_rx.v:7]
	Parameter CLOCKS_PER_BAUD bound to: 781 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'uart_rx' (0#1) [/home/fpga/hdl/uart_rx.v:7]
INFO: [Synth 8-6157] synthesizing module 'Start_LiDAR' [/home/fpga/hdl/Start_LiDAR.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/Start_LiDAR.sv:69]
INFO: [Synth 8-6155] done synthesizing module 'Start_LiDAR' (0#1) [/home/fpga/hdl/Start_LiDAR.sv:5]
INFO: [Synth 8-6157] synthesizing module 'LiDAR_Protocol' [/home/fpga/hdl/LiDAR_Protocol.sv:5]
INFO: [Synth 8-6157] synthesizing module 'Find_IntervalSampleAngle' [/home/fpga/hdl/Find_IntervalSampleAngle.sv:4]
INFO: [Synth 8-6157] synthesizing module 'divider' [/home/fpga/hdl/divider.sv:4]
	Parameter WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divider' (0#1) [/home/fpga/hdl/divider.sv:4]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/Find_IntervalSampleAngle.sv:58]
INFO: [Synth 8-6155] done synthesizing module 'Find_IntervalSampleAngle' (0#1) [/home/fpga/hdl/Find_IntervalSampleAngle.sv:4]
INFO: [Synth 8-6157] synthesizing module 'Find_CorrectedAngles' [/home/fpga/hdl/Find_CorrectedAngle.sv:11]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first' [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 10 - type: integer 
	Parameter RAM_DEPTH bound to: 16384 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: ../data/map_hex.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '../data/map_hex.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-6157] synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
	Parameter RAM_WIDTH bound to: 16 - type: integer 
	Parameter RAM_DEPTH bound to: 559 - type: integer 
	Parameter RAM_PERFORMANCE bound to: HIGH_PERFORMANCE - type: string 
	Parameter INIT_FILE bound to: ../data/arctan_palette_hex.mem - type: string 
INFO: [Synth 8-3876] $readmem data file '../data/arctan_palette_hex.mem' is read successfully [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:33]
INFO: [Synth 8-6155] done synthesizing module 'xilinx_single_port_ram_read_first__parameterized0' (0#1) [/home/fpga/hdl/xilinx_single_port_ram_read_first.v:10]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/Find_CorrectedAngle.sv:102]
INFO: [Synth 8-6155] done synthesizing module 'Find_CorrectedAngles' (0#1) [/home/fpga/hdl/Find_CorrectedAngle.sv:11]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/LiDAR_Protocol.sv:124]
INFO: [Synth 8-6155] done synthesizing module 'LiDAR_Protocol' (0#1) [/home/fpga/hdl/LiDAR_Protocol.sv:5]
INFO: [Synth 8-155] case statement is not full and has no default [/home/fpga/hdl/Lidar_Mini_TopLevel.sv:99]
INFO: [Synth 8-6155] done synthesizing module 'Lidar_Mini_TopLevel' (0#1) [/home/fpga/hdl/Lidar_Mini_TopLevel.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'top_level' (0#1) [/home/fpga/hdl/top_level.sv:4]
WARNING: [Synth 8-3936] Found unconnected internal register 'temporary_angle_reg' and it is trimmed from '32' to '16' bits. [/home/fpga/hdl/Find_CorrectedAngle.sv:85]
WARNING: [Synth 8-6014] Unused sequential element package_CT_reg was removed.  [/home/fpga/hdl/LiDAR_Protocol.sv:171]
WARNING: [Synth 8-3936] Found unconnected internal register 'queue_input_data_reg' and it is trimmed from '8' to '1' bits. [/home/fpga/hdl/LiDAR_Protocol.sv:85]
WARNING: [Synth 8-4767] Trying to implement RAM ' ' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-3848] Net queue in module/entity LiDAR_Protocol does not have driver. [/home/fpga/hdl/LiDAR_Protocol.sv:45]
WARNING: [Synth 8-7129] Port led[13] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[12] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[11] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[10] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[9] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[8] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[7] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port led[6] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[1] in module top_level is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2070.438 ; gain = 460.707 ; free physical = 3041 ; free virtual = 8712
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.250 ; gain = 478.520 ; free physical = 3038 ; free virtual = 8709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2088.250 ; gain = 478.520 ; free physical = 3038 ; free virtual = 8709
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2088.250 ; gain = 0.000 ; free physical = 3038 ; free virtual = 8709
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/fpga/xdc/top_level.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_level_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_level_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.004 ; gain = 0.000 ; free physical = 3007 ; free virtual = 8693
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.004 ; gain = 0.000 ; free physical = 3007 ; free virtual = 8693
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 3004 ; free virtual = 8690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 3004 ; free virtual = 8690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 3004 ; free virtual = 8690
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'start_state_reg' in module 'Start_LiDAR'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'Find_IntervalSampleAngle'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'LiDAR_Protocol'
INFO: [Synth 8-802] inferred FSM for state register 'bigstate_reg' in module 'Lidar_Mini_TopLevel'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IDLE1 |                             0000 | 00000000000000000000000000000000
             SENDCOMMAND |                             0001 | 00000000000000000000000000000001
            WAITFORVALID |                             0010 | 00000000000000000000000000000011
            SENDCOMMAND2 |                             0011 | 00000000000000000000000000000100
           TOGGLE_START2 |                             0100 | 00000000000000000000000000000101
           WAITFORVALID2 |                             0101 | 00000000000000000000000000000110
           WAITFIRSTBYTE |                             0110 | 00000000000000000000000000000111
  CHECKFIRSTBYTERECEIVED |                             0111 | 00000000000000000000000000001000
          WAITSECONDBYTE |                             1000 | 00000000000000000000000000001001
 CHECKSECONDBYTERECEIVED |                             1001 | 00000000000000000000000000001010
               READBYTES |                             1010 | 00000000000000000000000000001011
                  FINISH |                             1011 | 00000000000000000000000000001100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'start_state_reg' using encoding 'sequential' in module 'Start_LiDAR'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 | 00000000000000000000000000000000
               CALCULATE |                               01 | 00000000000000000000000000000001
                    WAIT |                               10 | 00000000000000000000000000000010
                  OUTPUT |                               11 | 00000000000000000000000000000011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'Find_IntervalSampleAngle'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00000 | 00000000000000000000000000000000
         READ_FIRST_BYTE |                            00001 | 00000000000000000000000000000001
        READ_SECOND_BYTE |                            00010 | 00000000000000000000000000000010
         READ_THIRD_BYTE |                            00011 | 00000000000000000000000000000011
        READ_FOURTH_BYTE |                            00100 | 00000000000000000000000000000100
         READ_FIFTH_BYTE |                            00101 | 00000000000000000000000000000101
         READ_SIXTH_BYTE |                            00110 | 00000000000000000000000000000110
      PROCESS_SIXTH_BYTE |                            00111 | 00000000000000000000000000000111
       READ_SEVENTH_BYTE |                            01000 | 00000000000000000000000000001000
         READ_EIGHT_BYTE |                            01001 | 00000000000000000000000000001001
      PROCESS_EIGHT_BYTE |                            01010 | 00000000000000000000000000001010
         READ_NINTH_BYTE |                            01011 | 00000000000000000000000000001011
         READ_TENTH_BYTE |                            01100 | 00000000000000000000000000001100
          READ_DISTANCES |                            01101 | 00000000000000000000000000001101
           FINISHED_LOOP |                            01110 | 00000000000000000000000000001111
    FINISHED_LOOP_PART_2 |                            01111 | 00000000000000000000000000010000
    FINISHED_LOOP_PART_3 |                            10000 | 00000000000000000000000000010001
  READ_ONE_DISTANCE_BYTE |                            10001 | 00000000000000000000000000001110
        PROCESS_ALL_DATA |                            10010 | 00000000000000000000000000010010
             ERROR_STATE |                            10011 | 00000000000000000000000000010011
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'LiDAR_Protocol'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   IDLE2 |                              001 | 00000000000000000000000000000000
          START_PROTOCOL |                              010 | 00000000000000000000000000000001
               SCAN_DOTS |                              100 | 00000000000000000000000000000010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'bigstate_reg' using encoding 'one-hot' in module 'Lidar_Mini_TopLevel'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 3003 ; free virtual = 8690
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 4     
	   3 Input   16 Bit       Adders := 2     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 3     
	   2 Input    3 Bit       Adders := 1     
+---XORs : 
	   2 Input     16 Bit         XORs := 3     
	   2 Input      8 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 17    
	               14 Bit    Registers := 1     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 8     
	                5 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 20    
+---RAMs : 
	             160K Bit	(16384 X 10 bit)          RAMs := 1     
	               8K Bit	(559 X 16 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 5     
	   4 Input   32 Bit        Muxes := 3     
	  12 Input   32 Bit        Muxes := 1     
	   2 Input   16 Bit        Muxes := 18    
	   4 Input   16 Bit        Muxes := 1     
	   3 Input   16 Bit        Muxes := 2     
	  20 Input   16 Bit        Muxes := 9     
	   2 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 6     
	  12 Input    8 Bit        Muxes := 1     
	  20 Input    8 Bit        Muxes := 3     
	   2 Input    5 Bit        Muxes := 9     
	  20 Input    5 Bit        Muxes := 2     
	   3 Input    4 Bit        Muxes := 1     
	  12 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 4     
	  12 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 5     
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 6     
	   2 Input    1 Bit        Muxes := 42    
	   6 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 11    
	   3 Input    1 Bit        Muxes := 6     
	   4 Input    1 Bit        Muxes := 9     
	  20 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP temporary_angle4, operation Mode is: A*B.
DSP Report: operator temporary_angle4 is absorbed into DSP temporary_angle4.
DSP Report: Generating DSP temporary_angle2, operation Mode is: PCIN+A:B+C.
DSP Report: operator temporary_angle2 is absorbed into DSP temporary_angle2.
WARNING: [Synth 8-7129] Port sw[2] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port sw[0] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[3] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port btn[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-7129] Port pmodb[1] in module top_level is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (myLidar/myLiDAR_Protocol/myIntervalAngle/FSM_sequential_state_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (myLidar/myLiDAR_Protocol/myIntervalAngle/FSM_sequential_state_reg[0]) is unused and will be removed from module top_level.
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin distance_out[15] with 1st driver pin 'myLidar/myLiDAR_Protocol/myAngleCorrector/distance_out_reg[15]/Q' [/home/fpga/hdl/Find_CorrectedAngle.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin distance_out[15] with 2nd driver pin 'GND' [/home/fpga/hdl/Find_CorrectedAngle.sv:99]
CRITICAL WARNING: [Synth 8-6858] multi-driven net distance_out[15] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/hdl/Find_CorrectedAngle.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin distance_out[14] with 1st driver pin 'myLidar/myLiDAR_Protocol/myAngleCorrector/distance_out_reg[14]/Q' [/home/fpga/hdl/Find_CorrectedAngle.sv:99]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin distance_out[14] with 2nd driver pin 'GND' [/home/fpga/hdl/Find_CorrectedAngle.sv:99]
CRITICAL WARNING: [Synth 8-6858] multi-driven net distance_out[14] is connected to at least one constant driver which has been preserved, other driver is ignored [/home/fpga/hdl/Find_CorrectedAngle.sv:99]
WARNING: [Synth 8-3332] Sequential element (myLidar/myLiDAR_Protocol/FSM_sequential_state_reg[4]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (myLidar/myLiDAR_Protocol/FSM_sequential_state_reg[3]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (myLidar/myLiDAR_Protocol/FSM_sequential_state_reg[2]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (myLidar/myLiDAR_Protocol/FSM_sequential_state_reg[1]) is unused and will be removed from module top_level.
WARNING: [Synth 8-3332] Sequential element (myLidar/myLiDAR_Protocol/FSM_sequential_state_reg[0]) is unused and will be removed from module top_level.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 2975 ; free virtual = 8671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Find_CorrectedAngles | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|Find_CorrectedAngles | PCIN+A:B+C  | 30     | 18     | 48     | -      | -1     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 2967 ; free virtual = 8670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 2967 ; free virtual = 8670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 2967 ; free virtual = 8670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 2967 ; free virtual = 8670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 2967 ; free virtual = 8670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 2967 ; free virtual = 8670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 2967 ; free virtual = 8670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 2967 ; free virtual = 8670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 2967 ; free virtual = 8670
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    12|
|3     |LUT1   |    30|
|4     |LUT2   |     7|
|5     |LUT3   |     8|
|6     |LUT4   |    24|
|7     |LUT5   |    18|
|8     |LUT6   |    42|
|9     |FDRE   |   104|
|10    |FDSE   |    27|
|11    |IBUF   |     4|
|12    |OBUF   |    32|
|13    |OBUFT  |     8|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2181.004 ; gain = 571.273 ; free physical = 2967 ; free virtual = 8670
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 6 critical warnings and 14 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2181.004 ; gain = 478.520 ; free physical = 2966 ; free virtual = 8670
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2181.012 ; gain = 571.273 ; free physical = 2964 ; free virtual = 8670
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.012 ; gain = 0.000 ; free physical = 2964 ; free virtual = 8670
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/fpga/xdc/top_level.xdc]
Finished Parsing XDC File [/home/fpga/xdc/top_level.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2181.012 ; gain = 0.000 ; free physical = 3243 ; free virtual = 8950
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 6daae3e4
INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 71 Warnings, 6 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2181.012 ; gain = 887.312 ; free physical = 3243 ; free virtual = 8950
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1945.790; main = 1679.044; forked = 430.661
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3155.809; main = 2181.008; forked = 974.801
# write_checkpoint -force $outputDir/post_synth.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2197.012 ; gain = 0.000 ; free physical = 3243 ; free virtual = 8951
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
# report_utilization -file $outputDir/post_synth_util.rpt
# report_timing -file $outputDir/post_synth_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2252.707 ; gain = 16.910 ; free physical = 3186 ; free virtual = 8910

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 19b8e782a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2252.707 ; gain = 0.000 ; free physical = 3186 ; free virtual = 8910

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 19b8e782a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2477.707 ; gain = 0.000 ; free physical = 2949 ; free virtual = 8674
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 19b8e782a

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2477.707 ; gain = 0.000 ; free physical = 2949 ; free virtual = 8674
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1598dd342

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2477.707 ; gain = 0.000 ; free physical = 2949 ; free virtual = 8674
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1598dd342

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2501.719 ; gain = 24.012 ; free physical = 2949 ; free virtual = 8674
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 151de9d3f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2501.719 ; gain = 24.012 ; free physical = 2949 ; free virtual = 8674
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 151de9d3f

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2501.719 ; gain = 24.012 ; free physical = 2949 ; free virtual = 8674
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2949 ; free virtual = 8674
Ending Logic Optimization Task | Checksum: 151de9d3f

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2501.719 ; gain = 24.012 ; free physical = 2949 ; free virtual = 8674

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 151de9d3f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2949 ; free virtual = 8674

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 151de9d3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2949 ; free virtual = 8674

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2949 ; free virtual = 8674
Ending Netlist Obfuscation Task | Checksum: 151de9d3f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2949 ; free virtual = 8674
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2949 ; free virtual = 8675
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 13d5ef689

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2949 ; free virtual = 8675
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2949 ; free virtual = 8675

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 185990941

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2945 ; free virtual = 8675

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19c3bfb9c

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2944 ; free virtual = 8675

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19c3bfb9c

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2944 ; free virtual = 8675
Phase 1 Placer Initialization | Checksum: 19c3bfb9c

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2944 ; free virtual = 8675

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c05fcca6

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2943 ; free virtual = 8675

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 27d7443b6

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2943 ; free virtual = 8675

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 27d7443b6

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.2 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2943 ; free virtual = 8675

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1eb774967

Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2942 ; free virtual = 8675

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 8 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 4 nets or LUTs. Breaked 0 LUT, combined 4 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2940 ; free virtual = 8675

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              4  |                     4  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              4  |                     4  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1c0f76058

Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2940 ; free virtual = 8675
Phase 2.4 Global Placement Core | Checksum: 17617b4f7

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675
Phase 2 Global Placement | Checksum: 17617b4f7

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12eaa3614

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: ed0e5311

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f00c794c

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: f80ae020

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.6 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: d9ad964a

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 16f31afd8

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 167335c24

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675
Phase 3 Detail Placement | Checksum: 167335c24

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.64 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13ad63ba7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 1 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=5.316 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1489b4b89

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1489b4b89

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675
Phase 4.1.1.1 BUFG Insertion | Checksum: 13ad63ba7

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.316. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1f730b419

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675
Phase 4.1 Post Commit Optimization | Checksum: 1f730b419

Time (s): cpu = 00:00:00.54 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f730b419

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1f730b419

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675
Phase 4.3 Placer Reporting | Checksum: 1f730b419

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 275f88a86

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675
Ending Placer Task | Checksum: 1b2e37b40

Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.74 . Memory (MB): peak = 2501.719 ; gain = 0.000 ; free physical = 2939 ; free virtual = 8675
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
#  puts "Found setup timing violations => running physical optimization"
#  phys_opt_design
# }
# write_checkpoint -force $outputDir/post_place.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2938 ; free virtual = 8675
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# report_timing -file $outputDir/post_place_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.

Phase 1 Build RT Design
Checksum: PlaceDB: b652111d ConstDB: 0 ShapeSum: fc916a23 RouteDB: 0
Post Restoration Checksum: NetGraph: 8452cacc | NumContArr: 877ba3f5 | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: 124d8c46e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2934 ; free virtual = 8673

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 124d8c46e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2934 ; free virtual = 8673

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 124d8c46e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2934 ; free virtual = 8673
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23db1fec9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2934 ; free virtual = 8673
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.345  | TNS=0.000  | WHS=-0.114 | THS=-2.646 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 219
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 219
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1c4fe2948

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2934 ; free virtual = 8673

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 1c4fe2948

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2934 ; free virtual = 8673
Phase 3 Initial Routing | Checksum: 2064f623e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2934 ; free virtual = 8673

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.298  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 11365783c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8673

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.298  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: ec0daef7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8673
Phase 4 Rip-up And Reroute | Checksum: ec0daef7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8673

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: ec0daef7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8672

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: ec0daef7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8672
Phase 5 Delay and Skew Optimization | Checksum: ec0daef7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8672

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1518a32f5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8672
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.390  | TNS=0.000  | WHS=0.168  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: de820036

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8672
Phase 6 Post Hold Fix | Checksum: de820036

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8672

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0417763 %
  Global Horizontal Routing Utilization  = 0.0338365 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1700d90b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8672

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1700d90b5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8672

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 18c767bc4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8672

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=5.388  | TNS=0.000  | WHS=0.167  | THS=0.000  |

Phase 10 Post Router Timing | Checksum: 191b333b2

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8672
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 19bf8f8db

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8672

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2933 ; free virtual = 8672

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2932 ; free virtual = 8672
# write_checkpoint -force $outputDir/post_route.dcp
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2525.730 ; gain = 0.000 ; free physical = 2931 ; free virtual = 8671
INFO: [Common 17-1381] The checkpoint '/home/fpga/obj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_timing -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file obj/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file obj/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2023.1/data/ip'.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/fpga/obj/post_imp_drc.rpt.
report_drc completed successfully
# write_bitstream -force $outputDir/final.bit
Command: write_bitstream -force obj/final.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7s50'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 14996608 bits.
Writing bitstream obj/final.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 2728.953 ; gain = 203.223 ; free physical = 2668 ; free virtual = 8420
INFO: [Common 17-206] Exiting Vivado at Tue Dec 12 02:28:26 2023...
