
/root/projects/compiled/crypto_hybrid/stripped/jedisct1_libsodium.git_blake2b-long_d6062858_stripped.o:     file format elf32-littlearm


Disassembly of section .text:

00000000 <.text>:
   0:	47f0e92d 	ldrbmi	lr, [r0, sp, lsr #18]!
   4:	4c76460e 	ldclmi	6, cr4, [r6], #-56	; 0xffffffc8
   8:	8b02ed2d 	blhi	0xbb4c4
   c:	7d14f5ad 	cfldr32vc	mvfx15, [r4, #-692]	; 0xfffffd4c
  10:	f10d447c 			; <UNDEFINED> instruction: 0xf10d447c
  14:	4617054f 	ldrmi	r0, [r7], -pc, asr #10
  18:	91724681 	cmnls	r2, r1, lsl #13
  1c:	49714698 	ldmdbmi	r1!, {r3, r4, r7, r9, sl, lr}^
  20:	053ff025 	ldreq	pc, [pc, #-37]!	; 0x3
  24:	2e402200 	cdpcs	2, 4, cr2, cr0, cr0, {0}
  28:	68095861 	stmdavs	r9, {r0, r5, r6, fp, ip, lr}
  2c:	f04f9193 			; <UNDEFINED> instruction: 0xf04f9193
  30:	d8330100 	ldmdale	r3!, {r8}
  34:	46114633 			; <UNDEFINED> instruction: 0x46114633
  38:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  3c:	1e04fffe 	mcrne	15, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
  40:	a972db15 	ldmdbge	r2!, {r0, r2, r4, r8, r9, fp, ip, lr, pc}^
  44:	22044628 	andcs	r4, r4, #40, 12	; 0x2800000
  48:	f7ff2300 			; <UNDEFINED> instruction: 0xf7ff2300
  4c:	1e04fffe 	mcrne	15, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
  50:	4642db0d 	strbmi	sp, [r2], -sp, lsl #22
  54:	23004639 	movwcs	r4, #1593	; 0x639
  58:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  5c:	1e04fffe 	mcrne	15, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
  60:	4632db05 	ldrtmi	sp, [r2], -r5, lsl #22
  64:	46284649 	strtmi	r4, [r8], -r9, asr #12
  68:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  6c:	f44f4604 	vst1.8	{d20-d22}, [pc], r4
  70:	462871c0 	strtmi	r7, [r8], -r0, asr #3
  74:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  78:	4b5a4a5b 	blmi	0x16929ec
  7c:	58d3447a 	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
  80:	9b93681a 	blls	0xfe4da0f0
  84:	f04f405a 			; <UNDEFINED> instruction: 0xf04f405a
  88:	f0400300 			; <UNDEFINED> instruction: 0xf0400300
  8c:	462080a1 	strtmi	r8, [r0], -r1, lsr #1
  90:	7d14f50d 	cfldr32vc	mvfx15, [r4, #-52]	; 0xffffffcc
  94:	8b02ecbd 	blhi	0xbb390
  98:	87f0e8bd 			; <UNDEFINED> instruction: 0x87f0e8bd
  9c:	46112340 	ldrmi	r2, [r1], -r0, asr #6
  a0:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  a4:	1e04fffe 	mcrne	15, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
  a8:	a972dbe1 	ldmdbge	r2!, {r0, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
  ac:	22044628 	andcs	r4, r4, #40, 12	; 0x2800000
  b0:	f7ff2300 			; <UNDEFINED> instruction: 0xf7ff2300
  b4:	1e04fffe 	mcrne	15, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
  b8:	4642dbd9 			; <UNDEFINED> instruction: 0x4642dbd9
  bc:	23004639 	movwcs	r4, #1593	; 0x639
  c0:	f7ff4628 			; <UNDEFINED> instruction: 0xf7ff4628
  c4:	1e04fffe 	mcrne	15, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
  c8:	f50ddbd1 			; <UNDEFINED> instruction: 0xf50ddbd1
  cc:	224078e6 	subcs	r7, r0, #15073280	; 0xe60000
  d0:	46284641 	strtmi	r4, [r8], -r1, asr #12
  d4:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
  d8:	dbc81e04 	blle	0xff2078f0
  dc:	3e204644 	cfmadda32cc	mvax2, mvax4, mvfx0, mvfx4
  e0:	f1092e40 			; <UNDEFINED> instruction: 0xf1092e40
  e4:	bf880720 	svclt	0x00880720
  e8:	0a00f04f 	beq	0x3c22c
  ec:	f8c9cc0f 			; <UNDEFINED> instruction: 0xf8c9cc0f
  f0:	f8c90000 			; <UNDEFINED> instruction: 0xf8c90000
  f4:	f8c91004 			; <UNDEFINED> instruction: 0xf8c91004
  f8:	f8c92008 			; <UNDEFINED> instruction: 0xf8c92008
  fc:	bf88300c 	svclt	0x0088300c
 100:	8b35ed9f 	blhi	0xd7b784
 104:	f8c9cc0f 			; <UNDEFINED> instruction: 0xf8c9cc0f
 108:	f8c90010 			; <UNDEFINED> instruction: 0xf8c90010
 10c:	f8c91014 			; <UNDEFINED> instruction: 0xf8c91014
 110:	f8c92018 			; <UNDEFINED> instruction: 0xf8c92018
 114:	f50d301c 			; <UNDEFINED> instruction: 0xf50d301c
 118:	d8177903 	ldmdale	r7, {r0, r1, r8, fp, ip, sp, lr}
 11c:	4644e031 			; <UNDEFINED> instruction: 0x4644e031
 120:	3e203720 	cdpcc	7, 2, cr3, cr0, cr0, {1}
 124:	cc0f2e40 	stcgt	14, cr2, [pc], {64}	; 0x40
 128:	0c20f847 	stceq	8, cr15, [r0], #-284	; 0xfffffee4
 12c:	1c1cf847 	ldcne	8, cr15, [ip], {71}	; 0x47
 130:	2c18f847 	ldccs	8, cr15, [r8], {71}	; 0x47
 134:	3c14f847 	ldccc	8, cr15, [r4], {71}	; 0x47
 138:	f847cc0f 			; <UNDEFINED> instruction: 0xf847cc0f
 13c:	f8470c10 			; <UNDEFINED> instruction: 0xf8470c10
 140:	f8471c0c 			; <UNDEFINED> instruction: 0xf8471c0c
 144:	f8472c08 			; <UNDEFINED> instruction: 0xf8472c08
 148:	d91a3c04 	ldmdble	sl, {r2, sl, fp, ip, sp}
 14c:	464c46c4 	strbmi	r4, [ip], -r4, asr #13
 150:	000fe8bc 			; <UNDEFINED> instruction: 0x000fe8bc
 154:	e8bcc40f 	ldm	ip!, {r0, r1, r2, r3, sl, lr, pc}
 158:	c40f000f 	strgt	r0, [pc], #-15	; 0x160
 15c:	000fe8bc 			; <UNDEFINED> instruction: 0x000fe8bc
 160:	e89cc40f 	ldm	ip, {r0, r1, r2, r3, sl, lr, pc}
 164:	e884000f 	stm	r4, {r0, r1, r2, r3}
 168:	464a000f 	strbmi	r0, [sl], -pc
 16c:	aa02e9cd 	bge	0xba8a8
 170:	46402140 	strbmi	r2, [r0], -r0, asr #2
 174:	8b00ed8d 	blhi	0x3b7b0
 178:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 17c:	dace1e04 	ble	0xff387994
 180:	46c4e775 			; <UNDEFINED> instruction: 0x46c4e775
 184:	ed9f464c 	ldc	6, cr4, [pc, #304]	; 0x2bc
 188:	f04f7b14 			; <UNDEFINED> instruction: 0xf04f7b14
 18c:	e8bc0e00 	ldm	ip!, {r9, sl, fp}
 190:	c40f000f 	strgt	r0, [pc], #-15	; 0x198
 194:	000fe8bc 			; <UNDEFINED> instruction: 0x000fe8bc
 198:	e8bcc40f 	ldm	ip!, {r0, r1, r2, r3, sl, lr, pc}
 19c:	c40f000f 	strgt	r0, [pc], #-15	; 0x1a4
 1a0:	000fe89c 	muleq	pc, ip, r8	; <UNPREDICTABLE>
 1a4:	000fe884 	andeq	lr, pc, r4, lsl #17
 1a8:	f8cd464a 			; <UNDEFINED> instruction: 0xf8cd464a
 1ac:	4631e00c 	ldrtmi	lr, [r1], -ip
 1b0:	f8cd4640 			; <UNDEFINED> instruction: 0xf8cd4640
 1b4:	ed8de008 	stc	0, cr14, [sp, #32]
 1b8:	f7ff7b00 			; <UNDEFINED> instruction: 0xf7ff7b00
 1bc:	1e04fffe 	mcrne	15, 0, pc, cr4, cr14, {7}	; <UNPREDICTABLE>
 1c0:	af55f6ff 	svcge	0x0055f6ff
 1c4:	46414632 			; <UNDEFINED> instruction: 0x46414632
 1c8:	f7ff4638 			; <UNDEFINED> instruction: 0xf7ff4638
 1cc:	e74efffe 			; <UNDEFINED> instruction: 0xe74efffe
 1d0:	fffef7ff 			; <UNDEFINED> instruction: 0xfffef7ff
 1d4:	8000f3af 	andhi	pc, r0, pc, lsr #7
 1d8:	00000040 	andeq	r0, r0, r0, asr #32
 1dc:	00000000 	andeq	r0, r0, r0
 1e0:	000001cc 	andeq	r0, r0, ip, asr #3
 1e4:	00000000 	andeq	r0, r0, r0
 1e8:	00000168 	andeq	r0, r0, r8, ror #2
