==39248== Cachegrind, a cache and branch-prediction profiler
==39248== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==39248== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==39248== Command: ./sift .
==39248== 
--39248-- warning: L3 cache found, using its data for the LL simulation.
--39248-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--39248-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.031250
==39248== brk segment overflow in thread #1: can't grow to 0x4cd9000
==39248== (see section Limitations in user manual)
==39248== NOTE: further instances of this message will not be shown
==39248== 
==39248== I   refs:      3,167,698,658
==39248== I1  misses:        6,606,377
==39248== LLi misses:            2,536
==39248== I1  miss rate:          0.21%
==39248== LLi miss rate:          0.00%
==39248== 
==39248== D   refs:        974,218,288  (676,537,038 rd   + 297,681,250 wr)
==39248== D1  misses:      153,610,622  (136,834,704 rd   +  16,775,918 wr)
==39248== LLd misses:        3,594,502  (  1,814,646 rd   +   1,779,856 wr)
==39248== D1  miss rate:          15.8% (       20.2%     +         5.6%  )
==39248== LLd miss rate:           0.4% (        0.3%     +         0.6%  )
==39248== 
==39248== LL refs:         160,216,999  (143,441,081 rd   +  16,775,918 wr)
==39248== LL misses:         3,597,038  (  1,817,182 rd   +   1,779,856 wr)
==39248== LL miss rate:            0.1% (        0.0%     +         0.6%  )
