library ieee;
use ieee.std_logic_1164.all;

entity inst_mem is
	port (addr			:	in std_logic_vector(31 downto 0);
			instruction	:	out std_logic_vector(31 downto 0));
end inst_mem;

architecture Structure of inst_mem is
	
begin
	
	instruction <= func(addr); --desenvolupar la funcio
end Structure;