Release 13.2 - xst O.61xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Modos.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Modos.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Modos"
Output Format                      : NGC
Target Device                      : xc3s250e-4-cp132

---- Source Options
Top Module Name                    : Modos
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Tmicro 4/Desktop/ESTE!!/Antirrebote.vhd" in Library work.
Architecture behavioral of Entity antirrebote is up to date.
Compiling vhdl file "C:/Users/Tmicro 4/Desktop/ESTE!!/velocidad.vhd" in Library work.
Architecture behavioral of Entity velocidad is up to date.
Compiling vhdl file "C:/Users/Tmicro 4/Desktop/ESTE!!/pulsos.vhd" in Library work.
Architecture behavioral of Entity pulsos is up to date.
Compiling vhdl file "C:/Users/Tmicro 4/Desktop/ESTE!!/crono.vhd" in Library work.
Architecture behavioral of Entity cronometro is up to date.
Compiling vhdl file "C:/Users/Tmicro 4/Desktop/ESTE!!/Visualiza_Displays.vhd" in Library work.
Architecture behavioral of Entity visualiza_displays is up to date.
Compiling vhdl file "C:/Users/Tmicro 4/Desktop/ESTE!!/modo_ajuste.vhd" in Library work.
Architecture behavioral of Entity modo_ajustefecha is up to date.
Compiling vhdl file "C:/Users/Tmicro 4/Desktop/ESTE!!/modo_ajustehora.vhd" in Library work.
Architecture behavioral of Entity modo_ajustehora is up to date.
Compiling vhdl file "C:/Users/Tmicro 4/Desktop/ESTE!!/modo_hora.vhd" in Library work.
Architecture behavioral of Entity modohora is up to date.
Compiling vhdl file "C:/Users/Tmicro 4/Desktop/ESTE!!/modo_alarma.vhd" in Library work.
Architecture behavioral of Entity modo_alarm is up to date.
Compiling vhdl file "C:/Users/Tmicro 4/Desktop/ESTE!!/eggtimer.vhd" in Library work.
Architecture behavioral of Entity egg_timer is up to date.
Compiling vhdl file "C:/Users/Tmicro 4/Desktop/ESTE!!/Top_Casio.vhd" in Library work.
Entity <modos> compiled.
Entity <modos> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <Modos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Antirrebote> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <velocidad> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pulsos> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <cronometro> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Visualiza_Displays> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <modo_ajustefecha> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <modo_ajustehora> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <modohora> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <modo_alarm> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <egg_timer> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <Modos> in library <work> (Architecture <behavioral>).
Entity <Modos> analyzed. Unit <Modos> generated.

Analyzing Entity <Antirrebote> in library <work> (Architecture <behavioral>).
Entity <Antirrebote> analyzed. Unit <Antirrebote> generated.

Analyzing Entity <velocidad> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Tmicro 4/Desktop/ESTE!!/velocidad.vhd" line 48: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <clk>
Entity <velocidad> analyzed. Unit <velocidad> generated.

Analyzing Entity <pulsos> in library <work> (Architecture <behavioral>).
Entity <pulsos> analyzed. Unit <pulsos> generated.

Analyzing Entity <cronometro> in library <work> (Architecture <behavioral>).
Entity <cronometro> analyzed. Unit <cronometro> generated.

Analyzing Entity <Visualiza_Displays> in library <work> (Architecture <behavioral>).
Entity <Visualiza_Displays> analyzed. Unit <Visualiza_Displays> generated.

Analyzing Entity <modo_ajustefecha> in library <work> (Architecture <behavioral>).
Entity <modo_ajustefecha> analyzed. Unit <modo_ajustefecha> generated.

Analyzing Entity <modo_ajustehora> in library <work> (Architecture <behavioral>).
Entity <modo_ajustehora> analyzed. Unit <modo_ajustehora> generated.

Analyzing Entity <modohora> in library <work> (Architecture <behavioral>).
Entity <modohora> analyzed. Unit <modohora> generated.

Analyzing Entity <modo_alarm> in library <work> (Architecture <behavioral>).
Entity <modo_alarm> analyzed. Unit <modo_alarm> generated.

Analyzing Entity <egg_timer> in library <work> (Architecture <behavioral>).
Entity <egg_timer> analyzed. Unit <egg_timer> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <Antirrebote>.
    Related source file is "C:/Users/Tmicro 4/Desktop/ESTE!!/Antirrebote.vhd".
    Found 1-bit register for signal <btn_out>.
    Found 23-bit up counter for signal <cuenta_rebote>.
    Found 1-bit register for signal <ESTADO<0>>.
    Found 1-bit register for signal <rebote>.
    Summary:
	inferred   1 Counter(s).
	inferred   3 D-type flip-flop(s).
Unit <Antirrebote> synthesized.


Synthesizing Unit <velocidad>.
    Related source file is "C:/Users/Tmicro 4/Desktop/ESTE!!/velocidad.vhd".
    Found 26-bit register for signal <k>.
    Summary:
	inferred  26 D-type flip-flop(s).
Unit <velocidad> synthesized.


Synthesizing Unit <pulsos>.
    Related source file is "C:/Users/Tmicro 4/Desktop/ESTE!!/pulsos.vhd".
    Found 1-bit register for signal <Pulse>.
    Found 26-bit up counter for signal <Sec_Counter>.
    Found 26-bit comparator equal for signal <Sec_Counter$cmp_eq0000> created at line 61.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <pulsos> synthesized.


Synthesizing Unit <cronometro>.
    Related source file is "C:/Users/Tmicro 4/Desktop/ESTE!!/crono.vhd".
    Found 4-bit register for signal <decenas_vis>.
    Found 4-bit register for signal <centenas_vis>.
    Found 4-bit register for signal <unidades_vis>.
    Found 4-bit register for signal <mil_vis>.
    Found 1-bit register for signal <bandera_dp>.
    Found 1-bit register for signal <banderalapso>.
    Found 4-bit register for signal <centenas>.
    Found 4-bit up counter for signal <ctncentenas>.
    Found 4-bit up counter for signal <ctndecenas>.
    Found 4-bit up counter for signal <ctnmil>.
    Found 4-bit up counter for signal <ctnunidades>.
    Found 4-bit register for signal <decenas>.
    Found 1-bit register for signal <estado<0>>.
    Found 4-bit register for signal <mil>.
    Found 4-bit register for signal <unidades>.
    Summary:
	inferred   4 Counter(s).
	inferred  35 D-type flip-flop(s).
Unit <cronometro> synthesized.


Synthesizing Unit <Visualiza_Displays>.
    Related source file is "C:/Users/Tmicro 4/Desktop/ESTE!!/Visualiza_Displays.vhd".
    Found 16x7-bit ROM for signal <segment>.
    Found 1-bit register for signal <display2>.
    Found 4-bit register for signal <display>.
    Found 16-bit up counter for signal <counter>.
    Found 16-bit comparator greatequal for signal <display$cmp_ge0000> created at line 78.
    Found 16-bit comparator greatequal for signal <display$cmp_ge0001> created at line 83.
    Found 16-bit comparator greatequal for signal <display$cmp_ge0002> created at line 88.
    Found 16-bit comparator greatequal for signal <display$cmp_ge0003> created at line 93.
    Found 16-bit comparator greater for signal <display$cmp_gt0000> created at line 93.
    Found 16-bit comparator greater for signal <display$cmp_gt0001> created at line 88.
    Found 16-bit comparator greater for signal <display$cmp_gt0002> created at line 83.
    Found 16-bit comparator lessequal for signal <display$cmp_le0000> created at line 83.
    Found 16-bit comparator lessequal for signal <display$cmp_le0001> created at line 88.
    Found 16-bit comparator lessequal for signal <display$cmp_le0002> created at line 93.
    Found 16-bit comparator less for signal <display$cmp_lt0000> created at line 93.
    Found 16-bit comparator less for signal <display$cmp_lt0001> created at line 88.
    Found 16-bit comparator less for signal <display$cmp_lt0002> created at line 83.
    Found 4-bit register for signal <Segment_Select>.
    Summary:
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred   9 D-type flip-flop(s).
	inferred  13 Comparator(s).
Unit <Visualiza_Displays> synthesized.


Synthesizing Unit <modo_ajustefecha>.
    Related source file is "C:/Users/Tmicro 4/Desktop/ESTE!!/modo_ajuste.vhd".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <special> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <special> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <special>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <special> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <special> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 1-bit register for signal <cambio_fecha>.
    Found 4-bit register for signal <d_day>.
    Found 4-bit adder for signal <d_day$share0000>.
    Found 4-bit register for signal <d_month>.
    Found 4-bit adder for signal <d_month$addsub0000> created at line 147.
    Found 3-bit register for signal <special>.
    Found 4-bit register for signal <u_day>.
    Found 4-bit adder for signal <u_day$addsub0000> created at line 97.
    Found 4-bit register for signal <u_month>.
    Found 4-bit adder for signal <u_month$addsub0000> created at line 148.
    Summary:
	inferred   9 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <modo_ajustefecha> synthesized.


Synthesizing Unit <modo_ajustehora>.
    Related source file is "C:/Users/Tmicro 4/Desktop/ESTE!!/modo_ajustehora.vhd".
    Found 1-bit register for signal <cambio_hora>.
    Found 4-bit register for signal <d_hora>.
    Found 4-bit adder for signal <d_hora$addsub0000> created at line 91.
    Found 4-bit register for signal <d_min>.
    Found 4-bit adder for signal <d_min$addsub0000> created at line 102.
    Found 4-bit register for signal <u_hora>.
    Found 4-bit adder for signal <u_hora$addsub0000> created at line 92.
    Found 4-bit register for signal <u_min>.
    Found 4-bit adder for signal <u_min$addsub0000> created at line 104.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   4 Adder/Subtractor(s).
Unit <modo_ajustehora> synthesized.


Synthesizing Unit <modohora>.
    Related source file is "C:/Users/Tmicro 4/Desktop/ESTE!!/modo_hora.vhd".
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <special> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <special> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Using one-hot encoding for signal <special>.
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <special> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <special> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
INFO:Xst:2117 - HDL ADVISOR - Mux Selector <special> of Case statement line 0 was re-encoded using one-hot encoding. The case statement will be optimized (default statement optimization), but this optimization may lead to design initialization problems. To ensure the design works safely, you can:
   	- add an 'INIT' attribute on signal <special> (optimization is then done without any risk)
   	- use the attribute 'signal_encoding user' to avoid onehot optimization
   	- use the attribute 'safe_implementation yes' to force XST to perform a safe (but less efficient) optimization
    Found 4-bit register for signal <d_day>.
    Found 4-bit adder for signal <d_day$share0000>.
    Found 4-bit register for signal <d_hora>.
    Found 4-bit adder for signal <d_hora$addsub0000> created at line 190.
    Found 4-bit register for signal <d_min>.
    Found 4-bit adder for signal <d_min$addsub0000> created at line 193.
    Found 4-bit register for signal <d_month>.
    Found 4-bit adder for signal <d_month$addsub0000> created at line 211.
    Found 1-bit register for signal <fin_de_mes>.
    Found 1-bit register for signal <Pulse>.
    Found 6-bit up counter for signal <seg>.
    Found 3-bit register for signal <special>.
    Found 4-bit register for signal <u_day>.
    Found 4-bit adder for signal <u_day$addsub0000> created at line 152.
    Found 4-bit register for signal <u_hora>.
    Found 4-bit adder for signal <u_hora$addsub0000> created at line 191.
    Found 4-bit register for signal <u_min>.
    Found 4-bit adder for signal <u_min$addsub0000> created at line 195.
    Found 4-bit register for signal <u_month>.
    Found 4-bit adder for signal <u_month$addsub0000> created at line 212.
    Summary:
	inferred   1 Counter(s).
	inferred  29 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
Unit <modohora> synthesized.


Synthesizing Unit <modo_alarm>.
    Related source file is "C:/Users/Tmicro 4/Desktop/ESTE!!/modo_alarma.vhd".
    Found 1-bit register for signal <led_sonando>.
    Found 4-bit up counter for signal <d_hora>.
    Found 4-bit up counter for signal <d_min>.
    Found 1-bit register for signal <encendida>.
    Found 1-bit register for signal <sonar>.
    Found 4-bit comparator equal for signal <sonar$cmp_eq0000> created at line 113.
    Found 4-bit comparator equal for signal <sonar$cmp_eq0001> created at line 113.
    Found 4-bit comparator equal for signal <sonar$cmp_eq0002> created at line 113.
    Found 4-bit comparator equal for signal <sonar$cmp_eq0003> created at line 113.
    Found 4-bit register for signal <u_hora>.
    Found 4-bit adder for signal <u_hora$addsub0000> created at line 89.
    Found 4-bit up counter for signal <u_min>.
    Summary:
	inferred   3 Counter(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   4 Comparator(s).
Unit <modo_alarm> synthesized.


Synthesizing Unit <egg_timer>.
    Related source file is "C:/Users/Tmicro 4/Desktop/ESTE!!/eggtimer.vhd".
    Found 1-bit register for signal <led>.
    Found 1-bit register for signal <banderastart>.
    Found 4-bit register for signal <d_min>.
    Found 4-bit adder for signal <d_min$addsub0000> created at line 109.
    Found 4-bit subtractor for signal <d_min$addsub0001> created at line 126.
    Found 4-bit register for signal <d_seg>.
    Found 4-bit adder for signal <d_seg$addsub0000> created at line 95.
    Found 4-bit subtractor for signal <d_seg$addsub0001> created at line 135.
    Found 1-bit register for signal <fin>.
    Found 4-bit register for signal <u_min>.
    Found 4-bit adder for signal <u_min$addsub0000> created at line 111.
    Found 4-bit subtractor for signal <u_min$addsub0001> created at line 131.
    Found 4-bit register for signal <u_seg>.
    Found 4-bit adder for signal <u_seg$addsub0000> created at line 97.
    Found 4-bit subtractor for signal <u_seg$addsub0001> created at line 138.
    Summary:
	inferred  19 D-type flip-flop(s).
	inferred   8 Adder/Subtractor(s).
Unit <egg_timer> synthesized.


Synthesizing Unit <Modos>.
    Related source file is "C:/Users/Tmicro 4/Desktop/ESTE!!/Top_Casio.vhd".
WARNING:Xst:1780 - Signal <modo_alarma> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <estado>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 5                                              |
    | Inputs             | 0                                              |
    | Outputs            | 9                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | btnuno_out                (positive)           |
    | Reset              | interruptor_reset         (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | hora                                           |
    | Power Up State     | hora                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <centenas>.
    Found 4-bit register for signal <decenas>.
    Found 3-bit register for signal <enable>.
    Found 4-bit register for signal <mil>.
    Found 1-bit register for signal <modo_ajuste<0>>.
    Found 1-bit register for signal <modo_crono<0>>.
    Found 1-bit register for signal <modo_hora<0>>.
    Found 4-bit register for signal <unidades>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  22 D-type flip-flop(s).
Unit <Modos> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 25
 4-bit adder                                           : 21
 4-bit subtractor                                      : 4
# Counters                                             : 14
 16-bit up counter                                     : 1
 23-bit up counter                                     : 4
 26-bit up counter                                     : 1
 4-bit up counter                                      : 7
 6-bit up counter                                      : 1
# Registers                                            : 68
 1-bit register                                        : 29
 26-bit register                                       : 1
 3-bit register                                        : 3
 4-bit register                                        : 35
# Comparators                                          : 18
 16-bit comparator greatequal                          : 4
 16-bit comparator greater                             : 3
 16-bit comparator less                                : 3
 16-bit comparator lessequal                           : 3
 26-bit comparator equal                               : 1
 4-bit comparator equal                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <estado/FSM> on signal <estado[1:5]> with one-hot encoding.
----------------------
 State    | Encoding
----------------------
 hora     | 00001
 alarma   | 00010
 crono    | 00100
 eggtimer | 01000
 ajuste   | 10000
----------------------
INFO:Xst:2261 - The FF/Latch <k_3> in Unit <velocidad_uno> is equivalent to the following FF/Latch, which will be removed : <k_9> 
INFO:Xst:2261 - The FF/Latch <k_2> in Unit <velocidad_uno> is equivalent to the following 2 FFs/Latches, which will be removed : <k_4> <k_6> 
INFO:Xst:2261 - The FF/Latch <k_0> in Unit <velocidad_uno> is equivalent to the following 4 FFs/Latches, which will be removed : <k_1> <k_10> <k_11> <k_24> 
INFO:Xst:2261 - The FF/Latch <k_14> in Unit <velocidad_uno> is equivalent to the following 6 FFs/Latches, which will be removed : <k_19> <k_20> <k_21> <k_22> <k_23> <k_25> 
INFO:Xst:2261 - The FF/Latch <k_13> in Unit <velocidad_uno> is equivalent to the following 2 FFs/Latches, which will be removed : <k_15> <k_17> 
INFO:Xst:2261 - The FF/Latch <k_16> in Unit <velocidad_uno> is equivalent to the following FF/Latch, which will be removed : <k_18> 
WARNING:Xst:1710 - FF/Latch <k_0> (without init value) has a constant value of 0 in block <velocidad_uno>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Adders/Subtractors                                   : 25
 4-bit adder                                           : 21
 4-bit subtractor                                      : 4
# Counters                                             : 14
 16-bit up counter                                     : 1
 23-bit up counter                                     : 4
 26-bit up counter                                     : 1
 4-bit up counter                                      : 7
 6-bit up counter                                      : 1
# Registers                                            : 204
 Flip-Flops                                            : 204
# Comparators                                          : 18
 16-bit comparator greatequal                          : 4
 16-bit comparator greater                             : 3
 16-bit comparator less                                : 3
 16-bit comparator lessequal                           : 3
 26-bit comparator equal                               : 1
 4-bit comparator equal                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <k_0> (without init value) has a constant value of 0 in block <velocidad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_1> (without init value) has a constant value of 0 in block <velocidad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_10> (without init value) has a constant value of 0 in block <velocidad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_11> (without init value) has a constant value of 0 in block <velocidad>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <k_24> (without init value) has a constant value of 0 in block <velocidad>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <k_3> in Unit <velocidad> is equivalent to the following FF/Latch, which will be removed : <k_9> 
INFO:Xst:2261 - The FF/Latch <k_2> in Unit <velocidad> is equivalent to the following 2 FFs/Latches, which will be removed : <k_4> <k_6> 
INFO:Xst:2261 - The FF/Latch <k_14> in Unit <velocidad> is equivalent to the following 6 FFs/Latches, which will be removed : <k_19> <k_20> <k_21> <k_22> <k_23> <k_25> 
INFO:Xst:2261 - The FF/Latch <k_13> in Unit <velocidad> is equivalent to the following 2 FFs/Latches, which will be removed : <k_15> <k_17> 
INFO:Xst:2261 - The FF/Latch <k_16> in Unit <velocidad> is equivalent to the following FF/Latch, which will be removed : <k_18> 

Optimizing unit <Modos> ...

Optimizing unit <Antirrebote> ...

Optimizing unit <velocidad> ...

Optimizing unit <cronometro> ...

Optimizing unit <Visualiza_Displays> ...

Optimizing unit <modo_ajustehora> ...

Optimizing unit <modo_alarm> ...

Optimizing unit <egg_timer> ...

Optimizing unit <modo_ajustefecha> ...

Optimizing unit <modohora> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Modos, actual ratio is 21.
FlipFlop enable_0 has been replicated 1 time(s)
FlipFlop enable_1 has been replicated 1 time(s)
FlipFlop enable_2 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 363
 Flip-Flops                                            : 363

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : Modos.ngr
Top Level Output File Name         : Modos
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 28

Cell Usage :
# BELS                             : 1267
#      GND                         : 1
#      INV                         : 38
#      LUT1                        : 115
#      LUT2                        : 166
#      LUT2_D                      : 2
#      LUT2_L                      : 2
#      LUT3                        : 132
#      LUT3_D                      : 7
#      LUT3_L                      : 4
#      LUT4                        : 365
#      LUT4_D                      : 20
#      LUT4_L                      : 32
#      MUXCY                       : 209
#      MUXF5                       : 39
#      VCC                         : 1
#      XORCY                       : 134
# FlipFlops/Latches                : 363
#      FD                          : 2
#      FDC                         : 49
#      FDCE                        : 169
#      FDE                         : 125
#      FDP                         : 1
#      FDPE                        : 10
#      FDR                         : 5
#      FDS                         : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 27
#      IBUF                        : 7
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250ecp132-4 

 Number of Slices:                      473  out of   2448    19%  
 Number of Slice Flip Flops:            363  out of   4896     7%  
 Number of 4 input LUTs:                883  out of   4896    18%  
 Number of IOs:                          28
 Number of bonded IOBs:                  28  out of     92    30%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 363   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-------------------------------------------------------------+---------------------------+-------+
Control Signal                                               | Buffer(FF name)           | Load  |
-------------------------------------------------------------+---------------------------+-------+
interruptor_reset                                            | IBUF                      | 178   |
crono_uno/ctncentenas_or0000(crono_uno/ctncentenas_or00001:O)| NONE(crono_uno/bandera_dp)| 51    |
-------------------------------------------------------------+---------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.690ns (Maximum Frequency: 115.075MHz)
   Minimum input arrival time before clock: 5.119ns
   Maximum output required time after clock: 6.425ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.690ns (frequency: 115.075MHz)
  Total number of paths / destination ports: 27332 / 632
-------------------------------------------------------------------------
Delay:               8.690ns (Levels of Logic = 5)
  Source:            enable_2_1 (FF)
  Destination:       crono_uno/ctnmil_3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: enable_2_1 to crono_uno/ctnmil_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.622  enable_2_1 (enable_2_1)
     LUT3:I0->O           17   0.704   1.086  crono_uno/decenas_vis_cmp_eq00001_1 (crono_uno/decenas_vis_cmp_eq00001)
     LUT3:I2->O            5   0.704   0.668  crono_uno/ctnmil_not000111 (crono_uno/ctnunidades_not0001)
     LUT3:I2->O            1   0.704   0.424  crono_uno/ctnmil_not00012_SW0 (N74)
     LUT4:I3->O            5   0.704   0.637  crono_uno/ctnmil_not00012 (crono_uno/ctncentenas_not0001)
     LUT4:I3->O            4   0.704   0.587  crono_uno/ctnmil_not0001 (crono_uno/ctnmil_not0001)
     FDCE:CE                   0.555          crono_uno/ctnmil_0
    ----------------------------------------
    Total                      8.690ns (4.666ns logic, 4.024ns route)
                                       (53.7% logic, 46.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 244 / 147
-------------------------------------------------------------------------
Offset:              5.119ns (Levels of Logic = 2)
  Source:            interruptor_reset (PAD)
  Destination:       antrr_btncuatro/cuenta_rebote_22 (FF)
  Destination Clock: clk rising

  Data Path: interruptor_reset to antrr_btncuatro/cuenta_rebote_22
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           187   1.218   1.390  interruptor_reset_IBUF (interruptor_reset_IBUF)
     LUT3:I1->O           24   0.704   1.252  antrr_btnuno/cuenta_rebote_and00001 (antrr_btnuno/cuenta_rebote_and0000)
     FDE:CE                    0.555          antrr_btnuno/rebote
    ----------------------------------------
    Total                      5.119ns (2.477ns logic, 2.642ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 46 / 20
-------------------------------------------------------------------------
Offset:              6.425ns (Levels of Logic = 2)
  Source:            estado_FSM_FFd1 (FF)
  Destination:       led_horafecha (PAD)
  Source Clock:      clk rising

  Data Path: estado_FSM_FFd1 to led_horafecha
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            33   0.591   1.438  estado_FSM_FFd1 (estado_FSM_FFd1)
     LUT4:I0->O            1   0.704   0.420  led_horafecha_or00001 (led_horafecha_OBUF)
     OBUF:I->O                 3.272          led_horafecha_OBUF (led_horafecha)
    ----------------------------------------
    Total                      6.425ns (4.567ns logic, 1.858ns route)
                                       (71.1% logic, 28.9% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.19 secs
 
--> 

Total memory usage is 280684 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    8 (   0 filtered)
Number of infos    :   17 (   0 filtered)

