-- Laboratorio 7: DiseÃ±o de la ALU74381
-- Autor: MarÃ­a Espinosa Astilleros
-- Desarrollo: Realizar el diseÃ±o del circuito digital para la ALU74381

LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_unsigned.all;

ENTITY lab7 IS 
    PORT(
        DIP_SW: IN STD_LOGIC_VECTOR(1 TO 8);   -- dip switches externos
        SW: IN STD_LOGIC_VECTOR(0 TO 2);   -- dip siwtches DE0-nano
        KEY_EX: IN STD_LOGIC_VECTOR(0 TO 1);   -- pulsadores
        LED: OUT STD_LOGIC_VECTOR(0 TO 3); -- leds
        DISP: OUT STD_LOGIC_VECTOR(1 TO 7));   -- display 7 segmentos  
END lab7; 


ARCHITECTURE funcLab7 OF lab7 IS  
SIGNAL l, rs : STD_LOGIC_VECTOR(0 TO 3); -- resultado de la alu 
-- componente de la alu
COMPONENT alu 
    PORT(
        A:  IN STD_LOGIC_VECTOR(1 TO 4);        
        B:  IN STD_LOGIC_VECTOR(5 TO 8);         
        s:  IN STD_LOGIC_VECTOR(0 TO 2);     
        F:  OUT STD_LOGIC_VECTOR(0 TO 3));
END COMPONENT; 

--componente del display de 7 segmentos
COMPONENT disp_seg7  
    PORT(
        result :  IN STD_LOGIC_VECTOR(0 TO 3);
        display : OUT STD_LOGIC_VECTOR(1 TO 7));
END COMPONENT;


BEGIN
    
    a : alu port map(
        A => DIP_SW(1 TO 4), B => DIP_SW(5 TO 8), s => SW(0 TO 2), F => l
    ); 

    d : disp_seg7 port map(
        result => rs , display => DISP(1 TO 7) 
    );

    PROCESS(rs, DIP_SW(5 TO 8), DIP_SW(1 TO 4), SW(0 TO 2))
        BEGIN 
            CASE KEY_EX IS 
                WHEN "00" => rs <= l;
                WHEN "01" => rs <= DIP_SW(5 TO 8);
                WHEN "10" => rs <=  DIP_SW(1 TO 4);
                WHEN OTHERS => rs <= '0'&SW(0 TO 2); 
            END CASE; 
    END PROCESS; 

    LED(0 TO 3) <= rs;
END funcLab7;