
grid_toplevel.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00011994  00000000  00000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .relocate     000005ac  20000000  00011994  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bkupram      00000000  47000000  47000000  000305ac  2**0
                  CONTENTS
  3 .qspi         00000000  04000000  04000000  000305ac  2**0
                  CONTENTS
  4 .bss          00013d90  200005b0  00011f50  000305b0  2**4
                  ALLOC
  5 .stack        00010000  20014340  00025ce0  000305b0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000305ac  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000305da  2**0
                  CONTENTS, READONLY
  8 .debug_info   000a0fb0  00000000  00000000  00030633  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000c9bb  00000000  00000000  000d15e3  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000316ca  00000000  00000000  000ddf9e  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00002588  00000000  00000000  0010f668  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000037e8  00000000  00000000  00111bf0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0004b55a  00000000  00000000  001153d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00045148  00000000  00000000  00160932  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0011eddb  00000000  00000000  001a5a7a  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  000070dc  00000000  00000000  002c4858  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <exception_table>:
       0:	40 43 02 20 f1 02 00 00 ed 02 00 00 ed 02 00 00     @C. ............
      10:	ed 02 00 00 ed 02 00 00 ed 02 00 00 00 00 00 00     ................
	...
      2c:	ed 02 00 00 ed 02 00 00 00 00 00 00 ed 02 00 00     ................
      3c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      4c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      5c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      6c:	dd a4 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      7c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      8c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      9c:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      ac:	ed 02 00 00 ed 02 00 00 e9 a0 00 00 fd a0 00 00     ................
      bc:	dd 9c 00 00 e9 9c 00 00 f5 9c 00 00 01 9d 00 00     ................
      cc:	0d 9d 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
      dc:	ed 02 00 00 ed 02 00 00 ed 02 00 00 00 00 00 00     ................
	...
      f4:	11 a3 00 00 f9 af 00 00 0d b0 00 00 21 b0 00 00     ............!...
     104:	35 b0 00 00 49 b0 00 00 5d b0 00 00 71 b0 00 00     5...I...]...q...
     114:	85 b0 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     124:	ed 02 00 00 99 b0 00 00 ad b0 00 00 c1 b0 00 00     ................
     134:	d5 b0 00 00 e9 b0 00 00 fd b0 00 00 11 b1 00 00     ................
     144:	25 b1 00 00 39 b1 00 00 4d b1 00 00 61 b1 00 00     %...9...M...a...
     154:	75 b1 00 00 89 b1 00 00 9d b1 00 00 b1 b1 00 00     u...............
     164:	c5 b1 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     174:	ed 02 00 00 00 00 00 00 00 00 00 00 91 d1 00 00     ................
     184:	9d d1 00 00 a9 d1 00 00 b5 d1 00 00 00 00 00 00     ................
     194:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1a4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1b4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1c4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1d4:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     1e4:	ed 02 00 00 ed 02 00 00 e9 bd 00 00 fd bd 00 00     ................
     1f4:	11 be 00 00 25 be 00 00 ed 02 00 00 ed 02 00 00     ....%...........
     204:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     214:	ed 02 00 00 71 99 00 00 85 99 00 00 99 99 00 00     ....q...........
     224:	ad 99 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     234:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     244:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................
     254:	ed 02 00 00 ed 02 00 00 ed 02 00 00 ed 02 00 00     ................

00000264 <__do_global_dtors_aux>:
     264:	b510      	push	{r4, lr}
     266:	4c05      	ldr	r4, [pc, #20]	; (27c <__do_global_dtors_aux+0x18>)
     268:	7823      	ldrb	r3, [r4, #0]
     26a:	b933      	cbnz	r3, 27a <__do_global_dtors_aux+0x16>
     26c:	4b04      	ldr	r3, [pc, #16]	; (280 <__do_global_dtors_aux+0x1c>)
     26e:	b113      	cbz	r3, 276 <__do_global_dtors_aux+0x12>
     270:	4804      	ldr	r0, [pc, #16]	; (284 <__do_global_dtors_aux+0x20>)
     272:	f3af 8000 	nop.w
     276:	2301      	movs	r3, #1
     278:	7023      	strb	r3, [r4, #0]
     27a:	bd10      	pop	{r4, pc}
     27c:	200005b0 	.word	0x200005b0
     280:	00000000 	.word	0x00000000
     284:	00011994 	.word	0x00011994

00000288 <frame_dummy>:
     288:	4b0c      	ldr	r3, [pc, #48]	; (2bc <frame_dummy+0x34>)
     28a:	b143      	cbz	r3, 29e <frame_dummy+0x16>
     28c:	480c      	ldr	r0, [pc, #48]	; (2c0 <frame_dummy+0x38>)
     28e:	490d      	ldr	r1, [pc, #52]	; (2c4 <frame_dummy+0x3c>)
     290:	b510      	push	{r4, lr}
     292:	f3af 8000 	nop.w
     296:	480c      	ldr	r0, [pc, #48]	; (2c8 <frame_dummy+0x40>)
     298:	6803      	ldr	r3, [r0, #0]
     29a:	b923      	cbnz	r3, 2a6 <frame_dummy+0x1e>
     29c:	bd10      	pop	{r4, pc}
     29e:	480a      	ldr	r0, [pc, #40]	; (2c8 <frame_dummy+0x40>)
     2a0:	6803      	ldr	r3, [r0, #0]
     2a2:	b933      	cbnz	r3, 2b2 <frame_dummy+0x2a>
     2a4:	4770      	bx	lr
     2a6:	4b09      	ldr	r3, [pc, #36]	; (2cc <frame_dummy+0x44>)
     2a8:	2b00      	cmp	r3, #0
     2aa:	d0f7      	beq.n	29c <frame_dummy+0x14>
     2ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
     2b0:	4718      	bx	r3
     2b2:	4b06      	ldr	r3, [pc, #24]	; (2cc <frame_dummy+0x44>)
     2b4:	2b00      	cmp	r3, #0
     2b6:	d0f5      	beq.n	2a4 <frame_dummy+0x1c>
     2b8:	4718      	bx	r3
     2ba:	bf00      	nop
     2bc:	00000000 	.word	0x00000000
     2c0:	00011994 	.word	0x00011994
     2c4:	200005b4 	.word	0x200005b4
     2c8:	00011994 	.word	0x00011994
     2cc:	00000000 	.word	0x00000000

000002d0 <atmel_start_init>:

/**
 * Initializes MCU, drivers and middleware in the project
 **/
void atmel_start_init(void)
{
     2d0:	b508      	push	{r3, lr}
	system_init();
     2d2:	4b03      	ldr	r3, [pc, #12]	; (2e0 <atmel_start_init+0x10>)
     2d4:	4798      	blx	r3
	usb_init();
     2d6:	4b03      	ldr	r3, [pc, #12]	; (2e4 <atmel_start_init+0x14>)
     2d8:	4798      	blx	r3
	stdio_redirect_init();
     2da:	4b03      	ldr	r3, [pc, #12]	; (2e8 <atmel_start_init+0x18>)
     2dc:	4798      	blx	r3
     2de:	bd08      	pop	{r3, pc}
     2e0:	00000e25 	.word	0x00000e25
     2e4:	0000ee85 	.word	0x0000ee85
     2e8:	0000d9d1 	.word	0x0000d9d1

000002ec <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
     2ec:	e7fe      	b.n	2ec <Dummy_Handler>
	...

000002f0 <Reset_Handler>:
{
     2f0:	b508      	push	{r3, lr}
        if (pSrc != pDest) {
     2f2:	4b1c      	ldr	r3, [pc, #112]	; (364 <Reset_Handler+0x74>)
     2f4:	4a1c      	ldr	r2, [pc, #112]	; (368 <Reset_Handler+0x78>)
     2f6:	429a      	cmp	r2, r3
     2f8:	d010      	beq.n	31c <Reset_Handler+0x2c>
                for (; pDest < &_erelocate;) {
     2fa:	4b1c      	ldr	r3, [pc, #112]	; (36c <Reset_Handler+0x7c>)
     2fc:	4a19      	ldr	r2, [pc, #100]	; (364 <Reset_Handler+0x74>)
     2fe:	429a      	cmp	r2, r3
     300:	d20c      	bcs.n	31c <Reset_Handler+0x2c>
     302:	3b01      	subs	r3, #1
     304:	1a9b      	subs	r3, r3, r2
     306:	f023 0303 	bic.w	r3, r3, #3
     30a:	3304      	adds	r3, #4
     30c:	4413      	add	r3, r2
     30e:	4916      	ldr	r1, [pc, #88]	; (368 <Reset_Handler+0x78>)
                        *pDest++ = *pSrc++;
     310:	f851 0b04 	ldr.w	r0, [r1], #4
     314:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
     318:	429a      	cmp	r2, r3
     31a:	d1f9      	bne.n	310 <Reset_Handler+0x20>
        for (pDest = &_szero; pDest < &_ezero;) {
     31c:	4b14      	ldr	r3, [pc, #80]	; (370 <Reset_Handler+0x80>)
     31e:	4a15      	ldr	r2, [pc, #84]	; (374 <Reset_Handler+0x84>)
     320:	429a      	cmp	r2, r3
     322:	d20a      	bcs.n	33a <Reset_Handler+0x4a>
     324:	3b01      	subs	r3, #1
     326:	1a9b      	subs	r3, r3, r2
     328:	f023 0303 	bic.w	r3, r3, #3
     32c:	3304      	adds	r3, #4
     32e:	4413      	add	r3, r2
                *pDest++ = 0;
     330:	2100      	movs	r1, #0
     332:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
     336:	4293      	cmp	r3, r2
     338:	d1fb      	bne.n	332 <Reset_Handler+0x42>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
     33a:	4b0f      	ldr	r3, [pc, #60]	; (378 <Reset_Handler+0x88>)
     33c:	4a0f      	ldr	r2, [pc, #60]	; (37c <Reset_Handler+0x8c>)
     33e:	f022 027f 	bic.w	r2, r2, #127	; 0x7f
     342:	609a      	str	r2, [r3, #8]
        SCB->CPACR |=  (0xFu << 20);
     344:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
     348:	f442 0270 	orr.w	r2, r2, #15728640	; 0xf00000
     34c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
     350:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
     354:	f3bf 8f6f 	isb	sy
        __libc_init_array();
     358:	4b09      	ldr	r3, [pc, #36]	; (380 <Reset_Handler+0x90>)
     35a:	4798      	blx	r3
        main();
     35c:	4b09      	ldr	r3, [pc, #36]	; (384 <Reset_Handler+0x94>)
     35e:	4798      	blx	r3
     360:	e7fe      	b.n	360 <Reset_Handler+0x70>
     362:	bf00      	nop
     364:	20000000 	.word	0x20000000
     368:	00011994 	.word	0x00011994
     36c:	200005ac 	.word	0x200005ac
     370:	20014340 	.word	0x20014340
     374:	200005b0 	.word	0x200005b0
     378:	e000ed00 	.word	0xe000ed00
     37c:	00000000 	.word	0x00000000
     380:	0000f665 	.word	0x0000f665
     384:	0000d3c5 	.word	0x0000d3c5

00000388 <ADC_0_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_0_init(void)
{
     388:	b5f0      	push	{r4, r5, r6, r7, lr}
     38a:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC0_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC0;
     38c:	4a1b      	ldr	r2, [pc, #108]	; (3fc <ADC_0_init+0x74>)
     38e:	6a13      	ldr	r3, [r2, #32]
     390:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     394:	6213      	str	r3, [r2, #32]
}

static inline void hri_gclk_write_PCHCTRL_reg(const void *const hw, uint8_t index, hri_gclk_pchctrl_reg_t data)
{
	GCLK_CRITICAL_SECTION_ENTER();
	((Gclk *)hw)->PCHCTRL[index].reg = data;
     396:	2241      	movs	r2, #65	; 0x41
     398:	4b19      	ldr	r3, [pc, #100]	; (400 <ADC_0_init+0x78>)
     39a:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120
	hri_mclk_set_APBDMASK_ADC0_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC0_GCLK_ID, CONF_GCLK_ADC0_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_0, ADC0, ADC_0_map, ADC_0_CH_MAX, ADC_0_CH_AMOUNT, &ADC_0_ch[0], (void *)NULL);
     39e:	4e19      	ldr	r6, [pc, #100]	; (404 <ADC_0_init+0x7c>)
     3a0:	4d19      	ldr	r5, [pc, #100]	; (408 <ADC_0_init+0x80>)
     3a2:	2400      	movs	r4, #0
     3a4:	9402      	str	r4, [sp, #8]
     3a6:	4b19      	ldr	r3, [pc, #100]	; (40c <ADC_0_init+0x84>)
     3a8:	9301      	str	r3, [sp, #4]
     3aa:	2301      	movs	r3, #1
     3ac:	9300      	str	r3, [sp, #0]
     3ae:	4623      	mov	r3, r4
     3b0:	4632      	mov	r2, r6
     3b2:	4917      	ldr	r1, [pc, #92]	; (410 <ADC_0_init+0x88>)
     3b4:	4628      	mov	r0, r5
     3b6:	4f17      	ldr	r7, [pc, #92]	; (414 <ADC_0_init+0x8c>)
     3b8:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_0, 0, ADC_0_buffer, ADC_0_BUFFER_SIZE);
     3ba:	2310      	movs	r3, #16
     3bc:	1d32      	adds	r2, r6, #4
     3be:	4621      	mov	r1, r4
     3c0:	4628      	mov	r0, r5
     3c2:	4c15      	ldr	r4, [pc, #84]	; (418 <ADC_0_init+0x90>)
     3c4:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = ~data;
}

static inline void hri_port_clear_DIR_reg(const void *const hw, uint8_t submodule_index, hri_port_dir_reg_t mask)
{
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     3c6:	4b15      	ldr	r3, [pc, #84]	; (41c <ADC_0_init+0x94>)
     3c8:	2280      	movs	r2, #128	; 0x80
     3ca:	605a      	str	r2, [r3, #4]

static inline void hri_port_write_WRCONFIG_reg(const void *const hw, uint8_t submodule_index,
                                               hri_port_wrconfig_reg_t data)
{
	PORT_CRITICAL_SECTION_ENTER();
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     3cc:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     3d0:	629a      	str	r2, [r3, #40]	; 0x28
     3d2:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     3d6:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     3d8:	f893 2047 	ldrb.w	r2, [r3, #71]	; 0x47
	tmp &= ~PORT_PINCFG_PMUXEN;
     3dc:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     3e0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     3e4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     3e8:	f893 2033 	ldrb.w	r2, [r3, #51]	; 0x33
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     3ec:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     3f0:	f042 0210 	orr.w	r2, r2, #16
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     3f4:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

	// Disable digital pin circuitry
	gpio_set_pin_direction(PA07, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PA07, PINMUX_PA07B_ADC0_AIN7);
}
     3f8:	b005      	add	sp, #20
     3fa:	bdf0      	pop	{r4, r5, r6, r7, pc}
     3fc:	40000800 	.word	0x40000800
     400:	40001c00 	.word	0x40001c00
     404:	200005cc 	.word	0x200005cc
     408:	20001154 	.word	0x20001154
     40c:	20001250 	.word	0x20001250
     410:	43001c00 	.word	0x43001c00
     414:	00007a5d 	.word	0x00007a5d
     418:	00007b01 	.word	0x00007b01
     41c:	41008000 	.word	0x41008000

00000420 <ADC_1_init>:
 * \brief ADC initialization function
 *
 * Enables ADC peripheral, clocks and initializes ADC driver
 */
void ADC_1_init(void)
{
     420:	b5f0      	push	{r4, r5, r6, r7, lr}
     422:	b085      	sub	sp, #20
}

static inline void hri_mclk_set_APBDMASK_ADC1_bit(const void *const hw)
{
	MCLK_CRITICAL_SECTION_ENTER();
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_ADC1;
     424:	4a1e      	ldr	r2, [pc, #120]	; (4a0 <ADC_1_init+0x80>)
     426:	6a13      	ldr	r3, [r2, #32]
     428:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     42c:	6213      	str	r3, [r2, #32]
     42e:	2241      	movs	r2, #65	; 0x41
     430:	4b1c      	ldr	r3, [pc, #112]	; (4a4 <ADC_1_init+0x84>)
     432:	f8c3 2124 	str.w	r2, [r3, #292]	; 0x124
	hri_mclk_set_APBDMASK_ADC1_bit(MCLK);
	hri_gclk_write_PCHCTRL_reg(GCLK, ADC1_GCLK_ID, CONF_GCLK_ADC1_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	adc_async_init(&ADC_1, ADC1, ADC_1_map, ADC_1_CH_MAX, ADC_1_CH_AMOUNT, &ADC_1_ch[0], (void *)NULL);
     436:	4e1c      	ldr	r6, [pc, #112]	; (4a8 <ADC_1_init+0x88>)
     438:	4d1c      	ldr	r5, [pc, #112]	; (4ac <ADC_1_init+0x8c>)
     43a:	2400      	movs	r4, #0
     43c:	9402      	str	r4, [sp, #8]
     43e:	4b1c      	ldr	r3, [pc, #112]	; (4b0 <ADC_1_init+0x90>)
     440:	9301      	str	r3, [sp, #4]
     442:	2301      	movs	r3, #1
     444:	9300      	str	r3, [sp, #0]
     446:	4623      	mov	r3, r4
     448:	f106 0214 	add.w	r2, r6, #20
     44c:	4919      	ldr	r1, [pc, #100]	; (4b4 <ADC_1_init+0x94>)
     44e:	4628      	mov	r0, r5
     450:	4f19      	ldr	r7, [pc, #100]	; (4b8 <ADC_1_init+0x98>)
     452:	47b8      	blx	r7
	adc_async_register_channel_buffer(&ADC_1, 0, ADC_1_buffer, ADC_1_BUFFER_SIZE);
     454:	2310      	movs	r3, #16
     456:	f106 0218 	add.w	r2, r6, #24
     45a:	4621      	mov	r1, r4
     45c:	4628      	mov	r0, r5
     45e:	4c17      	ldr	r4, [pc, #92]	; (4bc <ADC_1_init+0x9c>)
     460:	47a0      	blx	r4
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     462:	4b17      	ldr	r3, [pc, #92]	; (4c0 <ADC_1_init+0xa0>)
     464:	2204      	movs	r2, #4
     466:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     46a:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     46e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     472:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     476:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     47a:	f893 2142 	ldrb.w	r2, [r3, #322]	; 0x142
	tmp &= ~PORT_PINCFG_PMUXEN;
     47e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     482:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     486:	f883 2142 	strb.w	r2, [r3, #322]	; 0x142
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     48a:	f893 2131 	ldrb.w	r2, [r3, #305]	; 0x131
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     48e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     492:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     496:	f883 2131 	strb.w	r2, [r3, #305]	; 0x131

	// Disable digital pin circuitry
	gpio_set_pin_direction(PC02, GPIO_DIRECTION_OFF);

	gpio_set_pin_function(PC02, PINMUX_PC02B_ADC1_AIN4);
}
     49a:	b005      	add	sp, #20
     49c:	bdf0      	pop	{r4, r5, r6, r7, pc}
     49e:	bf00      	nop
     4a0:	40000800 	.word	0x40000800
     4a4:	40001c00 	.word	0x40001c00
     4a8:	200005cc 	.word	0x200005cc
     4ac:	20001328 	.word	0x20001328
     4b0:	200010f0 	.word	0x200010f0
     4b4:	43002000 	.word	0x43002000
     4b8:	00007a5d 	.word	0x00007a5d
     4bc:	00007b01 	.word	0x00007b01
     4c0:	41008000 	.word	0x41008000

000004c4 <CRC_0_init>:
 * \brief CRC initialization function
 *
 * Enables CRC peripheral, clocks and initializes CRC driver
 */
void CRC_0_init(void)
{
     4c4:	b508      	push	{r3, lr}
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_DSU;
     4c6:	4a05      	ldr	r2, [pc, #20]	; (4dc <CRC_0_init+0x18>)
     4c8:	6993      	ldr	r3, [r2, #24]
     4ca:	f043 0302 	orr.w	r3, r3, #2
     4ce:	6193      	str	r3, [r2, #24]
	hri_mclk_set_APBBMASK_DSU_bit(MCLK);
	crc_sync_init(&CRC_0, DSU);
     4d0:	4903      	ldr	r1, [pc, #12]	; (4e0 <CRC_0_init+0x1c>)
     4d2:	4804      	ldr	r0, [pc, #16]	; (4e4 <CRC_0_init+0x20>)
     4d4:	4b04      	ldr	r3, [pc, #16]	; (4e8 <CRC_0_init+0x24>)
     4d6:	4798      	blx	r3
     4d8:	bd08      	pop	{r3, pc}
     4da:	bf00      	nop
     4dc:	40000800 	.word	0x40000800
     4e0:	41002000 	.word	0x41002000
     4e4:	200010ec 	.word	0x200010ec
     4e8:	00007d9d 	.word	0x00007d9d

000004ec <EVENT_SYSTEM_0_init>:
}

void EVENT_SYSTEM_0_init(void)
{
     4ec:	b508      	push	{r3, lr}
     4ee:	4b09      	ldr	r3, [pc, #36]	; (514 <EVENT_SYSTEM_0_init+0x28>)
     4f0:	2240      	movs	r2, #64	; 0x40
     4f2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
     4f6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
     4fa:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
     4fe:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_EVSYS;
     502:	4a05      	ldr	r2, [pc, #20]	; (518 <EVENT_SYSTEM_0_init+0x2c>)
     504:	6993      	ldr	r3, [r2, #24]
     506:	f043 0380 	orr.w	r3, r3, #128	; 0x80
     50a:	6193      	str	r3, [r2, #24]
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_2, CONF_GCLK_EVSYS_CHANNEL_2_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));
	hri_gclk_write_PCHCTRL_reg(GCLK, EVSYS_GCLK_ID_3, CONF_GCLK_EVSYS_CHANNEL_3_SRC | (1 << GCLK_PCHCTRL_CHEN_Pos));

	hri_mclk_set_APBBMASK_EVSYS_bit(MCLK);

	event_system_init();
     50c:	4b03      	ldr	r3, [pc, #12]	; (51c <EVENT_SYSTEM_0_init+0x30>)
     50e:	4798      	blx	r3
     510:	bd08      	pop	{r3, pc}
     512:	bf00      	nop
     514:	40001c00 	.word	0x40001c00
     518:	40000800 	.word	0x40000800
     51c:	00007e21 	.word	0x00007e21

00000520 <FLASH_0_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_NVMCTRL;
     520:	4a02      	ldr	r2, [pc, #8]	; (52c <FLASH_0_CLOCK_init+0xc>)
     522:	6913      	ldr	r3, [r2, #16]
     524:	f043 0340 	orr.w	r3, r3, #64	; 0x40
     528:	6113      	str	r3, [r2, #16]
     52a:	4770      	bx	lr
     52c:	40000800 	.word	0x40000800

00000530 <FLASH_0_init>:

	hri_mclk_set_AHBMASK_NVMCTRL_bit(MCLK);
}

void FLASH_0_init(void)
{
     530:	b508      	push	{r3, lr}
	FLASH_0_CLOCK_init();
     532:	4b03      	ldr	r3, [pc, #12]	; (540 <FLASH_0_init+0x10>)
     534:	4798      	blx	r3
	flash_init(&FLASH_0, NVMCTRL);
     536:	4903      	ldr	r1, [pc, #12]	; (544 <FLASH_0_init+0x14>)
     538:	4803      	ldr	r0, [pc, #12]	; (548 <FLASH_0_init+0x18>)
     53a:	4b04      	ldr	r3, [pc, #16]	; (54c <FLASH_0_init+0x1c>)
     53c:	4798      	blx	r3
     53e:	bd08      	pop	{r3, pc}
     540:	00000521 	.word	0x00000521
     544:	41004000 	.word	0x41004000
     548:	200010d0 	.word	0x200010d0
     54c:	00007e79 	.word	0x00007e79

00000550 <QSPI_INSTANCE_PORT_init>:
}

void QSPI_INSTANCE_PORT_init(void)
{
     550:	b430      	push	{r4, r5}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     552:	4b5a      	ldr	r3, [pc, #360]	; (6bc <QSPI_INSTANCE_PORT_init+0x16c>)
     554:	f44f 6500 	mov.w	r5, #2048	; 0x800
     558:	f8c3 5084 	str.w	r5, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     55c:	4a58      	ldr	r2, [pc, #352]	; (6c0 <QSPI_INSTANCE_PORT_init+0x170>)
     55e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     562:	4858      	ldr	r0, [pc, #352]	; (6c4 <QSPI_INSTANCE_PORT_init+0x174>)
     564:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     568:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
     56c:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     570:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     574:	f893 20cb 	ldrb.w	r2, [r3, #203]	; 0xcb
	tmp &= ~PORT_PINCFG_PMUXEN;
     578:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     57c:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     580:	f883 20cb 	strb.w	r2, [r3, #203]	; 0xcb
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     584:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     588:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     58c:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     590:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     594:	f44f 7280 	mov.w	r2, #256	; 0x100
     598:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     59a:	494b      	ldr	r1, [pc, #300]	; (6c8 <QSPI_INSTANCE_PORT_init+0x178>)
     59c:	6299      	str	r1, [r3, #40]	; 0x28
     59e:	f04f 4440 	mov.w	r4, #3221225472	; 0xc0000000
     5a2:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     5a4:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5a6:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
     5aa:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5ae:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5b2:	f893 2048 	ldrb.w	r2, [r3, #72]	; 0x48
	tmp &= ~PORT_PINCFG_PMUXEN;
     5b6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5ba:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5be:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5c2:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     5c6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     5ca:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     5ce:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     5d2:	f44f 7200 	mov.w	r2, #512	; 0x200
     5d6:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     5d8:	f501 7180 	add.w	r1, r1, #256	; 0x100
     5dc:	6299      	str	r1, [r3, #40]	; 0x28
     5de:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     5e0:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     5e2:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
     5e6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     5ea:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     5ee:	f893 2049 	ldrb.w	r2, [r3, #73]	; 0x49
	tmp &= ~PORT_PINCFG_PMUXEN;
     5f2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     5f6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     5fa:	f883 2049 	strb.w	r2, [r3, #73]	; 0x49
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     5fe:	f893 2034 	ldrb.w	r2, [r3, #52]	; 0x34
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     602:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     606:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     60a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     60e:	f44f 6180 	mov.w	r1, #1024	; 0x400
     612:	6099      	str	r1, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     614:	4a2d      	ldr	r2, [pc, #180]	; (6cc <QSPI_INSTANCE_PORT_init+0x17c>)
     616:	629a      	str	r2, [r3, #40]	; 0x28
     618:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     61a:	6159      	str	r1, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     61c:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
     620:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     624:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     628:	f893 204a 	ldrb.w	r2, [r3, #74]	; 0x4a
	tmp &= ~PORT_PINCFG_PMUXEN;
     62c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     630:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     634:	f883 204a 	strb.w	r2, [r3, #74]	; 0x4a
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     638:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     63c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     640:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     644:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     648:	609d      	str	r5, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     64a:	4a21      	ldr	r2, [pc, #132]	; (6d0 <QSPI_INSTANCE_PORT_init+0x180>)
     64c:	629a      	str	r2, [r3, #40]	; 0x28
     64e:	629c      	str	r4, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     650:	615d      	str	r5, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     652:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
     656:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     65a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     65e:	f893 204b 	ldrb.w	r2, [r3, #75]	; 0x4b
	tmp &= ~PORT_PINCFG_PMUXEN;
     662:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     666:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     66a:	f883 204b 	strb.w	r2, [r3, #75]	; 0x4b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     66e:	f893 2035 	ldrb.w	r2, [r3, #53]	; 0x35
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     672:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     676:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     67a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     67e:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     682:	4a14      	ldr	r2, [pc, #80]	; (6d4 <QSPI_INSTANCE_PORT_init+0x184>)
     684:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     688:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     68c:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
     690:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     694:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     698:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
	tmp &= ~PORT_PINCFG_PMUXEN;
     69c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     6a0:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     6a4:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     6a8:	f893 20b5 	ldrb.w	r2, [r3, #181]	; 0xb5
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     6ac:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     6b0:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     6b4:	f883 20b5 	strb.w	r2, [r3, #181]	; 0xb5
	                       // <GPIO_PULL_UP"> Pull-up
	                       // <GPIO_PULL_DOWN"> Pull-down
	                       GPIO_PULL_OFF);

	gpio_set_pin_function(PB10, PINMUX_PB10H_QSPI_SCK);
}
     6b8:	bc30      	pop	{r4, r5}
     6ba:	4770      	bx	lr
     6bc:	41008000 	.word	0x41008000
     6c0:	40020800 	.word	0x40020800
     6c4:	c0020000 	.word	0xc0020000
     6c8:	40000100 	.word	0x40000100
     6cc:	40000400 	.word	0x40000400
     6d0:	40000800 	.word	0x40000800
     6d4:	40020400 	.word	0x40020400

000006d8 <QSPI_INSTANCE_CLOCK_init>:
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI;
     6d8:	4b06      	ldr	r3, [pc, #24]	; (6f4 <QSPI_INSTANCE_CLOCK_init+0x1c>)
     6da:	691a      	ldr	r2, [r3, #16]
     6dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     6e0:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_QSPI_2X;
     6e2:	691a      	ldr	r2, [r3, #16]
     6e4:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
     6e8:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBCMASK.reg |= MCLK_APBCMASK_QSPI;
     6ea:	69da      	ldr	r2, [r3, #28]
     6ec:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
     6f0:	61da      	str	r2, [r3, #28]
     6f2:	4770      	bx	lr
     6f4:	40000800 	.word	0x40000800

000006f8 <QSPI_INSTANCE_init>:
	hri_mclk_set_AHBMASK_QSPI_2X_bit(MCLK);
	hri_mclk_set_APBCMASK_QSPI_bit(MCLK);
}

void QSPI_INSTANCE_init(void)
{
     6f8:	b508      	push	{r3, lr}
	QSPI_INSTANCE_CLOCK_init();
     6fa:	4b04      	ldr	r3, [pc, #16]	; (70c <QSPI_INSTANCE_init+0x14>)
     6fc:	4798      	blx	r3
	qspi_dma_init(&QSPI_INSTANCE, QSPI);
     6fe:	4904      	ldr	r1, [pc, #16]	; (710 <QSPI_INSTANCE_init+0x18>)
     700:	4804      	ldr	r0, [pc, #16]	; (714 <QSPI_INSTANCE_init+0x1c>)
     702:	4b05      	ldr	r3, [pc, #20]	; (718 <QSPI_INSTANCE_init+0x20>)
     704:	4798      	blx	r3
	QSPI_INSTANCE_PORT_init();
     706:	4b05      	ldr	r3, [pc, #20]	; (71c <QSPI_INSTANCE_init+0x24>)
     708:	4798      	blx	r3
     70a:	bd08      	pop	{r3, pc}
     70c:	000006d9 	.word	0x000006d9
     710:	42003400 	.word	0x42003400
     714:	20001394 	.word	0x20001394
     718:	0000822d 	.word	0x0000822d
     71c:	00000551 	.word	0x00000551

00000720 <USART_EAST_CLOCK_init>:
     720:	4b06      	ldr	r3, [pc, #24]	; (73c <USART_EAST_CLOCK_init+0x1c>)
     722:	2241      	movs	r2, #65	; 0x41
     724:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
     728:	2242      	movs	r2, #66	; 0x42
     72a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM0;
     72e:	4a04      	ldr	r2, [pc, #16]	; (740 <USART_EAST_CLOCK_init+0x20>)
     730:	6953      	ldr	r3, [r2, #20]
     732:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
     736:	6153      	str	r3, [r2, #20]
     738:	4770      	bx	lr
     73a:	bf00      	nop
     73c:	40001c00 	.word	0x40001c00
     740:	40000800 	.word	0x40000800

00000744 <USART_EAST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     744:	4b10      	ldr	r3, [pc, #64]	; (788 <USART_EAST_PORT_init+0x44>)
     746:	f893 2151 	ldrb.w	r2, [r3, #337]	; 0x151
	tmp &= ~PORT_PINCFG_PMUXEN;
     74a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     74e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     752:	f883 2151 	strb.w	r2, [r3, #337]	; 0x151
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     756:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     75a:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     75e:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     762:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     766:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
	tmp &= ~PORT_PINCFG_PMUXEN;
     76a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     76e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     772:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     776:	f893 2138 	ldrb.w	r2, [r3, #312]	; 0x138
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     77a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     77e:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     782:	f883 2138 	strb.w	r2, [r3, #312]	; 0x138
     786:	4770      	bx	lr
     788:	41008000 	.word	0x41008000

0000078c <USART_EAST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_EAST_init(void)
{
     78c:	b510      	push	{r4, lr}
     78e:	b082      	sub	sp, #8
	USART_EAST_CLOCK_init();
     790:	4b06      	ldr	r3, [pc, #24]	; (7ac <USART_EAST_init+0x20>)
     792:	4798      	blx	r3
	usart_async_init(&USART_EAST, SERCOM0, USART_EAST_buffer, USART_EAST_BUFFER_SIZE, (void *)NULL);
     794:	2300      	movs	r3, #0
     796:	9300      	str	r3, [sp, #0]
     798:	2310      	movs	r3, #16
     79a:	4a05      	ldr	r2, [pc, #20]	; (7b0 <USART_EAST_init+0x24>)
     79c:	4905      	ldr	r1, [pc, #20]	; (7b4 <USART_EAST_init+0x28>)
     79e:	4806      	ldr	r0, [pc, #24]	; (7b8 <USART_EAST_init+0x2c>)
     7a0:	4c06      	ldr	r4, [pc, #24]	; (7bc <USART_EAST_init+0x30>)
     7a2:	47a0      	blx	r4
	USART_EAST_PORT_init();
     7a4:	4b06      	ldr	r3, [pc, #24]	; (7c0 <USART_EAST_init+0x34>)
     7a6:	4798      	blx	r3
}
     7a8:	b002      	add	sp, #8
     7aa:	bd10      	pop	{r4, pc}
     7ac:	00000721 	.word	0x00000721
     7b0:	200005f4 	.word	0x200005f4
     7b4:	40003000 	.word	0x40003000
     7b8:	20001180 	.word	0x20001180
     7bc:	00008b0d 	.word	0x00008b0d
     7c0:	00000745 	.word	0x00000745

000007c4 <USART_NORTH_CLOCK_init>:
     7c4:	4b06      	ldr	r3, [pc, #24]	; (7e0 <USART_NORTH_CLOCK_init+0x1c>)
     7c6:	2241      	movs	r2, #65	; 0x41
     7c8:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
     7cc:	2242      	movs	r2, #66	; 0x42
     7ce:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_SERCOM1;
     7d2:	4a04      	ldr	r2, [pc, #16]	; (7e4 <USART_NORTH_CLOCK_init+0x20>)
     7d4:	6953      	ldr	r3, [r2, #20]
     7d6:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
     7da:	6153      	str	r3, [r2, #20]
     7dc:	4770      	bx	lr
     7de:	bf00      	nop
     7e0:	40001c00 	.word	0x40001c00
     7e4:	40000800 	.word	0x40000800

000007e8 <USART_NORTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     7e8:	4b10      	ldr	r3, [pc, #64]	; (82c <USART_NORTH_PORT_init+0x44>)
     7ea:	f893 215b 	ldrb.w	r2, [r3, #347]	; 0x15b
	tmp &= ~PORT_PINCFG_PMUXEN;
     7ee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     7f2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     7f6:	f883 215b 	strb.w	r2, [r3, #347]	; 0x15b
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     7fa:	f893 213d 	ldrb.w	r2, [r3, #317]	; 0x13d
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     7fe:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     802:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     806:	f883 213d 	strb.w	r2, [r3, #317]	; 0x13d
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     80a:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
	tmp &= ~PORT_PINCFG_PMUXEN;
     80e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     812:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     816:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     81a:	f893 213e 	ldrb.w	r2, [r3, #318]	; 0x13e
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     81e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     822:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     826:	f883 213e 	strb.w	r2, [r3, #318]	; 0x13e
     82a:	4770      	bx	lr
     82c:	41008000 	.word	0x41008000

00000830 <USART_NORTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_NORTH_init(void)
{
     830:	b510      	push	{r4, lr}
     832:	b082      	sub	sp, #8
	USART_NORTH_CLOCK_init();
     834:	4b06      	ldr	r3, [pc, #24]	; (850 <USART_NORTH_init+0x20>)
     836:	4798      	blx	r3
	usart_async_init(&USART_NORTH, SERCOM1, USART_NORTH_buffer, USART_NORTH_BUFFER_SIZE, (void *)NULL);
     838:	2300      	movs	r3, #0
     83a:	9300      	str	r3, [sp, #0]
     83c:	2310      	movs	r3, #16
     83e:	4a05      	ldr	r2, [pc, #20]	; (854 <USART_NORTH_init+0x24>)
     840:	4905      	ldr	r1, [pc, #20]	; (858 <USART_NORTH_init+0x28>)
     842:	4806      	ldr	r0, [pc, #24]	; (85c <USART_NORTH_init+0x2c>)
     844:	4c06      	ldr	r4, [pc, #24]	; (860 <USART_NORTH_init+0x30>)
     846:	47a0      	blx	r4
	USART_NORTH_PORT_init();
     848:	4b06      	ldr	r3, [pc, #24]	; (864 <USART_NORTH_init+0x34>)
     84a:	4798      	blx	r3
}
     84c:	b002      	add	sp, #8
     84e:	bd10      	pop	{r4, pc}
     850:	000007c5 	.word	0x000007c5
     854:	20000604 	.word	0x20000604
     858:	40003400 	.word	0x40003400
     85c:	200011d4 	.word	0x200011d4
     860:	00008b0d 	.word	0x00008b0d
     864:	000007e9 	.word	0x000007e9

00000868 <GRID_AUX_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     868:	4b10      	ldr	r3, [pc, #64]	; (8ac <GRID_AUX_PORT_init+0x44>)
     86a:	f893 20d9 	ldrb.w	r2, [r3, #217]	; 0xd9
	tmp &= ~PORT_PINCFG_PMUXEN;
     86e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     872:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     876:	f883 20d9 	strb.w	r2, [r3, #217]	; 0xd9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     87a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     87e:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     882:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     886:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     88a:	f893 20d8 	ldrb.w	r2, [r3, #216]	; 0xd8
	tmp &= ~PORT_PINCFG_PMUXEN;
     88e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     892:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     896:	f883 20d8 	strb.w	r2, [r3, #216]	; 0xd8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     89a:	f893 20bc 	ldrb.w	r2, [r3, #188]	; 0xbc
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     89e:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     8a2:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     8a6:	f883 20bc 	strb.w	r2, [r3, #188]	; 0xbc
     8aa:	4770      	bx	lr
     8ac:	41008000 	.word	0x41008000

000008b0 <GRID_AUX_CLOCK_init>:
     8b0:	4b06      	ldr	r3, [pc, #24]	; (8cc <GRID_AUX_CLOCK_init+0x1c>)
     8b2:	2241      	movs	r2, #65	; 0x41
     8b4:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
     8b8:	2242      	movs	r2, #66	; 0x42
     8ba:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM2;
     8be:	4a04      	ldr	r2, [pc, #16]	; (8d0 <GRID_AUX_CLOCK_init+0x20>)
     8c0:	6993      	ldr	r3, [r2, #24]
     8c2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
     8c6:	6193      	str	r3, [r2, #24]
     8c8:	4770      	bx	lr
     8ca:	bf00      	nop
     8cc:	40001c00 	.word	0x40001c00
     8d0:	40000800 	.word	0x40000800

000008d4 <GRID_AUX_init>:

	hri_mclk_set_APBBMASK_SERCOM2_bit(MCLK);
}

void GRID_AUX_init(void)
{
     8d4:	b508      	push	{r3, lr}
	GRID_AUX_CLOCK_init();
     8d6:	4b05      	ldr	r3, [pc, #20]	; (8ec <GRID_AUX_init+0x18>)
     8d8:	4798      	blx	r3
	usart_sync_init(&GRID_AUX, SERCOM2, (void *)NULL);
     8da:	2200      	movs	r2, #0
     8dc:	4904      	ldr	r1, [pc, #16]	; (8f0 <GRID_AUX_init+0x1c>)
     8de:	4805      	ldr	r0, [pc, #20]	; (8f4 <GRID_AUX_init+0x20>)
     8e0:	4b05      	ldr	r3, [pc, #20]	; (8f8 <GRID_AUX_init+0x24>)
     8e2:	4798      	blx	r3
	GRID_AUX_PORT_init();
     8e4:	4b05      	ldr	r3, [pc, #20]	; (8fc <GRID_AUX_init+0x28>)
     8e6:	4798      	blx	r3
     8e8:	bd08      	pop	{r3, pc}
     8ea:	bf00      	nop
     8ec:	000008b1 	.word	0x000008b1
     8f0:	41012000 	.word	0x41012000
     8f4:	20001148 	.word	0x20001148
     8f8:	00008d95 	.word	0x00008d95
     8fc:	00000869 	.word	0x00000869

00000900 <UI_SPI_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     900:	4b2b      	ldr	r3, [pc, #172]	; (9b0 <UI_SPI_PORT_init+0xb0>)
     902:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
     906:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     90a:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     90e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
     912:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     916:	4a27      	ldr	r2, [pc, #156]	; (9b4 <UI_SPI_PORT_init+0xb4>)
     918:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     91c:	f893 20d4 	ldrb.w	r2, [r3, #212]	; 0xd4
	tmp &= ~PORT_PINCFG_PMUXEN;
     920:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     924:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     928:	f883 20d4 	strb.w	r2, [r3, #212]	; 0xd4
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     92c:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     930:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     934:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     938:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     93c:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
     940:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     944:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     948:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
     94c:	4a1a      	ldr	r2, [pc, #104]	; (9b8 <UI_SPI_PORT_init+0xb8>)
     94e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     952:	f893 20d5 	ldrb.w	r2, [r3, #213]	; 0xd5
	tmp &= ~PORT_PINCFG_PMUXEN;
     956:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     95a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     95e:	f883 20d5 	strb.w	r2, [r3, #213]	; 0xd5
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     962:	f893 20ba 	ldrb.w	r2, [r3, #186]	; 0xba
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     966:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     96a:	f042 0220 	orr.w	r2, r2, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     96e:	f883 20ba 	strb.w	r2, [r3, #186]	; 0xba
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     972:	6059      	str	r1, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     974:	4a11      	ldr	r2, [pc, #68]	; (9bc <UI_SPI_PORT_init+0xbc>)
     976:	629a      	str	r2, [r3, #40]	; 0x28
     978:	f102 4200 	add.w	r2, r2, #2147483648	; 0x80000000
     97c:	3210      	adds	r2, #16
     97e:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     980:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
     984:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     988:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     98c:	f893 2054 	ldrb.w	r2, [r3, #84]	; 0x54
	tmp &= ~PORT_PINCFG_PMUXEN;
     990:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     994:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     998:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     99c:	f893 203a 	ldrb.w	r2, [r3, #58]	; 0x3a
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     9a0:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     9a4:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     9a8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
     9ac:	4770      	bx	lr
     9ae:	bf00      	nop
     9b0:	41008000 	.word	0x41008000
     9b4:	c0000010 	.word	0xc0000010
     9b8:	c0000020 	.word	0xc0000020
     9bc:	40020000 	.word	0x40020000

000009c0 <UI_SPI_CLOCK_init>:
     9c0:	4b06      	ldr	r3, [pc, #24]	; (9dc <UI_SPI_CLOCK_init+0x1c>)
     9c2:	2241      	movs	r2, #65	; 0x41
     9c4:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
     9c8:	2243      	movs	r2, #67	; 0x43
     9ca:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_SERCOM3;
     9ce:	4a04      	ldr	r2, [pc, #16]	; (9e0 <UI_SPI_CLOCK_init+0x20>)
     9d0:	6993      	ldr	r3, [r2, #24]
     9d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
     9d6:	6193      	str	r3, [r2, #24]
     9d8:	4770      	bx	lr
     9da:	bf00      	nop
     9dc:	40001c00 	.word	0x40001c00
     9e0:	40000800 	.word	0x40000800

000009e4 <UI_SPI_init>:

	hri_mclk_set_APBBMASK_SERCOM3_bit(MCLK);
}

void UI_SPI_init(void)
{
     9e4:	b508      	push	{r3, lr}
	UI_SPI_CLOCK_init();
     9e6:	4b04      	ldr	r3, [pc, #16]	; (9f8 <UI_SPI_init+0x14>)
     9e8:	4798      	blx	r3
	spi_m_async_init(&UI_SPI, SERCOM3);
     9ea:	4904      	ldr	r1, [pc, #16]	; (9fc <UI_SPI_init+0x18>)
     9ec:	4804      	ldr	r0, [pc, #16]	; (a00 <UI_SPI_init+0x1c>)
     9ee:	4b05      	ldr	r3, [pc, #20]	; (a04 <UI_SPI_init+0x20>)
     9f0:	4798      	blx	r3
	UI_SPI_PORT_init();
     9f2:	4b05      	ldr	r3, [pc, #20]	; (a08 <UI_SPI_init+0x24>)
     9f4:	4798      	blx	r3
     9f6:	bd08      	pop	{r3, pc}
     9f8:	000009c1 	.word	0x000009c1
     9fc:	41014000 	.word	0x41014000
     a00:	20001048 	.word	0x20001048
     a04:	0000841d 	.word	0x0000841d
     a08:	00000901 	.word	0x00000901

00000a0c <USART_WEST_CLOCK_init>:
     a0c:	4b06      	ldr	r3, [pc, #24]	; (a28 <USART_WEST_CLOCK_init+0x1c>)
     a0e:	2241      	movs	r2, #65	; 0x41
     a10:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
     a14:	2242      	movs	r2, #66	; 0x42
     a16:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM4;
     a1a:	4a04      	ldr	r2, [pc, #16]	; (a2c <USART_WEST_CLOCK_init+0x20>)
     a1c:	6a13      	ldr	r3, [r2, #32]
     a1e:	f043 0301 	orr.w	r3, r3, #1
     a22:	6213      	str	r3, [r2, #32]
     a24:	4770      	bx	lr
     a26:	bf00      	nop
     a28:	40001c00 	.word	0x40001c00
     a2c:	40000800 	.word	0x40000800

00000a30 <USART_WEST_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a30:	4b10      	ldr	r3, [pc, #64]	; (a74 <USART_WEST_PORT_init+0x44>)
     a32:	f893 20c8 	ldrb.w	r2, [r3, #200]	; 0xc8
	tmp &= ~PORT_PINCFG_PMUXEN;
     a36:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a3a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a3e:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a42:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     a46:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     a4a:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a4e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     a52:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
	tmp &= ~PORT_PINCFG_PMUXEN;
     a56:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     a5a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     a5e:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     a62:	f893 20b4 	ldrb.w	r2, [r3, #180]	; 0xb4
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     a66:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     a6a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     a6e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
     a72:	4770      	bx	lr
     a74:	41008000 	.word	0x41008000

00000a78 <USART_WEST_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_WEST_init(void)
{
     a78:	b510      	push	{r4, lr}
     a7a:	b082      	sub	sp, #8
	USART_WEST_CLOCK_init();
     a7c:	4b07      	ldr	r3, [pc, #28]	; (a9c <USART_WEST_init+0x24>)
     a7e:	4798      	blx	r3
	usart_async_init(&USART_WEST, SERCOM4, USART_WEST_buffer, USART_WEST_BUFFER_SIZE, (void *)NULL);
     a80:	2300      	movs	r3, #0
     a82:	9300      	str	r3, [sp, #0]
     a84:	2310      	movs	r3, #16
     a86:	4a06      	ldr	r2, [pc, #24]	; (aa0 <USART_WEST_init+0x28>)
     a88:	f04f 4186 	mov.w	r1, #1124073472	; 0x43000000
     a8c:	4805      	ldr	r0, [pc, #20]	; (aa4 <USART_WEST_init+0x2c>)
     a8e:	4c06      	ldr	r4, [pc, #24]	; (aa8 <USART_WEST_init+0x30>)
     a90:	47a0      	blx	r4
	USART_WEST_PORT_init();
     a92:	4b06      	ldr	r3, [pc, #24]	; (aac <USART_WEST_init+0x34>)
     a94:	4798      	blx	r3
}
     a96:	b002      	add	sp, #8
     a98:	bd10      	pop	{r4, pc}
     a9a:	bf00      	nop
     a9c:	00000a0d 	.word	0x00000a0d
     aa0:	20000614 	.word	0x20000614
     aa4:	20001288 	.word	0x20001288
     aa8:	00008b0d 	.word	0x00008b0d
     aac:	00000a31 	.word	0x00000a31

00000ab0 <SYS_I2C_PORT_init>:
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     ab0:	4b16      	ldr	r3, [pc, #88]	; (b0c <SYS_I2C_PORT_init+0x5c>)
     ab2:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
     ab6:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     aba:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     abe:	f893 2057 	ldrb.w	r2, [r3, #87]	; 0x57
	tmp &= ~PORT_PINCFG_PMUXEN;
     ac2:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     ac6:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     aca:	f883 2057 	strb.w	r2, [r3, #87]	; 0x57
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     ace:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     ad2:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     ad6:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ada:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     ade:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
     ae2:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     ae6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     aea:	f893 2056 	ldrb.w	r2, [r3, #86]	; 0x56
	tmp &= ~PORT_PINCFG_PMUXEN;
     aee:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     af2:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     af6:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     afa:	f893 203b 	ldrb.w	r2, [r3, #59]	; 0x3b
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     afe:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     b02:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b06:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
     b0a:	4770      	bx	lr
     b0c:	41008000 	.word	0x41008000

00000b10 <SYS_I2C_CLOCK_init>:
     b10:	4b06      	ldr	r3, [pc, #24]	; (b2c <SYS_I2C_CLOCK_init+0x1c>)
     b12:	2241      	movs	r2, #65	; 0x41
     b14:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
     b18:	2242      	movs	r2, #66	; 0x42
     b1a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM5;
     b1e:	4a04      	ldr	r2, [pc, #16]	; (b30 <SYS_I2C_CLOCK_init+0x20>)
     b20:	6a13      	ldr	r3, [r2, #32]
     b22:	f043 0302 	orr.w	r3, r3, #2
     b26:	6213      	str	r3, [r2, #32]
     b28:	4770      	bx	lr
     b2a:	bf00      	nop
     b2c:	40001c00 	.word	0x40001c00
     b30:	40000800 	.word	0x40000800

00000b34 <SYS_I2C_init>:

	hri_mclk_set_APBDMASK_SERCOM5_bit(MCLK);
}

void SYS_I2C_init(void)
{
     b34:	b508      	push	{r3, lr}
	SYS_I2C_CLOCK_init();
     b36:	4b04      	ldr	r3, [pc, #16]	; (b48 <SYS_I2C_init+0x14>)
     b38:	4798      	blx	r3
	i2c_m_async_init(&SYS_I2C, SERCOM5);
     b3a:	4904      	ldr	r1, [pc, #16]	; (b4c <SYS_I2C_init+0x18>)
     b3c:	4804      	ldr	r0, [pc, #16]	; (b50 <SYS_I2C_init+0x1c>)
     b3e:	4b05      	ldr	r3, [pc, #20]	; (b54 <SYS_I2C_init+0x20>)
     b40:	4798      	blx	r3
	SYS_I2C_PORT_init();
     b42:	4b05      	ldr	r3, [pc, #20]	; (b58 <SYS_I2C_init+0x24>)
     b44:	4798      	blx	r3
     b46:	bd08      	pop	{r3, pc}
     b48:	00000b11 	.word	0x00000b11
     b4c:	43000400 	.word	0x43000400
     b50:	20001108 	.word	0x20001108
     b54:	00008161 	.word	0x00008161
     b58:	00000ab1 	.word	0x00000ab1

00000b5c <USART_SOUTH_CLOCK_init>:
     b5c:	4b06      	ldr	r3, [pc, #24]	; (b78 <USART_SOUTH_CLOCK_init+0x1c>)
     b5e:	2241      	movs	r2, #65	; 0x41
     b60:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
     b64:	2242      	movs	r2, #66	; 0x42
     b66:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM6;
     b6a:	4a04      	ldr	r2, [pc, #16]	; (b7c <USART_SOUTH_CLOCK_init+0x20>)
     b6c:	6a13      	ldr	r3, [r2, #32]
     b6e:	f043 0304 	orr.w	r3, r3, #4
     b72:	6213      	str	r3, [r2, #32]
     b74:	4770      	bx	lr
     b76:	bf00      	nop
     b78:	40001c00 	.word	0x40001c00
     b7c:	40000800 	.word	0x40000800

00000b80 <USART_SOUTH_PORT_init>:
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     b80:	4b10      	ldr	r3, [pc, #64]	; (bc4 <USART_SOUTH_PORT_init+0x44>)
     b82:	f893 214d 	ldrb.w	r2, [r3, #333]	; 0x14d
	tmp &= ~PORT_PINCFG_PMUXEN;
     b86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     b8a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     b8e:	f883 214d 	strb.w	r2, [r3, #333]	; 0x14d
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     b92:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     b96:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     b9a:	f042 0230 	orr.w	r2, r2, #48	; 0x30
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     b9e:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ba2:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
	tmp &= ~PORT_PINCFG_PMUXEN;
     ba6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     baa:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     bae:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     bb2:	f893 2136 	ldrb.w	r2, [r3, #310]	; 0x136
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     bb6:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     bba:	f042 0203 	orr.w	r2, r2, #3
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     bbe:	f883 2136 	strb.w	r2, [r3, #310]	; 0x136
     bc2:	4770      	bx	lr
     bc4:	41008000 	.word	0x41008000

00000bc8 <USART_SOUTH_init>:
 * \brief USART initialization function
 *
 * Enables USART peripheral, clocks and initializes USART driver
 */
void USART_SOUTH_init(void)
{
     bc8:	b510      	push	{r4, lr}
     bca:	b082      	sub	sp, #8
	USART_SOUTH_CLOCK_init();
     bcc:	4b06      	ldr	r3, [pc, #24]	; (be8 <USART_SOUTH_init+0x20>)
     bce:	4798      	blx	r3
	usart_async_init(&USART_SOUTH, SERCOM6, USART_SOUTH_buffer, USART_SOUTH_BUFFER_SIZE, (void *)NULL);
     bd0:	2300      	movs	r3, #0
     bd2:	9300      	str	r3, [sp, #0]
     bd4:	2310      	movs	r3, #16
     bd6:	4a05      	ldr	r2, [pc, #20]	; (bec <USART_SOUTH_init+0x24>)
     bd8:	4905      	ldr	r1, [pc, #20]	; (bf0 <USART_SOUTH_init+0x28>)
     bda:	4806      	ldr	r0, [pc, #24]	; (bf4 <USART_SOUTH_init+0x2c>)
     bdc:	4c06      	ldr	r4, [pc, #24]	; (bf8 <USART_SOUTH_init+0x30>)
     bde:	47a0      	blx	r4
	USART_SOUTH_PORT_init();
     be0:	4b06      	ldr	r3, [pc, #24]	; (bfc <USART_SOUTH_init+0x34>)
     be2:	4798      	blx	r3
}
     be4:	b002      	add	sp, #8
     be6:	bd10      	pop	{r4, pc}
     be8:	00000b5d 	.word	0x00000b5d
     bec:	20000624 	.word	0x20000624
     bf0:	43000800 	.word	0x43000800
     bf4:	200012d8 	.word	0x200012d8
     bf8:	00008b0d 	.word	0x00008b0d
     bfc:	00000b81 	.word	0x00000b81

00000c00 <GRID_LED_PORT_init>:
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c00:	4b29      	ldr	r3, [pc, #164]	; (ca8 <GRID_LED_PORT_init+0xa8>)
     c02:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     c06:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c0e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     c12:	4926      	ldr	r1, [pc, #152]	; (cac <GRID_LED_PORT_init+0xac>)
     c14:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c18:	f893 10de 	ldrb.w	r1, [r3, #222]	; 0xde
	tmp &= ~PORT_PINCFG_PMUXEN;
     c1c:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c20:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c24:	f883 10de 	strb.w	r1, [r3, #222]	; 0xde
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c28:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     c2c:	f001 01f0 	and.w	r1, r1, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     c30:	f041 0102 	orr.w	r1, r1, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     c34:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     c38:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
     c3c:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     c40:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c44:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
     c48:	4919      	ldr	r1, [pc, #100]	; (cb0 <GRID_LED_PORT_init+0xb0>)
     c4a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c4e:	f893 10df 	ldrb.w	r1, [r3, #223]	; 0xdf
	tmp &= ~PORT_PINCFG_PMUXEN;
     c52:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c56:	f041 0101 	orr.w	r1, r1, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c5a:	f883 10df 	strb.w	r1, [r3, #223]	; 0xdf
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c5e:	f893 10bf 	ldrb.w	r1, [r3, #191]	; 0xbf
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     c62:	f001 010f 	and.w	r1, r1, #15
	tmp |= PORT_PMUX_PMUXO(data);
     c66:	f041 0120 	orr.w	r1, r1, #32
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     c6a:	f883 10bf 	strb.w	r1, [r3, #191]	; 0xbf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     c6e:	605a      	str	r2, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     c70:	f502 3200 	add.w	r2, r2, #131072	; 0x20000
     c74:	629a      	str	r2, [r3, #40]	; 0x28
     c76:	4a0f      	ldr	r2, [pc, #60]	; (cb4 <GRID_LED_PORT_init+0xb4>)
     c78:	629a      	str	r2, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     c7a:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
     c7e:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     c82:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     c86:	f893 205e 	ldrb.w	r2, [r3, #94]	; 0x5e
	tmp &= ~PORT_PINCFG_PMUXEN;
     c8a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     c8e:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     c92:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     c96:	f893 203f 	ldrb.w	r2, [r3, #63]	; 0x3f
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     c9a:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     c9e:	f042 0202 	orr.w	r2, r2, #2
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     ca2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
     ca6:	4770      	bx	lr
     ca8:	41008000 	.word	0x41008000
     cac:	c0004000 	.word	0xc0004000
     cb0:	c0008000 	.word	0xc0008000
     cb4:	c0024000 	.word	0xc0024000

00000cb8 <GRID_LED_CLOCK_init>:
     cb8:	4b06      	ldr	r3, [pc, #24]	; (cd4 <GRID_LED_CLOCK_init+0x1c>)
     cba:	2241      	movs	r2, #65	; 0x41
     cbc:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
     cc0:	2242      	movs	r2, #66	; 0x42
     cc2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
	((Mclk *)hw)->APBDMASK.reg |= MCLK_APBDMASK_SERCOM7;
     cc6:	4a04      	ldr	r2, [pc, #16]	; (cd8 <GRID_LED_CLOCK_init+0x20>)
     cc8:	6a13      	ldr	r3, [r2, #32]
     cca:	f043 0308 	orr.w	r3, r3, #8
     cce:	6213      	str	r3, [r2, #32]
     cd0:	4770      	bx	lr
     cd2:	bf00      	nop
     cd4:	40001c00 	.word	0x40001c00
     cd8:	40000800 	.word	0x40000800

00000cdc <GRID_LED_init>:

	hri_mclk_set_APBDMASK_SERCOM7_bit(MCLK);
}

void GRID_LED_init(void)
{
     cdc:	b508      	push	{r3, lr}
	GRID_LED_CLOCK_init();
     cde:	4b04      	ldr	r3, [pc, #16]	; (cf0 <GRID_LED_init+0x14>)
     ce0:	4798      	blx	r3
	spi_m_dma_init(&GRID_LED, SERCOM7);
     ce2:	4904      	ldr	r1, [pc, #16]	; (cf4 <GRID_LED_init+0x18>)
     ce4:	4804      	ldr	r0, [pc, #16]	; (cf8 <GRID_LED_init+0x1c>)
     ce6:	4b05      	ldr	r3, [pc, #20]	; (cfc <GRID_LED_init+0x20>)
     ce8:	4798      	blx	r3
	GRID_LED_PORT_init();
     cea:	4b05      	ldr	r3, [pc, #20]	; (d00 <GRID_LED_init+0x24>)
     cec:	4798      	blx	r3
     cee:	bd08      	pop	{r3, pc}
     cf0:	00000cb9 	.word	0x00000cb9
     cf4:	43000c00 	.word	0x43000c00
     cf8:	20001224 	.word	0x20001224
     cfc:	00008681 	.word	0x00008681
     d00:	00000c01 	.word	0x00000c01

00000d04 <delay_driver_init>:
}

void delay_driver_init(void)
{
     d04:	b508      	push	{r3, lr}
	delay_init(SysTick);
     d06:	4802      	ldr	r0, [pc, #8]	; (d10 <delay_driver_init+0xc>)
     d08:	4b02      	ldr	r3, [pc, #8]	; (d14 <delay_driver_init+0x10>)
     d0a:	4798      	blx	r3
     d0c:	bd08      	pop	{r3, pc}
     d0e:	bf00      	nop
     d10:	e000e010 	.word	0xe000e010
     d14:	00007dcd 	.word	0x00007dcd

00000d18 <USB_DEVICE_INSTANCE_PORT_init>:
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d18:	4b1e      	ldr	r3, [pc, #120]	; (d94 <USB_DEVICE_INSTANCE_PORT_init+0x7c>)
     d1a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
     d1e:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d20:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
     d24:	6299      	str	r1, [r3, #40]	; 0x28
     d26:	481c      	ldr	r0, [pc, #112]	; (d98 <USB_DEVICE_INSTANCE_PORT_init+0x80>)
     d28:	6298      	str	r0, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d2a:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d2c:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
     d30:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     d34:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d38:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
	tmp &= ~PORT_PINCFG_PMUXEN;
     d3c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     d40:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d44:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     d48:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXE_Msk;
     d4c:	f002 02f0 	and.w	r2, r2, #240	; 0xf0
	tmp |= PORT_PMUX_PMUXE(data);
     d50:	f042 0207 	orr.w	r2, r2, #7
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     d58:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
     d5c:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     d5e:	6299      	str	r1, [r3, #40]	; 0x28
     d60:	490e      	ldr	r1, [pc, #56]	; (d9c <USB_DEVICE_INSTANCE_PORT_init+0x84>)
     d62:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     d64:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     d66:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
     d6a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     d6e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     d72:	f893 2059 	ldrb.w	r2, [r3, #89]	; 0x59
	tmp &= ~PORT_PINCFG_PMUXEN;
     d76:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << PORT_PINCFG_PMUXEN_Pos;
     d7a:	f042 0201 	orr.w	r2, r2, #1
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     d7e:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
	tmp = ((Port *)hw)->Group[submodule_index].PMUX[index].reg;
     d82:	f893 203c 	ldrb.w	r2, [r3, #60]	; 0x3c
	tmp &= ~PORT_PMUX_PMUXO_Msk;
     d86:	f002 020f 	and.w	r2, r2, #15
	tmp |= PORT_PMUX_PMUXO(data);
     d8a:	f042 0270 	orr.w	r2, r2, #112	; 0x70
	((Port *)hw)->Group[submodule_index].PMUX[index].reg = tmp;
     d8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
     d92:	4770      	bx	lr
     d94:	41008000 	.word	0x41008000
     d98:	c0000100 	.word	0xc0000100
     d9c:	c0000200 	.word	0xc0000200

00000da0 <USB_DEVICE_INSTANCE_CLOCK_init>:
     da0:	2241      	movs	r2, #65	; 0x41
     da2:	4b07      	ldr	r3, [pc, #28]	; (dc0 <USB_DEVICE_INSTANCE_CLOCK_init+0x20>)
     da4:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_USB;
     da8:	f5a3 53a0 	sub.w	r3, r3, #5120	; 0x1400
     dac:	691a      	ldr	r2, [r3, #16]
     dae:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
     db2:	611a      	str	r2, [r3, #16]
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_USB;
     db4:	699a      	ldr	r2, [r3, #24]
     db6:	f042 0201 	orr.w	r2, r2, #1
     dba:	619a      	str	r2, [r3, #24]
     dbc:	4770      	bx	lr
     dbe:	bf00      	nop
     dc0:	40001c00 	.word	0x40001c00

00000dc4 <USB_DEVICE_INSTANCE_init>:
	hri_mclk_set_AHBMASK_USB_bit(MCLK);
	hri_mclk_set_APBBMASK_USB_bit(MCLK);
}

void USB_DEVICE_INSTANCE_init(void)
{
     dc4:	b508      	push	{r3, lr}
	USB_DEVICE_INSTANCE_CLOCK_init();
     dc6:	4b03      	ldr	r3, [pc, #12]	; (dd4 <USB_DEVICE_INSTANCE_init+0x10>)
     dc8:	4798      	blx	r3
	usb_d_init();
     dca:	4b03      	ldr	r3, [pc, #12]	; (dd8 <USB_DEVICE_INSTANCE_init+0x14>)
     dcc:	4798      	blx	r3
	USB_DEVICE_INSTANCE_PORT_init();
     dce:	4b03      	ldr	r3, [pc, #12]	; (ddc <USB_DEVICE_INSTANCE_init+0x18>)
     dd0:	4798      	blx	r3
     dd2:	bd08      	pop	{r3, pc}
     dd4:	00000da1 	.word	0x00000da1
     dd8:	0000905d 	.word	0x0000905d
     ddc:	00000d19 	.word	0x00000d19

00000de0 <WDT_0_CLOCK_init>:
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_WDT;
     de0:	4a02      	ldr	r2, [pc, #8]	; (dec <WDT_0_CLOCK_init+0xc>)
     de2:	6953      	ldr	r3, [r2, #20]
     de4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
     de8:	6153      	str	r3, [r2, #20]
     dea:	4770      	bx	lr
     dec:	40000800 	.word	0x40000800

00000df0 <WDT_0_init>:
{
	hri_mclk_set_APBAMASK_WDT_bit(MCLK);
}

void WDT_0_init(void)
{
     df0:	b508      	push	{r3, lr}
	WDT_0_CLOCK_init();
     df2:	4b06      	ldr	r3, [pc, #24]	; (e0c <WDT_0_init+0x1c>)
     df4:	4798      	blx	r3
 * \retval 0 Completed sucessfully.
 * \retval -1 Always on or enabled, don't need init again.
 */
static inline int32_t wdt_init(struct wdt_descriptor *const wdt, const void *hw)
{
	ASSERT(wdt && hw);
     df6:	2248      	movs	r2, #72	; 0x48
     df8:	4905      	ldr	r1, [pc, #20]	; (e10 <WDT_0_init+0x20>)
     dfa:	2001      	movs	r0, #1
     dfc:	4b05      	ldr	r3, [pc, #20]	; (e14 <WDT_0_init+0x24>)
     dfe:	4798      	blx	r3

	wdt->dev.hw = (void *)hw;
     e00:	4805      	ldr	r0, [pc, #20]	; (e18 <WDT_0_init+0x28>)
     e02:	4b06      	ldr	r3, [pc, #24]	; (e1c <WDT_0_init+0x2c>)
     e04:	6003      	str	r3, [r0, #0]

	return _wdt_init(&wdt->dev);
     e06:	4b06      	ldr	r3, [pc, #24]	; (e20 <WDT_0_init+0x30>)
     e08:	4798      	blx	r3
     e0a:	bd08      	pop	{r3, pc}
     e0c:	00000de1 	.word	0x00000de1
     e10:	00010b98 	.word	0x00010b98
     e14:	0000942d 	.word	0x0000942d
     e18:	200011d0 	.word	0x200011d0
     e1c:	40002000 	.word	0x40002000
     e20:	0000d1c1 	.word	0x0000d1c1

00000e24 <system_init>:
	wdt_init(&WDT_0, WDT);
}

void system_init(void)
{
     e24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 * Currently the following initialization functions are supported:
 *  - System clock initialization
 */
static inline void init_mcu(void)
{
	_init_chip();
     e28:	4ba3      	ldr	r3, [pc, #652]	; (10b8 <system_init+0x294>)
     e2a:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     e2c:	4ba3      	ldr	r3, [pc, #652]	; (10bc <system_init+0x298>)
     e2e:	2220      	movs	r2, #32
     e30:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     e32:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e34:	f102 4280 	add.w	r2, r2, #1073741824	; 0x40000000
     e38:	629a      	str	r2, [r3, #40]	; 0x28
     e3a:	f04f 4240 	mov.w	r2, #3221225472	; 0xc0000000
     e3e:	629a      	str	r2, [r3, #40]	; 0x28
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e40:	f893 1045 	ldrb.w	r1, [r3, #69]	; 0x45
	tmp &= ~PORT_PINCFG_PMUXEN;
     e44:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e48:	f883 1045 	strb.w	r1, [r3, #69]	; 0x45
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e4c:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
     e50:	6058      	str	r0, [r3, #4]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e52:	4e9b      	ldr	r6, [pc, #620]	; (10c0 <system_init+0x29c>)
     e54:	629e      	str	r6, [r3, #40]	; 0x28
     e56:	499b      	ldr	r1, [pc, #620]	; (10c4 <system_init+0x2a0>)
     e58:	6299      	str	r1, [r3, #40]	; 0x28
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     e5a:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
     e5e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     e62:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e66:	f893 1055 	ldrb.w	r1, [r3, #85]	; 0x55
	tmp &= ~PORT_PINCFG_PMUXEN;
     e6a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e6e:	f883 1055 	strb.w	r1, [r3, #85]	; 0x55
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     e72:	2180      	movs	r1, #128	; 0x80
     e74:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     e78:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     e7c:	f501 3100 	add.w	r1, r1, #131072	; 0x20000
     e80:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     e84:	4d90      	ldr	r5, [pc, #576]	; (10c8 <system_init+0x2a4>)
     e86:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     e8a:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
     e8e:	f001 01fb 	and.w	r1, r1, #251	; 0xfb
     e92:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     e96:	f893 10c7 	ldrb.w	r1, [r3, #199]	; 0xc7
	tmp &= ~PORT_PINCFG_PMUXEN;
     e9a:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     e9e:	f883 10c7 	strb.w	r1, [r3, #199]	; 0xc7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     ea2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
     ea6:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     eaa:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     eae:	f101 4180 	add.w	r1, r1, #1073741824	; 0x40000000
     eb2:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
     eb6:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     eba:	f893 10cd 	ldrb.w	r1, [r3, #205]	; 0xcd
	tmp &= ~PORT_PINCFG_PMUXEN;
     ebe:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ec2:	f883 10cd 	strb.w	r1, [r3, #205]	; 0xcd
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     ec6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
     eca:	f8c3 1094 	str.w	r1, [r3, #148]	; 0x94
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     ece:	f8c3 1088 	str.w	r1, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ed2:	f04f 2740 	mov.w	r7, #1073758208	; 0x40004000
     ed6:	f8c3 70a8 	str.w	r7, [r3, #168]	; 0xa8
     eda:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     ede:	f893 40ce 	ldrb.w	r4, [r3, #206]	; 0xce
	tmp &= ~PORT_PINCFG_PMUXEN;
     ee2:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ee6:	f883 40ce 	strb.w	r4, [r3, #206]	; 0xce
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     eea:	f44f 4400 	mov.w	r4, #32768	; 0x8000
     eee:	f8c3 4084 	str.w	r4, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     ef2:	4c76      	ldr	r4, [pc, #472]	; (10cc <system_init+0x2a8>)
     ef4:	f8c3 40a8 	str.w	r4, [r3, #168]	; 0xa8
     ef8:	f8c3 50a8 	str.w	r5, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     efc:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
     f00:	f004 04fb 	and.w	r4, r4, #251	; 0xfb
     f04:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f08:	f893 40cf 	ldrb.w	r4, [r3, #207]	; 0xcf
	tmp &= ~PORT_PINCFG_PMUXEN;
     f0c:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f10:	f883 40cf 	strb.w	r4, [r3, #207]	; 0xcf
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f14:	f44f 6400 	mov.w	r4, #2048	; 0x800
     f18:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f1c:	f8df e23c 	ldr.w	lr, [pc, #572]	; 115c <system_init+0x338>
     f20:	f8c3 e128 	str.w	lr, [r3, #296]	; 0x128
     f24:	f8c3 5128 	str.w	r5, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f28:	f8c3 4104 	str.w	r4, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
     f2c:	f893 514b 	ldrb.w	r5, [r3, #331]	; 0x14b
     f30:	f045 0504 	orr.w	r5, r5, #4
     f34:	f883 514b 	strb.w	r5, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
     f38:	f8c3 4118 	str.w	r4, [r3, #280]	; 0x118
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f3c:	f893 414b 	ldrb.w	r4, [r3, #331]	; 0x14b
	tmp &= ~PORT_PINCFG_PMUXEN;
     f40:	f004 04fe 	and.w	r4, r4, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f44:	f883 414b 	strb.w	r4, [r3, #331]	; 0x14b
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     f48:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     f4c:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f50:	f8c3 7128 	str.w	r7, [r3, #296]	; 0x128
     f54:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f58:	f893 214e 	ldrb.w	r2, [r3, #334]	; 0x14e
	tmp &= ~PORT_PINCFG_PMUXEN;
     f5c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f60:	f883 214e 	strb.w	r2, [r3, #334]	; 0x14e
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
     f64:	f44f 2280 	mov.w	r2, #262144	; 0x40000
     f68:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f6c:	f8c3 6128 	str.w	r6, [r3, #296]	; 0x128
     f70:	4a57      	ldr	r2, [pc, #348]	; (10d0 <system_init+0x2ac>)
     f72:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg &= ~PORT_PINCFG_PULLEN;
     f76:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
     f7a:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
     f7e:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     f82:	f893 2152 	ldrb.w	r2, [r3, #338]	; 0x152
	tmp &= ~PORT_PINCFG_PMUXEN;
     f86:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     f8a:	f883 2152 	strb.w	r2, [r3, #338]	; 0x152
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     f8e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
     f92:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     f96:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     f9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
     f9e:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fa2:	494c      	ldr	r1, [pc, #304]	; (10d4 <system_init+0x2b0>)
     fa4:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fa8:	f893 1153 	ldrb.w	r1, [r3, #339]	; 0x153
	tmp &= ~PORT_PINCFG_PMUXEN;
     fac:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     fb0:	f883 1153 	strb.w	r1, [r3, #339]	; 0x153
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     fb4:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
     fb8:	f8c3 1114 	str.w	r1, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     fbc:	f8c3 1108 	str.w	r1, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     fc0:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fc4:	4944      	ldr	r1, [pc, #272]	; (10d8 <system_init+0x2b4>)
     fc6:	f8c3 1128 	str.w	r1, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fca:	f893 1154 	ldrb.w	r1, [r3, #340]	; 0x154
	tmp &= ~PORT_PINCFG_PMUXEN;
     fce:	f001 01fe 	and.w	r1, r1, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     fd2:	f883 1154 	strb.w	r1, [r3, #340]	; 0x154
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
     fd6:	f8c3 0114 	str.w	r0, [r3, #276]	; 0x114
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
     fda:	f8c3 0108 	str.w	r0, [r3, #264]	; 0x108
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
     fde:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
     fe2:	4a3e      	ldr	r2, [pc, #248]	; (10dc <system_init+0x2b8>)
     fe4:	f8c3 2128 	str.w	r2, [r3, #296]	; 0x128
	tmp = ((Port *)hw)->Group[submodule_index].PINCFG[index].reg;
     fe8:	f893 2155 	ldrb.w	r2, [r3, #341]	; 0x155
	tmp &= ~PORT_PINCFG_PMUXEN;
     fec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg = tmp;
     ff0:	f883 2155 	strb.w	r2, [r3, #341]	; 0x155
	// Set pin direction to output
	gpio_set_pin_direction(MUX_C, GPIO_DIRECTION_OUT);

	gpio_set_pin_function(MUX_C, GPIO_PIN_FUNCTION_OFF);

	ADC_0_init();
     ff4:	4b3a      	ldr	r3, [pc, #232]	; (10e0 <system_init+0x2bc>)
     ff6:	4798      	blx	r3
	ADC_1_init();
     ff8:	4b3a      	ldr	r3, [pc, #232]	; (10e4 <system_init+0x2c0>)
     ffa:	4798      	blx	r3

	CRC_0_init();
     ffc:	4b3a      	ldr	r3, [pc, #232]	; (10e8 <system_init+0x2c4>)
     ffe:	4798      	blx	r3

	EVENT_SYSTEM_0_init();
    1000:	4b3a      	ldr	r3, [pc, #232]	; (10ec <system_init+0x2c8>)
    1002:	4798      	blx	r3

	FLASH_0_init();
    1004:	4b3a      	ldr	r3, [pc, #232]	; (10f0 <system_init+0x2cc>)
    1006:	4798      	blx	r3

	QSPI_INSTANCE_init();
    1008:	4b3a      	ldr	r3, [pc, #232]	; (10f4 <system_init+0x2d0>)
    100a:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_RTC;
    100c:	4c3a      	ldr	r4, [pc, #232]	; (10f8 <system_init+0x2d4>)
    100e:	6963      	ldr	r3, [r4, #20]
    1010:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    1014:	6163      	str	r3, [r4, #20]
	timer_init(&RTC_Scheduler, RTC, _rtc_get_timer());
    1016:	4b39      	ldr	r3, [pc, #228]	; (10fc <system_init+0x2d8>)
    1018:	4798      	blx	r3
    101a:	4602      	mov	r2, r0
    101c:	4938      	ldr	r1, [pc, #224]	; (1100 <system_init+0x2dc>)
    101e:	4839      	ldr	r0, [pc, #228]	; (1104 <system_init+0x2e0>)
    1020:	4d39      	ldr	r5, [pc, #228]	; (1108 <system_init+0x2e4>)
    1022:	47a8      	blx	r5

	RTC_Scheduler_init();
	USART_EAST_init();
    1024:	4b39      	ldr	r3, [pc, #228]	; (110c <system_init+0x2e8>)
    1026:	4798      	blx	r3
	USART_NORTH_init();
    1028:	4b39      	ldr	r3, [pc, #228]	; (1110 <system_init+0x2ec>)
    102a:	4798      	blx	r3

	GRID_AUX_init();
    102c:	4b39      	ldr	r3, [pc, #228]	; (1114 <system_init+0x2f0>)
    102e:	4798      	blx	r3

	UI_SPI_init();
    1030:	4b39      	ldr	r3, [pc, #228]	; (1118 <system_init+0x2f4>)
    1032:	4798      	blx	r3
	USART_WEST_init();
    1034:	4b39      	ldr	r3, [pc, #228]	; (111c <system_init+0x2f8>)
    1036:	4798      	blx	r3

	SYS_I2C_init();
    1038:	4b39      	ldr	r3, [pc, #228]	; (1120 <system_init+0x2fc>)
    103a:	4798      	blx	r3
	USART_SOUTH_init();
    103c:	4b39      	ldr	r3, [pc, #228]	; (1124 <system_init+0x300>)
    103e:	4798      	blx	r3

	GRID_LED_init();
    1040:	4b39      	ldr	r3, [pc, #228]	; (1128 <system_init+0x304>)
    1042:	4798      	blx	r3

	delay_driver_init();
    1044:	4b39      	ldr	r3, [pc, #228]	; (112c <system_init+0x308>)
    1046:	4798      	blx	r3
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC0;
    1048:	6963      	ldr	r3, [r4, #20]
    104a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    104e:	6163      	str	r3, [r4, #20]
    1050:	f5a7 5710 	sub.w	r7, r7, #9216	; 0x2400
    1054:	f04f 0840 	mov.w	r8, #64	; 0x40
    1058:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_0, TC0, _tc_get_timer());
    105c:	4e34      	ldr	r6, [pc, #208]	; (1130 <system_init+0x30c>)
    105e:	47b0      	blx	r6
    1060:	4602      	mov	r2, r0
    1062:	4934      	ldr	r1, [pc, #208]	; (1134 <system_init+0x310>)
    1064:	4834      	ldr	r0, [pc, #208]	; (1138 <system_init+0x314>)
    1066:	47a8      	blx	r5
	((Mclk *)hw)->APBAMASK.reg |= MCLK_APBAMASK_TC1;
    1068:	6963      	ldr	r3, [r4, #20]
    106a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    106e:	6163      	str	r3, [r4, #20]
    1070:	f8c7 80a4 	str.w	r8, [r7, #164]	; 0xa4
	timer_init(&TIMER_1, TC1, _tc_get_timer());
    1074:	47b0      	blx	r6
    1076:	4602      	mov	r2, r0
    1078:	4930      	ldr	r1, [pc, #192]	; (113c <system_init+0x318>)
    107a:	4831      	ldr	r0, [pc, #196]	; (1140 <system_init+0x31c>)
    107c:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC2;
    107e:	69a3      	ldr	r3, [r4, #24]
    1080:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
    1084:	61a3      	str	r3, [r4, #24]
    1086:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_2, TC2, _tc_get_timer());
    108a:	47b0      	blx	r6
    108c:	4602      	mov	r2, r0
    108e:	492d      	ldr	r1, [pc, #180]	; (1144 <system_init+0x320>)
    1090:	482d      	ldr	r0, [pc, #180]	; (1148 <system_init+0x324>)
    1092:	47a8      	blx	r5
	((Mclk *)hw)->APBBMASK.reg |= MCLK_APBBMASK_TC3;
    1094:	69a3      	ldr	r3, [r4, #24]
    1096:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
    109a:	61a3      	str	r3, [r4, #24]
    109c:	f8c7 80e8 	str.w	r8, [r7, #232]	; 0xe8
	timer_init(&TIMER_3, TC3, _tc_get_timer());
    10a0:	47b0      	blx	r6
    10a2:	4602      	mov	r2, r0
    10a4:	4929      	ldr	r1, [pc, #164]	; (114c <system_init+0x328>)
    10a6:	482a      	ldr	r0, [pc, #168]	; (1150 <system_init+0x32c>)
    10a8:	47a8      	blx	r5

	TIMER_0_init();
	TIMER_1_init();
	TIMER_2_init();
	TIMER_3_init();
	USB_DEVICE_INSTANCE_init();
    10aa:	4b2a      	ldr	r3, [pc, #168]	; (1154 <system_init+0x330>)
    10ac:	4798      	blx	r3

	WDT_0_init();
    10ae:	4b2a      	ldr	r3, [pc, #168]	; (1158 <system_init+0x334>)
    10b0:	4798      	blx	r3
    10b2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    10b6:	bf00      	nop
    10b8:	000099f1 	.word	0x000099f1
    10bc:	41008000 	.word	0x41008000
    10c0:	40020000 	.word	0x40020000
    10c4:	c0020020 	.word	0xc0020020
    10c8:	c0020000 	.word	0xc0020000
    10cc:	40028000 	.word	0x40028000
    10d0:	c0020004 	.word	0xc0020004
    10d4:	c0000008 	.word	0xc0000008
    10d8:	c0000010 	.word	0xc0000010
    10dc:	c0000020 	.word	0xc0000020
    10e0:	00000389 	.word	0x00000389
    10e4:	00000421 	.word	0x00000421
    10e8:	000004c5 	.word	0x000004c5
    10ec:	000004ed 	.word	0x000004ed
    10f0:	00000531 	.word	0x00000531
    10f4:	000006f9 	.word	0x000006f9
    10f8:	40000800 	.word	0x40000800
    10fc:	0000a4d5 	.word	0x0000a4d5
    1100:	40002400 	.word	0x40002400
    1104:	20001090 	.word	0x20001090
    1108:	00008829 	.word	0x00008829
    110c:	0000078d 	.word	0x0000078d
    1110:	00000831 	.word	0x00000831
    1114:	000008d5 	.word	0x000008d5
    1118:	000009e5 	.word	0x000009e5
    111c:	00000a79 	.word	0x00000a79
    1120:	00000b35 	.word	0x00000b35
    1124:	00000bc9 	.word	0x00000bc9
    1128:	00000cdd 	.word	0x00000cdd
    112c:	00000d05 	.word	0x00000d05
    1130:	0000bde1 	.word	0x0000bde1
    1134:	40003800 	.word	0x40003800
    1138:	20001374 	.word	0x20001374
    113c:	40003c00 	.word	0x40003c00
    1140:	20001268 	.word	0x20001268
    1144:	4101a000 	.word	0x4101a000
    1148:	200010b0 	.word	0x200010b0
    114c:	4101c000 	.word	0x4101c000
    1150:	20001354 	.word	0x20001354
    1154:	00000dc5 	.word	0x00000dc5
    1158:	00000df1 	.word	0x00000df1
    115c:	40020800 	.word	0x40020800

00001160 <grid_d51_init>:
	
}



void grid_d51_init(){
    1160:	b538      	push	{r3, r4, r5, lr}
	
	uint32_t hwid = grid_sys_get_hwcfg();
    1162:	4b08      	ldr	r3, [pc, #32]	; (1184 <grid_d51_init+0x24>)
    1164:	4798      	blx	r3
	
	printf("{\"type\":\"HWCFG\", \"data\": \"%d\"}\r\n", hwid);
    1166:	4601      	mov	r1, r0
    1168:	4807      	ldr	r0, [pc, #28]	; (1188 <grid_d51_init+0x28>)
    116a:	4c08      	ldr	r4, [pc, #32]	; (118c <grid_d51_init+0x2c>)
    116c:	47a0      	blx	r4
	
	#ifdef NDEBUG		
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "USER ROW CHECK!");
	grid_d51_verify_user_row();
	#else
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "NO USER ROW CHECK!");
    116e:	4d08      	ldr	r5, [pc, #32]	; (1190 <grid_d51_init+0x30>)
    1170:	4908      	ldr	r1, [pc, #32]	; (1194 <grid_d51_init+0x34>)
    1172:	4628      	mov	r0, r5
    1174:	47a0      	blx	r4
	{
	}
	
	#else
	
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Unit Test");
    1176:	4908      	ldr	r1, [pc, #32]	; (1198 <grid_d51_init+0x38>)
    1178:	4628      	mov	r0, r5
    117a:	47a0      	blx	r4
	while (1)
	{
	}
	#else
	
	GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_BOOT, "No Hardware Test");
    117c:	4907      	ldr	r1, [pc, #28]	; (119c <grid_d51_init+0x3c>)
    117e:	4628      	mov	r0, r5
    1180:	47a0      	blx	r4
    1182:	bd38      	pop	{r3, r4, r5, pc}
    1184:	00005ced 	.word	0x00005ced
    1188:	00010bb4 	.word	0x00010bb4
    118c:	0000f83d 	.word	0x0000f83d
    1190:	00010bec 	.word	0x00010bec
    1194:	00010bd8 	.word	0x00010bd8
    1198:	00010c14 	.word	0x00010c14
    119c:	00010c24 	.word	0x00010c24

000011a0 <grid_msg_header_set_len>:

#include "grid_msg.h"


// ======================= GRID MSG LEN ======================//
void	grid_msg_header_set_len(struct grid_msg* msg, uint8_t len){
    11a0:	b510      	push	{r4, lr}
    11a2:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    11a4:	ab04      	add	r3, sp, #16
    11a6:	2200      	movs	r2, #0
    11a8:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, len, &error);
    11ac:	9300      	str	r3, [sp, #0]
    11ae:	460b      	mov	r3, r1
    11b0:	2202      	movs	r2, #2
    11b2:	4611      	mov	r1, r2
    11b4:	4c01      	ldr	r4, [pc, #4]	; (11bc <grid_msg_header_set_len+0x1c>)
    11b6:	47a0      	blx	r4
	
}
    11b8:	b004      	add	sp, #16
    11ba:	bd10      	pop	{r4, pc}
    11bc:	00005e41 	.word	0x00005e41

000011c0 <grid_msg_header_set_id>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_LEN_offset, GRID_BRC_LEN_length, &error);
}

// ======================= GRID MSG ID ======================//
void	grid_msg_header_set_id(struct grid_msg* msg, uint8_t id){
    11c0:	b510      	push	{r4, lr}
    11c2:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    11c4:	ab04      	add	r3, sp, #16
    11c6:	2200      	movs	r2, #0
    11c8:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_ID_offset, GRID_BRC_ID_length, id, &error);
    11cc:	9300      	str	r3, [sp, #0]
    11ce:	460b      	mov	r3, r1
    11d0:	2202      	movs	r2, #2
    11d2:	2104      	movs	r1, #4
    11d4:	4c01      	ldr	r4, [pc, #4]	; (11dc <grid_msg_header_set_id+0x1c>)
    11d6:	47a0      	blx	r4
	
}
    11d8:	b004      	add	sp, #16
    11da:	bd10      	pop	{r4, pc}
    11dc:	00005e41 	.word	0x00005e41

000011e0 <grid_msg_header_set_dx>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
}

// ======================= GRID MSG DX ======================//
void	grid_msg_header_set_dx(struct grid_msg* msg, uint8_t dx){
    11e0:	b510      	push	{r4, lr}
    11e2:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    11e4:	ab04      	add	r3, sp, #16
    11e6:	2200      	movs	r2, #0
    11e8:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_DX_offset, GRID_BRC_DX_length, dx, &error);
    11ec:	9300      	str	r3, [sp, #0]
    11ee:	460b      	mov	r3, r1
    11f0:	2202      	movs	r2, #2
    11f2:	2106      	movs	r1, #6
    11f4:	4c01      	ldr	r4, [pc, #4]	; (11fc <grid_msg_header_set_dx+0x1c>)
    11f6:	47a0      	blx	r4
	
}
    11f8:	b004      	add	sp, #16
    11fa:	bd10      	pop	{r4, pc}
    11fc:	00005e41 	.word	0x00005e41

00001200 <grid_msg_header_get_dx>:


uint8_t grid_msg_header_get_dx(struct grid_msg* msg){
    1200:	b510      	push	{r4, lr}
    1202:	b082      	sub	sp, #8
	
	uint8_t error = 0;
    1204:	ab02      	add	r3, sp, #8
    1206:	2200      	movs	r2, #0
    1208:	f803 2d01 	strb.w	r2, [r3, #-1]!
	return grid_msg_get_parameter(msg->header, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    120c:	2202      	movs	r2, #2
    120e:	2106      	movs	r1, #6
    1210:	4c02      	ldr	r4, [pc, #8]	; (121c <grid_msg_header_get_dx+0x1c>)
    1212:	47a0      	blx	r4
}
    1214:	b2c0      	uxtb	r0, r0
    1216:	b002      	add	sp, #8
    1218:	bd10      	pop	{r4, pc}
    121a:	bf00      	nop
    121c:	00005e2d 	.word	0x00005e2d

00001220 <grid_msg_header_set_dy>:

// ======================= GRID MSG DY ======================//
void	grid_msg_header_set_dy(struct grid_msg* msg, uint8_t dy){
    1220:	b510      	push	{r4, lr}
    1222:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    1224:	ab04      	add	r3, sp, #16
    1226:	2200      	movs	r2, #0
    1228:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_DY_offset, GRID_BRC_DY_length, dy, &error);
    122c:	9300      	str	r3, [sp, #0]
    122e:	460b      	mov	r3, r1
    1230:	2202      	movs	r2, #2
    1232:	2108      	movs	r1, #8
    1234:	4c01      	ldr	r4, [pc, #4]	; (123c <grid_msg_header_set_dy+0x1c>)
    1236:	47a0      	blx	r4
	
}
    1238:	b004      	add	sp, #16
    123a:	bd10      	pop	{r4, pc}
    123c:	00005e41 	.word	0x00005e41

00001240 <grid_msg_header_get_dy>:


uint8_t grid_msg_header_get_dy(struct grid_msg* msg){
    1240:	b510      	push	{r4, lr}
    1242:	b082      	sub	sp, #8
	
	uint8_t error = 0;
    1244:	ab02      	add	r3, sp, #8
    1246:	2200      	movs	r2, #0
    1248:	f803 2d01 	strb.w	r2, [r3, #-1]!
	return grid_msg_get_parameter(msg->header, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    124c:	2202      	movs	r2, #2
    124e:	2108      	movs	r1, #8
    1250:	4c02      	ldr	r4, [pc, #8]	; (125c <grid_msg_header_get_dy+0x1c>)
    1252:	47a0      	blx	r4
}
    1254:	b2c0      	uxtb	r0, r0
    1256:	b002      	add	sp, #8
    1258:	bd10      	pop	{r4, pc}
    125a:	bf00      	nop
    125c:	00005e2d 	.word	0x00005e2d

00001260 <grid_msg_header_set_rot>:

// ======================= GRID MSG ROT ======================//
void	grid_msg_header_set_rot(struct grid_msg* msg, uint8_t rot){
    1260:	b510      	push	{r4, lr}
    1262:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    1264:	ab04      	add	r3, sp, #16
    1266:	2200      	movs	r2, #0
    1268:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, rot, &error);
    126c:	9300      	str	r3, [sp, #0]
    126e:	460b      	mov	r3, r1
    1270:	2202      	movs	r2, #2
    1272:	210c      	movs	r1, #12
    1274:	4c01      	ldr	r4, [pc, #4]	; (127c <grid_msg_header_set_rot+0x1c>)
    1276:	47a0      	blx	r4
	
}
    1278:	b004      	add	sp, #16
    127a:	bd10      	pop	{r4, pc}
    127c:	00005e41 	.word	0x00005e41

00001280 <grid_msg_header_set_age>:
	uint8_t error = 0;
	return grid_msg_get_parameter(msg->header, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, &error);
}

// ======================= GRID MSG AGE ======================//
void	grid_msg_header_set_age(struct grid_msg* msg, uint8_t age){
    1280:	b510      	push	{r4, lr}
    1282:	b084      	sub	sp, #16
	
	uint8_t error = 0;
    1284:	ab04      	add	r3, sp, #16
    1286:	2200      	movs	r2, #0
    1288:	f803 2d01 	strb.w	r2, [r3, #-1]!
	grid_msg_set_parameter(msg->header, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, age, &error);
    128c:	9300      	str	r3, [sp, #0]
    128e:	460b      	mov	r3, r1
    1290:	2202      	movs	r2, #2
    1292:	210a      	movs	r1, #10
    1294:	4c01      	ldr	r4, [pc, #4]	; (129c <grid_msg_header_set_age+0x1c>)
    1296:	47a0      	blx	r4
	
}
    1298:	b004      	add	sp, #16
    129a:	bd10      	pop	{r4, pc}
    129c:	00005e41 	.word	0x00005e41

000012a0 <grid_msg_packet_get_length>:
}

// ======================= MSG GET PACKET LENGTH ======================//
uint32_t grid_msg_packet_get_length(struct grid_msg* msg){
	
	return (msg->header_length + msg->body_length + msg->footer_length);
    12a0:	f8d0 3190 	ldr.w	r3, [r0, #400]	; 0x190
    12a4:	f8d0 2194 	ldr.w	r2, [r0, #404]	; 0x194
    12a8:	4413      	add	r3, r2
    12aa:	f8d0 0198 	ldr.w	r0, [r0, #408]	; 0x198
}
    12ae:	4418      	add	r0, r3
    12b0:	4770      	bx	lr

000012b2 <grid_msg_body_get_length>:

// ======================= MSG GET BODY LENGTH ======================//
uint32_t grid_msg_body_get_length(struct grid_msg* msg){
	
	return (msg->body_length);
}
    12b2:	f8d0 0194 	ldr.w	r0, [r0, #404]	; 0x194
    12b6:	4770      	bx	lr

000012b8 <grid_msg_body_append_text>:
	
	return (msg->footer_length);
}


void	grid_msg_body_append_text(struct grid_msg* msg, uint8_t* str, uint32_t len){
    12b8:	b430      	push	{r4, r5}

	
	for(uint32_t i=0; i<len; i++){
    12ba:	4615      	mov	r5, r2
    12bc:	b162      	cbz	r2, 12d8 <grid_msg_body_append_text+0x20>
    12be:	1e4b      	subs	r3, r1, #1
    12c0:	f8d0 2194 	ldr.w	r2, [r0, #404]	; 0x194
    12c4:	3213      	adds	r2, #19
    12c6:	4402      	add	r2, r0
    12c8:	1e6c      	subs	r4, r5, #1
    12ca:	4421      	add	r1, r4
		
		msg->body[msg->body_length + i] = str[i];
    12cc:	f813 4f01 	ldrb.w	r4, [r3, #1]!
    12d0:	f802 4f01 	strb.w	r4, [r2, #1]!
	for(uint32_t i=0; i<len; i++){
    12d4:	428b      	cmp	r3, r1
    12d6:	d1f9      	bne.n	12cc <grid_msg_body_append_text+0x14>
	}
	
	msg->body_length += len;
    12d8:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    12dc:	442b      	add	r3, r5
    12de:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194

}
    12e2:	bc30      	pop	{r4, r5}
    12e4:	4770      	bx	lr

000012e6 <grid_msg_body_append_text_escaped>:

void	grid_msg_body_append_text_escaped(struct grid_msg* msg, uint8_t* str, uint32_t len){
    12e6:	b5f0      	push	{r4, r5, r6, r7, lr}
	
	for(uint32_t i=0; i<len; i++){
    12e8:	4617      	mov	r7, r2
    12ea:	b1fa      	cbz	r2, 132c <grid_msg_body_append_text_escaped+0x46>
    12ec:	460c      	mov	r4, r1
    12ee:	188a      	adds	r2, r1, r2
		
		if (str[i] == GRID_CONST_STX){
			msg->body[msg->body_length + i] = GRID_CONST_STX+128;
		}
		else if (str[i] == GRID_CONST_ETX){
			msg->body[msg->body_length + i] = GRID_CONST_ETX+128;
    12f0:	f04f 0e83 	mov.w	lr, #131	; 0x83
			msg->body[msg->body_length + i] = GRID_CONST_STX+128;
    12f4:	2682      	movs	r6, #130	; 0x82
    12f6:	e006      	b.n	1306 <grid_msg_body_append_text_escaped+0x20>
    12f8:	f8d0 5194 	ldr.w	r5, [r0, #404]	; 0x194
    12fc:	4403      	add	r3, r0
    12fe:	442b      	add	r3, r5
    1300:	751e      	strb	r6, [r3, #20]
	for(uint32_t i=0; i<len; i++){
    1302:	4291      	cmp	r1, r2
    1304:	d012      	beq.n	132c <grid_msg_body_append_text_escaped+0x46>
    1306:	1b0b      	subs	r3, r1, r4
		if (str[i] == GRID_CONST_STX){
    1308:	f811 cb01 	ldrb.w	ip, [r1], #1
    130c:	f1bc 0f02 	cmp.w	ip, #2
    1310:	d0f2      	beq.n	12f8 <grid_msg_body_append_text_escaped+0x12>
		else if (str[i] == GRID_CONST_ETX){
    1312:	f1bc 0f03 	cmp.w	ip, #3
			msg->body[msg->body_length + i] = GRID_CONST_ETX+128;
    1316:	f8d0 5194 	ldr.w	r5, [r0, #404]	; 0x194
    131a:	4403      	add	r3, r0
    131c:	bf07      	ittee	eq
    131e:	18ed      	addeq	r5, r5, r3
    1320:	f885 e014 	strbeq.w	lr, [r5, #20]
		}		
		else{
			
			msg->body[msg->body_length + i] = str[i];
    1324:	195b      	addne	r3, r3, r5
    1326:	f883 c014 	strbne.w	ip, [r3, #20]
    132a:	e7ea      	b.n	1302 <grid_msg_body_append_text_escaped+0x1c>
		}
		
	}
	
	msg->body_length += len;
    132c:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    1330:	441f      	add	r7, r3
    1332:	f8c0 7194 	str.w	r7, [r0, #404]	; 0x194
    1336:	bdf0      	pop	{r4, r5, r6, r7, pc}

00001338 <grid_msg_text_get_parameter>:

}


uint32_t grid_msg_text_get_parameter(struct grid_msg* msg, uint32_t text_start_offset, uint8_t parameter_offset, uint8_t parameter_length){
    1338:	b510      	push	{r4, lr}
	
	uint8_t error;
	
	return grid_sys_read_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, error);
    133a:	3114      	adds	r1, #20
    133c:	188c      	adds	r4, r1, r2
    133e:	2200      	movs	r2, #0
    1340:	4619      	mov	r1, r3
    1342:	4420      	add	r0, r4
    1344:	4b01      	ldr	r3, [pc, #4]	; (134c <grid_msg_text_get_parameter+0x14>)
    1346:	4798      	blx	r3
	
}
    1348:	bd10      	pop	{r4, pc}
    134a:	bf00      	nop
    134c:	00005c49 	.word	0x00005c49

00001350 <grid_msg_text_set_parameter>:

void grid_msg_text_set_parameter(struct grid_msg* msg, uint32_t text_start_offset, uint8_t parameter_offset, uint8_t parameter_length, uint32_t value){
    1350:	b510      	push	{r4, lr}
	
	return grid_sys_write_hex_string_value(&msg->body[text_start_offset + parameter_offset], parameter_length, value);
    1352:	3114      	adds	r1, #20
    1354:	188c      	adds	r4, r1, r2
    1356:	9a02      	ldr	r2, [sp, #8]
    1358:	4619      	mov	r1, r3
    135a:	4420      	add	r0, r4
    135c:	4b01      	ldr	r3, [pc, #4]	; (1364 <grid_msg_text_set_parameter+0x14>)
    135e:	4798      	blx	r3
    1360:	bd10      	pop	{r4, pc}
    1362:	bf00      	nop
    1364:	00005c89 	.word	0x00005c89

00001368 <grid_msg_init>:


// ======================= GRID MSG INIT ======================//
void	grid_msg_init(struct grid_msg* msg){
	
	msg->header_length = 0;
    1368:	2300      	movs	r3, #0
    136a:	f8c0 3190 	str.w	r3, [r0, #400]	; 0x190
	msg->body_length = 0;
    136e:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
	msg->footer_length = 0;
    1372:	f8c0 3198 	str.w	r3, [r0, #408]	; 0x198
    1376:	1e43      	subs	r3, r0, #1
    1378:	f100 0113 	add.w	r1, r0, #19
	
	for (uint32_t i=0; i<GRID_MSG_HEADER_maxlength; i++)
	{
		msg->header[i] = 0;
    137c:	2200      	movs	r2, #0
    137e:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_MSG_HEADER_maxlength; i++)
    1382:	428b      	cmp	r3, r1
    1384:	d1fb      	bne.n	137e <grid_msg_init+0x16>
    1386:	f100 0313 	add.w	r3, r0, #19
    138a:	f500 71c5 	add.w	r1, r0, #394	; 0x18a
	}
	
	for (uint32_t i=0; i<GRID_MSG_BODY_maxlength; i++)
	{
		msg->body[i] = 0;
    138e:	2200      	movs	r2, #0
    1390:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_MSG_BODY_maxlength; i++)
    1394:	428b      	cmp	r3, r1
    1396:	d1fb      	bne.n	1390 <grid_msg_init+0x28>
	}
	
	for (uint32_t i=0; i<GRID_MSG_FOOTER_maxlength; i++)
	{
		msg->footer[i] = 0;
    1398:	2300      	movs	r3, #0
    139a:	f880 318b 	strb.w	r3, [r0, #395]	; 0x18b
    139e:	f880 318c 	strb.w	r3, [r0, #396]	; 0x18c
    13a2:	f880 318d 	strb.w	r3, [r0, #397]	; 0x18d
    13a6:	f880 318e 	strb.w	r3, [r0, #398]	; 0x18e
    13aa:	f880 318f 	strb.w	r3, [r0, #399]	; 0x18f
    13ae:	4770      	bx	lr

000013b0 <grid_msg_init_header>:
		
}

// ======================= MSG INIT HEADER======================//

void	grid_msg_init_header(struct grid_msg* msg, uint8_t dx, uint8_t dy, uint8_t rot, uint8_t age){
    13b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    13b4:	b082      	sub	sp, #8
    13b6:	4604      	mov	r4, r0
    13b8:	460f      	mov	r7, r1
    13ba:	4616      	mov	r6, r2
    13bc:	4698      	mov	r8, r3
	
	sprintf(msg->header, GRID_BRC_frame);
    13be:	2317      	movs	r3, #23
    13c0:	9300      	str	r3, [sp, #0]
    13c2:	230f      	movs	r3, #15
    13c4:	2201      	movs	r2, #1
    13c6:	490e      	ldr	r1, [pc, #56]	; (1400 <grid_msg_init_header+0x50>)
    13c8:	4d0e      	ldr	r5, [pc, #56]	; (1404 <grid_msg_init_header+0x54>)
    13ca:	47a8      	blx	r5
	msg->header_length = strlen(msg->header);
    13cc:	4620      	mov	r0, r4
    13ce:	4b0e      	ldr	r3, [pc, #56]	; (1408 <grid_msg_init_header+0x58>)
    13d0:	4798      	blx	r3
    13d2:	f8c4 0190 	str.w	r0, [r4, #400]	; 0x190
	
	grid_msg_header_set_dx(msg, dx);
    13d6:	4639      	mov	r1, r7
    13d8:	4620      	mov	r0, r4
    13da:	4b0c      	ldr	r3, [pc, #48]	; (140c <grid_msg_init_header+0x5c>)
    13dc:	4798      	blx	r3
	grid_msg_header_set_dy(msg, dy);
    13de:	4631      	mov	r1, r6
    13e0:	4620      	mov	r0, r4
    13e2:	4b0b      	ldr	r3, [pc, #44]	; (1410 <grid_msg_init_header+0x60>)
    13e4:	4798      	blx	r3
	grid_msg_header_set_rot(msg, rot);
    13e6:	4641      	mov	r1, r8
    13e8:	4620      	mov	r0, r4
    13ea:	4b0a      	ldr	r3, [pc, #40]	; (1414 <grid_msg_init_header+0x64>)
    13ec:	4798      	blx	r3
	grid_msg_header_set_age(msg, age);
    13ee:	f89d 1020 	ldrb.w	r1, [sp, #32]
    13f2:	4620      	mov	r0, r4
    13f4:	4b08      	ldr	r3, [pc, #32]	; (1418 <grid_msg_init_header+0x68>)
    13f6:	4798      	blx	r3
	
	
}
    13f8:	b002      	add	sp, #8
    13fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    13fe:	bf00      	nop
    1400:	00010cbc 	.word	0x00010cbc
    1404:	0000fb29 	.word	0x0000fb29
    1408:	0000fb71 	.word	0x0000fb71
    140c:	000011e1 	.word	0x000011e1
    1410:	00001221 	.word	0x00001221
    1414:	00001261 	.word	0x00001261
    1418:	00001281 	.word	0x00001281

0000141c <grid_msg_packet_receive_char>:

// ======================= MSG RECEIVE CHAR ======================//
void	grid_msg_packet_receive_char(struct grid_msg* msg, uint8_t nextchar){
	
	if (msg->body_length == 0){
    141c:	f8d0 3194 	ldr.w	r3, [r0, #404]	; 0x194
    1420:	b973      	cbnz	r3, 1440 <grid_msg_packet_receive_char+0x24>
		
		if (nextchar != GRID_CONST_EOB){
    1422:	2917      	cmp	r1, #23
    1424:	d006      	beq.n	1434 <grid_msg_packet_receive_char+0x18>
			msg->header[msg->header_length] = nextchar;
    1426:	f8d0 3190 	ldr.w	r3, [r0, #400]	; 0x190
    142a:	54c1      	strb	r1, [r0, r3]
			msg->header_length++;
    142c:	3301      	adds	r3, #1
    142e:	f8c0 3190 	str.w	r3, [r0, #400]	; 0x190
    1432:	4770      	bx	lr
		}
		else{
			msg->body[msg->body_length] = nextchar;
    1434:	2317      	movs	r3, #23
    1436:	7503      	strb	r3, [r0, #20]
			msg->body_length++;
    1438:	2301      	movs	r3, #1
    143a:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    143e:	4770      	bx	lr
			
		}
		
	}
	else if(msg->footer_length == 0){
    1440:	f8d0 2198 	ldr.w	r2, [r0, #408]	; 0x198
    1444:	b972      	cbnz	r2, 1464 <grid_msg_packet_receive_char+0x48>
		
		if (nextchar != GRID_CONST_EOT){
    1446:	2904      	cmp	r1, #4
    1448:	d005      	beq.n	1456 <grid_msg_packet_receive_char+0x3a>
			msg->body[msg->body_length] = nextchar;
    144a:	18c2      	adds	r2, r0, r3
    144c:	7511      	strb	r1, [r2, #20]
			msg->body_length++;
    144e:	3301      	adds	r3, #1
    1450:	f8c0 3194 	str.w	r3, [r0, #404]	; 0x194
    1454:	4770      	bx	lr
		}
		else{
			msg->footer[msg->footer_length] = nextchar;
    1456:	2304      	movs	r3, #4
    1458:	f880 318b 	strb.w	r3, [r0, #395]	; 0x18b
			msg->footer_length++;
    145c:	2301      	movs	r3, #1
    145e:	f8c0 3198 	str.w	r3, [r0, #408]	; 0x198
    1462:	4770      	bx	lr
		}		
		
	}
	else{
		
		msg->footer[msg->footer_length] = nextchar;
    1464:	1883      	adds	r3, r0, r2
    1466:	f883 118b 	strb.w	r1, [r3, #395]	; 0x18b
		msg->footer_length++;
    146a:	3201      	adds	r2, #1
    146c:	f8c0 2198 	str.w	r2, [r0, #408]	; 0x198
    1470:	4770      	bx	lr

00001472 <grid_msg_packet_send_char>:

// ======================= GRID MSG SEND CHAR ======================//

uint8_t	grid_msg_packet_send_char(struct grid_msg* msg, uint32_t charindex){
	
	if (charindex < msg->header_length){
    1472:	f8d0 3190 	ldr.w	r3, [r0, #400]	; 0x190
    1476:	428b      	cmp	r3, r1
    1478:	d80d      	bhi.n	1496 <grid_msg_packet_send_char+0x24>
uint8_t	grid_msg_packet_send_char(struct grid_msg* msg, uint32_t charindex){
    147a:	b430      	push	{r4, r5}
		
		return msg->header[charindex];
	}
	else if (charindex < msg->body_length + msg->header_length){
    147c:	f8d0 4194 	ldr.w	r4, [r0, #404]	; 0x194
    1480:	191a      	adds	r2, r3, r4
    1482:	4291      	cmp	r1, r2
    1484:	d309      	bcc.n	149a <grid_msg_packet_send_char+0x28>
	
		return msg->body[charindex - msg->header_length];
	}
	else if (charindex < msg->footer_length + msg->body_length + msg->header_length){
    1486:	f8d0 5198 	ldr.w	r5, [r0, #408]	; 0x198
    148a:	442a      	add	r2, r5
    148c:	4291      	cmp	r1, r2
    148e:	d308      	bcc.n	14a2 <grid_msg_packet_send_char+0x30>
	
		return msg->footer[charindex - msg->header_length - msg->body_length];
	}
	else{
		// OVERRUN
		return -1;
    1490:	20ff      	movs	r0, #255	; 0xff
	}
	
	
}
    1492:	bc30      	pop	{r4, r5}
    1494:	4770      	bx	lr
		return msg->header[charindex];
    1496:	5c40      	ldrb	r0, [r0, r1]
    1498:	4770      	bx	lr
		return msg->body[charindex - msg->header_length];
    149a:	1ac9      	subs	r1, r1, r3
    149c:	4401      	add	r1, r0
    149e:	7d08      	ldrb	r0, [r1, #20]
    14a0:	e7f7      	b.n	1492 <grid_msg_packet_send_char+0x20>
		return msg->footer[charindex - msg->header_length - msg->body_length];
    14a2:	1ac9      	subs	r1, r1, r3
    14a4:	1b09      	subs	r1, r1, r4
    14a6:	4401      	add	r1, r0
    14a8:	f891 018b 	ldrb.w	r0, [r1, #395]	; 0x18b
    14ac:	e7f1      	b.n	1492 <grid_msg_packet_send_char+0x20>
	...

000014b0 <grid_msg_packet_close>:



uint8_t	grid_msg_packet_close(struct grid_msg* msg){
    14b0:	b538      	push	{r3, r4, r5, lr}
    14b2:	4604      	mov	r4, r0
	
	
	sprintf(&msg->footer[msg->footer_length], "%c", GRID_CONST_EOT);
    14b4:	f8d0 3198 	ldr.w	r3, [r0, #408]	; 0x198
    14b8:	f203 138b 	addw	r3, r3, #395	; 0x18b
    14bc:	2204      	movs	r2, #4
    14be:	492e      	ldr	r1, [pc, #184]	; (1578 <grid_msg_packet_close+0xc8>)
    14c0:	4418      	add	r0, r3
    14c2:	4b2e      	ldr	r3, [pc, #184]	; (157c <grid_msg_packet_close+0xcc>)
    14c4:	4798      	blx	r3
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    14c6:	f8d4 5198 	ldr.w	r5, [r4, #408]	; 0x198
    14ca:	f205 108b 	addw	r0, r5, #395	; 0x18b
    14ce:	4420      	add	r0, r4
    14d0:	4b2b      	ldr	r3, [pc, #172]	; (1580 <grid_msg_packet_close+0xd0>)
    14d2:	4798      	blx	r3
    14d4:	1829      	adds	r1, r5, r0
    14d6:	f8c4 1198 	str.w	r1, [r4, #408]	; 0x198
	
	grid_msg_header_set_len(msg, msg->header_length + msg->body_length + msg->footer_length);
    14da:	f8d4 3190 	ldr.w	r3, [r4, #400]	; 0x190
    14de:	f8d4 2194 	ldr.w	r2, [r4, #404]	; 0x194
    14e2:	4413      	add	r3, r2
    14e4:	4419      	add	r1, r3
    14e6:	b2c9      	uxtb	r1, r1
    14e8:	4620      	mov	r0, r4
    14ea:	4b26      	ldr	r3, [pc, #152]	; (1584 <grid_msg_packet_close+0xd4>)
    14ec:	4798      	blx	r3
	grid_msg_header_set_id(msg, grid_sys_state.next_broadcast_message_id);	
    14ee:	4d26      	ldr	r5, [pc, #152]	; (1588 <grid_msg_packet_close+0xd8>)
    14f0:	f895 10ad 	ldrb.w	r1, [r5, #173]	; 0xad
    14f4:	4620      	mov	r0, r4
    14f6:	4b25      	ldr	r3, [pc, #148]	; (158c <grid_msg_packet_close+0xdc>)
    14f8:	4798      	blx	r3
	
	grid_sys_state.next_broadcast_message_id++;
    14fa:	f895 30ad 	ldrb.w	r3, [r5, #173]	; 0xad
    14fe:	3301      	adds	r3, #1
    1500:	b2db      	uxtb	r3, r3
    1502:	f885 30ad 	strb.w	r3, [r5, #173]	; 0xad
	
	
	uint8_t checksum = 0;
	
	for (uint32_t i=0; i<msg->header_length; i++){
    1506:	f8d4 2190 	ldr.w	r2, [r4, #400]	; 0x190
    150a:	b392      	cbz	r2, 1572 <grid_msg_packet_close+0xc2>
    150c:	1e63      	subs	r3, r4, #1
    150e:	3a01      	subs	r2, #1
    1510:	18a0      	adds	r0, r4, r2
    1512:	2200      	movs	r2, #0
		checksum ^= msg->header[i];
    1514:	f813 1f01 	ldrb.w	r1, [r3, #1]!
    1518:	404a      	eors	r2, r1
	for (uint32_t i=0; i<msg->header_length; i++){
    151a:	4283      	cmp	r3, r0
    151c:	d1fa      	bne.n	1514 <grid_msg_packet_close+0x64>
	}
		
	for (uint32_t i=0; i<msg->body_length; i++){
    151e:	f8d4 1194 	ldr.w	r1, [r4, #404]	; 0x194
    1522:	b141      	cbz	r1, 1536 <grid_msg_packet_close+0x86>
    1524:	f104 0313 	add.w	r3, r4, #19
    1528:	3113      	adds	r1, #19
    152a:	1860      	adds	r0, r4, r1
		checksum ^= msg->body[i];
    152c:	f813 1f01 	ldrb.w	r1, [r3, #1]!
    1530:	404a      	eors	r2, r1
	for (uint32_t i=0; i<msg->body_length; i++){
    1532:	4283      	cmp	r3, r0
    1534:	d1fa      	bne.n	152c <grid_msg_packet_close+0x7c>
	}
		
	for (uint32_t i=0; i<msg->footer_length; i++){
    1536:	f8d4 5198 	ldr.w	r5, [r4, #408]	; 0x198
    153a:	b14d      	cbz	r5, 1550 <grid_msg_packet_close+0xa0>
    153c:	f204 138b 	addw	r3, r4, #395	; 0x18b
    1540:	f205 108b 	addw	r0, r5, #395	; 0x18b
    1544:	4420      	add	r0, r4
		checksum ^= msg->footer[i];
    1546:	f813 1b01 	ldrb.w	r1, [r3], #1
    154a:	404a      	eors	r2, r1
	for (uint32_t i=0; i<msg->footer_length; i++){
    154c:	4298      	cmp	r0, r3
    154e:	d1fa      	bne.n	1546 <grid_msg_packet_close+0x96>
	}
	
	sprintf(&msg->footer[msg->footer_length], "%02x\n", checksum);
    1550:	f205 108b 	addw	r0, r5, #395	; 0x18b
    1554:	490e      	ldr	r1, [pc, #56]	; (1590 <grid_msg_packet_close+0xe0>)
    1556:	4420      	add	r0, r4
    1558:	4b08      	ldr	r3, [pc, #32]	; (157c <grid_msg_packet_close+0xcc>)
    155a:	4798      	blx	r3
	msg->footer_length += strlen(&msg->footer[msg->footer_length]);
    155c:	f8d4 5198 	ldr.w	r5, [r4, #408]	; 0x198
    1560:	f205 108b 	addw	r0, r5, #395	; 0x18b
    1564:	4420      	add	r0, r4
    1566:	4b06      	ldr	r3, [pc, #24]	; (1580 <grid_msg_packet_close+0xd0>)
    1568:	4798      	blx	r3
    156a:	4428      	add	r0, r5
    156c:	f8c4 0198 	str.w	r0, [r4, #408]	; 0x198
	
	
}
    1570:	bd38      	pop	{r3, r4, r5, pc}
	uint8_t checksum = 0;
    1572:	2200      	movs	r2, #0
    1574:	e7d3      	b.n	151e <grid_msg_packet_close+0x6e>
    1576:	bf00      	nop
    1578:	00010ccc 	.word	0x00010ccc
    157c:	0000fb29 	.word	0x0000fb29
    1580:	0000fb71 	.word	0x0000fb71
    1584:	000011a1 	.word	0x000011a1
    1588:	20007260 	.word	0x20007260
    158c:	000011c1 	.word	0x000011c1
    1590:	00010cd0 	.word	0x00010cd0

00001594 <grid_msg_packet_send_everywhere>:

uint8_t	grid_msg_packet_send_everywhere(struct grid_msg* msg){
    1594:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    1598:	4681      	mov	r9, r0
	
	uint32_t message_length = grid_msg_packet_get_length(msg);
    159a:	4b10      	ldr	r3, [pc, #64]	; (15dc <grid_msg_packet_send_everywhere+0x48>)
    159c:	4798      	blx	r3
    159e:	4605      	mov	r5, r0
	
	if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, message_length)){
    15a0:	b281      	uxth	r1, r0
    15a2:	480f      	ldr	r0, [pc, #60]	; (15e0 <grid_msg_packet_send_everywhere+0x4c>)
    15a4:	4b0f      	ldr	r3, [pc, #60]	; (15e4 <grid_msg_packet_send_everywhere+0x50>)
    15a6:	4798      	blx	r3
    15a8:	b1a0      	cbz	r0, 15d4 <grid_msg_packet_send_everywhere+0x40>

		for(uint32_t i = 0; i<message_length; i++){
    15aa:	b16d      	cbz	r5, 15c8 <grid_msg_packet_send_everywhere+0x34>
    15ac:	2400      	movs	r4, #0

			grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(msg, i));
    15ae:	4e0e      	ldr	r6, [pc, #56]	; (15e8 <grid_msg_packet_send_everywhere+0x54>)
    15b0:	f8df 802c 	ldr.w	r8, [pc, #44]	; 15e0 <grid_msg_packet_send_everywhere+0x4c>
    15b4:	4f0d      	ldr	r7, [pc, #52]	; (15ec <grid_msg_packet_send_everywhere+0x58>)
    15b6:	4621      	mov	r1, r4
    15b8:	4648      	mov	r0, r9
    15ba:	47b0      	blx	r6
    15bc:	4601      	mov	r1, r0
    15be:	4640      	mov	r0, r8
    15c0:	47b8      	blx	r7
		for(uint32_t i = 0; i<message_length; i++){
    15c2:	3401      	adds	r4, #1
    15c4:	42a5      	cmp	r5, r4
    15c6:	d1f6      	bne.n	15b6 <grid_msg_packet_send_everywhere+0x22>
		}

		grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    15c8:	4805      	ldr	r0, [pc, #20]	; (15e0 <grid_msg_packet_send_everywhere+0x4c>)
    15ca:	4b09      	ldr	r3, [pc, #36]	; (15f0 <grid_msg_packet_send_everywhere+0x5c>)
    15cc:	4798      	blx	r3

		return 1;
    15ce:	2001      	movs	r0, #1
    15d0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	}
	else{
		
		return 0;
    15d4:	2000      	movs	r0, #0
	}
	
	
}
    15d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    15da:	bf00      	nop
    15dc:	000012a1 	.word	0x000012a1
    15e0:	20006e3c 	.word	0x20006e3c
    15e4:	00001bd1 	.word	0x00001bd1
    15e8:	00001473 	.word	0x00001473
    15ec:	00001c0d 	.word	0x00001c0d
    15f0:	00001c2d 	.word	0x00001c2d

000015f4 <grid_nvm_ui_bulk_read_init>:
}


void grid_nvm_ui_bulk_read_init(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	nvm->read_bulk_page_index = 0;
    15f4:	2300      	movs	r3, #0
    15f6:	f8c0 3424 	str.w	r3, [r0, #1060]	; 0x424
	nvm->read_bulk_status = 1;
    15fa:	2301      	movs	r3, #1
    15fc:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
    1600:	4770      	bx	lr

00001602 <grid_nvm_ui_bulk_read_is_in_progress>:

uint8_t grid_nvm_ui_bulk_read_is_in_progress(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	return nvm->read_bulk_status;
	
}
    1602:	f890 0428 	ldrb.w	r0, [r0, #1064]	; 0x428
    1606:	4770      	bx	lr

00001608 <grid_nvm_ui_bulk_read_next>:

void grid_nvm_ui_bulk_read_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
	
	if (nvm->read_bulk_status == 1){
    1608:	f890 3428 	ldrb.w	r3, [r0, #1064]	; 0x428
    160c:	2b01      	cmp	r3, #1
    160e:	d000      	beq.n	1612 <grid_nvm_ui_bulk_read_next+0xa>
    1610:	4770      	bx	lr
void grid_nvm_ui_bulk_read_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    1612:	b570      	push	{r4, r5, r6, lr}
    1614:	b0ec      	sub	sp, #432	; 0x1b0
    1616:	460e      	mov	r6, r1
    1618:	4604      	mov	r4, r0
		
		
		uint8_t bank    = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    161a:	f8d0 1424 	ldr.w	r1, [r0, #1060]	; 0x424
    161e:	f103 33cc 	add.w	r3, r3, #3435973836	; 0xcccccccc
    1622:	fba3 2301 	umull	r2, r3, r3, r1
    1626:	f3c3 13c1 	ubfx	r3, r3, #7, #2
		uint8_t element = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
		uint8_t event   = nvm->read_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
		
		
		if (bank < ui->bank_list_length){
    162a:	7872      	ldrb	r2, [r6, #1]
    162c:	429a      	cmp	r2, r3
    162e:	d91b      	bls.n	1668 <grid_nvm_ui_bulk_read_next+0x60>
		uint8_t element = (nvm->read_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    1630:	4d31      	ldr	r5, [pc, #196]	; (16f8 <grid_nvm_ui_bulk_read_next+0xf0>)
    1632:	fba5 2501 	umull	r2, r5, r5, r1
    1636:	f3c5 05c3 	ubfx	r5, r5, #3, #4
			
			if (element < ui->bank_list[bank].element_list_length){
    163a:	6872      	ldr	r2, [r6, #4]
    163c:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    1640:	7a5a      	ldrb	r2, [r3, #9]
    1642:	42aa      	cmp	r2, r5
    1644:	d910      	bls.n	1668 <grid_nvm_ui_bulk_read_next+0x60>
		uint8_t event   = nvm->read_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
    1646:	4a2c      	ldr	r2, [pc, #176]	; (16f8 <grid_nvm_ui_bulk_read_next+0xf0>)
    1648:	fba2 0201 	umull	r0, r2, r2, r1
    164c:	08d2      	lsrs	r2, r2, #3
    164e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    1652:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
				
				if (event < ui->bank_list[bank].element_list[element].event_list_length){
    1656:	68db      	ldr	r3, [r3, #12]
    1658:	2164      	movs	r1, #100	; 0x64
    165a:	fb01 3505 	mla	r5, r1, r5, r3
    165e:	f895 105c 	ldrb.w	r1, [r5, #92]	; 0x5c
    1662:	b2d3      	uxtb	r3, r2
    1664:	4299      	cmp	r1, r3
    1666:	d80a      	bhi.n	167e <grid_nvm_ui_bulk_read_next+0x76>
			}
	
		}
		
		
		if (nvm->read_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    1668:	f8d4 3424 	ldr.w	r3, [r4, #1060]	; 0x424
    166c:	f240 227e 	movw	r2, #638	; 0x27e
    1670:	4293      	cmp	r3, r2
    1672:	d80f      	bhi.n	1694 <grid_nvm_ui_bulk_read_next+0x8c>
			
			nvm->read_bulk_page_index++;
    1674:	3301      	adds	r3, #1
    1676:	f8c4 3424 	str.w	r3, [r4, #1060]	; 0x424
	}
	
	
	
	
}
    167a:	b06c      	add	sp, #432	; 0x1b0
    167c:	bd70      	pop	{r4, r5, r6, pc}
					int status = grid_ui_nvm_load_event_configuration(ui, nvm, &ui->bank_list[bank].element_list[element].event_list[event]);
    167e:	461a      	mov	r2, r3
    1680:	6e2b      	ldr	r3, [r5, #96]	; 0x60
    1682:	f44f 7186 	mov.w	r1, #268	; 0x10c
    1686:	fb01 3202 	mla	r2, r1, r2, r3
    168a:	4621      	mov	r1, r4
    168c:	4630      	mov	r0, r6
    168e:	4b1b      	ldr	r3, [pc, #108]	; (16fc <grid_nvm_ui_bulk_read_next+0xf4>)
    1690:	4798      	blx	r3
    1692:	e7e9      	b.n	1668 <grid_nvm_ui_bulk_read_next+0x60>
			nvm->read_bulk_page_index = 0;
    1694:	2500      	movs	r5, #0
    1696:	f8c4 5424 	str.w	r5, [r4, #1060]	; 0x424
			nvm->read_bulk_status = 0;
    169a:	f884 5428 	strb.w	r5, [r4, #1064]	; 0x428
			grid_msg_init(&response);
    169e:	a805      	add	r0, sp, #20
    16a0:	4b17      	ldr	r3, [pc, #92]	; (1700 <grid_nvm_ui_bulk_read_next+0xf8>)
    16a2:	4798      	blx	r3
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    16a4:	9500      	str	r5, [sp, #0]
    16a6:	462b      	mov	r3, r5
    16a8:	227f      	movs	r2, #127	; 0x7f
    16aa:	4611      	mov	r1, r2
    16ac:	a805      	add	r0, sp, #20
    16ae:	4c15      	ldr	r4, [pc, #84]	; (1704 <grid_nvm_ui_bulk_read_next+0xfc>)
    16b0:	47a0      	blx	r4
			uint8_t response_payload[10] = {0};
    16b2:	9502      	str	r5, [sp, #8]
    16b4:	9503      	str	r5, [sp, #12]
    16b6:	f8ad 5010 	strh.w	r5, [sp, #16]
			sprintf(response_payload, GRID_CLASS_LOCALLOAD_frame);
    16ba:	2303      	movs	r3, #3
    16bc:	9300      	str	r3, [sp, #0]
    16be:	2371      	movs	r3, #113	; 0x71
    16c0:	2202      	movs	r2, #2
    16c2:	4911      	ldr	r1, [pc, #68]	; (1708 <grid_nvm_ui_bulk_read_next+0x100>)
    16c4:	a802      	add	r0, sp, #8
    16c6:	4c11      	ldr	r4, [pc, #68]	; (170c <grid_nvm_ui_bulk_read_next+0x104>)
    16c8:	47a0      	blx	r4
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    16ca:	a802      	add	r0, sp, #8
    16cc:	4b10      	ldr	r3, [pc, #64]	; (1710 <grid_nvm_ui_bulk_read_next+0x108>)
    16ce:	4798      	blx	r3
    16d0:	4602      	mov	r2, r0
    16d2:	a902      	add	r1, sp, #8
    16d4:	a805      	add	r0, sp, #20
    16d6:	4b0f      	ldr	r3, [pc, #60]	; (1714 <grid_nvm_ui_bulk_read_next+0x10c>)
    16d8:	4798      	blx	r3
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    16da:	230a      	movs	r3, #10
    16dc:	9300      	str	r3, [sp, #0]
    16de:	2301      	movs	r3, #1
    16e0:	2204      	movs	r2, #4
    16e2:	4629      	mov	r1, r5
    16e4:	a805      	add	r0, sp, #20
    16e6:	4c0c      	ldr	r4, [pc, #48]	; (1718 <grid_nvm_ui_bulk_read_next+0x110>)
    16e8:	47a0      	blx	r4
			grid_msg_packet_close(&response);
    16ea:	a805      	add	r0, sp, #20
    16ec:	4b0b      	ldr	r3, [pc, #44]	; (171c <grid_nvm_ui_bulk_read_next+0x114>)
    16ee:	4798      	blx	r3
			grid_msg_packet_send_everywhere(&response);
    16f0:	a805      	add	r0, sp, #20
    16f2:	4b0b      	ldr	r3, [pc, #44]	; (1720 <grid_nvm_ui_bulk_read_next+0x118>)
    16f4:	4798      	blx	r3
}
    16f6:	e7c0      	b.n	167a <grid_nvm_ui_bulk_read_next+0x72>
    16f8:	cccccccd 	.word	0xcccccccd
    16fc:	000064e9 	.word	0x000064e9
    1700:	00001369 	.word	0x00001369
    1704:	000013b1 	.word	0x000013b1
    1708:	00010cd8 	.word	0x00010cd8
    170c:	0000fb29 	.word	0x0000fb29
    1710:	0000fb71 	.word	0x0000fb71
    1714:	000012b9 	.word	0x000012b9
    1718:	00001351 	.word	0x00001351
    171c:	000014b1 	.word	0x000014b1
    1720:	00001595 	.word	0x00001595

00001724 <grid_nvm_ui_bulk_clear_init>:

void grid_nvm_ui_bulk_clear_init(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	nvm->clear_bulk_page_index = 0;
    1724:	2300      	movs	r3, #0
    1726:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
	nvm->clear_bulk_status = 1;
    172a:	2301      	movs	r3, #1
    172c:	f880 3430 	strb.w	r3, [r0, #1072]	; 0x430
    1730:	4770      	bx	lr

00001732 <grid_nvm_ui_bulk_clear_is_in_progress>:

uint8_t grid_nvm_ui_bulk_clear_is_in_progress(struct grid_nvm_model* nvm, struct grid_ui_model* ui){

	return nvm->clear_bulk_status;
	
}
    1732:	f890 0430 	ldrb.w	r0, [r0, #1072]	; 0x430
    1736:	4770      	bx	lr

00001738 <grid_nvm_ui_bulk_clear_next>:

void grid_nvm_ui_bulk_clear_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
	
	if (nvm->clear_bulk_status == 1){
    1738:	f890 3430 	ldrb.w	r3, [r0, #1072]	; 0x430
    173c:	2b01      	cmp	r3, #1
    173e:	d000      	beq.n	1742 <grid_nvm_ui_bulk_clear_next+0xa>
    1740:	4770      	bx	lr
void grid_nvm_ui_bulk_clear_next(struct grid_nvm_model* nvm, struct grid_ui_model* ui){
    1742:	b570      	push	{r4, r5, r6, lr}
    1744:	b0ec      	sub	sp, #432	; 0x1b0
    1746:	460e      	mov	r6, r1
    1748:	4604      	mov	r4, r0
		
		
		uint8_t bank    = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount/GRID_NVM_STRATEGY_ELEMENT_maxcount)%GRID_NVM_STRATEGY_BANK_maxcount;
    174a:	f8d0 142c 	ldr.w	r1, [r0, #1068]	; 0x42c
    174e:	f103 33cc 	add.w	r3, r3, #3435973836	; 0xcccccccc
    1752:	fba3 2301 	umull	r2, r3, r3, r1
    1756:	f3c3 13c1 	ubfx	r3, r3, #7, #2
		uint8_t element = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
		uint8_t event   = nvm->clear_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
		
		
		if (bank < ui->bank_list_length){
    175a:	7872      	ldrb	r2, [r6, #1]
    175c:	429a      	cmp	r2, r3
    175e:	d91b      	bls.n	1798 <grid_nvm_ui_bulk_clear_next+0x60>
		uint8_t element = (nvm->clear_bulk_page_index/GRID_NVM_STRATEGY_EVENT_maxcount)%GRID_NVM_STRATEGY_ELEMENT_maxcount;
    1760:	4d31      	ldr	r5, [pc, #196]	; (1828 <grid_nvm_ui_bulk_clear_next+0xf0>)
    1762:	fba5 2501 	umull	r2, r5, r5, r1
    1766:	f3c5 05c3 	ubfx	r5, r5, #3, #4
			
			if (element < ui->bank_list[bank].element_list_length){
    176a:	6872      	ldr	r2, [r6, #4]
    176c:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    1770:	7a5a      	ldrb	r2, [r3, #9]
    1772:	42aa      	cmp	r2, r5
    1774:	d910      	bls.n	1798 <grid_nvm_ui_bulk_clear_next+0x60>
		uint8_t event   = nvm->clear_bulk_page_index%GRID_NVM_STRATEGY_EVENT_maxcount;
    1776:	4a2c      	ldr	r2, [pc, #176]	; (1828 <grid_nvm_ui_bulk_clear_next+0xf0>)
    1778:	fba2 0201 	umull	r0, r2, r2, r1
    177c:	08d2      	lsrs	r2, r2, #3
    177e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    1782:	eba1 0242 	sub.w	r2, r1, r2, lsl #1
				
				if (event < ui->bank_list[bank].element_list[element].event_list_length){
    1786:	68db      	ldr	r3, [r3, #12]
    1788:	2164      	movs	r1, #100	; 0x64
    178a:	fb01 3505 	mla	r5, r1, r5, r3
    178e:	f895 105c 	ldrb.w	r1, [r5, #92]	; 0x5c
    1792:	b2d3      	uxtb	r3, r2
    1794:	4299      	cmp	r1, r3
    1796:	d80a      	bhi.n	17ae <grid_nvm_ui_bulk_clear_next+0x76>
	
		}
		
		
		
		if (nvm->clear_bulk_page_index < GRID_NVM_STRATEGY_EVENT_maxcount*GRID_NVM_STRATEGY_ELEMENT_maxcount*GRID_NVM_STRATEGY_BANK_maxcount-1){ // multiply with bankcount
    1798:	f8d4 342c 	ldr.w	r3, [r4, #1068]	; 0x42c
    179c:	f240 227e 	movw	r2, #638	; 0x27e
    17a0:	4293      	cmp	r3, r2
    17a2:	d80f      	bhi.n	17c4 <grid_nvm_ui_bulk_clear_next+0x8c>
			
			nvm->clear_bulk_page_index++;
    17a4:	3301      	adds	r3, #1
    17a6:	f8c4 342c 	str.w	r3, [r4, #1068]	; 0x42c
	}
	
	
	
	
}
    17aa:	b06c      	add	sp, #432	; 0x1b0
    17ac:	bd70      	pop	{r4, r5, r6, pc}
					grid_ui_nvm_clear_event_configuration(ui, nvm, &ui->bank_list[bank].element_list[element].event_list[event]);		
    17ae:	461a      	mov	r2, r3
    17b0:	6e2b      	ldr	r3, [r5, #96]	; 0x60
    17b2:	f44f 7186 	mov.w	r1, #268	; 0x10c
    17b6:	fb01 3202 	mla	r2, r1, r2, r3
    17ba:	4621      	mov	r1, r4
    17bc:	4630      	mov	r0, r6
    17be:	4b1b      	ldr	r3, [pc, #108]	; (182c <grid_nvm_ui_bulk_clear_next+0xf4>)
    17c0:	4798      	blx	r3
    17c2:	e7e9      	b.n	1798 <grid_nvm_ui_bulk_clear_next+0x60>
			nvm->clear_bulk_page_index = 0;
    17c4:	2500      	movs	r5, #0
    17c6:	f8c4 542c 	str.w	r5, [r4, #1068]	; 0x42c
			nvm->clear_bulk_status = 0;
    17ca:	f884 5430 	strb.w	r5, [r4, #1072]	; 0x430
			grid_msg_init(&response);
    17ce:	a805      	add	r0, sp, #20
    17d0:	4b17      	ldr	r3, [pc, #92]	; (1830 <grid_nvm_ui_bulk_clear_next+0xf8>)
    17d2:	4798      	blx	r3
			grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    17d4:	9500      	str	r5, [sp, #0]
    17d6:	462b      	mov	r3, r5
    17d8:	227f      	movs	r2, #127	; 0x7f
    17da:	4611      	mov	r1, r2
    17dc:	a805      	add	r0, sp, #20
    17de:	4c15      	ldr	r4, [pc, #84]	; (1834 <grid_nvm_ui_bulk_clear_next+0xfc>)
    17e0:	47a0      	blx	r4
			uint8_t response_payload[10] = {0};
    17e2:	9502      	str	r5, [sp, #8]
    17e4:	9503      	str	r5, [sp, #12]
    17e6:	f8ad 5010 	strh.w	r5, [sp, #16]
			sprintf(response_payload, GRID_CLASS_LOCALCLEAR_frame);
    17ea:	2303      	movs	r3, #3
    17ec:	9300      	str	r3, [sp, #0]
    17ee:	2372      	movs	r3, #114	; 0x72
    17f0:	2202      	movs	r2, #2
    17f2:	4911      	ldr	r1, [pc, #68]	; (1838 <grid_nvm_ui_bulk_clear_next+0x100>)
    17f4:	a802      	add	r0, sp, #8
    17f6:	4c11      	ldr	r4, [pc, #68]	; (183c <grid_nvm_ui_bulk_clear_next+0x104>)
    17f8:	47a0      	blx	r4
			grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    17fa:	a802      	add	r0, sp, #8
    17fc:	4b10      	ldr	r3, [pc, #64]	; (1840 <grid_nvm_ui_bulk_clear_next+0x108>)
    17fe:	4798      	blx	r3
    1800:	4602      	mov	r2, r0
    1802:	a902      	add	r1, sp, #8
    1804:	a805      	add	r0, sp, #20
    1806:	4b0f      	ldr	r3, [pc, #60]	; (1844 <grid_nvm_ui_bulk_clear_next+0x10c>)
    1808:	4798      	blx	r3
				grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    180a:	230a      	movs	r3, #10
    180c:	9300      	str	r3, [sp, #0]
    180e:	2301      	movs	r3, #1
    1810:	2204      	movs	r2, #4
    1812:	4629      	mov	r1, r5
    1814:	a805      	add	r0, sp, #20
    1816:	4c0c      	ldr	r4, [pc, #48]	; (1848 <grid_nvm_ui_bulk_clear_next+0x110>)
    1818:	47a0      	blx	r4
			grid_msg_packet_close(&response);
    181a:	a805      	add	r0, sp, #20
    181c:	4b0b      	ldr	r3, [pc, #44]	; (184c <grid_nvm_ui_bulk_clear_next+0x114>)
    181e:	4798      	blx	r3
			grid_msg_packet_send_everywhere(&response);
    1820:	a805      	add	r0, sp, #20
    1822:	4b0b      	ldr	r3, [pc, #44]	; (1850 <grid_nvm_ui_bulk_clear_next+0x118>)
    1824:	4798      	blx	r3
}
    1826:	e7c0      	b.n	17aa <grid_nvm_ui_bulk_clear_next+0x72>
    1828:	cccccccd 	.word	0xcccccccd
    182c:	00006581 	.word	0x00006581
    1830:	00001369 	.word	0x00001369
    1834:	000013b1 	.word	0x000013b1
    1838:	00010cd8 	.word	0x00010cd8
    183c:	0000fb29 	.word	0x0000fb29
    1840:	0000fb71 	.word	0x0000fb71
    1844:	000012b9 	.word	0x000012b9
    1848:	00001351 	.word	0x00001351
    184c:	000014b1 	.word	0x000014b1
    1850:	00001595 	.word	0x00001595

00001854 <grid_nvm_clear_read_buffer>:





void grid_nvm_clear_read_buffer(struct grid_nvm_model* mod){
    1854:	f100 0308 	add.w	r3, r0, #8
    1858:	f500 7102 	add.w	r1, r0, #520	; 0x208
	
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
		
		mod->read_buffer[i] = 255;
    185c:	22ff      	movs	r2, #255	; 0xff
    185e:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    1862:	428b      	cmp	r3, r1
    1864:	d1fb      	bne.n	185e <grid_nvm_clear_read_buffer+0xa>
		
	}

	mod->read_buffer_status = GRID_NVM_BUFFER_STATUS_EMPTY;
    1866:	2302      	movs	r3, #2
    1868:	f880 3210 	strb.w	r3, [r0, #528]	; 0x210
	mod->read_buffer_length = 0;
    186c:	2300      	movs	r3, #0
    186e:	f8c0 320c 	str.w	r3, [r0, #524]	; 0x20c
    1872:	4770      	bx	lr

00001874 <grid_nvm_clear_write_buffer>:
	
}

void grid_nvm_clear_write_buffer(struct grid_nvm_model* mod){
    1874:	f200 2317 	addw	r3, r0, #535	; 0x217
    1878:	f200 4117 	addw	r1, r0, #1047	; 0x417
	
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
		
		mod->write_buffer[i] = 255;
    187c:	22ff      	movs	r2, #255	; 0xff
    187e:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    1882:	428b      	cmp	r3, r1
    1884:	d1fb      	bne.n	187e <grid_nvm_clear_write_buffer+0xa>
		
	}
	
	mod->write_buffer_status = GRID_NVM_BUFFER_STATUS_EMPTY;
    1886:	2302      	movs	r3, #2
    1888:	f880 341c 	strb.w	r3, [r0, #1052]	; 0x41c
	mod->write_buffer_length = 0;
    188c:	2300      	movs	r3, #0
    188e:	f8c0 3418 	str.w	r3, [r0, #1048]	; 0x418
	mod->write_target_address = -1;
    1892:	f04f 33ff 	mov.w	r3, #4294967295
    1896:	f8c0 3420 	str.w	r3, [r0, #1056]	; 0x420
    189a:	4770      	bx	lr

0000189c <grid_nvm_init>:
void grid_nvm_init(struct grid_nvm_model* nvm, struct flash_descriptor* flash_instance){
    189c:	b510      	push	{r4, lr}
    189e:	4604      	mov	r4, r0
	nvm->bank_settings_page_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    18a0:	f44f 23fe 	mov.w	r3, #520192	; 0x7f000
    18a4:	6043      	str	r3, [r0, #4]
	nvm->flash = flash_instance;
    18a6:	6001      	str	r1, [r0, #0]
	nvm->status = 1;
    18a8:	2301      	movs	r3, #1
    18aa:	7203      	strb	r3, [r0, #8]
	nvm->read_buffer_status = GRID_NVM_BUFFER_STATUS_UNINITIALIZED;
    18ac:	2300      	movs	r3, #0
    18ae:	f880 3210 	strb.w	r3, [r0, #528]	; 0x210
	nvm->write_buffer_status = GRID_NVM_BUFFER_STATUS_UNINITIALIZED;
    18b2:	f880 341c 	strb.w	r3, [r0, #1052]	; 0x41c
	nvm->read_bulk_page_index = 0;
    18b6:	f8c0 3424 	str.w	r3, [r0, #1060]	; 0x424
	nvm->read_bulk_status = 0;
    18ba:	f880 3428 	strb.w	r3, [r0, #1064]	; 0x428
	nvm->clear_bulk_page_index = 0;
    18be:	f8c0 342c 	str.w	r3, [r0, #1068]	; 0x42c
	nvm->clear_bulk_status = 0;	
    18c2:	f880 3430 	strb.w	r3, [r0, #1072]	; 0x430
	nvm->write_bulk_page_index = 0;
    18c6:	f8c0 3434 	str.w	r3, [r0, #1076]	; 0x434
	nvm->write_bulk_status = 0;
    18ca:	f880 3438 	strb.w	r3, [r0, #1080]	; 0x438
	grid_nvm_clear_read_buffer(nvm);
    18ce:	4b03      	ldr	r3, [pc, #12]	; (18dc <grid_nvm_init+0x40>)
    18d0:	4798      	blx	r3
	grid_nvm_clear_write_buffer(nvm);
    18d2:	4620      	mov	r0, r4
    18d4:	4b02      	ldr	r3, [pc, #8]	; (18e0 <grid_nvm_init+0x44>)
    18d6:	4798      	blx	r3
    18d8:	bd10      	pop	{r4, pc}
    18da:	bf00      	nop
    18dc:	00001855 	.word	0x00001855
    18e0:	00001875 	.word	0x00001875

000018e4 <grid_nvm_calculate_event_page_offset>:

uint32_t grid_nvm_calculate_event_page_offset(struct grid_nvm_model* nvm, struct grid_ui_event* eve){
	
	
	
	uint8_t bank_number		= eve->parent->parent->index;
    18e4:	684a      	ldr	r2, [r1, #4]
    18e6:	6853      	ldr	r3, [r2, #4]
	uint8_t element_number	= eve->parent->index;
	uint8_t event_number	= eve->index;

	return GRID_NVM_STRATEGY_BANK_size * bank_number + GRID_NVM_STRATEGY_ELEMENT_size * element_number + GRID_NVM_STRATEGY_EVENT_size * event_number;
    18e8:	7a1b      	ldrb	r3, [r3, #8]
    18ea:	eb03 0083 	add.w	r0, r3, r3, lsl #2
    18ee:	7a13      	ldrb	r3, [r2, #8]
    18f0:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    18f4:	005b      	lsls	r3, r3, #1
    18f6:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    18fa:	7a08      	ldrb	r0, [r1, #8]
	
    18fc:	4418      	add	r0, r3
    18fe:	4770      	bx	lr

00001900 <grid_ain_channel_init>:

struct AIN_Channel* ain_channel_buffer;



uint8_t grid_ain_channel_init(struct AIN_Channel* instance , uint8_t buffer_depth, uint8_t result_format, uint8_t result_resolution){
    1900:	b538      	push	{r3, r4, r5, lr}
    1902:	4604      	mov	r4, r0
    1904:	460d      	mov	r5, r1
	
	instance->buffer_depth = buffer_depth;
    1906:	7101      	strb	r1, [r0, #4]
	
	instance->result_format = result_format;
    1908:	7142      	strb	r2, [r0, #5]
	instance->result_resolution = result_resolution;
    190a:	7183      	strb	r3, [r0, #6]
	
	instance->result_average = 0;
    190c:	2300      	movs	r3, #0
    190e:	8143      	strh	r3, [r0, #10]
	
	instance->buffer = malloc(instance->buffer_depth * sizeof(uint16_t));
    1910:	0048      	lsls	r0, r1, #1
    1912:	4b09      	ldr	r3, [pc, #36]	; (1938 <grid_ain_channel_init+0x38>)
    1914:	4798      	blx	r3
    1916:	6020      	str	r0, [r4, #0]
	
	// Init the whole buffer with zeros
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    1918:	b14d      	cbz	r5, 192e <grid_ain_channel_init+0x2e>
    191a:	2300      	movs	r3, #0
		instance->buffer[i] = 0;
    191c:	4619      	mov	r1, r3
    191e:	6822      	ldr	r2, [r4, #0]
    1920:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(uint8_t i=0; i<instance->buffer_depth; i++){
    1924:	3301      	adds	r3, #1
    1926:	b2db      	uxtb	r3, r3
    1928:	7922      	ldrb	r2, [r4, #4]
    192a:	429a      	cmp	r2, r3
    192c:	d8f7      	bhi.n	191e <grid_ain_channel_init+0x1e>
	}
	
	instance->result_changed = 0;
    192e:	2000      	movs	r0, #0
    1930:	81a0      	strh	r0, [r4, #12]
	instance->result_value = 0;
    1932:	8120      	strh	r0, [r4, #8]
		
	return 0;
}
    1934:	bd38      	pop	{r3, r4, r5, pc}
    1936:	bf00      	nop
    1938:	0000f6ad 	.word	0x0000f6ad

0000193c <grid_ain_init>:
	}
}


/** Initialize ain buffer for a given number of analog channels */
uint8_t grid_ain_init(uint8_t length, uint8_t depth, uint8_t  format, uint8_t resolution){
    193c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    1940:	4605      	mov	r5, r0
    1942:	4689      	mov	r9, r1
    1944:	4617      	mov	r7, r2
    1946:	4698      	mov	r8, r3
	
	// ain_channel_result_resolution = resolution
	
	
	// 2D buffer, example: 16 potentiometers, last 32 samples stored for each
	ain_channel_buffer = (struct AIN_Channel*) malloc(length * sizeof(struct AIN_Channel));
    1948:	0100      	lsls	r0, r0, #4
    194a:	4b0c      	ldr	r3, [pc, #48]	; (197c <grid_ain_init+0x40>)
    194c:	4798      	blx	r3
    194e:	4b0c      	ldr	r3, [pc, #48]	; (1980 <grid_ain_init+0x44>)
    1950:	6018      	str	r0, [r3, #0]

	for (uint8_t i=0; i<length; i++){
    1952:	b185      	cbz	r5, 1976 <grid_ain_init+0x3a>
    1954:	3d01      	subs	r5, #1
    1956:	b2ed      	uxtb	r5, r5
    1958:	3501      	adds	r5, #1
    195a:	012d      	lsls	r5, r5, #4
    195c:	2400      	movs	r4, #0
		grid_ain_channel_init(&ain_channel_buffer[i], depth, format, resolution);
    195e:	469a      	mov	sl, r3
    1960:	4e08      	ldr	r6, [pc, #32]	; (1984 <grid_ain_init+0x48>)
    1962:	4643      	mov	r3, r8
    1964:	463a      	mov	r2, r7
    1966:	4649      	mov	r1, r9
    1968:	f8da 0000 	ldr.w	r0, [sl]
    196c:	4420      	add	r0, r4
    196e:	47b0      	blx	r6
    1970:	3410      	adds	r4, #16
	for (uint8_t i=0; i<length; i++){
    1972:	42ac      	cmp	r4, r5
    1974:	d1f5      	bne.n	1962 <grid_ain_init+0x26>
	}

	return 0;
}
    1976:	2000      	movs	r0, #0
    1978:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    197c:	0000f6ad 	.word	0x0000f6ad
    1980:	20004300 	.word	0x20004300
    1984:	00001901 	.word	0x00001901

00001988 <grid_ain_add_sample>:

uint8_t grid_ain_add_sample(uint8_t channel, uint16_t value){
    1988:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
    198c:	0100      	lsls	r0, r0, #4
    198e:	4b3c      	ldr	r3, [pc, #240]	; (1a80 <grid_ain_add_sample+0xf8>)
    1990:	f8d3 a000 	ldr.w	sl, [r3]
    1994:	eb0a 0c00 	add.w	ip, sl, r0
	uint16_t maximum = 0;

	uint8_t minimum_index = 0;
	uint8_t maximum_index = 0;
	
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    1998:	f89c 6004 	ldrb.w	r6, [ip, #4]
    199c:	2e00      	cmp	r6, #0
    199e:	d05b      	beq.n	1a58 <grid_ain_add_sample+0xd0>
    19a0:	f85a 5000 	ldr.w	r5, [sl, r0]
    19a4:	3d02      	subs	r5, #2
	
		uint16_t current = instance->buffer[i];
    19a6:	2200      	movs	r2, #0
    19a8:	4690      	mov	r8, r2
    19aa:	4691      	mov	r9, r2
    19ac:	4696      	mov	lr, r2
    19ae:	f64f 77ff 	movw	r7, #65535	; 0xffff
    19b2:	4614      	mov	r4, r2
    19b4:	fa5f fb82 	uxtb.w	fp, r2
    19b8:	f835 3f02 	ldrh.w	r3, [r5, #2]!
		
		sum += current;
    19bc:	441c      	add	r4, r3
		
		if (current > maximum){
    19be:	4573      	cmp	r3, lr
    19c0:	bf84      	itt	hi
    19c2:	46d8      	movhi	r8, fp
			maximum = current;
    19c4:	469e      	movhi	lr, r3
			maximum_index = i;
		}
		
		if (current < minimum){
    19c6:	42bb      	cmp	r3, r7
    19c8:	bf3c      	itt	cc
    19ca:	46d9      	movcc	r9, fp
			minimum = current;
    19cc:	461f      	movcc	r7, r3
    19ce:	3201      	adds	r2, #1
	for (uint8_t i = 0; i<instance->buffer_depth; i++){
    19d0:	b2d3      	uxtb	r3, r2
    19d2:	42b3      	cmp	r3, r6
    19d4:	d3ee      	bcc.n	19b4 <grid_ain_add_sample+0x2c>
			minimum_index = i;
		}
	
	}
	
	uint16_t average = sum/instance->buffer_depth;
    19d6:	fbb4 f6f6 	udiv	r6, r4, r6
	
	if (value>average){		
    19da:	b2b6      	uxth	r6, r6
    19dc:	428e      	cmp	r6, r1
    19de:	d23f      	bcs.n	1a60 <grid_ain_add_sample+0xd8>
		// Replace minimum in the buffer and recalculate sum
		sum = sum - instance->buffer[minimum_index] + value;
    19e0:	f85a 3000 	ldr.w	r3, [sl, r0]
    19e4:	440c      	add	r4, r1
    19e6:	f833 2019 	ldrh.w	r2, [r3, r9, lsl #1]
    19ea:	1aa4      	subs	r4, r4, r2
		instance->buffer[minimum_index] = value;		
    19ec:	f823 1019 	strh.w	r1, [r3, r9, lsl #1]
		sum = sum - instance->buffer[maximum_index] + value;
		instance->buffer[maximum_index] = value;
	}
	
	// Recalculate average
	average = sum/instance->buffer_depth;
    19f0:	f89c 3004 	ldrb.w	r3, [ip, #4]
    19f4:	fbb4 f4f3 	udiv	r4, r4, r3
	
	
	uint8_t downscale_factor = (16-instance->result_resolution);
    19f8:	f89c 3006 	ldrb.w	r3, [ip, #6]
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    19fc:	f89c 5005 	ldrb.w	r5, [ip, #5]
	
	
	uint16_t downsampled = average>>downscale_factor;
    1a00:	b2a6      	uxth	r6, r4
	uint8_t downscale_factor = (16-instance->result_resolution);
    1a02:	f1c3 0010 	rsb	r0, r3, #16
	uint16_t downsampled = average>>downscale_factor;
    1a06:	b2c0      	uxtb	r0, r0
	uint8_t upscale_factor   = (instance->result_format - instance->result_resolution);
    1a08:	1aeb      	subs	r3, r5, r3
	uint16_t upscaled    = downsampled<<upscale_factor;
    1a0a:	b2d9      	uxtb	r1, r3
	uint16_t downsampled = average>>downscale_factor;
    1a0c:	fa46 f300 	asr.w	r3, r6, r0
	uint16_t upscaled    = downsampled<<upscale_factor;
    1a10:	b29b      	uxth	r3, r3
    1a12:	408b      	lsls	r3, r1
    1a14:	b29f      	uxth	r7, r3
	
	uint8_t criteria_a = instance->result_value != upscaled;
	uint8_t criteria_b = abs(instance->result_average - average)>(1<<downscale_factor);
    1a16:	f8bc 200a 	ldrh.w	r2, [ip, #10]
    1a1a:	1b92      	subs	r2, r2, r6
    1a1c:	2a00      	cmp	r2, #0
    1a1e:	bfb8      	it	lt
    1a20:	4252      	neglt	r2, r2
    1a22:	2601      	movs	r6, #1
    1a24:	fa06 f000 	lsl.w	r0, r6, r0
	
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
	uint8_t criteria_d = upscaled==0;
	
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    1a28:	f8bc 6008 	ldrh.w	r6, [ip, #8]
    1a2c:	42be      	cmp	r6, r7
    1a2e:	d020      	beq.n	1a72 <grid_ain_add_sample+0xea>
    1a30:	4282      	cmp	r2, r0
    1a32:	dc08      	bgt.n	1a46 <grid_ain_add_sample+0xbe>
	uint8_t criteria_c = upscaled==(1<<instance->result_format)-(1<<upscale_factor);
    1a34:	2201      	movs	r2, #1
    1a36:	fa02 f505 	lsl.w	r5, r2, r5
    1a3a:	fa02 f101 	lsl.w	r1, r2, r1
    1a3e:	1a69      	subs	r1, r5, r1
	if (criteria_a && (criteria_b || criteria_c || criteria_d)){
    1a40:	428f      	cmp	r7, r1
    1a42:	d000      	beq.n	1a46 <grid_ain_add_sample+0xbe>
    1a44:	b9c7      	cbnz	r7, 1a78 <grid_ain_add_sample+0xf0>
	average = sum/instance->buffer_depth;
    1a46:	f8ac 400a 	strh.w	r4, [ip, #10]
		
		instance->result_average = average;
		instance->result_value = upscaled;
    1a4a:	f8ac 7008 	strh.w	r7, [ip, #8]
		instance->result_changed = 1;
    1a4e:	2001      	movs	r0, #1
    1a50:	f8ac 000c 	strh.w	r0, [ip, #12]
		return 1;
    1a54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint8_t maximum_index = 0;
    1a58:	46b0      	mov	r8, r6
	uint8_t minimum_index = 0;
    1a5a:	46b1      	mov	r9, r6
	uint32_t sum = 0;
    1a5c:	2400      	movs	r4, #0
    1a5e:	e7ba      	b.n	19d6 <grid_ain_add_sample+0x4e>
		sum = sum - instance->buffer[maximum_index] + value;
    1a60:	f85a 3000 	ldr.w	r3, [sl, r0]
    1a64:	440c      	add	r4, r1
    1a66:	f833 2018 	ldrh.w	r2, [r3, r8, lsl #1]
    1a6a:	1aa4      	subs	r4, r4, r2
		instance->buffer[maximum_index] = value;
    1a6c:	f823 1018 	strh.w	r1, [r3, r8, lsl #1]
    1a70:	e7be      	b.n	19f0 <grid_ain_add_sample+0x68>
	}else{		
		return 0;
    1a72:	2000      	movs	r0, #0
    1a74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1a78:	2000      	movs	r0, #0
	}
	
}
    1a7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1a7e:	bf00      	nop
    1a80:	20004300 	.word	0x20004300

00001a84 <grid_ain_get_changed>:

uint8_t grid_ain_get_changed(uint8_t channel){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];
	return instance->result_changed;
    1a84:	4b02      	ldr	r3, [pc, #8]	; (1a90 <grid_ain_get_changed+0xc>)
    1a86:	681b      	ldr	r3, [r3, #0]
    1a88:	eb03 1000 	add.w	r0, r3, r0, lsl #4
}
    1a8c:	7b00      	ldrb	r0, [r0, #12]
    1a8e:	4770      	bx	lr
    1a90:	20004300 	.word	0x20004300

00001a94 <grid_ain_get_average>:
	
uint16_t grid_ain_get_average(uint8_t channel, uint8_t resolution){
	
	struct AIN_Channel* instance = &ain_channel_buffer[channel];	
    1a94:	4b09      	ldr	r3, [pc, #36]	; (1abc <grid_ain_get_average+0x28>)
    1a96:	681b      	ldr	r3, [r3, #0]
    1a98:	eb03 1000 	add.w	r0, r3, r0, lsl #4
	instance->result_changed = 0;
    1a9c:	2300      	movs	r3, #0
    1a9e:	8183      	strh	r3, [r0, #12]
	
	if (resolution>6 && resolution<15){
    1aa0:	1fcb      	subs	r3, r1, #7
    1aa2:	b2db      	uxtb	r3, r3
    1aa4:	2b07      	cmp	r3, #7
    1aa6:	d806      	bhi.n	1ab6 <grid_ain_get_average+0x22>
		

		
		return (instance->result_value)/(1<<(instance->result_format-resolution));
    1aa8:	8903      	ldrh	r3, [r0, #8]
    1aaa:	7940      	ldrb	r0, [r0, #5]
    1aac:	1a40      	subs	r0, r0, r1
    1aae:	fa43 f000 	asr.w	r0, r3, r0
		
	}
	else{
		return 0;
	}
}
    1ab2:	b280      	uxth	r0, r0
    1ab4:	4770      	bx	lr
    1ab6:	2000      	movs	r0, #0
    1ab8:	e7fb      	b.n	1ab2 <grid_ain_get_average+0x1e>
    1aba:	bf00      	nop
    1abc:	20004300 	.word	0x20004300

00001ac0 <grid_port_reset_receiver>:
#include "grid_buf.h"

// PORTS


void grid_port_reset_receiver(struct grid_port* por){
    1ac0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    1ac2:	4604      	mov	r4, r0
	
	usart_async_disable(por->usart);
    1ac4:	6840      	ldr	r0, [r0, #4]
    1ac6:	4b1f      	ldr	r3, [pc, #124]	; (1b44 <grid_port_reset_receiver+0x84>)
    1ac8:	4798      	blx	r3
	
	por->rx_double_buffer_seek_start_index = 0;
    1aca:	2500      	movs	r5, #0
    1acc:	6265      	str	r5, [r4, #36]	; 0x24
	por->rx_double_buffer_read_start_index = 0;
    1ace:	62a5      	str	r5, [r4, #40]	; 0x28
	por->partner_status = 0;
    1ad0:	f642 734b 	movw	r3, #12107	; 0x2f4b
    1ad4:	54e5      	strb	r5, [r4, r3]
	
	
	por->ping_partner_token = 255;
    1ad6:	22ff      	movs	r2, #255	; 0xff
    1ad8:	f642 7332 	movw	r3, #12082	; 0x2f32
    1adc:	54e2      	strb	r2, [r4, r3]
	por->ping_local_token = 255;
    1ade:	f642 7731 	movw	r7, #12081	; 0x2f31
    1ae2:	55e2      	strb	r2, [r4, r7]
	
	grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    1ae4:	2102      	movs	r1, #2
    1ae6:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    1aea:	303b      	adds	r0, #59	; 0x3b
    1aec:	4e16      	ldr	r6, [pc, #88]	; (1b48 <grid_port_reset_receiver+0x88>)
    1aee:	47b0      	blx	r6
	grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    1af0:	5de2      	ldrb	r2, [r4, r7]
    1af2:	2102      	movs	r1, #2
    1af4:	f504 503c 	add.w	r0, r4, #12032	; 0x2f00
    1af8:	3039      	adds	r0, #57	; 0x39
    1afa:	47b0      	blx	r6
	grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    1afc:	f504 563c 	add.w	r6, r4, #12032	; 0x2f00
    1b00:	3633      	adds	r6, #51	; 0x33
    1b02:	f642 7347 	movw	r3, #12103	; 0x2f47
    1b06:	5ce7      	ldrb	r7, [r4, r3]
    1b08:	4639      	mov	r1, r7
    1b0a:	4630      	mov	r0, r6
    1b0c:	4b0f      	ldr	r3, [pc, #60]	; (1b4c <grid_port_reset_receiver+0x8c>)
    1b0e:	4798      	blx	r3
    1b10:	4602      	mov	r2, r0
    1b12:	4639      	mov	r1, r7
    1b14:	4630      	mov	r0, r6
    1b16:	4b0e      	ldr	r3, [pc, #56]	; (1b50 <grid_port_reset_receiver+0x90>)
    1b18:	4798      	blx	r3


	
	por->rx_double_buffer_timeout = 0;
    1b1a:	61e5      	str	r5, [r4, #28]
	grid_sys_port_reset_dma(por);
    1b1c:	4620      	mov	r0, r4
    1b1e:	4b0d      	ldr	r3, [pc, #52]	; (1b54 <grid_port_reset_receiver+0x94>)
    1b20:	4798      	blx	r3
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
		por->rx_double_buffer[por->rx_double_buffer_seek_start_index] = 0;
    1b22:	6a62      	ldr	r2, [r4, #36]	; 0x24
    1b24:	f241 3388 	movw	r3, #5000	; 0x1388
    1b28:	3b01      	subs	r3, #1
    1b2a:	b29b      	uxth	r3, r3
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    1b2c:	2b00      	cmp	r3, #0
    1b2e:	d1fb      	bne.n	1b28 <grid_port_reset_receiver+0x68>
    1b30:	18a3      	adds	r3, r4, r2
    1b32:	2100      	movs	r1, #0
    1b34:	f241 32b4 	movw	r2, #5044	; 0x13b4
    1b38:	5499      	strb	r1, [r3, r2]
	}
	
	usart_async_enable(por->usart);
    1b3a:	6860      	ldr	r0, [r4, #4]
    1b3c:	4b06      	ldr	r3, [pc, #24]	; (1b58 <grid_port_reset_receiver+0x98>)
    1b3e:	4798      	blx	r3
    1b40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    1b42:	bf00      	nop
    1b44:	00008bc9 	.word	0x00008bc9
    1b48:	00005c89 	.word	0x00005c89
    1b4c:	00005ddd 	.word	0x00005ddd
    1b50:	00005e19 	.word	0x00005e19
    1b54:	0000574d 	.word	0x0000574d
    1b58:	00008b9d 	.word	0x00008b9d

00001b5c <grid_buffer_init>:



uint8_t grid_buffer_init(struct grid_buffer* buf, uint16_t length){
	
	grid_buffer_error_count = 0;
    1b5c:	2300      	movs	r3, #0
    1b5e:	4a0f      	ldr	r2, [pc, #60]	; (1b9c <grid_buffer_init+0x40>)
    1b60:	7013      	strb	r3, [r2, #0]
	
	buf->buffer_length = length;
    1b62:	8001      	strh	r1, [r0, #0]
	
	buf->read_length   = 0;
    1b64:	f8a0 33f0 	strh.w	r3, [r0, #1008]	; 0x3f0
	
	buf->read_start    = 0;
    1b68:	f8a0 33ea 	strh.w	r3, [r0, #1002]	; 0x3ea
	buf->read_stop     = 0;
    1b6c:	f8a0 33ec 	strh.w	r3, [r0, #1004]	; 0x3ec
	buf->read_active   = 0;
    1b70:	f8a0 33ee 	strh.w	r3, [r0, #1006]	; 0x3ee
	
	buf->write_start    = 0;
    1b74:	f8a0 33f2 	strh.w	r3, [r0, #1010]	; 0x3f2
	buf->write_stop     = 0;
    1b78:	f8a0 33f4 	strh.w	r3, [r0, #1012]	; 0x3f4
	buf->write_active   = 0;
    1b7c:	f8a0 33f6 	strh.w	r3, [r0, #1014]	; 0x3f6
	

	for (uint16_t i=0; i<buf->buffer_length; i++){
    1b80:	b149      	cbz	r1, 1b96 <grid_buffer_init+0x3a>
    1b82:	1c43      	adds	r3, r0, #1
    1b84:	1e4a      	subs	r2, r1, #1
    1b86:	b292      	uxth	r2, r2
    1b88:	3202      	adds	r2, #2
    1b8a:	4402      	add	r2, r0
		buf->buffer_storage[i] = 0;
    1b8c:	2100      	movs	r1, #0
    1b8e:	f803 1f01 	strb.w	r1, [r3, #1]!
	for (uint16_t i=0; i<buf->buffer_length; i++){
    1b92:	4293      	cmp	r3, r2
    1b94:	d1fb      	bne.n	1b8e <grid_buffer_init+0x32>
	}
	
	return 1;
	
}
    1b96:	2001      	movs	r0, #1
    1b98:	4770      	bx	lr
    1b9a:	bf00      	nop
    1b9c:	200042f4 	.word	0x200042f4

00001ba0 <grid_buffer_write_size>:
	
	
	
	uint16_t space = 0;
	
	if (buf->read_start > buf->write_start){
    1ba0:	f8b0 33ea 	ldrh.w	r3, [r0, #1002]	; 0x3ea
    1ba4:	f8b0 23f2 	ldrh.w	r2, [r0, #1010]	; 0x3f2
    1ba8:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
    1baa:	bf8f      	iteee	hi
    1bac:	1a98      	subhi	r0, r3, r2
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    1bae:	8800      	ldrhls	r0, [r0, #0]
    1bb0:	18c0      	addls	r0, r0, r3
    1bb2:	1a80      	subls	r0, r0, r2
    1bb4:	b280      	uxth	r0, r0

	return space;

	
	
}
    1bb6:	4770      	bx	lr

00001bb8 <grid_buffer_get_space>:

uint16_t grid_buffer_get_space(struct grid_buffer* buf){
	
	uint16_t space = 0;
		
	if (buf->read_start > buf->write_start){
    1bb8:	f8b0 33ea 	ldrh.w	r3, [r0, #1002]	; 0x3ea
    1bbc:	f8b0 23f2 	ldrh.w	r2, [r0, #1010]	; 0x3f2
    1bc0:	4293      	cmp	r3, r2
		space = buf->read_start - buf->write_start;
    1bc2:	bf8f      	iteee	hi
    1bc4:	1a98      	subhi	r0, r3, r2
	}
	else{
		space = buf->buffer_length - buf->write_start + buf->read_start;
    1bc6:	8800      	ldrhls	r0, [r0, #0]
    1bc8:	18c0      	addls	r0, r0, r3
    1bca:	1a80      	subls	r0, r0, r2
    1bcc:	b280      	uxth	r0, r0
	}
	
	return space;
}
    1bce:	4770      	bx	lr

00001bd0 <grid_buffer_write_init>:





uint16_t grid_buffer_write_init(struct grid_buffer* buf, uint16_t length){
    1bd0:	b538      	push	{r3, r4, r5, lr}
    1bd2:	4605      	mov	r5, r0
    1bd4:	460c      	mov	r4, r1
	
	
	
	uint16_t space = grid_buffer_get_space(buf);
    1bd6:	4b0b      	ldr	r3, [pc, #44]	; (1c04 <grid_buffer_write_init+0x34>)
    1bd8:	4798      	blx	r3

	
	if (space>length){
    1bda:	42a0      	cmp	r0, r4
    1bdc:	d806      	bhi.n	1bec <grid_buffer_write_init+0x1c>
		
		return length;
	}
	else{
		
		grid_buffer_error_count++;
    1bde:	4a0a      	ldr	r2, [pc, #40]	; (1c08 <grid_buffer_write_init+0x38>)
    1be0:	7813      	ldrb	r3, [r2, #0]
    1be2:	3301      	adds	r3, #1
    1be4:	b2db      	uxtb	r3, r3
    1be6:	7013      	strb	r3, [r2, #0]
		return 0; // failed
    1be8:	2000      	movs	r0, #0
	}
	
	
	
	
}
    1bea:	bd38      	pop	{r3, r4, r5, pc}
		buf->write_stop = (buf->write_start+length)%buf->buffer_length;
    1bec:	f8b5 33f2 	ldrh.w	r3, [r5, #1010]	; 0x3f2
    1bf0:	4423      	add	r3, r4
    1bf2:	8829      	ldrh	r1, [r5, #0]
    1bf4:	fb93 f2f1 	sdiv	r2, r3, r1
    1bf8:	fb01 3312 	mls	r3, r1, r2, r3
    1bfc:	f8a5 33f4 	strh.w	r3, [r5, #1012]	; 0x3f4
		return length;
    1c00:	4620      	mov	r0, r4
    1c02:	bd38      	pop	{r3, r4, r5, pc}
    1c04:	00001bb9 	.word	0x00001bb9
    1c08:	200042f4 	.word	0x200042f4

00001c0c <grid_buffer_write_character>:

uint8_t grid_buffer_write_character(struct grid_buffer* buf, uint8_t character){
	

		
	buf->buffer_storage[buf->write_active] = character;
    1c0c:	f8b0 33f6 	ldrh.w	r3, [r0, #1014]	; 0x3f6
    1c10:	18c2      	adds	r2, r0, r3
    1c12:	7091      	strb	r1, [r2, #2]
		
	buf->write_active++;
    1c14:	3301      	adds	r3, #1
	buf->write_active %= buf->buffer_length;
    1c16:	b29b      	uxth	r3, r3
    1c18:	8801      	ldrh	r1, [r0, #0]
    1c1a:	fbb3 f2f1 	udiv	r2, r3, r1
    1c1e:	fb01 3312 	mls	r3, r1, r2, r3
    1c22:	f8a0 33f6 	strh.w	r3, [r0, #1014]	; 0x3f6
		
	return 1;
		

}
    1c26:	2001      	movs	r0, #1
    1c28:	4770      	bx	lr
	...

00001c2c <grid_buffer_write_acknowledge>:

uint8_t grid_buffer_write_acknowledge(struct grid_buffer* buf){
	
	if (buf->write_active == buf->write_stop){
    1c2c:	f8b0 33f6 	ldrh.w	r3, [r0, #1014]	; 0x3f6
    1c30:	f8b0 23f4 	ldrh.w	r2, [r0, #1012]	; 0x3f4
    1c34:	429a      	cmp	r2, r3
    1c36:	d006      	beq.n	1c46 <grid_buffer_write_acknowledge+0x1a>
		buf->write_start = buf->write_active;
		return 1;
	}
	else{
		
		grid_buffer_error_count++;
    1c38:	4a05      	ldr	r2, [pc, #20]	; (1c50 <grid_buffer_write_acknowledge+0x24>)
    1c3a:	7813      	ldrb	r3, [r2, #0]
    1c3c:	3301      	adds	r3, #1
    1c3e:	b2db      	uxtb	r3, r3
    1c40:	7013      	strb	r3, [r2, #0]
		return 0;
    1c42:	2000      	movs	r0, #0
	}
	
	
}
    1c44:	4770      	bx	lr
		buf->write_start = buf->write_active;
    1c46:	f8a0 33f2 	strh.w	r3, [r0, #1010]	; 0x3f2
		return 1;
    1c4a:	2001      	movs	r0, #1
    1c4c:	4770      	bx	lr
    1c4e:	bf00      	nop
    1c50:	200042f4 	.word	0x200042f4

00001c54 <grid_port_receive_decode>:
void grid_port_receive_decode(struct grid_port* por, uint16_t startcommand, uint16_t len){
    1c54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    1c58:	b08d      	sub	sp, #52	; 0x34
    1c5a:	af02      	add	r7, sp, #8
    1c5c:	4605      	mov	r5, r0
    1c5e:	4616      	mov	r6, r2
	uint8_t buffer[length];
    1c60:	61ba      	str	r2, [r7, #24]
    1c62:	1dd3      	adds	r3, r2, #7
    1c64:	f023 0307 	bic.w	r3, r3, #7
    1c68:	ebad 0d03 	sub.w	sp, sp, r3
    1c6c:	ab02      	add	r3, sp, #8
    1c6e:	61fb      	str	r3, [r7, #28]
	for (uint16_t i = 0; i<length; i++){
    1c70:	2a00      	cmp	r2, #0
    1c72:	f000 8274 	beq.w	215e <grid_port_receive_decode+0x50a>
    1c76:	4698      	mov	r8, r3
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    1c78:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1c7a:	1e59      	subs	r1, r3, #1
    1c7c:	1e73      	subs	r3, r6, #1
    1c7e:	b29b      	uxth	r3, r3
    1c80:	461c      	mov	r4, r3
    1c82:	613b      	str	r3, [r7, #16]
    1c84:	eb08 0a04 	add.w	sl, r8, r4
    1c88:	1c53      	adds	r3, r2, #1
    1c8a:	617b      	str	r3, [r7, #20]
    1c8c:	eba3 0908 	sub.w	r9, r3, r8
    1c90:	f8df c360 	ldr.w	ip, [pc, #864]	; 1ff4 <grid_port_receive_decode+0x3a0>
    1c94:	f241 3e88 	movw	lr, #5000	; 0x1388
    1c98:	f241 30b4 	movw	r0, #5044	; 0x13b4
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    1c9c:	2400      	movs	r4, #0
    1c9e:	60fa      	str	r2, [r7, #12]
		buffer[i] = por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE];
    1ca0:	eb09 0b01 	add.w	fp, r9, r1
    1ca4:	fbac 230b 	umull	r2, r3, ip, fp
    1ca8:	0b1b      	lsrs	r3, r3, #12
    1caa:	fb0e b313 	mls	r3, lr, r3, fp
    1cae:	442b      	add	r3, r5
    1cb0:	f813 b000 	ldrb.w	fp, [r3, r0]
    1cb4:	f801 bf01 	strb.w	fp, [r1, #1]!
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE]=0;
    1cb8:	541c      	strb	r4, [r3, r0]
	for (uint16_t i = 0; i<length; i++){
    1cba:	4551      	cmp	r1, sl
    1cbc:	d1f0      	bne.n	1ca0 <grid_port_receive_decode+0x4c>
    1cbe:	68fa      	ldr	r2, [r7, #12]
	message = &buffer[0];
    1cc0:	f8d7 b01c 	ldr.w	fp, [r7, #28]
    1cc4:	697b      	ldr	r3, [r7, #20]
    1cc6:	6939      	ldr	r1, [r7, #16]
    1cc8:	440b      	add	r3, r1
    1cca:	469c      	mov	ip, r3
		por->rx_double_buffer[(por->rx_double_buffer_read_start_index + i)%GRID_DOUBLE_BUFFER_RX_SIZE] = 0;
    1ccc:	f8df e324 	ldr.w	lr, [pc, #804]	; 1ff4 <grid_port_receive_decode+0x3a0>
    1cd0:	f241 3488 	movw	r4, #5000	; 0x1388
    1cd4:	f241 30b4 	movw	r0, #5044	; 0x13b4
    1cd8:	2100      	movs	r1, #0
    1cda:	fbae 9302 	umull	r9, r3, lr, r2
    1cde:	0b1b      	lsrs	r3, r3, #12
    1ce0:	fb04 2313 	mls	r3, r4, r3, r2
    1ce4:	442b      	add	r3, r5
    1ce6:	5419      	strb	r1, [r3, r0]
    1ce8:	3201      	adds	r2, #1
	for (uint16_t i = 0; i<length; i++){
    1cea:	4594      	cmp	ip, r2
    1cec:	d1f5      	bne.n	1cda <grid_port_receive_decode+0x86>
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    1cee:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    1cf0:	69bb      	ldr	r3, [r7, #24]
    1cf2:	4413      	add	r3, r2
    1cf4:	461a      	mov	r2, r3
    1cf6:	4bbf      	ldr	r3, [pc, #764]	; (1ff4 <grid_port_receive_decode+0x3a0>)
    1cf8:	fba3 1302 	umull	r1, r3, r3, r2
    1cfc:	0b1b      	lsrs	r3, r3, #12
    1cfe:	f241 3188 	movw	r1, #5000	; 0x1388
    1d02:	fb01 2313 	mls	r3, r1, r3, r2
    1d06:	62ab      	str	r3, [r5, #40]	; 0x28
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    1d08:	626b      	str	r3, [r5, #36]	; 0x24
	por->rx_double_buffer_status = 0;
    1d0a:	2300      	movs	r3, #0
    1d0c:	622b      	str	r3, [r5, #32]
	for (uint16_t i = 1; i<length; i++){
    1d0e:	2e01      	cmp	r6, #1
    1d10:	f240 8235 	bls.w	217e <grid_port_receive_decode+0x52a>
    1d14:	2401      	movs	r4, #1
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    1d16:	f8df a31c 	ldr.w	sl, [pc, #796]	; 2034 <grid_port_receive_decode+0x3e0>
    1d1a:	f8df 931c 	ldr.w	r9, [pc, #796]	; 2038 <grid_port_receive_decode+0x3e4>
    1d1e:	e004      	b.n	1d2a <grid_port_receive_decode+0xd6>
	for (uint16_t i = 1; i<length; i++){
    1d20:	3401      	adds	r4, #1
    1d22:	b2a4      	uxth	r4, r4
    1d24:	42a6      	cmp	r6, r4
    1d26:	f240 822a 	bls.w	217e <grid_port_receive_decode+0x52a>
		if (buffer[i] == GRID_CONST_SOH){
    1d2a:	f818 3004 	ldrb.w	r3, [r8, r4]
    1d2e:	2b01      	cmp	r3, #1
    1d30:	d1f6      	bne.n	1d20 <grid_port_receive_decode+0xcc>
			length -= i;
    1d32:	1b36      	subs	r6, r6, r4
    1d34:	b2b6      	uxth	r6, r6
			message = &buffer[i];
    1d36:	eb08 0b04 	add.w	fp, r8, r4
			GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Frame Start Offset");
    1d3a:	49af      	ldr	r1, [pc, #700]	; (1ff8 <grid_port_receive_decode+0x3a4>)
    1d3c:	4650      	mov	r0, sl
    1d3e:	47c8      	blx	r9
    1d40:	e7ee      	b.n	1d20 <grid_port_receive_decode+0xcc>
	if (message[0] == GRID_CONST_SOH && message[length-1] == GRID_CONST_LF){
    1d42:	61fe      	str	r6, [r7, #28]
    1d44:	eb0b 0306 	add.w	r3, fp, r6
    1d48:	f813 3c01 	ldrb.w	r3, [r3, #-1]
    1d4c:	2b0a      	cmp	r3, #10
    1d4e:	f040 821b 	bne.w	2188 <grid_port_receive_decode+0x534>
		checksum_received = grid_msg_checksum_read(message, length);
    1d52:	4631      	mov	r1, r6
    1d54:	4658      	mov	r0, fp
    1d56:	4ba9      	ldr	r3, [pc, #676]	; (1ffc <grid_port_receive_decode+0x3a8>)
    1d58:	4798      	blx	r3
    1d5a:	4604      	mov	r4, r0
		checksum_calculated = grid_msg_calculate_checksum_of_packet_string(message, length);
    1d5c:	4631      	mov	r1, r6
    1d5e:	4658      	mov	r0, fp
    1d60:	4ba7      	ldr	r3, [pc, #668]	; (2000 <grid_port_receive_decode+0x3ac>)
    1d62:	4798      	blx	r3
		if (checksum_calculated == checksum_received && error_flag == 0){
    1d64:	4284      	cmp	r4, r0
    1d66:	d003      	beq.n	1d70 <grid_port_receive_decode+0x11c>
			printf("{\"type\": \"WARNING\", \"data\": [\"Invalid Checksum\"]}\r\n");
    1d68:	48a6      	ldr	r0, [pc, #664]	; (2004 <grid_port_receive_decode+0x3b0>)
    1d6a:	4ba7      	ldr	r3, [pc, #668]	; (2008 <grid_port_receive_decode+0x3b4>)
    1d6c:	4798      	blx	r3
	return;
    1d6e:	e20b      	b.n	2188 <grid_port_receive_decode+0x534>
			if (message[1] == GRID_CONST_BRC){ // Broadcast message
    1d70:	f89b 3001 	ldrb.w	r3, [fp, #1]
    1d74:	2b0f      	cmp	r3, #15
    1d76:	d04c      	beq.n	1e12 <grid_port_receive_decode+0x1be>
			else if (message[1] == GRID_CONST_DCT){ // Direct Message
    1d78:	2b0e      	cmp	r3, #14
    1d7a:	f040 81ec 	bne.w	2156 <grid_port_receive_decode+0x502>
				if (message[2] == GRID_CONST_ACK){
    1d7e:	f89b 3002 	ldrb.w	r3, [fp, #2]
    1d82:	2b07      	cmp	r3, #7
    1d84:	f040 8200 	bne.w	2188 <grid_port_receive_decode+0x534>
					uint8_t local_token_received = grid_sys_read_hex_string_value(&message[8], 2, error_flag);
    1d88:	2200      	movs	r2, #0
    1d8a:	2102      	movs	r1, #2
    1d8c:	f10b 0008 	add.w	r0, fp, #8
    1d90:	4c9e      	ldr	r4, [pc, #632]	; (200c <grid_port_receive_decode+0x3b8>)
    1d92:	47a0      	blx	r4
    1d94:	fa5f f880 	uxtb.w	r8, r0
					uint8_t partner_token_received = grid_sys_read_hex_string_value(&message[6], 2, error_flag);
    1d98:	2200      	movs	r2, #0
    1d9a:	2102      	movs	r1, #2
    1d9c:	f10b 0006 	add.w	r0, fp, #6
    1da0:	47a0      	blx	r4
    1da2:	4681      	mov	r9, r0
    1da4:	b2c6      	uxtb	r6, r0
					if (por->partner_status == 0){
    1da6:	f642 734b 	movw	r3, #12107	; 0x2f4b
    1daa:	5ceb      	ldrb	r3, [r5, r3]
    1dac:	2b00      	cmp	r3, #0
    1dae:	f040 817c 	bne.w	20aa <grid_port_receive_decode+0x456>
						if (por->ping_local_token == 255){ // I have no clue
    1db2:	f642 7331 	movw	r3, #12081	; 0x2f31
    1db6:	5ceb      	ldrb	r3, [r5, r3]
    1db8:	2bff      	cmp	r3, #255	; 0xff
    1dba:	f000 80fb 	beq.w	1fb4 <grid_port_receive_decode+0x360>
						if (partner_token_received != por->ping_partner_token){
    1dbe:	f642 7332 	movw	r3, #12082	; 0x2f32
    1dc2:	5ceb      	ldrb	r3, [r5, r3]
    1dc4:	42b3      	cmp	r3, r6
    1dc6:	d019      	beq.n	1dfc <grid_port_receive_decode+0x1a8>
							por->ping_partner_token = partner_token_received;							
    1dc8:	f642 7332 	movw	r3, #12082	; 0x2f32
    1dcc:	54ee      	strb	r6, [r5, r3]
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, partner_token_received);
    1dce:	fa5f f289 	uxtb.w	r2, r9
    1dd2:	2102      	movs	r1, #2
    1dd4:	f505 503c 	add.w	r0, r5, #12032	; 0x2f00
    1dd8:	303b      	adds	r0, #59	; 0x3b
    1dda:	4b8d      	ldr	r3, [pc, #564]	; (2010 <grid_port_receive_decode+0x3bc>)
    1ddc:	4798      	blx	r3
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    1dde:	f505 543c 	add.w	r4, r5, #12032	; 0x2f00
    1de2:	3433      	adds	r4, #51	; 0x33
    1de4:	f642 7347 	movw	r3, #12103	; 0x2f47
    1de8:	5cee      	ldrb	r6, [r5, r3]
    1dea:	4631      	mov	r1, r6
    1dec:	4620      	mov	r0, r4
    1dee:	4b84      	ldr	r3, [pc, #528]	; (2000 <grid_port_receive_decode+0x3ac>)
    1df0:	4798      	blx	r3
    1df2:	4602      	mov	r2, r0
    1df4:	4631      	mov	r1, r6
    1df6:	4620      	mov	r0, r4
    1df8:	4b86      	ldr	r3, [pc, #536]	; (2014 <grid_port_receive_decode+0x3c0>)
    1dfa:	4798      	blx	r3
						if (por->ping_local_token != local_token_received){
    1dfc:	f642 7331 	movw	r3, #12081	; 0x2f31
    1e00:	5ceb      	ldrb	r3, [r5, r3]
    1e02:	4543      	cmp	r3, r8
    1e04:	f000 811e 	beq.w	2044 <grid_port_receive_decode+0x3f0>
						por->ping_flag = 1;
    1e08:	2201      	movs	r2, #1
    1e0a:	f642 7348 	movw	r3, #12104	; 0x2f48
    1e0e:	54ea      	strb	r2, [r5, r3]
    1e10:	e1ba      	b.n	2188 <grid_port_receive_decode+0x534>
				uint8_t error=0;
    1e12:	f107 0328 	add.w	r3, r7, #40	; 0x28
    1e16:	461a      	mov	r2, r3
    1e18:	2300      	movs	r3, #0
    1e1a:	f802 3d01 	strb.w	r3, [r2, #-1]!
    1e1e:	4613      	mov	r3, r2
    1e20:	4614      	mov	r4, r2
				uint8_t received_id  = grid_msg_get_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, &error);
    1e22:	2202      	movs	r2, #2
    1e24:	2104      	movs	r1, #4
    1e26:	4658      	mov	r0, fp
    1e28:	f8df a210 	ldr.w	sl, [pc, #528]	; 203c <grid_port_receive_decode+0x3e8>
    1e2c:	47d0      	blx	sl
    1e2e:	61b8      	str	r0, [r7, #24]
				uint8_t received_age = grid_msg_get_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, &error);
    1e30:	4623      	mov	r3, r4
    1e32:	2202      	movs	r2, #2
    1e34:	210a      	movs	r1, #10
    1e36:	4658      	mov	r0, fp
    1e38:	47d0      	blx	sl
    1e3a:	6178      	str	r0, [r7, #20]
				int8_t received_dx  = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error) - GRID_SYS_DEFAULT_POSITION;
    1e3c:	4623      	mov	r3, r4
    1e3e:	2202      	movs	r2, #2
    1e40:	2106      	movs	r1, #6
    1e42:	4658      	mov	r0, fp
    1e44:	47d0      	blx	sl
    1e46:	b2c3      	uxtb	r3, r0
    1e48:	613b      	str	r3, [r7, #16]
    1e4a:	3b7f      	subs	r3, #127	; 0x7f
    1e4c:	b2db      	uxtb	r3, r3
    1e4e:	60fb      	str	r3, [r7, #12]
    1e50:	fa4f f983 	sxtb.w	r9, r3
				int8_t received_dy  = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error) - GRID_SYS_DEFAULT_POSITION;
    1e54:	607c      	str	r4, [r7, #4]
    1e56:	4623      	mov	r3, r4
    1e58:	2202      	movs	r2, #2
    1e5a:	2108      	movs	r1, #8
    1e5c:	4658      	mov	r0, fp
    1e5e:	47d0      	blx	sl
    1e60:	fa5f f880 	uxtb.w	r8, r0
    1e64:	f1a8 037f 	sub.w	r3, r8, #127	; 0x7f
    1e68:	b2da      	uxtb	r2, r3
    1e6a:	60ba      	str	r2, [r7, #8]
    1e6c:	b254      	sxtb	r4, r2
				uint8_t received_rot = grid_msg_get_parameter(message, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, &error);
    1e6e:	687b      	ldr	r3, [r7, #4]
    1e70:	2202      	movs	r2, #2
    1e72:	210c      	movs	r1, #12
    1e74:	4658      	mov	r0, fp
    1e76:	47d0      	blx	sl
				uint8_t updated_rot = (received_rot + por->partner_fi)%4;
    1e78:	f642 7330 	movw	r3, #12080	; 0x2f30
    1e7c:	5ceb      	ldrb	r3, [r5, r3]
    1e7e:	4418      	add	r0, r3
    1e80:	f000 0203 	and.w	r2, r0, #3
    1e84:	607a      	str	r2, [r7, #4]
				if (por->partner_fi == 0){ // 0 deg
    1e86:	b133      	cbz	r3, 1e96 <grid_port_receive_decode+0x242>
				else if(por->partner_fi == 1){ // 90 deg
    1e88:	2b01      	cmp	r3, #1
    1e8a:	d179      	bne.n	1f80 <grid_port_receive_decode+0x32c>
					rotated_dx  -= received_dy;
    1e8c:	f1c8 087f 	rsb	r8, r8, #127	; 0x7f
					rotated_dy  += received_dx;
    1e90:	464c      	mov	r4, r9
					rotated_dx  -= received_dy;
    1e92:	fa4f f988 	sxtb.w	r9, r8
				uint8_t updated_dx = rotated_dx + GRID_SYS_DEFAULT_POSITION + por->dx;
    1e96:	f642 7349 	movw	r3, #12105	; 0x2f49
    1e9a:	f815 8003 	ldrb.w	r8, [r5, r3]
    1e9e:	f108 087f 	add.w	r8, r8, #127	; 0x7f
    1ea2:	44c8      	add	r8, r9
    1ea4:	fa5f f888 	uxtb.w	r8, r8
				uint8_t updated_dy = rotated_dy + GRID_SYS_DEFAULT_POSITION + por->dy;
    1ea8:	f642 734a 	movw	r3, #12106	; 0x2f4a
    1eac:	f815 a003 	ldrb.w	sl, [r5, r3]
    1eb0:	f10a 0a7f 	add.w	sl, sl, #127	; 0x7f
    1eb4:	4454      	add	r4, sl
    1eb6:	fa5f fa84 	uxtb.w	sl, r4
				if (received_dx + GRID_SYS_DEFAULT_POSITION == 0 && received_dy + GRID_SYS_DEFAULT_POSITION == 0)
    1eba:	68fb      	ldr	r3, [r7, #12]
    1ebc:	2b81      	cmp	r3, #129	; 0x81
    1ebe:	d075      	beq.n	1fac <grid_port_receive_decode+0x358>
					grid_msg_set_parameter(message, GRID_BRC_ID_offset, GRID_BRC_ID_length, updated_id, &error);
    1ec0:	f107 0927 	add.w	r9, r7, #39	; 0x27
    1ec4:	f8cd 9000 	str.w	r9, [sp]
    1ec8:	7e3b      	ldrb	r3, [r7, #24]
    1eca:	2202      	movs	r2, #2
    1ecc:	2104      	movs	r1, #4
    1ece:	4658      	mov	r0, fp
    1ed0:	4c51      	ldr	r4, [pc, #324]	; (2018 <grid_port_receive_decode+0x3c4>)
    1ed2:	47a0      	blx	r4
					grid_msg_set_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, updated_dx, &error);
    1ed4:	f8cd 9000 	str.w	r9, [sp]
    1ed8:	4643      	mov	r3, r8
    1eda:	2202      	movs	r2, #2
    1edc:	2106      	movs	r1, #6
    1ede:	4658      	mov	r0, fp
    1ee0:	47a0      	blx	r4
					grid_msg_set_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, updated_dy, &error);
    1ee2:	f8cd 9000 	str.w	r9, [sp]
    1ee6:	4653      	mov	r3, sl
    1ee8:	2202      	movs	r2, #2
    1eea:	2108      	movs	r1, #8
    1eec:	4658      	mov	r0, fp
    1eee:	47a0      	blx	r4
					grid_msg_set_parameter(message, GRID_BRC_AGE_offset, GRID_BRC_AGE_length, updated_age, &error);
    1ef0:	f8cd 9000 	str.w	r9, [sp]
    1ef4:	7d3b      	ldrb	r3, [r7, #20]
    1ef6:	2202      	movs	r2, #2
    1ef8:	210a      	movs	r1, #10
    1efa:	4658      	mov	r0, fp
    1efc:	47a0      	blx	r4
					grid_msg_set_parameter(message, GRID_BRC_ROT_offset, GRID_BRC_ROT_length, updated_rot, &error);
    1efe:	f8cd 9000 	str.w	r9, [sp]
    1f02:	687b      	ldr	r3, [r7, #4]
    1f04:	2202      	movs	r2, #2
    1f06:	210c      	movs	r1, #12
    1f08:	4658      	mov	r0, fp
    1f0a:	47a0      	blx	r4
				uint32_t fingerprint = updated_id*256*256*256 + updated_dx*256*256 + updated_dy*256 + updated_age;
    1f0c:	7e3c      	ldrb	r4, [r7, #24]
    1f0e:	eb08 2404 	add.w	r4, r8, r4, lsl #8
    1f12:	eb0a 2a04 	add.w	sl, sl, r4, lsl #8
    1f16:	7d3c      	ldrb	r4, [r7, #20]
    1f18:	eb04 240a 	add.w	r4, r4, sl, lsl #8
				if (0 == grid_msg_find_recent(&grid_sys_state, fingerprint)){
    1f1c:	4621      	mov	r1, r4
    1f1e:	483f      	ldr	r0, [pc, #252]	; (201c <grid_port_receive_decode+0x3c8>)
    1f20:	4b3f      	ldr	r3, [pc, #252]	; (2020 <grid_port_receive_decode+0x3cc>)
    1f22:	4798      	blx	r3
    1f24:	2800      	cmp	r0, #0
    1f26:	f040 812f 	bne.w	2188 <grid_port_receive_decode+0x534>
					grid_msg_checksum_write(message, length, grid_msg_calculate_checksum_of_packet_string(message, length));
    1f2a:	f8d7 801c 	ldr.w	r8, [r7, #28]
    1f2e:	4641      	mov	r1, r8
    1f30:	4658      	mov	r0, fp
    1f32:	4b33      	ldr	r3, [pc, #204]	; (2000 <grid_port_receive_decode+0x3ac>)
    1f34:	4798      	blx	r3
    1f36:	4602      	mov	r2, r0
    1f38:	4641      	mov	r1, r8
    1f3a:	4658      	mov	r0, fp
    1f3c:	4b35      	ldr	r3, [pc, #212]	; (2014 <grid_port_receive_decode+0x3c0>)
    1f3e:	4798      	blx	r3
					if (grid_buffer_write_init(&por->rx_buffer, length)){
    1f40:	f505 552c 	add.w	r5, r5, #11008	; 0x2b00
    1f44:	3534      	adds	r5, #52	; 0x34
    1f46:	4631      	mov	r1, r6
    1f48:	4628      	mov	r0, r5
    1f4a:	4b36      	ldr	r3, [pc, #216]	; (2024 <grid_port_receive_decode+0x3d0>)
    1f4c:	4798      	blx	r3
    1f4e:	2800      	cmp	r0, #0
    1f50:	f000 811a 	beq.w	2188 <grid_port_receive_decode+0x534>
						for (uint16_t i=0; i<length; i++){
    1f54:	b166      	cbz	r6, 1f70 <grid_port_receive_decode+0x31c>
    1f56:	f10b 38ff 	add.w	r8, fp, #4294967295
    1f5a:	3e01      	subs	r6, #1
    1f5c:	fa1b f686 	uxtah	r6, fp, r6
							grid_buffer_write_character(&por->rx_buffer, message[i]);
    1f60:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 2040 <grid_port_receive_decode+0x3ec>
    1f64:	f818 1f01 	ldrb.w	r1, [r8, #1]!
    1f68:	4628      	mov	r0, r5
    1f6a:	47c8      	blx	r9
						for (uint16_t i=0; i<length; i++){
    1f6c:	4546      	cmp	r6, r8
    1f6e:	d1f9      	bne.n	1f64 <grid_port_receive_decode+0x310>
						grid_buffer_write_acknowledge(&por->rx_buffer);
    1f70:	4628      	mov	r0, r5
    1f72:	4b2d      	ldr	r3, [pc, #180]	; (2028 <grid_port_receive_decode+0x3d4>)
    1f74:	4798      	blx	r3
						grid_msg_push_recent(&grid_sys_state, fingerprint);
    1f76:	4621      	mov	r1, r4
    1f78:	4828      	ldr	r0, [pc, #160]	; (201c <grid_port_receive_decode+0x3c8>)
    1f7a:	4b2c      	ldr	r3, [pc, #176]	; (202c <grid_port_receive_decode+0x3d8>)
    1f7c:	4798      	blx	r3
    1f7e:	e103      	b.n	2188 <grid_port_receive_decode+0x534>
				else if(por->partner_fi == 2){ // 180 deg
    1f80:	2b02      	cmp	r3, #2
    1f82:	d108      	bne.n	1f96 <grid_port_receive_decode+0x342>
					rotated_dx  -= received_dx;
    1f84:	693b      	ldr	r3, [r7, #16]
    1f86:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
    1f8a:	fa4f f983 	sxtb.w	r9, r3
					rotated_dy  -= received_dy;
    1f8e:	f1c8 047f 	rsb	r4, r8, #127	; 0x7f
    1f92:	b264      	sxtb	r4, r4
    1f94:	e77f      	b.n	1e96 <grid_port_receive_decode+0x242>
				else if(por->partner_fi == 3){ // 270 deg
    1f96:	2b03      	cmp	r3, #3
    1f98:	d002      	beq.n	1fa0 <grid_port_receive_decode+0x34c>
				int8_t rotated_dy = 0;
    1f9a:	2400      	movs	r4, #0
				int8_t rotated_dx = 0;
    1f9c:	46a1      	mov	r9, r4
    1f9e:	e77a      	b.n	1e96 <grid_port_receive_decode+0x242>
					rotated_dy  -= received_dx;
    1fa0:	693b      	ldr	r3, [r7, #16]
    1fa2:	f1c3 037f 	rsb	r3, r3, #127	; 0x7f
					rotated_dx  += received_dy;
    1fa6:	46a1      	mov	r9, r4
					rotated_dy  -= received_dx;
    1fa8:	b25c      	sxtb	r4, r3
    1faa:	e774      	b.n	1e96 <grid_port_receive_decode+0x242>
				if (received_dx + GRID_SYS_DEFAULT_POSITION == 0 && received_dy + GRID_SYS_DEFAULT_POSITION == 0)
    1fac:	68bb      	ldr	r3, [r7, #8]
    1fae:	2b81      	cmp	r3, #129	; 0x81
    1fb0:	d186      	bne.n	1ec0 <grid_port_receive_decode+0x26c>
    1fb2:	e7ab      	b.n	1f0c <grid_port_receive_decode+0x2b8>
							por->ping_local_token  = grid_sys_rtc_get_time(&grid_sys_state)%128;
    1fb4:	4819      	ldr	r0, [pc, #100]	; (201c <grid_port_receive_decode+0x3c8>)
    1fb6:	4b1e      	ldr	r3, [pc, #120]	; (2030 <grid_port_receive_decode+0x3dc>)
    1fb8:	4798      	blx	r3
    1fba:	f000 027f 	and.w	r2, r0, #127	; 0x7f
    1fbe:	f642 7331 	movw	r3, #12081	; 0x2f31
    1fc2:	54ea      	strb	r2, [r5, r3]
							grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    1fc4:	2102      	movs	r1, #2
    1fc6:	f505 503c 	add.w	r0, r5, #12032	; 0x2f00
    1fca:	3039      	adds	r0, #57	; 0x39
    1fcc:	4b10      	ldr	r3, [pc, #64]	; (2010 <grid_port_receive_decode+0x3bc>)
    1fce:	4798      	blx	r3
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    1fd0:	f505 543c 	add.w	r4, r5, #12032	; 0x2f00
    1fd4:	3433      	adds	r4, #51	; 0x33
    1fd6:	f642 7347 	movw	r3, #12103	; 0x2f47
    1fda:	f815 a003 	ldrb.w	sl, [r5, r3]
    1fde:	4651      	mov	r1, sl
    1fe0:	4620      	mov	r0, r4
    1fe2:	4b07      	ldr	r3, [pc, #28]	; (2000 <grid_port_receive_decode+0x3ac>)
    1fe4:	4798      	blx	r3
    1fe6:	4602      	mov	r2, r0
    1fe8:	4651      	mov	r1, sl
    1fea:	4620      	mov	r0, r4
    1fec:	4b09      	ldr	r3, [pc, #36]	; (2014 <grid_port_receive_decode+0x3c0>)
    1fee:	4798      	blx	r3
    1ff0:	e6e5      	b.n	1dbe <grid_port_receive_decode+0x16a>
    1ff2:	bf00      	nop
    1ff4:	d1b71759 	.word	0xd1b71759
    1ff8:	00010ce4 	.word	0x00010ce4
    1ffc:	00005df9 	.word	0x00005df9
    2000:	00005ddd 	.word	0x00005ddd
    2004:	00010d38 	.word	0x00010d38
    2008:	0000f925 	.word	0x0000f925
    200c:	00005c49 	.word	0x00005c49
    2010:	00005c89 	.word	0x00005c89
    2014:	00005e19 	.word	0x00005e19
    2018:	00005e41 	.word	0x00005e41
    201c:	20007260 	.word	0x20007260
    2020:	00005e55 	.word	0x00005e55
    2024:	00001bd1 	.word	0x00001bd1
    2028:	00001c2d 	.word	0x00001c2d
    202c:	00005e7f 	.word	0x00005e7f
    2030:	00005b85 	.word	0x00005b85
    2034:	00010bec 	.word	0x00010bec
    2038:	0000f83d 	.word	0x0000f83d
    203c:	00005e2d 	.word	0x00005e2d
    2040:	00001c0d 	.word	0x00001c0d
							por->partner_fi = (message[3] - por->direction + 6)%4;
    2044:	f89b 3003 	ldrb.w	r3, [fp, #3]
    2048:	7a6a      	ldrb	r2, [r5, #9]
    204a:	1a9b      	subs	r3, r3, r2
    204c:	3306      	adds	r3, #6
    204e:	425a      	negs	r2, r3
    2050:	f003 0303 	and.w	r3, r3, #3
    2054:	f002 0203 	and.w	r2, r2, #3
    2058:	bf58      	it	pl
    205a:	4253      	negpl	r3, r2
    205c:	f642 7230 	movw	r2, #12080	; 0x2f30
    2060:	54ab      	strb	r3, [r5, r2]
							por->partner_hwcfg = grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    2062:	69fb      	ldr	r3, [r7, #28]
    2064:	f1a3 000a 	sub.w	r0, r3, #10
    2068:	2200      	movs	r2, #0
    206a:	2102      	movs	r1, #2
    206c:	4458      	add	r0, fp
    206e:	4b48      	ldr	r3, [pc, #288]	; (2190 <grid_port_receive_decode+0x53c>)
    2070:	4798      	blx	r3
    2072:	f642 732c 	movw	r3, #12076	; 0x2f2c
    2076:	50e8      	str	r0, [r5, r3]
							por->partner_status = 1;
    2078:	2201      	movs	r2, #1
    207a:	f642 734b 	movw	r3, #12107	; 0x2f4b
    207e:	54ea      	strb	r2, [r5, r3]
							grid_sys_state.age = grid_sys_rtc_get_time(&grid_sys_state);
    2080:	4c44      	ldr	r4, [pc, #272]	; (2194 <grid_port_receive_decode+0x540>)
    2082:	4620      	mov	r0, r4
    2084:	4b44      	ldr	r3, [pc, #272]	; (2198 <grid_port_receive_decode+0x544>)
    2086:	4798      	blx	r3
    2088:	b2c0      	uxtb	r0, r0
    208a:	7160      	strb	r0, [r4, #5]
							GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Connect");
    208c:	4943      	ldr	r1, [pc, #268]	; (219c <grid_port_receive_decode+0x548>)
    208e:	4844      	ldr	r0, [pc, #272]	; (21a0 <grid_port_receive_decode+0x54c>)
    2090:	4b44      	ldr	r3, [pc, #272]	; (21a4 <grid_port_receive_decode+0x550>)
    2092:	4798      	blx	r3
							grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN
    2094:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    2098:	9301      	str	r3, [sp, #4]
    209a:	2100      	movs	r1, #0
    209c:	9100      	str	r1, [sp, #0]
    209e:	460b      	mov	r3, r1
    20a0:	22ff      	movs	r2, #255	; 0xff
    20a2:	4620      	mov	r0, r4
    20a4:	4c40      	ldr	r4, [pc, #256]	; (21a8 <grid_port_receive_decode+0x554>)
    20a6:	47a0      	blx	r4
    20a8:	e6ae      	b.n	1e08 <grid_port_receive_decode+0x1b4>
						validator &= por->partner_fi == (message[3] - por->direction + 6)%4;
    20aa:	f89b 3003 	ldrb.w	r3, [fp, #3]
    20ae:	7a6a      	ldrb	r2, [r5, #9]
    20b0:	1a9b      	subs	r3, r3, r2
    20b2:	3306      	adds	r3, #6
    20b4:	425a      	negs	r2, r3
    20b6:	f003 0303 	and.w	r3, r3, #3
    20ba:	f002 0203 	and.w	r2, r2, #3
    20be:	bf58      	it	pl
    20c0:	4253      	negpl	r3, r2
    20c2:	f642 7230 	movw	r2, #12080	; 0x2f30
    20c6:	5caa      	ldrb	r2, [r5, r2]
						validator &= local_token_received == por->ping_local_token;
    20c8:	f642 7131 	movw	r1, #12081	; 0x2f31
    20cc:	5c6c      	ldrb	r4, [r5, r1]
						validator &= partner_token_received == por->ping_partner_token;
    20ce:	f642 7132 	movw	r1, #12082	; 0x2f32
    20d2:	5c69      	ldrb	r1, [r5, r1]
    20d4:	4544      	cmp	r4, r8
    20d6:	bf08      	it	eq
    20d8:	42b1      	cmpeq	r1, r6
    20da:	bf0c      	ite	eq
    20dc:	2401      	moveq	r4, #1
    20de:	2400      	movne	r4, #0
    20e0:	4293      	cmp	r3, r2
    20e2:	bf14      	ite	ne
    20e4:	2400      	movne	r4, #0
    20e6:	f004 0401 	andeq.w	r4, r4, #1
						validator &= por->partner_hwcfg == grid_sys_read_hex_string_value(&message[length-10], 2, error_flag);
    20ea:	f642 732c 	movw	r3, #12076	; 0x2f2c
    20ee:	58ee      	ldr	r6, [r5, r3]
    20f0:	69fb      	ldr	r3, [r7, #28]
    20f2:	f1a3 000a 	sub.w	r0, r3, #10
    20f6:	2200      	movs	r2, #0
    20f8:	2102      	movs	r1, #2
    20fa:	4458      	add	r0, fp
    20fc:	4b24      	ldr	r3, [pc, #144]	; (2190 <grid_port_receive_decode+0x53c>)
    20fe:	4798      	blx	r3
						if (validator == 1){
    2100:	42b0      	cmp	r0, r6
    2102:	d101      	bne.n	2108 <grid_port_receive_decode+0x4b4>
    2104:	2c00      	cmp	r4, #0
    2106:	d13f      	bne.n	2188 <grid_port_receive_decode+0x534>
							por->partner_status = 0;
    2108:	2200      	movs	r2, #0
    210a:	f642 734b 	movw	r3, #12107	; 0x2f4b
    210e:	54ea      	strb	r2, [r5, r3]
							por->ping_partner_token = 255;
    2110:	22ff      	movs	r2, #255	; 0xff
    2112:	f642 7332 	movw	r3, #12082	; 0x2f32
    2116:	54ea      	strb	r2, [r5, r3]
							por->ping_local_token = 255;
    2118:	f642 7631 	movw	r6, #12081	; 0x2f31
    211c:	55aa      	strb	r2, [r5, r6]
							grid_sys_write_hex_string_value(&por->ping_packet[8], 2, por->ping_partner_token);
    211e:	2102      	movs	r1, #2
    2120:	f505 503c 	add.w	r0, r5, #12032	; 0x2f00
    2124:	303b      	adds	r0, #59	; 0x3b
    2126:	4c21      	ldr	r4, [pc, #132]	; (21ac <grid_port_receive_decode+0x558>)
    2128:	47a0      	blx	r4
							grid_sys_write_hex_string_value(&por->ping_packet[6], 2, por->ping_local_token);
    212a:	5daa      	ldrb	r2, [r5, r6]
    212c:	2102      	movs	r1, #2
    212e:	f505 503c 	add.w	r0, r5, #12032	; 0x2f00
    2132:	3039      	adds	r0, #57	; 0x39
    2134:	47a0      	blx	r4
							grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    2136:	f505 543c 	add.w	r4, r5, #12032	; 0x2f00
    213a:	3433      	adds	r4, #51	; 0x33
    213c:	f642 7347 	movw	r3, #12103	; 0x2f47
    2140:	5ced      	ldrb	r5, [r5, r3]
    2142:	4629      	mov	r1, r5
    2144:	4620      	mov	r0, r4
    2146:	4b1a      	ldr	r3, [pc, #104]	; (21b0 <grid_port_receive_decode+0x55c>)
    2148:	4798      	blx	r3
    214a:	4602      	mov	r2, r0
    214c:	4629      	mov	r1, r5
    214e:	4620      	mov	r0, r4
    2150:	4b18      	ldr	r3, [pc, #96]	; (21b4 <grid_port_receive_decode+0x560>)
    2152:	4798      	blx	r3
    2154:	e018      	b.n	2188 <grid_port_receive_decode+0x534>
				printf("{\"type\": \"WARNING\", \"data\": [\"Unknow Message Type\"]}\r\n");
    2156:	4818      	ldr	r0, [pc, #96]	; (21b8 <grid_port_receive_decode+0x564>)
    2158:	4b18      	ldr	r3, [pc, #96]	; (21bc <grid_port_receive_decode+0x568>)
    215a:	4798      	blx	r3
    215c:	e014      	b.n	2188 <grid_port_receive_decode+0x534>
	message = &buffer[0];
    215e:	f8d7 b01c 	ldr.w	fp, [r7, #28]
	por->rx_double_buffer_read_start_index = (por->rx_double_buffer_read_start_index + length)%GRID_DOUBLE_BUFFER_RX_SIZE;
    2162:	6a82      	ldr	r2, [r0, #40]	; 0x28
    2164:	4432      	add	r2, r6
    2166:	4b16      	ldr	r3, [pc, #88]	; (21c0 <grid_port_receive_decode+0x56c>)
    2168:	fba3 1302 	umull	r1, r3, r3, r2
    216c:	0b1b      	lsrs	r3, r3, #12
    216e:	f241 3188 	movw	r1, #5000	; 0x1388
    2172:	fb01 2313 	mls	r3, r1, r3, r2
    2176:	6283      	str	r3, [r0, #40]	; 0x28
	por->rx_double_buffer_seek_start_index =  por->rx_double_buffer_read_start_index;
    2178:	6243      	str	r3, [r0, #36]	; 0x24
	por->rx_double_buffer_status = 0;
    217a:	2300      	movs	r3, #0
    217c:	6203      	str	r3, [r0, #32]
	if (message[0] == GRID_CONST_SOH && message[length-1] == GRID_CONST_LF){
    217e:	f89b 3000 	ldrb.w	r3, [fp]
    2182:	2b01      	cmp	r3, #1
    2184:	f43f addd 	beq.w	1d42 <grid_port_receive_decode+0xee>
}
    2188:	372c      	adds	r7, #44	; 0x2c
    218a:	46bd      	mov	sp, r7
    218c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2190:	00005c49 	.word	0x00005c49
    2194:	20007260 	.word	0x20007260
    2198:	00005b85 	.word	0x00005b85
    219c:	00010cf8 	.word	0x00010cf8
    21a0:	00010bec 	.word	0x00010bec
    21a4:	0000f83d 	.word	0x0000f83d
    21a8:	00005bf5 	.word	0x00005bf5
    21ac:	00005c89 	.word	0x00005c89
    21b0:	00005ddd 	.word	0x00005ddd
    21b4:	00005e19 	.word	0x00005e19
    21b8:	00010d00 	.word	0x00010d00
    21bc:	0000f925 	.word	0x0000f925
    21c0:	d1b71759 	.word	0xd1b71759

000021c4 <grid_port_receive_task>:
void grid_port_receive_task(struct grid_port* por){
    21c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    21c8:	b083      	sub	sp, #12
    21ca:	4604      	mov	r4, r0
	if (por->usart_error_flag == 1){
    21cc:	7e03      	ldrb	r3, [r0, #24]
    21ce:	2b01      	cmp	r3, #1
    21d0:	d01c      	beq.n	220c <grid_port_receive_task+0x48>
	if	(por->rx_double_buffer_status == 0){
    21d2:	6a23      	ldr	r3, [r4, #32]
    21d4:	2b00      	cmp	r3, #0
    21d6:	f040 809f 	bne.w	2318 <grid_port_receive_task+0x154>
		if (por->usart!=NULL){ // His is GRID usart port
    21da:	6863      	ldr	r3, [r4, #4]
    21dc:	2b00      	cmp	r3, #0
    21de:	d039      	beq.n	2254 <grid_port_receive_task+0x90>
			if (por->rx_double_buffer_timeout > 1000){
    21e0:	69e3      	ldr	r3, [r4, #28]
    21e2:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
    21e6:	d933      	bls.n	2250 <grid_port_receive_task+0x8c>
				if (por->partner_status == 1){
    21e8:	f642 734b 	movw	r3, #12107	; 0x2f4b
    21ec:	5ce3      	ldrb	r3, [r4, r3]
    21ee:	2b01      	cmp	r3, #1
    21f0:	d01b      	beq.n	222a <grid_port_receive_task+0x66>
					if (por->rx_double_buffer_read_start_index == 0 && por->rx_double_buffer_seek_start_index == 0){
    21f2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    21f4:	b913      	cbnz	r3, 21fc <grid_port_receive_task+0x38>
    21f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
    21f8:	2b00      	cmp	r3, #0
    21fa:	d02b      	beq.n	2254 <grid_port_receive_task+0x90>
						GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout & Reset Receiver");
    21fc:	4950      	ldr	r1, [pc, #320]	; (2340 <grid_port_receive_task+0x17c>)
    21fe:	4851      	ldr	r0, [pc, #324]	; (2344 <grid_port_receive_task+0x180>)
    2200:	4b51      	ldr	r3, [pc, #324]	; (2348 <grid_port_receive_task+0x184>)
    2202:	4798      	blx	r3
						grid_port_reset_receiver(por);
    2204:	4620      	mov	r0, r4
    2206:	4b51      	ldr	r3, [pc, #324]	; (234c <grid_port_receive_task+0x188>)
    2208:	4798      	blx	r3
    220a:	e023      	b.n	2254 <grid_port_receive_task+0x90>
		por->usart_error_flag = 0;
    220c:	2500      	movs	r5, #0
    220e:	7605      	strb	r5, [r0, #24]
		grid_port_reset_receiver(por);
    2210:	4b4e      	ldr	r3, [pc, #312]	; (234c <grid_port_receive_task+0x188>)
    2212:	4798      	blx	r3
		grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 0, 500); // White triangle
    2214:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    2218:	9301      	str	r3, [sp, #4]
    221a:	9500      	str	r5, [sp, #0]
    221c:	23ff      	movs	r3, #255	; 0xff
    221e:	461a      	mov	r2, r3
    2220:	4619      	mov	r1, r3
    2222:	484b      	ldr	r0, [pc, #300]	; (2350 <grid_port_receive_task+0x18c>)
    2224:	4d4b      	ldr	r5, [pc, #300]	; (2354 <grid_port_receive_task+0x190>)
    2226:	47a8      	blx	r5
    2228:	e7d3      	b.n	21d2 <grid_port_receive_task+0xe>
					GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "Timeout Disconnect & Reset Receiver");
    222a:	494b      	ldr	r1, [pc, #300]	; (2358 <grid_port_receive_task+0x194>)
    222c:	4845      	ldr	r0, [pc, #276]	; (2344 <grid_port_receive_task+0x180>)
    222e:	4b46      	ldr	r3, [pc, #280]	; (2348 <grid_port_receive_task+0x184>)
    2230:	4798      	blx	r3
					grid_port_reset_receiver(por);
    2232:	4620      	mov	r0, r4
    2234:	4b45      	ldr	r3, [pc, #276]	; (234c <grid_port_receive_task+0x188>)
    2236:	4798      	blx	r3
					grid_sys_alert_set_alert(&grid_sys_state, 255, 255, 255, 0, 500);
    2238:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    223c:	9301      	str	r3, [sp, #4]
    223e:	2300      	movs	r3, #0
    2240:	9300      	str	r3, [sp, #0]
    2242:	23ff      	movs	r3, #255	; 0xff
    2244:	461a      	mov	r2, r3
    2246:	4619      	mov	r1, r3
    2248:	4841      	ldr	r0, [pc, #260]	; (2350 <grid_port_receive_task+0x18c>)
    224a:	4d42      	ldr	r5, [pc, #264]	; (2354 <grid_port_receive_task+0x190>)
    224c:	47a8      	blx	r5
    224e:	e001      	b.n	2254 <grid_port_receive_task+0x90>
				por->rx_double_buffer_timeout++;
    2250:	3301      	adds	r3, #1
    2252:	61e3      	str	r3, [r4, #28]
			if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    2254:	6a63      	ldr	r3, [r4, #36]	; 0x24
    2256:	18e1      	adds	r1, r4, r3
    2258:	f241 32b4 	movw	r2, #5044	; 0x13b4
    225c:	5c8a      	ldrb	r2, [r1, r2]
    225e:	2a0a      	cmp	r2, #10
    2260:	d013      	beq.n	228a <grid_port_receive_task+0xc6>
			else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    2262:	2a00      	cmp	r2, #0
    2264:	d068      	beq.n	2338 <grid_port_receive_task+0x174>
			if (por->rx_double_buffer_seek_start_index == por->rx_double_buffer_read_start_index-1 ||
    2266:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    2268:	1e51      	subs	r1, r2, #1
    226a:	428b      	cmp	r3, r1
    226c:	d01f      	beq.n	22ae <grid_port_receive_task+0xea>
    226e:	f44f 71f5 	mov.w	r1, #490	; 0x1ea
    2272:	f241 3087 	movw	r0, #4999	; 0x1387
				por->rx_double_buffer_timeout = 0;
    2276:	2600      	movs	r6, #0
			(por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    2278:	f8df e0e8 	ldr.w	lr, [pc, #232]	; 2364 <grid_port_receive_task+0x1a0>
    227c:	f241 3788 	movw	r7, #5000	; 0x1388
    2280:	f241 35b4 	movw	r5, #5044	; 0x13b4
			if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    2284:	f241 3c86 	movw	ip, #4998	; 0x1386
    2288:	e034      	b.n	22f4 <grid_port_receive_task+0x130>
				por->rx_double_buffer_status = 1;
    228a:	2301      	movs	r3, #1
    228c:	6223      	str	r3, [r4, #32]
				por->rx_double_buffer_timeout = 0;
    228e:	2300      	movs	r3, #0
    2290:	61e3      	str	r3, [r4, #28]
				return;
    2292:	e051      	b.n	2338 <grid_port_receive_task+0x174>
			(por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0) ||
    2294:	b15a      	cbz	r2, 22ae <grid_port_receive_task+0xea>
			(por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    2296:	4402      	add	r2, r0
    2298:	fbae 8302 	umull	r8, r3, lr, r2
    229c:	0b1b      	lsrs	r3, r3, #12
    229e:	fb07 2213 	mls	r2, r7, r3, r2
    22a2:	4422      	add	r2, r4
			(por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0) ||
    22a4:	5d53      	ldrb	r3, [r2, r5]
    22a6:	b913      	cbnz	r3, 22ae <grid_port_receive_task+0xea>
				por->rx_double_buffer_timeout = 0;
    22a8:	61e6      	str	r6, [r4, #28]
				por->rx_double_buffer_seek_start_index=0;
    22aa:	6266      	str	r6, [r4, #36]	; 0x24
    22ac:	e014      	b.n	22d8 <grid_port_receive_task+0x114>
				GRID_DEBUG_WARNING(GRID_DEBUG_CONTEXT_PORT, "rx_double_buffer overrun");
    22ae:	492b      	ldr	r1, [pc, #172]	; (235c <grid_port_receive_task+0x198>)
    22b0:	4824      	ldr	r0, [pc, #144]	; (2344 <grid_port_receive_task+0x180>)
    22b2:	4b25      	ldr	r3, [pc, #148]	; (2348 <grid_port_receive_task+0x184>)
    22b4:	4798      	blx	r3
				grid_port_reset_receiver(por);
    22b6:	4620      	mov	r0, r4
    22b8:	4b24      	ldr	r3, [pc, #144]	; (234c <grid_port_receive_task+0x188>)
    22ba:	4798      	blx	r3
				grid_sys_alert_set_alert(&grid_sys_state, 255, 0, 0, 2, 200); // RED
    22bc:	23c8      	movs	r3, #200	; 0xc8
    22be:	9301      	str	r3, [sp, #4]
    22c0:	2302      	movs	r3, #2
    22c2:	9300      	str	r3, [sp, #0]
    22c4:	2300      	movs	r3, #0
    22c6:	461a      	mov	r2, r3
    22c8:	21ff      	movs	r1, #255	; 0xff
    22ca:	4821      	ldr	r0, [pc, #132]	; (2350 <grid_port_receive_task+0x18c>)
    22cc:	4c21      	ldr	r4, [pc, #132]	; (2354 <grid_port_receive_task+0x190>)
    22ce:	47a0      	blx	r4
				return;
    22d0:	e032      	b.n	2338 <grid_port_receive_task+0x174>
				por->rx_double_buffer_timeout = 0;
    22d2:	61e6      	str	r6, [r4, #28]
				por->rx_double_buffer_seek_start_index++;
    22d4:	3301      	adds	r3, #1
    22d6:	6263      	str	r3, [r4, #36]	; 0x24
    22d8:	3901      	subs	r1, #1
    22da:	b289      	uxth	r1, r1
		for(uint16_t i = 0; i<490; i++){
    22dc:	b1d1      	cbz	r1, 2314 <grid_port_receive_task+0x150>
			if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 10){ // \n
    22de:	6a63      	ldr	r3, [r4, #36]	; 0x24
    22e0:	18e2      	adds	r2, r4, r3
    22e2:	5d52      	ldrb	r2, [r2, r5]
    22e4:	2a0a      	cmp	r2, #10
    22e6:	d0d0      	beq.n	228a <grid_port_receive_task+0xc6>
			else if (por->rx_double_buffer[por->rx_double_buffer_seek_start_index] == 0){
    22e8:	b332      	cbz	r2, 2338 <grid_port_receive_task+0x174>
			if (por->rx_double_buffer_seek_start_index == por->rx_double_buffer_read_start_index-1 ||
    22ea:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    22ec:	f102 38ff 	add.w	r8, r2, #4294967295
    22f0:	4543      	cmp	r3, r8
    22f2:	d0dc      	beq.n	22ae <grid_port_receive_task+0xea>
    22f4:	4283      	cmp	r3, r0
    22f6:	d0cd      	beq.n	2294 <grid_port_receive_task+0xd0>
			(por->rx_double_buffer[(por->rx_double_buffer_read_start_index + GRID_DOUBLE_BUFFER_RX_SIZE -1)%GRID_DOUBLE_BUFFER_RX_SIZE] !=0)
    22f8:	4402      	add	r2, r0
    22fa:	fbae 9802 	umull	r9, r8, lr, r2
    22fe:	ea4f 3818 	mov.w	r8, r8, lsr #12
    2302:	fb07 2218 	mls	r2, r7, r8, r2
    2306:	4422      	add	r2, r4
			(por->rx_double_buffer_seek_start_index == GRID_DOUBLE_BUFFER_RX_SIZE-1 && por->rx_double_buffer_read_start_index == 0) ||
    2308:	5d52      	ldrb	r2, [r2, r5]
    230a:	2a00      	cmp	r2, #0
    230c:	d1cf      	bne.n	22ae <grid_port_receive_task+0xea>
			if (por->rx_double_buffer_seek_start_index < GRID_DOUBLE_BUFFER_RX_SIZE-1){
    230e:	4563      	cmp	r3, ip
    2310:	d9df      	bls.n	22d2 <grid_port_receive_task+0x10e>
    2312:	e7c9      	b.n	22a8 <grid_port_receive_task+0xe4>
	if (por->rx_double_buffer_status == 0){
    2314:	6a23      	ldr	r3, [r4, #32]
    2316:	b17b      	cbz	r3, 2338 <grid_port_receive_task+0x174>
	if (por->rx_double_buffer_read_start_index < por->rx_double_buffer_seek_start_index){
    2318:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    231a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    231c:	4299      	cmp	r1, r3
		length = por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    231e:	bf32      	itee	cc
    2320:	3301      	addcc	r3, #1
		length = GRID_DOUBLE_BUFFER_RX_SIZE + por->rx_double_buffer_seek_start_index - por->rx_double_buffer_read_start_index + 1;
    2322:	f503 539c 	addcs.w	r3, r3, #4992	; 0x1380
    2326:	3309      	addcs	r3, #9
    2328:	1a5a      	subs	r2, r3, r1
	grid_port_receive_decode(por, por->rx_double_buffer_read_start_index, length);
    232a:	b292      	uxth	r2, r2
    232c:	b289      	uxth	r1, r1
    232e:	4620      	mov	r0, r4
    2330:	4b0b      	ldr	r3, [pc, #44]	; (2360 <grid_port_receive_task+0x19c>)
    2332:	4798      	blx	r3
	por->rx_double_buffer_status = 0;
    2334:	2300      	movs	r3, #0
    2336:	6223      	str	r3, [r4, #32]
}
    2338:	b003      	add	sp, #12
    233a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    233e:	bf00      	nop
    2340:	00010d90 	.word	0x00010d90
    2344:	00010bec 	.word	0x00010bec
    2348:	0000f83d 	.word	0x0000f83d
    234c:	00001ac1 	.word	0x00001ac1
    2350:	20007260 	.word	0x20007260
    2354:	00005bf5 	.word	0x00005bf5
    2358:	00010d6c 	.word	0x00010d6c
    235c:	00010dac 	.word	0x00010dac
    2360:	00001c55 	.word	0x00001c55
    2364:	d1b71759 	.word	0xd1b71759

00002368 <grid_buffer_read_size>:
	return 1;
}

uint16_t grid_buffer_read_size(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    2368:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    236c:	f8b0 23ec 	ldrh.w	r2, [r0, #1004]	; 0x3ec
    2370:	429a      	cmp	r2, r3
    2372:	d000      	beq.n	2376 <grid_buffer_read_size+0xe>
    2374:	e7fe      	b.n	2374 <grid_buffer_read_size+0xc>
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    2376:	f8b0 23ea 	ldrh.w	r2, [r0, #1002]	; 0x3ea
    237a:	429a      	cmp	r2, r3
    237c:	d000      	beq.n	2380 <grid_buffer_read_size+0x18>
    237e:	e7fe      	b.n	237e <grid_buffer_read_size+0x16>
uint16_t grid_buffer_read_size(struct grid_buffer* buf){
    2380:	b4f0      	push	{r4, r5, r6, r7}
		while(1){
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	
	if (buf->read_start == buf->write_start) {
    2382:	f8b0 53f2 	ldrh.w	r5, [r0, #1010]	; 0x3f2
    2386:	42ab      	cmp	r3, r5
    2388:	d028      	beq.n	23dc <grid_buffer_read_size+0x74>
	}
	
	
	
	// Seek message end character
	for (uint16_t i=0; i<buf->buffer_length; i++){
    238a:	8804      	ldrh	r4, [r0, #0]
    238c:	b314      	cbz	r4, 23d4 <grid_buffer_read_size+0x6c>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    238e:	4626      	mov	r6, r4
    2390:	fb93 f2f4 	sdiv	r2, r3, r4
    2394:	fb04 3212 	mls	r2, r4, r2, r3
		
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;
    2398:	b291      	uxth	r1, r2
    239a:	428d      	cmp	r5, r1
    239c:	d020      	beq.n	23e0 <grid_buffer_read_size+0x78>
		
		if (buf->buffer_storage[index] == '\n'){
    239e:	fa10 f282 	uxtah	r2, r0, r2
    23a2:	7892      	ldrb	r2, [r2, #2]
    23a4:	2a0a      	cmp	r2, #10
    23a6:	d116      	bne.n	23d6 <grid_buffer_read_size+0x6e>
    23a8:	2300      	movs	r3, #0
						
			return i+1; // packet length
    23aa:	3301      	adds	r3, #1
    23ac:	b298      	uxth	r0, r3
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    23ae:	bcf0      	pop	{r4, r5, r6, r7}
    23b0:	4770      	bx	lr
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    23b2:	fb92 f1f6 	sdiv	r1, r2, r6
    23b6:	fb06 2111 	mls	r1, r6, r1, r2
		if (index == buf->write_start) return 0;
    23ba:	b28f      	uxth	r7, r1
    23bc:	42bd      	cmp	r5, r7
    23be:	d011      	beq.n	23e4 <grid_buffer_read_size+0x7c>
    23c0:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    23c2:	fa10 f181 	uxtah	r1, r0, r1
    23c6:	7889      	ldrb	r1, [r1, #2]
    23c8:	290a      	cmp	r1, #10
    23ca:	d0ee      	beq.n	23aa <grid_buffer_read_size+0x42>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    23cc:	3301      	adds	r3, #1
    23ce:	b29b      	uxth	r3, r3
    23d0:	42a3      	cmp	r3, r4
    23d2:	d1ee      	bne.n	23b2 <grid_buffer_read_size+0x4a>
    23d4:	e7fe      	b.n	23d4 <grid_buffer_read_size+0x6c>
    23d6:	1c5a      	adds	r2, r3, #1
		if (buf->buffer_storage[index] == '\n'){
    23d8:	2300      	movs	r3, #0
    23da:	e7f7      	b.n	23cc <grid_buffer_read_size+0x64>
		return 0;
    23dc:	2000      	movs	r0, #0
    23de:	e7e6      	b.n	23ae <grid_buffer_read_size+0x46>
		if (index == buf->write_start) return 0;
    23e0:	2000      	movs	r0, #0
    23e2:	e7e4      	b.n	23ae <grid_buffer_read_size+0x46>
    23e4:	2000      	movs	r0, #0
    23e6:	e7e2      	b.n	23ae <grid_buffer_read_size+0x46>

000023e8 <grid_buffer_read_init>:

uint16_t grid_buffer_read_init(struct grid_buffer* buf){
	
	if (buf->read_active != buf->read_stop) {
    23e8:	f8b0 23ee 	ldrh.w	r2, [r0, #1006]	; 0x3ee
    23ec:	f8b0 33ec 	ldrh.w	r3, [r0, #1004]	; 0x3ec
    23f0:	4293      	cmp	r3, r2
    23f2:	d000      	beq.n	23f6 <grid_buffer_read_init+0xe>
    23f4:	e7fe      	b.n	23f4 <grid_buffer_read_init+0xc>
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	
	if (buf->read_start	 != buf->read_stop) {
    23f6:	f8b0 33ea 	ldrh.w	r3, [r0, #1002]	; 0x3ea
    23fa:	4293      	cmp	r3, r2
    23fc:	d000      	beq.n	2400 <grid_buffer_read_init+0x18>
    23fe:	e7fe      	b.n	23fe <grid_buffer_read_init+0x16>
uint16_t grid_buffer_read_init(struct grid_buffer* buf){
    2400:	b4f0      	push	{r4, r5, r6, r7}
		while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
		}	
	}
	
	if (buf->read_start == buf->write_start) {
    2402:	f8b0 53f2 	ldrh.w	r5, [r0, #1010]	; 0x3f2
    2406:	42aa      	cmp	r2, r5
    2408:	d032      	beq.n	2470 <grid_buffer_read_init+0x88>
	}
	
	
	
	// Seek message end character	
	for (uint16_t i=0; i<buf->buffer_length; i++){
    240a:	8804      	ldrh	r4, [r0, #0]
    240c:	b364      	cbz	r4, 2468 <grid_buffer_read_init+0x80>
		
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    240e:	4626      	mov	r6, r4
    2410:	fb92 f3f4 	sdiv	r3, r2, r4
    2414:	fb04 2313 	mls	r3, r4, r3, r2
			
		// Hit the write pointer, no message
		if (index == buf->write_start) return 0;	
    2418:	b299      	uxth	r1, r3
    241a:	428d      	cmp	r5, r1
    241c:	d02a      	beq.n	2474 <grid_buffer_read_init+0x8c>
    241e:	460b      	mov	r3, r1
					
		if (buf->buffer_storage[index] == '\n'){
    2420:	1841      	adds	r1, r0, r1
    2422:	7889      	ldrb	r1, [r1, #2]
    2424:	290a      	cmp	r1, #10
    2426:	d120      	bne.n	246a <grid_buffer_read_init+0x82>
    2428:	2100      	movs	r1, #0
								
			buf->read_stop = (index+1)%buf->buffer_length;
    242a:	3301      	adds	r3, #1
    242c:	fb93 f2f4 	sdiv	r2, r3, r4
    2430:	fb04 3312 	mls	r3, r4, r2, r3
    2434:	f8a0 33ec 	strh.w	r3, [r0, #1004]	; 0x3ec
					
			buf->read_length = i+1;
    2438:	1c4b      	adds	r3, r1, #1
    243a:	b29b      	uxth	r3, r3
    243c:	f8a0 33f0 	strh.w	r3, [r0, #1008]	; 0x3f0
	while(1){
		// TRAP: TRANSMISSION WAS NOT OVER YET
	}
	
	
}
    2440:	4618      	mov	r0, r3
    2442:	bcf0      	pop	{r4, r5, r6, r7}
    2444:	4770      	bx	lr
		uint16_t index = (buf->read_start + i)%buf->buffer_length;
    2446:	fb92 f3f6 	sdiv	r3, r2, r6
    244a:	fb06 2313 	mls	r3, r6, r3, r2
		if (index == buf->write_start) return 0;	
    244e:	b29f      	uxth	r7, r3
    2450:	42bd      	cmp	r5, r7
    2452:	d011      	beq.n	2478 <grid_buffer_read_init+0x90>
    2454:	463b      	mov	r3, r7
    2456:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    2458:	19c7      	adds	r7, r0, r7
    245a:	78bf      	ldrb	r7, [r7, #2]
    245c:	2f0a      	cmp	r7, #10
    245e:	d0e4      	beq.n	242a <grid_buffer_read_init+0x42>
	for (uint16_t i=0; i<buf->buffer_length; i++){
    2460:	3101      	adds	r1, #1
    2462:	b289      	uxth	r1, r1
    2464:	42a1      	cmp	r1, r4
    2466:	d1ee      	bne.n	2446 <grid_buffer_read_init+0x5e>
    2468:	e7fe      	b.n	2468 <grid_buffer_read_init+0x80>
    246a:	3201      	adds	r2, #1
		if (buf->buffer_storage[index] == '\n'){
    246c:	2100      	movs	r1, #0
    246e:	e7f7      	b.n	2460 <grid_buffer_read_init+0x78>
		return 0;
    2470:	2300      	movs	r3, #0
    2472:	e7e5      	b.n	2440 <grid_buffer_read_init+0x58>
		if (index == buf->write_start) return 0;	
    2474:	2300      	movs	r3, #0
    2476:	e7e3      	b.n	2440 <grid_buffer_read_init+0x58>
    2478:	2300      	movs	r3, #0
    247a:	e7e1      	b.n	2440 <grid_buffer_read_init+0x58>

0000247c <grid_buffer_read_character>:

uint8_t grid_buffer_read_character(struct grid_buffer* buf){
	
	// Check if packet is not over
	if (buf->read_active != buf->read_stop){
    247c:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    2480:	f8b0 13ec 	ldrh.w	r1, [r0, #1004]	; 0x3ec
    2484:	4299      	cmp	r1, r3
    2486:	d00f      	beq.n	24a8 <grid_buffer_read_character+0x2c>
uint8_t grid_buffer_read_character(struct grid_buffer* buf){
    2488:	b410      	push	{r4}
    248a:	4602      	mov	r2, r0
		
		uint8_t character = buf->buffer_storage[buf->read_active];
    248c:	18c1      	adds	r1, r0, r3
    248e:	7888      	ldrb	r0, [r1, #2]
		
		buf->read_active++;
    2490:	3301      	adds	r3, #1
		buf->read_active %= buf->buffer_length;
    2492:	b29b      	uxth	r3, r3
    2494:	8814      	ldrh	r4, [r2, #0]
    2496:	fbb3 f1f4 	udiv	r1, r3, r4
    249a:	fb04 3311 	mls	r3, r4, r1, r3
    249e:	f8a2 33ee 	strh.w	r3, [r2, #1006]	; 0x3ee
			// TRAP: TRANSMISSION WAS OVER ALREADY
		}
	}
	

}
    24a2:	f85d 4b04 	ldr.w	r4, [sp], #4
    24a6:	4770      	bx	lr
    24a8:	e7fe      	b.n	24a8 <grid_buffer_read_character+0x2c>

000024aa <grid_buffer_read_acknowledge>:

// TRANSMISSION WAS ACKNOWLEDGED, PACKET CAN BE DELETED
uint8_t grid_buffer_read_acknowledge(struct grid_buffer* buf){
	
	// Check if packet is really over
	if (buf->read_active == buf->read_stop){
    24aa:	f8b0 33ee 	ldrh.w	r3, [r0, #1006]	; 0x3ee
    24ae:	f8b0 23ec 	ldrh.w	r2, [r0, #1004]	; 0x3ec
    24b2:	429a      	cmp	r2, r3
    24b4:	d000      	beq.n	24b8 <grid_buffer_read_acknowledge+0xe>
    24b6:	e7fe      	b.n	24b6 <grid_buffer_read_acknowledge+0xc>
		buf->read_start = buf->read_stop;
    24b8:	f8a0 33ea 	strh.w	r3, [r0, #1002]	; 0x3ea
			// TRAP: TRANSMISSION WAS NOT OVER YET
		}
	}
	

}
    24bc:	2001      	movs	r0, #1
    24be:	4770      	bx	lr

000024c0 <grid_port_init>:
	buf->read_start  = buf->read_stop;
	
	return 1;
}

void grid_port_init(volatile struct grid_port* por, struct usart_async_descriptor*  usart, uint8_t type, uint8_t dir, uint8_t dma){
    24c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    24c4:	b086      	sub	sp, #24
    24c6:	4604      	mov	r4, r0
    24c8:	460f      	mov	r7, r1
    24ca:	4615      	mov	r5, r2
    24cc:	4698      	mov	r8, r3
	
	grid_buffer_init(&por->tx_buffer, GRID_BUFFER_SIZE);
    24ce:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    24d2:	f500 501c 	add.w	r0, r0, #9984	; 0x2700
    24d6:	303c      	adds	r0, #60	; 0x3c
    24d8:	4e53      	ldr	r6, [pc, #332]	; (2628 <grid_port_init+0x168>)
    24da:	47b0      	blx	r6
	grid_buffer_init(&por->rx_buffer, GRID_BUFFER_SIZE);
    24dc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
    24e0:	f504 502c 	add.w	r0, r4, #11008	; 0x2b00
    24e4:	3034      	adds	r0, #52	; 0x34
    24e6:	47b0      	blx	r6
	
	
	por->cooldown = 0;
    24e8:	2300      	movs	r3, #0
    24ea:	6023      	str	r3, [r4, #0]
	
	por->dma_channel = dma;
    24ec:	f89d 2030 	ldrb.w	r2, [sp, #48]	; 0x30
    24f0:	72a2      	strb	r2, [r4, #10]
	
	por->direction = dir;
    24f2:	f884 8009 	strb.w	r8, [r4, #9]
	
	por->usart	= usart;
    24f6:	6067      	str	r7, [r4, #4]
	por->type		= type;
    24f8:	7225      	strb	r5, [r4, #8]
	
	por->tx_double_buffer_status	= 0;
    24fa:	81a3      	strh	r3, [r4, #12]
	por->rx_double_buffer_status	= 0;
    24fc:	6223      	str	r3, [r4, #32]
	
	
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;		
    24fe:	4618      	mov	r0, r3
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    2500:	f241 3188 	movw	r1, #5000	; 0x1388
		por->tx_double_buffer[i] = 0;		
    2504:	18e2      	adds	r2, r4, r3
    2506:	f882 002c 	strb.w	r0, [r2, #44]	; 0x2c
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    250a:	3301      	adds	r3, #1
    250c:	428b      	cmp	r3, r1
    250e:	d1f9      	bne.n	2504 <grid_port_init+0x44>
    2510:	2300      	movs	r3, #0
	}
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
		por->rx_double_buffer[i] = 0;
    2512:	f241 36b4 	movw	r6, #5044	; 0x13b4
    2516:	4618      	mov	r0, r3
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    2518:	f241 3188 	movw	r1, #5000	; 0x1388
		por->rx_double_buffer[i] = 0;
    251c:	18e2      	adds	r2, r4, r3
    251e:	5590      	strb	r0, [r2, r6]
	for (uint32_t i=0; i<GRID_DOUBLE_BUFFER_RX_SIZE; i++){
    2520:	3301      	adds	r3, #1
    2522:	428b      	cmp	r3, r1
    2524:	d1fa      	bne.n	251c <grid_port_init+0x5c>
	}
	
	por->partner_fi = 0;
    2526:	2300      	movs	r3, #0
    2528:	f642 7230 	movw	r2, #12080	; 0x2f30
    252c:	54a3      	strb	r3, [r4, r2]
	
	por->partner_hwcfg = 0;
    252e:	f642 722c 	movw	r2, #12076	; 0x2f2c
    2532:	50a3      	str	r3, [r4, r2]
	por->partner_status = 1;
    2534:	2101      	movs	r1, #1
    2536:	f642 724b 	movw	r2, #12107	; 0x2f4b
    253a:	54a1      	strb	r1, [r4, r2]
	
	por->ping_local_token = 255;
    253c:	22ff      	movs	r2, #255	; 0xff
    253e:	f642 7131 	movw	r1, #12081	; 0x2f31
    2542:	5462      	strb	r2, [r4, r1]
	por->ping_partner_token = 255;
    2544:	f642 7132 	movw	r1, #12082	; 0x2f32
    2548:	5462      	strb	r2, [r4, r1]
	
	por->ping_flag = 0;
    254a:	f642 7248 	movw	r2, #12104	; 0x2f48
    254e:	54a3      	strb	r3, [r4, r2]
	
	if (type == GRID_PORT_TYPE_USART){	
    2550:	2d01      	cmp	r5, #1
    2552:	d006      	beq.n	2562 <grid_port_init+0xa2>
			por->dy = 0;
		}
		
	}
	else{
		por->partner_status = 1; //UI AND USB are considered to be connected by default
    2554:	2201      	movs	r2, #1
    2556:	f642 734b 	movw	r3, #12107	; 0x2f4b
    255a:	54e2      	strb	r2, [r4, r3]
	}
	
}
    255c:	b006      	add	sp, #24
    255e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		por->partner_status = 0;
    2562:	f642 724b 	movw	r2, #12107	; 0x2f4b
    2566:	54a3      	strb	r3, [r4, r2]
		por->partner_fi = 0;
    2568:	f642 7230 	movw	r2, #12080	; 0x2f30
    256c:	54a3      	strb	r3, [r4, r2]
		sprintf(por->ping_packet, "%c%c%c%c%02x%02x%02x%c00\n", GRID_CONST_SOH, GRID_CONST_DCT, GRID_CONST_BELL, por->direction, grid_sys_get_hwcfg(), 255, 255, GRID_CONST_EOT);
    256e:	f504 553c 	add.w	r5, r4, #12032	; 0x2f00
    2572:	3533      	adds	r5, #51	; 0x33
    2574:	7a66      	ldrb	r6, [r4, #9]
    2576:	b2f6      	uxtb	r6, r6
    2578:	4b2c      	ldr	r3, [pc, #176]	; (262c <grid_port_init+0x16c>)
    257a:	4798      	blx	r3
    257c:	2304      	movs	r3, #4
    257e:	9305      	str	r3, [sp, #20]
    2580:	23ff      	movs	r3, #255	; 0xff
    2582:	9304      	str	r3, [sp, #16]
    2584:	9303      	str	r3, [sp, #12]
    2586:	9002      	str	r0, [sp, #8]
    2588:	9601      	str	r6, [sp, #4]
    258a:	2307      	movs	r3, #7
    258c:	9300      	str	r3, [sp, #0]
    258e:	230e      	movs	r3, #14
    2590:	2201      	movs	r2, #1
    2592:	4927      	ldr	r1, [pc, #156]	; (2630 <grid_port_init+0x170>)
    2594:	4628      	mov	r0, r5
    2596:	4e27      	ldr	r6, [pc, #156]	; (2634 <grid_port_init+0x174>)
    2598:	47b0      	blx	r6
		por->ping_packet_length = strlen(por->ping_packet);	
    259a:	4628      	mov	r0, r5
    259c:	4b26      	ldr	r3, [pc, #152]	; (2638 <grid_port_init+0x178>)
    259e:	4798      	blx	r3
    25a0:	b2c0      	uxtb	r0, r0
    25a2:	f642 7347 	movw	r3, #12103	; 0x2f47
    25a6:	54e0      	strb	r0, [r4, r3]
		grid_msg_checksum_write(por->ping_packet, por->ping_packet_length, grid_msg_calculate_checksum_of_packet_string(por->ping_packet, por->ping_packet_length));
    25a8:	5ce6      	ldrb	r6, [r4, r3]
    25aa:	b2f6      	uxtb	r6, r6
    25ac:	5ce1      	ldrb	r1, [r4, r3]
    25ae:	4628      	mov	r0, r5
    25b0:	4b22      	ldr	r3, [pc, #136]	; (263c <grid_port_init+0x17c>)
    25b2:	4798      	blx	r3
    25b4:	4602      	mov	r2, r0
    25b6:	4631      	mov	r1, r6
    25b8:	4628      	mov	r0, r5
    25ba:	4b21      	ldr	r3, [pc, #132]	; (2640 <grid_port_init+0x180>)
    25bc:	4798      	blx	r3
		if (por->direction == GRID_CONST_NORTH){
    25be:	7a63      	ldrb	r3, [r4, #9]
    25c0:	b2db      	uxtb	r3, r3
    25c2:	2b11      	cmp	r3, #17
    25c4:	d014      	beq.n	25f0 <grid_port_init+0x130>
		else if (por->direction == GRID_CONST_EAST){
    25c6:	7a63      	ldrb	r3, [r4, #9]
    25c8:	b2db      	uxtb	r3, r3
    25ca:	2b12      	cmp	r3, #18
    25cc:	d019      	beq.n	2602 <grid_port_init+0x142>
		else if (por->direction == GRID_CONST_SOUTH){
    25ce:	7a63      	ldrb	r3, [r4, #9]
    25d0:	b2db      	uxtb	r3, r3
    25d2:	2b13      	cmp	r3, #19
    25d4:	d01e      	beq.n	2614 <grid_port_init+0x154>
		else if (por->direction == GRID_CONST_WEST){
    25d6:	7a63      	ldrb	r3, [r4, #9]
    25d8:	b2db      	uxtb	r3, r3
    25da:	2b14      	cmp	r3, #20
    25dc:	d1be      	bne.n	255c <grid_port_init+0x9c>
			por->dx = -1;
    25de:	22ff      	movs	r2, #255	; 0xff
    25e0:	f642 7349 	movw	r3, #12105	; 0x2f49
    25e4:	54e2      	strb	r2, [r4, r3]
			por->dy = 0;
    25e6:	2200      	movs	r2, #0
    25e8:	f642 734a 	movw	r3, #12106	; 0x2f4a
    25ec:	54e2      	strb	r2, [r4, r3]
    25ee:	e7b5      	b.n	255c <grid_port_init+0x9c>
			por->dx = 0;
    25f0:	2200      	movs	r2, #0
    25f2:	f642 7349 	movw	r3, #12105	; 0x2f49
    25f6:	54e2      	strb	r2, [r4, r3]
			por->dy = 1;
    25f8:	2201      	movs	r2, #1
    25fa:	f642 734a 	movw	r3, #12106	; 0x2f4a
    25fe:	54e2      	strb	r2, [r4, r3]
    2600:	e7ac      	b.n	255c <grid_port_init+0x9c>
			por->dx = 1;
    2602:	2201      	movs	r2, #1
    2604:	f642 7349 	movw	r3, #12105	; 0x2f49
    2608:	54e2      	strb	r2, [r4, r3]
			por->dy = 0;
    260a:	2200      	movs	r2, #0
    260c:	f642 734a 	movw	r3, #12106	; 0x2f4a
    2610:	54e2      	strb	r2, [r4, r3]
    2612:	e7a3      	b.n	255c <grid_port_init+0x9c>
			por->dx = 0;
    2614:	2200      	movs	r2, #0
    2616:	f642 7349 	movw	r3, #12105	; 0x2f49
    261a:	54e2      	strb	r2, [r4, r3]
			por->dy = -1;
    261c:	22ff      	movs	r2, #255	; 0xff
    261e:	f642 734a 	movw	r3, #12106	; 0x2f4a
    2622:	54e2      	strb	r2, [r4, r3]
    2624:	e79a      	b.n	255c <grid_port_init+0x9c>
    2626:	bf00      	nop
    2628:	00001b5d 	.word	0x00001b5d
    262c:	00005ced 	.word	0x00005ced
    2630:	00010dc8 	.word	0x00010dc8
    2634:	0000fb29 	.word	0x0000fb29
    2638:	0000fb71 	.word	0x0000fb71
    263c:	00005ddd 	.word	0x00005ddd
    2640:	00005e19 	.word	0x00005e19

00002644 <grid_port_init_all>:

void grid_port_init_all(void){
    2644:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    2648:	b082      	sub	sp, #8
	
	grid_port_init(&GRID_PORT_N, &USART_NORTH, GRID_PORT_TYPE_USART, GRID_CONST_NORTH ,0);
    264a:	2600      	movs	r6, #0
    264c:	9600      	str	r6, [sp, #0]
    264e:	2311      	movs	r3, #17
    2650:	2201      	movs	r2, #1
    2652:	491b      	ldr	r1, [pc, #108]	; (26c0 <grid_port_init_all+0x7c>)
    2654:	481b      	ldr	r0, [pc, #108]	; (26c4 <grid_port_init_all+0x80>)
    2656:	4d1c      	ldr	r5, [pc, #112]	; (26c8 <grid_port_init_all+0x84>)
    2658:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_E, &USART_EAST,  GRID_PORT_TYPE_USART, GRID_CONST_EAST  ,1);
    265a:	2401      	movs	r4, #1
    265c:	9400      	str	r4, [sp, #0]
    265e:	2312      	movs	r3, #18
    2660:	4622      	mov	r2, r4
    2662:	491a      	ldr	r1, [pc, #104]	; (26cc <grid_port_init_all+0x88>)
    2664:	481a      	ldr	r0, [pc, #104]	; (26d0 <grid_port_init_all+0x8c>)
    2666:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_S, &USART_SOUTH, GRID_PORT_TYPE_USART, GRID_CONST_SOUTH ,2);
    2668:	f04f 0902 	mov.w	r9, #2
    266c:	f8cd 9000 	str.w	r9, [sp]
    2670:	2313      	movs	r3, #19
    2672:	4622      	mov	r2, r4
    2674:	4917      	ldr	r1, [pc, #92]	; (26d4 <grid_port_init_all+0x90>)
    2676:	4818      	ldr	r0, [pc, #96]	; (26d8 <grid_port_init_all+0x94>)
    2678:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_W, &USART_WEST,  GRID_PORT_TYPE_USART, GRID_CONST_WEST  ,3);
    267a:	2703      	movs	r7, #3
    267c:	9700      	str	r7, [sp, #0]
    267e:	2314      	movs	r3, #20
    2680:	4622      	mov	r2, r4
    2682:	4916      	ldr	r1, [pc, #88]	; (26dc <grid_port_init_all+0x98>)
    2684:	4816      	ldr	r0, [pc, #88]	; (26e0 <grid_port_init_all+0x9c>)
    2686:	47a8      	blx	r5
	
	grid_port_init(&GRID_PORT_U, NULL, GRID_PORT_TYPE_UI, 0, -1);
    2688:	f8df 805c 	ldr.w	r8, [pc, #92]	; 26e8 <grid_port_init_all+0xa4>
    268c:	f04f 0aff 	mov.w	sl, #255	; 0xff
    2690:	f8cd a000 	str.w	sl, [sp]
    2694:	4633      	mov	r3, r6
    2696:	463a      	mov	r2, r7
    2698:	4631      	mov	r1, r6
    269a:	4640      	mov	r0, r8
    269c:	47a8      	blx	r5
	grid_port_init(&GRID_PORT_H, NULL, GRID_PORT_TYPE_USB, 0, -1);	
    269e:	4f11      	ldr	r7, [pc, #68]	; (26e4 <grid_port_init_all+0xa0>)
    26a0:	f8cd a000 	str.w	sl, [sp]
    26a4:	4633      	mov	r3, r6
    26a6:	464a      	mov	r2, r9
    26a8:	4631      	mov	r1, r6
    26aa:	4638      	mov	r0, r7
    26ac:	47a8      	blx	r5
	
	GRID_PORT_U.partner_status = 1; // UI IS ALWAYS CONNECTED
    26ae:	f642 734b 	movw	r3, #12107	; 0x2f4b
    26b2:	f808 4003 	strb.w	r4, [r8, r3]
	GRID_PORT_H.partner_status = 1; // HOST IS ALWAYS CONNECTED (Not really!)
    26b6:	54fc      	strb	r4, [r7, r3]
	
	
}
    26b8:	b002      	add	sp, #8
    26ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    26be:	bf00      	nop
    26c0:	200011d4 	.word	0x200011d4
    26c4:	200013a8 	.word	0x200013a8
    26c8:	000024c1 	.word	0x000024c1
    26cc:	20001180 	.word	0x20001180
    26d0:	20010f38 	.word	0x20010f38
    26d4:	200012d8 	.word	0x200012d8
    26d8:	2000af9c 	.word	0x2000af9c
    26dc:	20001288 	.word	0x20001288
    26e0:	20007b9c 	.word	0x20007b9c
    26e4:	2000deec 	.word	0x2000deec
    26e8:	20004308 	.word	0x20004308

000026ec <grid_port_process_inbound>:


//=============================== PROCESS INBOUND ==============================//


uint8_t grid_port_process_inbound(struct grid_port* por, uint8_t loopback){
    26ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    26f0:	b095      	sub	sp, #84	; 0x54
    26f2:	af02      	add	r7, sp, #8
    26f4:	4605      	mov	r5, r0
    26f6:	60f9      	str	r1, [r7, #12]
	
	uint16_t packet_size = grid_buffer_read_size(&por->rx_buffer);
    26f8:	f500 532c 	add.w	r3, r0, #11008	; 0x2b00
    26fc:	3334      	adds	r3, #52	; 0x34
    26fe:	613b      	str	r3, [r7, #16]
    2700:	4618      	mov	r0, r3
    2702:	4b60      	ldr	r3, [pc, #384]	; (2884 <grid_port_process_inbound+0x198>)
    2704:	4798      	blx	r3
	
	if (!packet_size){
    2706:	b920      	cbnz	r0, 2712 <grid_port_process_inbound+0x26>
		
		// NO PACKET IN RX BUFFER
		return 0;
    2708:	2000      	movs	r0, #0
		}	

		return 1;
	}
		
}
    270a:	374c      	adds	r7, #76	; 0x4c
    270c:	46bd      	mov	sp, r7
    270e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2712:	4680      	mov	r8, r0
	}else{
    2714:	f8c7 d004 	str.w	sp, [r7, #4]
		port_array_default[0] = &GRID_PORT_N;
    2718:	4b5b      	ldr	r3, [pc, #364]	; (2888 <grid_port_process_inbound+0x19c>)
    271a:	61bb      	str	r3, [r7, #24]
		port_array_default[1] = &GRID_PORT_E;
    271c:	4b5b      	ldr	r3, [pc, #364]	; (288c <grid_port_process_inbound+0x1a0>)
    271e:	61fb      	str	r3, [r7, #28]
		port_array_default[2] = &GRID_PORT_S;
    2720:	4b5b      	ldr	r3, [pc, #364]	; (2890 <grid_port_process_inbound+0x1a4>)
    2722:	623b      	str	r3, [r7, #32]
		port_array_default[3] = &GRID_PORT_W;
    2724:	4b5b      	ldr	r3, [pc, #364]	; (2894 <grid_port_process_inbound+0x1a8>)
    2726:	627b      	str	r3, [r7, #36]	; 0x24
		port_array_default[4] = &GRID_PORT_U;
    2728:	4b5b      	ldr	r3, [pc, #364]	; (2898 <grid_port_process_inbound+0x1ac>)
    272a:	62bb      	str	r3, [r7, #40]	; 0x28
		port_array_default[5] = &GRID_PORT_H;
    272c:	4b5b      	ldr	r3, [pc, #364]	; (289c <grid_port_process_inbound+0x1b0>)
    272e:	62fb      	str	r3, [r7, #44]	; 0x2c
    2730:	f107 0318 	add.w	r3, r7, #24
    2734:	f107 0030 	add.w	r0, r7, #48	; 0x30
		uint8_t j=0;
    2738:	2400      	movs	r4, #0
			if (port_array_default[i]->partner_status != 0){
    273a:	f642 714b 	movw	r1, #12107	; 0x2f4b
    273e:	e001      	b.n	2744 <grid_port_process_inbound+0x58>
		for(uint8_t i=0; i<port_count; i++){
    2740:	4283      	cmp	r3, r0
    2742:	d00d      	beq.n	2760 <grid_port_process_inbound+0x74>
			if (port_array_default[i]->partner_status != 0){
    2744:	f853 2b04 	ldr.w	r2, [r3], #4
    2748:	5c56      	ldrb	r6, [r2, r1]
    274a:	2e00      	cmp	r6, #0
    274c:	d0f8      	beq.n	2740 <grid_port_process_inbound+0x54>
				port_array[j] = port_array_default[i];
    274e:	f107 0648 	add.w	r6, r7, #72	; 0x48
    2752:	eb06 0684 	add.w	r6, r6, r4, lsl #2
    2756:	f846 2c18 	str.w	r2, [r6, #-24]
				j++;
    275a:	3401      	adds	r4, #1
    275c:	b2e4      	uxtb	r4, r4
    275e:	e7ef      	b.n	2740 <grid_port_process_inbound+0x54>
		for (uint8_t i=0; i<port_count; i++)
    2760:	2c00      	cmp	r4, #0
    2762:	d07d      	beq.n	2860 <grid_port_process_inbound+0x174>
    2764:	f107 0930 	add.w	r9, r7, #48	; 0x30
    2768:	1e66      	subs	r6, r4, #1
    276a:	b2f6      	uxtb	r6, r6
    276c:	3601      	adds	r6, #1
    276e:	eb09 0686 	add.w	r6, r9, r6, lsl #2
				if (packet_size > grid_buffer_write_size(&port_array[i]->tx_buffer)){
    2772:	f242 7b3c 	movw	fp, #10044	; 0x273c
    2776:	f8df a144 	ldr.w	sl, [pc, #324]	; 28bc <grid_port_process_inbound+0x1d0>
    277a:	f8c7 9014 	str.w	r9, [r7, #20]
    277e:	e006      	b.n	278e <grid_port_process_inbound+0xa2>
    2780:	4458      	add	r0, fp
    2782:	47d0      	blx	sl
    2784:	4580      	cmp	r8, r0
    2786:	d80c      	bhi.n	27a2 <grid_port_process_inbound+0xb6>
		for (uint8_t i=0; i<port_count; i++)
    2788:	697b      	ldr	r3, [r7, #20]
    278a:	42b3      	cmp	r3, r6
    278c:	d017      	beq.n	27be <grid_port_process_inbound+0xd2>
			if (port_array[i] != por || loopback){
    278e:	697b      	ldr	r3, [r7, #20]
    2790:	f853 0b04 	ldr.w	r0, [r3], #4
    2794:	617b      	str	r3, [r7, #20]
    2796:	4285      	cmp	r5, r0
    2798:	d1f2      	bne.n	2780 <grid_port_process_inbound+0x94>
    279a:	68fb      	ldr	r3, [r7, #12]
    279c:	2b00      	cmp	r3, #0
    279e:	d0f3      	beq.n	2788 <grid_port_process_inbound+0x9c>
    27a0:	e7ee      	b.n	2780 <grid_port_process_inbound+0x94>
					grid_sys_alert_set_alert(&grid_sys_state, 100,100,0,2,200);
    27a2:	23c8      	movs	r3, #200	; 0xc8
    27a4:	9301      	str	r3, [sp, #4]
    27a6:	2302      	movs	r3, #2
    27a8:	9300      	str	r3, [sp, #0]
    27aa:	2300      	movs	r3, #0
    27ac:	2264      	movs	r2, #100	; 0x64
    27ae:	4611      	mov	r1, r2
    27b0:	483b      	ldr	r0, [pc, #236]	; (28a0 <grid_port_process_inbound+0x1b4>)
    27b2:	4c3c      	ldr	r4, [pc, #240]	; (28a4 <grid_port_process_inbound+0x1b8>)
    27b4:	47a0      	blx	r4
					return 0;
    27b6:	2000      	movs	r0, #0
    27b8:	f8d7 d004 	ldr.w	sp, [r7, #4]
    27bc:	e7a5      	b.n	270a <grid_port_process_inbound+0x1e>
    27be:	469b      	mov	fp, r3
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    27c0:	6938      	ldr	r0, [r7, #16]
    27c2:	4b39      	ldr	r3, [pc, #228]	; (28a8 <grid_port_process_inbound+0x1bc>)
    27c4:	4798      	blx	r3
    27c6:	4580      	cmp	r8, r0
    27c8:	d000      	beq.n	27cc <grid_port_process_inbound+0xe0>
    27ca:	e7fe      	b.n	27ca <grid_port_process_inbound+0xde>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    27cc:	f242 7a3c 	movw	sl, #10044	; 0x273c
    27d0:	4e36      	ldr	r6, [pc, #216]	; (28ac <grid_port_process_inbound+0x1c0>)
    27d2:	e003      	b.n	27dc <grid_port_process_inbound+0xf0>
			if (port_array[i] != por || loopback){
    27d4:	68fb      	ldr	r3, [r7, #12]
    27d6:	b92b      	cbnz	r3, 27e4 <grid_port_process_inbound+0xf8>
		for (uint8_t i=0; i<port_count; i++)
    27d8:	45d9      	cmp	r9, fp
    27da:	d046      	beq.n	286a <grid_port_process_inbound+0x17e>
			if (port_array[i] != por || loopback){
    27dc:	f859 0b04 	ldr.w	r0, [r9], #4
    27e0:	4285      	cmp	r5, r0
    27e2:	d0f7      	beq.n	27d4 <grid_port_process_inbound+0xe8>
				grid_buffer_write_init(&port_array[i]->tx_buffer, packet_size);
    27e4:	4641      	mov	r1, r8
    27e6:	4450      	add	r0, sl
    27e8:	47b0      	blx	r6
    27ea:	e7f5      	b.n	27d8 <grid_port_process_inbound+0xec>
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    27ec:	68b9      	ldr	r1, [r7, #8]
    27ee:	4448      	add	r0, r9
    27f0:	47d0      	blx	sl
			for (uint8_t i=0; i<port_count; i++){
    27f2:	697b      	ldr	r3, [r7, #20]
    27f4:	42b3      	cmp	r3, r6
    27f6:	d007      	beq.n	2808 <grid_port_process_inbound+0x11c>
				if (port_array[i] != por || loopback){
    27f8:	f856 0b04 	ldr.w	r0, [r6], #4
    27fc:	4285      	cmp	r5, r0
    27fe:	d1f5      	bne.n	27ec <grid_port_process_inbound+0x100>
    2800:	68fb      	ldr	r3, [r7, #12]
    2802:	2b00      	cmp	r3, #0
    2804:	d0f5      	beq.n	27f2 <grid_port_process_inbound+0x106>
    2806:	e7f1      	b.n	27ec <grid_port_process_inbound+0x100>
    2808:	f10b 0b01 	add.w	fp, fp, #1
		for (uint16_t j=0; j<packet_size; j++)
    280c:	fa1f f38b 	uxth.w	r3, fp
    2810:	4543      	cmp	r3, r8
    2812:	d20a      	bcs.n	282a <grid_port_process_inbound+0x13e>
			uint8_t character = grid_buffer_read_character(&por->rx_buffer);
    2814:	6938      	ldr	r0, [r7, #16]
    2816:	4b26      	ldr	r3, [pc, #152]	; (28b0 <grid_port_process_inbound+0x1c4>)
    2818:	4798      	blx	r3
    281a:	60b8      	str	r0, [r7, #8]
			for (uint8_t i=0; i<port_count; i++){
    281c:	2c00      	cmp	r4, #0
    281e:	d0f3      	beq.n	2808 <grid_port_process_inbound+0x11c>
    2820:	f107 0630 	add.w	r6, r7, #48	; 0x30
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    2824:	f242 793c 	movw	r9, #10044	; 0x273c
    2828:	e7e6      	b.n	27f8 <grid_port_process_inbound+0x10c>
		grid_buffer_read_acknowledge(&por->rx_buffer);
    282a:	6938      	ldr	r0, [r7, #16]
    282c:	4b21      	ldr	r3, [pc, #132]	; (28b4 <grid_port_process_inbound+0x1c8>)
    282e:	4798      	blx	r3
		for (uint8_t i=0; i<port_count; i++)
    2830:	b1a4      	cbz	r4, 285c <grid_port_process_inbound+0x170>
    2832:	f107 0430 	add.w	r4, r7, #48	; 0x30
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    2836:	f242 783c 	movw	r8, #10044	; 0x273c
    283a:	4e1f      	ldr	r6, [pc, #124]	; (28b8 <grid_port_process_inbound+0x1cc>)
    283c:	697b      	ldr	r3, [r7, #20]
    283e:	4699      	mov	r9, r3
    2840:	e003      	b.n	284a <grid_port_process_inbound+0x15e>
			if (port_array[i] != por || loopback){
    2842:	68fb      	ldr	r3, [r7, #12]
    2844:	b92b      	cbnz	r3, 2852 <grid_port_process_inbound+0x166>
		for (uint8_t i=0; i<port_count; i++)
    2846:	45a1      	cmp	r9, r4
    2848:	d006      	beq.n	2858 <grid_port_process_inbound+0x16c>
			if (port_array[i] != por || loopback){
    284a:	f854 0b04 	ldr.w	r0, [r4], #4
    284e:	4285      	cmp	r5, r0
    2850:	d0f7      	beq.n	2842 <grid_port_process_inbound+0x156>
				grid_buffer_write_acknowledge(&port_array[i]->tx_buffer);
    2852:	4440      	add	r0, r8
    2854:	47b0      	blx	r6
    2856:	e7f6      	b.n	2846 <grid_port_process_inbound+0x15a>
		return 1;
    2858:	2001      	movs	r0, #1
    285a:	e7ad      	b.n	27b8 <grid_port_process_inbound+0xcc>
    285c:	2001      	movs	r0, #1
    285e:	e7ab      	b.n	27b8 <grid_port_process_inbound+0xcc>
		if (packet_size != grid_buffer_read_init(&por->rx_buffer)){
    2860:	6938      	ldr	r0, [r7, #16]
    2862:	4b11      	ldr	r3, [pc, #68]	; (28a8 <grid_port_process_inbound+0x1bc>)
    2864:	4798      	blx	r3
    2866:	4540      	cmp	r0, r8
    2868:	d1af      	bne.n	27ca <grid_port_process_inbound+0xde>
    286a:	1e63      	subs	r3, r4, #1
    286c:	b2db      	uxtb	r3, r3
    286e:	f107 0248 	add.w	r2, r7, #72	; 0x48
    2872:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    2876:	3b14      	subs	r3, #20
		for (uint8_t i=0; i<port_count; i++)
    2878:	f04f 0b00 	mov.w	fp, #0
					grid_buffer_write_character(&port_array[i]->tx_buffer, character);
    287c:	f8df a040 	ldr.w	sl, [pc, #64]	; 28c0 <grid_port_process_inbound+0x1d4>
    2880:	617b      	str	r3, [r7, #20]
    2882:	e7c7      	b.n	2814 <grid_port_process_inbound+0x128>
    2884:	00002369 	.word	0x00002369
    2888:	200013a8 	.word	0x200013a8
    288c:	20010f38 	.word	0x20010f38
    2890:	2000af9c 	.word	0x2000af9c
    2894:	20007b9c 	.word	0x20007b9c
    2898:	20004308 	.word	0x20004308
    289c:	2000deec 	.word	0x2000deec
    28a0:	20007260 	.word	0x20007260
    28a4:	00005bf5 	.word	0x00005bf5
    28a8:	000023e9 	.word	0x000023e9
    28ac:	00001bd1 	.word	0x00001bd1
    28b0:	0000247d 	.word	0x0000247d
    28b4:	000024ab 	.word	0x000024ab
    28b8:	00001c2d 	.word	0x00001c2d
    28bc:	00001ba1 	.word	0x00001ba1
    28c0:	00001c0d 	.word	0x00001c0d

000028c4 <grid_port_process_outbound_usb>:



//=============================== PROCESS OUTBOUND ==============================//

uint8_t grid_port_process_outbound_usb(struct grid_port* por){
    28c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    28c8:	b0ed      	sub	sp, #436	; 0x1b4
    28ca:	9001      	str	r0, [sp, #4]
			

	// OLD DEBUG IMPLEMENTATION
	
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    28cc:	f500 591c 	add.w	r9, r0, #9984	; 0x2700
    28d0:	f109 093c 	add.w	r9, r9, #60	; 0x3c
    28d4:	4648      	mov	r0, r9
    28d6:	4b81      	ldr	r3, [pc, #516]	; (2adc <grid_port_process_outbound_usb+0x218>)
    28d8:	4798      	blx	r3
	
	if (!length){		
    28da:	2800      	cmp	r0, #0
    28dc:	f000 80fa 	beq.w	2ad4 <grid_port_process_outbound_usb+0x210>
    28e0:	4680      	mov	r8, r0
    28e2:	9a01      	ldr	r2, [sp, #4]
    28e4:	f102 042b 	add.w	r4, r2, #43	; 0x2b
    28e8:	f502 529d 	add.w	r2, r2, #5024	; 0x13a0
    28ec:	3213      	adds	r2, #19
    28ee:	4623      	mov	r3, r4
	}
	
	
	// Clear the tx double buffer	
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
		por->tx_double_buffer[i] = 0;
    28f0:	2100      	movs	r1, #0
    28f2:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint16_t i=0; i<GRID_DOUBLE_BUFFER_TX_SIZE; i++){
    28f6:	4293      	cmp	r3, r2
    28f8:	d1fb      	bne.n	28f2 <grid_port_process_outbound_usb+0x2e>
	}
		
	struct grid_msg message;
	grid_msg_init(&message);
    28fa:	a805      	add	r0, sp, #20
    28fc:	4b78      	ldr	r3, [pc, #480]	; (2ae0 <grid_port_process_outbound_usb+0x21c>)
    28fe:	4798      	blx	r3
		

	// Let's transfer the packet to local memory
	grid_buffer_read_init(&por->tx_buffer);
    2900:	4648      	mov	r0, r9
    2902:	4b78      	ldr	r3, [pc, #480]	; (2ae4 <grid_port_process_outbound_usb+0x220>)
    2904:	4798      	blx	r3
    2906:	f108 38ff 	add.w	r8, r8, #4294967295
    290a:	fa1f f888 	uxth.w	r8, r8
    290e:	f108 082c 	add.w	r8, r8, #44	; 0x2c
    2912:	9b01      	ldr	r3, [sp, #4]
    2914:	4498      	add	r8, r3
    2916:	4625      	mov	r5, r4
		
	for (uint16_t i = 0; i<length; i++){
			
		uint8_t nextchar = grid_buffer_read_character(&por->tx_buffer);
    2918:	f8df b1f8 	ldr.w	fp, [pc, #504]	; 2b14 <grid_port_process_outbound_usb+0x250>
		
		grid_msg_packet_receive_char(&message, nextchar);
    291c:	4f72      	ldr	r7, [pc, #456]	; (2ae8 <grid_port_process_outbound_usb+0x224>)
		uint8_t nextchar = grid_buffer_read_character(&por->tx_buffer);
    291e:	4648      	mov	r0, r9
    2920:	47d8      	blx	fp
    2922:	4606      	mov	r6, r0
		grid_msg_packet_receive_char(&message, nextchar);
    2924:	4601      	mov	r1, r0
    2926:	a805      	add	r0, sp, #20
    2928:	47b8      	blx	r7
		por->tx_double_buffer[i] = nextchar;	
    292a:	f805 6f01 	strb.w	r6, [r5, #1]!
	for (uint16_t i = 0; i<length; i++){
    292e:	4545      	cmp	r5, r8
    2930:	d1f5      	bne.n	291e <grid_port_process_outbound_usb+0x5a>
			
	}
				
	// Let's acknowledge the transactions	(should wait for partner to send ack)
	grid_buffer_read_acknowledge(&por->tx_buffer);
    2932:	4648      	mov	r0, r9
    2934:	4b6d      	ldr	r3, [pc, #436]	; (2aec <grid_port_process_outbound_usb+0x228>)
    2936:	4798      	blx	r3

	// GRID-2-HOST TRANSLATOR
		
	uint8_t error=0;
			
	int8_t dx = grid_msg_header_get_dx(&message) - GRID_SYS_DEFAULT_POSITION;
    2938:	a805      	add	r0, sp, #20
    293a:	4b6d      	ldr	r3, [pc, #436]	; (2af0 <grid_port_process_outbound_usb+0x22c>)
    293c:	4798      	blx	r3
    293e:	387f      	subs	r0, #127	; 0x7f
    2940:	fa4f f980 	sxtb.w	r9, r0
	int8_t dy = grid_msg_header_get_dy(&message) - GRID_SYS_DEFAULT_POSITION;	
    2944:	a805      	add	r0, sp, #20
    2946:	4b6b      	ldr	r3, [pc, #428]	; (2af4 <grid_port_process_outbound_usb+0x230>)
    2948:	4798      	blx	r3
    294a:	387f      	subs	r0, #127	; 0x7f
    294c:	b246      	sxtb	r6, r0
	uint8_t current_stop		= 0;
		
		
	uint8_t error_flag = 0;
							
	for (uint16_t i=0; i<message.body_length; i++){
    294e:	9b6a      	ldr	r3, [sp, #424]	; 0x1a8
    2950:	2b00      	cmp	r3, #0
    2952:	f000 80ab 	beq.w	2aac <grid_port_process_outbound_usb+0x1e8>
				// Relative midi translation magic
			//	midi_channel = ((256-dy*2)%8+grid_sys_state.bank_active*8)%16;		  2bank			
						
						
				uint8_t midi_command = 	(midi_commandchannel&0xF0)>>4;
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    2956:	f5c6 7680 	rsb	r6, r6, #256	; 0x100
    295a:	4273      	negs	r3, r6
    295c:	f006 0603 	and.w	r6, r6, #3
    2960:	f003 0303 	and.w	r3, r3, #3
    2964:	bf58      	it	pl
    2966:	425e      	negpl	r6, r3
					
					
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    2968:	ea4f 1909 	mov.w	r9, r9, lsl #4
    296c:	2500      	movs	r5, #0
			uint8_t msg_class = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_offset, GRID_CLASS_length);
    296e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 2b18 <grid_port_process_outbound_usb+0x254>
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    2972:	4f61      	ldr	r7, [pc, #388]	; (2af8 <grid_port_process_outbound_usb+0x234>)
    2974:	46b3      	mov	fp, r6
    2976:	462e      	mov	r6, r5
    2978:	e006      	b.n	2988 <grid_port_process_outbound_usb+0xc4>
			current_start = i;
    297a:	b2ee      	uxtb	r6, r5
	for (uint16_t i=0; i<message.body_length; i++){
    297c:	3501      	adds	r5, #1
    297e:	b2ad      	uxth	r5, r5
    2980:	9b6a      	ldr	r3, [sp, #424]	; 0x1a8
    2982:	429d      	cmp	r5, r3
    2984:	f080 8092 	bcs.w	2aac <grid_port_process_outbound_usb+0x1e8>
		if (message.body[i] == GRID_CONST_STX){
    2988:	ab05      	add	r3, sp, #20
    298a:	442b      	add	r3, r5
    298c:	7d1b      	ldrb	r3, [r3, #20]
    298e:	2b02      	cmp	r3, #2
    2990:	d0f3      	beq.n	297a <grid_port_process_outbound_usb+0xb6>
		else if (message.body[i] == GRID_CONST_ETX && current_start!=0){
    2992:	2b03      	cmp	r3, #3
    2994:	d1f2      	bne.n	297c <grid_port_process_outbound_usb+0xb8>
    2996:	2e00      	cmp	r6, #0
    2998:	d0f0      	beq.n	297c <grid_port_process_outbound_usb+0xb8>
			uint8_t msg_class = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_offset, GRID_CLASS_length);
    299a:	46b2      	mov	sl, r6
    299c:	9602      	str	r6, [sp, #8]
    299e:	2201      	movs	r2, #1
    29a0:	4631      	mov	r1, r6
    29a2:	a805      	add	r0, sp, #20
    29a4:	47c0      	blx	r8
    29a6:	b2c6      	uxtb	r6, r0
			uint8_t msg_instr = grid_msg_text_get_parameter(&message, current_start, GRID_INSTR_offset, GRID_INSTR_length);
    29a8:	2301      	movs	r3, #1
    29aa:	2204      	movs	r2, #4
    29ac:	4651      	mov	r1, sl
    29ae:	a805      	add	r0, sp, #20
    29b0:	47c0      	blx	r8
    29b2:	b2c0      	uxtb	r0, r0
			if (msg_class == GRID_CLASS_MIDIRELATIVE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    29b4:	2e00      	cmp	r6, #0
    29b6:	d146      	bne.n	2a46 <grid_port_process_outbound_usb+0x182>
    29b8:	280e      	cmp	r0, #14
    29ba:	d1df      	bne.n	297c <grid_port_process_outbound_usb+0xb8>
				uint8_t midi_cablecommand = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_CABLECOMMAND_offset,		GRID_CLASS_MIDIRELATIVE_CABLECOMMAND_length);
    29bc:	2302      	movs	r3, #2
    29be:	2205      	movs	r2, #5
    29c0:	f8dd a008 	ldr.w	sl, [sp, #8]
    29c4:	4651      	mov	r1, sl
    29c6:	a805      	add	r0, sp, #20
    29c8:	47c0      	blx	r8
				uint8_t midi_commandchannel = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_offset ,		GRID_CLASS_MIDIRELATIVE_COMMANDCHANNEL_length);
    29ca:	2302      	movs	r3, #2
    29cc:	2207      	movs	r2, #7
    29ce:	f8cd a008 	str.w	sl, [sp, #8]
    29d2:	4651      	mov	r1, sl
    29d4:	a805      	add	r0, sp, #20
    29d6:	47c0      	blx	r8
    29d8:	4682      	mov	sl, r0
				uint8_t midi_param1  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM1_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM1_length);
    29da:	2302      	movs	r3, #2
    29dc:	2209      	movs	r2, #9
    29de:	9902      	ldr	r1, [sp, #8]
    29e0:	a805      	add	r0, sp, #20
    29e2:	47c0      	blx	r8
    29e4:	9003      	str	r0, [sp, #12]
				uint8_t midi_param2  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM2_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM2_length);
    29e6:	2302      	movs	r3, #2
    29e8:	220b      	movs	r2, #11
    29ea:	9902      	ldr	r1, [sp, #8]
    29ec:	a805      	add	r0, sp, #20
    29ee:	47c0      	blx	r8
				uint8_t midi_command = 	(midi_commandchannel&0xF0)>>4;
    29f0:	f3ca 1a03 	ubfx	sl, sl, #4, #4
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    29f4:	4b41      	ldr	r3, [pc, #260]	; (2afc <grid_port_process_outbound_usb+0x238>)
    29f6:	7bdb      	ldrb	r3, [r3, #15]
				
				//grid_keyboard_keychange(&grid_keyboard_state, &key);
				
				struct grid_midi_event_desc midievent;
								
				midievent.byte0 = 0<<4|midi_command;
    29f8:	f88d a010 	strb.w	sl, [sp, #16]
				uint8_t midi_channel = ((256-dy*1)%4+grid_sys_state.bank_activebank_number*4)%16;
    29fc:	eb0b 0383 	add.w	r3, fp, r3, lsl #2
    2a00:	425a      	negs	r2, r3
    2a02:	f003 030f 	and.w	r3, r3, #15
    2a06:	f002 020f 	and.w	r2, r2, #15
    2a0a:	bf58      	it	pl
    2a0c:	4253      	negpl	r3, r2
				midievent.byte1 = midi_command<<4|midi_channel;
    2a0e:	ea43 130a 	orr.w	r3, r3, sl, lsl #4
    2a12:	f88d 3011 	strb.w	r3, [sp, #17]
				midi_param1  = (256-32+midi_param1 + 16*dx)%96; // 96-128 reserved
    2a16:	f89d 300c 	ldrb.w	r3, [sp, #12]
    2a1a:	33e0      	adds	r3, #224	; 0xe0
    2a1c:	444b      	add	r3, r9
    2a1e:	fb87 2103 	smull	r2, r1, r7, r3
    2a22:	17da      	asrs	r2, r3, #31
    2a24:	ebc2 1221 	rsb	r2, r2, r1, asr #4
    2a28:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    2a2c:	eba3 1342 	sub.w	r3, r3, r2, lsl #5
    2a30:	f88d 3012 	strb.w	r3, [sp, #18]
				uint8_t midi_param2  = grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIRELATIVE_PARAM2_offset  ,			GRID_CLASS_MIDIRELATIVE_PARAM2_length);
    2a34:	f88d 0013 	strb.w	r0, [sp, #19]
				midievent.byte2 = midi_param1;
				midievent.byte3 = midi_param2;
				
				grid_midi_tx_push(midievent);
    2a38:	9804      	ldr	r0, [sp, #16]
    2a3a:	4b31      	ldr	r3, [pc, #196]	; (2b00 <grid_port_process_outbound_usb+0x23c>)
    2a3c:	4798      	blx	r3
				grid_midi_tx_pop(midievent);				
    2a3e:	9804      	ldr	r0, [sp, #16]
    2a40:	4b30      	ldr	r3, [pc, #192]	; (2b04 <grid_port_process_outbound_usb+0x240>)
    2a42:	4798      	blx	r3
			if (msg_class == GRID_CLASS_MIDIRELATIVE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    2a44:	e79a      	b.n	297c <grid_port_process_outbound_usb+0xb8>
// 				
// 				audiodf_midi_write(0<<4|midi_command, midi_command<<4|midi_channel, midi_param1, midi_param2);	
				
													
			}
			else if (msg_class == GRID_CLASS_MIDIABSOLUTE_code && msg_instr == GRID_INSTR_EXECUTE_code){
    2a46:	2e01      	cmp	r6, #1
    2a48:	d12e      	bne.n	2aa8 <grid_port_process_outbound_usb+0x1e4>
    2a4a:	280e      	cmp	r0, #14
    2a4c:	d001      	beq.n	2a52 <grid_port_process_outbound_usb+0x18e>
// 					sprintf(&por->tx_double_buffer[output_cursor], "[UNKNOWN] -> Protocol: %d\n", msg_protocol);
// 					
// 					output_cursor += strlen(&por->tx_double_buffer[output_cursor]);		
			}
				
			current_start = 0;
    2a4e:	2600      	movs	r6, #0
    2a50:	e794      	b.n	297c <grid_port_process_outbound_usb+0xb8>
				uint8_t midi_cablecommand =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_offset,		GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_length);
    2a52:	2302      	movs	r3, #2
    2a54:	2205      	movs	r2, #5
    2a56:	9e02      	ldr	r6, [sp, #8]
    2a58:	4631      	mov	r1, r6
    2a5a:	a805      	add	r0, sp, #20
    2a5c:	47c0      	blx	r8
    2a5e:	9003      	str	r0, [sp, #12]
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    2a60:	2302      	movs	r3, #2
    2a62:	2207      	movs	r2, #7
    2a64:	4631      	mov	r1, r6
    2a66:	a805      	add	r0, sp, #20
    2a68:	47c0      	blx	r8
    2a6a:	4682      	mov	sl, r0
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    2a6c:	2302      	movs	r3, #2
    2a6e:	2209      	movs	r2, #9
    2a70:	9602      	str	r6, [sp, #8]
    2a72:	4631      	mov	r1, r6
    2a74:	a805      	add	r0, sp, #20
    2a76:	47c0      	blx	r8
    2a78:	4606      	mov	r6, r0
				uint8_t midi_param2  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM2_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM2_length);
    2a7a:	2302      	movs	r3, #2
    2a7c:	220b      	movs	r2, #11
    2a7e:	9902      	ldr	r1, [sp, #8]
    2a80:	a805      	add	r0, sp, #20
    2a82:	47c0      	blx	r8
				uint8_t midi_cablecommand =		grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_offset,		GRID_CLASS_MIDIABSOLUTE_CABLECOMMAND_length);
    2a84:	f89d 300c 	ldrb.w	r3, [sp, #12]
    2a88:	f88d 3010 	strb.w	r3, [sp, #16]
				uint8_t midi_commandchannel =	grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_offset,		GRID_CLASS_MIDIABSOLUTE_COMMANDCHANNEL_length);
    2a8c:	f88d a011 	strb.w	sl, [sp, #17]
				uint8_t midi_param1  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM1_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM1_length);
    2a90:	f88d 6012 	strb.w	r6, [sp, #18]
				uint8_t midi_param2  =			grid_msg_text_get_parameter(&message, current_start, GRID_CLASS_MIDIABSOLUTE_PARAM2_offset  ,			GRID_CLASS_MIDIABSOLUTE_PARAM2_length);
    2a94:	f88d 0013 	strb.w	r0, [sp, #19]
				grid_midi_tx_push(midievent);
    2a98:	9804      	ldr	r0, [sp, #16]
    2a9a:	4b19      	ldr	r3, [pc, #100]	; (2b00 <grid_port_process_outbound_usb+0x23c>)
    2a9c:	4798      	blx	r3
				grid_midi_tx_pop(midievent);	
    2a9e:	9804      	ldr	r0, [sp, #16]
    2aa0:	4b18      	ldr	r3, [pc, #96]	; (2b04 <grid_port_process_outbound_usb+0x240>)
    2aa2:	4798      	blx	r3
			current_start = 0;
    2aa4:	2600      	movs	r6, #0
    2aa6:	e769      	b.n	297c <grid_port_process_outbound_usb+0xb8>
    2aa8:	2600      	movs	r6, #0
    2aaa:	e767      	b.n	297c <grid_port_process_outbound_usb+0xb8>
			
						
	}		
		
		
	uint32_t packet_length = grid_msg_packet_get_length(&message);
    2aac:	a805      	add	r0, sp, #20
    2aae:	4b16      	ldr	r3, [pc, #88]	; (2b08 <grid_port_process_outbound_usb+0x244>)
    2ab0:	4798      	blx	r3
	
	for (uint32_t i=0; i<packet_length; i++){
    2ab2:	4606      	mov	r6, r0
    2ab4:	b148      	cbz	r0, 2aca <grid_port_process_outbound_usb+0x206>
    2ab6:	2500      	movs	r5, #0
		
		por->tx_double_buffer[i] = grid_msg_packet_send_char(&message, i);
    2ab8:	4f14      	ldr	r7, [pc, #80]	; (2b0c <grid_port_process_outbound_usb+0x248>)
    2aba:	4629      	mov	r1, r5
    2abc:	a805      	add	r0, sp, #20
    2abe:	47b8      	blx	r7
    2ac0:	f804 0f01 	strb.w	r0, [r4, #1]!
	for (uint32_t i=0; i<packet_length; i++){
    2ac4:	3501      	adds	r5, #1
    2ac6:	42ae      	cmp	r6, r5
    2ac8:	d1f7      	bne.n	2aba <grid_port_process_outbound_usb+0x1f6>

	}
			
	// Let's send the packet through USB
	cdcdf_acm_write(por->tx_double_buffer, packet_length);
    2aca:	4631      	mov	r1, r6
    2acc:	9801      	ldr	r0, [sp, #4]
    2ace:	302c      	adds	r0, #44	; 0x2c
    2ad0:	4b0f      	ldr	r3, [pc, #60]	; (2b10 <grid_port_process_outbound_usb+0x24c>)
    2ad2:	4798      	blx	r3

	
}
    2ad4:	b06d      	add	sp, #436	; 0x1b4
    2ad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2ada:	bf00      	nop
    2adc:	00002369 	.word	0x00002369
    2ae0:	00001369 	.word	0x00001369
    2ae4:	000023e9 	.word	0x000023e9
    2ae8:	0000141d 	.word	0x0000141d
    2aec:	000024ab 	.word	0x000024ab
    2af0:	00001201 	.word	0x00001201
    2af4:	00001241 	.word	0x00001241
    2af8:	2aaaaaab 	.word	0x2aaaaaab
    2afc:	20007260 	.word	0x20007260
    2b00:	00007949 	.word	0x00007949
    2b04:	00007985 	.word	0x00007985
    2b08:	000012a1 	.word	0x000012a1
    2b0c:	00001473 	.word	0x00001473
    2b10:	0000dcbd 	.word	0x0000dcbd
    2b14:	0000247d 	.word	0x0000247d
    2b18:	00001339 	.word	0x00001339

00002b1c <grid_port_process_outbound_ui>:

uint8_t grid_port_process_outbound_ui(struct grid_port* por){
    2b1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    2b20:	f5ad 7d79 	sub.w	sp, sp, #996	; 0x3e4
	
	
	uint16_t length = grid_buffer_read_size(&por->tx_buffer);
    2b24:	f500 551c 	add.w	r5, r0, #9984	; 0x2700
    2b28:	353c      	adds	r5, #60	; 0x3c
    2b2a:	4628      	mov	r0, r5
    2b2c:	4b92      	ldr	r3, [pc, #584]	; (2d78 <grid_port_process_outbound_ui+0x25c>)
    2b2e:	4798      	blx	r3
	
	if (!length){
    2b30:	b918      	cbnz	r0, 2b3a <grid_port_process_outbound_ui+0x1e>

		
	}
	
	
}
    2b32:	f50d 7d79 	add.w	sp, sp, #996	; 0x3e4
    2b36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    2b3a:	4682      	mov	sl, r0
		uint8_t message[GRID_PARAMETER_PACKET_maxlength] = {0};
    2b3c:	f44f 72c8 	mov.w	r2, #400	; 0x190
    2b40:	2100      	movs	r1, #0
    2b42:	a82d      	add	r0, sp, #180	; 0xb4
    2b44:	4b8d      	ldr	r3, [pc, #564]	; (2d7c <grid_port_process_outbound_ui+0x260>)
    2b46:	4798      	blx	r3
		grid_buffer_read_init(&por->tx_buffer);
    2b48:	4628      	mov	r0, r5
    2b4a:	4b8d      	ldr	r3, [pc, #564]	; (2d80 <grid_port_process_outbound_ui+0x264>)
    2b4c:	4798      	blx	r3
    2b4e:	f10d 09b3 	add.w	r9, sp, #179	; 0xb3
    2b52:	f10a 36ff 	add.w	r6, sl, #4294967295
    2b56:	ab2d      	add	r3, sp, #180	; 0xb4
    2b58:	fa13 f686 	uxtah	r6, r3, r6
    2b5c:	464c      	mov	r4, r9
			message[i] = grid_buffer_read_character(&por->tx_buffer);
    2b5e:	4f89      	ldr	r7, [pc, #548]	; (2d84 <grid_port_process_outbound_ui+0x268>)
    2b60:	4628      	mov	r0, r5
    2b62:	47b8      	blx	r7
    2b64:	f804 0f01 	strb.w	r0, [r4, #1]!
		for (uint16_t i = 0; i<length; i++){
    2b68:	42b4      	cmp	r4, r6
    2b6a:	d1f9      	bne.n	2b60 <grid_port_process_outbound_ui+0x44>
		grid_buffer_read_acknowledge(&por->tx_buffer);
    2b6c:	4628      	mov	r0, r5
    2b6e:	4b86      	ldr	r3, [pc, #536]	; (2d88 <grid_port_process_outbound_ui+0x26c>)
    2b70:	4798      	blx	r3
		uint8_t error=0;
    2b72:	2300      	movs	r3, #0
    2b74:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
		uint8_t dx = grid_msg_get_parameter(message, GRID_BRC_DX_offset, GRID_BRC_DX_length, &error);
    2b78:	f10d 032a 	add.w	r3, sp, #42	; 0x2a
    2b7c:	2202      	movs	r2, #2
    2b7e:	2106      	movs	r1, #6
    2b80:	a82d      	add	r0, sp, #180	; 0xb4
    2b82:	4c82      	ldr	r4, [pc, #520]	; (2d8c <grid_port_process_outbound_ui+0x270>)
    2b84:	47a0      	blx	r4
    2b86:	fa5f fb80 	uxtb.w	fp, r0
		uint8_t dy = grid_msg_get_parameter(message, GRID_BRC_DY_offset, GRID_BRC_DY_length, &error);
    2b8a:	f10d 032a 	add.w	r3, sp, #42	; 0x2a
    2b8e:	2202      	movs	r2, #2
    2b90:	2108      	movs	r1, #8
    2b92:	a82d      	add	r0, sp, #180	; 0xb4
    2b94:	47a0      	blx	r4
    2b96:	b2c0      	uxtb	r0, r0
		if (dx == GRID_SYS_DEFAULT_POSITION && dy == GRID_SYS_DEFAULT_POSITION){
    2b98:	f1bb 0f7f 	cmp.w	fp, #127	; 0x7f
    2b9c:	d00e      	beq.n	2bbc <grid_port_process_outbound_ui+0xa0>
		else if (dx == GRID_SYS_GLOBAL_POSITION && dy==GRID_SYS_GLOBAL_POSITION){
    2b9e:	f1bb 0f00 	cmp.w	fp, #0
    2ba2:	d115      	bne.n	2bd0 <grid_port_process_outbound_ui+0xb4>
		uint8_t position_is_global = 0;
    2ba4:	fab0 f380 	clz	r3, r0
    2ba8:	095b      	lsrs	r3, r3, #5
    2baa:	9303      	str	r3, [sp, #12]
		uint8_t position_is_local = 0;
    2bac:	f8cd b010 	str.w	fp, [sp, #16]
		uint8_t error_flag = 0;	
    2bb0:	2500      	movs	r5, #0
    2bb2:	f88d 502b 	strb.w	r5, [sp, #43]	; 0x2b
    2bb6:	462c      	mov	r4, r5
						grid_ui_event_generate_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    2bb8:	465e      	mov	r6, fp
    2bba:	e01f      	b.n	2bfc <grid_port_process_outbound_ui+0xe0>
			position_is_me = 1;
    2bbc:	287f      	cmp	r0, #127	; 0x7f
    2bbe:	bf14      	ite	ne
    2bc0:	f04f 0b00 	movne.w	fp, #0
    2bc4:	f04f 0b01 	moveq.w	fp, #1
		uint8_t position_is_local = 0;
    2bc8:	2300      	movs	r3, #0
    2bca:	9304      	str	r3, [sp, #16]
		uint8_t position_is_global = 0;
    2bcc:	9303      	str	r3, [sp, #12]
    2bce:	e7ef      	b.n	2bb0 <grid_port_process_outbound_ui+0x94>
		else if (dx == GRID_SYS_LOCAL_POSITION && dy==GRID_SYS_LOCAL_POSITION){
    2bd0:	f1bb 0fff 	cmp.w	fp, #255	; 0xff
    2bd4:	d108      	bne.n	2be8 <grid_port_process_outbound_ui+0xcc>
		uint8_t position_is_local = 0;
    2bd6:	28ff      	cmp	r0, #255	; 0xff
    2bd8:	bf14      	ite	ne
    2bda:	2300      	movne	r3, #0
    2bdc:	2301      	moveq	r3, #1
    2bde:	9304      	str	r3, [sp, #16]
		uint8_t position_is_global = 0;
    2be0:	2300      	movs	r3, #0
    2be2:	9303      	str	r3, [sp, #12]
		uint8_t position_is_me = 0;
    2be4:	469b      	mov	fp, r3
    2be6:	e7e3      	b.n	2bb0 <grid_port_process_outbound_ui+0x94>
		uint8_t position_is_local = 0;
    2be8:	2300      	movs	r3, #0
    2bea:	9304      	str	r3, [sp, #16]
		uint8_t position_is_global = 0;
    2bec:	9303      	str	r3, [sp, #12]
		uint8_t position_is_me = 0;
    2bee:	469b      	mov	fp, r3
    2bf0:	e7de      	b.n	2bb0 <grid_port_process_outbound_ui+0x94>
				current_start = i;
    2bf2:	b2e5      	uxtb	r5, r4
		for (uint16_t i=0; i<length; i++){
    2bf4:	3401      	adds	r4, #1
    2bf6:	b2a4      	uxth	r4, r4
    2bf8:	45a2      	cmp	sl, r4
    2bfa:	d09a      	beq.n	2b32 <grid_port_process_outbound_ui+0x16>
			if (message[i] == GRID_CONST_STX){
    2bfc:	f819 3f01 	ldrb.w	r3, [r9, #1]!
    2c00:	2b02      	cmp	r3, #2
    2c02:	d0f6      	beq.n	2bf2 <grid_port_process_outbound_ui+0xd6>
			else if (message[i] == GRID_CONST_ETX && current_start!=0){
    2c04:	2b03      	cmp	r3, #3
    2c06:	d1f5      	bne.n	2bf4 <grid_port_process_outbound_ui+0xd8>
    2c08:	2d00      	cmp	r5, #0
    2c0a:	d0f3      	beq.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				uint8_t msg_class = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_offset], GRID_CLASS_length, &error_flag);
    2c0c:	462f      	mov	r7, r5
    2c0e:	1c68      	adds	r0, r5, #1
    2c10:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2c14:	2103      	movs	r1, #3
    2c16:	ab2d      	add	r3, sp, #180	; 0xb4
    2c18:	4418      	add	r0, r3
    2c1a:	4b5d      	ldr	r3, [pc, #372]	; (2d90 <grid_port_process_outbound_ui+0x274>)
    2c1c:	4798      	blx	r3
    2c1e:	fa5f f880 	uxtb.w	r8, r0
				uint8_t msg_instr = grid_sys_read_hex_string_value(&message[current_start+GRID_INSTR_offset], GRID_INSTR_length, &error_flag);
    2c22:	1d28      	adds	r0, r5, #4
    2c24:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2c28:	2101      	movs	r1, #1
    2c2a:	ab2d      	add	r3, sp, #180	; 0xb4
    2c2c:	4418      	add	r0, r3
    2c2e:	4b58      	ldr	r3, [pc, #352]	; (2d90 <grid_port_process_outbound_ui+0x274>)
    2c30:	4798      	blx	r3
    2c32:	fa5f fb80 	uxtb.w	fp, r0
				if (msg_class == GRID_CLASS_BANKACTIVE_code){
    2c36:	f1b8 0f30 	cmp.w	r8, #48	; 0x30
    2c3a:	d018      	beq.n	2c6e <grid_port_process_outbound_ui+0x152>
				else if (msg_class == GRID_CLASS_BANKENABLED_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    2c3c:	f1b8 0f31 	cmp.w	r8, #49	; 0x31
    2c40:	d045      	beq.n	2cce <grid_port_process_outbound_ui+0x1b2>
				else if (msg_class == GRID_CLASS_BANKCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    2c42:	f1b8 0f32 	cmp.w	r8, #50	; 0x32
    2c46:	f000 8092 	beq.w	2d6e <grid_port_process_outbound_ui+0x252>
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    2c4a:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
    2c4e:	f000 8100 	beq.w	2e52 <grid_port_process_outbound_ui+0x336>
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    2c52:	f1b8 0f41 	cmp.w	r8, #65	; 0x41
    2c56:	f000 812a 	beq.w	2eae <grid_port_process_outbound_ui+0x392>
				else if(msg_class == GRID_CLASS_SERIALNUMBER_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    2c5a:	f1b8 0f11 	cmp.w	r8, #17
    2c5e:	f040 81c9 	bne.w	2ff4 <grid_port_process_outbound_ui+0x4d8>
    2c62:	f1bb 0f0f 	cmp.w	fp, #15
    2c66:	f000 816a 	beq.w	2f3e <grid_port_process_outbound_ui+0x422>
				current_start = 0;
    2c6a:	2500      	movs	r5, #0
    2c6c:	e7c2      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKACTIVE_BANKNUMBER_offset], GRID_CLASS_BANKACTIVE_BANKNUMBER_length, &error_flag);
    2c6e:	abf8      	add	r3, sp, #992	; 0x3e0
    2c70:	1958      	adds	r0, r3, r5
    2c72:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2c76:	2102      	movs	r1, #2
    2c78:	f2a0 3027 	subw	r0, r0, #807	; 0x327
    2c7c:	4b44      	ldr	r3, [pc, #272]	; (2d90 <grid_port_process_outbound_ui+0x274>)
    2c7e:	4798      	blx	r3
    2c80:	4605      	mov	r5, r0
					if (msg_instr == GRID_INSTR_EXECUTE_code){ //SET BANK
    2c82:	f1bb 0f0e 	cmp.w	fp, #14
    2c86:	d004      	beq.n	2c92 <grid_port_process_outbound_ui+0x176>
					else if (msg_instr == GRID_INSTR_FETCH_code){ //GET BANK
    2c88:	f1bb 0f0f 	cmp.w	fp, #15
    2c8c:	d011      	beq.n	2cb2 <grid_port_process_outbound_ui+0x196>
				current_start = 0;
    2c8e:	2500      	movs	r5, #0
    2c90:	e7b0      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
						if (grid_sys_get_bank_valid(&grid_sys_state) == 0){
    2c92:	4840      	ldr	r0, [pc, #256]	; (2d94 <grid_port_process_outbound_ui+0x278>)
    2c94:	4b40      	ldr	r3, [pc, #256]	; (2d98 <grid_port_process_outbound_ui+0x27c>)
    2c96:	4798      	blx	r3
    2c98:	b928      	cbnz	r0, 2ca6 <grid_port_process_outbound_ui+0x18a>
							grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_HEARTBEAT);
    2c9a:	230c      	movs	r3, #12
    2c9c:	2200      	movs	r2, #0
    2c9e:	4611      	mov	r1, r2
    2ca0:	483e      	ldr	r0, [pc, #248]	; (2d9c <grid_port_process_outbound_ui+0x280>)
    2ca2:	4f3f      	ldr	r7, [pc, #252]	; (2da0 <grid_port_process_outbound_ui+0x284>)
    2ca4:	47b8      	blx	r7
						grid_sys_set_bank(&grid_sys_state, banknumber);
    2ca6:	b2e9      	uxtb	r1, r5
    2ca8:	483a      	ldr	r0, [pc, #232]	; (2d94 <grid_port_process_outbound_ui+0x278>)
    2caa:	4b3e      	ldr	r3, [pc, #248]	; (2da4 <grid_port_process_outbound_ui+0x288>)
    2cac:	4798      	blx	r3
				current_start = 0;
    2cae:	2500      	movs	r5, #0
    2cb0:	e7a0      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
						if (grid_sys_get_bank_valid(&grid_sys_state) != 0){
    2cb2:	4838      	ldr	r0, [pc, #224]	; (2d94 <grid_port_process_outbound_ui+0x278>)
    2cb4:	4b38      	ldr	r3, [pc, #224]	; (2d98 <grid_port_process_outbound_ui+0x27c>)
    2cb6:	4798      	blx	r3
    2cb8:	4605      	mov	r5, r0
    2cba:	2800      	cmp	r0, #0
    2cbc:	d09a      	beq.n	2bf4 <grid_port_process_outbound_ui+0xd8>
							grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_RESPONSE);
    2cbe:	2309      	movs	r3, #9
    2cc0:	2200      	movs	r2, #0
    2cc2:	4611      	mov	r1, r2
    2cc4:	4835      	ldr	r0, [pc, #212]	; (2d9c <grid_port_process_outbound_ui+0x280>)
    2cc6:	4d36      	ldr	r5, [pc, #216]	; (2da0 <grid_port_process_outbound_ui+0x284>)
    2cc8:	47a8      	blx	r5
				current_start = 0;
    2cca:	2500      	movs	r5, #0
    2ccc:	e792      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_BANKENABLED_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    2cce:	f1bb 0f0e 	cmp.w	fp, #14
    2cd2:	d001      	beq.n	2cd8 <grid_port_process_outbound_ui+0x1bc>
				current_start = 0;
    2cd4:	2500      	movs	r5, #0
    2cd6:	e78d      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_BANKENABLED_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    2cd8:	9b03      	ldr	r3, [sp, #12]
    2cda:	b923      	cbnz	r3, 2ce6 <grid_port_process_outbound_ui+0x1ca>
    2cdc:	b91e      	cbnz	r6, 2ce6 <grid_port_process_outbound_ui+0x1ca>
    2cde:	9b04      	ldr	r3, [sp, #16]
    2ce0:	2b00      	cmp	r3, #0
    2ce2:	f000 8416 	beq.w	3512 <grid_port_process_outbound_ui+0x9f6>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKENABLED_BANKNUMBER_offset], GRID_CLASS_BANKENABLED_BANKNUMBER_length, &error_flag);
    2ce6:	1d78      	adds	r0, r7, #5
    2ce8:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2cec:	2102      	movs	r1, #2
    2cee:	ab2d      	add	r3, sp, #180	; 0xb4
    2cf0:	4418      	add	r0, r3
    2cf2:	4b27      	ldr	r3, [pc, #156]	; (2d90 <grid_port_process_outbound_ui+0x274>)
    2cf4:	4798      	blx	r3
    2cf6:	fa5f f880 	uxtb.w	r8, r0
					uint8_t isenabled  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKENABLED_ISENABLED_offset], GRID_CLASS_BANKENABLED_ISENABLED_length, &error_flag);
    2cfa:	1df8      	adds	r0, r7, #7
    2cfc:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2d00:	2102      	movs	r1, #2
    2d02:	ab2d      	add	r3, sp, #180	; 0xb4
    2d04:	4418      	add	r0, r3
    2d06:	4b22      	ldr	r3, [pc, #136]	; (2d90 <grid_port_process_outbound_ui+0x274>)
    2d08:	4798      	blx	r3
    2d0a:	b2c5      	uxtb	r5, r0
					if (isenabled == 1){
    2d0c:	2d01      	cmp	r5, #1
    2d0e:	d002      	beq.n	2d16 <grid_port_process_outbound_ui+0x1fa>
					}else if (isenabled == 0){	
    2d10:	b1cd      	cbz	r5, 2d46 <grid_port_process_outbound_ui+0x22a>
				current_start = 0;
    2d12:	2500      	movs	r5, #0
    2d14:	e76e      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
						grid_sys_bank_enable(&grid_sys_state, banknumber);
    2d16:	4d1f      	ldr	r5, [pc, #124]	; (2d94 <grid_port_process_outbound_ui+0x278>)
    2d18:	4641      	mov	r1, r8
    2d1a:	4628      	mov	r0, r5
    2d1c:	4b22      	ldr	r3, [pc, #136]	; (2da8 <grid_port_process_outbound_ui+0x28c>)
    2d1e:	4798      	blx	r3
						if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    2d20:	4628      	mov	r0, r5
    2d22:	4b22      	ldr	r3, [pc, #136]	; (2dac <grid_port_process_outbound_ui+0x290>)
    2d24:	4798      	blx	r3
    2d26:	4580      	cmp	r8, r0
    2d28:	d001      	beq.n	2d2e <grid_port_process_outbound_ui+0x212>
				current_start = 0;
    2d2a:	2500      	movs	r5, #0
    2d2c:	e762      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
							if (grid_sys_state.bank_activebank_valid == 1){
    2d2e:	f895 3023 	ldrb.w	r3, [r5, #35]	; 0x23
    2d32:	b2db      	uxtb	r3, r3
    2d34:	2b01      	cmp	r3, #1
    2d36:	f040 83ef 	bne.w	3518 <grid_port_process_outbound_ui+0x9fc>
								grid_sys_set_bank(&grid_sys_state, banknumber);
    2d3a:	4641      	mov	r1, r8
    2d3c:	4628      	mov	r0, r5
    2d3e:	4b19      	ldr	r3, [pc, #100]	; (2da4 <grid_port_process_outbound_ui+0x288>)
    2d40:	4798      	blx	r3
				current_start = 0;
    2d42:	2500      	movs	r5, #0
    2d44:	e756      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
						if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    2d46:	4813      	ldr	r0, [pc, #76]	; (2d94 <grid_port_process_outbound_ui+0x278>)
    2d48:	4b18      	ldr	r3, [pc, #96]	; (2dac <grid_port_process_outbound_ui+0x290>)
    2d4a:	4798      	blx	r3
    2d4c:	4580      	cmp	r8, r0
    2d4e:	d109      	bne.n	2d64 <grid_port_process_outbound_ui+0x248>
							if (grid_sys_state.bank_activebank_valid == 1){
    2d50:	4b10      	ldr	r3, [pc, #64]	; (2d94 <grid_port_process_outbound_ui+0x278>)
    2d52:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
    2d56:	b2db      	uxtb	r3, r3
    2d58:	2b01      	cmp	r3, #1
    2d5a:	d103      	bne.n	2d64 <grid_port_process_outbound_ui+0x248>
								grid_sys_set_bank(&grid_sys_state, 255);
    2d5c:	21ff      	movs	r1, #255	; 0xff
    2d5e:	480d      	ldr	r0, [pc, #52]	; (2d94 <grid_port_process_outbound_ui+0x278>)
    2d60:	4b10      	ldr	r3, [pc, #64]	; (2da4 <grid_port_process_outbound_ui+0x288>)
    2d62:	4798      	blx	r3
						grid_sys_bank_disable(&grid_sys_state, banknumber);
    2d64:	4641      	mov	r1, r8
    2d66:	480b      	ldr	r0, [pc, #44]	; (2d94 <grid_port_process_outbound_ui+0x278>)
    2d68:	4b11      	ldr	r3, [pc, #68]	; (2db0 <grid_port_process_outbound_ui+0x294>)
    2d6a:	4798      	blx	r3
    2d6c:	e742      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_BANKCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    2d6e:	f1bb 0f0e 	cmp.w	fp, #14
    2d72:	d01f      	beq.n	2db4 <grid_port_process_outbound_ui+0x298>
				current_start = 0;
    2d74:	2500      	movs	r5, #0
    2d76:	e73d      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
    2d78:	00002369 	.word	0x00002369
    2d7c:	0000f6d3 	.word	0x0000f6d3
    2d80:	000023e9 	.word	0x000023e9
    2d84:	0000247d 	.word	0x0000247d
    2d88:	000024ab 	.word	0x000024ab
    2d8c:	00005e2d 	.word	0x00005e2d
    2d90:	00005c49 	.word	0x00005c49
    2d94:	20007260 	.word	0x20007260
    2d98:	00005aa7 	.word	0x00005aa7
    2d9c:	20013e88 	.word	0x20013e88
    2da0:	00007249 	.word	0x00007249
    2da4:	00005b35 	.word	0x00005b35
    2da8:	00005a75 	.word	0x00005a75
    2dac:	00005aa3 	.word	0x00005aa3
    2db0:	00005a81 	.word	0x00005a81
				else if (msg_class == GRID_CLASS_BANKCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_global || position_is_me || position_is_local)){
    2db4:	9b03      	ldr	r3, [sp, #12]
    2db6:	b923      	cbnz	r3, 2dc2 <grid_port_process_outbound_ui+0x2a6>
    2db8:	b91e      	cbnz	r6, 2dc2 <grid_port_process_outbound_ui+0x2a6>
    2dba:	9b04      	ldr	r3, [sp, #16]
    2dbc:	2b00      	cmp	r3, #0
    2dbe:	f000 83ae 	beq.w	351e <grid_port_process_outbound_ui+0xa02>
					uint8_t banknumber = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_NUM_offset], GRID_CLASS_BANKCOLOR_NUM_length, &error_flag);
    2dc2:	1d78      	adds	r0, r7, #5
    2dc4:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2dc8:	2102      	movs	r1, #2
    2dca:	ab2d      	add	r3, sp, #180	; 0xb4
    2dcc:	4418      	add	r0, r3
    2dce:	4b8d      	ldr	r3, [pc, #564]	; (3004 <grid_port_process_outbound_ui+0x4e8>)
    2dd0:	4798      	blx	r3
    2dd2:	fa5f fb80 	uxtb.w	fp, r0
					uint8_t red		   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_RED_offset], GRID_CLASS_BANKCOLOR_RED_length, &error_flag);
    2dd6:	1df8      	adds	r0, r7, #7
    2dd8:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2ddc:	2102      	movs	r1, #2
    2dde:	ab2d      	add	r3, sp, #180	; 0xb4
    2de0:	4418      	add	r0, r3
    2de2:	4b88      	ldr	r3, [pc, #544]	; (3004 <grid_port_process_outbound_ui+0x4e8>)
    2de4:	4798      	blx	r3
    2de6:	4605      	mov	r5, r0
					uint8_t green	   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_GRE_offset], GRID_CLASS_BANKCOLOR_GRE_length, &error_flag);
    2de8:	f107 0009 	add.w	r0, r7, #9
    2dec:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2df0:	2102      	movs	r1, #2
    2df2:	ab2d      	add	r3, sp, #180	; 0xb4
    2df4:	4418      	add	r0, r3
    2df6:	4b83      	ldr	r3, [pc, #524]	; (3004 <grid_port_process_outbound_ui+0x4e8>)
    2df8:	4798      	blx	r3
    2dfa:	4680      	mov	r8, r0
					uint8_t blue	   = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_BANKCOLOR_BLU_offset], GRID_CLASS_BANKCOLOR_BLU_length, &error_flag);
    2dfc:	f107 000b 	add.w	r0, r7, #11
    2e00:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2e04:	2102      	movs	r1, #2
    2e06:	ab2d      	add	r3, sp, #180	; 0xb4
    2e08:	4418      	add	r0, r3
    2e0a:	4b7e      	ldr	r3, [pc, #504]	; (3004 <grid_port_process_outbound_ui+0x4e8>)
    2e0c:	4798      	blx	r3
					grid_sys_bank_set_color(&grid_sys_state, banknumber, (red<<16) + (green<<8) + (blue<<0) );
    2e0e:	042a      	lsls	r2, r5, #16
    2e10:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
    2e14:	ea4f 2308 	mov.w	r3, r8, lsl #8
    2e18:	b29b      	uxth	r3, r3
    2e1a:	431a      	orrs	r2, r3
    2e1c:	4d7a      	ldr	r5, [pc, #488]	; (3008 <grid_port_process_outbound_ui+0x4ec>)
    2e1e:	fa52 f280 	uxtab	r2, r2, r0
    2e22:	4659      	mov	r1, fp
    2e24:	4628      	mov	r0, r5
    2e26:	4b79      	ldr	r3, [pc, #484]	; (300c <grid_port_process_outbound_ui+0x4f0>)
    2e28:	4798      	blx	r3
					if (grid_sys_get_bank_num(&grid_sys_state) == banknumber){
    2e2a:	4628      	mov	r0, r5
    2e2c:	4b78      	ldr	r3, [pc, #480]	; (3010 <grid_port_process_outbound_ui+0x4f4>)
    2e2e:	4798      	blx	r3
    2e30:	4583      	cmp	fp, r0
    2e32:	d001      	beq.n	2e38 <grid_port_process_outbound_ui+0x31c>
				current_start = 0;
    2e34:	2500      	movs	r5, #0
    2e36:	e6dd      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
						if (grid_sys_state.bank_activebank_valid == 1){
    2e38:	f895 3023 	ldrb.w	r3, [r5, #35]	; 0x23
    2e3c:	b2db      	uxtb	r3, r3
    2e3e:	2b01      	cmp	r3, #1
    2e40:	d001      	beq.n	2e46 <grid_port_process_outbound_ui+0x32a>
				current_start = 0;
    2e42:	2500      	movs	r5, #0
    2e44:	e6d6      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
							grid_sys_set_bank(&grid_sys_state, banknumber);
    2e46:	4659      	mov	r1, fp
    2e48:	4628      	mov	r0, r5
    2e4a:	4b72      	ldr	r3, [pc, #456]	; (3014 <grid_port_process_outbound_ui+0x4f8>)
    2e4c:	4798      	blx	r3
				current_start = 0;
    2e4e:	2500      	movs	r5, #0
    2e50:	e6d0      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    2e52:	f1bb 0f0e 	cmp.w	fp, #14
    2e56:	d001      	beq.n	2e5c <grid_port_process_outbound_ui+0x340>
				current_start = 0;
    2e58:	2500      	movs	r5, #0
    2e5a:	e6cb      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    2e5c:	9b04      	ldr	r3, [sp, #16]
    2e5e:	b913      	cbnz	r3, 2e66 <grid_port_process_outbound_ui+0x34a>
    2e60:	2e00      	cmp	r6, #0
    2e62:	f000 835f 	beq.w	3524 <grid_port_process_outbound_ui+0xa08>
					uint8_t led_num  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_NUM_offset], GRID_CLASS_LEDPHASE_NUM_length, &error_flag);
    2e66:	1d78      	adds	r0, r7, #5
    2e68:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2e6c:	2102      	movs	r1, #2
    2e6e:	ab2d      	add	r3, sp, #180	; 0xb4
    2e70:	4418      	add	r0, r3
    2e72:	4b64      	ldr	r3, [pc, #400]	; (3004 <grid_port_process_outbound_ui+0x4e8>)
    2e74:	4798      	blx	r3
    2e76:	4605      	mov	r5, r0
					uint8_t led_lay = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_LAY_offset], GRID_CLASS_LEDPHASE_LAY_length, &error_flag);
    2e78:	1df8      	adds	r0, r7, #7
    2e7a:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2e7e:	2102      	movs	r1, #2
    2e80:	ab2d      	add	r3, sp, #180	; 0xb4
    2e82:	4418      	add	r0, r3
    2e84:	4b5f      	ldr	r3, [pc, #380]	; (3004 <grid_port_process_outbound_ui+0x4e8>)
    2e86:	4798      	blx	r3
    2e88:	4680      	mov	r8, r0
					uint8_t led_pha  = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDPHASE_PHA_offset], GRID_CLASS_LEDPHASE_PHA_length, &error_flag);
    2e8a:	f107 0009 	add.w	r0, r7, #9
    2e8e:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2e92:	2102      	movs	r1, #2
    2e94:	ab2d      	add	r3, sp, #180	; 0xb4
    2e96:	4418      	add	r0, r3
    2e98:	4b5a      	ldr	r3, [pc, #360]	; (3004 <grid_port_process_outbound_ui+0x4e8>)
    2e9a:	4798      	blx	r3
					grid_led_set_phase(&grid_led_state, led_num, led_lay, led_pha);
    2e9c:	b2c3      	uxtb	r3, r0
    2e9e:	fa5f f288 	uxtb.w	r2, r8
    2ea2:	b2e9      	uxtb	r1, r5
    2ea4:	485c      	ldr	r0, [pc, #368]	; (3018 <grid_port_process_outbound_ui+0x4fc>)
    2ea6:	4d5d      	ldr	r5, [pc, #372]	; (301c <grid_port_process_outbound_ui+0x500>)
    2ea8:	47a8      	blx	r5
				current_start = 0;
    2eaa:	2500      	movs	r5, #0
				else if (msg_class == GRID_CLASS_LEDPHASE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    2eac:	e6a2      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    2eae:	f1bb 0f0e 	cmp.w	fp, #14
    2eb2:	d001      	beq.n	2eb8 <grid_port_process_outbound_ui+0x39c>
				current_start = 0;
    2eb4:	2500      	movs	r5, #0
    2eb6:	e69d      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    2eb8:	9b04      	ldr	r3, [sp, #16]
    2eba:	b913      	cbnz	r3, 2ec2 <grid_port_process_outbound_ui+0x3a6>
    2ebc:	2e00      	cmp	r6, #0
    2ebe:	f000 8334 	beq.w	352a <grid_port_process_outbound_ui+0xa0e>
					uint8_t led_num = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_NUM_offset], GRID_CLASS_LEDCOLOR_NUM_length, &error_flag);
    2ec2:	1d78      	adds	r0, r7, #5
    2ec4:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2ec8:	2102      	movs	r1, #2
    2eca:	ab2d      	add	r3, sp, #180	; 0xb4
    2ecc:	4418      	add	r0, r3
    2ece:	4b4d      	ldr	r3, [pc, #308]	; (3004 <grid_port_process_outbound_ui+0x4e8>)
    2ed0:	4798      	blx	r3
    2ed2:	9005      	str	r0, [sp, #20]
					uint8_t led_lay = grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_LAY_offset], GRID_CLASS_LEDCOLOR_LAY_length, &error_flag);
    2ed4:	1df8      	adds	r0, r7, #7
    2ed6:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2eda:	2102      	movs	r1, #2
    2edc:	ab2d      	add	r3, sp, #180	; 0xb4
    2ede:	4418      	add	r0, r3
    2ee0:	4b48      	ldr	r3, [pc, #288]	; (3004 <grid_port_process_outbound_ui+0x4e8>)
    2ee2:	4798      	blx	r3
    2ee4:	4680      	mov	r8, r0
					uint8_t led_red	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_RED_offset], GRID_CLASS_LEDCOLOR_RED_length, &error_flag);
    2ee6:	f107 0009 	add.w	r0, r7, #9
    2eea:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2eee:	2102      	movs	r1, #2
    2ef0:	ab2d      	add	r3, sp, #180	; 0xb4
    2ef2:	4418      	add	r0, r3
    2ef4:	4b43      	ldr	r3, [pc, #268]	; (3004 <grid_port_process_outbound_ui+0x4e8>)
    2ef6:	4798      	blx	r3
    2ef8:	4683      	mov	fp, r0
					uint8_t led_gre	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_GRE_offset], GRID_CLASS_LEDCOLOR_GRE_length, &error_flag);
    2efa:	f107 000b 	add.w	r0, r7, #11
    2efe:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2f02:	2102      	movs	r1, #2
    2f04:	ab2d      	add	r3, sp, #180	; 0xb4
    2f06:	4418      	add	r0, r3
    2f08:	4b3e      	ldr	r3, [pc, #248]	; (3004 <grid_port_process_outbound_ui+0x4e8>)
    2f0a:	4798      	blx	r3
    2f0c:	4605      	mov	r5, r0
					uint8_t led_blu	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_LEDCOLOR_BLU_offset], GRID_CLASS_LEDCOLOR_BLU_length, &error_flag);
    2f0e:	f107 000d 	add.w	r0, r7, #13
    2f12:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    2f16:	2102      	movs	r1, #2
    2f18:	ab2d      	add	r3, sp, #180	; 0xb4
    2f1a:	4418      	add	r0, r3
    2f1c:	4b39      	ldr	r3, [pc, #228]	; (3004 <grid_port_process_outbound_ui+0x4e8>)
    2f1e:	4798      	blx	r3
					grid_led_set_color(&grid_led_state, led_num, led_lay, led_red, led_gre, led_blu);
    2f20:	b2c0      	uxtb	r0, r0
    2f22:	9001      	str	r0, [sp, #4]
    2f24:	b2ed      	uxtb	r5, r5
    2f26:	9500      	str	r5, [sp, #0]
    2f28:	fa5f f38b 	uxtb.w	r3, fp
    2f2c:	fa5f f288 	uxtb.w	r2, r8
    2f30:	f89d 1014 	ldrb.w	r1, [sp, #20]
    2f34:	4838      	ldr	r0, [pc, #224]	; (3018 <grid_port_process_outbound_ui+0x4fc>)
    2f36:	4d3a      	ldr	r5, [pc, #232]	; (3020 <grid_port_process_outbound_ui+0x504>)
    2f38:	47a8      	blx	r5
				current_start = 0;
    2f3a:	2500      	movs	r5, #0
				else if (msg_class == GRID_CLASS_LEDCOLOR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_local || position_is_me)){
    2f3c:	e65a      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_SERIALNUMBER_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    2f3e:	b91e      	cbnz	r6, 2f48 <grid_port_process_outbound_ui+0x42c>
    2f40:	9b03      	ldr	r3, [sp, #12]
    2f42:	2b00      	cmp	r3, #0
    2f44:	f000 82f4 	beq.w	3530 <grid_port_process_outbound_ui+0xa14>
					uint32_t uniqueid[4] = {0};
    2f48:	2500      	movs	r5, #0
    2f4a:	950b      	str	r5, [sp, #44]	; 0x2c
    2f4c:	950c      	str	r5, [sp, #48]	; 0x30
    2f4e:	950d      	str	r5, [sp, #52]	; 0x34
    2f50:	950e      	str	r5, [sp, #56]	; 0x38
					grid_sys_get_id(uniqueid);					
    2f52:	a80b      	add	r0, sp, #44	; 0x2c
    2f54:	4b33      	ldr	r3, [pc, #204]	; (3024 <grid_port_process_outbound_ui+0x508>)
    2f56:	4798      	blx	r3
					grid_msg_init(&response);
    2f58:	a891      	add	r0, sp, #580	; 0x244
    2f5a:	4b33      	ldr	r3, [pc, #204]	; (3028 <grid_port_process_outbound_ui+0x50c>)
    2f5c:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    2f5e:	9500      	str	r5, [sp, #0]
    2f60:	462b      	mov	r3, r5
    2f62:	227f      	movs	r2, #127	; 0x7f
    2f64:	4611      	mov	r1, r2
    2f66:	a891      	add	r0, sp, #580	; 0x244
    2f68:	4f30      	ldr	r7, [pc, #192]	; (302c <grid_port_process_outbound_ui+0x510>)
    2f6a:	47b8      	blx	r7
					uint8_t response_payload[50] = {0};
    2f6c:	2232      	movs	r2, #50	; 0x32
    2f6e:	4629      	mov	r1, r5
    2f70:	a80f      	add	r0, sp, #60	; 0x3c
    2f72:	4b2f      	ldr	r3, [pc, #188]	; (3030 <grid_port_process_outbound_ui+0x514>)
    2f74:	4798      	blx	r3
					snprintf(response_payload, 49, GRID_CLASS_SERIALNUMBER_frame);
    2f76:	2303      	movs	r3, #3
    2f78:	9301      	str	r3, [sp, #4]
    2f7a:	2311      	movs	r3, #17
    2f7c:	9300      	str	r3, [sp, #0]
    2f7e:	2302      	movs	r3, #2
    2f80:	4a2c      	ldr	r2, [pc, #176]	; (3034 <grid_port_process_outbound_ui+0x518>)
    2f82:	2131      	movs	r1, #49	; 0x31
    2f84:	a80f      	add	r0, sp, #60	; 0x3c
    2f86:	4f2c      	ldr	r7, [pc, #176]	; (3038 <grid_port_process_outbound_ui+0x51c>)
    2f88:	47b8      	blx	r7
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    2f8a:	a80f      	add	r0, sp, #60	; 0x3c
    2f8c:	4b2b      	ldr	r3, [pc, #172]	; (303c <grid_port_process_outbound_ui+0x520>)
    2f8e:	4798      	blx	r3
    2f90:	4602      	mov	r2, r0
    2f92:	a90f      	add	r1, sp, #60	; 0x3c
    2f94:	a891      	add	r0, sp, #580	; 0x244
    2f96:	4b2a      	ldr	r3, [pc, #168]	; (3040 <grid_port_process_outbound_ui+0x524>)
    2f98:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);					
    2f9a:	f04f 080d 	mov.w	r8, #13
    2f9e:	f8cd 8000 	str.w	r8, [sp]
    2fa2:	2301      	movs	r3, #1
    2fa4:	2204      	movs	r2, #4
    2fa6:	4629      	mov	r1, r5
    2fa8:	a891      	add	r0, sp, #580	; 0x244
    2faa:	4f26      	ldr	r7, [pc, #152]	; (3044 <grid_port_process_outbound_ui+0x528>)
    2fac:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD0_offset, GRID_CLASS_SERIALNUMBER_WORD0_length, uniqueid[0]);
    2fae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    2fb0:	9300      	str	r3, [sp, #0]
    2fb2:	2308      	movs	r3, #8
    2fb4:	2205      	movs	r2, #5
    2fb6:	4629      	mov	r1, r5
    2fb8:	a891      	add	r0, sp, #580	; 0x244
    2fba:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD1_offset, GRID_CLASS_SERIALNUMBER_WORD1_length, uniqueid[1]);
    2fbc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    2fbe:	9300      	str	r3, [sp, #0]
    2fc0:	2308      	movs	r3, #8
    2fc2:	4642      	mov	r2, r8
    2fc4:	4629      	mov	r1, r5
    2fc6:	a891      	add	r0, sp, #580	; 0x244
    2fc8:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD2_offset, GRID_CLASS_SERIALNUMBER_WORD2_length, uniqueid[2]);
    2fca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
    2fcc:	9300      	str	r3, [sp, #0]
    2fce:	2308      	movs	r3, #8
    2fd0:	2215      	movs	r2, #21
    2fd2:	4629      	mov	r1, r5
    2fd4:	a891      	add	r0, sp, #580	; 0x244
    2fd6:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_SERIALNUMBER_WORD3_offset, GRID_CLASS_SERIALNUMBER_WORD3_length, uniqueid[3]);
    2fd8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
    2fda:	9300      	str	r3, [sp, #0]
    2fdc:	2308      	movs	r3, #8
    2fde:	221d      	movs	r2, #29
    2fe0:	4629      	mov	r1, r5
    2fe2:	a891      	add	r0, sp, #580	; 0x244
    2fe4:	47b8      	blx	r7
					grid_msg_packet_close(&response);
    2fe6:	a891      	add	r0, sp, #580	; 0x244
    2fe8:	4b17      	ldr	r3, [pc, #92]	; (3048 <grid_port_process_outbound_ui+0x52c>)
    2fea:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);
    2fec:	a891      	add	r0, sp, #580	; 0x244
    2fee:	4b17      	ldr	r3, [pc, #92]	; (304c <grid_port_process_outbound_ui+0x530>)
    2ff0:	4798      	blx	r3
				else if(msg_class == GRID_CLASS_SERIALNUMBER_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    2ff2:	e5ff      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_UPTIME_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    2ff4:	f1b8 0f14 	cmp.w	r8, #20
    2ff8:	d16d      	bne.n	30d6 <grid_port_process_outbound_ui+0x5ba>
    2ffa:	f1bb 0f0f 	cmp.w	fp, #15
    2ffe:	d027      	beq.n	3050 <grid_port_process_outbound_ui+0x534>
				current_start = 0;
    3000:	2500      	movs	r5, #0
    3002:	e5f7      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
    3004:	00005c49 	.word	0x00005c49
    3008:	20007260 	.word	0x20007260
    300c:	00005a8d 	.word	0x00005a8d
    3010:	00005aa3 	.word	0x00005aa3
    3014:	00005b35 	.word	0x00005b35
    3018:	20013efc 	.word	0x20013efc
    301c:	00003969 	.word	0x00003969
    3020:	000038f9 	.word	0x000038f9
    3024:	00005cc1 	.word	0x00005cc1
    3028:	00001369 	.word	0x00001369
    302c:	000013b1 	.word	0x000013b1
    3030:	0000f6d3 	.word	0x0000f6d3
    3034:	00010de4 	.word	0x00010de4
    3038:	0000fac1 	.word	0x0000fac1
    303c:	0000fb71 	.word	0x0000fb71
    3040:	000012b9 	.word	0x000012b9
    3044:	00001351 	.word	0x00001351
    3048:	000014b1 	.word	0x000014b1
    304c:	00001595 	.word	0x00001595
				else if(msg_class == GRID_CLASS_UPTIME_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    3050:	b91e      	cbnz	r6, 305a <grid_port_process_outbound_ui+0x53e>
    3052:	9b03      	ldr	r3, [sp, #12]
    3054:	2b00      	cmp	r3, #0
    3056:	f000 826e 	beq.w	3536 <grid_port_process_outbound_ui+0xa1a>
					grid_msg_init(&response);
    305a:	a891      	add	r0, sp, #580	; 0x244
    305c:	4b9a      	ldr	r3, [pc, #616]	; (32c8 <grid_port_process_outbound_ui+0x7ac>)
    305e:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    3060:	2500      	movs	r5, #0
    3062:	9500      	str	r5, [sp, #0]
    3064:	462b      	mov	r3, r5
    3066:	227f      	movs	r2, #127	; 0x7f
    3068:	4611      	mov	r1, r2
    306a:	a891      	add	r0, sp, #580	; 0x244
    306c:	4f97      	ldr	r7, [pc, #604]	; (32cc <grid_port_process_outbound_ui+0x7b0>)
    306e:	47b8      	blx	r7
					uint8_t response_payload[50] = {0};
    3070:	2232      	movs	r2, #50	; 0x32
    3072:	4629      	mov	r1, r5
    3074:	a80f      	add	r0, sp, #60	; 0x3c
    3076:	4b96      	ldr	r3, [pc, #600]	; (32d0 <grid_port_process_outbound_ui+0x7b4>)
    3078:	4798      	blx	r3
					snprintf(response_payload, 49, GRID_CLASS_UPTIME_frame);
    307a:	2303      	movs	r3, #3
    307c:	9301      	str	r3, [sp, #4]
    307e:	2314      	movs	r3, #20
    3080:	9300      	str	r3, [sp, #0]
    3082:	2302      	movs	r3, #2
    3084:	4a93      	ldr	r2, [pc, #588]	; (32d4 <grid_port_process_outbound_ui+0x7b8>)
    3086:	2131      	movs	r1, #49	; 0x31
    3088:	a80f      	add	r0, sp, #60	; 0x3c
    308a:	4f93      	ldr	r7, [pc, #588]	; (32d8 <grid_port_process_outbound_ui+0x7bc>)
    308c:	47b8      	blx	r7
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    308e:	a80f      	add	r0, sp, #60	; 0x3c
    3090:	4b92      	ldr	r3, [pc, #584]	; (32dc <grid_port_process_outbound_ui+0x7c0>)
    3092:	4798      	blx	r3
    3094:	4602      	mov	r2, r0
    3096:	a90f      	add	r1, sp, #60	; 0x3c
    3098:	a891      	add	r0, sp, #580	; 0x244
    309a:	4b91      	ldr	r3, [pc, #580]	; (32e0 <grid_port_process_outbound_ui+0x7c4>)
    309c:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    309e:	230d      	movs	r3, #13
    30a0:	9300      	str	r3, [sp, #0]
    30a2:	2301      	movs	r3, #1
    30a4:	2204      	movs	r2, #4
    30a6:	4629      	mov	r1, r5
    30a8:	a891      	add	r0, sp, #580	; 0x244
    30aa:	f8df 8248 	ldr.w	r8, [pc, #584]	; 32f4 <grid_port_process_outbound_ui+0x7d8>
    30ae:	47c0      	blx	r8
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_UPTIME_UPTIME_offset, GRID_CLASS_UPTIME_UPTIME_length, grid_sys_state.uptime);
    30b0:	4f8c      	ldr	r7, [pc, #560]	; (32e4 <grid_port_process_outbound_ui+0x7c8>)
    30b2:	683b      	ldr	r3, [r7, #0]
    30b4:	9300      	str	r3, [sp, #0]
    30b6:	2308      	movs	r3, #8
    30b8:	2205      	movs	r2, #5
    30ba:	4629      	mov	r1, r5
    30bc:	a891      	add	r0, sp, #580	; 0x244
    30be:	47c0      	blx	r8
					uint32_t milliseconds = grid_sys_state.uptime/RTC1MS%1000;
    30c0:	683b      	ldr	r3, [r7, #0]
					uint32_t seconds =		grid_sys_state.uptime/RTC1MS/1000%60;
    30c2:	683b      	ldr	r3, [r7, #0]
					uint32_t minutes =		grid_sys_state.uptime/RTC1MS/1000/60%60;
    30c4:	683b      	ldr	r3, [r7, #0]
					uint32_t hours =		grid_sys_state.uptime/RTC1MS/1000/60/60%60;
    30c6:	683b      	ldr	r3, [r7, #0]
					grid_msg_packet_close(&response);
    30c8:	a891      	add	r0, sp, #580	; 0x244
    30ca:	4b87      	ldr	r3, [pc, #540]	; (32e8 <grid_port_process_outbound_ui+0x7cc>)
    30cc:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);
    30ce:	a891      	add	r0, sp, #580	; 0x244
    30d0:	4b86      	ldr	r3, [pc, #536]	; (32ec <grid_port_process_outbound_ui+0x7d0>)
    30d2:	4798      	blx	r3
				else if(msg_class == GRID_CLASS_UPTIME_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    30d4:	e58e      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_RESETCAUSE_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    30d6:	f1b8 0f12 	cmp.w	r8, #18
    30da:	d142      	bne.n	3162 <grid_port_process_outbound_ui+0x646>
    30dc:	f1bb 0f0f 	cmp.w	fp, #15
    30e0:	d001      	beq.n	30e6 <grid_port_process_outbound_ui+0x5ca>
				current_start = 0;
    30e2:	2500      	movs	r5, #0
    30e4:	e586      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_RESETCAUSE_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    30e6:	b91e      	cbnz	r6, 30f0 <grid_port_process_outbound_ui+0x5d4>
    30e8:	9b03      	ldr	r3, [sp, #12]
    30ea:	2b00      	cmp	r3, #0
    30ec:	f000 8226 	beq.w	353c <grid_port_process_outbound_ui+0xa20>
					grid_msg_init(&response);
    30f0:	a891      	add	r0, sp, #580	; 0x244
    30f2:	4b75      	ldr	r3, [pc, #468]	; (32c8 <grid_port_process_outbound_ui+0x7ac>)
    30f4:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    30f6:	2500      	movs	r5, #0
    30f8:	9500      	str	r5, [sp, #0]
    30fa:	462b      	mov	r3, r5
    30fc:	227f      	movs	r2, #127	; 0x7f
    30fe:	4611      	mov	r1, r2
    3100:	a891      	add	r0, sp, #580	; 0x244
    3102:	4f72      	ldr	r7, [pc, #456]	; (32cc <grid_port_process_outbound_ui+0x7b0>)
    3104:	47b8      	blx	r7
					uint8_t response_payload[50] = {0};
    3106:	2232      	movs	r2, #50	; 0x32
    3108:	4629      	mov	r1, r5
    310a:	a80f      	add	r0, sp, #60	; 0x3c
    310c:	4b70      	ldr	r3, [pc, #448]	; (32d0 <grid_port_process_outbound_ui+0x7b4>)
    310e:	4798      	blx	r3
					snprintf(response_payload, 49, GRID_CLASS_RESETCAUSE_frame);
    3110:	2303      	movs	r3, #3
    3112:	9301      	str	r3, [sp, #4]
    3114:	2312      	movs	r3, #18
    3116:	9300      	str	r3, [sp, #0]
    3118:	2302      	movs	r3, #2
    311a:	4a75      	ldr	r2, [pc, #468]	; (32f0 <grid_port_process_outbound_ui+0x7d4>)
    311c:	2131      	movs	r1, #49	; 0x31
    311e:	a80f      	add	r0, sp, #60	; 0x3c
    3120:	4f6d      	ldr	r7, [pc, #436]	; (32d8 <grid_port_process_outbound_ui+0x7bc>)
    3122:	47b8      	blx	r7
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    3124:	a80f      	add	r0, sp, #60	; 0x3c
    3126:	4b6d      	ldr	r3, [pc, #436]	; (32dc <grid_port_process_outbound_ui+0x7c0>)
    3128:	4798      	blx	r3
    312a:	4602      	mov	r2, r0
    312c:	a90f      	add	r1, sp, #60	; 0x3c
    312e:	a891      	add	r0, sp, #580	; 0x244
    3130:	4b6b      	ldr	r3, [pc, #428]	; (32e0 <grid_port_process_outbound_ui+0x7c4>)
    3132:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    3134:	230d      	movs	r3, #13
    3136:	9300      	str	r3, [sp, #0]
    3138:	2301      	movs	r3, #1
    313a:	2204      	movs	r2, #4
    313c:	4629      	mov	r1, r5
    313e:	a891      	add	r0, sp, #580	; 0x244
    3140:	4f6c      	ldr	r7, [pc, #432]	; (32f4 <grid_port_process_outbound_ui+0x7d8>)
    3142:	47b8      	blx	r7
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_RESETCAUSE_CAUSE_offset, GRID_CLASS_RESETCAUSE_CAUSE_length,grid_sys_state.reset_cause);
    3144:	4b67      	ldr	r3, [pc, #412]	; (32e4 <grid_port_process_outbound_ui+0x7c8>)
    3146:	791b      	ldrb	r3, [r3, #4]
    3148:	9300      	str	r3, [sp, #0]
    314a:	2302      	movs	r3, #2
    314c:	2205      	movs	r2, #5
    314e:	4629      	mov	r1, r5
    3150:	a891      	add	r0, sp, #580	; 0x244
    3152:	47b8      	blx	r7
					grid_msg_packet_close(&response);
    3154:	a891      	add	r0, sp, #580	; 0x244
    3156:	4b64      	ldr	r3, [pc, #400]	; (32e8 <grid_port_process_outbound_ui+0x7cc>)
    3158:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);
    315a:	a891      	add	r0, sp, #580	; 0x244
    315c:	4b63      	ldr	r3, [pc, #396]	; (32ec <grid_port_process_outbound_ui+0x7d0>)
    315e:	4798      	blx	r3
				else if(msg_class == GRID_CLASS_RESETCAUSE_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    3160:	e548      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_RESET_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me)){
    3162:	f1b8 0f13 	cmp.w	r8, #19
    3166:	d114      	bne.n	3192 <grid_port_process_outbound_ui+0x676>
    3168:	f1bb 0f0e 	cmp.w	fp, #14
    316c:	d001      	beq.n	3172 <grid_port_process_outbound_ui+0x656>
				current_start = 0;
    316e:	2500      	movs	r5, #0
    3170:	e540      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if(msg_class == GRID_CLASS_RESET_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me)){
    3172:	b90e      	cbnz	r6, 3178 <grid_port_process_outbound_ui+0x65c>
				current_start = 0;
    3174:	4635      	mov	r5, r6
    3176:	e53d      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
  __ASM volatile ("dsb 0xF":::"memory");
    3178:	f3bf 8f4f 	dsb	sy
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
    317c:	495e      	ldr	r1, [pc, #376]	; (32f8 <grid_port_process_outbound_ui+0x7dc>)
    317e:	68ca      	ldr	r2, [r1, #12]
    3180:	f402 62e0 	and.w	r2, r2, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
    3184:	4b5d      	ldr	r3, [pc, #372]	; (32fc <grid_port_process_outbound_ui+0x7e0>)
    3186:	4313      	orrs	r3, r2
    3188:	60cb      	str	r3, [r1, #12]
    318a:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
    318e:	bf00      	nop
    3190:	e7fd      	b.n	318e <grid_port_process_outbound_ui+0x672>
				else if (msg_class == GRID_CLASS_GLOBALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    3192:	f1b8 0f61 	cmp.w	r8, #97	; 0x61
    3196:	d10f      	bne.n	31b8 <grid_port_process_outbound_ui+0x69c>
    3198:	f1bb 0f0e 	cmp.w	fp, #14
    319c:	d001      	beq.n	31a2 <grid_port_process_outbound_ui+0x686>
				current_start = 0;
    319e:	2500      	movs	r5, #0
    31a0:	e528      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    31a2:	b91e      	cbnz	r6, 31ac <grid_port_process_outbound_ui+0x690>
    31a4:	9b03      	ldr	r3, [sp, #12]
    31a6:	2b00      	cmp	r3, #0
    31a8:	f000 81cb 	beq.w	3542 <grid_port_process_outbound_ui+0xa26>
					grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    31ac:	4954      	ldr	r1, [pc, #336]	; (3300 <grid_port_process_outbound_ui+0x7e4>)
    31ae:	484d      	ldr	r0, [pc, #308]	; (32e4 <grid_port_process_outbound_ui+0x7c8>)
    31b0:	4b54      	ldr	r3, [pc, #336]	; (3304 <grid_port_process_outbound_ui+0x7e8>)
    31b2:	4798      	blx	r3
				current_start = 0;
    31b4:	2500      	movs	r5, #0
					grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    31b6:	e51d      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    31b8:	f1b8 0f60 	cmp.w	r8, #96	; 0x60
    31bc:	d10f      	bne.n	31de <grid_port_process_outbound_ui+0x6c2>
    31be:	f1bb 0f0e 	cmp.w	fp, #14
    31c2:	d001      	beq.n	31c8 <grid_port_process_outbound_ui+0x6ac>
				current_start = 0;
    31c4:	2500      	movs	r5, #0
    31c6:	e515      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    31c8:	b91e      	cbnz	r6, 31d2 <grid_port_process_outbound_ui+0x6b6>
    31ca:	9b03      	ldr	r3, [sp, #12]
    31cc:	2b00      	cmp	r3, #0
    31ce:	f000 81bb 	beq.w	3548 <grid_port_process_outbound_ui+0xa2c>
					grid_sys_nvm_store_configuration(&grid_sys_state, &grid_nvm_state);
    31d2:	494b      	ldr	r1, [pc, #300]	; (3300 <grid_port_process_outbound_ui+0x7e4>)
    31d4:	4843      	ldr	r0, [pc, #268]	; (32e4 <grid_port_process_outbound_ui+0x7c8>)
    31d6:	4b4c      	ldr	r3, [pc, #304]	; (3308 <grid_port_process_outbound_ui+0x7ec>)
    31d8:	4798      	blx	r3
				current_start = 0;
    31da:	2500      	movs	r5, #0
					grid_sys_nvm_store_configuration(&grid_sys_state, &grid_nvm_state);
    31dc:	e50a      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    31de:	f1b8 0f62 	cmp.w	r8, #98	; 0x62
    31e2:	d10f      	bne.n	3204 <grid_port_process_outbound_ui+0x6e8>
    31e4:	f1bb 0f0e 	cmp.w	fp, #14
    31e8:	d001      	beq.n	31ee <grid_port_process_outbound_ui+0x6d2>
				current_start = 0;
    31ea:	2500      	movs	r5, #0
    31ec:	e502      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    31ee:	b91e      	cbnz	r6, 31f8 <grid_port_process_outbound_ui+0x6dc>
    31f0:	9b03      	ldr	r3, [sp, #12]
    31f2:	2b00      	cmp	r3, #0
    31f4:	f000 81ab 	beq.w	354e <grid_port_process_outbound_ui+0xa32>
					grid_sys_nvm_clear_configuration(&grid_ui_state, &grid_nvm_state);
    31f8:	4941      	ldr	r1, [pc, #260]	; (3300 <grid_port_process_outbound_ui+0x7e4>)
    31fa:	4844      	ldr	r0, [pc, #272]	; (330c <grid_port_process_outbound_ui+0x7f0>)
    31fc:	4b44      	ldr	r3, [pc, #272]	; (3310 <grid_port_process_outbound_ui+0x7f4>)
    31fe:	4798      	blx	r3
				current_start = 0;
    3200:	2500      	movs	r5, #0
					grid_sys_nvm_clear_configuration(&grid_ui_state, &grid_nvm_state);
    3202:	e4f7      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALRECALL_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    3204:	f1b8 0f63 	cmp.w	r8, #99	; 0x63
    3208:	d118      	bne.n	323c <grid_port_process_outbound_ui+0x720>
    320a:	f1bb 0f0e 	cmp.w	fp, #14
    320e:	d001      	beq.n	3214 <grid_port_process_outbound_ui+0x6f8>
				current_start = 0;
    3210:	2500      	movs	r5, #0
    3212:	e4ef      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_GLOBALRECALL_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    3214:	b91e      	cbnz	r6, 321e <grid_port_process_outbound_ui+0x702>
    3216:	9b03      	ldr	r3, [sp, #12]
    3218:	2b00      	cmp	r3, #0
    321a:	f000 819b 	beq.w	3554 <grid_port_process_outbound_ui+0xa38>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_GLOBALRECALL_BANKNUMBER_offset], GRID_CLASS_GLOBALRECALL_BANKNUMBER_length	, &error_flag);
    321e:	abf8      	add	r3, sp, #992	; 0x3e0
    3220:	19d8      	adds	r0, r3, r7
    3222:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    3226:	2102      	movs	r1, #2
    3228:	f2a0 3027 	subw	r0, r0, #807	; 0x327
    322c:	4b39      	ldr	r3, [pc, #228]	; (3314 <grid_port_process_outbound_ui+0x7f8>)
    322e:	4798      	blx	r3
					grid_sys_recall_configuration(&grid_sys_state, banknumber);
    3230:	b2c1      	uxtb	r1, r0
    3232:	482c      	ldr	r0, [pc, #176]	; (32e4 <grid_port_process_outbound_ui+0x7c8>)
    3234:	4b38      	ldr	r3, [pc, #224]	; (3318 <grid_port_process_outbound_ui+0x7fc>)
    3236:	4798      	blx	r3
				current_start = 0;
    3238:	2500      	movs	r5, #0
				else if (msg_class == GRID_CLASS_GLOBALRECALL_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    323a:	e4db      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    323c:	f1b8 0f71 	cmp.w	r8, #113	; 0x71
    3240:	d10f      	bne.n	3262 <grid_port_process_outbound_ui+0x746>
    3242:	f1bb 0f0e 	cmp.w	fp, #14
    3246:	d001      	beq.n	324c <grid_port_process_outbound_ui+0x730>
				current_start = 0;
    3248:	2500      	movs	r5, #0
    324a:	e4d3      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALLOAD_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    324c:	b91e      	cbnz	r6, 3256 <grid_port_process_outbound_ui+0x73a>
    324e:	9b03      	ldr	r3, [sp, #12]
    3250:	2b00      	cmp	r3, #0
    3252:	f000 8182 	beq.w	355a <grid_port_process_outbound_ui+0xa3e>
					grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);						
    3256:	492a      	ldr	r1, [pc, #168]	; (3300 <grid_port_process_outbound_ui+0x7e4>)
    3258:	482c      	ldr	r0, [pc, #176]	; (330c <grid_port_process_outbound_ui+0x7f0>)
    325a:	4b30      	ldr	r3, [pc, #192]	; (331c <grid_port_process_outbound_ui+0x800>)
    325c:	4798      	blx	r3
				current_start = 0;
    325e:	2500      	movs	r5, #0
					grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);						
    3260:	e4c8      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    3262:	f1b8 0f70 	cmp.w	r8, #112	; 0x70
    3266:	d10f      	bne.n	3288 <grid_port_process_outbound_ui+0x76c>
    3268:	f1bb 0f0e 	cmp.w	fp, #14
    326c:	d001      	beq.n	3272 <grid_port_process_outbound_ui+0x756>
				current_start = 0;
    326e:	2500      	movs	r5, #0
    3270:	e4c0      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALSTORE_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    3272:	b91e      	cbnz	r6, 327c <grid_port_process_outbound_ui+0x760>
    3274:	9b03      	ldr	r3, [sp, #12]
    3276:	2b00      	cmp	r3, #0
    3278:	f000 8172 	beq.w	3560 <grid_port_process_outbound_ui+0xa44>
					grid_ui_nvm_store_all_configuration(&grid_ui_state, &grid_nvm_state);
    327c:	4920      	ldr	r1, [pc, #128]	; (3300 <grid_port_process_outbound_ui+0x7e4>)
    327e:	4823      	ldr	r0, [pc, #140]	; (330c <grid_port_process_outbound_ui+0x7f0>)
    3280:	4b27      	ldr	r3, [pc, #156]	; (3320 <grid_port_process_outbound_ui+0x804>)
    3282:	4798      	blx	r3
				current_start = 0;
    3284:	2500      	movs	r5, #0
					grid_ui_nvm_store_all_configuration(&grid_ui_state, &grid_nvm_state);
    3286:	e4b5      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    3288:	f1b8 0f72 	cmp.w	r8, #114	; 0x72
    328c:	d10f      	bne.n	32ae <grid_port_process_outbound_ui+0x792>
    328e:	f1bb 0f0e 	cmp.w	fp, #14
    3292:	d001      	beq.n	3298 <grid_port_process_outbound_ui+0x77c>
				current_start = 0;
    3294:	2500      	movs	r5, #0
    3296:	e4ad      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_LOCALCLEAR_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_global)){
    3298:	b91e      	cbnz	r6, 32a2 <grid_port_process_outbound_ui+0x786>
    329a:	9b03      	ldr	r3, [sp, #12]
    329c:	2b00      	cmp	r3, #0
    329e:	f000 8162 	beq.w	3566 <grid_port_process_outbound_ui+0xa4a>
					grid_ui_nvm_clear_all_configuration(&grid_ui_state, &grid_nvm_state);
    32a2:	4917      	ldr	r1, [pc, #92]	; (3300 <grid_port_process_outbound_ui+0x7e4>)
    32a4:	4819      	ldr	r0, [pc, #100]	; (330c <grid_port_process_outbound_ui+0x7f0>)
    32a6:	4b1f      	ldr	r3, [pc, #124]	; (3324 <grid_port_process_outbound_ui+0x808>)
    32a8:	4798      	blx	r3
				current_start = 0;
    32aa:	2500      	movs	r5, #0
					grid_ui_nvm_clear_all_configuration(&grid_ui_state, &grid_nvm_state);
    32ac:	e4a2      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    32ae:	f1b8 0f80 	cmp.w	r8, #128	; 0x80
    32b2:	f040 815b 	bne.w	356c <grid_port_process_outbound_ui+0xa50>
    32b6:	f1bb 0f0f 	cmp.w	fp, #15
    32ba:	d035      	beq.n	3328 <grid_port_process_outbound_ui+0x80c>
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_local)){
    32bc:	f1bb 0f0e 	cmp.w	fp, #14
    32c0:	d05b      	beq.n	337a <grid_port_process_outbound_ui+0x85e>
				current_start = 0;
    32c2:	2500      	movs	r5, #0
    32c4:	e496      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
    32c6:	bf00      	nop
    32c8:	00001369 	.word	0x00001369
    32cc:	000013b1 	.word	0x000013b1
    32d0:	0000f6d3 	.word	0x0000f6d3
    32d4:	00010e10 	.word	0x00010e10
    32d8:	0000fac1 	.word	0x0000fac1
    32dc:	0000fb71 	.word	0x0000fb71
    32e0:	000012b9 	.word	0x000012b9
    32e4:	20007260 	.word	0x20007260
    32e8:	000014b1 	.word	0x000014b1
    32ec:	00001595 	.word	0x00001595
    32f0:	00010e24 	.word	0x00010e24
    32f4:	00001351 	.word	0x00001351
    32f8:	e000ed00 	.word	0xe000ed00
    32fc:	05fa0004 	.word	0x05fa0004
    3300:	20007310 	.word	0x20007310
    3304:	000053c5 	.word	0x000053c5
    3308:	00005019 	.word	0x00005019
    330c:	20007254 	.word	0x20007254
    3310:	000054e5 	.word	0x000054e5
    3314:	00005c49 	.word	0x00005c49
    3318:	0000526d 	.word	0x0000526d
    331c:	00005f15 	.word	0x00005f15
    3320:	00006371 	.word	0x00006371
    3324:	00005f29 	.word	0x00005f29
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    3328:	b91e      	cbnz	r6, 3332 <grid_port_process_outbound_ui+0x816>
    332a:	9b03      	ldr	r3, [sp, #12]
    332c:	2b00      	cmp	r3, #0
    332e:	f000 8120 	beq.w	3572 <grid_port_process_outbound_ui+0xa56>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_BANKNUMBER_offset]		, GRID_CLASS_CONFIGURATION_BANKNUMBER_length	, &error_flag);
    3332:	1d78      	adds	r0, r7, #5
    3334:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    3338:	2102      	movs	r1, #2
    333a:	ab2d      	add	r3, sp, #180	; 0xb4
    333c:	4418      	add	r0, r3
    333e:	4b90      	ldr	r3, [pc, #576]	; (3580 <grid_port_process_outbound_ui+0xa64>)
    3340:	4798      	blx	r3
    3342:	4605      	mov	r5, r0
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    3344:	1df8      	adds	r0, r7, #7
    3346:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    334a:	2102      	movs	r1, #2
    334c:	ab2d      	add	r3, sp, #180	; 0xb4
    334e:	4418      	add	r0, r3
    3350:	4b8b      	ldr	r3, [pc, #556]	; (3580 <grid_port_process_outbound_ui+0xa64>)
    3352:	4798      	blx	r3
    3354:	4680      	mov	r8, r0
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    3356:	f107 0009 	add.w	r0, r7, #9
    335a:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    335e:	2102      	movs	r1, #2
    3360:	ab2d      	add	r3, sp, #180	; 0xb4
    3362:	4418      	add	r0, r3
    3364:	4b86      	ldr	r3, [pc, #536]	; (3580 <grid_port_process_outbound_ui+0xa64>)
    3366:	4798      	blx	r3
					grid_ui_recall_event_configuration(&grid_ui_state, banknumber, elementnumber, eventtype);
    3368:	b2c3      	uxtb	r3, r0
    336a:	fa5f f288 	uxtb.w	r2, r8
    336e:	b2e9      	uxtb	r1, r5
    3370:	4884      	ldr	r0, [pc, #528]	; (3584 <grid_port_process_outbound_ui+0xa68>)
    3372:	4d85      	ldr	r5, [pc, #532]	; (3588 <grid_port_process_outbound_ui+0xa6c>)
    3374:	47a8      	blx	r5
				current_start = 0;
    3376:	2500      	movs	r5, #0
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_FETCH_code && (position_is_me || position_is_global)){
    3378:	e43c      	b.n	2bf4 <grid_port_process_outbound_ui+0xd8>
				else if (msg_class == GRID_CLASS_CONFIGURATION_code && msg_instr == GRID_INSTR_EXECUTE_code && (position_is_me || position_is_local)){
    337a:	b91e      	cbnz	r6, 3384 <grid_port_process_outbound_ui+0x868>
    337c:	9b04      	ldr	r3, [sp, #16]
    337e:	2b00      	cmp	r3, #0
    3380:	f000 80fa 	beq.w	3578 <grid_port_process_outbound_ui+0xa5c>
					uint8_t banknumber		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_BANKNUMBER_offset]		, GRID_CLASS_CONFIGURATION_BANKNUMBER_length	, &error_flag);
    3384:	1d78      	adds	r0, r7, #5
    3386:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    338a:	2102      	movs	r1, #2
    338c:	ab2d      	add	r3, sp, #180	; 0xb4
    338e:	4418      	add	r0, r3
    3390:	4b7b      	ldr	r3, [pc, #492]	; (3580 <grid_port_process_outbound_ui+0xa64>)
    3392:	4798      	blx	r3
    3394:	9006      	str	r0, [sp, #24]
    3396:	fa5f f880 	uxtb.w	r8, r0
					uint8_t elementnumber	= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset]	, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length	, &error_flag);
    339a:	1df8      	adds	r0, r7, #7
    339c:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    33a0:	2102      	movs	r1, #2
    33a2:	ab2d      	add	r3, sp, #180	; 0xb4
    33a4:	4418      	add	r0, r3
    33a6:	4b76      	ldr	r3, [pc, #472]	; (3580 <grid_port_process_outbound_ui+0xa64>)
    33a8:	4798      	blx	r3
    33aa:	9007      	str	r0, [sp, #28]
    33ac:	b2c3      	uxtb	r3, r0
    33ae:	9308      	str	r3, [sp, #32]
					uint8_t eventtype		= grid_sys_read_hex_string_value(&message[current_start+GRID_CLASS_CONFIGURATION_EVENTTYPE_offset]		, GRID_CLASS_CONFIGURATION_EVENTTYPE_length		, &error_flag);
    33b0:	f107 0009 	add.w	r0, r7, #9
    33b4:	f10d 022b 	add.w	r2, sp, #43	; 0x2b
    33b8:	2102      	movs	r1, #2
    33ba:	ab2d      	add	r3, sp, #180	; 0xb4
    33bc:	4418      	add	r0, r3
    33be:	4b70      	ldr	r3, [pc, #448]	; (3580 <grid_port_process_outbound_ui+0xa64>)
    33c0:	4798      	blx	r3
    33c2:	9009      	str	r0, [sp, #36]	; 0x24
    33c4:	fa5f fb80 	uxtb.w	fp, r0
					uint8_t actionstring[GRID_UI_ACTION_STRING_maxlength]	= {0};
    33c8:	2278      	movs	r2, #120	; 0x78
    33ca:	2100      	movs	r1, #0
    33cc:	a80f      	add	r0, sp, #60	; 0x3c
    33ce:	4b6f      	ldr	r3, [pc, #444]	; (358c <grid_port_process_outbound_ui+0xa70>)
    33d0:	4798      	blx	r3
					uint32_t actionstring_length = current_stop-current_start-GRID_CLASS_CONFIGURATION_ACTIONSTRING_offset;
    33d2:	b2e3      	uxtb	r3, r4
    33d4:	1bdf      	subs	r7, r3, r7
					for(uint32_t j = 0; j<actionstring_length; j++){
    33d6:	f1b7 030b 	subs.w	r3, r7, #11
    33da:	f000 80e7 	beq.w	35ac <grid_port_process_outbound_ui+0xa90>
    33de:	f105 020a 	add.w	r2, r5, #10
    33e2:	a92d      	add	r1, sp, #180	; 0xb4
    33e4:	440a      	add	r2, r1
    33e6:	f10d 013b 	add.w	r1, sp, #59	; 0x3b
    33ea:	3d01      	subs	r5, #1
    33ec:	442f      	add	r7, r5
    33ee:	a82d      	add	r0, sp, #180	; 0xb4
    33f0:	19c5      	adds	r5, r0, r7
						actionstring[j] = message[current_start+GRID_CLASS_CONFIGURATION_ACTIONSTRING_offset + j];
    33f2:	f812 0f01 	ldrb.w	r0, [r2, #1]!
    33f6:	f801 0f01 	strb.w	r0, [r1, #1]!
					for(uint32_t j = 0; j<actionstring_length; j++){
    33fa:	42aa      	cmp	r2, r5
    33fc:	d1f9      	bne.n	33f2 <grid_port_process_outbound_ui+0x8d6>
						grid_ui_event_register_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype, actionstring, actionstring_length);
    33fe:	4a61      	ldr	r2, [pc, #388]	; (3584 <grid_port_process_outbound_ui+0xa68>)
    3400:	6852      	ldr	r2, [r2, #4]
    3402:	f89d 5018 	ldrb.w	r5, [sp, #24]
    3406:	0129      	lsls	r1, r5, #4
    3408:	4608      	mov	r0, r1
    340a:	9105      	str	r1, [sp, #20]
    340c:	f89d 101c 	ldrb.w	r1, [sp, #28]
    3410:	2764      	movs	r7, #100	; 0x64
    3412:	fb07 f701 	mul.w	r7, r7, r1
    3416:	4402      	add	r2, r0
    3418:	68d0      	ldr	r0, [r2, #12]
    341a:	aa0f      	add	r2, sp, #60	; 0x3c
    341c:	4659      	mov	r1, fp
    341e:	4438      	add	r0, r7
    3420:	4d5b      	ldr	r5, [pc, #364]	; (3590 <grid_port_process_outbound_ui+0xa74>)
    3422:	47a8      	blx	r5
						if (banknumber == grid_sys_state.bank_activebank_number){
    3424:	4b5b      	ldr	r3, [pc, #364]	; (3594 <grid_port_process_outbound_ui+0xa78>)
    3426:	7bdb      	ldrb	r3, [r3, #15]
    3428:	b2db      	uxtb	r3, r3
    342a:	4598      	cmp	r8, r3
    342c:	d04a      	beq.n	34c4 <grid_port_process_outbound_ui+0x9a8>
						uint8_t event_index = grid_ui_event_find(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    342e:	4b55      	ldr	r3, [pc, #340]	; (3584 <grid_port_process_outbound_ui+0xa68>)
    3430:	685b      	ldr	r3, [r3, #4]
    3432:	9d05      	ldr	r5, [sp, #20]
    3434:	442b      	add	r3, r5
    3436:	68d8      	ldr	r0, [r3, #12]
    3438:	4659      	mov	r1, fp
    343a:	4438      	add	r0, r7
    343c:	4b56      	ldr	r3, [pc, #344]	; (3598 <grid_port_process_outbound_ui+0xa7c>)
    343e:	4798      	blx	r3
						if (event_index != 255){
    3440:	28ff      	cmp	r0, #255	; 0xff
    3442:	d04f      	beq.n	34e4 <grid_port_process_outbound_ui+0x9c8>
							if (position_is_local){
    3444:	9b04      	ldr	r3, [sp, #16]
    3446:	b303      	cbz	r3, 348a <grid_port_process_outbound_ui+0x96e>
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_flashempty_flag=0;
    3448:	4b4e      	ldr	r3, [pc, #312]	; (3584 <grid_port_process_outbound_ui+0xa68>)
    344a:	685a      	ldr	r2, [r3, #4]
    344c:	f44f 7386 	mov.w	r3, #268	; 0x10c
    3450:	fb03 f300 	mul.w	r3, r3, r0
    3454:	442a      	add	r2, r5
    3456:	68d2      	ldr	r2, [r2, #12]
    3458:	443a      	add	r2, r7
    345a:	6e12      	ldr	r2, [r2, #96]	; 0x60
    345c:	441a      	add	r2, r3
    345e:	2100      	movs	r1, #0
    3460:	f882 1109 	strb.w	r1, [r2, #265]	; 0x109
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 0;
    3464:	4a47      	ldr	r2, [pc, #284]	; (3584 <grid_port_process_outbound_ui+0xa68>)
    3466:	6852      	ldr	r2, [r2, #4]
    3468:	9505      	str	r5, [sp, #20]
    346a:	442a      	add	r2, r5
    346c:	68d2      	ldr	r2, [r2, #12]
    346e:	443a      	add	r2, r7
    3470:	6e12      	ldr	r2, [r2, #96]	; 0x60
    3472:	441a      	add	r2, r3
    3474:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 0;
    3478:	4a42      	ldr	r2, [pc, #264]	; (3584 <grid_port_process_outbound_ui+0xa68>)
    347a:	6852      	ldr	r2, [r2, #4]
    347c:	442a      	add	r2, r5
    347e:	68d2      	ldr	r2, [r2, #12]
    3480:	443a      	add	r2, r7
    3482:	6e12      	ldr	r2, [r2, #96]	; 0x60
    3484:	4413      	add	r3, r2
    3486:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
							if (position_is_me){
    348a:	b36e      	cbz	r6, 34e8 <grid_port_process_outbound_ui+0x9cc>
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 1;
    348c:	4b3d      	ldr	r3, [pc, #244]	; (3584 <grid_port_process_outbound_ui+0xa68>)
    348e:	685a      	ldr	r2, [r3, #4]
    3490:	f44f 7386 	mov.w	r3, #268	; 0x10c
    3494:	fb03 f300 	mul.w	r3, r3, r0
    3498:	9805      	ldr	r0, [sp, #20]
    349a:	4402      	add	r2, r0
    349c:	68d2      	ldr	r2, [r2, #12]
    349e:	443a      	add	r2, r7
    34a0:	6e12      	ldr	r2, [r2, #96]	; 0x60
    34a2:	441a      	add	r2, r3
    34a4:	2101      	movs	r1, #1
    34a6:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
								grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 0;
    34aa:	4a36      	ldr	r2, [pc, #216]	; (3584 <grid_port_process_outbound_ui+0xa68>)
    34ac:	6852      	ldr	r2, [r2, #4]
    34ae:	4601      	mov	r1, r0
    34b0:	4411      	add	r1, r2
    34b2:	68ca      	ldr	r2, [r1, #12]
    34b4:	4417      	add	r7, r2
    34b6:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    34b8:	4413      	add	r3, r2
    34ba:	2200      	movs	r2, #0
    34bc:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
						acknowledge = 1;
    34c0:	4637      	mov	r7, r6
    34c2:	e0ac      	b.n	361e <grid_port_process_outbound_ui+0xb02>
							grid_ui_smart_trigger(&grid_ui_state, banknumber, elementnumber, eventtype);
    34c4:	465b      	mov	r3, fp
    34c6:	9a08      	ldr	r2, [sp, #32]
    34c8:	4641      	mov	r1, r8
    34ca:	482e      	ldr	r0, [pc, #184]	; (3584 <grid_port_process_outbound_ui+0xa68>)
    34cc:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 35a8 <grid_port_process_outbound_ui+0xa8c>
    34d0:	47c0      	blx	r8
    34d2:	e7ac      	b.n	342e <grid_port_process_outbound_ui+0x912>
							grid_ui_smart_trigger(&grid_ui_state, banknumber, elementnumber, eventtype);
    34d4:	465b      	mov	r3, fp
    34d6:	9a08      	ldr	r2, [sp, #32]
    34d8:	4641      	mov	r1, r8
    34da:	482a      	ldr	r0, [pc, #168]	; (3584 <grid_port_process_outbound_ui+0xa68>)
    34dc:	f8df 80c8 	ldr.w	r8, [pc, #200]	; 35a8 <grid_port_process_outbound_ui+0xa8c>
    34e0:	47c0      	blx	r8
    34e2:	e079      	b.n	35d8 <grid_port_process_outbound_ui+0xabc>
						acknowledge = 1;
    34e4:	2701      	movs	r7, #1
    34e6:	e09a      	b.n	361e <grid_port_process_outbound_ui+0xb02>
    34e8:	2701      	movs	r7, #1
    34ea:	e098      	b.n	361e <grid_port_process_outbound_ui+0xb02>
						acknowledge = 0;
    34ec:	2700      	movs	r7, #0
    34ee:	e096      	b.n	361e <grid_port_process_outbound_ui+0xb02>
						grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    34f0:	230b      	movs	r3, #11
    34f2:	9300      	str	r3, [sp, #0]
    34f4:	2301      	movs	r3, #1
    34f6:	2204      	movs	r2, #4
    34f8:	2100      	movs	r1, #0
    34fa:	a891      	add	r0, sp, #580	; 0x244
    34fc:	4d27      	ldr	r5, [pc, #156]	; (359c <grid_port_process_outbound_ui+0xa80>)
    34fe:	47a8      	blx	r5
					grid_msg_packet_close(&response);
    3500:	a891      	add	r0, sp, #580	; 0x244
    3502:	4b27      	ldr	r3, [pc, #156]	; (35a0 <grid_port_process_outbound_ui+0xa84>)
    3504:	4798      	blx	r3
					grid_msg_packet_send_everywhere(&response);	
    3506:	a891      	add	r0, sp, #580	; 0x244
    3508:	4b26      	ldr	r3, [pc, #152]	; (35a4 <grid_port_process_outbound_ui+0xa88>)
    350a:	4798      	blx	r3
				current_start = 0;
    350c:	2500      	movs	r5, #0
    350e:	f7ff bb71 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    3512:	9d04      	ldr	r5, [sp, #16]
    3514:	f7ff bb6e 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    3518:	2500      	movs	r5, #0
    351a:	f7ff bb6b 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    351e:	9d04      	ldr	r5, [sp, #16]
    3520:	f7ff bb68 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    3524:	4635      	mov	r5, r6
    3526:	f7ff bb65 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    352a:	4635      	mov	r5, r6
    352c:	f7ff bb62 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    3530:	9d03      	ldr	r5, [sp, #12]
    3532:	f7ff bb5f 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    3536:	9d03      	ldr	r5, [sp, #12]
    3538:	f7ff bb5c 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    353c:	9d03      	ldr	r5, [sp, #12]
    353e:	f7ff bb59 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    3542:	9d03      	ldr	r5, [sp, #12]
    3544:	f7ff bb56 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    3548:	9d03      	ldr	r5, [sp, #12]
    354a:	f7ff bb53 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    354e:	9d03      	ldr	r5, [sp, #12]
    3550:	f7ff bb50 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    3554:	9d03      	ldr	r5, [sp, #12]
    3556:	f7ff bb4d 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    355a:	9d03      	ldr	r5, [sp, #12]
    355c:	f7ff bb4a 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    3560:	9d03      	ldr	r5, [sp, #12]
    3562:	f7ff bb47 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    3566:	9d03      	ldr	r5, [sp, #12]
    3568:	f7ff bb44 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    356c:	2500      	movs	r5, #0
    356e:	f7ff bb41 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    3572:	9d03      	ldr	r5, [sp, #12]
    3574:	f7ff bb3e 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    3578:	9d04      	ldr	r5, [sp, #16]
    357a:	f7ff bb3b 	b.w	2bf4 <grid_port_process_outbound_ui+0xd8>
    357e:	bf00      	nop
    3580:	00005c49 	.word	0x00005c49
    3584:	20007254 	.word	0x20007254
    3588:	00005f3d 	.word	0x00005f3d
    358c:	0000f6d3 	.word	0x0000f6d3
    3590:	00006e05 	.word	0x00006e05
    3594:	20007260 	.word	0x20007260
    3598:	000065a9 	.word	0x000065a9
    359c:	00001351 	.word	0x00001351
    35a0:	000014b1 	.word	0x000014b1
    35a4:	00001595 	.word	0x00001595
    35a8:	00007249 	.word	0x00007249
						grid_ui_event_generate_actionstring(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    35ac:	4b3f      	ldr	r3, [pc, #252]	; (36ac <grid_port_process_outbound_ui+0xb90>)
    35ae:	685b      	ldr	r3, [r3, #4]
    35b0:	f89d 5018 	ldrb.w	r5, [sp, #24]
    35b4:	012d      	lsls	r5, r5, #4
    35b6:	f89d 201c 	ldrb.w	r2, [sp, #28]
    35ba:	2764      	movs	r7, #100	; 0x64
    35bc:	fb07 f702 	mul.w	r7, r7, r2
    35c0:	442b      	add	r3, r5
    35c2:	68d8      	ldr	r0, [r3, #12]
    35c4:	4659      	mov	r1, fp
    35c6:	4438      	add	r0, r7
    35c8:	4b39      	ldr	r3, [pc, #228]	; (36b0 <grid_port_process_outbound_ui+0xb94>)
    35ca:	4798      	blx	r3
						if (banknumber == grid_sys_state.bank_activebank_number){
    35cc:	4b39      	ldr	r3, [pc, #228]	; (36b4 <grid_port_process_outbound_ui+0xb98>)
    35ce:	7bdb      	ldrb	r3, [r3, #15]
    35d0:	b2db      	uxtb	r3, r3
    35d2:	4598      	cmp	r8, r3
    35d4:	f43f af7e 	beq.w	34d4 <grid_port_process_outbound_ui+0x9b8>
						uint8_t event_index = grid_ui_event_find(&grid_ui_state.bank_list[banknumber].element_list[elementnumber], eventtype);
    35d8:	4b34      	ldr	r3, [pc, #208]	; (36ac <grid_port_process_outbound_ui+0xb90>)
    35da:	685b      	ldr	r3, [r3, #4]
    35dc:	442b      	add	r3, r5
    35de:	68d8      	ldr	r0, [r3, #12]
    35e0:	4659      	mov	r1, fp
    35e2:	4438      	add	r0, r7
    35e4:	4b34      	ldr	r3, [pc, #208]	; (36b8 <grid_port_process_outbound_ui+0xb9c>)
    35e6:	4798      	blx	r3
						if (event_index != 255){
    35e8:	28ff      	cmp	r0, #255	; 0xff
    35ea:	f43f af7f 	beq.w	34ec <grid_port_process_outbound_ui+0x9d0>
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_changed_flag = 1;
    35ee:	4b2f      	ldr	r3, [pc, #188]	; (36ac <grid_port_process_outbound_ui+0xb90>)
    35f0:	685a      	ldr	r2, [r3, #4]
    35f2:	f44f 7386 	mov.w	r3, #268	; 0x10c
    35f6:	fb03 f300 	mul.w	r3, r3, r0
    35fa:	442a      	add	r2, r5
    35fc:	68d2      	ldr	r2, [r2, #12]
    35fe:	443a      	add	r2, r7
    3600:	6e12      	ldr	r2, [r2, #96]	; 0x60
    3602:	441a      	add	r2, r3
    3604:	2101      	movs	r1, #1
    3606:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
							grid_ui_state.bank_list[banknumber].element_list[elementnumber].event_list[event_index].cfg_default_flag = 1;
    360a:	4a28      	ldr	r2, [pc, #160]	; (36ac <grid_port_process_outbound_ui+0xb90>)
    360c:	6852      	ldr	r2, [r2, #4]
    360e:	4415      	add	r5, r2
    3610:	68ea      	ldr	r2, [r5, #12]
    3612:	4417      	add	r7, r2
    3614:	6e3a      	ldr	r2, [r7, #96]	; 0x60
    3616:	4413      	add	r3, r2
    3618:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
						acknowledge = 0;
    361c:	2700      	movs	r7, #0
					grid_msg_init(&response);
    361e:	a891      	add	r0, sp, #580	; 0x244
    3620:	4b26      	ldr	r3, [pc, #152]	; (36bc <grid_port_process_outbound_ui+0xba0>)
    3622:	4798      	blx	r3
					grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    3624:	2500      	movs	r5, #0
    3626:	9500      	str	r5, [sp, #0]
    3628:	462b      	mov	r3, r5
    362a:	227f      	movs	r2, #127	; 0x7f
    362c:	4611      	mov	r1, r2
    362e:	a891      	add	r0, sp, #580	; 0x244
    3630:	f8df 8098 	ldr.w	r8, [pc, #152]	; 36cc <grid_port_process_outbound_ui+0xbb0>
    3634:	47c0      	blx	r8
					uint8_t response_payload[10] = {0};
    3636:	950b      	str	r5, [sp, #44]	; 0x2c
    3638:	950c      	str	r5, [sp, #48]	; 0x30
    363a:	f8ad 5034 	strh.w	r5, [sp, #52]	; 0x34
					sprintf(response_payload, GRID_CLASS_CONFIGURATION_frame);
    363e:	2303      	movs	r3, #3
    3640:	9300      	str	r3, [sp, #0]
    3642:	2380      	movs	r3, #128	; 0x80
    3644:	2202      	movs	r2, #2
    3646:	491e      	ldr	r1, [pc, #120]	; (36c0 <grid_port_process_outbound_ui+0xba4>)
    3648:	a80b      	add	r0, sp, #44	; 0x2c
    364a:	f8df 8084 	ldr.w	r8, [pc, #132]	; 36d0 <grid_port_process_outbound_ui+0xbb4>
    364e:	47c0      	blx	r8
					grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    3650:	a80b      	add	r0, sp, #44	; 0x2c
    3652:	4b1c      	ldr	r3, [pc, #112]	; (36c4 <grid_port_process_outbound_ui+0xba8>)
    3654:	4798      	blx	r3
    3656:	4602      	mov	r2, r0
    3658:	a90b      	add	r1, sp, #44	; 0x2c
    365a:	a891      	add	r0, sp, #580	; 0x244
    365c:	4b1a      	ldr	r3, [pc, #104]	; (36c8 <grid_port_process_outbound_ui+0xbac>)
    365e:	4798      	blx	r3
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, banknumber);
    3660:	f89d 3018 	ldrb.w	r3, [sp, #24]
    3664:	9300      	str	r3, [sp, #0]
    3666:	2302      	movs	r3, #2
    3668:	2205      	movs	r2, #5
    366a:	4629      	mov	r1, r5
    366c:	a891      	add	r0, sp, #580	; 0x244
    366e:	f8df 8064 	ldr.w	r8, [pc, #100]	; 36d4 <grid_port_process_outbound_ui+0xbb8>
    3672:	47c0      	blx	r8
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, elementnumber);
    3674:	f89d 301c 	ldrb.w	r3, [sp, #28]
    3678:	9300      	str	r3, [sp, #0]
    367a:	2302      	movs	r3, #2
    367c:	2207      	movs	r2, #7
    367e:	4629      	mov	r1, r5
    3680:	a891      	add	r0, sp, #580	; 0x244
    3682:	47c0      	blx	r8
					grid_msg_text_set_parameter(&response, 0, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eventtype);
    3684:	f89d 3024 	ldrb.w	r3, [sp, #36]	; 0x24
    3688:	9300      	str	r3, [sp, #0]
    368a:	2302      	movs	r3, #2
    368c:	2209      	movs	r2, #9
    368e:	4629      	mov	r1, r5
    3690:	a891      	add	r0, sp, #580	; 0x244
    3692:	47c0      	blx	r8
					if (acknowledge == 1){
    3694:	2f01      	cmp	r7, #1
    3696:	f47f af2b 	bne.w	34f0 <grid_port_process_outbound_ui+0x9d4>
						grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    369a:	230a      	movs	r3, #10
    369c:	9300      	str	r3, [sp, #0]
    369e:	2301      	movs	r3, #1
    36a0:	2204      	movs	r2, #4
    36a2:	4629      	mov	r1, r5
    36a4:	a891      	add	r0, sp, #580	; 0x244
    36a6:	47c0      	blx	r8
    36a8:	e72a      	b.n	3500 <grid_port_process_outbound_ui+0x9e4>
    36aa:	bf00      	nop
    36ac:	20007254 	.word	0x20007254
    36b0:	00006fed 	.word	0x00006fed
    36b4:	20007260 	.word	0x20007260
    36b8:	000065a9 	.word	0x000065a9
    36bc:	00001369 	.word	0x00001369
    36c0:	00010e30 	.word	0x00010e30
    36c4:	0000fb71 	.word	0x0000fb71
    36c8:	000012b9 	.word	0x000012b9
    36cc:	000013b1 	.word	0x000013b1
    36d0:	0000fb29 	.word	0x0000fb29
    36d4:	00001351 	.word	0x00001351

000036d8 <grid_port_process_outbound_usart>:

uint8_t grid_port_process_outbound_usart(struct grid_port* por){
	
	if (por->tx_double_buffer_status == 0){ // READY TO SEND MESSAGE, NO TRANSMISSION IS IN PROGRESS
    36d8:	8983      	ldrh	r3, [r0, #12]
    36da:	b10b      	cbz	r3, 36e0 <grid_port_process_outbound_usart+0x8>
			return 1;
		}
		
	}
	
	return 0;
    36dc:	2000      	movs	r0, #0
    36de:	4770      	bx	lr
uint8_t grid_port_process_outbound_usart(struct grid_port* por){
    36e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    36e4:	4680      	mov	r8, r0
		uint16_t packet_size = grid_buffer_read_size(&por->tx_buffer);
    36e6:	f500 551c 	add.w	r5, r0, #9984	; 0x2700
    36ea:	353c      	adds	r5, #60	; 0x3c
    36ec:	4628      	mov	r0, r5
    36ee:	4b13      	ldr	r3, [pc, #76]	; (373c <grid_port_process_outbound_usart+0x64>)
    36f0:	4798      	blx	r3
		if (!packet_size){
    36f2:	4606      	mov	r6, r0
    36f4:	b910      	cbnz	r0, 36fc <grid_port_process_outbound_usart+0x24>
			return 0;
    36f6:	2000      	movs	r0, #0
}
    36f8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			grid_buffer_read_init(&por->tx_buffer);
    36fc:	4628      	mov	r0, r5
    36fe:	4b10      	ldr	r3, [pc, #64]	; (3740 <grid_port_process_outbound_usart+0x68>)
    3700:	4798      	blx	r3
			por->tx_double_buffer_status = packet_size;
    3702:	f8a8 600c 	strh.w	r6, [r8, #12]
    3706:	f108 042b 	add.w	r4, r8, #43	; 0x2b
    370a:	3e01      	subs	r6, #1
    370c:	b2b6      	uxth	r6, r6
    370e:	362c      	adds	r6, #44	; 0x2c
    3710:	4446      	add	r6, r8
				uint8_t character = grid_buffer_read_character(&por->tx_buffer);
    3712:	4f0c      	ldr	r7, [pc, #48]	; (3744 <grid_port_process_outbound_usart+0x6c>)
    3714:	4628      	mov	r0, r5
    3716:	47b8      	blx	r7
				por->tx_double_buffer[i] = character;
    3718:	f804 0f01 	strb.w	r0, [r4, #1]!
			for (uint16_t i = 0; i<packet_size; i++){
    371c:	42b4      	cmp	r4, r6
    371e:	d1f9      	bne.n	3714 <grid_port_process_outbound_usart+0x3c>
			grid_buffer_read_acknowledge(&por->tx_buffer);
    3720:	4628      	mov	r0, r5
    3722:	4b09      	ldr	r3, [pc, #36]	; (3748 <grid_port_process_outbound_usart+0x70>)
    3724:	4798      	blx	r3
			io_write(&por->usart->io, por->tx_double_buffer, por->tx_double_buffer_status);		
    3726:	f8b8 200c 	ldrh.w	r2, [r8, #12]
    372a:	f108 012c 	add.w	r1, r8, #44	; 0x2c
    372e:	f8d8 0004 	ldr.w	r0, [r8, #4]
    3732:	4b06      	ldr	r3, [pc, #24]	; (374c <grid_port_process_outbound_usart+0x74>)
    3734:	4798      	blx	r3
			return 1;
    3736:	2001      	movs	r0, #1
    3738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    373c:	00002369 	.word	0x00002369
    3740:	000023e9 	.word	0x000023e9
    3744:	0000247d 	.word	0x0000247d
    3748:	000024ab 	.word	0x000024ab
    374c:	000081cd 	.word	0x000081cd

00003750 <grid_led_lowlevel_hardware_transfer_complete_cb>:


void grid_led_lowlevel_hardware_transfer_complete_cb(struct _dma_resource *resource){
	

	grid_led_hardware_transfer_done = 1;
    3750:	2201      	movs	r2, #1
    3752:	4b01      	ldr	r3, [pc, #4]	; (3758 <grid_led_lowlevel_hardware_transfer_complete_cb+0x8>)
    3754:	701a      	strb	r2, [r3, #0]
    3756:	4770      	bx	lr
    3758:	200013a4 	.word	0x200013a4

0000375c <grid_led_lowlevel_set_color>:
uint8_t grid_led_lowlevel_set_color(struct grid_led_model* mod, uint32_t led_index, uint16_t led_r, uint16_t led_g, uint16_t led_b){
    375c:	b430      	push	{r4, r5}
	if (led_index<mod->led_number){
    375e:	7844      	ldrb	r4, [r0, #1]
    3760:	428c      	cmp	r4, r1
    3762:	d802      	bhi.n	376a <grid_led_lowlevel_set_color+0xe>
		return -1;		
    3764:	20ff      	movs	r0, #255	; 0xff
}
    3766:	bc30      	pop	{r4, r5}
    3768:	4770      	bx	lr
		mod->led_frame_buffer_usable[led_index*3 + 0] = grid_led_color_code[led_g];
    376a:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    376e:	0089      	lsls	r1, r1, #2
    3770:	4c0d      	ldr	r4, [pc, #52]	; (37a8 <grid_led_lowlevel_set_color+0x4c>)
    3772:	2bff      	cmp	r3, #255	; 0xff
    3774:	bf28      	it	cs
    3776:	23ff      	movcs	r3, #255	; 0xff
    3778:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
    377c:	68c3      	ldr	r3, [r0, #12]
    377e:	505d      	str	r5, [r3, r1]
		mod->led_frame_buffer_usable[led_index*3 + 1] = grid_led_color_code[led_r];
    3780:	2aff      	cmp	r2, #255	; 0xff
    3782:	bf28      	it	cs
    3784:	22ff      	movcs	r2, #255	; 0xff
    3786:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
    378a:	68c3      	ldr	r3, [r0, #12]
    378c:	440b      	add	r3, r1
    378e:	605a      	str	r2, [r3, #4]
		mod->led_frame_buffer_usable[led_index*3 + 2] = grid_led_color_code[led_b];
    3790:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    3794:	2bff      	cmp	r3, #255	; 0xff
    3796:	bf28      	it	cs
    3798:	23ff      	movcs	r3, #255	; 0xff
    379a:	f854 2023 	ldr.w	r2, [r4, r3, lsl #2]
    379e:	68c3      	ldr	r3, [r0, #12]
    37a0:	4419      	add	r1, r3
    37a2:	608a      	str	r2, [r1, #8]
		return 0;
    37a4:	2000      	movs	r0, #0
    37a6:	e7de      	b.n	3766 <grid_led_lowlevel_set_color+0xa>
    37a8:	2000774c 	.word	0x2000774c

000037ac <grid_led_hardware_init>:


}


void grid_led_hardware_init(struct grid_led_model* mod){
    37ac:	b510      	push	{r4, lr}
	
	spi_m_dma_get_io_descriptor(&GRID_LED, &mod->hardware_io_descriptor);
    37ae:	4c06      	ldr	r4, [pc, #24]	; (37c8 <grid_led_hardware_init+0x1c>)
    37b0:	f100 0114 	add.w	r1, r0, #20
    37b4:	4620      	mov	r0, r4
    37b6:	4b05      	ldr	r3, [pc, #20]	; (37cc <grid_led_hardware_init+0x20>)
    37b8:	4798      	blx	r3
	spi_m_dma_register_callback(&GRID_LED, SPI_M_DMA_CB_TX_DONE, grid_led_lowlevel_hardware_transfer_complete_cb);
    37ba:	4a05      	ldr	r2, [pc, #20]	; (37d0 <grid_led_hardware_init+0x24>)
    37bc:	2100      	movs	r1, #0
    37be:	4620      	mov	r0, r4
    37c0:	4b04      	ldr	r3, [pc, #16]	; (37d4 <grid_led_hardware_init+0x28>)
    37c2:	4798      	blx	r3
    37c4:	bd10      	pop	{r4, pc}
    37c6:	bf00      	nop
    37c8:	20001224 	.word	0x20001224
    37cc:	00008725 	.word	0x00008725
    37d0:	00003751 	.word	0x00003751
    37d4:	000086f5 	.word	0x000086f5

000037d8 <grid_led_get_led_number>:

uint32_t grid_led_get_led_number(struct grid_led_model* mod){

	return mod->led_number;

}
    37d8:	7840      	ldrb	r0, [r0, #1]
    37da:	4770      	bx	lr

000037dc <grid_led_tick>:

void grid_led_tick(struct grid_led_model* mod){
	

	/** ATOMI - all phase registers must be updated  */
	for (uint8_t j=0; j<mod->led_number; j++){
    37dc:	7843      	ldrb	r3, [r0, #1]
    37de:	b113      	cbz	r3, 37e6 <grid_led_tick+0xa>
void grid_led_tick(struct grid_led_model* mod){
    37e0:	b430      	push	{r4, r5}
	for (uint8_t j=0; j<mod->led_number; j++){
    37e2:	2400      	movs	r4, #0
    37e4:	e005      	b.n	37f2 <grid_led_tick+0x16>
    37e6:	4770      	bx	lr
    37e8:	3401      	adds	r4, #1
    37ea:	b2e4      	uxtb	r4, r4
    37ec:	7843      	ldrb	r3, [r0, #1]
    37ee:	42a3      	cmp	r3, r4
    37f0:	d911      	bls.n	3816 <grid_led_tick+0x3a>
void grid_led_tick(struct grid_led_model* mod){
    37f2:	2100      	movs	r1, #0
					
		for(uint8_t i=0; i<GRID_LED_LAYER_NUMBER; i++){
			uint8_t layer = i;
			mod->led_smart_buffer[j+(mod->led_number*layer)].pha += mod->led_smart_buffer[j+(mod->led_number*layer)].fre; //PHASE + = FREQUENCY		
    37f4:	7843      	ldrb	r3, [r0, #1]
    37f6:	fb01 4303 	mla	r3, r1, r3, r4
    37fa:	eb03 0243 	add.w	r2, r3, r3, lsl #1
    37fe:	eb03 0382 	add.w	r3, r3, r2, lsl #2
    3802:	6902      	ldr	r2, [r0, #16]
    3804:	4413      	add	r3, r2
    3806:	7ada      	ldrb	r2, [r3, #11]
    3808:	7b1d      	ldrb	r5, [r3, #12]
    380a:	442a      	add	r2, r5
    380c:	72da      	strb	r2, [r3, #11]
    380e:	3101      	adds	r1, #1
		for(uint8_t i=0; i<GRID_LED_LAYER_NUMBER; i++){
    3810:	2903      	cmp	r1, #3
    3812:	d1ef      	bne.n	37f4 <grid_led_tick+0x18>
    3814:	e7e8      	b.n	37e8 <grid_led_tick+0xc>
		}	
	}
	/** END */
	
}
    3816:	bc30      	pop	{r4, r5}
    3818:	4770      	bx	lr

0000381a <grid_led_set_min>:
	grid_led_set_max(mod, num, layer, r, g, b);

}


void grid_led_set_min(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    381a:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r = r;
    381c:	7844      	ldrb	r4, [r0, #1]
    381e:	fb02 1404 	mla	r4, r2, r4, r1
    3822:	6905      	ldr	r5, [r0, #16]
    3824:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    3828:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    382c:	552b      	strb	r3, [r5, r4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g = g;
    382e:	7843      	ldrb	r3, [r0, #1]
    3830:	fb02 1303 	mla	r3, r2, r3, r1
    3834:	6904      	ldr	r4, [r0, #16]
    3836:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    383a:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    383e:	4423      	add	r3, r4
    3840:	f89d 400c 	ldrb.w	r4, [sp, #12]
    3844:	705c      	strb	r4, [r3, #1]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b = b;	
    3846:	7843      	ldrb	r3, [r0, #1]
    3848:	fb02 1203 	mla	r2, r2, r3, r1
    384c:	6903      	ldr	r3, [r0, #16]
    384e:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    3852:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    3856:	441a      	add	r2, r3
    3858:	f89d 3010 	ldrb.w	r3, [sp, #16]
    385c:	7093      	strb	r3, [r2, #2]
}
    385e:	bc70      	pop	{r4, r5, r6}
    3860:	4770      	bx	lr

00003862 <grid_led_set_mid>:

void grid_led_set_mid(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    3862:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.r = r;
    3864:	7844      	ldrb	r4, [r0, #1]
    3866:	fb02 1404 	mla	r4, r2, r4, r1
    386a:	6905      	ldr	r5, [r0, #16]
    386c:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    3870:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    3874:	442c      	add	r4, r5
    3876:	70e3      	strb	r3, [r4, #3]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.g = g;
    3878:	7843      	ldrb	r3, [r0, #1]
    387a:	fb02 1303 	mla	r3, r2, r3, r1
    387e:	6904      	ldr	r4, [r0, #16]
    3880:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    3884:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    3888:	4423      	add	r3, r4
    388a:	f89d 400c 	ldrb.w	r4, [sp, #12]
    388e:	711c      	strb	r4, [r3, #4]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_mid.b = b;	
    3890:	7843      	ldrb	r3, [r0, #1]
    3892:	fb02 1203 	mla	r2, r2, r3, r1
    3896:	6903      	ldr	r3, [r0, #16]
    3898:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    389c:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    38a0:	441a      	add	r2, r3
    38a2:	f89d 3010 	ldrb.w	r3, [sp, #16]
    38a6:	7153      	strb	r3, [r2, #5]
}
    38a8:	bc70      	pop	{r4, r5, r6}
    38aa:	4770      	bx	lr

000038ac <grid_led_set_max>:

void grid_led_set_max(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    38ac:	b470      	push	{r4, r5, r6}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r = r;
    38ae:	7844      	ldrb	r4, [r0, #1]
    38b0:	fb02 1404 	mla	r4, r2, r4, r1
    38b4:	6905      	ldr	r5, [r0, #16]
    38b6:	eb04 0644 	add.w	r6, r4, r4, lsl #1
    38ba:	eb04 0486 	add.w	r4, r4, r6, lsl #2
    38be:	442c      	add	r4, r5
    38c0:	71a3      	strb	r3, [r4, #6]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g = g;
    38c2:	7843      	ldrb	r3, [r0, #1]
    38c4:	fb02 1303 	mla	r3, r2, r3, r1
    38c8:	6904      	ldr	r4, [r0, #16]
    38ca:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    38ce:	eb03 0385 	add.w	r3, r3, r5, lsl #2
    38d2:	4423      	add	r3, r4
    38d4:	f89d 400c 	ldrb.w	r4, [sp, #12]
    38d8:	71dc      	strb	r4, [r3, #7]
	mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b = b;	
    38da:	7843      	ldrb	r3, [r0, #1]
    38dc:	fb02 1203 	mla	r2, r2, r3, r1
    38e0:	6903      	ldr	r3, [r0, #16]
    38e2:	eb02 0142 	add.w	r1, r2, r2, lsl #1
    38e6:	eb02 0281 	add.w	r2, r2, r1, lsl #2
    38ea:	441a      	add	r2, r3
    38ec:	f89d 3010 	ldrb.w	r3, [sp, #16]
    38f0:	7213      	strb	r3, [r2, #8]
}
    38f2:	bc70      	pop	{r4, r5, r6}
    38f4:	4770      	bx	lr
	...

000038f8 <grid_led_set_color>:
void grid_led_set_color(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t r, uint8_t g, uint8_t b){
    38f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    38fc:	b082      	sub	sp, #8
    38fe:	4680      	mov	r8, r0
    3900:	4689      	mov	r9, r1
    3902:	4692      	mov	sl, r2
    3904:	461d      	mov	r5, r3
    3906:	f89d 6028 	ldrb.w	r6, [sp, #40]	; 0x28
    390a:	f89d 702c 	ldrb.w	r7, [sp, #44]	; 0x2c
	grid_led_set_min(mod, num, layer, r/20, g/20, b/20);				
    390e:	4c12      	ldr	r4, [pc, #72]	; (3958 <grid_led_set_color+0x60>)
    3910:	fba4 3e05 	umull	r3, lr, r4, r5
    3914:	fba4 c307 	umull	ip, r3, r4, r7
    3918:	091b      	lsrs	r3, r3, #4
    391a:	9301      	str	r3, [sp, #4]
    391c:	fba4 3406 	umull	r3, r4, r4, r6
    3920:	0924      	lsrs	r4, r4, #4
    3922:	9400      	str	r4, [sp, #0]
    3924:	ea4f 131e 	mov.w	r3, lr, lsr #4
    3928:	4c0c      	ldr	r4, [pc, #48]	; (395c <grid_led_set_color+0x64>)
    392a:	47a0      	blx	r4
	grid_led_set_mid(mod, num, layer, r/2, g/2, b/2);
    392c:	087b      	lsrs	r3, r7, #1
    392e:	9301      	str	r3, [sp, #4]
    3930:	0873      	lsrs	r3, r6, #1
    3932:	9300      	str	r3, [sp, #0]
    3934:	086b      	lsrs	r3, r5, #1
    3936:	4652      	mov	r2, sl
    3938:	4649      	mov	r1, r9
    393a:	4640      	mov	r0, r8
    393c:	4c08      	ldr	r4, [pc, #32]	; (3960 <grid_led_set_color+0x68>)
    393e:	47a0      	blx	r4
	grid_led_set_max(mod, num, layer, r, g, b);
    3940:	9701      	str	r7, [sp, #4]
    3942:	9600      	str	r6, [sp, #0]
    3944:	462b      	mov	r3, r5
    3946:	4652      	mov	r2, sl
    3948:	4649      	mov	r1, r9
    394a:	4640      	mov	r0, r8
    394c:	4c05      	ldr	r4, [pc, #20]	; (3964 <grid_led_set_color+0x6c>)
    394e:	47a0      	blx	r4
}
    3950:	b002      	add	sp, #8
    3952:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    3956:	bf00      	nop
    3958:	cccccccd 	.word	0xcccccccd
    395c:	0000381b 	.word	0x0000381b
    3960:	00003863 	.word	0x00003863
    3964:	000038ad 	.word	0x000038ad

00003968 <grid_led_set_phase>:

void grid_led_set_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    3968:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].pha = val;
    396a:	7844      	ldrb	r4, [r0, #1]
    396c:	fb02 1204 	mla	r2, r2, r4, r1
    3970:	6901      	ldr	r1, [r0, #16]
    3972:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    3976:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    397a:	440a      	add	r2, r1
    397c:	72d3      	strb	r3, [r2, #11]
}
    397e:	f85d 4b04 	ldr.w	r4, [sp], #4
    3982:	4770      	bx	lr

00003984 <grid_led_set_frequency>:
uint8_t grid_led_get_phase(struct grid_led_model* mod, uint8_t num, uint8_t layer){
	
	return mod->led_smart_buffer[num+(mod->led_number*layer)].pha;
}

void grid_led_set_frequency(struct grid_led_model* mod, uint8_t num, uint8_t layer, uint8_t val){
    3984:	b410      	push	{r4}
	
	mod->led_smart_buffer[num+(mod->led_number*layer)].fre = val;
    3986:	7844      	ldrb	r4, [r0, #1]
    3988:	fb02 1204 	mla	r2, r2, r4, r1
    398c:	6901      	ldr	r1, [r0, #16]
    398e:	eb02 0042 	add.w	r0, r2, r2, lsl #1
    3992:	eb02 0280 	add.w	r2, r2, r0, lsl #2
    3996:	440a      	add	r2, r1
    3998:	7313      	strb	r3, [r2, #12]
}
    399a:	f85d 4b04 	ldr.w	r4, [sp], #4
    399e:	4770      	bx	lr

000039a0 <grid_led_buffer_init>:
void grid_led_buffer_init(struct grid_led_model* mod, uint32_t length){
    39a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    39a4:	b083      	sub	sp, #12
    39a6:	4605      	mov	r5, r0
	mod->led_number = length;
    39a8:	7041      	strb	r1, [r0, #1]
	mod->led_frame_buffer_size = (GRID_LED_RESET_LENGTH + mod->led_number*3*4);
    39aa:	b2cc      	uxtb	r4, r1
    39ac:	eb04 0044 	add.w	r0, r4, r4, lsl #1
    39b0:	0080      	lsls	r0, r0, #2
    39b2:	3090      	adds	r0, #144	; 0x90
    39b4:	6068      	str	r0, [r5, #4]
	mod->led_frame_buffer = (uint8_t*) malloc(mod->led_frame_buffer_size * sizeof(uint8_t));
    39b6:	4f52      	ldr	r7, [pc, #328]	; (3b00 <grid_led_buffer_init+0x160>)
    39b8:	47b8      	blx	r7
    39ba:	4606      	mov	r6, r0
    39bc:	60a8      	str	r0, [r5, #8]
	mod->led_frame_buffer_usable = (uint32_t*) &mod->led_frame_buffer[GRID_LED_RESET_LENGTH];
    39be:	f100 0390 	add.w	r3, r0, #144	; 0x90
    39c2:	60eb      	str	r3, [r5, #12]
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * GRID_LED_LAYER_NUMBER * sizeof(struct LED_layer));
    39c4:	eb04 0084 	add.w	r0, r4, r4, lsl #2
    39c8:	ebc4 00c0 	rsb	r0, r4, r0, lsl #3
    39cc:	47b8      	blx	r7
	if(mod->led_frame_buffer==NULL || mod->led_smart_buffer==NULL){
    39ce:	2e00      	cmp	r6, #0
    39d0:	f000 8094 	beq.w	3afc <grid_led_buffer_init+0x15c>
    39d4:	2800      	cmp	r0, #0
    39d6:	f000 8091 	beq.w	3afc <grid_led_buffer_init+0x15c>
	mod->led_smart_buffer = (struct LED_layer*) malloc(mod->led_number * GRID_LED_LAYER_NUMBER * sizeof(struct LED_layer));
    39da:	6128      	str	r0, [r5, #16]
    39dc:	2300      	movs	r3, #0
		mod->led_frame_buffer[i] = LED_CODE_R;
    39de:	4619      	mov	r1, r3
    39e0:	68aa      	ldr	r2, [r5, #8]
    39e2:	54d1      	strb	r1, [r2, r3]
    39e4:	3301      	adds	r3, #1
	for (uint8_t i = 0; i<GRID_LED_RESET_LENGTH; i++){
    39e6:	2b90      	cmp	r3, #144	; 0x90
    39e8:	d1fa      	bne.n	39e0 <grid_led_buffer_init+0x40>
	for (uint32_t i = 0; i<mod->led_number; i++){
    39ea:	786b      	ldrb	r3, [r5, #1]
    39ec:	2b00      	cmp	r3, #0
    39ee:	f000 8082 	beq.w	3af6 <grid_led_buffer_init+0x156>
    39f2:	2400      	movs	r4, #0
		grid_led_lowlevel_set_color(mod,i,0,0,0);
    39f4:	4626      	mov	r6, r4
    39f6:	4f43      	ldr	r7, [pc, #268]	; (3b04 <grid_led_buffer_init+0x164>)
    39f8:	9600      	str	r6, [sp, #0]
    39fa:	4633      	mov	r3, r6
    39fc:	4632      	mov	r2, r6
    39fe:	4621      	mov	r1, r4
    3a00:	4628      	mov	r0, r5
    3a02:	47b8      	blx	r7
	for (uint32_t i = 0; i<mod->led_number; i++){
    3a04:	3401      	adds	r4, #1
    3a06:	786b      	ldrb	r3, [r5, #1]
    3a08:	42a3      	cmp	r3, r4
    3a0a:	d8f5      	bhi.n	39f8 <grid_led_buffer_init+0x58>
	for(uint8_t i = 0; i<mod->led_number; i++){
    3a0c:	2b00      	cmp	r3, #0
    3a0e:	d072      	beq.n	3af6 <grid_led_buffer_init+0x156>
    3a10:	f04f 0b00 	mov.w	fp, #0
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x00, 0x00);
    3a14:	f8df a0f8 	ldr.w	sl, [pc, #248]	; 3b10 <grid_led_buffer_init+0x170>
    3a18:	2400      	movs	r4, #0
    3a1a:	9401      	str	r4, [sp, #4]
    3a1c:	9400      	str	r4, [sp, #0]
    3a1e:	4623      	mov	r3, r4
    3a20:	2201      	movs	r2, #1
    3a22:	4659      	mov	r1, fp
    3a24:	4628      	mov	r0, r5
    3a26:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0x7F, 0x00);
    3a28:	9401      	str	r4, [sp, #4]
    3a2a:	237f      	movs	r3, #127	; 0x7f
    3a2c:	9300      	str	r3, [sp, #0]
    3a2e:	4623      	mov	r3, r4
    3a30:	2201      	movs	r2, #1
    3a32:	4659      	mov	r1, fp
    3a34:	4628      	mov	r0, r5
    3a36:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 3b14 <grid_led_buffer_init+0x174>
    3a3a:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_A, 0x00, 0xFF, 0x00);
    3a3c:	9401      	str	r4, [sp, #4]
    3a3e:	23ff      	movs	r3, #255	; 0xff
    3a40:	9300      	str	r3, [sp, #0]
    3a42:	4623      	mov	r3, r4
    3a44:	2201      	movs	r2, #1
    3a46:	4659      	mov	r1, fp
    3a48:	4628      	mov	r0, r5
    3a4a:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 3b18 <grid_led_buffer_init+0x178>
    3a4e:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_A, 0);
    3a50:	4623      	mov	r3, r4
    3a52:	2201      	movs	r2, #1
    3a54:	4659      	mov	r1, fp
    3a56:	4628      	mov	r0, r5
    3a58:	4f2b      	ldr	r7, [pc, #172]	; (3b08 <grid_led_buffer_init+0x168>)
    3a5a:	47b8      	blx	r7
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_A, 0);
    3a5c:	4623      	mov	r3, r4
    3a5e:	2201      	movs	r2, #1
    3a60:	4659      	mov	r1, fp
    3a62:	4628      	mov	r0, r5
    3a64:	4e29      	ldr	r6, [pc, #164]	; (3b0c <grid_led_buffer_init+0x16c>)
    3a66:	47b0      	blx	r6
		grid_led_set_min(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0x00, 0x00);
    3a68:	9401      	str	r4, [sp, #4]
    3a6a:	9400      	str	r4, [sp, #0]
    3a6c:	4623      	mov	r3, r4
    3a6e:	2202      	movs	r2, #2
    3a70:	4659      	mov	r1, fp
    3a72:	4628      	mov	r0, r5
    3a74:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0x7F, 0x00);
    3a76:	9401      	str	r4, [sp, #4]
    3a78:	237f      	movs	r3, #127	; 0x7f
    3a7a:	9300      	str	r3, [sp, #0]
    3a7c:	4623      	mov	r3, r4
    3a7e:	2202      	movs	r2, #2
    3a80:	4659      	mov	r1, fp
    3a82:	4628      	mov	r0, r5
    3a84:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_UI_B, 0x00, 0xFF, 0x00);
    3a86:	9401      	str	r4, [sp, #4]
    3a88:	23ff      	movs	r3, #255	; 0xff
    3a8a:	9300      	str	r3, [sp, #0]
    3a8c:	4623      	mov	r3, r4
    3a8e:	2202      	movs	r2, #2
    3a90:	4659      	mov	r1, fp
    3a92:	4628      	mov	r0, r5
    3a94:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_UI_B, 0);
    3a96:	4623      	mov	r3, r4
    3a98:	2202      	movs	r2, #2
    3a9a:	4659      	mov	r1, fp
    3a9c:	4628      	mov	r0, r5
    3a9e:	47b8      	blx	r7
		grid_led_set_phase(mod,i, GRID_LED_LAYER_UI_B, 0);
    3aa0:	4623      	mov	r3, r4
    3aa2:	2202      	movs	r2, #2
    3aa4:	4659      	mov	r1, fp
    3aa6:	4628      	mov	r0, r5
    3aa8:	47b0      	blx	r6
		grid_led_set_min(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    3aaa:	9401      	str	r4, [sp, #4]
    3aac:	9400      	str	r4, [sp, #0]
    3aae:	4623      	mov	r3, r4
    3ab0:	4622      	mov	r2, r4
    3ab2:	4659      	mov	r1, fp
    3ab4:	4628      	mov	r0, r5
    3ab6:	47d0      	blx	sl
		grid_led_set_mid(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    3ab8:	9401      	str	r4, [sp, #4]
    3aba:	9400      	str	r4, [sp, #0]
    3abc:	4623      	mov	r3, r4
    3abe:	4622      	mov	r2, r4
    3ac0:	4659      	mov	r1, fp
    3ac2:	4628      	mov	r0, r5
    3ac4:	47c8      	blx	r9
		grid_led_set_max(mod,i, GRID_LED_LAYER_ALERT, 0x00, 0x00, 0x00);
    3ac6:	9401      	str	r4, [sp, #4]
    3ac8:	9400      	str	r4, [sp, #0]
    3aca:	4623      	mov	r3, r4
    3acc:	4622      	mov	r2, r4
    3ace:	4659      	mov	r1, fp
    3ad0:	4628      	mov	r0, r5
    3ad2:	47c0      	blx	r8
		grid_led_set_frequency(mod,i, GRID_LED_LAYER_ALERT, 0);
    3ad4:	4623      	mov	r3, r4
    3ad6:	4622      	mov	r2, r4
    3ad8:	4659      	mov	r1, fp
    3ada:	4628      	mov	r0, r5
    3adc:	47b8      	blx	r7
		grid_led_set_phase(mod, i, GRID_LED_LAYER_ALERT, 0);
    3ade:	4623      	mov	r3, r4
    3ae0:	4622      	mov	r2, r4
    3ae2:	4659      	mov	r1, fp
    3ae4:	4628      	mov	r0, r5
    3ae6:	47b0      	blx	r6
	for(uint8_t i = 0; i<mod->led_number; i++){
    3ae8:	f10b 0b01 	add.w	fp, fp, #1
    3aec:	fa5f fb8b 	uxtb.w	fp, fp
    3af0:	786b      	ldrb	r3, [r5, #1]
    3af2:	455b      	cmp	r3, fp
    3af4:	d890      	bhi.n	3a18 <grid_led_buffer_init+0x78>
}
    3af6:	b003      	add	sp, #12
    3af8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3afc:	e7fe      	b.n	3afc <grid_led_buffer_init+0x15c>
    3afe:	bf00      	nop
    3b00:	0000f6ad 	.word	0x0000f6ad
    3b04:	0000375d 	.word	0x0000375d
    3b08:	00003985 	.word	0x00003985
    3b0c:	00003969 	.word	0x00003969
    3b10:	0000381b 	.word	0x0000381b
    3b14:	00003863 	.word	0x00003863
    3b18:	000038ad 	.word	0x000038ad

00003b1c <grid_led_lowlevel_init>:
uint8_t grid_led_lowlevel_init(struct grid_led_model* mod, uint8_t num){
    3b1c:	b570      	push	{r4, r5, r6, lr}
    3b1e:	4604      	mov	r4, r0
    3b20:	4e29      	ldr	r6, [pc, #164]	; (3bc8 <grid_led_lowlevel_init+0xac>)
    3b22:	2200      	movs	r2, #0
    3b24:	b293      	uxth	r3, r2
		temp |= (i/1%2)   ? (LED_CODE_O<<24) : (LED_CODE_Z<<24);
    3b26:	f003 0001 	and.w	r0, r3, #1
    3b2a:	2800      	cmp	r0, #0
    3b2c:	bf14      	ite	ne
    3b2e:	f04f 6060 	movne.w	r0, #234881024	; 0xe000000
    3b32:	f04f 6000 	moveq.w	r0, #134217728	; 0x8000000
		temp |= (i/2%2)   ? (LED_CODE_O<<28) : (LED_CODE_Z<<28);
    3b36:	f3c3 0540 	ubfx	r5, r3, #1, #1
    3b3a:	2d00      	cmp	r5, #0
    3b3c:	bf14      	ite	ne
    3b3e:	f04f 4560 	movne.w	r5, #3758096384	; 0xe0000000
    3b42:	f04f 4500 	moveq.w	r5, #2147483648	; 0x80000000
    3b46:	4305      	orrs	r5, r0
		temp |= (i/4%2)   ? (LED_CODE_O<<16) : (LED_CODE_Z<<16);
    3b48:	f3c3 0080 	ubfx	r0, r3, #2, #1
    3b4c:	2800      	cmp	r0, #0
    3b4e:	bf14      	ite	ne
    3b50:	f44f 2060 	movne.w	r0, #917504	; 0xe0000
    3b54:	f44f 2000 	moveq.w	r0, #524288	; 0x80000
    3b58:	4328      	orrs	r0, r5
		temp |= (i/8%2)   ? (LED_CODE_O<<20) : (LED_CODE_Z<<20);
    3b5a:	f3c3 05c0 	ubfx	r5, r3, #3, #1
    3b5e:	2d00      	cmp	r5, #0
    3b60:	bf14      	ite	ne
    3b62:	f44f 0560 	movne.w	r5, #14680064	; 0xe00000
    3b66:	f44f 0500 	moveq.w	r5, #8388608	; 0x800000
    3b6a:	4328      	orrs	r0, r5
		temp |= (i/16%2)  ? (LED_CODE_O<<8)  : (LED_CODE_Z<<8);
    3b6c:	f3c3 1500 	ubfx	r5, r3, #4, #1
    3b70:	2d00      	cmp	r5, #0
    3b72:	bf14      	ite	ne
    3b74:	f44f 6560 	movne.w	r5, #3584	; 0xe00
    3b78:	f44f 6500 	moveq.w	r5, #2048	; 0x800
    3b7c:	4305      	orrs	r5, r0
		temp |= (i/32%2)  ? (LED_CODE_O<<12) : (LED_CODE_Z<<12);
    3b7e:	f3c3 1040 	ubfx	r0, r3, #5, #1
    3b82:	2800      	cmp	r0, #0
    3b84:	bf14      	ite	ne
    3b86:	f44f 4060 	movne.w	r0, #57344	; 0xe000
    3b8a:	f44f 4000 	moveq.w	r0, #32768	; 0x8000
    3b8e:	4305      	orrs	r5, r0
		temp |= (i/64%2)  ? (LED_CODE_O<<0)  : (LED_CODE_Z<<0);
    3b90:	f3c3 1080 	ubfx	r0, r3, #6, #1
    3b94:	2800      	cmp	r0, #0
    3b96:	bf14      	ite	ne
    3b98:	200e      	movne	r0, #14
    3b9a:	2008      	moveq	r0, #8
    3b9c:	4328      	orrs	r0, r5
		temp |= (i/128%2) ? (LED_CODE_O<<4)  : (LED_CODE_Z<<4);
    3b9e:	f3c3 13c0 	ubfx	r3, r3, #7, #1
    3ba2:	2b00      	cmp	r3, #0
    3ba4:	bf14      	ite	ne
    3ba6:	23e0      	movne	r3, #224	; 0xe0
    3ba8:	2380      	moveq	r3, #128	; 0x80
    3baa:	4303      	orrs	r3, r0
		grid_led_color_code[i] = temp;
    3bac:	f846 3f04 	str.w	r3, [r6, #4]!
    3bb0:	3201      	adds	r2, #1
	for(uint16_t i=0; i<256; i++){
    3bb2:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
    3bb6:	d1b5      	bne.n	3b24 <grid_led_lowlevel_init+0x8>
	grid_led_buffer_init(mod, num);		
    3bb8:	4620      	mov	r0, r4
    3bba:	4b04      	ldr	r3, [pc, #16]	; (3bcc <grid_led_lowlevel_init+0xb0>)
    3bbc:	4798      	blx	r3
	grid_led_hardware_init(mod);
    3bbe:	4620      	mov	r0, r4
    3bc0:	4b03      	ldr	r3, [pc, #12]	; (3bd0 <grid_led_lowlevel_init+0xb4>)
    3bc2:	4798      	blx	r3
}
    3bc4:	2000      	movs	r0, #0
    3bc6:	bd70      	pop	{r4, r5, r6, pc}
    3bc8:	20007748 	.word	0x20007748
    3bcc:	000039a1 	.word	0x000039a1
    3bd0:	000037ad 	.word	0x000037ad

00003bd4 <grid_led_lowlevel_render>:


void grid_led_lowlevel_render(struct grid_led_model* mod, uint32_t num){
    3bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3bd8:	b083      	sub	sp, #12
    3bda:	f890 c001 	ldrb.w	ip, [r0, #1]
    3bde:	eb0c 034c 	add.w	r3, ip, ip, lsl #1
    3be2:	eb0c 0c83 	add.w	ip, ip, r3, lsl #2
    3be6:	eb01 0441 	add.w	r4, r1, r1, lsl #1
    3bea:	eb01 0384 	add.w	r3, r1, r4, lsl #2
    3bee:	6904      	ldr	r4, [r0, #16]
    3bf0:	441c      	add	r4, r3
	// RENDER & SUM ALL LAYERS PER LED
	for (uint8_t i = 0; i<GRID_LED_LAYER_NUMBER; i++){
		
		uint8_t layer = i;
				
		uint8_t min_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.r;
    3bf2:	2703      	movs	r7, #3
	uint32_t mix_b = 0;
    3bf4:	f04f 0e00 	mov.w	lr, #0
	uint32_t mix_g = 0;
    3bf8:	4673      	mov	r3, lr
	uint32_t mix_r = 0;
    3bfa:	4672      	mov	r2, lr
		uint8_t min_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.g;
		uint8_t min_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_min.b;
		uint8_t min_a = min_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    3bfc:	f8df 8084 	ldr.w	r8, [pc, #132]	; 3c84 <grid_led_lowlevel_render+0xb0>
    3c00:	7ae6      	ldrb	r6, [r4, #11]
		uint8_t max_r = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.r;
		uint8_t max_g = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.g;
		uint8_t max_b = mod->led_smart_buffer[num+(mod->led_number*layer)].color_max.b;
		uint8_t max_a = max_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
				
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    3c02:	f818 9006 	ldrb.w	r9, [r8, r6]
		uint8_t mid_a = mid_lookup[mod->led_smart_buffer[num+(mod->led_number*layer)].pha];
    3c06:	4446      	add	r6, r8
		mix_r += min_r*min_a + mid_r*mid_a + max_r*max_a;
    3c08:	f896 5100 	ldrb.w	r5, [r6, #256]	; 0x100
    3c0c:	f896 6200 	ldrb.w	r6, [r6, #512]	; 0x200
    3c10:	f894 a000 	ldrb.w	sl, [r4]
    3c14:	f894 b003 	ldrb.w	fp, [r4, #3]
    3c18:	fb05 fb0b 	mul.w	fp, r5, fp
    3c1c:	fb09 bb0a 	mla	fp, r9, sl, fp
    3c20:	f894 a006 	ldrb.w	sl, [r4, #6]
    3c24:	fb06 ba0a 	mla	sl, r6, sl, fp
    3c28:	4452      	add	r2, sl
		mix_g += min_g*min_a + mid_g*mid_a + max_g*max_a;
    3c2a:	f894 a001 	ldrb.w	sl, [r4, #1]
    3c2e:	f894 b004 	ldrb.w	fp, [r4, #4]
    3c32:	fb05 fb0b 	mul.w	fp, r5, fp
    3c36:	fb09 bb0a 	mla	fp, r9, sl, fp
    3c3a:	f894 a007 	ldrb.w	sl, [r4, #7]
    3c3e:	fb06 ba0a 	mla	sl, r6, sl, fp
    3c42:	4453      	add	r3, sl
		mix_b += min_b*min_a + mid_b*mid_a + max_b*max_a;
    3c44:	f894 a002 	ldrb.w	sl, [r4, #2]
    3c48:	f894 b005 	ldrb.w	fp, [r4, #5]
    3c4c:	fb05 f50b 	mul.w	r5, r5, fp
    3c50:	fb09 590a 	mla	r9, r9, sl, r5
    3c54:	7a25      	ldrb	r5, [r4, #8]
    3c56:	fb06 9505 	mla	r5, r6, r5, r9
    3c5a:	44ae      	add	lr, r5
    3c5c:	3f01      	subs	r7, #1
    3c5e:	4464      	add	r4, ip
	for (uint8_t i = 0; i<GRID_LED_LAYER_NUMBER; i++){
    3c60:	f017 07ff 	ands.w	r7, r7, #255	; 0xff
    3c64:	d1cc      	bne.n	3c00 <grid_led_lowlevel_render+0x2c>

	mix_r = (mix_r)/2/256;
	mix_g = (mix_g)/2/256;
	mix_b = (mix_b)/2/256;
				
	grid_led_lowlevel_set_color(mod, num, mix_r, mix_g, mix_b);
    3c66:	f3ce 244f 	ubfx	r4, lr, #9, #16
    3c6a:	9400      	str	r4, [sp, #0]
    3c6c:	f3c3 234f 	ubfx	r3, r3, #9, #16
    3c70:	f3c2 224f 	ubfx	r2, r2, #9, #16
    3c74:	4c02      	ldr	r4, [pc, #8]	; (3c80 <grid_led_lowlevel_render+0xac>)
    3c76:	47a0      	blx	r4
	
}
    3c78:	b003      	add	sp, #12
    3c7a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    3c7e:	bf00      	nop
    3c80:	0000375d 	.word	0x0000375d
    3c84:	20000000 	.word	0x20000000

00003c88 <grid_led_lowlevel_render_all>:


void grid_led_lowlevel_render_all(struct grid_led_model* mod){
	
	for (uint32_t i=0; i<mod->led_number; i++){
    3c88:	7843      	ldrb	r3, [r0, #1]
    3c8a:	b15b      	cbz	r3, 3ca4 <grid_led_lowlevel_render_all+0x1c>
void grid_led_lowlevel_render_all(struct grid_led_model* mod){
    3c8c:	b570      	push	{r4, r5, r6, lr}
    3c8e:	4605      	mov	r5, r0
	for (uint32_t i=0; i<mod->led_number; i++){
    3c90:	2400      	movs	r4, #0
		
		grid_led_lowlevel_render(mod, i);
    3c92:	4e05      	ldr	r6, [pc, #20]	; (3ca8 <grid_led_lowlevel_render_all+0x20>)
    3c94:	4621      	mov	r1, r4
    3c96:	4628      	mov	r0, r5
    3c98:	47b0      	blx	r6
	for (uint32_t i=0; i<mod->led_number; i++){
    3c9a:	3401      	adds	r4, #1
    3c9c:	786b      	ldrb	r3, [r5, #1]
    3c9e:	42a3      	cmp	r3, r4
    3ca0:	d8f8      	bhi.n	3c94 <grid_led_lowlevel_render_all+0xc>
    3ca2:	bd70      	pop	{r4, r5, r6, pc}
    3ca4:	4770      	bx	lr
    3ca6:	bf00      	nop
    3ca8:	00003bd5 	.word	0x00003bd5

00003cac <grid_led_lowlevel_hardware_start_transfer>:
			
	}
	
}

void grid_led_lowlevel_hardware_start_transfer (struct grid_led_model* mod){
    3cac:	b510      	push	{r4, lr}
    3cae:	4604      	mov	r4, r0
	
	// SEND DATA TO LEDs
	grid_led_hardware_transfer_done = 0;
    3cb0:	2200      	movs	r2, #0
    3cb2:	4b05      	ldr	r3, [pc, #20]	; (3cc8 <grid_led_lowlevel_hardware_start_transfer+0x1c>)
    3cb4:	701a      	strb	r2, [r3, #0]
	spi_m_dma_enable(&GRID_LED);
    3cb6:	4805      	ldr	r0, [pc, #20]	; (3ccc <grid_led_lowlevel_hardware_start_transfer+0x20>)
    3cb8:	4b05      	ldr	r3, [pc, #20]	; (3cd0 <grid_led_lowlevel_hardware_start_transfer+0x24>)
    3cba:	4798      	blx	r3
			
	io_write(mod->hardware_io_descriptor, grid_led_lowlevel_get_frame_buffer_pointer(mod), grid_led_lowlevel_get_frame_buffer_size(mod));
    3cbc:	88a2      	ldrh	r2, [r4, #4]
    3cbe:	68a1      	ldr	r1, [r4, #8]
    3cc0:	6960      	ldr	r0, [r4, #20]
    3cc2:	4b04      	ldr	r3, [pc, #16]	; (3cd4 <grid_led_lowlevel_hardware_start_transfer+0x28>)
    3cc4:	4798      	blx	r3
    3cc6:	bd10      	pop	{r4, pc}
    3cc8:	200013a4 	.word	0x200013a4
    3ccc:	20001224 	.word	0x20001224
    3cd0:	000086cd 	.word	0x000086cd
    3cd4:	000081cd 	.word	0x000081cd

00003cd8 <grid_module_common_init>:

	
/* ============================== GRID_MODULE_INIT() ================================ */


void grid_module_common_init(void){
    3cd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3cdc:	b0a3      	sub	sp, #140	; 0x8c

	grid_ui_model_init(&grid_core_state, 1);
    3cde:	4c85      	ldr	r4, [pc, #532]	; (3ef4 <grid_module_common_init+0x21c>)
    3ce0:	2101      	movs	r1, #1
    3ce2:	4620      	mov	r0, r4
    3ce4:	4b84      	ldr	r3, [pc, #528]	; (3ef8 <grid_module_common_init+0x220>)
    3ce6:	4798      	blx	r3
	grid_ui_bank_init(&grid_core_state, 0, 1);
    3ce8:	2201      	movs	r2, #1
    3cea:	2100      	movs	r1, #0
    3cec:	4620      	mov	r0, r4
    3cee:	4b83      	ldr	r3, [pc, #524]	; (3efc <grid_module_common_init+0x224>)
    3cf0:	4798      	blx	r3
	grid_ui_element_init(&grid_core_state.bank_list[0], 0, GRID_UI_ELEMENT_SYSTEM);
    3cf2:	6860      	ldr	r0, [r4, #4]
    3cf4:	2200      	movs	r2, #0
    3cf6:	4611      	mov	r1, r2
    3cf8:	4b81      	ldr	r3, [pc, #516]	; (3f00 <grid_module_common_init+0x228>)
    3cfa:	4798      	blx	r3
	
		
	if (1){	// INIT CORE_STATE->hearbeat	
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    3cfc:	2278      	movs	r2, #120	; 0x78
    3cfe:	2100      	movs	r1, #0
    3d00:	a804      	add	r0, sp, #16
    3d02:	f8df 8268 	ldr.w	r8, [pc, #616]	; 3f6c <grid_module_common_init+0x294>
    3d06:	47c0      	blx	r8
		uint8_t payload_length = 0;
	
		sprintf(payload_template, GRID_EVENTSTRING_HEARTBEAT );
    3d08:	4b7e      	ldr	r3, [pc, #504]	; (3f04 <grid_module_common_init+0x22c>)
    3d0a:	ad04      	add	r5, sp, #16
    3d0c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    3d0e:	c507      	stmia	r5!, {r0, r1, r2}
    3d10:	f825 3b02 	strh.w	r3, [r5], #2
    3d14:	0c1b      	lsrs	r3, r3, #16
    3d16:	702b      	strb	r3, [r5, #0]
		payload_length = strlen(payload_template);
    3d18:	a804      	add	r0, sp, #16
    3d1a:	4e7b      	ldr	r6, [pc, #492]	; (3f08 <grid_module_common_init+0x230>)
    3d1c:	47b0      	blx	r6
	
		sprintf(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_frame);
    3d1e:	ab04      	add	r3, sp, #16
    3d20:	fa53 f780 	uxtab	r7, r3, r0
    3d24:	2303      	movs	r3, #3
    3d26:	9300      	str	r3, [sp, #0]
    3d28:	2310      	movs	r3, #16
    3d2a:	2202      	movs	r2, #2
    3d2c:	4977      	ldr	r1, [pc, #476]	; (3f0c <grid_module_common_init+0x234>)
    3d2e:	4638      	mov	r0, r7
    3d30:	4d77      	ldr	r5, [pc, #476]	; (3f10 <grid_module_common_init+0x238>)
    3d32:	47a8      	blx	r5
		uint8_t error = 0;
    3d34:	f04f 0900 	mov.w	r9, #0
    3d38:	ad22      	add	r5, sp, #136	; 0x88
    3d3a:	f805 9d79 	strb.w	r9, [r5, #-121]!
		grid_msg_set_parameter(&payload_template[payload_length], GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code, &error);
    3d3e:	9500      	str	r5, [sp, #0]
    3d40:	230e      	movs	r3, #14
    3d42:	2201      	movs	r2, #1
    3d44:	2104      	movs	r1, #4
    3d46:	4638      	mov	r0, r7
    3d48:	f8df a224 	ldr.w	sl, [pc, #548]	; 3f70 <grid_module_common_init+0x298>
    3d4c:	47d0      	blx	sl
	
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_HWCFG_offset, GRID_CLASS_HEARTBEAT_HWCFG_length, grid_sys_get_hwcfg(), &error);
    3d4e:	f8df b1dc 	ldr.w	fp, [pc, #476]	; 3f2c <grid_module_common_init+0x254>
    3d52:	47d8      	blx	fp
    3d54:	9500      	str	r5, [sp, #0]
    3d56:	4603      	mov	r3, r0
    3d58:	2202      	movs	r2, #2
    3d5a:	2105      	movs	r1, #5
    3d5c:	4638      	mov	r0, r7
    3d5e:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VMAJOR_offset, GRID_CLASS_HEARTBEAT_VMAJOR_length , GRID_PROTOCOL_VERSION_MAJOR, &error);
    3d60:	9500      	str	r5, [sp, #0]
    3d62:	2301      	movs	r3, #1
    3d64:	2202      	movs	r2, #2
    3d66:	2107      	movs	r1, #7
    3d68:	4638      	mov	r0, r7
    3d6a:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VMINOR_offset, GRID_CLASS_HEARTBEAT_VMINOR_length  , GRID_PROTOCOL_VERSION_MINOR, &error);
    3d6c:	9500      	str	r5, [sp, #0]
    3d6e:	2301      	movs	r3, #1
    3d70:	2202      	movs	r2, #2
    3d72:	2109      	movs	r1, #9
    3d74:	4638      	mov	r0, r7
    3d76:	47d0      	blx	sl
		grid_msg_set_parameter(&payload_template[payload_length], GRID_CLASS_HEARTBEAT_VPATCH_offset, GRID_CLASS_HEARTBEAT_VPATCH_length  , GRID_PROTOCOL_VERSION_PATCH, &error);
    3d78:	9500      	str	r5, [sp, #0]
    3d7a:	2304      	movs	r3, #4
    3d7c:	2202      	movs	r2, #2
    3d7e:	210b      	movs	r1, #11
    3d80:	4638      	mov	r0, r7
    3d82:	47d0      	blx	sl
	
		payload_length = strlen(payload_template);
    3d84:	a804      	add	r0, sp, #16
    3d86:	47b0      	blx	r6
	
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_HEARTBEAT, payload_template, payload_length);		
    3d88:	6865      	ldr	r5, [r4, #4]
    3d8a:	b2c3      	uxtb	r3, r0
    3d8c:	aa04      	add	r2, sp, #16
    3d8e:	210c      	movs	r1, #12
    3d90:	68e8      	ldr	r0, [r5, #12]
    3d92:	4f60      	ldr	r7, [pc, #384]	; (3f14 <grid_module_common_init+0x23c>)
    3d94:	47b8      	blx	r7
		
	}

	if (1){	// INIT CORE_STATE->mapmode press
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    3d96:	2278      	movs	r2, #120	; 0x78
    3d98:	4649      	mov	r1, r9
    3d9a:	a804      	add	r0, sp, #16
    3d9c:	47c0      	blx	r8
		uint8_t payload_length = 0;
	
		sprintf(payload_template, GRID_EVENTSTRING_MAPMODE_PRESS GRID_ACTIONSTRING_MAPMODE_PRESS);
    3d9e:	ad04      	add	r5, sp, #16
    3da0:	f8df e1d0 	ldr.w	lr, [pc, #464]	; 3f74 <grid_module_common_init+0x29c>
    3da4:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3da8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    3daa:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3dae:	f845 0b04 	str.w	r0, [r5], #4
    3db2:	f825 1b02 	strh.w	r1, [r5], #2
    3db6:	0c09      	lsrs	r1, r1, #16
    3db8:	7029      	strb	r1, [r5, #0]
		payload_length = strlen(payload_template);
    3dba:	a804      	add	r0, sp, #16
    3dbc:	47b0      	blx	r6
	
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_MAPMODE_PRESS, payload_template, payload_length);			
    3dbe:	6865      	ldr	r5, [r4, #4]
    3dc0:	b2c3      	uxtb	r3, r0
    3dc2:	aa04      	add	r2, sp, #16
    3dc4:	2107      	movs	r1, #7
    3dc6:	68e8      	ldr	r0, [r5, #12]
    3dc8:	47b8      	blx	r7
		
	}	

	if (1){ // INIT CORE_STATE->mapmode release
			
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    3dca:	2278      	movs	r2, #120	; 0x78
    3dcc:	4649      	mov	r1, r9
    3dce:	a804      	add	r0, sp, #16
    3dd0:	47c0      	blx	r8
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_MAPMODE_RELEASE GRID_ACTIONSTRING_MAPMODE_RELEASE);
    3dd2:	4b51      	ldr	r3, [pc, #324]	; (3f18 <grid_module_common_init+0x240>)
    3dd4:	ad04      	add	r5, sp, #16
    3dd6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    3dd8:	c507      	stmia	r5!, {r0, r1, r2}
    3dda:	f825 3b02 	strh.w	r3, [r5], #2
    3dde:	0c1b      	lsrs	r3, r3, #16
    3de0:	702b      	strb	r3, [r5, #0]
		payload_length = strlen(payload_template);
    3de2:	a804      	add	r0, sp, #16
    3de4:	47b0      	blx	r6
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_MAPMODE_RELEASE, payload_template, payload_length);
    3de6:	6865      	ldr	r5, [r4, #4]
    3de8:	b2c3      	uxtb	r3, r0
    3dea:	aa04      	add	r2, sp, #16
    3dec:	2108      	movs	r1, #8
    3dee:	68e8      	ldr	r0, [r5, #12]
    3df0:	47b8      	blx	r7
		
	}	
	
	if (1){ // INIT CORE_STATE->cfgresponse
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    3df2:	2278      	movs	r2, #120	; 0x78
    3df4:	4649      	mov	r1, r9
    3df6:	a804      	add	r0, sp, #16
    3df8:	47c0      	blx	r8
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_CFG_RESPONES GRID_ACTIONSTRING_CFG_RESPONSE);
    3dfa:	ad04      	add	r5, sp, #16
    3dfc:	f8df e178 	ldr.w	lr, [pc, #376]	; 3f78 <grid_module_common_init+0x2a0>
    3e00:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3e04:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    3e06:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3e0a:	f845 0b04 	str.w	r0, [r5], #4
    3e0e:	f825 1b02 	strh.w	r1, [r5], #2
    3e12:	0c09      	lsrs	r1, r1, #16
    3e14:	7029      	strb	r1, [r5, #0]
		payload_length = strlen(payload_template);
    3e16:	a804      	add	r0, sp, #16
    3e18:	47b0      	blx	r6
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_RESPONSE, payload_template, payload_length);
    3e1a:	6865      	ldr	r5, [r4, #4]
    3e1c:	b2c3      	uxtb	r3, r0
    3e1e:	aa04      	add	r2, sp, #16
    3e20:	2109      	movs	r1, #9
    3e22:	68e8      	ldr	r0, [r5, #12]
    3e24:	47b8      	blx	r7
		
	}	
	
	if (1){ // INIT CORE_STATE->cfgrequest
		
		uint8_t payload_template[GRID_UI_ACTION_STRING_maxlength] = {0};
    3e26:	2278      	movs	r2, #120	; 0x78
    3e28:	4649      	mov	r1, r9
    3e2a:	a804      	add	r0, sp, #16
    3e2c:	47c0      	blx	r8
		uint8_t payload_length = 0;
		
		sprintf(payload_template, GRID_EVENTSTRING_CFG_REQUEST GRID_ACTIONSTRING_CFG_REQUEST);
    3e2e:	ad04      	add	r5, sp, #16
    3e30:	f8df e148 	ldr.w	lr, [pc, #328]	; 3f7c <grid_module_common_init+0x2a4>
    3e34:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    3e38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
    3e3a:	e89e 0003 	ldmia.w	lr, {r0, r1}
    3e3e:	f845 0b04 	str.w	r0, [r5], #4
    3e42:	f825 1b02 	strh.w	r1, [r5], #2
    3e46:	0c09      	lsrs	r1, r1, #16
    3e48:	7029      	strb	r1, [r5, #0]
		payload_length = strlen(payload_template);
    3e4a:	a804      	add	r0, sp, #16
    3e4c:	47b0      	blx	r6
		
		grid_ui_event_register_actionstring(&grid_core_state.bank_list[0].element_list[0], GRID_UI_EVENT_CFG_REQUEST, payload_template, payload_length);
    3e4e:	6864      	ldr	r4, [r4, #4]
    3e50:	b2c3      	uxtb	r3, r0
    3e52:	aa04      	add	r2, sp, #16
    3e54:	210a      	movs	r1, #10
    3e56:	68e0      	ldr	r0, [r4, #12]
    3e58:	47b8      	blx	r7
	}	
	
	
	//enable pwr!
	
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "UI Power Enable");
    3e5a:	4930      	ldr	r1, [pc, #192]	; (3f1c <grid_module_common_init+0x244>)
    3e5c:	4830      	ldr	r0, [pc, #192]	; (3f20 <grid_module_common_init+0x248>)
    3e5e:	4b31      	ldr	r3, [pc, #196]	; (3f24 <grid_module_common_init+0x24c>)
    3e60:	4798      	blx	r3
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    3e62:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    3e66:	4b30      	ldr	r3, [pc, #192]	; (3f28 <grid_module_common_init+0x250>)
    3e68:	f8c3 2118 	str.w	r2, [r3, #280]	; 0x118
	gpio_set_pin_level(UI_PWR_EN, true);

	// ADC SETUP	
	
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    3e6c:	47d8      	blx	fp
    3e6e:	b1d8      	cbz	r0, 3ea8 <grid_module_common_init+0x1d0>
    3e70:	47d8      	blx	fp
    3e72:	2808      	cmp	r0, #8
    3e74:	d018      	beq.n	3ea8 <grid_module_common_init+0x1d0>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PO16");
		grid_module_po16_revb_init();
	}
	else if (grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevB || grid_sys_get_hwcfg() == GRID_MODULE_BU16_RevC ){
    3e76:	4b2d      	ldr	r3, [pc, #180]	; (3f2c <grid_module_common_init+0x254>)
    3e78:	4798      	blx	r3
    3e7a:	2880      	cmp	r0, #128	; 0x80
    3e7c:	d024      	beq.n	3ec8 <grid_module_common_init+0x1f0>
    3e7e:	4b2b      	ldr	r3, [pc, #172]	; (3f2c <grid_module_common_init+0x254>)
    3e80:	4798      	blx	r3
    3e82:	2888      	cmp	r0, #136	; 0x88
    3e84:	d020      	beq.n	3ec8 <grid_module_common_init+0x1f0>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: BU16");
		grid_module_bu16_revb_init();
	
	}	
	else if (grid_sys_get_hwcfg() == GRID_MODULE_PBF4_RevA){
    3e86:	4b29      	ldr	r3, [pc, #164]	; (3f2c <grid_module_common_init+0x254>)
    3e88:	4798      	blx	r3
    3e8a:	2840      	cmp	r0, #64	; 0x40
    3e8c:	d023      	beq.n	3ed6 <grid_module_common_init+0x1fe>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PBF4");					
		grid_module_pbf4_reva_init();			
	}
	else if (grid_sys_get_hwcfg() == GRID_MODULE_EN16_RevA){
    3e8e:	4b27      	ldr	r3, [pc, #156]	; (3f2c <grid_module_common_init+0x254>)
    3e90:	4798      	blx	r3
    3e92:	28c0      	cmp	r0, #192	; 0xc0
    3e94:	d026      	beq.n	3ee4 <grid_module_common_init+0x20c>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: EN16");
		grid_module_en16_reva_init();	
	}	
	else{
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: Unknown Module");
    3e96:	4d22      	ldr	r5, [pc, #136]	; (3f20 <grid_module_common_init+0x248>)
    3e98:	4925      	ldr	r1, [pc, #148]	; (3f30 <grid_module_common_init+0x258>)
    3e9a:	4628      	mov	r0, r5
    3e9c:	4c21      	ldr	r4, [pc, #132]	; (3f24 <grid_module_common_init+0x24c>)
    3e9e:	47a0      	blx	r4
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "HWCFG Mismatch");
    3ea0:	4924      	ldr	r1, [pc, #144]	; (3f34 <grid_module_common_init+0x25c>)
    3ea2:	4628      	mov	r0, r5
    3ea4:	47a0      	blx	r4
    3ea6:	e005      	b.n	3eb4 <grid_module_common_init+0x1dc>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PO16");
    3ea8:	4923      	ldr	r1, [pc, #140]	; (3f38 <grid_module_common_init+0x260>)
    3eaa:	481d      	ldr	r0, [pc, #116]	; (3f20 <grid_module_common_init+0x248>)
    3eac:	4b1d      	ldr	r3, [pc, #116]	; (3f24 <grid_module_common_init+0x24c>)
    3eae:	4798      	blx	r3
		grid_module_po16_revb_init();
    3eb0:	4b22      	ldr	r3, [pc, #136]	; (3f3c <grid_module_common_init+0x264>)
    3eb2:	4798      	blx	r3
	}


	grid_sys_init(&grid_sys_state);
    3eb4:	4822      	ldr	r0, [pc, #136]	; (3f40 <grid_module_common_init+0x268>)
    3eb6:	4b23      	ldr	r3, [pc, #140]	; (3f44 <grid_module_common_init+0x26c>)
    3eb8:	4798      	blx	r3


	grid_nvm_init(&grid_nvm_state, &FLASH_0);
    3eba:	4923      	ldr	r1, [pc, #140]	; (3f48 <grid_module_common_init+0x270>)
    3ebc:	4823      	ldr	r0, [pc, #140]	; (3f4c <grid_module_common_init+0x274>)
    3ebe:	4b24      	ldr	r3, [pc, #144]	; (3f50 <grid_module_common_init+0x278>)
    3ec0:	4798      	blx	r3
	
		
}
    3ec2:	b023      	add	sp, #140	; 0x8c
    3ec4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: BU16");
    3ec8:	4922      	ldr	r1, [pc, #136]	; (3f54 <grid_module_common_init+0x27c>)
    3eca:	4815      	ldr	r0, [pc, #84]	; (3f20 <grid_module_common_init+0x248>)
    3ecc:	4b15      	ldr	r3, [pc, #84]	; (3f24 <grid_module_common_init+0x24c>)
    3ece:	4798      	blx	r3
		grid_module_bu16_revb_init();
    3ed0:	4b21      	ldr	r3, [pc, #132]	; (3f58 <grid_module_common_init+0x280>)
    3ed2:	4798      	blx	r3
    3ed4:	e7ee      	b.n	3eb4 <grid_module_common_init+0x1dc>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: PBF4");					
    3ed6:	4921      	ldr	r1, [pc, #132]	; (3f5c <grid_module_common_init+0x284>)
    3ed8:	4811      	ldr	r0, [pc, #68]	; (3f20 <grid_module_common_init+0x248>)
    3eda:	4b12      	ldr	r3, [pc, #72]	; (3f24 <grid_module_common_init+0x24c>)
    3edc:	4798      	blx	r3
		grid_module_pbf4_reva_init();			
    3ede:	4b20      	ldr	r3, [pc, #128]	; (3f60 <grid_module_common_init+0x288>)
    3ee0:	4798      	blx	r3
    3ee2:	e7e7      	b.n	3eb4 <grid_module_common_init+0x1dc>
		GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Init Module: EN16");
    3ee4:	491f      	ldr	r1, [pc, #124]	; (3f64 <grid_module_common_init+0x28c>)
    3ee6:	480e      	ldr	r0, [pc, #56]	; (3f20 <grid_module_common_init+0x248>)
    3ee8:	4b0e      	ldr	r3, [pc, #56]	; (3f24 <grid_module_common_init+0x24c>)
    3eea:	4798      	blx	r3
		grid_module_en16_reva_init();	
    3eec:	4b1e      	ldr	r3, [pc, #120]	; (3f68 <grid_module_common_init+0x290>)
    3eee:	4798      	blx	r3
    3ef0:	e7e0      	b.n	3eb4 <grid_module_common_init+0x1dc>
    3ef2:	bf00      	nop
    3ef4:	20013e88 	.word	0x20013e88
    3ef8:	00005e95 	.word	0x00005e95
    3efc:	00005ecd 	.word	0x00005ecd
    3f00:	0000771d 	.word	0x0000771d
    3f04:	00010e40 	.word	0x00010e40
    3f08:	0000fb71 	.word	0x0000fb71
    3f0c:	00010e10 	.word	0x00010e10
    3f10:	0000fb29 	.word	0x0000fb29
    3f14:	00006e05 	.word	0x00006e05
    3f18:	00010e68 	.word	0x00010e68
    3f1c:	00010ea8 	.word	0x00010ea8
    3f20:	00010c4c 	.word	0x00010c4c
    3f24:	0000f83d 	.word	0x0000f83d
    3f28:	41008000 	.word	0x41008000
    3f2c:	00005ced 	.word	0x00005ced
    3f30:	00010f08 	.word	0x00010f08
    3f34:	00010f24 	.word	0x00010f24
    3f38:	00010eb8 	.word	0x00010eb8
    3f3c:	00004f5d 	.word	0x00004f5d
    3f40:	20007260 	.word	0x20007260
    3f44:	000059e9 	.word	0x000059e9
    3f48:	200010d0 	.word	0x200010d0
    3f4c:	20007310 	.word	0x20007310
    3f50:	0000189d 	.word	0x0000189d
    3f54:	00010ecc 	.word	0x00010ecc
    3f58:	00004295 	.word	0x00004295
    3f5c:	00010ee0 	.word	0x00010ee0
    3f60:	00004c29 	.word	0x00004c29
    3f64:	00010ef4 	.word	0x00010ef4
    3f68:	00004799 	.word	0x00004799
    3f6c:	0000f6d3 	.word	0x0000f6d3
    3f70:	00005e41 	.word	0x00005e41
    3f74:	00010e50 	.word	0x00010e50
    3f78:	00010e78 	.word	0x00010e78
    3f7c:	00010e90 	.word	0x00010e90

00003f80 <grid_module_bu16_revb_hardware_start_transfer>:

static uint8_t grid_bu16_helper_template_b_tgl2[GRID_SYS_BANK_MAXNUMBER][16] = {0};
static uint8_t grid_bu16_helper_template_b_tgl3[GRID_SYS_BANK_MAXNUMBER][16] = {0};
	
	
void grid_module_bu16_revb_hardware_start_transfer(void){
    3f80:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    3f82:	4803      	ldr	r0, [pc, #12]	; (3f90 <grid_module_bu16_revb_hardware_start_transfer+0x10>)
    3f84:	4c03      	ldr	r4, [pc, #12]	; (3f94 <grid_module_bu16_revb_hardware_start_transfer+0x14>)
    3f86:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    3f88:	4803      	ldr	r0, [pc, #12]	; (3f98 <grid_module_bu16_revb_hardware_start_transfer+0x18>)
    3f8a:	47a0      	blx	r4
    3f8c:	bd10      	pop	{r4, pc}
    3f8e:	bf00      	nop
    3f90:	20001154 	.word	0x20001154
    3f94:	00007d59 	.word	0x00007d59
    3f98:	20001328 	.word	0x20001328

00003f9c <grid_module_bu16_revb_hardware_transfer_complete_cb>:

}

static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
		
	if (grid_module_bu16_revb_hardware_transfer_complete == 0){
    3f9c:	4ba0      	ldr	r3, [pc, #640]	; (4220 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    3f9e:	781b      	ldrb	r3, [r3, #0]
    3fa0:	b92b      	cbnz	r3, 3fae <grid_module_bu16_revb_hardware_transfer_complete_cb+0x12>
		grid_module_bu16_revb_hardware_transfer_complete++;
    3fa2:	4a9f      	ldr	r2, [pc, #636]	; (4220 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    3fa4:	7813      	ldrb	r3, [r2, #0]
    3fa6:	3301      	adds	r3, #1
    3fa8:	b2db      	uxtb	r3, r3
    3faa:	7013      	strb	r3, [r2, #0]
    3fac:	4770      	bx	lr
static void grid_module_bu16_revb_hardware_transfer_complete_cb(void){
    3fae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    3fb2:	b088      	sub	sp, #32
		return;
	}
	
	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    3fb4:	489b      	ldr	r0, [pc, #620]	; (4224 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>)
    3fb6:	4b9c      	ldr	r3, [pc, #624]	; (4228 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x28c>)
    3fb8:	4798      	blx	r3
	
	if (bank == 255){
		bank=0;
    3fba:	28ff      	cmp	r0, #255	; 0xff
    3fbc:	bf08      	it	eq
    3fbe:	2000      	moveq	r0, #0
	}
	
	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    3fc0:	4b98      	ldr	r3, [pc, #608]	; (4224 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>)
    3fc2:	7c5b      	ldrb	r3, [r3, #17]
	
	if (bank_changed){
    3fc4:	2b00      	cmp	r3, #0
    3fc6:	d038      	beq.n	403a <grid_module_bu16_revb_hardware_transfer_complete_cb+0x9e>
		grid_sys_state.bank_active_changed = 0;
    3fc8:	4a96      	ldr	r2, [pc, #600]	; (4224 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>)
    3fca:	2300      	movs	r3, #0
    3fcc:	7453      	strb	r3, [r2, #17]

		
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    3fce:	4b97      	ldr	r3, [pc, #604]	; (422c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x290>)
    3fd0:	685b      	ldr	r3, [r3, #4]
    3fd2:	7bd2      	ldrb	r2, [r2, #15]
    3fd4:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    3fd8:	7a5b      	ldrb	r3, [r3, #9]
    3fda:	b373      	cbz	r3, 403a <grid_module_bu16_revb_hardware_transfer_complete_cb+0x9e>
			
			
			uint8_t res_index = i;
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    3fdc:	0107      	lsls	r7, r0, #4
    3fde:	2400      	movs	r4, #0
    3fe0:	4d92      	ldr	r5, [pc, #584]	; (422c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x290>)
			
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_bu16_helper_template_b_tgl2[bank][i];
    3fe2:	4e8f      	ldr	r6, [pc, #572]	; (4220 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    3fe4:	eb06 1600 	add.w	r6, r6, r0, lsl #4
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    3fe8:	686a      	ldr	r2, [r5, #4]
    3fea:	2364      	movs	r3, #100	; 0x64
    3fec:	fb03 f304 	mul.w	r3, r3, r4
    3ff0:	443a      	add	r2, r7
    3ff2:	68d2      	ldr	r2, [r2, #12]
    3ff4:	441a      	add	r2, r3
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_bu16_helper_template_b_tgl2[bank][i];
    3ff6:	1931      	adds	r1, r6, r4
    3ff8:	7908      	ldrb	r0, [r1, #4]
    3ffa:	6190      	str	r0, [r2, #24]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = grid_bu16_helper_template_b_tgl3[bank][i];
    3ffc:	f891 1044 	ldrb.w	r1, [r1, #68]	; 0x44
    4000:	61d1      	str	r1, [r2, #28]
				
			// action template bug fix try
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    4002:	686a      	ldr	r2, [r5, #4]
    4004:	f8df 821c 	ldr.w	r8, [pc, #540]	; 4224 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>
    4008:	f898 100f 	ldrb.w	r1, [r8, #15]
    400c:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    4010:	68d2      	ldr	r2, [r2, #12]
    4012:	4413      	add	r3, r2
    4014:	60dc      	str	r4, [r3, #12]
				
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    4016:	f898 100f 	ldrb.w	r1, [r8, #15]
    401a:	2300      	movs	r3, #0
    401c:	4622      	mov	r2, r4
    401e:	4628      	mov	r0, r5
    4020:	f8df 9228 	ldr.w	r9, [pc, #552]	; 424c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b0>
    4024:	47c8      	blx	r9
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    4026:	3401      	adds	r4, #1
    4028:	b2e4      	uxtb	r4, r4
    402a:	686b      	ldr	r3, [r5, #4]
    402c:	f898 200f 	ldrb.w	r2, [r8, #15]
    4030:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    4034:	7a5b      	ldrb	r3, [r3, #9]
    4036:	42a3      	cmp	r3, r4
    4038:	d8d6      	bhi.n	3fe8 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x4c>
	}
	

	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    403a:	2300      	movs	r3, #0
    403c:	f8ad 301e 	strh.w	r3, [sp, #30]
	uint16_t adcresult_1 = 0;
    4040:	f8ad 301c 	strh.w	r3, [sp, #28]
	
	uint8_t adc_index_0 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+8];
    4044:	4b76      	ldr	r3, [pc, #472]	; (4220 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    4046:	f893 2084 	ldrb.w	r2, [r3, #132]	; 0x84
    404a:	3208      	adds	r2, #8
    404c:	4978      	ldr	r1, [pc, #480]	; (4230 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x294>)
    404e:	5c8d      	ldrb	r5, [r1, r2]
    4050:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_bu16_revb_mux_lookup[grid_module_bu16_revb_mux+0];
    4052:	f893 2084 	ldrb.w	r2, [r3, #132]	; 0x84
    4056:	b2d2      	uxtb	r2, r2
    4058:	5c8c      	ldrb	r4, [r1, r2]
    405a:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_bu16_revb_mux++;
    405c:	f893 2084 	ldrb.w	r2, [r3, #132]	; 0x84
    4060:	3201      	adds	r2, #1
    4062:	b2d2      	uxtb	r2, r2
    4064:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	grid_module_bu16_revb_mux%=8;
    4068:	f893 2084 	ldrb.w	r2, [r3, #132]	; 0x84
    406c:	f002 0207 	and.w	r2, r2, #7
    4070:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
	
	gpio_set_pin_level(MUX_A, grid_module_bu16_revb_mux/1%2);
    4074:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
/**
 * \brief Set output level on port with mask
 */
static inline void _gpio_set_level(const enum gpio_port port, const uint32_t mask, const bool level)
{
	if (level) {
    4078:	f013 0f01 	tst.w	r3, #1
    407c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    4080:	4b6c      	ldr	r3, [pc, #432]	; (4234 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x298>)
    4082:	bf14      	ite	ne
    4084:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4088:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_bu16_revb_mux/2%2);
    408c:	4b64      	ldr	r3, [pc, #400]	; (4220 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    408e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
    4092:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    4096:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    409a:	4b66      	ldr	r3, [pc, #408]	; (4234 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x298>)
    409c:	bf14      	ite	ne
    409e:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    40a2:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_bu16_revb_mux/4%2);
    40a6:	4b5e      	ldr	r3, [pc, #376]	; (4220 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    40a8:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
    40ac:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    40b0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    40b4:	4b5f      	ldr	r3, [pc, #380]	; (4234 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x298>)
    40b6:	bf14      	ite	ne
    40b8:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    40bc:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    40c0:	2302      	movs	r3, #2
    40c2:	f10d 021e 	add.w	r2, sp, #30
    40c6:	2100      	movs	r1, #0
    40c8:	485b      	ldr	r0, [pc, #364]	; (4238 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x29c>)
    40ca:	4e5c      	ldr	r6, [pc, #368]	; (423c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a0>)
    40cc:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    40ce:	2302      	movs	r3, #2
    40d0:	aa07      	add	r2, sp, #28
    40d2:	2100      	movs	r1, #0
    40d4:	485a      	ldr	r0, [pc, #360]	; (4240 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a4>)
    40d6:	47b0      	blx	r6
	
	uint8_t result_index[2] = {0};
    40d8:	2300      	movs	r3, #0
	uint8_t result_value[2] = {0};
    40da:	f8ad 3014 	strh.w	r3, [sp, #20]
	uint8_t result_valid[2] = {0};
    40de:	f8ad 3010 	strh.w	r3, [sp, #16]
		
	result_index[0] = adc_index_0;
    40e2:	f88d 5018 	strb.w	r5, [sp, #24]
	result_index[1] = adc_index_1;
    40e6:	f88d 4019 	strb.w	r4, [sp, #25]
		
		
	uint8_t adcresult_0_valid = 0;
	
	if (adcresult_0>60000){
    40ea:	f8bd 301e 	ldrh.w	r3, [sp, #30]
    40ee:	f64e 2260 	movw	r2, #60000	; 0xea60
    40f2:	4293      	cmp	r3, r2
    40f4:	d916      	bls.n	4124 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x188>
		result_value[0] = 0;
		result_valid[0] = 1;
    40f6:	2301      	movs	r3, #1
    40f8:	f88d 3010 	strb.w	r3, [sp, #16]
		result_valid[0] = 1;
	}
		
	uint8_t adcresult_1_valid = 0;
	
	if (adcresult_1>60000){
    40fc:	f8bd 301c 	ldrh.w	r3, [sp, #28]
    4100:	f64e 2260 	movw	r2, #60000	; 0xea60
    4104:	4293      	cmp	r3, r2
    4106:	d916      	bls.n	4136 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x19a>
		result_value[1] = 0;
		result_valid[1] = 1;
    4108:	2301      	movs	r3, #1
    410a:	f88d 3011 	strb.w	r3, [sp, #17]
		result_value[1] = 127;
		result_valid[1] = 1;
	}


	uint8_t grid_module_bu16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};	
    410e:	4b4d      	ldr	r3, [pc, #308]	; (4244 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2a8>)
    4110:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    4112:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    4116:	2400      	movs	r4, #0
		// Helper variable for readability
		uint8_t res_index = result_index[i];
		uint8_t res_valid = result_valid[i];
		uint8_t res_value = result_value[i];
		
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    4118:	f8df 9110 	ldr.w	r9, [pc, #272]	; 422c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x290>
    411c:	f8df 8104 	ldr.w	r8, [pc, #260]	; 4224 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x288>
		
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    4120:	4f3f      	ldr	r7, [pc, #252]	; (4220 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    4122:	e036      	b.n	4192 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1f6>
	else if (adcresult_0<200){
    4124:	2bc7      	cmp	r3, #199	; 0xc7
    4126:	d8e9      	bhi.n	40fc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x160>
		result_value[0] = 127;
    4128:	237f      	movs	r3, #127	; 0x7f
    412a:	f88d 3014 	strb.w	r3, [sp, #20]
		result_valid[0] = 1;
    412e:	2301      	movs	r3, #1
    4130:	f88d 3010 	strb.w	r3, [sp, #16]
    4134:	e7e2      	b.n	40fc <grid_module_bu16_revb_hardware_transfer_complete_cb+0x160>
	else if (adcresult_1<200){
    4136:	2bc7      	cmp	r3, #199	; 0xc7
    4138:	d8e9      	bhi.n	410e <grid_module_bu16_revb_hardware_transfer_complete_cb+0x172>
		result_value[1] = 127;
    413a:	237f      	movs	r3, #127	; 0x7f
    413c:	f88d 3015 	strb.w	r3, [sp, #21]
		result_valid[1] = 1;
    4140:	2301      	movs	r3, #1
    4142:	f88d 3011 	strb.w	r3, [sp, #17]
    4146:	e7e2      	b.n	410e <grid_module_bu16_revb_hardware_transfer_complete_cb+0x172>
				// Button TGL2
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
				}
				else{
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    4148:	2200      	movs	r2, #0
    414a:	619a      	str	r2, [r3, #24]
    414c:	e045      	b.n	41da <grid_module_bu16_revb_hardware_transfer_complete_cb+0x23e>
					
				// Button TGL3
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
				}
				else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    414e:	2a3f      	cmp	r2, #63	; 0x3f
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    4150:	bf0c      	ite	eq
    4152:	227f      	moveq	r2, #127	; 0x7f
				}
				else{
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 0;
    4154:	2200      	movne	r2, #0
    4156:	61da      	str	r2, [r3, #28]
				}
				
				grid_bu16_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    4158:	f898 200f 	ldrb.w	r2, [r8, #15]
    415c:	eb07 1202 	add.w	r2, r7, r2, lsl #4
    4160:	440a      	add	r2, r1
    4162:	6998      	ldr	r0, [r3, #24]
    4164:	7110      	strb	r0, [r2, #4]
				grid_bu16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    4166:	f898 200f 	ldrb.w	r2, [r8, #15]
    416a:	eb07 1202 	add.w	r2, r7, r2, lsl #4
    416e:	4411      	add	r1, r2
    4170:	69db      	ldr	r3, [r3, #28]
    4172:	f881 3044 	strb.w	r3, [r1, #68]	; 0x44
				
							
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DP);
    4176:	f898 100f 	ldrb.w	r1, [r8, #15]
    417a:	2304      	movs	r3, #4
    417c:	462a      	mov	r2, r5
    417e:	4648      	mov	r0, r9
    4180:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 424c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b0>
    4184:	47d0      	blx	sl
				
				grid_bu16_helper_template_b_abs[result_index[i]] = res_value;
    4186:	443d      	add	r5, r7
    4188:	f885 6088 	strb.w	r6, [r5, #136]	; 0x88
    418c:	3401      	adds	r4, #1
	for (uint8_t i=0; i<2; i++)
    418e:	2c02      	cmp	r4, #2
    4190:	d03d      	beq.n	420e <grid_module_bu16_revb_hardware_transfer_complete_cb+0x272>
		uint8_t res_index = result_index[i];
    4192:	4621      	mov	r1, r4
    4194:	ab06      	add	r3, sp, #24
    4196:	5ce5      	ldrb	r5, [r4, r3]
		uint8_t res_value = result_value[i];
    4198:	ab05      	add	r3, sp, #20
    419a:	5ce6      	ldrb	r6, [r4, r3]
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    419c:	f8d9 0004 	ldr.w	r0, [r9, #4]
    41a0:	f898 300f 	ldrb.w	r3, [r8, #15]
    41a4:	b2db      	uxtb	r3, r3
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    41a6:	197a      	adds	r2, r7, r5
    41a8:	f892 2088 	ldrb.w	r2, [r2, #136]	; 0x88
    41ac:	4296      	cmp	r6, r2
    41ae:	d0ed      	beq.n	418c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1f0>
		uint8_t res_valid = result_valid[i];
    41b0:	f10d 0e10 	add.w	lr, sp, #16
		if (res_value != grid_bu16_helper_template_b_abs[res_index] && res_valid == 1){
    41b4:	f814 e00e 	ldrb.w	lr, [r4, lr]
    41b8:	f1be 0f01 	cmp.w	lr, #1
    41bc:	d1e6      	bne.n	418c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1f0>
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;		
    41be:	eb00 1303 	add.w	r3, r0, r3, lsl #4
    41c2:	68db      	ldr	r3, [r3, #12]
    41c4:	2064      	movs	r0, #100	; 0x64
    41c6:	fb00 3305 	mla	r3, r0, r5, r3
			if (grid_bu16_helper_template_b_abs[res_index] == 0){ // Button Press Event
    41ca:	b962      	cbnz	r2, 41e6 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x24a>
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;
    41cc:	227f      	movs	r2, #127	; 0x7f
    41ce:	615a      	str	r2, [r3, #20]
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    41d0:	699a      	ldr	r2, [r3, #24]
    41d2:	2a00      	cmp	r2, #0
    41d4:	d1b8      	bne.n	4148 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1ac>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
    41d6:	227f      	movs	r2, #127	; 0x7f
    41d8:	619a      	str	r2, [r3, #24]
				if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    41da:	69da      	ldr	r2, [r3, #28]
    41dc:	2a00      	cmp	r2, #0
    41de:	d1b6      	bne.n	414e <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1b2>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    41e0:	223f      	movs	r2, #63	; 0x3f
    41e2:	61da      	str	r2, [r3, #28]
    41e4:	e7b8      	b.n	4158 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1bc>
				
			}
			else{  // Button Release Event
				
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    41e6:	60dd      	str	r5, [r3, #12]
				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_bu16_mux_reversed_lookup[res_index];
    41e8:	aa08      	add	r2, sp, #32
    41ea:	442a      	add	r2, r5
    41ec:	f812 2c20 	ldrb.w	r2, [r2, #-32]
    41f0:	611a      	str	r2, [r3, #16]

				template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;
    41f2:	2200      	movs	r2, #0
    41f4:	615a      	str	r2, [r3, #20]

				
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    41f6:	f898 100f 	ldrb.w	r1, [r8, #15]
    41fa:	2305      	movs	r3, #5
    41fc:	462a      	mov	r2, r5
    41fe:	4648      	mov	r0, r9
    4200:	f8df a048 	ldr.w	sl, [pc, #72]	; 424c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2b0>
    4204:	47d0      	blx	sl

				grid_bu16_helper_template_b_abs[result_index[i]] = res_value;
    4206:	443d      	add	r5, r7
    4208:	f885 6088 	strb.w	r6, [r5, #136]	; 0x88
    420c:	e7be      	b.n	418c <grid_module_bu16_revb_hardware_transfer_complete_cb+0x1f0>
		}

	}
	
	
	grid_module_bu16_revb_hardware_transfer_complete = 0;
    420e:	2200      	movs	r2, #0
    4210:	4b03      	ldr	r3, [pc, #12]	; (4220 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x284>)
    4212:	701a      	strb	r2, [r3, #0]
	grid_module_bu16_revb_hardware_start_transfer();
    4214:	4b0c      	ldr	r3, [pc, #48]	; (4248 <grid_module_bu16_revb_hardware_transfer_complete_cb+0x2ac>)
    4216:	4798      	blx	r3
}
    4218:	b008      	add	sp, #32
    421a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    421e:	bf00      	nop
    4220:	20000634 	.word	0x20000634
    4224:	20007260 	.word	0x20007260
    4228:	00005aa3 	.word	0x00005aa3
    422c:	20007254 	.word	0x20007254
    4230:	20000300 	.word	0x20000300
    4234:	41008000 	.word	0x41008000
    4238:	20001154 	.word	0x20001154
    423c:	00007c79 	.word	0x00007c79
    4240:	20001328 	.word	0x20001328
    4244:	00010f34 	.word	0x00010f34
    4248:	00003f81 	.word	0x00003f81
    424c:	00007249 	.word	0x00007249

00004250 <grid_module_bu16_revb_hardware_init>:

void grid_module_bu16_revb_hardware_init(void){
    4250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	

	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    4252:	4f0b      	ldr	r7, [pc, #44]	; (4280 <grid_module_bu16_revb_hardware_init+0x30>)
    4254:	4c0b      	ldr	r4, [pc, #44]	; (4284 <grid_module_bu16_revb_hardware_init+0x34>)
    4256:	463b      	mov	r3, r7
    4258:	2200      	movs	r2, #0
    425a:	4611      	mov	r1, r2
    425c:	4620      	mov	r0, r4
    425e:	4e0a      	ldr	r6, [pc, #40]	; (4288 <grid_module_bu16_revb_hardware_init+0x38>)
    4260:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_bu16_revb_hardware_transfer_complete_cb);
    4262:	4d0a      	ldr	r5, [pc, #40]	; (428c <grid_module_bu16_revb_hardware_init+0x3c>)
    4264:	463b      	mov	r3, r7
    4266:	2200      	movs	r2, #0
    4268:	4611      	mov	r1, r2
    426a:	4628      	mov	r0, r5
    426c:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    426e:	2100      	movs	r1, #0
    4270:	4620      	mov	r0, r4
    4272:	4c07      	ldr	r4, [pc, #28]	; (4290 <grid_module_bu16_revb_hardware_init+0x40>)
    4274:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    4276:	2100      	movs	r1, #0
    4278:	4628      	mov	r0, r5
    427a:	47a0      	blx	r4
    427c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    427e:	bf00      	nop
    4280:	00003f9d 	.word	0x00003f9d
    4284:	20001154 	.word	0x20001154
    4288:	00007bf9 	.word	0x00007bf9
    428c:	20001328 	.word	0x20001328
    4290:	00007bb9 	.word	0x00007bb9

00004294 <grid_module_bu16_revb_init>:

}



void grid_module_bu16_revb_init(){
    4294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}

	grid_led_lowlevel_init(&grid_led_state, 16);
    4298:	2110      	movs	r1, #16
    429a:	4815      	ldr	r0, [pc, #84]	; (42f0 <grid_module_bu16_revb_init+0x5c>)
    429c:	4b15      	ldr	r3, [pc, #84]	; (42f4 <grid_module_bu16_revb_init+0x60>)
    429e:	4798      	blx	r3
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    42a0:	2104      	movs	r1, #4
    42a2:	4815      	ldr	r0, [pc, #84]	; (42f8 <grid_module_bu16_revb_init+0x64>)
    42a4:	4b15      	ldr	r3, [pc, #84]	; (42fc <grid_module_bu16_revb_init+0x68>)
    42a6:	4798      	blx	r3
    42a8:	f04f 0900 	mov.w	r9, #0
	
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		grid_ui_bank_init(&grid_ui_state, i, 16);
    42ac:	4d12      	ldr	r5, [pc, #72]	; (42f8 <grid_module_bu16_revb_init+0x64>)
    42ae:	f8df a058 	ldr.w	sl, [pc, #88]	; 4308 <grid_module_bu16_revb_init+0x74>
		
		for (uint8_t j=0; j<16; j++){

			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    42b2:	f8df 8058 	ldr.w	r8, [pc, #88]	; 430c <grid_module_bu16_revb_init+0x78>
		grid_ui_bank_init(&grid_ui_state, i, 16);
    42b6:	2210      	movs	r2, #16
    42b8:	fa5f f189 	uxtb.w	r1, r9
    42bc:	4628      	mov	r0, r5
    42be:	47d0      	blx	sl
    42c0:	ea4f 1709 	mov.w	r7, r9, lsl #4
    42c4:	2400      	movs	r4, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    42c6:	2602      	movs	r6, #2
    42c8:	6868      	ldr	r0, [r5, #4]
    42ca:	4632      	mov	r2, r6
    42cc:	b2e1      	uxtb	r1, r4
    42ce:	4438      	add	r0, r7
    42d0:	47c0      	blx	r8
    42d2:	3401      	adds	r4, #1
		for (uint8_t j=0; j<16; j++){
    42d4:	2c10      	cmp	r4, #16
    42d6:	d1f7      	bne.n	42c8 <grid_module_bu16_revb_init+0x34>
    42d8:	f109 0901 	add.w	r9, r9, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    42dc:	f1b9 0f04 	cmp.w	r9, #4
    42e0:	d1e9      	bne.n	42b6 <grid_module_bu16_revb_init+0x22>

		}		
		
	}
				
	grid_module_bu16_revb_hardware_init();
    42e2:	4b07      	ldr	r3, [pc, #28]	; (4300 <grid_module_bu16_revb_init+0x6c>)
    42e4:	4798      	blx	r3
	grid_module_bu16_revb_hardware_start_transfer();
    42e6:	4b07      	ldr	r3, [pc, #28]	; (4304 <grid_module_bu16_revb_init+0x70>)
    42e8:	4798      	blx	r3
    42ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    42ee:	bf00      	nop
    42f0:	20013efc 	.word	0x20013efc
    42f4:	00003b1d 	.word	0x00003b1d
    42f8:	20007254 	.word	0x20007254
    42fc:	00005e95 	.word	0x00005e95
    4300:	00004251 	.word	0x00004251
    4304:	00003f81 	.word	0x00003f81
    4308:	00005ecd 	.word	0x00005ecd
    430c:	0000771d 	.word	0x0000771d

00004310 <grid_module_en16_reva_hardware_start_transfer>:





void grid_module_en16_reva_hardware_start_transfer(void){
    4310:	b510      	push	{r4, lr}
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    4312:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    4316:	4b07      	ldr	r3, [pc, #28]	; (4334 <grid_module_en16_reva_hardware_start_transfer+0x24>)
    4318:	619a      	str	r2, [r3, #24]
	

	gpio_set_pin_level(PIN_UI_SPI_CS0, true);

	spi_m_async_enable(&UI_SPI);
    431a:	4c07      	ldr	r4, [pc, #28]	; (4338 <grid_module_en16_reva_hardware_start_transfer+0x28>)
    431c:	4620      	mov	r0, r4
    431e:	4b07      	ldr	r3, [pc, #28]	; (433c <grid_module_en16_reva_hardware_start_transfer+0x2c>)
    4320:	4798      	blx	r3

	//io_write(io, UI_SPI_TX_BUFFER, 8);
	spi_m_async_transfer(&UI_SPI, UI_SPI_TX_BUFFER, UI_SPI_RX_BUFFER, 8);
    4322:	4907      	ldr	r1, [pc, #28]	; (4340 <grid_module_en16_reva_hardware_start_transfer+0x30>)
    4324:	2308      	movs	r3, #8
    4326:	460a      	mov	r2, r1
    4328:	3110      	adds	r1, #16
    432a:	4620      	mov	r0, r4
    432c:	4c05      	ldr	r4, [pc, #20]	; (4344 <grid_module_en16_reva_hardware_start_transfer+0x34>)
    432e:	47a0      	blx	r4
    4330:	bd10      	pop	{r4, pc}
    4332:	bf00      	nop
    4334:	41008000 	.word	0x41008000
    4338:	20001048 	.word	0x20001048
    433c:	000084a1 	.word	0x000084a1
    4340:	200006cc 	.word	0x200006cc
    4344:	00008541 	.word	0x00008541

00004348 <grid_module_en16_reva_hardware_transfer_complete_cb>:

}

void grid_module_en16_reva_hardware_transfer_complete_cb(void){
    4348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    434c:	ed2d 8b04 	vpush	{d8-d9}
    4350:	b089      	sub	sp, #36	; 0x24
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4352:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    4356:	4b4e      	ldr	r3, [pc, #312]	; (4490 <grid_module_en16_reva_hardware_transfer_complete_cb+0x148>)
    4358:	615a      	str	r2, [r3, #20]
	
	// Set the shift registers to continuously load data until new transaction is issued
	gpio_set_pin_level(PIN_UI_SPI_CS0, false);


	uint8_t bank = grid_sys_get_bank_num(&grid_sys_state);
    435a:	484e      	ldr	r0, [pc, #312]	; (4494 <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    435c:	4b4e      	ldr	r3, [pc, #312]	; (4498 <grid_module_en16_reva_hardware_transfer_complete_cb+0x150>)
    435e:	4798      	blx	r3
    4360:	4603      	mov	r3, r0
	
	if (bank == 255){
		bank=0;
    4362:	28ff      	cmp	r0, #255	; 0xff
    4364:	bf14      	ite	ne
    4366:	4603      	movne	r3, r0
    4368:	2300      	moveq	r3, #0
    436a:	461a      	mov	r2, r3
    436c:	9301      	str	r3, [sp, #4]
	}


	uint8_t bank_changed = grid_sys_state.bank_active_changed;
    436e:	4b49      	ldr	r3, [pc, #292]	; (4494 <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    4370:	7c5b      	ldrb	r3, [r3, #17]
		
	if (bank_changed){
    4372:	2b00      	cmp	r3, #0
    4374:	d042      	beq.n	43fc <grid_module_en16_reva_hardware_transfer_complete_cb+0xb4>
		grid_sys_state.bank_active_changed = 0;
    4376:	2400      	movs	r4, #0
    4378:	4b46      	ldr	r3, [pc, #280]	; (4494 <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    437a:	745c      	strb	r4, [r3, #17]
		for (uint8_t i = 0; i<16; i++)
		{
			

			uint8_t res_index = i;
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    437c:	ea4f 1b02 	mov.w	fp, r2, lsl #4
    4380:	f10d 090f 	add.w	r9, sp, #15
    4384:	4b45      	ldr	r3, [pc, #276]	; (449c <grid_module_en16_reva_hardware_transfer_complete_cb+0x154>)
    4386:	f103 0720 	add.w	r7, r3, #32
    438a:	f10b 35ff 	add.w	r5, fp, #4294967295
    438e:	442f      	add	r7, r5
    4390:	f103 0660 	add.w	r6, r3, #96	; 0x60
    4394:	442e      	add	r6, r5
    4396:	33a0      	adds	r3, #160	; 0xa0
    4398:	441d      	add	r5, r3
    439a:	f8df 8108 	ldr.w	r8, [pc, #264]	; 44a4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x15c>
    439e:	f8d8 3004 	ldr.w	r3, [r8, #4]
    43a2:	445b      	add	r3, fp
    43a4:	68db      	ldr	r3, [r3, #12]
    43a6:	f04f 0e64 	mov.w	lr, #100	; 0x64
    43aa:	fb0e 3e04 	mla	lr, lr, r4, r3
			uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    43ae:	4b3c      	ldr	r3, [pc, #240]	; (44a0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x158>)
    43b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    43b2:	f10d 0c20 	add.w	ip, sp, #32
    43b6:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
			
			//BUTTON
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    43ba:	f8ce 400c 	str.w	r4, [lr, #12]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    43be:	f819 3f01 	ldrb.w	r3, [r9, #1]!
    43c2:	f8ce 3010 	str.w	r3, [lr, #16]
		
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = grid_en16_helper_template_b_tgl2[bank][i];
    43c6:	f817 2f01 	ldrb.w	r2, [r7, #1]!
    43ca:	f8ce 2018 	str.w	r2, [lr, #24]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = grid_en16_helper_template_b_tgl3[bank][i];
    43ce:	f816 2f01 	ldrb.w	r2, [r6, #1]!
    43d2:	f8ce 201c 	str.w	r2, [lr, #28]
					
			
			//ENCODER
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER] = res_index;
    43d6:	f8ce 4020 	str.w	r4, [lr, #32]
			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    43da:	f8ce 3024 	str.w	r3, [lr, #36]	; 0x24

			template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS] = grid_en16_helper_template_e_abs[bank][i];
    43de:	f815 3f01 	ldrb.w	r3, [r5, #1]!
    43e2:	f8ce 3028 	str.w	r3, [lr, #40]	; 0x28
			
					
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    43e6:	4b2b      	ldr	r3, [pc, #172]	; (4494 <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    43e8:	7bd9      	ldrb	r1, [r3, #15]
    43ea:	2300      	movs	r3, #0
    43ec:	b2e2      	uxtb	r2, r4
    43ee:	4640      	mov	r0, r8
    43f0:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 44ac <grid_module_en16_reva_hardware_transfer_complete_cb+0x164>
    43f4:	47d0      	blx	sl
    43f6:	3401      	adds	r4, #1
		for (uint8_t i = 0; i<16; i++)
    43f8:	2c10      	cmp	r4, #16
    43fa:	d1d0      	bne.n	439e <grid_module_en16_reva_hardware_transfer_complete_cb+0x56>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[bank].element_list[res_index].template_parameter_list;
    43fc:	2400      	movs	r4, #0
		

		uint8_t i = UI_ENCODER_LOOKUP[j];
		

		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    43fe:	4d27      	ldr	r5, [pc, #156]	; (449c <grid_module_en16_reva_hardware_transfer_complete_cb+0x154>)
				if (elapsed_time<20){
					elapsed_time = 20;
				}
			
				
				uint16_t velocityfactor = (160000-elapsed_time*elapsed_time)/60000.0 + 1;
    4400:	ed9f 8b21 	vldr	d8, [pc, #132]	; 4488 <grid_module_en16_reva_hardware_transfer_complete_cb+0x140>
    4404:	f04f 0a00 	mov.w	sl, #0
    4408:	f8df b0a4 	ldr.w	fp, [pc, #164]	; 44b0 <grid_module_en16_reva_hardware_transfer_complete_cb+0x168>
    440c:	9e01      	ldr	r6, [sp, #4]
    440e:	ec4b ab19 	vmov	d9, sl, fp
    4412:	e082      	b.n	451a <grid_module_en16_reva_hardware_transfer_complete_cb+0x1d2>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    4414:	2300      	movs	r3, #0
    4416:	f8ce 3018 	str.w	r3, [lr, #24]
    441a:	e0ce      	b.n	45ba <grid_module_en16_reva_hardware_transfer_complete_cb+0x272>
					else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    441c:	2b3f      	cmp	r3, #63	; 0x3f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    441e:	bf0c      	ite	eq
    4420:	237f      	moveq	r3, #127	; 0x7f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 0;
    4422:	2300      	movne	r3, #0
    4424:	f8ce 301c 	str.w	r3, [lr, #28]
    4428:	e0cf      	b.n	45ca <grid_module_en16_reva_hardware_transfer_complete_cb+0x282>
 					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    442a:	f8ce 800c 	str.w	r8, [lr, #12]
 					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    442e:	ab08      	add	r3, sp, #32
    4430:	4443      	add	r3, r8
    4432:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    4436:	f8ce 3010 	str.w	r3, [lr, #16]
 					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;
    443a:	2300      	movs	r3, #0
    443c:	f8ce 3014 	str.w	r3, [lr, #20]
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DR);
    4440:	4b14      	ldr	r3, [pc, #80]	; (4494 <grid_module_en16_reva_hardware_transfer_complete_cb+0x14c>)
    4442:	7bd9      	ldrb	r1, [r3, #15]
    4444:	2305      	movs	r3, #5
    4446:	4642      	mov	r2, r8
    4448:	4816      	ldr	r0, [pc, #88]	; (44a4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x15c>)
    444a:	f8df b060 	ldr.w	fp, [pc, #96]	; 44ac <grid_module_en16_reva_hardware_transfer_complete_cb+0x164>
    444e:	47d8      	blx	fp
    4450:	e0d3      	b.n	45fa <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b2>
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
				
				int16_t xi = delta + delta * velocityfactor;
				
				if (delta<0){
					if (grid_ui_encoder_array[i].rotation_value + xi >= 0){
    4452:	4915      	ldr	r1, [pc, #84]	; (44a8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x160>)
    4454:	eb01 1108 	add.w	r1, r1, r8, lsl #4
    4458:	78c9      	ldrb	r1, [r1, #3]
    445a:	42d1      	cmn	r1, r2
    445c:	d405      	bmi.n	446a <grid_module_en16_reva_hardware_transfer_complete_cb+0x122>
						grid_ui_encoder_array[i].rotation_value += xi;
    445e:	4a12      	ldr	r2, [pc, #72]	; (44a8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x160>)
    4460:	eb02 1208 	add.w	r2, r2, r8, lsl #4
    4464:	440b      	add	r3, r1
    4466:	70d3      	strb	r3, [r2, #3]
    4468:	e120      	b.n	46ac <grid_module_en16_reva_hardware_transfer_complete_cb+0x364>
					}
					else{
						grid_ui_encoder_array[i].rotation_value = 0;
    446a:	4b0f      	ldr	r3, [pc, #60]	; (44a8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x160>)
    446c:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    4470:	2200      	movs	r2, #0
    4472:	70da      	strb	r2, [r3, #3]
    4474:	e11a      	b.n	46ac <grid_module_en16_reva_hardware_transfer_complete_cb+0x364>
				else if (delta>0){
					if (grid_ui_encoder_array[i].rotation_value + xi <= 127){
						grid_ui_encoder_array[i].rotation_value += xi;
					}
					else{
						grid_ui_encoder_array[i].rotation_value = 127;
    4476:	4b0c      	ldr	r3, [pc, #48]	; (44a8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x160>)
    4478:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    447c:	227f      	movs	r2, #127	; 0x7f
    447e:	70da      	strb	r2, [r3, #3]
    4480:	e114      	b.n	46ac <grid_module_en16_reva_hardware_transfer_complete_cb+0x364>
				uint8_t actuator = new_abs_value*2;
				
				if (delta != 0){
						
					if (new_abs_value + delta < 0){
						new_abs_value = 0;
    4482:	f04f 0e00 	mov.w	lr, #0
    4486:	e017      	b.n	44b8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x170>
    4488:	00000000 	.word	0x00000000
    448c:	40ed4c00 	.word	0x40ed4c00
    4490:	41008000 	.word	0x41008000
    4494:	20007260 	.word	0x20007260
    4498:	00005aa3 	.word	0x00005aa3
    449c:	200006cc 	.word	0x200006cc
    44a0:	00010f44 	.word	0x00010f44
    44a4:	20007254 	.word	0x20007254
    44a8:	20010e38 	.word	0x20010e38
    44ac:	00007249 	.word	0x00007249
    44b0:	3ff00000 	.word	0x3ff00000
					}
					else if (new_abs_value + delta > 127){
						new_abs_value = 127;
    44b4:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
					}
					else{
						new_abs_value += delta;
					}	
						
					grid_en16_helper_template_e_abs[bank][i] = new_abs_value;
    44b8:	eb05 1303 	add.w	r3, r5, r3, lsl #4
    44bc:	4443      	add	r3, r8
    44be:	f883 e0a0 	strb.w	lr, [r3, #160]	; 0xa0
					uint8_t res_index = i;
					uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    44c2:	4b8d      	ldr	r3, [pc, #564]	; (46f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    44c4:	685b      	ldr	r3, [r3, #4]
    44c6:	4a8d      	ldr	r2, [pc, #564]	; (46fc <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    44c8:	7bd2      	ldrb	r2, [r2, #15]
    44ca:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    44ce:	68db      	ldr	r3, [r3, #12]
    44d0:	2764      	movs	r7, #100	; 0x64
    44d2:	fb07 3708 	mla	r7, r7, r8, r3
					uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};				
    44d6:	4b8a      	ldr	r3, [pc, #552]	; (4700 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b8>)
    44d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    44da:	f10d 0c20 	add.w	ip, sp, #32
    44de:	e90c 000f 	stmdb	ip, {r0, r1, r2, r3}
															
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER] = res_index;
    44e2:	f8c7 8020 	str.w	r8, [r7, #32]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    44e6:	4663      	mov	r3, ip
    44e8:	4443      	add	r3, r8
    44ea:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    44ee:	627b      	str	r3, [r7, #36]	; 0x24

					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_ABS] = new_abs_value;
    44f0:	f8c7 e028 	str.w	lr, [r7, #40]	; 0x28
					
					new_rel_value = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL];
    44f4:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
					

		
					if (new_rel_value == 255){
    44f8:	2bff      	cmp	r3, #255	; 0xff
    44fa:	f000 80e7 	beq.w	46cc <grid_module_en16_reva_hardware_transfer_complete_cb+0x384>
						else{
							new_rel_value = 63;
						}
					}
					else{
						new_rel_value += delta;
    44fe:	445b      	add	r3, fp
    4500:	b2db      	uxtb	r3, r3
					}
	
					
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL] = new_rel_value;
    4502:	637b      	str	r3, [r7, #52]	; 0x34
				
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_AVC7);
    4504:	4b7d      	ldr	r3, [pc, #500]	; (46fc <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    4506:	7bd9      	ldrb	r1, [r3, #15]
    4508:	2301      	movs	r3, #1
    450a:	4642      	mov	r2, r8
    450c:	487a      	ldr	r0, [pc, #488]	; (46f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    450e:	4f7d      	ldr	r7, [pc, #500]	; (4704 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3bc>)
    4510:	47b8      	blx	r7
    4512:	3401      	adds	r4, #1
	for (uint8_t j=0; j<16; j++){
    4514:	2c10      	cmp	r4, #16
    4516:	f000 80df 	beq.w	46d8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x390>
    451a:	b2e1      	uxtb	r1, r4
		uint8_t new_value = (UI_SPI_RX_BUFFER[j/2]>>(4*(j%2)))&0x0F;
    451c:	084b      	lsrs	r3, r1, #1
    451e:	5ceb      	ldrb	r3, [r5, r3]
    4520:	f001 0201 	and.w	r2, r1, #1
    4524:	0092      	lsls	r2, r2, #2
    4526:	4113      	asrs	r3, r2
    4528:	b2db      	uxtb	r3, r3
    452a:	f003 090f 	and.w	r9, r3, #15
		uint8_t old_value = UI_SPI_RX_BUFFER_LAST[j];
    452e:	192a      	adds	r2, r5, r4
    4530:	f892 20e0 	ldrb.w	r2, [r2, #224]	; 0xe0
    4534:	b2d2      	uxtb	r2, r2
		if (old_value != new_value){
    4536:	4591      	cmp	r9, r2
    4538:	d0eb      	beq.n	4512 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1ca>
		uint8_t i = UI_ENCODER_LOOKUP[j];
    453a:	4a73      	ldr	r2, [pc, #460]	; (4708 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c0>)
    453c:	f814 8002 	ldrb.w	r8, [r4, r2]
			UI_SPI_DEBUG = j;
    4540:	4a72      	ldr	r2, [pc, #456]	; (470c <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c4>)
    4542:	7011      	strb	r1, [r2, #0]
			uint8_t button_value = new_value>>2;
    4544:	ea4f 0c99 	mov.w	ip, r9, lsr #2
			uint8_t phase_a = (new_value>>1)&1;
    4548:	f3c9 0940 	ubfx	r9, r9, #1, #1
			uint8_t phase_b = (new_value)&1;
    454c:	f003 0701 	and.w	r7, r3, #1
			if (button_value != grid_ui_encoder_array[i].button_value){
    4550:	4b6f      	ldr	r3, [pc, #444]	; (4710 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    4552:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    4556:	785b      	ldrb	r3, [r3, #1]
    4558:	4563      	cmp	r3, ip
    455a:	d04e      	beq.n	45fa <grid_module_en16_reva_hardware_transfer_complete_cb+0x2b2>
				grid_ui_encoder_array[i].button_changed = 1;
    455c:	4b6c      	ldr	r3, [pc, #432]	; (4710 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    455e:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    4562:	2201      	movs	r2, #1
    4564:	709a      	strb	r2, [r3, #2]
				grid_ui_encoder_array[i].button_value = new_value>>2;
    4566:	f883 c001 	strb.w	ip, [r3, #1]
				uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;						
    456a:	4b63      	ldr	r3, [pc, #396]	; (46f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    456c:	685b      	ldr	r3, [r3, #4]
    456e:	4a63      	ldr	r2, [pc, #396]	; (46fc <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    4570:	7bd2      	ldrb	r2, [r2, #15]
    4572:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    4576:	68db      	ldr	r3, [r3, #12]
    4578:	f04f 0e64 	mov.w	lr, #100	; 0x64
    457c:	fb0e 3e08 	mla	lr, lr, r8, r3
				uint8_t grid_module_en16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    4580:	4b5f      	ldr	r3, [pc, #380]	; (4700 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b8>)
    4582:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    4584:	f10d 0a20 	add.w	sl, sp, #32
    4588:	e90a 000f 	stmdb	sl, {r0, r1, r2, r3}
				if (grid_ui_encoder_array[i].button_value == 0){ // Button Press Event
    458c:	f1bc 0f00 	cmp.w	ip, #0
    4590:	f47f af4b 	bne.w	442a <grid_module_en16_reva_hardware_transfer_complete_cb+0xe2>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    4594:	f8ce 800c 	str.w	r8, [lr, #12]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_en16_mux_reversed_lookup[res_index];
    4598:	4653      	mov	r3, sl
    459a:	4443      	add	r3, r8
    459c:	f813 3c10 	ldrb.w	r3, [r3, #-16]
    45a0:	f8ce 3010 	str.w	r3, [lr, #16]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;
    45a4:	237f      	movs	r3, #127	; 0x7f
    45a6:	f8ce 3014 	str.w	r3, [lr, #20]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    45aa:	f8de 3018 	ldr.w	r3, [lr, #24]
    45ae:	2b00      	cmp	r3, #0
    45b0:	f47f af30 	bne.w	4414 <grid_module_en16_reva_hardware_transfer_complete_cb+0xcc>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
    45b4:	237f      	movs	r3, #127	; 0x7f
    45b6:	f8ce 3018 	str.w	r3, [lr, #24]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    45ba:	f8de 301c 	ldr.w	r3, [lr, #28]
    45be:	2b00      	cmp	r3, #0
    45c0:	f47f af2c 	bne.w	441c <grid_module_en16_reva_hardware_transfer_complete_cb+0xd4>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    45c4:	233f      	movs	r3, #63	; 0x3f
    45c6:	f8ce 301c 	str.w	r3, [lr, #28]
					grid_en16_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    45ca:	4a4c      	ldr	r2, [pc, #304]	; (46fc <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    45cc:	7bd3      	ldrb	r3, [r2, #15]
    45ce:	eb05 1303 	add.w	r3, r5, r3, lsl #4
    45d2:	4443      	add	r3, r8
    45d4:	f8de 1018 	ldr.w	r1, [lr, #24]
    45d8:	f883 1020 	strb.w	r1, [r3, #32]
					grid_en16_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    45dc:	7bd3      	ldrb	r3, [r2, #15]
    45de:	eb05 1303 	add.w	r3, r5, r3, lsl #4
    45e2:	4443      	add	r3, r8
    45e4:	f8de 101c 	ldr.w	r1, [lr, #28]
    45e8:	f883 1060 	strb.w	r1, [r3, #96]	; 0x60
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_DP);
    45ec:	7bd1      	ldrb	r1, [r2, #15]
    45ee:	2304      	movs	r3, #4
    45f0:	4642      	mov	r2, r8
    45f2:	4841      	ldr	r0, [pc, #260]	; (46f8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b0>)
    45f4:	f8df b10c 	ldr.w	fp, [pc, #268]	; 4704 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3bc>
    45f8:	47d8      	blx	fp
			uint8_t a_prev = grid_ui_encoder_array[i].phase_a_previous;
    45fa:	4b45      	ldr	r3, [pc, #276]	; (4710 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    45fc:	eb03 1308 	add.w	r3, r3, r8, lsl #4
			if (a_now != a_prev){
    4600:	7b5b      	ldrb	r3, [r3, #13]
    4602:	454b      	cmp	r3, r9
    4604:	d072      	beq.n	46ec <grid_module_en16_reva_hardware_transfer_complete_cb+0x3a4>
					delta = +1;
    4606:	45b9      	cmp	r9, r7
    4608:	bf14      	ite	ne
    460a:	f04f 3bff 	movne.w	fp, #4294967295
    460e:	f04f 0b01 	moveq.w	fp, #1
			grid_ui_encoder_array[i].phase_a_previous = a_now;
    4612:	4b3f      	ldr	r3, [pc, #252]	; (4710 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    4614:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    4618:	f883 900d 	strb.w	r9, [r3, #13]
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    461c:	739f      	strb	r7, [r3, #14]
				volatile uint32_t elapsed_time = grid_sys_rtc_get_elapsed_time(&grid_sys_state, grid_ui_encoder_array[i].last_real_time);
    461e:	6899      	ldr	r1, [r3, #8]
    4620:	4836      	ldr	r0, [pc, #216]	; (46fc <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    4622:	4b3c      	ldr	r3, [pc, #240]	; (4714 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3cc>)
    4624:	4798      	blx	r3
    4626:	9003      	str	r0, [sp, #12]
				if (elapsed_time>400){
    4628:	9b03      	ldr	r3, [sp, #12]
    462a:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
					elapsed_time = 400;
    462e:	bf84      	itt	hi
    4630:	f44f 73c8 	movhi.w	r3, #400	; 0x190
    4634:	9303      	strhi	r3, [sp, #12]
				if (elapsed_time<20){
    4636:	9b03      	ldr	r3, [sp, #12]
    4638:	2b13      	cmp	r3, #19
					elapsed_time = 20;
    463a:	bf9c      	itt	ls
    463c:	2314      	movls	r3, #20
    463e:	9303      	strls	r3, [sp, #12]
				uint16_t velocityfactor = (160000-elapsed_time*elapsed_time)/60000.0 + 1;
    4640:	f8dd 900c 	ldr.w	r9, [sp, #12]
    4644:	9f03      	ldr	r7, [sp, #12]
				grid_ui_encoder_array[i].last_real_time = grid_sys_rtc_get_time(&grid_sys_state);
    4646:	482d      	ldr	r0, [pc, #180]	; (46fc <grid_module_en16_reva_hardware_transfer_complete_cb+0x3b4>)
    4648:	4b33      	ldr	r3, [pc, #204]	; (4718 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3d0>)
    464a:	4798      	blx	r3
    464c:	4b30      	ldr	r3, [pc, #192]	; (4710 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    464e:	eb03 1308 	add.w	r3, r3, r8, lsl #4
    4652:	6098      	str	r0, [r3, #8]
				uint16_t velocityfactor = (160000-elapsed_time*elapsed_time)/60000.0 + 1;
    4654:	fb07 f009 	mul.w	r0, r7, r9
    4658:	f5c0 301c 	rsb	r0, r0, #159744	; 0x27000
    465c:	f500 7080 	add.w	r0, r0, #256	; 0x100
    4660:	4b2e      	ldr	r3, [pc, #184]	; (471c <grid_module_en16_reva_hardware_transfer_complete_cb+0x3d4>)
    4662:	4798      	blx	r3
    4664:	ec53 2b18 	vmov	r2, r3, d8
    4668:	4f2d      	ldr	r7, [pc, #180]	; (4720 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3d8>)
    466a:	47b8      	blx	r7
    466c:	ec53 2b19 	vmov	r2, r3, d9
    4670:	4f2c      	ldr	r7, [pc, #176]	; (4724 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3dc>)
    4672:	47b8      	blx	r7
    4674:	4b2c      	ldr	r3, [pc, #176]	; (4728 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e0>)
    4676:	4798      	blx	r3
				int16_t xi = delta + delta * velocityfactor;
    4678:	b283      	uxth	r3, r0
    467a:	3301      	adds	r3, #1
    467c:	fb13 f30b 	smulbb	r3, r3, fp
    4680:	b29b      	uxth	r3, r3
    4682:	b21a      	sxth	r2, r3
				if (delta<0){
    4684:	f1bb 0f00 	cmp.w	fp, #0
    4688:	f6ff aee3 	blt.w	4452 <grid_module_en16_reva_hardware_transfer_complete_cb+0x10a>
				else if (delta>0){
    468c:	f1bb 0f00 	cmp.w	fp, #0
    4690:	dd0c      	ble.n	46ac <grid_module_en16_reva_hardware_transfer_complete_cb+0x364>
					if (grid_ui_encoder_array[i].rotation_value + xi <= 127){
    4692:	491f      	ldr	r1, [pc, #124]	; (4710 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    4694:	eb01 1108 	add.w	r1, r1, r8, lsl #4
    4698:	78c9      	ldrb	r1, [r1, #3]
    469a:	440a      	add	r2, r1
    469c:	2a7f      	cmp	r2, #127	; 0x7f
    469e:	f73f aeea 	bgt.w	4476 <grid_module_en16_reva_hardware_transfer_complete_cb+0x12e>
						grid_ui_encoder_array[i].rotation_value += xi;
    46a2:	4a1b      	ldr	r2, [pc, #108]	; (4710 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    46a4:	eb02 1208 	add.w	r2, r2, r8, lsl #4
    46a8:	440b      	add	r3, r1
    46aa:	70d3      	strb	r3, [r2, #3]
				uint8_t new_abs_value = grid_en16_helper_template_e_abs[bank][i];
    46ac:	4633      	mov	r3, r6
    46ae:	eb05 1206 	add.w	r2, r5, r6, lsl #4
    46b2:	4442      	add	r2, r8
    46b4:	f892 e0a0 	ldrb.w	lr, [r2, #160]	; 0xa0
					if (new_abs_value + delta < 0){
    46b8:	eb1e 020b 	adds.w	r2, lr, fp
    46bc:	f53f aee1 	bmi.w	4482 <grid_module_en16_reva_hardware_transfer_complete_cb+0x13a>
					else if (new_abs_value + delta > 127){
    46c0:	2a7f      	cmp	r2, #127	; 0x7f
    46c2:	f73f aef7 	bgt.w	44b4 <grid_module_en16_reva_hardware_transfer_complete_cb+0x16c>
						new_abs_value += delta;
    46c6:	fa5f fe82 	uxtb.w	lr, r2
    46ca:	e6f5      	b.n	44b8 <grid_module_en16_reva_hardware_transfer_complete_cb+0x170>
							new_rel_value = 63;
    46cc:	f1bb 0f00 	cmp.w	fp, #0
    46d0:	bfcc      	ite	gt
    46d2:	2341      	movgt	r3, #65	; 0x41
    46d4:	233f      	movle	r3, #63	; 0x3f
    46d6:	e714      	b.n	4502 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1ba>

			
	}
		

	grid_module_en16_reva_hardware_transfer_complete = 0;
    46d8:	2200      	movs	r2, #0
    46da:	4b14      	ldr	r3, [pc, #80]	; (472c <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e4>)
    46dc:	701a      	strb	r2, [r3, #0]
	grid_module_en16_reva_hardware_start_transfer();
    46de:	4b14      	ldr	r3, [pc, #80]	; (4730 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3e8>)
    46e0:	4798      	blx	r3
}
    46e2:	b009      	add	sp, #36	; 0x24
    46e4:	ecbd 8b04 	vpop	{d8-d9}
    46e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			grid_ui_encoder_array[i].phase_b_previous = b_now;
    46ec:	4b08      	ldr	r3, [pc, #32]	; (4710 <grid_module_en16_reva_hardware_transfer_complete_cb+0x3c8>)
    46ee:	eb03 1808 	add.w	r8, r3, r8, lsl #4
    46f2:	f888 700e 	strb.w	r7, [r8, #14]
    46f6:	e70c      	b.n	4512 <grid_module_en16_reva_hardware_transfer_complete_cb+0x1ca>
    46f8:	20007254 	.word	0x20007254
    46fc:	20007260 	.word	0x20007260
    4700:	00010f44 	.word	0x00010f44
    4704:	00007249 	.word	0x00007249
    4708:	20000310 	.word	0x20000310
    470c:	200042f5 	.word	0x200042f5
    4710:	20010e38 	.word	0x20010e38
    4714:	00005b89 	.word	0x00005b89
    4718:	00005b85 	.word	0x00005b85
    471c:	0000f115 	.word	0x0000f115
    4720:	0000f455 	.word	0x0000f455
    4724:	0000ee9d 	.word	0x0000ee9d
    4728:	0000f625 	.word	0x0000f625
    472c:	20013f18 	.word	0x20013f18
    4730:	00004311 	.word	0x00004311

00004734 <grid_module_en16_reva_hardware_init>:

void grid_module_en16_reva_hardware_init(void){
    4734:	b510      	push	{r4, lr}
    4736:	4b0e      	ldr	r3, [pc, #56]	; (4770 <grid_module_en16_reva_hardware_init+0x3c>)
    4738:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    473c:	615a      	str	r2, [r3, #20]
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    473e:	609a      	str	r2, [r3, #8]
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    4740:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    4744:	629a      	str	r2, [r3, #40]	; 0x28
    4746:	4a0b      	ldr	r2, [pc, #44]	; (4774 <grid_module_en16_reva_hardware_init+0x40>)
    4748:	629a      	str	r2, [r3, #40]	; 0x28
	
	
	
	
	
	spi_m_async_set_mode(&UI_SPI, SPI_MODE_3);
    474a:	4c0b      	ldr	r4, [pc, #44]	; (4778 <grid_module_en16_reva_hardware_init+0x44>)
    474c:	2103      	movs	r1, #3
    474e:	4620      	mov	r0, r4
    4750:	4b0a      	ldr	r3, [pc, #40]	; (477c <grid_module_en16_reva_hardware_init+0x48>)
    4752:	4798      	blx	r3
	spi_m_async_set_baudrate(&UI_SPI, 400000);
    4754:	490a      	ldr	r1, [pc, #40]	; (4780 <grid_module_en16_reva_hardware_init+0x4c>)
    4756:	4620      	mov	r0, r4
    4758:	4b0a      	ldr	r3, [pc, #40]	; (4784 <grid_module_en16_reva_hardware_init+0x50>)
    475a:	4798      	blx	r3
	
	spi_m_async_get_io_descriptor(&UI_SPI, &grid_module_en16_reva_hardware_io);
    475c:	490a      	ldr	r1, [pc, #40]	; (4788 <grid_module_en16_reva_hardware_init+0x54>)
    475e:	4620      	mov	r0, r4
    4760:	4b0a      	ldr	r3, [pc, #40]	; (478c <grid_module_en16_reva_hardware_init+0x58>)
    4762:	4798      	blx	r3


	spi_m_async_register_callback(&UI_SPI, SPI_M_ASYNC_CB_XFER, grid_module_en16_reva_hardware_transfer_complete_cb);
    4764:	4a0a      	ldr	r2, [pc, #40]	; (4790 <grid_module_en16_reva_hardware_init+0x5c>)
    4766:	2100      	movs	r1, #0
    4768:	4620      	mov	r0, r4
    476a:	4b0a      	ldr	r3, [pc, #40]	; (4794 <grid_module_en16_reva_hardware_init+0x60>)
    476c:	4798      	blx	r3
    476e:	bd10      	pop	{r4, pc}
    4770:	41008000 	.word	0x41008000
    4774:	c0000020 	.word	0xc0000020
    4778:	20001048 	.word	0x20001048
    477c:	00008505 	.word	0x00008505
    4780:	00061a80 	.word	0x00061a80
    4784:	000084c9 	.word	0x000084c9
    4788:	200042f8 	.word	0x200042f8
    478c:	000085ed 	.word	0x000085ed
    4790:	00004349 	.word	0x00004349
    4794:	000085a9 	.word	0x000085a9

00004798 <grid_module_en16_reva_init>:


}

void grid_module_en16_reva_init(){
    4798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	
	grid_led_lowlevel_init(&grid_led_state, 16);
    479c:	2110      	movs	r1, #16
    479e:	481f      	ldr	r0, [pc, #124]	; (481c <grid_module_en16_reva_init+0x84>)
    47a0:	4b1f      	ldr	r3, [pc, #124]	; (4820 <grid_module_en16_reva_init+0x88>)
    47a2:	4798      	blx	r3
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);	
    47a4:	2104      	movs	r1, #4
    47a6:	481f      	ldr	r0, [pc, #124]	; (4824 <grid_module_en16_reva_init+0x8c>)
    47a8:	4b1f      	ldr	r3, [pc, #124]	; (4828 <grid_module_en16_reva_init+0x90>)
    47aa:	4798      	blx	r3
    47ac:	f04f 0900 	mov.w	r9, #0

	
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++)
	{
		
		grid_ui_bank_init(&grid_ui_state, i, 16);	
    47b0:	4d1c      	ldr	r5, [pc, #112]	; (4824 <grid_module_en16_reva_init+0x8c>)
    47b2:	f8df a084 	ldr.w	sl, [pc, #132]	; 4838 <grid_module_en16_reva_init+0xa0>
		
		for(uint8_t j=0; j<16; j++){
		
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_ENCODER);	
    47b6:	f8df 8084 	ldr.w	r8, [pc, #132]	; 483c <grid_module_en16_reva_init+0xa4>
		grid_ui_bank_init(&grid_ui_state, i, 16);	
    47ba:	2210      	movs	r2, #16
    47bc:	fa5f f189 	uxtb.w	r1, r9
    47c0:	4628      	mov	r0, r5
    47c2:	47d0      	blx	sl
    47c4:	ea4f 1709 	mov.w	r7, r9, lsl #4
    47c8:	2400      	movs	r4, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_ENCODER);	
    47ca:	2603      	movs	r6, #3
    47cc:	6868      	ldr	r0, [r5, #4]
    47ce:	4632      	mov	r2, r6
    47d0:	b2e1      	uxtb	r1, r4
    47d2:	4438      	add	r0, r7
    47d4:	47c0      	blx	r8
    47d6:	3401      	adds	r4, #1
		for(uint8_t j=0; j<16; j++){
    47d8:	2c10      	cmp	r4, #16
    47da:	d1f7      	bne.n	47cc <grid_module_en16_reva_init+0x34>
    47dc:	f109 0901 	add.w	r9, r9, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++)
    47e0:	f1b9 0f04 	cmp.w	r9, #4
    47e4:	d1e9      	bne.n	47ba <grid_module_en16_reva_init+0x22>
    47e6:	4b11      	ldr	r3, [pc, #68]	; (482c <grid_module_en16_reva_init+0x94>)
    47e8:	2000      	movs	r0, #0
	// initialize local encoder helper struct
	for (uint8_t j = 0; j<16; j++)
	{
		grid_ui_encoder_array[j].controller_number = j;
		
		grid_ui_encoder_array[j].button_value = 1;
    47ea:	2101      	movs	r1, #1
		grid_ui_encoder_array[j].button_changed = 0; 
    47ec:	4602      	mov	r2, r0
		grid_ui_encoder_array[j].rotation_value = 0;
		grid_ui_encoder_array[j].rotation_changed = 1;
		grid_ui_encoder_array[j].rotation_direction = 0;
		grid_ui_encoder_array[j].last_real_time = -1;
    47ee:	f04f 34ff 	mov.w	r4, #4294967295
		grid_ui_encoder_array[j].controller_number = j;
    47f2:	7018      	strb	r0, [r3, #0]
		grid_ui_encoder_array[j].button_value = 1;
    47f4:	7059      	strb	r1, [r3, #1]
		grid_ui_encoder_array[j].button_changed = 0; 
    47f6:	709a      	strb	r2, [r3, #2]
		grid_ui_encoder_array[j].rotation_value = 0;
    47f8:	70da      	strb	r2, [r3, #3]
		grid_ui_encoder_array[j].rotation_changed = 1;
    47fa:	7119      	strb	r1, [r3, #4]
		grid_ui_encoder_array[j].rotation_direction = 0;
    47fc:	715a      	strb	r2, [r3, #5]
		grid_ui_encoder_array[j].last_real_time = -1;
    47fe:	609c      	str	r4, [r3, #8]
		grid_ui_encoder_array[j].velocity = 0;
    4800:	731a      	strb	r2, [r3, #12]
		grid_ui_encoder_array[j].phase_a_previous = 1;
    4802:	7359      	strb	r1, [r3, #13]
		grid_ui_encoder_array[j].phase_b_previous = 1;	
    4804:	7399      	strb	r1, [r3, #14]
    4806:	3001      	adds	r0, #1
    4808:	3310      	adds	r3, #16
	for (uint8_t j = 0; j<16; j++)
    480a:	2810      	cmp	r0, #16
    480c:	d1f1      	bne.n	47f2 <grid_module_en16_reva_init+0x5a>
		
	}
	
	
	grid_module_en16_reva_hardware_init();
    480e:	4b08      	ldr	r3, [pc, #32]	; (4830 <grid_module_en16_reva_init+0x98>)
    4810:	4798      	blx	r3
	
	
	grid_module_en16_reva_hardware_start_transfer();
    4812:	4b08      	ldr	r3, [pc, #32]	; (4834 <grid_module_en16_reva_init+0x9c>)
    4814:	4798      	blx	r3
    4816:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    481a:	bf00      	nop
    481c:	20013efc 	.word	0x20013efc
    4820:	00003b1d 	.word	0x00003b1d
    4824:	20007254 	.word	0x20007254
    4828:	00005e95 	.word	0x00005e95
    482c:	20010e38 	.word	0x20010e38
    4830:	00004735 	.word	0x00004735
    4834:	00004311 	.word	0x00004311
    4838:	00005ecd 	.word	0x00005ecd
    483c:	0000771d 	.word	0x0000771d

00004840 <grid_module_pbf4_reva_hardware_start_transfer>:
static uint8_t grid_pbf4_helper_template_b_abs[16] = {0};
	
static uint8_t grid_pbf4_helper_template_b_tgl2[GRID_SYS_BANK_MAXNUMBER][16] = {0};
static uint8_t grid_pbf4_helper_template_b_tgl3[GRID_SYS_BANK_MAXNUMBER][16] = {0};

void grid_module_pbf4_reva_hardware_start_transfer(void){
    4840:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    4842:	4803      	ldr	r0, [pc, #12]	; (4850 <grid_module_pbf4_reva_hardware_start_transfer+0x10>)
    4844:	4c03      	ldr	r4, [pc, #12]	; (4854 <grid_module_pbf4_reva_hardware_start_transfer+0x14>)
    4846:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    4848:	4803      	ldr	r0, [pc, #12]	; (4858 <grid_module_pbf4_reva_hardware_start_transfer+0x18>)
    484a:	47a0      	blx	r4
    484c:	bd10      	pop	{r4, pc}
    484e:	bf00      	nop
    4850:	20001154 	.word	0x20001154
    4854:	00007d59 	.word	0x00007d59
    4858:	20001328 	.word	0x20001328
    485c:	00000000 	.word	0x00000000

00004860 <grid_module_pbf4_reva_hardware_transfer_complete_cb>:
	
}

void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
	
	if (grid_module_pbf4_reva_hardware_transfer_complete == 0){
    4860:	4bb1      	ldr	r3, [pc, #708]	; (4b28 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    4862:	781b      	ldrb	r3, [r3, #0]
    4864:	2b00      	cmp	r3, #0
    4866:	f000 80c5 	beq.w	49f4 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x194>
void grid_module_pbf4_reva_hardware_transfer_complete_cb(void){
    486a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    486e:	b089      	sub	sp, #36	; 0x24
		return;
	}
	

	
	if (grid_sys_state.bank_active_changed){
    4870:	4bae      	ldr	r3, [pc, #696]	; (4b2c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    4872:	7c5b      	ldrb	r3, [r3, #17]
    4874:	b323      	cbz	r3, 48c0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x60>
		grid_sys_state.bank_active_changed = 0;
    4876:	4aad      	ldr	r2, [pc, #692]	; (4b2c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
    4878:	2300      	movs	r3, #0
    487a:	7453      	strb	r3, [r2, #17]

		
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    487c:	4bac      	ldr	r3, [pc, #688]	; (4b30 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    487e:	685b      	ldr	r3, [r3, #4]
    4880:	7bd2      	ldrb	r2, [r2, #15]
    4882:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    4886:	7a5b      	ldrb	r3, [r3, #9]
    4888:	b1d3      	cbz	r3, 48c0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x60>
    488a:	2400      	movs	r4, #0
			
			// action template bug fix try
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    488c:	4ea8      	ldr	r6, [pc, #672]	; (4b30 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    488e:	4da7      	ldr	r5, [pc, #668]	; (4b2c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
			
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    4890:	4fa8      	ldr	r7, [pc, #672]	; (4b34 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>)
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = i;
    4892:	6873      	ldr	r3, [r6, #4]
    4894:	7bea      	ldrb	r2, [r5, #15]
    4896:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    489a:	68da      	ldr	r2, [r3, #12]
    489c:	2364      	movs	r3, #100	; 0x64
    489e:	fb03 2304 	mla	r3, r3, r4, r2
    48a2:	60dc      	str	r4, [r3, #12]
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    48a4:	7be9      	ldrb	r1, [r5, #15]
    48a6:	2300      	movs	r3, #0
    48a8:	4622      	mov	r2, r4
    48aa:	4630      	mov	r0, r6
    48ac:	47b8      	blx	r7
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    48ae:	3401      	adds	r4, #1
    48b0:	b2e4      	uxtb	r4, r4
    48b2:	6873      	ldr	r3, [r6, #4]
    48b4:	7bea      	ldrb	r2, [r5, #15]
    48b6:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    48ba:	7a5b      	ldrb	r3, [r3, #9]
    48bc:	42a3      	cmp	r3, r4
    48be:	d8e8      	bhi.n	4892 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x32>
	}	
	
	
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    48c0:	2300      	movs	r3, #0
    48c2:	f8ad 301e 	strh.w	r3, [sp, #30]
	uint16_t adcresult_1 = 0;
    48c6:	f8ad 301c 	strh.w	r3, [sp, #28]
	
	uint8_t adc_index_0 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+8];
    48ca:	4b9b      	ldr	r3, [pc, #620]	; (4b38 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    48cc:	781a      	ldrb	r2, [r3, #0]
    48ce:	3208      	adds	r2, #8
    48d0:	499a      	ldr	r1, [pc, #616]	; (4b3c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2dc>)
    48d2:	5c8e      	ldrb	r6, [r1, r2]
    48d4:	b2f6      	uxtb	r6, r6
	uint8_t adc_index_1 = grid_module_pbf4_reva_mux_lookup[grid_module_pbf4_reva_mux+0];
    48d6:	781a      	ldrb	r2, [r3, #0]
    48d8:	b2d2      	uxtb	r2, r2
    48da:	5c8d      	ldrb	r5, [r1, r2]
    48dc:	b2ed      	uxtb	r5, r5
	

	
	/* Update the multiplexer */
	
	grid_module_pbf4_reva_mux++;
    48de:	781a      	ldrb	r2, [r3, #0]
    48e0:	3201      	adds	r2, #1
    48e2:	b2d2      	uxtb	r2, r2
    48e4:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_mux%=8;
    48e6:	781a      	ldrb	r2, [r3, #0]
    48e8:	f002 0207 	and.w	r2, r2, #7
    48ec:	701a      	strb	r2, [r3, #0]
	
	gpio_set_pin_level(MUX_A, grid_module_pbf4_reva_mux/1%2);
    48ee:	781b      	ldrb	r3, [r3, #0]
    48f0:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    48f4:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    48f8:	4b91      	ldr	r3, [pc, #580]	; (4b40 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    48fa:	bf14      	ite	ne
    48fc:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4900:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_pbf4_reva_mux/2%2);
    4904:	4b8c      	ldr	r3, [pc, #560]	; (4b38 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    4906:	781b      	ldrb	r3, [r3, #0]
    4908:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    490c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    4910:	4b8b      	ldr	r3, [pc, #556]	; (4b40 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    4912:	bf14      	ite	ne
    4914:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4918:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_pbf4_reva_mux/4%2);
    491c:	4b86      	ldr	r3, [pc, #536]	; (4b38 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d8>)
    491e:	781b      	ldrb	r3, [r3, #0]
    4920:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    4924:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    4928:	4b85      	ldr	r3, [pc, #532]	; (4b40 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e0>)
    492a:	bf14      	ite	ne
    492c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4930:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    4934:	2302      	movs	r3, #2
    4936:	f10d 021e 	add.w	r2, sp, #30
    493a:	2100      	movs	r1, #0
    493c:	4881      	ldr	r0, [pc, #516]	; (4b44 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e4>)
    493e:	4c82      	ldr	r4, [pc, #520]	; (4b48 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2e8>)
    4940:	47a0      	blx	r4
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    4942:	2302      	movs	r3, #2
    4944:	aa07      	add	r2, sp, #28
    4946:	2100      	movs	r1, #0
    4948:	4880      	ldr	r0, [pc, #512]	; (4b4c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ec>)
    494a:	47a0      	blx	r4
	

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;
    494c:	f8df b20c 	ldr.w	fp, [pc, #524]	; 4b5c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2fc>
    4950:	f8bd 001e 	ldrh.w	r0, [sp, #30]
    4954:	47d8      	blx	fp
    4956:	f8df a208 	ldr.w	sl, [pc, #520]	; 4b60 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x300>
    495a:	a371      	add	r3, pc, #452	; (adr r3, 4b20 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
    495c:	e9d3 2300 	ldrd	r2, r3, [r3]
    4960:	47d0      	blx	sl
    4962:	f8df 9200 	ldr.w	r9, [pc, #512]	; 4b64 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x304>
    4966:	47c8      	blx	r9
    4968:	f64f 74ff 	movw	r4, #65535	; 0xffff
    496c:	42a0      	cmp	r0, r4
    496e:	bf28      	it	cs
    4970:	4620      	movcs	r0, r4
    4972:	4607      	mov	r7, r0
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    4974:	fa1f f880 	uxth.w	r8, r0
    4978:	f8ad 801e 	strh.w	r8, [sp, #30]
	
	uint32_t input_1 = adcresult_1*1.03;
    497c:	f8bd 001c 	ldrh.w	r0, [sp, #28]
    4980:	47d8      	blx	fp
    4982:	a367      	add	r3, pc, #412	; (adr r3, 4b20 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c0>)
    4984:	e9d3 2300 	ldrd	r2, r3, [r3]
    4988:	47d0      	blx	sl
    498a:	47c8      	blx	r9
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    498c:	42a0      	cmp	r0, r4
    498e:	bf28      	it	cs
    4990:	4620      	movcs	r0, r4
    4992:	b280      	uxth	r0, r0
    4994:	f8ad 001c 	strh.w	r0, [sp, #28]


	if (adc_index_1 == 8 || adc_index_1 == 9){
    4998:	f1a5 0308 	sub.w	r3, r5, #8
    499c:	b2db      	uxtb	r3, r3
    499e:	2b01      	cmp	r3, #1
    49a0:	f240 80b5 	bls.w	4b0e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ae>
		
	}
	else if (adc_index_0 > 13){ // BUTTON
    49a4:	2e0d      	cmp	r6, #13
    49a6:	f240 808a 	bls.w	4abe <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x25e>

		uint8_t result_index[2] = {0};
    49aa:	2300      	movs	r3, #0
		uint8_t result_value[2] = {0};
    49ac:	f8ad 3004 	strh.w	r3, [sp, #4]
		uint8_t result_valid[2] = {0};
    49b0:	f8ad 3008 	strh.w	r3, [sp, #8]
		
		result_index[0] = adc_index_0-4;
    49b4:	3e04      	subs	r6, #4
    49b6:	f88d 6000 	strb.w	r6, [sp]
		result_index[1] = adc_index_1-4;
    49ba:	3d04      	subs	r5, #4
    49bc:	f88d 5001 	strb.w	r5, [sp, #1]
		
		uint8_t adcresult_0_valid = 0;
	
		if (adcresult_0>60000){
    49c0:	f64e 2360 	movw	r3, #60000	; 0xea60
    49c4:	4598      	cmp	r8, r3
    49c6:	d91b      	bls.n	4a00 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1a0>
			result_value[0] = 0;
			result_valid[0] = 1;
    49c8:	2301      	movs	r3, #1
    49ca:	f88d 3008 	strb.w	r3, [sp, #8]
			result_valid[0] = 1;
		}
	
		uint8_t adcresult_1_valid = 0;
	
		if (adcresult_1>60000){
    49ce:	f64e 2360 	movw	r3, #60000	; 0xea60
    49d2:	4298      	cmp	r0, r3
    49d4:	d91e      	bls.n	4a14 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1b4>
			result_value[1] = 0;
			result_valid[1] = 1;
    49d6:	2301      	movs	r3, #1
    49d8:	f88d 3009 	strb.w	r3, [sp, #9]
			result_value[1] = 127;
			result_valid[1] = 1;
		}


		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    49dc:	4b5c      	ldr	r3, [pc, #368]	; (4b50 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>)
    49de:	ac03      	add	r4, sp, #12
    49e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    49e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    49e6:	2400      	movs	r4, #0
			// Helper variable for readability
			uint8_t res_index = result_index[i];
			uint8_t res_valid = result_valid[i];
			uint8_t res_value = result_value[i];
		
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    49e8:	f8df 9144 	ldr.w	r9, [pc, #324]	; 4b30 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>
    49ec:	4f4f      	ldr	r7, [pc, #316]	; (4b2c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
		
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    49ee:	f8df 8178 	ldr.w	r8, [pc, #376]	; 4b68 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x308>
    49f2:	e02e      	b.n	4a52 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1f2>
		grid_module_pbf4_reva_hardware_transfer_complete++;
    49f4:	4a4c      	ldr	r2, [pc, #304]	; (4b28 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    49f6:	7813      	ldrb	r3, [r2, #0]
    49f8:	3301      	adds	r3, #1
    49fa:	b2db      	uxtb	r3, r3
    49fc:	7013      	strb	r3, [r2, #0]
    49fe:	4770      	bx	lr
		else if (adcresult_0<200){
    4a00:	f1b8 0fc7 	cmp.w	r8, #199	; 0xc7
    4a04:	d8e3      	bhi.n	49ce <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x16e>
			result_value[0] = 127;
    4a06:	237f      	movs	r3, #127	; 0x7f
    4a08:	f88d 3004 	strb.w	r3, [sp, #4]
			result_valid[0] = 1;
    4a0c:	2301      	movs	r3, #1
    4a0e:	f88d 3008 	strb.w	r3, [sp, #8]
    4a12:	e7dc      	b.n	49ce <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x16e>
		else if (adcresult_1<200){
    4a14:	28c7      	cmp	r0, #199	; 0xc7
    4a16:	d8e1      	bhi.n	49dc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x17c>
			result_value[1] = 127;
    4a18:	237f      	movs	r3, #127	; 0x7f
    4a1a:	f88d 3005 	strb.w	r3, [sp, #5]
			result_valid[1] = 1;
    4a1e:	2301      	movs	r3, #1
    4a20:	f88d 3009 	strb.w	r3, [sp, #9]
    4a24:	e7da      	b.n	49dc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x17c>
					// Button TGL2
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
					}
					else{
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 0;
    4a26:	2200      	movs	r2, #0
    4a28:	619a      	str	r2, [r3, #24]
    4a2a:	e030      	b.n	4a8e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x22e>
					
					// Button TGL3
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
					}
					else if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 63){
    4a2c:	2a3f      	cmp	r2, #63	; 0x3f
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 127;
    4a2e:	bf0c      	ite	eq
    4a30:	227f      	moveq	r2, #127	; 0x7f
					}
					else{
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 0;
    4a32:	2200      	movne	r2, #0
    4a34:	61da      	str	r2, [r3, #28]
					}


					grid_pbf4_helper_template_b_tgl2[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2];
    4a36:	7bfb      	ldrb	r3, [r7, #15]
					grid_pbf4_helper_template_b_tgl3[grid_sys_state.bank_activebank_number][i] = template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3];
    4a38:	7bfb      	ldrb	r3, [r7, #15]
					
				
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DP);
    4a3a:	7bf9      	ldrb	r1, [r7, #15]
    4a3c:	2304      	movs	r3, #4
    4a3e:	462a      	mov	r2, r5
    4a40:	4648      	mov	r0, r9
    4a42:	f8df a0f0 	ldr.w	sl, [pc, #240]	; 4b34 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>
    4a46:	47d0      	blx	sl
					
					grid_pbf4_helper_template_b_abs[result_index[i]] = res_value;
    4a48:	f808 6005 	strb.w	r6, [r8, r5]
    4a4c:	3401      	adds	r4, #1
		for (uint8_t i=0; i<2; i++)
    4a4e:	2c02      	cmp	r4, #2
    4a50:	d05d      	beq.n	4b0e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2ae>
			uint8_t res_index = result_index[i];
    4a52:	f81d 5004 	ldrb.w	r5, [sp, r4]
			uint8_t res_value = result_value[i];
    4a56:	ab01      	add	r3, sp, #4
    4a58:	5ce6      	ldrb	r6, [r4, r3]
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    4a5a:	f8d9 1004 	ldr.w	r1, [r9, #4]
    4a5e:	7bfb      	ldrb	r3, [r7, #15]
    4a60:	b2db      	uxtb	r3, r3
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    4a62:	f818 2005 	ldrb.w	r2, [r8, r5]
    4a66:	4296      	cmp	r6, r2
    4a68:	d0f0      	beq.n	4a4c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1ec>
			uint8_t res_valid = result_valid[i];
    4a6a:	a802      	add	r0, sp, #8
			if (res_value != grid_pbf4_helper_template_b_abs[res_index] && res_valid == 1){
    4a6c:	5c20      	ldrb	r0, [r4, r0]
    4a6e:	2801      	cmp	r0, #1
    4a70:	d1ec      	bne.n	4a4c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1ec>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    4a72:	eb01 1303 	add.w	r3, r1, r3, lsl #4
    4a76:	68db      	ldr	r3, [r3, #12]
    4a78:	2164      	movs	r1, #100	; 0x64
    4a7a:	fb01 3305 	mla	r3, r1, r5, r3
				if (grid_pbf4_helper_template_b_abs[res_index] == 0){ // Button Press Event
    4a7e:	b962      	cbnz	r2, 4a9a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x23a>
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 127;
    4a80:	227f      	movs	r2, #127	; 0x7f
    4a82:	615a      	str	r2, [r3, #20]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] == 0){
    4a84:	699a      	ldr	r2, [r3, #24]
    4a86:	2a00      	cmp	r2, #0
    4a88:	d1cd      	bne.n	4a26 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1c6>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL2] = 127;
    4a8a:	227f      	movs	r2, #127	; 0x7f
    4a8c:	619a      	str	r2, [r3, #24]
					if (template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] == 0){
    4a8e:	69da      	ldr	r2, [r3, #28]
    4a90:	2a00      	cmp	r2, #0
    4a92:	d1cb      	bne.n	4a2c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1cc>
						template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_TGL3] = 63;
    4a94:	223f      	movs	r2, #63	; 0x3f
    4a96:	61da      	str	r2, [r3, #28]
    4a98:	e7cd      	b.n	4a36 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1d6>
				
				}
				else{  // Button Release Event
				
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER] = res_index;
    4a9a:	60dd      	str	r5, [r3, #12]
					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    4a9c:	aa08      	add	r2, sp, #32
    4a9e:	442a      	add	r2, r5
    4aa0:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    4aa4:	611a      	str	r2, [r3, #16]

					template_parameter_list[GRID_TEMPLATE_B_PARAMETER_CONTROLLER_ABS] = 0;
    4aa6:	2200      	movs	r2, #0
    4aa8:	615a      	str	r2, [r3, #20]

				
					grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_DR);
    4aaa:	7bf9      	ldrb	r1, [r7, #15]
    4aac:	2305      	movs	r3, #5
    4aae:	462a      	mov	r2, r5
    4ab0:	4648      	mov	r0, r9
    4ab2:	f8df a080 	ldr.w	sl, [pc, #128]	; 4b34 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d4>
    4ab6:	47d0      	blx	sl
				
					grid_pbf4_helper_template_b_abs[result_index[i]] = res_value;
    4ab8:	f808 6005 	strb.w	r6, [r8, r5]
    4abc:	e7c6      	b.n	4a4c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x1ec>
		

	}
	else{ // POTENTIOMETER OR FADER
		
		if (adc_index_1 == 0 || adc_index_1 == 1){
    4abe:	2d01      	cmp	r5, #1
    4ac0:	d956      	bls.n	4b70 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x310>
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
			
		}
		else{
			// normal fader polarity			
			grid_ain_add_sample(adc_index_0, adcresult_0);
    4ac2:	b2b9      	uxth	r1, r7
    4ac4:	4630      	mov	r0, r6
    4ac6:	4c23      	ldr	r4, [pc, #140]	; (4b54 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f4>)
    4ac8:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, adcresult_1);
    4aca:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    4ace:	4628      	mov	r0, r5
    4ad0:	47a0      	blx	r4
		}
			

		uint8_t result_index[2] = {0};
	
		result_index[0] = adc_index_0;
    4ad2:	f88d 6008 	strb.w	r6, [sp, #8]
		result_index[1] = adc_index_1;
    4ad6:	f88d 5009 	strb.w	r5, [sp, #9]


		uint8_t grid_module_pbf4_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    4ada:	4b1d      	ldr	r3, [pc, #116]	; (4b50 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f0>)
    4adc:	ac03      	add	r4, sp, #12
    4ade:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    4ae0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    4ae4:	ad02      	add	r5, sp, #8
    4ae6:	f10d 090a 	add.w	r9, sp, #10
		{
		
			// Helper variable for readability
			uint8_t res_index = result_index[i];

			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    4aea:	4f11      	ldr	r7, [pc, #68]	; (4b30 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2d0>)
    4aec:	4e0f      	ldr	r6, [pc, #60]	; (4b2c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2cc>)
		
			if (grid_ain_get_changed(res_index)){
    4aee:	f8df 807c 	ldr.w	r8, [pc, #124]	; 4b6c <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x30c>
			uint8_t res_index = result_index[i];
    4af2:	f815 4b01 	ldrb.w	r4, [r5], #1
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    4af6:	687b      	ldr	r3, [r7, #4]
    4af8:	7bf2      	ldrb	r2, [r6, #15]
    4afa:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    4afe:	f8d3 a00c 	ldr.w	sl, [r3, #12]
			if (grid_ain_get_changed(res_index)){
    4b02:	4620      	mov	r0, r4
    4b04:	47c0      	blx	r8
    4b06:	2800      	cmp	r0, #0
    4b08:	d141      	bne.n	4b8e <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x32e>
		for (uint8_t i=0; i<2; i++)
    4b0a:	45a9      	cmp	r9, r5
    4b0c:	d1f1      	bne.n	4af2 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x292>
	
	
	
	
	
	grid_module_pbf4_reva_hardware_transfer_complete = 0;
    4b0e:	2200      	movs	r2, #0
    4b10:	4b05      	ldr	r3, [pc, #20]	; (4b28 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2c8>)
    4b12:	701a      	strb	r2, [r3, #0]
	grid_module_pbf4_reva_hardware_start_transfer();
    4b14:	4b10      	ldr	r3, [pc, #64]	; (4b58 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2f8>)
    4b16:	4798      	blx	r3
}
    4b18:	b009      	add	sp, #36	; 0x24
    4b1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4b1e:	bf00      	nop
    4b20:	47ae147b 	.word	0x47ae147b
    4b24:	3ff07ae1 	.word	0x3ff07ae1
    4b28:	20004304 	.word	0x20004304
    4b2c:	20007260 	.word	0x20007260
    4b30:	20007254 	.word	0x20007254
    4b34:	00007249 	.word	0x00007249
    4b38:	20013e90 	.word	0x20013e90
    4b3c:	20000324 	.word	0x20000324
    4b40:	41008000 	.word	0x41008000
    4b44:	20001154 	.word	0x20001154
    4b48:	00007c79 	.word	0x00007c79
    4b4c:	20001328 	.word	0x20001328
    4b50:	00010f54 	.word	0x00010f54
    4b54:	00001989 	.word	0x00001989
    4b58:	00004841 	.word	0x00004841
    4b5c:	0000f135 	.word	0x0000f135
    4b60:	0000f201 	.word	0x0000f201
    4b64:	0000f625 	.word	0x0000f625
    4b68:	200007c0 	.word	0x200007c0
    4b6c:	00001a85 	.word	0x00001a85
			grid_ain_add_sample(adc_index_0, (1<<16)-1-adcresult_0);
    4b70:	b2b9      	uxth	r1, r7
    4b72:	f64f 78ff 	movw	r8, #65535	; 0xffff
    4b76:	eba8 0101 	sub.w	r1, r8, r1
    4b7a:	4630      	mov	r0, r6
    4b7c:	4c16      	ldr	r4, [pc, #88]	; (4bd8 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x378>)
    4b7e:	47a0      	blx	r4
			grid_ain_add_sample(adc_index_1, (1<<16)-1-adcresult_1);
    4b80:	f8bd 101c 	ldrh.w	r1, [sp, #28]
    4b84:	eba8 0101 	sub.w	r1, r8, r1
    4b88:	4628      	mov	r0, r5
    4b8a:	47a0      	blx	r4
    4b8c:	e7a1      	b.n	4ad2 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x272>
			uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    4b8e:	2364      	movs	r3, #100	; 0x64
    4b90:	fb03 aa04 	mla	sl, r3, r4, sl
				uint8_t res_value = grid_ain_get_average(res_index, 7);
    4b94:	2107      	movs	r1, #7
    4b96:	4620      	mov	r0, r4
    4b98:	f8df b044 	ldr.w	fp, [pc, #68]	; 4be0 <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x380>
    4b9c:	47d8      	blx	fp
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = res_index;
    4b9e:	f8ca 400c 	str.w	r4, [sl, #12]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_pbf4_mux_reversed_lookup[res_index];
    4ba2:	ab08      	add	r3, sp, #32
    4ba4:	4423      	add	r3, r4
    4ba6:	f813 3c14 	ldrb.w	r3, [r3, #-20]
    4baa:	f8ca 3010 	str.w	r3, [sl, #16]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    4bae:	2107      	movs	r1, #7
    4bb0:	4620      	mov	r0, r4
    4bb2:	47d8      	blx	fp
    4bb4:	f8ca 0014 	str.w	r0, [sl, #20]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    4bb8:	2107      	movs	r1, #7
    4bba:	4620      	mov	r0, r4
    4bbc:	47d8      	blx	fp
    4bbe:	f8ca 0018 	str.w	r0, [sl, #24]
				template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14L] = 0;
    4bc2:	2300      	movs	r3, #0
    4bc4:	f8ca 301c 	str.w	r3, [sl, #28]
				grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_AVC7);
    4bc8:	7bf1      	ldrb	r1, [r6, #15]
    4bca:	2301      	movs	r3, #1
    4bcc:	4622      	mov	r2, r4
    4bce:	4638      	mov	r0, r7
    4bd0:	4c02      	ldr	r4, [pc, #8]	; (4bdc <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x37c>)
    4bd2:	47a0      	blx	r4
    4bd4:	e799      	b.n	4b0a <grid_module_pbf4_reva_hardware_transfer_complete_cb+0x2aa>
    4bd6:	bf00      	nop
    4bd8:	00001989 	.word	0x00001989
    4bdc:	00007249 	.word	0x00007249
    4be0:	00001a95 	.word	0x00001a95

00004be4 <grid_module_pbf4_reva_hardware_init>:

void grid_module_pbf4_reva_hardware_init(void){
    4be4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    4be6:	4f0b      	ldr	r7, [pc, #44]	; (4c14 <grid_module_pbf4_reva_hardware_init+0x30>)
    4be8:	4c0b      	ldr	r4, [pc, #44]	; (4c18 <grid_module_pbf4_reva_hardware_init+0x34>)
    4bea:	463b      	mov	r3, r7
    4bec:	2200      	movs	r2, #0
    4bee:	4611      	mov	r1, r2
    4bf0:	4620      	mov	r0, r4
    4bf2:	4e0a      	ldr	r6, [pc, #40]	; (4c1c <grid_module_pbf4_reva_hardware_init+0x38>)
    4bf4:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_pbf4_reva_hardware_transfer_complete_cb);
    4bf6:	4d0a      	ldr	r5, [pc, #40]	; (4c20 <grid_module_pbf4_reva_hardware_init+0x3c>)
    4bf8:	463b      	mov	r3, r7
    4bfa:	2200      	movs	r2, #0
    4bfc:	4611      	mov	r1, r2
    4bfe:	4628      	mov	r0, r5
    4c00:	47b0      	blx	r6
	
	adc_async_enable_channel(&ADC_0, 0);
    4c02:	2100      	movs	r1, #0
    4c04:	4620      	mov	r0, r4
    4c06:	4c07      	ldr	r4, [pc, #28]	; (4c24 <grid_module_pbf4_reva_hardware_init+0x40>)
    4c08:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    4c0a:	2100      	movs	r1, #0
    4c0c:	4628      	mov	r0, r5
    4c0e:	47a0      	blx	r4
    4c10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4c12:	bf00      	nop
    4c14:	00004861 	.word	0x00004861
    4c18:	20001154 	.word	0x20001154
    4c1c:	00007bf9 	.word	0x00007bf9
    4c20:	20001328 	.word	0x20001328
    4c24:	00007bb9 	.word	0x00007bb9

00004c28 <grid_module_pbf4_reva_init>:
}




void grid_module_pbf4_reva_init(){
    4c28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    4c2c:	2307      	movs	r3, #7
    4c2e:	220e      	movs	r2, #14
    4c30:	2105      	movs	r1, #5
    4c32:	2010      	movs	r0, #16
    4c34:	4c16      	ldr	r4, [pc, #88]	; (4c90 <grid_module_pbf4_reva_init+0x68>)
    4c36:	47a0      	blx	r4
	grid_led_lowlevel_init(&grid_led_state, 12);	
    4c38:	210c      	movs	r1, #12
    4c3a:	4816      	ldr	r0, [pc, #88]	; (4c94 <grid_module_pbf4_reva_init+0x6c>)
    4c3c:	4b16      	ldr	r3, [pc, #88]	; (4c98 <grid_module_pbf4_reva_init+0x70>)
    4c3e:	4798      	blx	r3
	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    4c40:	2104      	movs	r1, #4
    4c42:	4816      	ldr	r0, [pc, #88]	; (4c9c <grid_module_pbf4_reva_init+0x74>)
    4c44:	4b16      	ldr	r3, [pc, #88]	; (4ca0 <grid_module_pbf4_reva_init+0x78>)
    4c46:	4798      	blx	r3
    4c48:	2500      	movs	r5, #0
    4c4a:	46a9      	mov	r9, r5

	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		grid_ui_bank_init(&grid_ui_state, i, 12);
    4c4c:	4e13      	ldr	r6, [pc, #76]	; (4c9c <grid_module_pbf4_reva_init+0x74>)
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
			
			}
			else{ // BUTTONS -> MIDI Note On/Off
				
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    4c4e:	4f15      	ldr	r7, [pc, #84]	; (4ca4 <grid_module_pbf4_reva_init+0x7c>)
		grid_ui_bank_init(&grid_ui_state, i, 12);
    4c50:	220c      	movs	r2, #12
    4c52:	fa5f f189 	uxtb.w	r1, r9
    4c56:	4630      	mov	r0, r6
    4c58:	4b13      	ldr	r3, [pc, #76]	; (4ca8 <grid_module_pbf4_reva_init+0x80>)
    4c5a:	4798      	blx	r3
    4c5c:	2400      	movs	r4, #0
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    4c5e:	f04f 0802 	mov.w	r8, #2
    4c62:	b2e1      	uxtb	r1, r4
			if (j<8){ // PORENTIOMETERS & FADERS -> MIDI Control Change
    4c64:	2907      	cmp	r1, #7
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    4c66:	6870      	ldr	r0, [r6, #4]
    4c68:	bf94      	ite	ls
    4c6a:	2201      	movls	r2, #1
				grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_BUTTON);
    4c6c:	4642      	movhi	r2, r8
    4c6e:	4428      	add	r0, r5
    4c70:	47b8      	blx	r7
    4c72:	3401      	adds	r4, #1
		for(uint8_t j=0; j<12; j++){
    4c74:	2c0c      	cmp	r4, #12
    4c76:	d1f4      	bne.n	4c62 <grid_module_pbf4_reva_init+0x3a>
    4c78:	f109 0901 	add.w	r9, r9, #1
    4c7c:	3510      	adds	r5, #16
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    4c7e:	f1b9 0f04 	cmp.w	r9, #4
    4c82:	d1e5      	bne.n	4c50 <grid_module_pbf4_reva_init+0x28>
			}
			
		}	
	}
			
	grid_module_pbf4_reva_hardware_init();
    4c84:	4b09      	ldr	r3, [pc, #36]	; (4cac <grid_module_pbf4_reva_init+0x84>)
    4c86:	4798      	blx	r3
	grid_module_pbf4_reva_hardware_start_transfer();
    4c88:	4b09      	ldr	r3, [pc, #36]	; (4cb0 <grid_module_pbf4_reva_init+0x88>)
    4c8a:	4798      	blx	r3
    4c8c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    4c90:	0000193d 	.word	0x0000193d
    4c94:	20013efc 	.word	0x20013efc
    4c98:	00003b1d 	.word	0x00003b1d
    4c9c:	20007254 	.word	0x20007254
    4ca0:	00005e95 	.word	0x00005e95
    4ca4:	0000771d 	.word	0x0000771d
    4ca8:	00005ecd 	.word	0x00005ecd
    4cac:	00004be5 	.word	0x00004be5
    4cb0:	00004841 	.word	0x00004841

00004cb4 <grid_module_po16_revb_hardware_start_transfer>:

volatile uint8_t grid_module_po16_revb_hardware_transfer_complete = 0;
volatile uint8_t grid_module_po16_revb_mux =0;
volatile uint8_t grid_module_po16_revb_mux_lookup[16] = {0, 1, 4, 5, 8, 9, 12, 13, 2, 3, 6, 7, 10, 11, 14, 15};

void grid_module_po16_revb_hardware_start_transfer(void){
    4cb4:	b510      	push	{r4, lr}
	
	adc_async_start_conversion(&ADC_0);
    4cb6:	4803      	ldr	r0, [pc, #12]	; (4cc4 <grid_module_po16_revb_hardware_start_transfer+0x10>)
    4cb8:	4c03      	ldr	r4, [pc, #12]	; (4cc8 <grid_module_po16_revb_hardware_start_transfer+0x14>)
    4cba:	47a0      	blx	r4
	adc_async_start_conversion(&ADC_1);
    4cbc:	4803      	ldr	r0, [pc, #12]	; (4ccc <grid_module_po16_revb_hardware_start_transfer+0x18>)
    4cbe:	47a0      	blx	r4
    4cc0:	bd10      	pop	{r4, pc}
    4cc2:	bf00      	nop
    4cc4:	20001154 	.word	0x20001154
    4cc8:	00007d59 	.word	0x00007d59
    4ccc:	20001328 	.word	0x20001328

00004cd0 <grid_module_po16_revb_hardware_transfer_complete_cb>:
}

static void grid_module_po16_revb_hardware_transfer_complete_cb(void){

	
	if (grid_module_po16_revb_hardware_transfer_complete == 0){
    4cd0:	4b7f      	ldr	r3, [pc, #508]	; (4ed0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    4cd2:	781b      	ldrb	r3, [r3, #0]
    4cd4:	2b00      	cmp	r3, #0
    4cd6:	f000 80c3 	beq.w	4e60 <grid_module_po16_revb_hardware_transfer_complete_cb+0x190>
static void grid_module_po16_revb_hardware_transfer_complete_cb(void){
    4cda:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4cde:	b087      	sub	sp, #28
		grid_module_po16_revb_hardware_transfer_complete++;
		return;
	}
	
	
	if (grid_sys_state.bank_active_changed){
    4ce0:	4b7c      	ldr	r3, [pc, #496]	; (4ed4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    4ce2:	7c5b      	ldrb	r3, [r3, #17]
    4ce4:	b323      	cbz	r3, 4d30 <grid_module_po16_revb_hardware_transfer_complete_cb+0x60>
		grid_sys_state.bank_active_changed = 0;
    4ce6:	4a7b      	ldr	r2, [pc, #492]	; (4ed4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
    4ce8:	2300      	movs	r3, #0
    4cea:	7453      	strb	r3, [r2, #17]

		
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    4cec:	4b7a      	ldr	r3, [pc, #488]	; (4ed8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>)
    4cee:	685b      	ldr	r3, [r3, #4]
    4cf0:	7bd2      	ldrb	r2, [r2, #15]
    4cf2:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    4cf6:	7a5b      	ldrb	r3, [r3, #9]
    4cf8:	b1d3      	cbz	r3, 4d30 <grid_module_po16_revb_hardware_transfer_complete_cb+0x60>
    4cfa:	2400      	movs	r4, #0
			
			// action template bug fix try
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = i;
    4cfc:	4e76      	ldr	r6, [pc, #472]	; (4ed8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>)
    4cfe:	4d75      	ldr	r5, [pc, #468]	; (4ed4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
			
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    4d00:	4f76      	ldr	r7, [pc, #472]	; (4edc <grid_module_po16_revb_hardware_transfer_complete_cb+0x20c>)
			grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[i].template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = i;
    4d02:	6873      	ldr	r3, [r6, #4]
    4d04:	7bea      	ldrb	r2, [r5, #15]
    4d06:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    4d0a:	68da      	ldr	r2, [r3, #12]
    4d0c:	2364      	movs	r3, #100	; 0x64
    4d0e:	fb03 2304 	mla	r3, r3, r4, r2
    4d12:	60dc      	str	r4, [r3, #12]
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, i, GRID_UI_EVENT_INIT);
    4d14:	7be9      	ldrb	r1, [r5, #15]
    4d16:	2300      	movs	r3, #0
    4d18:	4622      	mov	r2, r4
    4d1a:	4630      	mov	r0, r6
    4d1c:	47b8      	blx	r7
		for (uint8_t i=0; i<grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list_length; i++){
    4d1e:	3401      	adds	r4, #1
    4d20:	b2e4      	uxtb	r4, r4
    4d22:	6873      	ldr	r3, [r6, #4]
    4d24:	7bea      	ldrb	r2, [r5, #15]
    4d26:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    4d2a:	7a5b      	ldrb	r3, [r3, #9]
    4d2c:	42a3      	cmp	r3, r4
    4d2e:	d8e8      	bhi.n	4d02 <grid_module_po16_revb_hardware_transfer_complete_cb+0x32>
		
	}	
		
	/* Read conversion results */
	
	uint16_t adcresult_0 = 0;
    4d30:	2300      	movs	r3, #0
    4d32:	f8ad 3016 	strh.w	r3, [sp, #22]
	uint16_t adcresult_1 = 0;
    4d36:	f8ad 3014 	strh.w	r3, [sp, #20]
	
	uint8_t adc_index_0 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+8];
    4d3a:	4b65      	ldr	r3, [pc, #404]	; (4ed0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    4d3c:	785a      	ldrb	r2, [r3, #1]
    4d3e:	3208      	adds	r2, #8
    4d40:	4967      	ldr	r1, [pc, #412]	; (4ee0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x210>)
    4d42:	5c8d      	ldrb	r5, [r1, r2]
    4d44:	b2ed      	uxtb	r5, r5
	uint8_t adc_index_1 = grid_module_po16_revb_mux_lookup[grid_module_po16_revb_mux+0];
    4d46:	785a      	ldrb	r2, [r3, #1]
    4d48:	b2d2      	uxtb	r2, r2
    4d4a:	5c8c      	ldrb	r4, [r1, r2]
    4d4c:	b2e4      	uxtb	r4, r4
	
	/* Update the multiplexer */
	
	grid_module_po16_revb_mux++;
    4d4e:	785a      	ldrb	r2, [r3, #1]
    4d50:	3201      	adds	r2, #1
    4d52:	b2d2      	uxtb	r2, r2
    4d54:	705a      	strb	r2, [r3, #1]
	grid_module_po16_revb_mux%=8;
    4d56:	785a      	ldrb	r2, [r3, #1]
    4d58:	f002 0207 	and.w	r2, r2, #7
    4d5c:	705a      	strb	r2, [r3, #1]
	
	gpio_set_pin_level(MUX_A, grid_module_po16_revb_mux/1%2);
    4d5e:	785b      	ldrb	r3, [r3, #1]
    4d60:	f013 0f01 	tst.w	r3, #1
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    4d64:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    4d68:	4b5e      	ldr	r3, [pc, #376]	; (4ee4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>)
    4d6a:	bf14      	ite	ne
    4d6c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4d70:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_B, grid_module_po16_revb_mux/2%2);
    4d74:	4b56      	ldr	r3, [pc, #344]	; (4ed0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    4d76:	785b      	ldrb	r3, [r3, #1]
    4d78:	f013 0f02 	tst.w	r3, #2
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    4d7c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    4d80:	4b58      	ldr	r3, [pc, #352]	; (4ee4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>)
    4d82:	bf14      	ite	ne
    4d84:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4d88:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	gpio_set_pin_level(MUX_C, grid_module_po16_revb_mux/4%2);
    4d8c:	4b50      	ldr	r3, [pc, #320]	; (4ed0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    4d8e:	785b      	ldrb	r3, [r3, #1]
    4d90:	f013 0f04 	tst.w	r3, #4
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    4d94:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
    4d98:	4b52      	ldr	r3, [pc, #328]	; (4ee4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x214>)
    4d9a:	bf14      	ite	ne
    4d9c:	f8c3 2118 	strne.w	r2, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    4da0:	f8c3 2114 	streq.w	r2, [r3, #276]	; 0x114
	
	adc_async_read_channel(&ADC_0, 0, &adcresult_0, 2);
    4da4:	2302      	movs	r3, #2
    4da6:	f10d 0216 	add.w	r2, sp, #22
    4daa:	2100      	movs	r1, #0
    4dac:	484e      	ldr	r0, [pc, #312]	; (4ee8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x218>)
    4dae:	4e4f      	ldr	r6, [pc, #316]	; (4eec <grid_module_po16_revb_hardware_transfer_complete_cb+0x21c>)
    4db0:	47b0      	blx	r6
	adc_async_read_channel(&ADC_1, 0, &adcresult_1, 2);
    4db2:	2302      	movs	r3, #2
    4db4:	aa05      	add	r2, sp, #20
    4db6:	2100      	movs	r1, #0
    4db8:	484d      	ldr	r0, [pc, #308]	; (4ef0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x220>)
    4dba:	47b0      	blx	r6

	// FAKE CALIBRATION
	uint32_t input_0 = adcresult_0*1.03;	
    4dbc:	f8df 9148 	ldr.w	r9, [pc, #328]	; 4f08 <grid_module_po16_revb_hardware_transfer_complete_cb+0x238>
    4dc0:	f8bd 0016 	ldrh.w	r0, [sp, #22]
    4dc4:	47c8      	blx	r9
    4dc6:	f8df 8144 	ldr.w	r8, [pc, #324]	; 4f0c <grid_module_po16_revb_hardware_transfer_complete_cb+0x23c>
    4dca:	a33f      	add	r3, pc, #252	; (adr r3, 4ec8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f8>)
    4dcc:	e9d3 2300 	ldrd	r2, r3, [r3]
    4dd0:	47c0      	blx	r8
    4dd2:	4f48      	ldr	r7, [pc, #288]	; (4ef4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x224>)
    4dd4:	47b8      	blx	r7
	if (input_0 > (1<<16)-1){
		input_0 = (1<<16)-1;
	}
	adcresult_0 = input_0;
    4dd6:	f64f 76ff 	movw	r6, #65535	; 0xffff
    4dda:	42b0      	cmp	r0, r6
    4ddc:	bf28      	it	cs
    4dde:	4630      	movcs	r0, r6
    4de0:	f8ad 0016 	strh.w	r0, [sp, #22]
	
	uint32_t input_1 = adcresult_1*1.03;	
    4de4:	f8bd 0014 	ldrh.w	r0, [sp, #20]
    4de8:	47c8      	blx	r9
    4dea:	a337      	add	r3, pc, #220	; (adr r3, 4ec8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1f8>)
    4dec:	e9d3 2300 	ldrd	r2, r3, [r3]
    4df0:	47c0      	blx	r8
    4df2:	47b8      	blx	r7
	if (input_1 > (1<<16)-1){
		input_1 = (1<<16)-1;
	}
	adcresult_1 = input_1;
    4df4:	42b0      	cmp	r0, r6
    4df6:	bf28      	it	cs
    4df8:	4630      	movcs	r0, r6
    4dfa:	f8ad 0014 	strh.w	r0, [sp, #20]

	// POT POLARITY IS REVERSED ON PO16_RevC
	if (grid_sys_get_hwcfg() == GRID_MODULE_PO16_RevC){
    4dfe:	4b3e      	ldr	r3, [pc, #248]	; (4ef8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x228>)
    4e00:	4798      	blx	r3
    4e02:	2808      	cmp	r0, #8
    4e04:	d032      	beq.n	4e6c <grid_module_po16_revb_hardware_transfer_complete_cb+0x19c>
		// Reverse the 16bit result
		adcresult_0	= 65535 - adcresult_0;
		adcresult_1 = 65535 - adcresult_1;
	}

	grid_ain_add_sample(adc_index_0, adcresult_0);
    4e06:	f8bd 1016 	ldrh.w	r1, [sp, #22]
    4e0a:	4628      	mov	r0, r5
    4e0c:	4e3b      	ldr	r6, [pc, #236]	; (4efc <grid_module_po16_revb_hardware_transfer_complete_cb+0x22c>)
    4e0e:	47b0      	blx	r6
	grid_ain_add_sample(adc_index_1, adcresult_1);
    4e10:	f8bd 1014 	ldrh.w	r1, [sp, #20]
    4e14:	4620      	mov	r0, r4
    4e16:	47b0      	blx	r6


	uint8_t result_index[2] = {0};
	
	result_index[0] = adc_index_0;
    4e18:	f88d 5010 	strb.w	r5, [sp, #16]
	result_index[1] = adc_index_1;
    4e1c:	f88d 4011 	strb.w	r4, [sp, #17]


	uint8_t grid_module_po16_mux_reversed_lookup[16] =   {12, 13, 14, 15, 8, 9, 10, 11, 4, 5, 6, 7, 0, 1, 2, 3};
    4e20:	4b37      	ldr	r3, [pc, #220]	; (4f00 <grid_module_po16_revb_hardware_transfer_complete_cb+0x230>)
    4e22:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    4e24:	e88d 000f 	stmia.w	sp, {r0, r1, r2, r3}
    4e28:	ad04      	add	r5, sp, #16
    4e2a:	f10d 0912 	add.w	r9, sp, #18
	{
	
		// Helper variable for readability
		uint8_t res_index = result_index[i];

		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    4e2e:	4f2a      	ldr	r7, [pc, #168]	; (4ed8 <grid_module_po16_revb_hardware_transfer_complete_cb+0x208>)
    4e30:	4e28      	ldr	r6, [pc, #160]	; (4ed4 <grid_module_po16_revb_hardware_transfer_complete_cb+0x204>)
	
		if (grid_ain_get_changed(res_index)){
    4e32:	f8df 80dc 	ldr.w	r8, [pc, #220]	; 4f10 <grid_module_po16_revb_hardware_transfer_complete_cb+0x240>
		uint8_t res_index = result_index[i];
    4e36:	f815 4b01 	ldrb.w	r4, [r5], #1
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    4e3a:	687b      	ldr	r3, [r7, #4]
    4e3c:	7bf2      	ldrb	r2, [r6, #15]
    4e3e:	eb03 1302 	add.w	r3, r3, r2, lsl #4
    4e42:	f8d3 a00c 	ldr.w	sl, [r3, #12]
		if (grid_ain_get_changed(res_index)){
    4e46:	4620      	mov	r0, r4
    4e48:	47c0      	blx	r8
    4e4a:	b9d0      	cbnz	r0, 4e82 <grid_module_po16_revb_hardware_transfer_complete_cb+0x1b2>
	for (uint8_t i=0; i<2; i++)
    4e4c:	454d      	cmp	r5, r9
    4e4e:	d1f2      	bne.n	4e36 <grid_module_po16_revb_hardware_transfer_complete_cb+0x166>
		}

	}
	
	
	grid_module_po16_revb_hardware_transfer_complete = 0;
    4e50:	2200      	movs	r2, #0
    4e52:	4b1f      	ldr	r3, [pc, #124]	; (4ed0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    4e54:	701a      	strb	r2, [r3, #0]
	grid_module_po16_revb_hardware_start_transfer();
    4e56:	4b2b      	ldr	r3, [pc, #172]	; (4f04 <grid_module_po16_revb_hardware_transfer_complete_cb+0x234>)
    4e58:	4798      	blx	r3
}
    4e5a:	b007      	add	sp, #28
    4e5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_module_po16_revb_hardware_transfer_complete++;
    4e60:	4a1b      	ldr	r2, [pc, #108]	; (4ed0 <grid_module_po16_revb_hardware_transfer_complete_cb+0x200>)
    4e62:	7813      	ldrb	r3, [r2, #0]
    4e64:	3301      	adds	r3, #1
    4e66:	b2db      	uxtb	r3, r3
    4e68:	7013      	strb	r3, [r2, #0]
    4e6a:	4770      	bx	lr
		adcresult_0	= 65535 - adcresult_0;
    4e6c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
    4e70:	43db      	mvns	r3, r3
    4e72:	f8ad 3016 	strh.w	r3, [sp, #22]
		adcresult_1 = 65535 - adcresult_1;
    4e76:	f8bd 3014 	ldrh.w	r3, [sp, #20]
    4e7a:	43db      	mvns	r3, r3
    4e7c:	f8ad 3014 	strh.w	r3, [sp, #20]
    4e80:	e7c1      	b.n	4e06 <grid_module_po16_revb_hardware_transfer_complete_cb+0x136>
		uint32_t* template_parameter_list = grid_ui_state.bank_list[grid_sys_state.bank_activebank_number].element_list[res_index].template_parameter_list;
    4e82:	2364      	movs	r3, #100	; 0x64
    4e84:	fb03 aa04 	mla	sl, r3, r4, sl
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER] = res_index;
    4e88:	f8ca 400c 	str.w	r4, [sl, #12]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_NUMBER_REVERSED] = grid_module_po16_mux_reversed_lookup[res_index];
    4e8c:	ab06      	add	r3, sp, #24
    4e8e:	4423      	add	r3, r4
    4e90:	f813 3c18 	ldrb.w	r3, [r3, #-24]
    4e94:	f8ca 3010 	str.w	r3, [sl, #16]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS] = grid_ain_get_average(res_index, 7);
    4e98:	2107      	movs	r1, #7
    4e9a:	4620      	mov	r0, r4
    4e9c:	f8df b074 	ldr.w	fp, [pc, #116]	; 4f14 <grid_module_po16_revb_hardware_transfer_complete_cb+0x244>
    4ea0:	47d8      	blx	fp
    4ea2:	f8ca 0014 	str.w	r0, [sl, #20]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14U] = grid_ain_get_average(res_index, 7);
    4ea6:	2107      	movs	r1, #7
    4ea8:	4620      	mov	r0, r4
    4eaa:	47d8      	blx	fp
    4eac:	f8ca 0018 	str.w	r0, [sl, #24]
			template_parameter_list[GRID_TEMPLATE_P_PARAMETER_CONTROLLER_ABS14L] = 0;
    4eb0:	2300      	movs	r3, #0
    4eb2:	f8ca 301c 	str.w	r3, [sl, #28]
			grid_ui_smart_trigger(&grid_ui_state, grid_sys_state.bank_activebank_number, res_index, GRID_UI_EVENT_AVC7);		
    4eb6:	7bf1      	ldrb	r1, [r6, #15]
    4eb8:	2301      	movs	r3, #1
    4eba:	4622      	mov	r2, r4
    4ebc:	4638      	mov	r0, r7
    4ebe:	4c07      	ldr	r4, [pc, #28]	; (4edc <grid_module_po16_revb_hardware_transfer_complete_cb+0x20c>)
    4ec0:	47a0      	blx	r4
    4ec2:	e7c3      	b.n	4e4c <grid_module_po16_revb_hardware_transfer_complete_cb+0x17c>
    4ec4:	f3af 8000 	nop.w
    4ec8:	47ae147b 	.word	0x47ae147b
    4ecc:	3ff07ae1 	.word	0x3ff07ae1
    4ed0:	200007d2 	.word	0x200007d2
    4ed4:	20007260 	.word	0x20007260
    4ed8:	20007254 	.word	0x20007254
    4edc:	00007249 	.word	0x00007249
    4ee0:	20000334 	.word	0x20000334
    4ee4:	41008000 	.word	0x41008000
    4ee8:	20001154 	.word	0x20001154
    4eec:	00007c79 	.word	0x00007c79
    4ef0:	20001328 	.word	0x20001328
    4ef4:	0000f625 	.word	0x0000f625
    4ef8:	00005ced 	.word	0x00005ced
    4efc:	00001989 	.word	0x00001989
    4f00:	00010f64 	.word	0x00010f64
    4f04:	00004cb5 	.word	0x00004cb5
    4f08:	0000f135 	.word	0x0000f135
    4f0c:	0000f201 	.word	0x0000f201
    4f10:	00001a85 	.word	0x00001a85
    4f14:	00001a95 	.word	0x00001a95

00004f18 <grid_module_po16_revb_hardware_init>:

void grid_module_po16_revb_hardware_init(void){
    4f18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	
	adc_async_register_callback(&ADC_0, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    4f1a:	4f0b      	ldr	r7, [pc, #44]	; (4f48 <grid_module_po16_revb_hardware_init+0x30>)
    4f1c:	4c0b      	ldr	r4, [pc, #44]	; (4f4c <grid_module_po16_revb_hardware_init+0x34>)
    4f1e:	463b      	mov	r3, r7
    4f20:	2200      	movs	r2, #0
    4f22:	4611      	mov	r1, r2
    4f24:	4620      	mov	r0, r4
    4f26:	4e0a      	ldr	r6, [pc, #40]	; (4f50 <grid_module_po16_revb_hardware_init+0x38>)
    4f28:	47b0      	blx	r6
	adc_async_register_callback(&ADC_1, 0, ADC_ASYNC_CONVERT_CB, grid_module_po16_revb_hardware_transfer_complete_cb);
    4f2a:	4d0a      	ldr	r5, [pc, #40]	; (4f54 <grid_module_po16_revb_hardware_init+0x3c>)
    4f2c:	463b      	mov	r3, r7
    4f2e:	2200      	movs	r2, #0
    4f30:	4611      	mov	r1, r2
    4f32:	4628      	mov	r0, r5
    4f34:	47b0      	blx	r6
		
	adc_async_enable_channel(&ADC_0, 0);
    4f36:	2100      	movs	r1, #0
    4f38:	4620      	mov	r0, r4
    4f3a:	4c07      	ldr	r4, [pc, #28]	; (4f58 <grid_module_po16_revb_hardware_init+0x40>)
    4f3c:	47a0      	blx	r4
	adc_async_enable_channel(&ADC_1, 0);
    4f3e:	2100      	movs	r1, #0
    4f40:	4628      	mov	r0, r5
    4f42:	47a0      	blx	r4
    4f44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    4f46:	bf00      	nop
    4f48:	00004cd1 	.word	0x00004cd1
    4f4c:	20001154 	.word	0x20001154
    4f50:	00007bf9 	.word	0x00007bf9
    4f54:	20001328 	.word	0x20001328
    4f58:	00007bb9 	.word	0x00007bb9

00004f5c <grid_module_po16_revb_init>:
}




void grid_module_po16_revb_init(){
    4f5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	
	// 16 pot, depth of 5, 14bit internal, 7bit result;
	grid_ain_init(16, 5, 14, 7);
    4f60:	2307      	movs	r3, #7
    4f62:	220e      	movs	r2, #14
    4f64:	2105      	movs	r1, #5
    4f66:	2010      	movs	r0, #16
    4f68:	4c16      	ldr	r4, [pc, #88]	; (4fc4 <grid_module_po16_revb_init+0x68>)
    4f6a:	47a0      	blx	r4
	grid_led_lowlevel_init(&grid_led_state, 16);
    4f6c:	2110      	movs	r1, #16
    4f6e:	4816      	ldr	r0, [pc, #88]	; (4fc8 <grid_module_po16_revb_init+0x6c>)
    4f70:	4b16      	ldr	r3, [pc, #88]	; (4fcc <grid_module_po16_revb_init+0x70>)
    4f72:	4798      	blx	r3

	
	grid_ui_model_init(&grid_ui_state, GRID_SYS_BANK_MAXNUMBER);
    4f74:	2104      	movs	r1, #4
    4f76:	4816      	ldr	r0, [pc, #88]	; (4fd0 <grid_module_po16_revb_init+0x74>)
    4f78:	4b16      	ldr	r3, [pc, #88]	; (4fd4 <grid_module_po16_revb_init+0x78>)
    4f7a:	4798      	blx	r3
    4f7c:	f04f 0900 	mov.w	r9, #0
	
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){	
		
		grid_ui_bank_init(&grid_ui_state, i, 16);
    4f80:	4d13      	ldr	r5, [pc, #76]	; (4fd0 <grid_module_po16_revb_init+0x74>)
    4f82:	f8df a05c 	ldr.w	sl, [pc, #92]	; 4fe0 <grid_module_po16_revb_init+0x84>
		
		for(uint8_t j=0; j<16; j++){
			
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    4f86:	f8df 805c 	ldr.w	r8, [pc, #92]	; 4fe4 <grid_module_po16_revb_init+0x88>
		grid_ui_bank_init(&grid_ui_state, i, 16);
    4f8a:	2210      	movs	r2, #16
    4f8c:	fa5f f189 	uxtb.w	r1, r9
    4f90:	4628      	mov	r0, r5
    4f92:	47d0      	blx	sl
    4f94:	ea4f 1709 	mov.w	r7, r9, lsl #4
    4f98:	2400      	movs	r4, #0
			grid_ui_element_init(&grid_ui_state.bank_list[i], j, GRID_UI_ELEMENT_POTENTIOMETER);
    4f9a:	2601      	movs	r6, #1
    4f9c:	6868      	ldr	r0, [r5, #4]
    4f9e:	4632      	mov	r2, r6
    4fa0:	b2e1      	uxtb	r1, r4
    4fa2:	4438      	add	r0, r7
    4fa4:	47c0      	blx	r8
    4fa6:	3401      	adds	r4, #1
		for(uint8_t j=0; j<16; j++){
    4fa8:	2c10      	cmp	r4, #16
    4faa:	d1f7      	bne.n	4f9c <grid_module_po16_revb_init+0x40>
    4fac:	f109 0901 	add.w	r9, r9, #1
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){	
    4fb0:	f1b9 0f04 	cmp.w	r9, #4
    4fb4:	d1e9      	bne.n	4f8a <grid_module_po16_revb_init+0x2e>

		}
	}
	
	grid_module_po16_revb_hardware_init();
    4fb6:	4b08      	ldr	r3, [pc, #32]	; (4fd8 <grid_module_po16_revb_init+0x7c>)
    4fb8:	4798      	blx	r3
	grid_module_po16_revb_hardware_start_transfer();
    4fba:	4b08      	ldr	r3, [pc, #32]	; (4fdc <grid_module_po16_revb_init+0x80>)
    4fbc:	4798      	blx	r3
    4fbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    4fc2:	bf00      	nop
    4fc4:	0000193d 	.word	0x0000193d
    4fc8:	20013efc 	.word	0x20013efc
    4fcc:	00003b1d 	.word	0x00003b1d
    4fd0:	20007254 	.word	0x20007254
    4fd4:	00005e95 	.word	0x00005e95
    4fd8:	00004f19 	.word	0x00004f19
    4fdc:	00004cb5 	.word	0x00004cb5
    4fe0:	00005ecd 	.word	0x00005ecd
    4fe4:	0000771d 	.word	0x0000771d

00004fe8 <grid_task_enter_task>:
 * Author : SUKU WC
*/

#include "grid_sys.h"

enum grid_task grid_task_enter_task(struct grid_task_model* mod, enum grid_task next_task){
    4fe8:	4603      	mov	r3, r0
	
	
	enum grid_task previous_task = mod->current_task;
    4fea:	7840      	ldrb	r0, [r0, #1]
	mod->current_task = next_task;
    4fec:	7059      	strb	r1, [r3, #1]
	return previous_task;
	
}
    4fee:	4770      	bx	lr

00004ff0 <grid_task_timer_tick>:
	
	mod->current_task = previous_task;
	
}

void grid_task_timer_tick(struct grid_task_model* mod){
    4ff0:	7843      	ldrb	r3, [r0, #1]
    4ff2:	eb00 0083 	add.w	r0, r0, r3, lsl #2
	
	mod->timer[mod->current_task]++;
    4ff6:	6843      	ldr	r3, [r0, #4]
    4ff8:	3301      	adds	r3, #1
    4ffa:	6043      	str	r3, [r0, #4]
    4ffc:	4770      	bx	lr

00004ffe <grid_task_timer_reset>:
	
}

void grid_task_timer_reset(struct grid_task_model* mod){
    4ffe:	1d03      	adds	r3, r0, #4
    5000:	3024      	adds	r0, #36	; 0x24
	
	for (uint8_t i=0; i<GRID_TASK_NUMBER; i++){
		mod->timer[i] = 0;
    5002:	2200      	movs	r2, #0
    5004:	f843 2b04 	str.w	r2, [r3], #4
	for (uint8_t i=0; i<GRID_TASK_NUMBER; i++){
    5008:	4283      	cmp	r3, r0
    500a:	d1fb      	bne.n	5004 <grid_task_timer_reset+0x6>
	}
	
}
    500c:	4770      	bx	lr

0000500e <grid_task_timer_read>:

uint32_t grid_task_timer_read(struct grid_task_model* mod, enum grid_task task){

	return 	mod->timer[task];
    500e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	
}
    5012:	6848      	ldr	r0, [r1, #4]
    5014:	4770      	bx	lr
	...

00005018 <grid_sys_nvm_store_configuration>:




void grid_sys_nvm_store_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    5018:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    501c:	f2ad 4dec 	subw	sp, sp, #1260	; 0x4ec
    5020:	4681      	mov	r9, r0
    5022:	460d      	mov	r5, r1

	struct grid_msg message;
	
	grid_msg_init(&message);
    5024:	a8d3      	add	r0, sp, #844	; 0x34c
    5026:	4b80      	ldr	r3, [pc, #512]	; (5228 <grid_sys_nvm_store_configuration+0x210>)
    5028:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    502a:	2400      	movs	r4, #0
    502c:	9400      	str	r4, [sp, #0]
    502e:	4623      	mov	r3, r4
    5030:	22ff      	movs	r2, #255	; 0xff
    5032:	4611      	mov	r1, r2
    5034:	a8d3      	add	r0, sp, #844	; 0x34c
    5036:	4f7d      	ldr	r7, [pc, #500]	; (522c <grid_sys_nvm_store_configuration+0x214>)
    5038:	47b8      	blx	r7


	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    503a:	f44f 72c8 	mov.w	r2, #400	; 0x190
    503e:	4621      	mov	r1, r4
    5040:	a86f      	add	r0, sp, #444	; 0x1bc
    5042:	4b7b      	ldr	r3, [pc, #492]	; (5230 <grid_sys_nvm_store_configuration+0x218>)
    5044:	4798      	blx	r3
    5046:	f109 0913 	add.w	r9, r9, #19
    504a:	4626      	mov	r6, r4
	for(uint8_t i=0; i<4; i++){
		
		// BANK ENABLED	
		offset = grid_msg_body_get_length(&message);
			
		sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    504c:	9503      	str	r5, [sp, #12]
		offset = grid_msg_body_get_length(&message);
    504e:	a8d3      	add	r0, sp, #844	; 0x34c
    5050:	4b78      	ldr	r3, [pc, #480]	; (5234 <grid_sys_nvm_store_configuration+0x21c>)
    5052:	4798      	blx	r3
    5054:	4604      	mov	r4, r0
		sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    5056:	f04f 0b03 	mov.w	fp, #3
    505a:	f8cd b000 	str.w	fp, [sp]
    505e:	2331      	movs	r3, #49	; 0x31
    5060:	2202      	movs	r2, #2
    5062:	4975      	ldr	r1, [pc, #468]	; (5238 <grid_sys_nvm_store_configuration+0x220>)
    5064:	a86f      	add	r0, sp, #444	; 0x1bc
    5066:	f8df a1f0 	ldr.w	sl, [pc, #496]	; 5258 <grid_sys_nvm_store_configuration+0x240>
    506a:	47d0      	blx	sl
		payload_length = strlen(payload);
    506c:	a86f      	add	r0, sp, #444	; 0x1bc
    506e:	f8df 81ec 	ldr.w	r8, [pc, #492]	; 525c <grid_sys_nvm_store_configuration+0x244>
    5072:	47c0      	blx	r8
			
		grid_msg_body_append_text(&message, payload, payload_length);
    5074:	b2c2      	uxtb	r2, r0
    5076:	a96f      	add	r1, sp, #444	; 0x1bc
    5078:	a8d3      	add	r0, sp, #844	; 0x34c
    507a:	4d70      	ldr	r5, [pc, #448]	; (523c <grid_sys_nvm_store_configuration+0x224>)
    507c:	47a8      	blx	r5
			
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    507e:	270e      	movs	r7, #14
    5080:	9700      	str	r7, [sp, #0]
    5082:	2301      	movs	r3, #1
    5084:	2204      	movs	r2, #4
    5086:	9402      	str	r4, [sp, #8]
    5088:	4621      	mov	r1, r4
    508a:	a8d3      	add	r0, sp, #844	; 0x34c
    508c:	4c6c      	ldr	r4, [pc, #432]	; (5240 <grid_sys_nvm_store_configuration+0x228>)
    508e:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_BANKNUMBER_offset, GRID_CLASS_BANKENABLED_BANKNUMBER_length, i);
    5090:	9600      	str	r6, [sp, #0]
    5092:	2302      	movs	r3, #2
    5094:	2205      	movs	r2, #5
    5096:	9902      	ldr	r1, [sp, #8]
    5098:	a8d3      	add	r0, sp, #844	; 0x34c
    509a:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_ISENABLED_offset, GRID_CLASS_BANKENABLED_ISENABLED_length, sys->bank_enabled[i]);		
    509c:	f819 3b01 	ldrb.w	r3, [r9], #1
    50a0:	9300      	str	r3, [sp, #0]
    50a2:	2302      	movs	r3, #2
    50a4:	2207      	movs	r2, #7
    50a6:	9902      	ldr	r1, [sp, #8]
    50a8:	a8d3      	add	r0, sp, #844	; 0x34c
    50aa:	47a0      	blx	r4
			
		// BANK COLOR	
		offset = grid_msg_body_get_length(&message);
    50ac:	a8d3      	add	r0, sp, #844	; 0x34c
    50ae:	4b61      	ldr	r3, [pc, #388]	; (5234 <grid_sys_nvm_store_configuration+0x21c>)
    50b0:	4798      	blx	r3
    50b2:	9002      	str	r0, [sp, #8]
		
		sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    50b4:	f8cd b000 	str.w	fp, [sp]
    50b8:	2332      	movs	r3, #50	; 0x32
    50ba:	2202      	movs	r2, #2
    50bc:	4961      	ldr	r1, [pc, #388]	; (5244 <grid_sys_nvm_store_configuration+0x22c>)
    50be:	a86f      	add	r0, sp, #444	; 0x1bc
    50c0:	47d0      	blx	sl
		payload_length = strlen(payload);
    50c2:	ab6f      	add	r3, sp, #444	; 0x1bc
    50c4:	4618      	mov	r0, r3
    50c6:	47c0      	blx	r8
		
		grid_msg_body_append_text(&message, payload, payload_length);
    50c8:	b2c2      	uxtb	r2, r0
    50ca:	a96f      	add	r1, sp, #444	; 0x1bc
    50cc:	abd3      	add	r3, sp, #844	; 0x34c
    50ce:	4618      	mov	r0, r3
    50d0:	47a8      	blx	r5

		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    50d2:	9700      	str	r7, [sp, #0]
    50d4:	2301      	movs	r3, #1
    50d6:	2204      	movs	r2, #4
    50d8:	9d02      	ldr	r5, [sp, #8]
    50da:	4629      	mov	r1, r5
    50dc:	a8d3      	add	r0, sp, #844	; 0x34c
    50de:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_NUM_offset, GRID_CLASS_BANKCOLOR_NUM_length, i);
    50e0:	9600      	str	r6, [sp, #0]
    50e2:	2302      	movs	r3, #2
    50e4:	2205      	movs	r2, #5
    50e6:	4629      	mov	r1, r5
    50e8:	a8d3      	add	r0, sp, #844	; 0x34c
    50ea:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_RED_offset, GRID_CLASS_BANKCOLOR_RED_length, sys->bank_color_r[i]);
    50ec:	f899 3003 	ldrb.w	r3, [r9, #3]
    50f0:	9300      	str	r3, [sp, #0]
    50f2:	2302      	movs	r3, #2
    50f4:	2207      	movs	r2, #7
    50f6:	4629      	mov	r1, r5
    50f8:	a8d3      	add	r0, sp, #844	; 0x34c
    50fa:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_GRE_offset, GRID_CLASS_BANKCOLOR_GRE_length, sys->bank_color_g[i]);
    50fc:	f899 3007 	ldrb.w	r3, [r9, #7]
    5100:	9300      	str	r3, [sp, #0]
    5102:	2302      	movs	r3, #2
    5104:	2209      	movs	r2, #9
    5106:	4629      	mov	r1, r5
    5108:	a8d3      	add	r0, sp, #844	; 0x34c
    510a:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_BLU_offset, GRID_CLASS_BANKCOLOR_BLU_length, sys->bank_color_b[i]);
    510c:	f899 300b 	ldrb.w	r3, [r9, #11]
    5110:	9300      	str	r3, [sp, #0]
    5112:	2302      	movs	r3, #2
    5114:	220b      	movs	r2, #11
    5116:	4629      	mov	r1, r5
    5118:	a8d3      	add	r0, sp, #844	; 0x34c
    511a:	47a0      	blx	r4
    511c:	3601      	adds	r6, #1
	for(uint8_t i=0; i<4; i++){
    511e:	2e04      	cmp	r6, #4
    5120:	d195      	bne.n	504e <grid_sys_nvm_store_configuration+0x36>
    5122:	9d03      	ldr	r5, [sp, #12]
		
		
	}
	
	grid_msg_packet_close(&message);
    5124:	a8d3      	add	r0, sp, #844	; 0x34c
    5126:	4b48      	ldr	r3, [pc, #288]	; (5248 <grid_sys_nvm_store_configuration+0x230>)
    5128:	4798      	blx	r3

	grid_nvm_clear_write_buffer(nvm);
    512a:	4628      	mov	r0, r5
    512c:	4b47      	ldr	r3, [pc, #284]	; (524c <grid_sys_nvm_store_configuration+0x234>)
    512e:	4798      	blx	r3
	
	uint8_t acknowledge = 0;
	
	if (grid_msg_packet_get_length(&message)){
    5130:	a8d3      	add	r0, sp, #844	; 0x34c
    5132:	4b47      	ldr	r3, [pc, #284]	; (5250 <grid_sys_nvm_store_configuration+0x238>)
    5134:	4798      	blx	r3
    5136:	2800      	cmp	r0, #0
    5138:	d130      	bne.n	519c <grid_sys_nvm_store_configuration+0x184>

	
	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
	
	grid_msg_init(&response);
    513a:	a808      	add	r0, sp, #32
    513c:	4b3a      	ldr	r3, [pc, #232]	; (5228 <grid_sys_nvm_store_configuration+0x210>)
    513e:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    5140:	2400      	movs	r4, #0
    5142:	9400      	str	r4, [sp, #0]
    5144:	4623      	mov	r3, r4
    5146:	227f      	movs	r2, #127	; 0x7f
    5148:	4611      	mov	r1, r2
    514a:	a808      	add	r0, sp, #32
    514c:	4d37      	ldr	r5, [pc, #220]	; (522c <grid_sys_nvm_store_configuration+0x214>)
    514e:	47a8      	blx	r5

	uint8_t response_payload[10] = {0};
    5150:	9405      	str	r4, [sp, #20]
    5152:	9406      	str	r4, [sp, #24]
    5154:	f8ad 401c 	strh.w	r4, [sp, #28]
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    5158:	2303      	movs	r3, #3
    515a:	9300      	str	r3, [sp, #0]
    515c:	2360      	movs	r3, #96	; 0x60
    515e:	2202      	movs	r2, #2
    5160:	493c      	ldr	r1, [pc, #240]	; (5254 <grid_sys_nvm_store_configuration+0x23c>)
    5162:	a805      	add	r0, sp, #20
    5164:	4d3c      	ldr	r5, [pc, #240]	; (5258 <grid_sys_nvm_store_configuration+0x240>)
    5166:	47a8      	blx	r5

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5168:	a805      	add	r0, sp, #20
    516a:	4b3c      	ldr	r3, [pc, #240]	; (525c <grid_sys_nvm_store_configuration+0x244>)
    516c:	4798      	blx	r3
    516e:	4602      	mov	r2, r0
    5170:	a905      	add	r1, sp, #20
    5172:	a808      	add	r0, sp, #32
    5174:	4b31      	ldr	r3, [pc, #196]	; (523c <grid_sys_nvm_store_configuration+0x224>)
    5176:	4798      	blx	r3
	
	if (acknowledge == 1){
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);	
	}
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);	
    5178:	230b      	movs	r3, #11
    517a:	9300      	str	r3, [sp, #0]
    517c:	2301      	movs	r3, #1
    517e:	2204      	movs	r2, #4
    5180:	4621      	mov	r1, r4
    5182:	a808      	add	r0, sp, #32
    5184:	4c2e      	ldr	r4, [pc, #184]	; (5240 <grid_sys_nvm_store_configuration+0x228>)
    5186:	47a0      	blx	r4
	}

	
	grid_msg_packet_close(&response);
    5188:	a808      	add	r0, sp, #32
    518a:	4b2f      	ldr	r3, [pc, #188]	; (5248 <grid_sys_nvm_store_configuration+0x230>)
    518c:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    518e:	a808      	add	r0, sp, #32
    5190:	4b33      	ldr	r3, [pc, #204]	; (5260 <grid_sys_nvm_store_configuration+0x248>)
    5192:	4798      	blx	r3
		
	
}
    5194:	f20d 4dec 	addw	sp, sp, #1260	; 0x4ec
    5198:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		nvm->write_buffer_length = grid_msg_packet_get_length(&message);
    519c:	a8d3      	add	r0, sp, #844	; 0x34c
    519e:	4b2c      	ldr	r3, [pc, #176]	; (5250 <grid_sys_nvm_store_configuration+0x238>)
    51a0:	4798      	blx	r3
    51a2:	4603      	mov	r3, r0
    51a4:	f8c5 0418 	str.w	r0, [r5, #1048]	; 0x418
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
    51a8:	b168      	cbz	r0, 51c6 <grid_sys_nvm_store_configuration+0x1ae>
    51aa:	f205 2617 	addw	r6, r5, #535	; 0x217
    51ae:	2400      	movs	r4, #0
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    51b0:	4f2c      	ldr	r7, [pc, #176]	; (5264 <grid_sys_nvm_store_configuration+0x24c>)
    51b2:	4621      	mov	r1, r4
    51b4:	a8d3      	add	r0, sp, #844	; 0x34c
    51b6:	47b8      	blx	r7
    51b8:	f806 0f01 	strb.w	r0, [r6, #1]!
		for(uint32_t i = 0; i<nvm->write_buffer_length; i++){
    51bc:	3401      	adds	r4, #1
    51be:	f8d5 3418 	ldr.w	r3, [r5, #1048]	; 0x418
    51c2:	42a3      	cmp	r3, r4
    51c4:	d8f5      	bhi.n	51b2 <grid_sys_nvm_store_configuration+0x19a>
		nvm->write_target_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    51c6:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
    51ca:	f8c5 1420 	str.w	r1, [r5, #1056]	; 0x420
		flash_write(nvm->flash, nvm->write_target_address, nvm->write_buffer, nvm->write_buffer_length);
    51ce:	f505 7206 	add.w	r2, r5, #536	; 0x218
    51d2:	6828      	ldr	r0, [r5, #0]
    51d4:	4c24      	ldr	r4, [pc, #144]	; (5268 <grid_sys_nvm_store_configuration+0x250>)
    51d6:	47a0      	blx	r4
	grid_msg_init(&response);
    51d8:	a808      	add	r0, sp, #32
    51da:	4b13      	ldr	r3, [pc, #76]	; (5228 <grid_sys_nvm_store_configuration+0x210>)
    51dc:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    51de:	2400      	movs	r4, #0
    51e0:	9400      	str	r4, [sp, #0]
    51e2:	4623      	mov	r3, r4
    51e4:	227f      	movs	r2, #127	; 0x7f
    51e6:	4611      	mov	r1, r2
    51e8:	a808      	add	r0, sp, #32
    51ea:	4d10      	ldr	r5, [pc, #64]	; (522c <grid_sys_nvm_store_configuration+0x214>)
    51ec:	47a8      	blx	r5
	uint8_t response_payload[10] = {0};
    51ee:	9405      	str	r4, [sp, #20]
    51f0:	9406      	str	r4, [sp, #24]
    51f2:	f8ad 401c 	strh.w	r4, [sp, #28]
	sprintf(response_payload, GRID_CLASS_GLOBALSTORE_frame);	
    51f6:	2303      	movs	r3, #3
    51f8:	9300      	str	r3, [sp, #0]
    51fa:	2360      	movs	r3, #96	; 0x60
    51fc:	2202      	movs	r2, #2
    51fe:	4915      	ldr	r1, [pc, #84]	; (5254 <grid_sys_nvm_store_configuration+0x23c>)
    5200:	a805      	add	r0, sp, #20
    5202:	4d15      	ldr	r5, [pc, #84]	; (5258 <grid_sys_nvm_store_configuration+0x240>)
    5204:	47a8      	blx	r5
	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5206:	a805      	add	r0, sp, #20
    5208:	4b14      	ldr	r3, [pc, #80]	; (525c <grid_sys_nvm_store_configuration+0x244>)
    520a:	4798      	blx	r3
    520c:	4602      	mov	r2, r0
    520e:	a905      	add	r1, sp, #20
    5210:	a808      	add	r0, sp, #32
    5212:	4b0a      	ldr	r3, [pc, #40]	; (523c <grid_sys_nvm_store_configuration+0x224>)
    5214:	4798      	blx	r3
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);	
    5216:	230a      	movs	r3, #10
    5218:	9300      	str	r3, [sp, #0]
    521a:	2301      	movs	r3, #1
    521c:	2204      	movs	r2, #4
    521e:	4621      	mov	r1, r4
    5220:	a808      	add	r0, sp, #32
    5222:	4c07      	ldr	r4, [pc, #28]	; (5240 <grid_sys_nvm_store_configuration+0x228>)
    5224:	47a0      	blx	r4
    5226:	e7af      	b.n	5188 <grid_sys_nvm_store_configuration+0x170>
    5228:	00001369 	.word	0x00001369
    522c:	000013b1 	.word	0x000013b1
    5230:	0000f6d3 	.word	0x0000f6d3
    5234:	000012b3 	.word	0x000012b3
    5238:	00010f74 	.word	0x00010f74
    523c:	000012b9 	.word	0x000012b9
    5240:	00001351 	.word	0x00001351
    5244:	00010e10 	.word	0x00010e10
    5248:	000014b1 	.word	0x000014b1
    524c:	00001875 	.word	0x00001875
    5250:	000012a1 	.word	0x000012a1
    5254:	00010cd8 	.word	0x00010cd8
    5258:	0000fb29 	.word	0x0000fb29
    525c:	0000fb71 	.word	0x0000fb71
    5260:	00001595 	.word	0x00001595
    5264:	00001473 	.word	0x00001473
    5268:	00007f65 	.word	0x00007f65

0000526c <grid_sys_recall_configuration>:


void grid_sys_recall_configuration(struct grid_sys_model* sys, uint8_t bank){
    526c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5270:	f5ad 7d51 	sub.w	sp, sp, #836	; 0x344
    5274:	4605      	mov	r5, r0
    5276:	468a      	mov	sl, r1

	struct grid_msg message;
	
	grid_msg_init(&message);
    5278:	a869      	add	r0, sp, #420	; 0x1a4
    527a:	4b46      	ldr	r3, [pc, #280]	; (5394 <grid_sys_recall_configuration+0x128>)
    527c:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    527e:	2400      	movs	r4, #0
    5280:	9400      	str	r4, [sp, #0]
    5282:	4623      	mov	r3, r4
    5284:	227f      	movs	r2, #127	; 0x7f
    5286:	4611      	mov	r1, r2
    5288:	a869      	add	r0, sp, #420	; 0x1a4
    528a:	4e43      	ldr	r6, [pc, #268]	; (5398 <grid_sys_recall_configuration+0x12c>)
    528c:	47b0      	blx	r6


	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    528e:	f44f 72c8 	mov.w	r2, #400	; 0x190
    5292:	4621      	mov	r1, r4
    5294:	a805      	add	r0, sp, #20
    5296:	4b41      	ldr	r3, [pc, #260]	; (539c <grid_sys_recall_configuration+0x130>)
    5298:	4798      	blx	r3
    529a:	3513      	adds	r5, #19
    529c:	e069      	b.n	5372 <grid_sys_recall_configuration+0x106>
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
		
		if (bank > GRID_SYS_BANK_MAXNUMBER || bank == i){
			
			// BANK ENABLED
			offset = grid_msg_body_get_length(&message);
    529e:	a869      	add	r0, sp, #420	; 0x1a4
    52a0:	4b3f      	ldr	r3, [pc, #252]	; (53a0 <grid_sys_recall_configuration+0x134>)
    52a2:	4798      	blx	r3
    52a4:	4607      	mov	r7, r0
		
			sprintf(payload, GRID_CLASS_BANKENABLED_frame);
    52a6:	f04f 0b03 	mov.w	fp, #3
    52aa:	f8cd b000 	str.w	fp, [sp]
    52ae:	2331      	movs	r3, #49	; 0x31
    52b0:	2202      	movs	r2, #2
    52b2:	493c      	ldr	r1, [pc, #240]	; (53a4 <grid_sys_recall_configuration+0x138>)
    52b4:	a805      	add	r0, sp, #20
    52b6:	4e3c      	ldr	r6, [pc, #240]	; (53a8 <grid_sys_recall_configuration+0x13c>)
    52b8:	47b0      	blx	r6
			payload_length = strlen(payload);
    52ba:	a805      	add	r0, sp, #20
    52bc:	f8df 9100 	ldr.w	r9, [pc, #256]	; 53c0 <grid_sys_recall_configuration+0x154>
    52c0:	47c8      	blx	r9
		
			grid_msg_body_append_text(&message, payload, payload_length);
    52c2:	b2c2      	uxtb	r2, r0
    52c4:	a905      	add	r1, sp, #20
    52c6:	a869      	add	r0, sp, #420	; 0x1a4
    52c8:	4b38      	ldr	r3, [pc, #224]	; (53ac <grid_sys_recall_configuration+0x140>)
    52ca:	4798      	blx	r3
		
			grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    52cc:	f04f 080d 	mov.w	r8, #13
    52d0:	f8cd 8000 	str.w	r8, [sp]
    52d4:	2301      	movs	r3, #1
    52d6:	2204      	movs	r2, #4
    52d8:	4639      	mov	r1, r7
    52da:	a869      	add	r0, sp, #420	; 0x1a4
    52dc:	4e34      	ldr	r6, [pc, #208]	; (53b0 <grid_sys_recall_configuration+0x144>)
    52de:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_BANKNUMBER_offset, GRID_CLASS_BANKENABLED_BANKNUMBER_length, i);
    52e0:	9400      	str	r4, [sp, #0]
    52e2:	2302      	movs	r3, #2
    52e4:	2205      	movs	r2, #5
    52e6:	4639      	mov	r1, r7
    52e8:	a869      	add	r0, sp, #420	; 0x1a4
    52ea:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKENABLED_ISENABLED_offset, GRID_CLASS_BANKENABLED_ISENABLED_length, sys->bank_enabled[i]);
    52ec:	782b      	ldrb	r3, [r5, #0]
    52ee:	9300      	str	r3, [sp, #0]
    52f0:	2302      	movs	r3, #2
    52f2:	2207      	movs	r2, #7
    52f4:	4639      	mov	r1, r7
    52f6:	a869      	add	r0, sp, #420	; 0x1a4
    52f8:	47b0      	blx	r6
		
			// BANK COLOR
			offset = grid_msg_body_get_length(&message);
    52fa:	a869      	add	r0, sp, #420	; 0x1a4
    52fc:	4b28      	ldr	r3, [pc, #160]	; (53a0 <grid_sys_recall_configuration+0x134>)
    52fe:	4798      	blx	r3
    5300:	9003      	str	r0, [sp, #12]
		
			sprintf(payload, GRID_CLASS_BANKCOLOR_frame);
    5302:	f8cd b000 	str.w	fp, [sp]
    5306:	2332      	movs	r3, #50	; 0x32
    5308:	2202      	movs	r2, #2
    530a:	492a      	ldr	r1, [pc, #168]	; (53b4 <grid_sys_recall_configuration+0x148>)
    530c:	a805      	add	r0, sp, #20
    530e:	4f26      	ldr	r7, [pc, #152]	; (53a8 <grid_sys_recall_configuration+0x13c>)
    5310:	47b8      	blx	r7
			payload_length = strlen(payload);
    5312:	ab05      	add	r3, sp, #20
    5314:	4618      	mov	r0, r3
    5316:	47c8      	blx	r9
		
			grid_msg_body_append_text(&message, payload, payload_length);
    5318:	b2c2      	uxtb	r2, r0
    531a:	a905      	add	r1, sp, #20
    531c:	ab69      	add	r3, sp, #420	; 0x1a4
    531e:	4618      	mov	r0, r3
    5320:	4b22      	ldr	r3, [pc, #136]	; (53ac <grid_sys_recall_configuration+0x140>)
    5322:	4798      	blx	r3

			grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    5324:	f8cd 8000 	str.w	r8, [sp]
    5328:	2301      	movs	r3, #1
    532a:	2204      	movs	r2, #4
    532c:	9f03      	ldr	r7, [sp, #12]
    532e:	4639      	mov	r1, r7
    5330:	a869      	add	r0, sp, #420	; 0x1a4
    5332:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_NUM_offset, GRID_CLASS_BANKCOLOR_NUM_length, i);
    5334:	9400      	str	r4, [sp, #0]
    5336:	2302      	movs	r3, #2
    5338:	2205      	movs	r2, #5
    533a:	4639      	mov	r1, r7
    533c:	a869      	add	r0, sp, #420	; 0x1a4
    533e:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_RED_offset, GRID_CLASS_BANKCOLOR_RED_length, sys->bank_color_r[i]);
    5340:	792b      	ldrb	r3, [r5, #4]
    5342:	9300      	str	r3, [sp, #0]
    5344:	2302      	movs	r3, #2
    5346:	2207      	movs	r2, #7
    5348:	4639      	mov	r1, r7
    534a:	a869      	add	r0, sp, #420	; 0x1a4
    534c:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_GRE_offset, GRID_CLASS_BANKCOLOR_GRE_length, sys->bank_color_g[i]);
    534e:	7a2b      	ldrb	r3, [r5, #8]
    5350:	9300      	str	r3, [sp, #0]
    5352:	2302      	movs	r3, #2
    5354:	2209      	movs	r2, #9
    5356:	4639      	mov	r1, r7
    5358:	a869      	add	r0, sp, #420	; 0x1a4
    535a:	47b0      	blx	r6
			grid_msg_text_set_parameter(&message, offset, GRID_CLASS_BANKCOLOR_BLU_offset, GRID_CLASS_BANKCOLOR_BLU_length, sys->bank_color_b[i]);
    535c:	7b2b      	ldrb	r3, [r5, #12]
    535e:	9300      	str	r3, [sp, #0]
    5360:	2302      	movs	r3, #2
    5362:	220b      	movs	r2, #11
    5364:	4639      	mov	r1, r7
    5366:	a869      	add	r0, sp, #420	; 0x1a4
    5368:	47b0      	blx	r6
    536a:	3401      	adds	r4, #1
    536c:	3501      	adds	r5, #1
	for(uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    536e:	2c04      	cmp	r4, #4
    5370:	d006      	beq.n	5380 <grid_sys_recall_configuration+0x114>
		if (bank > GRID_SYS_BANK_MAXNUMBER || bank == i){
    5372:	f1ba 0f04 	cmp.w	sl, #4
    5376:	d892      	bhi.n	529e <grid_sys_recall_configuration+0x32>
    5378:	b2e3      	uxtb	r3, r4
    537a:	459a      	cmp	sl, r3
    537c:	d1f5      	bne.n	536a <grid_sys_recall_configuration+0xfe>
    537e:	e78e      	b.n	529e <grid_sys_recall_configuration+0x32>
		}

		
	}
	
	grid_msg_packet_close(&message);
    5380:	a869      	add	r0, sp, #420	; 0x1a4
    5382:	4b0d      	ldr	r3, [pc, #52]	; (53b8 <grid_sys_recall_configuration+0x14c>)
    5384:	4798      	blx	r3

	grid_msg_packet_send_everywhere(&message);
    5386:	a869      	add	r0, sp, #420	; 0x1a4
    5388:	4b0c      	ldr	r3, [pc, #48]	; (53bc <grid_sys_recall_configuration+0x150>)
    538a:	4798      	blx	r3
// 	
// 	grid_msg_packet_close(&response);
// 	grid_msg_packet_send_everywhere(&response);
	
	
}
    538c:	f50d 7d51 	add.w	sp, sp, #836	; 0x344
    5390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    5394:	00001369 	.word	0x00001369
    5398:	000013b1 	.word	0x000013b1
    539c:	0000f6d3 	.word	0x0000f6d3
    53a0:	000012b3 	.word	0x000012b3
    53a4:	00010f74 	.word	0x00010f74
    53a8:	0000fb29 	.word	0x0000fb29
    53ac:	000012b9 	.word	0x000012b9
    53b0:	00001351 	.word	0x00001351
    53b4:	00010e10 	.word	0x00010e10
    53b8:	000014b1 	.word	0x000014b1
    53bc:	00001595 	.word	0x00001595
    53c0:	0000fb71 	.word	0x0000fb71

000053c4 <grid_sys_nvm_load_configuration>:


void grid_sys_nvm_load_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    53c4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    53c8:	f5ad 7d6d 	sub.w	sp, sp, #948	; 0x3b4
    53cc:	460c      	mov	r4, r1
	
	uint8_t temp[GRID_NVM_PAGE_SIZE] = {0};
    53ce:	f44f 7500 	mov.w	r5, #512	; 0x200
    53d2:	462a      	mov	r2, r5
    53d4:	2100      	movs	r1, #0
    53d6:	a86c      	add	r0, sp, #432	; 0x1b0
    53d8:	4b36      	ldr	r3, [pc, #216]	; (54b4 <grid_sys_nvm_load_configuration+0xf0>)
    53da:	4798      	blx	r3
	uint16_t length = 0;
	nvm->read_source_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    53dc:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
    53e0:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
	
	flash_read(nvm->flash, nvm->read_source_address, temp, GRID_NVM_PAGE_SIZE);
    53e4:	462b      	mov	r3, r5
    53e6:	aa6c      	add	r2, sp, #432	; 0x1b0
    53e8:	6820      	ldr	r0, [r4, #0]
    53ea:	4c33      	ldr	r4, [pc, #204]	; (54b8 <grid_sys_nvm_load_configuration+0xf4>)
    53ec:	47a0      	blx	r4
    53ee:	2300      	movs	r3, #0
	//...Check if valid
	length = GRID_NVM_PAGE_SIZE;
		
	uint8_t copydone = 0;
		
	uint8_t acknowledge = 0;	
    53f0:	4698      	mov	r8, r3
	uint8_t copydone = 0;
    53f2:	4618      	mov	r0, r3
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){		
	
		
		if (copydone == 0){
				
			if (temp[i] == '\n'){ // END OF PACKET, copy newline character
    53f4:	ad6c      	add	r5, sp, #432	; 0x1b0
				copydone = 1;
				acknowledge = 1;
				
			}
			else if (temp[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
				copydone = 1;
    53f6:	f04f 0e01 	mov.w	lr, #1
			}
			else{ // NORMAL CHARACTER, can be copied
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    53fa:	4c30      	ldr	r4, [pc, #192]	; (54bc <grid_sys_nvm_load_configuration+0xf8>)
    53fc:	f241 37b4 	movw	r7, #5044	; 0x13b4
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    5400:	f04f 090a 	mov.w	r9, #10
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    5404:	461e      	mov	r6, r3
				copydone = 1;
    5406:	46f4      	mov	ip, lr
    5408:	e00b      	b.n	5422 <grid_sys_nvm_load_configuration+0x5e>
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    540a:	18e2      	adds	r2, r4, r3
    540c:	f802 9007 	strb.w	r9, [r2, r7]
    5410:	1c5a      	adds	r2, r3, #1
				GRID_PORT_U.rx_double_buffer_status = i+1;
    5412:	6222      	str	r2, [r4, #32]
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    5414:	62a6      	str	r6, [r4, #40]	; 0x28
				acknowledge = 1;
    5416:	46f0      	mov	r8, lr
				copydone = 1;
    5418:	4660      	mov	r0, ip
    541a:	3301      	adds	r3, #1
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){		
    541c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    5420:	d00b      	beq.n	543a <grid_sys_nvm_load_configuration+0x76>
		if (copydone == 0){
    5422:	2800      	cmp	r0, #0
    5424:	d1f9      	bne.n	541a <grid_sys_nvm_load_configuration+0x56>
			if (temp[i] == '\n'){ // END OF PACKET, copy newline character
    5426:	4619      	mov	r1, r3
    5428:	5d5a      	ldrb	r2, [r3, r5]
    542a:	2a0a      	cmp	r2, #10
    542c:	d0ed      	beq.n	540a <grid_sys_nvm_load_configuration+0x46>
			else if (temp[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
    542e:	2aff      	cmp	r2, #255	; 0xff
				GRID_PORT_U.rx_double_buffer[i] = temp[i];
    5430:	bf1a      	itte	ne
    5432:	1909      	addne	r1, r1, r4
    5434:	55ca      	strbne	r2, [r1, r7]
				copydone = 1;
    5436:	4670      	moveq	r0, lr
    5438:	e7ef      	b.n	541a <grid_sys_nvm_load_configuration+0x56>
	
	
	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
	
	grid_msg_init(&response);
    543a:	a805      	add	r0, sp, #20
    543c:	4b20      	ldr	r3, [pc, #128]	; (54c0 <grid_sys_nvm_load_configuration+0xfc>)
    543e:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    5440:	2400      	movs	r4, #0
    5442:	9400      	str	r4, [sp, #0]
    5444:	4623      	mov	r3, r4
    5446:	227f      	movs	r2, #127	; 0x7f
    5448:	4611      	mov	r1, r2
    544a:	a805      	add	r0, sp, #20
    544c:	4d1d      	ldr	r5, [pc, #116]	; (54c4 <grid_sys_nvm_load_configuration+0x100>)
    544e:	47a8      	blx	r5

	uint8_t response_payload[10] = {0};
    5450:	9402      	str	r4, [sp, #8]
    5452:	9403      	str	r4, [sp, #12]
    5454:	f8ad 4010 	strh.w	r4, [sp, #16]
	sprintf(response_payload, GRID_CLASS_GLOBALLOAD_frame);
    5458:	2303      	movs	r3, #3
    545a:	9300      	str	r3, [sp, #0]
    545c:	2361      	movs	r3, #97	; 0x61
    545e:	2202      	movs	r2, #2
    5460:	4919      	ldr	r1, [pc, #100]	; (54c8 <grid_sys_nvm_load_configuration+0x104>)
    5462:	a802      	add	r0, sp, #8
    5464:	4c19      	ldr	r4, [pc, #100]	; (54cc <grid_sys_nvm_load_configuration+0x108>)
    5466:	47a0      	blx	r4

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5468:	a802      	add	r0, sp, #8
    546a:	4b19      	ldr	r3, [pc, #100]	; (54d0 <grid_sys_nvm_load_configuration+0x10c>)
    546c:	4798      	blx	r3
    546e:	4602      	mov	r2, r0
    5470:	a902      	add	r1, sp, #8
    5472:	a805      	add	r0, sp, #20
    5474:	4b17      	ldr	r3, [pc, #92]	; (54d4 <grid_sys_nvm_load_configuration+0x110>)
    5476:	4798      	blx	r3
	
	if (acknowledge == 1){
    5478:	f1b8 0f00 	cmp.w	r8, #0
    547c:	d111      	bne.n	54a2 <grid_sys_nvm_load_configuration+0xde>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
	}
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    547e:	230b      	movs	r3, #11
    5480:	9300      	str	r3, [sp, #0]
    5482:	2301      	movs	r3, #1
    5484:	2204      	movs	r2, #4
    5486:	2100      	movs	r1, #0
    5488:	a805      	add	r0, sp, #20
    548a:	4c13      	ldr	r4, [pc, #76]	; (54d8 <grid_sys_nvm_load_configuration+0x114>)
    548c:	47a0      	blx	r4
	}

	
	grid_msg_packet_close(&response);
    548e:	a805      	add	r0, sp, #20
    5490:	4b12      	ldr	r3, [pc, #72]	; (54dc <grid_sys_nvm_load_configuration+0x118>)
    5492:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    5494:	a805      	add	r0, sp, #20
    5496:	4b12      	ldr	r3, [pc, #72]	; (54e0 <grid_sys_nvm_load_configuration+0x11c>)
    5498:	4798      	blx	r3
	
}
    549a:	f50d 7d6d 	add.w	sp, sp, #948	; 0x3b4
    549e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    54a2:	230a      	movs	r3, #10
    54a4:	9300      	str	r3, [sp, #0]
    54a6:	2301      	movs	r3, #1
    54a8:	2204      	movs	r2, #4
    54aa:	2100      	movs	r1, #0
    54ac:	a805      	add	r0, sp, #20
    54ae:	4c0a      	ldr	r4, [pc, #40]	; (54d8 <grid_sys_nvm_load_configuration+0x114>)
    54b0:	47a0      	blx	r4
    54b2:	e7ec      	b.n	548e <grid_sys_nvm_load_configuration+0xca>
    54b4:	0000f6d3 	.word	0x0000f6d3
    54b8:	00007ec1 	.word	0x00007ec1
    54bc:	20004308 	.word	0x20004308
    54c0:	00001369 	.word	0x00001369
    54c4:	000013b1 	.word	0x000013b1
    54c8:	00010cd8 	.word	0x00010cd8
    54cc:	0000fb29 	.word	0x0000fb29
    54d0:	0000fb71 	.word	0x0000fb71
    54d4:	000012b9 	.word	0x000012b9
    54d8:	00001351 	.word	0x00001351
    54dc:	000014b1 	.word	0x000014b1
    54e0:	00001595 	.word	0x00001595

000054e4 <grid_sys_nvm_clear_configuration>:

void grid_sys_nvm_clear_configuration(struct grid_sys_model* sys, struct grid_nvm_model* nvm){
    54e4:	b530      	push	{r4, r5, lr}
    54e6:	b0ed      	sub	sp, #436	; 0x1b4
    54e8:	460b      	mov	r3, r1
	
	uint8_t temp[GRID_NVM_PAGE_SIZE] = {0};
	uint16_t length = 0;
	nvm->read_source_address = GRID_NVM_GLOBAL_BASE_ADDRESS;
    54ea:	f44f 21fe 	mov.w	r1, #520192	; 0x7f000
    54ee:	f8c3 1214 	str.w	r1, [r3, #532]	; 0x214
	
	flash_erase(nvm->flash, GRID_NVM_GLOBAL_BASE_ADDRESS, 1);
    54f2:	2201      	movs	r2, #1
    54f4:	6818      	ldr	r0, [r3, #0]
    54f6:	4b18      	ldr	r3, [pc, #96]	; (5558 <grid_sys_nvm_clear_configuration+0x74>)
    54f8:	4798      	blx	r3
	uint8_t acknowledge = 1;

	// Generate ACKNOWLEDGE RESPONSE
	struct grid_msg response;
		
	grid_msg_init(&response);
    54fa:	a805      	add	r0, sp, #20
    54fc:	4b17      	ldr	r3, [pc, #92]	; (555c <grid_sys_nvm_clear_configuration+0x78>)
    54fe:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    5500:	2400      	movs	r4, #0
    5502:	9400      	str	r4, [sp, #0]
    5504:	4623      	mov	r3, r4
    5506:	227f      	movs	r2, #127	; 0x7f
    5508:	4611      	mov	r1, r2
    550a:	a805      	add	r0, sp, #20
    550c:	4d14      	ldr	r5, [pc, #80]	; (5560 <grid_sys_nvm_clear_configuration+0x7c>)
    550e:	47a8      	blx	r5

	uint8_t response_payload[10] = {0};
    5510:	9402      	str	r4, [sp, #8]
    5512:	9403      	str	r4, [sp, #12]
    5514:	f8ad 4010 	strh.w	r4, [sp, #16]
	sprintf(response_payload, GRID_CLASS_GLOBALCLEAR_frame);
    5518:	2303      	movs	r3, #3
    551a:	9300      	str	r3, [sp, #0]
    551c:	2362      	movs	r3, #98	; 0x62
    551e:	2202      	movs	r2, #2
    5520:	4910      	ldr	r1, [pc, #64]	; (5564 <grid_sys_nvm_clear_configuration+0x80>)
    5522:	a802      	add	r0, sp, #8
    5524:	4d10      	ldr	r5, [pc, #64]	; (5568 <grid_sys_nvm_clear_configuration+0x84>)
    5526:	47a8      	blx	r5

	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    5528:	a802      	add	r0, sp, #8
    552a:	4b10      	ldr	r3, [pc, #64]	; (556c <grid_sys_nvm_clear_configuration+0x88>)
    552c:	4798      	blx	r3
    552e:	4602      	mov	r2, r0
    5530:	a902      	add	r1, sp, #8
    5532:	a805      	add	r0, sp, #20
    5534:	4b0e      	ldr	r3, [pc, #56]	; (5570 <grid_sys_nvm_clear_configuration+0x8c>)
    5536:	4798      	blx	r3
		
	if (acknowledge == 1){
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    5538:	230a      	movs	r3, #10
    553a:	9300      	str	r3, [sp, #0]
    553c:	2301      	movs	r3, #1
    553e:	2204      	movs	r2, #4
    5540:	4621      	mov	r1, r4
    5542:	a805      	add	r0, sp, #20
    5544:	4c0b      	ldr	r4, [pc, #44]	; (5574 <grid_sys_nvm_clear_configuration+0x90>)
    5546:	47a0      	blx	r4
	else{
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
	}

		
	grid_msg_packet_close(&response);
    5548:	a805      	add	r0, sp, #20
    554a:	4b0b      	ldr	r3, [pc, #44]	; (5578 <grid_sys_nvm_clear_configuration+0x94>)
    554c:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    554e:	a805      	add	r0, sp, #20
    5550:	4b0a      	ldr	r3, [pc, #40]	; (557c <grid_sys_nvm_clear_configuration+0x98>)
    5552:	4798      	blx	r3
	
	
}
    5554:	b06d      	add	sp, #436	; 0x1b4
    5556:	bd30      	pop	{r4, r5, pc}
    5558:	0000801d 	.word	0x0000801d
    555c:	00001369 	.word	0x00001369
    5560:	000013b1 	.word	0x000013b1
    5564:	00010cd8 	.word	0x00010cd8
    5568:	0000fb29 	.word	0x0000fb29
    556c:	0000fb71 	.word	0x0000fb71
    5570:	000012b9 	.word	0x000012b9
    5574:	00001351 	.word	0x00001351
    5578:	000014b1 	.word	0x000014b1
    557c:	00001595 	.word	0x00001595

00005580 <grid_debug_print_text>:



void grid_debug_print_text(uint8_t* debug_string){
    5580:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5584:	f5ad 7d4e 	sub.w	sp, sp, #824	; 0x338
    5588:	4604      	mov	r4, r0
	
	uint32_t debug_string_length = strlen(debug_string);
    558a:	f8df 80d8 	ldr.w	r8, [pc, #216]	; 5664 <grid_debug_print_text+0xe4>
    558e:	47c0      	blx	r8
    5590:	4606      	mov	r6, r0
	
	struct grid_msg message;
	
	grid_msg_init(&message);
    5592:	a867      	add	r0, sp, #412	; 0x19c
    5594:	4b2d      	ldr	r3, [pc, #180]	; (564c <grid_debug_print_text+0xcc>)
    5596:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    5598:	2500      	movs	r5, #0
    559a:	9500      	str	r5, [sp, #0]
    559c:	462b      	mov	r3, r5
    559e:	227f      	movs	r2, #127	; 0x7f
    55a0:	4611      	mov	r1, r2
    55a2:	a867      	add	r0, sp, #412	; 0x19c
    55a4:	4f2a      	ldr	r7, [pc, #168]	; (5650 <grid_debug_print_text+0xd0>)
    55a6:	47b8      	blx	r7
	
	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    55a8:	af03      	add	r7, sp, #12
    55aa:	f44f 72c8 	mov.w	r2, #400	; 0x190
    55ae:	4629      	mov	r1, r5
    55b0:	4638      	mov	r0, r7
    55b2:	4b28      	ldr	r3, [pc, #160]	; (5654 <grid_debug_print_text+0xd4>)
    55b4:	4798      	blx	r3
	uint32_t offset = 0;
	
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_start);
    55b6:	2320      	movs	r3, #32
    55b8:	2202      	movs	r2, #2
    55ba:	4927      	ldr	r1, [pc, #156]	; (5658 <grid_debug_print_text+0xd8>)
    55bc:	4638      	mov	r0, r7
    55be:	4d27      	ldr	r5, [pc, #156]	; (565c <grid_debug_print_text+0xdc>)
    55c0:	47a8      	blx	r5
	offset += strlen(&payload[offset]);
    55c2:	4638      	mov	r0, r7
    55c4:	47c0      	blx	r8
    55c6:	4605      	mov	r5, r0
		
	sprintf(&payload[offset], "# ");
    55c8:	1838      	adds	r0, r7, r0
    55ca:	4b25      	ldr	r3, [pc, #148]	; (5660 <grid_debug_print_text+0xe0>)
    55cc:	881a      	ldrh	r2, [r3, #0]
    55ce:	789b      	ldrb	r3, [r3, #2]
    55d0:	537a      	strh	r2, [r7, r5]
    55d2:	7083      	strb	r3, [r0, #2]
	offset += strlen(&payload[offset]);
    55d4:	47c0      	blx	r8
    55d6:	4405      	add	r5, r0

	for(uint32_t i=0; i<debug_string_length; i++){
    55d8:	b1a6      	cbz	r6, 5604 <grid_debug_print_text+0x84>
		
		payload[offset+i] = debug_string[i];
    55da:	7822      	ldrb	r2, [r4, #0]
    55dc:	ab03      	add	r3, sp, #12
    55de:	555a      	strb	r2, [r3, r5]
		
		if (offset + i > GRID_PARAMETER_PACKET_marign)
    55e0:	2dc8      	cmp	r5, #200	; 0xc8
    55e2:	d80f      	bhi.n	5604 <grid_debug_print_text+0x84>
    55e4:	4620      	mov	r0, r4
    55e6:	442b      	add	r3, r5
    55e8:	1e71      	subs	r1, r6, #1
    55ea:	4429      	add	r1, r5
    55ec:	aa03      	add	r2, sp, #12
    55ee:	4411      	add	r1, r2
    55f0:	f10d 04d5 	add.w	r4, sp, #213	; 0xd5
	for(uint32_t i=0; i<debug_string_length; i++){
    55f4:	428b      	cmp	r3, r1
    55f6:	d005      	beq.n	5604 <grid_debug_print_text+0x84>
		payload[offset+i] = debug_string[i];
    55f8:	f810 2f01 	ldrb.w	r2, [r0, #1]!
    55fc:	f803 2f01 	strb.w	r2, [r3, #1]!
		if (offset + i > GRID_PARAMETER_PACKET_marign)
    5600:	42a3      	cmp	r3, r4
    5602:	d1f7      	bne.n	55f4 <grid_debug_print_text+0x74>
		{
			break;
		}
	}
	offset += strlen(&payload[offset]);
    5604:	ac03      	add	r4, sp, #12
    5606:	1960      	adds	r0, r4, r5
    5608:	4e16      	ldr	r6, [pc, #88]	; (5664 <grid_debug_print_text+0xe4>)
    560a:	47b0      	blx	r6
    560c:	4405      	add	r5, r0
	
	
	sprintf(&payload[offset], " #");
    560e:	1960      	adds	r0, r4, r5
    5610:	4b15      	ldr	r3, [pc, #84]	; (5668 <grid_debug_print_text+0xe8>)
    5612:	881a      	ldrh	r2, [r3, #0]
    5614:	789b      	ldrb	r3, [r3, #2]
    5616:	5362      	strh	r2, [r4, r5]
    5618:	7083      	strb	r3, [r0, #2]
	offset += strlen(&payload[offset]);
    561a:	47b0      	blx	r6
    561c:	4405      	add	r5, r0
	
	sprintf(&payload[offset], GRID_CLASS_DEBUGTEXT_frame_end);
    561e:	1967      	adds	r7, r4, r5
    5620:	2203      	movs	r2, #3
    5622:	4912      	ldr	r1, [pc, #72]	; (566c <grid_debug_print_text+0xec>)
    5624:	4638      	mov	r0, r7
    5626:	4b0d      	ldr	r3, [pc, #52]	; (565c <grid_debug_print_text+0xdc>)
    5628:	4798      	blx	r3
	offset += strlen(&payload[offset]);	
    562a:	4638      	mov	r0, r7
    562c:	47b0      	blx	r6
	
	grid_msg_body_append_text(&message, payload, offset);
    562e:	182a      	adds	r2, r5, r0
    5630:	4621      	mov	r1, r4
    5632:	a867      	add	r0, sp, #412	; 0x19c
    5634:	4b0e      	ldr	r3, [pc, #56]	; (5670 <grid_debug_print_text+0xf0>)
    5636:	4798      	blx	r3
	grid_msg_packet_close(&message);
    5638:	a867      	add	r0, sp, #412	; 0x19c
    563a:	4b0e      	ldr	r3, [pc, #56]	; (5674 <grid_debug_print_text+0xf4>)
    563c:	4798      	blx	r3
	
	grid_msg_packet_send_everywhere(&message);
    563e:	a867      	add	r0, sp, #412	; 0x19c
    5640:	4b0d      	ldr	r3, [pc, #52]	; (5678 <grid_debug_print_text+0xf8>)
    5642:	4798      	blx	r3
	

	
	
}
    5644:	f50d 7d4e 	add.w	sp, sp, #824	; 0x338
    5648:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    564c:	00001369 	.word	0x00001369
    5650:	000013b1 	.word	0x000013b1
    5654:	0000f6d3 	.word	0x0000f6d3
    5658:	00010f84 	.word	0x00010f84
    565c:	0000fb29 	.word	0x0000fb29
    5660:	00010f8c 	.word	0x00010f8c
    5664:	0000fb71 	.word	0x0000fb71
    5668:	00010f90 	.word	0x00010f90
    566c:	00010ccc 	.word	0x00010ccc
    5670:	000012b9 	.word	0x000012b9
    5674:	000014b1 	.word	0x000014b1
    5678:	00001595 	.word	0x00001595

0000567c <tx_cb_USART_GRID>:
}

void tx_cb_USART_GRID(struct grid_port* const por){
	
	
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    567c:	8982      	ldrh	r2, [r0, #12]
    567e:	b142      	cbz	r2, 5692 <tx_cb_USART_GRID+0x16>
    5680:	f100 032b 	add.w	r3, r0, #43	; 0x2b
    5684:	322b      	adds	r2, #43	; 0x2b
    5686:	4402      	add	r2, r0
		por->tx_double_buffer[i] = 0;
    5688:	2100      	movs	r1, #0
    568a:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint32_t i=0; i<por->tx_double_buffer_status; i++){
    568e:	4293      	cmp	r3, r2
    5690:	d1fb      	bne.n	568a <tx_cb_USART_GRID+0xe>
	}
	por->tx_double_buffer_status = 0;	
    5692:	2300      	movs	r3, #0
    5694:	8183      	strh	r3, [r0, #12]
    5696:	4770      	bx	lr

00005698 <tx_cb_USART_GRID_W>:
{
    5698:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_W);
    569a:	4802      	ldr	r0, [pc, #8]	; (56a4 <tx_cb_USART_GRID_W+0xc>)
    569c:	4b02      	ldr	r3, [pc, #8]	; (56a8 <tx_cb_USART_GRID_W+0x10>)
    569e:	4798      	blx	r3
    56a0:	bd08      	pop	{r3, pc}
    56a2:	bf00      	nop
    56a4:	20007b9c 	.word	0x20007b9c
    56a8:	0000567d 	.word	0x0000567d

000056ac <tx_cb_USART_GRID_S>:
{
    56ac:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_S);
    56ae:	4802      	ldr	r0, [pc, #8]	; (56b8 <tx_cb_USART_GRID_S+0xc>)
    56b0:	4b02      	ldr	r3, [pc, #8]	; (56bc <tx_cb_USART_GRID_S+0x10>)
    56b2:	4798      	blx	r3
    56b4:	bd08      	pop	{r3, pc}
    56b6:	bf00      	nop
    56b8:	2000af9c 	.word	0x2000af9c
    56bc:	0000567d 	.word	0x0000567d

000056c0 <tx_cb_USART_GRID_E>:
{
    56c0:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_E);
    56c2:	4802      	ldr	r0, [pc, #8]	; (56cc <tx_cb_USART_GRID_E+0xc>)
    56c4:	4b02      	ldr	r3, [pc, #8]	; (56d0 <tx_cb_USART_GRID_E+0x10>)
    56c6:	4798      	blx	r3
    56c8:	bd08      	pop	{r3, pc}
    56ca:	bf00      	nop
    56cc:	20010f38 	.word	0x20010f38
    56d0:	0000567d 	.word	0x0000567d

000056d4 <tx_cb_USART_GRID_N>:
{
    56d4:	b508      	push	{r3, lr}
	tx_cb_USART_GRID(&GRID_PORT_N);
    56d6:	4802      	ldr	r0, [pc, #8]	; (56e0 <tx_cb_USART_GRID_N+0xc>)
    56d8:	4b02      	ldr	r3, [pc, #8]	; (56e4 <tx_cb_USART_GRID_N+0x10>)
    56da:	4798      	blx	r3
    56dc:	bd08      	pop	{r3, pc}
    56de:	bf00      	nop
    56e0:	200013a8 	.word	0x200013a8
    56e4:	0000567d 	.word	0x0000567d

000056e8 <err_cb_USART_GRID>:
{
	err_cb_USART_GRID(&GRID_PORT_W);
}


void err_cb_USART_GRID(struct grid_port* const por){
    56e8:	b508      	push	{r3, lr}
	por->usart_error_flag = 1;	
    56ea:	2301      	movs	r3, #1
    56ec:	7603      	strb	r3, [r0, #24]
	
	usart_async_disable(por->usart);
    56ee:	6840      	ldr	r0, [r0, #4]
    56f0:	4b01      	ldr	r3, [pc, #4]	; (56f8 <err_cb_USART_GRID+0x10>)
    56f2:	4798      	blx	r3
    56f4:	bd08      	pop	{r3, pc}
    56f6:	bf00      	nop
    56f8:	00008bc9 	.word	0x00008bc9

000056fc <err_cb_USART_GRID_W>:
{
    56fc:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_W);
    56fe:	4802      	ldr	r0, [pc, #8]	; (5708 <err_cb_USART_GRID_W+0xc>)
    5700:	4b02      	ldr	r3, [pc, #8]	; (570c <err_cb_USART_GRID_W+0x10>)
    5702:	4798      	blx	r3
    5704:	bd08      	pop	{r3, pc}
    5706:	bf00      	nop
    5708:	20007b9c 	.word	0x20007b9c
    570c:	000056e9 	.word	0x000056e9

00005710 <err_cb_USART_GRID_S>:
{
    5710:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_S);
    5712:	4802      	ldr	r0, [pc, #8]	; (571c <err_cb_USART_GRID_S+0xc>)
    5714:	4b02      	ldr	r3, [pc, #8]	; (5720 <err_cb_USART_GRID_S+0x10>)
    5716:	4798      	blx	r3
    5718:	bd08      	pop	{r3, pc}
    571a:	bf00      	nop
    571c:	2000af9c 	.word	0x2000af9c
    5720:	000056e9 	.word	0x000056e9

00005724 <err_cb_USART_GRID_E>:
{
    5724:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_E);
    5726:	4802      	ldr	r0, [pc, #8]	; (5730 <err_cb_USART_GRID_E+0xc>)
    5728:	4b02      	ldr	r3, [pc, #8]	; (5734 <err_cb_USART_GRID_E+0x10>)
    572a:	4798      	blx	r3
    572c:	bd08      	pop	{r3, pc}
    572e:	bf00      	nop
    5730:	20010f38 	.word	0x20010f38
    5734:	000056e9 	.word	0x000056e9

00005738 <err_cb_USART_GRID_N>:
{
    5738:	b508      	push	{r3, lr}
	err_cb_USART_GRID(&GRID_PORT_N);
    573a:	4802      	ldr	r0, [pc, #8]	; (5744 <err_cb_USART_GRID_N+0xc>)
    573c:	4b02      	ldr	r3, [pc, #8]	; (5748 <err_cb_USART_GRID_N+0x10>)
    573e:	4798      	blx	r3
    5740:	bd08      	pop	{r3, pc}
    5742:	bf00      	nop
    5744:	200013a8 	.word	0x200013a8
    5748:	000056e9 	.word	0x000056e9

0000574c <grid_sys_port_reset_dma>:
#define DMA_NORTH_RX_CHANNEL	0
#define DMA_EAST_RX_CHANNEL		1
#define DMA_SOUTH_RX_CHANNEL	2
#define DMA_WEST_RX_CHANNEL		3

void grid_sys_port_reset_dma(struct grid_port* por){
    574c:	b508      	push	{r3, lr}
    574e:	7a83      	ldrb	r3, [r0, #10]
    5750:	011b      	lsls	r3, r3, #4
    5752:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    5756:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
}

static inline void hri_dmac_clear_CHCTRLA_ENABLE_bit(const void *const hw, uint8_t submodule_index)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg &= ~DMAC_CHCTRLA_ENABLE;
    575a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    575c:	f022 0202 	bic.w	r2, r2, #2
    5760:	641a      	str	r2, [r3, #64]	; 0x40
	
	hri_dmac_clear_CHCTRLA_ENABLE_bit(DMAC, por->dma_channel);
	_dma_enable_transaction(por->dma_channel, false);
    5762:	2100      	movs	r1, #0
    5764:	7a80      	ldrb	r0, [r0, #10]
    5766:	4b01      	ldr	r3, [pc, #4]	; (576c <grid_sys_port_reset_dma+0x20>)
    5768:	4798      	blx	r3
    576a:	bd08      	pop	{r3, pc}
    576c:	00009c89 	.word	0x00009c89

00005770 <dma_transfer_complete_w_cb>:
void dma_transfer_complete_w_cb(struct _dma_resource *resource){
    5770:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    5772:	4802      	ldr	r0, [pc, #8]	; (577c <dma_transfer_complete_w_cb+0xc>)
    5774:	4b02      	ldr	r3, [pc, #8]	; (5780 <dma_transfer_complete_w_cb+0x10>)
    5776:	4798      	blx	r3
    5778:	bd08      	pop	{r3, pc}
    577a:	bf00      	nop
    577c:	20007b9c 	.word	0x20007b9c
    5780:	0000574d 	.word	0x0000574d

00005784 <dma_transfer_complete_s_cb>:
void dma_transfer_complete_s_cb(struct _dma_resource *resource){
    5784:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    5786:	4802      	ldr	r0, [pc, #8]	; (5790 <dma_transfer_complete_s_cb+0xc>)
    5788:	4b02      	ldr	r3, [pc, #8]	; (5794 <dma_transfer_complete_s_cb+0x10>)
    578a:	4798      	blx	r3
    578c:	bd08      	pop	{r3, pc}
    578e:	bf00      	nop
    5790:	2000af9c 	.word	0x2000af9c
    5794:	0000574d 	.word	0x0000574d

00005798 <dma_transfer_complete_e_cb>:
void dma_transfer_complete_e_cb(struct _dma_resource *resource){
    5798:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    579a:	4802      	ldr	r0, [pc, #8]	; (57a4 <dma_transfer_complete_e_cb+0xc>)
    579c:	4b02      	ldr	r3, [pc, #8]	; (57a8 <dma_transfer_complete_e_cb+0x10>)
    579e:	4798      	blx	r3
    57a0:	bd08      	pop	{r3, pc}
    57a2:	bf00      	nop
    57a4:	20010f38 	.word	0x20010f38
    57a8:	0000574d 	.word	0x0000574d

000057ac <dma_transfer_complete_n_cb>:
void dma_transfer_complete_n_cb(struct _dma_resource *resource){
    57ac:	b508      	push	{r3, lr}
	grid_sys_port_reset_dma(por);
    57ae:	4802      	ldr	r0, [pc, #8]	; (57b8 <dma_transfer_complete_n_cb+0xc>)
    57b0:	4b02      	ldr	r3, [pc, #8]	; (57bc <dma_transfer_complete_n_cb+0x10>)
    57b2:	4798      	blx	r3
    57b4:	bd08      	pop	{r3, pc}
    57b6:	bf00      	nop
    57b8:	200013a8 	.word	0x200013a8
    57bc:	0000574d 	.word	0x0000574d

000057c0 <grid_sys_uart_init>:

}


void grid_sys_uart_init(){
    57c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    57c4:	4b3e      	ldr	r3, [pc, #248]	; (58c0 <grid_sys_uart_init+0x100>)
    57c6:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
    57ca:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    57ce:	f893 215c 	ldrb.w	r2, [r3, #348]	; 0x15c
    57d2:	f042 0204 	orr.w	r2, r2, #4
    57d6:	f883 215c 	strb.w	r2, [r3, #348]	; 0x15c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    57da:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    57de:	f44f 3180 	mov.w	r1, #65536	; 0x10000
    57e2:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    57e6:	f893 2150 	ldrb.w	r2, [r3, #336]	; 0x150
    57ea:	f042 0204 	orr.w	r2, r2, #4
    57ee:	f883 2150 	strb.w	r2, [r3, #336]	; 0x150
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    57f2:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    57f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
    57fa:	f8c3 1104 	str.w	r1, [r3, #260]	; 0x104
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    57fe:	f893 214c 	ldrb.w	r2, [r3, #332]	; 0x14c
    5802:	f042 0204 	orr.w	r2, r2, #4
    5806:	f883 214c 	strb.w	r2, [r3, #332]	; 0x14c
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    580a:	f8c3 1118 	str.w	r1, [r3, #280]	; 0x118
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    580e:	f44f 7100 	mov.w	r1, #512	; 0x200
    5812:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].PINCFG[index].reg |= PORT_PINCFG_PULLEN;
    5816:	f893 20c9 	ldrb.w	r2, [r3, #201]	; 0xc9
    581a:	f042 0204 	orr.w	r2, r2, #4
    581e:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5822:	f8c3 1098 	str.w	r1, [r3, #152]	; 0x98
	gpio_set_pin_pull_mode(PC28, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC16, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PC12, GPIO_PULL_UP);
	gpio_set_pin_pull_mode(PB09, GPIO_PULL_UP);
	
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_N);
    5826:	f8df 80e4 	ldr.w	r8, [pc, #228]	; 590c <grid_sys_uart_init+0x14c>
    582a:	4a26      	ldr	r2, [pc, #152]	; (58c4 <grid_sys_uart_init+0x104>)
    582c:	2101      	movs	r1, #1
    582e:	4640      	mov	r0, r8
    5830:	4c25      	ldr	r4, [pc, #148]	; (58c8 <grid_sys_uart_init+0x108>)
    5832:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_E);
    5834:	4f25      	ldr	r7, [pc, #148]	; (58cc <grid_sys_uart_init+0x10c>)
    5836:	4a26      	ldr	r2, [pc, #152]	; (58d0 <grid_sys_uart_init+0x110>)
    5838:	2101      	movs	r1, #1
    583a:	4638      	mov	r0, r7
    583c:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_TXC_CB, tx_cb_USART_GRID_S);
    583e:	4e25      	ldr	r6, [pc, #148]	; (58d4 <grid_sys_uart_init+0x114>)
    5840:	4a25      	ldr	r2, [pc, #148]	; (58d8 <grid_sys_uart_init+0x118>)
    5842:	2101      	movs	r1, #1
    5844:	4630      	mov	r0, r6
    5846:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST,  USART_ASYNC_TXC_CB, tx_cb_USART_GRID_W);
    5848:	4d24      	ldr	r5, [pc, #144]	; (58dc <grid_sys_uart_init+0x11c>)
    584a:	4a25      	ldr	r2, [pc, #148]	; (58e0 <grid_sys_uart_init+0x120>)
    584c:	2101      	movs	r1, #1
    584e:	4628      	mov	r0, r5
    5850:	47a0      	blx	r4
			
	// Set parity for grid uart communication
	usart_async_set_parity(&USART_NORTH, USART_PARITY_ODD);
    5852:	2101      	movs	r1, #1
    5854:	4640      	mov	r0, r8
    5856:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 5910 <grid_sys_uart_init+0x150>
    585a:	47c8      	blx	r9
	usart_async_set_parity(&USART_EAST, USART_PARITY_ODD);	
    585c:	2101      	movs	r1, #1
    585e:	4638      	mov	r0, r7
    5860:	47c8      	blx	r9
	usart_async_set_parity(&USART_SOUTH, USART_PARITY_ODD);
    5862:	2101      	movs	r1, #1
    5864:	4630      	mov	r0, r6
    5866:	47c8      	blx	r9
	usart_async_set_parity(&USART_WEST, USART_PARITY_ODD);
    5868:	2101      	movs	r1, #1
    586a:	4628      	mov	r0, r5
    586c:	47c8      	blx	r9
	
	// Set callback function for parity error
	usart_async_register_callback(&USART_NORTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_N);
    586e:	4a1d      	ldr	r2, [pc, #116]	; (58e4 <grid_sys_uart_init+0x124>)
    5870:	2102      	movs	r1, #2
    5872:	4640      	mov	r0, r8
    5874:	47a0      	blx	r4
	usart_async_register_callback(&USART_EAST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_E);
    5876:	4a1c      	ldr	r2, [pc, #112]	; (58e8 <grid_sys_uart_init+0x128>)
    5878:	2102      	movs	r1, #2
    587a:	4638      	mov	r0, r7
    587c:	47a0      	blx	r4
	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_S);
    587e:	4a1b      	ldr	r2, [pc, #108]	; (58ec <grid_sys_uart_init+0x12c>)
    5880:	2102      	movs	r1, #2
    5882:	4630      	mov	r0, r6
    5884:	47a0      	blx	r4
	usart_async_register_callback(&USART_WEST, USART_ASYNC_ERROR_CB, err_cb_USART_GRID_W);
    5886:	4a1a      	ldr	r2, [pc, #104]	; (58f0 <grid_sys_uart_init+0x130>)
    5888:	2102      	movs	r1, #2
    588a:	4628      	mov	r0, r5
    588c:	47a0      	blx	r4
// 	usart_async_register_callback(&USART_EAST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_E);
// 	usart_async_register_callback(&USART_SOUTH, USART_ASYNC_RXC_CB, rx_cb_USART_GRID_S);
// 	usart_async_register_callback(&USART_WEST,  USART_ASYNC_RXC_CB, rx_cb_USART_GRID_W);

	
	usart_async_get_io_descriptor(&USART_NORTH, &grid_sys_north_io);
    588e:	4919      	ldr	r1, [pc, #100]	; (58f4 <grid_sys_uart_init+0x134>)
    5890:	4640      	mov	r0, r8
    5892:	4c19      	ldr	r4, [pc, #100]	; (58f8 <grid_sys_uart_init+0x138>)
    5894:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_EAST,  &grid_sys_east_io);
    5896:	4919      	ldr	r1, [pc, #100]	; (58fc <grid_sys_uart_init+0x13c>)
    5898:	4638      	mov	r0, r7
    589a:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_SOUTH, &grid_sys_south_io);
    589c:	4918      	ldr	r1, [pc, #96]	; (5900 <grid_sys_uart_init+0x140>)
    589e:	4630      	mov	r0, r6
    58a0:	47a0      	blx	r4
	usart_async_get_io_descriptor(&USART_WEST,  &grid_sys_west_io);
    58a2:	4918      	ldr	r1, [pc, #96]	; (5904 <grid_sys_uart_init+0x144>)
    58a4:	4628      	mov	r0, r5
    58a6:	47a0      	blx	r4
	
	
	usart_async_enable(&USART_NORTH);
    58a8:	4640      	mov	r0, r8
    58aa:	4c17      	ldr	r4, [pc, #92]	; (5908 <grid_sys_uart_init+0x148>)
    58ac:	47a0      	blx	r4
	usart_async_enable(&USART_EAST);
    58ae:	4638      	mov	r0, r7
    58b0:	47a0      	blx	r4
	usart_async_enable(&USART_SOUTH);
    58b2:	4630      	mov	r0, r6
    58b4:	47a0      	blx	r4
	usart_async_enable(&USART_WEST);
    58b6:	4628      	mov	r0, r5
    58b8:	47a0      	blx	r4
    58ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    58be:	bf00      	nop
    58c0:	41008000 	.word	0x41008000
    58c4:	000056d5 	.word	0x000056d5
    58c8:	00008c1d 	.word	0x00008c1d
    58cc:	20001180 	.word	0x20001180
    58d0:	000056c1 	.word	0x000056c1
    58d4:	200012d8 	.word	0x200012d8
    58d8:	000056ad 	.word	0x000056ad
    58dc:	20001288 	.word	0x20001288
    58e0:	00005699 	.word	0x00005699
    58e4:	00005739 	.word	0x00005739
    58e8:	00005725 	.word	0x00005725
    58ec:	00005711 	.word	0x00005711
    58f0:	000056fd 	.word	0x000056fd
    58f4:	2000725c 	.word	0x2000725c
    58f8:	00008bf5 	.word	0x00008bf5
    58fc:	2000af98 	.word	0x2000af98
    5900:	2000dee8 	.word	0x2000dee8
    5904:	20013f14 	.word	0x20013f14
    5908:	00008b9d 	.word	0x00008b9d
    590c:	200011d4 	.word	0x200011d4
    5910:	00008c91 	.word	0x00008c91

00005914 <grid_sys_dma_rx_init_one>:

}



void grid_sys_dma_rx_init_one(struct grid_port* por, uint32_t buffer_length, void* transfer_done_cb() ){
    5914:	b5f0      	push	{r4, r5, r6, r7, lr}
    5916:	b083      	sub	sp, #12
    5918:	4605      	mov	r5, r0
    591a:	460f      	mov	r7, r1
    591c:	4616      	mov	r6, r2
	
	
	uint8_t dma_rx_channel = por->dma_channel;
    591e:	7a84      	ldrb	r4, [r0, #10]
	
	_dma_set_source_address(dma_rx_channel, (uint32_t) & (((Sercom *)((*por->usart).device.hw))->USART.DATA.reg));
    5920:	6843      	ldr	r3, [r0, #4]
    5922:	6a19      	ldr	r1, [r3, #32]
    5924:	3128      	adds	r1, #40	; 0x28
    5926:	4620      	mov	r0, r4
    5928:	4b0e      	ldr	r3, [pc, #56]	; (5964 <grid_sys_dma_rx_init_one+0x50>)
    592a:	4798      	blx	r3
	_dma_set_destination_address(dma_rx_channel, (uint32_t *)por->rx_double_buffer);
    592c:	f505 519d 	add.w	r1, r5, #5024	; 0x13a0
    5930:	3114      	adds	r1, #20
    5932:	4620      	mov	r0, r4
    5934:	4b0c      	ldr	r3, [pc, #48]	; (5968 <grid_sys_dma_rx_init_one+0x54>)
    5936:	4798      	blx	r3
	_dma_set_data_amount(dma_rx_channel, (uint32_t)buffer_length);
    5938:	4639      	mov	r1, r7
    593a:	4620      	mov	r0, r4
    593c:	4b0b      	ldr	r3, [pc, #44]	; (596c <grid_sys_dma_rx_init_one+0x58>)
    593e:	4798      	blx	r3
	
	struct _dma_resource *resource_rx;
	_dma_get_channel_resource(&resource_rx, dma_rx_channel);
    5940:	4621      	mov	r1, r4
    5942:	a801      	add	r0, sp, #4
    5944:	4b0a      	ldr	r3, [pc, #40]	; (5970 <grid_sys_dma_rx_init_one+0x5c>)
    5946:	4798      	blx	r3
	
	resource_rx->dma_cb.transfer_done = transfer_done_cb;
    5948:	9b01      	ldr	r3, [sp, #4]
    594a:	601e      	str	r6, [r3, #0]
	_dma_set_irq_state(dma_rx_channel, DMA_TRANSFER_COMPLETE_CB, true);
    594c:	2201      	movs	r2, #1
    594e:	2100      	movs	r1, #0
    5950:	4620      	mov	r0, r4
    5952:	4b08      	ldr	r3, [pc, #32]	; (5974 <grid_sys_dma_rx_init_one+0x60>)
    5954:	4798      	blx	r3
	
	//resource_rx->dma_cb.error         = function_cb;
	_dma_enable_transaction(dma_rx_channel, false);
    5956:	2100      	movs	r1, #0
    5958:	4620      	mov	r0, r4
    595a:	4b07      	ldr	r3, [pc, #28]	; (5978 <grid_sys_dma_rx_init_one+0x64>)
    595c:	4798      	blx	r3
	

}
    595e:	b003      	add	sp, #12
    5960:	bdf0      	pop	{r4, r5, r6, r7, pc}
    5962:	bf00      	nop
    5964:	00009c05 	.word	0x00009c05
    5968:	00009bf5 	.word	0x00009bf5
    596c:	00009c31 	.word	0x00009c31
    5970:	00009cc9 	.word	0x00009cc9
    5974:	00009ba1 	.word	0x00009ba1
    5978:	00009c89 	.word	0x00009c89

0000597c <grid_sys_dma_rx_init>:

void grid_sys_dma_rx_init(){
    597c:	b510      	push	{r4, lr}
	
	grid_sys_dma_rx_init_one(&GRID_PORT_N, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_n_cb);
    597e:	4a10      	ldr	r2, [pc, #64]	; (59c0 <grid_sys_dma_rx_init+0x44>)
    5980:	f241 3188 	movw	r1, #5000	; 0x1388
    5984:	480f      	ldr	r0, [pc, #60]	; (59c4 <grid_sys_dma_rx_init+0x48>)
    5986:	4c10      	ldr	r4, [pc, #64]	; (59c8 <grid_sys_dma_rx_init+0x4c>)
    5988:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_E, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_e_cb);
    598a:	4a10      	ldr	r2, [pc, #64]	; (59cc <grid_sys_dma_rx_init+0x50>)
    598c:	f241 3188 	movw	r1, #5000	; 0x1388
    5990:	480f      	ldr	r0, [pc, #60]	; (59d0 <grid_sys_dma_rx_init+0x54>)
    5992:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_S, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_s_cb);
    5994:	4a0f      	ldr	r2, [pc, #60]	; (59d4 <grid_sys_dma_rx_init+0x58>)
    5996:	f241 3188 	movw	r1, #5000	; 0x1388
    599a:	480f      	ldr	r0, [pc, #60]	; (59d8 <grid_sys_dma_rx_init+0x5c>)
    599c:	47a0      	blx	r4
	grid_sys_dma_rx_init_one(&GRID_PORT_W, GRID_DOUBLE_BUFFER_RX_SIZE, dma_transfer_complete_w_cb);
    599e:	4a0f      	ldr	r2, [pc, #60]	; (59dc <grid_sys_dma_rx_init+0x60>)
    59a0:	f241 3188 	movw	r1, #5000	; 0x1388
    59a4:	480e      	ldr	r0, [pc, #56]	; (59e0 <grid_sys_dma_rx_init+0x64>)
    59a6:	47a0      	blx	r4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
    59a8:	4b0e      	ldr	r3, [pc, #56]	; (59e4 <grid_sys_dma_rx_init+0x68>)
    59aa:	2200      	movs	r2, #0
    59ac:	f883 231f 	strb.w	r2, [r3, #799]	; 0x31f
    59b0:	f883 2320 	strb.w	r2, [r3, #800]	; 0x320
    59b4:	f883 2321 	strb.w	r2, [r3, #801]	; 0x321
    59b8:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
    59bc:	bd10      	pop	{r4, pc}
    59be:	bf00      	nop
    59c0:	000057ad 	.word	0x000057ad
    59c4:	200013a8 	.word	0x200013a8
    59c8:	00005915 	.word	0x00005915
    59cc:	00005799 	.word	0x00005799
    59d0:	20010f38 	.word	0x20010f38
    59d4:	00005785 	.word	0x00005785
    59d8:	2000af9c 	.word	0x2000af9c
    59dc:	00005771 	.word	0x00005771
    59e0:	20007b9c 	.word	0x20007b9c
    59e4:	e000e100 	.word	0xe000e100

000059e8 <grid_sys_init>:
	NVIC_SetPriority(DMAC_2_IRQn, 0);
	NVIC_SetPriority(DMAC_3_IRQn, 0);
	
}

void grid_sys_init(struct grid_sys_model* mod){
    59e8:	b510      	push	{r4, lr}
	
	mod->uptime = 0;
    59ea:	2300      	movs	r3, #0
    59ec:	6003      	str	r3, [r0, #0]
	return tmp;
}

static inline hri_rstc_rcause_reg_t hri_rstc_read_RCAUSE_reg(const void *const hw)
{
	return ((Rstc *)hw)->RCAUSE.reg;
    59ee:	4a1c      	ldr	r2, [pc, #112]	; (5a60 <grid_sys_init+0x78>)
    59f0:	7812      	ldrb	r2, [r2, #0]
	mod->reset_cause = hri_rstc_read_RCAUSE_reg(RSTC);
    59f2:	7102      	strb	r2, [r0, #4]
	
	
	mod->bank_color_r[0] = 0;
    59f4:	75c3      	strb	r3, [r0, #23]
	mod->bank_color_g[0] = 100;
    59f6:	2164      	movs	r1, #100	; 0x64
    59f8:	76c1      	strb	r1, [r0, #27]
	mod->bank_color_b[0] = 200;
    59fa:	22c8      	movs	r2, #200	; 0xc8
    59fc:	77c2      	strb	r2, [r0, #31]
	
	mod->bank_color_r[1] = 200;
    59fe:	7602      	strb	r2, [r0, #24]
	mod->bank_color_g[1] = 100;
    5a00:	7701      	strb	r1, [r0, #28]
	mod->bank_color_b[1] = 0;
    5a02:	f880 3020 	strb.w	r3, [r0, #32]
		
	mod->bank_color_r[2] = 50;
    5a06:	2432      	movs	r4, #50	; 0x32
    5a08:	7644      	strb	r4, [r0, #25]
	mod->bank_color_g[2] = 200;
    5a0a:	7742      	strb	r2, [r0, #29]
	mod->bank_color_b[2] = 50;
    5a0c:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
	
	mod->bank_color_r[3] = 100;
    5a10:	7681      	strb	r1, [r0, #26]
	mod->bank_color_g[3] = 0;
    5a12:	7783      	strb	r3, [r0, #30]
	mod->bank_color_b[3] = 200;
    5a14:	f880 2022 	strb.w	r2, [r0, #34]	; 0x22
	
	mod->bank_enabled[0] = 1;
    5a18:	2201      	movs	r2, #1
    5a1a:	74c2      	strb	r2, [r0, #19]
	mod->bank_enabled[1] = 1;
    5a1c:	7502      	strb	r2, [r0, #20]
	mod->bank_enabled[2] = 1;
    5a1e:	7542      	strb	r2, [r0, #21]
	mod->bank_enabled[3] = 1;
    5a20:	7582      	strb	r2, [r0, #22]
	
	mod->bank_activebank_color_r = 0;
    5a22:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	mod->bank_activebank_color_g = 0;
    5a26:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
	mod->bank_activebank_color_b = 0;
    5a2a:	f880 3026 	strb.w	r3, [r0, #38]	; 0x26
	
	mod->mapmodestate = 1;
    5a2e:	7402      	strb	r2, [r0, #16]
	
	mod->bank_active_changed = 0;
    5a30:	7443      	strb	r3, [r0, #17]
	mod->bank_setting_changed_flag = 0;
    5a32:	7483      	strb	r3, [r0, #18]
	
	mod->bank_init_flag = 0;
    5a34:	f880 3027 	strb.w	r3, [r0, #39]	; 0x27


	mod->bank_activebank_number = 0;
    5a38:	73c3      	strb	r3, [r0, #15]

	
	if (banknumber == 255){
			
		//mod->bank_activebank_number = 0;
		mod->bank_activebank_valid = 0;
    5a3a:	490a      	ldr	r1, [pc, #40]	; (5a64 <grid_sys_init+0x7c>)
    5a3c:	f881 3023 	strb.w	r3, [r1, #35]	; 0x23
		
		mod->bank_active_changed = 1;
    5a40:	744a      	strb	r2, [r1, #17]
				
		mod->bank_activebank_color_r = 127;
    5a42:	237f      	movs	r3, #127	; 0x7f
    5a44:	f881 3024 	strb.w	r3, [r1, #36]	; 0x24
		mod->bank_activebank_color_g = 127;
    5a48:	f881 3025 	strb.w	r3, [r1, #37]	; 0x25
		mod->bank_activebank_color_b = 127;
    5a4c:	f881 3026 	strb.w	r3, [r1, #38]	; 0x26
	grid_port_init_all();
    5a50:	4b05      	ldr	r3, [pc, #20]	; (5a68 <grid_sys_init+0x80>)
    5a52:	4798      	blx	r3
	grid_sys_uart_init();
    5a54:	4b05      	ldr	r3, [pc, #20]	; (5a6c <grid_sys_init+0x84>)
    5a56:	4798      	blx	r3
	grid_sys_dma_rx_init();
    5a58:	4b05      	ldr	r3, [pc, #20]	; (5a70 <grid_sys_init+0x88>)
    5a5a:	4798      	blx	r3
    5a5c:	bd10      	pop	{r4, pc}
    5a5e:	bf00      	nop
    5a60:	40000c00 	.word	0x40000c00
    5a64:	20007260 	.word	0x20007260
    5a68:	00002645 	.word	0x00002645
    5a6c:	000057c1 	.word	0x000057c1
    5a70:	0000597d 	.word	0x0000597d

00005a74 <grid_sys_bank_enable>:
	if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    5a74:	2903      	cmp	r1, #3
    5a76:	d802      	bhi.n	5a7e <grid_sys_bank_enable+0xa>
		mod->bank_enabled[banknumber] = 1;
    5a78:	4408      	add	r0, r1
    5a7a:	2301      	movs	r3, #1
    5a7c:	74c3      	strb	r3, [r0, #19]
}
    5a7e:	4770      	bx	lr

00005a80 <grid_sys_bank_disable>:
	if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    5a80:	2903      	cmp	r1, #3
    5a82:	d802      	bhi.n	5a8a <grid_sys_bank_disable+0xa>
		mod->bank_enabled[banknumber] = 0;
    5a84:	4408      	add	r0, r1
    5a86:	2300      	movs	r3, #0
    5a88:	74c3      	strb	r3, [r0, #19]
}
    5a8a:	4770      	bx	lr

00005a8c <grid_sys_bank_set_color>:
	if (banknumber>GRID_SYS_BANK_MAXNUMBER){
    5a8c:	2904      	cmp	r1, #4
    5a8e:	d901      	bls.n	5a94 <grid_sys_bank_set_color+0x8>
		return false;
    5a90:	2000      	movs	r0, #0
    5a92:	4770      	bx	lr
	mod->bank_color_r[banknumber] = ((rgb&0x00FF0000)>>16);
    5a94:	4408      	add	r0, r1
    5a96:	0c13      	lsrs	r3, r2, #16
    5a98:	75c3      	strb	r3, [r0, #23]
	mod->bank_color_g[banknumber] = ((rgb&0x0000FF00)>>8);
    5a9a:	0a13      	lsrs	r3, r2, #8
    5a9c:	76c3      	strb	r3, [r0, #27]
	mod->bank_color_b[banknumber] = ((rgb&0x000000FF)>>0);
    5a9e:	77c2      	strb	r2, [r0, #31]
}
    5aa0:	4770      	bx	lr

00005aa2 <grid_sys_get_bank_num>:
}
    5aa2:	7bc0      	ldrb	r0, [r0, #15]
    5aa4:	4770      	bx	lr

00005aa6 <grid_sys_get_bank_valid>:
}
    5aa6:	f890 0023 	ldrb.w	r0, [r0, #35]	; 0x23
    5aaa:	4770      	bx	lr

00005aac <grid_sys_get_bank_red>:
}
    5aac:	f890 0024 	ldrb.w	r0, [r0, #36]	; 0x24
    5ab0:	4770      	bx	lr

00005ab2 <grid_sys_get_bank_gre>:
}
    5ab2:	f890 0025 	ldrb.w	r0, [r0, #37]	; 0x25
    5ab6:	4770      	bx	lr

00005ab8 <grid_sys_get_bank_blu>:
}
    5ab8:	f890 0026 	ldrb.w	r0, [r0, #38]	; 0x26
    5abc:	4770      	bx	lr

00005abe <grid_sys_get_bank_next>:
uint8_t grid_sys_get_bank_next(struct grid_sys_model* mod){
    5abe:	b430      	push	{r4, r5}
	return mod->bank_activebank_number;
    5ac0:	7bc4      	ldrb	r4, [r0, #15]
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    5ac2:	1c63      	adds	r3, r4, #1
    5ac4:	425a      	negs	r2, r3
    5ac6:	f003 0303 	and.w	r3, r3, #3
    5aca:	f002 0203 	and.w	r2, r2, #3
    5ace:	bf58      	it	pl
    5ad0:	4253      	negpl	r3, r2
		if (mod->bank_enabled[bank_check] == 1){
    5ad2:	fa50 f283 	uxtab	r2, r0, r3
    5ad6:	7cd2      	ldrb	r2, [r2, #19]
    5ad8:	2a01      	cmp	r2, #1
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    5ada:	bf08      	it	eq
    5adc:	b2dc      	uxtbeq	r4, r3
		if (mod->bank_enabled[bank_check] == 1){
    5ade:	d010      	beq.n	5b02 <grid_sys_get_bank_next+0x44>
    5ae0:	1ca3      	adds	r3, r4, #2
    5ae2:	1d65      	adds	r5, r4, #5
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    5ae4:	4259      	negs	r1, r3
    5ae6:	f003 0203 	and.w	r2, r3, #3
    5aea:	f001 0103 	and.w	r1, r1, #3
    5aee:	bf58      	it	pl
    5af0:	424a      	negpl	r2, r1
		if (mod->bank_enabled[bank_check] == 1){
    5af2:	fa50 f182 	uxtab	r1, r0, r2
    5af6:	7cc9      	ldrb	r1, [r1, #19]
    5af8:	2901      	cmp	r1, #1
    5afa:	d005      	beq.n	5b08 <grid_sys_get_bank_next+0x4a>
    5afc:	3301      	adds	r3, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    5afe:	42ab      	cmp	r3, r5
    5b00:	d1f0      	bne.n	5ae4 <grid_sys_get_bank_next+0x26>
}
    5b02:	4620      	mov	r0, r4
    5b04:	bc30      	pop	{r4, r5}
    5b06:	4770      	bx	lr
		uint8_t bank_check = (current_active+i+1)%GRID_SYS_BANK_MAXNUMBER;
    5b08:	b2d4      	uxtb	r4, r2
    5b0a:	e7fa      	b.n	5b02 <grid_sys_get_bank_next+0x44>

00005b0c <grid_sys_get_bank_number_of_first_valid>:
uint8_t grid_sys_get_bank_number_of_first_valid(struct grid_sys_model* mod){
    5b0c:	4603      	mov	r3, r0
		if (mod->bank_enabled[i] == 1){
    5b0e:	7cc2      	ldrb	r2, [r0, #19]
    5b10:	2a01      	cmp	r2, #1
    5b12:	d00d      	beq.n	5b30 <grid_sys_get_bank_number_of_first_valid+0x24>
    5b14:	7d00      	ldrb	r0, [r0, #20]
    5b16:	2801      	cmp	r0, #1
    5b18:	d00b      	beq.n	5b32 <grid_sys_get_bank_number_of_first_valid+0x26>
    5b1a:	7d5a      	ldrb	r2, [r3, #21]
    5b1c:	2a01      	cmp	r2, #1
    5b1e:	d005      	beq.n	5b2c <grid_sys_get_bank_number_of_first_valid+0x20>
    5b20:	7d9b      	ldrb	r3, [r3, #22]
    5b22:	2b01      	cmp	r3, #1
	for (uint8_t i=0; i<GRID_SYS_BANK_MAXNUMBER; i++){
    5b24:	bf14      	ite	ne
    5b26:	20ff      	movne	r0, #255	; 0xff
    5b28:	2003      	moveq	r0, #3
    5b2a:	4770      	bx	lr
    5b2c:	2002      	movs	r0, #2
    5b2e:	4770      	bx	lr
    5b30:	2000      	movs	r0, #0
}
    5b32:	4770      	bx	lr

00005b34 <grid_sys_set_bank>:
	if (banknumber == 255){
    5b34:	29ff      	cmp	r1, #255	; 0xff
    5b36:	d009      	beq.n	5b4c <grid_sys_set_bank+0x18>

		
	}
	else if (banknumber<GRID_SYS_BANK_MAXNUMBER){
    5b38:	2903      	cmp	r1, #3
    5b3a:	d806      	bhi.n	5b4a <grid_sys_set_bank+0x16>
							
							
		mod->bank_init_flag = 1;
    5b3c:	2301      	movs	r3, #1
    5b3e:	f880 3027 	strb.w	r3, [r0, #39]	; 0x27
		
		
		if (mod->bank_enabled[banknumber] == 1){
    5b42:	1843      	adds	r3, r0, r1
    5b44:	7cdb      	ldrb	r3, [r3, #19]
    5b46:	2b01      	cmp	r3, #1
    5b48:	d00d      	beq.n	5b66 <grid_sys_set_bank+0x32>
    5b4a:	4770      	bx	lr
		mod->bank_activebank_valid = 0;
    5b4c:	2300      	movs	r3, #0
    5b4e:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
		mod->bank_active_changed = 1;
    5b52:	2301      	movs	r3, #1
    5b54:	7443      	strb	r3, [r0, #17]
		mod->bank_activebank_color_r = 127;
    5b56:	237f      	movs	r3, #127	; 0x7f
    5b58:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
		mod->bank_activebank_color_g = 127;
    5b5c:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
		mod->bank_activebank_color_b = 127;
    5b60:	f880 3026 	strb.w	r3, [r0, #38]	; 0x26
    5b64:	4770      	bx	lr
			
			mod->bank_activebank_number = banknumber;
    5b66:	73c1      	strb	r1, [r0, #15]
			mod->bank_activebank_valid = 1;
    5b68:	f880 3023 	strb.w	r3, [r0, #35]	; 0x23
			
			mod->bank_active_changed = 1;
    5b6c:	7443      	strb	r3, [r0, #17]
			
			mod->bank_activebank_color_r = mod->bank_color_r[mod->bank_activebank_number];
    5b6e:	4401      	add	r1, r0
    5b70:	7dcb      	ldrb	r3, [r1, #23]
    5b72:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
			mod->bank_activebank_color_g = mod->bank_color_g[mod->bank_activebank_number];
    5b76:	7ecb      	ldrb	r3, [r1, #27]
    5b78:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
			mod->bank_activebank_color_b = mod->bank_color_b[mod->bank_activebank_number];	
    5b7c:	7fcb      	ldrb	r3, [r1, #31]
    5b7e:	f880 3026 	strb.w	r3, [r0, #38]	; 0x26
		//grid_debug_print_text("Invalid Bank Number");	
				
	}

	
}
    5b82:	e7e2      	b.n	5b4a <grid_sys_set_bank+0x16>

00005b84 <grid_sys_rtc_get_time>:

// REALTIME

uint32_t grid_sys_rtc_get_time(struct grid_sys_model* mod){
	return mod->realtime;
}
    5b84:	6a80      	ldr	r0, [r0, #40]	; 0x28
    5b86:	4770      	bx	lr

00005b88 <grid_sys_rtc_get_elapsed_time>:
	mod->realtime = tvalue;
}

uint32_t grid_sys_rtc_get_elapsed_time(struct grid_sys_model* mod, uint32_t t_old){
	
	return mod->realtime-t_old;
    5b88:	6a80      	ldr	r0, [r0, #40]	; 0x28
	
	

}
    5b8a:	1a40      	subs	r0, r0, r1
    5b8c:	4770      	bx	lr

00005b8e <grid_sys_rtc_tick_time>:

void grid_sys_rtc_tick_time(struct grid_sys_model* mod){
	
	mod->realtime++;
    5b8e:	6a83      	ldr	r3, [r0, #40]	; 0x28
    5b90:	3301      	adds	r3, #1
    5b92:	6283      	str	r3, [r0, #40]	; 0x28
	if (mod->uptime != -1){
    5b94:	6803      	ldr	r3, [r0, #0]
    5b96:	f1b3 3fff 	cmp.w	r3, #4294967295
		mod->uptime++;
    5b9a:	bf1c      	itt	ne
    5b9c:	3301      	addne	r3, #1
    5b9e:	6003      	strne	r3, [r0, #0]
    5ba0:	4770      	bx	lr

00005ba2 <grid_sys_alert_read_color_changed_flag>:

uint8_t grid_sys_alert_read_color_changed_flag(struct grid_sys_model* mod){
		
	return mod->alert_color_changed;
	
}
    5ba2:	7b80      	ldrb	r0, [r0, #14]
    5ba4:	4770      	bx	lr

00005ba6 <grid_sys_alert_clear_color_changed_flag>:
	
}

void grid_sys_alert_clear_color_changed_flag(struct grid_sys_model* mod){
	
	mod->alert_color_changed = 0;
    5ba6:	2300      	movs	r3, #0
    5ba8:	7383      	strb	r3, [r0, #14]
    5baa:	4770      	bx	lr

00005bac <grid_sys_alert_get_color_intensity>:
	
}

uint8_t grid_sys_alert_get_color_intensity(struct grid_sys_model* mod){
	
	if (mod->alert_style == 0){ // TRIANGLE
    5bac:	7b03      	ldrb	r3, [r0, #12]
    5bae:	b123      	cbz	r3, 5bba <grid_sys_alert_get_color_intensity+0xe>
		
		return (250-abs(mod->alert_state/2-250))/2;
	}
	else if (mod->alert_style == 1){ // SQUARE
    5bb0:	2b01      	cmp	r3, #1
    5bb2:	d00f      	beq.n	5bd4 <grid_sys_alert_get_color_intensity+0x28>
		
		return 255*(mod->alert_state/250%2);
	}
	else if (mod->alert_style == 2){ // CONST
    5bb4:	2b02      	cmp	r3, #2
    5bb6:	d015      	beq.n	5be4 <grid_sys_alert_get_color_intensity+0x38>
		
		return 255*(mod->alert_state>100);
	}
	
	
}
    5bb8:	4770      	bx	lr
		return (250-abs(mod->alert_state/2-250))/2;
    5bba:	8940      	ldrh	r0, [r0, #10]
    5bbc:	0840      	lsrs	r0, r0, #1
    5bbe:	38fa      	subs	r0, #250	; 0xfa
    5bc0:	2800      	cmp	r0, #0
    5bc2:	bfb8      	it	lt
    5bc4:	4240      	neglt	r0, r0
    5bc6:	f1c0 00fa 	rsb	r0, r0, #250	; 0xfa
    5bca:	eb00 70d0 	add.w	r0, r0, r0, lsr #31
    5bce:	f3c0 0047 	ubfx	r0, r0, #1, #8
    5bd2:	4770      	bx	lr
		return 255*(mod->alert_state/250%2);
    5bd4:	8940      	ldrh	r0, [r0, #10]
    5bd6:	4b06      	ldr	r3, [pc, #24]	; (5bf0 <grid_sys_alert_get_color_intensity+0x44>)
    5bd8:	fba3 3000 	umull	r3, r0, r3, r0
    5bdc:	f340 1000 	sbfx	r0, r0, #4, #1
    5be0:	b2c0      	uxtb	r0, r0
    5be2:	4770      	bx	lr
		return 255*(mod->alert_state>100);
    5be4:	8940      	ldrh	r0, [r0, #10]
    5be6:	2864      	cmp	r0, #100	; 0x64
    5be8:	bf8c      	ite	hi
    5bea:	20ff      	movhi	r0, #255	; 0xff
    5bec:	2000      	movls	r0, #0
    5bee:	4770      	bx	lr
    5bf0:	10624dd3 	.word	0x10624dd3

00005bf4 <grid_sys_alert_set_alert>:
	mod->alert_color_green = green;
	mod->alert_color_blue = blue;
		
}

void grid_sys_alert_set_alert(struct grid_sys_model* mod, uint8_t red, uint8_t green, uint8_t blue, uint8_t style, uint16_t duration){
    5bf4:	b410      	push	{r4}
	mod->alert_color_changed = 1;
    5bf6:	2401      	movs	r4, #1
    5bf8:	7384      	strb	r4, [r0, #14]
	mod->alert_color_red = red;
    5bfa:	7181      	strb	r1, [r0, #6]
	mod->alert_color_green = green;
    5bfc:	71c2      	strb	r2, [r0, #7]
	mod->alert_color_blue = blue;
    5bfe:	7203      	strb	r3, [r0, #8]
	
	grid_sys_alert_set_color(mod, red, green, blue);

	
	mod->alert_state = duration;
    5c00:	f8bd 3008 	ldrh.w	r3, [sp, #8]
    5c04:	8143      	strh	r3, [r0, #10]
	mod->alert_style = style;
    5c06:	f89d 3004 	ldrb.w	r3, [sp, #4]
    5c0a:	7303      	strb	r3, [r0, #12]
	
}
    5c0c:	f85d 4b04 	ldr.w	r4, [sp], #4
    5c10:	4770      	bx	lr

00005c12 <grid_sys_alert_get_color_r>:

uint8_t grid_sys_alert_get_color_r(struct grid_sys_model* mod){
	
	return mod->alert_color_red;
}
    5c12:	7980      	ldrb	r0, [r0, #6]
    5c14:	4770      	bx	lr

00005c16 <grid_sys_alert_get_color_g>:

uint8_t grid_sys_alert_get_color_g(struct grid_sys_model* mod){
	
	return mod->alert_color_green;
}
    5c16:	79c0      	ldrb	r0, [r0, #7]
    5c18:	4770      	bx	lr

00005c1a <grid_sys_alert_get_color_b>:

uint8_t grid_sys_alert_get_color_b(struct grid_sys_model* mod){
	
	return mod->alert_color_blue;
}
    5c1a:	7a00      	ldrb	r0, [r0, #8]
    5c1c:	4770      	bx	lr

00005c1e <grid_sys_read_hex_char_value>:




uint8_t grid_sys_read_hex_char_value(uint8_t ascii, uint8_t* error_flag){
    5c1e:	4602      	mov	r2, r0
		
	uint8_t result = 0;
	
	if (ascii>47 && ascii<58){
    5c20:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
    5c24:	b2d8      	uxtb	r0, r3
    5c26:	2809      	cmp	r0, #9
    5c28:	d90d      	bls.n	5c46 <grid_sys_read_hex_char_value+0x28>
		result = ascii-48;
	}
	else if(ascii>96 && ascii<103){
    5c2a:	f1a2 0361 	sub.w	r3, r2, #97	; 0x61
    5c2e:	b2db      	uxtb	r3, r3
    5c30:	2b05      	cmp	r3, #5
    5c32:	d903      	bls.n	5c3c <grid_sys_read_hex_char_value+0x1e>
		result = ascii - 97 + 10;
	}
	else{
		// wrong input
		if (error_flag != NULL){
    5c34:	b131      	cbz	r1, 5c44 <grid_sys_read_hex_char_value+0x26>
			*error_flag = ascii;
    5c36:	700a      	strb	r2, [r1, #0]
	uint8_t result = 0;
    5c38:	2000      	movs	r0, #0
    5c3a:	4770      	bx	lr
		result = ascii - 97 + 10;
    5c3c:	f1a2 0057 	sub.w	r0, r2, #87	; 0x57
    5c40:	b2c0      	uxtb	r0, r0
    5c42:	4770      	bx	lr
	uint8_t result = 0;
    5c44:	2000      	movs	r0, #0
		}
	}
	
	return result;	
}
    5c46:	4770      	bx	lr

00005c48 <grid_sys_read_hex_string_value>:

uint32_t grid_sys_read_hex_string_value(uint8_t* start_location, uint8_t length, uint8_t* error_flag){
    5c48:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	
	uint32_t result  = 0;
	
	for(uint8_t i=0; i<length; i++){
    5c4c:	b1c1      	cbz	r1, 5c80 <grid_sys_read_hex_string_value+0x38>
    5c4e:	4690      	mov	r8, r2
    5c50:	1e45      	subs	r5, r0, #1
    5c52:	1e4b      	subs	r3, r1, #1
    5c54:	009c      	lsls	r4, r3, #2
    5c56:	f101 4780 	add.w	r7, r1, #1073741824	; 0x40000000
    5c5a:	3f02      	subs	r7, #2
    5c5c:	b2db      	uxtb	r3, r3
    5c5e:	1aff      	subs	r7, r7, r3
    5c60:	00bf      	lsls	r7, r7, #2
    5c62:	2600      	movs	r6, #0
		
		result += grid_sys_read_hex_char_value(start_location[i], error_flag) << (length-i-1)*4;
    5c64:	f8df 901c 	ldr.w	r9, [pc, #28]	; 5c84 <grid_sys_read_hex_string_value+0x3c>
    5c68:	4641      	mov	r1, r8
    5c6a:	f815 0f01 	ldrb.w	r0, [r5, #1]!
    5c6e:	47c8      	blx	r9
    5c70:	40a0      	lsls	r0, r4
    5c72:	4406      	add	r6, r0
    5c74:	3c04      	subs	r4, #4
	for(uint8_t i=0; i<length; i++){
    5c76:	42bc      	cmp	r4, r7
    5c78:	d1f6      	bne.n	5c68 <grid_sys_read_hex_string_value+0x20>

		
	}

	return result;
}
    5c7a:	4630      	mov	r0, r6
    5c7c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint32_t result  = 0;
    5c80:	2600      	movs	r6, #0
	return result;
    5c82:	e7fa      	b.n	5c7a <grid_sys_read_hex_string_value+0x32>
    5c84:	00005c1f 	.word	0x00005c1f

00005c88 <grid_sys_write_hex_string_value>:

void grid_sys_write_hex_string_value(uint8_t* start_location, uint8_t size, uint32_t value){
    5c88:	b530      	push	{r4, r5, lr}
    5c8a:	b085      	sub	sp, #20
    5c8c:	4605      	mov	r5, r0
    5c8e:	460c      	mov	r4, r1
	
	uint8_t str[10];
	
	sprintf(str, "%08x", value);
    5c90:	4909      	ldr	r1, [pc, #36]	; (5cb8 <grid_sys_write_hex_string_value+0x30>)
    5c92:	a801      	add	r0, sp, #4
    5c94:	4b09      	ldr	r3, [pc, #36]	; (5cbc <grid_sys_write_hex_string_value+0x34>)
    5c96:	4798      	blx	r3
		
	for(uint8_t i=0; i<size; i++){	
    5c98:	b164      	cbz	r4, 5cb4 <grid_sys_write_hex_string_value+0x2c>
    5c9a:	ab04      	add	r3, sp, #16
    5c9c:	1b1a      	subs	r2, r3, r4
    5c9e:	3a05      	subs	r2, #5
    5ca0:	1e6b      	subs	r3, r5, #1
    5ca2:	1e60      	subs	r0, r4, #1
    5ca4:	fa55 f080 	uxtab	r0, r5, r0
		start_location[i] = str[8-size+i];	
    5ca8:	f812 1f01 	ldrb.w	r1, [r2, #1]!
    5cac:	f803 1f01 	strb.w	r1, [r3, #1]!
	for(uint8_t i=0; i<size; i++){	
    5cb0:	4283      	cmp	r3, r0
    5cb2:	d1f9      	bne.n	5ca8 <grid_sys_write_hex_string_value+0x20>
	}

}
    5cb4:	b005      	add	sp, #20
    5cb6:	bd30      	pop	{r4, r5, pc}
    5cb8:	00010f94 	.word	0x00010f94
    5cbc:	0000fb29 	.word	0x0000fb29

00005cc0 <grid_sys_get_id>:



uint32_t grid_sys_get_id(uint32_t* return_array){
			
	return_array[0] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_0);
    5cc0:	4b06      	ldr	r3, [pc, #24]	; (5cdc <grid_sys_get_id+0x1c>)
    5cc2:	681b      	ldr	r3, [r3, #0]
    5cc4:	6003      	str	r3, [r0, #0]
	return_array[1] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_1);
    5cc6:	4b06      	ldr	r3, [pc, #24]	; (5ce0 <grid_sys_get_id+0x20>)
    5cc8:	681b      	ldr	r3, [r3, #0]
    5cca:	6043      	str	r3, [r0, #4]
	return_array[2] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_2);
    5ccc:	4b05      	ldr	r3, [pc, #20]	; (5ce4 <grid_sys_get_id+0x24>)
    5cce:	681b      	ldr	r3, [r3, #0]
    5cd0:	6083      	str	r3, [r0, #8]
	return_array[3] = *(uint32_t*)(GRID_SYS_UNIQUE_ID_ADDRESS_3);
    5cd2:	4b05      	ldr	r3, [pc, #20]	; (5ce8 <grid_sys_get_id+0x28>)
    5cd4:	681b      	ldr	r3, [r3, #0]
    5cd6:	60c3      	str	r3, [r0, #12]
	
	return 1;
	
}
    5cd8:	2001      	movs	r0, #1
    5cda:	4770      	bx	lr
    5cdc:	008061fc 	.word	0x008061fc
    5ce0:	00806010 	.word	0x00806010
    5ce4:	00806014 	.word	0x00806014
    5ce8:	00806018 	.word	0x00806018

00005cec <grid_sys_get_hwcfg>:

uint32_t grid_sys_get_hwcfg(){
	
	// Read the register for the first time, then later just return the saved value

	if (grid_sys_hwfcg == -1){
    5cec:	4b34      	ldr	r3, [pc, #208]	; (5dc0 <grid_sys_get_hwcfg+0xd4>)
    5cee:	681b      	ldr	r3, [r3, #0]
    5cf0:	f1b3 3fff 	cmp.w	r3, #4294967295
    5cf4:	d002      	beq.n	5cfc <grid_sys_get_hwcfg+0x10>
	}

	
	return grid_sys_hwfcg;

}
    5cf6:	4b32      	ldr	r3, [pc, #200]	; (5dc0 <grid_sys_get_hwcfg+0xd4>)
    5cf8:	6818      	ldr	r0, [r3, #0]
    5cfa:	4770      	bx	lr
uint32_t grid_sys_get_hwcfg(){
    5cfc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    5d00:	b083      	sub	sp, #12
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    5d02:	4b30      	ldr	r3, [pc, #192]	; (5dc4 <grid_sys_get_hwcfg+0xd8>)
    5d04:	f44f 5200 	mov.w	r2, #8192	; 0x2000
    5d08:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    5d0c:	492e      	ldr	r1, [pc, #184]	; (5dc8 <grid_sys_get_hwcfg+0xdc>)
    5d0e:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    5d12:	f04f 4140 	mov.w	r1, #3221225472	; 0xc0000000
    5d16:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRSET.reg = mask;
    5d1a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
    5d1e:	f8c3 0088 	str.w	r0, [r3, #136]	; 0x88
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    5d22:	f04f 2040 	mov.w	r0, #1073758208	; 0x40004000
    5d26:	f8c3 00a8 	str.w	r0, [r3, #168]	; 0xa8
    5d2a:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].DIRCLR.reg = mask;
    5d2e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
    5d32:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
	((Port *)hw)->Group[submodule_index].WRCONFIG.reg = data;
    5d36:	4925      	ldr	r1, [pc, #148]	; (5dcc <grid_sys_get_hwcfg+0xe0>)
    5d38:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
    5d3c:	f1a1 2180 	sub.w	r1, r1, #2147516416	; 0x80008000
    5d40:	f8c3 10a8 	str.w	r1, [r3, #168]	; 0xa8
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5d44:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
		delay_ms(1);
    5d48:	2001      	movs	r0, #1
    5d4a:	4b21      	ldr	r3, [pc, #132]	; (5dd0 <grid_sys_get_hwcfg+0xe4>)
    5d4c:	4798      	blx	r3
    5d4e:	2600      	movs	r6, #0
		uint8_t hwcfg_value = 0;
    5d50:	46b0      	mov	r8, r6
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5d52:	4d1c      	ldr	r5, [pc, #112]	; (5dc4 <grid_sys_get_hwcfg+0xd8>)
    5d54:	f44f 5900 	mov.w	r9, #8192	; 0x2000
			delay_ms(1);
    5d58:	4f1d      	ldr	r7, [pc, #116]	; (5dd0 <grid_sys_get_hwcfg+0xe4>)
    5d5a:	e00c      	b.n	5d76 <grid_sys_get_hwcfg+0x8a>
			if(i!=7){
    5d5c:	2e07      	cmp	r6, #7
    5d5e:	d027      	beq.n	5db0 <grid_sys_get_hwcfg+0xc4>
    5d60:	f44f 4480 	mov.w	r4, #16384	; 0x4000
    5d64:	f8c5 4098 	str.w	r4, [r5, #152]	; 0x98
				delay_ms(1);
    5d68:	2001      	movs	r0, #1
    5d6a:	47b8      	blx	r7
	((Port *)hw)->Group[submodule_index].OUTCLR.reg = mask;
    5d6c:	f8c5 4094 	str.w	r4, [r5, #148]	; 0x94
    5d70:	3601      	adds	r6, #1
		for(uint8_t i = 0; i<8; i++){ // now we need to shift in the remaining 7 values
    5d72:	2e08      	cmp	r6, #8
    5d74:	d01c      	beq.n	5db0 <grid_sys_get_hwcfg+0xc4>
	((Port *)hw)->Group[submodule_index].OUTSET.reg = mask;
    5d76:	f8c5 9098 	str.w	r9, [r5, #152]	; 0x98
			delay_ms(1);
    5d7a:	2001      	movs	r0, #1
    5d7c:	47b8      	blx	r7
 */
static inline uint32_t _gpio_get_level(const enum gpio_port port)
{
	uint32_t tmp;

	CRITICAL_SECTION_ENTER();
    5d7e:	a801      	add	r0, sp, #4
    5d80:	4b14      	ldr	r3, [pc, #80]	; (5dd4 <grid_sys_get_hwcfg+0xe8>)
    5d82:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    5d84:	f8d5 2080 	ldr.w	r2, [r5, #128]	; 0x80
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    5d88:	f8d5 30a0 	ldr.w	r3, [r5, #160]	; 0xa0
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    5d8c:	f8d5 4090 	ldr.w	r4, [r5, #144]	; 0x90

	uint32_t dir_tmp = hri_port_read_DIR_reg(PORT, port);

	tmp = hri_port_read_IN_reg(PORT, port) & ~dir_tmp;
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    5d90:	405c      	eors	r4, r3
    5d92:	4014      	ands	r4, r2
    5d94:	405c      	eors	r4, r3

	CRITICAL_SECTION_LEAVE();
    5d96:	a801      	add	r0, sp, #4
    5d98:	4b0f      	ldr	r3, [pc, #60]	; (5dd8 <grid_sys_get_hwcfg+0xec>)
    5d9a:	4798      	blx	r3
			if(gpio_get_pin_level(HWCFG_DATA)){
    5d9c:	f414 4f00 	tst.w	r4, #32768	; 0x8000
    5da0:	d0dc      	beq.n	5d5c <grid_sys_get_hwcfg+0x70>
				hwcfg_value |= (1<<i);
    5da2:	2301      	movs	r3, #1
    5da4:	40b3      	lsls	r3, r6
    5da6:	ea43 0808 	orr.w	r8, r3, r8
    5daa:	fa5f f888 	uxtb.w	r8, r8
    5dae:	e7d5      	b.n	5d5c <grid_sys_get_hwcfg+0x70>
		grid_sys_hwfcg = hwcfg_value;
    5db0:	4b03      	ldr	r3, [pc, #12]	; (5dc0 <grid_sys_get_hwcfg+0xd4>)
    5db2:	f8c3 8000 	str.w	r8, [r3]
}
    5db6:	4b02      	ldr	r3, [pc, #8]	; (5dc0 <grid_sys_get_hwcfg+0xd4>)
    5db8:	6818      	ldr	r0, [r3, #0]
    5dba:	b003      	add	sp, #12
    5dbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    5dc0:	20000344 	.word	0x20000344
    5dc4:	41008000 	.word	0x41008000
    5dc8:	40002000 	.word	0x40002000
    5dcc:	40028000 	.word	0x40028000
    5dd0:	00007e01 	.word	0x00007e01
    5dd4:	00007d81 	.word	0x00007d81
    5dd8:	00007d8f 	.word	0x00007d8f

00005ddc <grid_msg_calculate_checksum_of_packet_string>:
}

uint8_t grid_msg_calculate_checksum_of_packet_string(uint8_t* str, uint32_t length){
	
	uint8_t checksum = 0;
	for (uint32_t i=0; i<length-3; i++){
    5ddc:	2903      	cmp	r1, #3
    5dde:	d009      	beq.n	5df4 <grid_msg_calculate_checksum_of_packet_string+0x18>
    5de0:	1e43      	subs	r3, r0, #1
    5de2:	3904      	subs	r1, #4
    5de4:	4401      	add	r1, r0
    5de6:	2000      	movs	r0, #0
		checksum ^= str[i];
    5de8:	f813 2f01 	ldrb.w	r2, [r3, #1]!
    5dec:	4050      	eors	r0, r2
	for (uint32_t i=0; i<length-3; i++){
    5dee:	428b      	cmp	r3, r1
    5df0:	d1fa      	bne.n	5de8 <grid_msg_calculate_checksum_of_packet_string+0xc>
    5df2:	4770      	bx	lr
	uint8_t checksum = 0;
    5df4:	2000      	movs	r0, #0
	}
	
	return checksum;
	
}
    5df6:	4770      	bx	lr

00005df8 <grid_msg_checksum_read>:
	return checksum;
	
}


uint8_t grid_msg_checksum_read(uint8_t* str, uint32_t length){
    5df8:	b500      	push	{lr}
    5dfa:	b083      	sub	sp, #12
	uint8_t error_flag;
	return grid_sys_read_hex_string_value(&str[length-3], 2, &error_flag);
    5dfc:	1ecb      	subs	r3, r1, #3
    5dfe:	f10d 0207 	add.w	r2, sp, #7
    5e02:	2102      	movs	r1, #2
    5e04:	4418      	add	r0, r3
    5e06:	4b03      	ldr	r3, [pc, #12]	; (5e14 <grid_msg_checksum_read+0x1c>)
    5e08:	4798      	blx	r3
}
    5e0a:	b2c0      	uxtb	r0, r0
    5e0c:	b003      	add	sp, #12
    5e0e:	f85d fb04 	ldr.w	pc, [sp], #4
    5e12:	bf00      	nop
    5e14:	00005c49 	.word	0x00005c49

00005e18 <grid_msg_checksum_write>:

void grid_msg_checksum_write(uint8_t* message, uint32_t length, uint8_t checksum){
    5e18:	b508      	push	{r3, lr}
// 	sprintf(checksum_string, "%02x", checksum);
// 
// 	message[length-3] = checksum_string[0];
// 	message[length-2] = checksum_string[1];
	
	grid_sys_write_hex_string_value(&message[length-3], 2, checksum);
    5e1a:	1ecb      	subs	r3, r1, #3
    5e1c:	2102      	movs	r1, #2
    5e1e:	4418      	add	r0, r3
    5e20:	4b01      	ldr	r3, [pc, #4]	; (5e28 <grid_msg_checksum_write+0x10>)
    5e22:	4798      	blx	r3
    5e24:	bd08      	pop	{r3, pc}
    5e26:	bf00      	nop
    5e28:	00005c89 	.word	0x00005c89

00005e2c <grid_msg_get_parameter>:
}


// MESSAGE PARAMETER FUNCTIONS

uint32_t grid_msg_get_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint8_t* error){
    5e2c:	b510      	push	{r4, lr}
    5e2e:	4614      	mov	r4, r2
		
	return grid_sys_read_hex_string_value(&message[offset], length, error);	
    5e30:	4408      	add	r0, r1
    5e32:	461a      	mov	r2, r3
    5e34:	4621      	mov	r1, r4
    5e36:	4b01      	ldr	r3, [pc, #4]	; (5e3c <grid_msg_get_parameter+0x10>)
    5e38:	4798      	blx	r3
}
    5e3a:	bd10      	pop	{r4, pc}
    5e3c:	00005c49 	.word	0x00005c49

00005e40 <grid_msg_set_parameter>:

uint32_t grid_msg_set_parameter(uint8_t* message, uint8_t offset, uint8_t length, uint32_t value, uint8_t* error){
    5e40:	b510      	push	{r4, lr}
    5e42:	4614      	mov	r4, r2
	
	grid_sys_write_hex_string_value(&message[offset], length, value);
    5e44:	4408      	add	r0, r1
    5e46:	461a      	mov	r2, r3
    5e48:	4621      	mov	r1, r4
    5e4a:	4b01      	ldr	r3, [pc, #4]	; (5e50 <grid_msg_set_parameter+0x10>)
    5e4c:	4798      	blx	r3
	
}
    5e4e:	bd10      	pop	{r4, pc}
    5e50:	00005c89 	.word	0x00005c89

00005e54 <grid_msg_find_recent>:

uint8_t grid_msg_find_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
		
		if (model->recent_messages[i%GRID_SYS_RECENT_MESSAGES_LENGTH] == fingerprint){
    5e54:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    5e56:	4299      	cmp	r1, r3
    5e58:	d00d      	beq.n	5e76 <grid_msg_find_recent+0x22>
    5e5a:	2301      	movs	r3, #1
    5e5c:	f003 021f 	and.w	r2, r3, #31
    5e60:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    5e64:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
    5e66:	428a      	cmp	r2, r1
    5e68:	d007      	beq.n	5e7a <grid_msg_find_recent+0x26>
	for(GRID_SYS_RECENT_MESSAGES_INDEX_T i = 0; i<GRID_SYS_RECENT_MESSAGES_LENGTH; i++){
    5e6a:	3301      	adds	r3, #1
    5e6c:	b2db      	uxtb	r3, r3
    5e6e:	2b20      	cmp	r3, #32
    5e70:	d1f4      	bne.n	5e5c <grid_msg_find_recent+0x8>
			
		}
		
	}
	
	return 0;
    5e72:	2000      	movs	r0, #0
    5e74:	4770      	bx	lr
			return 1;
    5e76:	2001      	movs	r0, #1
    5e78:	4770      	bx	lr
    5e7a:	2001      	movs	r0, #1
}
    5e7c:	4770      	bx	lr

00005e7e <grid_msg_push_recent>:

void grid_msg_push_recent(struct grid_sys_model* model, uint32_t fingerprint){
	
	model->recent_messages_index+=1;
    5e7e:	f890 30ac 	ldrb.w	r3, [r0, #172]	; 0xac
    5e82:	3301      	adds	r3, #1
	model->recent_messages_index%=GRID_SYS_RECENT_MESSAGES_LENGTH;
    5e84:	f003 031f 	and.w	r3, r3, #31
    5e88:	f880 30ac 	strb.w	r3, [r0, #172]	; 0xac
	
	model->recent_messages[model->recent_messages_index] = fingerprint;
    5e8c:	eb00 0083 	add.w	r0, r0, r3, lsl #2
    5e90:	62c1      	str	r1, [r0, #44]	; 0x2c
    5e92:	4770      	bx	lr

00005e94 <grid_ui_model_init>:
	}
	
}


void grid_ui_model_init(struct grid_ui_model* mod, uint8_t bank_list_length){
    5e94:	b538      	push	{r3, r4, r5, lr}
    5e96:	4604      	mov	r4, r0
    5e98:	460d      	mov	r5, r1
	
	mod->status = GRID_UI_STATUS_INITIALIZED;
    5e9a:	2301      	movs	r3, #1
    5e9c:	7003      	strb	r3, [r0, #0]
	
	mod->bank_list_length = bank_list_length;	
    5e9e:	7041      	strb	r1, [r0, #1]
	mod->bank_list = malloc(mod->bank_list_length*sizeof(struct grid_ui_bank));
    5ea0:	0108      	lsls	r0, r1, #4
    5ea2:	4b09      	ldr	r3, [pc, #36]	; (5ec8 <grid_ui_model_init+0x34>)
    5ea4:	4798      	blx	r3
    5ea6:	6060      	str	r0, [r4, #4]
	
	for(uint8_t i=0; i<bank_list_length; i++){
    5ea8:	b16d      	cbz	r5, 5ec6 <grid_ui_model_init+0x32>
    5eaa:	1e69      	subs	r1, r5, #1
    5eac:	b2c9      	uxtb	r1, r1
    5eae:	3101      	adds	r1, #1
    5eb0:	0109      	lsls	r1, r1, #4
    5eb2:	2300      	movs	r3, #0
		
		mod->bank_list[i].status = GRID_UI_STATUS_UNDEFINED;		
    5eb4:	4618      	mov	r0, r3
    5eb6:	6862      	ldr	r2, [r4, #4]
    5eb8:	54d0      	strb	r0, [r2, r3]
		mod->bank_list[i].element_list_length = 0;
    5eba:	6862      	ldr	r2, [r4, #4]
    5ebc:	441a      	add	r2, r3
    5ebe:	7250      	strb	r0, [r2, #9]
    5ec0:	3310      	adds	r3, #16
	for(uint8_t i=0; i<bank_list_length; i++){
    5ec2:	428b      	cmp	r3, r1
    5ec4:	d1f7      	bne.n	5eb6 <grid_ui_model_init+0x22>
    5ec6:	bd38      	pop	{r3, r4, r5, pc}
    5ec8:	0000f6ad 	.word	0x0000f6ad

00005ecc <grid_ui_bank_init>:
		
	}
	
}

void grid_ui_bank_init(struct grid_ui_model* parent, uint8_t index, uint8_t element_list_length){
    5ecc:	b538      	push	{r3, r4, r5, lr}
    5ece:	4615      	mov	r5, r2
	
	struct grid_ui_bank* bank = &parent->bank_list[index];
    5ed0:	010b      	lsls	r3, r1, #4
    5ed2:	6842      	ldr	r2, [r0, #4]
    5ed4:	18d4      	adds	r4, r2, r3
	bank->parent = parent;
    5ed6:	6060      	str	r0, [r4, #4]
	bank->index = index;
    5ed8:	7221      	strb	r1, [r4, #8]
	
	
	bank->status = GRID_UI_STATUS_INITIALIZED;
    5eda:	2101      	movs	r1, #1
    5edc:	54d1      	strb	r1, [r2, r3]
	
	bank->element_list_length = element_list_length;
    5ede:	7265      	strb	r5, [r4, #9]
	bank->element_list = malloc(bank->element_list_length*sizeof(struct grid_ui_element));
    5ee0:	2064      	movs	r0, #100	; 0x64
    5ee2:	fb00 f005 	mul.w	r0, r0, r5
    5ee6:	4b0a      	ldr	r3, [pc, #40]	; (5f10 <grid_ui_bank_init+0x44>)
    5ee8:	4798      	blx	r3
    5eea:	60e0      	str	r0, [r4, #12]
	
	for(uint8_t i=0; i<element_list_length; i++){
    5eec:	b17d      	cbz	r5, 5f0e <grid_ui_bank_init+0x42>
    5eee:	3d01      	subs	r5, #1
    5ef0:	b2ed      	uxtb	r5, r5
    5ef2:	2064      	movs	r0, #100	; 0x64
    5ef4:	fb05 0000 	mla	r0, r5, r0, r0
    5ef8:	2300      	movs	r3, #0
		
		bank->element_list[i].status = GRID_UI_STATUS_UNDEFINED;
    5efa:	4619      	mov	r1, r3
    5efc:	68e2      	ldr	r2, [r4, #12]
    5efe:	54d1      	strb	r1, [r2, r3]
		bank->element_list[i].event_list_length = 0;
    5f00:	68e2      	ldr	r2, [r4, #12]
    5f02:	441a      	add	r2, r3
    5f04:	f882 105c 	strb.w	r1, [r2, #92]	; 0x5c
    5f08:	3364      	adds	r3, #100	; 0x64
	for(uint8_t i=0; i<element_list_length; i++){
    5f0a:	4283      	cmp	r3, r0
    5f0c:	d1f6      	bne.n	5efc <grid_ui_bank_init+0x30>
    5f0e:	bd38      	pop	{r3, r4, r5, pc}
    5f10:	0000f6ad 	.word	0x0000f6ad

00005f14 <grid_ui_nvm_load_all_configuration>:
	grid_msg_packet_send_everywhere(&response);
		

}

void grid_ui_nvm_load_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    5f14:	b508      	push	{r3, lr}
    5f16:	460b      	mov	r3, r1
	
	grid_nvm_ui_bulk_read_init(nvm, ui);
    5f18:	4601      	mov	r1, r0
    5f1a:	4618      	mov	r0, r3
    5f1c:	4b01      	ldr	r3, [pc, #4]	; (5f24 <grid_ui_nvm_load_all_configuration+0x10>)
    5f1e:	4798      	blx	r3
    5f20:	bd08      	pop	{r3, pc}
    5f22:	bf00      	nop
    5f24:	000015f5 	.word	0x000015f5

00005f28 <grid_ui_nvm_clear_all_configuration>:

		
	
}

void grid_ui_nvm_clear_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    5f28:	b508      	push	{r3, lr}
    5f2a:	460b      	mov	r3, r1
	
	grid_nvm_ui_bulk_clear_init(nvm, ui);
    5f2c:	4601      	mov	r1, r0
    5f2e:	4618      	mov	r0, r3
    5f30:	4b01      	ldr	r3, [pc, #4]	; (5f38 <grid_ui_nvm_clear_all_configuration+0x10>)
    5f32:	4798      	blx	r3
    5f34:	bd08      	pop	{r3, pc}
    5f36:	bf00      	nop
    5f38:	00001725 	.word	0x00001725

00005f3c <grid_ui_recall_event_configuration>:

}


uint8_t grid_ui_recall_event_configuration(struct grid_ui_model* ui, uint8_t bank, uint8_t element, enum grid_ui_event_t event_type){
    5f3c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    5f40:	f5ad 7d4f 	sub.w	sp, sp, #828	; 0x33c
    5f44:	460e      	mov	r6, r1
    5f46:	4617      	mov	r7, r2
    5f48:	461c      	mov	r4, r3
	
	struct grid_ui_element* ele = NULL;
	struct grid_ui_event* eve = NULL;
	uint8_t event_index = 255;
	
	if (bank < ui->bank_list_length){
    5f4a:	7843      	ldrb	r3, [r0, #1]
    5f4c:	428b      	cmp	r3, r1
    5f4e:	f240 80af 	bls.w	60b0 <grid_ui_recall_event_configuration+0x174>
		
		if (element < ui->bank_list[bank].element_list_length){
    5f52:	6843      	ldr	r3, [r0, #4]
    5f54:	eb03 1301 	add.w	r3, r3, r1, lsl #4
    5f58:	7a5a      	ldrb	r2, [r3, #9]
    5f5a:	42ba      	cmp	r2, r7
    5f5c:	f240 80a8 	bls.w	60b0 <grid_ui_recall_event_configuration+0x174>
			
			ele = &ui->bank_list[bank].element_list[element];
    5f60:	68da      	ldr	r2, [r3, #12]
    5f62:	2364      	movs	r3, #100	; 0x64
    5f64:	fb03 2307 	mla	r3, r3, r7, r2
			
			for(uint8_t i=0; i<ele->event_list_length; i++){
    5f68:	f893 c05c 	ldrb.w	ip, [r3, #92]	; 0x5c
    5f6c:	f1bc 0f00 	cmp.w	ip, #0
    5f70:	f000 809e 	beq.w	60b0 <grid_ui_recall_event_configuration+0x174>
    5f74:	6e1a      	ldr	r2, [r3, #96]	; 0x60
				if (ele->event_list[i].type == event_type){
    5f76:	2300      	movs	r3, #0
    5f78:	20ff      	movs	r0, #255	; 0xff
    5f7a:	461d      	mov	r5, r3
    5f7c:	fa5f fe83 	uxtb.w	lr, r3
    5f80:	7a91      	ldrb	r1, [r2, #10]
    5f82:	42a1      	cmp	r1, r4
    5f84:	bf08      	it	eq
    5f86:	4670      	moveq	r0, lr
    5f88:	42a1      	cmp	r1, r4
    5f8a:	bf08      	it	eq
    5f8c:	4615      	moveq	r5, r2
    5f8e:	3301      	adds	r3, #1
    5f90:	f502 7286 	add.w	r2, r2, #268	; 0x10c
			for(uint8_t i=0; i<ele->event_list_length; i++){
    5f94:	b2d9      	uxtb	r1, r3
    5f96:	4561      	cmp	r1, ip
    5f98:	d3f0      	bcc.n	5f7c <grid_ui_recall_event_configuration+0x40>
		
		
	}
	
	
	if (event_index != 255){ // OK
    5f9a:	28ff      	cmp	r0, #255	; 0xff
    5f9c:	f000 8088 	beq.w	60b0 <grid_ui_recall_event_configuration+0x174>
		
		struct grid_msg message;

		grid_msg_init(&message);
    5fa0:	a867      	add	r0, sp, #412	; 0x19c
    5fa2:	4b6c      	ldr	r3, [pc, #432]	; (6154 <grid_ui_recall_event_configuration+0x218>)
    5fa4:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    5fa6:	2400      	movs	r4, #0
    5fa8:	9400      	str	r4, [sp, #0]
    5faa:	4623      	mov	r3, r4
    5fac:	227f      	movs	r2, #127	; 0x7f
    5fae:	4611      	mov	r1, r2
    5fb0:	a867      	add	r0, sp, #412	; 0x19c
    5fb2:	4e69      	ldr	r6, [pc, #420]	; (6158 <grid_ui_recall_event_configuration+0x21c>)
    5fb4:	47b0      	blx	r6


		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    5fb6:	f44f 72c8 	mov.w	r2, #400	; 0x190
    5fba:	4621      	mov	r1, r4
    5fbc:	a803      	add	r0, sp, #12
    5fbe:	4b67      	ldr	r3, [pc, #412]	; (615c <grid_ui_recall_event_configuration+0x220>)
    5fc0:	4798      	blx	r3
		uint32_t offset = 0;



		// BANK ENABLED
		offset = grid_msg_body_get_length(&message);
    5fc2:	a867      	add	r0, sp, #412	; 0x19c
    5fc4:	4f66      	ldr	r7, [pc, #408]	; (6160 <grid_ui_recall_event_configuration+0x224>)
    5fc6:	47b8      	blx	r7
    5fc8:	4606      	mov	r6, r0

		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    5fca:	2380      	movs	r3, #128	; 0x80
    5fcc:	2202      	movs	r2, #2
    5fce:	4965      	ldr	r1, [pc, #404]	; (6164 <grid_ui_recall_event_configuration+0x228>)
    5fd0:	a803      	add	r0, sp, #12
    5fd2:	4c65      	ldr	r4, [pc, #404]	; (6168 <grid_ui_recall_event_configuration+0x22c>)
    5fd4:	47a0      	blx	r4
		payload_length = strlen(payload);
    5fd6:	a803      	add	r0, sp, #12
    5fd8:	4b64      	ldr	r3, [pc, #400]	; (616c <grid_ui_recall_event_configuration+0x230>)
    5fda:	4798      	blx	r3

		grid_msg_body_append_text(&message, payload, payload_length);
    5fdc:	b2c2      	uxtb	r2, r0
    5fde:	a903      	add	r1, sp, #12
    5fe0:	a867      	add	r0, sp, #412	; 0x19c
    5fe2:	4b63      	ldr	r3, [pc, #396]	; (6170 <grid_ui_recall_event_configuration+0x234>)
    5fe4:	4798      	blx	r3

		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_REPORT_code);
    5fe6:	230d      	movs	r3, #13
    5fe8:	9300      	str	r3, [sp, #0]
    5fea:	2301      	movs	r3, #1
    5fec:	2204      	movs	r2, #4
    5fee:	4631      	mov	r1, r6
    5ff0:	a867      	add	r0, sp, #412	; 0x19c
    5ff2:	4c60      	ldr	r4, [pc, #384]	; (6174 <grid_ui_recall_event_configuration+0x238>)
    5ff4:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, eve->parent->parent->index);
    5ff6:	686b      	ldr	r3, [r5, #4]
    5ff8:	685b      	ldr	r3, [r3, #4]
    5ffa:	7a1b      	ldrb	r3, [r3, #8]
    5ffc:	9300      	str	r3, [sp, #0]
    5ffe:	2302      	movs	r3, #2
    6000:	2205      	movs	r2, #5
    6002:	4631      	mov	r1, r6
    6004:	a867      	add	r0, sp, #412	; 0x19c
    6006:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, eve->parent->index);
    6008:	686b      	ldr	r3, [r5, #4]
    600a:	7a1b      	ldrb	r3, [r3, #8]
    600c:	9300      	str	r3, [sp, #0]
    600e:	2302      	movs	r3, #2
    6010:	2207      	movs	r2, #7
    6012:	4631      	mov	r1, r6
    6014:	a867      	add	r0, sp, #412	; 0x19c
    6016:	47a0      	blx	r4
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eve->type);
    6018:	7aab      	ldrb	r3, [r5, #10]
    601a:	9300      	str	r3, [sp, #0]
    601c:	2302      	movs	r3, #2
    601e:	2209      	movs	r2, #9
    6020:	4631      	mov	r1, r6
    6022:	a867      	add	r0, sp, #412	; 0x19c
    6024:	47a0      	blx	r4

		offset = grid_msg_body_get_length(&message);
    6026:	a867      	add	r0, sp, #412	; 0x19c
    6028:	47b8      	blx	r7
    602a:	4606      	mov	r6, r0
		grid_msg_body_append_text_escaped(&message, eve->action_string, eve->action_string_length);
    602c:	6c6a      	ldr	r2, [r5, #68]	; 0x44
    602e:	f105 0148 	add.w	r1, r5, #72	; 0x48
    6032:	a867      	add	r0, sp, #412	; 0x19c
    6034:	4b50      	ldr	r3, [pc, #320]	; (6178 <grid_ui_recall_event_configuration+0x23c>)
    6036:	4798      	blx	r3

		for(uint8_t t=0; t<eve->action_parameter_count; t++){
    6038:	f895 30c0 	ldrb.w	r3, [r5, #192]	; 0xc0
    603c:	b30b      	cbz	r3, 6082 <grid_ui_recall_event_configuration+0x146>
    603e:	2400      	movs	r4, #0
				
			uint8_t	 parameter_group   = eve->action_parameter_list[t].group;
			uint8_t	 parameter_address = eve->action_parameter_list[t].address;
				
				
			message.body[offset + parameter_offset] = parameter_group;
    6040:	ab67      	add	r3, sp, #412	; 0x19c
    6042:	eb03 0806 	add.w	r8, r3, r6
			grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    6046:	4f4b      	ldr	r7, [pc, #300]	; (6174 <grid_ui_recall_event_configuration+0x238>)
			uint32_t parameter_offset  = eve->action_parameter_list[t].offset;
    6048:	eb04 0184 	add.w	r1, r4, r4, lsl #2
    604c:	4429      	add	r1, r5
    604e:	f891 20c5 	ldrb.w	r2, [r1, #197]	; 0xc5
			uint8_t	 parameter_lenght  = eve->action_parameter_list[t].length;
    6052:	f891 30c4 	ldrb.w	r3, [r1, #196]	; 0xc4
			uint8_t	 parameter_group   = eve->action_parameter_list[t].group;
    6056:	f891 e0c2 	ldrb.w	lr, [r1, #194]	; 0xc2
			uint8_t	 parameter_address = eve->action_parameter_list[t].address;
    605a:	f891 10c3 	ldrb.w	r1, [r1, #195]	; 0xc3
			message.body[offset + parameter_offset] = parameter_group;
    605e:	eb08 0002 	add.w	r0, r8, r2
    6062:	f880 e014 	strb.w	lr, [r0, #20]
			grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    6066:	3b01      	subs	r3, #1
    6068:	3201      	adds	r2, #1
    606a:	9100      	str	r1, [sp, #0]
    606c:	b2db      	uxtb	r3, r3
    606e:	b2d2      	uxtb	r2, r2
    6070:	4631      	mov	r1, r6
    6072:	a867      	add	r0, sp, #412	; 0x19c
    6074:	47b8      	blx	r7
		for(uint8_t t=0; t<eve->action_parameter_count; t++){
    6076:	3401      	adds	r4, #1
    6078:	b2e4      	uxtb	r4, r4
    607a:	f895 30c0 	ldrb.w	r3, [r5, #192]	; 0xc0
    607e:	42a3      	cmp	r3, r4
    6080:	d8e2      	bhi.n	6048 <grid_ui_recall_event_configuration+0x10c>
		}




		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    6082:	2203      	movs	r2, #3
    6084:	493d      	ldr	r1, [pc, #244]	; (617c <grid_ui_recall_event_configuration+0x240>)
    6086:	a803      	add	r0, sp, #12
    6088:	4b37      	ldr	r3, [pc, #220]	; (6168 <grid_ui_recall_event_configuration+0x22c>)
    608a:	4798      	blx	r3
		payload_length = strlen(payload);
    608c:	a803      	add	r0, sp, #12
    608e:	4b37      	ldr	r3, [pc, #220]	; (616c <grid_ui_recall_event_configuration+0x230>)
    6090:	4798      	blx	r3

		grid_msg_body_append_text(&message, payload, payload_length);
    6092:	b2c2      	uxtb	r2, r0
    6094:	a903      	add	r1, sp, #12
    6096:	a867      	add	r0, sp, #412	; 0x19c
    6098:	4b35      	ldr	r3, [pc, #212]	; (6170 <grid_ui_recall_event_configuration+0x234>)
    609a:	4798      	blx	r3


		grid_msg_packet_close(&message);
    609c:	a867      	add	r0, sp, #412	; 0x19c
    609e:	4b38      	ldr	r3, [pc, #224]	; (6180 <grid_ui_recall_event_configuration+0x244>)
    60a0:	4798      	blx	r3
		grid_msg_packet_send_everywhere(&message);
    60a2:	a867      	add	r0, sp, #412	; 0x19c
    60a4:	4b37      	ldr	r3, [pc, #220]	; (6184 <grid_ui_recall_event_configuration+0x248>)
    60a6:	4798      	blx	r3
		
		
	}

	
}
    60a8:	f50d 7d4f 	add.w	sp, sp, #828	; 0x33c
    60ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_msg_init(&message);
    60b0:	a867      	add	r0, sp, #412	; 0x19c
    60b2:	4b28      	ldr	r3, [pc, #160]	; (6154 <grid_ui_recall_event_configuration+0x218>)
    60b4:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    60b6:	2500      	movs	r5, #0
    60b8:	9500      	str	r5, [sp, #0]
    60ba:	462b      	mov	r3, r5
    60bc:	227f      	movs	r2, #127	; 0x7f
    60be:	4611      	mov	r1, r2
    60c0:	a867      	add	r0, sp, #412	; 0x19c
    60c2:	f8df 8094 	ldr.w	r8, [pc, #148]	; 6158 <grid_ui_recall_event_configuration+0x21c>
    60c6:	47c0      	blx	r8
		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    60c8:	f44f 72c8 	mov.w	r2, #400	; 0x190
    60cc:	4629      	mov	r1, r5
    60ce:	a803      	add	r0, sp, #12
    60d0:	4b22      	ldr	r3, [pc, #136]	; (615c <grid_ui_recall_event_configuration+0x220>)
    60d2:	4798      	blx	r3
		offset = grid_msg_body_get_length(&message);
    60d4:	a867      	add	r0, sp, #412	; 0x19c
    60d6:	4b22      	ldr	r3, [pc, #136]	; (6160 <grid_ui_recall_event_configuration+0x224>)
    60d8:	4798      	blx	r3
    60da:	4680      	mov	r8, r0
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    60dc:	2380      	movs	r3, #128	; 0x80
    60de:	2202      	movs	r2, #2
    60e0:	4920      	ldr	r1, [pc, #128]	; (6164 <grid_ui_recall_event_configuration+0x228>)
    60e2:	a803      	add	r0, sp, #12
    60e4:	f8df b080 	ldr.w	fp, [pc, #128]	; 6168 <grid_ui_recall_event_configuration+0x22c>
    60e8:	47d8      	blx	fp
		payload_length = strlen(payload);
    60ea:	a803      	add	r0, sp, #12
    60ec:	f8df a07c 	ldr.w	sl, [pc, #124]	; 616c <grid_ui_recall_event_configuration+0x230>
    60f0:	47d0      	blx	sl
		grid_msg_body_append_text(&message, payload, payload_length);
    60f2:	b2c2      	uxtb	r2, r0
    60f4:	a903      	add	r1, sp, #12
    60f6:	a867      	add	r0, sp, #412	; 0x19c
    60f8:	f8df 9074 	ldr.w	r9, [pc, #116]	; 6170 <grid_ui_recall_event_configuration+0x234>
    60fc:	47c8      	blx	r9
		grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    60fe:	230b      	movs	r3, #11
    6100:	9300      	str	r3, [sp, #0]
    6102:	2301      	movs	r3, #1
    6104:	2204      	movs	r2, #4
    6106:	4641      	mov	r1, r8
    6108:	a867      	add	r0, sp, #412	; 0x19c
    610a:	4d1a      	ldr	r5, [pc, #104]	; (6174 <grid_ui_recall_event_configuration+0x238>)
    610c:	47a8      	blx	r5
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, bank);
    610e:	9600      	str	r6, [sp, #0]
    6110:	2302      	movs	r3, #2
    6112:	2205      	movs	r2, #5
    6114:	4641      	mov	r1, r8
    6116:	a867      	add	r0, sp, #412	; 0x19c
    6118:	47a8      	blx	r5
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, element);
    611a:	9700      	str	r7, [sp, #0]
    611c:	2302      	movs	r3, #2
    611e:	2207      	movs	r2, #7
    6120:	4641      	mov	r1, r8
    6122:	a867      	add	r0, sp, #412	; 0x19c
    6124:	47a8      	blx	r5
		grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, event_type);
    6126:	9400      	str	r4, [sp, #0]
    6128:	2302      	movs	r3, #2
    612a:	2209      	movs	r2, #9
    612c:	4641      	mov	r1, r8
    612e:	a867      	add	r0, sp, #412	; 0x19c
    6130:	47a8      	blx	r5
		sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    6132:	2203      	movs	r2, #3
    6134:	4911      	ldr	r1, [pc, #68]	; (617c <grid_ui_recall_event_configuration+0x240>)
    6136:	a803      	add	r0, sp, #12
    6138:	47d8      	blx	fp
		payload_length = strlen(payload);
    613a:	a803      	add	r0, sp, #12
    613c:	47d0      	blx	sl
		grid_msg_body_append_text(&message, payload, payload_length);
    613e:	b2c2      	uxtb	r2, r0
    6140:	a903      	add	r1, sp, #12
    6142:	a867      	add	r0, sp, #412	; 0x19c
    6144:	47c8      	blx	r9
		grid_msg_packet_close(&message);
    6146:	a867      	add	r0, sp, #412	; 0x19c
    6148:	4b0d      	ldr	r3, [pc, #52]	; (6180 <grid_ui_recall_event_configuration+0x244>)
    614a:	4798      	blx	r3
		grid_msg_packet_send_everywhere(&message);		
    614c:	a867      	add	r0, sp, #412	; 0x19c
    614e:	4b0d      	ldr	r3, [pc, #52]	; (6184 <grid_ui_recall_event_configuration+0x248>)
    6150:	4798      	blx	r3
    6152:	e7a9      	b.n	60a8 <grid_ui_recall_event_configuration+0x16c>
    6154:	00001369 	.word	0x00001369
    6158:	000013b1 	.word	0x000013b1
    615c:	0000f6d3 	.word	0x0000f6d3
    6160:	000012b3 	.word	0x000012b3
    6164:	00011058 	.word	0x00011058
    6168:	0000fb29 	.word	0x0000fb29
    616c:	0000fb71 	.word	0x0000fb71
    6170:	000012b9 	.word	0x000012b9
    6174:	00001351 	.word	0x00001351
    6178:	000012e7 	.word	0x000012e7
    617c:	00010ccc 	.word	0x00010ccc
    6180:	000014b1 	.word	0x000014b1
    6184:	00001595 	.word	0x00001595

00006188 <grid_ui_nvm_store_event_configuration>:



uint8_t grid_ui_nvm_store_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    6188:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    618c:	f5ad 7d4f 	sub.w	sp, sp, #828	; 0x33c
    6190:	4688      	mov	r8, r1
    6192:	4617      	mov	r7, r2
	

	struct grid_msg message;

	grid_msg_init(&message);
    6194:	a867      	add	r0, sp, #412	; 0x19c
    6196:	4b64      	ldr	r3, [pc, #400]	; (6328 <grid_ui_nvm_store_event_configuration+0x1a0>)
    6198:	4798      	blx	r3
	grid_msg_init_header(&message, GRID_SYS_LOCAL_POSITION, GRID_SYS_LOCAL_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    619a:	2400      	movs	r4, #0
    619c:	9400      	str	r4, [sp, #0]
    619e:	4623      	mov	r3, r4
    61a0:	22ff      	movs	r2, #255	; 0xff
    61a2:	4611      	mov	r1, r2
    61a4:	a867      	add	r0, sp, #412	; 0x19c
    61a6:	4d61      	ldr	r5, [pc, #388]	; (632c <grid_ui_nvm_store_event_configuration+0x1a4>)
    61a8:	47a8      	blx	r5


	uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};
    61aa:	f44f 72c8 	mov.w	r2, #400	; 0x190
    61ae:	4621      	mov	r1, r4
    61b0:	a803      	add	r0, sp, #12
    61b2:	4b5f      	ldr	r3, [pc, #380]	; (6330 <grid_ui_nvm_store_event_configuration+0x1a8>)
    61b4:	4798      	blx	r3
	uint32_t offset = 0;



	// BANK ENABLED
	offset = grid_msg_body_get_length(&message);
    61b6:	a867      	add	r0, sp, #412	; 0x19c
    61b8:	4e5e      	ldr	r6, [pc, #376]	; (6334 <grid_ui_nvm_store_event_configuration+0x1ac>)
    61ba:	47b0      	blx	r6
    61bc:	4605      	mov	r5, r0

	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_start);
    61be:	2380      	movs	r3, #128	; 0x80
    61c0:	2202      	movs	r2, #2
    61c2:	495d      	ldr	r1, [pc, #372]	; (6338 <grid_ui_nvm_store_event_configuration+0x1b0>)
    61c4:	a803      	add	r0, sp, #12
    61c6:	4c5d      	ldr	r4, [pc, #372]	; (633c <grid_ui_nvm_store_event_configuration+0x1b4>)
    61c8:	47a0      	blx	r4
	payload_length = strlen(payload);
    61ca:	a803      	add	r0, sp, #12
    61cc:	4b5c      	ldr	r3, [pc, #368]	; (6340 <grid_ui_nvm_store_event_configuration+0x1b8>)
    61ce:	4798      	blx	r3

	grid_msg_body_append_text(&message, payload, payload_length);
    61d0:	b2c2      	uxtb	r2, r0
    61d2:	a903      	add	r1, sp, #12
    61d4:	a867      	add	r0, sp, #412	; 0x19c
    61d6:	4b5b      	ldr	r3, [pc, #364]	; (6344 <grid_ui_nvm_store_event_configuration+0x1bc>)
    61d8:	4798      	blx	r3

	grid_msg_text_set_parameter(&message, offset, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_EXECUTE_code);
    61da:	230e      	movs	r3, #14
    61dc:	9300      	str	r3, [sp, #0]
    61de:	2301      	movs	r3, #1
    61e0:	2204      	movs	r2, #4
    61e2:	4629      	mov	r1, r5
    61e4:	a867      	add	r0, sp, #412	; 0x19c
    61e6:	4c58      	ldr	r4, [pc, #352]	; (6348 <grid_ui_nvm_store_event_configuration+0x1c0>)
    61e8:	47a0      	blx	r4
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_offset, GRID_CLASS_CONFIGURATION_BANKNUMBER_length, eve->parent->parent->index);
    61ea:	687b      	ldr	r3, [r7, #4]
    61ec:	685b      	ldr	r3, [r3, #4]
    61ee:	7a1b      	ldrb	r3, [r3, #8]
    61f0:	9300      	str	r3, [sp, #0]
    61f2:	2302      	movs	r3, #2
    61f4:	2205      	movs	r2, #5
    61f6:	4629      	mov	r1, r5
    61f8:	a867      	add	r0, sp, #412	; 0x19c
    61fa:	47a0      	blx	r4
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_offset, GRID_CLASS_CONFIGURATION_ELEMENTNUMBER_length, eve->parent->index);
    61fc:	687b      	ldr	r3, [r7, #4]
    61fe:	7a1b      	ldrb	r3, [r3, #8]
    6200:	9300      	str	r3, [sp, #0]
    6202:	2302      	movs	r3, #2
    6204:	2207      	movs	r2, #7
    6206:	4629      	mov	r1, r5
    6208:	a867      	add	r0, sp, #412	; 0x19c
    620a:	47a0      	blx	r4
	grid_msg_text_set_parameter(&message, offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_offset, GRID_CLASS_CONFIGURATION_EVENTTYPE_length, eve->type);
    620c:	7abb      	ldrb	r3, [r7, #10]
    620e:	9300      	str	r3, [sp, #0]
    6210:	2302      	movs	r3, #2
    6212:	2209      	movs	r2, #9
    6214:	4629      	mov	r1, r5
    6216:	a867      	add	r0, sp, #412	; 0x19c
    6218:	47a0      	blx	r4

	offset = grid_msg_body_get_length(&message);
    621a:	a867      	add	r0, sp, #412	; 0x19c
    621c:	47b0      	blx	r6
    621e:	4605      	mov	r5, r0
	grid_msg_body_append_text_escaped(&message, eve->action_string, eve->action_string_length);
    6220:	6c7a      	ldr	r2, [r7, #68]	; 0x44
    6222:	f107 0148 	add.w	r1, r7, #72	; 0x48
    6226:	a867      	add	r0, sp, #412	; 0x19c
    6228:	4b48      	ldr	r3, [pc, #288]	; (634c <grid_ui_nvm_store_event_configuration+0x1c4>)
    622a:	4798      	blx	r3

	for(uint8_t t=0; t<eve->action_parameter_count; t++){
    622c:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
    6230:	b30b      	cbz	r3, 6276 <grid_ui_nvm_store_event_configuration+0xee>
    6232:	2400      	movs	r4, #0
	
		uint8_t	 parameter_group   = eve->action_parameter_list[t].group;
		uint8_t	 parameter_address = eve->action_parameter_list[t].address;
	
	
		message.body[offset + parameter_offset] = parameter_group;
    6234:	ab67      	add	r3, sp, #412	; 0x19c
    6236:	eb03 0905 	add.w	r9, r3, r5
		grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    623a:	4e43      	ldr	r6, [pc, #268]	; (6348 <grid_ui_nvm_store_event_configuration+0x1c0>)
		uint32_t parameter_offset  = eve->action_parameter_list[t].offset;
    623c:	eb04 0184 	add.w	r1, r4, r4, lsl #2
    6240:	4439      	add	r1, r7
    6242:	f891 20c5 	ldrb.w	r2, [r1, #197]	; 0xc5
		uint8_t	 parameter_lenght  = eve->action_parameter_list[t].length;
    6246:	f891 30c4 	ldrb.w	r3, [r1, #196]	; 0xc4
		uint8_t	 parameter_address = eve->action_parameter_list[t].address;
    624a:	f891 00c3 	ldrb.w	r0, [r1, #195]	; 0xc3
		message.body[offset + parameter_offset] = parameter_group;
    624e:	eb09 0e02 	add.w	lr, r9, r2
    6252:	f891 10c2 	ldrb.w	r1, [r1, #194]	; 0xc2
    6256:	f88e 1014 	strb.w	r1, [lr, #20]
		grid_msg_text_set_parameter(&message, offset, parameter_offset+1, parameter_lenght-1, parameter_address);
    625a:	3b01      	subs	r3, #1
    625c:	3201      	adds	r2, #1
    625e:	9000      	str	r0, [sp, #0]
    6260:	b2db      	uxtb	r3, r3
    6262:	b2d2      	uxtb	r2, r2
    6264:	4629      	mov	r1, r5
    6266:	a867      	add	r0, sp, #412	; 0x19c
    6268:	47b0      	blx	r6
	for(uint8_t t=0; t<eve->action_parameter_count; t++){
    626a:	3401      	adds	r4, #1
    626c:	b2e4      	uxtb	r4, r4
    626e:	f897 30c0 	ldrb.w	r3, [r7, #192]	; 0xc0
    6272:	42a3      	cmp	r3, r4
    6274:	d8e2      	bhi.n	623c <grid_ui_nvm_store_event_configuration+0xb4>
	}




	sprintf(payload, GRID_CLASS_CONFIGURATION_frame_end);
    6276:	2203      	movs	r2, #3
    6278:	4935      	ldr	r1, [pc, #212]	; (6350 <grid_ui_nvm_store_event_configuration+0x1c8>)
    627a:	a803      	add	r0, sp, #12
    627c:	4b2f      	ldr	r3, [pc, #188]	; (633c <grid_ui_nvm_store_event_configuration+0x1b4>)
    627e:	4798      	blx	r3
	payload_length = strlen(payload);
    6280:	a803      	add	r0, sp, #12
    6282:	4b2f      	ldr	r3, [pc, #188]	; (6340 <grid_ui_nvm_store_event_configuration+0x1b8>)
    6284:	4798      	blx	r3

	grid_msg_body_append_text(&message, payload, payload_length);
    6286:	b2c2      	uxtb	r2, r0
    6288:	a903      	add	r1, sp, #12
    628a:	a867      	add	r0, sp, #412	; 0x19c
    628c:	4b2d      	ldr	r3, [pc, #180]	; (6344 <grid_ui_nvm_store_event_configuration+0x1bc>)
    628e:	4798      	blx	r3


	grid_msg_packet_close(&message);
    6290:	a867      	add	r0, sp, #412	; 0x19c
    6292:	4b30      	ldr	r3, [pc, #192]	; (6354 <grid_ui_nvm_store_event_configuration+0x1cc>)
    6294:	4798      	blx	r3

	grid_nvm_clear_write_buffer(nvm);
    6296:	4640      	mov	r0, r8
    6298:	4b2f      	ldr	r3, [pc, #188]	; (6358 <grid_ui_nvm_store_event_configuration+0x1d0>)
    629a:	4798      	blx	r3

	uint32_t message_length = grid_msg_packet_get_length(&message);
    629c:	a867      	add	r0, sp, #412	; 0x19c
    629e:	4b2f      	ldr	r3, [pc, #188]	; (635c <grid_ui_nvm_store_event_configuration+0x1d4>)
    62a0:	4798      	blx	r3

	if (message_length){
    62a2:	4606      	mov	r6, r0
    62a4:	b170      	cbz	r0, 62c4 <grid_ui_nvm_store_event_configuration+0x13c>

		nvm->write_buffer_length = message_length;
    62a6:	f8c8 0418 	str.w	r0, [r8, #1048]	; 0x418
    62aa:	f208 2517 	addw	r5, r8, #535	; 0x217
    62ae:	2400      	movs	r4, #0
	
		for(uint32_t i = 0; i<message_length; i++){
		
			nvm->write_buffer[i] = grid_msg_packet_send_char(&message, i);
    62b0:	f8df 90b8 	ldr.w	r9, [pc, #184]	; 636c <grid_ui_nvm_store_event_configuration+0x1e4>
    62b4:	4621      	mov	r1, r4
    62b6:	a867      	add	r0, sp, #412	; 0x19c
    62b8:	47c8      	blx	r9
    62ba:	f805 0f01 	strb.w	r0, [r5, #1]!
		for(uint32_t i = 0; i<message_length; i++){
    62be:	3401      	adds	r4, #1
    62c0:	42a6      	cmp	r6, r4
    62c2:	d1f7      	bne.n	62b4 <grid_ui_nvm_store_event_configuration+0x12c>
		}

	}

	uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);
    62c4:	4639      	mov	r1, r7
    62c6:	4640      	mov	r0, r8
    62c8:	4b25      	ldr	r3, [pc, #148]	; (6360 <grid_ui_nvm_store_event_configuration+0x1d8>)
    62ca:	4798      	blx	r3
	nvm->write_target_address = GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset;
    62cc:	f500 6180 	add.w	r1, r0, #1024	; 0x400
    62d0:	0249      	lsls	r1, r1, #9
    62d2:	f8c8 1420 	str.w	r1, [r8, #1056]	; 0x420
	int status = 0;
	
	
	uint8_t debugtext[200] = {0};

	if (eve->cfg_default_flag == 1 && eve->cfg_flashempty_flag == 0){
    62d6:	f8b7 3108 	ldrh.w	r3, [r7, #264]	; 0x108
    62da:	2b01      	cmp	r3, #1
    62dc:	d00e      	beq.n	62fc <grid_ui_nvm_store_event_configuration+0x174>
	int status = 0;
    62de:	2000      	movs	r0, #0
		eve->cfg_flashempty_flag = 1;
		status = 1;
	}
	
	
	if (eve->cfg_default_flag == 0 && eve->cfg_changed_flag == 1){
    62e0:	f897 3108 	ldrb.w	r3, [r7, #264]	; 0x108
    62e4:	b91b      	cbnz	r3, 62ee <grid_ui_nvm_store_event_configuration+0x166>
    62e6:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
    62ea:	2b01      	cmp	r3, #1
    62ec:	d00f      	beq.n	630e <grid_ui_nvm_store_event_configuration+0x186>
	}


	//grid_debug_print_text(debugtext);

	eve->cfg_changed_flag = 0;
    62ee:	2300      	movs	r3, #0
    62f0:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
	
	return status;
	
}
    62f4:	f50d 7d4f 	add.w	sp, sp, #828	; 0x33c
    62f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
		flash_erase(nvm->flash, nvm->write_target_address, 1);
    62fc:	2201      	movs	r2, #1
    62fe:	f8d8 0000 	ldr.w	r0, [r8]
    6302:	4b18      	ldr	r3, [pc, #96]	; (6364 <grid_ui_nvm_store_event_configuration+0x1dc>)
    6304:	4798      	blx	r3
		eve->cfg_flashempty_flag = 1;
    6306:	2001      	movs	r0, #1
    6308:	f887 0109 	strb.w	r0, [r7, #265]	; 0x109
    630c:	e7e8      	b.n	62e0 <grid_ui_nvm_store_event_configuration+0x158>
		flash_write(nvm->flash, nvm->write_target_address, nvm->write_buffer, GRID_NVM_PAGE_SIZE);
    630e:	f44f 7300 	mov.w	r3, #512	; 0x200
    6312:	f508 7206 	add.w	r2, r8, #536	; 0x218
    6316:	f8d8 1420 	ldr.w	r1, [r8, #1056]	; 0x420
    631a:	f8d8 0000 	ldr.w	r0, [r8]
    631e:	4c12      	ldr	r4, [pc, #72]	; (6368 <grid_ui_nvm_store_event_configuration+0x1e0>)
    6320:	47a0      	blx	r4
		status = 1;
    6322:	2001      	movs	r0, #1
    6324:	e7e3      	b.n	62ee <grid_ui_nvm_store_event_configuration+0x166>
    6326:	bf00      	nop
    6328:	00001369 	.word	0x00001369
    632c:	000013b1 	.word	0x000013b1
    6330:	0000f6d3 	.word	0x0000f6d3
    6334:	000012b3 	.word	0x000012b3
    6338:	00011058 	.word	0x00011058
    633c:	0000fb29 	.word	0x0000fb29
    6340:	0000fb71 	.word	0x0000fb71
    6344:	000012b9 	.word	0x000012b9
    6348:	00001351 	.word	0x00001351
    634c:	000012e7 	.word	0x000012e7
    6350:	00010ccc 	.word	0x00010ccc
    6354:	000014b1 	.word	0x000014b1
    6358:	00001875 	.word	0x00001875
    635c:	000012a1 	.word	0x000012a1
    6360:	000018e5 	.word	0x000018e5
    6364:	0000801d 	.word	0x0000801d
    6368:	00007f65 	.word	0x00007f65
    636c:	00001473 	.word	0x00001473

00006370 <grid_ui_nvm_store_all_configuration>:
void grid_ui_nvm_store_all_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm){
    6370:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6374:	b0f1      	sub	sp, #452	; 0x1c4
    6376:	9003      	str	r0, [sp, #12]
    6378:	9104      	str	r1, [sp, #16]
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    637a:	7843      	ldrb	r3, [r0, #1]
    637c:	2b00      	cmp	r3, #0
    637e:	d07f      	beq.n	6480 <grid_ui_nvm_store_all_configuration+0x110>
    6380:	2300      	movs	r3, #0
    6382:	9305      	str	r3, [sp, #20]
    6384:	4699      	mov	r9, r3
					if (grid_ui_nvm_store_event_configuration(ui, nvm, eve)){
    6386:	f8df b15c 	ldr.w	fp, [pc, #348]	; 64e4 <grid_ui_nvm_store_all_configuration+0x174>
    638a:	e031      	b.n	63f0 <grid_ui_nvm_store_all_configuration+0x80>
			for (uint8_t k=0; k<ele->event_list_length; k++){
    638c:	3401      	adds	r4, #1
    638e:	b2e4      	uxtb	r4, r4
    6390:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
    6394:	42a3      	cmp	r3, r4
    6396:	d90d      	bls.n	63b4 <grid_ui_nvm_store_all_configuration+0x44>
				struct grid_ui_event* eve = &ele->event_list[k];
    6398:	6e2a      	ldr	r2, [r5, #96]	; 0x60
    639a:	fb07 2204 	mla	r2, r7, r4, r2
				if (eve->cfg_changed_flag == 1){
    639e:	f892 6107 	ldrb.w	r6, [r2, #263]	; 0x107
    63a2:	2e01      	cmp	r6, #1
    63a4:	d1f2      	bne.n	638c <grid_ui_nvm_store_all_configuration+0x1c>
					if (grid_ui_nvm_store_event_configuration(ui, nvm, eve)){
    63a6:	9904      	ldr	r1, [sp, #16]
    63a8:	9803      	ldr	r0, [sp, #12]
    63aa:	47d8      	blx	fp
						acknowledge = 1;
    63ac:	2800      	cmp	r0, #0
    63ae:	bf18      	it	ne
    63b0:	46b1      	movne	r9, r6
    63b2:	e7eb      	b.n	638c <grid_ui_nvm_store_all_configuration+0x1c>
		for (uint8_t j=0; j<bank->element_list_length; j++){
    63b4:	f108 0801 	add.w	r8, r8, #1
    63b8:	fa5f f888 	uxtb.w	r8, r8
    63bc:	f89a 3009 	ldrb.w	r3, [sl, #9]
    63c0:	4543      	cmp	r3, r8
    63c2:	d90c      	bls.n	63de <grid_ui_nvm_store_all_configuration+0x6e>
			struct grid_ui_element* ele = &bank->element_list[j];
    63c4:	f8da 500c 	ldr.w	r5, [sl, #12]
    63c8:	2364      	movs	r3, #100	; 0x64
    63ca:	fb03 5508 	mla	r5, r3, r8, r5
			for (uint8_t k=0; k<ele->event_list_length; k++){
    63ce:	f895 305c 	ldrb.w	r3, [r5, #92]	; 0x5c
    63d2:	2b00      	cmp	r3, #0
    63d4:	d0ee      	beq.n	63b4 <grid_ui_nvm_store_all_configuration+0x44>
    63d6:	2400      	movs	r4, #0
				struct grid_ui_event* eve = &ele->event_list[k];
    63d8:	f44f 7786 	mov.w	r7, #268	; 0x10c
    63dc:	e7dc      	b.n	6398 <grid_ui_nvm_store_all_configuration+0x28>
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    63de:	9b05      	ldr	r3, [sp, #20]
    63e0:	3301      	adds	r3, #1
    63e2:	b2db      	uxtb	r3, r3
    63e4:	461a      	mov	r2, r3
    63e6:	9305      	str	r3, [sp, #20]
    63e8:	9b03      	ldr	r3, [sp, #12]
    63ea:	785b      	ldrb	r3, [r3, #1]
    63ec:	4293      	cmp	r3, r2
    63ee:	d90b      	bls.n	6408 <grid_ui_nvm_store_all_configuration+0x98>
		struct grid_ui_bank* bank = &ui->bank_list[i];
    63f0:	9b03      	ldr	r3, [sp, #12]
    63f2:	685b      	ldr	r3, [r3, #4]
    63f4:	9a05      	ldr	r2, [sp, #20]
    63f6:	eb03 1a02 	add.w	sl, r3, r2, lsl #4
		for (uint8_t j=0; j<bank->element_list_length; j++){
    63fa:	f89a 3009 	ldrb.w	r3, [sl, #9]
    63fe:	2b00      	cmp	r3, #0
    6400:	d0ed      	beq.n	63de <grid_ui_nvm_store_all_configuration+0x6e>
    6402:	f04f 0800 	mov.w	r8, #0
    6406:	e7dd      	b.n	63c4 <grid_ui_nvm_store_all_configuration+0x54>
	grid_msg_init(&response);
    6408:	a809      	add	r0, sp, #36	; 0x24
    640a:	4b2d      	ldr	r3, [pc, #180]	; (64c0 <grid_ui_nvm_store_all_configuration+0x150>)
    640c:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    640e:	2400      	movs	r4, #0
    6410:	9400      	str	r4, [sp, #0]
    6412:	4623      	mov	r3, r4
    6414:	227f      	movs	r2, #127	; 0x7f
    6416:	4611      	mov	r1, r2
    6418:	a809      	add	r0, sp, #36	; 0x24
    641a:	4d2a      	ldr	r5, [pc, #168]	; (64c4 <grid_ui_nvm_store_all_configuration+0x154>)
    641c:	47a8      	blx	r5
	uint8_t response_payload[10] = {0};
    641e:	9406      	str	r4, [sp, #24]
    6420:	9407      	str	r4, [sp, #28]
    6422:	f8ad 4020 	strh.w	r4, [sp, #32]
	sprintf(response_payload, GRID_CLASS_LOCALSTORE_frame);
    6426:	2303      	movs	r3, #3
    6428:	9300      	str	r3, [sp, #0]
    642a:	2370      	movs	r3, #112	; 0x70
    642c:	2202      	movs	r2, #2
    642e:	4926      	ldr	r1, [pc, #152]	; (64c8 <grid_ui_nvm_store_all_configuration+0x158>)
    6430:	a806      	add	r0, sp, #24
    6432:	4c26      	ldr	r4, [pc, #152]	; (64cc <grid_ui_nvm_store_all_configuration+0x15c>)
    6434:	47a0      	blx	r4
	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    6436:	a806      	add	r0, sp, #24
    6438:	4b25      	ldr	r3, [pc, #148]	; (64d0 <grid_ui_nvm_store_all_configuration+0x160>)
    643a:	4798      	blx	r3
    643c:	4602      	mov	r2, r0
    643e:	a906      	add	r1, sp, #24
    6440:	a809      	add	r0, sp, #36	; 0x24
    6442:	4b24      	ldr	r3, [pc, #144]	; (64d4 <grid_ui_nvm_store_all_configuration+0x164>)
    6444:	4798      	blx	r3
	if (acknowledge == 1){
    6446:	f1b9 0f01 	cmp.w	r9, #1
    644a:	d010      	beq.n	646e <grid_ui_nvm_store_all_configuration+0xfe>
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_NACKNOWLEDGE_code);
    644c:	230b      	movs	r3, #11
    644e:	9300      	str	r3, [sp, #0]
    6450:	2301      	movs	r3, #1
    6452:	2204      	movs	r2, #4
    6454:	2100      	movs	r1, #0
    6456:	a809      	add	r0, sp, #36	; 0x24
    6458:	4c1f      	ldr	r4, [pc, #124]	; (64d8 <grid_ui_nvm_store_all_configuration+0x168>)
    645a:	47a0      	blx	r4
	grid_msg_packet_close(&response);
    645c:	a809      	add	r0, sp, #36	; 0x24
    645e:	4b1f      	ldr	r3, [pc, #124]	; (64dc <grid_ui_nvm_store_all_configuration+0x16c>)
    6460:	4798      	blx	r3
	grid_msg_packet_send_everywhere(&response);
    6462:	a809      	add	r0, sp, #36	; 0x24
    6464:	4b1e      	ldr	r3, [pc, #120]	; (64e0 <grid_ui_nvm_store_all_configuration+0x170>)
    6466:	4798      	blx	r3
}
    6468:	b071      	add	sp, #452	; 0x1c4
    646a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		grid_msg_text_set_parameter(&response, 0, GRID_INSTR_offset, GRID_INSTR_length, GRID_INSTR_ACKNOWLEDGE_code);
    646e:	230a      	movs	r3, #10
    6470:	9300      	str	r3, [sp, #0]
    6472:	2301      	movs	r3, #1
    6474:	2204      	movs	r2, #4
    6476:	2100      	movs	r1, #0
    6478:	a809      	add	r0, sp, #36	; 0x24
    647a:	4c17      	ldr	r4, [pc, #92]	; (64d8 <grid_ui_nvm_store_all_configuration+0x168>)
    647c:	47a0      	blx	r4
    647e:	e7ed      	b.n	645c <grid_ui_nvm_store_all_configuration+0xec>
	grid_msg_init(&response);
    6480:	a809      	add	r0, sp, #36	; 0x24
    6482:	4b0f      	ldr	r3, [pc, #60]	; (64c0 <grid_ui_nvm_store_all_configuration+0x150>)
    6484:	4798      	blx	r3
	grid_msg_init_header(&response, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    6486:	2400      	movs	r4, #0
    6488:	9400      	str	r4, [sp, #0]
    648a:	4623      	mov	r3, r4
    648c:	227f      	movs	r2, #127	; 0x7f
    648e:	4611      	mov	r1, r2
    6490:	a809      	add	r0, sp, #36	; 0x24
    6492:	4d0c      	ldr	r5, [pc, #48]	; (64c4 <grid_ui_nvm_store_all_configuration+0x154>)
    6494:	47a8      	blx	r5
	uint8_t response_payload[10] = {0};
    6496:	9406      	str	r4, [sp, #24]
    6498:	9407      	str	r4, [sp, #28]
    649a:	f8ad 4020 	strh.w	r4, [sp, #32]
	sprintf(response_payload, GRID_CLASS_LOCALSTORE_frame);
    649e:	2303      	movs	r3, #3
    64a0:	9300      	str	r3, [sp, #0]
    64a2:	2370      	movs	r3, #112	; 0x70
    64a4:	2202      	movs	r2, #2
    64a6:	4908      	ldr	r1, [pc, #32]	; (64c8 <grid_ui_nvm_store_all_configuration+0x158>)
    64a8:	a806      	add	r0, sp, #24
    64aa:	4c08      	ldr	r4, [pc, #32]	; (64cc <grid_ui_nvm_store_all_configuration+0x15c>)
    64ac:	47a0      	blx	r4
	grid_msg_body_append_text(&response, response_payload, strlen(response_payload));
    64ae:	a806      	add	r0, sp, #24
    64b0:	4b07      	ldr	r3, [pc, #28]	; (64d0 <grid_ui_nvm_store_all_configuration+0x160>)
    64b2:	4798      	blx	r3
    64b4:	4602      	mov	r2, r0
    64b6:	a906      	add	r1, sp, #24
    64b8:	a809      	add	r0, sp, #36	; 0x24
    64ba:	4b06      	ldr	r3, [pc, #24]	; (64d4 <grid_ui_nvm_store_all_configuration+0x164>)
    64bc:	4798      	blx	r3
    64be:	e7c5      	b.n	644c <grid_ui_nvm_store_all_configuration+0xdc>
    64c0:	00001369 	.word	0x00001369
    64c4:	000013b1 	.word	0x000013b1
    64c8:	00010cd8 	.word	0x00010cd8
    64cc:	0000fb29 	.word	0x0000fb29
    64d0:	0000fb71 	.word	0x0000fb71
    64d4:	000012b9 	.word	0x000012b9
    64d8:	00001351 	.word	0x00001351
    64dc:	000014b1 	.word	0x000014b1
    64e0:	00001595 	.word	0x00001595
    64e4:	00006189 	.word	0x00006189

000064e8 <grid_ui_nvm_load_event_configuration>:



uint8_t grid_ui_nvm_load_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    64e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    64ec:	460c      	mov	r4, r1
    64ee:	4615      	mov	r5, r2
	
		
	grid_nvm_clear_read_buffer(nvm);
    64f0:	4608      	mov	r0, r1
    64f2:	4b1f      	ldr	r3, [pc, #124]	; (6570 <grid_ui_nvm_load_event_configuration+0x88>)
    64f4:	4798      	blx	r3
	
	uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);	
    64f6:	4629      	mov	r1, r5
    64f8:	4620      	mov	r0, r4
    64fa:	4b1e      	ldr	r3, [pc, #120]	; (6574 <grid_ui_nvm_load_event_configuration+0x8c>)
    64fc:	4798      	blx	r3
	nvm->read_source_address = GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset;	
    64fe:	f500 6180 	add.w	r1, r0, #1024	; 0x400
    6502:	0249      	lsls	r1, r1, #9
    6504:	f8c4 1214 	str.w	r1, [r4, #532]	; 0x214
	

	int status = flash_read(nvm->flash, nvm->read_source_address, nvm->read_buffer, GRID_NVM_PAGE_SIZE);	
    6508:	f104 0509 	add.w	r5, r4, #9
    650c:	f44f 7300 	mov.w	r3, #512	; 0x200
    6510:	462a      	mov	r2, r5
    6512:	6820      	ldr	r0, [r4, #0]
    6514:	4c18      	ldr	r4, [pc, #96]	; (6578 <grid_ui_nvm_load_event_configuration+0x90>)
    6516:	47a0      	blx	r4
    6518:	462a      	mov	r2, r5
    651a:	2300      	movs	r3, #0
		
	uint8_t copydone = 0;
	
	uint8_t cfgfound = 0;
    651c:	4618      	mov	r0, r3
	uint8_t copydone = 0;
    651e:	461d      	mov	r5, r3
				
				cfgfound=2;
					
			}
			else if (nvm->read_buffer[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
				copydone = 1;
    6520:	2701      	movs	r7, #1
			}
			else{ // NORMAL CHARACTER, can be copied
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    6522:	4e16      	ldr	r6, [pc, #88]	; (657c <grid_ui_nvm_load_event_configuration+0x94>)
    6524:	f241 3eb4 	movw	lr, #5044	; 0x13b4
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    6528:	f04f 090a 	mov.w	r9, #10
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    652c:	4698      	mov	r8, r3
				cfgfound=2;
    652e:	f04f 0c02 	mov.w	ip, #2
    6532:	e00d      	b.n	6550 <grid_ui_nvm_load_event_configuration+0x68>
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    6534:	18f1      	adds	r1, r6, r3
    6536:	f801 900e 	strb.w	r9, [r1, lr]
    653a:	1c59      	adds	r1, r3, #1
				GRID_PORT_U.rx_double_buffer_status = i+1;
    653c:	6231      	str	r1, [r6, #32]
				GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    653e:	f8c6 8028 	str.w	r8, [r6, #40]	; 0x28
				cfgfound=2;
    6542:	4660      	mov	r0, ip
				copydone = 1;
    6544:	463d      	mov	r5, r7
    6546:	3301      	adds	r3, #1
    6548:	3201      	adds	r2, #1
	for (uint16_t i=0; i<GRID_NVM_PAGE_SIZE; i++){
    654a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    654e:	d00d      	beq.n	656c <grid_ui_nvm_load_event_configuration+0x84>
		if (copydone == 0){
    6550:	2d00      	cmp	r5, #0
    6552:	d1f8      	bne.n	6546 <grid_ui_nvm_load_event_configuration+0x5e>
			if (nvm->read_buffer[i] == '\n'){ // END OF PACKET, copy newline character
    6554:	461c      	mov	r4, r3
    6556:	7811      	ldrb	r1, [r2, #0]
    6558:	290a      	cmp	r1, #10
    655a:	d0eb      	beq.n	6534 <grid_ui_nvm_load_event_configuration+0x4c>
			else if (nvm->read_buffer[i] == 255){ // UNPROGRAMMED MEMORY, lets get out of here
    655c:	29ff      	cmp	r1, #255	; 0xff
				GRID_PORT_U.rx_double_buffer[i] = nvm->read_buffer[i];
    655e:	bf1d      	ittte	ne
    6560:	19a4      	addne	r4, r4, r6
    6562:	f804 100e 	strbne.w	r1, [r4, lr]
				
				cfgfound=1;
    6566:	4638      	movne	r0, r7
				copydone = 1;
    6568:	463d      	moveq	r5, r7
    656a:	e7ec      	b.n	6546 <grid_ui_nvm_load_event_configuration+0x5e>
	}
	
	return cfgfound;
	
	
}
    656c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    6570:	00001855 	.word	0x00001855
    6574:	000018e5 	.word	0x000018e5
    6578:	00007ec1 	.word	0x00007ec1
    657c:	20004308 	.word	0x20004308

00006580 <grid_ui_nvm_clear_event_configuration>:
uint8_t grid_ui_nvm_clear_event_configuration(struct grid_ui_model* ui, struct grid_nvm_model* nvm, struct grid_ui_event* eve){
    6580:	b510      	push	{r4, lr}
    6582:	460c      	mov	r4, r1
		
		uint32_t event_page_offset = grid_nvm_calculate_event_page_offset(nvm, eve);
    6584:	4611      	mov	r1, r2
    6586:	4620      	mov	r0, r4
    6588:	4b05      	ldr	r3, [pc, #20]	; (65a0 <grid_ui_nvm_clear_event_configuration+0x20>)
    658a:	4798      	blx	r3
		
		

		flash_erase(nvm->flash, GRID_NVM_LOCAL_BASE_ADDRESS + GRID_NVM_PAGE_OFFSET*event_page_offset, 1);
    658c:	f500 6180 	add.w	r1, r0, #1024	; 0x400
    6590:	2201      	movs	r2, #1
    6592:	0249      	lsls	r1, r1, #9
    6594:	6820      	ldr	r0, [r4, #0]
    6596:	4b03      	ldr	r3, [pc, #12]	; (65a4 <grid_ui_nvm_clear_event_configuration+0x24>)
    6598:	4798      	blx	r3

		
		
		return 1;
		
}
    659a:	2001      	movs	r0, #1
    659c:	bd10      	pop	{r4, pc}
    659e:	bf00      	nop
    65a0:	000018e5 	.word	0x000018e5
    65a4:	0000801d 	.word	0x0000801d

000065a8 <grid_ui_event_find>:
	
}



uint8_t grid_ui_event_find(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    65a8:	b470      	push	{r4, r5, r6}

	uint8_t event_index = 255;
		
	for(uint8_t i=0; i<ele->event_list_length; i++){
    65aa:	f890 605c 	ldrb.w	r6, [r0, #92]	; 0x5c
    65ae:	b17e      	cbz	r6, 65d0 <grid_ui_event_find+0x28>
    65b0:	6e02      	ldr	r2, [r0, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    65b2:	2300      	movs	r3, #0
    65b4:	20ff      	movs	r0, #255	; 0xff
    65b6:	b2dc      	uxtb	r4, r3
    65b8:	7a95      	ldrb	r5, [r2, #10]
    65ba:	428d      	cmp	r5, r1
    65bc:	bf08      	it	eq
    65be:	4620      	moveq	r0, r4
    65c0:	3301      	adds	r3, #1
    65c2:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    65c6:	b2dc      	uxtb	r4, r3
    65c8:	42a6      	cmp	r6, r4
    65ca:	d8f4      	bhi.n	65b6 <grid_ui_event_find+0xe>

		
		
	return event_index;
	
}
    65cc:	bc70      	pop	{r4, r5, r6}
    65ce:	4770      	bx	lr
	uint8_t event_index = 255;
    65d0:	20ff      	movs	r0, #255	; 0xff
    65d2:	e7fb      	b.n	65cc <grid_ui_event_find+0x24>

000065d4 <grid_ui_event_trigger>:

void grid_ui_event_trigger(struct grid_ui_element* ele, uint8_t event_index){

	if (event_index == 255){
    65d4:	29ff      	cmp	r1, #255	; 0xff
    65d6:	d006      	beq.n	65e6 <grid_ui_event_trigger+0x12>
	
	struct grid_ui_event* eve = &ele->event_list[event_index];


		
	eve->trigger = GRID_UI_STATUS_TRIGGERED;
    65d8:	6e03      	ldr	r3, [r0, #96]	; 0x60
    65da:	f44f 7286 	mov.w	r2, #268	; 0x10c
    65de:	fb02 3101 	mla	r1, r2, r1, r3
    65e2:	2305      	movs	r3, #5
    65e4:	724b      	strb	r3, [r1, #9]
    65e6:	4770      	bx	lr

000065e8 <grid_ui_event_render_action>:
		return 0;
	}
			
}

uint32_t grid_ui_event_render_action(struct grid_ui_event* eve, uint8_t* target_string){
    65e8:	b430      	push	{r4, r5}

	
	uint32_t i=0;
	
	for(true; i<eve->event_string_length; i++){
    65ea:	68c3      	ldr	r3, [r0, #12]
    65ec:	b15b      	cbz	r3, 6606 <grid_ui_event_render_action+0x1e>
    65ee:	f100 040f 	add.w	r4, r0, #15
    65f2:	1e4a      	subs	r2, r1, #1
    65f4:	2300      	movs	r3, #0
		target_string[i] = eve->event_string[i];
    65f6:	f814 5f01 	ldrb.w	r5, [r4, #1]!
    65fa:	f802 5f01 	strb.w	r5, [r2, #1]!
	for(true; i<eve->event_string_length; i++){
    65fe:	3301      	adds	r3, #1
    6600:	68c5      	ldr	r5, [r0, #12]
    6602:	429d      	cmp	r5, r3
    6604:	d8f7      	bhi.n	65f6 <grid_ui_event_render_action+0xe>
		
	}
		
	for(true; i<(eve->event_string_length + eve->action_string_length) ; i++){
    6606:	68c2      	ldr	r2, [r0, #12]
    6608:	6c44      	ldr	r4, [r0, #68]	; 0x44
    660a:	4414      	add	r4, r2
    660c:	42a3      	cmp	r3, r4
    660e:	d20c      	bcs.n	662a <grid_ui_event_render_action+0x42>
    6610:	4419      	add	r1, r3
		target_string[i] = eve->action_string[i-eve->event_string_length];
    6612:	1a9a      	subs	r2, r3, r2
    6614:	4402      	add	r2, r0
    6616:	f892 2048 	ldrb.w	r2, [r2, #72]	; 0x48
    661a:	f801 2b01 	strb.w	r2, [r1], #1
	for(true; i<(eve->event_string_length + eve->action_string_length) ; i++){
    661e:	3301      	adds	r3, #1
    6620:	68c2      	ldr	r2, [r0, #12]
    6622:	6c44      	ldr	r4, [r0, #68]	; 0x44
    6624:	4414      	add	r4, r2
    6626:	429c      	cmp	r4, r3
    6628:	d8f3      	bhi.n	6612 <grid_ui_event_render_action+0x2a>
		
	}
	
	
	// RESET ENCODER RELATIVE TEMPLATE PARAMETER VALUES
	if(eve->parent->type == GRID_UI_ELEMENT_ENCODER){	
    662a:	6843      	ldr	r3, [r0, #4]
    662c:	7a5a      	ldrb	r2, [r3, #9]
    662e:	2a03      	cmp	r2, #3
		eve->parent->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + GRID_TEMPLATE_E_PARAMETER_CONTROLLER_REL] = 255;	
    6630:	bf04      	itt	eq
    6632:	22ff      	moveq	r2, #255	; 0xff
    6634:	635a      	streq	r2, [r3, #52]	; 0x34
	}
	
	
	return eve->event_string_length + eve->action_string_length;
    6636:	68c2      	ldr	r2, [r0, #12]
    6638:	6c40      	ldr	r0, [r0, #68]	; 0x44
		
}
    663a:	4410      	add	r0, r2
    663c:	bc30      	pop	{r4, r5}
    663e:	4770      	bx	lr

00006640 <grid_port_process_ui>:
void grid_port_process_ui(struct grid_port* por){
    6640:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6644:	f5ad 7d57 	sub.w	sp, sp, #860	; 0x35c
    6648:	9003      	str	r0, [sp, #12]
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    664a:	4baa      	ldr	r3, [pc, #680]	; (68f4 <grid_port_process_ui+0x2b4>)
    664c:	785b      	ldrb	r3, [r3, #1]
    664e:	b15b      	cbz	r3, 6668 <grid_port_process_ui+0x28>
    6650:	f04f 0900 	mov.w	r9, #0
    6654:	464d      	mov	r5, r9
    6656:	464c      	mov	r4, r9
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    6658:	49a6      	ldr	r1, [pc, #664]	; (68f4 <grid_port_process_ui+0x2b4>)
    665a:	46aa      	mov	sl, r5
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    665c:	f04f 0c64 	mov.w	ip, #100	; 0x64
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    6660:	f44f 7786 	mov.w	r7, #268	; 0x10c
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    6664:	46c8      	mov	r8, r9
    6666:	e047      	b.n	66f8 <grid_port_process_ui+0xb8>
    6668:	f003 04ff 	and.w	r4, r3, #255	; 0xff
	uint8_t message_local_action_available = 0;
    666c:	4625      	mov	r5, r4
	for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    666e:	4ba2      	ldr	r3, [pc, #648]	; (68f8 <grid_port_process_ui+0x2b8>)
    6670:	685b      	ldr	r3, [r3, #4]
    6672:	7a5b      	ldrb	r3, [r3, #9]
    6674:	2b00      	cmp	r3, #0
    6676:	d06d      	beq.n	6754 <grid_port_process_ui+0x114>
    6678:	2700      	movs	r7, #0
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    667a:	499f      	ldr	r1, [pc, #636]	; (68f8 <grid_port_process_ui+0x2b8>)
    667c:	f04f 0c64 	mov.w	ip, #100	; 0x64
    6680:	46be      	mov	lr, r7
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    6682:	f44f 7686 	mov.w	r6, #268	; 0x10c
    6686:	e05b      	b.n	6740 <grid_port_process_ui+0x100>
						message_broadcast_action_available++;
    6688:	3401      	adds	r4, #1
    668a:	b2e4      	uxtb	r4, r4
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    668c:	3301      	adds	r3, #1
    668e:	b2db      	uxtb	r3, r3
    6690:	684a      	ldr	r2, [r1, #4]
    6692:	4402      	add	r2, r0
    6694:	68d2      	ldr	r2, [r2, #12]
    6696:	4432      	add	r2, r6
    6698:	f892 205c 	ldrb.w	r2, [r2, #92]	; 0x5c
    669c:	429a      	cmp	r2, r3
    669e:	d90e      	bls.n	66be <grid_port_process_ui+0x7e>
				if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    66a0:	684a      	ldr	r2, [r1, #4]
    66a2:	4402      	add	r2, r0
    66a4:	68d2      	ldr	r2, [r2, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    66a6:	4432      	add	r2, r6
    66a8:	6e12      	ldr	r2, [r2, #96]	; 0x60
    66aa:	fb07 2203 	mla	r2, r7, r3, r2
				if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    66ae:	7a52      	ldrb	r2, [r2, #9]
    66b0:	2a05      	cmp	r2, #5
    66b2:	d1eb      	bne.n	668c <grid_port_process_ui+0x4c>
					if (k==0){
    66b4:	2b00      	cmp	r3, #0
    66b6:	d1e7      	bne.n	6688 <grid_port_process_ui+0x48>
						message_local_action_available++;
    66b8:	3501      	adds	r5, #1
    66ba:	b2ed      	uxtb	r5, r5
    66bc:	e7e6      	b.n	668c <grid_port_process_ui+0x4c>
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    66be:	f10e 0e01 	add.w	lr, lr, #1
    66c2:	fa5f fe8e 	uxtb.w	lr, lr
    66c6:	684b      	ldr	r3, [r1, #4]
    66c8:	4403      	add	r3, r0
    66ca:	7a5b      	ldrb	r3, [r3, #9]
    66cc:	4573      	cmp	r3, lr
    66ce:	d90b      	bls.n	66e8 <grid_port_process_ui+0xa8>
			for (uint8_t k=0; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){
    66d0:	684b      	ldr	r3, [r1, #4]
    66d2:	fb0c f60e 	mul.w	r6, ip, lr
    66d6:	4403      	add	r3, r0
    66d8:	68db      	ldr	r3, [r3, #12]
    66da:	4433      	add	r3, r6
    66dc:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    66e0:	2b00      	cmp	r3, #0
    66e2:	d0ec      	beq.n	66be <grid_port_process_ui+0x7e>
    66e4:	4643      	mov	r3, r8
    66e6:	e7db      	b.n	66a0 <grid_port_process_ui+0x60>
	for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    66e8:	f109 0901 	add.w	r9, r9, #1
    66ec:	fa5f f989 	uxtb.w	r9, r9
    66f0:	784b      	ldrb	r3, [r1, #1]
    66f2:	b2db      	uxtb	r3, r3
    66f4:	454b      	cmp	r3, r9
    66f6:	d9ba      	bls.n	666e <grid_port_process_ui+0x2e>
		for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    66f8:	684b      	ldr	r3, [r1, #4]
    66fa:	ea4f 1009 	mov.w	r0, r9, lsl #4
    66fe:	4403      	add	r3, r0
    6700:	7a5b      	ldrb	r3, [r3, #9]
    6702:	2b00      	cmp	r3, #0
    6704:	d0f0      	beq.n	66e8 <grid_port_process_ui+0xa8>
    6706:	46d6      	mov	lr, sl
    6708:	e7e2      	b.n	66d0 <grid_port_process_ui+0x90>
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    670a:	4673      	mov	r3, lr
			if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    670c:	684a      	ldr	r2, [r1, #4]
    670e:	68d2      	ldr	r2, [r2, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    6710:	4402      	add	r2, r0
    6712:	6e12      	ldr	r2, [r2, #96]	; 0x60
    6714:	fb06 2203 	mla	r2, r6, r3, r2
			if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    6718:	7a52      	ldrb	r2, [r2, #9]
    671a:	2a05      	cmp	r2, #5
				message_broadcast_action_available++;
    671c:	bf04      	itt	eq
    671e:	3401      	addeq	r4, #1
    6720:	b2e4      	uxtbeq	r4, r4
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    6722:	3301      	adds	r3, #1
    6724:	b2db      	uxtb	r3, r3
    6726:	684a      	ldr	r2, [r1, #4]
    6728:	68d2      	ldr	r2, [r2, #12]
    672a:	4402      	add	r2, r0
    672c:	f892 205c 	ldrb.w	r2, [r2, #92]	; 0x5c
    6730:	429a      	cmp	r2, r3
    6732:	d8eb      	bhi.n	670c <grid_port_process_ui+0xcc>
	for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    6734:	3701      	adds	r7, #1
    6736:	b2ff      	uxtb	r7, r7
    6738:	684b      	ldr	r3, [r1, #4]
    673a:	7a5b      	ldrb	r3, [r3, #9]
    673c:	42bb      	cmp	r3, r7
    673e:	d909      	bls.n	6754 <grid_port_process_ui+0x114>
		for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    6740:	684b      	ldr	r3, [r1, #4]
    6742:	fb0c f007 	mul.w	r0, ip, r7
    6746:	68db      	ldr	r3, [r3, #12]
    6748:	4403      	add	r3, r0
    674a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    674e:	2b00      	cmp	r3, #0
    6750:	d1db      	bne.n	670a <grid_port_process_ui+0xca>
    6752:	e7ef      	b.n	6734 <grid_port_process_ui+0xf4>
	struct grid_port* port[4] = {&GRID_PORT_N, &GRID_PORT_E, &GRID_PORT_S, &GRID_PORT_W};
    6754:	4b69      	ldr	r3, [pc, #420]	; (68fc <grid_port_process_ui+0x2bc>)
    6756:	aed2      	add	r6, sp, #840	; 0x348
    6758:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    675a:	e886 000f 	stmia.w	r6, {r0, r1, r2, r3}
					grid_buffer_write_character(&port[k]->tx_buffer, port[k]->ping_packet[i]);
    675e:	46a3      	mov	fp, r4
		if (port[k]->ping_flag == 1){
    6760:	f856 4b04 	ldr.w	r4, [r6], #4
    6764:	f642 7348 	movw	r3, #12104	; 0x2f48
    6768:	5ce3      	ldrb	r3, [r4, r3]
    676a:	2b01      	cmp	r3, #1
    676c:	d013      	beq.n	6796 <grid_port_process_ui+0x156>
	for (uint8_t k = 0; k<4; k++){
    676e:	abd6      	add	r3, sp, #856	; 0x358
    6770:	429e      	cmp	r6, r3
    6772:	d1f5      	bne.n	6760 <grid_port_process_ui+0x120>
    6774:	465c      	mov	r4, fp
	if (message_local_action_available){
    6776:	2d00      	cmp	r5, #0
    6778:	d137      	bne.n	67ea <grid_port_process_ui+0x1aa>
	if (por->cooldown > 0){
    677a:	9a03      	ldr	r2, [sp, #12]
    677c:	6813      	ldr	r3, [r2, #0]
    677e:	2b00      	cmp	r3, #0
    6780:	f000 80da 	beq.w	6938 <grid_port_process_ui+0x2f8>
		por->cooldown--;
    6784:	3b01      	subs	r3, #1
    6786:	6013      	str	r3, [r2, #0]
	if (por->cooldown > 10){
    6788:	2b0a      	cmp	r3, #10
    678a:	f240 80d5 	bls.w	6938 <grid_port_process_ui+0x2f8>
}
    678e:	f50d 7d57 	add.w	sp, sp, #860	; 0x35c
    6792:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (grid_buffer_write_init(&port[k]->tx_buffer, port[k]->ping_packet_length)){
    6796:	f504 591c 	add.w	r9, r4, #9984	; 0x2700
    679a:	f109 093c 	add.w	r9, r9, #60	; 0x3c
    679e:	f642 7347 	movw	r3, #12103	; 0x2f47
    67a2:	5ce1      	ldrb	r1, [r4, r3]
    67a4:	4648      	mov	r0, r9
    67a6:	4b56      	ldr	r3, [pc, #344]	; (6900 <grid_port_process_ui+0x2c0>)
    67a8:	4798      	blx	r3
    67aa:	b1c8      	cbz	r0, 67e0 <grid_port_process_ui+0x1a0>
				for(uint32_t i = 0; i<port[k]->ping_packet_length; i++){
    67ac:	f642 7347 	movw	r3, #12103	; 0x2f47
    67b0:	5ce3      	ldrb	r3, [r4, r3]
    67b2:	b193      	cbz	r3, 67da <grid_port_process_ui+0x19a>
    67b4:	f504 583c 	add.w	r8, r4, #12032	; 0x2f00
    67b8:	f108 0832 	add.w	r8, r8, #50	; 0x32
    67bc:	2700      	movs	r7, #0
    67be:	f504 5a3d 	add.w	sl, r4, #12096	; 0x2f40
    67c2:	f10a 0a07 	add.w	sl, sl, #7
					grid_buffer_write_character(&port[k]->tx_buffer, port[k]->ping_packet[i]);
    67c6:	f818 1f01 	ldrb.w	r1, [r8, #1]!
    67ca:	4648      	mov	r0, r9
    67cc:	4b4d      	ldr	r3, [pc, #308]	; (6904 <grid_port_process_ui+0x2c4>)
    67ce:	4798      	blx	r3
				for(uint32_t i = 0; i<port[k]->ping_packet_length; i++){
    67d0:	3701      	adds	r7, #1
    67d2:	f89a 3000 	ldrb.w	r3, [sl]
    67d6:	42bb      	cmp	r3, r7
    67d8:	d8f5      	bhi.n	67c6 <grid_port_process_ui+0x186>
				grid_buffer_write_acknowledge(&port[k]->tx_buffer);
    67da:	4648      	mov	r0, r9
    67dc:	4b4a      	ldr	r3, [pc, #296]	; (6908 <grid_port_process_ui+0x2c8>)
    67de:	4798      	blx	r3
			port[k]->ping_flag = 0;
    67e0:	2200      	movs	r2, #0
    67e2:	f642 7348 	movw	r3, #12104	; 0x2f48
    67e6:	54e2      	strb	r2, [r4, r3]
    67e8:	e7c1      	b.n	676e <grid_port_process_ui+0x12e>
		grid_msg_init(&message);
    67ea:	a86b      	add	r0, sp, #428	; 0x1ac
    67ec:	4b47      	ldr	r3, [pc, #284]	; (690c <grid_port_process_ui+0x2cc>)
    67ee:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    67f0:	2500      	movs	r5, #0
    67f2:	9500      	str	r5, [sp, #0]
    67f4:	462b      	mov	r3, r5
    67f6:	227f      	movs	r2, #127	; 0x7f
    67f8:	4611      	mov	r1, r2
    67fa:	a86b      	add	r0, sp, #428	; 0x1ac
    67fc:	4e44      	ldr	r6, [pc, #272]	; (6910 <grid_port_process_ui+0x2d0>)
    67fe:	47b0      	blx	r6
		uint8_t payload[GRID_PARAMETER_PACKET_maxlength] = {0};				
    6800:	f44f 72c8 	mov.w	r2, #400	; 0x190
    6804:	4629      	mov	r1, r5
    6806:	a807      	add	r0, sp, #28
    6808:	4b42      	ldr	r3, [pc, #264]	; (6914 <grid_port_process_ui+0x2d4>)
    680a:	4798      	blx	r3
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    680c:	4b39      	ldr	r3, [pc, #228]	; (68f4 <grid_port_process_ui+0x2b4>)
    680e:	785b      	ldrb	r3, [r3, #1]
		uint32_t offset=0;
    6810:	46a9      	mov	r9, r5
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    6812:	2b00      	cmp	r3, #0
    6814:	d046      	beq.n	68a4 <grid_port_process_ui+0x264>
    6816:	f04f 0a00 	mov.w	sl, #0
    681a:	46d1      	mov	r9, sl
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    681c:	4e35      	ldr	r6, [pc, #212]	; (68f4 <grid_port_process_ui+0x2b4>)
					CRITICAL_SECTION_ENTER()
    681e:	f8df b110 	ldr.w	fp, [pc, #272]	; 6930 <grid_port_process_ui+0x2f0>
    6822:	e036      	b.n	6892 <grid_port_process_ui+0x252>
					CRITICAL_SECTION_LEAVE()
    6824:	a805      	add	r0, sp, #20
    6826:	4b3c      	ldr	r3, [pc, #240]	; (6918 <grid_port_process_ui+0x2d8>)
    6828:	4798      	blx	r3
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    682a:	3501      	adds	r5, #1
    682c:	b2ed      	uxtb	r5, r5
    682e:	6873      	ldr	r3, [r6, #4]
    6830:	443b      	add	r3, r7
    6832:	7a5b      	ldrb	r3, [r3, #9]
    6834:	42ab      	cmp	r3, r5
    6836:	d924      	bls.n	6882 <grid_port_process_ui+0x242>
				if (offset>GRID_PARAMETER_PACKET_marign){
    6838:	f1b9 0fc8 	cmp.w	r9, #200	; 0xc8
    683c:	d8f5      	bhi.n	682a <grid_port_process_ui+0x1ea>
					CRITICAL_SECTION_ENTER()
    683e:	a805      	add	r0, sp, #20
    6840:	47d8      	blx	fp
					if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[event])){
    6842:	6873      	ldr	r3, [r6, #4]
    6844:	f04f 0864 	mov.w	r8, #100	; 0x64
    6848:	fb08 f805 	mul.w	r8, r8, r5
    684c:	443b      	add	r3, r7
    684e:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    6850:	4443      	add	r3, r8
    6852:	6e1b      	ldr	r3, [r3, #96]	; 0x60
					if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[event])){
    6854:	7a5b      	ldrb	r3, [r3, #9]
    6856:	2b05      	cmp	r3, #5
    6858:	d1e4      	bne.n	6824 <grid_port_process_ui+0x1e4>
						offset += grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[event], &payload[offset]);
    685a:	6873      	ldr	r3, [r6, #4]
    685c:	443b      	add	r3, r7
    685e:	68db      	ldr	r3, [r3, #12]
    6860:	4443      	add	r3, r8
    6862:	aa07      	add	r2, sp, #28
    6864:	eb02 0109 	add.w	r1, r2, r9
    6868:	6e18      	ldr	r0, [r3, #96]	; 0x60
    686a:	4b2c      	ldr	r3, [pc, #176]	; (691c <grid_port_process_ui+0x2dc>)
    686c:	4798      	blx	r3
    686e:	4481      	add	r9, r0
						grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[event]);
    6870:	6873      	ldr	r3, [r6, #4]
    6872:	443b      	add	r3, r7
    6874:	68db      	ldr	r3, [r3, #12]
    6876:	4498      	add	r8, r3
    6878:	f8d8 3060 	ldr.w	r3, [r8, #96]	; 0x60
	eve->trigger = GRID_UI_STATUS_READY;
    687c:	2204      	movs	r2, #4
    687e:	725a      	strb	r2, [r3, #9]
    6880:	e7d0      	b.n	6824 <grid_port_process_ui+0x1e4>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++)
    6882:	f10a 0a01 	add.w	sl, sl, #1
    6886:	fa5f fa8a 	uxtb.w	sl, sl
    688a:	7873      	ldrb	r3, [r6, #1]
    688c:	b2db      	uxtb	r3, r3
    688e:	4553      	cmp	r3, sl
    6890:	d908      	bls.n	68a4 <grid_port_process_ui+0x264>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    6892:	6873      	ldr	r3, [r6, #4]
    6894:	ea4f 170a 	mov.w	r7, sl, lsl #4
    6898:	443b      	add	r3, r7
    689a:	7a5b      	ldrb	r3, [r3, #9]
    689c:	2500      	movs	r5, #0
    689e:	2b00      	cmp	r3, #0
    68a0:	d1ca      	bne.n	6838 <grid_port_process_ui+0x1f8>
    68a2:	e7ee      	b.n	6882 <grid_port_process_ui+0x242>
		grid_msg_body_append_text(&message, payload, offset);
    68a4:	464a      	mov	r2, r9
    68a6:	a907      	add	r1, sp, #28
    68a8:	a86b      	add	r0, sp, #428	; 0x1ac
    68aa:	4b1d      	ldr	r3, [pc, #116]	; (6920 <grid_port_process_ui+0x2e0>)
    68ac:	4798      	blx	r3
		grid_msg_packet_close(&message);
    68ae:	a86b      	add	r0, sp, #428	; 0x1ac
    68b0:	4b1c      	ldr	r3, [pc, #112]	; (6924 <grid_port_process_ui+0x2e4>)
    68b2:	4798      	blx	r3
		uint32_t message_length = grid_msg_packet_get_length(&message);
    68b4:	a86b      	add	r0, sp, #428	; 0x1ac
    68b6:	4b1c      	ldr	r3, [pc, #112]	; (6928 <grid_port_process_ui+0x2e8>)
    68b8:	4798      	blx	r3
    68ba:	4606      	mov	r6, r0
		if (grid_buffer_write_init(&GRID_PORT_U.tx_buffer, message_length)){
    68bc:	b281      	uxth	r1, r0
    68be:	481b      	ldr	r0, [pc, #108]	; (692c <grid_port_process_ui+0x2ec>)
    68c0:	4b0f      	ldr	r3, [pc, #60]	; (6900 <grid_port_process_ui+0x2c0>)
    68c2:	4798      	blx	r3
    68c4:	2800      	cmp	r0, #0
    68c6:	f43f af58 	beq.w	677a <grid_port_process_ui+0x13a>
			for(uint32_t i = 0; i<message_length; i++){
    68ca:	b176      	cbz	r6, 68ea <grid_port_process_ui+0x2aa>
    68cc:	2500      	movs	r5, #0
				grid_buffer_write_character(&GRID_PORT_U.tx_buffer, grid_msg_packet_send_char(&message, i));
    68ce:	f8df 9064 	ldr.w	r9, [pc, #100]	; 6934 <grid_port_process_ui+0x2f4>
    68d2:	f8df 8058 	ldr.w	r8, [pc, #88]	; 692c <grid_port_process_ui+0x2ec>
    68d6:	4f0b      	ldr	r7, [pc, #44]	; (6904 <grid_port_process_ui+0x2c4>)
    68d8:	4629      	mov	r1, r5
    68da:	a86b      	add	r0, sp, #428	; 0x1ac
    68dc:	47c8      	blx	r9
    68de:	4601      	mov	r1, r0
    68e0:	4640      	mov	r0, r8
    68e2:	47b8      	blx	r7
			for(uint32_t i = 0; i<message_length; i++){
    68e4:	3501      	adds	r5, #1
    68e6:	42ae      	cmp	r6, r5
    68e8:	d1f6      	bne.n	68d8 <grid_port_process_ui+0x298>
			grid_buffer_write_acknowledge(&GRID_PORT_U.tx_buffer);
    68ea:	4810      	ldr	r0, [pc, #64]	; (692c <grid_port_process_ui+0x2ec>)
    68ec:	4b06      	ldr	r3, [pc, #24]	; (6908 <grid_port_process_ui+0x2c8>)
    68ee:	4798      	blx	r3
    68f0:	e743      	b.n	677a <grid_port_process_ui+0x13a>
    68f2:	bf00      	nop
    68f4:	20007254 	.word	0x20007254
    68f8:	20013e88 	.word	0x20013e88
    68fc:	00011048 	.word	0x00011048
    6900:	00001bd1 	.word	0x00001bd1
    6904:	00001c0d 	.word	0x00001c0d
    6908:	00001c2d 	.word	0x00001c2d
    690c:	00001369 	.word	0x00001369
    6910:	000013b1 	.word	0x000013b1
    6914:	0000f6d3 	.word	0x0000f6d3
    6918:	00007d8f 	.word	0x00007d8f
    691c:	000065e9 	.word	0x000065e9
    6920:	000012b9 	.word	0x000012b9
    6924:	000014b1 	.word	0x000014b1
    6928:	000012a1 	.word	0x000012a1
    692c:	20006a44 	.word	0x20006a44
    6930:	00007d81 	.word	0x00007d81
    6934:	00001473 	.word	0x00001473
	if (message_broadcast_action_available){
    6938:	2c00      	cmp	r4, #0
    693a:	f43f af28 	beq.w	678e <grid_port_process_ui+0x14e>
		grid_msg_init(&message);
    693e:	a86b      	add	r0, sp, #428	; 0x1ac
    6940:	4b7d      	ldr	r3, [pc, #500]	; (6b38 <grid_port_process_ui+0x4f8>)
    6942:	4798      	blx	r3
		grid_msg_init_header(&message, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_POSITION, GRID_SYS_DEFAULT_ROTATION, GRID_SYS_DEFAULT_AGE);
    6944:	2300      	movs	r3, #0
    6946:	9300      	str	r3, [sp, #0]
    6948:	227f      	movs	r2, #127	; 0x7f
    694a:	4611      	mov	r1, r2
    694c:	a86b      	add	r0, sp, #428	; 0x1ac
    694e:	4c7b      	ldr	r4, [pc, #492]	; (6b3c <grid_port_process_ui+0x4fc>)
    6950:	47a0      	blx	r4
		for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    6952:	4b7b      	ldr	r3, [pc, #492]	; (6b40 <grid_port_process_ui+0x500>)
    6954:	685b      	ldr	r3, [r3, #4]
    6956:	7a5b      	ldrb	r3, [r3, #9]
    6958:	2b00      	cmp	r3, #0
    695a:	d053      	beq.n	6a04 <grid_port_process_ui+0x3c4>
    695c:	f04f 0900 	mov.w	r9, #0
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    6960:	4e77      	ldr	r6, [pc, #476]	; (6b40 <grid_port_process_ui+0x500>)
				if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    6962:	f8df 81f4 	ldr.w	r8, [pc, #500]	; 6b58 <grid_port_process_ui+0x518>
					CRITICAL_SECTION_ENTER()
    6966:	f8df b1e8 	ldr.w	fp, [pc, #488]	; 6b50 <grid_port_process_ui+0x510>
					CRITICAL_SECTION_LEAVE()
    696a:	f8df a200 	ldr.w	sl, [pc, #512]	; 6b6c <grid_port_process_ui+0x52c>
    696e:	e03d      	b.n	69ec <grid_port_process_ui+0x3ac>
    6970:	a806      	add	r0, sp, #24
    6972:	47d0      	blx	sl
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    6974:	3401      	adds	r4, #1
    6976:	b2e4      	uxtb	r4, r4
    6978:	6873      	ldr	r3, [r6, #4]
    697a:	68db      	ldr	r3, [r3, #12]
    697c:	442b      	add	r3, r5
    697e:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    6982:	42a3      	cmp	r3, r4
    6984:	d92a      	bls.n	69dc <grid_port_process_ui+0x39c>
				if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    6986:	a86b      	add	r0, sp, #428	; 0x1ac
    6988:	47c0      	blx	r8
    698a:	28c8      	cmp	r0, #200	; 0xc8
    698c:	d8f2      	bhi.n	6974 <grid_port_process_ui+0x334>
					CRITICAL_SECTION_ENTER()
    698e:	a806      	add	r0, sp, #24
    6990:	47d8      	blx	fp
					if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    6992:	6873      	ldr	r3, [r6, #4]
    6994:	f44f 7786 	mov.w	r7, #268	; 0x10c
    6998:	fb07 f704 	mul.w	r7, r7, r4
    699c:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    699e:	442b      	add	r3, r5
    69a0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    69a2:	443b      	add	r3, r7
					if (grid_ui_event_istriggered(&grid_core_state.bank_list[0].element_list[i].event_list[j])){
    69a4:	7a5b      	ldrb	r3, [r3, #9]
    69a6:	2b05      	cmp	r3, #5
    69a8:	d1e2      	bne.n	6970 <grid_port_process_ui+0x330>
						uint32_t offset = grid_msg_body_get_length(&message); 
    69aa:	a86b      	add	r0, sp, #428	; 0x1ac
    69ac:	4b65      	ldr	r3, [pc, #404]	; (6b44 <grid_port_process_ui+0x504>)
    69ae:	4798      	blx	r3
						message.body_length += grid_ui_event_render_action(&grid_core_state.bank_list[0].element_list[i].event_list[j], &message.body[offset]);
    69b0:	6873      	ldr	r3, [r6, #4]
    69b2:	f100 0114 	add.w	r1, r0, #20
    69b6:	68db      	ldr	r3, [r3, #12]
    69b8:	442b      	add	r3, r5
    69ba:	6e18      	ldr	r0, [r3, #96]	; 0x60
    69bc:	ab6b      	add	r3, sp, #428	; 0x1ac
    69be:	4419      	add	r1, r3
    69c0:	4438      	add	r0, r7
    69c2:	4b61      	ldr	r3, [pc, #388]	; (6b48 <grid_port_process_ui+0x508>)
    69c4:	4798      	blx	r3
    69c6:	9bd0      	ldr	r3, [sp, #832]	; 0x340
    69c8:	4403      	add	r3, r0
    69ca:	93d0      	str	r3, [sp, #832]	; 0x340
						grid_ui_event_reset(&grid_core_state.bank_list[0].element_list[i].event_list[j]);
    69cc:	6873      	ldr	r3, [r6, #4]
    69ce:	68db      	ldr	r3, [r3, #12]
	eve->trigger = GRID_UI_STATUS_READY;
    69d0:	442b      	add	r3, r5
    69d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    69d4:	441f      	add	r7, r3
    69d6:	2304      	movs	r3, #4
    69d8:	727b      	strb	r3, [r7, #9]
    69da:	e7c9      	b.n	6970 <grid_port_process_ui+0x330>
		for (uint8_t i=0; i<grid_core_state.bank_list[0].element_list_length; i++){
    69dc:	f109 0901 	add.w	r9, r9, #1
    69e0:	fa5f f989 	uxtb.w	r9, r9
    69e4:	6873      	ldr	r3, [r6, #4]
    69e6:	7a5b      	ldrb	r3, [r3, #9]
    69e8:	454b      	cmp	r3, r9
    69ea:	d90b      	bls.n	6a04 <grid_port_process_ui+0x3c4>
			for (uint8_t j=0; j<grid_core_state.bank_list[0].element_list[i].event_list_length; j++){
    69ec:	6873      	ldr	r3, [r6, #4]
    69ee:	2564      	movs	r5, #100	; 0x64
    69f0:	fb05 f509 	mul.w	r5, r5, r9
    69f4:	68db      	ldr	r3, [r3, #12]
    69f6:	442b      	add	r3, r5
    69f8:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    69fc:	2400      	movs	r4, #0
    69fe:	2b00      	cmp	r3, #0
    6a00:	d1c1      	bne.n	6986 <grid_port_process_ui+0x346>
    6a02:	e7eb      	b.n	69dc <grid_port_process_ui+0x39c>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    6a04:	4b51      	ldr	r3, [pc, #324]	; (6b4c <grid_port_process_ui+0x50c>)
    6a06:	785b      	ldrb	r3, [r3, #1]
    6a08:	2b00      	cmp	r3, #0
    6a0a:	d06d      	beq.n	6ae8 <grid_port_process_ui+0x4a8>
    6a0c:	2300      	movs	r3, #0
    6a0e:	9302      	str	r3, [sp, #8]
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    6a10:	4e4e      	ldr	r6, [pc, #312]	; (6b4c <grid_port_process_ui+0x50c>)
    6a12:	e05b      	b.n	6acc <grid_port_process_ui+0x48c>
						CRITICAL_SECTION_LEAVE()
    6a14:	a807      	add	r0, sp, #28
    6a16:	47d8      	blx	fp
				for (uint8_t k=1; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){ //j=1 because init is local
    6a18:	3401      	adds	r4, #1
    6a1a:	b2e4      	uxtb	r4, r4
    6a1c:	6873      	ldr	r3, [r6, #4]
    6a1e:	443b      	add	r3, r7
    6a20:	68db      	ldr	r3, [r3, #12]
    6a22:	442b      	add	r3, r5
    6a24:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    6a28:	42a3      	cmp	r3, r4
    6a2a:	d92f      	bls.n	6a8c <grid_port_process_ui+0x44c>
					if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    6a2c:	a86b      	add	r0, sp, #428	; 0x1ac
    6a2e:	47c8      	blx	r9
    6a30:	28c8      	cmp	r0, #200	; 0xc8
    6a32:	d8f1      	bhi.n	6a18 <grid_port_process_ui+0x3d8>
						CRITICAL_SECTION_ENTER()
    6a34:	a807      	add	r0, sp, #28
    6a36:	4b46      	ldr	r3, [pc, #280]	; (6b50 <grid_port_process_ui+0x510>)
    6a38:	4798      	blx	r3
						if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    6a3a:	6873      	ldr	r3, [r6, #4]
    6a3c:	f44f 7886 	mov.w	r8, #268	; 0x10c
    6a40:	fb08 f804 	mul.w	r8, r8, r4
    6a44:	443b      	add	r3, r7
    6a46:	68db      	ldr	r3, [r3, #12]
	if (eve->trigger == GRID_UI_STATUS_TRIGGERED){
    6a48:	442b      	add	r3, r5
    6a4a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    6a4c:	4443      	add	r3, r8
						if (grid_ui_event_istriggered(&grid_ui_state.bank_list[i].element_list[j].event_list[k])){
    6a4e:	7a5b      	ldrb	r3, [r3, #9]
    6a50:	2b05      	cmp	r3, #5
    6a52:	d1df      	bne.n	6a14 <grid_port_process_ui+0x3d4>
							uint32_t offset = grid_msg_body_get_length(&message); 
    6a54:	a86b      	add	r0, sp, #428	; 0x1ac
    6a56:	4b3b      	ldr	r3, [pc, #236]	; (6b44 <grid_port_process_ui+0x504>)
    6a58:	4798      	blx	r3
							message.body_length += grid_ui_event_render_action(&grid_ui_state.bank_list[i].element_list[j].event_list[k], &message.body[offset]);
    6a5a:	6873      	ldr	r3, [r6, #4]
    6a5c:	f100 0114 	add.w	r1, r0, #20
    6a60:	443b      	add	r3, r7
    6a62:	68db      	ldr	r3, [r3, #12]
    6a64:	442b      	add	r3, r5
    6a66:	6e18      	ldr	r0, [r3, #96]	; 0x60
    6a68:	ab6b      	add	r3, sp, #428	; 0x1ac
    6a6a:	4419      	add	r1, r3
    6a6c:	4440      	add	r0, r8
    6a6e:	4b36      	ldr	r3, [pc, #216]	; (6b48 <grid_port_process_ui+0x508>)
    6a70:	4798      	blx	r3
    6a72:	9bd0      	ldr	r3, [sp, #832]	; 0x340
    6a74:	4403      	add	r3, r0
    6a76:	93d0      	str	r3, [sp, #832]	; 0x340
							grid_ui_event_reset(&grid_ui_state.bank_list[i].element_list[j].event_list[k]);
    6a78:	6873      	ldr	r3, [r6, #4]
    6a7a:	443b      	add	r3, r7
    6a7c:	68db      	ldr	r3, [r3, #12]
	eve->trigger = GRID_UI_STATUS_READY;
    6a7e:	442b      	add	r3, r5
    6a80:	6e1b      	ldr	r3, [r3, #96]	; 0x60
    6a82:	4498      	add	r8, r3
    6a84:	2304      	movs	r3, #4
    6a86:	f888 3009 	strb.w	r3, [r8, #9]
    6a8a:	e7c3      	b.n	6a14 <grid_port_process_ui+0x3d4>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    6a8c:	f10a 0a01 	add.w	sl, sl, #1
    6a90:	fa5f fa8a 	uxtb.w	sl, sl
    6a94:	6873      	ldr	r3, [r6, #4]
    6a96:	443b      	add	r3, r7
    6a98:	7a5b      	ldrb	r3, [r3, #9]
    6a9a:	4553      	cmp	r3, sl
    6a9c:	d90d      	bls.n	6aba <grid_port_process_ui+0x47a>
				for (uint8_t k=1; k<grid_ui_state.bank_list[i].element_list[j].event_list_length; k++){ //j=1 because init is local
    6a9e:	6873      	ldr	r3, [r6, #4]
    6aa0:	2564      	movs	r5, #100	; 0x64
    6aa2:	fb05 f50a 	mul.w	r5, r5, sl
    6aa6:	443b      	add	r3, r7
    6aa8:	68db      	ldr	r3, [r3, #12]
    6aaa:	442b      	add	r3, r5
    6aac:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
    6ab0:	2b01      	cmp	r3, #1
    6ab2:	bf88      	it	hi
    6ab4:	2401      	movhi	r4, #1
    6ab6:	d8b9      	bhi.n	6a2c <grid_port_process_ui+0x3ec>
    6ab8:	e7e8      	b.n	6a8c <grid_port_process_ui+0x44c>
		for (uint8_t i=0; i<grid_ui_state.bank_list_length; i++){
    6aba:	9b02      	ldr	r3, [sp, #8]
    6abc:	3301      	adds	r3, #1
    6abe:	b2db      	uxtb	r3, r3
    6ac0:	461a      	mov	r2, r3
    6ac2:	9302      	str	r3, [sp, #8]
    6ac4:	7873      	ldrb	r3, [r6, #1]
    6ac6:	b2db      	uxtb	r3, r3
    6ac8:	4293      	cmp	r3, r2
    6aca:	d90d      	bls.n	6ae8 <grid_port_process_ui+0x4a8>
			for (uint8_t j=0; j<grid_ui_state.bank_list[i].element_list_length; j++){
    6acc:	6873      	ldr	r3, [r6, #4]
    6ace:	9a02      	ldr	r2, [sp, #8]
    6ad0:	0117      	lsls	r7, r2, #4
    6ad2:	443b      	add	r3, r7
    6ad4:	7a5b      	ldrb	r3, [r3, #9]
    6ad6:	2b00      	cmp	r3, #0
    6ad8:	d0ef      	beq.n	6aba <grid_port_process_ui+0x47a>
    6ada:	f04f 0a00 	mov.w	sl, #0
					if (grid_msg_packet_get_length(&message)>GRID_PARAMETER_PACKET_marign){
    6ade:	f8df 9078 	ldr.w	r9, [pc, #120]	; 6b58 <grid_port_process_ui+0x518>
						CRITICAL_SECTION_LEAVE()
    6ae2:	f8df b088 	ldr.w	fp, [pc, #136]	; 6b6c <grid_port_process_ui+0x52c>
    6ae6:	e7da      	b.n	6a9e <grid_port_process_ui+0x45e>
		por->cooldown += 10;
    6ae8:	9a03      	ldr	r2, [sp, #12]
    6aea:	6813      	ldr	r3, [r2, #0]
    6aec:	330a      	adds	r3, #10
    6aee:	6013      	str	r3, [r2, #0]
		grid_msg_packet_close(&message);
    6af0:	a86b      	add	r0, sp, #428	; 0x1ac
    6af2:	4b18      	ldr	r3, [pc, #96]	; (6b54 <grid_port_process_ui+0x514>)
    6af4:	4798      	blx	r3
		uint32_t length = grid_msg_packet_get_length(&message);
    6af6:	a86b      	add	r0, sp, #428	; 0x1ac
    6af8:	4b17      	ldr	r3, [pc, #92]	; (6b58 <grid_port_process_ui+0x518>)
    6afa:	4798      	blx	r3
    6afc:	4605      	mov	r5, r0
		if (grid_buffer_write_init(&GRID_PORT_U.rx_buffer, length)){
    6afe:	b281      	uxth	r1, r0
    6b00:	4816      	ldr	r0, [pc, #88]	; (6b5c <grid_port_process_ui+0x51c>)
    6b02:	4b17      	ldr	r3, [pc, #92]	; (6b60 <grid_port_process_ui+0x520>)
    6b04:	4798      	blx	r3
    6b06:	2800      	cmp	r0, #0
    6b08:	f43f ae41 	beq.w	678e <grid_port_process_ui+0x14e>
			for(uint16_t i = 0; i<length; i++){
    6b0c:	b17d      	cbz	r5, 6b2e <grid_port_process_ui+0x4ee>
    6b0e:	2100      	movs	r1, #0
    6b10:	460c      	mov	r4, r1
				grid_buffer_write_character(&GRID_PORT_U.rx_buffer, grid_msg_packet_send_char(&message, i));
    6b12:	f8df 805c 	ldr.w	r8, [pc, #92]	; 6b70 <grid_port_process_ui+0x530>
    6b16:	4f11      	ldr	r7, [pc, #68]	; (6b5c <grid_port_process_ui+0x51c>)
    6b18:	4e12      	ldr	r6, [pc, #72]	; (6b64 <grid_port_process_ui+0x524>)
    6b1a:	a86b      	add	r0, sp, #428	; 0x1ac
    6b1c:	47c0      	blx	r8
    6b1e:	4601      	mov	r1, r0
    6b20:	4638      	mov	r0, r7
    6b22:	47b0      	blx	r6
			for(uint16_t i = 0; i<length; i++){
    6b24:	3401      	adds	r4, #1
    6b26:	b2a4      	uxth	r4, r4
    6b28:	4621      	mov	r1, r4
    6b2a:	42a5      	cmp	r5, r4
    6b2c:	d8f5      	bhi.n	6b1a <grid_port_process_ui+0x4da>
			grid_buffer_write_acknowledge(&GRID_PORT_U.rx_buffer);
    6b2e:	480b      	ldr	r0, [pc, #44]	; (6b5c <grid_port_process_ui+0x51c>)
    6b30:	4b0d      	ldr	r3, [pc, #52]	; (6b68 <grid_port_process_ui+0x528>)
    6b32:	4798      	blx	r3
    6b34:	e62b      	b.n	678e <grid_port_process_ui+0x14e>
    6b36:	bf00      	nop
    6b38:	00001369 	.word	0x00001369
    6b3c:	000013b1 	.word	0x000013b1
    6b40:	20013e88 	.word	0x20013e88
    6b44:	000012b3 	.word	0x000012b3
    6b48:	000065e9 	.word	0x000065e9
    6b4c:	20007254 	.word	0x20007254
    6b50:	00007d81 	.word	0x00007d81
    6b54:	000014b1 	.word	0x000014b1
    6b58:	000012a1 	.word	0x000012a1
    6b5c:	20006e3c 	.word	0x20006e3c
    6b60:	00001bd1 	.word	0x00001bd1
    6b64:	00001c0d 	.word	0x00001c0d
    6b68:	00001c2d 	.word	0x00001c2d
    6b6c:	00007d8f 	.word	0x00007d8f
    6b70:	00001473 	.word	0x00001473

00006b74 <grid_ui_event_template_action>:

uint8_t grid_ui_event_template_action(struct grid_ui_element* ele, uint8_t event_index){
	
	if (event_index == 255){
    6b74:	29ff      	cmp	r1, #255	; 0xff
    6b76:	f000 8135 	beq.w	6de4 <grid_ui_event_template_action+0x270>
uint8_t grid_ui_event_template_action(struct grid_ui_element* ele, uint8_t event_index){
    6b7a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6b7e:	b085      	sub	sp, #20
    6b80:	4605      	mov	r5, r0
		
		return;
	}
	
	// TEMPLATE EVENT
	for (uint8_t i=0; i<ele->event_list[event_index].event_parameter_count; i++){
    6b82:	f44f 7786 	mov.w	r7, #268	; 0x10c
    6b86:	fb07 f701 	mul.w	r7, r7, r1
    6b8a:	6e00      	ldr	r0, [r0, #96]	; 0x60
    6b8c:	4438      	add	r0, r7
    6b8e:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
    6b92:	2b00      	cmp	r3, #0
    6b94:	f000 808e 	beq.w	6cb4 <grid_ui_event_template_action+0x140>
    6b98:	2400      	movs	r4, #0
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].event_parameter_list[i].address];
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
				
			uint8_t error = 0;
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    6b9a:	f8df 825c 	ldr.w	r8, [pc, #604]	; 6df8 <grid_ui_event_template_action+0x284>
			}
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
				parameter_value = grid_sys_state.mapmodestate;
			}
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    6b9e:	f8df 925c 	ldr.w	r9, [pc, #604]	; 6dfc <grid_ui_event_template_action+0x288>
    6ba2:	f8df a25c 	ldr.w	sl, [pc, #604]	; 6e00 <grid_ui_event_template_action+0x28c>
    6ba6:	e042      	b.n	6c2e <grid_ui_event_template_action+0xba>
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].event_parameter_list[i].address];
    6ba8:	eb06 0286 	add.w	r2, r6, r6, lsl #2
    6bac:	4402      	add	r2, r0
    6bae:	f892 3031 	ldrb.w	r3, [r2, #49]	; 0x31
    6bb2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    6bb6:	68db      	ldr	r3, [r3, #12]
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
    6bb8:	f892 1033 	ldrb.w	r1, [r2, #51]	; 0x33
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
    6bbc:	f892 2032 	ldrb.w	r2, [r2, #50]	; 0x32
			uint8_t error = 0;
    6bc0:	f10d 0e10 	add.w	lr, sp, #16
    6bc4:	f04f 0c00 	mov.w	ip, #0
    6bc8:	f80e cd01 	strb.w	ip, [lr, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    6bcc:	f8cd e000 	str.w	lr, [sp]
    6bd0:	3010      	adds	r0, #16
    6bd2:	47c0      	blx	r8
    6bd4:	e035      	b.n	6c42 <grid_ui_event_template_action+0xce>
			uint32_t parameter_value =  ele->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + ele->event_list[event_index].event_parameter_list[i].address];
    6bd6:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    6bda:	4406      	add	r6, r0
    6bdc:	f896 3031 	ldrb.w	r3, [r6, #49]	; 0x31
    6be0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    6be4:	6a1b      	ldr	r3, [r3, #32]
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
    6be6:	f896 1033 	ldrb.w	r1, [r6, #51]	; 0x33
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
    6bea:	f896 2032 	ldrb.w	r2, [r6, #50]	; 0x32
			uint8_t error = 0;
    6bee:	ae04      	add	r6, sp, #16
    6bf0:	f04f 0e00 	mov.w	lr, #0
    6bf4:	f806 ed01 	strb.w	lr, [r6, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    6bf8:	9600      	str	r6, [sp, #0]
    6bfa:	3010      	adds	r0, #16
    6bfc:	47c0      	blx	r8
    6bfe:	e00e      	b.n	6c1e <grid_ui_event_template_action+0xaa>
				parameter_value = grid_sys_get_bank_num(&grid_sys_state);
    6c00:	4648      	mov	r0, r9
    6c02:	4b79      	ldr	r3, [pc, #484]	; (6de8 <grid_ui_event_template_action+0x274>)
    6c04:	4798      	blx	r3
    6c06:	4603      	mov	r3, r0
			}
				
			uint8_t error = 0;
    6c08:	a904      	add	r1, sp, #16
    6c0a:	2200      	movs	r2, #0
    6c0c:	f801 2d01 	strb.w	r2, [r1, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].event_string, parameter_offset, parameter_length, parameter_value, &error);
    6c10:	6e2a      	ldr	r2, [r5, #96]	; 0x60
    6c12:	19d0      	adds	r0, r2, r7
    6c14:	9100      	str	r1, [sp, #0]
    6c16:	4632      	mov	r2, r6
    6c18:	4659      	mov	r1, fp
    6c1a:	3010      	adds	r0, #16
    6c1c:	47c0      	blx	r8
	for (uint8_t i=0; i<ele->event_list[event_index].event_parameter_count; i++){
    6c1e:	3401      	adds	r4, #1
    6c20:	b2e4      	uxtb	r4, r4
    6c22:	6e28      	ldr	r0, [r5, #96]	; 0x60
    6c24:	4438      	add	r0, r7
    6c26:	f890 302e 	ldrb.w	r3, [r0, #46]	; 0x2e
    6c2a:	42a3      	cmp	r3, r4
    6c2c:	d942      	bls.n	6cb4 <grid_ui_event_template_action+0x140>
		if (ele->event_list[event_index].event_parameter_list[i].group == 'P' || ele->event_list[event_index].event_parameter_list[i].group == 'B'){
    6c2e:	4626      	mov	r6, r4
    6c30:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    6c34:	4403      	add	r3, r0
    6c36:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    6c3a:	2b50      	cmp	r3, #80	; 0x50
    6c3c:	d0b4      	beq.n	6ba8 <grid_ui_event_template_action+0x34>
    6c3e:	2b42      	cmp	r3, #66	; 0x42
    6c40:	d0b2      	beq.n	6ba8 <grid_ui_event_template_action+0x34>
		if (ele->event_list[event_index].event_parameter_list[i].group == 'E'){
    6c42:	6e28      	ldr	r0, [r5, #96]	; 0x60
    6c44:	4438      	add	r0, r7
    6c46:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    6c4a:	4403      	add	r3, r0
    6c4c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
    6c50:	2b45      	cmp	r3, #69	; 0x45
    6c52:	d0c0      	beq.n	6bd6 <grid_ui_event_template_action+0x62>
		else if (ele->event_list[event_index].event_parameter_list[i].group == 'Z'){
    6c54:	2b5a      	cmp	r3, #90	; 0x5a
    6c56:	d1e2      	bne.n	6c1e <grid_ui_event_template_action+0xaa>
			uint32_t parameter_offset = ele->event_list[event_index].event_parameter_list[i].offset;
    6c58:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    6c5c:	4430      	add	r0, r6
    6c5e:	f890 b033 	ldrb.w	fp, [r0, #51]	; 0x33
			uint8_t parameter_length = ele->event_list[event_index].event_parameter_list[i].length;
    6c62:	f890 6032 	ldrb.w	r6, [r0, #50]	; 0x32
			if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NUMBER_ACTIVE){
    6c66:	f890 3031 	ldrb.w	r3, [r0, #49]	; 0x31
    6c6a:	2b00      	cmp	r3, #0
    6c6c:	d0c8      	beq.n	6c00 <grid_ui_event_template_action+0x8c>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_RED){
    6c6e:	2b01      	cmp	r3, #1
    6c70:	d009      	beq.n	6c86 <grid_ui_event_template_action+0x112>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_GRE){
    6c72:	2b02      	cmp	r3, #2
    6c74:	d00c      	beq.n	6c90 <grid_ui_event_template_action+0x11c>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_BLU){
    6c76:	2b03      	cmp	r3, #3
    6c78:	d00f      	beq.n	6c9a <grid_ui_event_template_action+0x126>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
    6c7a:	2b04      	cmp	r3, #4
    6c7c:	d012      	beq.n	6ca4 <grid_ui_event_template_action+0x130>
			else if (ele->event_list[event_index].event_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
    6c7e:	2b05      	cmp	r3, #5
    6c80:	d014      	beq.n	6cac <grid_ui_event_template_action+0x138>
			uint32_t parameter_value = 0;
    6c82:	2300      	movs	r3, #0
    6c84:	e7c0      	b.n	6c08 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_get_bank_red(&grid_sys_state);
    6c86:	4648      	mov	r0, r9
    6c88:	4b58      	ldr	r3, [pc, #352]	; (6dec <grid_ui_event_template_action+0x278>)
    6c8a:	4798      	blx	r3
    6c8c:	4603      	mov	r3, r0
    6c8e:	e7bb      	b.n	6c08 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_get_bank_gre(&grid_sys_state);
    6c90:	4648      	mov	r0, r9
    6c92:	4b57      	ldr	r3, [pc, #348]	; (6df0 <grid_ui_event_template_action+0x27c>)
    6c94:	4798      	blx	r3
    6c96:	4603      	mov	r3, r0
    6c98:	e7b6      	b.n	6c08 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_get_bank_blu(&grid_sys_state);
    6c9a:	4648      	mov	r0, r9
    6c9c:	4b55      	ldr	r3, [pc, #340]	; (6df4 <grid_ui_event_template_action+0x280>)
    6c9e:	4798      	blx	r3
    6ca0:	4603      	mov	r3, r0
    6ca2:	e7b1      	b.n	6c08 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_state.mapmodestate;
    6ca4:	f899 3010 	ldrb.w	r3, [r9, #16]
    6ca8:	b2db      	uxtb	r3, r3
    6caa:	e7ad      	b.n	6c08 <grid_ui_event_template_action+0x94>
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    6cac:	4648      	mov	r0, r9
    6cae:	47d0      	blx	sl
    6cb0:	4603      	mov	r3, r0
    6cb2:	e7a9      	b.n	6c08 <grid_ui_event_template_action+0x94>
			

			
	}
	// TEMPLATE ACTION
	for (uint8_t i=0; i<ele->event_list[event_index].action_parameter_count; i++){
    6cb4:	6e28      	ldr	r0, [r5, #96]	; 0x60
    6cb6:	4438      	add	r0, r7
    6cb8:	f890 30c0 	ldrb.w	r3, [r0, #192]	; 0xc0
    6cbc:	2b00      	cmp	r3, #0
    6cbe:	f000 808e 	beq.w	6dde <grid_ui_event_template_action+0x26a>
    6cc2:	2400      	movs	r4, #0
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].action_parameter_list[i].address];
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
			
			uint8_t error = 0;
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    6cc4:	f8df 8130 	ldr.w	r8, [pc, #304]	; 6df8 <grid_ui_event_template_action+0x284>
			}
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
				parameter_value = grid_sys_state.mapmodestate;
			}
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    6cc8:	f8df 9130 	ldr.w	r9, [pc, #304]	; 6dfc <grid_ui_event_template_action+0x288>
    6ccc:	f8df a130 	ldr.w	sl, [pc, #304]	; 6e00 <grid_ui_event_template_action+0x28c>
    6cd0:	e042      	b.n	6d58 <grid_ui_event_template_action+0x1e4>
			uint32_t parameter_value =  ele->template_parameter_list[ele->event_list[event_index].action_parameter_list[i].address];
    6cd2:	eb06 0286 	add.w	r2, r6, r6, lsl #2
    6cd6:	4402      	add	r2, r0
    6cd8:	f892 30c3 	ldrb.w	r3, [r2, #195]	; 0xc3
    6cdc:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    6ce0:	68db      	ldr	r3, [r3, #12]
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
    6ce2:	f892 10c5 	ldrb.w	r1, [r2, #197]	; 0xc5
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
    6ce6:	f892 20c4 	ldrb.w	r2, [r2, #196]	; 0xc4
			uint8_t error = 0;
    6cea:	f10d 0e10 	add.w	lr, sp, #16
    6cee:	f04f 0c00 	mov.w	ip, #0
    6cf2:	f80e cd01 	strb.w	ip, [lr, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    6cf6:	f8cd e000 	str.w	lr, [sp]
    6cfa:	3048      	adds	r0, #72	; 0x48
    6cfc:	47c0      	blx	r8
    6cfe:	e035      	b.n	6d6c <grid_ui_event_template_action+0x1f8>
			uint32_t parameter_value =  ele->template_parameter_list[GRID_TEMPLATE_B_PARAMETER_LIST_LENGTH + ele->event_list[event_index].action_parameter_list[i].address];
    6d00:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    6d04:	4406      	add	r6, r0
    6d06:	f896 30c3 	ldrb.w	r3, [r6, #195]	; 0xc3
    6d0a:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    6d0e:	6a1b      	ldr	r3, [r3, #32]
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
    6d10:	f896 10c5 	ldrb.w	r1, [r6, #197]	; 0xc5
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
    6d14:	f896 20c4 	ldrb.w	r2, [r6, #196]	; 0xc4
			uint8_t error = 0;
    6d18:	ae04      	add	r6, sp, #16
    6d1a:	f04f 0e00 	mov.w	lr, #0
    6d1e:	f806 ed01 	strb.w	lr, [r6, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    6d22:	9600      	str	r6, [sp, #0]
    6d24:	3048      	adds	r0, #72	; 0x48
    6d26:	47c0      	blx	r8
    6d28:	e00e      	b.n	6d48 <grid_ui_event_template_action+0x1d4>
				parameter_value = grid_sys_get_bank_num(&grid_sys_state);
    6d2a:	4648      	mov	r0, r9
    6d2c:	4b2e      	ldr	r3, [pc, #184]	; (6de8 <grid_ui_event_template_action+0x274>)
    6d2e:	4798      	blx	r3
    6d30:	4603      	mov	r3, r0
			}
			
			uint8_t error = 0;
    6d32:	a904      	add	r1, sp, #16
    6d34:	2200      	movs	r2, #0
    6d36:	f801 2d01 	strb.w	r2, [r1, #-1]!
			grid_msg_set_parameter(ele->event_list[event_index].action_string, parameter_offset, parameter_length, parameter_value, &error);
    6d3a:	6e2a      	ldr	r2, [r5, #96]	; 0x60
    6d3c:	19d0      	adds	r0, r2, r7
    6d3e:	9100      	str	r1, [sp, #0]
    6d40:	4632      	mov	r2, r6
    6d42:	4659      	mov	r1, fp
    6d44:	3048      	adds	r0, #72	; 0x48
    6d46:	47c0      	blx	r8
	for (uint8_t i=0; i<ele->event_list[event_index].action_parameter_count; i++){
    6d48:	3401      	adds	r4, #1
    6d4a:	b2e4      	uxtb	r4, r4
    6d4c:	6e28      	ldr	r0, [r5, #96]	; 0x60
    6d4e:	4438      	add	r0, r7
    6d50:	f890 30c0 	ldrb.w	r3, [r0, #192]	; 0xc0
    6d54:	42a3      	cmp	r3, r4
    6d56:	d942      	bls.n	6dde <grid_ui_event_template_action+0x26a>
		if (ele->event_list[event_index].action_parameter_list[i].group == 'P' || ele->event_list[event_index].action_parameter_list[i].group == 'B'){
    6d58:	4626      	mov	r6, r4
    6d5a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    6d5e:	4403      	add	r3, r0
    6d60:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
    6d64:	2b50      	cmp	r3, #80	; 0x50
    6d66:	d0b4      	beq.n	6cd2 <grid_ui_event_template_action+0x15e>
    6d68:	2b42      	cmp	r3, #66	; 0x42
    6d6a:	d0b2      	beq.n	6cd2 <grid_ui_event_template_action+0x15e>
		if (ele->event_list[event_index].action_parameter_list[i].group == 'E'){
    6d6c:	6e28      	ldr	r0, [r5, #96]	; 0x60
    6d6e:	4438      	add	r0, r7
    6d70:	eb06 0386 	add.w	r3, r6, r6, lsl #2
    6d74:	4403      	add	r3, r0
    6d76:	f893 30c2 	ldrb.w	r3, [r3, #194]	; 0xc2
    6d7a:	2b45      	cmp	r3, #69	; 0x45
    6d7c:	d0c0      	beq.n	6d00 <grid_ui_event_template_action+0x18c>
		else if (ele->event_list[event_index].action_parameter_list[i].group == 'Z'){
    6d7e:	2b5a      	cmp	r3, #90	; 0x5a
    6d80:	d1e2      	bne.n	6d48 <grid_ui_event_template_action+0x1d4>
			uint32_t parameter_offset = ele->event_list[event_index].action_parameter_list[i].offset;
    6d82:	eb06 0686 	add.w	r6, r6, r6, lsl #2
    6d86:	4430      	add	r0, r6
    6d88:	f890 b0c5 	ldrb.w	fp, [r0, #197]	; 0xc5
			uint8_t parameter_length = ele->event_list[event_index].action_parameter_list[i].length;
    6d8c:	f890 60c4 	ldrb.w	r6, [r0, #196]	; 0xc4
			if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NUMBER_ACTIVE){
    6d90:	f890 30c3 	ldrb.w	r3, [r0, #195]	; 0xc3
    6d94:	2b00      	cmp	r3, #0
    6d96:	d0c8      	beq.n	6d2a <grid_ui_event_template_action+0x1b6>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_RED){
    6d98:	2b01      	cmp	r3, #1
    6d9a:	d009      	beq.n	6db0 <grid_ui_event_template_action+0x23c>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_GRE){
    6d9c:	2b02      	cmp	r3, #2
    6d9e:	d00c      	beq.n	6dba <grid_ui_event_template_action+0x246>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_COLOR_BLU){
    6da0:	2b03      	cmp	r3, #3
    6da2:	d00f      	beq.n	6dc4 <grid_ui_event_template_action+0x250>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_MAPMODE_STATE){
    6da4:	2b04      	cmp	r3, #4
    6da6:	d012      	beq.n	6dce <grid_ui_event_template_action+0x25a>
			else if (ele->event_list[event_index].action_parameter_list[i].address == GRID_TEMPLATE_Z_PARAMETER_BANK_NEXT){
    6da8:	2b05      	cmp	r3, #5
    6daa:	d014      	beq.n	6dd6 <grid_ui_event_template_action+0x262>
			uint32_t parameter_value = 0;
    6dac:	2300      	movs	r3, #0
    6dae:	e7c0      	b.n	6d32 <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_get_bank_red(&grid_sys_state);
    6db0:	4648      	mov	r0, r9
    6db2:	4b0e      	ldr	r3, [pc, #56]	; (6dec <grid_ui_event_template_action+0x278>)
    6db4:	4798      	blx	r3
    6db6:	4603      	mov	r3, r0
    6db8:	e7bb      	b.n	6d32 <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_get_bank_gre(&grid_sys_state);
    6dba:	4648      	mov	r0, r9
    6dbc:	4b0c      	ldr	r3, [pc, #48]	; (6df0 <grid_ui_event_template_action+0x27c>)
    6dbe:	4798      	blx	r3
    6dc0:	4603      	mov	r3, r0
    6dc2:	e7b6      	b.n	6d32 <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_get_bank_blu(&grid_sys_state);
    6dc4:	4648      	mov	r0, r9
    6dc6:	4b0b      	ldr	r3, [pc, #44]	; (6df4 <grid_ui_event_template_action+0x280>)
    6dc8:	4798      	blx	r3
    6dca:	4603      	mov	r3, r0
    6dcc:	e7b1      	b.n	6d32 <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_state.mapmodestate;
    6dce:	f899 3010 	ldrb.w	r3, [r9, #16]
    6dd2:	b2db      	uxtb	r3, r3
    6dd4:	e7ad      	b.n	6d32 <grid_ui_event_template_action+0x1be>
				parameter_value = grid_sys_get_bank_next(&grid_sys_state);
    6dd6:	4648      	mov	r0, r9
    6dd8:	47d0      	blx	sl
    6dda:	4603      	mov	r3, r0
    6ddc:	e7a9      	b.n	6d32 <grid_ui_event_template_action+0x1be>
	
	
	
	
	
}
    6dde:	b005      	add	sp, #20
    6de0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6de4:	4770      	bx	lr
    6de6:	bf00      	nop
    6de8:	00005aa3 	.word	0x00005aa3
    6dec:	00005aad 	.word	0x00005aad
    6df0:	00005ab3 	.word	0x00005ab3
    6df4:	00005ab9 	.word	0x00005ab9
    6df8:	00005e41 	.word	0x00005e41
    6dfc:	20007260 	.word	0x20007260
    6e00:	00005abf 	.word	0x00005abf

00006e04 <grid_ui_event_register_actionstring>:
void grid_ui_event_register_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* action_string, uint32_t action_string_length){
    6e04:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6e08:	b083      	sub	sp, #12
	for(uint8_t i=0; i<ele->event_list_length; i++){
    6e0a:	f890 e05c 	ldrb.w	lr, [r0, #92]	; 0x5c
    6e0e:	f1be 0f00 	cmp.w	lr, #0
    6e12:	f000 80e5 	beq.w	6fe0 <grid_ui_event_register_actionstring+0x1dc>
    6e16:	6e05      	ldr	r5, [r0, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    6e18:	2400      	movs	r4, #0
    6e1a:	f04f 0aff 	mov.w	sl, #255	; 0xff
    6e1e:	b2e6      	uxtb	r6, r4
    6e20:	7aaf      	ldrb	r7, [r5, #10]
    6e22:	428f      	cmp	r7, r1
    6e24:	bf08      	it	eq
    6e26:	46b2      	moveq	sl, r6
    6e28:	3401      	adds	r4, #1
    6e2a:	f505 7586 	add.w	r5, r5, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    6e2e:	b2e6      	uxtb	r6, r4
    6e30:	45b6      	cmp	lr, r6
    6e32:	d8f4      	bhi.n	6e1e <grid_ui_event_register_actionstring+0x1a>
	if (event_index == 255){
    6e34:	f1ba 0fff 	cmp.w	sl, #255	; 0xff
    6e38:	f000 80d2 	beq.w	6fe0 <grid_ui_event_register_actionstring+0x1dc>
		ele->event_list[event_index].action_string[i] = 0;
    6e3c:	f44f 7186 	mov.w	r1, #268	; 0x10c
    6e40:	fb01 f10a 	mul.w	r1, r1, sl
    6e44:	2600      	movs	r6, #0
    6e46:	4637      	mov	r7, r6
    6e48:	6e05      	ldr	r5, [r0, #96]	; 0x60
    6e4a:	440d      	add	r5, r1
    6e4c:	4435      	add	r5, r6
    6e4e:	f885 7048 	strb.w	r7, [r5, #72]	; 0x48
	for(uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
    6e52:	3601      	adds	r6, #1
    6e54:	2e78      	cmp	r6, #120	; 0x78
    6e56:	d1f7      	bne.n	6e48 <grid_ui_event_register_actionstring+0x44>
	ele->event_list[event_index].action_string_length = 0;
    6e58:	6e04      	ldr	r4, [r0, #96]	; 0x60
    6e5a:	440c      	add	r4, r1
    6e5c:	2600      	movs	r6, #0
    6e5e:	6466      	str	r6, [r4, #68]	; 0x44
		ele->event_list[event_index].action_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    6e60:	4637      	mov	r7, r6
    6e62:	6e04      	ldr	r4, [r0, #96]	; 0x60
    6e64:	1865      	adds	r5, r4, r1
    6e66:	eb06 0486 	add.w	r4, r6, r6, lsl #2
    6e6a:	4425      	add	r5, r4
    6e6c:	f885 70c1 	strb.w	r7, [r5, #193]	; 0xc1
		ele->event_list[event_index].action_parameter_list[i].address = 0;
    6e70:	6e05      	ldr	r5, [r0, #96]	; 0x60
    6e72:	440d      	add	r5, r1
    6e74:	4425      	add	r5, r4
    6e76:	f885 70c3 	strb.w	r7, [r5, #195]	; 0xc3
		ele->event_list[event_index].action_parameter_list[i].group = 0;
    6e7a:	6e05      	ldr	r5, [r0, #96]	; 0x60
    6e7c:	440d      	add	r5, r1
    6e7e:	4425      	add	r5, r4
    6e80:	f885 70c2 	strb.w	r7, [r5, #194]	; 0xc2
		ele->event_list[event_index].action_parameter_list[i].length = 0;
    6e84:	6e05      	ldr	r5, [r0, #96]	; 0x60
    6e86:	440d      	add	r5, r1
    6e88:	4425      	add	r5, r4
    6e8a:	f885 70c4 	strb.w	r7, [r5, #196]	; 0xc4
		ele->event_list[event_index].action_parameter_list[i].offset = 0;
    6e8e:	6e05      	ldr	r5, [r0, #96]	; 0x60
    6e90:	440d      	add	r5, r1
    6e92:	4425      	add	r5, r4
    6e94:	f885 70c5 	strb.w	r7, [r5, #197]	; 0xc5
    6e98:	3601      	adds	r6, #1
	for(uint8_t i=0; i<GRID_UI_ACTION_PARAMETER_maxcount; i++){
    6e9a:	2e0e      	cmp	r6, #14
    6e9c:	d1e1      	bne.n	6e62 <grid_ui_event_register_actionstring+0x5e>
	ele->event_list[event_index].action_parameter_count = 0;
    6e9e:	6e04      	ldr	r4, [r0, #96]	; 0x60
    6ea0:	440c      	add	r4, r1
    6ea2:	2500      	movs	r5, #0
    6ea4:	f884 50c0 	strb.w	r5, [r4, #192]	; 0xc0
	for (uint32_t i=0; i<action_string_length; i++){
    6ea8:	2b00      	cmp	r3, #0
    6eaa:	f000 8089 	beq.w	6fc0 <grid_ui_event_register_actionstring+0x1bc>
    6eae:	1e54      	subs	r4, r2, #1
    6eb0:	26ff      	movs	r6, #255	; 0xff
    6eb2:	462f      	mov	r7, r5
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;		
    6eb4:	f04f 0c01 	mov.w	ip, #1
			ele->event_list[event_index].action_parameter_list[parameter_list_length].length = 2;
    6eb8:	f04f 0902 	mov.w	r9, #2
		if ((action_string[i-1] == 'P' || action_string[i-1] == 'B' || action_string[i-1] == 'E') && (action_string[i]-'0') < 10){
    6ebc:	f244 0e09 	movw	lr, #16393	; 0x4009
    6ec0:	e034      	b.n	6f2c <grid_ui_event_register_actionstring+0x128>
			ele->event_list[event_index].action_string[i] -= 128;
    6ec2:	442a      	add	r2, r5
    6ec4:	f1ab 0b80 	sub.w	fp, fp, #128	; 0x80
    6ec8:	f882 b048 	strb.w	fp, [r2, #72]	; 0x48
    6ecc:	e03f      	b.n	6f4e <grid_ui_event_register_actionstring+0x14a>
		else if (action_string[i-1] == 'Z' && (action_string[i]-'0') < GRID_TEMPLATE_Z_PARAMETER_LIST_LENGTH){
    6ece:	f1b8 0f5a 	cmp.w	r8, #90	; 0x5a
    6ed2:	d126      	bne.n	6f22 <grid_ui_event_register_actionstring+0x11e>
    6ed4:	7822      	ldrb	r2, [r4, #0]
    6ed6:	3a30      	subs	r2, #48	; 0x30
    6ed8:	2a05      	cmp	r2, #5
    6eda:	dc22      	bgt.n	6f22 <grid_ui_event_register_actionstring+0x11e>
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;		
    6edc:	6e02      	ldr	r2, [r0, #96]	; 0x60
    6ede:	440a      	add	r2, r1
    6ee0:	eb07 0887 	add.w	r8, r7, r7, lsl #2
    6ee4:	4442      	add	r2, r8
    6ee6:	f882 c0c1 	strb.w	ip, [r2, #193]	; 0xc1
			ele->event_list[event_index].action_parameter_list[parameter_list_length].group = action_string[i-1];
    6eea:	f814 bc01 	ldrb.w	fp, [r4, #-1]
    6eee:	6e02      	ldr	r2, [r0, #96]	; 0x60
    6ef0:	440a      	add	r2, r1
    6ef2:	4442      	add	r2, r8
    6ef4:	f882 b0c2 	strb.w	fp, [r2, #194]	; 0xc2
			ele->event_list[event_index].action_parameter_list[parameter_list_length].address = (action_string[i]-'0');
    6ef8:	6e02      	ldr	r2, [r0, #96]	; 0x60
    6efa:	440a      	add	r2, r1
    6efc:	4442      	add	r2, r8
    6efe:	f894 b000 	ldrb.w	fp, [r4]
    6f02:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    6f06:	f882 b0c3 	strb.w	fp, [r2, #195]	; 0xc3
			ele->event_list[event_index].action_parameter_list[parameter_list_length].offset = i-1;
    6f0a:	6e02      	ldr	r2, [r0, #96]	; 0x60
    6f0c:	440a      	add	r2, r1
    6f0e:	4442      	add	r2, r8
    6f10:	f882 60c5 	strb.w	r6, [r2, #197]	; 0xc5
			ele->event_list[event_index].action_parameter_list[parameter_list_length].length = 2;
    6f14:	6e02      	ldr	r2, [r0, #96]	; 0x60
    6f16:	440a      	add	r2, r1
    6f18:	4490      	add	r8, r2
    6f1a:	f888 90c4 	strb.w	r9, [r8, #196]	; 0xc4
			parameter_list_length++;
    6f1e:	3701      	adds	r7, #1
    6f20:	b2ff      	uxtb	r7, r7
	for (uint32_t i=0; i<action_string_length; i++){
    6f22:	3501      	adds	r5, #1
    6f24:	3601      	adds	r6, #1
    6f26:	b2f6      	uxtb	r6, r6
    6f28:	42ab      	cmp	r3, r5
    6f2a:	d04a      	beq.n	6fc2 <grid_ui_event_register_actionstring+0x1be>
    6f2c:	46a0      	mov	r8, r4
		ele->event_list[event_index].action_string[i] = action_string[i];
    6f2e:	f894 b001 	ldrb.w	fp, [r4, #1]
    6f32:	6e02      	ldr	r2, [r0, #96]	; 0x60
    6f34:	440a      	add	r2, r1
    6f36:	442a      	add	r2, r5
    6f38:	f882 b048 	strb.w	fp, [r2, #72]	; 0x48
		if (ele->event_list[event_index].action_string[i] > 127){
    6f3c:	6e02      	ldr	r2, [r0, #96]	; 0x60
    6f3e:	440a      	add	r2, r1
    6f40:	eb02 0b05 	add.w	fp, r2, r5
    6f44:	f89b b048 	ldrb.w	fp, [fp, #72]	; 0x48
    6f48:	f01b 0f80 	tst.w	fp, #128	; 0x80
    6f4c:	d1b9      	bne.n	6ec2 <grid_ui_event_register_actionstring+0xbe>
		if ((action_string[i-1] == 'P' || action_string[i-1] == 'B' || action_string[i-1] == 'E') && (action_string[i]-'0') < 10){
    6f4e:	f898 8000 	ldrb.w	r8, [r8]
    6f52:	3401      	adds	r4, #1
    6f54:	f1a8 0242 	sub.w	r2, r8, #66	; 0x42
    6f58:	b2d2      	uxtb	r2, r2
    6f5a:	2a0e      	cmp	r2, #14
    6f5c:	d8b7      	bhi.n	6ece <grid_ui_event_register_actionstring+0xca>
    6f5e:	fa2e f202 	lsr.w	r2, lr, r2
    6f62:	f012 0f01 	tst.w	r2, #1
    6f66:	d0b2      	beq.n	6ece <grid_ui_event_register_actionstring+0xca>
    6f68:	7822      	ldrb	r2, [r4, #0]
    6f6a:	3a30      	subs	r2, #48	; 0x30
    6f6c:	2a09      	cmp	r2, #9
    6f6e:	dcd8      	bgt.n	6f22 <grid_ui_event_register_actionstring+0x11e>
			ele->event_list[event_index].action_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    6f70:	6e02      	ldr	r2, [r0, #96]	; 0x60
    6f72:	440a      	add	r2, r1
    6f74:	eb07 0887 	add.w	r8, r7, r7, lsl #2
    6f78:	4442      	add	r2, r8
    6f7a:	f882 c0c1 	strb.w	ip, [r2, #193]	; 0xc1
			ele->event_list[event_index].action_parameter_list[parameter_list_length].group = action_string[i-1];
    6f7e:	f814 2c01 	ldrb.w	r2, [r4, #-1]
    6f82:	9201      	str	r2, [sp, #4]
    6f84:	6e02      	ldr	r2, [r0, #96]	; 0x60
    6f86:	eb02 0b01 	add.w	fp, r2, r1
    6f8a:	44c3      	add	fp, r8
    6f8c:	f89d 2004 	ldrb.w	r2, [sp, #4]
    6f90:	f88b 20c2 	strb.w	r2, [fp, #194]	; 0xc2
			ele->event_list[event_index].action_parameter_list[parameter_list_length].address = (action_string[i]-'0');
    6f94:	6e02      	ldr	r2, [r0, #96]	; 0x60
    6f96:	440a      	add	r2, r1
    6f98:	4442      	add	r2, r8
    6f9a:	f894 b000 	ldrb.w	fp, [r4]
    6f9e:	f1ab 0b30 	sub.w	fp, fp, #48	; 0x30
    6fa2:	f882 b0c3 	strb.w	fp, [r2, #195]	; 0xc3
			ele->event_list[event_index].action_parameter_list[parameter_list_length].offset = i-1;
    6fa6:	6e02      	ldr	r2, [r0, #96]	; 0x60
    6fa8:	440a      	add	r2, r1
    6faa:	4442      	add	r2, r8
    6fac:	f882 60c5 	strb.w	r6, [r2, #197]	; 0xc5
			ele->event_list[event_index].action_parameter_list[parameter_list_length].length = 2;
    6fb0:	6e02      	ldr	r2, [r0, #96]	; 0x60
    6fb2:	440a      	add	r2, r1
    6fb4:	4490      	add	r8, r2
    6fb6:	f888 90c4 	strb.w	r9, [r8, #196]	; 0xc4
			parameter_list_length++;
    6fba:	3701      	adds	r7, #1
    6fbc:	b2ff      	uxtb	r7, r7
    6fbe:	e7b0      	b.n	6f22 <grid_ui_event_register_actionstring+0x11e>
	uint8_t parameter_list_length = 0;
    6fc0:	2700      	movs	r7, #0
	ele->event_list[event_index].action_string_length = action_string_length;
    6fc2:	6e02      	ldr	r2, [r0, #96]	; 0x60
    6fc4:	440a      	add	r2, r1
    6fc6:	6453      	str	r3, [r2, #68]	; 0x44
	ele->event_list[event_index].action_parameter_count = parameter_list_length;
    6fc8:	6e03      	ldr	r3, [r0, #96]	; 0x60
    6fca:	440b      	add	r3, r1
    6fcc:	f883 70c0 	strb.w	r7, [r3, #192]	; 0xc0
	ele->event_list[event_index].cfg_changed_flag = 1;
    6fd0:	6e03      	ldr	r3, [r0, #96]	; 0x60
    6fd2:	440b      	add	r3, r1
    6fd4:	2201      	movs	r2, #1
    6fd6:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	grid_ui_event_template_action(ele, event_index);
    6fda:	4651      	mov	r1, sl
    6fdc:	4b02      	ldr	r3, [pc, #8]	; (6fe8 <grid_ui_event_register_actionstring+0x1e4>)
    6fde:	4798      	blx	r3
}
    6fe0:	b003      	add	sp, #12
    6fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    6fe6:	bf00      	nop
    6fe8:	00006b75 	.word	0x00006b75

00006fec <grid_ui_event_generate_actionstring>:
void grid_ui_event_generate_actionstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    6fec:	b5f0      	push	{r4, r5, r6, r7, lr}
    6fee:	b09f      	sub	sp, #124	; 0x7c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    6ff0:	f890 705c 	ldrb.w	r7, [r0, #92]	; 0x5c
    6ff4:	b387      	cbz	r7, 7058 <grid_ui_event_generate_actionstring+0x6c>
    6ff6:	6e02      	ldr	r2, [r0, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    6ff8:	2300      	movs	r3, #0
    6ffa:	24ff      	movs	r4, #255	; 0xff
    6ffc:	b2dd      	uxtb	r5, r3
    6ffe:	7a96      	ldrb	r6, [r2, #10]
    7000:	428e      	cmp	r6, r1
    7002:	bf08      	it	eq
    7004:	462c      	moveq	r4, r5
    7006:	3301      	adds	r3, #1
    7008:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    700c:	b2dd      	uxtb	r5, r3
    700e:	42af      	cmp	r7, r5
    7010:	d8f4      	bhi.n	6ffc <grid_ui_event_generate_actionstring+0x10>
	if (event_index == 255){
    7012:	2cff      	cmp	r4, #255	; 0xff
    7014:	d020      	beq.n	7058 <grid_ui_event_generate_actionstring+0x6c>
    7016:	460d      	mov	r5, r1
    7018:	4606      	mov	r6, r0
	uint8_t action_string[GRID_UI_ACTION_STRING_maxlength] = {0};
    701a:	2278      	movs	r2, #120	; 0x78
    701c:	2100      	movs	r1, #0
    701e:	4668      	mov	r0, sp
    7020:	4b5b      	ldr	r3, [pc, #364]	; (7190 <grid_ui_event_generate_actionstring+0x1a4>)
    7022:	4798      	blx	r3
	if (ele->type == GRID_UI_ELEMENT_BUTTON){
    7024:	7a73      	ldrb	r3, [r6, #9]
    7026:	2b02      	cmp	r3, #2
    7028:	d018      	beq.n	705c <grid_ui_event_generate_actionstring+0x70>
	else if (ele->type == GRID_UI_ELEMENT_POTENTIOMETER){
    702a:	2b01      	cmp	r3, #1
    702c:	d042      	beq.n	70b4 <grid_ui_event_generate_actionstring+0xc8>
	else if (ele->type == GRID_UI_ELEMENT_ENCODER){
    702e:	2b03      	cmp	r3, #3
    7030:	d05b      	beq.n	70ea <grid_ui_event_generate_actionstring+0xfe>
	if (strlen(action_string)){
    7032:	f89d 3000 	ldrb.w	r3, [sp]
    7036:	2b00      	cmp	r3, #0
    7038:	f040 80a0 	bne.w	717c <grid_ui_event_generate_actionstring+0x190>
	ele->event_list[event_index].cfg_changed_flag = 0;
    703c:	f44f 7386 	mov.w	r3, #268	; 0x10c
    7040:	fb03 f404 	mul.w	r4, r3, r4
    7044:	6e33      	ldr	r3, [r6, #96]	; 0x60
    7046:	4423      	add	r3, r4
    7048:	2200      	movs	r2, #0
    704a:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	ele->event_list[event_index].cfg_default_flag = 1;	
    704e:	6e33      	ldr	r3, [r6, #96]	; 0x60
    7050:	441c      	add	r4, r3
    7052:	2301      	movs	r3, #1
    7054:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
}
    7058:	b01f      	add	sp, #124	; 0x7c
    705a:	bdf0      	pop	{r4, r5, r6, r7, pc}
		switch(event_type){
    705c:	2d04      	cmp	r5, #4
    705e:	d00d      	beq.n	707c <grid_ui_event_generate_actionstring+0x90>
    7060:	2d05      	cmp	r5, #5
    7062:	d019      	beq.n	7098 <grid_ui_event_generate_actionstring+0xac>
    7064:	2d00      	cmp	r5, #0
    7066:	d1e4      	bne.n	7032 <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_INIT:	sprintf(action_string, GRID_ACTIONSTRING_INIT_BUT);		break;
    7068:	466f      	mov	r7, sp
    706a:	f8df e130 	ldr.w	lr, [pc, #304]	; 719c <grid_ui_event_generate_actionstring+0x1b0>
    706e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    7072:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    7074:	f8de 3000 	ldr.w	r3, [lr]
    7078:	703b      	strb	r3, [r7, #0]
    707a:	e7da      	b.n	7032 <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DP:		sprintf(action_string, GRID_ACTIONSTRING_DP_BUT);		break;
    707c:	466f      	mov	r7, sp
    707e:	f8df e120 	ldr.w	lr, [pc, #288]	; 71a0 <grid_ui_event_generate_actionstring+0x1b4>
    7082:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    7086:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    7088:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    708c:	c703      	stmia	r7!, {r0, r1}
    708e:	f827 2b02 	strh.w	r2, [r7], #2
    7092:	0c12      	lsrs	r2, r2, #16
    7094:	703a      	strb	r2, [r7, #0]
    7096:	e7cc      	b.n	7032 <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DR:		sprintf(action_string, GRID_ACTIONSTRING_DR_BUT);		break;
    7098:	466f      	mov	r7, sp
    709a:	f8df e108 	ldr.w	lr, [pc, #264]	; 71a4 <grid_ui_event_generate_actionstring+0x1b8>
    709e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    70a2:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    70a4:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    70a8:	c703      	stmia	r7!, {r0, r1}
    70aa:	f827 2b02 	strh.w	r2, [r7], #2
    70ae:	0c12      	lsrs	r2, r2, #16
    70b0:	703a      	strb	r2, [r7, #0]
    70b2:	e7be      	b.n	7032 <grid_ui_event_generate_actionstring+0x46>
		switch(event_type){
    70b4:	b17d      	cbz	r5, 70d6 <grid_ui_event_generate_actionstring+0xea>
    70b6:	2d01      	cmp	r5, #1
    70b8:	d1bb      	bne.n	7032 <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_AVC7:	sprintf(action_string, GRID_ACTIONSTRING_AVC7_POT);		break;
    70ba:	466f      	mov	r7, sp
    70bc:	f8df e0e8 	ldr.w	lr, [pc, #232]	; 71a8 <grid_ui_event_generate_actionstring+0x1bc>
    70c0:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    70c4:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    70c6:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    70ca:	c703      	stmia	r7!, {r0, r1}
    70cc:	f827 2b02 	strh.w	r2, [r7], #2
    70d0:	0c12      	lsrs	r2, r2, #16
    70d2:	703a      	strb	r2, [r7, #0]
    70d4:	e7ad      	b.n	7032 <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_INIT:	sprintf(action_string, GRID_ACTIONSTRING_INIT_BUT);		break;
    70d6:	466f      	mov	r7, sp
    70d8:	f8df e0c0 	ldr.w	lr, [pc, #192]	; 719c <grid_ui_event_generate_actionstring+0x1b0>
    70dc:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    70e0:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    70e2:	f8de 3000 	ldr.w	r3, [lr]
    70e6:	703b      	strb	r3, [r7, #0]
    70e8:	e7a3      	b.n	7032 <grid_ui_event_generate_actionstring+0x46>
		switch(event_type){
    70ea:	2d05      	cmp	r5, #5
    70ec:	d8a1      	bhi.n	7032 <grid_ui_event_generate_actionstring+0x46>
    70ee:	a301      	add	r3, pc, #4	; (adr r3, 70f4 <grid_ui_event_generate_actionstring+0x108>)
    70f0:	f853 f025 	ldr.w	pc, [r3, r5, lsl #2]
    70f4:	0000710d 	.word	0x0000710d
    70f8:	00007129 	.word	0x00007129
    70fc:	00007033 	.word	0x00007033
    7100:	00007033 	.word	0x00007033
    7104:	00007145 	.word	0x00007145
    7108:	00007161 	.word	0x00007161
			case GRID_UI_EVENT_INIT:	sprintf(action_string, GRID_ACTIONSTRING_INIT_ENC);	break;
    710c:	466f      	mov	r7, sp
    710e:	f8df e09c 	ldr.w	lr, [pc, #156]	; 71ac <grid_ui_event_generate_actionstring+0x1c0>
    7112:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    7116:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    7118:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    711c:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    711e:	e89e 000f 	ldmia.w	lr, {r0, r1, r2, r3}
    7122:	c707      	stmia	r7!, {r0, r1, r2}
    7124:	703b      	strb	r3, [r7, #0]
    7126:	e784      	b.n	7032 <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_AVC7:	sprintf(action_string, GRID_ACTIONSTRING_AVC7_ENC);	break;
    7128:	466f      	mov	r7, sp
    712a:	f8df e084 	ldr.w	lr, [pc, #132]	; 71b0 <grid_ui_event_generate_actionstring+0x1c4>
    712e:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    7132:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    7134:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    7138:	c703      	stmia	r7!, {r0, r1}
    713a:	f827 2b02 	strh.w	r2, [r7], #2
    713e:	0c12      	lsrs	r2, r2, #16
    7140:	703a      	strb	r2, [r7, #0]
    7142:	e776      	b.n	7032 <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DP:		sprintf(action_string, GRID_ACTIONSTRING_DP_ENC);	break;
    7144:	466f      	mov	r7, sp
    7146:	f8df e06c 	ldr.w	lr, [pc, #108]	; 71b4 <grid_ui_event_generate_actionstring+0x1c8>
    714a:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    714e:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    7150:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    7154:	c703      	stmia	r7!, {r0, r1}
    7156:	f827 2b02 	strh.w	r2, [r7], #2
    715a:	0c12      	lsrs	r2, r2, #16
    715c:	703a      	strb	r2, [r7, #0]
    715e:	e768      	b.n	7032 <grid_ui_event_generate_actionstring+0x46>
			case GRID_UI_EVENT_DR:		sprintf(action_string, GRID_ACTIONSTRING_DR_ENC);	break;
    7160:	466f      	mov	r7, sp
    7162:	f8df e054 	ldr.w	lr, [pc, #84]	; 71b8 <grid_ui_event_generate_actionstring+0x1cc>
    7166:	e8be 000f 	ldmia.w	lr!, {r0, r1, r2, r3}
    716a:	c70f      	stmia	r7!, {r0, r1, r2, r3}
    716c:	e89e 0007 	ldmia.w	lr, {r0, r1, r2}
    7170:	c703      	stmia	r7!, {r0, r1}
    7172:	f827 2b02 	strh.w	r2, [r7], #2
    7176:	0c12      	lsrs	r2, r2, #16
    7178:	703a      	strb	r2, [r7, #0]
    717a:	e75a      	b.n	7032 <grid_ui_event_generate_actionstring+0x46>
		grid_ui_event_register_actionstring(ele, event_type, action_string, strlen(action_string));
    717c:	4668      	mov	r0, sp
    717e:	4b05      	ldr	r3, [pc, #20]	; (7194 <grid_ui_event_generate_actionstring+0x1a8>)
    7180:	4798      	blx	r3
    7182:	4603      	mov	r3, r0
    7184:	466a      	mov	r2, sp
    7186:	4629      	mov	r1, r5
    7188:	4630      	mov	r0, r6
    718a:	4d03      	ldr	r5, [pc, #12]	; (7198 <grid_ui_event_generate_actionstring+0x1ac>)
    718c:	47a8      	blx	r5
    718e:	e755      	b.n	703c <grid_ui_event_generate_actionstring+0x50>
    7190:	0000f6d3 	.word	0x0000f6d3
    7194:	0000fb71 	.word	0x0000fb71
    7198:	00006e05 	.word	0x00006e05
    719c:	00011068 	.word	0x00011068
    71a0:	0001107c 	.word	0x0001107c
    71a4:	00011098 	.word	0x00011098
    71a8:	000110b4 	.word	0x000110b4
    71ac:	000110d0 	.word	0x000110d0
    71b0:	00011100 	.word	0x00011100
    71b4:	0001111c 	.word	0x0001111c
    71b8:	00011138 	.word	0x00011138

000071bc <grid_ui_reinit>:
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    71bc:	7843      	ldrb	r3, [r0, #1]
    71be:	2b00      	cmp	r3, #0
    71c0:	d03e      	beq.n	7240 <grid_ui_reinit+0x84>
void grid_ui_reinit(struct grid_ui_model* ui){
    71c2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    71c6:	b083      	sub	sp, #12
    71c8:	9001      	str	r0, [sp, #4]
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    71ca:	2300      	movs	r3, #0
    71cc:	9300      	str	r3, [sp, #0]
				grid_ui_event_generate_actionstring(ele, eve->type);
    71ce:	f8df 9074 	ldr.w	r9, [pc, #116]	; 7244 <grid_ui_reinit+0x88>
		struct grid_ui_bank* bank = &ui->bank_list[i];
    71d2:	9b01      	ldr	r3, [sp, #4]
    71d4:	685b      	ldr	r3, [r3, #4]
    71d6:	9a00      	ldr	r2, [sp, #0]
    71d8:	eb03 1b02 	add.w	fp, r3, r2, lsl #4
		for (uint8_t j=0; j<bank->element_list_length; j++){
    71dc:	f89b 3009 	ldrb.w	r3, [fp, #9]
    71e0:	b313      	cbz	r3, 7228 <grid_ui_reinit+0x6c>
    71e2:	f04f 0a00 	mov.w	sl, #0
			struct grid_ui_element* ele = &bank->element_list[j];
    71e6:	f8db 600c 	ldr.w	r6, [fp, #12]
    71ea:	2364      	movs	r3, #100	; 0x64
    71ec:	fb03 660a 	mla	r6, r3, sl, r6
			for (uint8_t k=0; k<ele->event_list_length; k++){
    71f0:	f896 305c 	ldrb.w	r3, [r6, #92]	; 0x5c
    71f4:	b183      	cbz	r3, 7218 <grid_ui_reinit+0x5c>
    71f6:	2400      	movs	r4, #0
				struct grid_ui_event* eve = &ele->event_list[k];
    71f8:	f44f 7886 	mov.w	r8, #268	; 0x10c
	eve->trigger = GRID_UI_STATUS_READY;
    71fc:	2704      	movs	r7, #4
				struct grid_ui_event* eve = &ele->event_list[k];
    71fe:	6e35      	ldr	r5, [r6, #96]	; 0x60
    7200:	fb08 5504 	mla	r5, r8, r4, r5
				grid_ui_event_generate_actionstring(ele, eve->type);
    7204:	7aa9      	ldrb	r1, [r5, #10]
    7206:	4630      	mov	r0, r6
    7208:	47c8      	blx	r9
	eve->trigger = GRID_UI_STATUS_READY;
    720a:	726f      	strb	r7, [r5, #9]
			for (uint8_t k=0; k<ele->event_list_length; k++){
    720c:	3401      	adds	r4, #1
    720e:	b2e4      	uxtb	r4, r4
    7210:	f896 305c 	ldrb.w	r3, [r6, #92]	; 0x5c
    7214:	42a3      	cmp	r3, r4
    7216:	d8f2      	bhi.n	71fe <grid_ui_reinit+0x42>
		for (uint8_t j=0; j<bank->element_list_length; j++){
    7218:	f10a 0a01 	add.w	sl, sl, #1
    721c:	fa5f fa8a 	uxtb.w	sl, sl
    7220:	f89b 3009 	ldrb.w	r3, [fp, #9]
    7224:	4553      	cmp	r3, sl
    7226:	d8de      	bhi.n	71e6 <grid_ui_reinit+0x2a>
	for(uint8_t i = 0; i<ui->bank_list_length; i++){
    7228:	9b00      	ldr	r3, [sp, #0]
    722a:	3301      	adds	r3, #1
    722c:	b2db      	uxtb	r3, r3
    722e:	461a      	mov	r2, r3
    7230:	9300      	str	r3, [sp, #0]
    7232:	9b01      	ldr	r3, [sp, #4]
    7234:	785b      	ldrb	r3, [r3, #1]
    7236:	4293      	cmp	r3, r2
    7238:	d8cb      	bhi.n	71d2 <grid_ui_reinit+0x16>
}
    723a:	b003      	add	sp, #12
    723c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7240:	4770      	bx	lr
    7242:	bf00      	nop
    7244:	00006fed 	.word	0x00006fed

00007248 <grid_ui_smart_trigger>:
void grid_ui_smart_trigger(struct grid_ui_model* mod, uint8_t bank, uint8_t element, enum grid_ui_event_t event){
    7248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    724c:	4680      	mov	r8, r0
	uint8_t event_index = grid_ui_event_find(&mod->bank_list[bank].element_list[element], event);
    724e:	010f      	lsls	r7, r1, #4
    7250:	2464      	movs	r4, #100	; 0x64
    7252:	fb04 f402 	mul.w	r4, r4, r2
    7256:	6842      	ldr	r2, [r0, #4]
    7258:	443a      	add	r2, r7
    725a:	68d5      	ldr	r5, [r2, #12]
    725c:	4425      	add	r5, r4
    725e:	4619      	mov	r1, r3
    7260:	4628      	mov	r0, r5
    7262:	4b09      	ldr	r3, [pc, #36]	; (7288 <grid_ui_smart_trigger+0x40>)
    7264:	4798      	blx	r3
	if (event_index == 255){
    7266:	28ff      	cmp	r0, #255	; 0xff
    7268:	d00c      	beq.n	7284 <grid_ui_smart_trigger+0x3c>
    726a:	4606      	mov	r6, r0
	grid_ui_event_template_action(&mod->bank_list[bank].element_list[element], event_index);
    726c:	4601      	mov	r1, r0
    726e:	4628      	mov	r0, r5
    7270:	4b06      	ldr	r3, [pc, #24]	; (728c <grid_ui_smart_trigger+0x44>)
    7272:	4798      	blx	r3
	grid_ui_event_trigger(&mod->bank_list[bank].element_list[element], event_index);
    7274:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7278:	441f      	add	r7, r3
    727a:	68f8      	ldr	r0, [r7, #12]
    727c:	4631      	mov	r1, r6
    727e:	4420      	add	r0, r4
    7280:	4b03      	ldr	r3, [pc, #12]	; (7290 <grid_ui_smart_trigger+0x48>)
    7282:	4798      	blx	r3
    7284:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7288:	000065a9 	.word	0x000065a9
    728c:	00006b75 	.word	0x00006b75
    7290:	000065d5 	.word	0x000065d5

00007294 <grid_ui_event_register_eventstring>:
void grid_ui_event_register_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type, uint8_t* event_string, uint32_t event_string_length){
    7294:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7298:	b083      	sub	sp, #12
    729a:	4604      	mov	r4, r0
    729c:	9101      	str	r1, [sp, #4]
    729e:	4690      	mov	r8, r2
    72a0:	469a      	mov	sl, r3
	grid_debug_print_text("Register Action");
    72a2:	4877      	ldr	r0, [pc, #476]	; (7480 <grid_ui_event_register_eventstring+0x1ec>)
    72a4:	4b77      	ldr	r3, [pc, #476]	; (7484 <grid_ui_event_register_eventstring+0x1f0>)
    72a6:	4798      	blx	r3
	for(uint8_t i=0; i<ele->event_list_length; i++){
    72a8:	f894 705c 	ldrb.w	r7, [r4, #92]	; 0x5c
    72ac:	2f00      	cmp	r7, #0
    72ae:	d050      	beq.n	7352 <grid_ui_event_register_eventstring+0xbe>
    72b0:	6e22      	ldr	r2, [r4, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    72b2:	2300      	movs	r3, #0
    72b4:	21ff      	movs	r1, #255	; 0xff
    72b6:	b2d8      	uxtb	r0, r3
    72b8:	7a95      	ldrb	r5, [r2, #10]
    72ba:	9e01      	ldr	r6, [sp, #4]
    72bc:	42b5      	cmp	r5, r6
    72be:	bf08      	it	eq
    72c0:	4601      	moveq	r1, r0
    72c2:	3301      	adds	r3, #1
    72c4:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    72c8:	b2d8      	uxtb	r0, r3
    72ca:	4287      	cmp	r7, r0
    72cc:	d8f3      	bhi.n	72b6 <grid_ui_event_register_eventstring+0x22>
	if (event_index == 255){
    72ce:	29ff      	cmp	r1, #255	; 0xff
    72d0:	d03f      	beq.n	7352 <grid_ui_event_register_eventstring+0xbe>
		ele->event_list[event_index].event_string[i] = 0;
    72d2:	f44f 7586 	mov.w	r5, #268	; 0x10c
    72d6:	fb05 f501 	mul.w	r5, r5, r1
    72da:	2200      	movs	r2, #0
    72dc:	4611      	mov	r1, r2
    72de:	6e23      	ldr	r3, [r4, #96]	; 0x60
    72e0:	442b      	add	r3, r5
    72e2:	4413      	add	r3, r2
    72e4:	7419      	strb	r1, [r3, #16]
	for(uint32_t i=0; i<GRID_UI_EVENT_STRING_maxlength; i++){
    72e6:	3201      	adds	r2, #1
    72e8:	2a1e      	cmp	r2, #30
    72ea:	d1f8      	bne.n	72de <grid_ui_event_register_eventstring+0x4a>
	ele->event_list[event_index].event_string_length = 0;
    72ec:	6e23      	ldr	r3, [r4, #96]	; 0x60
    72ee:	442b      	add	r3, r5
    72f0:	2100      	movs	r1, #0
    72f2:	60d9      	str	r1, [r3, #12]
		ele->event_list[event_index].event_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    72f4:	4608      	mov	r0, r1
    72f6:	6e23      	ldr	r3, [r4, #96]	; 0x60
    72f8:	442b      	add	r3, r5
    72fa:	eb01 0281 	add.w	r2, r1, r1, lsl #2
    72fe:	4413      	add	r3, r2
    7300:	f883 002f 	strb.w	r0, [r3, #47]	; 0x2f
		ele->event_list[event_index].event_parameter_list[i].address = 0;
    7304:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7306:	442b      	add	r3, r5
    7308:	4413      	add	r3, r2
    730a:	f883 0031 	strb.w	r0, [r3, #49]	; 0x31
		ele->event_list[event_index].event_parameter_list[i].group = 0;
    730e:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7310:	442b      	add	r3, r5
    7312:	4413      	add	r3, r2
    7314:	f883 0030 	strb.w	r0, [r3, #48]	; 0x30
		ele->event_list[event_index].event_parameter_list[i].length = 0;
    7318:	6e23      	ldr	r3, [r4, #96]	; 0x60
    731a:	442b      	add	r3, r5
    731c:	4413      	add	r3, r2
    731e:	f883 0032 	strb.w	r0, [r3, #50]	; 0x32
		ele->event_list[event_index].event_parameter_list[i].offset = 0;
    7322:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7324:	442b      	add	r3, r5
    7326:	4413      	add	r3, r2
    7328:	f883 0033 	strb.w	r0, [r3, #51]	; 0x33
    732c:	3101      	adds	r1, #1
	for(uint8_t i=0; i<GRID_UI_EVENT_PARAMETER_maxcount; i++){
    732e:	2904      	cmp	r1, #4
    7330:	d1e1      	bne.n	72f6 <grid_ui_event_register_eventstring+0x62>
	ele->event_list[event_index].event_parameter_count = 0;
    7332:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7334:	442b      	add	r3, r5
    7336:	2200      	movs	r2, #0
    7338:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	for (uint32_t i=0; i<event_string_length; i++){
    733c:	f1ba 0f00 	cmp.w	sl, #0
    7340:	f000 808a 	beq.w	7458 <grid_ui_event_register_eventstring+0x1c4>
    7344:	f108 36ff 	add.w	r6, r8, #4294967295
    7348:	4617      	mov	r7, r2
    734a:	4690      	mov	r8, r2
			ele->event_list[event_index].event_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    734c:	f04f 0b01 	mov.w	fp, #1
    7350:	e035      	b.n	73be <grid_ui_event_register_eventstring+0x12a>
		grid_debug_print_text("Event Not Found");
    7352:	484d      	ldr	r0, [pc, #308]	; (7488 <grid_ui_event_register_eventstring+0x1f4>)
    7354:	4b4b      	ldr	r3, [pc, #300]	; (7484 <grid_ui_event_register_eventstring+0x1f0>)
    7356:	4798      	blx	r3
		return; // EVENT NOT FOUND
    7358:	e08f      	b.n	747a <grid_ui_event_register_eventstring+0x1e6>
			grid_debug_print_text(" Escaped Char Found ");
    735a:	484c      	ldr	r0, [pc, #304]	; (748c <grid_ui_event_register_eventstring+0x1f8>)
    735c:	4b49      	ldr	r3, [pc, #292]	; (7484 <grid_ui_event_register_eventstring+0x1f0>)
    735e:	4798      	blx	r3
			ele->event_list[event_index].event_string[i] -= 128;
    7360:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7362:	442b      	add	r3, r5
    7364:	443b      	add	r3, r7
    7366:	7c1a      	ldrb	r2, [r3, #16]
    7368:	3a80      	subs	r2, #128	; 0x80
    736a:	741a      	strb	r2, [r3, #16]
    736c:	e034      	b.n	73d8 <grid_ui_event_register_eventstring+0x144>
			ele->event_list[event_index].event_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    736e:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7370:	442b      	add	r3, r5
    7372:	eb08 0288 	add.w	r2, r8, r8, lsl #2
    7376:	4413      	add	r3, r2
    7378:	f883 b02f 	strb.w	fp, [r3, #47]	; 0x2f
			ele->event_list[event_index].event_parameter_list[parameter_list_length].group = event_string[i-1];
    737c:	f816 1c01 	ldrb.w	r1, [r6, #-1]
    7380:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7382:	442b      	add	r3, r5
    7384:	4413      	add	r3, r2
    7386:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
			ele->event_list[event_index].event_parameter_list[parameter_list_length].address = (event_string[i]-'0');
    738a:	6e23      	ldr	r3, [r4, #96]	; 0x60
    738c:	442b      	add	r3, r5
    738e:	4413      	add	r3, r2
    7390:	7831      	ldrb	r1, [r6, #0]
    7392:	3930      	subs	r1, #48	; 0x30
    7394:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
			ele->event_list[event_index].event_parameter_list[parameter_list_length].offset = i-1;
    7398:	6e23      	ldr	r3, [r4, #96]	; 0x60
    739a:	442b      	add	r3, r5
    739c:	4413      	add	r3, r2
    739e:	1e79      	subs	r1, r7, #1
    73a0:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
			ele->event_list[event_index].event_parameter_list[parameter_list_length].length = 2;
    73a4:	6e23      	ldr	r3, [r4, #96]	; 0x60
    73a6:	442b      	add	r3, r5
    73a8:	4413      	add	r3, r2
    73aa:	2202      	movs	r2, #2
    73ac:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
			parameter_list_length++;
    73b0:	f108 0801 	add.w	r8, r8, #1
    73b4:	fa5f f888 	uxtb.w	r8, r8
	for (uint32_t i=0; i<event_string_length; i++){
    73b8:	3701      	adds	r7, #1
    73ba:	45ba      	cmp	sl, r7
    73bc:	d04e      	beq.n	745c <grid_ui_event_register_eventstring+0x1c8>
    73be:	46b1      	mov	r9, r6
		ele->event_list[event_index].event_string[i] = event_string[i];
    73c0:	7872      	ldrb	r2, [r6, #1]
    73c2:	6e23      	ldr	r3, [r4, #96]	; 0x60
    73c4:	442b      	add	r3, r5
    73c6:	443b      	add	r3, r7
    73c8:	741a      	strb	r2, [r3, #16]
		if (ele->event_list[event_index].event_string[i] > 127){
    73ca:	6e23      	ldr	r3, [r4, #96]	; 0x60
    73cc:	442b      	add	r3, r5
    73ce:	443b      	add	r3, r7
    73d0:	f993 3010 	ldrsb.w	r3, [r3, #16]
    73d4:	2b00      	cmp	r3, #0
    73d6:	dbc0      	blt.n	735a <grid_ui_event_register_eventstring+0xc6>
		if ((event_string[i-1] == 'P' || event_string[i-1] == 'B' || event_string[i-1] == 'E') && (event_string[i]-'0') < 10){
    73d8:	f899 1000 	ldrb.w	r1, [r9]
    73dc:	3601      	adds	r6, #1
    73de:	f1a1 0342 	sub.w	r3, r1, #66	; 0x42
    73e2:	b2db      	uxtb	r3, r3
    73e4:	2b0e      	cmp	r3, #14
    73e6:	d80b      	bhi.n	7400 <grid_ui_event_register_eventstring+0x16c>
    73e8:	f244 0209 	movw	r2, #16393	; 0x4009
    73ec:	fa22 f303 	lsr.w	r3, r2, r3
    73f0:	f013 0f01 	tst.w	r3, #1
    73f4:	d004      	beq.n	7400 <grid_ui_event_register_eventstring+0x16c>
    73f6:	7833      	ldrb	r3, [r6, #0]
    73f8:	3b30      	subs	r3, #48	; 0x30
    73fa:	2b09      	cmp	r3, #9
    73fc:	ddb7      	ble.n	736e <grid_ui_event_register_eventstring+0xda>
    73fe:	e7db      	b.n	73b8 <grid_ui_event_register_eventstring+0x124>
		else if (event_string[i-1] == 'Z' && (event_string[i]-'0') < GRID_TEMPLATE_Z_PARAMETER_LIST_LENGTH){
    7400:	295a      	cmp	r1, #90	; 0x5a
    7402:	d1d9      	bne.n	73b8 <grid_ui_event_register_eventstring+0x124>
    7404:	7833      	ldrb	r3, [r6, #0]
    7406:	3b30      	subs	r3, #48	; 0x30
    7408:	2b05      	cmp	r3, #5
    740a:	dcd5      	bgt.n	73b8 <grid_ui_event_register_eventstring+0x124>
			ele->event_list[event_index].event_parameter_list[parameter_list_length].status = GRID_UI_STATUS_INITIALIZED;
    740c:	6e23      	ldr	r3, [r4, #96]	; 0x60
    740e:	442b      	add	r3, r5
    7410:	eb08 0288 	add.w	r2, r8, r8, lsl #2
    7414:	4413      	add	r3, r2
    7416:	f883 b02f 	strb.w	fp, [r3, #47]	; 0x2f
			ele->event_list[event_index].event_parameter_list[parameter_list_length].group = event_string[i-1];
    741a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
    741e:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7420:	442b      	add	r3, r5
    7422:	4413      	add	r3, r2
    7424:	f883 1030 	strb.w	r1, [r3, #48]	; 0x30
			ele->event_list[event_index].event_parameter_list[parameter_list_length].address = (event_string[i]-'0');
    7428:	6e23      	ldr	r3, [r4, #96]	; 0x60
    742a:	442b      	add	r3, r5
    742c:	4413      	add	r3, r2
    742e:	7831      	ldrb	r1, [r6, #0]
    7430:	3930      	subs	r1, #48	; 0x30
    7432:	f883 1031 	strb.w	r1, [r3, #49]	; 0x31
			ele->event_list[event_index].event_parameter_list[parameter_list_length].offset = i-1;
    7436:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7438:	442b      	add	r3, r5
    743a:	4413      	add	r3, r2
    743c:	1e79      	subs	r1, r7, #1
    743e:	f883 1033 	strb.w	r1, [r3, #51]	; 0x33
			ele->event_list[event_index].event_parameter_list[parameter_list_length].length = 2;
    7442:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7444:	442b      	add	r3, r5
    7446:	4413      	add	r3, r2
    7448:	2202      	movs	r2, #2
    744a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
			parameter_list_length++;
    744e:	f108 0801 	add.w	r8, r8, #1
    7452:	fa5f f888 	uxtb.w	r8, r8
    7456:	e7af      	b.n	73b8 <grid_ui_event_register_eventstring+0x124>
	uint8_t parameter_list_length = 0;
    7458:	f04f 0800 	mov.w	r8, #0
	ele->event_list[event_index].event_string_length = event_string_length;
    745c:	6e23      	ldr	r3, [r4, #96]	; 0x60
    745e:	442b      	add	r3, r5
    7460:	f8c3 a00c 	str.w	sl, [r3, #12]
	ele->event_list[event_index].event_parameter_count = parameter_list_length;
    7464:	6e23      	ldr	r3, [r4, #96]	; 0x60
    7466:	441d      	add	r5, r3
    7468:	f885 802e 	strb.w	r8, [r5, #46]	; 0x2e
	grid_ui_smart_trigger(ele->parent->parent, ele->parent->index, ele->index, event_type);
    746c:	6860      	ldr	r0, [r4, #4]
    746e:	9b01      	ldr	r3, [sp, #4]
    7470:	7a22      	ldrb	r2, [r4, #8]
    7472:	7a01      	ldrb	r1, [r0, #8]
    7474:	6840      	ldr	r0, [r0, #4]
    7476:	4c06      	ldr	r4, [pc, #24]	; (7490 <grid_ui_event_register_eventstring+0x1fc>)
    7478:	47a0      	blx	r4
}
    747a:	b003      	add	sp, #12
    747c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7480:	00011154 	.word	0x00011154
    7484:	00005581 	.word	0x00005581
    7488:	00011164 	.word	0x00011164
    748c:	00011174 	.word	0x00011174
    7490:	00007249 	.word	0x00007249

00007494 <grid_ui_event_generate_eventstring>:
void grid_ui_event_generate_eventstring(struct grid_ui_element* ele, enum grid_ui_event_t event_type){
    7494:	b5f0      	push	{r4, r5, r6, r7, lr}
    7496:	b089      	sub	sp, #36	; 0x24
	for(uint8_t i=0; i<ele->event_list_length; i++){
    7498:	f890 705c 	ldrb.w	r7, [r0, #92]	; 0x5c
    749c:	b1ef      	cbz	r7, 74da <grid_ui_event_generate_eventstring+0x46>
    749e:	6e02      	ldr	r2, [r0, #96]	; 0x60
		if (ele->event_list[i].type == event_type){
    74a0:	2300      	movs	r3, #0
    74a2:	24ff      	movs	r4, #255	; 0xff
    74a4:	b2dd      	uxtb	r5, r3
    74a6:	7a96      	ldrb	r6, [r2, #10]
    74a8:	428e      	cmp	r6, r1
    74aa:	bf08      	it	eq
    74ac:	462c      	moveq	r4, r5
    74ae:	3301      	adds	r3, #1
    74b0:	f502 7286 	add.w	r2, r2, #268	; 0x10c
	for(uint8_t i=0; i<ele->event_list_length; i++){
    74b4:	b2dd      	uxtb	r5, r3
    74b6:	42af      	cmp	r7, r5
    74b8:	d8f4      	bhi.n	74a4 <grid_ui_event_generate_eventstring+0x10>
	if (event_index == 255){
    74ba:	2cff      	cmp	r4, #255	; 0xff
    74bc:	d00d      	beq.n	74da <grid_ui_event_generate_eventstring+0x46>
    74be:	460c      	mov	r4, r1
    74c0:	4605      	mov	r5, r0
	uint8_t event_string[GRID_UI_EVENT_STRING_maxlength] = {0};	
    74c2:	221e      	movs	r2, #30
    74c4:	2100      	movs	r1, #0
    74c6:	4668      	mov	r0, sp
    74c8:	4b5d      	ldr	r3, [pc, #372]	; (7640 <grid_ui_event_generate_eventstring+0x1ac>)
    74ca:	4798      	blx	r3
	if (ele->type == GRID_UI_ELEMENT_BUTTON){
    74cc:	7a6b      	ldrb	r3, [r5, #9]
    74ce:	2b02      	cmp	r3, #2
    74d0:	d005      	beq.n	74de <grid_ui_event_generate_eventstring+0x4a>
	else if (ele->type == GRID_UI_ELEMENT_POTENTIOMETER){
    74d2:	2b01      	cmp	r3, #1
    74d4:	d03e      	beq.n	7554 <grid_ui_event_generate_eventstring+0xc0>
	else if (ele->type == GRID_UI_ELEMENT_ENCODER){
    74d6:	2b03      	cmp	r3, #3
    74d8:	d063      	beq.n	75a2 <grid_ui_event_generate_eventstring+0x10e>
}
    74da:	b009      	add	sp, #36	; 0x24
    74dc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if (event_type == GRID_UI_EVENT_INIT){
    74de:	b1ac      	cbz	r4, 750c <grid_ui_event_generate_eventstring+0x78>
		else if (event_type == GRID_UI_EVENT_DP){
    74e0:	2c04      	cmp	r4, #4
    74e2:	d025      	beq.n	7530 <grid_ui_event_generate_eventstring+0x9c>
		else if (event_type == GRID_UI_EVENT_DR){
    74e4:	2c05      	cmp	r4, #5
    74e6:	d1f8      	bne.n	74da <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DR_BUT); // !!
    74e8:	4b56      	ldr	r3, [pc, #344]	; (7644 <grid_ui_event_generate_eventstring+0x1b0>)
    74ea:	466c      	mov	r4, sp
    74ec:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    74ee:	c407      	stmia	r4!, {r0, r1, r2}
    74f0:	f824 3b02 	strh.w	r3, [r4], #2
    74f4:	0c1b      	lsrs	r3, r3, #16
    74f6:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    74f8:	4668      	mov	r0, sp
    74fa:	4b53      	ldr	r3, [pc, #332]	; (7648 <grid_ui_event_generate_eventstring+0x1b4>)
    74fc:	4798      	blx	r3
    74fe:	4603      	mov	r3, r0
    7500:	466a      	mov	r2, sp
    7502:	2105      	movs	r1, #5
    7504:	4628      	mov	r0, r5
    7506:	4c51      	ldr	r4, [pc, #324]	; (764c <grid_ui_event_generate_eventstring+0x1b8>)
    7508:	47a0      	blx	r4
    750a:	e7e6      	b.n	74da <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_INIT_BUT); // !!
    750c:	4b50      	ldr	r3, [pc, #320]	; (7650 <grid_ui_event_generate_eventstring+0x1bc>)
    750e:	466c      	mov	r4, sp
    7510:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    7512:	c407      	stmia	r4!, {r0, r1, r2}
    7514:	f824 3b02 	strh.w	r3, [r4], #2
    7518:	0c1b      	lsrs	r3, r3, #16
    751a:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    751c:	4668      	mov	r0, sp
    751e:	4b4a      	ldr	r3, [pc, #296]	; (7648 <grid_ui_event_generate_eventstring+0x1b4>)
    7520:	4798      	blx	r3
    7522:	4603      	mov	r3, r0
    7524:	466a      	mov	r2, sp
    7526:	2100      	movs	r1, #0
    7528:	4628      	mov	r0, r5
    752a:	4c48      	ldr	r4, [pc, #288]	; (764c <grid_ui_event_generate_eventstring+0x1b8>)
    752c:	47a0      	blx	r4
    752e:	e7d4      	b.n	74da <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DP_BUT); // !!
    7530:	4b48      	ldr	r3, [pc, #288]	; (7654 <grid_ui_event_generate_eventstring+0x1c0>)
    7532:	466c      	mov	r4, sp
    7534:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    7536:	c407      	stmia	r4!, {r0, r1, r2}
    7538:	f824 3b02 	strh.w	r3, [r4], #2
    753c:	0c1b      	lsrs	r3, r3, #16
    753e:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    7540:	4668      	mov	r0, sp
    7542:	4b41      	ldr	r3, [pc, #260]	; (7648 <grid_ui_event_generate_eventstring+0x1b4>)
    7544:	4798      	blx	r3
    7546:	4603      	mov	r3, r0
    7548:	466a      	mov	r2, sp
    754a:	2104      	movs	r1, #4
    754c:	4628      	mov	r0, r5
    754e:	4c3f      	ldr	r4, [pc, #252]	; (764c <grid_ui_event_generate_eventstring+0x1b8>)
    7550:	47a0      	blx	r4
    7552:	e7c2      	b.n	74da <grid_ui_event_generate_eventstring+0x46>
		if (event_type == GRID_UI_EVENT_INIT){
    7554:	b19c      	cbz	r4, 757e <grid_ui_event_generate_eventstring+0xea>
		else if (event_type == GRID_UI_EVENT_AVC7){
    7556:	2c01      	cmp	r4, #1
    7558:	d1bf      	bne.n	74da <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_AVC7_POT); // !!
    755a:	4b3f      	ldr	r3, [pc, #252]	; (7658 <grid_ui_event_generate_eventstring+0x1c4>)
    755c:	466c      	mov	r4, sp
    755e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    7560:	c407      	stmia	r4!, {r0, r1, r2}
    7562:	f824 3b02 	strh.w	r3, [r4], #2
    7566:	0c1b      	lsrs	r3, r3, #16
    7568:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    756a:	4668      	mov	r0, sp
    756c:	4b36      	ldr	r3, [pc, #216]	; (7648 <grid_ui_event_generate_eventstring+0x1b4>)
    756e:	4798      	blx	r3
    7570:	4603      	mov	r3, r0
    7572:	466a      	mov	r2, sp
    7574:	2101      	movs	r1, #1
    7576:	4628      	mov	r0, r5
    7578:	4c34      	ldr	r4, [pc, #208]	; (764c <grid_ui_event_generate_eventstring+0x1b8>)
    757a:	47a0      	blx	r4
    757c:	e7ad      	b.n	74da <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_INIT_POT); // !!
    757e:	4b37      	ldr	r3, [pc, #220]	; (765c <grid_ui_event_generate_eventstring+0x1c8>)
    7580:	466c      	mov	r4, sp
    7582:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    7584:	c407      	stmia	r4!, {r0, r1, r2}
    7586:	f824 3b02 	strh.w	r3, [r4], #2
    758a:	0c1b      	lsrs	r3, r3, #16
    758c:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    758e:	4668      	mov	r0, sp
    7590:	4b2d      	ldr	r3, [pc, #180]	; (7648 <grid_ui_event_generate_eventstring+0x1b4>)
    7592:	4798      	blx	r3
    7594:	4603      	mov	r3, r0
    7596:	466a      	mov	r2, sp
    7598:	2100      	movs	r1, #0
    759a:	4628      	mov	r0, r5
    759c:	4c2b      	ldr	r4, [pc, #172]	; (764c <grid_ui_event_generate_eventstring+0x1b8>)
    759e:	47a0      	blx	r4
    75a0:	e79b      	b.n	74da <grid_ui_event_generate_eventstring+0x46>
		if (event_type == GRID_UI_EVENT_INIT){
    75a2:	b1bc      	cbz	r4, 75d4 <grid_ui_event_generate_eventstring+0x140>
		else if (event_type == GRID_UI_EVENT_AVC7){
    75a4:	2c01      	cmp	r4, #1
    75a6:	d027      	beq.n	75f8 <grid_ui_event_generate_eventstring+0x164>
		else if (event_type == GRID_UI_EVENT_DP){
    75a8:	2c04      	cmp	r4, #4
    75aa:	d037      	beq.n	761c <grid_ui_event_generate_eventstring+0x188>
		else if (event_type == GRID_UI_EVENT_DR){
    75ac:	2c05      	cmp	r4, #5
    75ae:	d194      	bne.n	74da <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DR_ENC); // !!
    75b0:	4b24      	ldr	r3, [pc, #144]	; (7644 <grid_ui_event_generate_eventstring+0x1b0>)
    75b2:	466c      	mov	r4, sp
    75b4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    75b6:	c407      	stmia	r4!, {r0, r1, r2}
    75b8:	f824 3b02 	strh.w	r3, [r4], #2
    75bc:	0c1b      	lsrs	r3, r3, #16
    75be:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    75c0:	4668      	mov	r0, sp
    75c2:	4b21      	ldr	r3, [pc, #132]	; (7648 <grid_ui_event_generate_eventstring+0x1b4>)
    75c4:	4798      	blx	r3
    75c6:	4603      	mov	r3, r0
    75c8:	466a      	mov	r2, sp
    75ca:	2105      	movs	r1, #5
    75cc:	4628      	mov	r0, r5
    75ce:	4c1f      	ldr	r4, [pc, #124]	; (764c <grid_ui_event_generate_eventstring+0x1b8>)
    75d0:	47a0      	blx	r4
    75d2:	e782      	b.n	74da <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_INIT_ENC); // !!
    75d4:	4b22      	ldr	r3, [pc, #136]	; (7660 <grid_ui_event_generate_eventstring+0x1cc>)
    75d6:	466c      	mov	r4, sp
    75d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    75da:	c407      	stmia	r4!, {r0, r1, r2}
    75dc:	f824 3b02 	strh.w	r3, [r4], #2
    75e0:	0c1b      	lsrs	r3, r3, #16
    75e2:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    75e4:	4668      	mov	r0, sp
    75e6:	4b18      	ldr	r3, [pc, #96]	; (7648 <grid_ui_event_generate_eventstring+0x1b4>)
    75e8:	4798      	blx	r3
    75ea:	4603      	mov	r3, r0
    75ec:	466a      	mov	r2, sp
    75ee:	2100      	movs	r1, #0
    75f0:	4628      	mov	r0, r5
    75f2:	4c16      	ldr	r4, [pc, #88]	; (764c <grid_ui_event_generate_eventstring+0x1b8>)
    75f4:	47a0      	blx	r4
    75f6:	e770      	b.n	74da <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_AVC7_ENC); // !!
    75f8:	4b17      	ldr	r3, [pc, #92]	; (7658 <grid_ui_event_generate_eventstring+0x1c4>)
    75fa:	466c      	mov	r4, sp
    75fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    75fe:	c407      	stmia	r4!, {r0, r1, r2}
    7600:	f824 3b02 	strh.w	r3, [r4], #2
    7604:	0c1b      	lsrs	r3, r3, #16
    7606:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    7608:	4668      	mov	r0, sp
    760a:	4b0f      	ldr	r3, [pc, #60]	; (7648 <grid_ui_event_generate_eventstring+0x1b4>)
    760c:	4798      	blx	r3
    760e:	4603      	mov	r3, r0
    7610:	466a      	mov	r2, sp
    7612:	2101      	movs	r1, #1
    7614:	4628      	mov	r0, r5
    7616:	4c0d      	ldr	r4, [pc, #52]	; (764c <grid_ui_event_generate_eventstring+0x1b8>)
    7618:	47a0      	blx	r4
    761a:	e75e      	b.n	74da <grid_ui_event_generate_eventstring+0x46>
			sprintf(event_string, GRID_EVENTSTRING_DP_ENC); // !!
    761c:	4b0d      	ldr	r3, [pc, #52]	; (7654 <grid_ui_event_generate_eventstring+0x1c0>)
    761e:	466c      	mov	r4, sp
    7620:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
    7622:	c407      	stmia	r4!, {r0, r1, r2}
    7624:	f824 3b02 	strh.w	r3, [r4], #2
    7628:	0c1b      	lsrs	r3, r3, #16
    762a:	7023      	strb	r3, [r4, #0]
			grid_ui_event_register_eventstring(ele, event_type, event_string, strlen(event_string));
    762c:	4668      	mov	r0, sp
    762e:	4b06      	ldr	r3, [pc, #24]	; (7648 <grid_ui_event_generate_eventstring+0x1b4>)
    7630:	4798      	blx	r3
    7632:	4603      	mov	r3, r0
    7634:	466a      	mov	r2, sp
    7636:	2104      	movs	r1, #4
    7638:	4628      	mov	r0, r5
    763a:	4c04      	ldr	r4, [pc, #16]	; (764c <grid_ui_event_generate_eventstring+0x1b8>)
    763c:	47a0      	blx	r4
    763e:	e74c      	b.n	74da <grid_ui_event_generate_eventstring+0x46>
    7640:	0000f6d3 	.word	0x0000f6d3
    7644:	000111ac 	.word	0x000111ac
    7648:	0000fb71 	.word	0x0000fb71
    764c:	00007295 	.word	0x00007295
    7650:	0001118c 	.word	0x0001118c
    7654:	0001119c 	.word	0x0001119c
    7658:	000111cc 	.word	0x000111cc
    765c:	000111bc 	.word	0x000111bc
    7660:	000111dc 	.word	0x000111dc

00007664 <grid_ui_event_init>:
void grid_ui_event_init(struct grid_ui_element* parent, uint8_t index, enum grid_ui_event_t event_type){
    7664:	b570      	push	{r4, r5, r6, lr}
    7666:	4615      	mov	r5, r2
	struct grid_ui_event* eve = &parent->event_list[index];
    7668:	f44f 7386 	mov.w	r3, #268	; 0x10c
    766c:	fb03 f301 	mul.w	r3, r3, r1
    7670:	6e02      	ldr	r2, [r0, #96]	; 0x60
    7672:	18d4      	adds	r4, r2, r3
	eve->parent = parent;
    7674:	6060      	str	r0, [r4, #4]
	eve->index = index;
    7676:	7221      	strb	r1, [r4, #8]
	eve->cfg_changed_flag = 0;
    7678:	2100      	movs	r1, #0
    767a:	f884 1107 	strb.w	r1, [r4, #263]	; 0x107
	eve->type   = event_type;	
    767e:	72a5      	strb	r5, [r4, #10]
	eve->status = GRID_UI_STATUS_READY;
    7680:	2104      	movs	r1, #4
    7682:	54d1      	strb	r1, [r2, r3]
    7684:	f104 030f 	add.w	r3, r4, #15
    7688:	f104 012d 	add.w	r1, r4, #45	; 0x2d
		eve->event_string[i] = 0;
    768c:	2200      	movs	r2, #0
    768e:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_UI_EVENT_STRING_maxlength; i++){
    7692:	428b      	cmp	r3, r1
    7694:	d1fb      	bne.n	768e <grid_ui_event_init+0x2a>
	eve->event_string_length = 0;
    7696:	2300      	movs	r3, #0
    7698:	60e3      	str	r3, [r4, #12]
    769a:	f104 0347 	add.w	r3, r4, #71	; 0x47
    769e:	f104 01bf 	add.w	r1, r4, #191	; 0xbf
		eve->action_string[i] = 0;
    76a2:	2200      	movs	r2, #0
    76a4:	f803 2f01 	strb.w	r2, [r3, #1]!
	for (uint32_t i=0; i<GRID_UI_ACTION_STRING_maxlength; i++){
    76a8:	428b      	cmp	r3, r1
    76aa:	d1fb      	bne.n	76a4 <grid_ui_event_init+0x40>
	eve->action_string_length = 0;
    76ac:	2300      	movs	r3, #0
    76ae:	6463      	str	r3, [r4, #68]	; 0x44
	eve->event_parameter_count = 0;
    76b0:	f884 302e 	strb.w	r3, [r4, #46]	; 0x2e
    76b4:	4623      	mov	r3, r4
    76b6:	f104 0614 	add.w	r6, r4, #20
    76ba:	4622      	mov	r2, r4
		eve->event_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    76bc:	2100      	movs	r1, #0
    76be:	f882 102f 	strb.w	r1, [r2, #47]	; 0x2f
		eve->event_parameter_list[i].address = 0;
    76c2:	f882 1031 	strb.w	r1, [r2, #49]	; 0x31
		eve->event_parameter_list[i].offset = 0;
    76c6:	f882 1033 	strb.w	r1, [r2, #51]	; 0x33
		eve->event_parameter_list[i].length = 0;
    76ca:	f882 1032 	strb.w	r1, [r2, #50]	; 0x32
    76ce:	3205      	adds	r2, #5
	for (uint32_t i=0; i<GRID_UI_EVENT_PARAMETER_maxcount; i++){
    76d0:	42b2      	cmp	r2, r6
    76d2:	d1f4      	bne.n	76be <grid_ui_event_init+0x5a>
	eve->action_parameter_count = 0;
    76d4:	2200      	movs	r2, #0
    76d6:	f884 20c0 	strb.w	r2, [r4, #192]	; 0xc0
    76da:	f104 0146 	add.w	r1, r4, #70	; 0x46
		eve->action_parameter_list[i].status = GRID_UI_STATUS_UNDEFINED;
    76de:	f883 20c1 	strb.w	r2, [r3, #193]	; 0xc1
		eve->action_parameter_list[i].address = 0;
    76e2:	f883 20c3 	strb.w	r2, [r3, #195]	; 0xc3
		eve->action_parameter_list[i].offset = 0;
    76e6:	f883 20c5 	strb.w	r2, [r3, #197]	; 0xc5
		eve->action_parameter_list[i].length = 0;
    76ea:	f883 20c4 	strb.w	r2, [r3, #196]	; 0xc4
    76ee:	3305      	adds	r3, #5
	for (uint32_t i=0; i<GRID_UI_ACTION_PARAMETER_maxcount; i++){
    76f0:	428b      	cmp	r3, r1
    76f2:	d1f4      	bne.n	76de <grid_ui_event_init+0x7a>
	grid_ui_event_generate_eventstring(eve->parent, event_type);
    76f4:	4629      	mov	r1, r5
    76f6:	4b07      	ldr	r3, [pc, #28]	; (7714 <grid_ui_event_init+0xb0>)
    76f8:	4798      	blx	r3
	grid_ui_event_generate_actionstring(eve->parent, event_type);	
    76fa:	4629      	mov	r1, r5
    76fc:	6860      	ldr	r0, [r4, #4]
    76fe:	4b06      	ldr	r3, [pc, #24]	; (7718 <grid_ui_event_init+0xb4>)
    7700:	4798      	blx	r3
	eve->cfg_changed_flag = 0;
    7702:	2300      	movs	r3, #0
    7704:	f884 3107 	strb.w	r3, [r4, #263]	; 0x107
	eve->cfg_default_flag = 1;
    7708:	2301      	movs	r3, #1
    770a:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
	eve->cfg_flashempty_flag = 1;
    770e:	f884 3109 	strb.w	r3, [r4, #265]	; 0x109
    7712:	bd70      	pop	{r4, r5, r6, pc}
    7714:	00007495 	.word	0x00007495
    7718:	00006fed 	.word	0x00006fed

0000771c <grid_ui_element_init>:
void grid_ui_element_init(struct grid_ui_bank* parent, uint8_t index, enum grid_ui_element_t element_type){
    771c:	b570      	push	{r4, r5, r6, lr}
	struct grid_ui_element* ele = &parent->element_list[index];
    771e:	2364      	movs	r3, #100	; 0x64
    7720:	fb03 f301 	mul.w	r3, r3, r1
    7724:	68c5      	ldr	r5, [r0, #12]
    7726:	18ec      	adds	r4, r5, r3
	ele->parent = parent;
    7728:	6060      	str	r0, [r4, #4]
	ele->index = index;
    772a:	7221      	strb	r1, [r4, #8]
	ele->status = GRID_UI_STATUS_INITIALIZED;
    772c:	2101      	movs	r1, #1
    772e:	54e9      	strb	r1, [r5, r3]
	ele->type = element_type;
    7730:	7262      	strb	r2, [r4, #9]
    7732:	f104 0308 	add.w	r3, r4, #8
    7736:	f104 0058 	add.w	r0, r4, #88	; 0x58
		ele->template_parameter_list[i] = 0;
    773a:	2100      	movs	r1, #0
    773c:	f843 1f04 	str.w	r1, [r3, #4]!
	for(uint8_t i=0; i<GRID_TEMPLATE_UI_PARAMETER_LIST_LENGTH; i++){
    7740:	4283      	cmp	r3, r0
    7742:	d1fb      	bne.n	773c <grid_ui_element_init+0x20>
	if (element_type == GRID_UI_ELEMENT_SYSTEM){
    7744:	b132      	cbz	r2, 7754 <grid_ui_element_init+0x38>
	else if (element_type == GRID_UI_ELEMENT_POTENTIOMETER){
    7746:	2a01      	cmp	r2, #1
    7748:	d026      	beq.n	7798 <grid_ui_element_init+0x7c>
	else if (element_type == GRID_UI_ELEMENT_BUTTON){
    774a:	2a02      	cmp	r2, #2
    774c:	d036      	beq.n	77bc <grid_ui_element_init+0xa0>
	else if (element_type == GRID_UI_ELEMENT_ENCODER){
    774e:	2a03      	cmp	r2, #3
    7750:	d04a      	beq.n	77e8 <grid_ui_element_init+0xcc>
    7752:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 6;
    7754:	2306      	movs	r3, #6
    7756:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    775a:	f44f 60c9 	mov.w	r0, #1608	; 0x648
    775e:	4b2f      	ldr	r3, [pc, #188]	; (781c <grid_ui_element_init+0x100>)
    7760:	4798      	blx	r3
    7762:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    7764:	2200      	movs	r2, #0
    7766:	4611      	mov	r1, r2
    7768:	4620      	mov	r0, r4
    776a:	4d2d      	ldr	r5, [pc, #180]	; (7820 <grid_ui_element_init+0x104>)
    776c:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_HEARTBEAT); // Heartbeat
    776e:	220c      	movs	r2, #12
    7770:	2101      	movs	r1, #1
    7772:	4620      	mov	r0, r4
    7774:	47a8      	blx	r5
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_MAPMODE_PRESS); // Mapmode press
    7776:	2207      	movs	r2, #7
    7778:	2102      	movs	r1, #2
    777a:	4620      	mov	r0, r4
    777c:	47a8      	blx	r5
		grid_ui_event_init(ele, 3, GRID_UI_EVENT_MAPMODE_RELEASE); // Mapmode release
    777e:	2208      	movs	r2, #8
    7780:	2103      	movs	r1, #3
    7782:	4620      	mov	r0, r4
    7784:	47a8      	blx	r5
		grid_ui_event_init(ele, 4, GRID_UI_EVENT_CFG_RESPONSE); //
    7786:	2209      	movs	r2, #9
    7788:	2104      	movs	r1, #4
    778a:	4620      	mov	r0, r4
    778c:	47a8      	blx	r5
		grid_ui_event_init(ele, 5, GRID_UI_EVENT_CFG_REQUEST); //
    778e:	220a      	movs	r2, #10
    7790:	2105      	movs	r1, #5
    7792:	4620      	mov	r0, r4
    7794:	47a8      	blx	r5
    7796:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 2;
    7798:	2302      	movs	r3, #2
    779a:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    779e:	f44f 7006 	mov.w	r0, #536	; 0x218
    77a2:	4b1e      	ldr	r3, [pc, #120]	; (781c <grid_ui_element_init+0x100>)
    77a4:	4798      	blx	r3
    77a6:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    77a8:	2200      	movs	r2, #0
    77aa:	4611      	mov	r1, r2
    77ac:	4620      	mov	r0, r4
    77ae:	4d1c      	ldr	r5, [pc, #112]	; (7820 <grid_ui_element_init+0x104>)
    77b0:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_AVC7); // Absolute Value Change (7bit)
    77b2:	2201      	movs	r2, #1
    77b4:	4611      	mov	r1, r2
    77b6:	4620      	mov	r0, r4
    77b8:	47a8      	blx	r5
    77ba:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 3;
    77bc:	2303      	movs	r3, #3
    77be:	f884 305c 	strb.w	r3, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    77c2:	f44f 7049 	mov.w	r0, #804	; 0x324
    77c6:	4b15      	ldr	r3, [pc, #84]	; (781c <grid_ui_element_init+0x100>)
    77c8:	4798      	blx	r3
    77ca:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    77cc:	2200      	movs	r2, #0
    77ce:	4611      	mov	r1, r2
    77d0:	4620      	mov	r0, r4
    77d2:	4d13      	ldr	r5, [pc, #76]	; (7820 <grid_ui_element_init+0x104>)
    77d4:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_DP);	// Press
    77d6:	2204      	movs	r2, #4
    77d8:	2101      	movs	r1, #1
    77da:	4620      	mov	r0, r4
    77dc:	47a8      	blx	r5
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_DR);	// Release
    77de:	2205      	movs	r2, #5
    77e0:	2102      	movs	r1, #2
    77e2:	4620      	mov	r0, r4
    77e4:	47a8      	blx	r5
    77e6:	bd70      	pop	{r4, r5, r6, pc}
		ele->event_list_length = 4;
    77e8:	2604      	movs	r6, #4
    77ea:	f884 605c 	strb.w	r6, [r4, #92]	; 0x5c
		ele->event_list = malloc(ele->event_list_length*sizeof(struct grid_ui_event));
    77ee:	f44f 6086 	mov.w	r0, #1072	; 0x430
    77f2:	4b0a      	ldr	r3, [pc, #40]	; (781c <grid_ui_element_init+0x100>)
    77f4:	4798      	blx	r3
    77f6:	6620      	str	r0, [r4, #96]	; 0x60
		grid_ui_event_init(ele, 0, GRID_UI_EVENT_INIT); // Element Initialization Event
    77f8:	2200      	movs	r2, #0
    77fa:	4611      	mov	r1, r2
    77fc:	4620      	mov	r0, r4
    77fe:	4d08      	ldr	r5, [pc, #32]	; (7820 <grid_ui_element_init+0x104>)
    7800:	47a8      	blx	r5
		grid_ui_event_init(ele, 1, GRID_UI_EVENT_DP);	// Press
    7802:	4632      	mov	r2, r6
    7804:	2101      	movs	r1, #1
    7806:	4620      	mov	r0, r4
    7808:	47a8      	blx	r5
		grid_ui_event_init(ele, 2, GRID_UI_EVENT_DR);	// Release
    780a:	2205      	movs	r2, #5
    780c:	2102      	movs	r1, #2
    780e:	4620      	mov	r0, r4
    7810:	47a8      	blx	r5
		grid_ui_event_init(ele, 3, GRID_UI_EVENT_AVC7); // Absolute Value Change (7bit)
    7812:	2201      	movs	r2, #1
    7814:	2103      	movs	r1, #3
    7816:	4620      	mov	r0, r4
    7818:	47a8      	blx	r5
}
    781a:	e79a      	b.n	7752 <grid_ui_element_init+0x36>
    781c:	0000f6ad 	.word	0x0000f6ad
    7820:	00007665 	.word	0x00007665

00007824 <grid_usb_serial_bulkout_cb>:
	//grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
//	cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);
	
	//cdcdf_acm_write(cdcdf_demo_buf, count); /* Echo data */
	return false;                           /* No error. */
}
    7824:	2000      	movs	r0, #0
    7826:	4770      	bx	lr

00007828 <grid_usb_serial_bulkin_cb>:
	
	//grid_sys_alert_set_alert(&grid_sys_state, 255,0,255,2,300);

//	cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS); /* Another read */
	return false;                                                                                 /* No error. */
}
    7828:	2000      	movs	r0, #0
    782a:	4770      	bx	lr

0000782c <grid_usb_serial_statechange_cb>:
static bool grid_usb_serial_statechange_cb(usb_cdc_control_signal_t state)
{
    782c:	b510      	push	{r4, lr}
    782e:	b082      	sub	sp, #8
    7830:	f8ad 0004 	strh.w	r0, [sp, #4]
	
	//grid_sys_alert_set_alert(&grid_sys_state, 0,255,255,2,300);
	
	if (state.rs232.DTR || 1) {
		/* After connection the R/W callbacks can be registered */
		cdcdf_acm_register_callback(CDCDF_ACM_CB_READ, (FUNC_PTR)grid_usb_serial_bulkout_cb);
    7834:	4904      	ldr	r1, [pc, #16]	; (7848 <grid_usb_serial_statechange_cb+0x1c>)
    7836:	2000      	movs	r0, #0
    7838:	4c04      	ldr	r4, [pc, #16]	; (784c <grid_usb_serial_statechange_cb+0x20>)
    783a:	47a0      	blx	r4
		cdcdf_acm_register_callback(CDCDF_ACM_CB_WRITE, (FUNC_PTR)grid_usb_serial_bulkin_cb);
    783c:	4904      	ldr	r1, [pc, #16]	; (7850 <grid_usb_serial_statechange_cb+0x24>)
    783e:	2001      	movs	r0, #1
    7840:	47a0      	blx	r4
		/* Start Rx */
		//cdcdf_acm_read((uint8_t *)cdcdf_demo_buf, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);
	}
	return false; /* No error. */
}
    7842:	2000      	movs	r0, #0
    7844:	b002      	add	sp, #8
    7846:	bd10      	pop	{r4, pc}
    7848:	00007825 	.word	0x00007825
    784c:	0000dce5 	.word	0x0000dce5
    7850:	00007829 	.word	0x00007829

00007854 <grid_usb_midi_bulkin_cb>:
{
	grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
	return false;
}
static bool grid_usb_midi_bulkin_cb(const uint8_t ep, const enum usb_xfer_code rc, const uint32_t count)
{
    7854:	b510      	push	{r4, lr}
    7856:	b082      	sub	sp, #8
	
	grid_sys_alert_set_alert(&grid_sys_state, 255,0,255,2,300);
    7858:	f44f 7396 	mov.w	r3, #300	; 0x12c
    785c:	9301      	str	r3, [sp, #4]
    785e:	2302      	movs	r3, #2
    7860:	9300      	str	r3, [sp, #0]
    7862:	23ff      	movs	r3, #255	; 0xff
    7864:	2200      	movs	r2, #0
    7866:	4619      	mov	r1, r3
    7868:	4802      	ldr	r0, [pc, #8]	; (7874 <grid_usb_midi_bulkin_cb+0x20>)
    786a:	4c03      	ldr	r4, [pc, #12]	; (7878 <grid_usb_midi_bulkin_cb+0x24>)
    786c:	47a0      	blx	r4
	return false;
}
    786e:	2000      	movs	r0, #0
    7870:	b002      	add	sp, #8
    7872:	bd10      	pop	{r4, pc}
    7874:	20007260 	.word	0x20007260
    7878:	00005bf5 	.word	0x00005bf5

0000787c <grid_usb_midi_bulkout_cb>:
{
    787c:	b510      	push	{r4, lr}
    787e:	b082      	sub	sp, #8
	grid_sys_alert_set_alert(&grid_sys_state, 255,255,0,2,300);
    7880:	f44f 7396 	mov.w	r3, #300	; 0x12c
    7884:	9301      	str	r3, [sp, #4]
    7886:	2302      	movs	r3, #2
    7888:	9300      	str	r3, [sp, #0]
    788a:	2300      	movs	r3, #0
    788c:	22ff      	movs	r2, #255	; 0xff
    788e:	4611      	mov	r1, r2
    7890:	4802      	ldr	r0, [pc, #8]	; (789c <grid_usb_midi_bulkout_cb+0x20>)
    7892:	4c03      	ldr	r4, [pc, #12]	; (78a0 <grid_usb_midi_bulkout_cb+0x24>)
    7894:	47a0      	blx	r4
}
    7896:	2000      	movs	r0, #0
    7898:	b002      	add	sp, #8
    789a:	bd10      	pop	{r4, pc}
    789c:	20007260 	.word	0x20007260
    78a0:	00005bf5 	.word	0x00005bf5

000078a4 <grid_usb_serial_init>:
{
    78a4:	b508      	push	{r3, lr}
	cdcdf_acm_register_callback(CDCDF_ACM_CB_STATE_C, (FUNC_PTR)grid_usb_serial_statechange_cb);
    78a6:	4902      	ldr	r1, [pc, #8]	; (78b0 <grid_usb_serial_init+0xc>)
    78a8:	2003      	movs	r0, #3
    78aa:	4b02      	ldr	r3, [pc, #8]	; (78b4 <grid_usb_serial_init+0x10>)
    78ac:	4798      	blx	r3
    78ae:	bd08      	pop	{r3, pc}
    78b0:	0000782d 	.word	0x0000782d
    78b4:	0000dce5 	.word	0x0000dce5

000078b8 <grid_keyboard_init>:
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_WRITE, (FUNC_PTR)grid_usb_midi_bulkin_cb);


}

void grid_keyboard_init(struct grid_keyboard_model* kb){
    78b8:	b410      	push	{r4}
    78ba:	4603      	mov	r3, r0
    78bc:	f100 0412 	add.w	r4, r0, #18
	
	for (uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++)
	{
		kb->hid_key_array[i].b_modifier = false;
    78c0:	2200      	movs	r2, #0
		kb->hid_key_array[i].key_id = 255;
    78c2:	21ff      	movs	r1, #255	; 0xff
		kb->hid_key_array[i].b_modifier = false;
    78c4:	705a      	strb	r2, [r3, #1]
		kb->hid_key_array[i].key_id = 255;
    78c6:	7019      	strb	r1, [r3, #0]
		kb->hid_key_array[i].state = HID_KB_KEY_UP;
    78c8:	709a      	strb	r2, [r3, #2]
		
		
		kb->key_list[i].ismodifier = 0;
    78ca:	74da      	strb	r2, [r3, #19]
		kb->key_list[i].ispressed = 0;
    78cc:	751a      	strb	r2, [r3, #20]
		kb->key_list[i].keycode = 255;
    78ce:	7499      	strb	r1, [r3, #18]
    78d0:	3303      	adds	r3, #3
	for (uint8_t i=0; i<GRID_KEYBOARD_KEY_maxcount; i++)
    78d2:	42a3      	cmp	r3, r4
    78d4:	d1f6      	bne.n	78c4 <grid_keyboard_init+0xc>
		
	}
	
	kb->key_active_count = 0;
    78d6:	2300      	movs	r3, #0
    78d8:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	
}
    78dc:	f85d 4b04 	ldr.w	r4, [sp], #4
    78e0:	4770      	bx	lr

000078e2 <grid_midi_buffer_init>:


void grid_midi_buffer_init(struct grid_midi_event_desc* buf, uint16_t length){
	
	
	for (uint16_t i=0; i<length; i++)
    78e2:	b169      	cbz	r1, 7900 <grid_midi_buffer_init+0x1e>
    78e4:	4603      	mov	r3, r0
    78e6:	1e4a      	subs	r2, r1, #1
    78e8:	b292      	uxth	r2, r2
    78ea:	3201      	adds	r2, #1
    78ec:	eb00 0082 	add.w	r0, r0, r2, lsl #2
	{
		buf[i].byte0 = 0;
    78f0:	2200      	movs	r2, #0
    78f2:	701a      	strb	r2, [r3, #0]
		buf[i].byte1 = 0;
    78f4:	705a      	strb	r2, [r3, #1]
		buf[i].byte2 = 0;
    78f6:	709a      	strb	r2, [r3, #2]
		buf[i].byte3 = 0;
    78f8:	70da      	strb	r2, [r3, #3]
    78fa:	3304      	adds	r3, #4
	for (uint16_t i=0; i<length; i++)
    78fc:	4283      	cmp	r3, r0
    78fe:	d1f8      	bne.n	78f2 <grid_midi_buffer_init+0x10>
    7900:	4770      	bx	lr
	...

00007904 <grid_usb_midi_init>:
{
    7904:	b510      	push	{r4, lr}
	grid_midi_tx_write_index = 0;
    7906:	2400      	movs	r4, #0
    7908:	4b08      	ldr	r3, [pc, #32]	; (792c <grid_usb_midi_init+0x28>)
    790a:	801c      	strh	r4, [r3, #0]
	grid_midi_tx_read_index = 0;
    790c:	4b08      	ldr	r3, [pc, #32]	; (7930 <grid_usb_midi_init+0x2c>)
    790e:	801c      	strh	r4, [r3, #0]
	grid_midi_buffer_init(grid_midi_tx_buffer, GRID_MIDI_TX_BUFFER_length);
    7910:	f44f 7196 	mov.w	r1, #300	; 0x12c
    7914:	4807      	ldr	r0, [pc, #28]	; (7934 <grid_usb_midi_init+0x30>)
    7916:	4b08      	ldr	r3, [pc, #32]	; (7938 <grid_usb_midi_init+0x34>)
    7918:	4798      	blx	r3
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_READ, (FUNC_PTR)grid_usb_midi_bulkout_cb);
    791a:	4908      	ldr	r1, [pc, #32]	; (793c <grid_usb_midi_init+0x38>)
    791c:	4620      	mov	r0, r4
    791e:	4c08      	ldr	r4, [pc, #32]	; (7940 <grid_usb_midi_init+0x3c>)
    7920:	47a0      	blx	r4
	audiodf_midi_register_callback(AUDIODF_MIDI_CB_WRITE, (FUNC_PTR)grid_usb_midi_bulkin_cb);
    7922:	4908      	ldr	r1, [pc, #32]	; (7944 <grid_usb_midi_init+0x40>)
    7924:	2001      	movs	r0, #1
    7926:	47a0      	blx	r4
    7928:	bd10      	pop	{r4, pc}
    792a:	bf00      	nop
    792c:	200042fc 	.word	0x200042fc
    7930:	20007b4c 	.word	0x20007b4c
    7934:	2000aae8 	.word	0x2000aae8
    7938:	000078e3 	.word	0x000078e3
    793c:	0000787d 	.word	0x0000787d
    7940:	0000e4f1 	.word	0x0000e4f1
    7944:	00007855 	.word	0x00007855

00007948 <grid_midi_tx_push>:
	}
	
}

uint8_t grid_midi_tx_push(struct grid_midi_event_desc midi_event){
    7948:	b410      	push	{r4}
    794a:	b083      	sub	sp, #12


	grid_midi_tx_buffer[grid_midi_tx_write_index] = midi_event;
    794c:	4c0a      	ldr	r4, [pc, #40]	; (7978 <grid_midi_tx_push+0x30>)
    794e:	8823      	ldrh	r3, [r4, #0]
    7950:	4a0a      	ldr	r2, [pc, #40]	; (797c <grid_midi_tx_push+0x34>)
    7952:	f842 0023 	str.w	r0, [r2, r3, lsl #2]

	grid_midi_tx_write_index = (grid_midi_tx_write_index+1)%GRID_MIDI_TX_BUFFER_length;
    7956:	3301      	adds	r3, #1
    7958:	4909      	ldr	r1, [pc, #36]	; (7980 <grid_midi_tx_push+0x38>)
    795a:	fb81 2103 	smull	r2, r1, r1, r3
    795e:	17da      	asrs	r2, r3, #31
    7960:	ebc2 1261 	rsb	r2, r2, r1, asr #5
    7964:	f44f 7196 	mov.w	r1, #300	; 0x12c
    7968:	fb01 3312 	mls	r3, r1, r2, r3
    796c:	8023      	strh	r3, [r4, #0]




}
    796e:	b003      	add	sp, #12
    7970:	f85d 4b04 	ldr.w	r4, [sp], #4
    7974:	4770      	bx	lr
    7976:	bf00      	nop
    7978:	200042fc 	.word	0x200042fc
    797c:	2000aae8 	.word	0x2000aae8
    7980:	1b4e81b5 	.word	0x1b4e81b5

00007984 <grid_midi_tx_pop>:

uint8_t grid_midi_tx_pop(){
    7984:	b538      	push	{r3, r4, r5, lr}

	if (grid_midi_tx_read_index != grid_midi_tx_write_index){
    7986:	4b12      	ldr	r3, [pc, #72]	; (79d0 <grid_midi_tx_pop+0x4c>)
    7988:	881a      	ldrh	r2, [r3, #0]
    798a:	4b12      	ldr	r3, [pc, #72]	; (79d4 <grid_midi_tx_pop+0x50>)
    798c:	881b      	ldrh	r3, [r3, #0]
    798e:	429a      	cmp	r2, r3
    7990:	d01c      	beq.n	79cc <grid_midi_tx_pop+0x48>
		
		if (audiodf_midi_write_status() != USB_BUSY){
    7992:	4b11      	ldr	r3, [pc, #68]	; (79d8 <grid_midi_tx_pop+0x54>)
    7994:	4798      	blx	r3
    7996:	2801      	cmp	r0, #1
    7998:	d018      	beq.n	79cc <grid_midi_tx_pop+0x48>

			uint8_t byte0 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte0;
    799a:	4c0d      	ldr	r4, [pc, #52]	; (79d0 <grid_midi_tx_pop+0x4c>)
    799c:	8825      	ldrh	r5, [r4, #0]
			uint8_t byte1 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte1;
			uint8_t byte2 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte2;
			uint8_t byte3 = grid_midi_tx_buffer[grid_midi_tx_read_index].byte3;
    799e:	480f      	ldr	r0, [pc, #60]	; (79dc <grid_midi_tx_pop+0x58>)
    79a0:	eb00 0185 	add.w	r1, r0, r5, lsl #2
			
			audiodf_midi_write(byte0, byte1, byte2, byte3);
    79a4:	78cb      	ldrb	r3, [r1, #3]
    79a6:	788a      	ldrb	r2, [r1, #2]
    79a8:	7849      	ldrb	r1, [r1, #1]
    79aa:	f810 0025 	ldrb.w	r0, [r0, r5, lsl #2]
    79ae:	4d0c      	ldr	r5, [pc, #48]	; (79e0 <grid_midi_tx_pop+0x5c>)
    79b0:	47a8      	blx	r5

			grid_midi_tx_read_index = (grid_midi_tx_read_index+1)%GRID_MIDI_TX_BUFFER_length;
    79b2:	8823      	ldrh	r3, [r4, #0]
    79b4:	1c5a      	adds	r2, r3, #1
    79b6:	490b      	ldr	r1, [pc, #44]	; (79e4 <grid_midi_tx_pop+0x60>)
    79b8:	fb81 3102 	smull	r3, r1, r1, r2
    79bc:	17d3      	asrs	r3, r2, #31
    79be:	ebc3 1361 	rsb	r3, r3, r1, asr #5
    79c2:	f44f 7196 	mov.w	r1, #300	; 0x12c
    79c6:	fb01 2313 	mls	r3, r1, r3, r2
    79ca:	8023      	strh	r3, [r4, #0]

		}
		
	}

}
    79cc:	bd38      	pop	{r3, r4, r5, pc}
    79ce:	bf00      	nop
    79d0:	20007b4c 	.word	0x20007b4c
    79d4:	200042fc 	.word	0x200042fc
    79d8:	0000e4b9 	.word	0x0000e4b9
    79dc:	2000aae8 	.word	0x2000aae8
    79e0:	0000e495 	.word	0x0000e495
    79e4:	1b4e81b5 	.word	0x1b4e81b5

000079e8 <adc_async_window_threshold_reached>:
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
	}
}

static void adc_async_window_threshold_reached(struct _adc_async_device *device, const uint8_t channel)
{
    79e8:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.monitor) {
    79ea:	6983      	ldr	r3, [r0, #24]
    79ec:	b103      	cbz	r3, 79f0 <adc_async_window_threshold_reached+0x8>
		descr->adc_async_cb.monitor(descr, channel);
    79ee:	4798      	blx	r3
    79f0:	bd08      	pop	{r3, pc}

000079f2 <adc_async_error_occured>:
	}
}

static void adc_async_error_occured(struct _adc_async_device *device, const uint8_t channel)
{
    79f2:	b508      	push	{r3, lr}
	struct adc_async_descriptor *const descr = CONTAINER_OF(device, struct adc_async_descriptor, device);

	if (descr->adc_async_cb.error) {
    79f4:	69c3      	ldr	r3, [r0, #28]
    79f6:	b103      	cbz	r3, 79fa <adc_async_error_occured+0x8>
		descr->adc_async_cb.error(descr, channel);
    79f8:	4798      	blx	r3
    79fa:	bd08      	pop	{r3, pc}

000079fc <adc_async_channel_conversion_done>:
{
    79fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    7a00:	4606      	mov	r6, r0
    7a02:	460f      	mov	r7, r1
    7a04:	4691      	mov	r9, r2
	uint8_t                              index    = descr->channel_map[channel];
    7a06:	6a03      	ldr	r3, [r0, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    7a08:	5c5c      	ldrb	r4, [r3, r1]
    7a0a:	eb04 0444 	add.w	r4, r4, r4, lsl #1
    7a0e:	00e4      	lsls	r4, r4, #3
    7a10:	f8d0 8028 	ldr.w	r8, [r0, #40]	; 0x28
    7a14:	eb08 0504 	add.w	r5, r8, r4
	ringbuffer_put(&descr_ch->convert, data);
    7a18:	f105 0a04 	add.w	sl, r5, #4
    7a1c:	b2d1      	uxtb	r1, r2
    7a1e:	4650      	mov	r0, sl
    7a20:	4b0c      	ldr	r3, [pc, #48]	; (7a54 <adc_async_channel_conversion_done+0x58>)
    7a22:	4798      	blx	r3
	if (1 < _adc_async_get_data_size(&descr->device)) {
    7a24:	4630      	mov	r0, r6
    7a26:	4b0c      	ldr	r3, [pc, #48]	; (7a58 <adc_async_channel_conversion_done+0x5c>)
    7a28:	4798      	blx	r3
    7a2a:	2801      	cmp	r0, #1
    7a2c:	d907      	bls.n	7a3e <adc_async_channel_conversion_done+0x42>
		ringbuffer_put(&descr_ch->convert, data >> 8);
    7a2e:	ea4f 2119 	mov.w	r1, r9, lsr #8
    7a32:	4650      	mov	r0, sl
    7a34:	4b07      	ldr	r3, [pc, #28]	; (7a54 <adc_async_channel_conversion_done+0x58>)
    7a36:	4798      	blx	r3
		++descr_ch->bytes_in_buffer;
    7a38:	8aab      	ldrh	r3, [r5, #20]
    7a3a:	3301      	adds	r3, #1
    7a3c:	82ab      	strh	r3, [r5, #20]
	++descr_ch->bytes_in_buffer;
    7a3e:	8aab      	ldrh	r3, [r5, #20]
    7a40:	3301      	adds	r3, #1
    7a42:	82ab      	strh	r3, [r5, #20]
	if (descr_ch->adc_async_ch_cb.convert_done) {
    7a44:	f858 3004 	ldr.w	r3, [r8, r4]
    7a48:	b113      	cbz	r3, 7a50 <adc_async_channel_conversion_done+0x54>
		descr_ch->adc_async_ch_cb.convert_done(descr, channel);
    7a4a:	4639      	mov	r1, r7
    7a4c:	4630      	mov	r0, r6
    7a4e:	4798      	blx	r3
    7a50:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    7a54:	00009569 	.word	0x00009569
    7a58:	00009907 	.word	0x00009907

00007a5c <adc_async_init>:
{
    7a5c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7a60:	4689      	mov	r9, r1
    7a62:	4616      	mov	r6, r2
    7a64:	461c      	mov	r4, r3
    7a66:	f89d 8028 	ldrb.w	r8, [sp, #40]	; 0x28
    7a6a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
	ASSERT(descr && hw && channel_map && channel_amount && descr_ch);
    7a6c:	4607      	mov	r7, r0
    7a6e:	b140      	cbz	r0, 7a82 <adc_async_init+0x26>
    7a70:	b149      	cbz	r1, 7a86 <adc_async_init+0x2a>
    7a72:	b152      	cbz	r2, 7a8a <adc_async_init+0x2e>
    7a74:	f1b8 0f00 	cmp.w	r8, #0
    7a78:	d009      	beq.n	7a8e <adc_async_init+0x32>
    7a7a:	1c28      	adds	r0, r5, #0
    7a7c:	bf18      	it	ne
    7a7e:	2001      	movne	r0, #1
    7a80:	e006      	b.n	7a90 <adc_async_init+0x34>
    7a82:	2000      	movs	r0, #0
    7a84:	e004      	b.n	7a90 <adc_async_init+0x34>
    7a86:	2000      	movs	r0, #0
    7a88:	e002      	b.n	7a90 <adc_async_init+0x34>
    7a8a:	2000      	movs	r0, #0
    7a8c:	e000      	b.n	7a90 <adc_async_init+0x34>
    7a8e:	2000      	movs	r0, #0
    7a90:	f8df b064 	ldr.w	fp, [pc, #100]	; 7af8 <adc_async_init+0x9c>
    7a94:	223f      	movs	r2, #63	; 0x3f
    7a96:	4659      	mov	r1, fp
    7a98:	f8df a060 	ldr.w	sl, [pc, #96]	; 7afc <adc_async_init+0xa0>
    7a9c:	47d0      	blx	sl
	ASSERT(channel_amount <= (channel_max + 1));
    7a9e:	1c60      	adds	r0, r4, #1
    7aa0:	2240      	movs	r2, #64	; 0x40
    7aa2:	4659      	mov	r1, fp
    7aa4:	4580      	cmp	r8, r0
    7aa6:	bfcc      	ite	gt
    7aa8:	2000      	movgt	r0, #0
    7aaa:	2001      	movle	r0, #1
    7aac:	47d0      	blx	sl
	device = &descr->device;
    7aae:	2300      	movs	r3, #0
		channel_map[i] = 0xFF;
    7ab0:	21ff      	movs	r1, #255	; 0xff
    7ab2:	b2da      	uxtb	r2, r3
    7ab4:	54b1      	strb	r1, [r6, r2]
    7ab6:	3301      	adds	r3, #1
	for (uint8_t i = 0; i <= channel_max; i++) {
    7ab8:	b2da      	uxtb	r2, r3
    7aba:	42a2      	cmp	r2, r4
    7abc:	d9f9      	bls.n	7ab2 <adc_async_init+0x56>
	descr->channel_map    = channel_map;
    7abe:	623e      	str	r6, [r7, #32]
	descr->channel_max    = channel_max;
    7ac0:	f887 4024 	strb.w	r4, [r7, #36]	; 0x24
	descr->channel_amount = channel_amount;
    7ac4:	f887 8025 	strb.w	r8, [r7, #37]	; 0x25
	descr->descr_ch       = descr_ch;
    7ac8:	62bd      	str	r5, [r7, #40]	; 0x28
	init_status           = _adc_async_init(device, hw);
    7aca:	4649      	mov	r1, r9
    7acc:	4638      	mov	r0, r7
    7ace:	4b06      	ldr	r3, [pc, #24]	; (7ae8 <adc_async_init+0x8c>)
    7ad0:	4798      	blx	r3
	if (init_status) {
    7ad2:	4603      	mov	r3, r0
    7ad4:	b928      	cbnz	r0, 7ae2 <adc_async_init+0x86>
	device->adc_async_ch_cb.convert_done = adc_async_channel_conversion_done;
    7ad6:	4a05      	ldr	r2, [pc, #20]	; (7aec <adc_async_init+0x90>)
    7ad8:	60ba      	str	r2, [r7, #8]
	device->adc_async_cb.window_cb       = adc_async_window_threshold_reached;
    7ada:	4a05      	ldr	r2, [pc, #20]	; (7af0 <adc_async_init+0x94>)
    7adc:	603a      	str	r2, [r7, #0]
	device->adc_async_cb.error_cb        = adc_async_error_occured;
    7ade:	4a05      	ldr	r2, [pc, #20]	; (7af4 <adc_async_init+0x98>)
    7ae0:	607a      	str	r2, [r7, #4]
}
    7ae2:	4618      	mov	r0, r3
    7ae4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7ae8:	000097d5 	.word	0x000097d5
    7aec:	000079fd 	.word	0x000079fd
    7af0:	000079e9 	.word	0x000079e9
    7af4:	000079f3 	.word	0x000079f3
    7af8:	000111ec 	.word	0x000111ec
    7afc:	0000942d 	.word	0x0000942d

00007b00 <adc_async_register_channel_buffer>:
{
    7b00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7b04:	460e      	mov	r6, r1
    7b06:	4617      	mov	r7, r2
    7b08:	4698      	mov	r8, r3
	ASSERT(descr && convert_buffer && convert_buffer_length);
    7b0a:	4605      	mov	r5, r0
    7b0c:	2800      	cmp	r0, #0
    7b0e:	d040      	beq.n	7b92 <adc_async_register_channel_buffer+0x92>
    7b10:	2a00      	cmp	r2, #0
    7b12:	d040      	beq.n	7b96 <adc_async_register_channel_buffer+0x96>
    7b14:	1c18      	adds	r0, r3, #0
    7b16:	bf18      	it	ne
    7b18:	2001      	movne	r0, #1
    7b1a:	f8df 9098 	ldr.w	r9, [pc, #152]	; 7bb4 <adc_async_register_channel_buffer+0xb4>
    7b1e:	2266      	movs	r2, #102	; 0x66
    7b20:	4649      	mov	r1, r9
    7b22:	4c22      	ldr	r4, [pc, #136]	; (7bac <adc_async_register_channel_buffer+0xac>)
    7b24:	47a0      	blx	r4
	ASSERT(descr->channel_max >= channel);
    7b26:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    7b2a:	2267      	movs	r2, #103	; 0x67
    7b2c:	4649      	mov	r1, r9
    7b2e:	42b0      	cmp	r0, r6
    7b30:	bf34      	ite	cc
    7b32:	2000      	movcc	r0, #0
    7b34:	2001      	movcs	r0, #1
    7b36:	47a0      	blx	r4
	if (descr->channel_map[channel] != 0xFF) {
    7b38:	6a29      	ldr	r1, [r5, #32]
    7b3a:	5d8b      	ldrb	r3, [r1, r6]
    7b3c:	2bff      	cmp	r3, #255	; 0xff
    7b3e:	d12c      	bne.n	7b9a <adc_async_register_channel_buffer+0x9a>
	for (i = 0; i <= descr->channel_max; i++) {
    7b40:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    7b44:	2300      	movs	r3, #0
    7b46:	461c      	mov	r4, r3
		if (descr->channel_map[i] != 0xFF) {
    7b48:	b2da      	uxtb	r2, r3
    7b4a:	5c8a      	ldrb	r2, [r1, r2]
    7b4c:	2aff      	cmp	r2, #255	; 0xff
			index++;
    7b4e:	bf1c      	itt	ne
    7b50:	3401      	addne	r4, #1
    7b52:	b2e4      	uxtbne	r4, r4
    7b54:	3301      	adds	r3, #1
	for (i = 0; i <= descr->channel_max; i++) {
    7b56:	b2da      	uxtb	r2, r3
    7b58:	4282      	cmp	r2, r0
    7b5a:	d9f5      	bls.n	7b48 <adc_async_register_channel_buffer+0x48>
	if (index > descr->channel_amount) {
    7b5c:	f895 3025 	ldrb.w	r3, [r5, #37]	; 0x25
    7b60:	42a3      	cmp	r3, r4
    7b62:	d31d      	bcc.n	7ba0 <adc_async_register_channel_buffer+0xa0>
	if (ERR_NONE != ringbuffer_init(&descr->descr_ch[index].convert, convert_buffer, convert_buffer_length)) {
    7b64:	eb04 0944 	add.w	r9, r4, r4, lsl #1
    7b68:	ea4f 09c9 	mov.w	r9, r9, lsl #3
    7b6c:	6aa8      	ldr	r0, [r5, #40]	; 0x28
    7b6e:	4448      	add	r0, r9
    7b70:	4642      	mov	r2, r8
    7b72:	4639      	mov	r1, r7
    7b74:	3004      	adds	r0, #4
    7b76:	4b0e      	ldr	r3, [pc, #56]	; (7bb0 <adc_async_register_channel_buffer+0xb0>)
    7b78:	4798      	blx	r3
    7b7a:	4602      	mov	r2, r0
    7b7c:	b998      	cbnz	r0, 7ba6 <adc_async_register_channel_buffer+0xa6>
	descr->channel_map[channel]            = index;
    7b7e:	6a2b      	ldr	r3, [r5, #32]
    7b80:	559c      	strb	r4, [r3, r6]
	descr->descr_ch[index].bytes_in_buffer = 0;
    7b82:	6aab      	ldr	r3, [r5, #40]	; 0x28
    7b84:	4499      	add	r9, r3
    7b86:	2300      	movs	r3, #0
    7b88:	f8a9 3014 	strh.w	r3, [r9, #20]
}
    7b8c:	4610      	mov	r0, r2
    7b8e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(descr && convert_buffer && convert_buffer_length);
    7b92:	2000      	movs	r0, #0
    7b94:	e7c1      	b.n	7b1a <adc_async_register_channel_buffer+0x1a>
    7b96:	2000      	movs	r0, #0
    7b98:	e7bf      	b.n	7b1a <adc_async_register_channel_buffer+0x1a>
		return ERR_INVALID_ARG;
    7b9a:	f06f 020c 	mvn.w	r2, #12
    7b9e:	e7f5      	b.n	7b8c <adc_async_register_channel_buffer+0x8c>
		return ERR_NO_RESOURCE;
    7ba0:	f06f 021b 	mvn.w	r2, #27
    7ba4:	e7f2      	b.n	7b8c <adc_async_register_channel_buffer+0x8c>
		return ERR_INVALID_ARG;
    7ba6:	f06f 020c 	mvn.w	r2, #12
    7baa:	e7ef      	b.n	7b8c <adc_async_register_channel_buffer+0x8c>
    7bac:	0000942d 	.word	0x0000942d
    7bb0:	000094d5 	.word	0x000094d5
    7bb4:	000111ec 	.word	0x000111ec

00007bb8 <adc_async_enable_channel>:
{
    7bb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    7bba:	460d      	mov	r5, r1
	ASSERT(descr);
    7bbc:	4f0b      	ldr	r7, [pc, #44]	; (7bec <adc_async_enable_channel+0x34>)
    7bbe:	4604      	mov	r4, r0
    7bc0:	2283      	movs	r2, #131	; 0x83
    7bc2:	4639      	mov	r1, r7
    7bc4:	3000      	adds	r0, #0
    7bc6:	bf18      	it	ne
    7bc8:	2001      	movne	r0, #1
    7bca:	4e09      	ldr	r6, [pc, #36]	; (7bf0 <adc_async_enable_channel+0x38>)
    7bcc:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    7bce:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    7bd2:	2284      	movs	r2, #132	; 0x84
    7bd4:	4639      	mov	r1, r7
    7bd6:	42a8      	cmp	r0, r5
    7bd8:	bf34      	ite	cc
    7bda:	2000      	movcc	r0, #0
    7bdc:	2001      	movcs	r0, #1
    7bde:	47b0      	blx	r6
	_adc_async_enable_channel(&descr->device, channel);
    7be0:	4629      	mov	r1, r5
    7be2:	4620      	mov	r0, r4
    7be4:	4b03      	ldr	r3, [pc, #12]	; (7bf4 <adc_async_enable_channel+0x3c>)
    7be6:	4798      	blx	r3
}
    7be8:	2000      	movs	r0, #0
    7bea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    7bec:	000111ec 	.word	0x000111ec
    7bf0:	0000942d 	.word	0x0000942d
    7bf4:	000098f1 	.word	0x000098f1

00007bf8 <adc_async_register_callback>:
{
    7bf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7bfc:	460e      	mov	r6, r1
    7bfe:	4614      	mov	r4, r2
    7c00:	4699      	mov	r9, r3
	ASSERT(descr);
    7c02:	f8df 8070 	ldr.w	r8, [pc, #112]	; 7c74 <adc_async_register_callback+0x7c>
    7c06:	4605      	mov	r5, r0
    7c08:	229c      	movs	r2, #156	; 0x9c
    7c0a:	4641      	mov	r1, r8
    7c0c:	3000      	adds	r0, #0
    7c0e:	bf18      	it	ne
    7c10:	2001      	movne	r0, #1
    7c12:	4f16      	ldr	r7, [pc, #88]	; (7c6c <adc_async_register_callback+0x74>)
    7c14:	47b8      	blx	r7
	ASSERT(descr->channel_max >= channel);
    7c16:	f895 0024 	ldrb.w	r0, [r5, #36]	; 0x24
    7c1a:	229d      	movs	r2, #157	; 0x9d
    7c1c:	4641      	mov	r1, r8
    7c1e:	42b0      	cmp	r0, r6
    7c20:	bf34      	ite	cc
    7c22:	2000      	movcc	r0, #0
    7c24:	2001      	movcs	r0, #1
    7c26:	47b8      	blx	r7
	switch (type) {
    7c28:	2c01      	cmp	r4, #1
    7c2a:	d019      	beq.n	7c60 <adc_async_register_callback+0x68>
    7c2c:	b12c      	cbz	r4, 7c3a <adc_async_register_callback+0x42>
    7c2e:	2c02      	cmp	r4, #2
    7c30:	d019      	beq.n	7c66 <adc_async_register_callback+0x6e>
		return ERR_INVALID_ARG;
    7c32:	f06f 000c 	mvn.w	r0, #12
}
    7c36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	uint8_t index = descr->channel_map[channel];
    7c3a:	6a2b      	ldr	r3, [r5, #32]
		descr->descr_ch[index].adc_async_ch_cb.convert_done = cb;
    7c3c:	5d9b      	ldrb	r3, [r3, r6]
    7c3e:	6aaa      	ldr	r2, [r5, #40]	; 0x28
    7c40:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    7c44:	f842 9033 	str.w	r9, [r2, r3, lsl #3]
	_adc_async_set_irq_state(&descr->device, channel, (enum _adc_async_callback_type)type, cb != NULL);
    7c48:	f119 0300 	adds.w	r3, r9, #0
    7c4c:	bf18      	it	ne
    7c4e:	2301      	movne	r3, #1
    7c50:	4622      	mov	r2, r4
    7c52:	4631      	mov	r1, r6
    7c54:	4628      	mov	r0, r5
    7c56:	4c06      	ldr	r4, [pc, #24]	; (7c70 <adc_async_register_callback+0x78>)
    7c58:	47a0      	blx	r4
	return ERR_NONE;
    7c5a:	2000      	movs	r0, #0
    7c5c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		descr->adc_async_cb.monitor = cb;
    7c60:	f8c5 9018 	str.w	r9, [r5, #24]
		break;
    7c64:	e7f0      	b.n	7c48 <adc_async_register_callback+0x50>
		descr->adc_async_cb.error = cb;
    7c66:	f8c5 901c 	str.w	r9, [r5, #28]
		break;
    7c6a:	e7ed      	b.n	7c48 <adc_async_register_callback+0x50>
    7c6c:	0000942d 	.word	0x0000942d
    7c70:	0000992f 	.word	0x0000992f
    7c74:	000111ec 	.word	0x000111ec

00007c78 <adc_async_read_channel>:
{
    7c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7c7c:	b083      	sub	sp, #12
    7c7e:	4688      	mov	r8, r1
    7c80:	4691      	mov	r9, r2
    7c82:	461d      	mov	r5, r3
	ASSERT(descr && buffer && length);
    7c84:	4604      	mov	r4, r0
    7c86:	2800      	cmp	r0, #0
    7c88:	d04f      	beq.n	7d2a <adc_async_read_channel+0xb2>
    7c8a:	2a00      	cmp	r2, #0
    7c8c:	d04f      	beq.n	7d2e <adc_async_read_channel+0xb6>
    7c8e:	1c18      	adds	r0, r3, #0
    7c90:	bf18      	it	ne
    7c92:	2001      	movne	r0, #1
    7c94:	4f29      	ldr	r7, [pc, #164]	; (7d3c <adc_async_read_channel+0xc4>)
    7c96:	22bc      	movs	r2, #188	; 0xbc
    7c98:	4639      	mov	r1, r7
    7c9a:	4e29      	ldr	r6, [pc, #164]	; (7d40 <adc_async_read_channel+0xc8>)
    7c9c:	47b0      	blx	r6
	ASSERT(descr->channel_max >= channel);
    7c9e:	f894 0024 	ldrb.w	r0, [r4, #36]	; 0x24
    7ca2:	22bd      	movs	r2, #189	; 0xbd
    7ca4:	4639      	mov	r1, r7
    7ca6:	4540      	cmp	r0, r8
    7ca8:	bf34      	ite	cc
    7caa:	2000      	movcc	r0, #0
    7cac:	2001      	movcs	r0, #1
    7cae:	47b0      	blx	r6
	data_size = _adc_async_get_data_size(&descr->device);
    7cb0:	4620      	mov	r0, r4
    7cb2:	4b24      	ldr	r3, [pc, #144]	; (7d44 <adc_async_read_channel+0xcc>)
    7cb4:	4798      	blx	r3
	ASSERT(!(length % data_size));
    7cb6:	fb95 f3f0 	sdiv	r3, r5, r0
    7cba:	fb03 5010 	mls	r0, r3, r0, r5
    7cbe:	22bf      	movs	r2, #191	; 0xbf
    7cc0:	4639      	mov	r1, r7
    7cc2:	fab0 f080 	clz	r0, r0
    7cc6:	0940      	lsrs	r0, r0, #5
    7cc8:	47b0      	blx	r6
	index                                         = descr->channel_map[channel];
    7cca:	6a23      	ldr	r3, [r4, #32]
	struct adc_async_channel_descriptor *descr_ch = &descr->descr_ch[index];
    7ccc:	f813 b008 	ldrb.w	fp, [r3, r8]
    7cd0:	eb0b 0b4b 	add.w	fp, fp, fp, lsl #1
    7cd4:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    7cd6:	eb03 0bcb 	add.w	fp, r3, fp, lsl #3
	CRITICAL_SECTION_ENTER()
    7cda:	a801      	add	r0, sp, #4
    7cdc:	4b1a      	ldr	r3, [pc, #104]	; (7d48 <adc_async_read_channel+0xd0>)
    7cde:	4798      	blx	r3
	num = ringbuffer_num(&descr_ch->convert);
    7ce0:	f10b 0a04 	add.w	sl, fp, #4
    7ce4:	4650      	mov	r0, sl
    7ce6:	4b19      	ldr	r3, [pc, #100]	; (7d4c <adc_async_read_channel+0xd4>)
    7ce8:	4798      	blx	r3
    7cea:	4680      	mov	r8, r0
	CRITICAL_SECTION_LEAVE()
    7cec:	a801      	add	r0, sp, #4
    7cee:	4b18      	ldr	r3, [pc, #96]	; (7d50 <adc_async_read_channel+0xd8>)
    7cf0:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    7cf2:	f1b8 0f00 	cmp.w	r8, #0
    7cf6:	d01c      	beq.n	7d32 <adc_async_read_channel+0xba>
    7cf8:	b1ed      	cbz	r5, 7d36 <adc_async_read_channel+0xbe>
    7cfa:	3d01      	subs	r5, #1
    7cfc:	b2ad      	uxth	r5, r5
    7cfe:	3502      	adds	r5, #2
    7d00:	2401      	movs	r4, #1
		ringbuffer_get(&descr_ch->convert, &buffer[was_read++]);
    7d02:	4f14      	ldr	r7, [pc, #80]	; (7d54 <adc_async_read_channel+0xdc>)
    7d04:	b2a6      	uxth	r6, r4
    7d06:	1e61      	subs	r1, r4, #1
    7d08:	4449      	add	r1, r9
    7d0a:	4650      	mov	r0, sl
    7d0c:	47b8      	blx	r7
	while ((was_read < num) && (was_read < length)) {
    7d0e:	4544      	cmp	r4, r8
    7d10:	d002      	beq.n	7d18 <adc_async_read_channel+0xa0>
    7d12:	3401      	adds	r4, #1
    7d14:	42ac      	cmp	r4, r5
    7d16:	d1f5      	bne.n	7d04 <adc_async_read_channel+0x8c>
	descr_ch->bytes_in_buffer -= was_read;
    7d18:	f8bb 3014 	ldrh.w	r3, [fp, #20]
    7d1c:	1b9b      	subs	r3, r3, r6
    7d1e:	f8ab 3014 	strh.w	r3, [fp, #20]
}
    7d22:	4630      	mov	r0, r6
    7d24:	b003      	add	sp, #12
    7d26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	ASSERT(descr && buffer && length);
    7d2a:	2000      	movs	r0, #0
    7d2c:	e7b2      	b.n	7c94 <adc_async_read_channel+0x1c>
    7d2e:	2000      	movs	r0, #0
    7d30:	e7b0      	b.n	7c94 <adc_async_read_channel+0x1c>
	uint16_t was_read = 0;
    7d32:	2600      	movs	r6, #0
    7d34:	e7f0      	b.n	7d18 <adc_async_read_channel+0xa0>
    7d36:	2600      	movs	r6, #0
    7d38:	e7ee      	b.n	7d18 <adc_async_read_channel+0xa0>
    7d3a:	bf00      	nop
    7d3c:	000111ec 	.word	0x000111ec
    7d40:	0000942d 	.word	0x0000942d
    7d44:	00009907 	.word	0x00009907
    7d48:	00007d81 	.word	0x00007d81
    7d4c:	000095a9 	.word	0x000095a9
    7d50:	00007d8f 	.word	0x00007d8f
    7d54:	00009525 	.word	0x00009525

00007d58 <adc_async_start_conversion>:
{
    7d58:	b510      	push	{r4, lr}
	ASSERT(descr);
    7d5a:	4604      	mov	r4, r0
    7d5c:	22d6      	movs	r2, #214	; 0xd6
    7d5e:	4905      	ldr	r1, [pc, #20]	; (7d74 <adc_async_start_conversion+0x1c>)
    7d60:	3000      	adds	r0, #0
    7d62:	bf18      	it	ne
    7d64:	2001      	movne	r0, #1
    7d66:	4b04      	ldr	r3, [pc, #16]	; (7d78 <adc_async_start_conversion+0x20>)
    7d68:	4798      	blx	r3
	_adc_async_convert(&descr->device);
    7d6a:	4620      	mov	r0, r4
    7d6c:	4b03      	ldr	r3, [pc, #12]	; (7d7c <adc_async_start_conversion+0x24>)
    7d6e:	4798      	blx	r3
}
    7d70:	2000      	movs	r0, #0
    7d72:	bd10      	pop	{r4, pc}
    7d74:	000111ec 	.word	0x000111ec
    7d78:	0000942d 	.word	0x0000942d
    7d7c:	00009919 	.word	0x00009919

00007d80 <atomic_enter_critical>:
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
    7d80:	f3ef 8310 	mrs	r3, PRIMASK
/**
 * \brief Disable interrupts, enter critical section
 */
void atomic_enter_critical(hal_atomic_t volatile *atomic)
{
	*atomic = __get_PRIMASK();
    7d84:	6003      	str	r3, [r0, #0]
  __ASM volatile ("cpsid i" : : : "memory");
    7d86:	b672      	cpsid	i
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
    7d88:	f3bf 8f5f 	dmb	sy
    7d8c:	4770      	bx	lr

00007d8e <atomic_leave_critical>:
    7d8e:	f3bf 8f5f 	dmb	sy
 * \brief Exit atomic section
 */
void atomic_leave_critical(hal_atomic_t volatile *atomic)
{
	__DMB();
	__set_PRIMASK(*atomic);
    7d92:	6803      	ldr	r3, [r0, #0]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
    7d94:	f383 8810 	msr	PRIMASK, r3
    7d98:	4770      	bx	lr
	...

00007d9c <crc_sync_init>:

/**
 * \brief Initialize CRC.
 */
int32_t crc_sync_init(struct crc_sync_descriptor *const descr, void *const hw)
{
    7d9c:	b538      	push	{r3, r4, r5, lr}
    7d9e:	460c      	mov	r4, r1
	ASSERT(descr && hw);
    7da0:	4605      	mov	r5, r0
    7da2:	b158      	cbz	r0, 7dbc <crc_sync_init+0x20>
    7da4:	1c08      	adds	r0, r1, #0
    7da6:	bf18      	it	ne
    7da8:	2001      	movne	r0, #1
    7daa:	222b      	movs	r2, #43	; 0x2b
    7dac:	4904      	ldr	r1, [pc, #16]	; (7dc0 <crc_sync_init+0x24>)
    7dae:	4b05      	ldr	r3, [pc, #20]	; (7dc4 <crc_sync_init+0x28>)
    7db0:	4798      	blx	r3

	return _crc_sync_init(&descr->dev, hw);
    7db2:	4621      	mov	r1, r4
    7db4:	4628      	mov	r0, r5
    7db6:	4b04      	ldr	r3, [pc, #16]	; (7dc8 <crc_sync_init+0x2c>)
    7db8:	4798      	blx	r3
}
    7dba:	bd38      	pop	{r3, r4, r5, pc}
    7dbc:	2000      	movs	r0, #0
    7dbe:	e7f4      	b.n	7daa <crc_sync_init+0xe>
    7dc0:	00011208 	.word	0x00011208
    7dc4:	0000942d 	.word	0x0000942d
    7dc8:	00009d19 	.word	0x00009d19

00007dcc <delay_init>:

/**
 * \brief Initialize Delay driver
 */
void delay_init(void *const hw)
{
    7dcc:	b508      	push	{r3, lr}
	_delay_init(hardware = hw);
    7dce:	4b02      	ldr	r3, [pc, #8]	; (7dd8 <delay_init+0xc>)
    7dd0:	6018      	str	r0, [r3, #0]
    7dd2:	4b02      	ldr	r3, [pc, #8]	; (7ddc <delay_init+0x10>)
    7dd4:	4798      	blx	r3
    7dd6:	bd08      	pop	{r3, pc}
    7dd8:	200007d4 	.word	0x200007d4
    7ddc:	0000b95d 	.word	0x0000b95d

00007de0 <delay_us>:

/**
 * \brief Perform delay in us
 */
void delay_us(const uint16_t us)
{
    7de0:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_us(us));
    7de2:	4b04      	ldr	r3, [pc, #16]	; (7df4 <delay_us+0x14>)
    7de4:	681c      	ldr	r4, [r3, #0]
    7de6:	4b04      	ldr	r3, [pc, #16]	; (7df8 <delay_us+0x18>)
    7de8:	4798      	blx	r3
    7dea:	4601      	mov	r1, r0
    7dec:	4620      	mov	r0, r4
    7dee:	4b03      	ldr	r3, [pc, #12]	; (7dfc <delay_us+0x1c>)
    7df0:	4798      	blx	r3
    7df2:	bd10      	pop	{r4, pc}
    7df4:	200007d4 	.word	0x200007d4
    7df8:	000099dd 	.word	0x000099dd
    7dfc:	0000b971 	.word	0x0000b971

00007e00 <delay_ms>:

/**
 * \brief Perform delay in ms
 */
void delay_ms(const uint16_t ms)
{
    7e00:	b510      	push	{r4, lr}
	_delay_cycles(hardware, _get_cycles_for_ms(ms));
    7e02:	4b04      	ldr	r3, [pc, #16]	; (7e14 <delay_ms+0x14>)
    7e04:	681c      	ldr	r4, [r3, #0]
    7e06:	4b04      	ldr	r3, [pc, #16]	; (7e18 <delay_ms+0x18>)
    7e08:	4798      	blx	r3
    7e0a:	4601      	mov	r1, r0
    7e0c:	4620      	mov	r0, r4
    7e0e:	4b03      	ldr	r3, [pc, #12]	; (7e1c <delay_ms+0x1c>)
    7e10:	4798      	blx	r3
    7e12:	bd10      	pop	{r4, pc}
    7e14:	200007d4 	.word	0x200007d4
    7e18:	000099e5 	.word	0x000099e5
    7e1c:	0000b971 	.word	0x0000b971

00007e20 <event_system_init>:

/**
 * \brief Initialize event system.
 */
int32_t event_system_init(void)
{
    7e20:	b508      	push	{r3, lr}
	return _event_system_init();
    7e22:	4b01      	ldr	r3, [pc, #4]	; (7e28 <event_system_init+0x8>)
    7e24:	4798      	blx	r3
}
    7e26:	bd08      	pop	{r3, pc}
    7e28:	00009d21 	.word	0x00009d21

00007e2c <flash_ready>:
 * \internal Ready for a new flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_ready(struct _flash_device *device)
{
    7e2c:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_ready) {
    7e2e:	6943      	ldr	r3, [r0, #20]
    7e30:	b103      	cbz	r3, 7e34 <flash_ready+0x8>
		descr->callbacks.cb_ready(descr);
    7e32:	4798      	blx	r3
    7e34:	bd08      	pop	{r3, pc}

00007e36 <flash_error>:
 * \internal Error occurs in flash command
 *
 * \param[in] device The pointer to flash device structure
 */
static void flash_error(struct _flash_device *device)
{
    7e36:	b508      	push	{r3, lr}
	struct flash_descriptor *const descr = CONTAINER_OF(device, struct flash_descriptor, dev);
	if (descr->callbacks.cb_error) {
    7e38:	6983      	ldr	r3, [r0, #24]
    7e3a:	b103      	cbz	r3, 7e3e <flash_error+0x8>
		descr->callbacks.cb_error(descr);
    7e3c:	4798      	blx	r3
    7e3e:	bd08      	pop	{r3, pc}

00007e40 <flash_is_address_aligned>:
{
    7e40:	b538      	push	{r3, r4, r5, lr}
    7e42:	460c      	mov	r4, r1
	ASSERT(flash);
    7e44:	4605      	mov	r5, r0
    7e46:	f240 1217 	movw	r2, #279	; 0x117
    7e4a:	4908      	ldr	r1, [pc, #32]	; (7e6c <flash_is_address_aligned+0x2c>)
    7e4c:	3000      	adds	r0, #0
    7e4e:	bf18      	it	ne
    7e50:	2001      	movne	r0, #1
    7e52:	4b07      	ldr	r3, [pc, #28]	; (7e70 <flash_is_address_aligned+0x30>)
    7e54:	4798      	blx	r3
	uint32_t page_size = _flash_get_page_size(&flash->dev);
    7e56:	4628      	mov	r0, r5
    7e58:	4b06      	ldr	r3, [pc, #24]	; (7e74 <flash_is_address_aligned+0x34>)
    7e5a:	4798      	blx	r3
	if (flash_addr & (page_size - 1)) {
    7e5c:	3801      	subs	r0, #1
    7e5e:	4020      	ands	r0, r4
	return ERR_NONE;
    7e60:	2800      	cmp	r0, #0
}
    7e62:	bf14      	ite	ne
    7e64:	f06f 000d 	mvnne.w	r0, #13
    7e68:	2000      	moveq	r0, #0
    7e6a:	bd38      	pop	{r3, r4, r5, pc}
    7e6c:	00011224 	.word	0x00011224
    7e70:	0000942d 	.word	0x0000942d
    7e74:	00009ee9 	.word	0x00009ee9

00007e78 <flash_init>:
{
    7e78:	b538      	push	{r3, r4, r5, lr}
    7e7a:	460d      	mov	r5, r1
	ASSERT(flash && hw);
    7e7c:	4604      	mov	r4, r0
    7e7e:	b190      	cbz	r0, 7ea6 <flash_init+0x2e>
    7e80:	1c08      	adds	r0, r1, #0
    7e82:	bf18      	it	ne
    7e84:	2001      	movne	r0, #1
    7e86:	2238      	movs	r2, #56	; 0x38
    7e88:	4908      	ldr	r1, [pc, #32]	; (7eac <flash_init+0x34>)
    7e8a:	4b09      	ldr	r3, [pc, #36]	; (7eb0 <flash_init+0x38>)
    7e8c:	4798      	blx	r3
	rc = _flash_init(&flash->dev, hw);
    7e8e:	4629      	mov	r1, r5
    7e90:	4620      	mov	r0, r4
    7e92:	4b08      	ldr	r3, [pc, #32]	; (7eb4 <flash_init+0x3c>)
    7e94:	4798      	blx	r3
	if (rc) {
    7e96:	4603      	mov	r3, r0
    7e98:	b918      	cbnz	r0, 7ea2 <flash_init+0x2a>
	flash->dev.flash_cb.ready_cb = flash_ready;
    7e9a:	4a07      	ldr	r2, [pc, #28]	; (7eb8 <flash_init+0x40>)
    7e9c:	6022      	str	r2, [r4, #0]
	flash->dev.flash_cb.error_cb = flash_error;
    7e9e:	4a07      	ldr	r2, [pc, #28]	; (7ebc <flash_init+0x44>)
    7ea0:	6062      	str	r2, [r4, #4]
}
    7ea2:	4618      	mov	r0, r3
    7ea4:	bd38      	pop	{r3, r4, r5, pc}
    7ea6:	2000      	movs	r0, #0
    7ea8:	e7ed      	b.n	7e86 <flash_init+0xe>
    7eaa:	bf00      	nop
    7eac:	00011224 	.word	0x00011224
    7eb0:	0000942d 	.word	0x0000942d
    7eb4:	00009e71 	.word	0x00009e71
    7eb8:	00007e2d 	.word	0x00007e2d
    7ebc:	00007e37 	.word	0x00007e37

00007ec0 <flash_read>:
{
    7ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7ec4:	460d      	mov	r5, r1
    7ec6:	4690      	mov	r8, r2
    7ec8:	461e      	mov	r6, r3
	ASSERT(flash && buffer && length);
    7eca:	4604      	mov	r4, r0
    7ecc:	b1f0      	cbz	r0, 7f0c <flash_read+0x4c>
    7ece:	b1fa      	cbz	r2, 7f10 <flash_read+0x50>
    7ed0:	b343      	cbz	r3, 7f24 <flash_read+0x64>
    7ed2:	2001      	movs	r0, #1
    7ed4:	2256      	movs	r2, #86	; 0x56
    7ed6:	491e      	ldr	r1, [pc, #120]	; (7f50 <flash_read+0x90>)
    7ed8:	4b1e      	ldr	r3, [pc, #120]	; (7f54 <flash_read+0x94>)
    7eda:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    7edc:	46a1      	mov	r9, r4
    7ede:	4620      	mov	r0, r4
    7ee0:	4b1d      	ldr	r3, [pc, #116]	; (7f58 <flash_read+0x98>)
    7ee2:	4798      	blx	r3
    7ee4:	4607      	mov	r7, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    7ee6:	4620      	mov	r0, r4
    7ee8:	4b1c      	ldr	r3, [pc, #112]	; (7f5c <flash_read+0x9c>)
    7eea:	4798      	blx	r3
	if ((src_addr > page_size * total_pages) || (src_addr + length > page_size * total_pages)) {
    7eec:	fb00 f007 	mul.w	r0, r0, r7
    7ef0:	42a8      	cmp	r0, r5
    7ef2:	d30f      	bcc.n	7f14 <flash_read+0x54>
    7ef4:	1973      	adds	r3, r6, r5
    7ef6:	4298      	cmp	r0, r3
    7ef8:	d310      	bcc.n	7f1c <flash_read+0x5c>
	_flash_read(&flash->dev, src_addr, buffer, length);
    7efa:	4633      	mov	r3, r6
    7efc:	4642      	mov	r2, r8
    7efe:	4629      	mov	r1, r5
    7f00:	4648      	mov	r0, r9
    7f02:	4c17      	ldr	r4, [pc, #92]	; (7f60 <flash_read+0xa0>)
    7f04:	47a0      	blx	r4
	return ERR_NONE;
    7f06:	2000      	movs	r0, #0
    7f08:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(flash && buffer && length);
    7f0c:	2000      	movs	r0, #0
    7f0e:	e7e1      	b.n	7ed4 <flash_read+0x14>
    7f10:	2000      	movs	r0, #0
    7f12:	e7df      	b.n	7ed4 <flash_read+0x14>
		return ERR_BAD_ADDRESS;
    7f14:	f06f 000d 	mvn.w	r0, #13
    7f18:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7f1c:	f06f 000d 	mvn.w	r0, #13
    7f20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(flash && buffer && length);
    7f24:	2256      	movs	r2, #86	; 0x56
    7f26:	490a      	ldr	r1, [pc, #40]	; (7f50 <flash_read+0x90>)
    7f28:	2000      	movs	r0, #0
    7f2a:	4b0a      	ldr	r3, [pc, #40]	; (7f54 <flash_read+0x94>)
    7f2c:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    7f2e:	46a1      	mov	r9, r4
    7f30:	4620      	mov	r0, r4
    7f32:	4b09      	ldr	r3, [pc, #36]	; (7f58 <flash_read+0x98>)
    7f34:	4798      	blx	r3
    7f36:	4607      	mov	r7, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    7f38:	4620      	mov	r0, r4
    7f3a:	4b08      	ldr	r3, [pc, #32]	; (7f5c <flash_read+0x9c>)
    7f3c:	4798      	blx	r3
	if ((src_addr > page_size * total_pages) || (src_addr + length > page_size * total_pages)) {
    7f3e:	fb00 f007 	mul.w	r0, r0, r7
    7f42:	4285      	cmp	r5, r0
    7f44:	d9d9      	bls.n	7efa <flash_read+0x3a>
		return ERR_BAD_ADDRESS;
    7f46:	f06f 000d 	mvn.w	r0, #13
    7f4a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7f4e:	bf00      	nop
    7f50:	00011224 	.word	0x00011224
    7f54:	0000942d 	.word	0x0000942d
    7f58:	00009ee9 	.word	0x00009ee9
    7f5c:	00009eef 	.word	0x00009eef
    7f60:	00009ef7 	.word	0x00009ef7

00007f64 <flash_write>:
{
    7f64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    7f68:	460c      	mov	r4, r1
    7f6a:	4691      	mov	r9, r2
    7f6c:	461f      	mov	r7, r3
	ASSERT(flash && buffer && length);
    7f6e:	4605      	mov	r5, r0
    7f70:	b318      	cbz	r0, 7fba <flash_write+0x56>
    7f72:	b322      	cbz	r2, 7fbe <flash_write+0x5a>
    7f74:	b38b      	cbz	r3, 7fda <flash_write+0x76>
    7f76:	2001      	movs	r0, #1
    7f78:	226a      	movs	r2, #106	; 0x6a
    7f7a:	4922      	ldr	r1, [pc, #136]	; (8004 <flash_write+0xa0>)
    7f7c:	4b22      	ldr	r3, [pc, #136]	; (8008 <flash_write+0xa4>)
    7f7e:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    7f80:	46a8      	mov	r8, r5
    7f82:	4628      	mov	r0, r5
    7f84:	4b21      	ldr	r3, [pc, #132]	; (800c <flash_write+0xa8>)
    7f86:	4798      	blx	r3
    7f88:	4606      	mov	r6, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    7f8a:	4628      	mov	r0, r5
    7f8c:	4b20      	ldr	r3, [pc, #128]	; (8010 <flash_write+0xac>)
    7f8e:	4798      	blx	r3
	if ((dst_addr > page_size * total_pages) || (dst_addr + length > page_size * total_pages)) {
    7f90:	fb00 f006 	mul.w	r0, r0, r6
    7f94:	42a0      	cmp	r0, r4
    7f96:	d314      	bcc.n	7fc2 <flash_write+0x5e>
    7f98:	193b      	adds	r3, r7, r4
    7f9a:	4298      	cmp	r0, r3
    7f9c:	d315      	bcc.n	7fca <flash_write+0x66>
	if (_flash_is_locked(&flash->dev, dst_addr)) {
    7f9e:	4621      	mov	r1, r4
    7fa0:	4640      	mov	r0, r8
    7fa2:	4b1c      	ldr	r3, [pc, #112]	; (8014 <flash_write+0xb0>)
    7fa4:	4798      	blx	r3
    7fa6:	b9a0      	cbnz	r0, 7fd2 <flash_write+0x6e>
	_flash_write(&flash->dev, dst_addr, buffer, length);
    7fa8:	463b      	mov	r3, r7
    7faa:	464a      	mov	r2, r9
    7fac:	4621      	mov	r1, r4
    7fae:	4640      	mov	r0, r8
    7fb0:	4c19      	ldr	r4, [pc, #100]	; (8018 <flash_write+0xb4>)
    7fb2:	47a0      	blx	r4
	return ERR_NONE;
    7fb4:	2000      	movs	r0, #0
    7fb6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(flash && buffer && length);
    7fba:	2000      	movs	r0, #0
    7fbc:	e7dc      	b.n	7f78 <flash_write+0x14>
    7fbe:	2000      	movs	r0, #0
    7fc0:	e7da      	b.n	7f78 <flash_write+0x14>
		return ERR_BAD_ADDRESS;
    7fc2:	f06f 000d 	mvn.w	r0, #13
    7fc6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    7fca:	f06f 000d 	mvn.w	r0, #13
    7fce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		return ERR_DENIED;
    7fd2:	f06f 0010 	mvn.w	r0, #16
    7fd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(flash && buffer && length);
    7fda:	226a      	movs	r2, #106	; 0x6a
    7fdc:	4909      	ldr	r1, [pc, #36]	; (8004 <flash_write+0xa0>)
    7fde:	2000      	movs	r0, #0
    7fe0:	4b09      	ldr	r3, [pc, #36]	; (8008 <flash_write+0xa4>)
    7fe2:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    7fe4:	46a8      	mov	r8, r5
    7fe6:	4628      	mov	r0, r5
    7fe8:	4b08      	ldr	r3, [pc, #32]	; (800c <flash_write+0xa8>)
    7fea:	4798      	blx	r3
    7fec:	4606      	mov	r6, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    7fee:	4628      	mov	r0, r5
    7ff0:	4b07      	ldr	r3, [pc, #28]	; (8010 <flash_write+0xac>)
    7ff2:	4798      	blx	r3
	if ((dst_addr > page_size * total_pages) || (dst_addr + length > page_size * total_pages)) {
    7ff4:	fb00 f006 	mul.w	r0, r0, r6
    7ff8:	4284      	cmp	r4, r0
    7ffa:	d9d0      	bls.n	7f9e <flash_write+0x3a>
		return ERR_BAD_ADDRESS;
    7ffc:	f06f 000d 	mvn.w	r0, #13
    8000:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    8004:	00011224 	.word	0x00011224
    8008:	0000942d 	.word	0x0000942d
    800c:	00009ee9 	.word	0x00009ee9
    8010:	00009eef 	.word	0x00009eef
    8014:	0000a0d1 	.word	0x0000a0d1
    8018:	00009f1d 	.word	0x00009f1d

0000801c <flash_erase>:
{
    801c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8020:	460f      	mov	r7, r1
    8022:	4616      	mov	r6, r2
	ASSERT(flash && page_nums);
    8024:	4604      	mov	r4, r0
    8026:	b320      	cbz	r0, 8072 <flash_erase+0x56>
    8028:	b35a      	cbz	r2, 8082 <flash_erase+0x66>
    802a:	2001      	movs	r0, #1
    802c:	229a      	movs	r2, #154	; 0x9a
    802e:	4920      	ldr	r1, [pc, #128]	; (80b0 <flash_erase+0x94>)
    8030:	4b20      	ldr	r3, [pc, #128]	; (80b4 <flash_erase+0x98>)
    8032:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    8034:	46a1      	mov	r9, r4
    8036:	4620      	mov	r0, r4
    8038:	4b1f      	ldr	r3, [pc, #124]	; (80b8 <flash_erase+0x9c>)
    803a:	4798      	blx	r3
    803c:	4605      	mov	r5, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    803e:	4620      	mov	r0, r4
    8040:	4b1e      	ldr	r3, [pc, #120]	; (80bc <flash_erase+0xa0>)
    8042:	4798      	blx	r3
    8044:	4680      	mov	r8, r0
	rc = flash_is_address_aligned(flash, dst_addr);
    8046:	4639      	mov	r1, r7
    8048:	4620      	mov	r0, r4
    804a:	4b1d      	ldr	r3, [pc, #116]	; (80c0 <flash_erase+0xa4>)
    804c:	4798      	blx	r3
	if (rc) {
    804e:	4603      	mov	r3, r0
    8050:	b960      	cbnz	r0, 806c <flash_erase+0x50>
	if ((page_nums > total_pages) || (dst_addr / page_size + page_nums > total_pages)) {
    8052:	4546      	cmp	r6, r8
    8054:	d80f      	bhi.n	8076 <flash_erase+0x5a>
    8056:	fbb7 f5f5 	udiv	r5, r7, r5
    805a:	4435      	add	r5, r6
    805c:	4545      	cmp	r5, r8
    805e:	d80d      	bhi.n	807c <flash_erase+0x60>
	_flash_erase(&flash->dev, dst_addr, page_nums);
    8060:	4632      	mov	r2, r6
    8062:	4639      	mov	r1, r7
    8064:	4648      	mov	r0, r9
    8066:	4b17      	ldr	r3, [pc, #92]	; (80c4 <flash_erase+0xa8>)
    8068:	4798      	blx	r3
	return ERR_NONE;
    806a:	2300      	movs	r3, #0
}
    806c:	4618      	mov	r0, r3
    806e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(flash && page_nums);
    8072:	2000      	movs	r0, #0
    8074:	e7da      	b.n	802c <flash_erase+0x10>
		return ERR_INVALID_ARG;
    8076:	f06f 030c 	mvn.w	r3, #12
    807a:	e7f7      	b.n	806c <flash_erase+0x50>
    807c:	f06f 030c 	mvn.w	r3, #12
    8080:	e7f4      	b.n	806c <flash_erase+0x50>
	ASSERT(flash && page_nums);
    8082:	229a      	movs	r2, #154	; 0x9a
    8084:	490a      	ldr	r1, [pc, #40]	; (80b0 <flash_erase+0x94>)
    8086:	2000      	movs	r0, #0
    8088:	4b0a      	ldr	r3, [pc, #40]	; (80b4 <flash_erase+0x98>)
    808a:	4798      	blx	r3
	uint32_t page_size   = _flash_get_page_size(&flash->dev);
    808c:	46a1      	mov	r9, r4
    808e:	4620      	mov	r0, r4
    8090:	4b09      	ldr	r3, [pc, #36]	; (80b8 <flash_erase+0x9c>)
    8092:	4798      	blx	r3
    8094:	4605      	mov	r5, r0
	uint32_t total_pages = _flash_get_total_pages(&flash->dev);
    8096:	4620      	mov	r0, r4
    8098:	4b08      	ldr	r3, [pc, #32]	; (80bc <flash_erase+0xa0>)
    809a:	4798      	blx	r3
    809c:	4680      	mov	r8, r0
	rc = flash_is_address_aligned(flash, dst_addr);
    809e:	4639      	mov	r1, r7
    80a0:	4620      	mov	r0, r4
    80a2:	4b07      	ldr	r3, [pc, #28]	; (80c0 <flash_erase+0xa4>)
    80a4:	4798      	blx	r3
	if (rc) {
    80a6:	4603      	mov	r3, r0
    80a8:	2800      	cmp	r0, #0
    80aa:	d0d4      	beq.n	8056 <flash_erase+0x3a>
    80ac:	e7de      	b.n	806c <flash_erase+0x50>
    80ae:	bf00      	nop
    80b0:	00011224 	.word	0x00011224
    80b4:	0000942d 	.word	0x0000942d
    80b8:	00009ee9 	.word	0x00009ee9
    80bc:	00009eef 	.word	0x00009eef
    80c0:	00007e41 	.word	0x00007e41
    80c4:	0000a00d 	.word	0x0000a00d

000080c8 <i2c_tx_complete>:

/**
 * \brief Callback function for tx complete
 */
static void i2c_tx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    80c8:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    80ca:	8843      	ldrh	r3, [r0, #2]
    80cc:	f413 7f80 	tst.w	r3, #256	; 0x100
    80d0:	d102      	bne.n	80d8 <i2c_tx_complete+0x10>
		if (i2c->i2c_cb.tx_complete) {
    80d2:	6b43      	ldr	r3, [r0, #52]	; 0x34
    80d4:	b103      	cbz	r3, 80d8 <i2c_tx_complete+0x10>
			i2c->i2c_cb.tx_complete(i2c);
    80d6:	4798      	blx	r3
    80d8:	bd08      	pop	{r3, pc}

000080da <i2c_rx_complete>:

/**
 * \brief Callback function for rx complete
 */
static void i2c_rx_complete(struct _i2c_m_async_device *const i2c_dev)
{
    80da:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    80dc:	8843      	ldrh	r3, [r0, #2]
    80de:	f413 7f80 	tst.w	r3, #256	; 0x100
    80e2:	d102      	bne.n	80ea <i2c_rx_complete+0x10>
		if (i2c->i2c_cb.rx_complete) {
    80e4:	6b83      	ldr	r3, [r0, #56]	; 0x38
    80e6:	b103      	cbz	r3, 80ea <i2c_rx_complete+0x10>
			i2c->i2c_cb.rx_complete(i2c);
    80e8:	4798      	blx	r3
    80ea:	bd08      	pop	{r3, pc}

000080ec <i2c_error>:
		}
	}
}

static void i2c_error(struct _i2c_m_async_device *const i2c_dev, int32_t error)
{
    80ec:	b508      	push	{r3, lr}
	struct i2c_m_async_desc *i2c = CONTAINER_OF(i2c_dev, struct i2c_m_async_desc, device);

	if (!(i2c_dev->service.msg.flags & I2C_M_BUSY)) {
    80ee:	8843      	ldrh	r3, [r0, #2]
    80f0:	f413 7f80 	tst.w	r3, #256	; 0x100
    80f4:	d102      	bne.n	80fc <i2c_error+0x10>
		if (i2c->i2c_cb.error) {
    80f6:	6b03      	ldr	r3, [r0, #48]	; 0x30
    80f8:	b103      	cbz	r3, 80fc <i2c_error+0x10>
			i2c->i2c_cb.error(i2c, error);
    80fa:	4798      	blx	r3
    80fc:	bd08      	pop	{r3, pc}
	...

00008100 <i2c_m_async_write>:

/**
 * \brief Async version of I2C I/O write
 */
static int32_t i2c_m_async_write(struct io_descriptor *const io, const uint8_t *buf, const uint16_t n)
{
    8100:	b510      	push	{r4, lr}
    8102:	b084      	sub	sp, #16
    8104:	4614      	mov	r4, r2
	struct i2c_m_async_desc *i2c = CONTAINER_OF(io, struct i2c_m_async_desc, io);
	struct _i2c_m_msg        msg;
	int32_t                  ret;

	msg.addr   = i2c->slave_addr;
    8106:	8a83      	ldrh	r3, [r0, #20]
    8108:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    810c:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP;
    810e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
    8112:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = (uint8_t *)buf;
    8116:	9103      	str	r1, [sp, #12]

	/* start transfer then return */
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    8118:	a901      	add	r1, sp, #4
    811a:	3828      	subs	r0, #40	; 0x28
    811c:	4b03      	ldr	r3, [pc, #12]	; (812c <i2c_m_async_write+0x2c>)
    811e:	4798      	blx	r3
		/* error occurred */
		return ret;
	}

	return (int32_t)n;
}
    8120:	2800      	cmp	r0, #0
    8122:	bf08      	it	eq
    8124:	4620      	moveq	r0, r4
    8126:	b004      	add	sp, #16
    8128:	bd10      	pop	{r4, pc}
    812a:	bf00      	nop
    812c:	0000aead 	.word	0x0000aead

00008130 <i2c_m_async_read>:
{
    8130:	b510      	push	{r4, lr}
    8132:	b084      	sub	sp, #16
    8134:	4614      	mov	r4, r2
	msg.addr   = i2c->slave_addr;
    8136:	8a83      	ldrh	r3, [r0, #20]
    8138:	f8ad 3004 	strh.w	r3, [sp, #4]
	msg.len    = n;
    813c:	9202      	str	r2, [sp, #8]
	msg.flags  = I2C_M_STOP | I2C_M_RD;
    813e:	f248 0301 	movw	r3, #32769	; 0x8001
    8142:	f8ad 3006 	strh.w	r3, [sp, #6]
	msg.buffer = buf;
    8146:	9103      	str	r1, [sp, #12]
	ret = _i2c_m_async_transfer(&i2c->device, &msg);
    8148:	a901      	add	r1, sp, #4
    814a:	3828      	subs	r0, #40	; 0x28
    814c:	4b03      	ldr	r3, [pc, #12]	; (815c <i2c_m_async_read+0x2c>)
    814e:	4798      	blx	r3
}
    8150:	2800      	cmp	r0, #0
    8152:	bf08      	it	eq
    8154:	4620      	moveq	r0, r4
    8156:	b004      	add	sp, #16
    8158:	bd10      	pop	{r4, pc}
    815a:	bf00      	nop
    815c:	0000aead 	.word	0x0000aead

00008160 <i2c_m_async_init>:

/**
 * \brief Async version of i2c initialize
 */
int32_t i2c_m_async_init(struct i2c_m_async_desc *const i2c, void *const hw)
{
    8160:	b570      	push	{r4, r5, r6, lr}
    8162:	460d      	mov	r5, r1
	int32_t init_status;
	ASSERT(i2c);
    8164:	4604      	mov	r4, r0
    8166:	2289      	movs	r2, #137	; 0x89
    8168:	490f      	ldr	r1, [pc, #60]	; (81a8 <i2c_m_async_init+0x48>)
    816a:	3000      	adds	r0, #0
    816c:	bf18      	it	ne
    816e:	2001      	movne	r0, #1
    8170:	4b0e      	ldr	r3, [pc, #56]	; (81ac <i2c_m_async_init+0x4c>)
    8172:	4798      	blx	r3

	init_status = _i2c_m_async_init(&i2c->device, hw);
    8174:	4629      	mov	r1, r5
    8176:	4620      	mov	r0, r4
    8178:	4b0d      	ldr	r3, [pc, #52]	; (81b0 <i2c_m_async_init+0x50>)
    817a:	4798      	blx	r3
	if (init_status) {
    817c:	4605      	mov	r5, r0
    817e:	b108      	cbz	r0, 8184 <i2c_m_async_init+0x24>
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);

	return ERR_NONE;
}
    8180:	4628      	mov	r0, r5
    8182:	bd70      	pop	{r4, r5, r6, pc}
	i2c->io.read  = i2c_m_async_read;
    8184:	4b0b      	ldr	r3, [pc, #44]	; (81b4 <i2c_m_async_init+0x54>)
    8186:	62e3      	str	r3, [r4, #44]	; 0x2c
	i2c->io.write = i2c_m_async_write;
    8188:	4b0b      	ldr	r3, [pc, #44]	; (81b8 <i2c_m_async_init+0x58>)
    818a:	62a3      	str	r3, [r4, #40]	; 0x28
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_TX_COMPLETE, (FUNC_PTR)i2c_tx_complete);
    818c:	4a0b      	ldr	r2, [pc, #44]	; (81bc <i2c_m_async_init+0x5c>)
    818e:	2101      	movs	r1, #1
    8190:	4620      	mov	r0, r4
    8192:	4e0b      	ldr	r6, [pc, #44]	; (81c0 <i2c_m_async_init+0x60>)
    8194:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_RX_COMPLETE, (FUNC_PTR)i2c_rx_complete);
    8196:	4a0b      	ldr	r2, [pc, #44]	; (81c4 <i2c_m_async_init+0x64>)
    8198:	2102      	movs	r1, #2
    819a:	4620      	mov	r0, r4
    819c:	47b0      	blx	r6
	_i2c_m_async_register_callback(&i2c->device, I2C_M_ASYNC_DEVICE_ERROR, (FUNC_PTR)i2c_error);
    819e:	4a0a      	ldr	r2, [pc, #40]	; (81c8 <i2c_m_async_init+0x68>)
    81a0:	2100      	movs	r1, #0
    81a2:	4620      	mov	r0, r4
    81a4:	47b0      	blx	r6
	return ERR_NONE;
    81a6:	e7eb      	b.n	8180 <i2c_m_async_init+0x20>
    81a8:	0001123c 	.word	0x0001123c
    81ac:	0000942d 	.word	0x0000942d
    81b0:	0000ae2d 	.word	0x0000ae2d
    81b4:	00008131 	.word	0x00008131
    81b8:	00008101 	.word	0x00008101
    81bc:	000080c9 	.word	0x000080c9
    81c0:	0000afdd 	.word	0x0000afdd
    81c4:	000080db 	.word	0x000080db
    81c8:	000080ed 	.word	0x000080ed

000081cc <io_write>:

/**
 * \brief I/O write interface
 */
int32_t io_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    81cc:	b570      	push	{r4, r5, r6, lr}
    81ce:	460d      	mov	r5, r1
    81d0:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    81d2:	4604      	mov	r4, r0
    81d4:	b160      	cbz	r0, 81f0 <io_write+0x24>
    81d6:	1c08      	adds	r0, r1, #0
    81d8:	bf18      	it	ne
    81da:	2001      	movne	r0, #1
    81dc:	2234      	movs	r2, #52	; 0x34
    81de:	4905      	ldr	r1, [pc, #20]	; (81f4 <io_write+0x28>)
    81e0:	4b05      	ldr	r3, [pc, #20]	; (81f8 <io_write+0x2c>)
    81e2:	4798      	blx	r3
	return io_descr->write(io_descr, buf, length);
    81e4:	6823      	ldr	r3, [r4, #0]
    81e6:	4632      	mov	r2, r6
    81e8:	4629      	mov	r1, r5
    81ea:	4620      	mov	r0, r4
    81ec:	4798      	blx	r3
}
    81ee:	bd70      	pop	{r4, r5, r6, pc}
    81f0:	2000      	movs	r0, #0
    81f2:	e7f3      	b.n	81dc <io_write+0x10>
    81f4:	0001125c 	.word	0x0001125c
    81f8:	0000942d 	.word	0x0000942d

000081fc <io_read>:

/**
 * \brief I/O read interface
 */
int32_t io_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    81fc:	b570      	push	{r4, r5, r6, lr}
    81fe:	460d      	mov	r5, r1
    8200:	4616      	mov	r6, r2
	ASSERT(io_descr && buf);
    8202:	4604      	mov	r4, r0
    8204:	b160      	cbz	r0, 8220 <io_read+0x24>
    8206:	1c08      	adds	r0, r1, #0
    8208:	bf18      	it	ne
    820a:	2001      	movne	r0, #1
    820c:	223d      	movs	r2, #61	; 0x3d
    820e:	4905      	ldr	r1, [pc, #20]	; (8224 <io_read+0x28>)
    8210:	4b05      	ldr	r3, [pc, #20]	; (8228 <io_read+0x2c>)
    8212:	4798      	blx	r3
	return io_descr->read(io_descr, buf, length);
    8214:	6863      	ldr	r3, [r4, #4]
    8216:	4632      	mov	r2, r6
    8218:	4629      	mov	r1, r5
    821a:	4620      	mov	r0, r4
    821c:	4798      	blx	r3
}
    821e:	bd70      	pop	{r4, r5, r6, pc}
    8220:	2000      	movs	r0, #0
    8222:	e7f3      	b.n	820c <io_read+0x10>
    8224:	0001125c 	.word	0x0001125c
    8228:	0000942d 	.word	0x0000942d

0000822c <qspi_dma_init>:
 * \brief Driver version
 */
#define QSPI_DMA_DRIVER_VERSION 0x00000001u

int32_t qspi_dma_init(struct qspi_dma_descriptor *qspi, void *const hw)
{
    822c:	b538      	push	{r3, r4, r5, lr}
    822e:	460c      	mov	r4, r1
	ASSERT(qspi && hw);
    8230:	4605      	mov	r5, r0
    8232:	b158      	cbz	r0, 824c <qspi_dma_init+0x20>
    8234:	1c08      	adds	r0, r1, #0
    8236:	bf18      	it	ne
    8238:	2001      	movne	r0, #1
    823a:	2231      	movs	r2, #49	; 0x31
    823c:	4904      	ldr	r1, [pc, #16]	; (8250 <qspi_dma_init+0x24>)
    823e:	4b05      	ldr	r3, [pc, #20]	; (8254 <qspi_dma_init+0x28>)
    8240:	4798      	blx	r3

	return _qspi_dma_init(&qspi->dev, hw);
    8242:	4621      	mov	r1, r4
    8244:	4628      	mov	r0, r5
    8246:	4b04      	ldr	r3, [pc, #16]	; (8258 <qspi_dma_init+0x2c>)
    8248:	4798      	blx	r3
}
    824a:	bd38      	pop	{r3, r4, r5, pc}
    824c:	2000      	movs	r0, #0
    824e:	e7f4      	b.n	823a <qspi_dma_init+0xe>
    8250:	00011270 	.word	0x00011270
    8254:	0000942d 	.word	0x0000942d
    8258:	0000a291 	.word	0x0000a291

0000825c <_spi_m_async_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_async_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    825c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    825e:	460f      	mov	r7, r1
    8260:	4616      	mov	r6, r2
	ASSERT(io);
    8262:	4604      	mov	r4, r0
    8264:	f240 1227 	movw	r2, #295	; 0x127
    8268:	4909      	ldr	r1, [pc, #36]	; (8290 <_spi_m_async_io_write+0x34>)
    826a:	3000      	adds	r0, #0
    826c:	bf18      	it	ne
    826e:	2001      	movne	r0, #1
    8270:	4b08      	ldr	r3, [pc, #32]	; (8294 <_spi_m_async_io_write+0x38>)
    8272:	4798      	blx	r3
	struct spi_m_async_descriptor *spi = CONTAINER_OF(io, struct spi_m_async_descriptor, io);

	spi->xfer.rxbuf = NULL;
    8274:	2500      	movs	r5, #0
    8276:	61a5      	str	r5, [r4, #24]
	spi->xfer.txbuf = (uint8_t *)buf;
    8278:	6167      	str	r7, [r4, #20]
	spi->xfer.size  = length;
    827a:	61e6      	str	r6, [r4, #28]
	spi->xfercnt    = 0;
    827c:	6225      	str	r5, [r4, #32]

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    827e:	2310      	movs	r3, #16
    8280:	7223      	strb	r3, [r4, #8]
	_spi_m_async_enable_tx(&spi->dev, true);
    8282:	2101      	movs	r1, #1
    8284:	f1a4 0020 	sub.w	r0, r4, #32
    8288:	4b03      	ldr	r3, [pc, #12]	; (8298 <_spi_m_async_io_write+0x3c>)
    828a:	4798      	blx	r3

	return ERR_NONE;
}
    828c:	4628      	mov	r0, r5
    828e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    8290:	0001128c 	.word	0x0001128c
    8294:	0000942d 	.word	0x0000942d
    8298:	0000b471 	.word	0x0000b471

0000829c <_spi_m_async_io_read>:
{
    829c:	b570      	push	{r4, r5, r6, lr}
    829e:	460d      	mov	r5, r1
    82a0:	4616      	mov	r6, r2
	ASSERT(io);
    82a2:	4604      	mov	r4, r0
    82a4:	f240 1205 	movw	r2, #261	; 0x105
    82a8:	490c      	ldr	r1, [pc, #48]	; (82dc <_spi_m_async_io_read+0x40>)
    82aa:	3000      	adds	r0, #0
    82ac:	bf18      	it	ne
    82ae:	2001      	movne	r0, #1
    82b0:	4b0b      	ldr	r3, [pc, #44]	; (82e0 <_spi_m_async_io_read+0x44>)
    82b2:	4798      	blx	r3
	spi->xfer.rxbuf = buf;
    82b4:	61a5      	str	r5, [r4, #24]
	spi->xfer.txbuf = NULL;
    82b6:	2500      	movs	r5, #0
    82b8:	6165      	str	r5, [r4, #20]
	spi->xfer.size  = length;
    82ba:	61e6      	str	r6, [r4, #28]
	spi->xfercnt    = 0;
    82bc:	6225      	str	r5, [r4, #32]
	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    82be:	2310      	movs	r3, #16
    82c0:	7223      	strb	r3, [r4, #8]
	_spi_m_async_enable_rx(&spi->dev, true);
    82c2:	3c20      	subs	r4, #32
    82c4:	2101      	movs	r1, #1
    82c6:	4620      	mov	r0, r4
    82c8:	4b06      	ldr	r3, [pc, #24]	; (82e4 <_spi_m_async_io_read+0x48>)
    82ca:	4798      	blx	r3
	_spi_m_async_write_one(&spi->dev, SPI_DUMMY_CHAR);
    82cc:	f240 11ff 	movw	r1, #511	; 0x1ff
    82d0:	4620      	mov	r0, r4
    82d2:	4b05      	ldr	r3, [pc, #20]	; (82e8 <_spi_m_async_io_read+0x4c>)
    82d4:	4798      	blx	r3
}
    82d6:	4628      	mov	r0, r5
    82d8:	bd70      	pop	{r4, r5, r6, pc}
    82da:	bf00      	nop
    82dc:	0001128c 	.word	0x0001128c
    82e0:	0000942d 	.word	0x0000942d
    82e4:	0000b4a5 	.word	0x0000b4a5
    82e8:	0000b521 	.word	0x0000b521

000082ec <_spi_dev_error>:
{
    82ec:	b570      	push	{r4, r5, r6, lr}
    82ee:	4604      	mov	r4, r0
    82f0:	460e      	mov	r6, r1
	struct spi_m_async_descriptor *spi = CONTAINER_OF(dev, struct spi_m_async_descriptor, dev);
    82f2:	1f05      	subs	r5, r0, #4
	_spi_m_async_enable_tx(dev, false);
    82f4:	2100      	movs	r1, #0
    82f6:	4b09      	ldr	r3, [pc, #36]	; (831c <_spi_dev_error+0x30>)
    82f8:	4798      	blx	r3
	_spi_m_async_enable_rx(dev, false);
    82fa:	2100      	movs	r1, #0
    82fc:	4620      	mov	r0, r4
    82fe:	4b08      	ldr	r3, [pc, #32]	; (8320 <_spi_dev_error+0x34>)
    8300:	4798      	blx	r3
	_spi_m_async_enable_tx_complete(dev, false);
    8302:	2100      	movs	r1, #0
    8304:	4620      	mov	r0, r4
    8306:	4b07      	ldr	r3, [pc, #28]	; (8324 <_spi_dev_error+0x38>)
    8308:	4798      	blx	r3
	spi->stat = 0;
    830a:	2300      	movs	r3, #0
    830c:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	if (spi->callbacks.cb_error) {
    8310:	6b23      	ldr	r3, [r4, #48]	; 0x30
    8312:	b113      	cbz	r3, 831a <_spi_dev_error+0x2e>
		spi->callbacks.cb_error(spi, status);
    8314:	4631      	mov	r1, r6
    8316:	4628      	mov	r0, r5
    8318:	4798      	blx	r3
    831a:	bd70      	pop	{r4, r5, r6, pc}
    831c:	0000b471 	.word	0x0000b471
    8320:	0000b4a5 	.word	0x0000b4a5
    8324:	0000b4e5 	.word	0x0000b4e5

00008328 <_spi_dev_complete>:
	if (spi->xfercnt >= spi->xfer.size) {
    8328:	6c02      	ldr	r2, [r0, #64]	; 0x40
    832a:	6bc3      	ldr	r3, [r0, #60]	; 0x3c
    832c:	429a      	cmp	r2, r3
    832e:	d200      	bcs.n	8332 <_spi_dev_complete+0xa>
    8330:	4770      	bx	lr
{
    8332:	b510      	push	{r4, lr}
    8334:	4604      	mov	r4, r0
		_spi_m_async_enable_tx_complete(dev, false);
    8336:	2100      	movs	r1, #0
    8338:	4b04      	ldr	r3, [pc, #16]	; (834c <_spi_dev_complete+0x24>)
    833a:	4798      	blx	r3
		spi->stat = 0;
    833c:	2300      	movs	r3, #0
    833e:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    8342:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    8344:	b10b      	cbz	r3, 834a <_spi_dev_complete+0x22>
			spi->callbacks.cb_xfer(spi);
    8346:	1f20      	subs	r0, r4, #4
    8348:	4798      	blx	r3
    834a:	bd10      	pop	{r4, pc}
    834c:	0000b4e5 	.word	0x0000b4e5

00008350 <_spi_dev_tx>:
{
    8350:	b510      	push	{r4, lr}
    8352:	4604      	mov	r4, r0
	if (!(dev->char_size > 1)) {
    8354:	7903      	ldrb	r3, [r0, #4]
    8356:	2b01      	cmp	r3, #1
		_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt++]);
    8358:	6b42      	ldr	r2, [r0, #52]	; 0x34
    835a:	6c03      	ldr	r3, [r0, #64]	; 0x40
    835c:	f103 0101 	add.w	r1, r3, #1
    8360:	6401      	str	r1, [r0, #64]	; 0x40
    8362:	bf94      	ite	ls
    8364:	5cd1      	ldrbls	r1, [r2, r3]
		_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt++]);
    8366:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    836a:	4b08      	ldr	r3, [pc, #32]	; (838c <_spi_dev_tx+0x3c>)
    836c:	4798      	blx	r3
	if (spi->xfercnt == spi->xfer.size) {
    836e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    8370:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    8372:	429a      	cmp	r2, r3
    8374:	d000      	beq.n	8378 <_spi_dev_tx+0x28>
    8376:	bd10      	pop	{r4, pc}
		_spi_m_async_enable_tx(dev, false);
    8378:	2100      	movs	r1, #0
    837a:	4620      	mov	r0, r4
    837c:	4b04      	ldr	r3, [pc, #16]	; (8390 <_spi_dev_tx+0x40>)
    837e:	4798      	blx	r3
		_spi_m_async_enable_tx_complete(dev, true);
    8380:	2101      	movs	r1, #1
    8382:	4620      	mov	r0, r4
    8384:	4b03      	ldr	r3, [pc, #12]	; (8394 <_spi_dev_tx+0x44>)
    8386:	4798      	blx	r3
}
    8388:	e7f5      	b.n	8376 <_spi_dev_tx+0x26>
    838a:	bf00      	nop
    838c:	0000b521 	.word	0x0000b521
    8390:	0000b471 	.word	0x0000b471
    8394:	0000b4e5 	.word	0x0000b4e5

00008398 <_spi_dev_rx>:
{
    8398:	b570      	push	{r4, r5, r6, lr}
    839a:	4604      	mov	r4, r0
	if (spi->xfer.rxbuf) {
    839c:	6b85      	ldr	r5, [r0, #56]	; 0x38
    839e:	b305      	cbz	r5, 83e2 <_spi_dev_rx+0x4a>
		if (!(dev->char_size > 1)) {
    83a0:	7903      	ldrb	r3, [r0, #4]
    83a2:	2b01      	cmp	r3, #1
    83a4:	d916      	bls.n	83d4 <_spi_dev_rx+0x3c>
			((uint16_t *)spi->xfer.rxbuf)[spi->xfercnt++] = (uint16_t)_spi_m_async_read_one(dev);
    83a6:	6c06      	ldr	r6, [r0, #64]	; 0x40
    83a8:	1c73      	adds	r3, r6, #1
    83aa:	6403      	str	r3, [r0, #64]	; 0x40
    83ac:	4b18      	ldr	r3, [pc, #96]	; (8410 <_spi_dev_rx+0x78>)
    83ae:	4798      	blx	r3
    83b0:	f825 0016 	strh.w	r0, [r5, r6, lsl #1]
	if (spi->xfercnt < spi->xfer.size) {
    83b4:	6c23      	ldr	r3, [r4, #64]	; 0x40
    83b6:	6be2      	ldr	r2, [r4, #60]	; 0x3c
    83b8:	4293      	cmp	r3, r2
    83ba:	d21d      	bcs.n	83f8 <_spi_dev_rx+0x60>
		if (spi->xfer.txbuf) {
    83bc:	6b62      	ldr	r2, [r4, #52]	; 0x34
    83be:	b1b2      	cbz	r2, 83ee <_spi_dev_rx+0x56>
			if (!(dev->char_size > 1)) {
    83c0:	7921      	ldrb	r1, [r4, #4]
    83c2:	2901      	cmp	r1, #1
				_spi_m_async_write_one(dev, spi->xfer.txbuf[spi->xfercnt]);
    83c4:	bf94      	ite	ls
    83c6:	5cd1      	ldrbls	r1, [r2, r3]
				_spi_m_async_write_one(dev, ((uint16_t *)spi->xfer.txbuf)[spi->xfercnt]);
    83c8:	f832 1013 	ldrhhi.w	r1, [r2, r3, lsl #1]
    83cc:	4620      	mov	r0, r4
    83ce:	4b11      	ldr	r3, [pc, #68]	; (8414 <_spi_dev_rx+0x7c>)
    83d0:	4798      	blx	r3
    83d2:	bd70      	pop	{r4, r5, r6, pc}
			spi->xfer.rxbuf[spi->xfercnt++] = (uint8_t)_spi_m_async_read_one(dev);
    83d4:	6c06      	ldr	r6, [r0, #64]	; 0x40
    83d6:	1c73      	adds	r3, r6, #1
    83d8:	6403      	str	r3, [r0, #64]	; 0x40
    83da:	4b0d      	ldr	r3, [pc, #52]	; (8410 <_spi_dev_rx+0x78>)
    83dc:	4798      	blx	r3
    83de:	55a8      	strb	r0, [r5, r6]
    83e0:	e7e8      	b.n	83b4 <_spi_dev_rx+0x1c>
		_spi_m_async_read_one(dev);
    83e2:	4b0b      	ldr	r3, [pc, #44]	; (8410 <_spi_dev_rx+0x78>)
    83e4:	4798      	blx	r3
		spi->xfercnt++;
    83e6:	6c23      	ldr	r3, [r4, #64]	; 0x40
    83e8:	3301      	adds	r3, #1
    83ea:	6423      	str	r3, [r4, #64]	; 0x40
    83ec:	e7e2      	b.n	83b4 <_spi_dev_rx+0x1c>
			_spi_m_async_write_one(dev, dev->dummy_byte);
    83ee:	88e1      	ldrh	r1, [r4, #6]
    83f0:	4620      	mov	r0, r4
    83f2:	4b08      	ldr	r3, [pc, #32]	; (8414 <_spi_dev_rx+0x7c>)
    83f4:	4798      	blx	r3
    83f6:	bd70      	pop	{r4, r5, r6, pc}
		_spi_m_async_enable_rx(dev, false);
    83f8:	2100      	movs	r1, #0
    83fa:	4620      	mov	r0, r4
    83fc:	4b06      	ldr	r3, [pc, #24]	; (8418 <_spi_dev_rx+0x80>)
    83fe:	4798      	blx	r3
		spi->stat = 0;
    8400:	2300      	movs	r3, #0
    8402:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
		if (spi->callbacks.cb_xfer) {
    8406:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    8408:	b10b      	cbz	r3, 840e <_spi_dev_rx+0x76>
			spi->callbacks.cb_xfer(spi);
    840a:	1f20      	subs	r0, r4, #4
    840c:	4798      	blx	r3
    840e:	bd70      	pop	{r4, r5, r6, pc}
    8410:	0000b551 	.word	0x0000b551
    8414:	0000b521 	.word	0x0000b521
    8418:	0000b4a5 	.word	0x0000b4a5

0000841c <spi_m_async_init>:
{
    841c:	b570      	push	{r4, r5, r6, lr}
    841e:	460d      	mov	r5, r1
	ASSERT(spi && hw);
    8420:	4606      	mov	r6, r0
    8422:	b330      	cbz	r0, 8472 <spi_m_async_init+0x56>
    8424:	1c08      	adds	r0, r1, #0
    8426:	bf18      	it	ne
    8428:	2001      	movne	r0, #1
    842a:	22a5      	movs	r2, #165	; 0xa5
    842c:	4912      	ldr	r1, [pc, #72]	; (8478 <spi_m_async_init+0x5c>)
    842e:	4b13      	ldr	r3, [pc, #76]	; (847c <spi_m_async_init+0x60>)
    8430:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    8432:	4634      	mov	r4, r6
    8434:	f844 5f04 	str.w	r5, [r4, #4]!
	rc            = _spi_m_async_init(&spi->dev, hw);
    8438:	4629      	mov	r1, r5
    843a:	4620      	mov	r0, r4
    843c:	4b10      	ldr	r3, [pc, #64]	; (8480 <spi_m_async_init+0x64>)
    843e:	4798      	blx	r3
	if (rc >= 0) {
    8440:	2800      	cmp	r0, #0
    8442:	db15      	blt.n	8470 <spi_m_async_init+0x54>
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_TX, (FUNC_PTR)_spi_dev_tx);
    8444:	4a0f      	ldr	r2, [pc, #60]	; (8484 <spi_m_async_init+0x68>)
    8446:	2100      	movs	r1, #0
    8448:	4620      	mov	r0, r4
    844a:	4d0f      	ldr	r5, [pc, #60]	; (8488 <spi_m_async_init+0x6c>)
    844c:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_RX, (FUNC_PTR)_spi_dev_rx);
    844e:	4a0f      	ldr	r2, [pc, #60]	; (848c <spi_m_async_init+0x70>)
    8450:	2101      	movs	r1, #1
    8452:	4620      	mov	r0, r4
    8454:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_COMPLETE, (FUNC_PTR)_spi_dev_complete);
    8456:	4a0e      	ldr	r2, [pc, #56]	; (8490 <spi_m_async_init+0x74>)
    8458:	2102      	movs	r1, #2
    845a:	4620      	mov	r0, r4
    845c:	47a8      	blx	r5
		_spi_m_async_register_callback(&spi->dev, SPI_DEV_CB_ERROR, (FUNC_PTR)_spi_dev_error);
    845e:	4a0d      	ldr	r2, [pc, #52]	; (8494 <spi_m_async_init+0x78>)
    8460:	2103      	movs	r1, #3
    8462:	4620      	mov	r0, r4
    8464:	47a8      	blx	r5
	spi->io.read  = _spi_m_async_io_read;
    8466:	4b0c      	ldr	r3, [pc, #48]	; (8498 <spi_m_async_init+0x7c>)
    8468:	62b3      	str	r3, [r6, #40]	; 0x28
	spi->io.write = _spi_m_async_io_write;
    846a:	4b0c      	ldr	r3, [pc, #48]	; (849c <spi_m_async_init+0x80>)
    846c:	6273      	str	r3, [r6, #36]	; 0x24
	return ERR_NONE;
    846e:	2000      	movs	r0, #0
}
    8470:	bd70      	pop	{r4, r5, r6, pc}
    8472:	2000      	movs	r0, #0
    8474:	e7d9      	b.n	842a <spi_m_async_init+0xe>
    8476:	bf00      	nop
    8478:	0001128c 	.word	0x0001128c
    847c:	0000942d 	.word	0x0000942d
    8480:	0000b369 	.word	0x0000b369
    8484:	00008351 	.word	0x00008351
    8488:	0000b57d 	.word	0x0000b57d
    848c:	00008399 	.word	0x00008399
    8490:	00008329 	.word	0x00008329
    8494:	000082ed 	.word	0x000082ed
    8498:	0000829d 	.word	0x0000829d
    849c:	0000825d 	.word	0x0000825d

000084a0 <spi_m_async_enable>:
{
    84a0:	b510      	push	{r4, lr}
	ASSERT(spi);
    84a2:	4604      	mov	r4, r0
    84a4:	22c1      	movs	r2, #193	; 0xc1
    84a6:	4905      	ldr	r1, [pc, #20]	; (84bc <spi_m_async_enable+0x1c>)
    84a8:	3000      	adds	r0, #0
    84aa:	bf18      	it	ne
    84ac:	2001      	movne	r0, #1
    84ae:	4b04      	ldr	r3, [pc, #16]	; (84c0 <spi_m_async_enable+0x20>)
    84b0:	4798      	blx	r3
	_spi_m_async_enable(&spi->dev);
    84b2:	1d20      	adds	r0, r4, #4
    84b4:	4b03      	ldr	r3, [pc, #12]	; (84c4 <spi_m_async_enable+0x24>)
    84b6:	4798      	blx	r3
    84b8:	bd10      	pop	{r4, pc}
    84ba:	bf00      	nop
    84bc:	0001128c 	.word	0x0001128c
    84c0:	0000942d 	.word	0x0000942d
    84c4:	0000b3d1 	.word	0x0000b3d1

000084c8 <spi_m_async_set_baudrate>:
{
    84c8:	b538      	push	{r3, r4, r5, lr}
    84ca:	460d      	mov	r5, r1
	ASSERT(spi);
    84cc:	4604      	mov	r4, r0
    84ce:	22cf      	movs	r2, #207	; 0xcf
    84d0:	4909      	ldr	r1, [pc, #36]	; (84f8 <spi_m_async_set_baudrate+0x30>)
    84d2:	3000      	adds	r0, #0
    84d4:	bf18      	it	ne
    84d6:	2001      	movne	r0, #1
    84d8:	4b08      	ldr	r3, [pc, #32]	; (84fc <spi_m_async_set_baudrate+0x34>)
    84da:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    84dc:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    84e0:	f013 0f10 	tst.w	r3, #16
    84e4:	d104      	bne.n	84f0 <spi_m_async_set_baudrate+0x28>
	return _spi_m_async_set_baudrate(&spi->dev, baud_val);
    84e6:	4629      	mov	r1, r5
    84e8:	1d20      	adds	r0, r4, #4
    84ea:	4b05      	ldr	r3, [pc, #20]	; (8500 <spi_m_async_set_baudrate+0x38>)
    84ec:	4798      	blx	r3
    84ee:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_BUSY;
    84f0:	f06f 0003 	mvn.w	r0, #3
}
    84f4:	bd38      	pop	{r3, r4, r5, pc}
    84f6:	bf00      	nop
    84f8:	0001128c 	.word	0x0001128c
    84fc:	0000942d 	.word	0x0000942d
    8500:	0000b435 	.word	0x0000b435

00008504 <spi_m_async_set_mode>:
{
    8504:	b538      	push	{r3, r4, r5, lr}
    8506:	460d      	mov	r5, r1
	ASSERT(spi);
    8508:	4604      	mov	r4, r0
    850a:	22d9      	movs	r2, #217	; 0xd9
    850c:	4909      	ldr	r1, [pc, #36]	; (8534 <spi_m_async_set_mode+0x30>)
    850e:	3000      	adds	r0, #0
    8510:	bf18      	it	ne
    8512:	2001      	movne	r0, #1
    8514:	4b08      	ldr	r3, [pc, #32]	; (8538 <spi_m_async_set_mode+0x34>)
    8516:	4798      	blx	r3
	if (spi->stat & SPI_M_ASYNC_STATUS_BUSY) {
    8518:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
    851c:	f013 0f10 	tst.w	r3, #16
    8520:	d104      	bne.n	852c <spi_m_async_set_mode+0x28>
	return _spi_m_async_set_mode(&spi->dev, mode);
    8522:	4629      	mov	r1, r5
    8524:	1d20      	adds	r0, r4, #4
    8526:	4b05      	ldr	r3, [pc, #20]	; (853c <spi_m_async_set_mode+0x38>)
    8528:	4798      	blx	r3
    852a:	bd38      	pop	{r3, r4, r5, pc}
		return ERR_BUSY;
    852c:	f06f 0003 	mvn.w	r0, #3
}
    8530:	bd38      	pop	{r3, r4, r5, pc}
    8532:	bf00      	nop
    8534:	0001128c 	.word	0x0001128c
    8538:	0000942d 	.word	0x0000942d
    853c:	0000b401 	.word	0x0000b401

00008540 <spi_m_async_transfer>:

int32_t spi_m_async_transfer(struct spi_m_async_descriptor *spi, uint8_t const *txbuf, uint8_t *const rxbuf,
                             const uint16_t length)
{
    8540:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8542:	460d      	mov	r5, r1
    8544:	4617      	mov	r7, r2
    8546:	461e      	mov	r6, r3
	ASSERT(spi);
    8548:	4604      	mov	r4, r0
    854a:	f44f 729c 	mov.w	r2, #312	; 0x138
    854e:	4912      	ldr	r1, [pc, #72]	; (8598 <spi_m_async_transfer+0x58>)
    8550:	3000      	adds	r0, #0
    8552:	bf18      	it	ne
    8554:	2001      	movne	r0, #1
    8556:	4b11      	ldr	r3, [pc, #68]	; (859c <spi_m_async_transfer+0x5c>)
    8558:	4798      	blx	r3

	/* Fill transfer descriptor */
	spi->xfer.rxbuf = (uint8_t *)rxbuf;
    855a:	63e7      	str	r7, [r4, #60]	; 0x3c
	spi->xfer.txbuf = (uint8_t *)txbuf;
    855c:	63a5      	str	r5, [r4, #56]	; 0x38
	spi->xfer.size  = length;
    855e:	6426      	str	r6, [r4, #64]	; 0x40
	spi->xfercnt    = 0;
    8560:	2300      	movs	r3, #0
    8562:	6463      	str	r3, [r4, #68]	; 0x44

	spi->stat = SPI_M_ASYNC_STATUS_BUSY;
    8564:	2310      	movs	r3, #16
    8566:	f884 302c 	strb.w	r3, [r4, #44]	; 0x2c
	_spi_m_async_enable_rx(&spi->dev, true);
    856a:	1d26      	adds	r6, r4, #4
    856c:	2101      	movs	r1, #1
    856e:	4630      	mov	r0, r6
    8570:	4b0b      	ldr	r3, [pc, #44]	; (85a0 <spi_m_async_transfer+0x60>)
    8572:	4798      	blx	r3
	if (txbuf) {
    8574:	b15d      	cbz	r5, 858e <spi_m_async_transfer+0x4e>
		if (!(spi->dev.char_size > 1)) {
    8576:	7a23      	ldrb	r3, [r4, #8]
    8578:	2b01      	cmp	r3, #1
			_spi_m_async_write_one(&spi->dev, txbuf[spi->xfercnt]);
    857a:	6c63      	ldr	r3, [r4, #68]	; 0x44
    857c:	bf94      	ite	ls
    857e:	5ce9      	ldrbls	r1, [r5, r3]
		} else {
			_spi_m_async_write_one(&spi->dev, ((uint16_t *)txbuf)[spi->xfercnt]);
    8580:	f835 1013 	ldrhhi.w	r1, [r5, r3, lsl #1]
    8584:	4630      	mov	r0, r6
    8586:	4b07      	ldr	r3, [pc, #28]	; (85a4 <spi_m_async_transfer+0x64>)
    8588:	4798      	blx	r3
	} else {
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
	}

	return ERR_NONE;
}
    858a:	2000      	movs	r0, #0
    858c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		_spi_m_async_write_one(&spi->dev, spi->dev.dummy_byte);
    858e:	8961      	ldrh	r1, [r4, #10]
    8590:	4630      	mov	r0, r6
    8592:	4b04      	ldr	r3, [pc, #16]	; (85a4 <spi_m_async_transfer+0x64>)
    8594:	4798      	blx	r3
    8596:	e7f8      	b.n	858a <spi_m_async_transfer+0x4a>
    8598:	0001128c 	.word	0x0001128c
    859c:	0000942d 	.word	0x0000942d
    85a0:	0000b4a5 	.word	0x0000b4a5
    85a4:	0000b521 	.word	0x0000b521

000085a8 <spi_m_async_register_callback>:
	return ERR_NONE;
}

void spi_m_async_register_callback(struct spi_m_async_descriptor *spi, const enum spi_m_async_cb_type type,
                                   FUNC_PTR func)
{
    85a8:	b570      	push	{r4, r5, r6, lr}
    85aa:	460c      	mov	r4, r1
    85ac:	4616      	mov	r6, r2
	ASSERT(spi && (type < SPI_M_ASYNC_CB_N));
    85ae:	4605      	mov	r5, r0
    85b0:	b158      	cbz	r0, 85ca <spi_m_async_register_callback+0x22>
    85b2:	2901      	cmp	r1, #1
    85b4:	bf8c      	ite	hi
    85b6:	2000      	movhi	r0, #0
    85b8:	2001      	movls	r0, #1
    85ba:	f240 1263 	movw	r2, #355	; 0x163
    85be:	4908      	ldr	r1, [pc, #32]	; (85e0 <spi_m_async_register_callback+0x38>)
    85c0:	4b08      	ldr	r3, [pc, #32]	; (85e4 <spi_m_async_register_callback+0x3c>)
    85c2:	4798      	blx	r3

	if (SPI_M_ASYNC_CB_XFER == type) {
    85c4:	b91c      	cbnz	r4, 85ce <spi_m_async_register_callback+0x26>
		spi->callbacks.cb_xfer = (spi_m_async_cb_xfer_t)func;
    85c6:	632e      	str	r6, [r5, #48]	; 0x30
    85c8:	bd70      	pop	{r4, r5, r6, pc}
    85ca:	2000      	movs	r0, #0
    85cc:	e7f5      	b.n	85ba <spi_m_async_register_callback+0x12>
	} else {
		spi->callbacks.cb_error = (spi_m_async_cb_error_t)func;
    85ce:	636e      	str	r6, [r5, #52]	; 0x34
		_spi_m_async_set_irq_state(&spi->dev, SPI_DEV_CB_ERROR, NULL != func);
    85d0:	1c32      	adds	r2, r6, #0
    85d2:	bf18      	it	ne
    85d4:	2201      	movne	r2, #1
    85d6:	2103      	movs	r1, #3
    85d8:	1d28      	adds	r0, r5, #4
    85da:	4b03      	ldr	r3, [pc, #12]	; (85e8 <spi_m_async_register_callback+0x40>)
    85dc:	4798      	blx	r3
    85de:	bd70      	pop	{r4, r5, r6, pc}
    85e0:	0001128c 	.word	0x0001128c
    85e4:	0000942d 	.word	0x0000942d
    85e8:	0000b5b1 	.word	0x0000b5b1

000085ec <spi_m_async_get_io_descriptor>:
	}
}

int32_t spi_m_async_get_io_descriptor(struct spi_m_async_descriptor *const spi, struct io_descriptor **io)
{
    85ec:	b538      	push	{r3, r4, r5, lr}
    85ee:	460d      	mov	r5, r1
	ASSERT(spi && io);
    85f0:	4604      	mov	r4, r0
    85f2:	b158      	cbz	r0, 860c <spi_m_async_get_io_descriptor+0x20>
    85f4:	1c08      	adds	r0, r1, #0
    85f6:	bf18      	it	ne
    85f8:	2001      	movne	r0, #1
    85fa:	f240 126f 	movw	r2, #367	; 0x16f
    85fe:	4904      	ldr	r1, [pc, #16]	; (8610 <spi_m_async_get_io_descriptor+0x24>)
    8600:	4b04      	ldr	r3, [pc, #16]	; (8614 <spi_m_async_get_io_descriptor+0x28>)
    8602:	4798      	blx	r3
	*io = &spi->io;
    8604:	3424      	adds	r4, #36	; 0x24
    8606:	602c      	str	r4, [r5, #0]
	return 0;
}
    8608:	2000      	movs	r0, #0
    860a:	bd38      	pop	{r3, r4, r5, pc}
    860c:	2000      	movs	r0, #0
    860e:	e7f4      	b.n	85fa <spi_m_async_get_io_descriptor+0xe>
    8610:	0001128c 	.word	0x0001128c
    8614:	0000942d 	.word	0x0000942d

00008618 <_spi_m_dma_io_write>:
 *  \return ERR_NONE on success, or an error code on failure.
 *  \retval ERR_NONE Success, transfer started.
 *  \retval ERR_BUSY Busy.
 */
static int32_t _spi_m_dma_io_write(struct io_descriptor *io, const uint8_t *const buf, const uint16_t length)
{
    8618:	b570      	push	{r4, r5, r6, lr}
    861a:	460d      	mov	r5, r1
    861c:	4616      	mov	r6, r2
	ASSERT(io);
    861e:	4604      	mov	r4, r0
    8620:	2298      	movs	r2, #152	; 0x98
    8622:	4907      	ldr	r1, [pc, #28]	; (8640 <_spi_m_dma_io_write+0x28>)
    8624:	3000      	adds	r0, #0
    8626:	bf18      	it	ne
    8628:	2001      	movne	r0, #1
    862a:	4b06      	ldr	r3, [pc, #24]	; (8644 <_spi_m_dma_io_write+0x2c>)
    862c:	4798      	blx	r3

	struct spi_m_dma_descriptor *spi = CONTAINER_OF(io, struct spi_m_dma_descriptor, io);
	return _spi_m_dma_transfer(&spi->dev, buf, NULL, length);
    862e:	4633      	mov	r3, r6
    8630:	2200      	movs	r2, #0
    8632:	4629      	mov	r1, r5
    8634:	f1a4 001c 	sub.w	r0, r4, #28
    8638:	4c03      	ldr	r4, [pc, #12]	; (8648 <_spi_m_dma_io_write+0x30>)
    863a:	47a0      	blx	r4
}
    863c:	bd70      	pop	{r4, r5, r6, pc}
    863e:	bf00      	nop
    8640:	000112ac 	.word	0x000112ac
    8644:	0000942d 	.word	0x0000942d
    8648:	0000b805 	.word	0x0000b805

0000864c <_spi_m_dma_io_read>:
{
    864c:	b570      	push	{r4, r5, r6, lr}
    864e:	460d      	mov	r5, r1
    8650:	4616      	mov	r6, r2
	ASSERT(io);
    8652:	4604      	mov	r4, r0
    8654:	2281      	movs	r2, #129	; 0x81
    8656:	4907      	ldr	r1, [pc, #28]	; (8674 <_spi_m_dma_io_read+0x28>)
    8658:	3000      	adds	r0, #0
    865a:	bf18      	it	ne
    865c:	2001      	movne	r0, #1
    865e:	4b06      	ldr	r3, [pc, #24]	; (8678 <_spi_m_dma_io_read+0x2c>)
    8660:	4798      	blx	r3
	return _spi_m_dma_transfer(&spi->dev, NULL, buf, length);
    8662:	4633      	mov	r3, r6
    8664:	462a      	mov	r2, r5
    8666:	2100      	movs	r1, #0
    8668:	f1a4 001c 	sub.w	r0, r4, #28
    866c:	4c03      	ldr	r4, [pc, #12]	; (867c <_spi_m_dma_io_read+0x30>)
    866e:	47a0      	blx	r4
}
    8670:	bd70      	pop	{r4, r5, r6, pc}
    8672:	bf00      	nop
    8674:	000112ac 	.word	0x000112ac
    8678:	0000942d 	.word	0x0000942d
    867c:	0000b805 	.word	0x0000b805

00008680 <spi_m_dma_init>:
{
    8680:	b538      	push	{r3, r4, r5, lr}
    8682:	460c      	mov	r4, r1
	ASSERT(spi && hw);
    8684:	4605      	mov	r5, r0
    8686:	b1a0      	cbz	r0, 86b2 <spi_m_dma_init+0x32>
    8688:	1c08      	adds	r0, r1, #0
    868a:	bf18      	it	ne
    868c:	2001      	movne	r0, #1
    868e:	223b      	movs	r2, #59	; 0x3b
    8690:	4909      	ldr	r1, [pc, #36]	; (86b8 <spi_m_dma_init+0x38>)
    8692:	4b0a      	ldr	r3, [pc, #40]	; (86bc <spi_m_dma_init+0x3c>)
    8694:	4798      	blx	r3
	spi->dev.prvt = (void *)hw;
    8696:	4628      	mov	r0, r5
    8698:	f840 4f04 	str.w	r4, [r0, #4]!
	rc            = _spi_m_dma_init(&spi->dev, hw);
    869c:	4621      	mov	r1, r4
    869e:	4b08      	ldr	r3, [pc, #32]	; (86c0 <spi_m_dma_init+0x40>)
    86a0:	4798      	blx	r3
	if (rc) {
    86a2:	4603      	mov	r3, r0
    86a4:	b918      	cbnz	r0, 86ae <spi_m_dma_init+0x2e>
	spi->io.read  = _spi_m_dma_io_read;
    86a6:	4a07      	ldr	r2, [pc, #28]	; (86c4 <spi_m_dma_init+0x44>)
    86a8:	626a      	str	r2, [r5, #36]	; 0x24
	spi->io.write = _spi_m_dma_io_write;
    86aa:	4a07      	ldr	r2, [pc, #28]	; (86c8 <spi_m_dma_init+0x48>)
    86ac:	622a      	str	r2, [r5, #32]
}
    86ae:	4618      	mov	r0, r3
    86b0:	bd38      	pop	{r3, r4, r5, pc}
    86b2:	2000      	movs	r0, #0
    86b4:	e7eb      	b.n	868e <spi_m_dma_init+0xe>
    86b6:	bf00      	nop
    86b8:	000112ac 	.word	0x000112ac
    86bc:	0000942d 	.word	0x0000942d
    86c0:	0000b5e9 	.word	0x0000b5e9
    86c4:	0000864d 	.word	0x0000864d
    86c8:	00008619 	.word	0x00008619

000086cc <spi_m_dma_enable>:
{
    86cc:	b510      	push	{r4, lr}
	ASSERT(spi);
    86ce:	4604      	mov	r4, r0
    86d0:	2251      	movs	r2, #81	; 0x51
    86d2:	4905      	ldr	r1, [pc, #20]	; (86e8 <spi_m_dma_enable+0x1c>)
    86d4:	3000      	adds	r0, #0
    86d6:	bf18      	it	ne
    86d8:	2001      	movne	r0, #1
    86da:	4b04      	ldr	r3, [pc, #16]	; (86ec <spi_m_dma_enable+0x20>)
    86dc:	4798      	blx	r3
	_spi_m_dma_enable(&spi->dev);
    86de:	1d20      	adds	r0, r4, #4
    86e0:	4b03      	ldr	r3, [pc, #12]	; (86f0 <spi_m_dma_enable+0x24>)
    86e2:	4798      	blx	r3
    86e4:	bd10      	pop	{r4, pc}
    86e6:	bf00      	nop
    86e8:	000112ac 	.word	0x000112ac
    86ec:	0000942d 	.word	0x0000942d
    86f0:	0000b765 	.word	0x0000b765

000086f4 <spi_m_dma_register_callback>:
	return _spi_m_dma_transfer(&spi->dev, txbuf, rxbuf, length);
}

void spi_m_dma_register_callback(struct spi_m_dma_descriptor *spi, const enum spi_m_dma_cb_type type,
                                 spi_m_dma_cb_t func)
{
    86f4:	b570      	push	{r4, r5, r6, lr}
    86f6:	460d      	mov	r5, r1
    86f8:	4616      	mov	r6, r2
	ASSERT(spi);
    86fa:	4604      	mov	r4, r0
    86fc:	22a8      	movs	r2, #168	; 0xa8
    86fe:	4906      	ldr	r1, [pc, #24]	; (8718 <spi_m_dma_register_callback+0x24>)
    8700:	3000      	adds	r0, #0
    8702:	bf18      	it	ne
    8704:	2001      	movne	r0, #1
    8706:	4b05      	ldr	r3, [pc, #20]	; (871c <spi_m_dma_register_callback+0x28>)
    8708:	4798      	blx	r3
	_spi_m_dma_register_callback(&spi->dev, (enum _spi_dma_dev_cb_type)type, func);
    870a:	4632      	mov	r2, r6
    870c:	4629      	mov	r1, r5
    870e:	1d20      	adds	r0, r4, #4
    8710:	4b03      	ldr	r3, [pc, #12]	; (8720 <spi_m_dma_register_callback+0x2c>)
    8712:	4798      	blx	r3
    8714:	bd70      	pop	{r4, r5, r6, pc}
    8716:	bf00      	nop
    8718:	000112ac 	.word	0x000112ac
    871c:	0000942d 	.word	0x0000942d
    8720:	0000b795 	.word	0x0000b795

00008724 <spi_m_dma_get_io_descriptor>:
}

int32_t spi_m_dma_get_io_descriptor(struct spi_m_dma_descriptor *const spi, struct io_descriptor **io)
{
    8724:	b538      	push	{r3, r4, r5, lr}
    8726:	460d      	mov	r5, r1
	ASSERT(spi && io);
    8728:	4604      	mov	r4, r0
    872a:	b150      	cbz	r0, 8742 <spi_m_dma_get_io_descriptor+0x1e>
    872c:	1c08      	adds	r0, r1, #0
    872e:	bf18      	it	ne
    8730:	2001      	movne	r0, #1
    8732:	22ae      	movs	r2, #174	; 0xae
    8734:	4904      	ldr	r1, [pc, #16]	; (8748 <spi_m_dma_get_io_descriptor+0x24>)
    8736:	4b05      	ldr	r3, [pc, #20]	; (874c <spi_m_dma_get_io_descriptor+0x28>)
    8738:	4798      	blx	r3
	*io = &spi->io;
    873a:	3420      	adds	r4, #32
    873c:	602c      	str	r4, [r5, #0]

	return 0;
}
    873e:	2000      	movs	r0, #0
    8740:	bd38      	pop	{r3, r4, r5, pc}
    8742:	2000      	movs	r0, #0
    8744:	e7f5      	b.n	8732 <spi_m_dma_get_io_descriptor+0xe>
    8746:	bf00      	nop
    8748:	000112ac 	.word	0x000112ac
    874c:	0000942d 	.word	0x0000942d

00008750 <timer_add_timer_task>:
 * \param[in] head The pointer to the head of timer task list
 * \param[in] task The pointer to task to add
 * \param[in] time Current timer time
 */
static void timer_add_timer_task(struct list_descriptor *list, struct timer_task *const new_task, const uint32_t time)
{
    8750:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8752:	4684      	mov	ip, r0
 * \return A pointer to the head of the given list or NULL if the list is
 * empty
 */
static inline void *list_get_head(const struct list_descriptor *const list)
{
	return (void *)list->head;
    8754:	6807      	ldr	r7, [r0, #0]
	struct timer_task *it, *prev = NULL, *head = (struct timer_task *)list_get_head(list);

	if (!head) {
    8756:	b12f      	cbz	r7, 8764 <timer_add_timer_task+0x14>
		if (it->time_label <= time) {
			time_left = it->interval - (time - it->time_label);
		} else {
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
		}
		if (time_left >= new_task->interval)
    8758:	688d      	ldr	r5, [r1, #8]
    875a:	463c      	mov	r4, r7
    875c:	2600      	movs	r6, #0
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    875e:	f1c2 0e01 	rsb	lr, r2, #1
    8762:	e00b      	b.n	877c <timer_add_timer_task+0x2c>
		list_insert_as_head(list, new_task);
    8764:	4b0e      	ldr	r3, [pc, #56]	; (87a0 <timer_add_timer_task+0x50>)
    8766:	4798      	blx	r3
		return;
    8768:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			time_left = it->interval - (0xFFFFFFFF - it->time_label) - time;
    876a:	4473      	add	r3, lr
    876c:	68a0      	ldr	r0, [r4, #8]
    876e:	4403      	add	r3, r0
		if (time_left >= new_task->interval)
    8770:	42ab      	cmp	r3, r5
    8772:	d20a      	bcs.n	878a <timer_add_timer_task+0x3a>
 * \return A pointer to the next list element or NULL if there is not next
 * element
 */
static inline void *list_get_next_element(const void *const element)
{
	return element ? ((struct list_element *)element)->next : NULL;
    8774:	6823      	ldr	r3, [r4, #0]
    8776:	4626      	mov	r6, r4
	for (it = head; it; it = (struct timer_task *)list_get_next_element(it)) {
    8778:	b153      	cbz	r3, 8790 <timer_add_timer_task+0x40>
    877a:	461c      	mov	r4, r3
		if (it->time_label <= time) {
    877c:	6863      	ldr	r3, [r4, #4]
    877e:	4293      	cmp	r3, r2
    8780:	d8f3      	bhi.n	876a <timer_add_timer_task+0x1a>
			time_left = it->interval - (time - it->time_label);
    8782:	68a0      	ldr	r0, [r4, #8]
    8784:	4403      	add	r3, r0
    8786:	1a9b      	subs	r3, r3, r2
    8788:	e7f2      	b.n	8770 <timer_add_timer_task+0x20>
			break;
		prev = it;
	}

	if (it == head) {
    878a:	42a7      	cmp	r7, r4
    878c:	d004      	beq.n	8798 <timer_add_timer_task+0x48>
    878e:	4634      	mov	r4, r6
		list_insert_as_head(list, new_task);
	} else {
		list_insert_after(prev, new_task);
    8790:	4620      	mov	r0, r4
    8792:	4b04      	ldr	r3, [pc, #16]	; (87a4 <timer_add_timer_task+0x54>)
    8794:	4798      	blx	r3
    8796:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		list_insert_as_head(list, new_task);
    8798:	4660      	mov	r0, ip
    879a:	4b01      	ldr	r3, [pc, #4]	; (87a0 <timer_add_timer_task+0x50>)
    879c:	4798      	blx	r3
    879e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    87a0:	00009455 	.word	0x00009455
    87a4:	00009481 	.word	0x00009481

000087a8 <timer_process_counted>:

/**
 * \internal Process interrupts
 */
static void timer_process_counted(struct _timer_device *device)
{
    87a8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	return (void *)list->head;
    87ac:	6944      	ldr	r4, [r0, #20]
	struct timer_descriptor *timer = CONTAINER_OF(device, struct timer_descriptor, device);
	struct timer_task *      it    = (struct timer_task *)list_get_head(&timer->tasks);
	uint32_t                 time  = ++timer->time;
    87ae:	6907      	ldr	r7, [r0, #16]
    87b0:	3701      	adds	r7, #1
    87b2:	6107      	str	r7, [r0, #16]

	if ((timer->flags & TIMER_FLAG_QUEUE_IS_TAKEN) || (timer->flags & TIMER_FLAG_INTERRUPT_TRIGERRED)) {
    87b4:	7e03      	ldrb	r3, [r0, #24]
    87b6:	f013 0f01 	tst.w	r3, #1
    87ba:	d113      	bne.n	87e4 <timer_process_counted+0x3c>
    87bc:	7e03      	ldrb	r3, [r0, #24]
    87be:	f013 0f02 	tst.w	r3, #2
    87c2:	d10f      	bne.n	87e4 <timer_process_counted+0x3c>
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
		return;
	}

	while (it && ((time - it->time_label) >= it->interval)) {
    87c4:	b354      	cbz	r4, 881c <timer_process_counted+0x74>
    87c6:	6863      	ldr	r3, [r4, #4]
    87c8:	1afb      	subs	r3, r7, r3
    87ca:	68a2      	ldr	r2, [r4, #8]
    87cc:	4293      	cmp	r3, r2
    87ce:	d307      	bcc.n	87e0 <timer_process_counted+0x38>
    87d0:	4606      	mov	r6, r0
		struct timer_task *tmp = it;

		list_remove_head(&timer->tasks);
    87d2:	f100 0814 	add.w	r8, r0, #20
    87d6:	f8df 9048 	ldr.w	r9, [pc, #72]	; 8820 <timer_process_counted+0x78>
		if (TIMER_TASK_REPEAT == tmp->mode) {
			tmp->time_label = time;
			timer_add_timer_task(&timer->tasks, tmp, time);
    87da:	f8df a048 	ldr.w	sl, [pc, #72]	; 8824 <timer_process_counted+0x7c>
    87de:	e012      	b.n	8806 <timer_process_counted+0x5e>
    87e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		timer->flags |= TIMER_FLAG_INTERRUPT_TRIGERRED;
    87e4:	7e03      	ldrb	r3, [r0, #24]
    87e6:	f043 0302 	orr.w	r3, r3, #2
    87ea:	7603      	strb	r3, [r0, #24]
		return;
    87ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    87f0:	6975      	ldr	r5, [r6, #20]
		}
		it = (struct timer_task *)list_get_head(&timer->tasks);

		tmp->cb(tmp);
    87f2:	68e3      	ldr	r3, [r4, #12]
    87f4:	4620      	mov	r0, r4
    87f6:	4798      	blx	r3
	while (it && ((time - it->time_label) >= it->interval)) {
    87f8:	b185      	cbz	r5, 881c <timer_process_counted+0x74>
		it = (struct timer_task *)list_get_head(&timer->tasks);
    87fa:	462c      	mov	r4, r5
	while (it && ((time - it->time_label) >= it->interval)) {
    87fc:	686b      	ldr	r3, [r5, #4]
    87fe:	1afb      	subs	r3, r7, r3
    8800:	68aa      	ldr	r2, [r5, #8]
    8802:	4293      	cmp	r3, r2
    8804:	d30a      	bcc.n	881c <timer_process_counted+0x74>
		list_remove_head(&timer->tasks);
    8806:	4640      	mov	r0, r8
    8808:	47c8      	blx	r9
		if (TIMER_TASK_REPEAT == tmp->mode) {
    880a:	7c23      	ldrb	r3, [r4, #16]
    880c:	2b01      	cmp	r3, #1
    880e:	d1ef      	bne.n	87f0 <timer_process_counted+0x48>
			tmp->time_label = time;
    8810:	6067      	str	r7, [r4, #4]
			timer_add_timer_task(&timer->tasks, tmp, time);
    8812:	463a      	mov	r2, r7
    8814:	4621      	mov	r1, r4
    8816:	4640      	mov	r0, r8
    8818:	47d0      	blx	sl
    881a:	e7e9      	b.n	87f0 <timer_process_counted+0x48>
    881c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8820:	000094c9 	.word	0x000094c9
    8824:	00008751 	.word	0x00008751

00008828 <timer_init>:
{
    8828:	b570      	push	{r4, r5, r6, lr}
    882a:	460e      	mov	r6, r1
    882c:	4615      	mov	r5, r2
	ASSERT(descr && hw && func);
    882e:	4604      	mov	r4, r0
    8830:	b190      	cbz	r0, 8858 <timer_init+0x30>
    8832:	b199      	cbz	r1, 885c <timer_init+0x34>
    8834:	1c10      	adds	r0, r2, #0
    8836:	bf18      	it	ne
    8838:	2001      	movne	r0, #1
    883a:	223b      	movs	r2, #59	; 0x3b
    883c:	4908      	ldr	r1, [pc, #32]	; (8860 <timer_init+0x38>)
    883e:	4b09      	ldr	r3, [pc, #36]	; (8864 <timer_init+0x3c>)
    8840:	4798      	blx	r3
	descr->func = func;
    8842:	4620      	mov	r0, r4
    8844:	f840 5b04 	str.w	r5, [r0], #4
	descr->func->init(&descr->device, hw);
    8848:	682b      	ldr	r3, [r5, #0]
    884a:	4631      	mov	r1, r6
    884c:	4798      	blx	r3
	descr->time                           = 0;
    884e:	2000      	movs	r0, #0
    8850:	6160      	str	r0, [r4, #20]
	descr->device.timer_cb.period_expired = timer_process_counted;
    8852:	4b05      	ldr	r3, [pc, #20]	; (8868 <timer_init+0x40>)
    8854:	6063      	str	r3, [r4, #4]
}
    8856:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && hw && func);
    8858:	2000      	movs	r0, #0
    885a:	e7ee      	b.n	883a <timer_init+0x12>
    885c:	2000      	movs	r0, #0
    885e:	e7ec      	b.n	883a <timer_init+0x12>
    8860:	000112c8 	.word	0x000112c8
    8864:	0000942d 	.word	0x0000942d
    8868:	000087a9 	.word	0x000087a9

0000886c <timer_start>:
{
    886c:	b538      	push	{r3, r4, r5, lr}
	ASSERT(descr && descr->func);
    886e:	4604      	mov	r4, r0
    8870:	b198      	cbz	r0, 889a <timer_start+0x2e>
    8872:	6800      	ldr	r0, [r0, #0]
    8874:	3000      	adds	r0, #0
    8876:	bf18      	it	ne
    8878:	2001      	movne	r0, #1
    887a:	2254      	movs	r2, #84	; 0x54
    887c:	4909      	ldr	r1, [pc, #36]	; (88a4 <timer_start+0x38>)
    887e:	4b0a      	ldr	r3, [pc, #40]	; (88a8 <timer_start+0x3c>)
    8880:	4798      	blx	r3
	if (descr->func->is_timer_started(&descr->device)) {
    8882:	1d25      	adds	r5, r4, #4
    8884:	6823      	ldr	r3, [r4, #0]
    8886:	699b      	ldr	r3, [r3, #24]
    8888:	4628      	mov	r0, r5
    888a:	4798      	blx	r3
    888c:	b938      	cbnz	r0, 889e <timer_start+0x32>
	descr->func->start_timer(&descr->device);
    888e:	6823      	ldr	r3, [r4, #0]
    8890:	689b      	ldr	r3, [r3, #8]
    8892:	4628      	mov	r0, r5
    8894:	4798      	blx	r3
	return ERR_NONE;
    8896:	2000      	movs	r0, #0
    8898:	bd38      	pop	{r3, r4, r5, pc}
    889a:	2000      	movs	r0, #0
    889c:	e7ed      	b.n	887a <timer_start+0xe>
		return ERR_DENIED;
    889e:	f06f 0010 	mvn.w	r0, #16
}
    88a2:	bd38      	pop	{r3, r4, r5, pc}
    88a4:	000112c8 	.word	0x000112c8
    88a8:	0000942d 	.word	0x0000942d

000088ac <timer_add_task>:
{
    88ac:	b570      	push	{r4, r5, r6, lr}
    88ae:	b082      	sub	sp, #8
    88b0:	460d      	mov	r5, r1
	ASSERT(descr && task && descr->func);
    88b2:	4604      	mov	r4, r0
    88b4:	b328      	cbz	r0, 8902 <timer_add_task+0x56>
    88b6:	b331      	cbz	r1, 8906 <timer_add_task+0x5a>
    88b8:	6800      	ldr	r0, [r0, #0]
    88ba:	3000      	adds	r0, #0
    88bc:	bf18      	it	ne
    88be:	2001      	movne	r0, #1
    88c0:	227b      	movs	r2, #123	; 0x7b
    88c2:	4920      	ldr	r1, [pc, #128]	; (8944 <timer_add_task+0x98>)
    88c4:	4b20      	ldr	r3, [pc, #128]	; (8948 <timer_add_task+0x9c>)
    88c6:	4798      	blx	r3
	descr->flags |= TIMER_FLAG_QUEUE_IS_TAKEN;
    88c8:	7f23      	ldrb	r3, [r4, #28]
    88ca:	f043 0301 	orr.w	r3, r3, #1
    88ce:	7723      	strb	r3, [r4, #28]
	if (is_list_element(&descr->tasks, task)) {
    88d0:	f104 0618 	add.w	r6, r4, #24
    88d4:	4629      	mov	r1, r5
    88d6:	4630      	mov	r0, r6
    88d8:	4b1c      	ldr	r3, [pc, #112]	; (894c <timer_add_task+0xa0>)
    88da:	4798      	blx	r3
    88dc:	b9a8      	cbnz	r0, 890a <timer_add_task+0x5e>
	task->time_label = descr->time;
    88de:	6963      	ldr	r3, [r4, #20]
    88e0:	606b      	str	r3, [r5, #4]
	timer_add_timer_task(&descr->tasks, task, descr->time);
    88e2:	6962      	ldr	r2, [r4, #20]
    88e4:	4629      	mov	r1, r5
    88e6:	4630      	mov	r0, r6
    88e8:	4b19      	ldr	r3, [pc, #100]	; (8950 <timer_add_task+0xa4>)
    88ea:	4798      	blx	r3
	descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    88ec:	7f23      	ldrb	r3, [r4, #28]
    88ee:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    88f2:	7723      	strb	r3, [r4, #28]
	if (descr->flags & TIMER_FLAG_INTERRUPT_TRIGERRED) {
    88f4:	7f23      	ldrb	r3, [r4, #28]
    88f6:	f013 0f02 	tst.w	r3, #2
    88fa:	d112      	bne.n	8922 <timer_add_task+0x76>
	return ERR_NONE;
    88fc:	2000      	movs	r0, #0
}
    88fe:	b002      	add	sp, #8
    8900:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && task && descr->func);
    8902:	2000      	movs	r0, #0
    8904:	e7dc      	b.n	88c0 <timer_add_task+0x14>
    8906:	2000      	movs	r0, #0
    8908:	e7da      	b.n	88c0 <timer_add_task+0x14>
		descr->flags &= ~TIMER_FLAG_QUEUE_IS_TAKEN;
    890a:	7f23      	ldrb	r3, [r4, #28]
    890c:	f003 03fe 	and.w	r3, r3, #254	; 0xfe
    8910:	7723      	strb	r3, [r4, #28]
		ASSERT(false);
    8912:	2280      	movs	r2, #128	; 0x80
    8914:	490b      	ldr	r1, [pc, #44]	; (8944 <timer_add_task+0x98>)
    8916:	2000      	movs	r0, #0
    8918:	4b0b      	ldr	r3, [pc, #44]	; (8948 <timer_add_task+0x9c>)
    891a:	4798      	blx	r3
		return ERR_ALREADY_INITIALIZED;
    891c:	f06f 0011 	mvn.w	r0, #17
    8920:	e7ed      	b.n	88fe <timer_add_task+0x52>
		CRITICAL_SECTION_ENTER()
    8922:	a801      	add	r0, sp, #4
    8924:	4b0b      	ldr	r3, [pc, #44]	; (8954 <timer_add_task+0xa8>)
    8926:	4798      	blx	r3
		descr->flags &= ~TIMER_FLAG_INTERRUPT_TRIGERRED;
    8928:	7f23      	ldrb	r3, [r4, #28]
    892a:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    892e:	7723      	strb	r3, [r4, #28]
		descr->func->set_timer_irq(&descr->device);
    8930:	6823      	ldr	r3, [r4, #0]
    8932:	69db      	ldr	r3, [r3, #28]
    8934:	1d20      	adds	r0, r4, #4
    8936:	4798      	blx	r3
		CRITICAL_SECTION_LEAVE()
    8938:	a801      	add	r0, sp, #4
    893a:	4b07      	ldr	r3, [pc, #28]	; (8958 <timer_add_task+0xac>)
    893c:	4798      	blx	r3
	return ERR_NONE;
    893e:	2000      	movs	r0, #0
    8940:	e7dd      	b.n	88fe <timer_add_task+0x52>
    8942:	bf00      	nop
    8944:	000112c8 	.word	0x000112c8
    8948:	0000942d 	.word	0x0000942d
    894c:	00009433 	.word	0x00009433
    8950:	00008751 	.word	0x00008751
    8954:	00007d81 	.word	0x00007d81
    8958:	00007d8f 	.word	0x00007d8f

0000895c <usart_transmission_complete>:
 * \brief Process completion of data sending
 *
 * \param[in] device The pointer to device structure
 */
static void usart_transmission_complete(struct _usart_async_device *device)
{
    895c:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    895e:	2300      	movs	r3, #0
    8960:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.tx_done) {
    8962:	69c3      	ldr	r3, [r0, #28]
    8964:	b11b      	cbz	r3, 896e <usart_transmission_complete+0x12>
    8966:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.tx_done(descr);
    896a:	4610      	mov	r0, r2
    896c:	4798      	blx	r3
    896e:	bd08      	pop	{r3, pc}

00008970 <usart_error>:
 * \brief Process error interrupt
 *
 * \param[in] device The pointer to device structure
 */
static void usart_error(struct _usart_async_device *device)
{
    8970:	b508      	push	{r3, lr}
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);

	descr->stat = 0;
    8972:	2300      	movs	r3, #0
    8974:	6283      	str	r3, [r0, #40]	; 0x28
	if (descr->usart_cb.error) {
    8976:	6a43      	ldr	r3, [r0, #36]	; 0x24
    8978:	b11b      	cbz	r3, 8982 <usart_error+0x12>
    897a:	f1a0 0208 	sub.w	r2, r0, #8
		descr->usart_cb.error(descr);
    897e:	4610      	mov	r0, r2
    8980:	4798      	blx	r3
    8982:	bd08      	pop	{r3, pc}

00008984 <usart_fill_rx_buffer>:
{
    8984:	b538      	push	{r3, r4, r5, lr}
    8986:	4604      	mov	r4, r0
	struct usart_async_descriptor *descr = CONTAINER_OF(device, struct usart_async_descriptor, device);
    8988:	f1a0 0508 	sub.w	r5, r0, #8
	ringbuffer_put(&descr->rx, data);
    898c:	302c      	adds	r0, #44	; 0x2c
    898e:	4b03      	ldr	r3, [pc, #12]	; (899c <usart_fill_rx_buffer+0x18>)
    8990:	4798      	blx	r3
	if (descr->usart_cb.rx_done) {
    8992:	6a23      	ldr	r3, [r4, #32]
    8994:	b10b      	cbz	r3, 899a <usart_fill_rx_buffer+0x16>
		descr->usart_cb.rx_done(descr);
    8996:	4628      	mov	r0, r5
    8998:	4798      	blx	r3
    899a:	bd38      	pop	{r3, r4, r5, pc}
    899c:	00009569 	.word	0x00009569

000089a0 <usart_async_write>:
{
    89a0:	b570      	push	{r4, r5, r6, lr}
    89a2:	460e      	mov	r6, r1
    89a4:	4615      	mov	r5, r2
	ASSERT(descr && buf && length);
    89a6:	4604      	mov	r4, r0
    89a8:	b1e0      	cbz	r0, 89e4 <usart_async_write+0x44>
    89aa:	b1e9      	cbz	r1, 89e8 <usart_async_write+0x48>
    89ac:	1c10      	adds	r0, r2, #0
    89ae:	bf18      	it	ne
    89b0:	2001      	movne	r0, #1
    89b2:	f240 123b 	movw	r2, #315	; 0x13b
    89b6:	490f      	ldr	r1, [pc, #60]	; (89f4 <usart_async_write+0x54>)
    89b8:	4b0f      	ldr	r3, [pc, #60]	; (89f8 <usart_async_write+0x58>)
    89ba:	4798      	blx	r3
	if (descr->tx_por != descr->tx_buffer_length) {
    89bc:	f8b4 2044 	ldrh.w	r2, [r4, #68]	; 0x44
    89c0:	f8b4 304c 	ldrh.w	r3, [r4, #76]	; 0x4c
    89c4:	429a      	cmp	r2, r3
    89c6:	d111      	bne.n	89ec <usart_async_write+0x4c>
	descr->tx_buffer        = (uint8_t *)buf;
    89c8:	64a6      	str	r6, [r4, #72]	; 0x48
	descr->tx_buffer_length = length;
    89ca:	f8a4 504c 	strh.w	r5, [r4, #76]	; 0x4c
	descr->tx_por           = 0;
    89ce:	2300      	movs	r3, #0
    89d0:	f8a4 3044 	strh.w	r3, [r4, #68]	; 0x44
	descr->stat             = USART_ASYNC_STATUS_BUSY;
    89d4:	2301      	movs	r3, #1
    89d6:	6323      	str	r3, [r4, #48]	; 0x30
	_usart_async_enable_byte_sent_irq(&descr->device);
    89d8:	f104 0008 	add.w	r0, r4, #8
    89dc:	4b07      	ldr	r3, [pc, #28]	; (89fc <usart_async_write+0x5c>)
    89de:	4798      	blx	r3
	return (int32_t)length;
    89e0:	4628      	mov	r0, r5
    89e2:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(descr && buf && length);
    89e4:	2000      	movs	r0, #0
    89e6:	e7e4      	b.n	89b2 <usart_async_write+0x12>
    89e8:	2000      	movs	r0, #0
    89ea:	e7e2      	b.n	89b2 <usart_async_write+0x12>
		return ERR_NO_RESOURCE;
    89ec:	f06f 001b 	mvn.w	r0, #27
}
    89f0:	bd70      	pop	{r4, r5, r6, pc}
    89f2:	bf00      	nop
    89f4:	000112e0 	.word	0x000112e0
    89f8:	0000942d 	.word	0x0000942d
    89fc:	0000adaf 	.word	0x0000adaf

00008a00 <usart_process_byte_sent>:
{
    8a00:	b510      	push	{r4, lr}
    8a02:	4604      	mov	r4, r0
	if (descr->tx_por != descr->tx_buffer_length) {
    8a04:	8f83      	ldrh	r3, [r0, #60]	; 0x3c
    8a06:	f8b0 2044 	ldrh.w	r2, [r0, #68]	; 0x44
    8a0a:	429a      	cmp	r2, r3
    8a0c:	d009      	beq.n	8a22 <usart_process_byte_sent+0x22>
		_usart_async_write_byte(&descr->device, descr->tx_buffer[descr->tx_por++]);
    8a0e:	6c02      	ldr	r2, [r0, #64]	; 0x40
    8a10:	1c59      	adds	r1, r3, #1
    8a12:	8781      	strh	r1, [r0, #60]	; 0x3c
    8a14:	5cd1      	ldrb	r1, [r2, r3]
    8a16:	4b04      	ldr	r3, [pc, #16]	; (8a28 <usart_process_byte_sent+0x28>)
    8a18:	4798      	blx	r3
		_usart_async_enable_byte_sent_irq(&descr->device);
    8a1a:	4620      	mov	r0, r4
    8a1c:	4b03      	ldr	r3, [pc, #12]	; (8a2c <usart_process_byte_sent+0x2c>)
    8a1e:	4798      	blx	r3
    8a20:	bd10      	pop	{r4, pc}
		_usart_async_enable_tx_done_irq(&descr->device);
    8a22:	4b03      	ldr	r3, [pc, #12]	; (8a30 <usart_process_byte_sent+0x30>)
    8a24:	4798      	blx	r3
    8a26:	bd10      	pop	{r4, pc}
    8a28:	0000ad83 	.word	0x0000ad83
    8a2c:	0000adaf 	.word	0x0000adaf
    8a30:	0000adb7 	.word	0x0000adb7

00008a34 <usart_async_read>:
{
    8a34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    8a38:	b082      	sub	sp, #8
    8a3a:	460f      	mov	r7, r1
    8a3c:	4690      	mov	r8, r2
	ASSERT(descr && buf && length);
    8a3e:	4606      	mov	r6, r0
    8a40:	b1a0      	cbz	r0, 8a6c <usart_async_read+0x38>
    8a42:	b199      	cbz	r1, 8a6c <usart_async_read+0x38>
    8a44:	2a00      	cmp	r2, #0
    8a46:	d12d      	bne.n	8aa4 <usart_async_read+0x70>
    8a48:	f44f 72ac 	mov.w	r2, #344	; 0x158
    8a4c:	4929      	ldr	r1, [pc, #164]	; (8af4 <usart_async_read+0xc0>)
    8a4e:	2000      	movs	r0, #0
    8a50:	4b29      	ldr	r3, [pc, #164]	; (8af8 <usart_async_read+0xc4>)
    8a52:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    8a54:	a801      	add	r0, sp, #4
    8a56:	4b29      	ldr	r3, [pc, #164]	; (8afc <usart_async_read+0xc8>)
    8a58:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    8a5a:	f106 0034 	add.w	r0, r6, #52	; 0x34
    8a5e:	4b28      	ldr	r3, [pc, #160]	; (8b00 <usart_async_read+0xcc>)
    8a60:	4798      	blx	r3
	CRITICAL_SECTION_LEAVE()
    8a62:	a801      	add	r0, sp, #4
    8a64:	4b27      	ldr	r3, [pc, #156]	; (8b04 <usart_async_read+0xd0>)
    8a66:	4798      	blx	r3
	uint16_t                       was_read = 0;
    8a68:	2500      	movs	r5, #0
	return (int32_t)was_read;
    8a6a:	e03e      	b.n	8aea <usart_async_read+0xb6>
	ASSERT(descr && buf && length);
    8a6c:	f44f 72ac 	mov.w	r2, #344	; 0x158
    8a70:	4920      	ldr	r1, [pc, #128]	; (8af4 <usart_async_read+0xc0>)
    8a72:	2000      	movs	r0, #0
    8a74:	4b20      	ldr	r3, [pc, #128]	; (8af8 <usart_async_read+0xc4>)
    8a76:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    8a78:	a801      	add	r0, sp, #4
    8a7a:	4b20      	ldr	r3, [pc, #128]	; (8afc <usart_async_read+0xc8>)
    8a7c:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    8a7e:	f106 0a34 	add.w	sl, r6, #52	; 0x34
    8a82:	4650      	mov	r0, sl
    8a84:	4b1e      	ldr	r3, [pc, #120]	; (8b00 <usart_async_read+0xcc>)
    8a86:	4798      	blx	r3
    8a88:	4681      	mov	r9, r0
	CRITICAL_SECTION_LEAVE()
    8a8a:	a801      	add	r0, sp, #4
    8a8c:	4b1d      	ldr	r3, [pc, #116]	; (8b04 <usart_async_read+0xd0>)
    8a8e:	4798      	blx	r3
	while ((was_read < num) && (was_read < length)) {
    8a90:	f1b9 0f00 	cmp.w	r9, #0
    8a94:	d004      	beq.n	8aa0 <usart_async_read+0x6c>
    8a96:	f1b8 0f00 	cmp.w	r8, #0
    8a9a:	d119      	bne.n	8ad0 <usart_async_read+0x9c>
	uint16_t                       was_read = 0;
    8a9c:	2500      	movs	r5, #0
    8a9e:	e024      	b.n	8aea <usart_async_read+0xb6>
    8aa0:	2500      	movs	r5, #0
    8aa2:	e022      	b.n	8aea <usart_async_read+0xb6>
	ASSERT(descr && buf && length);
    8aa4:	f44f 72ac 	mov.w	r2, #344	; 0x158
    8aa8:	4912      	ldr	r1, [pc, #72]	; (8af4 <usart_async_read+0xc0>)
    8aaa:	2001      	movs	r0, #1
    8aac:	4b12      	ldr	r3, [pc, #72]	; (8af8 <usart_async_read+0xc4>)
    8aae:	4798      	blx	r3
	CRITICAL_SECTION_ENTER()
    8ab0:	a801      	add	r0, sp, #4
    8ab2:	4b12      	ldr	r3, [pc, #72]	; (8afc <usart_async_read+0xc8>)
    8ab4:	4798      	blx	r3
	num = ringbuffer_num(&descr->rx);
    8ab6:	f106 0a34 	add.w	sl, r6, #52	; 0x34
    8aba:	4650      	mov	r0, sl
    8abc:	4b10      	ldr	r3, [pc, #64]	; (8b00 <usart_async_read+0xcc>)
    8abe:	4798      	blx	r3
    8ac0:	4681      	mov	r9, r0
	CRITICAL_SECTION_LEAVE()
    8ac2:	a801      	add	r0, sp, #4
    8ac4:	4b0f      	ldr	r3, [pc, #60]	; (8b04 <usart_async_read+0xd0>)
    8ac6:	4798      	blx	r3
	uint16_t                       was_read = 0;
    8ac8:	2500      	movs	r5, #0
	while ((was_read < num) && (was_read < length)) {
    8aca:	f1b9 0f00 	cmp.w	r9, #0
    8ace:	d00c      	beq.n	8aea <usart_async_read+0xb6>
{
    8ad0:	2400      	movs	r4, #0
		ringbuffer_get(&descr->rx, &buf[was_read++]);
    8ad2:	4e0d      	ldr	r6, [pc, #52]	; (8b08 <usart_async_read+0xd4>)
    8ad4:	1c60      	adds	r0, r4, #1
    8ad6:	b285      	uxth	r5, r0
    8ad8:	1939      	adds	r1, r7, r4
    8ada:	4650      	mov	r0, sl
    8adc:	47b0      	blx	r6
    8ade:	3401      	adds	r4, #1
	while ((was_read < num) && (was_read < length)) {
    8ae0:	454c      	cmp	r4, r9
    8ae2:	d202      	bcs.n	8aea <usart_async_read+0xb6>
    8ae4:	b2a3      	uxth	r3, r4
    8ae6:	4598      	cmp	r8, r3
    8ae8:	d8f4      	bhi.n	8ad4 <usart_async_read+0xa0>
}
    8aea:	4628      	mov	r0, r5
    8aec:	b002      	add	sp, #8
    8aee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
    8af2:	bf00      	nop
    8af4:	000112e0 	.word	0x000112e0
    8af8:	0000942d 	.word	0x0000942d
    8afc:	00007d81 	.word	0x00007d81
    8b00:	000095a9 	.word	0x000095a9
    8b04:	00007d8f 	.word	0x00007d8f
    8b08:	00009525 	.word	0x00009525

00008b0c <usart_async_init>:
{
    8b0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    8b0e:	460d      	mov	r5, r1
    8b10:	4616      	mov	r6, r2
    8b12:	461f      	mov	r7, r3
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    8b14:	4604      	mov	r4, r0
    8b16:	b320      	cbz	r0, 8b62 <usart_async_init+0x56>
    8b18:	b329      	cbz	r1, 8b66 <usart_async_init+0x5a>
    8b1a:	b332      	cbz	r2, 8b6a <usart_async_init+0x5e>
    8b1c:	1c18      	adds	r0, r3, #0
    8b1e:	bf18      	it	ne
    8b20:	2001      	movne	r0, #1
    8b22:	223a      	movs	r2, #58	; 0x3a
    8b24:	4913      	ldr	r1, [pc, #76]	; (8b74 <usart_async_init+0x68>)
    8b26:	4b14      	ldr	r3, [pc, #80]	; (8b78 <usart_async_init+0x6c>)
    8b28:	4798      	blx	r3
	if (ERR_NONE != ringbuffer_init(&descr->rx, rx_buffer, rx_buffer_length)) {
    8b2a:	463a      	mov	r2, r7
    8b2c:	4631      	mov	r1, r6
    8b2e:	f104 0034 	add.w	r0, r4, #52	; 0x34
    8b32:	4b12      	ldr	r3, [pc, #72]	; (8b7c <usart_async_init+0x70>)
    8b34:	4798      	blx	r3
    8b36:	b9d0      	cbnz	r0, 8b6e <usart_async_init+0x62>
	init_status = _usart_async_init(&descr->device, hw);
    8b38:	4629      	mov	r1, r5
    8b3a:	f104 0008 	add.w	r0, r4, #8
    8b3e:	4b10      	ldr	r3, [pc, #64]	; (8b80 <usart_async_init+0x74>)
    8b40:	4798      	blx	r3
	if (init_status) {
    8b42:	4603      	mov	r3, r0
    8b44:	b958      	cbnz	r0, 8b5e <usart_async_init+0x52>
	descr->io.read  = usart_async_read;
    8b46:	4a0f      	ldr	r2, [pc, #60]	; (8b84 <usart_async_init+0x78>)
    8b48:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_async_write;
    8b4a:	4a0f      	ldr	r2, [pc, #60]	; (8b88 <usart_async_init+0x7c>)
    8b4c:	6022      	str	r2, [r4, #0]
	descr->device.usart_cb.tx_byte_sent = usart_process_byte_sent;
    8b4e:	4a0f      	ldr	r2, [pc, #60]	; (8b8c <usart_async_init+0x80>)
    8b50:	60a2      	str	r2, [r4, #8]
	descr->device.usart_cb.rx_done_cb   = usart_fill_rx_buffer;
    8b52:	4a0f      	ldr	r2, [pc, #60]	; (8b90 <usart_async_init+0x84>)
    8b54:	60e2      	str	r2, [r4, #12]
	descr->device.usart_cb.tx_done_cb   = usart_transmission_complete;
    8b56:	4a0f      	ldr	r2, [pc, #60]	; (8b94 <usart_async_init+0x88>)
    8b58:	6122      	str	r2, [r4, #16]
	descr->device.usart_cb.error_cb     = usart_error;
    8b5a:	4a0f      	ldr	r2, [pc, #60]	; (8b98 <usart_async_init+0x8c>)
    8b5c:	6162      	str	r2, [r4, #20]
}
    8b5e:	4618      	mov	r0, r3
    8b60:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	ASSERT(descr && hw && rx_buffer && rx_buffer_length);
    8b62:	2000      	movs	r0, #0
    8b64:	e7dd      	b.n	8b22 <usart_async_init+0x16>
    8b66:	2000      	movs	r0, #0
    8b68:	e7db      	b.n	8b22 <usart_async_init+0x16>
    8b6a:	2000      	movs	r0, #0
    8b6c:	e7d9      	b.n	8b22 <usart_async_init+0x16>
		return ERR_INVALID_ARG;
    8b6e:	f06f 030c 	mvn.w	r3, #12
    8b72:	e7f4      	b.n	8b5e <usart_async_init+0x52>
    8b74:	000112e0 	.word	0x000112e0
    8b78:	0000942d 	.word	0x0000942d
    8b7c:	000094d5 	.word	0x000094d5
    8b80:	0000acb5 	.word	0x0000acb5
    8b84:	00008a35 	.word	0x00008a35
    8b88:	000089a1 	.word	0x000089a1
    8b8c:	00008a01 	.word	0x00008a01
    8b90:	00008985 	.word	0x00008985
    8b94:	0000895d 	.word	0x0000895d
    8b98:	00008971 	.word	0x00008971

00008b9c <usart_async_enable>:
{
    8b9c:	b510      	push	{r4, lr}
	ASSERT(descr);
    8b9e:	4604      	mov	r4, r0
    8ba0:	2261      	movs	r2, #97	; 0x61
    8ba2:	4906      	ldr	r1, [pc, #24]	; (8bbc <usart_async_enable+0x20>)
    8ba4:	3000      	adds	r0, #0
    8ba6:	bf18      	it	ne
    8ba8:	2001      	movne	r0, #1
    8baa:	4b05      	ldr	r3, [pc, #20]	; (8bc0 <usart_async_enable+0x24>)
    8bac:	4798      	blx	r3
	_usart_async_enable(&descr->device);
    8bae:	f104 0008 	add.w	r0, r4, #8
    8bb2:	4b04      	ldr	r3, [pc, #16]	; (8bc4 <usart_async_enable+0x28>)
    8bb4:	4798      	blx	r3
}
    8bb6:	2000      	movs	r0, #0
    8bb8:	bd10      	pop	{r4, pc}
    8bba:	bf00      	nop
    8bbc:	000112e0 	.word	0x000112e0
    8bc0:	0000942d 	.word	0x0000942d
    8bc4:	0000ad45 	.word	0x0000ad45

00008bc8 <usart_async_disable>:
{
    8bc8:	b510      	push	{r4, lr}
	ASSERT(descr);
    8bca:	4604      	mov	r4, r0
    8bcc:	226c      	movs	r2, #108	; 0x6c
    8bce:	4906      	ldr	r1, [pc, #24]	; (8be8 <usart_async_disable+0x20>)
    8bd0:	3000      	adds	r0, #0
    8bd2:	bf18      	it	ne
    8bd4:	2001      	movne	r0, #1
    8bd6:	4b05      	ldr	r3, [pc, #20]	; (8bec <usart_async_disable+0x24>)
    8bd8:	4798      	blx	r3
	_usart_async_disable(&descr->device);
    8bda:	f104 0008 	add.w	r0, r4, #8
    8bde:	4b04      	ldr	r3, [pc, #16]	; (8bf0 <usart_async_disable+0x28>)
    8be0:	4798      	blx	r3
}
    8be2:	2000      	movs	r0, #0
    8be4:	bd10      	pop	{r4, pc}
    8be6:	bf00      	nop
    8be8:	000112e0 	.word	0x000112e0
    8bec:	0000942d 	.word	0x0000942d
    8bf0:	0000ad59 	.word	0x0000ad59

00008bf4 <usart_async_get_io_descriptor>:
{
    8bf4:	b538      	push	{r3, r4, r5, lr}
    8bf6:	460c      	mov	r4, r1
	ASSERT(descr && io);
    8bf8:	4605      	mov	r5, r0
    8bfa:	b148      	cbz	r0, 8c10 <usart_async_get_io_descriptor+0x1c>
    8bfc:	1c08      	adds	r0, r1, #0
    8bfe:	bf18      	it	ne
    8c00:	2001      	movne	r0, #1
    8c02:	2277      	movs	r2, #119	; 0x77
    8c04:	4903      	ldr	r1, [pc, #12]	; (8c14 <usart_async_get_io_descriptor+0x20>)
    8c06:	4b04      	ldr	r3, [pc, #16]	; (8c18 <usart_async_get_io_descriptor+0x24>)
    8c08:	4798      	blx	r3
	*io = &descr->io;
    8c0a:	6025      	str	r5, [r4, #0]
}
    8c0c:	2000      	movs	r0, #0
    8c0e:	bd38      	pop	{r3, r4, r5, pc}
    8c10:	2000      	movs	r0, #0
    8c12:	e7f6      	b.n	8c02 <usart_async_get_io_descriptor+0xe>
    8c14:	000112e0 	.word	0x000112e0
    8c18:	0000942d 	.word	0x0000942d

00008c1c <usart_async_register_callback>:
{
    8c1c:	b570      	push	{r4, r5, r6, lr}
    8c1e:	460c      	mov	r4, r1
    8c20:	4616      	mov	r6, r2
	ASSERT(descr);
    8c22:	4605      	mov	r5, r0
    8c24:	2283      	movs	r2, #131	; 0x83
    8c26:	4917      	ldr	r1, [pc, #92]	; (8c84 <usart_async_register_callback+0x68>)
    8c28:	3000      	adds	r0, #0
    8c2a:	bf18      	it	ne
    8c2c:	2001      	movne	r0, #1
    8c2e:	4b16      	ldr	r3, [pc, #88]	; (8c88 <usart_async_register_callback+0x6c>)
    8c30:	4798      	blx	r3
	switch (type) {
    8c32:	2c01      	cmp	r4, #1
    8c34:	d010      	beq.n	8c58 <usart_async_register_callback+0x3c>
    8c36:	b124      	cbz	r4, 8c42 <usart_async_register_callback+0x26>
    8c38:	2c02      	cmp	r4, #2
    8c3a:	d018      	beq.n	8c6e <usart_async_register_callback+0x52>
		return ERR_INVALID_ARG;
    8c3c:	f06f 000c 	mvn.w	r0, #12
}
    8c40:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.rx_done = cb;
    8c42:	62ae      	str	r6, [r5, #40]	; 0x28
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_RX_DONE, NULL != cb);
    8c44:	1c32      	adds	r2, r6, #0
    8c46:	bf18      	it	ne
    8c48:	2201      	movne	r2, #1
    8c4a:	2101      	movs	r1, #1
    8c4c:	f105 0008 	add.w	r0, r5, #8
    8c50:	4b0e      	ldr	r3, [pc, #56]	; (8c8c <usart_async_register_callback+0x70>)
    8c52:	4798      	blx	r3
	return ERR_NONE;
    8c54:	2000      	movs	r0, #0
		break;
    8c56:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.tx_done = cb;
    8c58:	626e      	str	r6, [r5, #36]	; 0x24
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_TX_DONE, NULL != cb);
    8c5a:	1c32      	adds	r2, r6, #0
    8c5c:	bf18      	it	ne
    8c5e:	2201      	movne	r2, #1
    8c60:	2102      	movs	r1, #2
    8c62:	f105 0008 	add.w	r0, r5, #8
    8c66:	4b09      	ldr	r3, [pc, #36]	; (8c8c <usart_async_register_callback+0x70>)
    8c68:	4798      	blx	r3
	return ERR_NONE;
    8c6a:	2000      	movs	r0, #0
		break;
    8c6c:	bd70      	pop	{r4, r5, r6, pc}
		descr->usart_cb.error = cb;
    8c6e:	62ee      	str	r6, [r5, #44]	; 0x2c
		_usart_async_set_irq_state(&descr->device, USART_ASYNC_ERROR, NULL != cb);
    8c70:	1c32      	adds	r2, r6, #0
    8c72:	bf18      	it	ne
    8c74:	2201      	movne	r2, #1
    8c76:	2103      	movs	r1, #3
    8c78:	f105 0008 	add.w	r0, r5, #8
    8c7c:	4b03      	ldr	r3, [pc, #12]	; (8c8c <usart_async_register_callback+0x70>)
    8c7e:	4798      	blx	r3
	return ERR_NONE;
    8c80:	2000      	movs	r0, #0
		break;
    8c82:	bd70      	pop	{r4, r5, r6, pc}
    8c84:	000112e0 	.word	0x000112e0
    8c88:	0000942d 	.word	0x0000942d
    8c8c:	0000adc1 	.word	0x0000adc1

00008c90 <usart_async_set_parity>:
{
    8c90:	b538      	push	{r3, r4, r5, lr}
    8c92:	460d      	mov	r5, r1
	ASSERT(descr);
    8c94:	4604      	mov	r4, r0
    8c96:	22cb      	movs	r2, #203	; 0xcb
    8c98:	4906      	ldr	r1, [pc, #24]	; (8cb4 <usart_async_set_parity+0x24>)
    8c9a:	3000      	adds	r0, #0
    8c9c:	bf18      	it	ne
    8c9e:	2001      	movne	r0, #1
    8ca0:	4b05      	ldr	r3, [pc, #20]	; (8cb8 <usart_async_set_parity+0x28>)
    8ca2:	4798      	blx	r3
	_usart_async_set_parity(&descr->device, parity);
    8ca4:	4629      	mov	r1, r5
    8ca6:	f104 0008 	add.w	r0, r4, #8
    8caa:	4b04      	ldr	r3, [pc, #16]	; (8cbc <usart_async_set_parity+0x2c>)
    8cac:	4798      	blx	r3
}
    8cae:	2000      	movs	r0, #0
    8cb0:	bd38      	pop	{r3, r4, r5, pc}
    8cb2:	bf00      	nop
    8cb4:	000112e0 	.word	0x000112e0
    8cb8:	0000942d 	.word	0x0000942d
    8cbc:	0000ad6d 	.word	0x0000ad6d

00008cc0 <usart_sync_write>:
 * \param[in] length The number of bytes to write
 *
 * \return The number of bytes written.
 */
static int32_t usart_sync_write(struct io_descriptor *const io_descr, const uint8_t *const buf, const uint16_t length)
{
    8cc0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8cc4:	460f      	mov	r7, r1
    8cc6:	4690      	mov	r8, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    8cc8:	4604      	mov	r4, r0
    8cca:	b328      	cbz	r0, 8d18 <usart_sync_write+0x58>
    8ccc:	b331      	cbz	r1, 8d1c <usart_sync_write+0x5c>
    8cce:	1c10      	adds	r0, r2, #0
    8cd0:	bf18      	it	ne
    8cd2:	2001      	movne	r0, #1
    8cd4:	22f1      	movs	r2, #241	; 0xf1
    8cd6:	4912      	ldr	r1, [pc, #72]	; (8d20 <usart_sync_write+0x60>)
    8cd8:	4b12      	ldr	r3, [pc, #72]	; (8d24 <usart_sync_write+0x64>)
    8cda:	4798      	blx	r3
	while (!_usart_sync_is_ready_to_send(&descr->device))
    8cdc:	3408      	adds	r4, #8
    8cde:	4d12      	ldr	r5, [pc, #72]	; (8d28 <usart_sync_write+0x68>)
    8ce0:	4620      	mov	r0, r4
    8ce2:	47a8      	blx	r5
    8ce4:	2800      	cmp	r0, #0
    8ce6:	d0fb      	beq.n	8ce0 <usart_sync_write+0x20>
    8ce8:	3f01      	subs	r7, #1
    8cea:	2600      	movs	r6, #0
		;
	do {
		_usart_sync_write_byte(&descr->device, buf[offset]);
    8cec:	f8df 9040 	ldr.w	r9, [pc, #64]	; 8d30 <usart_sync_write+0x70>
		while (!_usart_sync_is_ready_to_send(&descr->device))
    8cf0:	4d0d      	ldr	r5, [pc, #52]	; (8d28 <usart_sync_write+0x68>)
		_usart_sync_write_byte(&descr->device, buf[offset]);
    8cf2:	f817 1f01 	ldrb.w	r1, [r7, #1]!
    8cf6:	4620      	mov	r0, r4
    8cf8:	47c8      	blx	r9
		while (!_usart_sync_is_ready_to_send(&descr->device))
    8cfa:	4620      	mov	r0, r4
    8cfc:	47a8      	blx	r5
    8cfe:	2800      	cmp	r0, #0
    8d00:	d0fb      	beq.n	8cfa <usart_sync_write+0x3a>
			;
	} while (++offset < length);
    8d02:	3601      	adds	r6, #1
    8d04:	4546      	cmp	r6, r8
    8d06:	d3f4      	bcc.n	8cf2 <usart_sync_write+0x32>
	while (!_usart_sync_is_transmit_done(&descr->device))
    8d08:	4d08      	ldr	r5, [pc, #32]	; (8d2c <usart_sync_write+0x6c>)
    8d0a:	4620      	mov	r0, r4
    8d0c:	47a8      	blx	r5
    8d0e:	2800      	cmp	r0, #0
    8d10:	d0fb      	beq.n	8d0a <usart_sync_write+0x4a>
		;
	return (int32_t)offset;
}
    8d12:	4630      	mov	r0, r6
    8d14:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    8d18:	2000      	movs	r0, #0
    8d1a:	e7db      	b.n	8cd4 <usart_sync_write+0x14>
    8d1c:	2000      	movs	r0, #0
    8d1e:	e7d9      	b.n	8cd4 <usart_sync_write+0x14>
    8d20:	00011300 	.word	0x00011300
    8d24:	0000942d 	.word	0x0000942d
    8d28:	0000ad91 	.word	0x0000ad91
    8d2c:	0000ad9b 	.word	0x0000ad9b
    8d30:	0000ad7d 	.word	0x0000ad7d

00008d34 <usart_sync_read>:
 * \param[in] length The size of a buffer
 *
 * \return The number of bytes read.
 */
static int32_t usart_sync_read(struct io_descriptor *const io_descr, uint8_t *const buf, const uint16_t length)
{
    8d34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    8d38:	460f      	mov	r7, r1
    8d3a:	4690      	mov	r8, r2
	uint32_t                      offset = 0;
	struct usart_sync_descriptor *descr  = CONTAINER_OF(io_descr, struct usart_sync_descriptor, io);

	ASSERT(io_descr && buf && length);
    8d3c:	4604      	mov	r4, r0
    8d3e:	b1e0      	cbz	r0, 8d7a <usart_sync_read+0x46>
    8d40:	b1e9      	cbz	r1, 8d7e <usart_sync_read+0x4a>
    8d42:	1c10      	adds	r0, r2, #0
    8d44:	bf18      	it	ne
    8d46:	2001      	movne	r0, #1
    8d48:	f44f 7286 	mov.w	r2, #268	; 0x10c
    8d4c:	490d      	ldr	r1, [pc, #52]	; (8d84 <usart_sync_read+0x50>)
    8d4e:	4b0e      	ldr	r3, [pc, #56]	; (8d88 <usart_sync_read+0x54>)
    8d50:	4798      	blx	r3
    8d52:	3f01      	subs	r7, #1
	uint32_t                      offset = 0;
    8d54:	2600      	movs	r6, #0
	do {
		while (!_usart_sync_is_byte_received(&descr->device))
    8d56:	3408      	adds	r4, #8
    8d58:	4d0c      	ldr	r5, [pc, #48]	; (8d8c <usart_sync_read+0x58>)
			;
		buf[offset] = _usart_sync_read_byte(&descr->device);
    8d5a:	f8df 9034 	ldr.w	r9, [pc, #52]	; 8d90 <usart_sync_read+0x5c>
		while (!_usart_sync_is_byte_received(&descr->device))
    8d5e:	4620      	mov	r0, r4
    8d60:	47a8      	blx	r5
    8d62:	2800      	cmp	r0, #0
    8d64:	d0fb      	beq.n	8d5e <usart_sync_read+0x2a>
		buf[offset] = _usart_sync_read_byte(&descr->device);
    8d66:	4620      	mov	r0, r4
    8d68:	47c8      	blx	r9
    8d6a:	f807 0f01 	strb.w	r0, [r7, #1]!
	} while (++offset < length);
    8d6e:	3601      	adds	r6, #1
    8d70:	4546      	cmp	r6, r8
    8d72:	d3f4      	bcc.n	8d5e <usart_sync_read+0x2a>

	return (int32_t)offset;
}
    8d74:	4630      	mov	r0, r6
    8d76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	ASSERT(io_descr && buf && length);
    8d7a:	2000      	movs	r0, #0
    8d7c:	e7e4      	b.n	8d48 <usart_sync_read+0x14>
    8d7e:	2000      	movs	r0, #0
    8d80:	e7e2      	b.n	8d48 <usart_sync_read+0x14>
    8d82:	bf00      	nop
    8d84:	00011300 	.word	0x00011300
    8d88:	0000942d 	.word	0x0000942d
    8d8c:	0000ada5 	.word	0x0000ada5
    8d90:	0000ad89 	.word	0x0000ad89

00008d94 <usart_sync_init>:
{
    8d94:	b538      	push	{r3, r4, r5, lr}
    8d96:	460d      	mov	r5, r1
	ASSERT(descr && hw);
    8d98:	4604      	mov	r4, r0
    8d9a:	b198      	cbz	r0, 8dc4 <usart_sync_init+0x30>
    8d9c:	1c08      	adds	r0, r1, #0
    8d9e:	bf18      	it	ne
    8da0:	2001      	movne	r0, #1
    8da2:	2234      	movs	r2, #52	; 0x34
    8da4:	4908      	ldr	r1, [pc, #32]	; (8dc8 <usart_sync_init+0x34>)
    8da6:	4b09      	ldr	r3, [pc, #36]	; (8dcc <usart_sync_init+0x38>)
    8da8:	4798      	blx	r3
	init_status = _usart_sync_init(&descr->device, hw);
    8daa:	4629      	mov	r1, r5
    8dac:	f104 0008 	add.w	r0, r4, #8
    8db0:	4b07      	ldr	r3, [pc, #28]	; (8dd0 <usart_sync_init+0x3c>)
    8db2:	4798      	blx	r3
	if (init_status) {
    8db4:	4603      	mov	r3, r0
    8db6:	b918      	cbnz	r0, 8dc0 <usart_sync_init+0x2c>
	descr->io.read  = usart_sync_read;
    8db8:	4a06      	ldr	r2, [pc, #24]	; (8dd4 <usart_sync_init+0x40>)
    8dba:	6062      	str	r2, [r4, #4]
	descr->io.write = usart_sync_write;
    8dbc:	4a06      	ldr	r2, [pc, #24]	; (8dd8 <usart_sync_init+0x44>)
    8dbe:	6022      	str	r2, [r4, #0]
}
    8dc0:	4618      	mov	r0, r3
    8dc2:	bd38      	pop	{r3, r4, r5, pc}
    8dc4:	2000      	movs	r0, #0
    8dc6:	e7ec      	b.n	8da2 <usart_sync_init+0xe>
    8dc8:	00011300 	.word	0x00011300
    8dcc:	0000942d 	.word	0x0000942d
    8dd0:	0000ac89 	.word	0x0000ac89
    8dd4:	00008d35 	.word	0x00008d35
    8dd8:	00008cc1 	.word	0x00008cc1

00008ddc <usart_sync_enable>:
{
    8ddc:	b510      	push	{r4, lr}
	ASSERT(descr);
    8dde:	4604      	mov	r4, r0
    8de0:	2253      	movs	r2, #83	; 0x53
    8de2:	4906      	ldr	r1, [pc, #24]	; (8dfc <usart_sync_enable+0x20>)
    8de4:	3000      	adds	r0, #0
    8de6:	bf18      	it	ne
    8de8:	2001      	movne	r0, #1
    8dea:	4b05      	ldr	r3, [pc, #20]	; (8e00 <usart_sync_enable+0x24>)
    8dec:	4798      	blx	r3
	_usart_sync_enable(&descr->device);
    8dee:	f104 0008 	add.w	r0, r4, #8
    8df2:	4b04      	ldr	r3, [pc, #16]	; (8e04 <usart_sync_enable+0x28>)
    8df4:	4798      	blx	r3
}
    8df6:	2000      	movs	r0, #0
    8df8:	bd10      	pop	{r4, pc}
    8dfa:	bf00      	nop
    8dfc:	00011300 	.word	0x00011300
    8e00:	0000942d 	.word	0x0000942d
    8e04:	0000ad31 	.word	0x0000ad31

00008e08 <_usb_d_find_ep>:
 */
static int8_t _usb_d_find_ep(const uint8_t ep)
{
	int8_t i;
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    8e08:	4b0f      	ldr	r3, [pc, #60]	; (8e48 <_usb_d_find_ep+0x40>)
    8e0a:	7859      	ldrb	r1, [r3, #1]
    8e0c:	4288      	cmp	r0, r1
    8e0e:	d018      	beq.n	8e42 <_usb_d_find_ep+0x3a>
{
    8e10:	b430      	push	{r4, r5}
    8e12:	461a      	mov	r2, r3
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    8e14:	2300      	movs	r3, #0
			return i;
		}
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    8e16:	f000 050f 	and.w	r5, r0, #15
    8e1a:	e007      	b.n	8e2c <_usb_d_find_ep+0x24>
    8e1c:	3301      	adds	r3, #1
    8e1e:	b25b      	sxtb	r3, r3
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    8e20:	2b0d      	cmp	r3, #13
    8e22:	d009      	beq.n	8e38 <_usb_d_find_ep+0x30>
    8e24:	3220      	adds	r2, #32
		if (usb_d_inst.ep[i].xfer.hdr.ep == ep) {
    8e26:	7851      	ldrb	r1, [r2, #1]
    8e28:	4281      	cmp	r1, r0
    8e2a:	d007      	beq.n	8e3c <_usb_d_find_ep+0x34>
		if (usb_d_inst.ep[i].xfer.hdr.type == USB_EP_XTYPE_CTRL
    8e2c:	7814      	ldrb	r4, [r2, #0]
    8e2e:	2c00      	cmp	r4, #0
    8e30:	d1f4      	bne.n	8e1c <_usb_d_find_ep+0x14>
		    && (ep & USB_EP_N_MASK) == usb_d_inst.ep[i].xfer.hdr.ep) {
    8e32:	428d      	cmp	r5, r1
    8e34:	d1f2      	bne.n	8e1c <_usb_d_find_ep+0x14>
    8e36:	e001      	b.n	8e3c <_usb_d_find_ep+0x34>
			return i;
		}
	}
	return -1;
    8e38:	f04f 33ff 	mov.w	r3, #4294967295
}
    8e3c:	4618      	mov	r0, r3
    8e3e:	bc30      	pop	{r4, r5}
    8e40:	4770      	bx	lr
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    8e42:	2300      	movs	r3, #0
}
    8e44:	4618      	mov	r0, r3
    8e46:	4770      	bx	lr
    8e48:	200007d8 	.word	0x200007d8

00008e4c <usb_d_dummy_cb_false>:
{
	(void)unused0;
	(void)unused1;
	(void)unused2;
	return false;
}
    8e4c:	2000      	movs	r0, #0
    8e4e:	4770      	bx	lr

00008e50 <usb_d_cb_trans_more>:
 * \brief Callback invoked when request more data
 * \param[in] ep Endpoint number with transfer direction on bit 8.
 * \param[in] transfered Number of bytes transfered.
 */
static bool usb_d_cb_trans_more(const uint8_t ep, const uint32_t transfered)
{
    8e50:	b538      	push	{r3, r4, r5, lr}
    8e52:	4604      	mov	r4, r0
    8e54:	460d      	mov	r5, r1
	int8_t           ep_index = _usb_d_find_ep(ep);
    8e56:	4b09      	ldr	r3, [pc, #36]	; (8e7c <usb_d_cb_trans_more+0x2c>)
    8e58:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ept->xfer.hdr.state == USB_EP_S_X_DATA) {
    8e5a:	4b09      	ldr	r3, [pc, #36]	; (8e80 <usb_d_cb_trans_more+0x30>)
    8e5c:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    8e60:	789b      	ldrb	r3, [r3, #2]
    8e62:	2b03      	cmp	r3, #3
    8e64:	d001      	beq.n	8e6a <usb_d_cb_trans_more+0x1a>
		return ept->callbacks.more(ep, transfered);
	}
	return false;
    8e66:	2000      	movs	r0, #0
}
    8e68:	bd38      	pop	{r3, r4, r5, pc}
		return ept->callbacks.more(ep, transfered);
    8e6a:	4b05      	ldr	r3, [pc, #20]	; (8e80 <usb_d_cb_trans_more+0x30>)
    8e6c:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    8e70:	6983      	ldr	r3, [r0, #24]
    8e72:	4629      	mov	r1, r5
    8e74:	4620      	mov	r0, r4
    8e76:	4798      	blx	r3
    8e78:	bd38      	pop	{r3, r4, r5, pc}
    8e7a:	bf00      	nop
    8e7c:	00008e09 	.word	0x00008e09
    8e80:	200007d8 	.word	0x200007d8

00008e84 <_usb_d_cb_trans_done>:

/**
 * Callback when USB transactions are finished.
 */
static void _usb_d_cb_trans_done(const uint8_t ep, const int32_t code, const uint32_t transferred)
{
    8e84:	b5f0      	push	{r4, r5, r6, r7, lr}
    8e86:	b085      	sub	sp, #20
    8e88:	4606      	mov	r6, r0
    8e8a:	460d      	mov	r5, r1
    8e8c:	4617      	mov	r7, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    8e8e:	4b4d      	ldr	r3, [pc, #308]	; (8fc4 <_usb_d_cb_trans_done+0x140>)
    8e90:	4798      	blx	r3
    8e92:	4604      	mov	r4, r0
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];

	if (code == USB_TRANS_DONE) {
    8e94:	2d00      	cmp	r5, #0
    8e96:	d15b      	bne.n	8f50 <_usb_d_cb_trans_done+0xcc>
		ept->xfer.hdr.status = USB_XFER_DONE;
    8e98:	4a4b      	ldr	r2, [pc, #300]	; (8fc8 <_usb_d_cb_trans_done+0x144>)
    8e9a:	0143      	lsls	r3, r0, #5
    8e9c:	18d1      	adds	r1, r2, r3
    8e9e:	2000      	movs	r0, #0
    8ea0:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    8ea2:	5cd3      	ldrb	r3, [r2, r3]
    8ea4:	b173      	cbz	r3, 8ec4 <_usb_d_cb_trans_done+0x40>
			usb_d_ctrl_trans_done(ept);
			return;
		}
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    8ea6:	4b48      	ldr	r3, [pc, #288]	; (8fc8 <_usb_d_cb_trans_done+0x144>)
    8ea8:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    8eac:	2201      	movs	r2, #1
    8eae:	709a      	strb	r2, [r3, #2]
	} else {
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
		ept->xfer.hdr.status = USB_XFER_ERROR;
	}

	ept->callbacks.xfer(ep, (enum usb_xfer_code)ept->xfer.hdr.status, (void *)transferred);
    8eb0:	4845      	ldr	r0, [pc, #276]	; (8fc8 <_usb_d_cb_trans_done+0x144>)
    8eb2:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    8eb6:	69c3      	ldr	r3, [r0, #28]
    8eb8:	463a      	mov	r2, r7
    8eba:	78c1      	ldrb	r1, [r0, #3]
    8ebc:	4630      	mov	r0, r6
    8ebe:	4798      	blx	r3
}
    8ec0:	b005      	add	sp, #20
    8ec2:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (state == USB_EP_S_X_DATA) {
    8ec4:	788b      	ldrb	r3, [r1, #2]
    8ec6:	2b03      	cmp	r3, #3
    8ec8:	d00b      	beq.n	8ee2 <_usb_d_cb_trans_done+0x5e>
		ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DONE, ept->xfer.req);
    8eca:	483f      	ldr	r0, [pc, #252]	; (8fc8 <_usb_d_cb_trans_done+0x144>)
    8ecc:	eb00 1244 	add.w	r2, r0, r4, lsl #5
    8ed0:	4614      	mov	r4, r2
    8ed2:	69d3      	ldr	r3, [r2, #28]
    8ed4:	320c      	adds	r2, #12
    8ed6:	2100      	movs	r1, #0
    8ed8:	7860      	ldrb	r0, [r4, #1]
    8eda:	4798      	blx	r3
		ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    8edc:	2302      	movs	r3, #2
    8ede:	70a3      	strb	r3, [r4, #2]
    8ee0:	e7ee      	b.n	8ec0 <_usb_d_cb_trans_done+0x3c>
	bool    req_dir = USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN;
    8ee2:	460b      	mov	r3, r1
    8ee4:	f991 500c 	ldrsb.w	r5, [r1, #12]
		bool err = ept->callbacks.xfer(ept->xfer.hdr.ep, USB_XFER_DATA, ept->xfer.req);
    8ee8:	460a      	mov	r2, r1
    8eea:	69ce      	ldr	r6, [r1, #28]
    8eec:	320c      	adds	r2, #12
    8eee:	2101      	movs	r1, #1
    8ef0:	7858      	ldrb	r0, [r3, #1]
    8ef2:	47b0      	blx	r6
		if (err) {
    8ef4:	b1a0      	cbz	r0, 8f20 <_usb_d_cb_trans_done+0x9c>
			ept->xfer.hdr.state  = USB_EP_S_HALTED;
    8ef6:	4b34      	ldr	r3, [pc, #208]	; (8fc8 <_usb_d_cb_trans_done+0x144>)
    8ef8:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    8efc:	2205      	movs	r2, #5
    8efe:	709a      	strb	r2, [r3, #2]
			ept->xfer.hdr.status = USB_XFER_HALT;
    8f00:	2202      	movs	r2, #2
    8f02:	70da      	strb	r2, [r3, #3]
			_usb_d_dev_ep_stall(req_dir ? ept->xfer.hdr.ep : (ept->xfer.hdr.ep | USB_EP_DIR), USB_EP_STALL_SET);
    8f04:	2d00      	cmp	r5, #0
    8f06:	db09      	blt.n	8f1c <_usb_d_cb_trans_done+0x98>
    8f08:	482f      	ldr	r0, [pc, #188]	; (8fc8 <_usb_d_cb_trans_done+0x144>)
    8f0a:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    8f0e:	7840      	ldrb	r0, [r0, #1]
    8f10:	f040 0080 	orr.w	r0, r0, #128	; 0x80
    8f14:	2101      	movs	r1, #1
    8f16:	4b2d      	ldr	r3, [pc, #180]	; (8fcc <_usb_d_cb_trans_done+0x148>)
    8f18:	4798      	blx	r3
    8f1a:	e7d1      	b.n	8ec0 <_usb_d_cb_trans_done+0x3c>
    8f1c:	7858      	ldrb	r0, [r3, #1]
    8f1e:	e7f9      	b.n	8f14 <_usb_d_cb_trans_done+0x90>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    8f20:	4829      	ldr	r0, [pc, #164]	; (8fc8 <_usb_d_cb_trans_done+0x144>)
    8f22:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    8f26:	2304      	movs	r3, #4
    8f28:	7083      	strb	r3, [r0, #2]
			_usb_d_trans(ept->xfer.hdr.ep, !req_dir, NULL, 0, 1);
    8f2a:	7843      	ldrb	r3, [r0, #1]
	struct usb_d_transfer trans
    8f2c:	2200      	movs	r2, #0
    8f2e:	9201      	str	r2, [sp, #4]
    8f30:	9202      	str	r2, [sp, #8]
    8f32:	4295      	cmp	r5, r2
    8f34:	bfac      	ite	ge
    8f36:	f043 0380 	orrge.w	r3, r3, #128	; 0x80
    8f3a:	f003 030f 	andlt.w	r3, r3, #15
    8f3e:	f88d 300c 	strb.w	r3, [sp, #12]
    8f42:	2301      	movs	r3, #1
    8f44:	f88d 300d 	strb.w	r3, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    8f48:	a801      	add	r0, sp, #4
    8f4a:	4b21      	ldr	r3, [pc, #132]	; (8fd0 <_usb_d_cb_trans_done+0x14c>)
    8f4c:	4798      	blx	r3
    8f4e:	e7b7      	b.n	8ec0 <_usb_d_cb_trans_done+0x3c>
	} else if (code == USB_TRANS_STALL) {
    8f50:	2d01      	cmp	r5, #1
    8f52:	d00a      	beq.n	8f6a <_usb_d_cb_trans_done+0xe6>
	} else if (code == USB_TRANS_ABORT) {
    8f54:	2d02      	cmp	r5, #2
    8f56:	d01c      	beq.n	8f92 <_usb_d_cb_trans_done+0x10e>
	} else if (code == USB_TRANS_RESET) {
    8f58:	2d03      	cmp	r5, #3
    8f5a:	d02a      	beq.n	8fb2 <_usb_d_cb_trans_done+0x12e>
		ept->xfer.hdr.state  = USB_EP_S_ERROR;
    8f5c:	4b1a      	ldr	r3, [pc, #104]	; (8fc8 <_usb_d_cb_trans_done+0x144>)
    8f5e:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    8f62:	2206      	movs	r2, #6
    8f64:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_ERROR;
    8f66:	70da      	strb	r2, [r3, #3]
    8f68:	e7a2      	b.n	8eb0 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_HALT;
    8f6a:	4a17      	ldr	r2, [pc, #92]	; (8fc8 <_usb_d_cb_trans_done+0x144>)
    8f6c:	0143      	lsls	r3, r0, #5
    8f6e:	18d1      	adds	r1, r2, r3
    8f70:	2002      	movs	r0, #2
    8f72:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    8f74:	5cd3      	ldrb	r3, [r2, r3]
    8f76:	b12b      	cbz	r3, 8f84 <_usb_d_cb_trans_done+0x100>
			ept->xfer.hdr.state = USB_EP_S_HALTED;
    8f78:	4b13      	ldr	r3, [pc, #76]	; (8fc8 <_usb_d_cb_trans_done+0x144>)
    8f7a:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    8f7e:	2205      	movs	r2, #5
    8f80:	709a      	strb	r2, [r3, #2]
    8f82:	e795      	b.n	8eb0 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    8f84:	460b      	mov	r3, r1
    8f86:	7098      	strb	r0, [r3, #2]
			_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    8f88:	2100      	movs	r1, #0
    8f8a:	4630      	mov	r0, r6
    8f8c:	4b0f      	ldr	r3, [pc, #60]	; (8fcc <_usb_d_cb_trans_done+0x148>)
    8f8e:	4798      	blx	r3
    8f90:	e78e      	b.n	8eb0 <_usb_d_cb_trans_done+0x2c>
		ept->xfer.hdr.status = USB_XFER_ABORT;
    8f92:	4a0d      	ldr	r2, [pc, #52]	; (8fc8 <_usb_d_cb_trans_done+0x144>)
    8f94:	0143      	lsls	r3, r0, #5
    8f96:	18d1      	adds	r1, r2, r3
    8f98:	2004      	movs	r0, #4
    8f9a:	70c8      	strb	r0, [r1, #3]
		if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    8f9c:	5cd3      	ldrb	r3, [r2, r3]
    8f9e:	b12b      	cbz	r3, 8fac <_usb_d_cb_trans_done+0x128>
		ept->xfer.hdr.state = USB_EP_S_IDLE;
    8fa0:	4b09      	ldr	r3, [pc, #36]	; (8fc8 <_usb_d_cb_trans_done+0x144>)
    8fa2:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    8fa6:	2201      	movs	r2, #1
    8fa8:	709a      	strb	r2, [r3, #2]
    8faa:	e781      	b.n	8eb0 <_usb_d_cb_trans_done+0x2c>
			ept->xfer.hdr.state = USB_EP_S_X_SETUP;
    8fac:	2302      	movs	r3, #2
    8fae:	708b      	strb	r3, [r1, #2]
			return;
    8fb0:	e786      	b.n	8ec0 <_usb_d_cb_trans_done+0x3c>
		ept->xfer.hdr.state  = USB_EP_S_DISABLED;
    8fb2:	4b05      	ldr	r3, [pc, #20]	; (8fc8 <_usb_d_cb_trans_done+0x144>)
    8fb4:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    8fb8:	2200      	movs	r2, #0
    8fba:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_RESET;
    8fbc:	2205      	movs	r2, #5
    8fbe:	70da      	strb	r2, [r3, #3]
    8fc0:	e776      	b.n	8eb0 <_usb_d_cb_trans_done+0x2c>
    8fc2:	bf00      	nop
    8fc4:	00008e09 	.word	0x00008e09
    8fc8:	200007d8 	.word	0x200007d8
    8fcc:	0000ccfd 	.word	0x0000ccfd
    8fd0:	0000cea5 	.word	0x0000cea5

00008fd4 <usb_d_cb_trans_setup>:
{
    8fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    8fd8:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    8fda:	4b1c      	ldr	r3, [pc, #112]	; (904c <usb_d_cb_trans_setup+0x78>)
    8fdc:	4798      	blx	r3
    8fde:	4606      	mov	r6, r0
	uint8_t *        req      = ept->xfer.req;
    8fe0:	4c1b      	ldr	r4, [pc, #108]	; (9050 <usb_d_cb_trans_setup+0x7c>)
    8fe2:	eb04 1440 	add.w	r4, r4, r0, lsl #5
    8fe6:	340c      	adds	r4, #12
	uint8_t n = _usb_d_dev_ep_read_req(ep, req);
    8fe8:	4621      	mov	r1, r4
    8fea:	4628      	mov	r0, r5
    8fec:	4b19      	ldr	r3, [pc, #100]	; (9054 <usb_d_cb_trans_setup+0x80>)
    8fee:	4798      	blx	r3
	if (n != 8) {
    8ff0:	b2c0      	uxtb	r0, r0
    8ff2:	2808      	cmp	r0, #8
    8ff4:	d009      	beq.n	900a <usb_d_cb_trans_setup+0x36>
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    8ff6:	2101      	movs	r1, #1
    8ff8:	4628      	mov	r0, r5
    8ffa:	4c17      	ldr	r4, [pc, #92]	; (9058 <usb_d_cb_trans_setup+0x84>)
    8ffc:	47a0      	blx	r4
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    8ffe:	2101      	movs	r1, #1
    9000:	f045 0080 	orr.w	r0, r5, #128	; 0x80
    9004:	47a0      	blx	r4
		return;
    9006:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	_usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    900a:	2100      	movs	r1, #0
    900c:	4628      	mov	r0, r5
    900e:	4f12      	ldr	r7, [pc, #72]	; (9058 <usb_d_cb_trans_setup+0x84>)
    9010:	47b8      	blx	r7
	_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_CLR);
    9012:	f045 0880 	orr.w	r8, r5, #128	; 0x80
    9016:	2100      	movs	r1, #0
    9018:	4640      	mov	r0, r8
    901a:	47b8      	blx	r7
	ept->xfer.hdr.state = USB_EP_S_IDLE;
    901c:	4b0c      	ldr	r3, [pc, #48]	; (9050 <usb_d_cb_trans_setup+0x7c>)
    901e:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    9022:	2201      	movs	r2, #1
    9024:	709a      	strb	r2, [r3, #2]
	if (!ept->callbacks.req(ep, req)) {
    9026:	695b      	ldr	r3, [r3, #20]
    9028:	4621      	mov	r1, r4
    902a:	4628      	mov	r0, r5
    902c:	4798      	blx	r3
    902e:	b108      	cbz	r0, 9034 <usb_d_cb_trans_setup+0x60>
    9030:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->xfer.hdr.state = USB_EP_S_HALTED;
    9034:	4b06      	ldr	r3, [pc, #24]	; (9050 <usb_d_cb_trans_setup+0x7c>)
    9036:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    903a:	2305      	movs	r3, #5
    903c:	70b3      	strb	r3, [r6, #2]
		_usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    903e:	2101      	movs	r1, #1
    9040:	4628      	mov	r0, r5
    9042:	47b8      	blx	r7
		_usb_d_dev_ep_stall(ep | USB_EP_DIR, USB_EP_STALL_SET);
    9044:	2101      	movs	r1, #1
    9046:	4640      	mov	r0, r8
    9048:	47b8      	blx	r7
    904a:	e7f1      	b.n	9030 <usb_d_cb_trans_setup+0x5c>
    904c:	00008e09 	.word	0x00008e09
    9050:	200007d8 	.word	0x200007d8
    9054:	0000ce45 	.word	0x0000ce45
    9058:	0000ccfd 	.word	0x0000ccfd

0000905c <usb_d_init>:

int32_t usb_d_init(void)
{
    905c:	b510      	push	{r4, lr}
	int32_t rc = _usb_d_dev_init();
    905e:	4b11      	ldr	r3, [pc, #68]	; (90a4 <usb_d_init+0x48>)
    9060:	4798      	blx	r3
	uint8_t i;
	if (rc < 0) {
    9062:	2800      	cmp	r0, #0
    9064:	db1d      	blt.n	90a2 <usb_d_init+0x46>
		return rc;
	}
	memset(usb_d_inst.ep, 0x00, sizeof(struct usb_d_ep) * CONF_USB_D_NUM_EP_SP);
    9066:	4c10      	ldr	r4, [pc, #64]	; (90a8 <usb_d_init+0x4c>)
    9068:	f44f 72d0 	mov.w	r2, #416	; 0x1a0
    906c:	2100      	movs	r1, #0
    906e:	4620      	mov	r0, r4
    9070:	4b0e      	ldr	r3, [pc, #56]	; (90ac <usb_d_init+0x50>)
    9072:	4798      	blx	r3
    9074:	4623      	mov	r3, r4
    9076:	f504 70d0 	add.w	r0, r4, #416	; 0x1a0
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    907a:	21ff      	movs	r1, #255	; 0xff
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    907c:	4a0c      	ldr	r2, [pc, #48]	; (90b0 <usb_d_init+0x54>)
		usb_d_inst.ep[i].xfer.hdr.ep    = 0xFF;
    907e:	7059      	strb	r1, [r3, #1]
		usb_d_inst.ep[i].callbacks.req  = (usb_d_ep_cb_setup_t)usb_d_dummy_cb_false;
    9080:	615a      	str	r2, [r3, #20]
		usb_d_inst.ep[i].callbacks.more = (usb_d_ep_cb_more_t)usb_d_dummy_cb_false;
    9082:	619a      	str	r2, [r3, #24]
		usb_d_inst.ep[i].callbacks.xfer = (usb_d_ep_cb_xfer_t)usb_d_dummy_cb_false;
    9084:	61da      	str	r2, [r3, #28]
    9086:	3320      	adds	r3, #32
	for (i = 0; i < CONF_USB_D_NUM_EP_SP; i++) {
    9088:	4283      	cmp	r3, r0
    908a:	d1f8      	bne.n	907e <usb_d_init+0x22>
	}
	/* Handles device driver endpoint callbacks to build transfer. */
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_SETUP, (FUNC_PTR)usb_d_cb_trans_setup);
    908c:	4909      	ldr	r1, [pc, #36]	; (90b4 <usb_d_init+0x58>)
    908e:	2000      	movs	r0, #0
    9090:	4c09      	ldr	r4, [pc, #36]	; (90b8 <usb_d_init+0x5c>)
    9092:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_MORE, (FUNC_PTR)usb_d_cb_trans_more);
    9094:	4909      	ldr	r1, [pc, #36]	; (90bc <usb_d_init+0x60>)
    9096:	2001      	movs	r0, #1
    9098:	47a0      	blx	r4
	_usb_d_dev_register_ep_callback(USB_D_DEV_EP_CB_DONE, (FUNC_PTR)_usb_d_cb_trans_done);
    909a:	4909      	ldr	r1, [pc, #36]	; (90c0 <usb_d_init+0x64>)
    909c:	2002      	movs	r0, #2
    909e:	47a0      	blx	r4
	return ERR_NONE;
    90a0:	2000      	movs	r0, #0
}
    90a2:	bd10      	pop	{r4, pc}
    90a4:	0000c6c9 	.word	0x0000c6c9
    90a8:	200007d8 	.word	0x200007d8
    90ac:	0000f6d3 	.word	0x0000f6d3
    90b0:	00008e4d 	.word	0x00008e4d
    90b4:	00008fd5 	.word	0x00008fd5
    90b8:	0000d15d 	.word	0x0000d15d
    90bc:	00008e51 	.word	0x00008e51
    90c0:	00008e85 	.word	0x00008e85

000090c4 <usb_d_register_callback>:
{
	_usb_d_dev_deinit();
}

void usb_d_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
    90c4:	b508      	push	{r3, lr}
	/* Directly uses device driver callback. */
	_usb_d_dev_register_callback(type, func);
    90c6:	4b01      	ldr	r3, [pc, #4]	; (90cc <usb_d_register_callback+0x8>)
    90c8:	4798      	blx	r3
    90ca:	bd08      	pop	{r3, pc}
    90cc:	0000d135 	.word	0x0000d135

000090d0 <usb_d_enable>:
}

int32_t usb_d_enable(void)
{
    90d0:	b508      	push	{r3, lr}
	return _usb_d_dev_enable();
    90d2:	4b01      	ldr	r3, [pc, #4]	; (90d8 <usb_d_enable+0x8>)
    90d4:	4798      	blx	r3
}
    90d6:	bd08      	pop	{r3, pc}
    90d8:	0000c7d1 	.word	0x0000c7d1

000090dc <usb_d_attach>:
{
	_usb_d_dev_disable();
}

void usb_d_attach(void)
{
    90dc:	b508      	push	{r3, lr}
	_usb_d_dev_attach();
    90de:	4b01      	ldr	r3, [pc, #4]	; (90e4 <usb_d_attach+0x8>)
    90e0:	4798      	blx	r3
    90e2:	bd08      	pop	{r3, pc}
    90e4:	0000c83d 	.word	0x0000c83d

000090e8 <usb_d_get_frame_num>:
{
	return _usb_d_dev_get_speed();
}

uint16_t usb_d_get_frame_num(void)
{
    90e8:	b508      	push	{r3, lr}
	return _usb_d_dev_get_frame_n();
    90ea:	4b01      	ldr	r3, [pc, #4]	; (90f0 <usb_d_get_frame_num+0x8>)
    90ec:	4798      	blx	r3
}
    90ee:	bd08      	pop	{r3, pc}
    90f0:	0000c85b 	.word	0x0000c85b

000090f4 <usb_d_set_address>:
{
	return _usb_d_dev_get_uframe_n();
}

void usb_d_set_address(const uint8_t addr)
{
    90f4:	b508      	push	{r3, lr}
	_usb_d_dev_set_address(addr);
    90f6:	4b01      	ldr	r3, [pc, #4]	; (90fc <usb_d_set_address+0x8>)
    90f8:	4798      	blx	r3
    90fa:	bd08      	pop	{r3, pc}
    90fc:	0000c84f 	.word	0x0000c84f

00009100 <usb_d_ep_init>:
{
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
}

int32_t usb_d_ep_init(const uint8_t ep, const uint8_t attr, const uint16_t max_pkt_size)
{
    9100:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9102:	4606      	mov	r6, r0
    9104:	460c      	mov	r4, r1
    9106:	4617      	mov	r7, r2
	int32_t          rc;
	int8_t           ep_index = _usb_d_find_ep(ep);
    9108:	4b0f      	ldr	r3, [pc, #60]	; (9148 <usb_d_ep_init+0x48>)
    910a:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index >= 0) {
    910c:	2800      	cmp	r0, #0
    910e:	da14      	bge.n	913a <usb_d_ep_init+0x3a>
		return -USB_ERR_REDO;
	} else {
		ep_index = _usb_d_find_ep(0xFF);
    9110:	20ff      	movs	r0, #255	; 0xff
    9112:	4b0d      	ldr	r3, [pc, #52]	; (9148 <usb_d_ep_init+0x48>)
    9114:	4798      	blx	r3
		if (ep_index < 0) {
    9116:	1e05      	subs	r5, r0, #0
    9118:	db12      	blt.n	9140 <usb_d_ep_init+0x40>
			return -USB_ERR_ALLOC_FAIL;
		}
		ept = &usb_d_inst.ep[ep_index];
	}
	rc = _usb_d_dev_ep_init(ep, attr, max_pkt_size);
    911a:	463a      	mov	r2, r7
    911c:	4621      	mov	r1, r4
    911e:	4630      	mov	r0, r6
    9120:	4b0a      	ldr	r3, [pc, #40]	; (914c <usb_d_ep_init+0x4c>)
    9122:	4798      	blx	r3
	if (rc < 0) {
    9124:	2800      	cmp	r0, #0
    9126:	db0d      	blt.n	9144 <usb_d_ep_init+0x44>
		return rc;
	}
	ept->xfer.hdr.ep   = ep;
    9128:	4b09      	ldr	r3, [pc, #36]	; (9150 <usb_d_ep_init+0x50>)
    912a:	0168      	lsls	r0, r5, #5
    912c:	181a      	adds	r2, r3, r0
    912e:	7056      	strb	r6, [r2, #1]
	ept->xfer.hdr.type = attr & USB_EP_XTYPE_MASK;
    9130:	f004 0403 	and.w	r4, r4, #3
    9134:	541c      	strb	r4, [r3, r0]
	return ERR_NONE;
    9136:	2000      	movs	r0, #0
    9138:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    913a:	f06f 0013 	mvn.w	r0, #19
    913e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return -USB_ERR_ALLOC_FAIL;
    9140:	f06f 0014 	mvn.w	r0, #20
}
    9144:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    9146:	bf00      	nop
    9148:	00008e09 	.word	0x00008e09
    914c:	0000c869 	.word	0x0000c869
    9150:	200007d8 	.word	0x200007d8

00009154 <usb_d_ep0_init>:
{
    9154:	b508      	push	{r3, lr}
	return usb_d_ep_init(0, USB_EP_XTYPE_CTRL, max_pkt_size);
    9156:	4602      	mov	r2, r0
    9158:	2100      	movs	r1, #0
    915a:	4608      	mov	r0, r1
    915c:	4b01      	ldr	r3, [pc, #4]	; (9164 <usb_d_ep0_init+0x10>)
    915e:	4798      	blx	r3
}
    9160:	bd08      	pop	{r3, pc}
    9162:	bf00      	nop
    9164:	00009101 	.word	0x00009101

00009168 <usb_d_ep_deinit>:

void usb_d_ep_deinit(const uint8_t ep)
{
    9168:	b538      	push	{r3, r4, r5, lr}
    916a:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    916c:	4b06      	ldr	r3, [pc, #24]	; (9188 <usb_d_ep_deinit+0x20>)
    916e:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	if (ep_index < 0) {
    9170:	1e04      	subs	r4, r0, #0
    9172:	db07      	blt.n	9184 <usb_d_ep_deinit+0x1c>
		return;
	}
	_usb_d_dev_ep_deinit(ep);
    9174:	4628      	mov	r0, r5
    9176:	4b05      	ldr	r3, [pc, #20]	; (918c <usb_d_ep_deinit+0x24>)
    9178:	4798      	blx	r3
	ept->xfer.hdr.ep = 0xFF;
    917a:	4805      	ldr	r0, [pc, #20]	; (9190 <usb_d_ep_deinit+0x28>)
    917c:	eb00 1044 	add.w	r0, r0, r4, lsl #5
    9180:	23ff      	movs	r3, #255	; 0xff
    9182:	7043      	strb	r3, [r0, #1]
    9184:	bd38      	pop	{r3, r4, r5, pc}
    9186:	bf00      	nop
    9188:	00008e09 	.word	0x00008e09
    918c:	0000c981 	.word	0x0000c981
    9190:	200007d8 	.word	0x200007d8

00009194 <usb_d_ep_enable>:
}

int32_t usb_d_ep_enable(const uint8_t ep)
{
    9194:	b538      	push	{r3, r4, r5, lr}
    9196:	4605      	mov	r5, r0
	int8_t           ep_index = _usb_d_find_ep(ep);
    9198:	4b0e      	ldr	r3, [pc, #56]	; (91d4 <usb_d_ep_enable+0x40>)
    919a:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	int32_t          rc;
	if (ep_index < 0) {
    919c:	1e04      	subs	r4, r0, #0
    919e:	db16      	blt.n	91ce <usb_d_ep_enable+0x3a>
		return -USB_ERR_PARAM;
	}
	ept->xfer.hdr.state = (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) ? USB_EP_S_X_SETUP : USB_EP_S_IDLE;
    91a0:	0163      	lsls	r3, r4, #5
    91a2:	4a0d      	ldr	r2, [pc, #52]	; (91d8 <usb_d_ep_enable+0x44>)
    91a4:	5cd3      	ldrb	r3, [r2, r3]
    91a6:	2b00      	cmp	r3, #0
    91a8:	bf0c      	ite	eq
    91aa:	2202      	moveq	r2, #2
    91ac:	2201      	movne	r2, #1
    91ae:	4b0a      	ldr	r3, [pc, #40]	; (91d8 <usb_d_ep_enable+0x44>)
    91b0:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    91b4:	709a      	strb	r2, [r3, #2]
	rc                  = _usb_d_dev_ep_enable(ep);
    91b6:	4628      	mov	r0, r5
    91b8:	4b08      	ldr	r3, [pc, #32]	; (91dc <usb_d_ep_enable+0x48>)
    91ba:	4798      	blx	r3
	if (rc < 0) {
    91bc:	2800      	cmp	r0, #0
    91be:	db00      	blt.n	91c2 <usb_d_ep_enable+0x2e>
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
	}
	return rc;
}
    91c0:	bd38      	pop	{r3, r4, r5, pc}
		ept->xfer.hdr.state = USB_EP_S_DISABLED;
    91c2:	4b05      	ldr	r3, [pc, #20]	; (91d8 <usb_d_ep_enable+0x44>)
    91c4:	eb03 1444 	add.w	r4, r3, r4, lsl #5
    91c8:	2300      	movs	r3, #0
    91ca:	70a3      	strb	r3, [r4, #2]
    91cc:	bd38      	pop	{r3, r4, r5, pc}
		return -USB_ERR_PARAM;
    91ce:	f06f 0011 	mvn.w	r0, #17
    91d2:	e7f5      	b.n	91c0 <usb_d_ep_enable+0x2c>
    91d4:	00008e09 	.word	0x00008e09
    91d8:	200007d8 	.word	0x200007d8
    91dc:	0000ca45 	.word	0x0000ca45

000091e0 <usb_d_ep_transfer>:
	}
	return usb_d_inst.ep[ep_index].xfer.req;
}

int32_t usb_d_ep_transfer(const struct usb_d_transfer *xfer)
{
    91e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    91e4:	b086      	sub	sp, #24
    91e6:	4604      	mov	r4, r0
	int8_t                ep_index = _usb_d_find_ep(xfer->ep);
    91e8:	7a07      	ldrb	r7, [r0, #8]
    91ea:	4638      	mov	r0, r7
    91ec:	4b3f      	ldr	r3, [pc, #252]	; (92ec <usb_d_ep_transfer+0x10c>)
    91ee:	4798      	blx	r3
	struct usb_d_ep *     ept      = &usb_d_inst.ep[ep_index];
	bool                  dir = USB_EP_GET_DIR(xfer->ep), zlp = xfer->zlp;
    91f0:	7a65      	ldrb	r5, [r4, #9]
	uint32_t              len = xfer->size;
    91f2:	f8d4 8004 	ldr.w	r8, [r4, #4]
	int32_t               rc;
	volatile uint8_t      state;
	volatile hal_atomic_t flags;

	if (ep_index < 0) {
    91f6:	1e06      	subs	r6, r0, #0
    91f8:	db72      	blt.n	92e0 <usb_d_ep_transfer+0x100>
		return -USB_ERR_PARAM;
	}

	atomic_enter_critical(&flags);
    91fa:	a804      	add	r0, sp, #16
    91fc:	4b3c      	ldr	r3, [pc, #240]	; (92f0 <usb_d_ep_transfer+0x110>)
    91fe:	4798      	blx	r3
	state = ept->xfer.hdr.state;
    9200:	4b3c      	ldr	r3, [pc, #240]	; (92f4 <usb_d_ep_transfer+0x114>)
    9202:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    9206:	789b      	ldrb	r3, [r3, #2]
    9208:	f88d 3017 	strb.w	r3, [sp, #23]
	if (state == USB_EP_S_IDLE) {
    920c:	f89d 3017 	ldrb.w	r3, [sp, #23]
    9210:	b2db      	uxtb	r3, r3
    9212:	2b01      	cmp	r3, #1
    9214:	d011      	beq.n	923a <usb_d_ep_transfer+0x5a>
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
		atomic_leave_critical(&flags);
	} else {
		atomic_leave_critical(&flags);
    9216:	a804      	add	r0, sp, #16
    9218:	4b37      	ldr	r3, [pc, #220]	; (92f8 <usb_d_ep_transfer+0x118>)
    921a:	4798      	blx	r3
		switch (state) {
    921c:	f89d 3017 	ldrb.w	r3, [sp, #23]
    9220:	b2db      	uxtb	r3, r3
    9222:	2b05      	cmp	r3, #5
    9224:	d05f      	beq.n	92e6 <usb_d_ep_transfer+0x106>
    9226:	2b06      	cmp	r3, #6
    9228:	d023      	beq.n	9272 <usb_d_ep_transfer+0x92>
		case USB_EP_S_ERROR:
			return -USB_ERROR;
		case USB_EP_S_DISABLED:
			return -USB_ERR_FUNC;
		default: /* USB_EP_S_X_xxxx  */
			return USB_BUSY;
    922a:	2b00      	cmp	r3, #0
    922c:	bf0c      	ite	eq
    922e:	f06f 0012 	mvneq.w	r0, #18
    9232:	2001      	movne	r0, #1
		}
	}

	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
	return rc;
}
    9234:	b006      	add	sp, #24
    9236:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		ept->xfer.hdr.state = USB_EP_S_X_DATA;
    923a:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 92f4 <usb_d_ep_transfer+0x114>
    923e:	ea4f 1946 	mov.w	r9, r6, lsl #5
    9242:	eb0a 0309 	add.w	r3, sl, r9
    9246:	2203      	movs	r2, #3
    9248:	709a      	strb	r2, [r3, #2]
		atomic_leave_critical(&flags);
    924a:	a804      	add	r0, sp, #16
    924c:	4b2a      	ldr	r3, [pc, #168]	; (92f8 <usb_d_ep_transfer+0x118>)
    924e:	4798      	blx	r3
	if (ept->xfer.hdr.type == USB_EP_XTYPE_CTRL) {
    9250:	f81a 3009 	ldrb.w	r3, [sl, r9]
    9254:	b183      	cbz	r3, 9278 <usb_d_ep_transfer+0x98>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    9256:	7a22      	ldrb	r2, [r4, #8]
    9258:	3500      	adds	r5, #0
    925a:	bf18      	it	ne
    925c:	2501      	movne	r5, #1
	struct usb_d_transfer trans
    925e:	6823      	ldr	r3, [r4, #0]
    9260:	9301      	str	r3, [sp, #4]
    9262:	f8cd 8008 	str.w	r8, [sp, #8]
    9266:	f017 0f80 	tst.w	r7, #128	; 0x80
    926a:	d119      	bne.n	92a0 <usb_d_ep_transfer+0xc0>
    926c:	f002 030f 	and.w	r3, r2, #15
    9270:	e018      	b.n	92a4 <usb_d_ep_transfer+0xc4>
			return -USB_ERROR;
    9272:	f06f 000f 	mvn.w	r0, #15
    9276:	e7dd      	b.n	9234 <usb_d_ep_transfer+0x54>
		uint16_t req_len = USB_GET_wLength(ept->xfer.req);
    9278:	4b1e      	ldr	r3, [pc, #120]	; (92f4 <usb_d_ep_transfer+0x114>)
    927a:	eb03 1346 	add.w	r3, r3, r6, lsl #5
    927e:	7cda      	ldrb	r2, [r3, #19]
    9280:	7c9d      	ldrb	r5, [r3, #18]
    9282:	eb05 2502 	add.w	r5, r5, r2, lsl #8
    9286:	b2ad      	uxth	r5, r5
		if (req_len == 0) {
    9288:	b9a5      	cbnz	r5, 92b4 <usb_d_ep_transfer+0xd4>
			ept->xfer.hdr.state = USB_EP_S_X_STATUS;
    928a:	4b1a      	ldr	r3, [pc, #104]	; (92f4 <usb_d_ep_transfer+0x114>)
    928c:	eb03 1646 	add.w	r6, r3, r6, lsl #5
    9290:	2304      	movs	r3, #4
    9292:	70b3      	strb	r3, [r6, #2]
			len                 = 0;
    9294:	2300      	movs	r3, #0
			zlp                 = true;
    9296:	2501      	movs	r5, #1
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    9298:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    929a:	6821      	ldr	r1, [r4, #0]
    929c:	9101      	str	r1, [sp, #4]
    929e:	9302      	str	r3, [sp, #8]
    92a0:	f042 0380 	orr.w	r3, r2, #128	; 0x80
    92a4:	f88d 300c 	strb.w	r3, [sp, #12]
    92a8:	f88d 500d 	strb.w	r5, [sp, #13]
	return _usb_d_dev_ep_trans(&trans);
    92ac:	a801      	add	r0, sp, #4
    92ae:	4b13      	ldr	r3, [pc, #76]	; (92fc <usb_d_ep_transfer+0x11c>)
    92b0:	4798      	blx	r3
	return rc;
    92b2:	e7bf      	b.n	9234 <usb_d_ep_transfer+0x54>
    92b4:	4643      	mov	r3, r8
    92b6:	45a8      	cmp	r8, r5
    92b8:	bf28      	it	cs
    92ba:	462b      	movcs	r3, r5
			dir = (USB_GET_bmRequestType(ept->xfer.req) & USB_REQ_TYPE_IN);
    92bc:	4a0d      	ldr	r2, [pc, #52]	; (92f4 <usb_d_ep_transfer+0x114>)
    92be:	eb02 1646 	add.w	r6, r2, r6, lsl #5
			if (dir) {
    92c2:	f996 200c 	ldrsb.w	r2, [r6, #12]
    92c6:	2a00      	cmp	r2, #0
    92c8:	db05      	blt.n	92d6 <usb_d_ep_transfer+0xf6>
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    92ca:	7a22      	ldrb	r2, [r4, #8]
	struct usb_d_transfer trans
    92cc:	6821      	ldr	r1, [r4, #0]
    92ce:	9101      	str	r1, [sp, #4]
    92d0:	9302      	str	r3, [sp, #8]
	rc = _usb_d_trans(xfer->ep, dir, xfer->buf, len, zlp);
    92d2:	2500      	movs	r5, #0
    92d4:	e7ca      	b.n	926c <usb_d_ep_transfer+0x8c>
				zlp = (req_len > len);
    92d6:	429d      	cmp	r5, r3
    92d8:	bf94      	ite	ls
    92da:	2500      	movls	r5, #0
    92dc:	2501      	movhi	r5, #1
    92de:	e7db      	b.n	9298 <usb_d_ep_transfer+0xb8>
		return -USB_ERR_PARAM;
    92e0:	f06f 0011 	mvn.w	r0, #17
    92e4:	e7a6      	b.n	9234 <usb_d_ep_transfer+0x54>
			return USB_HALTED;
    92e6:	2002      	movs	r0, #2
    92e8:	e7a4      	b.n	9234 <usb_d_ep_transfer+0x54>
    92ea:	bf00      	nop
    92ec:	00008e09 	.word	0x00008e09
    92f0:	00007d81 	.word	0x00007d81
    92f4:	200007d8 	.word	0x200007d8
    92f8:	00007d8f 	.word	0x00007d8f
    92fc:	0000cea5 	.word	0x0000cea5

00009300 <usb_d_ep_get_status>:
	ept->xfer.hdr.state  = USB_EP_S_IDLE;
	ept->xfer.hdr.status = USB_XFER_ABORT;
}

int32_t usb_d_ep_get_status(const uint8_t ep, struct usb_d_ep_status *stat)
{
    9300:	b5f0      	push	{r4, r5, r6, r7, lr}
    9302:	b085      	sub	sp, #20
    9304:	4607      	mov	r7, r0
    9306:	460c      	mov	r4, r1
	int8_t                    ep_index = _usb_d_find_ep(ep);
    9308:	4b18      	ldr	r3, [pc, #96]	; (936c <usb_d_ep_get_status+0x6c>)
    930a:	4798      	blx	r3
	struct usb_d_ep *         ept      = &usb_d_inst.ep[ep_index];
	struct usb_d_trans_status tmp;
	uint8_t                   state = ept->xfer.hdr.state;
    930c:	4b18      	ldr	r3, [pc, #96]	; (9370 <usb_d_ep_get_status+0x70>)
    930e:	eb03 1340 	add.w	r3, r3, r0, lsl #5
    9312:	789e      	ldrb	r6, [r3, #2]
	if (ep_index < 0) {
    9314:	2800      	cmp	r0, #0
    9316:	db22      	blt.n	935e <usb_d_ep_get_status+0x5e>
    9318:	4605      	mov	r5, r0
		return -USB_ERR_PARAM;
	}
	if (stat) {
    931a:	b174      	cbz	r4, 933a <usb_d_ep_get_status+0x3a>
		/* Check transaction status if transferring data. */
		_usb_d_dev_ep_get_status(ep, &tmp);
    931c:	a901      	add	r1, sp, #4
    931e:	4638      	mov	r0, r7
    9320:	4b14      	ldr	r3, [pc, #80]	; (9374 <usb_d_ep_get_status+0x74>)
    9322:	4798      	blx	r3
		stat->ep    = ep;
    9324:	7027      	strb	r7, [r4, #0]
		stat->state = state;
    9326:	70e6      	strb	r6, [r4, #3]
		stat->code  = ept->xfer.hdr.status;
    9328:	4b11      	ldr	r3, [pc, #68]	; (9370 <usb_d_ep_get_status+0x70>)
    932a:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    932e:	78eb      	ldrb	r3, [r5, #3]
    9330:	7063      	strb	r3, [r4, #1]
		stat->count = tmp.count;
    9332:	9b02      	ldr	r3, [sp, #8]
    9334:	6063      	str	r3, [r4, #4]
		stat->size  = tmp.size;
    9336:	9b01      	ldr	r3, [sp, #4]
    9338:	60a3      	str	r3, [r4, #8]
	}
	switch (state) {
    933a:	2e06      	cmp	r6, #6
    933c:	d80d      	bhi.n	935a <usb_d_ep_get_status+0x5a>
    933e:	e8df f006 	tbb	[pc, r6]
    9342:	1109      	.short	0x1109
    9344:	040c0c0c 	.word	0x040c0c0c
    9348:	06          	.byte	0x06
    9349:	00          	.byte	0x00
	case USB_EP_S_IDLE:
		return USB_OK;
	case USB_EP_S_HALTED:
		return USB_HALTED;
    934a:	2002      	movs	r0, #2
    934c:	e00b      	b.n	9366 <usb_d_ep_get_status+0x66>
	case USB_EP_S_ERROR:
		return -USB_ERROR;
    934e:	f06f 000f 	mvn.w	r0, #15
    9352:	e008      	b.n	9366 <usb_d_ep_get_status+0x66>
	case USB_EP_S_DISABLED:
		return -USB_ERR_FUNC;
    9354:	f06f 0012 	mvn.w	r0, #18
    9358:	e005      	b.n	9366 <usb_d_ep_get_status+0x66>
	default:
		/* Busy */
		return USB_BUSY;
    935a:	2001      	movs	r0, #1
    935c:	e003      	b.n	9366 <usb_d_ep_get_status+0x66>
		return -USB_ERR_PARAM;
    935e:	f06f 0011 	mvn.w	r0, #17
    9362:	e000      	b.n	9366 <usb_d_ep_get_status+0x66>
		return USB_OK;
    9364:	2000      	movs	r0, #0
	}
}
    9366:	b005      	add	sp, #20
    9368:	bdf0      	pop	{r4, r5, r6, r7, pc}
    936a:	bf00      	nop
    936c:	00008e09 	.word	0x00008e09
    9370:	200007d8 	.word	0x200007d8
    9374:	0000d085 	.word	0x0000d085

00009378 <usb_d_ep_halt>:
	}
	return ERR_NONE;
}

int32_t usb_d_ep_halt(const uint8_t ep, const enum usb_ep_halt_ctrl ctrl)
{
    9378:	b538      	push	{r3, r4, r5, lr}
    937a:	4604      	mov	r4, r0
	if (ctrl == USB_EP_HALT_CLR) {
    937c:	b141      	cbz	r1, 9390 <usb_d_ep_halt+0x18>
		return _usb_d_ep_halt_clr(ep);
	} else if (ctrl == USB_EP_HALT_SET) {
    937e:	2901      	cmp	r1, #1
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_SET);
    9380:	bf0c      	ite	eq
    9382:	2101      	moveq	r1, #1
	} else {
		return _usb_d_dev_ep_stall(ep, USB_EP_STALL_GET);
    9384:	2102      	movne	r1, #2
    9386:	4b13      	ldr	r3, [pc, #76]	; (93d4 <usb_d_ep_halt+0x5c>)
    9388:	4798      	blx	r3
    938a:	4603      	mov	r3, r0
	}
}
    938c:	4618      	mov	r0, r3
    938e:	bd38      	pop	{r3, r4, r5, pc}
	int8_t           ep_index = _usb_d_find_ep(ep);
    9390:	4b11      	ldr	r3, [pc, #68]	; (93d8 <usb_d_ep_halt+0x60>)
    9392:	4798      	blx	r3
	if (ep_index < 0) {
    9394:	1e05      	subs	r5, r0, #0
    9396:	db19      	blt.n	93cc <usb_d_ep_halt+0x54>
	if (_usb_d_dev_ep_stall(ep, USB_EP_STALL_GET)) {
    9398:	2102      	movs	r1, #2
    939a:	4620      	mov	r0, r4
    939c:	4b0d      	ldr	r3, [pc, #52]	; (93d4 <usb_d_ep_halt+0x5c>)
    939e:	4798      	blx	r3
    93a0:	4603      	mov	r3, r0
    93a2:	2800      	cmp	r0, #0
    93a4:	d0f2      	beq.n	938c <usb_d_ep_halt+0x14>
		rc = _usb_d_dev_ep_stall(ep, USB_EP_STALL_CLR);
    93a6:	2100      	movs	r1, #0
    93a8:	4620      	mov	r0, r4
    93aa:	4b0a      	ldr	r3, [pc, #40]	; (93d4 <usb_d_ep_halt+0x5c>)
    93ac:	4798      	blx	r3
		if (rc < 0) {
    93ae:	1e03      	subs	r3, r0, #0
    93b0:	dbec      	blt.n	938c <usb_d_ep_halt+0x14>
		ept->xfer.hdr.state  = USB_EP_S_IDLE;
    93b2:	4b0a      	ldr	r3, [pc, #40]	; (93dc <usb_d_ep_halt+0x64>)
    93b4:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    93b8:	2201      	movs	r2, #1
    93ba:	709a      	strb	r2, [r3, #2]
		ept->xfer.hdr.status = USB_XFER_UNHALT;
    93bc:	2103      	movs	r1, #3
    93be:	70d9      	strb	r1, [r3, #3]
		ept->callbacks.xfer(ep, USB_XFER_UNHALT, NULL);
    93c0:	69db      	ldr	r3, [r3, #28]
    93c2:	2200      	movs	r2, #0
    93c4:	4620      	mov	r0, r4
    93c6:	4798      	blx	r3
	return ERR_NONE;
    93c8:	2300      	movs	r3, #0
    93ca:	e7df      	b.n	938c <usb_d_ep_halt+0x14>
		return -USB_ERR_PARAM;
    93cc:	f06f 0311 	mvn.w	r3, #17
    93d0:	e7dc      	b.n	938c <usb_d_ep_halt+0x14>
    93d2:	bf00      	nop
    93d4:	0000ccfd 	.word	0x0000ccfd
    93d8:	00008e09 	.word	0x00008e09
    93dc:	200007d8 	.word	0x200007d8

000093e0 <usb_d_ep_register_callback>:

void usb_d_ep_register_callback(const uint8_t ep, const enum usb_d_ep_cb_type type, const FUNC_PTR func)
{
    93e0:	b538      	push	{r3, r4, r5, lr}
    93e2:	460d      	mov	r5, r1
    93e4:	4614      	mov	r4, r2
	int8_t           ep_index = _usb_d_find_ep(ep);
    93e6:	4b0e      	ldr	r3, [pc, #56]	; (9420 <usb_d_ep_register_callback+0x40>)
    93e8:	4798      	blx	r3
	struct usb_d_ep *ept      = &usb_d_inst.ep[ep_index];
	FUNC_PTR         f        = func ? (FUNC_PTR)func : (FUNC_PTR)usb_d_dummy_cb_false;
    93ea:	4b0e      	ldr	r3, [pc, #56]	; (9424 <usb_d_ep_register_callback+0x44>)
    93ec:	2c00      	cmp	r4, #0
    93ee:	bf08      	it	eq
    93f0:	461c      	moveq	r4, r3
	if (ep_index < 0) {
    93f2:	2800      	cmp	r0, #0
    93f4:	db13      	blt.n	941e <usb_d_ep_register_callback+0x3e>
		return;
	}
	switch (type) {
    93f6:	2d01      	cmp	r5, #1
    93f8:	d008      	beq.n	940c <usb_d_ep_register_callback+0x2c>
    93fa:	b115      	cbz	r5, 9402 <usb_d_ep_register_callback+0x22>
    93fc:	2d02      	cmp	r5, #2
    93fe:	d00a      	beq.n	9416 <usb_d_ep_register_callback+0x36>
    9400:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_SETUP:
		ept->callbacks.req = (usb_d_ep_cb_setup_t)f;
    9402:	4b09      	ldr	r3, [pc, #36]	; (9428 <usb_d_ep_register_callback+0x48>)
    9404:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    9408:	6144      	str	r4, [r0, #20]
		break;
    940a:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_MORE:
		ept->callbacks.more = (usb_d_ep_cb_more_t)f;
    940c:	4b06      	ldr	r3, [pc, #24]	; (9428 <usb_d_ep_register_callback+0x48>)
    940e:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    9412:	6184      	str	r4, [r0, #24]
		break;
    9414:	bd38      	pop	{r3, r4, r5, pc}
	case USB_D_EP_CB_XFER:
		ept->callbacks.xfer = (usb_d_ep_cb_xfer_t)f;
    9416:	4b04      	ldr	r3, [pc, #16]	; (9428 <usb_d_ep_register_callback+0x48>)
    9418:	eb03 1040 	add.w	r0, r3, r0, lsl #5
    941c:	61c4      	str	r4, [r0, #28]
    941e:	bd38      	pop	{r3, r4, r5, pc}
    9420:	00008e09 	.word	0x00008e09
    9424:	00008e4d 	.word	0x00008e4d
    9428:	200007d8 	.word	0x200007d8

0000942c <assert>:
/**
 * \brief Assert function
 */
void assert(const bool condition, const char *const file, const int line)
{
	if (!(condition)) {
    942c:	b900      	cbnz	r0, 9430 <assert+0x4>
		__asm("BKPT #0");
    942e:	be00      	bkpt	0x0000
    9430:	4770      	bx	lr

00009432 <is_list_element>:
 * \brief Check whether element belongs to list
 */
bool is_list_element(const struct list_descriptor *const list, const void *const element)
{
	struct list_element *it;
	for (it = list->head; it; it = it->next) {
    9432:	6803      	ldr	r3, [r0, #0]
    9434:	b14b      	cbz	r3, 944a <is_list_element+0x18>
		if (it == element) {
    9436:	428b      	cmp	r3, r1
    9438:	d009      	beq.n	944e <is_list_element+0x1c>
	for (it = list->head; it; it = it->next) {
    943a:	681b      	ldr	r3, [r3, #0]
    943c:	b11b      	cbz	r3, 9446 <is_list_element+0x14>
		if (it == element) {
    943e:	4299      	cmp	r1, r3
    9440:	d1fb      	bne.n	943a <is_list_element+0x8>
			return true;
    9442:	2001      	movs	r0, #1
		}
	}

	return false;
}
    9444:	4770      	bx	lr
	return false;
    9446:	2000      	movs	r0, #0
    9448:	4770      	bx	lr
    944a:	2000      	movs	r0, #0
    944c:	4770      	bx	lr
			return true;
    944e:	2001      	movs	r0, #1
    9450:	4770      	bx	lr
	...

00009454 <list_insert_as_head>:

/**
 * \brief Insert an element as list head
 */
void list_insert_as_head(struct list_descriptor *const list, void *const element)
{
    9454:	b538      	push	{r3, r4, r5, lr}
    9456:	4604      	mov	r4, r0
    9458:	460d      	mov	r5, r1
	ASSERT(!is_list_element(list, element));
    945a:	4b06      	ldr	r3, [pc, #24]	; (9474 <list_insert_as_head+0x20>)
    945c:	4798      	blx	r3
    945e:	f080 0001 	eor.w	r0, r0, #1
    9462:	2239      	movs	r2, #57	; 0x39
    9464:	4904      	ldr	r1, [pc, #16]	; (9478 <list_insert_as_head+0x24>)
    9466:	b2c0      	uxtb	r0, r0
    9468:	4b04      	ldr	r3, [pc, #16]	; (947c <list_insert_as_head+0x28>)
    946a:	4798      	blx	r3

	((struct list_element *)element)->next = list->head;
    946c:	6823      	ldr	r3, [r4, #0]
    946e:	602b      	str	r3, [r5, #0]
	list->head                             = (struct list_element *)element;
    9470:	6025      	str	r5, [r4, #0]
    9472:	bd38      	pop	{r3, r4, r5, pc}
    9474:	00009433 	.word	0x00009433
    9478:	0001131c 	.word	0x0001131c
    947c:	0000942d 	.word	0x0000942d

00009480 <list_insert_after>:
/**
 * \brief Insert an element after the given list element
 */
void list_insert_after(void *const after, void *const element)
{
	((struct list_element *)element)->next = ((struct list_element *)after)->next;
    9480:	6803      	ldr	r3, [r0, #0]
    9482:	600b      	str	r3, [r1, #0]
	((struct list_element *)after)->next   = (struct list_element *)element;
    9484:	6001      	str	r1, [r0, #0]
    9486:	4770      	bx	lr

00009488 <list_insert_at_end>:

/**
 * \brief Insert an element at list end
 */
void list_insert_at_end(struct list_descriptor *const list, void *const element)
{
    9488:	b570      	push	{r4, r5, r6, lr}
    948a:	4605      	mov	r5, r0
    948c:	460e      	mov	r6, r1
	struct list_element *it = list->head;
    948e:	6804      	ldr	r4, [r0, #0]

	ASSERT(!is_list_element(list, element));
    9490:	4b0a      	ldr	r3, [pc, #40]	; (94bc <list_insert_at_end+0x34>)
    9492:	4798      	blx	r3
    9494:	f080 0001 	eor.w	r0, r0, #1
    9498:	224f      	movs	r2, #79	; 0x4f
    949a:	4909      	ldr	r1, [pc, #36]	; (94c0 <list_insert_at_end+0x38>)
    949c:	b2c0      	uxtb	r0, r0
    949e:	4b09      	ldr	r3, [pc, #36]	; (94c4 <list_insert_at_end+0x3c>)
    94a0:	4798      	blx	r3

	if (!list->head) {
    94a2:	682b      	ldr	r3, [r5, #0]
    94a4:	b91b      	cbnz	r3, 94ae <list_insert_at_end+0x26>
		list->head                             = (struct list_element *)element;
    94a6:	602e      	str	r6, [r5, #0]
		((struct list_element *)element)->next = NULL;
    94a8:	6033      	str	r3, [r6, #0]
		return;
    94aa:	bd70      	pop	{r4, r5, r6, pc}
	}

	while (it->next) {
		it = it->next;
    94ac:	461c      	mov	r4, r3
	while (it->next) {
    94ae:	6823      	ldr	r3, [r4, #0]
    94b0:	2b00      	cmp	r3, #0
    94b2:	d1fb      	bne.n	94ac <list_insert_at_end+0x24>
	}
	it->next                               = (struct list_element *)element;
    94b4:	6026      	str	r6, [r4, #0]
	((struct list_element *)element)->next = NULL;
    94b6:	6033      	str	r3, [r6, #0]
    94b8:	bd70      	pop	{r4, r5, r6, pc}
    94ba:	bf00      	nop
    94bc:	00009433 	.word	0x00009433
    94c0:	0001131c 	.word	0x0001131c
    94c4:	0000942d 	.word	0x0000942d

000094c8 <list_remove_head>:
/**
 * \brief Removes list head
 */
void *list_remove_head(struct list_descriptor *const list)
{
	if (list->head) {
    94c8:	6803      	ldr	r3, [r0, #0]
    94ca:	b10b      	cbz	r3, 94d0 <list_remove_head+0x8>
		struct list_element *tmp = list->head;

		list->head = list->head->next;
    94cc:	681a      	ldr	r2, [r3, #0]
    94ce:	6002      	str	r2, [r0, #0]
		return (void *)tmp;
	}

	return NULL;
}
    94d0:	4618      	mov	r0, r3
    94d2:	4770      	bx	lr

000094d4 <ringbuffer_init>:

/**
 * \brief Ringbuffer init
 */
int32_t ringbuffer_init(struct ringbuffer *const rb, void *buf, uint32_t size)
{
    94d4:	b570      	push	{r4, r5, r6, lr}
    94d6:	460e      	mov	r6, r1
    94d8:	4615      	mov	r5, r2
	ASSERT(rb && buf && size);
    94da:	4604      	mov	r4, r0
    94dc:	b178      	cbz	r0, 94fe <ringbuffer_init+0x2a>
    94de:	b181      	cbz	r1, 9502 <ringbuffer_init+0x2e>
    94e0:	b1a2      	cbz	r2, 950c <ringbuffer_init+0x38>
    94e2:	2001      	movs	r0, #1
    94e4:	2228      	movs	r2, #40	; 0x28
    94e6:	490d      	ldr	r1, [pc, #52]	; (951c <ringbuffer_init+0x48>)
    94e8:	4b0d      	ldr	r3, [pc, #52]	; (9520 <ringbuffer_init+0x4c>)
    94ea:	4798      	blx	r3

	/*
	 * buf size must be aligned to power of 2
	 */
	if ((size & (size - 1)) != 0) {
    94ec:	1e6b      	subs	r3, r5, #1
    94ee:	421d      	tst	r5, r3
    94f0:	d109      	bne.n	9506 <ringbuffer_init+0x32>
		return ERR_INVALID_ARG;
	}

	/* size - 1 is faster in calculation */
	rb->size        = size - 1;
    94f2:	6063      	str	r3, [r4, #4]
	rb->read_index  = 0;
    94f4:	2000      	movs	r0, #0
    94f6:	60a0      	str	r0, [r4, #8]
	rb->write_index = rb->read_index;
    94f8:	60e0      	str	r0, [r4, #12]
	rb->buf         = (uint8_t *)buf;
    94fa:	6026      	str	r6, [r4, #0]

	return ERR_NONE;
    94fc:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    94fe:	2000      	movs	r0, #0
    9500:	e7f0      	b.n	94e4 <ringbuffer_init+0x10>
    9502:	2000      	movs	r0, #0
    9504:	e7ee      	b.n	94e4 <ringbuffer_init+0x10>
		return ERR_INVALID_ARG;
    9506:	f06f 000c 	mvn.w	r0, #12
    950a:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(rb && buf && size);
    950c:	2228      	movs	r2, #40	; 0x28
    950e:	4903      	ldr	r1, [pc, #12]	; (951c <ringbuffer_init+0x48>)
    9510:	2000      	movs	r0, #0
    9512:	4b03      	ldr	r3, [pc, #12]	; (9520 <ringbuffer_init+0x4c>)
    9514:	4798      	blx	r3
	if ((size & (size - 1)) != 0) {
    9516:	1e6b      	subs	r3, r5, #1
    9518:	e7eb      	b.n	94f2 <ringbuffer_init+0x1e>
    951a:	bf00      	nop
    951c:	0001133c 	.word	0x0001133c
    9520:	0000942d 	.word	0x0000942d

00009524 <ringbuffer_get>:
/**
 * \brief Get one byte from ringbuffer
 *
 */
int32_t ringbuffer_get(struct ringbuffer *const rb, uint8_t *data)
{
    9524:	b538      	push	{r3, r4, r5, lr}
    9526:	460d      	mov	r5, r1
	ASSERT(rb && data);
    9528:	4604      	mov	r4, r0
    952a:	b1a0      	cbz	r0, 9556 <ringbuffer_get+0x32>
    952c:	1c08      	adds	r0, r1, #0
    952e:	bf18      	it	ne
    9530:	2001      	movne	r0, #1
    9532:	2240      	movs	r2, #64	; 0x40
    9534:	490a      	ldr	r1, [pc, #40]	; (9560 <ringbuffer_get+0x3c>)
    9536:	4b0b      	ldr	r3, [pc, #44]	; (9564 <ringbuffer_get+0x40>)
    9538:	4798      	blx	r3

	if (rb->write_index != rb->read_index) {
    953a:	68a3      	ldr	r3, [r4, #8]
    953c:	68e2      	ldr	r2, [r4, #12]
    953e:	429a      	cmp	r2, r3
    9540:	d00b      	beq.n	955a <ringbuffer_get+0x36>
		*data = rb->buf[rb->read_index & rb->size];
    9542:	6862      	ldr	r2, [r4, #4]
    9544:	4013      	ands	r3, r2
    9546:	6822      	ldr	r2, [r4, #0]
    9548:	5cd3      	ldrb	r3, [r2, r3]
    954a:	702b      	strb	r3, [r5, #0]
		rb->read_index++;
    954c:	68a3      	ldr	r3, [r4, #8]
    954e:	3301      	adds	r3, #1
    9550:	60a3      	str	r3, [r4, #8]
		return ERR_NONE;
    9552:	2000      	movs	r0, #0
    9554:	bd38      	pop	{r3, r4, r5, pc}
    9556:	2000      	movs	r0, #0
    9558:	e7eb      	b.n	9532 <ringbuffer_get+0xe>
	}

	return ERR_NOT_FOUND;
    955a:	f06f 0009 	mvn.w	r0, #9
}
    955e:	bd38      	pop	{r3, r4, r5, pc}
    9560:	0001133c 	.word	0x0001133c
    9564:	0000942d 	.word	0x0000942d

00009568 <ringbuffer_put>:
/**
 * \brief Put one byte to ringbuffer
 *
 */
int32_t ringbuffer_put(struct ringbuffer *const rb, uint8_t data)
{
    9568:	b538      	push	{r3, r4, r5, lr}
    956a:	460d      	mov	r5, r1
	ASSERT(rb);
    956c:	4604      	mov	r4, r0
    956e:	2251      	movs	r2, #81	; 0x51
    9570:	490b      	ldr	r1, [pc, #44]	; (95a0 <ringbuffer_put+0x38>)
    9572:	3000      	adds	r0, #0
    9574:	bf18      	it	ne
    9576:	2001      	movne	r0, #1
    9578:	4b0a      	ldr	r3, [pc, #40]	; (95a4 <ringbuffer_put+0x3c>)
    957a:	4798      	blx	r3

	rb->buf[rb->write_index & rb->size] = data;
    957c:	68e3      	ldr	r3, [r4, #12]
    957e:	6862      	ldr	r2, [r4, #4]
    9580:	4013      	ands	r3, r2
    9582:	6822      	ldr	r2, [r4, #0]
    9584:	54d5      	strb	r5, [r2, r3]

	/*
	 * buffer full strategy: new data will overwrite the oldest data in
	 * the buffer
	 */
	if ((rb->write_index - rb->read_index) > rb->size) {
    9586:	68e3      	ldr	r3, [r4, #12]
    9588:	6861      	ldr	r1, [r4, #4]
    958a:	68a2      	ldr	r2, [r4, #8]
    958c:	1a9a      	subs	r2, r3, r2
    958e:	428a      	cmp	r2, r1
		rb->read_index = rb->write_index - rb->size;
    9590:	bf84      	itt	hi
    9592:	1a59      	subhi	r1, r3, r1
    9594:	60a1      	strhi	r1, [r4, #8]
	}

	rb->write_index++;
    9596:	3301      	adds	r3, #1
    9598:	60e3      	str	r3, [r4, #12]

	return ERR_NONE;
}
    959a:	2000      	movs	r0, #0
    959c:	bd38      	pop	{r3, r4, r5, pc}
    959e:	bf00      	nop
    95a0:	0001133c 	.word	0x0001133c
    95a4:	0000942d 	.word	0x0000942d

000095a8 <ringbuffer_num>:

/**
 * \brief Return the element number of ringbuffer
 */
uint32_t ringbuffer_num(const struct ringbuffer *const rb)
{
    95a8:	b510      	push	{r4, lr}
	ASSERT(rb);
    95aa:	4604      	mov	r4, r0
    95ac:	2267      	movs	r2, #103	; 0x67
    95ae:	4905      	ldr	r1, [pc, #20]	; (95c4 <ringbuffer_num+0x1c>)
    95b0:	3000      	adds	r0, #0
    95b2:	bf18      	it	ne
    95b4:	2001      	movne	r0, #1
    95b6:	4b04      	ldr	r3, [pc, #16]	; (95c8 <ringbuffer_num+0x20>)
    95b8:	4798      	blx	r3

	return rb->write_index - rb->read_index;
    95ba:	68e0      	ldr	r0, [r4, #12]
    95bc:	68a3      	ldr	r3, [r4, #8]
}
    95be:	1ac0      	subs	r0, r0, r3
    95c0:	bd10      	pop	{r4, pc}
    95c2:	bf00      	nop
    95c4:	0001133c 	.word	0x0001133c
    95c8:	0000942d 	.word	0x0000942d

000095cc <_sbrk>:

/**
 * \brief Replacement of C library of _sbrk
 */
extern caddr_t _sbrk(int incr)
{
    95cc:	4603      	mov	r3, r0
	static unsigned char *heap = NULL;
	unsigned char *       prev_heap;

	if (heap == NULL) {
    95ce:	4a06      	ldr	r2, [pc, #24]	; (95e8 <_sbrk+0x1c>)
    95d0:	6812      	ldr	r2, [r2, #0]
    95d2:	b122      	cbz	r2, 95de <_sbrk+0x12>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
    95d4:	4a04      	ldr	r2, [pc, #16]	; (95e8 <_sbrk+0x1c>)
    95d6:	6810      	ldr	r0, [r2, #0]

	heap += incr;
    95d8:	4403      	add	r3, r0
    95da:	6013      	str	r3, [r2, #0]

	return (caddr_t)prev_heap;
}
    95dc:	4770      	bx	lr
		heap = (unsigned char *)&_end;
    95de:	4903      	ldr	r1, [pc, #12]	; (95ec <_sbrk+0x20>)
    95e0:	4a01      	ldr	r2, [pc, #4]	; (95e8 <_sbrk+0x1c>)
    95e2:	6011      	str	r1, [r2, #0]
    95e4:	e7f6      	b.n	95d4 <_sbrk+0x8>
    95e6:	bf00      	nop
    95e8:	20000978 	.word	0x20000978
    95ec:	20024340 	.word	0x20024340

000095f0 <_close>:
 */
extern int _close(int file)
{
	(void)file;
	return -1;
}
    95f0:	f04f 30ff 	mov.w	r0, #4294967295
    95f4:	4770      	bx	lr

000095f6 <_fstat>:
 * \brief Replacement of C library of _fstat
 */
extern int _fstat(int file, struct stat *st)
{
	(void)file;
	st->st_mode = S_IFCHR;
    95f6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    95fa:	604b      	str	r3, [r1, #4]

	return 0;
}
    95fc:	2000      	movs	r0, #0
    95fe:	4770      	bx	lr

00009600 <_isatty>:
 */
extern int _isatty(int file)
{
	(void)file;
	return 1;
}
    9600:	2001      	movs	r0, #1
    9602:	4770      	bx	lr

00009604 <_lseek>:
 */
extern int _lseek(int file, int ptr, int dir)
{
	(void)file, (void)ptr, (void)dir;
	return 0;
}
    9604:	2000      	movs	r0, #0
    9606:	4770      	bx	lr

00009608 <_adc_get_irq_num>:
/**
 * \brief Retrieve ordinal number of the given adc hardware instance
 */
static uint8_t _adc_get_hardware_index(const void *const hw)
{
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    9608:	6940      	ldr	r0, [r0, #20]
    960a:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    960e:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    9612:	0a80      	lsrs	r0, r0, #10
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _adc_get_irq_num(const struct _adc_async_device *const device)
{

	return ADC0_0_IRQn + (_adc_get_hardware_index(device->hw) << 1);
    9614:	0040      	lsls	r0, r0, #1
    9616:	3076      	adds	r0, #118	; 0x76
}
    9618:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    961c:	4770      	bx	lr
	...

00009620 <_adc_init>:
	};
}

static inline bool hri_adc_is_syncing(const void *const hw, hri_adc_syncbusy_reg_t reg)
{
	return ((Adc *)hw)->SYNCBUSY.reg & reg;
    9620:	6b03      	ldr	r3, [r0, #48]	; 0x30
 * \param[in] i The number of hardware instance
 */
static int32_t _adc_init(void *const hw, const uint8_t i)
{

	if (!hri_adc_is_syncing(hw, ADC_SYNCBUSY_SWRST)) {
    9622:	f013 0f01 	tst.w	r3, #1
    9626:	d11b      	bne.n	9660 <_adc_init+0x40>
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    9628:	6b03      	ldr	r3, [r0, #48]	; 0x30
    962a:	f013 0f03 	tst.w	r3, #3
    962e:	d1fb      	bne.n	9628 <_adc_init+0x8>

static inline hri_adc_ctrla_reg_t hri_adc_get_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t mask)
{
	uint16_t tmp;
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST | ADC_SYNCBUSY_ENABLE);
	tmp = ((Adc *)hw)->CTRLA.reg;
    9630:	8803      	ldrh	r3, [r0, #0]
		if (hri_adc_get_CTRLA_reg(hw, ADC_CTRLA_ENABLE)) {
    9632:	f013 0f02 	tst.w	r3, #2
    9636:	d00d      	beq.n	9654 <_adc_init+0x34>
	((Adc *)hw)->CTRLA.reg &= ~ADC_CTRLA_ENABLE;
    9638:	8803      	ldrh	r3, [r0, #0]
    963a:	f023 0302 	bic.w	r3, r3, #2
    963e:	041b      	lsls	r3, r3, #16
    9640:	0c1b      	lsrs	r3, r3, #16
    9642:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    9644:	6b03      	ldr	r3, [r0, #48]	; 0x30
    9646:	f013 0f03 	tst.w	r3, #3
    964a:	d1fb      	bne.n	9644 <_adc_init+0x24>
    964c:	6b03      	ldr	r3, [r0, #48]	; 0x30
    964e:	f013 0f02 	tst.w	r3, #2
    9652:	d1fb      	bne.n	964c <_adc_init+0x2c>
}

static inline void hri_adc_write_CTRLA_reg(const void *const hw, hri_adc_ctrla_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLA.reg = data;
    9654:	2301      	movs	r3, #1
    9656:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    9658:	6b03      	ldr	r3, [r0, #48]	; 0x30
    965a:	f013 0f03 	tst.w	r3, #3
    965e:	d1fb      	bne.n	9658 <_adc_init+0x38>
    9660:	6b03      	ldr	r3, [r0, #48]	; 0x30
    9662:	f013 0f01 	tst.w	r3, #1
    9666:	d1fb      	bne.n	9660 <_adc_init+0x40>
		}
		hri_adc_write_CTRLA_reg(hw, ADC_CTRLA_SWRST);
	}
	hri_adc_wait_for_sync(hw, ADC_SYNCBUSY_SWRST);

	hri_adc_write_CTRLB_reg(hw, _adcs[i].ctrl_b);
    9668:	2316      	movs	r3, #22
    966a:	4a37      	ldr	r2, [pc, #220]	; (9748 <_adc_init+0x128>)
    966c:	fb03 2301 	mla	r3, r3, r1, r2
    9670:	889b      	ldrh	r3, [r3, #4]
}

static inline void hri_adc_write_CTRLB_reg(const void *const hw, hri_adc_ctrlb_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->CTRLB.reg = data;
    9672:	80c3      	strh	r3, [r0, #6]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    9674:	6b03      	ldr	r3, [r0, #48]	; 0x30
    9676:	f3c3 030b 	ubfx	r3, r3, #0, #12
    967a:	2b00      	cmp	r3, #0
    967c:	d1fa      	bne.n	9674 <_adc_init+0x54>
	hri_adc_write_REFCTRL_reg(hw, _adcs[i].ref_ctrl);
    967e:	2316      	movs	r3, #22
    9680:	4a31      	ldr	r2, [pc, #196]	; (9748 <_adc_init+0x128>)
    9682:	fb03 2301 	mla	r3, r3, r1, r2
    9686:	799b      	ldrb	r3, [r3, #6]
}

static inline void hri_adc_write_REFCTRL_reg(const void *const hw, hri_adc_refctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->REFCTRL.reg = data;
    9688:	7203      	strb	r3, [r0, #8]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    968a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    968c:	f3c3 030b 	ubfx	r3, r3, #0, #12
    9690:	2b00      	cmp	r3, #0
    9692:	d1fa      	bne.n	968a <_adc_init+0x6a>
	hri_adc_write_EVCTRL_reg(hw, _adcs[i].ev_ctrl);
    9694:	2316      	movs	r3, #22
    9696:	4a2c      	ldr	r2, [pc, #176]	; (9748 <_adc_init+0x128>)
    9698:	fb03 2301 	mla	r3, r3, r1, r2
    969c:	79da      	ldrb	r2, [r3, #7]
	((Adc *)hw)->EVCTRL.reg = data;
    969e:	7082      	strb	r2, [r0, #2]
	hri_adc_write_INPUTCTRL_reg(hw, _adcs[i].input_ctrl);
    96a0:	891b      	ldrh	r3, [r3, #8]
	((Adc *)hw)->INPUTCTRL.reg = data;
    96a2:	8083      	strh	r3, [r0, #4]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    96a4:	6b03      	ldr	r3, [r0, #48]	; 0x30
    96a6:	f3c3 030b 	ubfx	r3, r3, #0, #12
    96aa:	2b00      	cmp	r3, #0
    96ac:	d1fa      	bne.n	96a4 <_adc_init+0x84>
	hri_adc_write_AVGCTRL_reg(hw, _adcs[i].avg_ctrl);
    96ae:	2316      	movs	r3, #22
    96b0:	4a25      	ldr	r2, [pc, #148]	; (9748 <_adc_init+0x128>)
    96b2:	fb03 2301 	mla	r3, r3, r1, r2
    96b6:	7a9b      	ldrb	r3, [r3, #10]
}

static inline void hri_adc_write_AVGCTRL_reg(const void *const hw, hri_adc_avgctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->AVGCTRL.reg = data;
    96b8:	7283      	strb	r3, [r0, #10]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    96ba:	6b03      	ldr	r3, [r0, #48]	; 0x30
    96bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
    96c0:	2b00      	cmp	r3, #0
    96c2:	d1fa      	bne.n	96ba <_adc_init+0x9a>
	hri_adc_write_SAMPCTRL_reg(hw, _adcs[i].samp_ctrl);
    96c4:	2316      	movs	r3, #22
    96c6:	4a20      	ldr	r2, [pc, #128]	; (9748 <_adc_init+0x128>)
    96c8:	fb03 2301 	mla	r3, r3, r1, r2
    96cc:	7adb      	ldrb	r3, [r3, #11]
}

static inline void hri_adc_write_SAMPCTRL_reg(const void *const hw, hri_adc_sampctrl_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SAMPCTRL.reg = data;
    96ce:	72c3      	strb	r3, [r0, #11]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    96d0:	6b03      	ldr	r3, [r0, #48]	; 0x30
    96d2:	f3c3 030b 	ubfx	r3, r3, #0, #12
    96d6:	2b00      	cmp	r3, #0
    96d8:	d1fa      	bne.n	96d0 <_adc_init+0xb0>
	hri_adc_write_WINLT_reg(hw, _adcs[i].win_lt);
    96da:	2316      	movs	r3, #22
    96dc:	4a1a      	ldr	r2, [pc, #104]	; (9748 <_adc_init+0x128>)
    96de:	fb03 2301 	mla	r3, r3, r1, r2
    96e2:	899b      	ldrh	r3, [r3, #12]
}

static inline void hri_adc_write_WINLT_reg(const void *const hw, hri_adc_winlt_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINLT.reg = data;
    96e4:	8183      	strh	r3, [r0, #12]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    96e6:	6b03      	ldr	r3, [r0, #48]	; 0x30
    96e8:	f013 0f80 	tst.w	r3, #128	; 0x80
    96ec:	d1fb      	bne.n	96e6 <_adc_init+0xc6>
	hri_adc_write_WINUT_reg(hw, _adcs[i].win_ut);
    96ee:	2316      	movs	r3, #22
    96f0:	4a15      	ldr	r2, [pc, #84]	; (9748 <_adc_init+0x128>)
    96f2:	fb03 2301 	mla	r3, r3, r1, r2
    96f6:	89db      	ldrh	r3, [r3, #14]
}

static inline void hri_adc_write_WINUT_reg(const void *const hw, hri_adc_winut_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->WINUT.reg = data;
    96f8:	81c3      	strh	r3, [r0, #14]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    96fa:	6b03      	ldr	r3, [r0, #48]	; 0x30
    96fc:	f413 7f80 	tst.w	r3, #256	; 0x100
    9700:	d1fb      	bne.n	96fa <_adc_init+0xda>
	hri_adc_write_GAINCORR_reg(hw, _adcs[i].gain_corr);
    9702:	2316      	movs	r3, #22
    9704:	4a10      	ldr	r2, [pc, #64]	; (9748 <_adc_init+0x128>)
    9706:	fb03 2301 	mla	r3, r3, r1, r2
    970a:	8a1b      	ldrh	r3, [r3, #16]
}

static inline void hri_adc_write_GAINCORR_reg(const void *const hw, hri_adc_gaincorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->GAINCORR.reg = data;
    970c:	8203      	strh	r3, [r0, #16]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    970e:	6b03      	ldr	r3, [r0, #48]	; 0x30
    9710:	f413 7f00 	tst.w	r3, #512	; 0x200
    9714:	d1fb      	bne.n	970e <_adc_init+0xee>
	hri_adc_write_OFFSETCORR_reg(hw, _adcs[i].offset_corr);
    9716:	2316      	movs	r3, #22
    9718:	4a0b      	ldr	r2, [pc, #44]	; (9748 <_adc_init+0x128>)
    971a:	fb03 2301 	mla	r3, r3, r1, r2
    971e:	8a5b      	ldrh	r3, [r3, #18]
}

static inline void hri_adc_write_OFFSETCORR_reg(const void *const hw, hri_adc_offsetcorr_reg_t data)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->OFFSETCORR.reg = data;
    9720:	8243      	strh	r3, [r0, #18]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    9722:	6b03      	ldr	r3, [r0, #48]	; 0x30
    9724:	f413 6f80 	tst.w	r3, #1024	; 0x400
    9728:	d1fb      	bne.n	9722 <_adc_init+0x102>
	hri_adc_write_DBGCTRL_reg(hw, _adcs[i].dbg_ctrl);
    972a:	2216      	movs	r2, #22
    972c:	4b06      	ldr	r3, [pc, #24]	; (9748 <_adc_init+0x128>)
    972e:	fb02 3101 	mla	r1, r2, r1, r3
    9732:	7d0b      	ldrb	r3, [r1, #20]
	((Adc *)hw)->DBGCTRL.reg = data;
    9734:	70c3      	strb	r3, [r0, #3]
	hri_adc_write_CTRLA_reg(hw, _adcs[i].ctrl_a);
    9736:	884b      	ldrh	r3, [r1, #2]
	((Adc *)hw)->CTRLA.reg = data;
    9738:	8003      	strh	r3, [r0, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    973a:	6b03      	ldr	r3, [r0, #48]	; 0x30
    973c:	f013 0f03 	tst.w	r3, #3
    9740:	d1fb      	bne.n	973a <_adc_init+0x11a>

	return ERR_NONE;
}
    9742:	2000      	movs	r0, #0
    9744:	4770      	bx	lr
    9746:	bf00      	nop
    9748:	00011360 	.word	0x00011360

0000974c <_adc_interrupt_handler>:
 * \internal ADC interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _adc_interrupt_handler(struct _adc_async_device *device)
{
    974c:	b508      	push	{r3, lr}
	void *const hw      = device->hw;
    974e:	6942      	ldr	r2, [r0, #20]
	return ((Adc *)hw)->INTFLAG.reg;
    9750:	f892 102e 	ldrb.w	r1, [r2, #46]	; 0x2e
	return ((Adc *)hw)->INTENSET.reg;
    9754:	f892 302d 	ldrb.w	r3, [r2, #45]	; 0x2d
	uint8_t     intflag = hri_adc_read_INTFLAG_reg(hw);
	intflag &= hri_adc_read_INTEN_reg(hw);
    9758:	400b      	ands	r3, r1
	if (intflag & ADC_INTFLAG_RESRDY) {
    975a:	f013 0f01 	tst.w	r3, #1
    975e:	d106      	bne.n	976e <_adc_interrupt_handler+0x22>
		hri_adc_clear_interrupt_RESRDY_bit(hw);
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
	} else if (intflag & ADC_INTFLAG_OVERRUN) {
    9760:	f013 0f02 	tst.w	r3, #2
    9764:	d10d      	bne.n	9782 <_adc_interrupt_handler+0x36>
		hri_adc_clear_interrupt_OVERRUN_bit(hw);
		device->adc_async_cb.error_cb(device, 0);
	} else if (intflag & ADC_INTFLAG_WINMON) {
    9766:	f013 0f04 	tst.w	r3, #4
    976a:	d111      	bne.n	9790 <_adc_interrupt_handler+0x44>
    976c:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_RESRDY;
    976e:	2301      	movs	r3, #1
    9770:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
	return ((Adc *)hw)->RESULT.reg;
    9774:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
		device->adc_async_ch_cb.convert_done(device, 0, hri_adc_read_RESULT_reg(hw));
    9778:	6883      	ldr	r3, [r0, #8]
    977a:	b292      	uxth	r2, r2
    977c:	2100      	movs	r1, #0
    977e:	4798      	blx	r3
    9780:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_OVERRUN;
    9782:	2302      	movs	r3, #2
    9784:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		device->adc_async_cb.error_cb(device, 0);
    9788:	6843      	ldr	r3, [r0, #4]
    978a:	2100      	movs	r1, #0
    978c:	4798      	blx	r3
    978e:	bd08      	pop	{r3, pc}
	((Adc *)hw)->INTFLAG.reg = ADC_INTFLAG_WINMON;
    9790:	2304      	movs	r3, #4
    9792:	f882 302e 	strb.w	r3, [r2, #46]	; 0x2e
		hri_adc_clear_interrupt_WINMON_bit(hw);
		device->adc_async_cb.window_cb(device, 0);
    9796:	6803      	ldr	r3, [r0, #0]
    9798:	2100      	movs	r1, #0
    979a:	4798      	blx	r3
	}
}
    979c:	e7e6      	b.n	976c <_adc_interrupt_handler+0x20>
	...

000097a0 <_adc_get_regs>:
	return ((uint32_t)hw - (uint32_t)ADC0) >> 10;
    97a0:	f100 403d 	add.w	r0, r0, #3170893824	; 0xbd000000
    97a4:	f5a0 50e0 	sub.w	r0, r0, #7168	; 0x1c00
    97a8:	f3c0 2087 	ubfx	r0, r0, #10, #8
		if (_adcs[i].number == n) {
    97ac:	b148      	cbz	r0, 97c2 <_adc_get_regs+0x22>
    97ae:	2801      	cmp	r0, #1
    97b0:	d009      	beq.n	97c6 <_adc_get_regs+0x26>
{
    97b2:	b508      	push	{r3, lr}
	ASSERT(false);
    97b4:	228c      	movs	r2, #140	; 0x8c
    97b6:	4905      	ldr	r1, [pc, #20]	; (97cc <_adc_get_regs+0x2c>)
    97b8:	2000      	movs	r0, #0
    97ba:	4b05      	ldr	r3, [pc, #20]	; (97d0 <_adc_get_regs+0x30>)
    97bc:	4798      	blx	r3
	return 0;
    97be:	2000      	movs	r0, #0
    97c0:	bd08      	pop	{r3, pc}
	for (i = 0; i < sizeof(_adcs) / sizeof(struct adc_configuration); i++) {
    97c2:	2000      	movs	r0, #0
    97c4:	4770      	bx	lr
    97c6:	2001      	movs	r0, #1
    97c8:	4770      	bx	lr
    97ca:	bf00      	nop
    97cc:	0001138c 	.word	0x0001138c
    97d0:	0000942d 	.word	0x0000942d

000097d4 <_adc_async_init>:
{
    97d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    97d8:	460c      	mov	r4, r1
	ASSERT(device);
    97da:	4605      	mov	r5, r0
    97dc:	22e6      	movs	r2, #230	; 0xe6
    97de:	493b      	ldr	r1, [pc, #236]	; (98cc <_adc_async_init+0xf8>)
    97e0:	3000      	adds	r0, #0
    97e2:	bf18      	it	ne
    97e4:	2001      	movne	r0, #1
    97e6:	4b3a      	ldr	r3, [pc, #232]	; (98d0 <_adc_async_init+0xfc>)
    97e8:	4798      	blx	r3
	init_status = _adc_init(hw, _adc_get_regs((uint32_t)hw));
    97ea:	4620      	mov	r0, r4
    97ec:	4b39      	ldr	r3, [pc, #228]	; (98d4 <_adc_async_init+0x100>)
    97ee:	4798      	blx	r3
    97f0:	4601      	mov	r1, r0
    97f2:	4620      	mov	r0, r4
    97f4:	4b38      	ldr	r3, [pc, #224]	; (98d8 <_adc_async_init+0x104>)
    97f6:	4798      	blx	r3
	if (init_status) {
    97f8:	4606      	mov	r6, r0
    97fa:	b110      	cbz	r0, 9802 <_adc_async_init+0x2e>
}
    97fc:	4630      	mov	r0, r6
    97fe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	device->hw = hw;
    9802:	616c      	str	r4, [r5, #20]
	if (hw == ADC0) {
    9804:	4b35      	ldr	r3, [pc, #212]	; (98dc <_adc_async_init+0x108>)
    9806:	429c      	cmp	r4, r3
    9808:	d05c      	beq.n	98c4 <_adc_async_init+0xf0>
	if (hw == ADC1) {
    980a:	4b35      	ldr	r3, [pc, #212]	; (98e0 <_adc_async_init+0x10c>)
    980c:	429c      	cmp	r4, r3
		_adc1_dev = dev;
    980e:	bf04      	itt	eq
    9810:	4b34      	ldreq	r3, [pc, #208]	; (98e4 <_adc_async_init+0x110>)
    9812:	605d      	streq	r5, [r3, #4]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 0);
    9814:	4628      	mov	r0, r5
    9816:	4f34      	ldr	r7, [pc, #208]	; (98e8 <_adc_async_init+0x114>)
    9818:	47b8      	blx	r7
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    981a:	0943      	lsrs	r3, r0, #5
    981c:	f000 001f 	and.w	r0, r0, #31
    9820:	2401      	movs	r4, #1
    9822:	fa04 f000 	lsl.w	r0, r4, r0
    9826:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 98ec <_adc_async_init+0x118>
    982a:	3320      	adds	r3, #32
    982c:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    9830:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    9834:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 0);
    9838:	4628      	mov	r0, r5
    983a:	47b8      	blx	r7
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    983c:	0943      	lsrs	r3, r0, #5
    983e:	f000 001f 	and.w	r0, r0, #31
    9842:	fa04 f000 	lsl.w	r0, r4, r0
    9846:	3360      	adds	r3, #96	; 0x60
    9848:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 0);
    984c:	4628      	mov	r0, r5
    984e:	47b8      	blx	r7
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    9850:	0943      	lsrs	r3, r0, #5
    9852:	f000 001f 	and.w	r0, r0, #31
    9856:	4084      	lsls	r4, r0
    9858:	f848 4023 	str.w	r4, [r8, r3, lsl #2]
	NVIC_DisableIRQ(_adc_get_irq_num(device) + 1);
    985c:	4628      	mov	r0, r5
    985e:	47b8      	blx	r7
    9860:	3001      	adds	r0, #1
    9862:	b280      	uxth	r0, r0
    9864:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    9866:	2b00      	cmp	r3, #0
    9868:	dbc8      	blt.n	97fc <_adc_async_init+0x28>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    986a:	095b      	lsrs	r3, r3, #5
    986c:	f000 001f 	and.w	r0, r0, #31
    9870:	2201      	movs	r2, #1
    9872:	fa02 f000 	lsl.w	r0, r2, r0
    9876:	3320      	adds	r3, #32
    9878:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    987c:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    9880:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_adc_get_irq_num(device) + 1);
    9884:	4628      	mov	r0, r5
    9886:	47b8      	blx	r7
    9888:	3001      	adds	r0, #1
    988a:	b280      	uxth	r0, r0
    988c:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    988e:	2b00      	cmp	r3, #0
    9890:	dbb4      	blt.n	97fc <_adc_async_init+0x28>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    9892:	095b      	lsrs	r3, r3, #5
    9894:	f000 001f 	and.w	r0, r0, #31
    9898:	2201      	movs	r2, #1
    989a:	fa02 f000 	lsl.w	r0, r2, r0
    989e:	3360      	adds	r3, #96	; 0x60
    98a0:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
	NVIC_EnableIRQ(_adc_get_irq_num(device) + 1);
    98a4:	4628      	mov	r0, r5
    98a6:	47b8      	blx	r7
    98a8:	3001      	adds	r0, #1
    98aa:	b280      	uxth	r0, r0
    98ac:	b203      	sxth	r3, r0
  if ((int32_t)(IRQn) >= 0)
    98ae:	2b00      	cmp	r3, #0
    98b0:	dba4      	blt.n	97fc <_adc_async_init+0x28>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    98b2:	095b      	lsrs	r3, r3, #5
    98b4:	f000 001f 	and.w	r0, r0, #31
    98b8:	2201      	movs	r2, #1
    98ba:	fa02 f000 	lsl.w	r0, r2, r0
    98be:	f848 0023 	str.w	r0, [r8, r3, lsl #2]
    98c2:	e79b      	b.n	97fc <_adc_async_init+0x28>
		_adc0_dev = dev;
    98c4:	4b07      	ldr	r3, [pc, #28]	; (98e4 <_adc_async_init+0x110>)
    98c6:	601d      	str	r5, [r3, #0]
    98c8:	e7a4      	b.n	9814 <_adc_async_init+0x40>
    98ca:	bf00      	nop
    98cc:	0001138c 	.word	0x0001138c
    98d0:	0000942d 	.word	0x0000942d
    98d4:	000097a1 	.word	0x000097a1
    98d8:	00009621 	.word	0x00009621
    98dc:	43001c00 	.word	0x43001c00
    98e0:	43002000 	.word	0x43002000
    98e4:	2000097c 	.word	0x2000097c
    98e8:	00009609 	.word	0x00009609
    98ec:	e000e100 	.word	0xe000e100

000098f0 <_adc_async_enable_channel>:
	hri_adc_set_CTRLA_ENABLE_bit(device->hw);
    98f0:	6942      	ldr	r2, [r0, #20]
	((Adc *)hw)->CTRLA.reg |= ADC_CTRLA_ENABLE;
    98f2:	8813      	ldrh	r3, [r2, #0]
    98f4:	b29b      	uxth	r3, r3
    98f6:	f043 0302 	orr.w	r3, r3, #2
    98fa:	8013      	strh	r3, [r2, #0]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    98fc:	6b13      	ldr	r3, [r2, #48]	; 0x30
    98fe:	f013 0f03 	tst.w	r3, #3
    9902:	d1fb      	bne.n	98fc <_adc_async_enable_channel+0xc>
}
    9904:	4770      	bx	lr

00009906 <_adc_async_get_data_size>:
	return hri_adc_read_CTRLB_RESSEL_bf(device->hw) == ADC_CTRLB_RESSEL_8BIT_Val ? 1 : 2;
    9906:	6943      	ldr	r3, [r0, #20]
	tmp = ((Adc *)hw)->CTRLB.reg;
    9908:	88db      	ldrh	r3, [r3, #6]
    990a:	f3c3 03c1 	ubfx	r3, r3, #3, #2
    990e:	2b03      	cmp	r3, #3
}
    9910:	bf0c      	ite	eq
    9912:	2001      	moveq	r0, #1
    9914:	2002      	movne	r0, #2
    9916:	4770      	bx	lr

00009918 <_adc_async_convert>:
	hri_adc_set_SWTRIG_START_bit(device->hw);
    9918:	6942      	ldr	r2, [r0, #20]
}

static inline void hri_adc_set_SWTRIG_START_bit(const void *const hw)
{
	ADC_CRITICAL_SECTION_ENTER();
	((Adc *)hw)->SWTRIG.reg |= ADC_SWTRIG_START;
    991a:	7d13      	ldrb	r3, [r2, #20]
    991c:	f043 0302 	orr.w	r3, r3, #2
    9920:	7513      	strb	r3, [r2, #20]
	while (((Adc *)hw)->SYNCBUSY.reg & reg) {
    9922:	6b13      	ldr	r3, [r2, #48]	; 0x30
    9924:	f3c3 030b 	ubfx	r3, r3, #0, #12
    9928:	2b00      	cmp	r3, #0
    992a:	d1fa      	bne.n	9922 <_adc_async_convert+0xa>
}
    992c:	4770      	bx	lr

0000992e <_adc_async_set_irq_state>:
	void *const hw = device->hw;
    992e:	6941      	ldr	r1, [r0, #20]
	if (ADC_ASYNC_DEVICE_MONITOR_CB == type) {
    9930:	2a01      	cmp	r2, #1
    9932:	d007      	beq.n	9944 <_adc_async_set_irq_state+0x16>
	} else if (ADC_ASYNC_DEVICE_ERROR_CB == type) {
    9934:	2a02      	cmp	r2, #2
    9936:	d00e      	beq.n	9956 <_adc_async_set_irq_state+0x28>
	} else if (ADC_ASYNC_DEVICE_CONVERT_CB == type) {
    9938:	b91a      	cbnz	r2, 9942 <_adc_async_set_irq_state+0x14>
	if (value == 0x0) {
    993a:	b1ab      	cbz	r3, 9968 <_adc_async_set_irq_state+0x3a>
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_RESRDY;
    993c:	2301      	movs	r3, #1
    993e:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    9942:	4770      	bx	lr
	if (value == 0x0) {
    9944:	b91b      	cbnz	r3, 994e <_adc_async_set_irq_state+0x20>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_WINMON;
    9946:	2304      	movs	r3, #4
    9948:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    994c:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_WINMON;
    994e:	2304      	movs	r3, #4
    9950:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    9954:	4770      	bx	lr
	if (value == 0x0) {
    9956:	b91b      	cbnz	r3, 9960 <_adc_async_set_irq_state+0x32>
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_OVERRUN;
    9958:	2302      	movs	r3, #2
    995a:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    995e:	4770      	bx	lr
		((Adc *)hw)->INTENSET.reg = ADC_INTENSET_OVERRUN;
    9960:	2302      	movs	r3, #2
    9962:	f881 302d 	strb.w	r3, [r1, #45]	; 0x2d
    9966:	4770      	bx	lr
		((Adc *)hw)->INTENCLR.reg = ADC_INTENSET_RESRDY;
    9968:	2301      	movs	r3, #1
    996a:	f881 302c 	strb.w	r3, [r1, #44]	; 0x2c
    996e:	4770      	bx	lr

00009970 <ADC0_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC0_0_Handler(void)
{
    9970:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    9972:	4b02      	ldr	r3, [pc, #8]	; (997c <ADC0_0_Handler+0xc>)
    9974:	6818      	ldr	r0, [r3, #0]
    9976:	4b02      	ldr	r3, [pc, #8]	; (9980 <ADC0_0_Handler+0x10>)
    9978:	4798      	blx	r3
    997a:	bd08      	pop	{r3, pc}
    997c:	2000097c 	.word	0x2000097c
    9980:	0000974d 	.word	0x0000974d

00009984 <ADC0_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC0_1_Handler(void)
{
    9984:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc0_dev);
    9986:	4b02      	ldr	r3, [pc, #8]	; (9990 <ADC0_1_Handler+0xc>)
    9988:	6818      	ldr	r0, [r3, #0]
    998a:	4b02      	ldr	r3, [pc, #8]	; (9994 <ADC0_1_Handler+0x10>)
    998c:	4798      	blx	r3
    998e:	bd08      	pop	{r3, pc}
    9990:	2000097c 	.word	0x2000097c
    9994:	0000974d 	.word	0x0000974d

00009998 <ADC1_0_Handler>:

/**
 * \brief DMAC interrupt handler
 */
void ADC1_0_Handler(void)
{
    9998:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    999a:	4b02      	ldr	r3, [pc, #8]	; (99a4 <ADC1_0_Handler+0xc>)
    999c:	6858      	ldr	r0, [r3, #4]
    999e:	4b02      	ldr	r3, [pc, #8]	; (99a8 <ADC1_0_Handler+0x10>)
    99a0:	4798      	blx	r3
    99a2:	bd08      	pop	{r3, pc}
    99a4:	2000097c 	.word	0x2000097c
    99a8:	0000974d 	.word	0x0000974d

000099ac <ADC1_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void ADC1_1_Handler(void)
{
    99ac:	b508      	push	{r3, lr}
	_adc_interrupt_handler(_adc1_dev);
    99ae:	4b02      	ldr	r3, [pc, #8]	; (99b8 <ADC1_1_Handler+0xc>)
    99b0:	6858      	ldr	r0, [r3, #4]
    99b2:	4b02      	ldr	r3, [pc, #8]	; (99bc <ADC1_1_Handler+0x10>)
    99b4:	4798      	blx	r3
    99b6:	bd08      	pop	{r3, pc}
    99b8:	2000097c 	.word	0x2000097c
    99bc:	0000974d 	.word	0x0000974d

000099c0 <_irq_set>:
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    99c0:	0943      	lsrs	r3, r0, #5
    99c2:	f000 001f 	and.w	r0, r0, #31
    99c6:	2201      	movs	r2, #1
    99c8:	fa02 f000 	lsl.w	r0, r2, r0
    99cc:	3340      	adds	r3, #64	; 0x40
    99ce:	4a02      	ldr	r2, [pc, #8]	; (99d8 <_irq_set+0x18>)
    99d0:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
    99d4:	4770      	bx	lr
    99d6:	bf00      	nop
    99d8:	e000e100 	.word	0xe000e100

000099dc <_get_cycles_for_us>:
 */
static inline uint32_t _get_cycles_for_us_internal(const uint16_t us, const uint32_t freq, const uint8_t power)
{
	switch (power) {
	case 9:
		return (us * (freq / 1000000) - 1) + 1;
    99dc:	ebc0 1000 	rsb	r0, r0, r0, lsl #4
 * \brief Retrieve the amount of cycles to delay for the given amount of us
 */
uint32_t _get_cycles_for_us(const uint16_t us)
{
	return _get_cycles_for_us_internal(us, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    99e0:	00c0      	lsls	r0, r0, #3
    99e2:	4770      	bx	lr

000099e4 <_get_cycles_for_ms>:
 * \brief Retrieve the amount of cycles to delay for the given amount of ms
 */
uint32_t _get_cycles_for_ms(const uint16_t ms)
{
	return _get_cycles_for_ms_internal(ms, CONF_CPU_FREQUENCY, CPU_FREQ_POWER);
}
    99e4:	4b01      	ldr	r3, [pc, #4]	; (99ec <_get_cycles_for_ms+0x8>)
    99e6:	fb03 f000 	mul.w	r0, r3, r0
    99ea:	4770      	bx	lr
    99ec:	0001d4c0 	.word	0x0001d4c0

000099f0 <_init_chip>:

/**
 * \brief Initialize the hardware abstraction layer
 */
void _init_chip(void)
{
    99f0:	b510      	push	{r4, lr}
}

static inline void hri_nvmctrl_set_CTRLA_RWS_bf(const void *const hw, hri_nvmctrl_ctrla_reg_t mask)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLA.reg |= NVMCTRL_CTRLA_RWS(mask);
    99f2:	4a0e      	ldr	r2, [pc, #56]	; (9a2c <_init_chip+0x3c>)
    99f4:	8813      	ldrh	r3, [r2, #0]
    99f6:	b29b      	uxth	r3, r3
    99f8:	f443 63a0 	orr.w	r3, r3, #1280	; 0x500
    99fc:	8013      	strh	r3, [r2, #0]
	hri_nvmctrl_set_CTRLA_RWS_bf(NVMCTRL, CONF_NVM_WAIT_STATE);

	_osc32kctrl_init_sources();
    99fe:	4b0c      	ldr	r3, [pc, #48]	; (9a30 <_init_chip+0x40>)
    9a00:	4798      	blx	r3
	_oscctrl_init_sources();
    9a02:	4b0c      	ldr	r3, [pc, #48]	; (9a34 <_init_chip+0x44>)
    9a04:	4798      	blx	r3
	_mclk_init();
    9a06:	4b0c      	ldr	r3, [pc, #48]	; (9a38 <_init_chip+0x48>)
    9a08:	4798      	blx	r3
#if _GCLK_INIT_1ST
	_gclk_init_generators_by_fref(_GCLK_INIT_1ST);
    9a0a:	2004      	movs	r0, #4
    9a0c:	4c0b      	ldr	r4, [pc, #44]	; (9a3c <_init_chip+0x4c>)
    9a0e:	47a0      	blx	r4
#endif
	_oscctrl_init_referenced_generators();
    9a10:	4b0b      	ldr	r3, [pc, #44]	; (9a40 <_init_chip+0x50>)
    9a12:	4798      	blx	r3
	_gclk_init_generators_by_fref(_GCLK_INIT_LAST);
    9a14:	f640 70fb 	movw	r0, #4091	; 0xffb
    9a18:	47a0      	blx	r4
	((Mclk *)hw)->AHBMASK.reg |= MCLK_AHBMASK_DMAC;
    9a1a:	4a0a      	ldr	r2, [pc, #40]	; (9a44 <_init_chip+0x54>)
    9a1c:	6913      	ldr	r3, [r2, #16]
    9a1e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
    9a22:	6113      	str	r3, [r2, #16]

#if CONF_DMAC_ENABLE
	hri_mclk_set_AHBMASK_DMAC_bit(MCLK);
	_dma_init();
    9a24:	4b08      	ldr	r3, [pc, #32]	; (9a48 <_init_chip+0x58>)
    9a26:	4798      	blx	r3
    9a28:	bd10      	pop	{r4, pc}
    9a2a:	bf00      	nop
    9a2c:	41004000 	.word	0x41004000
    9a30:	0000a111 	.word	0x0000a111
    9a34:	0000a125 	.word	0x0000a125
    9a38:	00009df5 	.word	0x00009df5
    9a3c:	00009d7d 	.word	0x00009d7d
    9a40:	0000a129 	.word	0x0000a129
    9a44:	40000800 	.word	0x40000800
    9a48:	00009ac1 	.word	0x00009ac1

00009a4c <_dmac_handler>:
}
/**
 * \internal DMAC interrupt handler
 */
static void _dmac_handler(void)
{
    9a4c:	b508      	push	{r3, lr}
	tmp = ((Dmac *)hw)->INTPEND.reg;
    9a4e:	4a1a      	ldr	r2, [pc, #104]	; (9ab8 <_dmac_handler+0x6c>)
    9a50:	8c13      	ldrh	r3, [r2, #32]
	uint8_t               channel      = hri_dmac_get_INTPEND_reg(DMAC, DMAC_INTPEND_ID_Msk);
    9a52:	f003 031f 	and.w	r3, r3, #31
	struct _dma_resource *tmp_resource = &_resources[channel];
    9a56:	eb03 0143 	add.w	r1, r3, r3, lsl #1
    9a5a:	4818      	ldr	r0, [pc, #96]	; (9abc <_dmac_handler+0x70>)
    9a5c:	eb00 0081 	add.w	r0, r0, r1, lsl #2
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TERR) >> DMAC_CHINTFLAG_TERR_Pos;
    9a60:	eb02 1203 	add.w	r2, r2, r3, lsl #4
    9a64:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e

	if (hri_dmac_get_CHINTFLAG_TERR_bit(DMAC, channel)) {
    9a68:	f012 0f01 	tst.w	r2, #1
    9a6c:	d10a      	bne.n	9a84 <_dmac_handler+0x38>
	return (((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg & DMAC_CHINTFLAG_TCMPL) >> DMAC_CHINTFLAG_TCMPL_Pos;
    9a6e:	011a      	lsls	r2, r3, #4
    9a70:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    9a74:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    9a78:	f892 204e 	ldrb.w	r2, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TERR_bit(DMAC, channel);
		tmp_resource->dma_cb.error(tmp_resource);
	} else if (hri_dmac_get_CHINTFLAG_TCMPL_bit(DMAC, channel)) {
    9a7c:	f012 0f02 	tst.w	r2, #2
    9a80:	d10b      	bne.n	9a9a <_dmac_handler+0x4e>
    9a82:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TERR;
    9a84:	011a      	lsls	r2, r3, #4
    9a86:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    9a8a:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    9a8e:	2101      	movs	r1, #1
    9a90:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		tmp_resource->dma_cb.error(tmp_resource);
    9a94:	6843      	ldr	r3, [r0, #4]
    9a96:	4798      	blx	r3
    9a98:	bd08      	pop	{r3, pc}
	((Dmac *)hw)->Channel[submodule_index].CHINTFLAG.reg = DMAC_CHINTFLAG_TCMPL;
    9a9a:	011a      	lsls	r2, r3, #4
    9a9c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    9aa0:	f502 4220 	add.w	r2, r2, #40960	; 0xa000
    9aa4:	2102      	movs	r1, #2
    9aa6:	f882 104e 	strb.w	r1, [r2, #78]	; 0x4e
		hri_dmac_clear_CHINTFLAG_TCMPL_bit(DMAC, channel);
		tmp_resource->dma_cb.transfer_done(tmp_resource);
    9aaa:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    9aae:	4a03      	ldr	r2, [pc, #12]	; (9abc <_dmac_handler+0x70>)
    9ab0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
    9ab4:	4798      	blx	r3
	}
}
    9ab6:	e7e4      	b.n	9a82 <_dmac_handler+0x36>
    9ab8:	4100a000 	.word	0x4100a000
    9abc:	20000984 	.word	0x20000984

00009ac0 <_dma_init>:
{
    9ac0:	b470      	push	{r4, r5, r6}
	((Dmac *)hw)->CTRL.reg &= ~DMAC_CTRL_DMAENABLE;
    9ac2:	4a32      	ldr	r2, [pc, #200]	; (9b8c <_dma_init+0xcc>)
    9ac4:	8813      	ldrh	r3, [r2, #0]
    9ac6:	f023 0302 	bic.w	r3, r3, #2
    9aca:	041b      	lsls	r3, r3, #16
    9acc:	0c1b      	lsrs	r3, r3, #16
    9ace:	8013      	strh	r3, [r2, #0]
	((Dmac *)hw)->CRCCTRL.reg &= ~mask;
    9ad0:	8853      	ldrh	r3, [r2, #2]
    9ad2:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
    9ad6:	041b      	lsls	r3, r3, #16
    9ad8:	0c1b      	lsrs	r3, r3, #16
    9ada:	8053      	strh	r3, [r2, #2]
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_SWRST;
    9adc:	8813      	ldrh	r3, [r2, #0]
    9ade:	b29b      	uxth	r3, r3
    9ae0:	f043 0301 	orr.w	r3, r3, #1
    9ae4:	8013      	strh	r3, [r2, #0]
	tmp = ((Dmac *)hw)->CTRL.reg;
    9ae6:	8813      	ldrh	r3, [r2, #0]
	while (hri_dmac_get_CTRL_SWRST_bit(DMAC))
    9ae8:	f013 0f01 	tst.w	r3, #1
    9aec:	d1fb      	bne.n	9ae6 <_dma_init+0x26>
	((Dmac *)hw)->CTRL.reg = data;
    9aee:	4b27      	ldr	r3, [pc, #156]	; (9b8c <_dma_init+0xcc>)
    9af0:	f44f 6270 	mov.w	r2, #3840	; 0xf00
    9af4:	801a      	strh	r2, [r3, #0]
	tmp = ((Dmac *)hw)->DBGCTRL.reg;
    9af6:	7b5a      	ldrb	r2, [r3, #13]
	tmp &= ~DMAC_DBGCTRL_DBGRUN;
    9af8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
	tmp |= value << DMAC_DBGCTRL_DBGRUN_Pos;
    9afc:	f042 0201 	orr.w	r2, r2, #1
	((Dmac *)hw)->DBGCTRL.reg = tmp;
    9b00:	735a      	strb	r2, [r3, #13]
	((Dmac *)hw)->PRICTRL0.reg = data;
    9b02:	2100      	movs	r1, #0
    9b04:	6159      	str	r1, [r3, #20]
	hri_dmac_write_BASEADDR_reg(DMAC, (uint32_t)_descriptor_section);
    9b06:	4a22      	ldr	r2, [pc, #136]	; (9b90 <_dma_init+0xd0>)
	((Dmac *)hw)->BASEADDR.reg = data;
    9b08:	635a      	str	r2, [r3, #52]	; 0x34
	hri_dmac_write_WRBADDR_reg(DMAC, (uint32_t)_write_back_section);
    9b0a:	4a22      	ldr	r2, [pc, #136]	; (9b94 <_dma_init+0xd4>)
	((Dmac *)hw)->WRBADDR.reg = data;
    9b0c:	639a      	str	r2, [r3, #56]	; 0x38
    9b0e:	4b22      	ldr	r3, [pc, #136]	; (9b98 <_dma_init+0xd8>)
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    9b10:	4c1f      	ldr	r4, [pc, #124]	; (9b90 <_dma_init+0xd0>)
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    9b12:	460e      	mov	r6, r1
		hri_dmac_write_CHCTRLA_reg(DMAC, i, _cfgs[i].ctrla);
    9b14:	681d      	ldr	r5, [r3, #0]
    9b16:	0108      	lsls	r0, r1, #4
    9b18:	f100 4282 	add.w	r2, r0, #1090519040	; 0x41000000
    9b1c:	f502 4220 	add.w	r2, r2, #40960	; 0xa000

static inline void hri_dmac_write_CHCTRLA_reg(const void *const hw, uint8_t submodule_index,
                                              hri_dmac_chctrla_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg = data;
    9b20:	6415      	str	r5, [r2, #64]	; 0x40
		hri_dmac_write_CHPRILVL_reg(DMAC, i, _cfgs[i].prilvl);
    9b22:	791d      	ldrb	r5, [r3, #4]

static inline void hri_dmac_write_CHPRILVL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chprilvl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHPRILVL.reg = data;
    9b24:	f882 5045 	strb.w	r5, [r2, #69]	; 0x45
		hri_dmac_write_CHEVCTRL_reg(DMAC, i, _cfgs[i].evctrl);
    9b28:	795d      	ldrb	r5, [r3, #5]

static inline void hri_dmac_write_CHEVCTRL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_dmac_chevctrl_reg_t data)
{
	DMAC_CRITICAL_SECTION_ENTER();
	((Dmac *)hw)->Channel[submodule_index].CHEVCTRL.reg = data;
    9b2a:	f882 5046 	strb.w	r5, [r2, #70]	; 0x46
		hri_dmacdescriptor_write_BTCTRL_reg(&_descriptor_section[i], _cfgs[i].btctrl);
    9b2e:	88dd      	ldrh	r5, [r3, #6]
	((DmacDescriptor *)hw)->BTCTRL.reg = data;
    9b30:	1822      	adds	r2, r4, r0
    9b32:	5225      	strh	r5, [r4, r0]
	((DmacDescriptor *)hw)->DESCADDR.reg = data;
    9b34:	60d6      	str	r6, [r2, #12]
    9b36:	3101      	adds	r1, #1
    9b38:	3308      	adds	r3, #8
	for (i = 0; i < DMAC_CH_NUM; i++) {
    9b3a:	2920      	cmp	r1, #32
    9b3c:	d1ea      	bne.n	9b14 <_dma_init+0x54>
    9b3e:	231f      	movs	r3, #31
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    9b40:	2001      	movs	r0, #1
    9b42:	4916      	ldr	r1, [pc, #88]	; (9b9c <_dma_init+0xdc>)
		NVIC_DisableIRQ(DMAC_0_IRQn + i);
    9b44:	b29a      	uxth	r2, r3
  if ((int32_t)(IRQn) >= 0)
    9b46:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    9b4a:	d00b      	beq.n	9b64 <_dma_init+0xa4>
    9b4c:	3301      	adds	r3, #1
	for (i = 0; i < 5; i++) {
    9b4e:	2b24      	cmp	r3, #36	; 0x24
    9b50:	d1f8      	bne.n	9b44 <_dma_init+0x84>
	((Dmac *)hw)->CTRL.reg |= DMAC_CTRL_DMAENABLE;
    9b52:	4a0e      	ldr	r2, [pc, #56]	; (9b8c <_dma_init+0xcc>)
    9b54:	8813      	ldrh	r3, [r2, #0]
    9b56:	b29b      	uxth	r3, r3
    9b58:	f043 0302 	orr.w	r3, r3, #2
    9b5c:	8013      	strh	r3, [r2, #0]
}
    9b5e:	2000      	movs	r0, #0
    9b60:	bc70      	pop	{r4, r5, r6}
    9b62:	4770      	bx	lr
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    9b64:	095c      	lsrs	r4, r3, #5
    9b66:	f002 021f 	and.w	r2, r2, #31
    9b6a:	fa00 f202 	lsl.w	r2, r0, r2
    9b6e:	f104 0520 	add.w	r5, r4, #32
    9b72:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    9b76:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    9b7a:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    9b7e:	f104 0560 	add.w	r5, r4, #96	; 0x60
    9b82:	f841 2025 	str.w	r2, [r1, r5, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    9b86:	f841 2024 	str.w	r2, [r1, r4, lsl #2]
    9b8a:	e7df      	b.n	9b4c <_dma_init+0x8c>
    9b8c:	4100a000 	.word	0x4100a000
    9b90:	20013f20 	.word	0x20013f20
    9b94:	20014120 	.word	0x20014120
    9b98:	000113a4 	.word	0x000113a4
    9b9c:	e000e100 	.word	0xe000e100

00009ba0 <_dma_set_irq_state>:
	if (DMA_TRANSFER_COMPLETE_CB == type) {
    9ba0:	b991      	cbnz	r1, 9bc8 <_dma_set_irq_state+0x28>
	if (value == 0x0) {
    9ba2:	b942      	cbnz	r2, 9bb6 <_dma_set_irq_state+0x16>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TCMPL;
    9ba4:	0100      	lsls	r0, r0, #4
    9ba6:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    9baa:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    9bae:	2302      	movs	r3, #2
    9bb0:	f880 304c 	strb.w	r3, [r0, #76]	; 0x4c
    9bb4:	4770      	bx	lr
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TCMPL;
    9bb6:	0100      	lsls	r0, r0, #4
    9bb8:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    9bbc:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    9bc0:	2302      	movs	r3, #2
    9bc2:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
    9bc6:	4770      	bx	lr
	} else if (DMA_TRANSFER_ERROR_CB == type) {
    9bc8:	2901      	cmp	r1, #1
    9bca:	d000      	beq.n	9bce <_dma_set_irq_state+0x2e>
    9bcc:	4770      	bx	lr
	if (value == 0x0) {
    9bce:	b142      	cbz	r2, 9be2 <_dma_set_irq_state+0x42>
		((Dmac *)hw)->Channel[submodule_index].CHINTENSET.reg = DMAC_CHINTENSET_TERR;
    9bd0:	0100      	lsls	r0, r0, #4
    9bd2:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    9bd6:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    9bda:	2301      	movs	r3, #1
    9bdc:	f880 304d 	strb.w	r3, [r0, #77]	; 0x4d
}
    9be0:	e7f4      	b.n	9bcc <_dma_set_irq_state+0x2c>
		((Dmac *)hw)->Channel[submodule_index].CHINTENCLR.reg = DMAC_CHINTENSET_TERR;
    9be2:	0100      	lsls	r0, r0, #4
    9be4:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    9be8:	f500 4020 	add.w	r0, r0, #40960	; 0xa000
    9bec:	f880 104c 	strb.w	r1, [r0, #76]	; 0x4c
    9bf0:	4770      	bx	lr
	...

00009bf4 <_dma_set_destination_address>:
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    9bf4:	4b02      	ldr	r3, [pc, #8]	; (9c00 <_dma_set_destination_address+0xc>)
    9bf6:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    9bfa:	6081      	str	r1, [r0, #8]
}
    9bfc:	2000      	movs	r0, #0
    9bfe:	4770      	bx	lr
    9c00:	20013f20 	.word	0x20013f20

00009c04 <_dma_set_source_address>:
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    9c04:	4b02      	ldr	r3, [pc, #8]	; (9c10 <_dma_set_source_address+0xc>)
    9c06:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    9c0a:	6041      	str	r1, [r0, #4]
}
    9c0c:	2000      	movs	r0, #0
    9c0e:	4770      	bx	lr
    9c10:	20013f20 	.word	0x20013f20

00009c14 <_dma_srcinc_enable>:
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    9c14:	4a05      	ldr	r2, [pc, #20]	; (9c2c <_dma_srcinc_enable+0x18>)
    9c16:	0100      	lsls	r0, r0, #4
    9c18:	5a13      	ldrh	r3, [r2, r0]
    9c1a:	b29b      	uxth	r3, r3
	tmp &= ~DMAC_BTCTRL_SRCINC;
    9c1c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
	tmp |= value << DMAC_BTCTRL_SRCINC_Pos;
    9c20:	ea43 2181 	orr.w	r1, r3, r1, lsl #10
    9c24:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCTRL.reg = tmp;
    9c26:	5211      	strh	r1, [r2, r0]
}
    9c28:	2000      	movs	r0, #0
    9c2a:	4770      	bx	lr
    9c2c:	20013f20 	.word	0x20013f20

00009c30 <_dma_set_data_amount>:
{
    9c30:	b430      	push	{r4, r5}
	return ((DmacDescriptor *)hw)->DSTADDR.reg;
    9c32:	4c14      	ldr	r4, [pc, #80]	; (9c84 <_dma_set_data_amount+0x54>)
    9c34:	0102      	lsls	r2, r0, #4
    9c36:	18a3      	adds	r3, r4, r2
    9c38:	689d      	ldr	r5, [r3, #8]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    9c3a:	5aa3      	ldrh	r3, [r4, r2]
	uint8_t  beat_size = hri_dmacdescriptor_read_BTCTRL_BEATSIZE_bf(&_descriptor_section[channel]);
    9c3c:	f3c3 2301 	ubfx	r3, r3, #8, #2
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    9c40:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_DSTINC_bit(&_descriptor_section[channel])) {
    9c42:	f412 6f00 	tst.w	r2, #2048	; 0x800
    9c46:	d006      	beq.n	9c56 <_dma_set_data_amount+0x26>
		hri_dmacdescriptor_write_DSTADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    9c48:	fa01 f403 	lsl.w	r4, r1, r3
    9c4c:	442c      	add	r4, r5
	((DmacDescriptor *)hw)->DSTADDR.reg = data;
    9c4e:	4a0d      	ldr	r2, [pc, #52]	; (9c84 <_dma_set_data_amount+0x54>)
    9c50:	eb02 1200 	add.w	r2, r2, r0, lsl #4
    9c54:	6094      	str	r4, [r2, #8]
	return ((DmacDescriptor *)hw)->SRCADDR.reg;
    9c56:	4c0b      	ldr	r4, [pc, #44]	; (9c84 <_dma_set_data_amount+0x54>)
    9c58:	0102      	lsls	r2, r0, #4
    9c5a:	18a5      	adds	r5, r4, r2
    9c5c:	686d      	ldr	r5, [r5, #4]
	tmp = ((DmacDescriptor *)hw)->BTCTRL.reg;
    9c5e:	5aa2      	ldrh	r2, [r4, r2]
	if (hri_dmacdescriptor_get_BTCTRL_SRCINC_bit(&_descriptor_section[channel])) {
    9c60:	f412 6f80 	tst.w	r2, #1024	; 0x400
    9c64:	d005      	beq.n	9c72 <_dma_set_data_amount+0x42>
		hri_dmacdescriptor_write_SRCADDR_reg(&_descriptor_section[channel], address + amount * (1 << beat_size));
    9c66:	fa01 f303 	lsl.w	r3, r1, r3
    9c6a:	442b      	add	r3, r5
	((DmacDescriptor *)hw)->SRCADDR.reg = data;
    9c6c:	eb04 1200 	add.w	r2, r4, r0, lsl #4
    9c70:	6053      	str	r3, [r2, #4]
	hri_dmacdescriptor_write_BTCNT_reg(&_descriptor_section[channel], amount);
    9c72:	b289      	uxth	r1, r1
	((DmacDescriptor *)hw)->BTCNT.reg = data;
    9c74:	4b03      	ldr	r3, [pc, #12]	; (9c84 <_dma_set_data_amount+0x54>)
    9c76:	eb03 1000 	add.w	r0, r3, r0, lsl #4
    9c7a:	8041      	strh	r1, [r0, #2]
}
    9c7c:	2000      	movs	r0, #0
    9c7e:	bc30      	pop	{r4, r5}
    9c80:	4770      	bx	lr
    9c82:	bf00      	nop
    9c84:	20013f20 	.word	0x20013f20

00009c88 <_dma_enable_transaction>:
{
    9c88:	b410      	push	{r4}
	((DmacDescriptor *)hw)->BTCTRL.reg |= DMAC_BTCTRL_VALID;
    9c8a:	4c0d      	ldr	r4, [pc, #52]	; (9cc0 <_dma_enable_transaction+0x38>)
    9c8c:	0103      	lsls	r3, r0, #4
    9c8e:	5ae2      	ldrh	r2, [r4, r3]
    9c90:	b292      	uxth	r2, r2
    9c92:	f042 0201 	orr.w	r2, r2, #1
    9c96:	52e2      	strh	r2, [r4, r3]
    9c98:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    9c9c:	f503 4320 	add.w	r3, r3, #40960	; 0xa000
	((Dmac *)hw)->Channel[submodule_index].CHCTRLA.reg |= DMAC_CHCTRLA_ENABLE;
    9ca0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    9ca2:	f042 0202 	orr.w	r2, r2, #2
    9ca6:	641a      	str	r2, [r3, #64]	; 0x40
	if (software_trigger) {
    9ca8:	b131      	cbz	r1, 9cb8 <_dma_enable_transaction+0x30>
	((Dmac *)hw)->SWTRIGCTRL.reg |= mask;
    9caa:	4a06      	ldr	r2, [pc, #24]	; (9cc4 <_dma_enable_transaction+0x3c>)
    9cac:	6911      	ldr	r1, [r2, #16]
		hri_dmac_set_SWTRIGCTRL_reg(DMAC, 1 << channel);
    9cae:	2301      	movs	r3, #1
    9cb0:	fa03 f000 	lsl.w	r0, r3, r0
    9cb4:	4308      	orrs	r0, r1
    9cb6:	6110      	str	r0, [r2, #16]
}
    9cb8:	2000      	movs	r0, #0
    9cba:	f85d 4b04 	ldr.w	r4, [sp], #4
    9cbe:	4770      	bx	lr
    9cc0:	20013f20 	.word	0x20013f20
    9cc4:	4100a000 	.word	0x4100a000

00009cc8 <_dma_get_channel_resource>:
	*resource = &_resources[channel];
    9cc8:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    9ccc:	4b02      	ldr	r3, [pc, #8]	; (9cd8 <_dma_get_channel_resource+0x10>)
    9cce:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    9cd2:	6001      	str	r1, [r0, #0]
}
    9cd4:	2000      	movs	r0, #0
    9cd6:	4770      	bx	lr
    9cd8:	20000984 	.word	0x20000984

00009cdc <DMAC_0_Handler>:
/**
 * \brief DMAC interrupt handler
 */
void DMAC_0_Handler(void)
{
    9cdc:	b508      	push	{r3, lr}
	_dmac_handler();
    9cde:	4b01      	ldr	r3, [pc, #4]	; (9ce4 <DMAC_0_Handler+0x8>)
    9ce0:	4798      	blx	r3
    9ce2:	bd08      	pop	{r3, pc}
    9ce4:	00009a4d 	.word	0x00009a4d

00009ce8 <DMAC_1_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_1_Handler(void)
{
    9ce8:	b508      	push	{r3, lr}
	_dmac_handler();
    9cea:	4b01      	ldr	r3, [pc, #4]	; (9cf0 <DMAC_1_Handler+0x8>)
    9cec:	4798      	blx	r3
    9cee:	bd08      	pop	{r3, pc}
    9cf0:	00009a4d 	.word	0x00009a4d

00009cf4 <DMAC_2_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_2_Handler(void)
{
    9cf4:	b508      	push	{r3, lr}
	_dmac_handler();
    9cf6:	4b01      	ldr	r3, [pc, #4]	; (9cfc <DMAC_2_Handler+0x8>)
    9cf8:	4798      	blx	r3
    9cfa:	bd08      	pop	{r3, pc}
    9cfc:	00009a4d 	.word	0x00009a4d

00009d00 <DMAC_3_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_3_Handler(void)
{
    9d00:	b508      	push	{r3, lr}
	_dmac_handler();
    9d02:	4b01      	ldr	r3, [pc, #4]	; (9d08 <DMAC_3_Handler+0x8>)
    9d04:	4798      	blx	r3
    9d06:	bd08      	pop	{r3, pc}
    9d08:	00009a4d 	.word	0x00009a4d

00009d0c <DMAC_4_Handler>:
}
/**
 * \brief DMAC interrupt handler
 */
void DMAC_4_Handler(void)
{
    9d0c:	b508      	push	{r3, lr}
	_dmac_handler();
    9d0e:	4b01      	ldr	r3, [pc, #4]	; (9d14 <DMAC_4_Handler+0x8>)
    9d10:	4798      	blx	r3
    9d12:	bd08      	pop	{r3, pc}
    9d14:	00009a4d 	.word	0x00009a4d

00009d18 <_crc_sync_init>:
/**
 * \brief Initialize CRC.
 */
int32_t _crc_sync_init(struct _crc_sync_device *const device, void *const hw)
{
	device->hw = hw;
    9d18:	6001      	str	r1, [r0, #0]

	return ERR_NONE;
}
    9d1a:	2000      	movs	r0, #0
    9d1c:	4770      	bx	lr
	...

00009d20 <_event_system_init>:

/**
 * \brief Initialize event system
 */
int32_t _event_system_init(void)
{
    9d20:	b430      	push	{r4, r5}
    9d22:	4814      	ldr	r0, [pc, #80]	; (9d74 <_event_system_init+0x54>)
    9d24:	f100 0543 	add.w	r5, r0, #67	; 0x43
    9d28:	4603      	mov	r3, r0
}

static inline void hri_evsys_write_USER_reg(const void *const hw, uint8_t index, hri_evsys_user_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->USER[index].reg = data;
    9d2a:	4c13      	ldr	r4, [pc, #76]	; (9d78 <_event_system_init+0x58>)
    9d2c:	1a1a      	subs	r2, r3, r0
	uint8_t i;
	/* configure user multiplexers */
	for (i = 0; i < EVSYS_USERS; i++) {
		hri_evsys_write_USER_reg(EVSYS, i, user_mux_confs[i]);
    9d2e:	f813 1b01 	ldrb.w	r1, [r3], #1
    9d32:	3248      	adds	r2, #72	; 0x48
    9d34:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
	for (i = 0; i < EVSYS_USERS; i++) {
    9d38:	42ab      	cmp	r3, r5
    9d3a:	d1f7      	bne.n	9d2c <_event_system_init+0xc>
    9d3c:	480d      	ldr	r0, [pc, #52]	; (9d74 <_event_system_init+0x54>)
    9d3e:	f100 0442 	add.w	r4, r0, #66	; 0x42
    9d42:	3080      	adds	r0, #128	; 0x80
    9d44:	2100      	movs	r1, #0
	}

	/* configure channels */
	for (i = 0; i < EVSYS_CHANNELS; i++) {
		hri_evsys_write_CHANNEL_reg(EVSYS, i, channel_confs[i]);
    9d46:	f834 3f02 	ldrh.w	r3, [r4, #2]!
    9d4a:	00ca      	lsls	r2, r1, #3
    9d4c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    9d50:	f502 4260 	add.w	r2, r2, #57344	; 0xe000

static inline void hri_evsys_write_CHANNEL_reg(const void *const hw, uint8_t submodule_index,
                                               hri_evsys_channel_reg_t data)
{
	EVSYS_CRITICAL_SECTION_ENTER();
	((Evsys *)hw)->Channel[submodule_index].CHANNEL.reg = data;
    9d54:	6213      	str	r3, [r2, #32]
		hri_evsys_write_CHINTEN_reg(EVSYS, i, interrupt_cfg[i]);
    9d56:	f850 3f04 	ldr.w	r3, [r0, #4]!
    9d5a:	b2db      	uxtb	r3, r3
	((Evsys *)hw)->Channel[submodule_index].CHINTENSET.reg = data;
    9d5c:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
	((Evsys *)hw)->Channel[submodule_index].CHINTENCLR.reg = ~data;
    9d60:	43db      	mvns	r3, r3
    9d62:	b2db      	uxtb	r3, r3
    9d64:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
    9d68:	3101      	adds	r1, #1
	for (i = 0; i < EVSYS_CHANNELS; i++) {
    9d6a:	2920      	cmp	r1, #32
    9d6c:	d1eb      	bne.n	9d46 <_event_system_init+0x26>
	}

	return ERR_NONE;
}
    9d6e:	2000      	movs	r0, #0
    9d70:	bc30      	pop	{r4, r5}
    9d72:	4770      	bx	lr
    9d74:	000114a4 	.word	0x000114a4
    9d78:	4100e000 	.word	0x4100e000

00009d7c <_gclk_init_generators_by_fref>:

void _gclk_init_generators_by_fref(uint32_t bm)
{

#if CONF_GCLK_GENERATOR_0_CONFIG == 1
	if (bm & (1ul << 0)) {
    9d7c:	f010 0f01 	tst.w	r0, #1
    9d80:	d008      	beq.n	9d94 <_gclk_init_generators_by_fref+0x18>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    9d82:	4a17      	ldr	r2, [pc, #92]	; (9de0 <_gclk_init_generators_by_fref+0x64>)
    9d84:	4b17      	ldr	r3, [pc, #92]	; (9de4 <_gclk_init_generators_by_fref+0x68>)
    9d86:	621a      	str	r2, [r3, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    9d88:	4619      	mov	r1, r3
    9d8a:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    9d8e:	684b      	ldr	r3, [r1, #4]
    9d90:	4213      	tst	r3, r2
    9d92:	d1fc      	bne.n	9d8e <_gclk_init_generators_by_fref+0x12>
		        | (CONF_GCLK_GENERATOR_0_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_0_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_1_CONFIG == 1
	if (bm & (1ul << 1)) {
    9d94:	f010 0f02 	tst.w	r0, #2
    9d98:	d008      	beq.n	9dac <_gclk_init_generators_by_fref+0x30>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    9d9a:	4a13      	ldr	r2, [pc, #76]	; (9de8 <_gclk_init_generators_by_fref+0x6c>)
    9d9c:	4b11      	ldr	r3, [pc, #68]	; (9de4 <_gclk_init_generators_by_fref+0x68>)
    9d9e:	625a      	str	r2, [r3, #36]	; 0x24
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    9da0:	4619      	mov	r1, r3
    9da2:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    9da6:	684b      	ldr	r3, [r1, #4]
    9da8:	4213      	tst	r3, r2
    9daa:	d1fc      	bne.n	9da6 <_gclk_init_generators_by_fref+0x2a>
		        | (CONF_GCLK_GENERATOR_1_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_1_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_2_CONFIG == 1
	if (bm & (1ul << 2)) {
    9dac:	f010 0f04 	tst.w	r0, #4
    9db0:	d008      	beq.n	9dc4 <_gclk_init_generators_by_fref+0x48>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    9db2:	4a0e      	ldr	r2, [pc, #56]	; (9dec <_gclk_init_generators_by_fref+0x70>)
    9db4:	4b0b      	ldr	r3, [pc, #44]	; (9de4 <_gclk_init_generators_by_fref+0x68>)
    9db6:	629a      	str	r2, [r3, #40]	; 0x28
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    9db8:	4619      	mov	r1, r3
    9dba:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    9dbe:	684b      	ldr	r3, [r1, #4]
    9dc0:	4213      	tst	r3, r2
    9dc2:	d1fc      	bne.n	9dbe <_gclk_init_generators_by_fref+0x42>
		        | (CONF_GCLK_GENERATOR_2_CONFIG << GCLK_GENCTRL_GENEN_Pos) | CONF_GCLK_GEN_2_SOURCE);
	}
#endif

#if CONF_GCLK_GENERATOR_3_CONFIG == 1
	if (bm & (1ul << 3)) {
    9dc4:	f010 0f08 	tst.w	r0, #8
    9dc8:	d008      	beq.n	9ddc <_gclk_init_generators_by_fref+0x60>
	((Gclk *)hw)->GENCTRL[index].reg = data;
    9dca:	4a09      	ldr	r2, [pc, #36]	; (9df0 <_gclk_init_generators_by_fref+0x74>)
    9dcc:	4b05      	ldr	r3, [pc, #20]	; (9de4 <_gclk_init_generators_by_fref+0x68>)
    9dce:	62da      	str	r2, [r3, #44]	; 0x2c
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    9dd0:	4619      	mov	r1, r3
    9dd2:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    9dd6:	684b      	ldr	r3, [r1, #4]
    9dd8:	4213      	tst	r3, r2
    9dda:	d1fc      	bne.n	9dd6 <_gclk_init_generators_by_fref+0x5a>
    9ddc:	4770      	bx	lr
    9dde:	bf00      	nop
    9de0:	00010108 	.word	0x00010108
    9de4:	40001c00 	.word	0x40001c00
    9de8:	00010106 	.word	0x00010106
    9dec:	00100106 	.word	0x00100106
    9df0:	00010104 	.word	0x00010104

00009df4 <_mclk_init>:
	((Mclk *)hw)->CPUDIV.reg = data;
    9df4:	2201      	movs	r2, #1
    9df6:	4b01      	ldr	r3, [pc, #4]	; (9dfc <_mclk_init+0x8>)
    9df8:	715a      	strb	r2, [r3, #5]
    9dfa:	4770      	bx	lr
    9dfc:	40000800 	.word	0x40000800

00009e00 <_flash_program>:
 * \param[in]  buffer        Pointer to buffer where the data to
 *                           write is stored
 * \param[in] size           The size of data to write to a page
 */
static void _flash_program(void *const hw, const uint32_t dst_addr, const uint8_t *buffer, const uint16_t size)
{
    9e00:	b470      	push	{r4, r5, r6}
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    9e02:	8a44      	ldrh	r4, [r0, #18]
	uint32_t *ptr_read    = (uint32_t *)buffer;
	uint32_t  nvm_address = dst_addr / 4;
	uint16_t  i;

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    9e04:	f014 0f01 	tst.w	r4, #1
    9e08:	d0fb      	beq.n	9e02 <_flash_program+0x2>
}

static inline void hri_nvmctrl_write_CTRLB_reg(const void *const hw, hri_nvmctrl_ctrlb_reg_t data)
{
	NVMCTRL_CRITICAL_SECTION_ENTER();
	((Nvmctrl *)hw)->CTRLB.reg = data;
    9e0a:	f24a 5415 	movw	r4, #42261	; 0xa515
    9e0e:	8084      	strh	r4, [r0, #4]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    9e10:	8a44      	ldrh	r4, [r0, #18]
		/* Wait until this module isn't busy */
	}

	hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_PBC | NVMCTRL_CTRLB_CMDEX_KEY);

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    9e12:	f014 0f01 	tst.w	r4, #1
    9e16:	d0fb      	beq.n	9e10 <_flash_program+0x10>
		/* Wait until this module isn't busy */
	}

	/* Writes to the page buffer must be 32 bits, perform manual copy
	 * to ensure alignment */
	for (i = 0; i < size; i += 4) {
    9e18:	b153      	cbz	r3, 9e30 <_flash_program+0x30>
    9e1a:	f021 0603 	bic.w	r6, r1, #3
    9e1e:	1ab6      	subs	r6, r6, r2
    9e20:	4614      	mov	r4, r2
		NVM_MEMORY[nvm_address++] = *ptr_read;
    9e22:	6825      	ldr	r5, [r4, #0]
    9e24:	51a5      	str	r5, [r4, r6]
		ptr_read++;
    9e26:	3404      	adds	r4, #4
	for (i = 0; i < size; i += 4) {
    9e28:	1aa5      	subs	r5, r4, r2
    9e2a:	b2ad      	uxth	r5, r5
    9e2c:	42ab      	cmp	r3, r5
    9e2e:	d8f8      	bhi.n	9e22 <_flash_program+0x22>
    9e30:	8a43      	ldrh	r3, [r0, #18]
	}

	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    9e32:	f013 0f01 	tst.w	r3, #1
    9e36:	d0fb      	beq.n	9e30 <_flash_program+0x30>
	((Nvmctrl *)hw)->ADDR.reg = data;
    9e38:	6141      	str	r1, [r0, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    9e3a:	f24a 5303 	movw	r3, #42243	; 0xa503
    9e3e:	8083      	strh	r3, [r0, #4]
		/* Wait until this module isn't busy */
	}

	hri_nvmctrl_write_ADDR_reg(hw, dst_addr);
	hri_nvmctrl_write_CTRLB_reg(hw, NVMCTRL_CTRLB_CMD_WP | NVMCTRL_CTRLB_CMDEX_KEY);
}
    9e40:	bc70      	pop	{r4, r5, r6}
    9e42:	4770      	bx	lr

00009e44 <_nvm_interrupt_handler>:
 * \internal NVM interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _nvm_interrupt_handler(struct _flash_device *device)
{
    9e44:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    9e46:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->INTFLAG.reg & NVMCTRL_INTFLAG_DONE) >> NVMCTRL_INTFLAG_DONE_Pos;
    9e48:	8a1a      	ldrh	r2, [r3, #16]

	if (hri_nvmctrl_get_INTFLAG_DONE_bit(hw)) {
    9e4a:	f012 0f01 	tst.w	r2, #1
    9e4e:	d005      	beq.n	9e5c <_nvm_interrupt_handler+0x18>
	((Nvmctrl *)hw)->INTFLAG.reg = NVMCTRL_INTFLAG_DONE;
    9e50:	2201      	movs	r2, #1
    9e52:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_DONE_bit(hw);

		if (NULL != device->flash_cb.ready_cb) {
    9e54:	6803      	ldr	r3, [r0, #0]
    9e56:	b153      	cbz	r3, 9e6e <_nvm_interrupt_handler+0x2a>
			device->flash_cb.ready_cb(device);
    9e58:	4798      	blx	r3
    9e5a:	bd08      	pop	{r3, pc}
	return ((Nvmctrl *)hw)->INTFLAG.reg;
    9e5c:	8a1a      	ldrh	r2, [r3, #16]
    9e5e:	b292      	uxth	r2, r2
		}
	} else if (hri_nvmctrl_read_INTFLAG_reg(hw) && ~NVMCTRL_INTFLAG_ERR) {
    9e60:	b12a      	cbz	r2, 9e6e <_nvm_interrupt_handler+0x2a>
	((Nvmctrl *)hw)->INTFLAG.reg = mask;
    9e62:	f240 225e 	movw	r2, #606	; 0x25e
    9e66:	821a      	strh	r2, [r3, #16]
		hri_nvmctrl_clear_INTFLAG_reg(hw, NVMCTRL_INTFLAG_ERR);

		if (NULL != device->flash_cb.error_cb) {
    9e68:	6843      	ldr	r3, [r0, #4]
    9e6a:	b103      	cbz	r3, 9e6e <_nvm_interrupt_handler+0x2a>
			device->flash_cb.error_cb(device);
    9e6c:	4798      	blx	r3
    9e6e:	bd08      	pop	{r3, pc}

00009e70 <_flash_init>:
{
    9e70:	b538      	push	{r3, r4, r5, lr}
    9e72:	460c      	mov	r4, r1
	ASSERT(device && (hw == NVMCTRL));
    9e74:	4605      	mov	r5, r0
    9e76:	b350      	cbz	r0, 9ece <_flash_init+0x5e>
    9e78:	4816      	ldr	r0, [pc, #88]	; (9ed4 <_flash_init+0x64>)
    9e7a:	4281      	cmp	r1, r0
    9e7c:	bf14      	ite	ne
    9e7e:	2000      	movne	r0, #0
    9e80:	2001      	moveq	r0, #1
    9e82:	224b      	movs	r2, #75	; 0x4b
    9e84:	4914      	ldr	r1, [pc, #80]	; (9ed8 <_flash_init+0x68>)
    9e86:	4b15      	ldr	r3, [pc, #84]	; (9edc <_flash_init+0x6c>)
    9e88:	4798      	blx	r3
	device->hw = hw;
    9e8a:	612c      	str	r4, [r5, #16]
	return ((Nvmctrl *)hw)->CTRLA.reg;
    9e8c:	8823      	ldrh	r3, [r4, #0]
	hri_nvmctrl_write_CTRLA_reg(hw, ctrla);
    9e8e:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
    9e92:	049b      	lsls	r3, r3, #18
    9e94:	0c9b      	lsrs	r3, r3, #18
	((Nvmctrl *)hw)->CTRLA.reg = data;
    9e96:	8023      	strh	r3, [r4, #0]
	_nvm_dev = device;
    9e98:	4b11      	ldr	r3, [pc, #68]	; (9ee0 <_flash_init+0x70>)
    9e9a:	601d      	str	r5, [r3, #0]
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    9e9c:	4b11      	ldr	r3, [pc, #68]	; (9ee4 <_flash_init+0x74>)
    9e9e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
    9ea2:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    9ea6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    9eaa:	f3bf 8f6f 	isb	sy
    9eae:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    9eb2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    9eb6:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    9eba:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    9ebe:	f8c3 1180 	str.w	r1, [r3, #384]	; 0x180
    9ec2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    9ec6:	6019      	str	r1, [r3, #0]
    9ec8:	601a      	str	r2, [r3, #0]
}
    9eca:	2000      	movs	r0, #0
    9ecc:	bd38      	pop	{r3, r4, r5, pc}
    9ece:	2000      	movs	r0, #0
    9ed0:	e7d7      	b.n	9e82 <_flash_init+0x12>
    9ed2:	bf00      	nop
    9ed4:	41004000 	.word	0x41004000
    9ed8:	000115a8 	.word	0x000115a8
    9edc:	0000942d 	.word	0x0000942d
    9ee0:	20000b04 	.word	0x20000b04
    9ee4:	e000e100 	.word	0xe000e100

00009ee8 <_flash_get_page_size>:
}
    9ee8:	f44f 7000 	mov.w	r0, #512	; 0x200
    9eec:	4770      	bx	lr

00009eee <_flash_get_total_pages>:
	return (uint32_t)hri_nvmctrl_read_PARAM_NVMP_bf(device->hw);
    9eee:	6903      	ldr	r3, [r0, #16]
	return (((Nvmctrl *)hw)->PARAM.reg & NVMCTRL_PARAM_NVMP_Msk) >> NVMCTRL_PARAM_NVMP_Pos;
    9ef0:	6898      	ldr	r0, [r3, #8]
}
    9ef2:	b280      	uxth	r0, r0
    9ef4:	4770      	bx	lr

00009ef6 <_flash_read>:
{
    9ef6:	b410      	push	{r4}
	while (!hri_nvmctrl_get_STATUS_READY_bit(device->hw)) {
    9ef8:	6904      	ldr	r4, [r0, #16]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    9efa:	8a60      	ldrh	r0, [r4, #18]
    9efc:	f010 0f01 	tst.w	r0, #1
    9f00:	d0fb      	beq.n	9efa <_flash_read+0x4>
	for (i = 0; i < length; i++) {
    9f02:	b143      	cbz	r3, 9f16 <_flash_read+0x20>
    9f04:	3901      	subs	r1, #1
    9f06:	4610      	mov	r0, r2
    9f08:	4413      	add	r3, r2
		buffer[i] = nvm_addr[src_addr + i];
    9f0a:	f811 4f01 	ldrb.w	r4, [r1, #1]!
    9f0e:	f800 4b01 	strb.w	r4, [r0], #1
	for (i = 0; i < length; i++) {
    9f12:	4298      	cmp	r0, r3
    9f14:	d1f9      	bne.n	9f0a <_flash_read+0x14>
}
    9f16:	f85d 4b04 	ldr.w	r4, [sp], #4
    9f1a:	4770      	bx	lr

00009f1c <_flash_write>:
{
    9f1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    9f20:	f5ad 5d00 	sub.w	sp, sp, #8192	; 0x2000
    9f24:	b085      	sub	sp, #20
    9f26:	4682      	mov	sl, r0
    9f28:	9203      	str	r2, [sp, #12]
    9f2a:	4698      	mov	r8, r3
	uint32_t wr_start_addr = dst_addr;
    9f2c:	460e      	mov	r6, r1
			_flash_program(device->hw, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    9f2e:	f8df b0d8 	ldr.w	fp, [pc, #216]	; a008 <_flash_write+0xec>
    9f32:	e034      	b.n	9f9e <_flash_write+0x82>
			wr_start_addr++;
    9f34:	3601      	adds	r6, #1
			length--;
    9f36:	3801      	subs	r0, #1
		while ((wr_start_addr <= block_end_addr) && (length > 0)) {
    9f38:	45b0      	cmp	r8, r6
    9f3a:	d312      	bcc.n	9f62 <_flash_write+0x46>
    9f3c:	b170      	cbz	r0, 9f5c <_flash_write+0x40>
			tmp_buffer[j][k] = *buffer;
    9f3e:	f812 cb01 	ldrb.w	ip, [r2], #1
    9f42:	f10d 0e10 	add.w	lr, sp, #16
    9f46:	eb0e 2e41 	add.w	lr, lr, r1, lsl #9
    9f4a:	f80e c003 	strb.w	ip, [lr, r3]
			k                = (k + 1) % NVMCTRL_PAGE_SIZE;
    9f4e:	3301      	adds	r3, #1
    9f50:	f3c3 0308 	ubfx	r3, r3, #0, #9
			if (0 == k) {
    9f54:	2b00      	cmp	r3, #0
    9f56:	d1ed      	bne.n	9f34 <_flash_write+0x18>
				j++;
    9f58:	3101      	adds	r1, #1
    9f5a:	e7eb      	b.n	9f34 <_flash_write+0x18>
    9f5c:	9203      	str	r2, [sp, #12]
    9f5e:	4680      	mov	r8, r0
    9f60:	e001      	b.n	9f66 <_flash_write+0x4a>
    9f62:	9203      	str	r2, [sp, #12]
    9f64:	4680      	mov	r8, r0
		_flash_erase_block(device->hw, block_start_addr);
    9f66:	f8da 2010 	ldr.w	r2, [sl, #16]
    9f6a:	8a53      	ldrh	r3, [r2, #18]
	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    9f6c:	f013 0f01 	tst.w	r3, #1
    9f70:	d0fb      	beq.n	9f6a <_flash_write+0x4e>
	((Nvmctrl *)hw)->ADDR.reg = data;
    9f72:	9b01      	ldr	r3, [sp, #4]
    9f74:	6153      	str	r3, [r2, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    9f76:	f24a 5301 	movw	r3, #42241	; 0xa501
    9f7a:	8093      	strh	r3, [r2, #4]
			_flash_program(device->hw, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    9f7c:	f44f 7300 	mov.w	r3, #512	; 0x200
    9f80:	462a      	mov	r2, r5
    9f82:	19e9      	adds	r1, r5, r7
    9f84:	f8da 0010 	ldr.w	r0, [sl, #16]
    9f88:	47d8      	blx	fp
    9f8a:	f505 7500 	add.w	r5, r5, #512	; 0x200
		for (i = 0; i < NVMCTRL_BLOCK_PAGES; i++) {
    9f8e:	42a5      	cmp	r5, r4
    9f90:	d1f4      	bne.n	9f7c <_flash_write+0x60>
	} while (block_end_addr < (wr_start_addr + length - 1));
    9f92:	eb08 0306 	add.w	r3, r8, r6
    9f96:	3b01      	subs	r3, #1
    9f98:	9a00      	ldr	r2, [sp, #0]
    9f9a:	429a      	cmp	r2, r3
    9f9c:	d22c      	bcs.n	9ff8 <_flash_write+0xdc>
		block_start_addr = wr_start_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    9f9e:	f426 53ff 	bic.w	r3, r6, #8160	; 0x1fe0
    9fa2:	f023 031f 	bic.w	r3, r3, #31
    9fa6:	9301      	str	r3, [sp, #4]
		block_end_addr   = block_start_addr + NVMCTRL_BLOCK_SIZE - 1;
    9fa8:	f503 52ff 	add.w	r2, r3, #8160	; 0x1fe0
    9fac:	321f      	adds	r2, #31
    9fae:	9200      	str	r2, [sp, #0]
    9fb0:	ad04      	add	r5, sp, #16
    9fb2:	f50d 5900 	add.w	r9, sp, #8192	; 0x2000
    9fb6:	f109 0910 	add.w	r9, r9, #16
    9fba:	462c      	mov	r4, r5
    9fbc:	1b5f      	subs	r7, r3, r5
    9fbe:	9502      	str	r5, [sp, #8]
			_flash_read(device, block_start_addr + i * NVMCTRL_PAGE_SIZE, tmp_buffer[i], NVMCTRL_PAGE_SIZE);
    9fc0:	f44f 7300 	mov.w	r3, #512	; 0x200
    9fc4:	4622      	mov	r2, r4
    9fc6:	19e1      	adds	r1, r4, r7
    9fc8:	4650      	mov	r0, sl
    9fca:	4d0e      	ldr	r5, [pc, #56]	; (a004 <_flash_write+0xe8>)
    9fcc:	47a8      	blx	r5
    9fce:	f504 7400 	add.w	r4, r4, #512	; 0x200
		for (i = 0; i < NVMCTRL_BLOCK_PAGES; i++) {
    9fd2:	454c      	cmp	r4, r9
    9fd4:	d1f4      	bne.n	9fc0 <_flash_write+0xa4>
    9fd6:	9d02      	ldr	r5, [sp, #8]
		j = (wr_start_addr - block_start_addr) / NVMCTRL_PAGE_SIZE;
    9fd8:	9b01      	ldr	r3, [sp, #4]
    9fda:	1af3      	subs	r3, r6, r3
    9fdc:	0a59      	lsrs	r1, r3, #9
    9fde:	f3c3 0308 	ubfx	r3, r3, #0, #9
		while ((wr_start_addr <= block_end_addr) && (length > 0)) {
    9fe2:	9a00      	ldr	r2, [sp, #0]
    9fe4:	4296      	cmp	r6, r2
    9fe6:	d8be      	bhi.n	9f66 <_flash_write+0x4a>
    9fe8:	f1b8 0f00 	cmp.w	r8, #0
    9fec:	d0bb      	beq.n	9f66 <_flash_write+0x4a>
    9fee:	9a03      	ldr	r2, [sp, #12]
			tmp_buffer[j][k] = *buffer;
    9ff0:	4640      	mov	r0, r8
    9ff2:	f8dd 8000 	ldr.w	r8, [sp]
    9ff6:	e7a2      	b.n	9f3e <_flash_write+0x22>
}
    9ff8:	f50d 5d00 	add.w	sp, sp, #8192	; 0x2000
    9ffc:	b005      	add	sp, #20
    9ffe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    a002:	bf00      	nop
    a004:	00009ef7 	.word	0x00009ef7
    a008:	00009e01 	.word	0x00009e01

0000a00c <_flash_erase>:
{
    a00c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
    a010:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
    a014:	4607      	mov	r7, r0
    a016:	460c      	mov	r4, r1
    a018:	4616      	mov	r6, r2
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    a01a:	f421 55ff 	bic.w	r5, r1, #8160	; 0x1fe0
    a01e:	f025 051f 	bic.w	r5, r5, #31
	memset(tmp_buffer, 0xFF, NVMCTRL_PAGE_SIZE);
    a022:	f44f 7200 	mov.w	r2, #512	; 0x200
    a026:	21ff      	movs	r1, #255	; 0xff
    a028:	4668      	mov	r0, sp
    a02a:	4b27      	ldr	r3, [pc, #156]	; (a0c8 <_flash_erase+0xbc>)
    a02c:	4798      	blx	r3
	if (dst_addr != block_start_addr) {
    a02e:	42ac      	cmp	r4, r5
    a030:	d043      	beq.n	a0ba <_flash_erase+0xae>
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    a032:	f505 5500 	add.w	r5, r5, #8192	; 0x2000
    a036:	f504 5af0 	add.w	sl, r4, #7680	; 0x1e00
			_flash_write(device, dst_addr, tmp_buffer, NVMCTRL_PAGE_SIZE);
    a03a:	f44f 7900 	mov.w	r9, #512	; 0x200
    a03e:	f8df 808c 	ldr.w	r8, [pc, #140]	; a0cc <_flash_erase+0xc0>
    a042:	464b      	mov	r3, r9
    a044:	466a      	mov	r2, sp
    a046:	4621      	mov	r1, r4
    a048:	4638      	mov	r0, r7
    a04a:	47c0      	blx	r8
			if (--page_nums == 0) {
    a04c:	3e01      	subs	r6, #1
    a04e:	d030      	beq.n	a0b2 <_flash_erase+0xa6>
			dst_addr += NVMCTRL_PAGE_SIZE;
    a050:	f504 7400 	add.w	r4, r4, #512	; 0x200
			if (dst_addr == block_start_addr) {
    a054:	42a5      	cmp	r5, r4
    a056:	d001      	beq.n	a05c <_flash_erase+0x50>
		for (i = 0; i < NVMCTRL_BLOCK_PAGES - 1; i++) {
    a058:	4554      	cmp	r4, sl
    a05a:	d1f2      	bne.n	a042 <_flash_erase+0x36>
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    a05c:	2e0f      	cmp	r6, #15
    a05e:	d919      	bls.n	a094 <_flash_erase+0x88>
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    a060:	4628      	mov	r0, r5
    a062:	4631      	mov	r1, r6
    a064:	f24a 5401 	movw	r4, #42241	; 0xa501
		_flash_erase_block(device->hw, block_start_addr);
    a068:	693a      	ldr	r2, [r7, #16]
	return (((Nvmctrl *)hw)->STATUS.reg & NVMCTRL_STATUS_READY) >> NVMCTRL_STATUS_READY_Pos;
    a06a:	8a53      	ldrh	r3, [r2, #18]
	while (!hri_nvmctrl_get_STATUS_READY_bit(hw)) {
    a06c:	f013 0f01 	tst.w	r3, #1
    a070:	d0fb      	beq.n	a06a <_flash_erase+0x5e>
	((Nvmctrl *)hw)->ADDR.reg = data;
    a072:	6150      	str	r0, [r2, #20]
	((Nvmctrl *)hw)->CTRLB.reg = data;
    a074:	8094      	strh	r4, [r2, #4]
		block_start_addr += NVMCTRL_BLOCK_SIZE;
    a076:	f500 5000 	add.w	r0, r0, #8192	; 0x2000
		page_nums -= NVMCTRL_BLOCK_PAGES;
    a07a:	3910      	subs	r1, #16
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    a07c:	290f      	cmp	r1, #15
    a07e:	d8f3      	bhi.n	a068 <_flash_erase+0x5c>
    a080:	f505 5500 	add.w	r5, r5, #8192	; 0x2000
    a084:	f1a6 0310 	sub.w	r3, r6, #16
    a088:	091b      	lsrs	r3, r3, #4
    a08a:	eb05 3543 	add.w	r5, r5, r3, lsl #13
    a08e:	f006 060f 	and.w	r6, r6, #15
	if (page_nums != 0) {
    a092:	b176      	cbz	r6, a0b2 <_flash_erase+0xa6>
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    a094:	2400      	movs	r4, #0
			_flash_write(device, block_start_addr, tmp_buffer, NVMCTRL_PAGE_SIZE);
    a096:	f44f 7900 	mov.w	r9, #512	; 0x200
    a09a:	f8df 8030 	ldr.w	r8, [pc, #48]	; a0cc <_flash_erase+0xc0>
    a09e:	464b      	mov	r3, r9
    a0a0:	466a      	mov	r2, sp
    a0a2:	4629      	mov	r1, r5
    a0a4:	4638      	mov	r0, r7
    a0a6:	47c0      	blx	r8
			block_start_addr += NVMCTRL_PAGE_SIZE;
    a0a8:	f505 7500 	add.w	r5, r5, #512	; 0x200
		for (i = 0; i < page_nums; i++) {
    a0ac:	3401      	adds	r4, #1
    a0ae:	42a6      	cmp	r6, r4
    a0b0:	d8f5      	bhi.n	a09e <_flash_erase+0x92>
}
    a0b2:	f50d 7d00 	add.w	sp, sp, #512	; 0x200
    a0b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    a0ba:	2e0f      	cmp	r6, #15
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    a0bc:	bf98      	it	ls
    a0be:	4625      	movls	r5, r4
	while (page_nums >= NVMCTRL_BLOCK_PAGES) {
    a0c0:	d9e7      	bls.n	a092 <_flash_erase+0x86>
	block_start_addr = dst_addr & ~(NVMCTRL_BLOCK_SIZE - 1);
    a0c2:	4625      	mov	r5, r4
    a0c4:	e7cc      	b.n	a060 <_flash_erase+0x54>
    a0c6:	bf00      	nop
    a0c8:	0000f6d3 	.word	0x0000f6d3
    a0cc:	00009f1d 	.word	0x00009f1d

0000a0d0 <_flash_is_locked>:
	return !(hri_nvmctrl_get_RUNLOCK_reg(device->hw, 1 << region_id));
    a0d0:	6903      	ldr	r3, [r0, #16]
	tmp = ((Nvmctrl *)hw)->RUNLOCK.reg;
    a0d2:	699a      	ldr	r2, [r3, #24]
    a0d4:	f3c1 31cf 	ubfx	r1, r1, #15, #16
    a0d8:	2301      	movs	r3, #1
    a0da:	fa03 f101 	lsl.w	r1, r3, r1
    a0de:	4211      	tst	r1, r2
}
    a0e0:	bf0c      	ite	eq
    a0e2:	4618      	moveq	r0, r3
    a0e4:	2000      	movne	r0, #0
    a0e6:	4770      	bx	lr

0000a0e8 <NVMCTRL_0_Handler>:

/**
 * \internal NVM 0 interrupt handler
 */
void NVMCTRL_0_Handler(void)
{
    a0e8:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    a0ea:	4b02      	ldr	r3, [pc, #8]	; (a0f4 <NVMCTRL_0_Handler+0xc>)
    a0ec:	6818      	ldr	r0, [r3, #0]
    a0ee:	4b02      	ldr	r3, [pc, #8]	; (a0f8 <NVMCTRL_0_Handler+0x10>)
    a0f0:	4798      	blx	r3
    a0f2:	bd08      	pop	{r3, pc}
    a0f4:	20000b04 	.word	0x20000b04
    a0f8:	00009e45 	.word	0x00009e45

0000a0fc <NVMCTRL_1_Handler>:

/**
 * \internal NVM 1 interrupt handler
 */
void NVMCTRL_1_Handler(void)
{
    a0fc:	b508      	push	{r3, lr}
	_nvm_interrupt_handler(_nvm_dev);
    a0fe:	4b02      	ldr	r3, [pc, #8]	; (a108 <NVMCTRL_1_Handler+0xc>)
    a100:	6818      	ldr	r0, [r3, #0]
    a102:	4b02      	ldr	r3, [pc, #8]	; (a10c <NVMCTRL_1_Handler+0x10>)
    a104:	4798      	blx	r3
    a106:	bd08      	pop	{r3, pc}
    a108:	20000b04 	.word	0x20000b04
    a10c:	00009e45 	.word	0x00009e45

0000a110 <_osc32kctrl_init_sources>:
}

static inline hri_osc32kctrl_osculp32k_reg_t hri_osc32kctrl_read_OSCULP32K_CALIB_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Osc32kctrl *)hw)->OSCULP32K.reg;
    a110:	4b03      	ldr	r3, [pc, #12]	; (a120 <_osc32kctrl_init_sources+0x10>)
    a112:	69da      	ldr	r2, [r3, #28]
	calib = hri_osc32kctrl_read_OSCULP32K_CALIB_bf(hw);
	hri_osc32kctrl_write_OSCULP32K_reg(hw,
#if CONF_OSCULP32K_CALIB_ENABLE == 1
	                                   OSC32KCTRL_OSCULP32K_CALIB(CONF_OSCULP32K_CALIB)
#else
	                                   OSC32KCTRL_OSCULP32K_CALIB(calib)
    a114:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
}

static inline void hri_osc32kctrl_write_OSCULP32K_reg(const void *const hw, hri_osc32kctrl_osculp32k_reg_t data)
{
	OSC32KCTRL_CRITICAL_SECTION_ENTER();
	((Osc32kctrl *)hw)->OSCULP32K.reg = data;
    a118:	61da      	str	r2, [r3, #28]
	((Osc32kctrl *)hw)->RTCCTRL.reg = data;
    a11a:	2201      	movs	r2, #1
    a11c:	741a      	strb	r2, [r3, #16]
    a11e:	4770      	bx	lr
    a120:	40001400 	.word	0x40001400

0000a124 <_oscctrl_init_sources>:

/**
 * \brief Initialize clock sources
 */
void _oscctrl_init_sources(void)
{
    a124:	4770      	bx	lr
	...

0000a128 <_oscctrl_init_referenced_generators>:
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    a128:	4a47      	ldr	r2, [pc, #284]	; (a248 <_oscctrl_init_referenced_generators+0x120>)
    a12a:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    a12c:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    a130:	f043 0304 	orr.w	r3, r3, #4
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    a134:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    a136:	4611      	mov	r1, r2
    a138:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    a13c:	684b      	ldr	r3, [r1, #4]
    a13e:	4213      	tst	r3, r2
    a140:	d1fc      	bne.n	a13c <_oscctrl_init_referenced_generators+0x14>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    a142:	4a41      	ldr	r2, [pc, #260]	; (a248 <_oscctrl_init_referenced_generators+0x120>)
    a144:	6853      	ldr	r3, [r2, #4]
{
	void *hw = (void *)OSCCTRL;

#if CONF_DFLL_CONFIG == 1
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, GCLK_GENCTRL_SRC_OSCULP32K);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    a146:	f013 0f04 	tst.w	r3, #4
    a14a:	d1fb      	bne.n	a144 <_oscctrl_init_referenced_generators+0x1c>
}

static inline void hri_oscctrl_write_DFLLCTRLA_reg(const void *const hw, hri_oscctrl_dfllctrla_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    a14c:	4b3f      	ldr	r3, [pc, #252]	; (a24c <_oscctrl_init_referenced_generators+0x124>)
    a14e:	2200      	movs	r2, #0
    a150:	771a      	strb	r2, [r3, #28]
}

static inline void hri_oscctrl_write_DFLLMUL_reg(const void *const hw, hri_oscctrl_dfllmul_reg_t data)
{
	OSCCTRL_CRITICAL_SECTION_ENTER();
	((Oscctrl *)hw)->DFLLMUL.reg = data;
    a152:	4a3f      	ldr	r2, [pc, #252]	; (a250 <_oscctrl_init_referenced_generators+0x128>)
    a154:	629a      	str	r2, [r3, #40]	; 0x28
}

static inline bool hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(const void *const hw)
{
	uint8_t tmp;
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    a156:	461a      	mov	r2, r3
    a158:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
#endif

	hri_oscctrl_write_DFLLMUL_reg(hw,
	                              OSCCTRL_DFLLMUL_CSTEP(CONF_DFLL_CSTEP) | OSCCTRL_DFLLMUL_FSTEP(CONF_DFLL_FSTEP)
	                                  | OSCCTRL_DFLLMUL_MUL(CONF_DFLL_MUL));
	while (hri_oscctrl_get_DFLLSYNC_DFLLMUL_bit(hw))
    a15c:	f013 0f10 	tst.w	r3, #16
    a160:	d1fa      	bne.n	a158 <_oscctrl_init_referenced_generators+0x30>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    a162:	2200      	movs	r2, #0
    a164:	4b39      	ldr	r3, [pc, #228]	; (a24c <_oscctrl_init_referenced_generators+0x124>)
    a166:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    a16a:	461a      	mov	r2, r3
    a16c:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	hri_oscctrl_write_DFLLCTRLB_reg(hw, 0);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    a170:	f013 0f04 	tst.w	r3, #4
    a174:	d1fa      	bne.n	a16c <_oscctrl_init_referenced_generators+0x44>
	((Oscctrl *)hw)->DFLLCTRLA.reg = data;
    a176:	2202      	movs	r2, #2
    a178:	4b34      	ldr	r3, [pc, #208]	; (a24c <_oscctrl_init_referenced_generators+0x124>)
    a17a:	771a      	strb	r2, [r3, #28]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    a17c:	461a      	mov	r2, r3
    a17e:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
		;

	tmp = (CONF_DFLL_RUNSTDBY << OSCCTRL_DFLLCTRLA_RUNSTDBY_Pos) | OSCCTRL_DFLLCTRLA_ENABLE;
	hri_oscctrl_write_DFLLCTRLA_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_ENABLE_bit(hw))
    a182:	f013 0f02 	tst.w	r3, #2
    a186:	d1fa      	bne.n	a17e <_oscctrl_init_referenced_generators+0x56>
	return ((Oscctrl *)hw)->DFLLVAL.reg;
    a188:	4b30      	ldr	r3, [pc, #192]	; (a24c <_oscctrl_init_referenced_generators+0x124>)
    a18a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Oscctrl *)hw)->DFLLVAL.reg = data;
    a18c:	625a      	str	r2, [r3, #36]	; 0x24
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    a18e:	461a      	mov	r2, r3
    a190:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c

#if CONF_DFLL_OVERWRITE_CALIBRATION == 1
	hri_oscctrl_write_DFLLVAL_reg(hw, OSCCTRL_DFLLVAL_COARSE(CONF_DFLL_COARSE) | OSCCTRL_DFLLVAL_FINE(CONF_DFLL_FINE));
#endif
	hri_oscctrl_write_DFLLVAL_reg(hw, hri_oscctrl_read_DFLLVAL_reg(hw));
	while (hri_oscctrl_get_DFLLSYNC_DFLLVAL_bit(hw))
    a194:	f013 0f08 	tst.w	r3, #8
    a198:	d1fa      	bne.n	a190 <_oscctrl_init_referenced_generators+0x68>
	((Oscctrl *)hw)->DFLLCTRLB.reg = data;
    a19a:	2288      	movs	r2, #136	; 0x88
    a19c:	4b2b      	ldr	r3, [pc, #172]	; (a24c <_oscctrl_init_referenced_generators+0x124>)
    a19e:	f883 2020 	strb.w	r2, [r3, #32]
	tmp = ((Oscctrl *)hw)->DFLLSYNC.reg;
    a1a2:	461a      	mov	r2, r3
    a1a4:	f892 302c 	ldrb.w	r3, [r2, #44]	; 0x2c
	tmp = (CONF_DFLL_WAITLOCK << OSCCTRL_DFLLCTRLB_WAITLOCK_Pos) | (CONF_DFLL_BPLCKC << OSCCTRL_DFLLCTRLB_BPLCKC_Pos)
	      | (CONF_DFLL_QLDIS << OSCCTRL_DFLLCTRLB_QLDIS_Pos) | (CONF_DFLL_CCDIS << OSCCTRL_DFLLCTRLB_CCDIS_Pos)
	      | (CONF_DFLL_USBCRM << OSCCTRL_DFLLCTRLB_USBCRM_Pos) | (CONF_DFLL_LLAW << OSCCTRL_DFLLCTRLB_LLAW_Pos)
	      | (CONF_DFLL_STABLE << OSCCTRL_DFLLCTRLB_STABLE_Pos) | (CONF_DFLL_MODE << OSCCTRL_DFLLCTRLB_MODE_Pos) | 0;
	hri_oscctrl_write_DFLLCTRLB_reg(hw, tmp);
	while (hri_oscctrl_get_DFLLSYNC_DFLLCTRLB_bit(hw))
    a1a8:	f013 0f04 	tst.w	r3, #4
    a1ac:	d1fa      	bne.n	a1a4 <_oscctrl_init_referenced_generators+0x7c>
	((Gclk *)hw)->PCHCTRL[index].reg = data;
    a1ae:	2242      	movs	r2, #66	; 0x42
    a1b0:	4b25      	ldr	r3, [pc, #148]	; (a248 <_oscctrl_init_referenced_generators+0x120>)
    a1b2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLRATIO.reg = data;
    a1b6:	2227      	movs	r2, #39	; 0x27
    a1b8:	f5a3 6340 	sub.w	r3, r3, #3072	; 0xc00
    a1bc:	649a      	str	r2, [r3, #72]	; 0x48
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    a1be:	461a      	mov	r2, r3
    a1c0:	6d13      	ldr	r3, [r2, #80]	; 0x50
    a1c2:	f013 0f06 	tst.w	r3, #6
    a1c6:	d1fb      	bne.n	a1c0 <_oscctrl_init_referenced_generators+0x98>
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLB.reg = data;
    a1c8:	4b20      	ldr	r3, [pc, #128]	; (a24c <_oscctrl_init_referenced_generators+0x124>)
    a1ca:	f44f 6200 	mov.w	r2, #2048	; 0x800
    a1ce:	64da      	str	r2, [r3, #76]	; 0x4c
	((Oscctrl *)hw)->Dpll[submodule_index].DPLLCTRLA.reg = data;
    a1d0:	2202      	movs	r2, #2
    a1d2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	while (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSYNCBUSY.reg & reg) {
    a1d6:	461a      	mov	r2, r3
    a1d8:	6d13      	ldr	r3, [r2, #80]	; 0x50
    a1da:	f013 0f02 	tst.w	r3, #2
    a1de:	d1fb      	bne.n	a1d8 <_oscctrl_init_referenced_generators+0xb0>
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    a1e0:	4b1a      	ldr	r3, [pc, #104]	; (a24c <_oscctrl_init_referenced_generators+0x124>)
    a1e2:	f893 3020 	ldrb.w	r3, [r3, #32]
	                                (CONF_FDPLL1_RUNSTDBY << OSCCTRL_DPLLCTRLA_RUNSTDBY_Pos)
	                                    | (CONF_FDPLL1_ENABLE << OSCCTRL_DPLLCTRLA_ENABLE_Pos));
#endif

#if CONF_DFLL_CONFIG == 1
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(hw)) {
    a1e6:	f013 0f01 	tst.w	r3, #1
    a1ea:	d026      	beq.n	a23a <_oscctrl_init_referenced_generators+0x112>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    a1ec:	4a17      	ldr	r2, [pc, #92]	; (a24c <_oscctrl_init_referenced_generators+0x124>)
    a1ee:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    a1f0:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		hri_oscctrl_status_reg_t status_mask = OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC;

		while (hri_oscctrl_get_STATUS_reg(hw, status_mask) != status_mask)
    a1f4:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    a1f8:	d1f9      	bne.n	a1ee <_oscctrl_init_referenced_generators+0xc6>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_LOCK)
    a1fa:	4b14      	ldr	r3, [pc, #80]	; (a24c <_oscctrl_init_referenced_generators+0x124>)
    a1fc:	6d5a      	ldr	r2, [r3, #84]	; 0x54
#endif
#endif

#if CONF_FDPLL1_CONFIG == 1
#if CONF_FDPLL1_ENABLE == 1
	while (!(hri_oscctrl_get_DPLLSTATUS_LOCK_bit(hw, 1) || hri_oscctrl_get_DPLLSTATUS_CLKRDY_bit(hw, 1)))
    a1fe:	f012 0f01 	tst.w	r2, #1
    a202:	d103      	bne.n	a20c <_oscctrl_init_referenced_generators+0xe4>
	return (((Oscctrl *)hw)->Dpll[submodule_index].DPLLSTATUS.reg & OSCCTRL_DPLLSTATUS_CLKRDY)
    a204:	6d5a      	ldr	r2, [r3, #84]	; 0x54
    a206:	f012 0f02 	tst.w	r2, #2
    a20a:	d0f7      	beq.n	a1fc <_oscctrl_init_referenced_generators+0xd4>
	return ((Gclk *)hw)->SYNCBUSY.reg;
    a20c:	4a0e      	ldr	r2, [pc, #56]	; (a248 <_oscctrl_init_referenced_generators+0x120>)
    a20e:	6853      	ldr	r3, [r2, #4]
	hri_oscctrl_set_DPLLCTRLA_ONDEMAND_bit(hw, 1);
#endif
#endif

#if CONF_DFLL_CONFIG == 1
	while (hri_gclk_read_SYNCBUSY_reg(GCLK))
    a210:	2b00      	cmp	r3, #0
    a212:	d1fc      	bne.n	a20e <_oscctrl_init_referenced_generators+0xe6>
	tmp = ((Gclk *)hw)->GENCTRL[index].reg;
    a214:	4a0c      	ldr	r2, [pc, #48]	; (a248 <_oscctrl_init_referenced_generators+0x120>)
    a216:	6a13      	ldr	r3, [r2, #32]
	tmp &= ~GCLK_GENCTRL_SRC_Msk;
    a218:	f023 030f 	bic.w	r3, r3, #15
	tmp |= GCLK_GENCTRL_SRC(data);
    a21c:	f043 0308 	orr.w	r3, r3, #8
	((Gclk *)hw)->GENCTRL[index].reg = tmp;
    a220:	6213      	str	r3, [r2, #32]
	while (((Gclk *)hw)->SYNCBUSY.reg & reg) {
    a222:	4611      	mov	r1, r2
    a224:	f643 72fd 	movw	r2, #16381	; 0x3ffd
    a228:	684b      	ldr	r3, [r1, #4]
    a22a:	4213      	tst	r3, r2
    a22c:	d1fc      	bne.n	a228 <_oscctrl_init_referenced_generators+0x100>
	return (((Gclk *)hw)->SYNCBUSY.reg & GCLK_SYNCBUSY_GENCTRL0) >> GCLK_SYNCBUSY_GENCTRL0_Pos;
    a22e:	4a06      	ldr	r2, [pc, #24]	; (a248 <_oscctrl_init_referenced_generators+0x120>)
    a230:	6853      	ldr	r3, [r2, #4]
		;
	hri_gclk_write_GENCTRL_SRC_bf(GCLK, 0, CONF_GCLK_GEN_0_SOURCE);
	while (hri_gclk_get_SYNCBUSY_GENCTRL0_bit(GCLK))
    a232:	f013 0f04 	tst.w	r3, #4
    a236:	d1fb      	bne.n	a230 <_oscctrl_init_referenced_generators+0x108>
		;
#endif
	(void)hw;
}
    a238:	4770      	bx	lr
	return (((Oscctrl *)hw)->STATUS.reg & OSCCTRL_STATUS_DFLLRDY) >> OSCCTRL_STATUS_DFLLRDY_Pos;
    a23a:	4a04      	ldr	r2, [pc, #16]	; (a24c <_oscctrl_init_referenced_generators+0x124>)
    a23c:	6913      	ldr	r3, [r2, #16]
		while (!hri_oscctrl_get_STATUS_DFLLRDY_bit(hw))
    a23e:	f413 7f80 	tst.w	r3, #256	; 0x100
    a242:	d0fb      	beq.n	a23c <_oscctrl_init_referenced_generators+0x114>
    a244:	e7d9      	b.n	a1fa <_oscctrl_init_referenced_generators+0xd2>
    a246:	bf00      	nop
    a248:	40001c00 	.word	0x40001c00
    a24c:	40001000 	.word	0x40001000
    a250:	04010000 	.word	0x04010000

0000a254 <_qspi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_rx_complete(struct _dma_resource *resource)
{
    a254:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    a256:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    a258:	681a      	ldr	r2, [r3, #0]
}

static inline void hri_qspi_write_CTRLA_reg(const void *const hw, hri_qspi_ctrla_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLA.reg = data;
    a25a:	4903      	ldr	r1, [pc, #12]	; (a268 <_qspi_dma_rx_complete+0x14>)
    a25c:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    a25e:	685b      	ldr	r3, [r3, #4]
    a260:	b103      	cbz	r3, a264 <_qspi_dma_rx_complete+0x10>
		dev->cb.xfer_done(resource);
    a262:	4798      	blx	r3
    a264:	bd08      	pop	{r3, pc}
    a266:	bf00      	nop
    a268:	01000002 	.word	0x01000002

0000a26c <_qspi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_tx_complete(struct _dma_resource *resource)
{
    a26c:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;
    a26e:	6883      	ldr	r3, [r0, #8]

	_qspi_end_transfer(dev->prvt);
    a270:	681a      	ldr	r2, [r3, #0]
    a272:	4903      	ldr	r1, [pc, #12]	; (a280 <_qspi_dma_tx_complete+0x14>)
    a274:	6011      	str	r1, [r2, #0]

	if (dev->cb.xfer_done) {
    a276:	685b      	ldr	r3, [r3, #4]
    a278:	b103      	cbz	r3, a27c <_qspi_dma_tx_complete+0x10>
		dev->cb.xfer_done(resource);
    a27a:	4798      	blx	r3
    a27c:	bd08      	pop	{r3, pc}
    a27e:	bf00      	nop
    a280:	01000002 	.word	0x01000002

0000a284 <_qspi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _qspi_dma_error_occured(struct _dma_resource *resource)
{
    a284:	b508      	push	{r3, lr}
	struct _qspi_dma_dev *dev = (struct _qspi_dma_dev *)resource->back;

	if (dev->cb.error) {
    a286:	6883      	ldr	r3, [r0, #8]
    a288:	689b      	ldr	r3, [r3, #8]
    a28a:	b103      	cbz	r3, a28e <_qspi_dma_error_occured+0xa>
		dev->cb.error(resource);
    a28c:	4798      	blx	r3
    a28e:	bd08      	pop	{r3, pc}

0000a290 <_qspi_dma_init>:
	}
}

int32_t _qspi_dma_init(struct _qspi_dma_dev *dev, void *const hw)
{
    a290:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    a292:	460d      	mov	r5, r1
	ASSERT(dev && hw);
    a294:	4604      	mov	r4, r0
    a296:	2800      	cmp	r0, #0
    a298:	d027      	beq.n	a2ea <_qspi_dma_init+0x5a>
    a29a:	1c08      	adds	r0, r1, #0
    a29c:	bf18      	it	ne
    a29e:	2001      	movne	r0, #1
    a2a0:	22cb      	movs	r2, #203	; 0xcb
    a2a2:	4913      	ldr	r1, [pc, #76]	; (a2f0 <_qspi_dma_init+0x60>)
    a2a4:	4b13      	ldr	r3, [pc, #76]	; (a2f4 <_qspi_dma_init+0x64>)
    a2a6:	4798      	blx	r3
	dev->prvt = hw;
    a2a8:	4626      	mov	r6, r4
    a2aa:	f846 5b0c 	str.w	r5, [r6], #12
    a2ae:	2301      	movs	r3, #1
    a2b0:	602b      	str	r3, [r5, #0]
}

static inline void hri_qspi_write_CTRLB_reg(const void *const hw, hri_qspi_ctrlb_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->CTRLB.reg = data;
    a2b2:	4b11      	ldr	r3, [pc, #68]	; (a2f8 <_qspi_dma_init+0x68>)
    a2b4:	606b      	str	r3, [r5, #4]
}

static inline void hri_qspi_write_BAUD_reg(const void *const hw, hri_qspi_baud_reg_t data)
{
	QSPI_CRITICAL_SECTION_ENTER();
	((Qspi *)hw)->BAUD.reg = data;
    a2b6:	4b11      	ldr	r3, [pc, #68]	; (a2fc <_qspi_dma_init+0x6c>)
    a2b8:	60ab      	str	r3, [r5, #8]
	hri_qspi_write_BAUD_reg(hw,
	                        CONF_QSPI_CPOL << QSPI_BAUD_CPOL_Pos | CONF_QSPI_CPHA << QSPI_BAUD_CPHA_Pos
	                            | QSPI_BAUD_BAUD(CONF_QSPI_BAUD_RATE) | QSPI_BAUD_DLYBS(CONF_QSPI_DLYBS));

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_RX_CHANNEL);
    a2ba:	211f      	movs	r1, #31
    a2bc:	4630      	mov	r0, r6
    a2be:	4f10      	ldr	r7, [pc, #64]	; (a300 <_qspi_dma_init+0x70>)
    a2c0:	47b8      	blx	r7
	dev->resource->back                 = dev;
    a2c2:	68e3      	ldr	r3, [r4, #12]
    a2c4:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_rx_complete;
    a2c6:	68e3      	ldr	r3, [r4, #12]
    a2c8:	4a0e      	ldr	r2, [pc, #56]	; (a304 <_qspi_dma_init+0x74>)
    a2ca:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    a2cc:	68e3      	ldr	r3, [r4, #12]
    a2ce:	4d0e      	ldr	r5, [pc, #56]	; (a308 <_qspi_dma_init+0x78>)
    a2d0:	605d      	str	r5, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, CONF_QSPI_DMA_TX_CHANNEL);
    a2d2:	211e      	movs	r1, #30
    a2d4:	4630      	mov	r0, r6
    a2d6:	47b8      	blx	r7
	dev->resource->back                 = dev;
    a2d8:	68e3      	ldr	r3, [r4, #12]
    a2da:	609c      	str	r4, [r3, #8]
	dev->resource->dma_cb.transfer_done = _qspi_dma_tx_complete;
    a2dc:	68e3      	ldr	r3, [r4, #12]
    a2de:	4a0b      	ldr	r2, [pc, #44]	; (a30c <_qspi_dma_init+0x7c>)
    a2e0:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _qspi_dma_error_occured;
    a2e2:	68e3      	ldr	r3, [r4, #12]
    a2e4:	605d      	str	r5, [r3, #4]

	return ERR_NONE;
}
    a2e6:	2000      	movs	r0, #0
    a2e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    a2ea:	2000      	movs	r0, #0
    a2ec:	e7d8      	b.n	a2a0 <_qspi_dma_init+0x10>
    a2ee:	bf00      	nop
    a2f0:	000115c8 	.word	0x000115c8
    a2f4:	0000942d 	.word	0x0000942d
    a2f8:	06000011 	.word	0x06000011
    a2fc:	00243b00 	.word	0x00243b00
    a300:	00009cc9 	.word	0x00009cc9
    a304:	0000a255 	.word	0x0000a255
    a308:	0000a285 	.word	0x0000a285
    a30c:	0000a26d 	.word	0x0000a26d

0000a310 <RAMECC_Handler>:

/**
 * \internal RAMECC interrupt handler
 */
void RAMECC_Handler(void)
{
    a310:	b500      	push	{lr}
    a312:	b083      	sub	sp, #12
	return tmp;
}

static inline hri_ramecc_intflag_reg_t hri_ramecc_read_INTFLAG_reg(const void *const hw)
{
	return ((Ramecc *)hw)->INTFLAG.reg;
    a314:	4b0d      	ldr	r3, [pc, #52]	; (a34c <RAMECC_Handler+0x3c>)
    a316:	789b      	ldrb	r3, [r3, #2]
    a318:	b2db      	uxtb	r3, r3
	struct _ramecc_device *dev      = (struct _ramecc_device *)&device;
	volatile uint32_t      int_mask = hri_ramecc_read_INTFLAG_reg(RAMECC);
    a31a:	9301      	str	r3, [sp, #4]

	if (int_mask & RAMECC_INTFLAG_DUALE && dev->ramecc_cb.dual_bit_err) {
    a31c:	9b01      	ldr	r3, [sp, #4]
    a31e:	f013 0f02 	tst.w	r3, #2
    a322:	d006      	beq.n	a332 <RAMECC_Handler+0x22>
    a324:	4b0a      	ldr	r3, [pc, #40]	; (a350 <RAMECC_Handler+0x40>)
    a326:	681b      	ldr	r3, [r3, #0]
    a328:	b11b      	cbz	r3, a332 <RAMECC_Handler+0x22>
	return tmp;
}

static inline hri_ramecc_erraddr_reg_t hri_ramecc_read_ERRADDR_reg(const void *const hw)
{
	return ((Ramecc *)hw)->ERRADDR.reg;
    a32a:	4a08      	ldr	r2, [pc, #32]	; (a34c <RAMECC_Handler+0x3c>)
    a32c:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.dual_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    a32e:	4798      	blx	r3
    a330:	e009      	b.n	a346 <RAMECC_Handler+0x36>
	} else if (int_mask & RAMECC_INTFLAG_SINGLEE && dev->ramecc_cb.single_bit_err) {
    a332:	9b01      	ldr	r3, [sp, #4]
    a334:	f013 0f01 	tst.w	r3, #1
    a338:	d005      	beq.n	a346 <RAMECC_Handler+0x36>
    a33a:	4b05      	ldr	r3, [pc, #20]	; (a350 <RAMECC_Handler+0x40>)
    a33c:	685b      	ldr	r3, [r3, #4]
    a33e:	b113      	cbz	r3, a346 <RAMECC_Handler+0x36>
    a340:	4a02      	ldr	r2, [pc, #8]	; (a34c <RAMECC_Handler+0x3c>)
    a342:	6850      	ldr	r0, [r2, #4]
		dev->ramecc_cb.single_bit_err((uint32_t)hri_ramecc_read_ERRADDR_reg(RAMECC));
    a344:	4798      	blx	r3
	} else {
		return;
	}
}
    a346:	b003      	add	sp, #12
    a348:	f85d fb04 	ldr.w	pc, [sp], #4
    a34c:	41020000 	.word	0x41020000
    a350:	20014320 	.word	0x20014320

0000a354 <_rtc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _rtc_timer_set_period(struct _timer_device *const dev, const uint32_t clock_cycles)
{
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, clock_cycles);
    a354:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_rtcmode0_write_COMP_reg(const void *const hw, uint8_t index, hri_rtcmode0_comp_reg_t data)
{
	RTC_CRITICAL_SECTION_ENTER();
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    a356:	6211      	str	r1, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    a358:	6913      	ldr	r3, [r2, #16]
    a35a:	f013 0f60 	tst.w	r3, #96	; 0x60
    a35e:	d1fb      	bne.n	a358 <_rtc_timer_set_period+0x4>
}
    a360:	4770      	bx	lr

0000a362 <_rtc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _rtc_timer_get_period(const struct _timer_device *const dev)
{
	return hri_rtcmode0_read_COMP_reg(dev->hw, 0);
    a362:	68c2      	ldr	r2, [r0, #12]
    a364:	6913      	ldr	r3, [r2, #16]
    a366:	f013 0f60 	tst.w	r3, #96	; 0x60
    a36a:	d1fb      	bne.n	a364 <_rtc_timer_get_period+0x2>
}

static inline hri_rtcmode0_comp_reg_t hri_rtcmode0_read_COMP_reg(const void *const hw, uint8_t index)
{
	hri_rtcmode0_wait_for_sync(hw, RTC_MODE0_SYNCBUSY_COMP0 | RTC_MODE0_SYNCBUSY_COMP1);
	return ((Rtc *)hw)->MODE0.COMP[index].reg;
    a36c:	6a10      	ldr	r0, [r2, #32]
}
    a36e:	4770      	bx	lr

0000a370 <_rtc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _rtc_timer_is_started(const struct _timer_device *const dev)
{
	return hri_rtcmode0_get_CTRLA_ENABLE_bit(dev->hw);
    a370:	68c2      	ldr	r2, [r0, #12]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    a372:	f248 0103 	movw	r1, #32771	; 0x8003
    a376:	6913      	ldr	r3, [r2, #16]
    a378:	420b      	tst	r3, r1
    a37a:	d1fc      	bne.n	a376 <_rtc_timer_is_started+0x6>
	tmp = ((Rtc *)hw)->MODE0.CTRLA.reg;
    a37c:	8810      	ldrh	r0, [r2, #0]
}
    a37e:	f3c0 0040 	ubfx	r0, r0, #1, #1
    a382:	4770      	bx	lr

0000a384 <_rtc_timer_set_irq>:

/**
 * \brief Set timer IRQ
 */
void _rtc_timer_set_irq(struct _timer_device *const dev)
{
    a384:	4770      	bx	lr
	...

0000a388 <_rtc_timer_init>:
{
    a388:	b538      	push	{r3, r4, r5, lr}
    a38a:	460c      	mov	r4, r1
	ASSERT(dev);
    a38c:	4605      	mov	r5, r0
    a38e:	2230      	movs	r2, #48	; 0x30
    a390:	4914      	ldr	r1, [pc, #80]	; (a3e4 <_rtc_timer_init+0x5c>)
    a392:	3000      	adds	r0, #0
    a394:	bf18      	it	ne
    a396:	2001      	movne	r0, #1
    a398:	4b13      	ldr	r3, [pc, #76]	; (a3e8 <_rtc_timer_init+0x60>)
    a39a:	4798      	blx	r3
	dev->hw = hw;
    a39c:	60ec      	str	r4, [r5, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    a39e:	2301      	movs	r3, #1
    a3a0:	8023      	strh	r3, [r4, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    a3a2:	f248 0203 	movw	r2, #32771	; 0x8003
    a3a6:	6923      	ldr	r3, [r4, #16]
    a3a8:	4213      	tst	r3, r2
    a3aa:	d1fc      	bne.n	a3a6 <_rtc_timer_init+0x1e>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_SWRST);
    a3ac:	68eb      	ldr	r3, [r5, #12]
    a3ae:	691a      	ldr	r2, [r3, #16]
    a3b0:	f012 0f01 	tst.w	r2, #1
    a3b4:	d1fb      	bne.n	a3ae <_rtc_timer_init+0x26>
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    a3b6:	f248 0280 	movw	r2, #32896	; 0x8080
    a3ba:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    a3bc:	f248 0103 	movw	r1, #32771	; 0x8003
    a3c0:	691a      	ldr	r2, [r3, #16]
    a3c2:	420a      	tst	r2, r1
    a3c4:	d1fc      	bne.n	a3c0 <_rtc_timer_init+0x38>
	hri_rtcmode0_write_COMP_reg(dev->hw, 0, CONF_RTC_COMP_VAL);
    a3c6:	68ea      	ldr	r2, [r5, #12]
	((Rtc *)hw)->MODE0.COMP[index].reg = data;
    a3c8:	2301      	movs	r3, #1
    a3ca:	6213      	str	r3, [r2, #32]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    a3cc:	6913      	ldr	r3, [r2, #16]
    a3ce:	f013 0f60 	tst.w	r3, #96	; 0x60
    a3d2:	d1fb      	bne.n	a3cc <_rtc_timer_init+0x44>
	hri_rtcmode0_set_INTEN_CMP0_bit(dev->hw);
    a3d4:	68eb      	ldr	r3, [r5, #12]
	((Rtc *)hw)->MODE0.INTENSET.reg = RTC_MODE0_INTENSET_CMP0;
    a3d6:	f44f 7280 	mov.w	r2, #256	; 0x100
    a3da:	815a      	strh	r2, [r3, #10]
	_rtc_dev = dev;
    a3dc:	4b03      	ldr	r3, [pc, #12]	; (a3ec <_rtc_timer_init+0x64>)
    a3de:	601d      	str	r5, [r3, #0]
}
    a3e0:	2000      	movs	r0, #0
    a3e2:	bd38      	pop	{r3, r4, r5, pc}
    a3e4:	000115e0 	.word	0x000115e0
    a3e8:	0000942d 	.word	0x0000942d
    a3ec:	20000b08 	.word	0x20000b08

0000a3f0 <_rtc_timer_deinit>:
{
    a3f0:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    a3f2:	4604      	mov	r4, r0
    a3f4:	b1c8      	cbz	r0, a42a <_rtc_timer_deinit+0x3a>
    a3f6:	68c0      	ldr	r0, [r0, #12]
    a3f8:	3000      	adds	r0, #0
    a3fa:	bf18      	it	ne
    a3fc:	2001      	movne	r0, #1
    a3fe:	2252      	movs	r2, #82	; 0x52
    a400:	490b      	ldr	r1, [pc, #44]	; (a430 <_rtc_timer_deinit+0x40>)
    a402:	4b0c      	ldr	r3, [pc, #48]	; (a434 <_rtc_timer_deinit+0x44>)
    a404:	4798      	blx	r3
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    a406:	f44f 6200 	mov.w	r2, #2048	; 0x800
    a40a:	4b0b      	ldr	r3, [pc, #44]	; (a438 <_rtc_timer_deinit+0x48>)
    a40c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    a410:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    a414:	f3bf 8f6f 	isb	sy
	hri_rtcmode0_write_CTRLA_reg(dev->hw, RTC_MODE0_CTRLA_SWRST);
    a418:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg = data;
    a41a:	2301      	movs	r3, #1
    a41c:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    a41e:	f248 0103 	movw	r1, #32771	; 0x8003
    a422:	6913      	ldr	r3, [r2, #16]
    a424:	420b      	tst	r3, r1
    a426:	d1fc      	bne.n	a422 <_rtc_timer_deinit+0x32>
}
    a428:	bd10      	pop	{r4, pc}
    a42a:	2000      	movs	r0, #0
    a42c:	e7e7      	b.n	a3fe <_rtc_timer_deinit+0xe>
    a42e:	bf00      	nop
    a430:	000115e0 	.word	0x000115e0
    a434:	0000942d 	.word	0x0000942d
    a438:	e000e100 	.word	0xe000e100

0000a43c <_rtc_timer_start>:
{
    a43c:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    a43e:	4604      	mov	r4, r0
    a440:	b310      	cbz	r0, a488 <_rtc_timer_start+0x4c>
    a442:	68c0      	ldr	r0, [r0, #12]
    a444:	3000      	adds	r0, #0
    a446:	bf18      	it	ne
    a448:	2001      	movne	r0, #1
    a44a:	225e      	movs	r2, #94	; 0x5e
    a44c:	490f      	ldr	r1, [pc, #60]	; (a48c <_rtc_timer_start+0x50>)
    a44e:	4b10      	ldr	r3, [pc, #64]	; (a490 <_rtc_timer_start+0x54>)
    a450:	4798      	blx	r3
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    a452:	f44f 6200 	mov.w	r2, #2048	; 0x800
    a456:	4b0f      	ldr	r3, [pc, #60]	; (a494 <_rtc_timer_start+0x58>)
    a458:	601a      	str	r2, [r3, #0]
	hri_rtcmode0_write_COUNT_reg(dev->hw, 0);
    a45a:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.COUNT.reg = data;
    a45c:	2300      	movs	r3, #0
    a45e:	6193      	str	r3, [r2, #24]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    a460:	6913      	ldr	r3, [r2, #16]
    a462:	f013 0f08 	tst.w	r3, #8
    a466:	d1fb      	bne.n	a460 <_rtc_timer_start+0x24>
	hri_rtcmode0_wait_for_sync(dev->hw, RTC_MODE0_SYNCBUSY_COUNT);
    a468:	68e3      	ldr	r3, [r4, #12]
    a46a:	691a      	ldr	r2, [r3, #16]
    a46c:	f012 0f08 	tst.w	r2, #8
    a470:	d1fb      	bne.n	a46a <_rtc_timer_start+0x2e>
	((Rtc *)hw)->MODE0.CTRLA.reg |= RTC_MODE0_CTRLA_ENABLE;
    a472:	881a      	ldrh	r2, [r3, #0]
    a474:	b292      	uxth	r2, r2
    a476:	f042 0202 	orr.w	r2, r2, #2
    a47a:	801a      	strh	r2, [r3, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    a47c:	f248 0103 	movw	r1, #32771	; 0x8003
    a480:	691a      	ldr	r2, [r3, #16]
    a482:	420a      	tst	r2, r1
    a484:	d1fc      	bne.n	a480 <_rtc_timer_start+0x44>
}
    a486:	bd10      	pop	{r4, pc}
    a488:	2000      	movs	r0, #0
    a48a:	e7de      	b.n	a44a <_rtc_timer_start+0xe>
    a48c:	000115e0 	.word	0x000115e0
    a490:	0000942d 	.word	0x0000942d
    a494:	e000e100 	.word	0xe000e100

0000a498 <_rtc_timer_stop>:
{
    a498:	b510      	push	{r4, lr}
	ASSERT(dev && dev->hw);
    a49a:	4604      	mov	r4, r0
    a49c:	b1a0      	cbz	r0, a4c8 <_rtc_timer_stop+0x30>
    a49e:	68c0      	ldr	r0, [r0, #12]
    a4a0:	3000      	adds	r0, #0
    a4a2:	bf18      	it	ne
    a4a4:	2001      	movne	r0, #1
    a4a6:	226b      	movs	r2, #107	; 0x6b
    a4a8:	4908      	ldr	r1, [pc, #32]	; (a4cc <_rtc_timer_stop+0x34>)
    a4aa:	4b09      	ldr	r3, [pc, #36]	; (a4d0 <_rtc_timer_stop+0x38>)
    a4ac:	4798      	blx	r3
	hri_rtcmode0_clear_CTRLA_ENABLE_bit(dev->hw);
    a4ae:	68e2      	ldr	r2, [r4, #12]
	((Rtc *)hw)->MODE0.CTRLA.reg &= ~RTC_MODE0_CTRLA_ENABLE;
    a4b0:	8813      	ldrh	r3, [r2, #0]
    a4b2:	f023 0302 	bic.w	r3, r3, #2
    a4b6:	041b      	lsls	r3, r3, #16
    a4b8:	0c1b      	lsrs	r3, r3, #16
    a4ba:	8013      	strh	r3, [r2, #0]
	while (((Rtc *)hw)->MODE0.SYNCBUSY.reg & reg) {
    a4bc:	f248 0103 	movw	r1, #32771	; 0x8003
    a4c0:	6913      	ldr	r3, [r2, #16]
    a4c2:	420b      	tst	r3, r1
    a4c4:	d1fc      	bne.n	a4c0 <_rtc_timer_stop+0x28>
}
    a4c6:	bd10      	pop	{r4, pc}
    a4c8:	2000      	movs	r0, #0
    a4ca:	e7ec      	b.n	a4a6 <_rtc_timer_stop+0xe>
    a4cc:	000115e0 	.word	0x000115e0
    a4d0:	0000942d 	.word	0x0000942d

0000a4d4 <_rtc_get_timer>:
 * \brief Retrieve timer helper functions
 */
struct _timer_hpl_interface *_rtc_get_timer(void)
{
	return &_rtc_timer_functions;
}
    a4d4:	4800      	ldr	r0, [pc, #0]	; (a4d8 <_rtc_get_timer+0x4>)
    a4d6:	4770      	bx	lr
    a4d8:	20000348 	.word	0x20000348

0000a4dc <RTC_Handler>:

/**
 * \brief Rtc interrupt handler
 */
void RTC_Handler(void)
{
    a4dc:	b510      	push	{r4, lr}
	_rtc_timer_interrupt_handler(_rtc_dev);
    a4de:	4b08      	ldr	r3, [pc, #32]	; (a500 <RTC_Handler+0x24>)
    a4e0:	681c      	ldr	r4, [r3, #0]
	uint16_t flag = hri_rtcmode0_read_INTFLAG_reg(dev->hw);
    a4e2:	68e3      	ldr	r3, [r4, #12]
	return ((Rtc *)hw)->MODE0.INTFLAG.reg;
    a4e4:	899b      	ldrh	r3, [r3, #12]
	if (flag & RTC_MODE0_INTFLAG_CMP0) {
    a4e6:	f413 7f80 	tst.w	r3, #256	; 0x100
    a4ea:	d007      	beq.n	a4fc <RTC_Handler+0x20>
		if (dev->timer_cb.period_expired) {
    a4ec:	6823      	ldr	r3, [r4, #0]
    a4ee:	b10b      	cbz	r3, a4f4 <RTC_Handler+0x18>
			dev->timer_cb.period_expired(dev);
    a4f0:	4620      	mov	r0, r4
    a4f2:	4798      	blx	r3
		hri_rtcmode0_clear_interrupt_CMP0_bit(dev->hw);
    a4f4:	68e3      	ldr	r3, [r4, #12]
	((Rtc *)hw)->MODE0.INTFLAG.reg = RTC_MODE0_INTFLAG_CMP0;
    a4f6:	f44f 7280 	mov.w	r2, #256	; 0x100
    a4fa:	819a      	strh	r2, [r3, #12]
    a4fc:	bd10      	pop	{r4, pc}
    a4fe:	bf00      	nop
    a500:	20000b08 	.word	0x20000b08

0000a504 <_sercom_get_hardware_index>:

/**
 * \brief Retrieve ordinal number of the given sercom hardware instance
 */
static uint8_t _sercom_get_hardware_index(const void *const hw)
{
    a504:	b470      	push	{r4, r5, r6}
    a506:	b089      	sub	sp, #36	; 0x24
    a508:	4606      	mov	r6, r0
	Sercom *const sercom_modules[] = SERCOM_INSTS;
    a50a:	466c      	mov	r4, sp
    a50c:	4d0d      	ldr	r5, [pc, #52]	; (a544 <_sercom_get_hardware_index+0x40>)
    a50e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    a510:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    a512:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    a516:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
	/* Find index for SERCOM instance. */
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    a51a:	9b00      	ldr	r3, [sp, #0]
    a51c:	42b3      	cmp	r3, r6
    a51e:	d00d      	beq.n	a53c <_sercom_get_hardware_index+0x38>
    a520:	4631      	mov	r1, r6
    a522:	ab01      	add	r3, sp, #4
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    a524:	2001      	movs	r0, #1
		if ((uint32_t)hw == (uint32_t)sercom_modules[i]) {
    a526:	f853 2b04 	ldr.w	r2, [r3], #4
    a52a:	428a      	cmp	r2, r1
    a52c:	d007      	beq.n	a53e <_sercom_get_hardware_index+0x3a>
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    a52e:	3001      	adds	r0, #1
    a530:	2808      	cmp	r0, #8
    a532:	d1f8      	bne.n	a526 <_sercom_get_hardware_index+0x22>
			return i;
		}
	}
	return 0;
    a534:	2000      	movs	r0, #0
}
    a536:	b009      	add	sp, #36	; 0x24
    a538:	bc70      	pop	{r4, r5, r6}
    a53a:	4770      	bx	lr
	for (uint32_t i = 0; i < SERCOM_INST_NUM; i++) {
    a53c:	2000      	movs	r0, #0
			return i;
    a53e:	b2c0      	uxtb	r0, r0
    a540:	e7f9      	b.n	a536 <_sercom_get_hardware_index+0x32>
    a542:	bf00      	nop
    a544:	000115f8 	.word	0x000115f8

0000a548 <_sercom_usart_interrupt_handler>:
 * \internal Sercom interrupt handler
 *
 * \param[in] p The pointer to interrupt parameter
 */
static void _sercom_usart_interrupt_handler(struct _usart_async_device *device)
{
    a548:	b510      	push	{r4, lr}
	void *hw = device->hw;
    a54a:	6984      	ldr	r4, [r0, #24]
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
}

static inline bool hri_sercomusart_get_interrupt_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    a54c:	7e23      	ldrb	r3, [r4, #24]

	if (hri_sercomusart_get_interrupt_DRE_bit(hw) && hri_sercomusart_get_INTEN_DRE_bit(hw)) {
    a54e:	f013 0f01 	tst.w	r3, #1
    a552:	d003      	beq.n	a55c <_sercom_usart_interrupt_handler+0x14>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
}

static inline bool hri_sercomusart_get_INTEN_DRE_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_DRE) >> SERCOM_USART_INTENSET_DRE_Pos;
    a554:	7da3      	ldrb	r3, [r4, #22]
    a556:	f013 0f01 	tst.w	r3, #1
    a55a:	d112      	bne.n	a582 <_sercom_usart_interrupt_handler+0x3a>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    a55c:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_DRE_bit(hw);
		device->usart_cb.tx_byte_sent(device);
	} else if (hri_sercomusart_get_interrupt_TXC_bit(hw) && hri_sercomusart_get_INTEN_TXC_bit(hw)) {
    a55e:	f013 0f02 	tst.w	r3, #2
    a562:	d003      	beq.n	a56c <_sercom_usart_interrupt_handler+0x24>
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
}

static inline bool hri_sercomusart_get_INTEN_TXC_bit(const void *const hw)
{
	return (((Sercom *)hw)->USART.INTENSET.reg & SERCOM_USART_INTENSET_TXC) >> SERCOM_USART_INTENSET_TXC_Pos;
    a564:	7da3      	ldrb	r3, [r4, #22]
    a566:	f013 0f02 	tst.w	r3, #2
    a56a:	d10f      	bne.n	a58c <_sercom_usart_interrupt_handler+0x44>
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    a56c:	7e23      	ldrb	r3, [r4, #24]
		hri_sercomusart_clear_INTEN_TXC_bit(hw);
		device->usart_cb.tx_done_cb(device);
	} else if (hri_sercomusart_get_interrupt_RXC_bit(hw)) {
    a56e:	f013 0f04 	tst.w	r3, #4
    a572:	d015      	beq.n	a5a0 <_sercom_usart_interrupt_handler+0x58>
	SERCOM_CRITICAL_SECTION_LEAVE();
}

static inline hri_sercomusart_status_reg_t hri_sercomusart_read_STATUS_reg(const void *const hw)
{
	return ((Sercom *)hw)->USART.STATUS.reg;
    a574:	8b63      	ldrh	r3, [r4, #26]
		if (hri_sercomusart_read_STATUS_reg(hw)
    a576:	f003 0337 	and.w	r3, r3, #55	; 0x37
    a57a:	b163      	cbz	r3, a596 <_sercom_usart_interrupt_handler+0x4e>
	((Sercom *)hw)->USART.STATUS.reg = mask;
    a57c:	23ff      	movs	r3, #255	; 0xff
    a57e:	8363      	strh	r3, [r4, #26]
    a580:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    a582:	2301      	movs	r3, #1
    a584:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_byte_sent(device);
    a586:	6803      	ldr	r3, [r0, #0]
    a588:	4798      	blx	r3
    a58a:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    a58c:	2302      	movs	r3, #2
    a58e:	7523      	strb	r3, [r4, #20]
		device->usart_cb.tx_done_cb(device);
    a590:	6883      	ldr	r3, [r0, #8]
    a592:	4798      	blx	r3
    a594:	bd10      	pop	{r4, pc}
	return ((Sercom *)hw)->USART.DATA.reg;
    a596:	6aa1      	ldr	r1, [r4, #40]	; 0x28
		       | SERCOM_USART_STATUS_ISF | SERCOM_USART_STATUS_COLL)) {
			hri_sercomusart_clear_STATUS_reg(hw, SERCOM_USART_STATUS_MASK);
			return;
		}

		device->usart_cb.rx_done_cb(device, hri_sercomusart_read_DATA_reg(hw));
    a598:	6843      	ldr	r3, [r0, #4]
    a59a:	b2c9      	uxtb	r1, r1
    a59c:	4798      	blx	r3
    a59e:	bd10      	pop	{r4, pc}
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_ERROR) >> SERCOM_USART_INTFLAG_ERROR_Pos;
    a5a0:	7e23      	ldrb	r3, [r4, #24]
	} else if (hri_sercomusart_get_interrupt_ERROR_bit(hw)) {
    a5a2:	09db      	lsrs	r3, r3, #7
    a5a4:	d100      	bne.n	a5a8 <_sercom_usart_interrupt_handler+0x60>
    a5a6:	bd10      	pop	{r4, pc}
	((Sercom *)hw)->USART.INTFLAG.reg = SERCOM_USART_INTFLAG_ERROR;
    a5a8:	2380      	movs	r3, #128	; 0x80
    a5aa:	7623      	strb	r3, [r4, #24]
		uint32_t status;

		hri_sercomusart_clear_interrupt_ERROR_bit(hw);
		device->usart_cb.error_cb(device);
    a5ac:	68c3      	ldr	r3, [r0, #12]
    a5ae:	4798      	blx	r3
	return ((Sercom *)hw)->USART.STATUS.reg;
    a5b0:	8b63      	ldrh	r3, [r4, #26]
    a5b2:	b29b      	uxth	r3, r3
	((Sercom *)hw)->USART.STATUS.reg = mask;
    a5b4:	8363      	strh	r3, [r4, #26]
    a5b6:	e7f6      	b.n	a5a6 <_sercom_usart_interrupt_handler+0x5e>

0000a5b8 <_sercom_init_irq_param>:
 * \brief Init irq param with the given sercom hardware instance
 */
static void _sercom_init_irq_param(const void *const hw, void *dev)
{

	if (hw == SERCOM0) {
    a5b8:	4b11      	ldr	r3, [pc, #68]	; (a600 <_sercom_init_irq_param+0x48>)
    a5ba:	4298      	cmp	r0, r3
    a5bc:	d011      	beq.n	a5e2 <_sercom_init_irq_param+0x2a>
		_sercom0_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM1) {
    a5be:	4b11      	ldr	r3, [pc, #68]	; (a604 <_sercom_init_irq_param+0x4c>)
    a5c0:	4298      	cmp	r0, r3
    a5c2:	d011      	beq.n	a5e8 <_sercom_init_irq_param+0x30>
		_sercom1_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM3) {
    a5c4:	4b10      	ldr	r3, [pc, #64]	; (a608 <_sercom_init_irq_param+0x50>)
    a5c6:	4298      	cmp	r0, r3
    a5c8:	d011      	beq.n	a5ee <_sercom_init_irq_param+0x36>
		_sercom3_dev = (struct _spi_async_dev *)dev;
	}

	if (hw == SERCOM4) {
    a5ca:	f1b0 4f86 	cmp.w	r0, #1124073472	; 0x43000000
    a5ce:	d011      	beq.n	a5f4 <_sercom_init_irq_param+0x3c>
		_sercom4_dev = (struct _usart_async_device *)dev;
	}

	if (hw == SERCOM5) {
    a5d0:	4b0e      	ldr	r3, [pc, #56]	; (a60c <_sercom_init_irq_param+0x54>)
    a5d2:	4298      	cmp	r0, r3
    a5d4:	d011      	beq.n	a5fa <_sercom_init_irq_param+0x42>
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
	}

	if (hw == SERCOM6) {
    a5d6:	4b0e      	ldr	r3, [pc, #56]	; (a610 <_sercom_init_irq_param+0x58>)
    a5d8:	4298      	cmp	r0, r3
		_sercom6_dev = (struct _usart_async_device *)dev;
    a5da:	bf04      	itt	eq
    a5dc:	4b0d      	ldreq	r3, [pc, #52]	; (a614 <_sercom_init_irq_param+0x5c>)
    a5de:	6159      	streq	r1, [r3, #20]
    a5e0:	4770      	bx	lr
		_sercom0_dev = (struct _usart_async_device *)dev;
    a5e2:	4b0c      	ldr	r3, [pc, #48]	; (a614 <_sercom_init_irq_param+0x5c>)
    a5e4:	6019      	str	r1, [r3, #0]
    a5e6:	e7f0      	b.n	a5ca <_sercom_init_irq_param+0x12>
		_sercom1_dev = (struct _usart_async_device *)dev;
    a5e8:	4b0a      	ldr	r3, [pc, #40]	; (a614 <_sercom_init_irq_param+0x5c>)
    a5ea:	6059      	str	r1, [r3, #4]
    a5ec:	e7f0      	b.n	a5d0 <_sercom_init_irq_param+0x18>
		_sercom3_dev = (struct _spi_async_dev *)dev;
    a5ee:	4b09      	ldr	r3, [pc, #36]	; (a614 <_sercom_init_irq_param+0x5c>)
    a5f0:	6099      	str	r1, [r3, #8]
    a5f2:	e7f0      	b.n	a5d6 <_sercom_init_irq_param+0x1e>
		_sercom4_dev = (struct _usart_async_device *)dev;
    a5f4:	4b07      	ldr	r3, [pc, #28]	; (a614 <_sercom_init_irq_param+0x5c>)
    a5f6:	60d9      	str	r1, [r3, #12]
    a5f8:	4770      	bx	lr
		_sercom5_dev = (struct _i2c_m_async_device *)dev;
    a5fa:	4b06      	ldr	r3, [pc, #24]	; (a614 <_sercom_init_irq_param+0x5c>)
    a5fc:	6119      	str	r1, [r3, #16]
    a5fe:	4770      	bx	lr
    a600:	40003000 	.word	0x40003000
    a604:	40003400 	.word	0x40003400
    a608:	41014000 	.word	0x41014000
    a60c:	43000400 	.word	0x43000400
    a610:	43000800 	.word	0x43000800
    a614:	20000b0c 	.word	0x20000b0c

0000a618 <_sercom_get_irq_num>:

/**
 * \brief Retrieve IRQ number for the given hardware instance
 */
static uint8_t _sercom_get_irq_num(const void *const hw)
{
    a618:	b508      	push	{r3, lr}
	return SERCOM0_0_IRQn + (_sercom_get_hardware_index(hw) << 2);
    a61a:	4b03      	ldr	r3, [pc, #12]	; (a628 <_sercom_get_irq_num+0x10>)
    a61c:	4798      	blx	r3
    a61e:	0080      	lsls	r0, r0, #2
    a620:	302e      	adds	r0, #46	; 0x2e
}
    a622:	f000 00fe 	and.w	r0, r0, #254	; 0xfe
    a626:	bd08      	pop	{r3, pc}
    a628:	0000a505 	.word	0x0000a505

0000a62c <_spi_sync_enable>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    a62c:	69c3      	ldr	r3, [r0, #28]
 *
 * \return Enabling status
 */
static int32_t _spi_sync_enable(void *const hw)
{
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    a62e:	f013 0f01 	tst.w	r3, #1
    a632:	d109      	bne.n	a648 <_spi_sync_enable+0x1c>
	((Sercom *)hw)->SPI.CTRLA.reg |= SERCOM_SPI_CTRLA_ENABLE;
    a634:	6803      	ldr	r3, [r0, #0]
    a636:	f043 0302 	orr.w	r3, r3, #2
    a63a:	6003      	str	r3, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    a63c:	69c3      	ldr	r3, [r0, #28]
    a63e:	f013 0f03 	tst.w	r3, #3
    a642:	d1fb      	bne.n	a63c <_spi_sync_enable+0x10>
		return ERR_BUSY;
	}

	hri_sercomspi_set_CTRLA_ENABLE_bit(hw);

	return ERR_NONE;
    a644:	2000      	movs	r0, #0
    a646:	4770      	bx	lr
		return ERR_BUSY;
    a648:	f06f 0003 	mvn.w	r0, #3
}
    a64c:	4770      	bx	lr
	...

0000a650 <_spi_async_enable>:
 *  \param[in] hw Pointer to the hardware register base.
 *
 * \return Enabling status
 */
static int32_t _spi_async_enable(void *const hw)
{
    a650:	b538      	push	{r3, r4, r5, lr}
    a652:	4604      	mov	r4, r0
	_spi_sync_enable(hw);
    a654:	4b0b      	ldr	r3, [pc, #44]	; (a684 <_spi_async_enable+0x34>)
    a656:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    a658:	4620      	mov	r0, r4
    a65a:	4b0b      	ldr	r3, [pc, #44]	; (a688 <_spi_async_enable+0x38>)
    a65c:	4798      	blx	r3
    a65e:	1d01      	adds	r1, r0, #4
    a660:	b2c9      	uxtb	r1, r1
    a662:	2501      	movs	r5, #1
    a664:	4c09      	ldr	r4, [pc, #36]	; (a68c <_spi_async_enable+0x3c>)
	for (uint32_t i = 0; i < 4; i++) {
		NVIC_EnableIRQ((IRQn_Type)irq++);
    a666:	1c43      	adds	r3, r0, #1
    a668:	b2db      	uxtb	r3, r3
    a66a:	0942      	lsrs	r2, r0, #5
    a66c:	f000 001f 	and.w	r0, r0, #31
    a670:	fa05 f000 	lsl.w	r0, r5, r0
    a674:	f844 0022 	str.w	r0, [r4, r2, lsl #2]
    a678:	4618      	mov	r0, r3
	for (uint32_t i = 0; i < 4; i++) {
    a67a:	4299      	cmp	r1, r3
    a67c:	d1f3      	bne.n	a666 <_spi_async_enable+0x16>
	}

	return ERR_NONE;
}
    a67e:	2000      	movs	r0, #0
    a680:	bd38      	pop	{r3, r4, r5, pc}
    a682:	bf00      	nop
    a684:	0000a62d 	.word	0x0000a62d
    a688:	0000a619 	.word	0x0000a619
    a68c:	e000e100 	.word	0xe000e100

0000a690 <_spi_set_mode>:
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    a690:	69c3      	ldr	r3, [r0, #28]
 */
static int32_t _spi_set_mode(void *const hw, const enum spi_transfer_mode mode)
{
	uint32_t ctrla;

	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST | SERCOM_SPI_SYNCBUSY_ENABLE)) {
    a692:	f013 0f03 	tst.w	r3, #3
    a696:	d111      	bne.n	a6bc <_spi_set_mode+0x2c>
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    a698:	69c3      	ldr	r3, [r0, #28]
    a69a:	f013 0f03 	tst.w	r3, #3
    a69e:	d1fb      	bne.n	a698 <_spi_set_mode+0x8>
	return ((Sercom *)hw)->SPI.CTRLA.reg;
    a6a0:	6803      	ldr	r3, [r0, #0]
		return ERR_BUSY;
	}

	ctrla = hri_sercomspi_read_CTRLA_reg(hw);
	ctrla &= ~(SERCOM_SPI_CTRLA_CPOL | SERCOM_SPI_CTRLA_CPHA);
    a6a2:	f023 5340 	bic.w	r3, r3, #805306368	; 0x30000000
	ctrla |= (mode & 0x3u) << SERCOM_SPI_CTRLA_CPHA_Pos;
    a6a6:	0709      	lsls	r1, r1, #28
    a6a8:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
    a6ac:	4319      	orrs	r1, r3
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    a6ae:	6001      	str	r1, [r0, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    a6b0:	69c3      	ldr	r3, [r0, #28]
    a6b2:	f013 0f03 	tst.w	r3, #3
    a6b6:	d1fb      	bne.n	a6b0 <_spi_set_mode+0x20>
	hri_sercomspi_write_CTRLA_reg(hw, ctrla);

	return ERR_NONE;
    a6b8:	2000      	movs	r0, #0
    a6ba:	4770      	bx	lr
		return ERR_BUSY;
    a6bc:	f06f 0003 	mvn.w	r0, #3
}
    a6c0:	4770      	bx	lr

0000a6c2 <_spi_handler>:
/**
 *  \brief IRQ handler used
 *  \param[in, out] p Pointer to SPI device instance.
 */
static void _spi_handler(struct _spi_async_dev *dev)
{
    a6c2:	b508      	push	{r3, lr}
	void *                      hw = dev->prvt;
    a6c4:	6802      	ldr	r2, [r0, #0]
	return ((Sercom *)hw)->SPI.INTFLAG.reg;
    a6c6:	7e11      	ldrb	r1, [r2, #24]
	return ((Sercom *)hw)->SPI.INTENSET.reg;
    a6c8:	7d93      	ldrb	r3, [r2, #22]
	hri_sercomspi_intflag_reg_t st;

	st = hri_sercomspi_read_INTFLAG_reg(hw);
	st &= hri_sercomspi_read_INTEN_reg(hw);
    a6ca:	400b      	ands	r3, r1

	if (st & SERCOM_SPI_INTFLAG_DRE) {
    a6cc:	f013 0f01 	tst.w	r3, #1
    a6d0:	d109      	bne.n	a6e6 <_spi_handler+0x24>
		dev->callbacks.tx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_RXC) {
    a6d2:	f013 0f04 	tst.w	r3, #4
    a6d6:	d109      	bne.n	a6ec <_spi_handler+0x2a>
		dev->callbacks.rx(dev);
	} else if (st & SERCOM_SPI_INTFLAG_TXC) {
    a6d8:	f013 0f02 	tst.w	r3, #2
    a6dc:	d109      	bne.n	a6f2 <_spi_handler+0x30>
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_TXC);
		dev->callbacks.complete(dev);
	} else if (st & SERCOM_SPI_INTFLAG_ERROR) {
    a6de:	f013 0f80 	tst.w	r3, #128	; 0x80
    a6e2:	d10b      	bne.n	a6fc <_spi_handler+0x3a>
    a6e4:	bd08      	pop	{r3, pc}
		dev->callbacks.tx(dev);
    a6e6:	6883      	ldr	r3, [r0, #8]
    a6e8:	4798      	blx	r3
    a6ea:	bd08      	pop	{r3, pc}
		dev->callbacks.rx(dev);
    a6ec:	68c3      	ldr	r3, [r0, #12]
    a6ee:	4798      	blx	r3
    a6f0:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    a6f2:	2302      	movs	r3, #2
    a6f4:	7613      	strb	r3, [r2, #24]
		dev->callbacks.complete(dev);
    a6f6:	6903      	ldr	r3, [r0, #16]
    a6f8:	4798      	blx	r3
    a6fa:	bd08      	pop	{r3, pc}
	((Sercom *)hw)->SPI.STATUS.reg = mask;
    a6fc:	2304      	movs	r3, #4
    a6fe:	8353      	strh	r3, [r2, #26]
	((Sercom *)hw)->SPI.INTFLAG.reg = mask;
    a700:	2380      	movs	r3, #128	; 0x80
    a702:	7613      	strb	r3, [r2, #24]
		hri_sercomspi_clear_STATUS_reg(hw, SERCOM_SPI_STATUS_BUFOVF);
		hri_sercomspi_clear_INTFLAG_reg(hw, SERCOM_SPI_INTFLAG_ERROR);
		dev->callbacks.err(dev, ERR_OVERFLOW);
    a704:	6943      	ldr	r3, [r0, #20]
    a706:	f06f 0112 	mvn.w	r1, #18
    a70a:	4798      	blx	r3
	}
}
    a70c:	e7ea      	b.n	a6e4 <_spi_handler+0x22>
	...

0000a710 <_spi_get_tx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI TX DMA channel index.
 */
static uint8_t _spi_get_tx_dma_channel(const void *const hw)
{
    a710:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    a712:	4b03      	ldr	r3, [pc, #12]	; (a720 <_spi_get_tx_dma_channel+0x10>)
    a714:	4798      	blx	r3

	switch (index) {
	case 0:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
    a716:	2807      	cmp	r0, #7
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_TX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    a718:	bf0c      	ite	eq
    a71a:	2008      	moveq	r0, #8
    a71c:	2000      	movne	r0, #0
    a71e:	bd08      	pop	{r3, pc}
    a720:	0000a505 	.word	0x0000a505

0000a724 <_spi_get_rx_dma_channel>:
 *  \param[in] hw_addr The hardware register base address
 *
 *  \return SPI RX DMA channel index.
 */
static uint8_t _spi_get_rx_dma_channel(const void *const hw)
{
    a724:	b508      	push	{r3, lr}
	uint8_t index = _sercom_get_hardware_index(hw);
    a726:	4b03      	ldr	r3, [pc, #12]	; (a734 <_spi_get_rx_dma_channel+0x10>)
    a728:	4798      	blx	r3
	case 7:
		return CONF_SERCOM_7_SPI_M_DMA_RX_CHANNEL;
	default:
		return CONF_SERCOM_0_SPI_M_DMA_TX_CHANNEL;
	}
}
    a72a:	2807      	cmp	r0, #7
    a72c:	bf8c      	ite	hi
    a72e:	2000      	movhi	r0, #0
    a730:	2001      	movls	r0, #1
    a732:	bd08      	pop	{r3, pc}
    a734:	0000a505 	.word	0x0000a505

0000a738 <_spi_dma_rx_complete>:
/**
 *  \brief Callback for RX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_rx_complete(struct _dma_resource *resource)
{
    a738:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.rx) {
    a73a:	6883      	ldr	r3, [r0, #8]
    a73c:	689b      	ldr	r3, [r3, #8]
    a73e:	b103      	cbz	r3, a742 <_spi_dma_rx_complete+0xa>
		dev->callbacks.rx(resource);
    a740:	4798      	blx	r3
    a742:	bd08      	pop	{r3, pc}

0000a744 <_spi_dma_tx_complete>:
/**
 *  \brief Callback for TX
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_tx_complete(struct _dma_resource *resource)
{
    a744:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.tx) {
    a746:	6883      	ldr	r3, [r0, #8]
    a748:	685b      	ldr	r3, [r3, #4]
    a74a:	b103      	cbz	r3, a74e <_spi_dma_tx_complete+0xa>
		dev->callbacks.tx(resource);
    a74c:	4798      	blx	r3
    a74e:	bd08      	pop	{r3, pc}

0000a750 <_spi_dma_error_occured>:
/**
 *  \brief Callback for ERROR
 *  \param[in, out] dev Pointer to the DMA resource.
 */
static void _spi_dma_error_occured(struct _dma_resource *resource)
{
    a750:	b508      	push	{r3, lr}
	struct _spi_m_dma_dev *dev = (struct _spi_m_dma_dev *)resource->back;

	if (dev->callbacks.error) {
    a752:	6883      	ldr	r3, [r0, #8]
    a754:	68db      	ldr	r3, [r3, #12]
    a756:	b103      	cbz	r3, a75a <_spi_dma_error_occured+0xa>
		dev->callbacks.error(resource);
    a758:	4798      	blx	r3
    a75a:	bd08      	pop	{r3, pc}

0000a75c <_usart_init>:
{
    a75c:	b510      	push	{r4, lr}
    a75e:	4604      	mov	r4, r0
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    a760:	4b48      	ldr	r3, [pc, #288]	; (a884 <_usart_init+0x128>)
    a762:	4798      	blx	r3
		if (_usarts[i].number == sercom_offset) {
    a764:	2800      	cmp	r0, #0
    a766:	d06a      	beq.n	a83e <_usart_init+0xe2>
    a768:	2801      	cmp	r0, #1
    a76a:	d062      	beq.n	a832 <_usart_init+0xd6>
    a76c:	2802      	cmp	r0, #2
    a76e:	d062      	beq.n	a836 <_usart_init+0xda>
    a770:	2804      	cmp	r0, #4
    a772:	d062      	beq.n	a83a <_usart_init+0xde>
    a774:	2806      	cmp	r0, #6
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    a776:	bf08      	it	eq
    a778:	2104      	moveq	r1, #4
		if (_usarts[i].number == sercom_offset) {
    a77a:	d006      	beq.n	a78a <_usart_init+0x2e>
	ASSERT(false);
    a77c:	f240 2276 	movw	r2, #630	; 0x276
    a780:	4941      	ldr	r1, [pc, #260]	; (a888 <_usart_init+0x12c>)
    a782:	2000      	movs	r0, #0
    a784:	4b41      	ldr	r3, [pc, #260]	; (a88c <_usart_init+0x130>)
    a786:	4798      	blx	r3
	return 0;
    a788:	2100      	movs	r1, #0
	return ((Sercom *)hw)->USART.SYNCBUSY.reg & reg;
    a78a:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomusart_is_syncing(hw, SERCOM_USART_SYNCBUSY_SWRST)) {
    a78c:	f013 0f01 	tst.w	r3, #1
    a790:	d122      	bne.n	a7d8 <_usart_init+0x7c>
		uint32_t mode = _usarts[i].ctrl_a & SERCOM_USART_CTRLA_MODE_Msk;
    a792:	eb01 0341 	add.w	r3, r1, r1, lsl #1
    a796:	4a3e      	ldr	r2, [pc, #248]	; (a890 <_usart_init+0x134>)
    a798:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    a79c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
    a79e:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    a7a2:	69e3      	ldr	r3, [r4, #28]
    a7a4:	f013 0f03 	tst.w	r3, #3
    a7a8:	d1fb      	bne.n	a7a2 <_usart_init+0x46>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    a7aa:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomusart_get_CTRLA_reg(hw, SERCOM_USART_CTRLA_ENABLE)) {
    a7ac:	f013 0f02 	tst.w	r3, #2
    a7b0:	d00b      	beq.n	a7ca <_usart_init+0x6e>
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    a7b2:	6823      	ldr	r3, [r4, #0]
    a7b4:	f023 0302 	bic.w	r3, r3, #2
    a7b8:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    a7ba:	69e3      	ldr	r3, [r4, #28]
    a7bc:	f013 0f03 	tst.w	r3, #3
    a7c0:	d1fb      	bne.n	a7ba <_usart_init+0x5e>
    a7c2:	69e3      	ldr	r3, [r4, #28]
    a7c4:	f013 0f02 	tst.w	r3, #2
    a7c8:	d1fb      	bne.n	a7c2 <_usart_init+0x66>
		hri_sercomusart_write_CTRLA_reg(hw, SERCOM_USART_CTRLA_SWRST | mode);
    a7ca:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->USART.CTRLA.reg = data;
    a7ce:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    a7d0:	69e3      	ldr	r3, [r4, #28]
    a7d2:	f013 0f03 	tst.w	r3, #3
    a7d6:	d1fb      	bne.n	a7d0 <_usart_init+0x74>
    a7d8:	69e3      	ldr	r3, [r4, #28]
    a7da:	f013 0f01 	tst.w	r3, #1
    a7de:	d1fb      	bne.n	a7d8 <_usart_init+0x7c>
	hri_sercomusart_write_CTRLA_reg(hw, _usarts[i].ctrl_a);
    a7e0:	460a      	mov	r2, r1
    a7e2:	eb01 0141 	add.w	r1, r1, r1, lsl #1
    a7e6:	4b2a      	ldr	r3, [pc, #168]	; (a890 <_usart_init+0x134>)
    a7e8:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
    a7ec:	6a48      	ldr	r0, [r1, #36]	; 0x24
	((Sercom *)hw)->USART.CTRLA.reg = data;
    a7ee:	6020      	str	r0, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    a7f0:	69e3      	ldr	r3, [r4, #28]
    a7f2:	f013 0f03 	tst.w	r3, #3
    a7f6:	d1fb      	bne.n	a7f0 <_usart_init+0x94>
	hri_sercomusart_write_CTRLB_reg(hw, _usarts[i].ctrl_b);
    a7f8:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    a7fc:	4924      	ldr	r1, [pc, #144]	; (a890 <_usart_init+0x134>)
    a7fe:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    a802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
	((Sercom *)hw)->USART.CTRLB.reg = data;
    a804:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    a806:	69e3      	ldr	r3, [r4, #28]
    a808:	f013 0f1f 	tst.w	r3, #31
    a80c:	d1fb      	bne.n	a806 <_usart_init+0xaa>
	hri_sercomusart_write_CTRLC_reg(hw, _usarts[i].ctrl_c);
    a80e:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    a812:	491f      	ldr	r1, [pc, #124]	; (a890 <_usart_init+0x134>)
    a814:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    a818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Sercom *)hw)->USART.CTRLC.reg = data;
    a81a:	60a3      	str	r3, [r4, #8]
	if ((_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x1)) || (_usarts[i].ctrl_a & SERCOM_USART_CTRLA_SAMPR(0x3))) {
    a81c:	f410 4fc0 	tst.w	r0, #24576	; 0x6000
    a820:	d10f      	bne.n	a842 <_usart_init+0xe6>
		hri_sercomusart_write_BAUD_reg(hw, _usarts[i].baud);
    a822:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    a826:	491a      	ldr	r1, [pc, #104]	; (a890 <_usart_init+0x134>)
    a828:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    a82c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Sercom *)hw)->USART.BAUD.reg = data;
    a82e:	81a3      	strh	r3, [r4, #12]
    a830:	e016      	b.n	a860 <_usart_init+0x104>
	for (i = 0; i < ARRAY_SIZE(_usarts); i++) {
    a832:	2101      	movs	r1, #1
    a834:	e7a9      	b.n	a78a <_usart_init+0x2e>
    a836:	2102      	movs	r1, #2
    a838:	e7a7      	b.n	a78a <_usart_init+0x2e>
    a83a:	2103      	movs	r1, #3
    a83c:	e7a5      	b.n	a78a <_usart_init+0x2e>
    a83e:	2100      	movs	r1, #0
    a840:	e7a3      	b.n	a78a <_usart_init+0x2e>
		((Sercom *)hw)->USART.BAUD.FRAC.BAUD = _usarts[i].baud;
    a842:	eb02 0342 	add.w	r3, r2, r2, lsl #1
    a846:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    a84a:	8e18      	ldrh	r0, [r3, #48]	; 0x30
    a84c:	89a1      	ldrh	r1, [r4, #12]
    a84e:	f360 010c 	bfi	r1, r0, #0, #13
    a852:	81a1      	strh	r1, [r4, #12]
		((Sercom *)hw)->USART.BAUD.FRAC.FP   = _usarts[i].fractional;
    a854:	f893 1032 	ldrb.w	r1, [r3, #50]	; 0x32
    a858:	89a3      	ldrh	r3, [r4, #12]
    a85a:	f361 334f 	bfi	r3, r1, #13, #3
    a85e:	81a3      	strh	r3, [r4, #12]
	hri_sercomusart_write_RXPL_reg(hw, _usarts[i].rxpl);
    a860:	4b0b      	ldr	r3, [pc, #44]	; (a890 <_usart_init+0x134>)
    a862:	0051      	lsls	r1, r2, #1
    a864:	1888      	adds	r0, r1, r2
    a866:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    a86a:	f890 0033 	ldrb.w	r0, [r0, #51]	; 0x33
	((Sercom *)hw)->USART.RXPL.reg = data;
    a86e:	73a0      	strb	r0, [r4, #14]
	hri_sercomusart_write_DBGCTRL_reg(hw, _usarts[i].debug_ctrl);
    a870:	440a      	add	r2, r1
    a872:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    a876:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
	((Sercom *)hw)->USART.DBGCTRL.reg = data;
    a87a:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
}
    a87e:	2000      	movs	r0, #0
    a880:	bd10      	pop	{r4, pc}
    a882:	bf00      	nop
    a884:	0000a505 	.word	0x0000a505
    a888:	000116cc 	.word	0x000116cc
    a88c:	0000942d 	.word	0x0000942d
    a890:	000115f8 	.word	0x000115f8

0000a894 <_get_i2cm_index>:
{
    a894:	b508      	push	{r3, lr}
	uint8_t sercom_offset = _sercom_get_hardware_index(hw);
    a896:	4b07      	ldr	r3, [pc, #28]	; (a8b4 <_get_i2cm_index+0x20>)
    a898:	4798      	blx	r3
		if (_i2cms[i].number == sercom_offset) {
    a89a:	2805      	cmp	r0, #5
    a89c:	d008      	beq.n	a8b0 <_get_i2cm_index+0x1c>
	ASSERT(false);
    a89e:	f240 32ed 	movw	r2, #1005	; 0x3ed
    a8a2:	4905      	ldr	r1, [pc, #20]	; (a8b8 <_get_i2cm_index+0x24>)
    a8a4:	2000      	movs	r0, #0
    a8a6:	4b05      	ldr	r3, [pc, #20]	; (a8bc <_get_i2cm_index+0x28>)
    a8a8:	4798      	blx	r3
	return -1;
    a8aa:	f04f 30ff 	mov.w	r0, #4294967295
}
    a8ae:	bd08      	pop	{r3, pc}
			return i;
    a8b0:	2000      	movs	r0, #0
    a8b2:	bd08      	pop	{r3, pc}
    a8b4:	0000a505 	.word	0x0000a505
    a8b8:	000116cc 	.word	0x000116cc
    a8bc:	0000942d 	.word	0x0000942d

0000a8c0 <_i2c_m_sync_init_impl>:
{
    a8c0:	b538      	push	{r3, r4, r5, lr}
    a8c2:	4605      	mov	r5, r0
    a8c4:	460c      	mov	r4, r1
	uint8_t i = _get_i2cm_index(hw);
    a8c6:	4608      	mov	r0, r1
    a8c8:	4b34      	ldr	r3, [pc, #208]	; (a99c <_i2c_m_sync_init_impl+0xdc>)
    a8ca:	4798      	blx	r3
    a8cc:	b2c0      	uxtb	r0, r0
	return ((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg;
    a8ce:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomi2cm_is_syncing(hw, SERCOM_I2CM_SYNCBUSY_SWRST)) {
    a8d0:	f013 0f01 	tst.w	r3, #1
    a8d4:	d123      	bne.n	a91e <_i2c_m_sync_init_impl+0x5e>
		uint32_t mode = _i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_MODE_Msk;
    a8d6:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    a8da:	4a31      	ldr	r2, [pc, #196]	; (a9a0 <_i2c_m_sync_init_impl+0xe0>)
    a8dc:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    a8e0:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
    a8e4:	f002 021c 	and.w	r2, r2, #28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a8e8:	69e3      	ldr	r3, [r4, #28]
    a8ea:	f013 0f03 	tst.w	r3, #3
    a8ee:	d1fb      	bne.n	a8e8 <_i2c_m_sync_init_impl+0x28>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    a8f0:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomi2cm_get_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_ENABLE)) {
    a8f2:	f013 0f02 	tst.w	r3, #2
    a8f6:	d00b      	beq.n	a910 <_i2c_m_sync_init_impl+0x50>
	((Sercom *)hw)->I2CM.CTRLA.reg &= ~SERCOM_I2CM_CTRLA_ENABLE;
    a8f8:	6823      	ldr	r3, [r4, #0]
    a8fa:	f023 0302 	bic.w	r3, r3, #2
    a8fe:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a900:	69e3      	ldr	r3, [r4, #28]
    a902:	f013 0f03 	tst.w	r3, #3
    a906:	d1fb      	bne.n	a900 <_i2c_m_sync_init_impl+0x40>
    a908:	69e3      	ldr	r3, [r4, #28]
    a90a:	f013 0f02 	tst.w	r3, #2
    a90e:	d1fb      	bne.n	a908 <_i2c_m_sync_init_impl+0x48>
		hri_sercomi2cm_write_CTRLA_reg(hw, SERCOM_I2CM_CTRLA_SWRST | mode);
    a910:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    a914:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a916:	69e3      	ldr	r3, [r4, #28]
    a918:	f013 0f03 	tst.w	r3, #3
    a91c:	d1fb      	bne.n	a916 <_i2c_m_sync_init_impl+0x56>
    a91e:	69e3      	ldr	r3, [r4, #28]
    a920:	f013 0f01 	tst.w	r3, #1
    a924:	d1fb      	bne.n	a91e <_i2c_m_sync_init_impl+0x5e>
	hri_sercomi2cm_write_CTRLA_reg(hw, _i2cms[i].ctrl_a);
    a926:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    a92a:	4a1d      	ldr	r2, [pc, #116]	; (a9a0 <_i2c_m_sync_init_impl+0xe0>)
    a92c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    a930:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
	((Sercom *)hw)->I2CM.CTRLA.reg = data;
    a934:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a936:	69e3      	ldr	r3, [r4, #28]
    a938:	f013 0f03 	tst.w	r3, #3
    a93c:	d1fb      	bne.n	a936 <_i2c_m_sync_init_impl+0x76>
	hri_sercomi2cm_write_CTRLB_reg(hw, _i2cms[i].ctrl_b);
    a93e:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    a942:	4917      	ldr	r1, [pc, #92]	; (a9a0 <_i2c_m_sync_init_impl+0xe0>)
    a944:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    a948:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
	((Sercom *)hw)->I2CM.CTRLB.reg = data;
    a94c:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a94e:	69e3      	ldr	r3, [r4, #28]
    a950:	f013 0f04 	tst.w	r3, #4
    a954:	d1fb      	bne.n	a94e <_i2c_m_sync_init_impl+0x8e>
	hri_sercomi2cm_write_BAUD_reg(hw, _i2cms[i].baud);
    a956:	eb00 0340 	add.w	r3, r0, r0, lsl #1
    a95a:	4911      	ldr	r1, [pc, #68]	; (a9a0 <_i2c_m_sync_init_impl+0xe0>)
    a95c:	eb01 03c3 	add.w	r3, r1, r3, lsl #3
    a960:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
	((Sercom *)hw)->I2CM.BAUD.reg = data;
    a964:	60e3      	str	r3, [r4, #12]
	service->mode = (_i2cms[i].ctrl_a & SERCOM_I2CM_CTRLA_SPEED_Msk) >> SERCOM_I2CM_CTRLA_SPEED_Pos;
    a966:	f3c2 6301 	ubfx	r3, r2, #24, #2
    a96a:	81ab      	strh	r3, [r5, #12]
	tmp = ((Sercom *)hw)->I2CM.ADDR.reg;
    a96c:	6a62      	ldr	r2, [r4, #36]	; 0x24
	tmp &= ~SERCOM_I2CM_ADDR_HS;
    a96e:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
	hri_sercomi2cm_write_ADDR_HS_bit(hw, service->mode < I2C_HS ? 0 : 1);
    a972:	2b01      	cmp	r3, #1
    a974:	bf94      	ite	ls
    a976:	2300      	movls	r3, #0
    a978:	2301      	movhi	r3, #1
	tmp |= value << SERCOM_I2CM_ADDR_HS_Pos;
    a97a:	ea42 3383 	orr.w	r3, r2, r3, lsl #14
	((Sercom *)hw)->I2CM.ADDR.reg = tmp;
    a97e:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a980:	69e3      	ldr	r3, [r4, #28]
    a982:	f013 0f04 	tst.w	r3, #4
    a986:	d1fb      	bne.n	a980 <_i2c_m_sync_init_impl+0xc0>
	service->trise = _i2cms[i].trise;
    a988:	eb00 0040 	add.w	r0, r0, r0, lsl #1
    a98c:	4b04      	ldr	r3, [pc, #16]	; (a9a0 <_i2c_m_sync_init_impl+0xe0>)
    a98e:	eb03 00c0 	add.w	r0, r3, r0, lsl #3
    a992:	f8b0 30aa 	ldrh.w	r3, [r0, #170]	; 0xaa
    a996:	81eb      	strh	r3, [r5, #14]
}
    a998:	2000      	movs	r0, #0
    a99a:	bd38      	pop	{r3, r4, r5, pc}
    a99c:	0000a895 	.word	0x0000a895
    a9a0:	000115f8 	.word	0x000115f8

0000a9a4 <_sercom_i2c_m_irq_handler>:
{
    a9a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    a9a8:	4605      	mov	r5, r0
	void *   hw    = i2c_dev->hw;
    a9aa:	6904      	ldr	r4, [r0, #16]
	return ((Sercom *)hw)->I2CM.INTFLAG.reg;
    a9ac:	7e26      	ldrb	r6, [r4, #24]
    a9ae:	b2f6      	uxtb	r6, r6
	ASSERT(i2c_dev);
    a9b0:	f8df 8234 	ldr.w	r8, [pc, #564]	; abe8 <_sercom_i2c_m_irq_handler+0x244>
    a9b4:	f240 425f 	movw	r2, #1119	; 0x45f
    a9b8:	4641      	mov	r1, r8
    a9ba:	3000      	adds	r0, #0
    a9bc:	bf18      	it	ne
    a9be:	2001      	movne	r0, #1
    a9c0:	4f88      	ldr	r7, [pc, #544]	; (abe4 <_sercom_i2c_m_irq_handler+0x240>)
    a9c2:	47b8      	blx	r7
	ASSERT(i2c_dev->hw);
    a9c4:	6928      	ldr	r0, [r5, #16]
    a9c6:	f44f 628c 	mov.w	r2, #1120	; 0x460
    a9ca:	4641      	mov	r1, r8
    a9cc:	3000      	adds	r0, #0
    a9ce:	bf18      	it	ne
    a9d0:	2001      	movne	r0, #1
    a9d2:	47b8      	blx	r7
	while (!(flags & ERROR_FLAG)) {
    a9d4:	f016 0f80 	tst.w	r6, #128	; 0x80
    a9d8:	f040 80f4 	bne.w	abc4 <_sercom_i2c_m_irq_handler+0x220>
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    a9dc:	6821      	ldr	r1, [r4, #0]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    a9de:	69e3      	ldr	r3, [r4, #28]
    a9e0:	f013 0f04 	tst.w	r3, #4
    a9e4:	d1fb      	bne.n	a9de <_sercom_i2c_m_irq_handler+0x3a>
}

static inline hri_sercomi2cm_status_reg_t hri_sercomi2cm_read_STATUS_reg(const void *const hw)
{
	hri_sercomi2cm_wait_for_sync(hw, SERCOM_I2CM_SYNCBUSY_SYSOP);
	return ((Sercom *)hw)->I2CM.STATUS.reg;
    a9e6:	8b63      	ldrh	r3, [r4, #26]
    a9e8:	b29b      	uxth	r3, r3
	if (flags & MB_FLAG) {
    a9ea:	f016 0f01 	tst.w	r6, #1
    a9ee:	f000 8090 	beq.w	ab12 <_sercom_i2c_m_irq_handler+0x16e>
		if (status & SERCOM_I2CM_STATUS_ARBLOST) {
    a9f2:	f013 0f02 	tst.w	r3, #2
    a9f6:	d022      	beq.n	aa3e <_sercom_i2c_m_irq_handler+0x9a>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_MB;
    a9f8:	2201      	movs	r2, #1
    a9fa:	7622      	strb	r2, [r4, #24]
			msg->flags |= I2C_M_FAIL;
    a9fc:	886a      	ldrh	r2, [r5, #2]
    a9fe:	b292      	uxth	r2, r2
    aa00:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
    aa04:	806a      	strh	r2, [r5, #2]
			msg->flags &= ~I2C_M_BUSY;
    aa06:	886a      	ldrh	r2, [r5, #2]
    aa08:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    aa0c:	0412      	lsls	r2, r2, #16
    aa0e:	0c12      	lsrs	r2, r2, #16
    aa10:	806a      	strh	r2, [r5, #2]
			if (status & SERCOM_I2CM_STATUS_BUSERR) {
    aa12:	f003 0301 	and.w	r3, r3, #1
			return I2C_ERR_BAD_ADDRESS;
    aa16:	2b00      	cmp	r3, #0
    aa18:	bf14      	ite	ne
    aa1a:	f06f 0104 	mvnne.w	r1, #4
    aa1e:	f06f 0103 	mvneq.w	r1, #3
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    aa22:	886b      	ldrh	r3, [r5, #2]
    aa24:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    aa28:	041b      	lsls	r3, r3, #16
    aa2a:	0c1b      	lsrs	r3, r3, #16
    aa2c:	806b      	strh	r3, [r5, #2]
	if (i2c_dev->cb.error) {
    aa2e:	696b      	ldr	r3, [r5, #20]
    aa30:	2b00      	cmp	r3, #0
    aa32:	f000 80c5 	beq.w	abc0 <_sercom_i2c_m_irq_handler+0x21c>
			i2c_dev->cb.error(i2c_dev, ret);
    aa36:	4628      	mov	r0, r5
    aa38:	4798      	blx	r3
    aa3a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if (status & SERCOM_I2CM_STATUS_RXNACK) {
    aa3e:	f013 0f04 	tst.w	r3, #4
    aa42:	d124      	bne.n	aa8e <_sercom_i2c_m_irq_handler+0xea>
			if (msg->flags & I2C_M_TEN) {
    aa44:	886b      	ldrh	r3, [r5, #2]
    aa46:	f413 6f80 	tst.w	r3, #1024	; 0x400
    aa4a:	d03e      	beq.n	aaca <_sercom_i2c_m_irq_handler+0x126>
				                              ((((msg->addr & TEN_ADDR_MASK) >> 8) | TEN_ADDR_FRAME) << 1) | I2C_M_RD
    aa4c:	882b      	ldrh	r3, [r5, #0]
    aa4e:	09db      	lsrs	r3, r3, #7
				                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    aa50:	f003 0206 	and.w	r2, r3, #6
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    aa54:	69e3      	ldr	r3, [r4, #28]
    aa56:	f013 0f04 	tst.w	r3, #4
    aa5a:	d1fb      	bne.n	aa54 <_sercom_i2c_m_irq_handler+0xb0>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    aa5c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    aa5e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
				hri_sercomi2cm_write_ADDR_reg(hw,
    aa62:	f043 03f1 	orr.w	r3, r3, #241	; 0xf1
    aa66:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    aa68:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    aa6a:	69e3      	ldr	r3, [r4, #28]
    aa6c:	f013 0f04 	tst.w	r3, #4
    aa70:	d1fb      	bne.n	aa6a <_sercom_i2c_m_irq_handler+0xc6>
				msg->flags &= ~I2C_M_TEN;
    aa72:	886b      	ldrh	r3, [r5, #2]
    aa74:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    aa78:	041b      	lsls	r3, r3, #16
    aa7a:	0c1b      	lsrs	r3, r3, #16
    aa7c:	806b      	strh	r3, [r5, #2]
		if ((flags & MB_FLAG) && i2c_dev->cb.tx_complete) {
    aa7e:	69ab      	ldr	r3, [r5, #24]
    aa80:	2b00      	cmp	r3, #0
    aa82:	f000 8088 	beq.w	ab96 <_sercom_i2c_m_irq_handler+0x1f2>
			i2c_dev->cb.tx_complete(i2c_dev);
    aa86:	4628      	mov	r0, r5
    aa88:	4798      	blx	r3
    aa8a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
				if (msg->len > 0) {
    aa8e:	686b      	ldr	r3, [r5, #4]
    aa90:	2b00      	cmp	r3, #0
    aa92:	dd04      	ble.n	aa9e <_sercom_i2c_m_irq_handler+0xfa>
					msg->flags |= I2C_M_FAIL;
    aa94:	886b      	ldrh	r3, [r5, #2]
    aa96:	b29b      	uxth	r3, r3
    aa98:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
    aa9c:	806b      	strh	r3, [r5, #2]
				if (msg->flags & I2C_M_STOP) {
    aa9e:	886b      	ldrh	r3, [r5, #2]
    aaa0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    aaa4:	d108      	bne.n	aab8 <_sercom_i2c_m_irq_handler+0x114>
				msg->flags &= ~I2C_M_BUSY;
    aaa6:	886b      	ldrh	r3, [r5, #2]
    aaa8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    aaac:	041b      	lsls	r3, r3, #16
    aaae:	0c1b      	lsrs	r3, r3, #16
    aab0:	806b      	strh	r3, [r5, #2]
				return I2C_NACK;
    aab2:	f06f 0101 	mvn.w	r1, #1
    aab6:	e7b4      	b.n	aa22 <_sercom_i2c_m_irq_handler+0x7e>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    aab8:	6863      	ldr	r3, [r4, #4]
    aaba:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    aabe:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    aac0:	69e3      	ldr	r3, [r4, #28]
    aac2:	f013 0f04 	tst.w	r3, #4
    aac6:	d1fb      	bne.n	aac0 <_sercom_i2c_m_irq_handler+0x11c>
    aac8:	e7ed      	b.n	aaa6 <_sercom_i2c_m_irq_handler+0x102>
			if (msg->len == 0) {
    aaca:	686b      	ldr	r3, [r5, #4]
    aacc:	b99b      	cbnz	r3, aaf6 <_sercom_i2c_m_irq_handler+0x152>
				if (msg->flags & I2C_M_STOP) {
    aace:	886b      	ldrh	r3, [r5, #2]
    aad0:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    aad4:	d106      	bne.n	aae4 <_sercom_i2c_m_irq_handler+0x140>
				msg->flags &= ~I2C_M_BUSY;
    aad6:	886b      	ldrh	r3, [r5, #2]
    aad8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    aadc:	041b      	lsls	r3, r3, #16
    aade:	0c1b      	lsrs	r3, r3, #16
    aae0:	806b      	strh	r3, [r5, #2]
    aae2:	e7cc      	b.n	aa7e <_sercom_i2c_m_irq_handler+0xda>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    aae4:	6863      	ldr	r3, [r4, #4]
    aae6:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    aaea:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    aaec:	69e3      	ldr	r3, [r4, #28]
    aaee:	f013 0f04 	tst.w	r3, #4
    aaf2:	d1fb      	bne.n	aaec <_sercom_i2c_m_irq_handler+0x148>
    aaf4:	e7ef      	b.n	aad6 <_sercom_i2c_m_irq_handler+0x132>
				hri_sercomi2cm_write_DATA_reg(hw, *msg->buffer);
    aaf6:	68ab      	ldr	r3, [r5, #8]
    aaf8:	781b      	ldrb	r3, [r3, #0]
	((Sercom *)hw)->I2CM.DATA.reg = data;
    aafa:	62a3      	str	r3, [r4, #40]	; 0x28
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    aafc:	69e3      	ldr	r3, [r4, #28]
    aafe:	f013 0f04 	tst.w	r3, #4
    ab02:	d1fb      	bne.n	aafc <_sercom_i2c_m_irq_handler+0x158>
				msg->buffer++;
    ab04:	68ab      	ldr	r3, [r5, #8]
    ab06:	3301      	adds	r3, #1
    ab08:	60ab      	str	r3, [r5, #8]
				msg->len--;
    ab0a:	686b      	ldr	r3, [r5, #4]
    ab0c:	3b01      	subs	r3, #1
    ab0e:	606b      	str	r3, [r5, #4]
    ab10:	e7b5      	b.n	aa7e <_sercom_i2c_m_irq_handler+0xda>
	} else if (flags & SB_FLAG) {
    ab12:	f016 0f02 	tst.w	r6, #2
    ab16:	d041      	beq.n	ab9c <_sercom_i2c_m_irq_handler+0x1f8>
		if ((msg->len) && !(status & SERCOM_I2CM_STATUS_RXNACK)) {
    ab18:	686a      	ldr	r2, [r5, #4]
    ab1a:	2a00      	cmp	r2, #0
    ab1c:	d036      	beq.n	ab8c <_sercom_i2c_m_irq_handler+0x1e8>
    ab1e:	f013 0f04 	tst.w	r3, #4
    ab22:	d133      	bne.n	ab8c <_sercom_i2c_m_irq_handler+0x1e8>
	tmp = (tmp & SERCOM_I2CM_CTRLA_SCLSM) >> SERCOM_I2CM_CTRLA_SCLSM_Pos;
    ab24:	f3c1 61c0 	ubfx	r1, r1, #27, #1
			msg->len--;
    ab28:	3a01      	subs	r2, #1
    ab2a:	606a      	str	r2, [r5, #4]
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    ab2c:	2a00      	cmp	r2, #0
    ab2e:	d137      	bne.n	aba0 <_sercom_i2c_m_irq_handler+0x1fc>
    ab30:	2900      	cmp	r1, #0
    ab32:	d039      	beq.n	aba8 <_sercom_i2c_m_irq_handler+0x204>
				if (msg->flags & I2C_M_STOP) {
    ab34:	886b      	ldrh	r3, [r5, #2]
    ab36:	f413 4f00 	tst.w	r3, #32768	; 0x8000
    ab3a:	d116      	bne.n	ab6a <_sercom_i2c_m_irq_handler+0x1c6>
				msg->flags &= ~I2C_M_BUSY;
    ab3c:	886b      	ldrh	r3, [r5, #2]
    ab3e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    ab42:	041b      	lsls	r3, r3, #16
    ab44:	0c1b      	lsrs	r3, r3, #16
    ab46:	806b      	strh	r3, [r5, #2]
			*msg->buffer++ = hri_sercomi2cm_read_DATA_reg(hw);
    ab48:	68aa      	ldr	r2, [r5, #8]
    ab4a:	1c53      	adds	r3, r2, #1
    ab4c:	60ab      	str	r3, [r5, #8]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    ab4e:	69e3      	ldr	r3, [r4, #28]
    ab50:	f013 0f04 	tst.w	r3, #4
    ab54:	d1fb      	bne.n	ab4e <_sercom_i2c_m_irq_handler+0x1aa>
	return ((Sercom *)hw)->I2CM.DATA.reg;
    ab56:	6aa3      	ldr	r3, [r4, #40]	; 0x28
    ab58:	7013      	strb	r3, [r2, #0]
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    ab5a:	2302      	movs	r3, #2
    ab5c:	7623      	strb	r3, [r4, #24]
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    ab5e:	69eb      	ldr	r3, [r5, #28]
    ab60:	b1e3      	cbz	r3, ab9c <_sercom_i2c_m_irq_handler+0x1f8>
			i2c_dev->cb.rx_complete(i2c_dev);
    ab62:	4628      	mov	r0, r5
    ab64:	4798      	blx	r3
    ab66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_SMEN;
    ab6a:	6863      	ldr	r3, [r4, #4]
    ab6c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    ab70:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    ab72:	69e3      	ldr	r3, [r4, #28]
    ab74:	f013 0f04 	tst.w	r3, #4
    ab78:	d1fb      	bne.n	ab72 <_sercom_i2c_m_irq_handler+0x1ce>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_CMD(mask);
    ab7a:	6863      	ldr	r3, [r4, #4]
    ab7c:	f443 3340 	orr.w	r3, r3, #196608	; 0x30000
    ab80:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    ab82:	69e3      	ldr	r3, [r4, #28]
    ab84:	f013 0f04 	tst.w	r3, #4
    ab88:	d1fb      	bne.n	ab82 <_sercom_i2c_m_irq_handler+0x1de>
    ab8a:	e7d7      	b.n	ab3c <_sercom_i2c_m_irq_handler+0x198>
	((Sercom *)hw)->I2CM.INTFLAG.reg = SERCOM_I2CM_INTFLAG_SB;
    ab8c:	2302      	movs	r3, #2
    ab8e:	7623      	strb	r3, [r4, #24]
			return I2C_NACK;
    ab90:	f06f 0101 	mvn.w	r1, #1
    ab94:	e745      	b.n	aa22 <_sercom_i2c_m_irq_handler+0x7e>
		} else if ((flags & SB_FLAG) && i2c_dev->cb.rx_complete) {
    ab96:	f016 0f02 	tst.w	r6, #2
    ab9a:	d1e0      	bne.n	ab5e <_sercom_i2c_m_irq_handler+0x1ba>
    ab9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			if ((msg->len == 0 && !sclsm) || (msg->len == 1 && sclsm)) {
    aba0:	2a01      	cmp	r2, #1
    aba2:	d1d1      	bne.n	ab48 <_sercom_i2c_m_irq_handler+0x1a4>
    aba4:	2900      	cmp	r1, #0
    aba6:	d0cf      	beq.n	ab48 <_sercom_i2c_m_irq_handler+0x1a4>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    aba8:	6863      	ldr	r3, [r4, #4]
    abaa:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    abae:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    abb0:	69e3      	ldr	r3, [r4, #28]
    abb2:	f013 0f04 	tst.w	r3, #4
    abb6:	d1fb      	bne.n	abb0 <_sercom_i2c_m_irq_handler+0x20c>
			if (msg->len == 0) {
    abb8:	686b      	ldr	r3, [r5, #4]
    abba:	2b00      	cmp	r3, #0
    abbc:	d0ba      	beq.n	ab34 <_sercom_i2c_m_irq_handler+0x190>
    abbe:	e7c3      	b.n	ab48 <_sercom_i2c_m_irq_handler+0x1a4>
    abc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	i2c_dev->service.msg.flags &= ~I2C_M_BUSY;
    abc4:	886b      	ldrh	r3, [r5, #2]
    abc6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
    abca:	041b      	lsls	r3, r3, #16
    abcc:	0c1b      	lsrs	r3, r3, #16
    abce:	806b      	strh	r3, [r5, #2]
	if (i2c_dev->cb.error) {
    abd0:	696b      	ldr	r3, [r5, #20]
    abd2:	2b00      	cmp	r3, #0
    abd4:	d0e2      	beq.n	ab9c <_sercom_i2c_m_irq_handler+0x1f8>
			i2c_dev->cb.error(i2c_dev, I2C_ERR_BUS);
    abd6:	f06f 0104 	mvn.w	r1, #4
    abda:	4628      	mov	r0, r5
    abdc:	4798      	blx	r3
    abde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    abe2:	bf00      	nop
    abe4:	0000942d 	.word	0x0000942d
    abe8:	000116cc 	.word	0x000116cc

0000abec <_usart_set_parity>:
{
    abec:	b570      	push	{r4, r5, r6, lr}
    abee:	b082      	sub	sp, #8
    abf0:	4604      	mov	r4, r0
    abf2:	460e      	mov	r6, r1
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    abf4:	69e3      	ldr	r3, [r4, #28]
    abf6:	f013 0f03 	tst.w	r3, #3
    abfa:	d1fb      	bne.n	abf4 <_usart_set_parity+0x8>
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    abfc:	6825      	ldr	r5, [r4, #0]
	return (bool)tmp;
    abfe:	f3c5 0540 	ubfx	r5, r5, #1, #1
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    ac02:	6823      	ldr	r3, [r4, #0]
    ac04:	f023 0302 	bic.w	r3, r3, #2
    ac08:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    ac0a:	69e3      	ldr	r3, [r4, #28]
    ac0c:	f013 0f03 	tst.w	r3, #3
    ac10:	d1fb      	bne.n	ac0a <_usart_set_parity+0x1e>
	CRITICAL_SECTION_ENTER()
    ac12:	a801      	add	r0, sp, #4
    ac14:	4b1a      	ldr	r3, [pc, #104]	; (ac80 <_usart_set_parity+0x94>)
    ac16:	4798      	blx	r3
    ac18:	69e3      	ldr	r3, [r4, #28]
    ac1a:	f013 0f02 	tst.w	r3, #2
    ac1e:	d1fb      	bne.n	ac18 <_usart_set_parity+0x2c>
	if (USART_PARITY_NONE != parity) {
    ac20:	2e02      	cmp	r6, #2
    ac22:	d023      	beq.n	ac6c <_usart_set_parity+0x80>
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_FORM(mask);
    ac24:	6823      	ldr	r3, [r4, #0]
    ac26:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
    ac2a:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    ac2c:	69e3      	ldr	r3, [r4, #28]
    ac2e:	f013 0f1f 	tst.w	r3, #31
    ac32:	d1fb      	bne.n	ac2c <_usart_set_parity+0x40>
	tmp = ((Sercom *)hw)->USART.CTRLB.reg;
    ac34:	6863      	ldr	r3, [r4, #4]
	tmp &= ~SERCOM_USART_CTRLB_PMODE;
    ac36:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
	hri_sercomusart_write_CTRLB_PMODE_bit(hw, parity);
    ac3a:	3600      	adds	r6, #0
    ac3c:	bf18      	it	ne
    ac3e:	2601      	movne	r6, #1
	tmp |= value << SERCOM_USART_CTRLB_PMODE_Pos;
    ac40:	ea43 3346 	orr.w	r3, r3, r6, lsl #13
	((Sercom *)hw)->USART.CTRLB.reg = tmp;
    ac44:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    ac46:	69e3      	ldr	r3, [r4, #28]
    ac48:	f013 0f1f 	tst.w	r3, #31
    ac4c:	d1fb      	bne.n	ac46 <_usart_set_parity+0x5a>
	CRITICAL_SECTION_LEAVE()
    ac4e:	a801      	add	r0, sp, #4
    ac50:	4b0c      	ldr	r3, [pc, #48]	; (ac84 <_usart_set_parity+0x98>)
    ac52:	4798      	blx	r3
	tmp = ((Sercom *)hw)->USART.CTRLA.reg;
    ac54:	6823      	ldr	r3, [r4, #0]
	tmp &= ~SERCOM_USART_CTRLA_ENABLE;
    ac56:	f023 0302 	bic.w	r3, r3, #2
	tmp |= value << SERCOM_USART_CTRLA_ENABLE_Pos;
    ac5a:	ea43 0345 	orr.w	r3, r3, r5, lsl #1
	((Sercom *)hw)->USART.CTRLA.reg = tmp;
    ac5e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    ac60:	69e3      	ldr	r3, [r4, #28]
    ac62:	f013 0f03 	tst.w	r3, #3
    ac66:	d1fb      	bne.n	ac60 <_usart_set_parity+0x74>
}
    ac68:	b002      	add	sp, #8
    ac6a:	bd70      	pop	{r4, r5, r6, pc}
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_FORM(mask);
    ac6c:	6823      	ldr	r3, [r4, #0]
    ac6e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
    ac72:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    ac74:	69e3      	ldr	r3, [r4, #28]
    ac76:	f013 0f1f 	tst.w	r3, #31
    ac7a:	d1fb      	bne.n	ac74 <_usart_set_parity+0x88>
    ac7c:	e7da      	b.n	ac34 <_usart_set_parity+0x48>
    ac7e:	bf00      	nop
    ac80:	00007d81 	.word	0x00007d81
    ac84:	00007d8f 	.word	0x00007d8f

0000ac88 <_usart_sync_init>:
{
    ac88:	b538      	push	{r3, r4, r5, lr}
    ac8a:	460c      	mov	r4, r1
	ASSERT(device);
    ac8c:	4605      	mov	r5, r0
    ac8e:	22c8      	movs	r2, #200	; 0xc8
    ac90:	4905      	ldr	r1, [pc, #20]	; (aca8 <_usart_sync_init+0x20>)
    ac92:	3000      	adds	r0, #0
    ac94:	bf18      	it	ne
    ac96:	2001      	movne	r0, #1
    ac98:	4b04      	ldr	r3, [pc, #16]	; (acac <_usart_sync_init+0x24>)
    ac9a:	4798      	blx	r3
	device->hw = hw;
    ac9c:	602c      	str	r4, [r5, #0]
	return _usart_init(hw);
    ac9e:	4620      	mov	r0, r4
    aca0:	4b03      	ldr	r3, [pc, #12]	; (acb0 <_usart_sync_init+0x28>)
    aca2:	4798      	blx	r3
}
    aca4:	bd38      	pop	{r3, r4, r5, pc}
    aca6:	bf00      	nop
    aca8:	000116cc 	.word	0x000116cc
    acac:	0000942d 	.word	0x0000942d
    acb0:	0000a75d 	.word	0x0000a75d

0000acb4 <_usart_async_init>:
{
    acb4:	b570      	push	{r4, r5, r6, lr}
    acb6:	460d      	mov	r5, r1
	ASSERT(device);
    acb8:	4606      	mov	r6, r0
    acba:	22d6      	movs	r2, #214	; 0xd6
    acbc:	4917      	ldr	r1, [pc, #92]	; (ad1c <_usart_async_init+0x68>)
    acbe:	3000      	adds	r0, #0
    acc0:	bf18      	it	ne
    acc2:	2001      	movne	r0, #1
    acc4:	4b16      	ldr	r3, [pc, #88]	; (ad20 <_usart_async_init+0x6c>)
    acc6:	4798      	blx	r3
	init_status = _usart_init(hw);
    acc8:	4628      	mov	r0, r5
    acca:	4b16      	ldr	r3, [pc, #88]	; (ad24 <_usart_async_init+0x70>)
    accc:	4798      	blx	r3
	if (init_status) {
    acce:	4604      	mov	r4, r0
    acd0:	b108      	cbz	r0, acd6 <_usart_async_init+0x22>
}
    acd2:	4620      	mov	r0, r4
    acd4:	bd70      	pop	{r4, r5, r6, pc}
	device->hw = hw;
    acd6:	61b5      	str	r5, [r6, #24]
	_sercom_init_irq_param(hw, (void *)device);
    acd8:	4631      	mov	r1, r6
    acda:	4628      	mov	r0, r5
    acdc:	4b12      	ldr	r3, [pc, #72]	; (ad28 <_usart_async_init+0x74>)
    acde:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    ace0:	4628      	mov	r0, r5
    ace2:	4b12      	ldr	r3, [pc, #72]	; (ad2c <_usart_async_init+0x78>)
    ace4:	4798      	blx	r3
    ace6:	1d01      	adds	r1, r0, #4
    ace8:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    acea:	2501      	movs	r5, #1
    acec:	f000 021f 	and.w	r2, r0, #31
    acf0:	fa05 f202 	lsl.w	r2, r5, r2
    acf4:	0943      	lsrs	r3, r0, #5
    acf6:	009b      	lsls	r3, r3, #2
    acf8:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    acfc:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    ad00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    ad04:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    ad08:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ad0c:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ad10:	601a      	str	r2, [r3, #0]
		irq++;
    ad12:	3001      	adds	r0, #1
    ad14:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    ad16:	4281      	cmp	r1, r0
    ad18:	d1e8      	bne.n	acec <_usart_async_init+0x38>
    ad1a:	e7da      	b.n	acd2 <_usart_async_init+0x1e>
    ad1c:	000116cc 	.word	0x000116cc
    ad20:	0000942d 	.word	0x0000942d
    ad24:	0000a75d 	.word	0x0000a75d
    ad28:	0000a5b9 	.word	0x0000a5b9
    ad2c:	0000a619 	.word	0x0000a619

0000ad30 <_usart_sync_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    ad30:	6802      	ldr	r2, [r0, #0]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    ad32:	6813      	ldr	r3, [r2, #0]
    ad34:	f043 0302 	orr.w	r3, r3, #2
    ad38:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    ad3a:	69d3      	ldr	r3, [r2, #28]
    ad3c:	f013 0f03 	tst.w	r3, #3
    ad40:	d1fb      	bne.n	ad3a <_usart_sync_enable+0xa>
}
    ad42:	4770      	bx	lr

0000ad44 <_usart_async_enable>:
	hri_sercomusart_set_CTRLA_ENABLE_bit(device->hw);
    ad44:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg |= SERCOM_USART_CTRLA_ENABLE;
    ad46:	6813      	ldr	r3, [r2, #0]
    ad48:	f043 0302 	orr.w	r3, r3, #2
    ad4c:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    ad4e:	69d3      	ldr	r3, [r2, #28]
    ad50:	f013 0f03 	tst.w	r3, #3
    ad54:	d1fb      	bne.n	ad4e <_usart_async_enable+0xa>
}
    ad56:	4770      	bx	lr

0000ad58 <_usart_async_disable>:
	hri_sercomusart_clear_CTRLA_ENABLE_bit(device->hw);
    ad58:	6982      	ldr	r2, [r0, #24]
	((Sercom *)hw)->USART.CTRLA.reg &= ~SERCOM_USART_CTRLA_ENABLE;
    ad5a:	6813      	ldr	r3, [r2, #0]
    ad5c:	f023 0302 	bic.w	r3, r3, #2
    ad60:	6013      	str	r3, [r2, #0]
	while (((Sercom *)hw)->USART.SYNCBUSY.reg & reg) {
    ad62:	69d3      	ldr	r3, [r2, #28]
    ad64:	f013 0f03 	tst.w	r3, #3
    ad68:	d1fb      	bne.n	ad62 <_usart_async_disable+0xa>
}
    ad6a:	4770      	bx	lr

0000ad6c <_usart_async_set_parity>:
{
    ad6c:	b508      	push	{r3, lr}
	_usart_set_parity(device->hw, parity);
    ad6e:	6980      	ldr	r0, [r0, #24]
    ad70:	4b01      	ldr	r3, [pc, #4]	; (ad78 <_usart_async_set_parity+0xc>)
    ad72:	4798      	blx	r3
    ad74:	bd08      	pop	{r3, pc}
    ad76:	bf00      	nop
    ad78:	0000abed 	.word	0x0000abed

0000ad7c <_usart_sync_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    ad7c:	6803      	ldr	r3, [r0, #0]
	((Sercom *)hw)->USART.DATA.reg = data;
    ad7e:	6299      	str	r1, [r3, #40]	; 0x28
    ad80:	4770      	bx	lr

0000ad82 <_usart_async_write_byte>:
	hri_sercomusart_write_DATA_reg(device->hw, data);
    ad82:	6983      	ldr	r3, [r0, #24]
    ad84:	6299      	str	r1, [r3, #40]	; 0x28
    ad86:	4770      	bx	lr

0000ad88 <_usart_sync_read_byte>:
	return hri_sercomusart_read_DATA_reg(device->hw);
    ad88:	6803      	ldr	r3, [r0, #0]
	return ((Sercom *)hw)->USART.DATA.reg;
    ad8a:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    ad8c:	b2c0      	uxtb	r0, r0
    ad8e:	4770      	bx	lr

0000ad90 <_usart_sync_is_ready_to_send>:
	return hri_sercomusart_get_interrupt_DRE_bit(device->hw);
    ad90:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_DRE) >> SERCOM_USART_INTFLAG_DRE_Pos;
    ad92:	7e18      	ldrb	r0, [r3, #24]
}
    ad94:	f000 0001 	and.w	r0, r0, #1
    ad98:	4770      	bx	lr

0000ad9a <_usart_sync_is_transmit_done>:
	return hri_sercomusart_get_interrupt_TXC_bit(device->hw);
    ad9a:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_TXC) >> SERCOM_USART_INTFLAG_TXC_Pos;
    ad9c:	7e18      	ldrb	r0, [r3, #24]
}
    ad9e:	f3c0 0040 	ubfx	r0, r0, #1, #1
    ada2:	4770      	bx	lr

0000ada4 <_usart_sync_is_byte_received>:
	return hri_sercomusart_get_interrupt_RXC_bit(device->hw);
    ada4:	6803      	ldr	r3, [r0, #0]
	return (((Sercom *)hw)->USART.INTFLAG.reg & SERCOM_USART_INTFLAG_RXC) >> SERCOM_USART_INTFLAG_RXC_Pos;
    ada6:	7e18      	ldrb	r0, [r3, #24]
}
    ada8:	f3c0 0080 	ubfx	r0, r0, #2, #1
    adac:	4770      	bx	lr

0000adae <_usart_async_enable_byte_sent_irq>:
	hri_sercomusart_set_INTEN_DRE_bit(device->hw);
    adae:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    adb0:	2201      	movs	r2, #1
    adb2:	759a      	strb	r2, [r3, #22]
    adb4:	4770      	bx	lr

0000adb6 <_usart_async_enable_tx_done_irq>:
	hri_sercomusart_set_INTEN_TXC_bit(device->hw);
    adb6:	6983      	ldr	r3, [r0, #24]
	((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    adb8:	2202      	movs	r2, #2
    adba:	759a      	strb	r2, [r3, #22]
    adbc:	4770      	bx	lr
	...

0000adc0 <_usart_async_set_irq_state>:
{
    adc0:	b570      	push	{r4, r5, r6, lr}
    adc2:	460c      	mov	r4, r1
    adc4:	4616      	mov	r6, r2
	ASSERT(device);
    adc6:	4605      	mov	r5, r0
    adc8:	f240 2236 	movw	r2, #566	; 0x236
    adcc:	4915      	ldr	r1, [pc, #84]	; (ae24 <_usart_async_set_irq_state+0x64>)
    adce:	3000      	adds	r0, #0
    add0:	bf18      	it	ne
    add2:	2001      	movne	r0, #1
    add4:	4b14      	ldr	r3, [pc, #80]	; (ae28 <_usart_async_set_irq_state+0x68>)
    add6:	4798      	blx	r3
	if (USART_ASYNC_BYTE_SENT == type || USART_ASYNC_TX_DONE == type) {
    add8:	f014 0ffd 	tst.w	r4, #253	; 0xfd
    addc:	d10d      	bne.n	adfa <_usart_async_set_irq_state+0x3a>
		hri_sercomusart_write_INTEN_DRE_bit(device->hw, state);
    adde:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    ade0:	b92e      	cbnz	r6, adee <_usart_async_set_irq_state+0x2e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_DRE;
    ade2:	2201      	movs	r2, #1
    ade4:	751a      	strb	r2, [r3, #20]
		hri_sercomusart_write_INTEN_TXC_bit(device->hw, state);
    ade6:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_TXC;
    ade8:	2202      	movs	r2, #2
    adea:	751a      	strb	r2, [r3, #20]
    adec:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_DRE;
    adee:	2201      	movs	r2, #1
    adf0:	759a      	strb	r2, [r3, #22]
    adf2:	69ab      	ldr	r3, [r5, #24]
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_TXC;
    adf4:	2202      	movs	r2, #2
    adf6:	759a      	strb	r2, [r3, #22]
    adf8:	bd70      	pop	{r4, r5, r6, pc}
	} else if (USART_ASYNC_RX_DONE == type) {
    adfa:	2c01      	cmp	r4, #1
    adfc:	d002      	beq.n	ae04 <_usart_async_set_irq_state+0x44>
	} else if (USART_ASYNC_ERROR == type) {
    adfe:	2c03      	cmp	r4, #3
    ae00:	d008      	beq.n	ae14 <_usart_async_set_irq_state+0x54>
    ae02:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_RXC_bit(device->hw, state);
    ae04:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    ae06:	b916      	cbnz	r6, ae0e <_usart_async_set_irq_state+0x4e>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_RXC;
    ae08:	2204      	movs	r2, #4
    ae0a:	751a      	strb	r2, [r3, #20]
    ae0c:	bd70      	pop	{r4, r5, r6, pc}
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_RXC;
    ae0e:	2204      	movs	r2, #4
    ae10:	759a      	strb	r2, [r3, #22]
    ae12:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomusart_write_INTEN_ERROR_bit(device->hw, state);
    ae14:	69ab      	ldr	r3, [r5, #24]
	if (value == 0x0) {
    ae16:	b116      	cbz	r6, ae1e <_usart_async_set_irq_state+0x5e>
		((Sercom *)hw)->USART.INTENSET.reg = SERCOM_USART_INTENSET_ERROR;
    ae18:	2280      	movs	r2, #128	; 0x80
    ae1a:	759a      	strb	r2, [r3, #22]
}
    ae1c:	e7f1      	b.n	ae02 <_usart_async_set_irq_state+0x42>
		((Sercom *)hw)->USART.INTENCLR.reg = SERCOM_USART_INTENSET_ERROR;
    ae1e:	2280      	movs	r2, #128	; 0x80
    ae20:	751a      	strb	r2, [r3, #20]
    ae22:	bd70      	pop	{r4, r5, r6, pc}
    ae24:	000116cc 	.word	0x000116cc
    ae28:	0000942d 	.word	0x0000942d

0000ae2c <_i2c_m_async_init>:
{
    ae2c:	b570      	push	{r4, r5, r6, lr}
    ae2e:	460d      	mov	r5, r1
	ASSERT(i2c_dev);
    ae30:	4606      	mov	r6, r0
    ae32:	f240 42d2 	movw	r2, #1234	; 0x4d2
    ae36:	4918      	ldr	r1, [pc, #96]	; (ae98 <_i2c_m_async_init+0x6c>)
    ae38:	3000      	adds	r0, #0
    ae3a:	bf18      	it	ne
    ae3c:	2001      	movne	r0, #1
    ae3e:	4b17      	ldr	r3, [pc, #92]	; (ae9c <_i2c_m_async_init+0x70>)
    ae40:	4798      	blx	r3
	i2c_dev->hw = hw;
    ae42:	6135      	str	r5, [r6, #16]
	init_status = _i2c_m_sync_init_impl(&i2c_dev->service, hw);
    ae44:	4629      	mov	r1, r5
    ae46:	4630      	mov	r0, r6
    ae48:	4b15      	ldr	r3, [pc, #84]	; (aea0 <_i2c_m_async_init+0x74>)
    ae4a:	4798      	blx	r3
	if (init_status) {
    ae4c:	4604      	mov	r4, r0
    ae4e:	b108      	cbz	r0, ae54 <_i2c_m_async_init+0x28>
}
    ae50:	4620      	mov	r0, r4
    ae52:	bd70      	pop	{r4, r5, r6, pc}
	_sercom_init_irq_param(hw, (void *)i2c_dev);
    ae54:	4631      	mov	r1, r6
    ae56:	4628      	mov	r0, r5
    ae58:	4b12      	ldr	r3, [pc, #72]	; (aea4 <_i2c_m_async_init+0x78>)
    ae5a:	4798      	blx	r3
	uint8_t irq = _sercom_get_irq_num(hw);
    ae5c:	4628      	mov	r0, r5
    ae5e:	4b12      	ldr	r3, [pc, #72]	; (aea8 <_i2c_m_async_init+0x7c>)
    ae60:	4798      	blx	r3
    ae62:	1d01      	adds	r1, r0, #4
    ae64:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ae66:	2501      	movs	r5, #1
    ae68:	f000 021f 	and.w	r2, r0, #31
    ae6c:	fa05 f202 	lsl.w	r2, r5, r2
    ae70:	0943      	lsrs	r3, r0, #5
    ae72:	009b      	lsls	r3, r3, #2
    ae74:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    ae78:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    ae7c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    ae80:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    ae84:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ae88:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    ae8c:	601a      	str	r2, [r3, #0]
		irq++;
    ae8e:	3001      	adds	r0, #1
    ae90:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    ae92:	4281      	cmp	r1, r0
    ae94:	d1e8      	bne.n	ae68 <_i2c_m_async_init+0x3c>
    ae96:	e7db      	b.n	ae50 <_i2c_m_async_init+0x24>
    ae98:	000116cc 	.word	0x000116cc
    ae9c:	0000942d 	.word	0x0000942d
    aea0:	0000a8c1 	.word	0x0000a8c1
    aea4:	0000a5b9 	.word	0x0000a5b9
    aea8:	0000a619 	.word	0x0000a619

0000aeac <_i2c_m_async_transfer>:
{
    aeac:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    aeb0:	460c      	mov	r4, r1
	ASSERT(i2c_dev);
    aeb2:	4605      	mov	r5, r0
    aeb4:	f110 0800 	adds.w	r8, r0, #0
    aeb8:	bf18      	it	ne
    aeba:	f04f 0801 	movne.w	r8, #1
    aebe:	4f45      	ldr	r7, [pc, #276]	; (afd4 <_i2c_m_async_transfer+0x128>)
    aec0:	f44f 62a5 	mov.w	r2, #1320	; 0x528
    aec4:	4639      	mov	r1, r7
    aec6:	4640      	mov	r0, r8
    aec8:	4e43      	ldr	r6, [pc, #268]	; (afd8 <_i2c_m_async_transfer+0x12c>)
    aeca:	47b0      	blx	r6
	ASSERT(i2c_dev->hw);
    aecc:	6928      	ldr	r0, [r5, #16]
    aece:	f240 5229 	movw	r2, #1321	; 0x529
    aed2:	4639      	mov	r1, r7
    aed4:	3000      	adds	r0, #0
    aed6:	bf18      	it	ne
    aed8:	2001      	movne	r0, #1
    aeda:	47b0      	blx	r6
	ASSERT(msg);
    aedc:	f240 522a 	movw	r2, #1322	; 0x52a
    aee0:	4639      	mov	r1, r7
    aee2:	1c20      	adds	r0, r4, #0
    aee4:	bf18      	it	ne
    aee6:	2001      	movne	r0, #1
    aee8:	47b0      	blx	r6
	if (msg->len == 0) {
    aeea:	6860      	ldr	r0, [r4, #4]
    aeec:	2800      	cmp	r0, #0
    aeee:	d06f      	beq.n	afd0 <_i2c_m_async_transfer+0x124>
	if (i2c_dev->service.msg.flags & I2C_M_BUSY) {
    aef0:	886b      	ldrh	r3, [r5, #2]
    aef2:	f413 7f80 	tst.w	r3, #256	; 0x100
    aef6:	d169      	bne.n	afcc <_i2c_m_async_transfer+0x120>
	msg->flags |= I2C_M_BUSY;
    aef8:	8863      	ldrh	r3, [r4, #2]
    aefa:	b29b      	uxth	r3, r3
    aefc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    af00:	8063      	strh	r3, [r4, #2]
	i2c_dev->service.msg = *msg;
    af02:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
    af06:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	hri_sercomi2cm_set_CTRLB_SMEN_bit(i2c_dev->hw);
    af0a:	692a      	ldr	r2, [r5, #16]
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_SMEN;
    af0c:	6853      	ldr	r3, [r2, #4]
    af0e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
    af12:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    af14:	69d3      	ldr	r3, [r2, #28]
    af16:	f013 0f04 	tst.w	r3, #4
    af1a:	d1fb      	bne.n	af14 <_i2c_m_async_transfer+0x68>
	void *             hw    = i2c_dev->hw;
    af1c:	692c      	ldr	r4, [r5, #16]
	tmp = ((Sercom *)hw)->I2CM.CTRLA.reg;
    af1e:	6826      	ldr	r6, [r4, #0]
	ASSERT(i2c_dev);
    af20:	f44f 62a0 	mov.w	r2, #1280	; 0x500
    af24:	492b      	ldr	r1, [pc, #172]	; (afd4 <_i2c_m_async_transfer+0x128>)
    af26:	4640      	mov	r0, r8
    af28:	4b2b      	ldr	r3, [pc, #172]	; (afd8 <_i2c_m_async_transfer+0x12c>)
    af2a:	4798      	blx	r3
	if (msg->len == 1 && sclsm) {
    af2c:	686b      	ldr	r3, [r5, #4]
    af2e:	2b01      	cmp	r3, #1
    af30:	d02a      	beq.n	af88 <_i2c_m_async_transfer+0xdc>
	((Sercom *)hw)->I2CM.CTRLB.reg &= ~SERCOM_I2CM_CTRLB_ACKACT;
    af32:	6863      	ldr	r3, [r4, #4]
    af34:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
    af38:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    af3a:	69e3      	ldr	r3, [r4, #28]
    af3c:	f013 0f04 	tst.w	r3, #4
    af40:	d1fb      	bne.n	af3a <_i2c_m_async_transfer+0x8e>
	if (msg->addr & I2C_M_TEN) {
    af42:	882b      	ldrh	r3, [r5, #0]
    af44:	f413 6f80 	tst.w	r3, #1024	; 0x400
    af48:	d02a      	beq.n	afa0 <_i2c_m_async_transfer+0xf4>
		if (msg->flags & I2C_M_RD) {
    af4a:	886a      	ldrh	r2, [r5, #2]
    af4c:	f012 0f01 	tst.w	r2, #1
    af50:	d004      	beq.n	af5c <_i2c_m_async_transfer+0xb0>
			msg->flags |= I2C_M_TEN;
    af52:	886a      	ldrh	r2, [r5, #2]
    af54:	b292      	uxth	r2, r2
    af56:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
    af5a:	806a      	strh	r2, [r5, #2]
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    af5c:	f240 72fe 	movw	r2, #2046	; 0x7fe
    af60:	ea02 0243 	and.w	r2, r2, r3, lsl #1
    af64:	69e3      	ldr	r3, [r4, #28]
    af66:	f013 0f04 	tst.w	r3, #4
    af6a:	d1fb      	bne.n	af64 <_i2c_m_async_transfer+0xb8>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    af6c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    af6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    af72:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
    af76:	4313      	orrs	r3, r2
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    af78:	6263      	str	r3, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    af7a:	69e3      	ldr	r3, [r4, #28]
    af7c:	f013 0f04 	tst.w	r3, #4
    af80:	d1fb      	bne.n	af7a <_i2c_m_async_transfer+0xce>
	return ERR_NONE;
    af82:	2000      	movs	r0, #0
    af84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	if (msg->len == 1 && sclsm) {
    af88:	f016 6f00 	tst.w	r6, #134217728	; 0x8000000
    af8c:	d0d1      	beq.n	af32 <_i2c_m_async_transfer+0x86>
	((Sercom *)hw)->I2CM.CTRLB.reg |= SERCOM_I2CM_CTRLB_ACKACT;
    af8e:	6863      	ldr	r3, [r4, #4]
    af90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
    af94:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    af96:	69e3      	ldr	r3, [r4, #28]
    af98:	f013 0f04 	tst.w	r3, #4
    af9c:	d1fb      	bne.n	af96 <_i2c_m_async_transfer+0xea>
    af9e:	e7d0      	b.n	af42 <_i2c_m_async_transfer+0x96>
		                              ((msg->addr & SEVEN_ADDR_MASK) << 1) | (msg->flags & I2C_M_RD ? I2C_M_RD : 0x0)
    afa0:	8869      	ldrh	r1, [r5, #2]
    afa2:	005a      	lsls	r2, r3, #1
    afa4:	b2d2      	uxtb	r2, r2
    afa6:	f001 0301 	and.w	r3, r1, #1
    afaa:	431a      	orrs	r2, r3
    afac:	69e3      	ldr	r3, [r4, #28]
    afae:	f013 0f04 	tst.w	r3, #4
    afb2:	d1fb      	bne.n	afac <_i2c_m_async_transfer+0x100>
	return ((Sercom *)hw)->I2CM.ADDR.reg;
    afb4:	6a63      	ldr	r3, [r4, #36]	; 0x24
		                                  | (hri_sercomi2cm_read_ADDR_reg(hw) & SERCOM_I2CM_ADDR_HS));
    afb6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
		hri_sercomi2cm_write_ADDR_reg(hw,
    afba:	431a      	orrs	r2, r3
	((Sercom *)hw)->I2CM.ADDR.reg = data;
    afbc:	6262      	str	r2, [r4, #36]	; 0x24
	while (((Sercom *)hw)->I2CM.SYNCBUSY.reg & reg) {
    afbe:	69e3      	ldr	r3, [r4, #28]
    afc0:	f013 0f04 	tst.w	r3, #4
    afc4:	d1fb      	bne.n	afbe <_i2c_m_async_transfer+0x112>
	return ERR_NONE;
    afc6:	2000      	movs	r0, #0
    afc8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_BUSY;
    afcc:	f06f 0003 	mvn.w	r0, #3
}
    afd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    afd4:	000116cc 	.word	0x000116cc
    afd8:	0000942d 	.word	0x0000942d

0000afdc <_i2c_m_async_register_callback>:
	switch (type) {
    afdc:	2901      	cmp	r1, #1
    afde:	d006      	beq.n	afee <_i2c_m_async_register_callback+0x12>
    afe0:	b119      	cbz	r1, afea <_i2c_m_async_register_callback+0xe>
    afe2:	2902      	cmp	r1, #2
    afe4:	d005      	beq.n	aff2 <_i2c_m_async_register_callback+0x16>
}
    afe6:	2000      	movs	r0, #0
    afe8:	4770      	bx	lr
		i2c_dev->cb.error = (_i2c_error_cb_t)func;
    afea:	6142      	str	r2, [r0, #20]
		break;
    afec:	e7fb      	b.n	afe6 <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.tx_complete = (_i2c_complete_cb_t)func;
    afee:	6182      	str	r2, [r0, #24]
		break;
    aff0:	e7f9      	b.n	afe6 <_i2c_m_async_register_callback+0xa>
		i2c_dev->cb.rx_complete = (_i2c_complete_cb_t)func;
    aff2:	61c2      	str	r2, [r0, #28]
		break;
    aff4:	e7f7      	b.n	afe6 <_i2c_m_async_register_callback+0xa>
	...

0000aff8 <SERCOM0_0_Handler>:
{
    aff8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    affa:	4b02      	ldr	r3, [pc, #8]	; (b004 <SERCOM0_0_Handler+0xc>)
    affc:	6818      	ldr	r0, [r3, #0]
    affe:	4b02      	ldr	r3, [pc, #8]	; (b008 <SERCOM0_0_Handler+0x10>)
    b000:	4798      	blx	r3
    b002:	bd08      	pop	{r3, pc}
    b004:	20000b0c 	.word	0x20000b0c
    b008:	0000a549 	.word	0x0000a549

0000b00c <SERCOM0_1_Handler>:
{
    b00c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    b00e:	4b02      	ldr	r3, [pc, #8]	; (b018 <SERCOM0_1_Handler+0xc>)
    b010:	6818      	ldr	r0, [r3, #0]
    b012:	4b02      	ldr	r3, [pc, #8]	; (b01c <SERCOM0_1_Handler+0x10>)
    b014:	4798      	blx	r3
    b016:	bd08      	pop	{r3, pc}
    b018:	20000b0c 	.word	0x20000b0c
    b01c:	0000a549 	.word	0x0000a549

0000b020 <SERCOM0_2_Handler>:
{
    b020:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    b022:	4b02      	ldr	r3, [pc, #8]	; (b02c <SERCOM0_2_Handler+0xc>)
    b024:	6818      	ldr	r0, [r3, #0]
    b026:	4b02      	ldr	r3, [pc, #8]	; (b030 <SERCOM0_2_Handler+0x10>)
    b028:	4798      	blx	r3
    b02a:	bd08      	pop	{r3, pc}
    b02c:	20000b0c 	.word	0x20000b0c
    b030:	0000a549 	.word	0x0000a549

0000b034 <SERCOM0_3_Handler>:
{
    b034:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom0_dev);
    b036:	4b02      	ldr	r3, [pc, #8]	; (b040 <SERCOM0_3_Handler+0xc>)
    b038:	6818      	ldr	r0, [r3, #0]
    b03a:	4b02      	ldr	r3, [pc, #8]	; (b044 <SERCOM0_3_Handler+0x10>)
    b03c:	4798      	blx	r3
    b03e:	bd08      	pop	{r3, pc}
    b040:	20000b0c 	.word	0x20000b0c
    b044:	0000a549 	.word	0x0000a549

0000b048 <SERCOM1_0_Handler>:
{
    b048:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    b04a:	4b02      	ldr	r3, [pc, #8]	; (b054 <SERCOM1_0_Handler+0xc>)
    b04c:	6858      	ldr	r0, [r3, #4]
    b04e:	4b02      	ldr	r3, [pc, #8]	; (b058 <SERCOM1_0_Handler+0x10>)
    b050:	4798      	blx	r3
    b052:	bd08      	pop	{r3, pc}
    b054:	20000b0c 	.word	0x20000b0c
    b058:	0000a549 	.word	0x0000a549

0000b05c <SERCOM1_1_Handler>:
{
    b05c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    b05e:	4b02      	ldr	r3, [pc, #8]	; (b068 <SERCOM1_1_Handler+0xc>)
    b060:	6858      	ldr	r0, [r3, #4]
    b062:	4b02      	ldr	r3, [pc, #8]	; (b06c <SERCOM1_1_Handler+0x10>)
    b064:	4798      	blx	r3
    b066:	bd08      	pop	{r3, pc}
    b068:	20000b0c 	.word	0x20000b0c
    b06c:	0000a549 	.word	0x0000a549

0000b070 <SERCOM1_2_Handler>:
{
    b070:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    b072:	4b02      	ldr	r3, [pc, #8]	; (b07c <SERCOM1_2_Handler+0xc>)
    b074:	6858      	ldr	r0, [r3, #4]
    b076:	4b02      	ldr	r3, [pc, #8]	; (b080 <SERCOM1_2_Handler+0x10>)
    b078:	4798      	blx	r3
    b07a:	bd08      	pop	{r3, pc}
    b07c:	20000b0c 	.word	0x20000b0c
    b080:	0000a549 	.word	0x0000a549

0000b084 <SERCOM1_3_Handler>:
{
    b084:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom1_dev);
    b086:	4b02      	ldr	r3, [pc, #8]	; (b090 <SERCOM1_3_Handler+0xc>)
    b088:	6858      	ldr	r0, [r3, #4]
    b08a:	4b02      	ldr	r3, [pc, #8]	; (b094 <SERCOM1_3_Handler+0x10>)
    b08c:	4798      	blx	r3
    b08e:	bd08      	pop	{r3, pc}
    b090:	20000b0c 	.word	0x20000b0c
    b094:	0000a549 	.word	0x0000a549

0000b098 <SERCOM3_0_Handler>:
{
    b098:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    b09a:	4b02      	ldr	r3, [pc, #8]	; (b0a4 <SERCOM3_0_Handler+0xc>)
    b09c:	6898      	ldr	r0, [r3, #8]
    b09e:	4b02      	ldr	r3, [pc, #8]	; (b0a8 <SERCOM3_0_Handler+0x10>)
    b0a0:	4798      	blx	r3
    b0a2:	bd08      	pop	{r3, pc}
    b0a4:	20000b0c 	.word	0x20000b0c
    b0a8:	0000a6c3 	.word	0x0000a6c3

0000b0ac <SERCOM3_1_Handler>:
{
    b0ac:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    b0ae:	4b02      	ldr	r3, [pc, #8]	; (b0b8 <SERCOM3_1_Handler+0xc>)
    b0b0:	6898      	ldr	r0, [r3, #8]
    b0b2:	4b02      	ldr	r3, [pc, #8]	; (b0bc <SERCOM3_1_Handler+0x10>)
    b0b4:	4798      	blx	r3
    b0b6:	bd08      	pop	{r3, pc}
    b0b8:	20000b0c 	.word	0x20000b0c
    b0bc:	0000a6c3 	.word	0x0000a6c3

0000b0c0 <SERCOM3_2_Handler>:
{
    b0c0:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    b0c2:	4b02      	ldr	r3, [pc, #8]	; (b0cc <SERCOM3_2_Handler+0xc>)
    b0c4:	6898      	ldr	r0, [r3, #8]
    b0c6:	4b02      	ldr	r3, [pc, #8]	; (b0d0 <SERCOM3_2_Handler+0x10>)
    b0c8:	4798      	blx	r3
    b0ca:	bd08      	pop	{r3, pc}
    b0cc:	20000b0c 	.word	0x20000b0c
    b0d0:	0000a6c3 	.word	0x0000a6c3

0000b0d4 <SERCOM3_3_Handler>:
{
    b0d4:	b508      	push	{r3, lr}
	_spi_handler(_sercom3_dev);
    b0d6:	4b02      	ldr	r3, [pc, #8]	; (b0e0 <SERCOM3_3_Handler+0xc>)
    b0d8:	6898      	ldr	r0, [r3, #8]
    b0da:	4b02      	ldr	r3, [pc, #8]	; (b0e4 <SERCOM3_3_Handler+0x10>)
    b0dc:	4798      	blx	r3
    b0de:	bd08      	pop	{r3, pc}
    b0e0:	20000b0c 	.word	0x20000b0c
    b0e4:	0000a6c3 	.word	0x0000a6c3

0000b0e8 <SERCOM4_0_Handler>:
{
    b0e8:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    b0ea:	4b02      	ldr	r3, [pc, #8]	; (b0f4 <SERCOM4_0_Handler+0xc>)
    b0ec:	68d8      	ldr	r0, [r3, #12]
    b0ee:	4b02      	ldr	r3, [pc, #8]	; (b0f8 <SERCOM4_0_Handler+0x10>)
    b0f0:	4798      	blx	r3
    b0f2:	bd08      	pop	{r3, pc}
    b0f4:	20000b0c 	.word	0x20000b0c
    b0f8:	0000a549 	.word	0x0000a549

0000b0fc <SERCOM4_1_Handler>:
{
    b0fc:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    b0fe:	4b02      	ldr	r3, [pc, #8]	; (b108 <SERCOM4_1_Handler+0xc>)
    b100:	68d8      	ldr	r0, [r3, #12]
    b102:	4b02      	ldr	r3, [pc, #8]	; (b10c <SERCOM4_1_Handler+0x10>)
    b104:	4798      	blx	r3
    b106:	bd08      	pop	{r3, pc}
    b108:	20000b0c 	.word	0x20000b0c
    b10c:	0000a549 	.word	0x0000a549

0000b110 <SERCOM4_2_Handler>:
{
    b110:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    b112:	4b02      	ldr	r3, [pc, #8]	; (b11c <SERCOM4_2_Handler+0xc>)
    b114:	68d8      	ldr	r0, [r3, #12]
    b116:	4b02      	ldr	r3, [pc, #8]	; (b120 <SERCOM4_2_Handler+0x10>)
    b118:	4798      	blx	r3
    b11a:	bd08      	pop	{r3, pc}
    b11c:	20000b0c 	.word	0x20000b0c
    b120:	0000a549 	.word	0x0000a549

0000b124 <SERCOM4_3_Handler>:
{
    b124:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom4_dev);
    b126:	4b02      	ldr	r3, [pc, #8]	; (b130 <SERCOM4_3_Handler+0xc>)
    b128:	68d8      	ldr	r0, [r3, #12]
    b12a:	4b02      	ldr	r3, [pc, #8]	; (b134 <SERCOM4_3_Handler+0x10>)
    b12c:	4798      	blx	r3
    b12e:	bd08      	pop	{r3, pc}
    b130:	20000b0c 	.word	0x20000b0c
    b134:	0000a549 	.word	0x0000a549

0000b138 <SERCOM5_0_Handler>:
{
    b138:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    b13a:	4b02      	ldr	r3, [pc, #8]	; (b144 <SERCOM5_0_Handler+0xc>)
    b13c:	6918      	ldr	r0, [r3, #16]
    b13e:	4b02      	ldr	r3, [pc, #8]	; (b148 <SERCOM5_0_Handler+0x10>)
    b140:	4798      	blx	r3
    b142:	bd08      	pop	{r3, pc}
    b144:	20000b0c 	.word	0x20000b0c
    b148:	0000a9a5 	.word	0x0000a9a5

0000b14c <SERCOM5_1_Handler>:
{
    b14c:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    b14e:	4b02      	ldr	r3, [pc, #8]	; (b158 <SERCOM5_1_Handler+0xc>)
    b150:	6918      	ldr	r0, [r3, #16]
    b152:	4b02      	ldr	r3, [pc, #8]	; (b15c <SERCOM5_1_Handler+0x10>)
    b154:	4798      	blx	r3
    b156:	bd08      	pop	{r3, pc}
    b158:	20000b0c 	.word	0x20000b0c
    b15c:	0000a9a5 	.word	0x0000a9a5

0000b160 <SERCOM5_2_Handler>:
{
    b160:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    b162:	4b02      	ldr	r3, [pc, #8]	; (b16c <SERCOM5_2_Handler+0xc>)
    b164:	6918      	ldr	r0, [r3, #16]
    b166:	4b02      	ldr	r3, [pc, #8]	; (b170 <SERCOM5_2_Handler+0x10>)
    b168:	4798      	blx	r3
    b16a:	bd08      	pop	{r3, pc}
    b16c:	20000b0c 	.word	0x20000b0c
    b170:	0000a9a5 	.word	0x0000a9a5

0000b174 <SERCOM5_3_Handler>:
{
    b174:	b508      	push	{r3, lr}
	_sercom_i2c_m_irq_handler(_sercom5_dev);
    b176:	4b02      	ldr	r3, [pc, #8]	; (b180 <SERCOM5_3_Handler+0xc>)
    b178:	6918      	ldr	r0, [r3, #16]
    b17a:	4b02      	ldr	r3, [pc, #8]	; (b184 <SERCOM5_3_Handler+0x10>)
    b17c:	4798      	blx	r3
    b17e:	bd08      	pop	{r3, pc}
    b180:	20000b0c 	.word	0x20000b0c
    b184:	0000a9a5 	.word	0x0000a9a5

0000b188 <SERCOM6_0_Handler>:
{
    b188:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    b18a:	4b02      	ldr	r3, [pc, #8]	; (b194 <SERCOM6_0_Handler+0xc>)
    b18c:	6958      	ldr	r0, [r3, #20]
    b18e:	4b02      	ldr	r3, [pc, #8]	; (b198 <SERCOM6_0_Handler+0x10>)
    b190:	4798      	blx	r3
    b192:	bd08      	pop	{r3, pc}
    b194:	20000b0c 	.word	0x20000b0c
    b198:	0000a549 	.word	0x0000a549

0000b19c <SERCOM6_1_Handler>:
{
    b19c:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    b19e:	4b02      	ldr	r3, [pc, #8]	; (b1a8 <SERCOM6_1_Handler+0xc>)
    b1a0:	6958      	ldr	r0, [r3, #20]
    b1a2:	4b02      	ldr	r3, [pc, #8]	; (b1ac <SERCOM6_1_Handler+0x10>)
    b1a4:	4798      	blx	r3
    b1a6:	bd08      	pop	{r3, pc}
    b1a8:	20000b0c 	.word	0x20000b0c
    b1ac:	0000a549 	.word	0x0000a549

0000b1b0 <SERCOM6_2_Handler>:
{
    b1b0:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    b1b2:	4b02      	ldr	r3, [pc, #8]	; (b1bc <SERCOM6_2_Handler+0xc>)
    b1b4:	6958      	ldr	r0, [r3, #20]
    b1b6:	4b02      	ldr	r3, [pc, #8]	; (b1c0 <SERCOM6_2_Handler+0x10>)
    b1b8:	4798      	blx	r3
    b1ba:	bd08      	pop	{r3, pc}
    b1bc:	20000b0c 	.word	0x20000b0c
    b1c0:	0000a549 	.word	0x0000a549

0000b1c4 <SERCOM6_3_Handler>:
{
    b1c4:	b508      	push	{r3, lr}
	_sercom_usart_interrupt_handler(_sercom6_dev);
    b1c6:	4b02      	ldr	r3, [pc, #8]	; (b1d0 <SERCOM6_3_Handler+0xc>)
    b1c8:	6958      	ldr	r0, [r3, #20]
    b1ca:	4b02      	ldr	r3, [pc, #8]	; (b1d4 <SERCOM6_3_Handler+0x10>)
    b1cc:	4798      	blx	r3
    b1ce:	bd08      	pop	{r3, pc}
    b1d0:	20000b0c 	.word	0x20000b0c
    b1d4:	0000a549 	.word	0x0000a549

0000b1d8 <_spi_m_sync_init>:
{
    b1d8:	b570      	push	{r4, r5, r6, lr}
    b1da:	4606      	mov	r6, r0
    b1dc:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    b1de:	4608      	mov	r0, r1
    b1e0:	4b5d      	ldr	r3, [pc, #372]	; (b358 <_spi_m_sync_init+0x180>)
    b1e2:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    b1e4:	2803      	cmp	r0, #3
    b1e6:	d00c      	beq.n	b202 <_spi_m_sync_init+0x2a>
    b1e8:	2807      	cmp	r0, #7
    b1ea:	bf08      	it	eq
    b1ec:	2301      	moveq	r3, #1
    b1ee:	d009      	beq.n	b204 <_spi_m_sync_init+0x2c>
	ASSERT(dev && hw);
    b1f0:	2e00      	cmp	r6, #0
    b1f2:	f000 809f 	beq.w	b334 <_spi_m_sync_init+0x15c>
    b1f6:	2c00      	cmp	r4, #0
    b1f8:	f040 80a5 	bne.w	b346 <_spi_m_sync_init+0x16e>
	return NULL;
    b1fc:	2500      	movs	r5, #0
	ASSERT(dev && hw);
    b1fe:	2000      	movs	r0, #0
    b200:	e009      	b.n	b216 <_spi_m_sync_init+0x3e>
		if (sercomspi_regs[i].n == n) {
    b202:	2300      	movs	r3, #0
			return &sercomspi_regs[i];
    b204:	4d55      	ldr	r5, [pc, #340]	; (b35c <_spi_m_sync_init+0x184>)
    b206:	eb05 1503 	add.w	r5, r5, r3, lsl #4
    b20a:	441d      	add	r5, r3
	ASSERT(dev && hw);
    b20c:	2e00      	cmp	r6, #0
    b20e:	d0f6      	beq.n	b1fe <_spi_m_sync_init+0x26>
    b210:	2001      	movs	r0, #1
    b212:	2c00      	cmp	r4, #0
    b214:	d0f3      	beq.n	b1fe <_spi_m_sync_init+0x26>
    b216:	f640 226e 	movw	r2, #2670	; 0xa6e
    b21a:	4951      	ldr	r1, [pc, #324]	; (b360 <_spi_m_sync_init+0x188>)
    b21c:	4b51      	ldr	r3, [pc, #324]	; (b364 <_spi_m_sync_init+0x18c>)
    b21e:	4798      	blx	r3
	if (regs == NULL) {
    b220:	2d00      	cmp	r5, #0
    b222:	f000 8084 	beq.w	b32e <_spi_m_sync_init+0x156>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    b226:	69e3      	ldr	r3, [r4, #28]
	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    b228:	f013 0f01 	tst.w	r3, #1
    b22c:	d11d      	bne.n	b26a <_spi_m_sync_init+0x92>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    b22e:	682b      	ldr	r3, [r5, #0]
    b230:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    b234:	69e3      	ldr	r3, [r4, #28]
    b236:	f013 0f03 	tst.w	r3, #3
    b23a:	d1fb      	bne.n	b234 <_spi_m_sync_init+0x5c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    b23c:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    b23e:	f013 0f02 	tst.w	r3, #2
    b242:	d00b      	beq.n	b25c <_spi_m_sync_init+0x84>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    b244:	6823      	ldr	r3, [r4, #0]
    b246:	f023 0302 	bic.w	r3, r3, #2
    b24a:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    b24c:	69e3      	ldr	r3, [r4, #28]
    b24e:	f013 0f03 	tst.w	r3, #3
    b252:	d1fb      	bne.n	b24c <_spi_m_sync_init+0x74>
    b254:	69e3      	ldr	r3, [r4, #28]
    b256:	f013 0f02 	tst.w	r3, #2
    b25a:	d1fb      	bne.n	b254 <_spi_m_sync_init+0x7c>
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    b25c:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    b260:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    b262:	69e3      	ldr	r3, [r4, #28]
    b264:	f013 0f03 	tst.w	r3, #3
    b268:	d1fb      	bne.n	b262 <_spi_m_sync_init+0x8a>
    b26a:	69e3      	ldr	r3, [r4, #28]
    b26c:	f013 0f01 	tst.w	r3, #1
    b270:	d1fb      	bne.n	b26a <_spi_m_sync_init+0x92>
	dev->prvt = hw;
    b272:	6034      	str	r4, [r6, #0]
	if ((regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk) == SERCOM_USART_CTRLA_MODE_SPI_SLAVE) {
    b274:	682b      	ldr	r3, [r5, #0]
    b276:	f003 031c 	and.w	r3, r3, #28
    b27a:	2b08      	cmp	r3, #8
    b27c:	d02e      	beq.n	b2dc <_spi_m_sync_init+0x104>
	ASSERT(hw && regs);
    b27e:	f44f 6217 	mov.w	r2, #2416	; 0x970
    b282:	4937      	ldr	r1, [pc, #220]	; (b360 <_spi_m_sync_init+0x188>)
    b284:	1c20      	adds	r0, r4, #0
    b286:	bf18      	it	ne
    b288:	2001      	movne	r0, #1
    b28a:	4b36      	ldr	r3, [pc, #216]	; (b364 <_spi_m_sync_init+0x18c>)
    b28c:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    b28e:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    b290:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    b294:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    b298:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    b29a:	69e3      	ldr	r3, [r4, #28]
    b29c:	f013 0f03 	tst.w	r3, #3
    b2a0:	d1fb      	bne.n	b29a <_spi_m_sync_init+0xc2>
	    (regs->ctrlb
    b2a2:	686b      	ldr	r3, [r5, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    b2a4:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    b2a8:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    b2ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    b2b0:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    b2b2:	69e3      	ldr	r3, [r4, #28]
    b2b4:	f013 0f17 	tst.w	r3, #23
    b2b8:	d1fb      	bne.n	b2b2 <_spi_m_sync_init+0xda>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    b2ba:	7b2b      	ldrb	r3, [r5, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    b2bc:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    b2be:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    b2c0:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	dev->char_size = ((regs->ctrlb & SERCOM_SPI_CTRLB_CHSIZE_Msk) == 0) ? 1 : 2;
    b2c4:	686b      	ldr	r3, [r5, #4]
    b2c6:	f003 0307 	and.w	r3, r3, #7
    b2ca:	2b00      	cmp	r3, #0
    b2cc:	bf0c      	ite	eq
    b2ce:	2301      	moveq	r3, #1
    b2d0:	2302      	movne	r3, #2
    b2d2:	7133      	strb	r3, [r6, #4]
	dev->dummy_byte = regs->dummy_byte;
    b2d4:	89eb      	ldrh	r3, [r5, #14]
    b2d6:	80f3      	strh	r3, [r6, #6]
	return ERR_NONE;
    b2d8:	2000      	movs	r0, #0
    b2da:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(hw && regs);
    b2dc:	f640 1284 	movw	r2, #2436	; 0x984
    b2e0:	491f      	ldr	r1, [pc, #124]	; (b360 <_spi_m_sync_init+0x188>)
    b2e2:	1c20      	adds	r0, r4, #0
    b2e4:	bf18      	it	ne
    b2e6:	2001      	movne	r0, #1
    b2e8:	4b1e      	ldr	r3, [pc, #120]	; (b364 <_spi_m_sync_init+0x18c>)
    b2ea:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    b2ec:	682b      	ldr	r3, [r5, #0]
	hri_sercomspi_write_CTRLA_reg(
    b2ee:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    b2f2:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    b2f6:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    b2f8:	69e3      	ldr	r3, [r4, #28]
    b2fa:	f013 0f03 	tst.w	r3, #3
    b2fe:	d1fb      	bne.n	b2f8 <_spi_m_sync_init+0x120>
	                              (regs->ctrlb & ~(SERCOM_SPI_CTRLB_MSSEN))
    b300:	686b      	ldr	r3, [r5, #4]
	                                  | (SERCOM_SPI_CTRLB_RXEN | SERCOM_SPI_CTRLB_SSDE | SERCOM_SPI_CTRLB_PLOADEN));
    b302:	f423 3308 	bic.w	r3, r3, #139264	; 0x22000
    b306:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(hw,
    b30a:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    b30e:	f443 7310 	orr.w	r3, r3, #576	; 0x240
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    b312:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    b314:	69e3      	ldr	r3, [r4, #28]
    b316:	f013 0f17 	tst.w	r3, #23
    b31a:	d1fb      	bne.n	b314 <_spi_m_sync_init+0x13c>
	hri_sercomspi_write_ADDR_reg(hw, regs->addr);
    b31c:	68ab      	ldr	r3, [r5, #8]
	((Sercom *)hw)->SPI.ADDR.reg = data;
    b31e:	6263      	str	r3, [r4, #36]	; 0x24
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    b320:	7b6b      	ldrb	r3, [r5, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    b322:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    b326:	69e3      	ldr	r3, [r4, #28]
	while (hri_sercomspi_is_syncing(hw, 0xFFFFFFFF))
    b328:	2b00      	cmp	r3, #0
    b32a:	d1fc      	bne.n	b326 <_spi_m_sync_init+0x14e>
    b32c:	e7ca      	b.n	b2c4 <_spi_m_sync_init+0xec>
		return ERR_INVALID_ARG;
    b32e:	f06f 000c 	mvn.w	r0, #12
    b332:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    b334:	f640 226e 	movw	r2, #2670	; 0xa6e
    b338:	4909      	ldr	r1, [pc, #36]	; (b360 <_spi_m_sync_init+0x188>)
    b33a:	2000      	movs	r0, #0
    b33c:	4b09      	ldr	r3, [pc, #36]	; (b364 <_spi_m_sync_init+0x18c>)
    b33e:	4798      	blx	r3
		return ERR_INVALID_ARG;
    b340:	f06f 000c 	mvn.w	r0, #12
    b344:	bd70      	pop	{r4, r5, r6, pc}
	ASSERT(dev && hw);
    b346:	f640 226e 	movw	r2, #2670	; 0xa6e
    b34a:	4905      	ldr	r1, [pc, #20]	; (b360 <_spi_m_sync_init+0x188>)
    b34c:	2001      	movs	r0, #1
    b34e:	4b05      	ldr	r3, [pc, #20]	; (b364 <_spi_m_sync_init+0x18c>)
    b350:	4798      	blx	r3
		return ERR_INVALID_ARG;
    b352:	f06f 000c 	mvn.w	r0, #12
    b356:	bd70      	pop	{r4, r5, r6, pc}
    b358:	0000a505 	.word	0x0000a505
    b35c:	000116a8 	.word	0x000116a8
    b360:	000116cc 	.word	0x000116cc
    b364:	0000942d 	.word	0x0000942d

0000b368 <_spi_m_async_init>:
{
    b368:	b538      	push	{r3, r4, r5, lr}
    b36a:	4604      	mov	r4, r0
    b36c:	460d      	mov	r5, r1
	int32_t rc = _spi_m_sync_init((struct _spi_m_sync_dev *)dev, hw);
    b36e:	4b15      	ldr	r3, [pc, #84]	; (b3c4 <_spi_m_async_init+0x5c>)
    b370:	4798      	blx	r3
	if (rc < 0) {
    b372:	2800      	cmp	r0, #0
    b374:	db24      	blt.n	b3c0 <_spi_m_async_init+0x58>
	_sercom_init_irq_param(hw, (void *)dev);
    b376:	4621      	mov	r1, r4
    b378:	4628      	mov	r0, r5
    b37a:	4b13      	ldr	r3, [pc, #76]	; (b3c8 <_spi_m_async_init+0x60>)
    b37c:	4798      	blx	r3
	spid->callbacks.complete = NULL;
    b37e:	2300      	movs	r3, #0
    b380:	6123      	str	r3, [r4, #16]
	spid->callbacks.rx       = NULL;
    b382:	60e3      	str	r3, [r4, #12]
	spid->callbacks.tx       = NULL;
    b384:	60a3      	str	r3, [r4, #8]
	uint8_t irq              = _sercom_get_irq_num(hw);
    b386:	4628      	mov	r0, r5
    b388:	4b10      	ldr	r3, [pc, #64]	; (b3cc <_spi_m_async_init+0x64>)
    b38a:	4798      	blx	r3
    b38c:	1d01      	adds	r1, r0, #4
    b38e:	b2c9      	uxtb	r1, r1
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    b390:	2401      	movs	r4, #1
    b392:	f000 021f 	and.w	r2, r0, #31
    b396:	fa04 f202 	lsl.w	r2, r4, r2
    b39a:	0943      	lsrs	r3, r0, #5
    b39c:	009b      	lsls	r3, r3, #2
    b39e:	f103 4360 	add.w	r3, r3, #3758096384	; 0xe0000000
    b3a2:	f503 4361 	add.w	r3, r3, #57600	; 0xe100
    b3a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  __ASM volatile ("dsb 0xF":::"memory");
    b3aa:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    b3ae:	f3bf 8f6f 	isb	sy
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    b3b2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
		irq++;
    b3b6:	3001      	adds	r0, #1
    b3b8:	b2c0      	uxtb	r0, r0
	for (uint32_t i = 0; i < 4; i++) {
    b3ba:	4281      	cmp	r1, r0
    b3bc:	d1e9      	bne.n	b392 <_spi_m_async_init+0x2a>
	return ERR_NONE;
    b3be:	2000      	movs	r0, #0
}
    b3c0:	bd38      	pop	{r3, r4, r5, pc}
    b3c2:	bf00      	nop
    b3c4:	0000b1d9 	.word	0x0000b1d9
    b3c8:	0000a5b9 	.word	0x0000a5b9
    b3cc:	0000a619 	.word	0x0000a619

0000b3d0 <_spi_m_async_enable>:
{
    b3d0:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    b3d2:	4604      	mov	r4, r0
    b3d4:	b160      	cbz	r0, b3f0 <_spi_m_async_enable+0x20>
    b3d6:	6800      	ldr	r0, [r0, #0]
    b3d8:	3000      	adds	r0, #0
    b3da:	bf18      	it	ne
    b3dc:	2001      	movne	r0, #1
    b3de:	f640 22db 	movw	r2, #2779	; 0xadb
    b3e2:	4904      	ldr	r1, [pc, #16]	; (b3f4 <_spi_m_async_enable+0x24>)
    b3e4:	4b04      	ldr	r3, [pc, #16]	; (b3f8 <_spi_m_async_enable+0x28>)
    b3e6:	4798      	blx	r3
	return _spi_async_enable(dev->prvt);
    b3e8:	6820      	ldr	r0, [r4, #0]
    b3ea:	4b04      	ldr	r3, [pc, #16]	; (b3fc <_spi_m_async_enable+0x2c>)
    b3ec:	4798      	blx	r3
}
    b3ee:	bd10      	pop	{r4, pc}
    b3f0:	2000      	movs	r0, #0
    b3f2:	e7f4      	b.n	b3de <_spi_m_async_enable+0xe>
    b3f4:	000116cc 	.word	0x000116cc
    b3f8:	0000942d 	.word	0x0000942d
    b3fc:	0000a651 	.word	0x0000a651

0000b400 <_spi_m_async_set_mode>:
{
    b400:	b538      	push	{r3, r4, r5, lr}
    b402:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    b404:	4604      	mov	r4, r0
    b406:	b168      	cbz	r0, b424 <_spi_m_async_set_mode+0x24>
    b408:	6800      	ldr	r0, [r0, #0]
    b40a:	3000      	adds	r0, #0
    b40c:	bf18      	it	ne
    b40e:	2001      	movne	r0, #1
    b410:	f640 320c 	movw	r2, #2828	; 0xb0c
    b414:	4904      	ldr	r1, [pc, #16]	; (b428 <_spi_m_async_set_mode+0x28>)
    b416:	4b05      	ldr	r3, [pc, #20]	; (b42c <_spi_m_async_set_mode+0x2c>)
    b418:	4798      	blx	r3
	return _spi_set_mode(dev->prvt, mode);
    b41a:	4629      	mov	r1, r5
    b41c:	6820      	ldr	r0, [r4, #0]
    b41e:	4b04      	ldr	r3, [pc, #16]	; (b430 <_spi_m_async_set_mode+0x30>)
    b420:	4798      	blx	r3
}
    b422:	bd38      	pop	{r3, r4, r5, pc}
    b424:	2000      	movs	r0, #0
    b426:	e7f3      	b.n	b410 <_spi_m_async_set_mode+0x10>
    b428:	000116cc 	.word	0x000116cc
    b42c:	0000942d 	.word	0x0000942d
    b430:	0000a691 	.word	0x0000a691

0000b434 <_spi_m_async_set_baudrate>:
{
    b434:	b538      	push	{r3, r4, r5, lr}
    b436:	460c      	mov	r4, r1
	ASSERT(dev && dev->prvt);
    b438:	4605      	mov	r5, r0
    b43a:	b198      	cbz	r0, b464 <_spi_m_async_set_baudrate+0x30>
    b43c:	6800      	ldr	r0, [r0, #0]
    b43e:	3000      	adds	r0, #0
    b440:	bf18      	it	ne
    b442:	2001      	movne	r0, #1
    b444:	f640 323b 	movw	r2, #2875	; 0xb3b
    b448:	4907      	ldr	r1, [pc, #28]	; (b468 <_spi_m_async_set_baudrate+0x34>)
    b44a:	4b08      	ldr	r3, [pc, #32]	; (b46c <_spi_m_async_set_baudrate+0x38>)
    b44c:	4798      	blx	r3
	return _spi_set_baudrate(dev->prvt, baud_val);
    b44e:	682b      	ldr	r3, [r5, #0]
    b450:	69da      	ldr	r2, [r3, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    b452:	f012 0f01 	tst.w	r2, #1
	hri_sercomspi_write_BAUD_reg(hw, baud_val);
    b456:	bf03      	ittte	eq
    b458:	b2e4      	uxtbeq	r4, r4
	((Sercom *)hw)->SPI.BAUD.reg = data;
    b45a:	731c      	strbeq	r4, [r3, #12]
	return ERR_NONE;
    b45c:	2000      	moveq	r0, #0
		return ERR_BUSY;
    b45e:	f06f 0003 	mvnne.w	r0, #3
}
    b462:	bd38      	pop	{r3, r4, r5, pc}
    b464:	2000      	movs	r0, #0
    b466:	e7ed      	b.n	b444 <_spi_m_async_set_baudrate+0x10>
    b468:	000116cc 	.word	0x000116cc
    b46c:	0000942d 	.word	0x0000942d

0000b470 <_spi_m_async_enable_tx>:
{
    b470:	b538      	push	{r3, r4, r5, lr}
    b472:	460d      	mov	r5, r1
	void *hw = dev->prvt;
    b474:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev && hw);
    b476:	b160      	cbz	r0, b492 <_spi_m_async_enable_tx+0x22>
    b478:	1c20      	adds	r0, r4, #0
    b47a:	bf18      	it	ne
    b47c:	2001      	movne	r0, #1
    b47e:	f640 32fe 	movw	r2, #3070	; 0xbfe
    b482:	4906      	ldr	r1, [pc, #24]	; (b49c <_spi_m_async_enable_tx+0x2c>)
    b484:	4b06      	ldr	r3, [pc, #24]	; (b4a0 <_spi_m_async_enable_tx+0x30>)
    b486:	4798      	blx	r3
	if (state) {
    b488:	b92d      	cbnz	r5, b496 <_spi_m_async_enable_tx+0x26>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_DRE;
    b48a:	2301      	movs	r3, #1
    b48c:	7523      	strb	r3, [r4, #20]
}
    b48e:	2000      	movs	r0, #0
    b490:	bd38      	pop	{r3, r4, r5, pc}
    b492:	2000      	movs	r0, #0
    b494:	e7f3      	b.n	b47e <_spi_m_async_enable_tx+0xe>
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_DRE;
    b496:	2301      	movs	r3, #1
    b498:	75a3      	strb	r3, [r4, #22]
    b49a:	e7f8      	b.n	b48e <_spi_m_async_enable_tx+0x1e>
    b49c:	000116cc 	.word	0x000116cc
    b4a0:	0000942d 	.word	0x0000942d

0000b4a4 <_spi_m_async_enable_rx>:
{
    b4a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    b4a6:	460f      	mov	r7, r1
	void *hw = dev->prvt;
    b4a8:	6804      	ldr	r4, [r0, #0]
	ASSERT(dev);
    b4aa:	4e0c      	ldr	r6, [pc, #48]	; (b4dc <_spi_m_async_enable_rx+0x38>)
    b4ac:	f640 4212 	movw	r2, #3090	; 0xc12
    b4b0:	4631      	mov	r1, r6
    b4b2:	3000      	adds	r0, #0
    b4b4:	bf18      	it	ne
    b4b6:	2001      	movne	r0, #1
    b4b8:	4d09      	ldr	r5, [pc, #36]	; (b4e0 <_spi_m_async_enable_rx+0x3c>)
    b4ba:	47a8      	blx	r5
	ASSERT(hw);
    b4bc:	f640 4213 	movw	r2, #3091	; 0xc13
    b4c0:	4631      	mov	r1, r6
    b4c2:	1c20      	adds	r0, r4, #0
    b4c4:	bf18      	it	ne
    b4c6:	2001      	movne	r0, #1
    b4c8:	47a8      	blx	r5
	if (state) {
    b4ca:	b91f      	cbnz	r7, b4d4 <_spi_m_async_enable_rx+0x30>
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_RXC;
    b4cc:	2304      	movs	r3, #4
    b4ce:	7523      	strb	r3, [r4, #20]
}
    b4d0:	2000      	movs	r0, #0
    b4d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_RXC;
    b4d4:	2304      	movs	r3, #4
    b4d6:	75a3      	strb	r3, [r4, #22]
    b4d8:	e7fa      	b.n	b4d0 <_spi_m_async_enable_rx+0x2c>
    b4da:	bf00      	nop
    b4dc:	000116cc 	.word	0x000116cc
    b4e0:	0000942d 	.word	0x0000942d

0000b4e4 <_spi_m_async_enable_tx_complete>:
{
    b4e4:	b538      	push	{r3, r4, r5, lr}
    b4e6:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    b4e8:	4604      	mov	r4, r0
    b4ea:	b170      	cbz	r0, b50a <_spi_m_async_enable_tx_complete+0x26>
    b4ec:	6800      	ldr	r0, [r0, #0]
    b4ee:	3000      	adds	r0, #0
    b4f0:	bf18      	it	ne
    b4f2:	2001      	movne	r0, #1
    b4f4:	f640 4225 	movw	r2, #3109	; 0xc25
    b4f8:	4907      	ldr	r1, [pc, #28]	; (b518 <_spi_m_async_enable_tx_complete+0x34>)
    b4fa:	4b08      	ldr	r3, [pc, #32]	; (b51c <_spi_m_async_enable_tx_complete+0x38>)
    b4fc:	4798      	blx	r3
	if (state) {
    b4fe:	b935      	cbnz	r5, b50e <_spi_m_async_enable_tx_complete+0x2a>
		hri_sercomspi_clear_INTEN_TXC_bit(dev->prvt);
    b500:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_TXC;
    b502:	2202      	movs	r2, #2
    b504:	751a      	strb	r2, [r3, #20]
}
    b506:	2000      	movs	r0, #0
    b508:	bd38      	pop	{r3, r4, r5, pc}
    b50a:	2000      	movs	r0, #0
    b50c:	e7f2      	b.n	b4f4 <_spi_m_async_enable_tx_complete+0x10>
		hri_sercomspi_set_INTEN_TXC_bit(dev->prvt);
    b50e:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_TXC;
    b510:	2202      	movs	r2, #2
    b512:	759a      	strb	r2, [r3, #22]
    b514:	e7f7      	b.n	b506 <_spi_m_async_enable_tx_complete+0x22>
    b516:	bf00      	nop
    b518:	000116cc 	.word	0x000116cc
    b51c:	0000942d 	.word	0x0000942d

0000b520 <_spi_m_async_write_one>:
{
    b520:	b538      	push	{r3, r4, r5, lr}
    b522:	460d      	mov	r5, r1
	ASSERT(dev && dev->prvt);
    b524:	4604      	mov	r4, r0
    b526:	b160      	cbz	r0, b542 <_spi_m_async_write_one+0x22>
    b528:	6800      	ldr	r0, [r0, #0]
    b52a:	3000      	adds	r0, #0
    b52c:	bf18      	it	ne
    b52e:	2001      	movne	r0, #1
    b530:	f640 4237 	movw	r2, #3127	; 0xc37
    b534:	4904      	ldr	r1, [pc, #16]	; (b548 <_spi_m_async_write_one+0x28>)
    b536:	4b05      	ldr	r3, [pc, #20]	; (b54c <_spi_m_async_write_one+0x2c>)
    b538:	4798      	blx	r3
	hri_sercomspi_write_DATA_reg(dev->prvt, data);
    b53a:	6823      	ldr	r3, [r4, #0]
	((Sercom *)hw)->SPI.DATA.reg = data;
    b53c:	629d      	str	r5, [r3, #40]	; 0x28
}
    b53e:	2000      	movs	r0, #0
    b540:	bd38      	pop	{r3, r4, r5, pc}
    b542:	2000      	movs	r0, #0
    b544:	e7f4      	b.n	b530 <_spi_m_async_write_one+0x10>
    b546:	bf00      	nop
    b548:	000116cc 	.word	0x000116cc
    b54c:	0000942d 	.word	0x0000942d

0000b550 <_spi_m_async_read_one>:
{
    b550:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    b552:	4604      	mov	r4, r0
    b554:	b160      	cbz	r0, b570 <_spi_m_async_read_one+0x20>
    b556:	6800      	ldr	r0, [r0, #0]
    b558:	3000      	adds	r0, #0
    b55a:	bf18      	it	ne
    b55c:	2001      	movne	r0, #1
    b55e:	f640 4252 	movw	r2, #3154	; 0xc52
    b562:	4904      	ldr	r1, [pc, #16]	; (b574 <_spi_m_async_read_one+0x24>)
    b564:	4b04      	ldr	r3, [pc, #16]	; (b578 <_spi_m_async_read_one+0x28>)
    b566:	4798      	blx	r3
	return hri_sercomspi_read_DATA_reg(dev->prvt);
    b568:	6823      	ldr	r3, [r4, #0]
	return ((Sercom *)hw)->SPI.DATA.reg;
    b56a:	6a98      	ldr	r0, [r3, #40]	; 0x28
}
    b56c:	b280      	uxth	r0, r0
    b56e:	bd10      	pop	{r4, pc}
    b570:	2000      	movs	r0, #0
    b572:	e7f4      	b.n	b55e <_spi_m_async_read_one+0xe>
    b574:	000116cc 	.word	0x000116cc
    b578:	0000942d 	.word	0x0000942d

0000b57c <_spi_m_async_register_callback>:
{
    b57c:	b570      	push	{r4, r5, r6, lr}
    b57e:	460d      	mov	r5, r1
    b580:	4616      	mov	r6, r2
	ASSERT(dev && (cb_type < SPI_DEV_CB_N));
    b582:	4604      	mov	r4, r0
    b584:	b168      	cbz	r0, b5a2 <_spi_m_async_register_callback+0x26>
    b586:	2903      	cmp	r1, #3
    b588:	bf8c      	ite	hi
    b58a:	2000      	movhi	r0, #0
    b58c:	2001      	movls	r0, #1
    b58e:	f640 426b 	movw	r2, #3179	; 0xc6b
    b592:	4905      	ldr	r1, [pc, #20]	; (b5a8 <_spi_m_async_register_callback+0x2c>)
    b594:	4b05      	ldr	r3, [pc, #20]	; (b5ac <_spi_m_async_register_callback+0x30>)
    b596:	4798      	blx	r3
	p_ls[cb_type] = (func_t)func;
    b598:	eb04 0485 	add.w	r4, r4, r5, lsl #2
    b59c:	60a6      	str	r6, [r4, #8]
}
    b59e:	2000      	movs	r0, #0
    b5a0:	bd70      	pop	{r4, r5, r6, pc}
    b5a2:	2000      	movs	r0, #0
    b5a4:	e7f3      	b.n	b58e <_spi_m_async_register_callback+0x12>
    b5a6:	bf00      	nop
    b5a8:	000116cc 	.word	0x000116cc
    b5ac:	0000942d 	.word	0x0000942d

0000b5b0 <_spi_m_async_set_irq_state>:
{
    b5b0:	b570      	push	{r4, r5, r6, lr}
    b5b2:	460c      	mov	r4, r1
    b5b4:	4615      	mov	r5, r2
	ASSERT(device);
    b5b6:	4606      	mov	r6, r0
    b5b8:	f640 42ac 	movw	r2, #3244	; 0xcac
    b5bc:	4908      	ldr	r1, [pc, #32]	; (b5e0 <_spi_m_async_set_irq_state+0x30>)
    b5be:	3000      	adds	r0, #0
    b5c0:	bf18      	it	ne
    b5c2:	2001      	movne	r0, #1
    b5c4:	4b07      	ldr	r3, [pc, #28]	; (b5e4 <_spi_m_async_set_irq_state+0x34>)
    b5c6:	4798      	blx	r3
	if (SPI_DEV_CB_ERROR == type) {
    b5c8:	2c03      	cmp	r4, #3
    b5ca:	d000      	beq.n	b5ce <_spi_m_async_set_irq_state+0x1e>
    b5cc:	bd70      	pop	{r4, r5, r6, pc}
		hri_sercomspi_write_INTEN_ERROR_bit(device->prvt, state);
    b5ce:	6833      	ldr	r3, [r6, #0]
	if (value == 0x0) {
    b5d0:	b115      	cbz	r5, b5d8 <_spi_m_async_set_irq_state+0x28>
		((Sercom *)hw)->SPI.INTENSET.reg = SERCOM_SPI_INTENSET_ERROR;
    b5d2:	2280      	movs	r2, #128	; 0x80
    b5d4:	759a      	strb	r2, [r3, #22]
}
    b5d6:	e7f9      	b.n	b5cc <_spi_m_async_set_irq_state+0x1c>
		((Sercom *)hw)->SPI.INTENCLR.reg = SERCOM_SPI_INTENSET_ERROR;
    b5d8:	2280      	movs	r2, #128	; 0x80
    b5da:	751a      	strb	r2, [r3, #20]
    b5dc:	bd70      	pop	{r4, r5, r6, pc}
    b5de:	bf00      	nop
    b5e0:	000116cc 	.word	0x000116cc
    b5e4:	0000942d 	.word	0x0000942d

0000b5e8 <_spi_m_dma_init>:
	}
}

int32_t _spi_m_dma_init(struct _spi_m_dma_dev *dev, void *const hw)
{
    b5e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    b5ec:	4605      	mov	r5, r0
    b5ee:	460c      	mov	r4, r1
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    b5f0:	4608      	mov	r0, r1
    b5f2:	4b52      	ldr	r3, [pc, #328]	; (b73c <_spi_m_dma_init+0x154>)
    b5f4:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    b5f6:	2803      	cmp	r0, #3
    b5f8:	d00c      	beq.n	b614 <_spi_m_dma_init+0x2c>
    b5fa:	2807      	cmp	r0, #7
    b5fc:	bf08      	it	eq
    b5fe:	2301      	moveq	r3, #1
    b600:	d009      	beq.n	b616 <_spi_m_dma_init+0x2e>
	const struct sercomspi_regs_cfg *regs = _spi_get_regs((uint32_t)hw);

	ASSERT(dev && hw);
    b602:	2d00      	cmp	r5, #0
    b604:	f000 8086 	beq.w	b714 <_spi_m_dma_init+0x12c>
    b608:	2c00      	cmp	r4, #0
    b60a:	f040 808d 	bne.w	b728 <_spi_m_dma_init+0x140>
	return NULL;
    b60e:	2600      	movs	r6, #0
	ASSERT(dev && hw);
    b610:	2000      	movs	r0, #0
    b612:	e009      	b.n	b628 <_spi_m_dma_init+0x40>
		if (sercomspi_regs[i].n == n) {
    b614:	2300      	movs	r3, #0
			return &sercomspi_regs[i];
    b616:	4e4a      	ldr	r6, [pc, #296]	; (b740 <_spi_m_dma_init+0x158>)
    b618:	eb06 1603 	add.w	r6, r6, r3, lsl #4
    b61c:	441e      	add	r6, r3
	ASSERT(dev && hw);
    b61e:	2d00      	cmp	r5, #0
    b620:	d0f6      	beq.n	b610 <_spi_m_dma_init+0x28>
    b622:	2001      	movs	r0, #1
    b624:	2c00      	cmp	r4, #0
    b626:	d0f3      	beq.n	b610 <_spi_m_dma_init+0x28>
    b628:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    b62c:	4945      	ldr	r1, [pc, #276]	; (b744 <_spi_m_dma_init+0x15c>)
    b62e:	4b46      	ldr	r3, [pc, #280]	; (b748 <_spi_m_dma_init+0x160>)
    b630:	4798      	blx	r3

	if (regs == NULL) {
    b632:	2e00      	cmp	r6, #0
    b634:	d06a      	beq.n	b70c <_spi_m_dma_init+0x124>
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    b636:	69e3      	ldr	r3, [r4, #28]
		return ERR_INVALID_ARG;
	}

	if (!hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_SWRST)) {
    b638:	f013 0f01 	tst.w	r3, #1
    b63c:	d11d      	bne.n	b67a <_spi_m_dma_init+0x92>
		uint32_t mode = regs->ctrla & SERCOM_SPI_CTRLA_MODE_Msk;
    b63e:	6833      	ldr	r3, [r6, #0]
    b640:	f003 021c 	and.w	r2, r3, #28
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    b644:	69e3      	ldr	r3, [r4, #28]
    b646:	f013 0f03 	tst.w	r3, #3
    b64a:	d1fb      	bne.n	b644 <_spi_m_dma_init+0x5c>
	tmp = ((Sercom *)hw)->SPI.CTRLA.reg;
    b64c:	6823      	ldr	r3, [r4, #0]
		if (hri_sercomspi_get_CTRLA_reg(hw, SERCOM_SPI_CTRLA_ENABLE)) {
    b64e:	f013 0f02 	tst.w	r3, #2
    b652:	d00b      	beq.n	b66c <_spi_m_dma_init+0x84>
	((Sercom *)hw)->SPI.CTRLA.reg &= ~SERCOM_SPI_CTRLA_ENABLE;
    b654:	6823      	ldr	r3, [r4, #0]
    b656:	f023 0302 	bic.w	r3, r3, #2
    b65a:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    b65c:	69e3      	ldr	r3, [r4, #28]
    b65e:	f013 0f03 	tst.w	r3, #3
    b662:	d1fb      	bne.n	b65c <_spi_m_dma_init+0x74>
    b664:	69e3      	ldr	r3, [r4, #28]
    b666:	f013 0f02 	tst.w	r3, #2
    b66a:	d1fb      	bne.n	b664 <_spi_m_dma_init+0x7c>
			hri_sercomspi_clear_CTRLA_ENABLE_bit(hw);
			hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_ENABLE);
		}
		hri_sercomspi_write_CTRLA_reg(hw, SERCOM_SPI_CTRLA_SWRST | mode);
    b66c:	f042 0201 	orr.w	r2, r2, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    b670:	6022      	str	r2, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    b672:	69e3      	ldr	r3, [r4, #28]
    b674:	f013 0f03 	tst.w	r3, #3
    b678:	d1fb      	bne.n	b672 <_spi_m_dma_init+0x8a>
    b67a:	69e3      	ldr	r3, [r4, #28]
    b67c:	f013 0f01 	tst.w	r3, #1
    b680:	d1fb      	bne.n	b67a <_spi_m_dma_init+0x92>
	}
	hri_sercomspi_wait_for_sync(hw, SERCOM_SPI_SYNCBUSY_SWRST);

	dev->prvt = hw;
    b682:	602c      	str	r4, [r5, #0]
	ASSERT(hw && regs);
    b684:	f44f 6217 	mov.w	r2, #2416	; 0x970
    b688:	492e      	ldr	r1, [pc, #184]	; (b744 <_spi_m_dma_init+0x15c>)
    b68a:	1c20      	adds	r0, r4, #0
    b68c:	bf18      	it	ne
    b68e:	2001      	movne	r0, #1
    b690:	4b2d      	ldr	r3, [pc, #180]	; (b748 <_spi_m_dma_init+0x160>)
    b692:	4798      	blx	r3
	    hw, regs->ctrla & ~(SERCOM_SPI_CTRLA_IBON | SERCOM_SPI_CTRLA_ENABLE | SERCOM_SPI_CTRLA_SWRST));
    b694:	6833      	ldr	r3, [r6, #0]
	hri_sercomspi_write_CTRLA_reg(
    b696:	f423 7381 	bic.w	r3, r3, #258	; 0x102
    b69a:	f023 0301 	bic.w	r3, r3, #1
	((Sercom *)hw)->SPI.CTRLA.reg = data;
    b69e:	6023      	str	r3, [r4, #0]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    b6a0:	69e3      	ldr	r3, [r4, #28]
    b6a2:	f013 0f03 	tst.w	r3, #3
    b6a6:	d1fb      	bne.n	b6a0 <_spi_m_dma_init+0xb8>
	    (regs->ctrlb
    b6a8:	6873      	ldr	r3, [r6, #4]
	        | (SERCOM_SPI_CTRLB_RXEN));
    b6aa:	f423 3338 	bic.w	r3, r3, #188416	; 0x2e000
    b6ae:	f423 7310 	bic.w	r3, r3, #576	; 0x240
	hri_sercomspi_write_CTRLB_reg(
    b6b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
	((Sercom *)hw)->SPI.CTRLB.reg = data;
    b6b6:	6063      	str	r3, [r4, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    b6b8:	69e3      	ldr	r3, [r4, #28]
    b6ba:	f013 0f17 	tst.w	r3, #23
    b6be:	d1fb      	bne.n	b6b8 <_spi_m_dma_init+0xd0>
	hri_sercomspi_write_BAUD_reg(hw, regs->baud);
    b6c0:	7b33      	ldrb	r3, [r6, #12]
	((Sercom *)hw)->SPI.BAUD.reg = data;
    b6c2:	7323      	strb	r3, [r4, #12]
	hri_sercomspi_write_DBGCTRL_reg(hw, regs->dbgctrl);
    b6c4:	7b73      	ldrb	r3, [r6, #13]
	((Sercom *)hw)->SPI.DBGCTRL.reg = data;
    b6c6:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30

	_spi_load_regs_master(hw, regs);

	/* Initialize DMA rx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_rx_dma_channel(hw));
    b6ca:	f105 0818 	add.w	r8, r5, #24
    b6ce:	4620      	mov	r0, r4
    b6d0:	4b1e      	ldr	r3, [pc, #120]	; (b74c <_spi_m_dma_init+0x164>)
    b6d2:	4798      	blx	r3
    b6d4:	4601      	mov	r1, r0
    b6d6:	4640      	mov	r0, r8
    b6d8:	4f1d      	ldr	r7, [pc, #116]	; (b750 <_spi_m_dma_init+0x168>)
    b6da:	47b8      	blx	r7
	dev->resource->back                 = dev;
    b6dc:	69ab      	ldr	r3, [r5, #24]
    b6de:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_rx_complete;
    b6e0:	69ab      	ldr	r3, [r5, #24]
    b6e2:	4a1c      	ldr	r2, [pc, #112]	; (b754 <_spi_m_dma_init+0x16c>)
    b6e4:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    b6e6:	69ab      	ldr	r3, [r5, #24]
    b6e8:	4e1b      	ldr	r6, [pc, #108]	; (b758 <_spi_m_dma_init+0x170>)
    b6ea:	605e      	str	r6, [r3, #4]
	/* Initialize DMA tx channel */
	_dma_get_channel_resource(&dev->resource, _spi_get_tx_dma_channel(hw));
    b6ec:	4620      	mov	r0, r4
    b6ee:	4b1b      	ldr	r3, [pc, #108]	; (b75c <_spi_m_dma_init+0x174>)
    b6f0:	4798      	blx	r3
    b6f2:	4601      	mov	r1, r0
    b6f4:	4640      	mov	r0, r8
    b6f6:	47b8      	blx	r7
	dev->resource->back                 = dev;
    b6f8:	69ab      	ldr	r3, [r5, #24]
    b6fa:	609d      	str	r5, [r3, #8]
	dev->resource->dma_cb.transfer_done = _spi_dma_tx_complete;
    b6fc:	69ab      	ldr	r3, [r5, #24]
    b6fe:	4a18      	ldr	r2, [pc, #96]	; (b760 <_spi_m_dma_init+0x178>)
    b700:	601a      	str	r2, [r3, #0]
	dev->resource->dma_cb.error         = _spi_dma_error_occured;
    b702:	69ab      	ldr	r3, [r5, #24]
    b704:	605e      	str	r6, [r3, #4]

	return ERR_NONE;
    b706:	2000      	movs	r0, #0
    b708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return ERR_INVALID_ARG;
    b70c:	f06f 000c 	mvn.w	r0, #12
    b710:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
    b714:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    b718:	490a      	ldr	r1, [pc, #40]	; (b744 <_spi_m_dma_init+0x15c>)
    b71a:	2000      	movs	r0, #0
    b71c:	4b0a      	ldr	r3, [pc, #40]	; (b748 <_spi_m_dma_init+0x160>)
    b71e:	4798      	blx	r3
		return ERR_INVALID_ARG;
    b720:	f06f 000c 	mvn.w	r0, #12
    b724:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	ASSERT(dev && hw);
    b728:	f44f 625a 	mov.w	r2, #3488	; 0xda0
    b72c:	4905      	ldr	r1, [pc, #20]	; (b744 <_spi_m_dma_init+0x15c>)
    b72e:	2001      	movs	r0, #1
    b730:	4b05      	ldr	r3, [pc, #20]	; (b748 <_spi_m_dma_init+0x160>)
    b732:	4798      	blx	r3
		return ERR_INVALID_ARG;
    b734:	f06f 000c 	mvn.w	r0, #12
    b738:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    b73c:	0000a505 	.word	0x0000a505
    b740:	000116a8 	.word	0x000116a8
    b744:	000116cc 	.word	0x000116cc
    b748:	0000942d 	.word	0x0000942d
    b74c:	0000a725 	.word	0x0000a725
    b750:	00009cc9 	.word	0x00009cc9
    b754:	0000a739 	.word	0x0000a739
    b758:	0000a751 	.word	0x0000a751
    b75c:	0000a711 	.word	0x0000a711
    b760:	0000a745 	.word	0x0000a745

0000b764 <_spi_m_dma_enable>:
{
	return _spi_deinit(dev->prvt);
}

int32_t _spi_m_dma_enable(struct _spi_m_dma_dev *dev)
{
    b764:	b510      	push	{r4, lr}
	ASSERT(dev && dev->prvt);
    b766:	4604      	mov	r4, r0
    b768:	b160      	cbz	r0, b784 <_spi_m_dma_enable+0x20>
    b76a:	6800      	ldr	r0, [r0, #0]
    b76c:	3000      	adds	r0, #0
    b76e:	bf18      	it	ne
    b770:	2001      	movne	r0, #1
    b772:	f640 52c9 	movw	r2, #3529	; 0xdc9
    b776:	4904      	ldr	r1, [pc, #16]	; (b788 <_spi_m_dma_enable+0x24>)
    b778:	4b04      	ldr	r3, [pc, #16]	; (b78c <_spi_m_dma_enable+0x28>)
    b77a:	4798      	blx	r3

	return _spi_sync_enable(dev->prvt);
    b77c:	6820      	ldr	r0, [r4, #0]
    b77e:	4b04      	ldr	r3, [pc, #16]	; (b790 <_spi_m_dma_enable+0x2c>)
    b780:	4798      	blx	r3
}
    b782:	bd10      	pop	{r4, pc}
    b784:	2000      	movs	r0, #0
    b786:	e7f4      	b.n	b772 <_spi_m_dma_enable+0xe>
    b788:	000116cc 	.word	0x000116cc
    b78c:	0000942d 	.word	0x0000942d
    b790:	0000a62d 	.word	0x0000a62d

0000b794 <_spi_m_dma_register_callback>:

	return size;
}

void _spi_m_dma_register_callback(struct _spi_m_dma_dev *dev, enum _spi_dma_dev_cb_type type, _spi_dma_cb_t func)
{
    b794:	b570      	push	{r4, r5, r6, lr}
    b796:	4605      	mov	r5, r0
    b798:	4614      	mov	r4, r2
	switch (type) {
    b79a:	2901      	cmp	r1, #1
    b79c:	d00e      	beq.n	b7bc <_spi_m_dma_register_callback+0x28>
    b79e:	b111      	cbz	r1, b7a6 <_spi_m_dma_register_callback+0x12>
    b7a0:	2902      	cmp	r1, #2
    b7a2:	d016      	beq.n	b7d2 <_spi_m_dma_register_callback+0x3e>
    b7a4:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_TX:
		dev->callbacks.tx = func;
    b7a6:	606a      	str	r2, [r5, #4]
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    b7a8:	6800      	ldr	r0, [r0, #0]
    b7aa:	4b13      	ldr	r3, [pc, #76]	; (b7f8 <_spi_m_dma_register_callback+0x64>)
    b7ac:	4798      	blx	r3
    b7ae:	1c22      	adds	r2, r4, #0
    b7b0:	bf18      	it	ne
    b7b2:	2201      	movne	r2, #1
    b7b4:	2100      	movs	r1, #0
    b7b6:	4b11      	ldr	r3, [pc, #68]	; (b7fc <_spi_m_dma_register_callback+0x68>)
    b7b8:	4798      	blx	r3
		break;
    b7ba:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_RX:
		dev->callbacks.rx = func;
    b7bc:	60aa      	str	r2, [r5, #8]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_COMPLETE_CB, func != NULL);
    b7be:	6800      	ldr	r0, [r0, #0]
    b7c0:	4b0f      	ldr	r3, [pc, #60]	; (b800 <_spi_m_dma_register_callback+0x6c>)
    b7c2:	4798      	blx	r3
    b7c4:	1c22      	adds	r2, r4, #0
    b7c6:	bf18      	it	ne
    b7c8:	2201      	movne	r2, #1
    b7ca:	2100      	movs	r1, #0
    b7cc:	4b0b      	ldr	r3, [pc, #44]	; (b7fc <_spi_m_dma_register_callback+0x68>)
    b7ce:	4798      	blx	r3
		break;
    b7d0:	bd70      	pop	{r4, r5, r6, pc}
	case SPI_DEV_CB_DMA_ERROR:
		dev->callbacks.error = func;
    b7d2:	60ea      	str	r2, [r5, #12]
		_dma_set_irq_state(_spi_get_rx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    b7d4:	6800      	ldr	r0, [r0, #0]
    b7d6:	4b0a      	ldr	r3, [pc, #40]	; (b800 <_spi_m_dma_register_callback+0x6c>)
    b7d8:	4798      	blx	r3
    b7da:	3400      	adds	r4, #0
    b7dc:	bf18      	it	ne
    b7de:	2401      	movne	r4, #1
    b7e0:	4622      	mov	r2, r4
    b7e2:	2101      	movs	r1, #1
    b7e4:	4e05      	ldr	r6, [pc, #20]	; (b7fc <_spi_m_dma_register_callback+0x68>)
    b7e6:	47b0      	blx	r6
		_dma_set_irq_state(_spi_get_tx_dma_channel(dev->prvt), DMA_TRANSFER_ERROR_CB, func != NULL);
    b7e8:	6828      	ldr	r0, [r5, #0]
    b7ea:	4b03      	ldr	r3, [pc, #12]	; (b7f8 <_spi_m_dma_register_callback+0x64>)
    b7ec:	4798      	blx	r3
    b7ee:	4622      	mov	r2, r4
    b7f0:	2101      	movs	r1, #1
    b7f2:	47b0      	blx	r6
    b7f4:	bd70      	pop	{r4, r5, r6, pc}
    b7f6:	bf00      	nop
    b7f8:	0000a711 	.word	0x0000a711
    b7fc:	00009ba1 	.word	0x00009ba1
    b800:	0000a725 	.word	0x0000a725

0000b804 <_spi_m_dma_transfer>:
	}
}

int32_t _spi_m_dma_transfer(struct _spi_m_dma_dev *dev, uint8_t const *txbuf, uint8_t *const rxbuf,
                            const uint16_t length)
{
    b804:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    b808:	4605      	mov	r5, r0
    b80a:	4689      	mov	r9, r1
    b80c:	4617      	mov	r7, r2
    b80e:	4698      	mov	r8, r3
	const struct sercomspi_regs_cfg *regs  = _spi_get_regs((uint32_t)dev->prvt);
    b810:	f8d0 b000 	ldr.w	fp, [r0]
	uint8_t n = _sercom_get_hardware_index((const void *)hw_addr);
    b814:	4658      	mov	r0, fp
    b816:	4b46      	ldr	r3, [pc, #280]	; (b930 <_spi_m_dma_transfer+0x12c>)
    b818:	4798      	blx	r3
		if (sercomspi_regs[i].n == n) {
    b81a:	2803      	cmp	r0, #3
    b81c:	d053      	beq.n	b8c6 <_spi_m_dma_transfer+0xc2>
    b81e:	2807      	cmp	r0, #7
    b820:	bf08      	it	eq
    b822:	2201      	moveq	r2, #1
    b824:	d050      	beq.n	b8c8 <_spi_m_dma_transfer+0xc4>
	return NULL;
    b826:	f04f 0a00 	mov.w	sl, #0
	uint8_t                          rx_ch = _spi_get_rx_dma_channel(dev->prvt);
    b82a:	4658      	mov	r0, fp
    b82c:	4b41      	ldr	r3, [pc, #260]	; (b934 <_spi_m_dma_transfer+0x130>)
    b82e:	4798      	blx	r3
    b830:	4606      	mov	r6, r0
	uint8_t                          tx_ch = _spi_get_tx_dma_channel(dev->prvt);
    b832:	4658      	mov	r0, fp
    b834:	4b40      	ldr	r3, [pc, #256]	; (b938 <_spi_m_dma_transfer+0x134>)
    b836:	4798      	blx	r3
    b838:	4604      	mov	r4, r0

	if (rxbuf) {
    b83a:	2f00      	cmp	r7, #0
    b83c:	d04b      	beq.n	b8d6 <_spi_m_dma_transfer+0xd2>
	ASSERT(dev && dev->prvt);
    b83e:	2d00      	cmp	r5, #0
    b840:	d047      	beq.n	b8d2 <_spi_m_dma_transfer+0xce>
    b842:	f11b 0000 	adds.w	r0, fp, #0
    b846:	bf18      	it	ne
    b848:	2001      	movne	r0, #1
    b84a:	f640 5213 	movw	r2, #3347	; 0xd13
    b84e:	493b      	ldr	r1, [pc, #236]	; (b93c <_spi_m_dma_transfer+0x138>)
    b850:	4b3b      	ldr	r3, [pc, #236]	; (b940 <_spi_m_dma_transfer+0x13c>)
    b852:	4798      	blx	r3
	return _spi_sync_rx_enable(dev->prvt);
    b854:	682a      	ldr	r2, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    b856:	69d3      	ldr	r3, [r2, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    b858:	f013 0f04 	tst.w	r3, #4
    b85c:	d107      	bne.n	b86e <_spi_m_dma_transfer+0x6a>
	((Sercom *)hw)->SPI.CTRLB.reg |= SERCOM_SPI_CTRLB_RXEN;
    b85e:	6853      	ldr	r3, [r2, #4]
    b860:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
    b864:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    b866:	69d3      	ldr	r3, [r2, #28]
    b868:	f013 0f17 	tst.w	r3, #23
    b86c:	d1fb      	bne.n	b866 <_spi_m_dma_transfer+0x62>
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    b86e:	6829      	ldr	r1, [r5, #0]
		/* Enable spi rx */
		_spi_m_dma_rx_enable(dev);
		_dma_set_source_address(rx_ch, (void *)_spi_m_get_source_for_dma(dev->prvt));
    b870:	3128      	adds	r1, #40	; 0x28
    b872:	4630      	mov	r0, r6
    b874:	4b33      	ldr	r3, [pc, #204]	; (b944 <_spi_m_dma_transfer+0x140>)
    b876:	4798      	blx	r3
		_dma_set_destination_address(rx_ch, rxbuf);
    b878:	4639      	mov	r1, r7
    b87a:	4630      	mov	r0, r6
    b87c:	4b32      	ldr	r3, [pc, #200]	; (b948 <_spi_m_dma_transfer+0x144>)
    b87e:	4798      	blx	r3
		_dma_set_data_amount(rx_ch, length);
    b880:	4641      	mov	r1, r8
    b882:	4630      	mov	r0, r6
    b884:	4b31      	ldr	r3, [pc, #196]	; (b94c <_spi_m_dma_transfer+0x148>)
    b886:	4798      	blx	r3
		_dma_enable_transaction(rx_ch, false);
    b888:	2100      	movs	r1, #0
    b88a:	4630      	mov	r0, r6
    b88c:	4b30      	ldr	r3, [pc, #192]	; (b950 <_spi_m_dma_transfer+0x14c>)
    b88e:	4798      	blx	r3
	} else {
		/* Disable spi rx */
		_spi_m_dma_rx_disable(dev);
	}

	if (txbuf) {
    b890:	f1b9 0f00 	cmp.w	r9, #0
    b894:	d039      	beq.n	b90a <_spi_m_dma_transfer+0x106>
		/* Enable spi tx */
		_dma_set_source_address(tx_ch, txbuf);
    b896:	4649      	mov	r1, r9
    b898:	4620      	mov	r0, r4
    b89a:	4b2a      	ldr	r3, [pc, #168]	; (b944 <_spi_m_dma_transfer+0x140>)
    b89c:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    b89e:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    b8a0:	3128      	adds	r1, #40	; 0x28
    b8a2:	4620      	mov	r0, r4
    b8a4:	4b28      	ldr	r3, [pc, #160]	; (b948 <_spi_m_dma_transfer+0x144>)
    b8a6:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, true);
    b8a8:	2101      	movs	r1, #1
    b8aa:	4620      	mov	r0, r4
    b8ac:	4b29      	ldr	r3, [pc, #164]	; (b954 <_spi_m_dma_transfer+0x150>)
    b8ae:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    b8b0:	4641      	mov	r1, r8
    b8b2:	4620      	mov	r0, r4
    b8b4:	4b25      	ldr	r3, [pc, #148]	; (b94c <_spi_m_dma_transfer+0x148>)
    b8b6:	4798      	blx	r3
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
		_dma_srcinc_enable(tx_ch, false);
		_dma_set_data_amount(tx_ch, length);
	}
	_dma_enable_transaction(tx_ch, false);
    b8b8:	2100      	movs	r1, #0
    b8ba:	4620      	mov	r0, r4
    b8bc:	4b24      	ldr	r3, [pc, #144]	; (b950 <_spi_m_dma_transfer+0x14c>)
    b8be:	4798      	blx	r3

	return ERR_NONE;
}
    b8c0:	2000      	movs	r0, #0
    b8c2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (sercomspi_regs[i].n == n) {
    b8c6:	2200      	movs	r2, #0
			return &sercomspi_regs[i];
    b8c8:	4b23      	ldr	r3, [pc, #140]	; (b958 <_spi_m_dma_transfer+0x154>)
    b8ca:	eb03 1a02 	add.w	sl, r3, r2, lsl #4
    b8ce:	4492      	add	sl, r2
    b8d0:	e7ab      	b.n	b82a <_spi_m_dma_transfer+0x26>
	ASSERT(dev && dev->prvt);
    b8d2:	2000      	movs	r0, #0
    b8d4:	e7b9      	b.n	b84a <_spi_m_dma_transfer+0x46>
	ASSERT(dev && dev->prvt);
    b8d6:	b1b5      	cbz	r5, b906 <_spi_m_dma_transfer+0x102>
    b8d8:	f11b 0000 	adds.w	r0, fp, #0
    b8dc:	bf18      	it	ne
    b8de:	2001      	movne	r0, #1
    b8e0:	f640 521a 	movw	r2, #3354	; 0xd1a
    b8e4:	4915      	ldr	r1, [pc, #84]	; (b93c <_spi_m_dma_transfer+0x138>)
    b8e6:	4b16      	ldr	r3, [pc, #88]	; (b940 <_spi_m_dma_transfer+0x13c>)
    b8e8:	4798      	blx	r3
	return _spi_sync_rx_disable(dev->prvt);
    b8ea:	682a      	ldr	r2, [r5, #0]
	return ((Sercom *)hw)->SPI.SYNCBUSY.reg & reg;
    b8ec:	69d3      	ldr	r3, [r2, #28]
	if (hri_sercomspi_is_syncing(hw, SERCOM_SPI_SYNCBUSY_CTRLB)) {
    b8ee:	f013 0f04 	tst.w	r3, #4
    b8f2:	d1cd      	bne.n	b890 <_spi_m_dma_transfer+0x8c>
	((Sercom *)hw)->SPI.CTRLB.reg &= ~SERCOM_SPI_CTRLB_RXEN;
    b8f4:	6853      	ldr	r3, [r2, #4]
    b8f6:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
    b8fa:	6053      	str	r3, [r2, #4]
	while (((Sercom *)hw)->SPI.SYNCBUSY.reg & reg) {
    b8fc:	69d3      	ldr	r3, [r2, #28]
    b8fe:	f013 0f17 	tst.w	r3, #23
    b902:	d1fb      	bne.n	b8fc <_spi_m_dma_transfer+0xf8>
    b904:	e7c4      	b.n	b890 <_spi_m_dma_transfer+0x8c>
	ASSERT(dev && dev->prvt);
    b906:	2000      	movs	r0, #0
    b908:	e7ea      	b.n	b8e0 <_spi_m_dma_transfer+0xdc>
		_dma_set_source_address(tx_ch, &regs->dummy_byte);
    b90a:	f10a 010e 	add.w	r1, sl, #14
    b90e:	4620      	mov	r0, r4
    b910:	4b0c      	ldr	r3, [pc, #48]	; (b944 <_spi_m_dma_transfer+0x140>)
    b912:	4798      	blx	r3
	return (uint32_t) & (((Sercom *)hw)->SPI.DATA);
    b914:	6829      	ldr	r1, [r5, #0]
		_dma_set_destination_address(tx_ch, (void *)_spi_m_get_destination_for_dma(dev->prvt));
    b916:	3128      	adds	r1, #40	; 0x28
    b918:	4620      	mov	r0, r4
    b91a:	4b0b      	ldr	r3, [pc, #44]	; (b948 <_spi_m_dma_transfer+0x144>)
    b91c:	4798      	blx	r3
		_dma_srcinc_enable(tx_ch, false);
    b91e:	2100      	movs	r1, #0
    b920:	4620      	mov	r0, r4
    b922:	4b0c      	ldr	r3, [pc, #48]	; (b954 <_spi_m_dma_transfer+0x150>)
    b924:	4798      	blx	r3
		_dma_set_data_amount(tx_ch, length);
    b926:	4641      	mov	r1, r8
    b928:	4620      	mov	r0, r4
    b92a:	4b08      	ldr	r3, [pc, #32]	; (b94c <_spi_m_dma_transfer+0x148>)
    b92c:	4798      	blx	r3
    b92e:	e7c3      	b.n	b8b8 <_spi_m_dma_transfer+0xb4>
    b930:	0000a505 	.word	0x0000a505
    b934:	0000a725 	.word	0x0000a725
    b938:	0000a711 	.word	0x0000a711
    b93c:	000116cc 	.word	0x000116cc
    b940:	0000942d 	.word	0x0000942d
    b944:	00009c05 	.word	0x00009c05
    b948:	00009bf5 	.word	0x00009bf5
    b94c:	00009c31 	.word	0x00009c31
    b950:	00009c89 	.word	0x00009c89
    b954:	00009c15 	.word	0x00009c15
    b958:	000116a8 	.word	0x000116a8

0000b95c <_delay_init>:
 * \brief Initialize system time module
 */
void _system_time_init(void *const hw)
{
	(void)hw;
	SysTick->LOAD = (0xFFFFFF << SysTick_LOAD_RELOAD_Pos);
    b95c:	4b03      	ldr	r3, [pc, #12]	; (b96c <_delay_init+0x10>)
    b95e:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
    b962:	605a      	str	r2, [r3, #4]
	SysTick->CTRL = (1 << SysTick_CTRL_ENABLE_Pos) | (CONF_SYSTICK_TICKINT << SysTick_CTRL_TICKINT_Pos)
    b964:	2205      	movs	r2, #5
    b966:	601a      	str	r2, [r3, #0]
    b968:	4770      	bx	lr
    b96a:	bf00      	nop
    b96c:	e000e010 	.word	0xe000e010

0000b970 <_delay_cycles>:
 * \brief Delay loop to delay n number of cycles
 */
void _delay_cycles(void *const hw, uint32_t cycles)
{
	(void)hw;
	uint8_t  n   = cycles >> 24;
    b970:	0e0b      	lsrs	r3, r1, #24
	uint32_t buf = cycles;

	while (n--) {
    b972:	b303      	cbz	r3, b9b6 <_delay_cycles+0x46>
{
    b974:	b430      	push	{r4, r5}
    b976:	1e5d      	subs	r5, r3, #1
    b978:	b2ed      	uxtb	r5, r5
	while (n--) {
    b97a:	4628      	mov	r0, r5
		SysTick->LOAD = 0xFFFFFF;
    b97c:	4a12      	ldr	r2, [pc, #72]	; (b9c8 <_delay_cycles+0x58>)
    b97e:	f06f 447f 	mvn.w	r4, #4278190080	; 0xff000000
    b982:	6054      	str	r4, [r2, #4]
		SysTick->VAL  = 0xFFFFFF;
    b984:	6094      	str	r4, [r2, #8]
		while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    b986:	6813      	ldr	r3, [r2, #0]
    b988:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    b98c:	d0fb      	beq.n	b986 <_delay_cycles+0x16>
	while (n--) {
    b98e:	3801      	subs	r0, #1
    b990:	b2c0      	uxtb	r0, r0
    b992:	28ff      	cmp	r0, #255	; 0xff
    b994:	d1f5      	bne.n	b982 <_delay_cycles+0x12>
    b996:	eba5 6505 	sub.w	r5, r5, r5, lsl #24
    b99a:	f101 417f 	add.w	r1, r1, #4278190080	; 0xff000000
    b99e:	3101      	adds	r1, #1
    b9a0:	4429      	add	r1, r5
			;
		buf -= 0xFFFFFF;
	}

	SysTick->LOAD = buf;
    b9a2:	4b09      	ldr	r3, [pc, #36]	; (b9c8 <_delay_cycles+0x58>)
    b9a4:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    b9a6:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    b9a8:	461a      	mov	r2, r3
    b9aa:	6813      	ldr	r3, [r2, #0]
    b9ac:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    b9b0:	d0fb      	beq.n	b9aa <_delay_cycles+0x3a>
		;
}
    b9b2:	bc30      	pop	{r4, r5}
    b9b4:	4770      	bx	lr
	SysTick->LOAD = buf;
    b9b6:	4b04      	ldr	r3, [pc, #16]	; (b9c8 <_delay_cycles+0x58>)
    b9b8:	6059      	str	r1, [r3, #4]
	SysTick->VAL  = buf;
    b9ba:	6099      	str	r1, [r3, #8]
	while (!(SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk))
    b9bc:	461a      	mov	r2, r3
    b9be:	6813      	ldr	r3, [r2, #0]
    b9c0:	f413 3f80 	tst.w	r3, #65536	; 0x10000
    b9c4:	d0fb      	beq.n	b9be <_delay_cycles+0x4e>
    b9c6:	4770      	bx	lr
    b9c8:	e000e010 	.word	0xe000e010

0000b9cc <_tc_timer_start>:
/**
 * \brief Start hardware timer
 */
void _tc_timer_start(struct _timer_device *const device)
{
	hri_tc_set_CTRLA_ENABLE_bit(device->hw);
    b9cc:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_set_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_ENABLE;
    b9ce:	6813      	ldr	r3, [r2, #0]
    b9d0:	f043 0302 	orr.w	r3, r3, #2
    b9d4:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b9d6:	6913      	ldr	r3, [r2, #16]
    b9d8:	f013 0f03 	tst.w	r3, #3
    b9dc:	d1fb      	bne.n	b9d6 <_tc_timer_start+0xa>
}
    b9de:	4770      	bx	lr

0000b9e0 <_tc_timer_stop>:
/**
 * \brief Stop hardware timer
 */
void _tc_timer_stop(struct _timer_device *const device)
{
	hri_tc_clear_CTRLA_ENABLE_bit(device->hw);
    b9e0:	68c2      	ldr	r2, [r0, #12]
}

static inline void hri_tc_clear_CTRLA_ENABLE_bit(const void *const hw)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    b9e2:	6813      	ldr	r3, [r2, #0]
    b9e4:	f023 0302 	bic.w	r3, r3, #2
    b9e8:	6013      	str	r3, [r2, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    b9ea:	6913      	ldr	r3, [r2, #16]
    b9ec:	f013 0f03 	tst.w	r3, #3
    b9f0:	d1fb      	bne.n	b9ea <_tc_timer_stop+0xa>
}
    b9f2:	4770      	bx	lr

0000b9f4 <_tc_timer_set_period>:
/**
 * \brief Set timer period
 */
void _tc_timer_set_period(struct _timer_device *const device, const uint32_t clock_cycles)
{
	void *const hw = device->hw;
    b9f4:	68c3      	ldr	r3, [r0, #12]
}

static inline hri_tc_ctrla_reg_t hri_tc_read_CTRLA_MODE_bf(const void *const hw)
{
	uint32_t tmp;
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    b9f6:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    b9f8:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    b9fc:	2a02      	cmp	r2, #2
    b9fe:	d00a      	beq.n	ba16 <_tc_timer_set_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    ba00:	681a      	ldr	r2, [r3, #0]
		hri_tccount32_write_CC_reg(hw, 0, clock_cycles);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    ba02:	f012 0f0c 	tst.w	r2, #12
    ba06:	d10c      	bne.n	ba22 <_tc_timer_set_period+0x2e>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)clock_cycles);
    ba08:	b289      	uxth	r1, r1
}

static inline void hri_tccount16_write_CC_reg(const void *const hw, uint8_t index, hri_tccount16_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    ba0a:	8399      	strh	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ba0c:	691a      	ldr	r2, [r3, #16]
    ba0e:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    ba12:	d1fb      	bne.n	ba0c <_tc_timer_set_period+0x18>
    ba14:	4770      	bx	lr
}

static inline void hri_tccount32_write_CC_reg(const void *const hw, uint8_t index, hri_tccount32_cc_reg_t data)
{
	TC_CRITICAL_SECTION_ENTER();
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    ba16:	61d9      	str	r1, [r3, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ba18:	691a      	ldr	r2, [r3, #16]
    ba1a:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    ba1e:	d1fb      	bne.n	ba18 <_tc_timer_set_period+0x24>
    ba20:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    ba22:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    ba24:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    ba28:	2a01      	cmp	r2, #1
    ba2a:	d000      	beq.n	ba2e <_tc_timer_set_period+0x3a>
    ba2c:	4770      	bx	lr
		hri_tccount8_write_PER_reg(hw, clock_cycles);
    ba2e:	b2c9      	uxtb	r1, r1
	((Tc *)hw)->COUNT8.PER.reg = data;
    ba30:	76d9      	strb	r1, [r3, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ba32:	691a      	ldr	r2, [r3, #16]
    ba34:	f012 0f20 	tst.w	r2, #32
    ba38:	d1fb      	bne.n	ba32 <_tc_timer_set_period+0x3e>
    ba3a:	e7f7      	b.n	ba2c <_tc_timer_set_period+0x38>

0000ba3c <_tc_timer_get_period>:
/**
 * \brief Retrieve timer period
 */
uint32_t _tc_timer_get_period(const struct _timer_device *const device)
{
	void *const hw = device->hw;
    ba3c:	68c3      	ldr	r3, [r0, #12]
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    ba3e:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    ba40:	f3c2 0281 	ubfx	r2, r2, #2, #2

	if (TC_CTRLA_MODE_COUNT32_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    ba44:	2a02      	cmp	r2, #2
    ba46:	d00a      	beq.n	ba5e <_tc_timer_get_period+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    ba48:	681a      	ldr	r2, [r3, #0]
		return hri_tccount32_read_CC_reg(hw, 0);
	} else if (TC_CTRLA_MODE_COUNT16_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    ba4a:	f012 0f0c 	tst.w	r2, #12
    ba4e:	d10c      	bne.n	ba6a <_tc_timer_get_period+0x2e>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ba50:	691a      	ldr	r2, [r3, #16]
    ba52:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    ba56:	d1fb      	bne.n	ba50 <_tc_timer_get_period+0x14>
	return ((Tc *)hw)->COUNT16.CC[index].reg;
    ba58:	8b98      	ldrh	r0, [r3, #28]
    ba5a:	b280      	uxth	r0, r0
		return hri_tccount16_read_CC_reg(hw, 0);
    ba5c:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ba5e:	691a      	ldr	r2, [r3, #16]
    ba60:	f012 0fc0 	tst.w	r2, #192	; 0xc0
    ba64:	d1fb      	bne.n	ba5e <_tc_timer_get_period+0x22>
}

static inline hri_tccount32_cc_reg_t hri_tccount32_read_CC_reg(const void *const hw, uint8_t index)
{
	hri_tc_wait_for_sync(hw, TC_SYNCBUSY_CC0 | TC_SYNCBUSY_CC1);
	return ((Tc *)hw)->COUNT32.CC[index].reg;
    ba66:	69d8      	ldr	r0, [r3, #28]
		return hri_tccount32_read_CC_reg(hw, 0);
    ba68:	4770      	bx	lr
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    ba6a:	681a      	ldr	r2, [r3, #0]
	tmp = (tmp & TC_CTRLA_MODE_Msk) >> TC_CTRLA_MODE_Pos;
    ba6c:	f3c2 0281 	ubfx	r2, r2, #2, #2
	} else if (TC_CTRLA_MODE_COUNT8_Val == hri_tc_read_CTRLA_MODE_bf(hw)) {
    ba70:	2a01      	cmp	r2, #1
    ba72:	d001      	beq.n	ba78 <_tc_timer_get_period+0x3c>
		return hri_tccount8_read_PER_reg(hw);
	}

	return 0;
    ba74:	2000      	movs	r0, #0
}
    ba76:	4770      	bx	lr
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ba78:	691a      	ldr	r2, [r3, #16]
    ba7a:	f012 0f20 	tst.w	r2, #32
    ba7e:	d1fb      	bne.n	ba78 <_tc_timer_get_period+0x3c>
	return ((Tc *)hw)->COUNT8.PER.reg;
    ba80:	7ed8      	ldrb	r0, [r3, #27]
    ba82:	b2c0      	uxtb	r0, r0
		return hri_tccount8_read_PER_reg(hw);
    ba84:	4770      	bx	lr

0000ba86 <_tc_timer_is_started>:
/**
 * \brief Check if timer is running
 */
bool _tc_timer_is_started(const struct _timer_device *const device)
{
	return hri_tc_get_CTRLA_ENABLE_bit(device->hw);
    ba86:	68c2      	ldr	r2, [r0, #12]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    ba88:	6913      	ldr	r3, [r2, #16]
    ba8a:	f013 0f03 	tst.w	r3, #3
    ba8e:	d1fb      	bne.n	ba88 <_tc_timer_is_started+0x2>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    ba90:	6810      	ldr	r0, [r2, #0]
}
    ba92:	f3c0 0040 	ubfx	r0, r0, #1, #1
    ba96:	4770      	bx	lr

0000ba98 <tc_interrupt_handler>:
 * \internal TC interrupt handler for Timer
 *
 * \param[in] instance TC instance number
 */
static void tc_interrupt_handler(struct _timer_device *device)
{
    ba98:	b508      	push	{r3, lr}
	void *const hw = device->hw;
    ba9a:	68c3      	ldr	r3, [r0, #12]
	return (((Tc *)hw)->COUNT16.INTFLAG.reg & TC_INTFLAG_OVF) >> TC_INTFLAG_OVF_Pos;
    ba9c:	7a9a      	ldrb	r2, [r3, #10]

	if (hri_tc_get_interrupt_OVF_bit(hw)) {
    ba9e:	f012 0f01 	tst.w	r2, #1
    baa2:	d100      	bne.n	baa6 <tc_interrupt_handler+0xe>
    baa4:	bd08      	pop	{r3, pc}
	((Tc *)hw)->COUNT16.INTFLAG.reg = TC_INTFLAG_OVF;
    baa6:	2201      	movs	r2, #1
    baa8:	729a      	strb	r2, [r3, #10]
		hri_tc_clear_interrupt_OVF_bit(hw);
		device->timer_cb.period_expired(device);
    baaa:	6803      	ldr	r3, [r0, #0]
    baac:	4798      	blx	r3
	}
}
    baae:	e7f9      	b.n	baa4 <tc_interrupt_handler+0xc>

0000bab0 <get_tc_index>:
 * \param[in] hw The pointer to hardware instance
 *
 * \return The index of TC configuration
 */
static int8_t get_tc_index(const void *const hw)
{
    bab0:	b570      	push	{r4, r5, r6, lr}
    bab2:	b088      	sub	sp, #32
    bab4:	4606      	mov	r6, r0
 * \param[in] hw The pointer to hardware instance
 */
static inline uint8_t _get_hardware_offset(const void *const hw)
{
	/* List of available TC modules. */
	Tc *const tc_modules[TC_INST_NUM] = TC_INSTS;
    bab6:	466c      	mov	r4, sp
    bab8:	4d19      	ldr	r5, [pc, #100]	; (bb20 <get_tc_index+0x70>)
    baba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
    babc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
    babe:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
    bac2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	/* Find index for TC instance. */
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    bac6:	9b00      	ldr	r3, [sp, #0]
    bac8:	42b3      	cmp	r3, r6
    baca:	d00c      	beq.n	bae6 <get_tc_index+0x36>
    bacc:	4630      	mov	r0, r6
    bace:	aa01      	add	r2, sp, #4
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    bad0:	2301      	movs	r3, #1
		if ((uint32_t)hw == (uint32_t)tc_modules[i]) {
    bad2:	f852 1b04 	ldr.w	r1, [r2], #4
    bad6:	4281      	cmp	r1, r0
    bad8:	d006      	beq.n	bae8 <get_tc_index+0x38>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    bada:	3301      	adds	r3, #1
    badc:	2b08      	cmp	r3, #8
    bade:	d1f8      	bne.n	bad2 <get_tc_index+0x22>
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    bae0:	2000      	movs	r0, #0
			return i;
    bae2:	b240      	sxtb	r0, r0
    bae4:	e013      	b.n	bb0e <get_tc_index+0x5e>
	for (uint32_t i = 0; i < TC_INST_NUM; i++) {
    bae6:	2300      	movs	r3, #0
		if (_tcs[i].number == index) {
    bae8:	f013 03ff 	ands.w	r3, r3, #255	; 0xff
    baec:	d015      	beq.n	bb1a <get_tc_index+0x6a>
    baee:	2b01      	cmp	r3, #1
    baf0:	d00f      	beq.n	bb12 <get_tc_index+0x62>
    baf2:	2b02      	cmp	r3, #2
    baf4:	d00f      	beq.n	bb16 <get_tc_index+0x66>
    baf6:	2b03      	cmp	r3, #3
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    baf8:	bf08      	it	eq
    bafa:	2003      	moveq	r0, #3
		if (_tcs[i].number == index) {
    bafc:	d0f1      	beq.n	bae2 <get_tc_index+0x32>
	ASSERT(false);
    bafe:	f240 1267 	movw	r2, #359	; 0x167
    bb02:	4908      	ldr	r1, [pc, #32]	; (bb24 <get_tc_index+0x74>)
    bb04:	2000      	movs	r0, #0
    bb06:	4b08      	ldr	r3, [pc, #32]	; (bb28 <get_tc_index+0x78>)
    bb08:	4798      	blx	r3
	return -1;
    bb0a:	f04f 30ff 	mov.w	r0, #4294967295
}
    bb0e:	b008      	add	sp, #32
    bb10:	bd70      	pop	{r4, r5, r6, pc}
	for (i = 0; i < ARRAY_SIZE(_tcs); i++) {
    bb12:	2001      	movs	r0, #1
    bb14:	e7e5      	b.n	bae2 <get_tc_index+0x32>
    bb16:	2002      	movs	r0, #2
    bb18:	e7e3      	b.n	bae2 <get_tc_index+0x32>
    bb1a:	2000      	movs	r0, #0
    bb1c:	e7e1      	b.n	bae2 <get_tc_index+0x32>
    bb1e:	bf00      	nop
    bb20:	000116e8 	.word	0x000116e8
    bb24:	00011758 	.word	0x00011758
    bb28:	0000942d 	.word	0x0000942d

0000bb2c <_tc_timer_init>:
{
    bb2c:	b570      	push	{r4, r5, r6, lr}
    bb2e:	4606      	mov	r6, r0
    bb30:	460c      	mov	r4, r1
	int8_t i = get_tc_index(hw);
    bb32:	4608      	mov	r0, r1
    bb34:	4b71      	ldr	r3, [pc, #452]	; (bcfc <_tc_timer_init+0x1d0>)
    bb36:	4798      	blx	r3
    bb38:	4605      	mov	r5, r0
	device->hw = hw;
    bb3a:	60f4      	str	r4, [r6, #12]
	ASSERT(ARRAY_SIZE(_tcs));
    bb3c:	22a0      	movs	r2, #160	; 0xa0
    bb3e:	4970      	ldr	r1, [pc, #448]	; (bd00 <_tc_timer_init+0x1d4>)
    bb40:	2001      	movs	r0, #1
    bb42:	4b70      	ldr	r3, [pc, #448]	; (bd04 <_tc_timer_init+0x1d8>)
    bb44:	4798      	blx	r3
	return ((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg;
    bb46:	6923      	ldr	r3, [r4, #16]
	if (!hri_tc_is_syncing(hw, TC_SYNCBUSY_SWRST)) {
    bb48:	f013 0f01 	tst.w	r3, #1
    bb4c:	d119      	bne.n	bb82 <_tc_timer_init+0x56>
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    bb4e:	6923      	ldr	r3, [r4, #16]
    bb50:	f013 0f03 	tst.w	r3, #3
    bb54:	d1fb      	bne.n	bb4e <_tc_timer_init+0x22>
	tmp = ((Tc *)hw)->COUNT16.CTRLA.reg;
    bb56:	6823      	ldr	r3, [r4, #0]
		if (hri_tc_get_CTRLA_reg(hw, TC_CTRLA_ENABLE)) {
    bb58:	f013 0f02 	tst.w	r3, #2
    bb5c:	d00b      	beq.n	bb76 <_tc_timer_init+0x4a>
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    bb5e:	6823      	ldr	r3, [r4, #0]
    bb60:	f023 0302 	bic.w	r3, r3, #2
    bb64:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    bb66:	6923      	ldr	r3, [r4, #16]
    bb68:	f013 0f03 	tst.w	r3, #3
    bb6c:	d1fb      	bne.n	bb66 <_tc_timer_init+0x3a>
    bb6e:	6923      	ldr	r3, [r4, #16]
    bb70:	f013 0f02 	tst.w	r3, #2
    bb74:	d1fb      	bne.n	bb6e <_tc_timer_init+0x42>
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    bb76:	2301      	movs	r3, #1
    bb78:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    bb7a:	6923      	ldr	r3, [r4, #16]
    bb7c:	f013 0f03 	tst.w	r3, #3
    bb80:	d1fb      	bne.n	bb7a <_tc_timer_init+0x4e>
    bb82:	6923      	ldr	r3, [r4, #16]
    bb84:	f013 0f01 	tst.w	r3, #1
    bb88:	d1fb      	bne.n	bb82 <_tc_timer_init+0x56>
	hri_tc_write_CTRLA_reg(hw, _tcs[i].ctrl_a);
    bb8a:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    bb8e:	4a5e      	ldr	r2, [pc, #376]	; (bd08 <_tc_timer_init+0x1dc>)
    bb90:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    bb94:	6a5a      	ldr	r2, [r3, #36]	; 0x24
	((Tc *)hw)->COUNT16.CTRLA.reg = data;
    bb96:	6022      	str	r2, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    bb98:	6923      	ldr	r3, [r4, #16]
    bb9a:	f013 0f03 	tst.w	r3, #3
    bb9e:	d1fb      	bne.n	bb98 <_tc_timer_init+0x6c>
	hri_tc_write_DBGCTRL_reg(hw, _tcs[i].dbg_ctrl);
    bba0:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    bba4:	4958      	ldr	r1, [pc, #352]	; (bd08 <_tc_timer_init+0x1dc>)
    bba6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    bbaa:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
	((Tc *)hw)->COUNT16.DBGCTRL.reg = data;
    bbae:	73e1      	strb	r1, [r4, #15]
	hri_tc_write_EVCTRL_reg(hw, _tcs[i].event_ctrl);
    bbb0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
	((Tc *)hw)->COUNT16.EVCTRL.reg = data;
    bbb2:	80e3      	strh	r3, [r4, #6]
	((Tc *)hw)->COUNT16.WAVE.reg = data;
    bbb4:	2301      	movs	r3, #1
    bbb6:	7323      	strb	r3, [r4, #12]
	if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT32) {
    bbb8:	f002 020c 	and.w	r2, r2, #12
    bbbc:	2a08      	cmp	r2, #8
    bbbe:	d056      	beq.n	bc6e <_tc_timer_init+0x142>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT16) {
    bbc0:	2a00      	cmp	r2, #0
    bbc2:	d16b      	bne.n	bc9c <_tc_timer_init+0x170>
		hri_tccount16_write_CC_reg(hw, 0, (uint16_t)_tcs[i].cc0);
    bbc4:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    bbc8:	4a4f      	ldr	r2, [pc, #316]	; (bd08 <_tc_timer_init+0x1dc>)
    bbca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    bbce:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    bbd0:	83a3      	strh	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    bbd2:	6923      	ldr	r3, [r4, #16]
    bbd4:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    bbd8:	d1fb      	bne.n	bbd2 <_tc_timer_init+0xa6>
		hri_tccount16_write_CC_reg(hw, 1, (uint16_t)_tcs[i].cc1);
    bbda:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    bbde:	4a4a      	ldr	r2, [pc, #296]	; (bd08 <_tc_timer_init+0x1dc>)
    bbe0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    bbe4:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT16.CC[index].reg = data;
    bbe6:	83e3      	strh	r3, [r4, #30]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    bbe8:	6923      	ldr	r3, [r4, #16]
    bbea:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    bbee:	d1fb      	bne.n	bbe8 <_tc_timer_init+0xbc>
	((Tc *)hw)->COUNT16.INTENSET.reg = TC_INTENSET_OVF;
    bbf0:	2301      	movs	r3, #1
    bbf2:	7263      	strb	r3, [r4, #9]
	if (hw == TC0) {
    bbf4:	4b45      	ldr	r3, [pc, #276]	; (bd0c <_tc_timer_init+0x1e0>)
    bbf6:	429c      	cmp	r4, r3
    bbf8:	d077      	beq.n	bcea <_tc_timer_init+0x1be>
	if (hw == TC1) {
    bbfa:	4b45      	ldr	r3, [pc, #276]	; (bd10 <_tc_timer_init+0x1e4>)
    bbfc:	429c      	cmp	r4, r3
    bbfe:	d077      	beq.n	bcf0 <_tc_timer_init+0x1c4>
	if (hw == TC2) {
    bc00:	4b44      	ldr	r3, [pc, #272]	; (bd14 <_tc_timer_init+0x1e8>)
    bc02:	429c      	cmp	r4, r3
    bc04:	d077      	beq.n	bcf6 <_tc_timer_init+0x1ca>
	if (hw == TC3) {
    bc06:	4b44      	ldr	r3, [pc, #272]	; (bd18 <_tc_timer_init+0x1ec>)
    bc08:	429c      	cmp	r4, r3
		_tc3_dev = (struct _timer_device *)dev;
    bc0a:	bf04      	itt	eq
    bc0c:	4b43      	ldreq	r3, [pc, #268]	; (bd1c <_tc_timer_init+0x1f0>)
    bc0e:	60de      	streq	r6, [r3, #12]
	NVIC_DisableIRQ(_tcs[i].irq);
    bc10:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    bc14:	4a3c      	ldr	r2, [pc, #240]	; (bd08 <_tc_timer_init+0x1dc>)
    bc16:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    bc1a:	f9b3 3022 	ldrsh.w	r3, [r3, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    bc1e:	2b00      	cmp	r3, #0
    bc20:	db23      	blt.n	bc6a <_tc_timer_init+0x13e>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    bc22:	095a      	lsrs	r2, r3, #5
    bc24:	f003 031f 	and.w	r3, r3, #31
    bc28:	2101      	movs	r1, #1
    bc2a:	fa01 f303 	lsl.w	r3, r1, r3
    bc2e:	3220      	adds	r2, #32
    bc30:	493b      	ldr	r1, [pc, #236]	; (bd20 <_tc_timer_init+0x1f4>)
    bc32:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    bc36:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    bc3a:	f3bf 8f6f 	isb	sy
	NVIC_ClearPendingIRQ(_tcs[i].irq);
    bc3e:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    bc42:	4b31      	ldr	r3, [pc, #196]	; (bd08 <_tc_timer_init+0x1dc>)
    bc44:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    bc48:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    bc4c:	2b00      	cmp	r3, #0
    bc4e:	db0c      	blt.n	bc6a <_tc_timer_init+0x13e>
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    bc50:	0959      	lsrs	r1, r3, #5
    bc52:	f003 031f 	and.w	r3, r3, #31
    bc56:	2201      	movs	r2, #1
    bc58:	fa02 f303 	lsl.w	r3, r2, r3
    bc5c:	4a30      	ldr	r2, [pc, #192]	; (bd20 <_tc_timer_init+0x1f4>)
    bc5e:	f101 0060 	add.w	r0, r1, #96	; 0x60
    bc62:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    bc66:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
}
    bc6a:	2000      	movs	r0, #0
    bc6c:	bd70      	pop	{r4, r5, r6, pc}
		hri_tccount32_write_CC_reg(hw, 0, _tcs[i].cc0);
    bc6e:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    bc72:	4a25      	ldr	r2, [pc, #148]	; (bd08 <_tc_timer_init+0x1dc>)
    bc74:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    bc78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    bc7a:	61e3      	str	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    bc7c:	6923      	ldr	r3, [r4, #16]
    bc7e:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    bc82:	d1fb      	bne.n	bc7c <_tc_timer_init+0x150>
		hri_tccount32_write_CC_reg(hw, 1, _tcs[i].cc1);
    bc84:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    bc88:	4a1f      	ldr	r2, [pc, #124]	; (bd08 <_tc_timer_init+0x1dc>)
    bc8a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    bc8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT32.CC[index].reg = data;
    bc90:	6223      	str	r3, [r4, #32]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    bc92:	6923      	ldr	r3, [r4, #16]
    bc94:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    bc98:	d1fb      	bne.n	bc92 <_tc_timer_init+0x166>
    bc9a:	e7a9      	b.n	bbf0 <_tc_timer_init+0xc4>
	} else if ((_tcs[i].ctrl_a & TC_CTRLA_MODE_Msk) == TC_CTRLA_MODE_COUNT8) {
    bc9c:	2a04      	cmp	r2, #4
    bc9e:	d1a7      	bne.n	bbf0 <_tc_timer_init+0xc4>
		hri_tccount8_write_CC_reg(hw, 0, (uint8_t)_tcs[i].cc0);
    bca0:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    bca4:	4a18      	ldr	r2, [pc, #96]	; (bd08 <_tc_timer_init+0x1dc>)
    bca6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    bcaa:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    bcae:	7723      	strb	r3, [r4, #28]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    bcb0:	6923      	ldr	r3, [r4, #16]
    bcb2:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    bcb6:	d1fb      	bne.n	bcb0 <_tc_timer_init+0x184>
		hri_tccount8_write_CC_reg(hw, 1, (uint8_t)_tcs[i].cc1);
    bcb8:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    bcbc:	4a12      	ldr	r2, [pc, #72]	; (bd08 <_tc_timer_init+0x1dc>)
    bcbe:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    bcc2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
	((Tc *)hw)->COUNT8.CC[index].reg = data;
    bcc6:	7763      	strb	r3, [r4, #29]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    bcc8:	6923      	ldr	r3, [r4, #16]
    bcca:	f013 0fc0 	tst.w	r3, #192	; 0xc0
    bcce:	d1fb      	bne.n	bcc8 <_tc_timer_init+0x19c>
		hri_tccount8_write_PER_reg(hw, _tcs[i].per);
    bcd0:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    bcd4:	4a0c      	ldr	r2, [pc, #48]	; (bd08 <_tc_timer_init+0x1dc>)
    bcd6:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    bcda:	f893 302b 	ldrb.w	r3, [r3, #43]	; 0x2b
	((Tc *)hw)->COUNT8.PER.reg = data;
    bcde:	76e3      	strb	r3, [r4, #27]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    bce0:	6923      	ldr	r3, [r4, #16]
    bce2:	f013 0f20 	tst.w	r3, #32
    bce6:	d1fb      	bne.n	bce0 <_tc_timer_init+0x1b4>
    bce8:	e782      	b.n	bbf0 <_tc_timer_init+0xc4>
		_tc0_dev = (struct _timer_device *)dev;
    bcea:	4b0c      	ldr	r3, [pc, #48]	; (bd1c <_tc_timer_init+0x1f0>)
    bcec:	601e      	str	r6, [r3, #0]
    bcee:	e78a      	b.n	bc06 <_tc_timer_init+0xda>
		_tc1_dev = (struct _timer_device *)dev;
    bcf0:	4b0a      	ldr	r3, [pc, #40]	; (bd1c <_tc_timer_init+0x1f0>)
    bcf2:	605e      	str	r6, [r3, #4]
    bcf4:	e78c      	b.n	bc10 <_tc_timer_init+0xe4>
		_tc2_dev = (struct _timer_device *)dev;
    bcf6:	4b09      	ldr	r3, [pc, #36]	; (bd1c <_tc_timer_init+0x1f0>)
    bcf8:	609e      	str	r6, [r3, #8]
    bcfa:	e789      	b.n	bc10 <_tc_timer_init+0xe4>
    bcfc:	0000bab1 	.word	0x0000bab1
    bd00:	00011758 	.word	0x00011758
    bd04:	0000942d 	.word	0x0000942d
    bd08:	000116e8 	.word	0x000116e8
    bd0c:	40003800 	.word	0x40003800
    bd10:	40003c00 	.word	0x40003c00
    bd14:	4101a000 	.word	0x4101a000
    bd18:	4101c000 	.word	0x4101c000
    bd1c:	20000b24 	.word	0x20000b24
    bd20:	e000e100 	.word	0xe000e100

0000bd24 <_tc_timer_deinit>:
{
    bd24:	b538      	push	{r3, r4, r5, lr}
	void *const hw = device->hw;
    bd26:	68c4      	ldr	r4, [r0, #12]
	int8_t      i  = get_tc_index(hw);
    bd28:	4620      	mov	r0, r4
    bd2a:	4b18      	ldr	r3, [pc, #96]	; (bd8c <_tc_timer_deinit+0x68>)
    bd2c:	4798      	blx	r3
    bd2e:	4605      	mov	r5, r0
	ASSERT(ARRAY_SIZE(_tcs));
    bd30:	22cd      	movs	r2, #205	; 0xcd
    bd32:	4917      	ldr	r1, [pc, #92]	; (bd90 <_tc_timer_deinit+0x6c>)
    bd34:	2001      	movs	r0, #1
    bd36:	4b17      	ldr	r3, [pc, #92]	; (bd94 <_tc_timer_deinit+0x70>)
    bd38:	4798      	blx	r3
	NVIC_DisableIRQ(_tcs[i].irq);
    bd3a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    bd3e:	4b16      	ldr	r3, [pc, #88]	; (bd98 <_tc_timer_deinit+0x74>)
    bd40:	eb03 0585 	add.w	r5, r3, r5, lsl #2
    bd44:	f9b5 3022 	ldrsh.w	r3, [r5, #34]	; 0x22
  if ((int32_t)(IRQn) >= 0)
    bd48:	2b00      	cmp	r3, #0
    bd4a:	db0d      	blt.n	bd68 <_tc_timer_deinit+0x44>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    bd4c:	095a      	lsrs	r2, r3, #5
    bd4e:	f003 031f 	and.w	r3, r3, #31
    bd52:	2101      	movs	r1, #1
    bd54:	fa01 f303 	lsl.w	r3, r1, r3
    bd58:	3220      	adds	r2, #32
    bd5a:	4910      	ldr	r1, [pc, #64]	; (bd9c <_tc_timer_deinit+0x78>)
    bd5c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
    bd60:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
    bd64:	f3bf 8f6f 	isb	sy
	((Tc *)hw)->COUNT16.CTRLA.reg &= ~TC_CTRLA_ENABLE;
    bd68:	6823      	ldr	r3, [r4, #0]
    bd6a:	f023 0302 	bic.w	r3, r3, #2
    bd6e:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    bd70:	6923      	ldr	r3, [r4, #16]
    bd72:	f013 0f03 	tst.w	r3, #3
    bd76:	d1fb      	bne.n	bd70 <_tc_timer_deinit+0x4c>
	((Tc *)hw)->COUNT16.CTRLA.reg |= TC_CTRLA_SWRST;
    bd78:	6823      	ldr	r3, [r4, #0]
    bd7a:	f043 0301 	orr.w	r3, r3, #1
    bd7e:	6023      	str	r3, [r4, #0]
	while (((Tc *)hw)->COUNT8.SYNCBUSY.reg & reg) {
    bd80:	6923      	ldr	r3, [r4, #16]
    bd82:	f013 0f01 	tst.w	r3, #1
    bd86:	d1fb      	bne.n	bd80 <_tc_timer_deinit+0x5c>
}
    bd88:	bd38      	pop	{r3, r4, r5, pc}
    bd8a:	bf00      	nop
    bd8c:	0000bab1 	.word	0x0000bab1
    bd90:	00011758 	.word	0x00011758
    bd94:	0000942d 	.word	0x0000942d
    bd98:	000116e8 	.word	0x000116e8
    bd9c:	e000e100 	.word	0xe000e100

0000bda0 <_tc_timer_set_irq>:
{
    bda0:	b510      	push	{r4, lr}
	int8_t      i  = get_tc_index(hw);
    bda2:	68c0      	ldr	r0, [r0, #12]
    bda4:	4b09      	ldr	r3, [pc, #36]	; (bdcc <_tc_timer_set_irq+0x2c>)
    bda6:	4798      	blx	r3
    bda8:	4604      	mov	r4, r0
	ASSERT(ARRAY_SIZE(_tcs));
    bdaa:	f44f 7291 	mov.w	r2, #290	; 0x122
    bdae:	4908      	ldr	r1, [pc, #32]	; (bdd0 <_tc_timer_set_irq+0x30>)
    bdb0:	2001      	movs	r0, #1
    bdb2:	4b08      	ldr	r3, [pc, #32]	; (bdd4 <_tc_timer_set_irq+0x34>)
    bdb4:	4798      	blx	r3
	_irq_set(_tcs[i].irq);
    bdb6:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    bdba:	4b07      	ldr	r3, [pc, #28]	; (bdd8 <_tc_timer_set_irq+0x38>)
    bdbc:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    bdc0:	f894 0022 	ldrb.w	r0, [r4, #34]	; 0x22
    bdc4:	4b05      	ldr	r3, [pc, #20]	; (bddc <_tc_timer_set_irq+0x3c>)
    bdc6:	4798      	blx	r3
    bdc8:	bd10      	pop	{r4, pc}
    bdca:	bf00      	nop
    bdcc:	0000bab1 	.word	0x0000bab1
    bdd0:	00011758 	.word	0x00011758
    bdd4:	0000942d 	.word	0x0000942d
    bdd8:	000116e8 	.word	0x000116e8
    bddc:	000099c1 	.word	0x000099c1

0000bde0 <_tc_get_timer>:
}
    bde0:	4800      	ldr	r0, [pc, #0]	; (bde4 <_tc_get_timer+0x4>)
    bde2:	4770      	bx	lr
    bde4:	20000368 	.word	0x20000368

0000bde8 <TC0_Handler>:
{
    bde8:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc0_dev);
    bdea:	4b02      	ldr	r3, [pc, #8]	; (bdf4 <TC0_Handler+0xc>)
    bdec:	6818      	ldr	r0, [r3, #0]
    bdee:	4b02      	ldr	r3, [pc, #8]	; (bdf8 <TC0_Handler+0x10>)
    bdf0:	4798      	blx	r3
    bdf2:	bd08      	pop	{r3, pc}
    bdf4:	20000b24 	.word	0x20000b24
    bdf8:	0000ba99 	.word	0x0000ba99

0000bdfc <TC1_Handler>:
{
    bdfc:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc1_dev);
    bdfe:	4b02      	ldr	r3, [pc, #8]	; (be08 <TC1_Handler+0xc>)
    be00:	6858      	ldr	r0, [r3, #4]
    be02:	4b02      	ldr	r3, [pc, #8]	; (be0c <TC1_Handler+0x10>)
    be04:	4798      	blx	r3
    be06:	bd08      	pop	{r3, pc}
    be08:	20000b24 	.word	0x20000b24
    be0c:	0000ba99 	.word	0x0000ba99

0000be10 <TC2_Handler>:
{
    be10:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc2_dev);
    be12:	4b02      	ldr	r3, [pc, #8]	; (be1c <TC2_Handler+0xc>)
    be14:	6898      	ldr	r0, [r3, #8]
    be16:	4b02      	ldr	r3, [pc, #8]	; (be20 <TC2_Handler+0x10>)
    be18:	4798      	blx	r3
    be1a:	bd08      	pop	{r3, pc}
    be1c:	20000b24 	.word	0x20000b24
    be20:	0000ba99 	.word	0x0000ba99

0000be24 <TC3_Handler>:
{
    be24:	b508      	push	{r3, lr}
	tc_interrupt_handler(_tc3_dev);
    be26:	4b02      	ldr	r3, [pc, #8]	; (be30 <TC3_Handler+0xc>)
    be28:	68d8      	ldr	r0, [r3, #12]
    be2a:	4b02      	ldr	r3, [pc, #8]	; (be34 <TC3_Handler+0x10>)
    be2c:	4798      	blx	r3
    be2e:	bd08      	pop	{r3, pc}
    be30:	20000b24 	.word	0x20000b24
    be34:	0000ba99 	.word	0x0000ba99

0000be38 <_dummy_func_no_return>:
static bool _dummy_func_no_return(uint32_t unused0, uint32_t unused1)
{
	(void)unused0;
	(void)unused1;
	return false;
}
    be38:	2000      	movs	r0, #0
    be3a:	4770      	bx	lr

0000be3c <_usb_d_dev_handle_setup>:
/**
 * \brief Handles setup received interrupt
 * \param[in] ept Pointer to endpoint information.
 */
static void _usb_d_dev_handle_setup(struct _usb_d_dev_ep *ept)
{
    be3c:	b538      	push	{r3, r4, r5, lr}
	uint8_t epn     = USB_EP_GET_N(ept->ep);
    be3e:	7c83      	ldrb	r3, [r0, #18]
    be40:	f003 030f 	and.w	r3, r3, #15
	bool    is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    be44:	7cc2      	ldrb	r2, [r0, #19]

	if (!is_ctrl) {
    be46:	f002 0107 	and.w	r1, r2, #7
    be4a:	2901      	cmp	r1, #1
    be4c:	d00b      	beq.n	be66 <_usb_d_dev_handle_setup+0x2a>
}

static inline void hri_usbendpoint_clear_EPINTFLAG_reg(const void *const hw, uint8_t submodule_index,
                                                       hri_usbendpoint_epintflag_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    be4e:	015a      	lsls	r2, r3, #5
    be50:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    be54:	2110      	movs	r1, #16
    be56:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	}
}

static inline void hri_usbendpoint_clear_EPINTEN_RXSTP_bit(const void *const hw, uint8_t submodule_index)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = USB_DEVICE_EPINTENSET_RXSTP;
    be5a:	015b      	lsls	r3, r3, #5
    be5c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    be60:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
    be64:	bd38      	pop	{r3, r4, r5, pc}
	}
	/* Control transfer:
	 * SETUP transaction will terminate IN/OUT transaction,
	 * and start new transaction with received SETUP packet.
	 */
	if (_usb_d_dev_ep_is_busy(ept)) {
    be66:	f012 0f40 	tst.w	r2, #64	; 0x40
    be6a:	d00c      	beq.n	be86 <_usb_d_dev_handle_setup+0x4a>
		ept->flags.bits.is_busy = 0;
    be6c:	7cc2      	ldrb	r2, [r0, #19]
    be6e:	f36f 1286 	bfc	r2, #6, #1
    be72:	74c2      	strb	r2, [r0, #19]
    be74:	015a      	lsls	r2, r3, #5
    be76:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    be7a:	2180      	movs	r1, #128	; 0x80
    be7c:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    be80:	2140      	movs	r1, #64	; 0x40
    be82:	f882 1105 	strb.w	r1, [r2, #261]	; 0x105

		/* Stop transfer on either direction. */
		_usbd_ep_set_in_rdy(epn, 1, false);
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	ept->flags.bits.is_stalled = 0;
    be86:	7cc2      	ldrb	r2, [r0, #19]
    be88:	f36f 02c3 	bfc	r2, #3, #1
    be8c:	74c2      	strb	r2, [r0, #19]
	bank->STATUS_BK.reg     = 0;
    be8e:	490a      	ldr	r1, [pc, #40]	; (beb8 <_usb_d_dev_handle_setup+0x7c>)
    be90:	015a      	lsls	r2, r3, #5
    be92:	188c      	adds	r4, r1, r2
    be94:	2500      	movs	r5, #0
    be96:	72a5      	strb	r5, [r4, #10]
    be98:	76a5      	strb	r5, [r4, #26]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    be9a:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    be9e:	246f      	movs	r4, #111	; 0x6f
    bea0:	f883 4107 	strb.w	r4, [r3, #263]	; 0x107
}

static inline void hri_usbendpoint_clear_EPINTEN_reg(const void *const hw, uint8_t submodule_index,
                                                     hri_usbendpoint_epintenset_reg_t mask)
{
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    bea4:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    bea8:	f882 4108 	strb.w	r4, [r2, #264]	; 0x108
	_usbd_ep_clear_bank_status(epn, 0);
	_usbd_ep_clear_bank_status(epn, 1);
	_usbd_ep_int_ack(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	_usbd_ep_int_dis(epn, USB_D_BANK0_INT_FLAGS | USB_D_BANK1_INT_FLAGS);
	/* Invoke callback. */
	dev_inst.ep_callbacks.setup(ept->ep);
    beac:	f8d1 30c8 	ldr.w	r3, [r1, #200]	; 0xc8
    beb0:	7c80      	ldrb	r0, [r0, #18]
    beb2:	4798      	blx	r3
    beb4:	bd38      	pop	{r3, r4, r5, pc}
    beb6:	bf00      	nop
    beb8:	20000b34 	.word	0x20000b34

0000bebc <_usb_d_dev_handle_stall>:
 * \brief Handles stall sent interrupt
 * \param[in] ept Pointer to endpoint information.
 * \param[in] bank_n Bank number.
 */
static void _usb_d_dev_handle_stall(struct _usb_d_dev_ep *ept, const uint8_t bank_n)
{
    bebc:	b508      	push	{r3, lr}
		_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << bank_n);
    bebe:	2320      	movs	r3, #32
    bec0:	fa03 f101 	lsl.w	r1, r3, r1
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    bec4:	b2c9      	uxtb	r1, r1
	uint8_t epn = USB_EP_GET_N(ept->ep);
    bec6:	7c83      	ldrb	r3, [r0, #18]
    bec8:	f003 030f 	and.w	r3, r3, #15
    becc:	015b      	lsls	r3, r3, #5
    bece:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    bed2:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	/* Clear interrupt enable. Leave status there for status check. */
	_usbd_ep_int_stall_en(epn, bank_n, false);
	dev_inst.ep_callbacks.done(ept->ep, USB_TRANS_STALL, ept->trans_count);
    bed6:	4b04      	ldr	r3, [pc, #16]	; (bee8 <_usb_d_dev_handle_stall+0x2c>)
    bed8:	f8d3 30d0 	ldr.w	r3, [r3, #208]	; 0xd0
    bedc:	6882      	ldr	r2, [r0, #8]
    bede:	2101      	movs	r1, #1
    bee0:	7c80      	ldrb	r0, [r0, #18]
    bee2:	4798      	blx	r3
    bee4:	bd08      	pop	{r3, pc}
    bee6:	bf00      	nop
    bee8:	20000b34 	.word	0x20000b34

0000beec <_usb_d_dev_trans_done>:
 *  \brief Finish the transaction and invoke callback
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_done(struct _usb_d_dev_ep *ept, const int32_t code)
{
    beec:	b538      	push	{r3, r4, r5, lr}
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    beee:	7c84      	ldrb	r4, [r0, #18]
    bef0:	2cff      	cmp	r4, #255	; 0xff
    bef2:	d003      	beq.n	befc <_usb_d_dev_trans_done+0x10>
    bef4:	7cc3      	ldrb	r3, [r0, #19]
    bef6:	f013 0f40 	tst.w	r3, #64	; 0x40
    befa:	d100      	bne.n	befe <_usb_d_dev_trans_done+0x12>
    befc:	bd38      	pop	{r3, r4, r5, pc}
		return;
	}
	ept->flags.bits.is_busy = 0;
    befe:	7cc2      	ldrb	r2, [r0, #19]
    bf00:	f36f 1286 	bfc	r2, #6, #1
    bf04:	74c2      	strb	r2, [r0, #19]
	dev_inst.ep_callbacks.done(ept->ep, code, ept->trans_count);
    bf06:	4a03      	ldr	r2, [pc, #12]	; (bf14 <_usb_d_dev_trans_done+0x28>)
    bf08:	f8d2 50d0 	ldr.w	r5, [r2, #208]	; 0xd0
    bf0c:	6882      	ldr	r2, [r0, #8]
    bf0e:	4620      	mov	r0, r4
    bf10:	47a8      	blx	r5
    bf12:	e7f3      	b.n	befc <_usb_d_dev_trans_done+0x10>
    bf14:	20000b34 	.word	0x20000b34

0000bf18 <_usb_d_dev_trans_stop>:
 * \param[in, out] ept Pointer to endpoint information.
 * \param[in] dir Endpoint direction.
 * \param[in] code Information code passed.
 */
static void _usb_d_dev_trans_stop(struct _usb_d_dev_ep *ept, bool dir, const int32_t code)
{
    bf18:	b530      	push	{r4, r5, lr}
    bf1a:	b083      	sub	sp, #12
	uint8_t epn = USB_EP_GET_N(ept->ep);
    bf1c:	7c83      	ldrb	r3, [r0, #18]
	;
	const uint8_t intflags[2] = {USB_D_BANK0_INT_FLAGS, USB_D_BANK1_INT_FLAGS};
    bf1e:	2425      	movs	r4, #37	; 0x25
    bf20:	f88d 4004 	strb.w	r4, [sp, #4]
    bf24:	244a      	movs	r4, #74	; 0x4a
    bf26:	f88d 4005 	strb.w	r4, [sp, #5]
	if (!(_usb_d_dev_ep_is_used(ept) && _usb_d_dev_ep_is_busy(ept))) {
    bf2a:	2bff      	cmp	r3, #255	; 0xff
    bf2c:	d01e      	beq.n	bf6c <_usb_d_dev_trans_stop+0x54>
    bf2e:	7cc4      	ldrb	r4, [r0, #19]
    bf30:	f014 0f40 	tst.w	r4, #64	; 0x40
    bf34:	d01a      	beq.n	bf6c <_usb_d_dev_trans_stop+0x54>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    bf36:	f003 040f 	and.w	r4, r3, #15
		return;
	}
	/* Stop transfer */
	if (dir) {
    bf3a:	b1c9      	cbz	r1, bf70 <_usb_d_dev_trans_stop+0x58>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    bf3c:	0163      	lsls	r3, r4, #5
    bf3e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    bf42:	2580      	movs	r5, #128	; 0x80
    bf44:	f883 5104 	strb.w	r5, [r3, #260]	; 0x104
    bf48:	460b      	mov	r3, r1
		_usbd_ep_set_in_rdy(epn, 1, false);
	} else {
		/* NAK OUT */
		_usbd_ep_set_out_rdy(epn, 0, false);
	}
	_usbd_ep_int_ack(epn, intflags[dir]);
    bf4a:	a902      	add	r1, sp, #8
    bf4c:	440b      	add	r3, r1
    bf4e:	f813 1c04 	ldrb.w	r1, [r3, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bf52:	0163      	lsls	r3, r4, #5
    bf54:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    bf58:	f883 1107 	strb.w	r1, [r3, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    bf5c:	0163      	lsls	r3, r4, #5
    bf5e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    bf62:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
	_usbd_ep_int_dis(epn, intflags[dir]);
	_usb_d_dev_trans_done(ept, code);
    bf66:	4611      	mov	r1, r2
    bf68:	4b05      	ldr	r3, [pc, #20]	; (bf80 <_usb_d_dev_trans_stop+0x68>)
    bf6a:	4798      	blx	r3
}
    bf6c:	b003      	add	sp, #12
    bf6e:	bd30      	pop	{r4, r5, pc}
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    bf70:	0163      	lsls	r3, r4, #5
    bf72:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    bf76:	2540      	movs	r5, #64	; 0x40
    bf78:	f883 5105 	strb.w	r5, [r3, #261]	; 0x105
    bf7c:	e7e4      	b.n	bf48 <_usb_d_dev_trans_stop+0x30>
    bf7e:	bf00      	nop
    bf80:	0000beed 	.word	0x0000beed

0000bf84 <_usb_d_dev_handle_trfail>:
{
    bf84:	b530      	push	{r4, r5, lr}
    bf86:	b083      	sub	sp, #12
	uint8_t            epn     = USB_EP_GET_N(ept->ep);
    bf88:	7c83      	ldrb	r3, [r0, #18]
    bf8a:	f003 030f 	and.w	r3, r3, #15
	const uint8_t      fail[2] = {USB_DEVICE_EPINTFLAG_TRFAIL0, USB_DEVICE_EPINTFLAG_TRFAIL1};
    bf8e:	2204      	movs	r2, #4
    bf90:	f88d 2004 	strb.w	r2, [sp, #4]
    bf94:	2208      	movs	r2, #8
    bf96:	f88d 2005 	strb.w	r2, [sp, #5]
    bf9a:	015a      	lsls	r2, r3, #5
	uint8_t            eptype
    bf9c:	460c      	mov	r4, r1
    bf9e:	b391      	cbz	r1, c006 <_usb_d_dev_handle_trfail+0x82>

static inline hri_usbendpoint_epcfg_reg_t hri_usbendpoint_read_EPCFG_EPTYPE1_bf(const void *const hw,
                                                                                uint8_t           submodule_index)
{
	uint8_t tmp;
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    bfa0:	f102 4182 	add.w	r1, r2, #1090519040	; 0x41000000
    bfa4:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE1_Msk) >> USB_DEVICE_EPCFG_EPTYPE1_Pos;
    bfa8:	f3c5 1502 	ubfx	r5, r5, #4, #3
	st.reg = bank[bank_n].STATUS_BK.reg;
    bfac:	eb02 1104 	add.w	r1, r2, r4, lsl #4
    bfb0:	4a32      	ldr	r2, [pc, #200]	; (c07c <_usb_d_dev_handle_trfail+0xf8>)
    bfb2:	440a      	add	r2, r1
    bfb4:	7a91      	ldrb	r1, [r2, #10]
    bfb6:	b2c9      	uxtb	r1, r1
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    bfb8:	2d02      	cmp	r5, #2
    bfba:	d02c      	beq.n	c016 <_usb_d_dev_handle_trfail+0x92>
	} else if (st.bit.ERRORFLOW) {
    bfbc:	f011 0f02 	tst.w	r1, #2
    bfc0:	d045      	beq.n	c04e <_usb_d_dev_handle_trfail+0xca>
	bool                      is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    bfc2:	7cc5      	ldrb	r5, [r0, #19]
		bank[bank_n].STATUS_BK.bit.ERRORFLOW = 0;
    bfc4:	7a91      	ldrb	r1, [r2, #10]
    bfc6:	f36f 0141 	bfc	r1, #1, #1
    bfca:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    bfcc:	aa02      	add	r2, sp, #8
    bfce:	4422      	add	r2, r4
    bfd0:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    bfd4:	015a      	lsls	r2, r3, #5
    bfd6:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    bfda:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    bfde:	015b      	lsls	r3, r3, #5
    bfe0:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    bfe4:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		if (is_ctrl && _usb_d_dev_ep_is_busy(ept)) {
    bfe8:	f005 0307 	and.w	r3, r5, #7
    bfec:	2b01      	cmp	r3, #1
    bfee:	d143      	bne.n	c078 <_usb_d_dev_handle_trfail+0xf4>
    bff0:	7cc3      	ldrb	r3, [r0, #19]
    bff2:	f013 0f40 	tst.w	r3, #64	; 0x40
    bff6:	d03f      	beq.n	c078 <_usb_d_dev_handle_trfail+0xf4>
			if (bank_n != _usb_d_dev_ep_is_in(ept)) {
    bff8:	09d9      	lsrs	r1, r3, #7
    bffa:	428c      	cmp	r4, r1
    bffc:	d03c      	beq.n	c078 <_usb_d_dev_handle_trfail+0xf4>
				_usb_d_dev_trans_stop(ept, _usb_d_dev_ep_is_in(ept), USB_TRANS_DONE);
    bffe:	2200      	movs	r2, #0
    c000:	4b1f      	ldr	r3, [pc, #124]	; (c080 <_usb_d_dev_handle_trfail+0xfc>)
    c002:	4798      	blx	r3
    c004:	e038      	b.n	c078 <_usb_d_dev_handle_trfail+0xf4>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    c006:	0159      	lsls	r1, r3, #5
    c008:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    c00c:	f891 5100 	ldrb.w	r5, [r1, #256]	; 0x100
	tmp = (tmp & USB_DEVICE_EPCFG_EPTYPE0_Msk) >> USB_DEVICE_EPCFG_EPTYPE0_Pos;
    c010:	f005 0507 	and.w	r5, r5, #7
    c014:	e7ca      	b.n	bfac <_usb_d_dev_handle_trfail+0x28>
	if ((eptype == USB_D_EPTYPE_ISOCH) && st.bit.CRCERR) {
    c016:	f011 0f01 	tst.w	r1, #1
    c01a:	d0cf      	beq.n	bfbc <_usb_d_dev_handle_trfail+0x38>
		bank[bank_n].STATUS_BK.bit.CRCERR = 0;
    c01c:	7a91      	ldrb	r1, [r2, #10]
    c01e:	f36f 0100 	bfc	r1, #0, #1
    c022:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    c024:	aa02      	add	r2, sp, #8
    c026:	4422      	add	r2, r4
    c028:	f812 1c04 	ldrb.w	r1, [r2, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c02c:	015a      	lsls	r2, r3, #5
    c02e:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    c032:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c036:	015b      	lsls	r3, r3, #5
    c038:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c03c:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
		_usb_d_dev_trans_stop(ept, bank_n, USB_TRANS_ERROR);
    c040:	2204      	movs	r2, #4
    c042:	1c21      	adds	r1, r4, #0
    c044:	bf18      	it	ne
    c046:	2101      	movne	r1, #1
    c048:	4b0d      	ldr	r3, [pc, #52]	; (c080 <_usb_d_dev_handle_trfail+0xfc>)
    c04a:	4798      	blx	r3
    c04c:	e014      	b.n	c078 <_usb_d_dev_handle_trfail+0xf4>
	bank->STATUS_BK.reg     = 0;
    c04e:	eb04 0143 	add.w	r1, r4, r3, lsl #1
    c052:	4a0a      	ldr	r2, [pc, #40]	; (c07c <_usb_d_dev_handle_trfail+0xf8>)
    c054:	eb02 1201 	add.w	r2, r2, r1, lsl #4
    c058:	2100      	movs	r1, #0
    c05a:	7291      	strb	r1, [r2, #10]
		hri_usbendpoint_clear_EPINTFLAG_reg(hw, epn, fail[bank_n]);
    c05c:	aa02      	add	r2, sp, #8
    c05e:	4414      	add	r4, r2
    c060:	f814 1c04 	ldrb.w	r1, [r4, #-4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c064:	015a      	lsls	r2, r3, #5
    c066:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    c06a:	f882 1107 	strb.w	r1, [r2, #263]	; 0x107
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c06e:	015b      	lsls	r3, r3, #5
    c070:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c074:	f883 1108 	strb.w	r1, [r3, #264]	; 0x108
}
    c078:	b003      	add	sp, #12
    c07a:	bd30      	pop	{r4, r5, pc}
    c07c:	20000b34 	.word	0x20000b34
    c080:	0000bf19 	.word	0x0000bf19

0000c084 <_usb_d_dev_reset_epts>:
{
    c084:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c088:	4d0c      	ldr	r5, [pc, #48]	; (c0bc <_usb_d_dev_reset_epts+0x38>)
    c08a:	f105 04d4 	add.w	r4, r5, #212	; 0xd4
    c08e:	f505 753c 	add.w	r5, r5, #752	; 0x2f0
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    c092:	f04f 0803 	mov.w	r8, #3
    c096:	4f0a      	ldr	r7, [pc, #40]	; (c0c0 <_usb_d_dev_reset_epts+0x3c>)
		dev_inst.ep[i].ep       = 0xFF;
    c098:	26ff      	movs	r6, #255	; 0xff
		_usb_d_dev_trans_done(&dev_inst.ep[i], USB_TRANS_RESET);
    c09a:	4641      	mov	r1, r8
    c09c:	4620      	mov	r0, r4
    c09e:	47b8      	blx	r7
		dev_inst.ep[i].ep       = 0xFF;
    c0a0:	74a6      	strb	r6, [r4, #18]
		dev_inst.ep[i].flags.u8 = 0;
    c0a2:	2300      	movs	r3, #0
    c0a4:	74e3      	strb	r3, [r4, #19]
    c0a6:	3414      	adds	r4, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    c0a8:	42ac      	cmp	r4, r5
    c0aa:	d1f6      	bne.n	c09a <_usb_d_dev_reset_epts+0x16>
	memset(prvt_inst.desc_table, 0, sizeof(UsbDeviceDescriptor) * (CONF_USB_D_MAX_EP_N + 1));
    c0ac:	22c0      	movs	r2, #192	; 0xc0
    c0ae:	4619      	mov	r1, r3
    c0b0:	4802      	ldr	r0, [pc, #8]	; (c0bc <_usb_d_dev_reset_epts+0x38>)
    c0b2:	4b04      	ldr	r3, [pc, #16]	; (c0c4 <_usb_d_dev_reset_epts+0x40>)
    c0b4:	4798      	blx	r3
    c0b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c0ba:	bf00      	nop
    c0bc:	20000b34 	.word	0x20000b34
    c0c0:	0000beed 	.word	0x0000beed
    c0c4:	0000f6d3 	.word	0x0000f6d3

0000c0c8 <_usb_d_dev_in_next>:
{
    c0c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    c0cc:	4605      	mov	r5, r0
	uint8_t            epn         = USB_EP_GET_N(ept->ep);
    c0ce:	7c84      	ldrb	r4, [r0, #18]
    c0d0:	f004 040f 	and.w	r4, r4, #15
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    c0d4:	4688      	mov	r8, r1
    c0d6:	2900      	cmp	r1, #0
    c0d8:	f000 80a0 	beq.w	c21c <_usb_d_dev_in_next+0x154>
	UsbDeviceDescBank *bank        = &prvt_inst.desc_table[epn].DeviceDescBank[0];
    c0dc:	4b58      	ldr	r3, [pc, #352]	; (c240 <_usb_d_dev_in_next+0x178>)
    c0de:	eb03 1344 	add.w	r3, r3, r4, lsl #5
	uint16_t           trans_count = isr ? bank[1].PCKSIZE.bit.BYTE_COUNT : 0;
    c0e2:	6958      	ldr	r0, [r3, #20]
    c0e4:	f3c0 0e0d 	ubfx	lr, r0, #0, #14
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    c0e8:	8a2b      	ldrh	r3, [r5, #16]
    c0ea:	f240 32ff 	movw	r2, #1023	; 0x3ff
    c0ee:	4293      	cmp	r3, r2
    c0f0:	f000 808e 	beq.w	c210 <_usb_d_dev_in_next+0x148>
    c0f4:	3b01      	subs	r3, #1
    c0f6:	b298      	uxth	r0, r3
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    c0f8:	7cef      	ldrb	r7, [r5, #19]
    c0fa:	f007 0707 	and.w	r7, r7, #7
	if (isr) {
    c0fe:	f1b8 0f00 	cmp.w	r8, #0
    c102:	d005      	beq.n	c110 <_usb_d_dev_in_next+0x48>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c104:	0162      	lsls	r2, r4, #5
    c106:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    c10a:	2302      	movs	r3, #2
    c10c:	f882 3107 	strb.w	r3, [r2, #263]	; 0x107
	ept->trans_count += trans_count;
    c110:	68a9      	ldr	r1, [r5, #8]
    c112:	eb0e 0301 	add.w	r3, lr, r1
    c116:	60ab      	str	r3, [r5, #8]
	if (ept->trans_count < ept->trans_size) {
    c118:	686e      	ldr	r6, [r5, #4]
    c11a:	42b3      	cmp	r3, r6
    c11c:	d23f      	bcs.n	c19e <_usb_d_dev_in_next+0xd6>
		trans_next = ept->trans_size - ept->trans_count;
    c11e:	1af6      	subs	r6, r6, r3
    c120:	b2b6      	uxth	r6, r6
		if (ept->flags.bits.use_cache) {
    c122:	7cea      	ldrb	r2, [r5, #19]
    c124:	f012 0f20 	tst.w	r2, #32
    c128:	d02d      	beq.n	c186 <_usb_d_dev_in_next+0xbe>
    c12a:	8a2a      	ldrh	r2, [r5, #16]
    c12c:	4296      	cmp	r6, r2
    c12e:	bf28      	it	cs
    c130:	4616      	movcs	r6, r2
			memcpy(ept->cache, &ept->trans_buf[ept->trans_count], trans_next);
    c132:	6829      	ldr	r1, [r5, #0]
    c134:	4632      	mov	r2, r6
    c136:	4419      	add	r1, r3
    c138:	68e8      	ldr	r0, [r5, #12]
    c13a:	4b42      	ldr	r3, [pc, #264]	; (c244 <_usb_d_dev_in_next+0x17c>)
    c13c:	4798      	blx	r3
			_usbd_ep_set_buf(epn, 1, (uint32_t)ept->cache);
    c13e:	68ea      	ldr	r2, [r5, #12]
	bank->ADDR.reg          = addr;
    c140:	4b3f      	ldr	r3, [pc, #252]	; (c240 <_usb_d_dev_in_next+0x178>)
    c142:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    c146:	611a      	str	r2, [r3, #16]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    c148:	4b3d      	ldr	r3, [pc, #244]	; (c240 <_usb_d_dev_in_next+0x178>)
    c14a:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    c14e:	695a      	ldr	r2, [r3, #20]
    c150:	f366 020d 	bfi	r2, r6, #0, #14
    c154:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    c156:	695a      	ldr	r2, [r3, #20]
    c158:	f36f 329b 	bfc	r2, #14, #14
    c15c:	615a      	str	r2, [r3, #20]
	if (!isr) {
    c15e:	f1b8 0f00 	cmp.w	r8, #0
    c162:	d108      	bne.n	c176 <_usb_d_dev_in_next+0xae>
			inten = USB_D_BANK1_INT_FLAGS;
    c164:	2f01      	cmp	r7, #1
    c166:	bf0c      	ite	eq
    c168:	224e      	moveq	r2, #78	; 0x4e
    c16a:	224a      	movne	r2, #74	; 0x4a
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    c16c:	0163      	lsls	r3, r4, #5
    c16e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c172:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    c176:	0164      	lsls	r4, r4, #5
    c178:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    c17c:	2380      	movs	r3, #128	; 0x80
    c17e:	f884 3105 	strb.w	r3, [r4, #261]	; 0x105
    c182:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c186:	f5b6 5f00 	cmp.w	r6, #8192	; 0x2000
    c18a:	bf28      	it	cs
    c18c:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
			_usbd_ep_set_buf(epn, 1, (uint32_t)&ept->trans_buf[ept->trans_count]);
    c190:	6829      	ldr	r1, [r5, #0]
    c192:	440b      	add	r3, r1
	bank->ADDR.reg          = addr;
    c194:	4a2a      	ldr	r2, [pc, #168]	; (c240 <_usb_d_dev_in_next+0x178>)
    c196:	eb02 1244 	add.w	r2, r2, r4, lsl #5
    c19a:	6113      	str	r3, [r2, #16]
    c19c:	e7d4      	b.n	c148 <_usb_d_dev_in_next+0x80>
	} else if (ept->flags.bits.need_zlp) {
    c19e:	7ceb      	ldrb	r3, [r5, #19]
    c1a0:	f013 0f10 	tst.w	r3, #16
    c1a4:	d00f      	beq.n	c1c6 <_usb_d_dev_in_next+0xfe>
		ept->flags.bits.need_zlp = 0;
    c1a6:	7ceb      	ldrb	r3, [r5, #19]
    c1a8:	f36f 1304 	bfc	r3, #4, #1
    c1ac:	74eb      	strb	r3, [r5, #19]
	bank->PCKSIZE.bit.BYTE_COUNT = size;
    c1ae:	4b24      	ldr	r3, [pc, #144]	; (c240 <_usb_d_dev_in_next+0x178>)
    c1b0:	eb03 1344 	add.w	r3, r3, r4, lsl #5
    c1b4:	695a      	ldr	r2, [r3, #20]
    c1b6:	f36f 020d 	bfc	r2, #0, #14
    c1ba:	615a      	str	r2, [r3, #20]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = count;
    c1bc:	695a      	ldr	r2, [r3, #20]
    c1be:	f36f 329b 	bfc	r2, #14, #14
    c1c2:	615a      	str	r2, [r3, #20]
    c1c4:	e7cb      	b.n	c15e <_usb_d_dev_in_next+0x96>
	if (is_ctrl) {
    c1c6:	2f01      	cmp	r7, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c1c8:	ea4f 1444 	mov.w	r4, r4, lsl #5
    c1cc:	f104 4482 	add.w	r4, r4, #1090519040	; 0x41000000
    c1d0:	bf0c      	ite	eq
    c1d2:	234b      	moveq	r3, #75	; 0x4b
    c1d4:	234a      	movne	r3, #74	; 0x4a
    c1d6:	f884 3108 	strb.w	r3, [r4, #264]	; 0x108
	if (last_pkt == ept->size) {
    c1da:	8a2a      	ldrh	r2, [r5, #16]
    c1dc:	ea00 030e 	and.w	r3, r0, lr
    c1e0:	429a      	cmp	r2, r3
    c1e2:	d005      	beq.n	c1f0 <_usb_d_dev_in_next+0x128>
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    c1e4:	2100      	movs	r1, #0
    c1e6:	4628      	mov	r0, r5
    c1e8:	4b17      	ldr	r3, [pc, #92]	; (c248 <_usb_d_dev_in_next+0x180>)
    c1ea:	4798      	blx	r3
	return;
    c1ec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		ept->flags.bits.is_busy = 0;
    c1f0:	7ceb      	ldrb	r3, [r5, #19]
    c1f2:	f36f 1386 	bfc	r3, #6, #1
    c1f6:	74eb      	strb	r3, [r5, #19]
		if (dev_inst.ep_callbacks.more(ept->ep, ept->trans_count)) {
    c1f8:	4b11      	ldr	r3, [pc, #68]	; (c240 <_usb_d_dev_in_next+0x178>)
    c1fa:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
    c1fe:	68a9      	ldr	r1, [r5, #8]
    c200:	7ca8      	ldrb	r0, [r5, #18]
    c202:	4798      	blx	r3
    c204:	b9d0      	cbnz	r0, c23c <_usb_d_dev_in_next+0x174>
		ept->flags.bits.is_busy = 1;
    c206:	7ceb      	ldrb	r3, [r5, #19]
    c208:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    c20c:	74eb      	strb	r3, [r5, #19]
    c20e:	e7e9      	b.n	c1e4 <_usb_d_dev_in_next+0x11c>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    c210:	7cef      	ldrb	r7, [r5, #19]
    c212:	f007 0707 	and.w	r7, r7, #7
    c216:	f240 30ff 	movw	r0, #1023	; 0x3ff
    c21a:	e773      	b.n	c104 <_usb_d_dev_in_next+0x3c>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    c21c:	8a03      	ldrh	r3, [r0, #16]
    c21e:	f240 32ff 	movw	r2, #1023	; 0x3ff
    c222:	4293      	cmp	r3, r2
    c224:	d107      	bne.n	c236 <_usb_d_dev_in_next+0x16e>
	bool               is_ctrl  = _usb_d_dev_ep_is_ctrl(ept);
    c226:	7cef      	ldrb	r7, [r5, #19]
    c228:	f007 0707 	and.w	r7, r7, #7
    c22c:	f04f 0e00 	mov.w	lr, #0
    c230:	f240 30ff 	movw	r0, #1023	; 0x3ff
    c234:	e76c      	b.n	c110 <_usb_d_dev_in_next+0x48>
	uint16_t           last_pkt = trans_count & ((ept->size == 1023) ? ept->size : (ept->size - 1));
    c236:	f04f 0e00 	mov.w	lr, #0
    c23a:	e75b      	b.n	c0f4 <_usb_d_dev_in_next+0x2c>
    c23c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    c240:	20000b34 	.word	0x20000b34
    c244:	0000f6bd 	.word	0x0000f6bd
    c248:	0000beed 	.word	0x0000beed

0000c24c <_usb_d_dev_out_next>:
{
    c24c:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    c250:	4604      	mov	r4, r0
	uint8_t            epn        = USB_EP_GET_N(ept->ep);
    c252:	7c85      	ldrb	r5, [r0, #18]
    c254:	f005 050f 	and.w	r5, r5, #15
	uint16_t           trans_size = isr ? bank->PCKSIZE.bit.MULTI_PACKET_SIZE : 0;
    c258:	4689      	mov	r9, r1
    c25a:	2900      	cmp	r1, #0
    c25c:	d056      	beq.n	c30c <_usb_d_dev_out_next+0xc0>
    c25e:	4b74      	ldr	r3, [pc, #464]	; (c430 <_usb_d_dev_out_next+0x1e4>)
    c260:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    c264:	685a      	ldr	r2, [r3, #4]
    c266:	f3c2 3a8d 	ubfx	sl, r2, #14, #14
	uint16_t           last_trans = isr ? bank->PCKSIZE.bit.BYTE_COUNT : 0;
    c26a:	685f      	ldr	r7, [r3, #4]
    c26c:	f3c7 070d 	ubfx	r7, r7, #0, #14
    c270:	46bb      	mov	fp, r7
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    c272:	8a06      	ldrh	r6, [r0, #16]
    c274:	f240 33ff 	movw	r3, #1023	; 0x3ff
    c278:	429e      	cmp	r6, r3
    c27a:	f000 80ba 	beq.w	c3f2 <_usb_d_dev_out_next+0x1a6>
    c27e:	3e01      	subs	r6, #1
    c280:	b2b6      	uxth	r6, r6
	uint16_t           last_pkt   = last_trans & size_mask;
    c282:	ea06 070b 	and.w	r7, r6, fp
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    c286:	f894 8013 	ldrb.w	r8, [r4, #19]
    c28a:	f008 0807 	and.w	r8, r8, #7
	if (isr) {
    c28e:	f1b9 0f00 	cmp.w	r9, #0
    c292:	d005      	beq.n	c2a0 <_usb_d_dev_out_next+0x54>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    c294:	016b      	lsls	r3, r5, #5
    c296:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c29a:	2201      	movs	r2, #1
    c29c:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	if (ept->flags.bits.use_cache && ept->trans_size) {
    c2a0:	7ce3      	ldrb	r3, [r4, #19]
    c2a2:	f013 0f20 	tst.w	r3, #32
    c2a6:	d00d      	beq.n	c2c4 <_usb_d_dev_out_next+0x78>
    c2a8:	6862      	ldr	r2, [r4, #4]
    c2aa:	2a00      	cmp	r2, #0
    c2ac:	d037      	beq.n	c31e <_usb_d_dev_out_next+0xd2>
		uint16_t buf_remain = ept->trans_size - ept->trans_count;
    c2ae:	68a0      	ldr	r0, [r4, #8]
    c2b0:	1a12      	subs	r2, r2, r0
    c2b2:	b292      	uxth	r2, r2
		memcpy(&ept->trans_buf[ept->trans_count], ept->cache, (buf_remain > last_pkt) ? last_pkt : buf_remain);
    c2b4:	6823      	ldr	r3, [r4, #0]
    c2b6:	42ba      	cmp	r2, r7
    c2b8:	bf28      	it	cs
    c2ba:	463a      	movcs	r2, r7
    c2bc:	68e1      	ldr	r1, [r4, #12]
    c2be:	4418      	add	r0, r3
    c2c0:	4b5c      	ldr	r3, [pc, #368]	; (c434 <_usb_d_dev_out_next+0x1e8>)
    c2c2:	4798      	blx	r3
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    c2c4:	6863      	ldr	r3, [r4, #4]
    c2c6:	b353      	cbz	r3, c31e <_usb_d_dev_out_next+0xd2>
	} else if (isr && last_pkt < ept->size) {
    c2c8:	f1b9 0f00 	cmp.w	r9, #0
    c2cc:	d040      	beq.n	c350 <_usb_d_dev_out_next+0x104>
    c2ce:	8a22      	ldrh	r2, [r4, #16]
    c2d0:	42ba      	cmp	r2, r7
    c2d2:	d93d      	bls.n	c350 <_usb_d_dev_out_next+0x104>
		ept->flags.bits.need_zlp = 0;
    c2d4:	7ce3      	ldrb	r3, [r4, #19]
    c2d6:	f36f 1304 	bfc	r3, #4, #1
    c2da:	74e3      	strb	r3, [r4, #19]
		ept->trans_count += last_trans;
    c2dc:	68a3      	ldr	r3, [r4, #8]
    c2de:	445b      	add	r3, fp
    c2e0:	60a3      	str	r3, [r4, #8]
	if (is_ctrl) {
    c2e2:	f1b8 0f01 	cmp.w	r8, #1
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    c2e6:	ea4f 1345 	mov.w	r3, r5, lsl #5
    c2ea:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c2ee:	bf0c      	ite	eq
    c2f0:	222d      	moveq	r2, #45	; 0x2d
    c2f2:	2225      	movne	r2, #37	; 0x25
    c2f4:	f883 2108 	strb.w	r2, [r3, #264]	; 0x108
	if (0 == epn) {
    c2f8:	b915      	cbnz	r5, c300 <_usb_d_dev_out_next+0xb4>
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    c2fa:	68e2      	ldr	r2, [r4, #12]
	bank->ADDR.reg          = addr;
    c2fc:	4b4c      	ldr	r3, [pc, #304]	; (c430 <_usb_d_dev_out_next+0x1e4>)
    c2fe:	601a      	str	r2, [r3, #0]
	_usb_d_dev_trans_done(ept, USB_TRANS_DONE);
    c300:	2100      	movs	r1, #0
    c302:	4620      	mov	r0, r4
    c304:	4b4c      	ldr	r3, [pc, #304]	; (c438 <_usb_d_dev_out_next+0x1ec>)
    c306:	4798      	blx	r3
	return;
    c308:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	uint16_t           size_mask  = (ept->size == 1023) ? 1023 : (ept->size - 1);
    c30c:	8a06      	ldrh	r6, [r0, #16]
    c30e:	f240 33ff 	movw	r3, #1023	; 0x3ff
    c312:	429e      	cmp	r6, r3
    c314:	d07b      	beq.n	c40e <_usb_d_dev_out_next+0x1c2>
    c316:	f04f 0b00 	mov.w	fp, #0
    c31a:	46da      	mov	sl, fp
    c31c:	e7af      	b.n	c27e <_usb_d_dev_out_next+0x32>
	if (ept->trans_size == 0 && ept->flags.bits.need_zlp) {
    c31e:	7ce3      	ldrb	r3, [r4, #19]
    c320:	f013 0f10 	tst.w	r3, #16
    c324:	d06c      	beq.n	c400 <_usb_d_dev_out_next+0x1b4>
		ept->flags.bits.need_zlp  = 0;
    c326:	7ce3      	ldrb	r3, [r4, #19]
		ept->flags.bits.use_cache = 1;
    c328:	f003 03ef 	and.w	r3, r3, #239	; 0xef
    c32c:	f043 0320 	orr.w	r3, r3, #32
    c330:	74e3      	strb	r3, [r4, #19]
		_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    c332:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    c334:	493e      	ldr	r1, [pc, #248]	; (c430 <_usb_d_dev_out_next+0x1e4>)
    c336:	016a      	lsls	r2, r5, #5
    c338:	188b      	adds	r3, r1, r2
    c33a:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    c33c:	8a21      	ldrh	r1, [r4, #16]
    c33e:	685a      	ldr	r2, [r3, #4]
    c340:	f361 329b 	bfi	r2, r1, #14, #14
    c344:	605a      	str	r2, [r3, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    c346:	685a      	ldr	r2, [r3, #4]
    c348:	f36f 020d 	bfc	r2, #0, #14
    c34c:	605a      	str	r2, [r3, #4]
    c34e:	e01d      	b.n	c38c <_usb_d_dev_out_next+0x140>
		ept->trans_count += trans_size;
    c350:	68a2      	ldr	r2, [r4, #8]
    c352:	4452      	add	r2, sl
    c354:	60a2      	str	r2, [r4, #8]
		if (ept->trans_count < ept->trans_size) {
    c356:	4293      	cmp	r3, r2
    c358:	d9c3      	bls.n	c2e2 <_usb_d_dev_out_next+0x96>
			trans_next = ept->trans_size - ept->trans_count;
    c35a:	1a9b      	subs	r3, r3, r2
    c35c:	b29b      	uxth	r3, r3
			if (ept->flags.bits.use_cache) {
    c35e:	7ce1      	ldrb	r1, [r4, #19]
    c360:	f011 0f20 	tst.w	r1, #32
    c364:	d026      	beq.n	c3b4 <_usb_d_dev_out_next+0x168>
    c366:	8a22      	ldrh	r2, [r4, #16]
    c368:	4293      	cmp	r3, r2
    c36a:	bf28      	it	cs
    c36c:	4613      	movcs	r3, r2
				_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    c36e:	68e0      	ldr	r0, [r4, #12]
	bank->ADDR.reg          = addr;
    c370:	016a      	lsls	r2, r5, #5
    c372:	492f      	ldr	r1, [pc, #188]	; (c430 <_usb_d_dev_out_next+0x1e4>)
    c374:	5088      	str	r0, [r1, r2]
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    c376:	4a2e      	ldr	r2, [pc, #184]	; (c430 <_usb_d_dev_out_next+0x1e4>)
    c378:	eb02 1245 	add.w	r2, r2, r5, lsl #5
    c37c:	6851      	ldr	r1, [r2, #4]
    c37e:	f363 319b 	bfi	r1, r3, #14, #14
    c382:	6051      	str	r1, [r2, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    c384:	6853      	ldr	r3, [r2, #4]
    c386:	f36f 030d 	bfc	r3, #0, #14
    c38a:	6053      	str	r3, [r2, #4]
	if (!isr) {
    c38c:	f1b9 0f00 	cmp.w	r9, #0
    c390:	d108      	bne.n	c3a4 <_usb_d_dev_out_next+0x158>
		if (is_ctrl) {
    c392:	f1b8 0f01 	cmp.w	r8, #1
    c396:	d025      	beq.n	c3e4 <_usb_d_dev_out_next+0x198>
			inten = USB_D_BANK0_INT_FLAGS;
    c398:	2225      	movs	r2, #37	; 0x25
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    c39a:	016b      	lsls	r3, r5, #5
    c39c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c3a0:	f883 2109 	strb.w	r2, [r3, #265]	; 0x109
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    c3a4:	016d      	lsls	r5, r5, #5
    c3a6:	f105 4582 	add.w	r5, r5, #1090519040	; 0x41000000
    c3aa:	2340      	movs	r3, #64	; 0x40
    c3ac:	f885 3104 	strb.w	r3, [r5, #260]	; 0x104
    c3b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (trans_next > ept->size) {
    c3b4:	8a21      	ldrh	r1, [r4, #16]
    c3b6:	428b      	cmp	r3, r1
    c3b8:	d90a      	bls.n	c3d0 <_usb_d_dev_out_next+0x184>
					if (trans_next > USB_D_DEV_TRANS_MAX) {
    c3ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    c3be:	d80e      	bhi.n	c3de <_usb_d_dev_out_next+0x192>
    c3c0:	ea23 0306 	bic.w	r3, r3, r6
				_usbd_ep_set_buf(epn, 0, (uint32_t)&ept->trans_buf[ept->trans_count]);
    c3c4:	6821      	ldr	r1, [r4, #0]
    c3c6:	440a      	add	r2, r1
	bank->ADDR.reg          = addr;
    c3c8:	0169      	lsls	r1, r5, #5
    c3ca:	4819      	ldr	r0, [pc, #100]	; (c430 <_usb_d_dev_out_next+0x1e4>)
    c3cc:	5042      	str	r2, [r0, r1]
    c3ce:	e7d2      	b.n	c376 <_usb_d_dev_out_next+0x12a>
				} else if (trans_next < ept->size) {
    c3d0:	428b      	cmp	r3, r1
    c3d2:	d2f7      	bcs.n	c3c4 <_usb_d_dev_out_next+0x178>
					ept->flags.bits.use_cache = 1;
    c3d4:	7ce1      	ldrb	r1, [r4, #19]
    c3d6:	f041 0120 	orr.w	r1, r1, #32
    c3da:	74e1      	strb	r1, [r4, #19]
    c3dc:	e7f2      	b.n	c3c4 <_usb_d_dev_out_next+0x178>
						trans_next = USB_D_DEV_TRANS_MAX;
    c3de:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    c3e2:	e7ef      	b.n	c3c4 <_usb_d_dev_out_next+0x178>
	bank->STATUS_BK.reg     = 0;
    c3e4:	4b12      	ldr	r3, [pc, #72]	; (c430 <_usb_d_dev_out_next+0x1e4>)
    c3e6:	eb03 1345 	add.w	r3, r3, r5, lsl #5
    c3ea:	2200      	movs	r2, #0
    c3ec:	769a      	strb	r2, [r3, #26]
			inten = USB_D_BANK0_INT_FLAGS | USB_DEVICE_EPINTFLAG_TRFAIL1;
    c3ee:	222d      	movs	r2, #45	; 0x2d
    c3f0:	e7d3      	b.n	c39a <_usb_d_dev_out_next+0x14e>
	uint16_t           last_pkt   = last_trans & size_mask;
    c3f2:	f3c7 0709 	ubfx	r7, r7, #0, #10
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    c3f6:	f890 8013 	ldrb.w	r8, [r0, #19]
    c3fa:	f008 0807 	and.w	r8, r8, #7
    c3fe:	e749      	b.n	c294 <_usb_d_dev_out_next+0x48>
	} else if (isr && last_pkt < ept->size) {
    c400:	f1b9 0f00 	cmp.w	r9, #0
    c404:	d10b      	bne.n	c41e <_usb_d_dev_out_next+0x1d2>
		ept->trans_count += trans_size;
    c406:	68a3      	ldr	r3, [r4, #8]
    c408:	4453      	add	r3, sl
    c40a:	60a3      	str	r3, [r4, #8]
    c40c:	e769      	b.n	c2e2 <_usb_d_dev_out_next+0x96>
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    c40e:	f890 8013 	ldrb.w	r8, [r0, #19]
    c412:	f008 0807 	and.w	r8, r8, #7
	uint16_t           last_pkt   = last_trans & size_mask;
    c416:	2700      	movs	r7, #0
	bool               is_ctrl = _usb_d_dev_ep_is_ctrl(ept);
    c418:	46bb      	mov	fp, r7
    c41a:	46ba      	mov	sl, r7
    c41c:	e740      	b.n	c2a0 <_usb_d_dev_out_next+0x54>
	} else if (isr && last_pkt < ept->size) {
    c41e:	8a23      	ldrh	r3, [r4, #16]
    c420:	42bb      	cmp	r3, r7
    c422:	f63f af57 	bhi.w	c2d4 <_usb_d_dev_out_next+0x88>
		ept->trans_count += trans_size;
    c426:	68a3      	ldr	r3, [r4, #8]
    c428:	4453      	add	r3, sl
    c42a:	60a3      	str	r3, [r4, #8]
    c42c:	e759      	b.n	c2e2 <_usb_d_dev_out_next+0x96>
    c42e:	bf00      	nop
    c430:	20000b34 	.word	0x20000b34
    c434:	0000f6bd 	.word	0x0000f6bd
    c438:	0000beed 	.word	0x0000beed

0000c43c <_usb_d_dev_handler>:
{
    c43c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	uint16_t epint = hw->DEVICE.EPINTSMRY.reg;
    c440:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c444:	8c1e      	ldrh	r6, [r3, #32]
    c446:	b2b6      	uxth	r6, r6
	if (0 == epint) {
    c448:	b146      	cbz	r6, c45c <_usb_d_dev_handler+0x20>
    c44a:	4d96      	ldr	r5, [pc, #600]	; (c6a4 <_usb_d_dev_handler+0x268>)
	uint32_t lpm_variable = 0;
    c44c:	2400      	movs	r4, #0
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    c44e:	f1a5 07d4 	sub.w	r7, r5, #212	; 0xd4
			_usb_d_dev_handle_setup(ept);
    c452:	f8df 926c 	ldr.w	r9, [pc, #620]	; c6c0 <_usb_d_dev_handler+0x284>
			_usb_d_dev_handle_trfail(ept, 1);
    c456:	f8df 826c 	ldr.w	r8, [pc, #620]	; c6c4 <_usb_d_dev_handler+0x288>
    c45a:	e0de      	b.n	c61a <_usb_d_dev_handler+0x1de>
	return tmp;
}

static inline hri_usbdevice_intflag_reg_t hri_usbdevice_read_INTFLAG_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTFLAG.reg;
    c45c:	8b9a      	ldrh	r2, [r3, #28]
	return tmp;
}

static inline hri_usbdevice_intenset_reg_t hri_usbdevice_read_INTEN_reg(const void *const hw)
{
	return ((Usb *)hw)->DEVICE.INTENSET.reg;
    c45e:	8b1b      	ldrh	r3, [r3, #24]
    c460:	b29b      	uxth	r3, r3
	flags &= hri_usbdevice_read_INTEN_reg(USB);
    c462:	4013      	ands	r3, r2
	if (flags & USB_DEVICE_INTFLAG_SOF) {
    c464:	f013 0f04 	tst.w	r3, #4
    c468:	d11e      	bne.n	c4a8 <_usb_d_dev_handler+0x6c>
	if (flags & USB_DEVICE_INTFLAG_LPMSUSP) {
    c46a:	f413 7f00 	tst.w	r3, #512	; 0x200
    c46e:	d125      	bne.n	c4bc <_usb_d_dev_handler+0x80>
	} else if (flags & USB_DEVICE_INTFLAG_RAMACER) {
    c470:	f013 0f80 	tst.w	r3, #128	; 0x80
    c474:	d14f      	bne.n	c516 <_usb_d_dev_handler+0xda>
	} else if (flags & USB_D_WAKEUP_INT_FLAGS) {
    c476:	f013 0f70 	tst.w	r3, #112	; 0x70
    c47a:	d158      	bne.n	c52e <_usb_d_dev_handler+0xf2>
	} else if (flags & USB_DEVICE_INTFLAG_EORST) {
    c47c:	f013 0f08 	tst.w	r3, #8
    c480:	d178      	bne.n	c574 <_usb_d_dev_handler+0x138>
	} else if (flags & USB_DEVICE_INTFLAG_SUSPEND) {
    c482:	f013 0f01 	tst.w	r3, #1
    c486:	d0e0      	beq.n	c44a <_usb_d_dev_handler+0xe>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    c488:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c48c:	f240 2201 	movw	r2, #513	; 0x201
    c490:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = ~data;
}

static inline void hri_usbdevice_clear_INTEN_reg(const void *const hw, hri_usbdevice_intenset_reg_t mask)
{
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    c492:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    c494:	2270      	movs	r2, #112	; 0x70
    c496:	831a      	strh	r2, [r3, #24]
	dev_inst.callbacks.event(USB_EV_SUSPEND, 0);
    c498:	4b83      	ldr	r3, [pc, #524]	; (c6a8 <_usb_d_dev_handler+0x26c>)
    c49a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    c49e:	2100      	movs	r1, #0
    c4a0:	2004      	movs	r0, #4
    c4a2:	4798      	blx	r3
    c4a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    c4a8:	2204      	movs	r2, #4
    c4aa:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c4ae:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.sof();
    c4b0:	4b7d      	ldr	r3, [pc, #500]	; (c6a8 <_usb_d_dev_handler+0x26c>)
    c4b2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
    c4b6:	4798      	blx	r3
    c4b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    c4bc:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c4c0:	f240 2201 	movw	r2, #513	; 0x201
    c4c4:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    c4c6:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    c4c8:	2270      	movs	r2, #112	; 0x70
    c4ca:	831a      	strh	r2, [r3, #24]
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    c4cc:	4b76      	ldr	r3, [pc, #472]	; (c6a8 <_usb_d_dev_handler+0x26c>)
    c4ce:	891b      	ldrh	r3, [r3, #8]
    c4d0:	f003 030f 	and.w	r3, r3, #15
    c4d4:	2b03      	cmp	r3, #3
    c4d6:	d014      	beq.n	c502 <_usb_d_dev_handler+0xc6>
    c4d8:	2301      	movs	r3, #1
    c4da:	4873      	ldr	r0, [pc, #460]	; (c6a8 <_usb_d_dev_handler+0x26c>)
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    c4dc:	4619      	mov	r1, r3
		if (bank->EXTREG.bit.SUBPID == 0x3) {
    c4de:	eb00 1243 	add.w	r2, r0, r3, lsl #5
    c4e2:	8912      	ldrh	r2, [r2, #8]
    c4e4:	f002 020f 	and.w	r2, r2, #15
    c4e8:	2a03      	cmp	r2, #3
    c4ea:	d00b      	beq.n	c504 <_usb_d_dev_handler+0xc8>
    c4ec:	3301      	adds	r3, #1
	for (i = 0; i < CONF_USB_D_MAX_EP_N; i++) {
    c4ee:	2b05      	cmp	r3, #5
    c4f0:	d1f4      	bne.n	c4dc <_usb_d_dev_handler+0xa0>
	uint32_t lpm_variable = 0;
    c4f2:	2100      	movs	r1, #0
	dev_inst.callbacks.event(USB_EV_LPM_SUSPEND, lpm_variable);
    c4f4:	4b6c      	ldr	r3, [pc, #432]	; (c6a8 <_usb_d_dev_handler+0x26c>)
    c4f6:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    c4fa:	2003      	movs	r0, #3
    c4fc:	4798      	blx	r3
    c4fe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
		UsbDeviceDescBank *bank = &prvt_inst.desc_table[i].DeviceDescBank[0];
    c502:	2100      	movs	r1, #0
			lpm_variable = bank->EXTREG.bit.VARIABLE;
    c504:	4b68      	ldr	r3, [pc, #416]	; (c6a8 <_usb_d_dev_handler+0x26c>)
    c506:	eb03 1341 	add.w	r3, r3, r1, lsl #5
    c50a:	8919      	ldrh	r1, [r3, #8]
    c50c:	f3c1 110a 	ubfx	r1, r1, #4, #11
			bank->EXTREG.reg = 0;
    c510:	2200      	movs	r2, #0
    c512:	811a      	strh	r2, [r3, #8]
    c514:	e7ee      	b.n	c4f4 <_usb_d_dev_handler+0xb8>
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    c516:	2280      	movs	r2, #128	; 0x80
    c518:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c51c:	839a      	strh	r2, [r3, #28]
	dev_inst.callbacks.event(USB_EV_ERROR, 0);
    c51e:	4b62      	ldr	r3, [pc, #392]	; (c6a8 <_usb_d_dev_handler+0x26c>)
    c520:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    c524:	2100      	movs	r1, #0
    c526:	2005      	movs	r0, #5
    c528:	4798      	blx	r3
    c52a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    c52e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c532:	2270      	movs	r2, #112	; 0x70
    c534:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    c536:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    c538:	f240 2201 	movw	r2, #513	; 0x201
    c53c:	831a      	strh	r2, [r3, #24]
	tmp = ((Oscctrl *)hw)->DFLLCTRLB.reg;
    c53e:	4b5b      	ldr	r3, [pc, #364]	; (c6ac <_usb_d_dev_handler+0x270>)
    c540:	f893 3020 	ldrb.w	r3, [r3, #32]
	if (hri_oscctrl_get_DFLLCTRLB_MODE_bit(OSCCTRL)) {
    c544:	f013 0f01 	tst.w	r3, #1
    c548:	d00e      	beq.n	c568 <_usb_d_dev_handler+0x12c>
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    c54a:	4a58      	ldr	r2, [pc, #352]	; (c6ac <_usb_d_dev_handler+0x270>)
    c54c:	6913      	ldr	r3, [r2, #16]
	tmp &= mask;
    c54e:	f403 6310 	and.w	r3, r3, #2304	; 0x900
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, (OSCCTRL_STATUS_DFLLRDY | OSCCTRL_STATUS_DFLLLCKC))
    c552:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
    c556:	d1f9      	bne.n	c54c <_usb_d_dev_handler+0x110>
	dev_inst.callbacks.event(USB_EV_WAKEUP, 0);
    c558:	4b53      	ldr	r3, [pc, #332]	; (c6a8 <_usb_d_dev_handler+0x26c>)
    c55a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    c55e:	2100      	movs	r1, #0
    c560:	2002      	movs	r0, #2
    c562:	4798      	blx	r3
    c564:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	tmp = ((Oscctrl *)hw)->STATUS.reg;
    c568:	4a50      	ldr	r2, [pc, #320]	; (c6ac <_usb_d_dev_handler+0x270>)
    c56a:	6913      	ldr	r3, [r2, #16]
		while (hri_oscctrl_get_STATUS_reg(OSCCTRL, OSCCTRL_STATUS_DFLLRDY) != OSCCTRL_STATUS_DFLLRDY)
    c56c:	f413 7f80 	tst.w	r3, #256	; 0x100
    c570:	d0fb      	beq.n	c56a <_usb_d_dev_handler+0x12e>
    c572:	e7f1      	b.n	c558 <_usb_d_dev_handler+0x11c>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    c574:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c578:	2400      	movs	r4, #0
    c57a:	f883 4100 	strb.w	r4, [r3, #256]	; 0x100
	((Usb *)hw)->DEVICE.INTFLAG.reg = mask;
    c57e:	2208      	movs	r2, #8
    c580:	839a      	strh	r2, [r3, #28]
	((Usb *)hw)->DEVICE.INTENCLR.reg = mask;
    c582:	2270      	movs	r2, #112	; 0x70
    c584:	829a      	strh	r2, [r3, #20]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    c586:	f240 2201 	movw	r2, #513	; 0x201
    c58a:	831a      	strh	r2, [r3, #24]
	_usb_d_dev_reset_epts();
    c58c:	4b48      	ldr	r3, [pc, #288]	; (c6b0 <_usb_d_dev_handler+0x274>)
    c58e:	4798      	blx	r3
	dev_inst.callbacks.event(USB_EV_RESET, 0);
    c590:	4b45      	ldr	r3, [pc, #276]	; (c6a8 <_usb_d_dev_handler+0x26c>)
    c592:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
    c596:	4621      	mov	r1, r4
    c598:	2001      	movs	r0, #1
    c59a:	4798      	blx	r3
    c59c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    c5a0:	f011 0f10 	tst.w	r1, #16
    c5a4:	d109      	bne.n	c5ba <_usb_d_dev_handler+0x17e>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    c5a6:	f011 0f40 	tst.w	r1, #64	; 0x40
    c5aa:	d108      	bne.n	c5be <_usb_d_dev_handler+0x182>
	} else if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    c5ac:	f011 0f20 	tst.w	r1, #32
    c5b0:	d02f      	beq.n	c612 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    c5b2:	2100      	movs	r1, #0
    c5b4:	4b3f      	ldr	r3, [pc, #252]	; (c6b4 <_usb_d_dev_handler+0x278>)
    c5b6:	4798      	blx	r3
    c5b8:	e02b      	b.n	c612 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_setup(ept);
    c5ba:	47c8      	blx	r9
    c5bc:	e029      	b.n	c612 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    c5be:	2101      	movs	r1, #1
    c5c0:	4b3c      	ldr	r3, [pc, #240]	; (c6b4 <_usb_d_dev_handler+0x278>)
    c5c2:	4798      	blx	r3
    c5c4:	e025      	b.n	c612 <_usb_d_dev_handler+0x1d6>
	if (flags & USB_DEVICE_EPINTFLAG_STALL1) {
    c5c6:	f011 0f40 	tst.w	r1, #64	; 0x40
    c5ca:	d111      	bne.n	c5f0 <_usb_d_dev_handler+0x1b4>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    c5cc:	f011 0f08 	tst.w	r1, #8
    c5d0:	d112      	bne.n	c5f8 <_usb_d_dev_handler+0x1bc>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT1) {
    c5d2:	f011 0f02 	tst.w	r1, #2
    c5d6:	d112      	bne.n	c5fe <_usb_d_dev_handler+0x1c2>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    c5d8:	f003 0307 	and.w	r3, r3, #7
    c5dc:	2b01      	cmp	r3, #1
    c5de:	d118      	bne.n	c612 <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    c5e0:	f011 0f04 	tst.w	r1, #4
    c5e4:	d10f      	bne.n	c606 <_usb_d_dev_handler+0x1ca>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    c5e6:	f011 0f10 	tst.w	r1, #16
    c5ea:	d012      	beq.n	c612 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    c5ec:	47c8      	blx	r9
    c5ee:	e010      	b.n	c612 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 1);
    c5f0:	2101      	movs	r1, #1
    c5f2:	4b30      	ldr	r3, [pc, #192]	; (c6b4 <_usb_d_dev_handler+0x278>)
    c5f4:	4798      	blx	r3
    c5f6:	e00c      	b.n	c612 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 1);
    c5f8:	2101      	movs	r1, #1
    c5fa:	47c0      	blx	r8
    c5fc:	e009      	b.n	c612 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_in_next(ept, true);
    c5fe:	2101      	movs	r1, #1
    c600:	4b2d      	ldr	r3, [pc, #180]	; (c6b8 <_usb_d_dev_handler+0x27c>)
    c602:	4798      	blx	r3
    c604:	e005      	b.n	c612 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 0);
    c606:	2100      	movs	r1, #0
    c608:	47c0      	blx	r8
    c60a:	e002      	b.n	c612 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_stall(ept, 0);
    c60c:	2100      	movs	r1, #0
    c60e:	4b29      	ldr	r3, [pc, #164]	; (c6b4 <_usb_d_dev_handler+0x278>)
    c610:	4798      	blx	r3
    c612:	3401      	adds	r4, #1
    c614:	3514      	adds	r5, #20
	for (i = 0; i < USB_D_N_EP; i++) {
    c616:	2c1b      	cmp	r4, #27
    c618:	d042      	beq.n	c6a0 <_usb_d_dev_handler+0x264>
    c61a:	4628      	mov	r0, r5
		if (ept->ep == 0xFF) {
    c61c:	7cab      	ldrb	r3, [r5, #18]
    c61e:	2bff      	cmp	r3, #255	; 0xff
    c620:	d0f7      	beq.n	c612 <_usb_d_dev_handler+0x1d6>
	if (!(epint & (1u << epn))) {
    c622:	f003 030f 	and.w	r3, r3, #15
    c626:	2101      	movs	r1, #1
    c628:	4099      	lsls	r1, r3
    c62a:	4231      	tst	r1, r6
    c62c:	d0f1      	beq.n	c612 <_usb_d_dev_handler+0x1d6>
	flags = hw->DEVICE.DeviceEndpoint[epn].EPINTFLAG.reg;
    c62e:	0159      	lsls	r1, r3, #5
    c630:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
    c634:	f501 7180 	add.w	r1, r1, #256	; 0x100
    c638:	79c9      	ldrb	r1, [r1, #7]
	mask  = hw->DEVICE.DeviceEndpoint[epn].EPINTENSET.reg;
    c63a:	015b      	lsls	r3, r3, #5
    c63c:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    c640:	f893 3109 	ldrb.w	r3, [r3, #265]	; 0x109
	if (flags) {
    c644:	4019      	ands	r1, r3
    c646:	d0e4      	beq.n	c612 <_usb_d_dev_handler+0x1d6>
		if ((ept->flags.bits.eptype == 0x1) && !_usb_d_dev_ep_is_busy(ept)) {
    c648:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    c64c:	eb07 0282 	add.w	r2, r7, r2, lsl #2
    c650:	f892 30e7 	ldrb.w	r3, [r2, #231]	; 0xe7
    c654:	f003 0247 	and.w	r2, r3, #71	; 0x47
    c658:	2a01      	cmp	r2, #1
    c65a:	d0a1      	beq.n	c5a0 <_usb_d_dev_handler+0x164>
		} else if (_usb_d_dev_ep_is_in(ept)) {
    c65c:	f013 0f80 	tst.w	r3, #128	; 0x80
    c660:	d1b1      	bne.n	c5c6 <_usb_d_dev_handler+0x18a>
	if (flags & USB_DEVICE_EPINTFLAG_STALL0) {
    c662:	f011 0f20 	tst.w	r1, #32
    c666:	d1d1      	bne.n	c60c <_usb_d_dev_handler+0x1d0>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRFAIL0) {
    c668:	f011 0f04 	tst.w	r1, #4
    c66c:	d10e      	bne.n	c68c <_usb_d_dev_handler+0x250>
	} else if (flags & USB_DEVICE_EPINTFLAG_TRCPT0) {
    c66e:	f011 0f01 	tst.w	r1, #1
    c672:	d10e      	bne.n	c692 <_usb_d_dev_handler+0x256>
	} else if (_usb_d_dev_ep_is_ctrl(ept)) {
    c674:	f003 0307 	and.w	r3, r3, #7
    c678:	2b01      	cmp	r3, #1
    c67a:	d1ca      	bne.n	c612 <_usb_d_dev_handler+0x1d6>
		if (flags & USB_DEVICE_EPINTFLAG_TRFAIL1) {
    c67c:	f011 0f08 	tst.w	r1, #8
    c680:	d10b      	bne.n	c69a <_usb_d_dev_handler+0x25e>
		} else if (flags & USB_DEVICE_EPINTFLAG_RXSTP) {
    c682:	f011 0f10 	tst.w	r1, #16
    c686:	d0c4      	beq.n	c612 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_setup(ept);
    c688:	47c8      	blx	r9
    c68a:	e7c2      	b.n	c612 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_handle_trfail(ept, 0);
    c68c:	2100      	movs	r1, #0
    c68e:	47c0      	blx	r8
    c690:	e7bf      	b.n	c612 <_usb_d_dev_handler+0x1d6>
		_usb_d_dev_out_next(ept, true);
    c692:	2101      	movs	r1, #1
    c694:	4b09      	ldr	r3, [pc, #36]	; (c6bc <_usb_d_dev_handler+0x280>)
    c696:	4798      	blx	r3
    c698:	e7bb      	b.n	c612 <_usb_d_dev_handler+0x1d6>
			_usb_d_dev_handle_trfail(ept, 1);
    c69a:	2101      	movs	r1, #1
    c69c:	47c0      	blx	r8
    c69e:	e7b8      	b.n	c612 <_usb_d_dev_handler+0x1d6>
    c6a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    c6a4:	20000c08 	.word	0x20000c08
    c6a8:	20000b34 	.word	0x20000b34
    c6ac:	40001000 	.word	0x40001000
    c6b0:	0000c085 	.word	0x0000c085
    c6b4:	0000bebd 	.word	0x0000bebd
    c6b8:	0000c0c9 	.word	0x0000c0c9
    c6bc:	0000c24d 	.word	0x0000c24d
    c6c0:	0000be3d 	.word	0x0000be3d
    c6c4:	0000bf85 	.word	0x0000bf85

0000c6c8 <_usb_d_dev_init>:
{
    c6c8:	b508      	push	{r3, lr}
	return ((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg;
    c6ca:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c6ce:	789b      	ldrb	r3, [r3, #2]
	if (!hri_usbdevice_is_syncing(hw, USB_SYNCBUSY_SWRST)) {
    c6d0:	f013 0f01 	tst.w	r3, #1
    c6d4:	d124      	bne.n	c720 <_usb_d_dev_init+0x58>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c6d6:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c6da:	7893      	ldrb	r3, [r2, #2]
    c6dc:	f013 0f03 	tst.w	r3, #3
    c6e0:	d1fb      	bne.n	c6da <_usb_d_dev_init+0x12>

static inline hri_usb_ctrla_reg_t hri_usb_get_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t mask)
{
	uint8_t tmp;
	hri_usb_wait_for_sync(hw, USB_SYNCBUSY_MASK);
	tmp = ((Usb *)hw)->HOST.CTRLA.reg;
    c6e2:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c6e6:	781b      	ldrb	r3, [r3, #0]
		if (hri_usbdevice_get_CTRLA_reg(hw, USB_CTRLA_ENABLE)) {
    c6e8:	f013 0f02 	tst.w	r3, #2
    c6ec:	d00f      	beq.n	c70e <_usb_d_dev_init+0x46>
	((Usb *)hw)->HOST.CTRLA.reg &= ~USB_CTRLA_ENABLE;
    c6ee:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c6f2:	7813      	ldrb	r3, [r2, #0]
    c6f4:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    c6f8:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c6fa:	7893      	ldrb	r3, [r2, #2]
    c6fc:	f013 0f03 	tst.w	r3, #3
    c700:	d1fb      	bne.n	c6fa <_usb_d_dev_init+0x32>
    c702:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c706:	7893      	ldrb	r3, [r2, #2]
    c708:	f013 0f02 	tst.w	r3, #2
    c70c:	d1fb      	bne.n	c706 <_usb_d_dev_init+0x3e>
}

static inline void hri_usb_write_CTRLA_reg(const void *const hw, hri_usb_ctrla_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.CTRLA.reg = data;
    c70e:	2201      	movs	r2, #1
    c710:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c714:	701a      	strb	r2, [r3, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c716:	461a      	mov	r2, r3
    c718:	7893      	ldrb	r3, [r2, #2]
    c71a:	f013 0f03 	tst.w	r3, #3
    c71e:	d1fb      	bne.n	c718 <_usb_d_dev_init+0x50>
    c720:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c724:	7893      	ldrb	r3, [r2, #2]
    c726:	f013 0f01 	tst.w	r3, #1
    c72a:	d1fb      	bne.n	c724 <_usb_d_dev_init+0x5c>
	dev_inst.callbacks.sof   = (_usb_d_dev_sof_cb_t)_dummy_func_no_return;
    c72c:	4b24      	ldr	r3, [pc, #144]	; (c7c0 <_usb_d_dev_init+0xf8>)
    c72e:	4a25      	ldr	r2, [pc, #148]	; (c7c4 <_usb_d_dev_init+0xfc>)
    c730:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
	dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)_dummy_func_no_return;
    c734:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
	dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)_dummy_func_no_return;
    c738:	f8c3 20c8 	str.w	r2, [r3, #200]	; 0xc8
	dev_inst.ep_callbacks.more  = (_usb_d_dev_ep_cb_more_t)_dummy_func_no_return;
    c73c:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
	dev_inst.ep_callbacks.done  = (_usb_d_dev_ep_cb_done_t)_dummy_func_no_return;
    c740:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
	_usb_d_dev_reset_epts();
    c744:	4b20      	ldr	r3, [pc, #128]	; (c7c8 <_usb_d_dev_init+0x100>)
    c746:	4798      	blx	r3
	    = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRANSN_POS / 32)) >> (NVM_USB_PAD_TRANSN_POS % 32))
    c748:	4b20      	ldr	r3, [pc, #128]	; (c7cc <_usb_d_dev_init+0x104>)
    c74a:	6819      	ldr	r1, [r3, #0]
	uint32_t pad_transp
    c74c:	f3c1 1344 	ubfx	r3, r1, #5, #5
	uint32_t pad_trim = (*((uint32_t *)(NVMCTRL_SW0) + (NVM_USB_PAD_TRIM_POS / 32)) >> (NVM_USB_PAD_TRIM_POS % 32))
    c750:	f3c1 2282 	ubfx	r2, r1, #10, #3
	if (pad_transn == 0 || pad_transn == 0x1F) {
    c754:	f011 011f 	ands.w	r1, r1, #31
    c758:	d02b      	beq.n	c7b2 <_usb_d_dev_init+0xea>
		pad_transn = 9;
    c75a:	291f      	cmp	r1, #31
    c75c:	bf08      	it	eq
    c75e:	2109      	moveq	r1, #9
	if (pad_transp == 0 || pad_transp == 0x1F) {
    c760:	b34b      	cbz	r3, c7b6 <_usb_d_dev_init+0xee>
		pad_transp = 25;
    c762:	2b1f      	cmp	r3, #31
    c764:	bf08      	it	eq
    c766:	2319      	moveq	r3, #25
	if (pad_trim == 0 || pad_trim == 0x7) {
    c768:	b33a      	cbz	r2, c7ba <_usb_d_dev_init+0xf2>
		pad_trim = 6;
    c76a:	2a07      	cmp	r2, #7
    c76c:	bf08      	it	eq
    c76e:	2206      	moveq	r2, #6
	hw->DEVICE.PADCAL.reg = USB_PADCAL_TRANSN(pad_transn) | USB_PADCAL_TRANSP(pad_transp) | USB_PADCAL_TRIM(pad_trim);
    c770:	f003 031f 	and.w	r3, r3, #31
    c774:	ea43 1381 	orr.w	r3, r3, r1, lsl #6
    c778:	0312      	lsls	r2, r2, #12
    c77a:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
    c77e:	4313      	orrs	r3, r2
    c780:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c784:	8513      	strh	r3, [r2, #40]	; 0x28
	hw->DEVICE.QOSCTRL.bit.CQOS = 3;
    c786:	78d3      	ldrb	r3, [r2, #3]
    c788:	f043 0303 	orr.w	r3, r3, #3
    c78c:	70d3      	strb	r3, [r2, #3]
	hw->DEVICE.QOSCTRL.bit.DQOS = 3;
    c78e:	78d3      	ldrb	r3, [r2, #3]
    c790:	f043 030c 	orr.w	r3, r3, #12
    c794:	70d3      	strb	r3, [r2, #3]
	((Usb *)hw)->HOST.CTRLA.reg = data;
    c796:	2304      	movs	r3, #4
    c798:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c79a:	7893      	ldrb	r3, [r2, #2]
    c79c:	f013 0f03 	tst.w	r3, #3
    c7a0:	d1fb      	bne.n	c79a <_usb_d_dev_init+0xd2>
}

static inline void hri_usb_write_DESCADD_reg(const void *const hw, hri_usb_descadd_reg_t data)
{
	USB_CRITICAL_SECTION_ENTER();
	((Usb *)hw)->HOST.DESCADD.reg = data;
    c7a2:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c7a6:	4a06      	ldr	r2, [pc, #24]	; (c7c0 <_usb_d_dev_init+0xf8>)
    c7a8:	625a      	str	r2, [r3, #36]	; 0x24
	((Usb *)hw)->DEVICE.CTRLB.reg = data;
    c7aa:	2201      	movs	r2, #1
    c7ac:	811a      	strh	r2, [r3, #8]
}
    c7ae:	2000      	movs	r0, #0
    c7b0:	bd08      	pop	{r3, pc}
		pad_transn = 9;
    c7b2:	2109      	movs	r1, #9
    c7b4:	e7d4      	b.n	c760 <_usb_d_dev_init+0x98>
		pad_transp = 25;
    c7b6:	2319      	movs	r3, #25
    c7b8:	e7d6      	b.n	c768 <_usb_d_dev_init+0xa0>
		pad_trim = 6;
    c7ba:	2206      	movs	r2, #6
    c7bc:	e7d8      	b.n	c770 <_usb_d_dev_init+0xa8>
    c7be:	bf00      	nop
    c7c0:	20000b34 	.word	0x20000b34
    c7c4:	0000be39 	.word	0x0000be39
    c7c8:	0000c085 	.word	0x0000c085
    c7cc:	00800084 	.word	0x00800084

0000c7d0 <_usb_d_dev_enable>:
	tmp = ((Usb *)hw)->HOST.SYNCBUSY.reg;
    c7d0:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c7d4:	789b      	ldrb	r3, [r3, #2]
	if (hri_usbdevice_get_SYNCBUSY_reg(hw, (USB_SYNCBUSY_ENABLE | USB_SYNCBUSY_SWRST))) {
    c7d6:	f013 0f03 	tst.w	r3, #3
    c7da:	d129      	bne.n	c830 <_usb_d_dev_enable+0x60>
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c7dc:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c7e0:	7893      	ldrb	r3, [r2, #2]
    c7e2:	f013 0f03 	tst.w	r3, #3
    c7e6:	d1fb      	bne.n	c7e0 <_usb_d_dev_enable+0x10>
	return ((Usb *)hw)->HOST.CTRLA.reg;
    c7e8:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c7ec:	781b      	ldrb	r3, [r3, #0]
    c7ee:	b2db      	uxtb	r3, r3
	if ((ctrla & USB_CTRLA_ENABLE) == 0) {
    c7f0:	f013 0f02 	tst.w	r3, #2
    c7f4:	d108      	bne.n	c808 <_usb_d_dev_enable+0x38>
		hri_usbdevice_write_CTRLA_reg(hw, ctrla | USB_CTRLA_ENABLE);
    c7f6:	f043 0302 	orr.w	r3, r3, #2
	((Usb *)hw)->HOST.CTRLA.reg = data;
    c7fa:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c7fe:	7013      	strb	r3, [r2, #0]
	while (((Usb *)hw)->DEVICE.SYNCBUSY.reg & reg) {
    c800:	7893      	ldrb	r3, [r2, #2]
    c802:	f013 0f03 	tst.w	r3, #3
    c806:	d1fb      	bne.n	c800 <_usb_d_dev_enable+0x30>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
    c808:	4b0b      	ldr	r3, [pc, #44]	; (c838 <_usb_d_dev_enable+0x68>)
    c80a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
    c80e:	609a      	str	r2, [r3, #8]
    c810:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    c814:	609a      	str	r2, [r3, #8]
    c816:	f44f 2280 	mov.w	r2, #262144	; 0x40000
    c81a:	609a      	str	r2, [r3, #8]
    c81c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    c820:	609a      	str	r2, [r3, #8]
	((Usb *)hw)->DEVICE.INTENSET.reg = mask;
    c822:	f240 228d 	movw	r2, #653	; 0x28d
    c826:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c82a:	831a      	strh	r2, [r3, #24]
	return ERR_NONE;
    c82c:	2000      	movs	r0, #0
    c82e:	4770      	bx	lr
		return -USB_ERR_DENIED;
    c830:	f06f 0010 	mvn.w	r0, #16
}
    c834:	4770      	bx	lr
    c836:	bf00      	nop
    c838:	e000e100 	.word	0xe000e100

0000c83c <_usb_d_dev_attach>:
	((Usb *)hw)->DEVICE.CTRLB.reg &= ~USB_DEVICE_CTRLB_DETACH;
    c83c:	f04f 4282 	mov.w	r2, #1090519040	; 0x41000000
    c840:	8913      	ldrh	r3, [r2, #8]
    c842:	f023 0301 	bic.w	r3, r3, #1
    c846:	041b      	lsls	r3, r3, #16
    c848:	0c1b      	lsrs	r3, r3, #16
    c84a:	8113      	strh	r3, [r2, #8]
    c84c:	4770      	bx	lr

0000c84e <_usb_d_dev_set_address>:
	hri_usbdevice_write_DADD_reg(USB, USB_DEVICE_DADD_ADDEN | USB_DEVICE_DADD_DADD(addr));
    c84e:	f040 0080 	orr.w	r0, r0, #128	; 0x80
	((Usb *)hw)->DEVICE.DADD.reg = data;
    c852:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c856:	7298      	strb	r0, [r3, #10]
    c858:	4770      	bx	lr

0000c85a <_usb_d_dev_get_frame_n>:
	return (((Usb *)hw)->DEVICE.FNUM.reg & USB_DEVICE_FNUM_FNUM_Msk) >> USB_DEVICE_FNUM_FNUM_Pos;
    c85a:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    c85e:	8a18      	ldrh	r0, [r3, #16]
}
    c860:	f3c0 00ca 	ubfx	r0, r0, #3, #11
    c864:	4770      	bx	lr
	...

0000c868 <_usb_d_dev_ep_init>:
{
    c868:	b5f0      	push	{r4, r5, r6, r7, lr}
    c86a:	fa4f fe80 	sxtb.w	lr, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    c86e:	f010 050f 	ands.w	r5, r0, #15
    c872:	d04d      	beq.n	c910 <_usb_d_dev_ep_init+0xa8>
    c874:	f1be 0f00 	cmp.w	lr, #0
    c878:	bfb4      	ite	lt
    c87a:	1d6c      	addlt	r4, r5, #5
    c87c:	462c      	movge	r4, r5
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    c87e:	f001 0103 	and.w	r1, r1, #3
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    c882:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N) {
    c884:	2d05      	cmp	r5, #5
    c886:	d947      	bls.n	c918 <_usb_d_dev_ep_init+0xb0>
		return -USB_ERR_PARAM;
    c888:	f06f 0011 	mvn.w	r0, #17
    c88c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    c88e:	f1be 0f00 	cmp.w	lr, #0
    c892:	db1b      	blt.n	c8cc <_usb_d_dev_ep_init+0x64>
    c894:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    c898:	4e37      	ldr	r6, [pc, #220]	; (c978 <_usb_d_dev_ep_init+0x110>)
    c89a:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    c89e:	2d00      	cmp	r5, #0
    c8a0:	d15e      	bne.n	c960 <_usb_d_dev_ep_init+0xf8>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    c8a2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    c8a6:	4d34      	ldr	r5, [pc, #208]	; (c978 <_usb_d_dev_ep_init+0x110>)
    c8a8:	f855 7023 	ldr.w	r7, [r5, r3, lsl #2]
    c8ac:	4d33      	ldr	r5, [pc, #204]	; (c97c <_usb_d_dev_ep_init+0x114>)
    c8ae:	00a6      	lsls	r6, r4, #2
    c8b0:	1933      	adds	r3, r6, r4
    c8b2:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    c8b6:	f8c3 70e0 	str.w	r7, [r3, #224]	; 0xe0
	ept->size     = max_pkt_siz;
    c8ba:	f8a3 20e4 	strh.w	r2, [r3, #228]	; 0xe4
	ept->flags.u8 = (ep_type + 1);
    c8be:	3101      	adds	r1, #1
    c8c0:	f883 10e7 	strb.w	r1, [r3, #231]	; 0xe7
	ept->ep       = ep;
    c8c4:	f883 00e6 	strb.w	r0, [r3, #230]	; 0xe6
	return USB_OK;
    c8c8:	2000      	movs	r0, #0
    c8ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    c8cc:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    c8d0:	4e29      	ldr	r6, [pc, #164]	; (c978 <_usb_d_dev_ep_init+0x110>)
    c8d2:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    c8d6:	686d      	ldr	r5, [r5, #4]
    c8d8:	b935      	cbnz	r5, c8e8 <_usb_d_dev_ep_init+0x80>
	ept->cache    = (uint8_t *)(dir ? pcfg->i_cache : pcfg->cache);
    c8da:	eb03 0343 	add.w	r3, r3, r3, lsl #1
    c8de:	4d26      	ldr	r5, [pc, #152]	; (c978 <_usb_d_dev_ep_init+0x110>)
    c8e0:	eb05 0383 	add.w	r3, r5, r3, lsl #2
    c8e4:	685f      	ldr	r7, [r3, #4]
    c8e6:	e7e1      	b.n	c8ac <_usb_d_dev_ep_init+0x44>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    c8e8:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    c8ec:	4e22      	ldr	r6, [pc, #136]	; (c978 <_usb_d_dev_ep_init+0x110>)
    c8ee:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    c8f2:	896d      	ldrh	r5, [r5, #10]
    c8f4:	4295      	cmp	r5, r2
    c8f6:	daf0      	bge.n	c8da <_usb_d_dev_ep_init+0x72>
		return -USB_ERR_FUNC;
    c8f8:	f06f 0012 	mvn.w	r0, #18
    c8fc:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -USB_ERR_REDO;
    c8fe:	f06f 0013 	mvn.w	r0, #19
    c902:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_REDO;
    c904:	f06f 0013 	mvn.w	r0, #19
    c908:	bdf0      	pop	{r4, r5, r6, r7, pc}
			return -USB_ERR_FUNC;
    c90a:	f06f 0012 	mvn.w	r0, #18
    c90e:	bdf0      	pop	{r4, r5, r6, r7, pc}
	uint8_t                        ep_type = attr & USB_EP_XTYPE_MASK;
    c910:	f001 0103 	and.w	r1, r1, #3
	return &dev_inst.ep[ep_index];
    c914:	2400      	movs	r4, #0
	const struct _usb_ep_cfg_item *pcfg    = &_usb_ep_cfgs[epn];
    c916:	4623      	mov	r3, r4
	if (ept->ep != 0xFF) {
    c918:	eb04 0684 	add.w	r6, r4, r4, lsl #2
    c91c:	4f17      	ldr	r7, [pc, #92]	; (c97c <_usb_d_dev_ep_init+0x114>)
    c91e:	eb07 0686 	add.w	r6, r7, r6, lsl #2
    c922:	f896 60e6 	ldrb.w	r6, [r6, #230]	; 0xe6
    c926:	2eff      	cmp	r6, #255	; 0xff
    c928:	d1e9      	bne.n	c8fe <_usb_d_dev_ep_init+0x96>
	if (ep_type == USB_EP_XTYPE_CTRL) {
    c92a:	2900      	cmp	r1, #0
    c92c:	d1af      	bne.n	c88e <_usb_d_dev_ep_init+0x26>
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    c92e:	b125      	cbz	r5, c93a <_usb_d_dev_ep_init+0xd2>
    c930:	f1be 0f00 	cmp.w	lr, #0
    c934:	bfa4      	itt	ge
    c936:	3505      	addge	r5, #5
    c938:	b2ed      	uxtbge	r5, r5
		if (ept_in->ep != 0xFF) {
    c93a:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    c93e:	4e0f      	ldr	r6, [pc, #60]	; (c97c <_usb_d_dev_ep_init+0x114>)
    c940:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    c944:	f895 50e6 	ldrb.w	r5, [r5, #230]	; 0xe6
    c948:	2dff      	cmp	r5, #255	; 0xff
    c94a:	d1db      	bne.n	c904 <_usb_d_dev_ep_init+0x9c>
		if (pcfg->cache == NULL) {
    c94c:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    c950:	4e09      	ldr	r6, [pc, #36]	; (c978 <_usb_d_dev_ep_init+0x110>)
    c952:	f856 5025 	ldr.w	r5, [r6, r5, lsl #2]
    c956:	2d00      	cmp	r5, #0
    c958:	d0d7      	beq.n	c90a <_usb_d_dev_ep_init+0xa2>
	if ((dir ? pcfg->i_cache : pcfg->cache) && ((dir ? pcfg->i_size : pcfg->size) < max_pkt_siz)) {
    c95a:	f1be 0f00 	cmp.w	lr, #0
    c95e:	dbb5      	blt.n	c8cc <_usb_d_dev_ep_init+0x64>
    c960:	eb03 0543 	add.w	r5, r3, r3, lsl #1
    c964:	4e04      	ldr	r6, [pc, #16]	; (c978 <_usb_d_dev_ep_init+0x110>)
    c966:	eb06 0585 	add.w	r5, r6, r5, lsl #2
    c96a:	892d      	ldrh	r5, [r5, #8]
    c96c:	4295      	cmp	r5, r2
    c96e:	da98      	bge.n	c8a2 <_usb_d_dev_ep_init+0x3a>
		return -USB_ERR_FUNC;
    c970:	f06f 0012 	mvn.w	r0, #18
    c974:	bdf0      	pop	{r4, r5, r6, r7, pc}
    c976:	bf00      	nop
    c978:	0001176c 	.word	0x0001176c
    c97c:	20000b34 	.word	0x20000b34

0000c980 <_usb_d_dev_ep_deinit>:
{
    c980:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    c982:	b247      	sxtb	r7, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    c984:	f010 060f 	ands.w	r6, r0, #15
    c988:	d00e      	beq.n	c9a8 <_usb_d_dev_ep_deinit+0x28>
    c98a:	2f00      	cmp	r7, #0
    c98c:	bfb4      	ite	lt
    c98e:	1d73      	addlt	r3, r6, #5
    c990:	4633      	movge	r3, r6
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c992:	2e05      	cmp	r6, #5
    c994:	d900      	bls.n	c998 <_usb_d_dev_ep_deinit+0x18>
    c996:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return &dev_inst.ep[ep_index];
    c998:	461d      	mov	r5, r3
    c99a:	3301      	adds	r3, #1
    c99c:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    c9a0:	4a24      	ldr	r2, [pc, #144]	; (ca34 <_usb_d_dev_ep_deinit+0xb4>)
    c9a2:	eb02 0e83 	add.w	lr, r2, r3, lsl #2
    c9a6:	e002      	b.n	c9ae <_usb_d_dev_ep_deinit+0x2e>
    c9a8:	f8df e094 	ldr.w	lr, [pc, #148]	; ca40 <_usb_d_dev_ep_deinit+0xc0>
    c9ac:	2500      	movs	r5, #0
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    c9ae:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    c9b2:	4a21      	ldr	r2, [pc, #132]	; (ca38 <_usb_d_dev_ep_deinit+0xb8>)
    c9b4:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    c9b8:	f893 20e6 	ldrb.w	r2, [r3, #230]	; 0xe6
    c9bc:	2aff      	cmp	r2, #255	; 0xff
    c9be:	d0ea      	beq.n	c996 <_usb_d_dev_ep_deinit+0x16>
    c9c0:	4604      	mov	r4, r0
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_RESET);
    c9c2:	2203      	movs	r2, #3
    c9c4:	0ff9      	lsrs	r1, r7, #31
    c9c6:	4670      	mov	r0, lr
    c9c8:	4b1c      	ldr	r3, [pc, #112]	; (ca3c <_usb_d_dev_ep_deinit+0xbc>)
    c9ca:	4798      	blx	r3
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    c9cc:	eb05 0385 	add.w	r3, r5, r5, lsl #2
    c9d0:	4a19      	ldr	r2, [pc, #100]	; (ca38 <_usb_d_dev_ep_deinit+0xb8>)
    c9d2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    c9d6:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    c9da:	f003 0307 	and.w	r3, r3, #7
    c9de:	2b01      	cmp	r3, #1
    c9e0:	d016      	beq.n	ca10 <_usb_d_dev_ep_deinit+0x90>
	} else if (USB_EP_GET_DIR(ep)) {
    c9e2:	2f00      	cmp	r7, #0
    c9e4:	db1b      	blt.n	ca1e <_usb_d_dev_ep_deinit+0x9e>
    c9e6:	0160      	lsls	r0, r4, #5
    c9e8:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE0_Msk;
    c9ec:	f890 3100 	ldrb.w	r3, [r0, #256]	; 0x100
    c9f0:	f003 03f8 	and.w	r3, r3, #248	; 0xf8
    c9f4:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
	ept->flags.u8 = 0;
    c9f8:	4b0f      	ldr	r3, [pc, #60]	; (ca38 <_usb_d_dev_ep_deinit+0xb8>)
    c9fa:	00aa      	lsls	r2, r5, #2
    c9fc:	1951      	adds	r1, r2, r5
    c9fe:	eb03 0181 	add.w	r1, r3, r1, lsl #2
    ca02:	2000      	movs	r0, #0
    ca04:	f881 00e7 	strb.w	r0, [r1, #231]	; 0xe7
	ept->ep       = 0xFF;
    ca08:	22ff      	movs	r2, #255	; 0xff
    ca0a:	f881 20e6 	strb.w	r2, [r1, #230]	; 0xe6
    ca0e:	e7c2      	b.n	c996 <_usb_d_dev_ep_deinit+0x16>
		hw->DEVICE.DeviceEndpoint[ep].EPCFG.reg = 0;
    ca10:	0160      	lsls	r0, r4, #5
    ca12:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    ca16:	2300      	movs	r3, #0
    ca18:	f880 3100 	strb.w	r3, [r0, #256]	; 0x100
    ca1c:	e7ec      	b.n	c9f8 <_usb_d_dev_ep_deinit+0x78>
    ca1e:	0176      	lsls	r6, r6, #5
    ca20:	f106 4682 	add.w	r6, r6, #1090519040	; 0x41000000
		hw->DEVICE.DeviceEndpoint[USB_EP_GET_N(ep)].EPCFG.reg &= ~USB_DEVICE_EPCFG_EPTYPE1_Msk;
    ca24:	f896 3100 	ldrb.w	r3, [r6, #256]	; 0x100
    ca28:	f003 038f 	and.w	r3, r3, #143	; 0x8f
    ca2c:	f886 3100 	strb.w	r3, [r6, #256]	; 0x100
    ca30:	e7e2      	b.n	c9f8 <_usb_d_dev_ep_deinit+0x78>
    ca32:	bf00      	nop
    ca34:	20000bf4 	.word	0x20000bf4
    ca38:	20000b34 	.word	0x20000b34
    ca3c:	0000bf19 	.word	0x0000bf19
    ca40:	20000c08 	.word	0x20000c08

0000ca44 <_usb_d_dev_ep_enable>:
{
    ca44:	b4f0      	push	{r4, r5, r6, r7}
    ca46:	b246      	sxtb	r6, r0
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    ca48:	f010 000f 	ands.w	r0, r0, #15
    ca4c:	f000 80a7 	beq.w	cb9e <_usb_d_dev_ep_enable+0x15a>
    ca50:	2e00      	cmp	r6, #0
    ca52:	bfb4      	ite	lt
    ca54:	1d43      	addlt	r3, r0, #5
    ca56:	4603      	movge	r3, r0
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    ca58:	4605      	mov	r5, r0
    ca5a:	0142      	lsls	r2, r0, #5
    ca5c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    ca60:	f892 4100 	ldrb.w	r4, [r2, #256]	; 0x100
    ca64:	b2e4      	uxtb	r4, r4
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    ca66:	2805      	cmp	r0, #5
    ca68:	f240 80a0 	bls.w	cbac <_usb_d_dev_ep_enable+0x168>
		return -USB_ERR_PARAM;
    ca6c:	f06f 0011 	mvn.w	r0, #17
    ca70:	e07d      	b.n	cb6e <_usb_d_dev_ep_enable+0x12a>
		if (epcfg & (USB_DEVICE_EPCFG_EPTYPE1_Msk | USB_DEVICE_EPCFG_EPTYPE0_Msk)) {
    ca72:	f014 0f77 	tst.w	r4, #119	; 0x77
    ca76:	f040 8089 	bne.w	cb8c <_usb_d_dev_ep_enable+0x148>
    ca7a:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    ca7e:	2111      	movs	r1, #17
    ca80:	f882 1100 	strb.w	r1, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    ca84:	4c9b      	ldr	r4, [pc, #620]	; (ccf4 <_usb_d_dev_ep_enable+0x2b0>)
    ca86:	eb04 0187 	add.w	r1, r4, r7, lsl #2
    ca8a:	f8b1 10e4 	ldrh.w	r1, [r1, #228]	; 0xe4
    ca8e:	4c9a      	ldr	r4, [pc, #616]	; (ccf8 <_usb_d_dev_ep_enable+0x2b4>)
    ca90:	ea04 3481 	and.w	r4, r4, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    ca94:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    ca98:	f200 80cd 	bhi.w	cc36 <_usb_d_dev_ep_enable+0x1f2>
    ca9c:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    caa0:	f200 8112 	bhi.w	ccc8 <_usb_d_dev_ep_enable+0x284>
    caa4:	2980      	cmp	r1, #128	; 0x80
    caa6:	f200 8101 	bhi.w	ccac <_usb_d_dev_ep_enable+0x268>
    caaa:	2940      	cmp	r1, #64	; 0x40
    caac:	f200 8113 	bhi.w	ccd6 <_usb_d_dev_ep_enable+0x292>
    cab0:	2920      	cmp	r1, #32
    cab2:	f200 8102 	bhi.w	ccba <_usb_d_dev_ep_enable+0x276>
    cab6:	2910      	cmp	r1, #16
    cab8:	f200 8114 	bhi.w	cce4 <_usb_d_dev_ep_enable+0x2a0>
    cabc:	2908      	cmp	r1, #8
    cabe:	bf94      	ite	ls
    cac0:	2600      	movls	r6, #0
    cac2:	2601      	movhi	r6, #1
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    cac4:	ea44 7406 	orr.w	r4, r4, r6, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    cac8:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    caca:	f3c1 010d 	ubfx	r1, r1, #0, #14
    cace:	e0b8      	b.n	cc42 <_usb_d_dev_ep_enable+0x1fe>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE1_Msk) {
    cad0:	f014 0f70 	tst.w	r4, #112	; 0x70
    cad4:	d15d      	bne.n	cb92 <_usb_d_dev_ep_enable+0x14e>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE1(ept->flags.bits.eptype);
    cad6:	4e87      	ldr	r6, [pc, #540]	; (ccf4 <_usb_d_dev_ep_enable+0x2b0>)
    cad8:	009f      	lsls	r7, r3, #2
    cada:	18f9      	adds	r1, r7, r3
    cadc:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    cae0:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    cae4:	0109      	lsls	r1, r1, #4
    cae6:	f001 0170 	and.w	r1, r1, #112	; 0x70
    caea:	430c      	orrs	r4, r1
    caec:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    caf0:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    caf4:	443b      	add	r3, r7
    caf6:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    cafa:	f8b6 30e4 	ldrh.w	r3, [r6, #228]	; 0xe4
    cafe:	f3c3 010d 	ubfx	r1, r3, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    cb02:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    cb06:	d80f      	bhi.n	cb28 <_usb_d_dev_ep_enable+0xe4>
    cb08:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
    cb0c:	d819      	bhi.n	cb42 <_usb_d_dev_ep_enable+0xfe>
    cb0e:	2b80      	cmp	r3, #128	; 0x80
    cb10:	d819      	bhi.n	cb46 <_usb_d_dev_ep_enable+0x102>
    cb12:	2b40      	cmp	r3, #64	; 0x40
    cb14:	d819      	bhi.n	cb4a <_usb_d_dev_ep_enable+0x106>
    cb16:	2b20      	cmp	r3, #32
    cb18:	d819      	bhi.n	cb4e <_usb_d_dev_ep_enable+0x10a>
    cb1a:	2b10      	cmp	r3, #16
    cb1c:	d819      	bhi.n	cb52 <_usb_d_dev_ep_enable+0x10e>
    cb1e:	2b08      	cmp	r3, #8
    cb20:	bf94      	ite	ls
    cb22:	2300      	movls	r3, #0
    cb24:	2301      	movhi	r3, #1
    cb26:	e000      	b.n	cb2a <_usb_d_dev_ep_enable+0xe6>
    cb28:	2307      	movs	r3, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    cb2a:	ea41 7303 	orr.w	r3, r1, r3, lsl #28
    cb2e:	6143      	str	r3, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    cb30:	2380      	movs	r3, #128	; 0x80
    cb32:	f882 3104 	strb.w	r3, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    cb36:	4b6f      	ldr	r3, [pc, #444]	; (ccf4 <_usb_d_dev_ep_enable+0x2b0>)
    cb38:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    cb3c:	2000      	movs	r0, #0
    cb3e:	76a8      	strb	r0, [r5, #26]
    cb40:	e015      	b.n	cb6e <_usb_d_dev_ep_enable+0x12a>
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    cb42:	2306      	movs	r3, #6
    cb44:	e7f1      	b.n	cb2a <_usb_d_dev_ep_enable+0xe6>
    cb46:	2305      	movs	r3, #5
    cb48:	e7ef      	b.n	cb2a <_usb_d_dev_ep_enable+0xe6>
    cb4a:	2304      	movs	r3, #4
    cb4c:	e7ed      	b.n	cb2a <_usb_d_dev_ep_enable+0xe6>
    cb4e:	2303      	movs	r3, #3
    cb50:	e7eb      	b.n	cb2a <_usb_d_dev_ep_enable+0xe6>
    cb52:	2302      	movs	r3, #2
    cb54:	e7e9      	b.n	cb2a <_usb_d_dev_ep_enable+0xe6>
    cb56:	2107      	movs	r1, #7
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    cb58:	ea43 7301 	orr.w	r3, r3, r1, lsl #28
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    cb5c:	6043      	str	r3, [r0, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    cb5e:	2340      	movs	r3, #64	; 0x40
    cb60:	f882 3105 	strb.w	r3, [r2, #261]	; 0x105
	bank->STATUS_BK.reg     = 0;
    cb64:	4b63      	ldr	r3, [pc, #396]	; (ccf4 <_usb_d_dev_ep_enable+0x2b0>)
    cb66:	eb03 1545 	add.w	r5, r3, r5, lsl #5
    cb6a:	2000      	movs	r0, #0
    cb6c:	72a8      	strb	r0, [r5, #10]
}
    cb6e:	bcf0      	pop	{r4, r5, r6, r7}
    cb70:	4770      	bx	lr
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    cb72:	2106      	movs	r1, #6
    cb74:	e7f0      	b.n	cb58 <_usb_d_dev_ep_enable+0x114>
    cb76:	2105      	movs	r1, #5
    cb78:	e7ee      	b.n	cb58 <_usb_d_dev_ep_enable+0x114>
    cb7a:	2104      	movs	r1, #4
    cb7c:	e7ec      	b.n	cb58 <_usb_d_dev_ep_enable+0x114>
    cb7e:	2103      	movs	r1, #3
    cb80:	e7ea      	b.n	cb58 <_usb_d_dev_ep_enable+0x114>
    cb82:	2102      	movs	r1, #2
    cb84:	e7e8      	b.n	cb58 <_usb_d_dev_ep_enable+0x114>
		return -USB_ERR_PARAM;
    cb86:	f06f 0011 	mvn.w	r0, #17
    cb8a:	e7f0      	b.n	cb6e <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    cb8c:	f06f 0013 	mvn.w	r0, #19
    cb90:	e7ed      	b.n	cb6e <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    cb92:	f06f 0013 	mvn.w	r0, #19
    cb96:	e7ea      	b.n	cb6e <_usb_d_dev_ep_enable+0x12a>
			return -USB_ERR_REDO;
    cb98:	f06f 0013 	mvn.w	r0, #19
    cb9c:	e7e7      	b.n	cb6e <_usb_d_dev_ep_enable+0x12a>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    cb9e:	f04f 4382 	mov.w	r3, #1090519040	; 0x41000000
    cba2:	f893 4100 	ldrb.w	r4, [r3, #256]	; 0x100
    cba6:	b2e4      	uxtb	r4, r4
    cba8:	2500      	movs	r5, #0
	return &dev_inst.ep[ep_index];
    cbaa:	462b      	mov	r3, r5
	if (epn > CONF_USB_D_MAX_EP_N || !_usb_d_dev_ep_is_used(ept)) {
    cbac:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    cbb0:	4950      	ldr	r1, [pc, #320]	; (ccf4 <_usb_d_dev_ep_enable+0x2b0>)
    cbb2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    cbb6:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    cbba:	2aff      	cmp	r2, #255	; 0xff
    cbbc:	d0e3      	beq.n	cb86 <_usb_d_dev_ep_enable+0x142>
    cbbe:	016a      	lsls	r2, r5, #5
	bank = prvt_inst.desc_table[epn].DeviceDescBank;
    cbc0:	1888      	adds	r0, r1, r2
	if (ept->flags.bits.eptype == USB_D_EPTYPE_CTRL) {
    cbc2:	eb03 0783 	add.w	r7, r3, r3, lsl #2
    cbc6:	eb01 0187 	add.w	r1, r1, r7, lsl #2
    cbca:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    cbce:	f001 0107 	and.w	r1, r1, #7
    cbd2:	2901      	cmp	r1, #1
    cbd4:	f43f af4d 	beq.w	ca72 <_usb_d_dev_ep_enable+0x2e>
	} else if (dir) {
    cbd8:	2e00      	cmp	r6, #0
    cbda:	f6ff af79 	blt.w	cad0 <_usb_d_dev_ep_enable+0x8c>
		if (epcfg & USB_DEVICE_EPCFG_EPTYPE0_Msk) {
    cbde:	f014 0f07 	tst.w	r4, #7
    cbe2:	d1d9      	bne.n	cb98 <_usb_d_dev_ep_enable+0x154>
		epcfg |= USB_DEVICE_EPCFG_EPTYPE0(ept->flags.bits.eptype);
    cbe4:	4e43      	ldr	r6, [pc, #268]	; (ccf4 <_usb_d_dev_ep_enable+0x2b0>)
    cbe6:	009f      	lsls	r7, r3, #2
    cbe8:	18f9      	adds	r1, r7, r3
    cbea:	eb06 0181 	add.w	r1, r6, r1, lsl #2
    cbee:	f891 10e7 	ldrb.w	r1, [r1, #231]	; 0xe7
    cbf2:	f001 0107 	and.w	r1, r1, #7
    cbf6:	430c      	orrs	r4, r1
    cbf8:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg = data;
    cbfc:	f882 4100 	strb.w	r4, [r2, #256]	; 0x100
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    cc00:	443b      	add	r3, r7
    cc02:	eb06 0683 	add.w	r6, r6, r3, lsl #2
    cc06:	f8b6 10e4 	ldrh.w	r1, [r6, #228]	; 0xe4
    cc0a:	4b3b      	ldr	r3, [pc, #236]	; (ccf8 <_usb_d_dev_ep_enable+0x2b4>)
    cc0c:	ea03 3381 	and.w	r3, r3, r1, lsl #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    cc10:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    cc14:	d89f      	bhi.n	cb56 <_usb_d_dev_ep_enable+0x112>
    cc16:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
    cc1a:	d8aa      	bhi.n	cb72 <_usb_d_dev_ep_enable+0x12e>
    cc1c:	2980      	cmp	r1, #128	; 0x80
    cc1e:	d8aa      	bhi.n	cb76 <_usb_d_dev_ep_enable+0x132>
    cc20:	2940      	cmp	r1, #64	; 0x40
    cc22:	d8aa      	bhi.n	cb7a <_usb_d_dev_ep_enable+0x136>
    cc24:	2920      	cmp	r1, #32
    cc26:	d8aa      	bhi.n	cb7e <_usb_d_dev_ep_enable+0x13a>
    cc28:	2910      	cmp	r1, #16
    cc2a:	d8aa      	bhi.n	cb82 <_usb_d_dev_ep_enable+0x13e>
    cc2c:	2908      	cmp	r1, #8
    cc2e:	bf94      	ite	ls
    cc30:	2100      	movls	r1, #0
    cc32:	2101      	movhi	r1, #1
    cc34:	e790      	b.n	cb58 <_usb_d_dev_ep_enable+0x114>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    cc36:	f044 44e0 	orr.w	r4, r4, #1879048192	; 0x70000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    cc3a:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    cc3c:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    cc40:	2607      	movs	r6, #7
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    cc42:	ea41 7106 	orr.w	r1, r1, r6, lsl #28
    cc46:	6141      	str	r1, [r0, #20]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    cc48:	2640      	movs	r6, #64	; 0x40
    cc4a:	f882 6105 	strb.w	r6, [r2, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    cc4e:	2180      	movs	r1, #128	; 0x80
    cc50:	f882 1104 	strb.w	r1, [r2, #260]	; 0x104
	bank->STATUS_BK.reg     = 0;
    cc54:	4f27      	ldr	r7, [pc, #156]	; (ccf4 <_usb_d_dev_ep_enable+0x2b0>)
    cc56:	eb07 1545 	add.w	r5, r7, r5, lsl #5
    cc5a:	2000      	movs	r0, #0
    cc5c:	72a8      	strb	r0, [r5, #10]
    cc5e:	76a8      	strb	r0, [r5, #26]
	uint8_t epn = USB_EP_GET_N(ept->ep);
    cc60:	009c      	lsls	r4, r3, #2
    cc62:	18e1      	adds	r1, r4, r3
    cc64:	eb07 0181 	add.w	r1, r7, r1, lsl #2
    cc68:	f891 20e6 	ldrb.w	r2, [r1, #230]	; 0xe6
    cc6c:	f002 020f 	and.w	r2, r2, #15
	_usbd_ep_set_buf(epn, 0, (uint32_t)ept->cache);
    cc70:	f8d1 50e0 	ldr.w	r5, [r1, #224]	; 0xe0
	bank->ADDR.reg          = addr;
    cc74:	0152      	lsls	r2, r2, #5
    cc76:	18b9      	adds	r1, r7, r2
    cc78:	50bd      	str	r5, [r7, r2]
	_usbd_ep_set_out_trans(epn, 0, ept->size, 0);
    cc7a:	4423      	add	r3, r4
    cc7c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
	bank->PCKSIZE.bit.MULTI_PACKET_SIZE = size;
    cc80:	f8b3 40e4 	ldrh.w	r4, [r3, #228]	; 0xe4
    cc84:	684b      	ldr	r3, [r1, #4]
    cc86:	f364 339b 	bfi	r3, r4, #14, #14
    cc8a:	604b      	str	r3, [r1, #4]
	bank->PCKSIZE.bit.BYTE_COUNT = count;
    cc8c:	684b      	ldr	r3, [r1, #4]
    cc8e:	f360 030d 	bfi	r3, r0, #0, #14
    cc92:	604b      	str	r3, [r1, #4]
    cc94:	f102 4382 	add.w	r3, r2, #1090519040	; 0x41000000
    cc98:	21b0      	movs	r1, #176	; 0xb0
    cc9a:	f883 1104 	strb.w	r1, [r3, #260]	; 0x104
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    cc9e:	f883 6105 	strb.w	r6, [r3, #261]	; 0x105
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    cca2:	461a      	mov	r2, r3
    cca4:	2310      	movs	r3, #16
    cca6:	f882 3109 	strb.w	r3, [r2, #265]	; 0x109
    ccaa:	e760      	b.n	cb6e <_usb_d_dev_ep_enable+0x12a>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ccac:	f044 44a0 	orr.w	r4, r4, #1342177280	; 0x50000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    ccb0:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ccb2:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    ccb6:	2605      	movs	r6, #5
    ccb8:	e7c3      	b.n	cc42 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ccba:	f044 5440 	orr.w	r4, r4, #805306368	; 0x30000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    ccbe:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ccc0:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    ccc4:	2603      	movs	r6, #3
    ccc6:	e7bc      	b.n	cc42 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ccc8:	f044 44c0 	orr.w	r4, r4, #1610612736	; 0x60000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    cccc:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ccce:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    ccd2:	2606      	movs	r6, #6
    ccd4:	e7b5      	b.n	cc42 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ccd6:	f044 4480 	orr.w	r4, r4, #1073741824	; 0x40000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    ccda:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ccdc:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    cce0:	2604      	movs	r6, #4
    cce2:	e7ae      	b.n	cc42 <_usb_d_dev_ep_enable+0x1fe>
		                      | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    cce4:	f044 5400 	orr.w	r4, r4, #536870912	; 0x20000000
		bank[0].PCKSIZE.reg = USB_DEVICE_PCKSIZE_MULTI_PACKET_SIZE(ept->size)
    cce8:	6044      	str	r4, [r0, #4]
		    = USB_DEVICE_PCKSIZE_BYTE_COUNT(ept->size) | USB_DEVICE_PCKSIZE_SIZE(_usbd_ep_pcksize_size(ept->size));
    ccea:	f3c1 010d 	ubfx	r1, r1, #0, #14
	        : ((n > 256) ? 6 : ((n > 128) ? 5 : ((n > 64) ? 4 : ((n > 32) ? 3 : ((n > 16) ? 2 : ((n > 8) ? 1 : 0)))))));
    ccee:	2602      	movs	r6, #2
    ccf0:	e7a7      	b.n	cc42 <_usb_d_dev_ep_enable+0x1fe>
    ccf2:	bf00      	nop
    ccf4:	20000b34 	.word	0x20000b34
    ccf8:	0fffc000 	.word	0x0fffc000

0000ccfc <_usb_d_dev_ep_stall>:
{
    ccfc:	b470      	push	{r4, r5, r6}
    ccfe:	b243      	sxtb	r3, r0
	bool                  dir = USB_EP_GET_DIR(ep);
    cd00:	0fdc      	lsrs	r4, r3, #31
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    cd02:	f010 000f 	ands.w	r0, r0, #15
    cd06:	d008      	beq.n	cd1a <_usb_d_dev_ep_stall+0x1e>
    cd08:	2b00      	cmp	r3, #0
    cd0a:	bfb4      	ite	lt
    cd0c:	1d43      	addlt	r3, r0, #5
    cd0e:	4603      	movge	r3, r0
	if (epn > CONF_USB_D_MAX_EP_N) {
    cd10:	2805      	cmp	r0, #5
    cd12:	d903      	bls.n	cd1c <_usb_d_dev_ep_stall+0x20>
		return -USB_ERR_PARAM;
    cd14:	f06f 0011 	mvn.w	r0, #17
    cd18:	e018      	b.n	cd4c <_usb_d_dev_ep_stall+0x50>
	return &dev_inst.ep[ep_index];
    cd1a:	2300      	movs	r3, #0
	if (USB_EP_STALL_SET == ctrl) {
    cd1c:	2901      	cmp	r1, #1
    cd1e:	d017      	beq.n	cd50 <_usb_d_dev_ep_stall+0x54>
	} else if (USB_EP_STALL_CLR == ctrl) {
    cd20:	2900      	cmp	r1, #0
    cd22:	d03a      	beq.n	cd9a <_usb_d_dev_ep_stall+0x9e>
	uint8_t epn = USB_EP_GET_N(ept->ep);
    cd24:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    cd28:	4a45      	ldr	r2, [pc, #276]	; (ce40 <_usb_d_dev_ep_stall+0x144>)
    cd2a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    cd2e:	f893 30e6 	ldrb.w	r3, [r3, #230]	; 0xe6
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    cd32:	f003 030f 	and.w	r3, r3, #15
    cd36:	015b      	lsls	r3, r3, #5
    cd38:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    cd3c:	f893 2106 	ldrb.w	r2, [r3, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    cd40:	2310      	movs	r3, #16
    cd42:	40a3      	lsls	r3, r4
    cd44:	421a      	tst	r2, r3
    cd46:	bf14      	ite	ne
    cd48:	2001      	movne	r0, #1
    cd4a:	2000      	moveq	r0, #0
}
    cd4c:	bc70      	pop	{r4, r5, r6}
    cd4e:	4770      	bx	lr
		hri_usbendpoint_set_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    cd50:	2510      	movs	r5, #16
    cd52:	40a5      	lsls	r5, r4
    cd54:	b2ed      	uxtb	r5, r5
	uint8_t epn = USB_EP_GET_N(ept->ep);
    cd56:	493a      	ldr	r1, [pc, #232]	; (ce40 <_usb_d_dev_ep_stall+0x144>)
    cd58:	009e      	lsls	r6, r3, #2
    cd5a:	18f2      	adds	r2, r6, r3
    cd5c:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    cd60:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSSET.reg = mask;
    cd64:	f002 020f 	and.w	r2, r2, #15
    cd68:	0150      	lsls	r0, r2, #5
    cd6a:	f100 4082 	add.w	r0, r0, #1090519040	; 0x41000000
    cd6e:	f880 5105 	strb.w	r5, [r0, #261]	; 0x105
	_usbd_ep_int_en(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    cd72:	2020      	movs	r0, #32
    cd74:	fa00 f404 	lsl.w	r4, r0, r4
	hri_usbendpoint_set_EPINTEN_reg(USB, epn, flags);
    cd78:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENSET.reg = mask;
    cd7a:	0152      	lsls	r2, r2, #5
    cd7c:	f102 4282 	add.w	r2, r2, #1090519040	; 0x41000000
    cd80:	f882 4109 	strb.w	r4, [r2, #265]	; 0x109
	ept->flags.bits.is_stalled = 1;
    cd84:	4433      	add	r3, r6
    cd86:	eb01 0383 	add.w	r3, r1, r3, lsl #2
    cd8a:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    cd8e:	f042 0208 	orr.w	r2, r2, #8
    cd92:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_set(ept, dir);
    cd96:	2000      	movs	r0, #0
    cd98:	e7d8      	b.n	cd4c <_usb_d_dev_ep_stall+0x50>
	uint8_t epn        = USB_EP_GET_N(ept->ep);
    cd9a:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    cd9e:	4928      	ldr	r1, [pc, #160]	; (ce40 <_usb_d_dev_ep_stall+0x144>)
    cda0:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    cda4:	f892 20e6 	ldrb.w	r2, [r2, #230]	; 0xe6
    cda8:	f002 020f 	and.w	r2, r2, #15
    cdac:	0151      	lsls	r1, r2, #5
    cdae:	f101 4182 	add.w	r1, r1, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    cdb2:	f891 5106 	ldrb.w	r5, [r1, #262]	; 0x106
	return (hri_usbendpoint_read_EPSTATUS_reg(hw, epn) & (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    cdb6:	2010      	movs	r0, #16
    cdb8:	40a0      	lsls	r0, r4
	if (!is_stalled) {
    cdba:	4205      	tst	r5, r0
    cdbc:	d03c      	beq.n	ce38 <_usb_d_dev_ep_stall+0x13c>
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_STALLRQ0 << bank_n));
    cdbe:	b2c0      	uxtb	r0, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    cdc0:	f881 0104 	strb.w	r0, [r1, #260]	; 0x104
	_usbd_ep_int_dis(epn, USB_DEVICE_EPINTFLAG_STALL0 << dir);
    cdc4:	2020      	movs	r0, #32
    cdc6:	40a0      	lsls	r0, r4
	hri_usbendpoint_clear_EPINTEN_reg(USB, epn, flags);
    cdc8:	b2c5      	uxtb	r5, r0
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTENCLR.reg = mask;
    cdca:	f881 5108 	strb.w	r5, [r1, #264]	; 0x108
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    cdce:	f891 2107 	ldrb.w	r2, [r1, #263]	; 0x107
	if (_usbd_ep_is_stall_sent(epn, dir)) {
    cdd2:	4202      	tst	r2, r0
    cdd4:	d007      	beq.n	cde6 <_usb_d_dev_ep_stall+0xea>
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    cdd6:	f881 5107 	strb.w	r5, [r1, #263]	; 0x107
		hri_usbendpoint_clear_EPSTATUS_reg(USB, epn, (USB_DEVICE_EPSTATUS_DTGLOUT << bank_n));
    cdda:	2201      	movs	r2, #1
    cddc:	fa02 f404 	lsl.w	r4, r2, r4
    cde0:	b2e4      	uxtb	r4, r4
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUSCLR.reg = mask;
    cde2:	f881 4104 	strb.w	r4, [r1, #260]	; 0x104
	if (_usb_d_dev_ep_is_ctrl(ept)) {
    cde6:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    cdea:	4815      	ldr	r0, [pc, #84]	; (ce40 <_usb_d_dev_ep_stall+0x144>)
    cdec:	eb00 0282 	add.w	r2, r0, r2, lsl #2
    cdf0:	f892 20e7 	ldrb.w	r2, [r2, #231]	; 0xe7
    cdf4:	f002 0207 	and.w	r2, r2, #7
    cdf8:	2a01      	cmp	r2, #1
    cdfa:	d00c      	beq.n	ce16 <_usb_d_dev_ep_stall+0x11a>
		ept->flags.bits.is_stalled = 0;
    cdfc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    ce00:	4a0f      	ldr	r2, [pc, #60]	; (ce40 <_usb_d_dev_ep_stall+0x144>)
    ce02:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    ce06:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    ce0a:	f36f 02c3 	bfc	r2, #3, #1
    ce0e:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    ce12:	2000      	movs	r0, #0
    ce14:	e79a      	b.n	cd4c <_usb_d_dev_ep_stall+0x50>
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPSTATUS.reg;
    ce16:	f891 2106 	ldrb.w	r2, [r1, #262]	; 0x106
		if ((hri_usbendpoint_read_EPSTATUS_reg(USB, epn) & USB_DEVICE_EPSTATUS_STALLRQ_Msk) == 0) {
    ce1a:	f012 0f30 	tst.w	r2, #48	; 0x30
    ce1e:	d10d      	bne.n	ce3c <_usb_d_dev_ep_stall+0x140>
			ept->flags.bits.is_stalled = 0;
    ce20:	eb03 0283 	add.w	r2, r3, r3, lsl #2
    ce24:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    ce28:	f893 20e7 	ldrb.w	r2, [r3, #231]	; 0xe7
    ce2c:	f36f 02c3 	bfc	r2, #3, #1
    ce30:	f883 20e7 	strb.w	r2, [r3, #231]	; 0xe7
		rc = _usb_d_dev_ep_stall_clr(ept, dir);
    ce34:	2000      	movs	r0, #0
    ce36:	e789      	b.n	cd4c <_usb_d_dev_ep_stall+0x50>
    ce38:	2000      	movs	r0, #0
    ce3a:	e787      	b.n	cd4c <_usb_d_dev_ep_stall+0x50>
    ce3c:	2000      	movs	r0, #0
    ce3e:	e785      	b.n	cd4c <_usb_d_dev_ep_stall+0x50>
    ce40:	20000b34 	.word	0x20000b34

0000ce44 <_usb_d_dev_ep_read_req>:

int32_t _usb_d_dev_ep_read_req(const uint8_t ep, uint8_t *req_buf)
{
    ce44:	b430      	push	{r4, r5}
	uint8_t            epn   = USB_EP_GET_N(ep);
    ce46:	f000 040f 	and.w	r4, r0, #15
    ce4a:	0163      	lsls	r3, r4, #5
	UsbDeviceDescBank *bank  = prvt_inst.desc_table[epn].DeviceDescBank;
    ce4c:	4a14      	ldr	r2, [pc, #80]	; (cea0 <_usb_d_dev_ep_read_req+0x5c>)
    ce4e:	18d0      	adds	r0, r2, r3
	uint32_t           addr  = bank[0].ADDR.reg;
    ce50:	58d5      	ldr	r5, [r2, r3]
	uint16_t           bytes = bank[0].PCKSIZE.bit.BYTE_COUNT;
    ce52:	6840      	ldr	r0, [r0, #4]
    ce54:	f3c0 000d 	ubfx	r0, r0, #0, #14

	if (epn > CONF_USB_D_MAX_EP_N || !req_buf) {
    ce58:	2c05      	cmp	r4, #5
    ce5a:	d817      	bhi.n	ce8c <_usb_d_dev_ep_read_req+0x48>
    ce5c:	b1c9      	cbz	r1, ce92 <_usb_d_dev_ep_read_req+0x4e>
    ce5e:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
	return ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPCFG.reg;
    ce62:	f893 2100 	ldrb.w	r2, [r3, #256]	; 0x100
    ce66:	b2d2      	uxtb	r2, r2
		return -USB_ERR_PARAM;
	}
	if (!_usbd_ep_is_ctrl(epn)) {
    ce68:	2a11      	cmp	r2, #17
    ce6a:	d115      	bne.n	ce98 <_usb_d_dev_ep_read_req+0x54>
	tmp = ((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg;
    ce6c:	f893 2107 	ldrb.w	r2, [r3, #263]	; 0x107
		return -USB_ERR_FUNC;
	}
	if (!_usbd_ep_is_setup(epn)) {
    ce70:	f012 0f10 	tst.w	r2, #16
    ce74:	d102      	bne.n	ce7c <_usb_d_dev_ep_read_req+0x38>
		return ERR_NONE;
    ce76:	2000      	movs	r0, #0
	}
	memcpy(req_buf, (void *)addr, 8);
	_usbd_ep_ack_setup(epn);

	return bytes;
}
    ce78:	bc30      	pop	{r4, r5}
    ce7a:	4770      	bx	lr
	memcpy(req_buf, (void *)addr, 8);
    ce7c:	682c      	ldr	r4, [r5, #0]
    ce7e:	686a      	ldr	r2, [r5, #4]
    ce80:	600c      	str	r4, [r1, #0]
    ce82:	604a      	str	r2, [r1, #4]
	((UsbDevice *)hw)->DeviceEndpoint[submodule_index].EPINTFLAG.reg = mask;
    ce84:	2210      	movs	r2, #16
    ce86:	f883 2107 	strb.w	r2, [r3, #263]	; 0x107
	return bytes;
    ce8a:	e7f5      	b.n	ce78 <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_PARAM;
    ce8c:	f06f 0011 	mvn.w	r0, #17
    ce90:	e7f2      	b.n	ce78 <_usb_d_dev_ep_read_req+0x34>
    ce92:	f06f 0011 	mvn.w	r0, #17
    ce96:	e7ef      	b.n	ce78 <_usb_d_dev_ep_read_req+0x34>
		return -USB_ERR_FUNC;
    ce98:	f06f 0012 	mvn.w	r0, #18
    ce9c:	e7ec      	b.n	ce78 <_usb_d_dev_ep_read_req+0x34>
    ce9e:	bf00      	nop
    cea0:	20000b34 	.word	0x20000b34

0000cea4 <_usb_d_dev_ep_trans>:

int32_t _usb_d_dev_ep_trans(const struct usb_d_transfer *trans)
{
    cea4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    cea8:	b083      	sub	sp, #12
	uint8_t               epn = USB_EP_GET_N(trans->ep);
    ceaa:	7a03      	ldrb	r3, [r0, #8]
    ceac:	b25e      	sxtb	r6, r3
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    ceae:	f013 030f 	ands.w	r3, r3, #15
    ceb2:	f000 80c2 	beq.w	d03a <_usb_d_dev_ep_trans+0x196>
    ceb6:	2e00      	cmp	r6, #0
    ceb8:	bfb4      	ite	lt
    ceba:	1d5a      	addlt	r2, r3, #5
    cebc:	461a      	movge	r2, r3
	return &dev_inst.ep[ep_index];
    cebe:	4614      	mov	r4, r2
    cec0:	4969      	ldr	r1, [pc, #420]	; (d068 <_usb_d_dev_ep_trans+0x1c4>)
    cec2:	f101 07c0 	add.w	r7, r1, #192	; 0xc0
    cec6:	1c55      	adds	r5, r2, #1
    cec8:	eb05 0585 	add.w	r5, r5, r5, lsl #2
    cecc:	eb07 0785 	add.w	r7, r7, r5, lsl #2
	bool                  dir = USB_EP_GET_DIR(trans->ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);

	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    ced0:	eb02 0282 	add.w	r2, r2, r2, lsl #2
    ced4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    ced8:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
    cedc:	f240 31ff 	movw	r1, #1023	; 0x3ff
    cee0:	428a      	cmp	r2, r1
    cee2:	d025      	beq.n	cf30 <_usb_d_dev_ep_trans+0x8c>
    cee4:	1e55      	subs	r5, r2, #1
    cee6:	b2ad      	uxth	r5, r5
	bool     size_n_aligned = (trans->size & size_mask);
    cee8:	6841      	ldr	r1, [r0, #4]
    ceea:	400d      	ands	r5, r1

	bool use_cache = false;

	volatile hal_atomic_t flags;

	if (epn > CONF_USB_D_MAX_EP_N) {
    ceec:	2b05      	cmp	r3, #5
    ceee:	f200 8092 	bhi.w	d016 <_usb_d_dev_ep_trans+0x172>
	 * 1. Buffer not in RAM (cache all).
	 * 2. IN/OUT with unaligned buffer (cache all).
	 * 3. OUT with unaligned packet size (cache last packet).
	 * 4. OUT size < 8 (sub-case for 3).
	 */
	if (!_usb_is_addr4dma(trans->buf, trans->size) || (!_usb_is_aligned(trans->buf))
    cef2:	6803      	ldr	r3, [r0, #0]
    cef4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
    cef8:	d31c      	bcc.n	cf34 <_usb_d_dev_ep_trans+0x90>
    cefa:	eb03 0c01 	add.w	ip, r3, r1
    cefe:	f8df e180 	ldr.w	lr, [pc, #384]	; d080 <_usb_d_dev_ep_trans+0x1dc>
    cf02:	45f4      	cmp	ip, lr
    cf04:	d816      	bhi.n	cf34 <_usb_d_dev_ep_trans+0x90>
    cf06:	f013 0f03 	tst.w	r3, #3
    cf0a:	d113      	bne.n	cf34 <_usb_d_dev_ep_trans+0x90>
	    || (!dir && (trans->size < ept->size))) {
    cf0c:	2e00      	cmp	r6, #0
    cf0e:	db2a      	blt.n	cf66 <_usb_d_dev_ep_trans+0xc2>
    cf10:	428a      	cmp	r2, r1
    cf12:	f200 809c 	bhi.w	d04e <_usb_d_dev_ep_trans+0x1aa>
			return -USB_ERR_FUNC;
		}
		/* Use cache all the time. */
		use_cache = true;
	}
	if (!dir && size_n_aligned) {
    cf16:	b34d      	cbz	r5, cf6c <_usb_d_dev_ep_trans+0xc8>
		if (!ept->cache) {
    cf18:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    cf1c:	4a52      	ldr	r2, [pc, #328]	; (d068 <_usb_d_dev_ep_trans+0x1c4>)
    cf1e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    cf22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    cf26:	2b00      	cmp	r3, #0
    cf28:	d07b      	beq.n	d022 <_usb_d_dev_ep_trans+0x17e>
	bool use_cache = false;
    cf2a:	f04f 0800 	mov.w	r8, #0
    cf2e:	e00c      	b.n	cf4a <_usb_d_dev_ep_trans+0xa6>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    cf30:	4615      	mov	r5, r2
    cf32:	e7d9      	b.n	cee8 <_usb_d_dev_ep_trans+0x44>
		if (!ept->cache) {
    cf34:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    cf38:	4a4b      	ldr	r2, [pc, #300]	; (d068 <_usb_d_dev_ep_trans+0x1c4>)
    cf3a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    cf3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    cf42:	2b00      	cmp	r3, #0
    cf44:	d06a      	beq.n	d01c <_usb_d_dev_ep_trans+0x178>
		use_cache = true;
    cf46:	f04f 0801 	mov.w	r8, #1
		}
		/* Set 'use_cache' on last packet. */
	}

	/* Check halt */
	if (ept->flags.bits.is_stalled) {
    cf4a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    cf4e:	4a46      	ldr	r2, [pc, #280]	; (d068 <_usb_d_dev_ep_trans+0x1c4>)
    cf50:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    cf54:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    cf58:	f013 0f08 	tst.w	r3, #8
    cf5c:	d009      	beq.n	cf72 <_usb_d_dev_ep_trans+0xce>
		return USB_HALTED;
    cf5e:	2002      	movs	r0, #2
	} else {
		_usb_d_dev_out_next(ept, false);
	}

	return ERR_NONE;
}
    cf60:	b003      	add	sp, #12
    cf62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	bool use_cache = false;
    cf66:	f04f 0800 	mov.w	r8, #0
    cf6a:	e7ee      	b.n	cf4a <_usb_d_dev_ep_trans+0xa6>
    cf6c:	f04f 0800 	mov.w	r8, #0
    cf70:	e7eb      	b.n	cf4a <_usb_d_dev_ep_trans+0xa6>
    cf72:	4682      	mov	sl, r0
	atomic_enter_critical(&flags);
    cf74:	a801      	add	r0, sp, #4
    cf76:	4b3d      	ldr	r3, [pc, #244]	; (d06c <_usb_d_dev_ep_trans+0x1c8>)
    cf78:	4798      	blx	r3
	if (_usb_d_dev_ep_is_busy(ept)) {
    cf7a:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    cf7e:	4a3a      	ldr	r2, [pc, #232]	; (d068 <_usb_d_dev_ep_trans+0x1c4>)
    cf80:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    cf84:	f893 30e7 	ldrb.w	r3, [r3, #231]	; 0xe7
    cf88:	f013 0f40 	tst.w	r3, #64	; 0x40
    cf8c:	d13c      	bne.n	d008 <_usb_d_dev_ep_trans+0x164>
	ept->flags.bits.is_busy = 1;
    cf8e:	eb04 0984 	add.w	r9, r4, r4, lsl #2
    cf92:	4b35      	ldr	r3, [pc, #212]	; (d068 <_usb_d_dev_ep_trans+0x1c4>)
    cf94:	eb03 0989 	add.w	r9, r3, r9, lsl #2
    cf98:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
    cf9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    cfa0:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	atomic_leave_critical(&flags);
    cfa4:	a801      	add	r0, sp, #4
    cfa6:	4b32      	ldr	r3, [pc, #200]	; (d070 <_usb_d_dev_ep_trans+0x1cc>)
    cfa8:	4798      	blx	r3
	ept->trans_buf   = trans->buf;
    cfaa:	f8da 3000 	ldr.w	r3, [sl]
    cfae:	f8c9 30d4 	str.w	r3, [r9, #212]	; 0xd4
	ept->trans_size  = trans->size;
    cfb2:	f8da 3004 	ldr.w	r3, [sl, #4]
    cfb6:	f8c9 30d8 	str.w	r3, [r9, #216]	; 0xd8
	ept->trans_count = 0;
    cfba:	2300      	movs	r3, #0
    cfbc:	f8c9 30dc 	str.w	r3, [r9, #220]	; 0xdc
	bool                  dir = USB_EP_GET_DIR(trans->ep);
    cfc0:	0ff2      	lsrs	r2, r6, #31
	ept->flags.bits.dir       = dir;
    cfc2:	f899 30e7 	ldrb.w	r3, [r9, #231]	; 0xe7
    cfc6:	f362 13c7 	bfi	r3, r2, #7, #1
	ept->flags.bits.use_cache = use_cache;
    cfca:	f368 1345 	bfi	r3, r8, #5, #1
    cfce:	f889 30e7 	strb.w	r3, [r9, #231]	; 0xe7
	ept->flags.bits.need_zlp  = (trans->zlp && (!size_n_aligned));
    cfd2:	f89a 3009 	ldrb.w	r3, [sl, #9]
    cfd6:	b1e3      	cbz	r3, d012 <_usb_d_dev_ep_trans+0x16e>
    cfd8:	fab5 f585 	clz	r5, r5
    cfdc:	096d      	lsrs	r5, r5, #5
    cfde:	eb04 0484 	add.w	r4, r4, r4, lsl #2
    cfe2:	4b21      	ldr	r3, [pc, #132]	; (d068 <_usb_d_dev_ep_trans+0x1c4>)
    cfe4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
    cfe8:	f894 30e7 	ldrb.w	r3, [r4, #231]	; 0xe7
    cfec:	f365 1304 	bfi	r3, r5, #4, #1
    cff0:	f884 30e7 	strb.w	r3, [r4, #231]	; 0xe7
	if (dir) {
    cff4:	2e00      	cmp	r6, #0
		_usb_d_dev_in_next(ept, false);
    cff6:	f04f 0100 	mov.w	r1, #0
    cffa:	4638      	mov	r0, r7
    cffc:	bfb4      	ite	lt
    cffe:	4b1d      	ldrlt	r3, [pc, #116]	; (d074 <_usb_d_dev_ep_trans+0x1d0>)
		_usb_d_dev_out_next(ept, false);
    d000:	4b1d      	ldrge	r3, [pc, #116]	; (d078 <_usb_d_dev_ep_trans+0x1d4>)
    d002:	4798      	blx	r3
	return ERR_NONE;
    d004:	2000      	movs	r0, #0
    d006:	e7ab      	b.n	cf60 <_usb_d_dev_ep_trans+0xbc>
		atomic_leave_critical(&flags);
    d008:	a801      	add	r0, sp, #4
    d00a:	4b19      	ldr	r3, [pc, #100]	; (d070 <_usb_d_dev_ep_trans+0x1cc>)
    d00c:	4798      	blx	r3
		return USB_BUSY;
    d00e:	2001      	movs	r0, #1
    d010:	e7a6      	b.n	cf60 <_usb_d_dev_ep_trans+0xbc>
    d012:	2500      	movs	r5, #0
    d014:	e7e3      	b.n	cfde <_usb_d_dev_ep_trans+0x13a>
		return -USB_ERR_PARAM;
    d016:	f06f 0011 	mvn.w	r0, #17
    d01a:	e7a1      	b.n	cf60 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
    d01c:	f06f 0012 	mvn.w	r0, #18
    d020:	e79e      	b.n	cf60 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_PARAM;
    d022:	f06f 0011 	mvn.w	r0, #17
    d026:	e79b      	b.n	cf60 <_usb_d_dev_ep_trans+0xbc>
			return -USB_ERR_FUNC;
    d028:	f06f 0012 	mvn.w	r0, #18
    d02c:	e798      	b.n	cf60 <_usb_d_dev_ep_trans+0xbc>
	bool     size_n_aligned = (trans->size & size_mask);
    d02e:	6841      	ldr	r1, [r0, #4]
    d030:	f3c1 0509 	ubfx	r5, r1, #0, #10
	return &dev_inst.ep[ep_index];
    d034:	4f11      	ldr	r7, [pc, #68]	; (d07c <_usb_d_dev_ep_trans+0x1d8>)
    d036:	2400      	movs	r4, #0
    d038:	e75b      	b.n	cef2 <_usb_d_dev_ep_trans+0x4e>
	uint16_t size_mask      = (ept->size == 1023) ? 1023 : (ept->size - 1);
    d03a:	4a0b      	ldr	r2, [pc, #44]	; (d068 <_usb_d_dev_ep_trans+0x1c4>)
    d03c:	f8b2 20e4 	ldrh.w	r2, [r2, #228]	; 0xe4
    d040:	f240 31ff 	movw	r1, #1023	; 0x3ff
    d044:	428a      	cmp	r2, r1
    d046:	d0f2      	beq.n	d02e <_usb_d_dev_ep_trans+0x18a>
	return &dev_inst.ep[ep_index];
    d048:	4f0c      	ldr	r7, [pc, #48]	; (d07c <_usb_d_dev_ep_trans+0x1d8>)
    d04a:	2400      	movs	r4, #0
    d04c:	e74a      	b.n	cee4 <_usb_d_dev_ep_trans+0x40>
		if (!ept->cache) {
    d04e:	eb04 0384 	add.w	r3, r4, r4, lsl #2
    d052:	4a05      	ldr	r2, [pc, #20]	; (d068 <_usb_d_dev_ep_trans+0x1c4>)
    d054:	eb02 0383 	add.w	r3, r2, r3, lsl #2
    d058:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
    d05c:	2b00      	cmp	r3, #0
    d05e:	d0e3      	beq.n	d028 <_usb_d_dev_ep_trans+0x184>
    d060:	f04f 0801 	mov.w	r8, #1
    d064:	e771      	b.n	cf4a <_usb_d_dev_ep_trans+0xa6>
    d066:	bf00      	nop
    d068:	20000b34 	.word	0x20000b34
    d06c:	00007d81 	.word	0x00007d81
    d070:	00007d8f 	.word	0x00007d8f
    d074:	0000c0c9 	.word	0x0000c0c9
    d078:	0000c24d 	.word	0x0000c24d
    d07c:	20000c08 	.word	0x20000c08
    d080:	20041fff 	.word	0x20041fff

0000d084 <_usb_d_dev_ep_get_status>:
	}
	_usb_d_dev_trans_stop(ept, dir, USB_TRANS_ABORT);
}

int32_t _usb_d_dev_ep_get_status(const uint8_t ep, struct usb_d_trans_status *stat)
{
    d084:	b5f0      	push	{r4, r5, r6, r7, lr}
	uint8_t ep_index = (epn == 0) ? 0 : (dir ? (epn + CONF_USB_D_MAX_EP_N) : epn);
    d086:	f010 030f 	ands.w	r3, r0, #15
    d08a:	d008      	beq.n	d09e <_usb_d_dev_ep_get_status+0x1a>
    d08c:	f010 0f80 	tst.w	r0, #128	; 0x80
    d090:	bf14      	ite	ne
    d092:	1d5c      	addne	r4, r3, #5
    d094:	461c      	moveq	r4, r3
	uint8_t               epn = USB_EP_GET_N(ep);
	bool                  dir = USB_EP_GET_DIR(ep);
	struct _usb_d_dev_ep *ept = _usb_d_dev_ept(epn, dir);
	bool                  busy, stall;

	if (epn > CONF_USB_D_MAX_EP_N) {
    d096:	2b05      	cmp	r3, #5
    d098:	d902      	bls.n	d0a0 <_usb_d_dev_ep_get_status+0x1c>
		return USB_ERR_PARAM;
    d09a:	2012      	movs	r0, #18
	}
	if (busy) {
		return USB_BUSY;
	}
	return USB_OK;
}
    d09c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	return &dev_inst.ep[ep_index];
    d09e:	2400      	movs	r4, #0
	busy  = ept->flags.bits.is_busy;
    d0a0:	eb04 0284 	add.w	r2, r4, r4, lsl #2
    d0a4:	4d22      	ldr	r5, [pc, #136]	; (d130 <_usb_d_dev_ep_get_status+0xac>)
    d0a6:	eb05 0282 	add.w	r2, r5, r2, lsl #2
    d0aa:	f892 50e7 	ldrb.w	r5, [r2, #231]	; 0xe7
    d0ae:	f3c5 1280 	ubfx	r2, r5, #6, #1
	stall = ept->flags.bits.is_stalled;
    d0b2:	f3c5 05c0 	ubfx	r5, r5, #3, #1
	if (stat) {
    d0b6:	b3a9      	cbz	r1, d124 <_usb_d_dev_ep_get_status+0xa0>
		stat->stall = stall;
    d0b8:	7a4e      	ldrb	r6, [r1, #9]
    d0ba:	f365 1604 	bfi	r6, r5, #4, #1
		stat->busy  = busy;
    d0be:	f362 0682 	bfi	r6, r2, #2, #1
    d0c2:	724e      	strb	r6, [r1, #9]
		stat->setup = USB->DEVICE.DeviceEndpoint[epn].EPINTFLAG.bit.RXSTP;
    d0c4:	015b      	lsls	r3, r3, #5
    d0c6:	f103 4382 	add.w	r3, r3, #1090519040	; 0x41000000
    d0ca:	f503 7380 	add.w	r3, r3, #256	; 0x100
    d0ce:	79db      	ldrb	r3, [r3, #7]
    d0d0:	f3c3 1300 	ubfx	r3, r3, #4, #1
    d0d4:	b2f6      	uxtb	r6, r6
    d0d6:	f363 06c3 	bfi	r6, r3, #3, #1
    d0da:	724e      	strb	r6, [r1, #9]
		stat->dir   = ept->flags.bits.dir;
    d0dc:	4e14      	ldr	r6, [pc, #80]	; (d130 <_usb_d_dev_ep_get_status+0xac>)
    d0de:	ea4f 0e84 	mov.w	lr, r4, lsl #2
    d0e2:	eb0e 0304 	add.w	r3, lr, r4
    d0e6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
    d0ea:	f893 70e7 	ldrb.w	r7, [r3, #231]	; 0xe7
    d0ee:	09ff      	lsrs	r7, r7, #7
    d0f0:	f891 c009 	ldrb.w	ip, [r1, #9]
    d0f4:	f367 1c45 	bfi	ip, r7, #5, #1
    d0f8:	f881 c009 	strb.w	ip, [r1, #9]
		stat->size  = ept->trans_size;
    d0fc:	f8d3 70d8 	ldr.w	r7, [r3, #216]	; 0xd8
    d100:	600f      	str	r7, [r1, #0]
		stat->count = ept->trans_count;
    d102:	f8d3 30dc 	ldr.w	r3, [r3, #220]	; 0xdc
    d106:	604b      	str	r3, [r1, #4]
		stat->ep    = ep;
    d108:	7208      	strb	r0, [r1, #8]
		stat->xtype = ept->flags.bits.eptype - 1;
    d10a:	4474      	add	r4, lr
    d10c:	eb06 0684 	add.w	r6, r6, r4, lsl #2
    d110:	f896 30e7 	ldrb.w	r3, [r6, #231]	; 0xe7
    d114:	f3c3 0302 	ubfx	r3, r3, #0, #3
    d118:	3b01      	subs	r3, #1
    d11a:	fa5f f08c 	uxtb.w	r0, ip
    d11e:	f363 0001 	bfi	r0, r3, #0, #2
    d122:	7248      	strb	r0, [r1, #9]
		return USB_ERR_PARAM;
    d124:	2d00      	cmp	r5, #0
    d126:	bf0c      	ite	eq
    d128:	4610      	moveq	r0, r2
    d12a:	2002      	movne	r0, #2
    d12c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    d12e:	bf00      	nop
    d130:	20000b34 	.word	0x20000b34

0000d134 <_usb_d_dev_register_callback>:

void _usb_d_dev_register_callback(const enum usb_d_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    d134:	4b07      	ldr	r3, [pc, #28]	; (d154 <_usb_d_dev_register_callback+0x20>)
    d136:	2900      	cmp	r1, #0
    d138:	bf08      	it	eq
    d13a:	4619      	moveq	r1, r3
	if (type == USB_D_CB_EVENT) {
    d13c:	2801      	cmp	r0, #1
    d13e:	d004      	beq.n	d14a <_usb_d_dev_register_callback+0x16>
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
	} else if (type == USB_D_CB_SOF) {
    d140:	b910      	cbnz	r0, d148 <_usb_d_dev_register_callback+0x14>
		dev_inst.callbacks.sof = (_usb_d_dev_sof_cb_t)f;
    d142:	4b05      	ldr	r3, [pc, #20]	; (d158 <_usb_d_dev_register_callback+0x24>)
    d144:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
    d148:	4770      	bx	lr
		dev_inst.callbacks.event = (_usb_d_dev_event_cb_t)f;
    d14a:	4b03      	ldr	r3, [pc, #12]	; (d158 <_usb_d_dev_register_callback+0x24>)
    d14c:	f8c3 10c4 	str.w	r1, [r3, #196]	; 0xc4
    d150:	4770      	bx	lr
    d152:	bf00      	nop
    d154:	0000be39 	.word	0x0000be39
    d158:	20000b34 	.word	0x20000b34

0000d15c <_usb_d_dev_register_ep_callback>:
	}
}

void _usb_d_dev_register_ep_callback(const enum usb_d_dev_ep_cb_type type, const FUNC_PTR func)
{
	FUNC_PTR f = (func == NULL) ? (FUNC_PTR)_dummy_func_no_return : (FUNC_PTR)func;
    d15c:	4b0a      	ldr	r3, [pc, #40]	; (d188 <_usb_d_dev_register_ep_callback+0x2c>)
    d15e:	2900      	cmp	r1, #0
    d160:	bf08      	it	eq
    d162:	4619      	moveq	r1, r3
	if (type == USB_D_DEV_EP_CB_SETUP) {
    d164:	4603      	mov	r3, r0
    d166:	b138      	cbz	r0, d178 <_usb_d_dev_register_ep_callback+0x1c>
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
	} else if (type == USB_D_DEV_EP_CB_MORE) {
    d168:	2801      	cmp	r0, #1
    d16a:	d009      	beq.n	d180 <_usb_d_dev_register_ep_callback+0x24>
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
	} else if (type == USB_D_DEV_EP_CB_DONE) {
    d16c:	2802      	cmp	r0, #2
		dev_inst.ep_callbacks.done = (_usb_d_dev_ep_cb_done_t)f;
    d16e:	bf04      	itt	eq
    d170:	4b06      	ldreq	r3, [pc, #24]	; (d18c <_usb_d_dev_register_ep_callback+0x30>)
    d172:	f8c3 10d0 	streq.w	r1, [r3, #208]	; 0xd0
    d176:	4770      	bx	lr
		dev_inst.ep_callbacks.setup = (_usb_d_dev_ep_cb_setup_t)f;
    d178:	4b04      	ldr	r3, [pc, #16]	; (d18c <_usb_d_dev_register_ep_callback+0x30>)
    d17a:	f8c3 10c8 	str.w	r1, [r3, #200]	; 0xc8
    d17e:	4770      	bx	lr
		dev_inst.ep_callbacks.more = (_usb_d_dev_ep_cb_more_t)f;
    d180:	4b02      	ldr	r3, [pc, #8]	; (d18c <_usb_d_dev_register_ep_callback+0x30>)
    d182:	f8c3 10cc 	str.w	r1, [r3, #204]	; 0xcc
    d186:	4770      	bx	lr
    d188:	0000be39 	.word	0x0000be39
    d18c:	20000b34 	.word	0x20000b34

0000d190 <USB_0_Handler>:

/**
 * \brief USB interrupt handler
 */
void USB_0_Handler(void)
{
    d190:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    d192:	4b01      	ldr	r3, [pc, #4]	; (d198 <USB_0_Handler+0x8>)
    d194:	4798      	blx	r3
    d196:	bd08      	pop	{r3, pc}
    d198:	0000c43d 	.word	0x0000c43d

0000d19c <USB_1_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_1_Handler(void)
{
    d19c:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    d19e:	4b01      	ldr	r3, [pc, #4]	; (d1a4 <USB_1_Handler+0x8>)
    d1a0:	4798      	blx	r3
    d1a2:	bd08      	pop	{r3, pc}
    d1a4:	0000c43d 	.word	0x0000c43d

0000d1a8 <USB_2_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_2_Handler(void)
{
    d1a8:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    d1aa:	4b01      	ldr	r3, [pc, #4]	; (d1b0 <USB_2_Handler+0x8>)
    d1ac:	4798      	blx	r3
    d1ae:	bd08      	pop	{r3, pc}
    d1b0:	0000c43d 	.word	0x0000c43d

0000d1b4 <USB_3_Handler>:
}
/**
 * \brief USB interrupt handler
 */
void USB_3_Handler(void)
{
    d1b4:	b508      	push	{r3, lr}

	_usb_d_dev_handler();
    d1b6:	4b01      	ldr	r3, [pc, #4]	; (d1bc <USB_3_Handler+0x8>)
    d1b8:	4798      	blx	r3
    d1ba:	bd08      	pop	{r3, pc}
    d1bc:	0000c43d 	.word	0x0000c43d

0000d1c0 <_wdt_init>:

/**
 * \brief WDT initialization function
 */
int32_t _wdt_init(struct wdt_dev *const dev)
{
    d1c0:	b510      	push	{r4, lr}
	/* Sanity check arguments */
	ASSERT(dev && dev->hw);
    d1c2:	4604      	mov	r4, r0
    d1c4:	b340      	cbz	r0, d218 <_wdt_init+0x58>
    d1c6:	6800      	ldr	r0, [r0, #0]
    d1c8:	3000      	adds	r0, #0
    d1ca:	bf18      	it	ne
    d1cc:	2001      	movne	r0, #1
    d1ce:	2250      	movs	r2, #80	; 0x50
    d1d0:	4915      	ldr	r1, [pc, #84]	; (d228 <_wdt_init+0x68>)
    d1d2:	4b16      	ldr	r3, [pc, #88]	; (d22c <_wdt_init+0x6c>)
    d1d4:	4798      	blx	r3

	if (hri_wdt_get_CTRLA_ALWAYSON_bit(dev->hw) || hri_wdt_get_CTRLA_ENABLE_bit(dev->hw)) {
    d1d6:	6823      	ldr	r3, [r4, #0]
typedef uint8_t  hri_wdt_intenset_reg_t;
typedef uint8_t  hri_wdt_intflag_reg_t;

static inline void hri_wdt_wait_for_sync(const void *const hw, hri_wdt_syncbusy_reg_t reg)
{
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    d1d8:	689a      	ldr	r2, [r3, #8]
    d1da:	f012 0f0e 	tst.w	r2, #14
    d1de:	d1fb      	bne.n	d1d8 <_wdt_init+0x18>

static inline bool hri_wdt_get_CTRLA_ALWAYSON_bit(const void *const hw)
{
	uint8_t tmp;
	hri_wdt_wait_for_sync(hw, WDT_SYNCBUSY_ENABLE | WDT_SYNCBUSY_WEN | WDT_SYNCBUSY_ALWAYSON);
	tmp = ((Wdt *)hw)->CTRLA.reg;
    d1e0:	781a      	ldrb	r2, [r3, #0]
    d1e2:	09d2      	lsrs	r2, r2, #7
    d1e4:	d11a      	bne.n	d21c <_wdt_init+0x5c>
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    d1e6:	689a      	ldr	r2, [r3, #8]
    d1e8:	f012 0f0e 	tst.w	r2, #14
    d1ec:	d1fb      	bne.n	d1e6 <_wdt_init+0x26>
	tmp = ((Wdt *)hw)->CTRLA.reg;
    d1ee:	781a      	ldrb	r2, [r3, #0]
    d1f0:	f012 0f02 	tst.w	r2, #2
    d1f4:	d115      	bne.n	d222 <_wdt_init+0x62>
	((Wdt *)hw)->CTRLA.reg &= ~WDT_CTRLA_WEN;
    d1f6:	781a      	ldrb	r2, [r3, #0]
    d1f8:	f002 02fb 	and.w	r2, r2, #251	; 0xfb
    d1fc:	701a      	strb	r2, [r3, #0]
	while (((Wdt *)hw)->SYNCBUSY.reg & reg) {
    d1fe:	689a      	ldr	r2, [r3, #8]
    d200:	f012 0f0e 	tst.w	r2, #14
    d204:	d1fb      	bne.n	d1fe <_wdt_init+0x3e>
			hri_wdt_write_CONFIG_WINDOW_bf(dev->hw, CONF_WDT_WINDOW);
		} else {
			hri_wdt_clear_CTRLA_WEN_bit(dev->hw);
		}

		hri_wdt_write_CONFIG_PER_bf(dev->hw, CONF_WDT_PER);
    d206:	6822      	ldr	r2, [r4, #0]

static inline void hri_wdt_write_CONFIG_PER_bf(const void *const hw, hri_wdt_config_reg_t data)
{
	uint8_t tmp;
	WDT_CRITICAL_SECTION_ENTER();
	tmp = ((Wdt *)hw)->CONFIG.reg;
    d208:	7853      	ldrb	r3, [r2, #1]
	tmp &= ~WDT_CONFIG_PER_Msk;
    d20a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
	tmp |= WDT_CONFIG_PER(data);
    d20e:	f043 030b 	orr.w	r3, r3, #11
	((Wdt *)hw)->CONFIG.reg = tmp;
    d212:	7053      	strb	r3, [r2, #1]
	}

	return ERR_NONE;
    d214:	2000      	movs	r0, #0
    d216:	bd10      	pop	{r4, pc}
    d218:	2000      	movs	r0, #0
    d21a:	e7d8      	b.n	d1ce <_wdt_init+0xe>
		return ERR_DENIED;
    d21c:	f06f 0010 	mvn.w	r0, #16
    d220:	bd10      	pop	{r4, pc}
    d222:	f06f 0010 	mvn.w	r0, #16
}
    d226:	bd10      	pop	{r4, pc}
    d228:	000117b4 	.word	0x000117b4
    d22c:	0000942d 	.word	0x0000942d

0000d230 <RTC_Scheduler_ping_cb>:
static struct timer_task RTC_Scheduler_heartbeat;

static void RTC_Scheduler_ping_cb(const struct timer_task *const timer_task)
{

	pingflag++;
    d230:	4a12      	ldr	r2, [pc, #72]	; (d27c <RTC_Scheduler_ping_cb+0x4c>)
    d232:	7813      	ldrb	r3, [r2, #0]
    d234:	3301      	adds	r3, #1
    d236:	b2db      	uxtb	r3, r3
    d238:	7013      	strb	r3, [r2, #0]
	
	switch (pingflag%4)
    d23a:	7813      	ldrb	r3, [r2, #0]
    d23c:	f003 0303 	and.w	r3, r3, #3
    d240:	2b03      	cmp	r3, #3
    d242:	d81a      	bhi.n	d27a <RTC_Scheduler_ping_cb+0x4a>
    d244:	e8df f003 	tbb	[pc, r3]
    d248:	140e0802 	.word	0x140e0802
	{
		case 0:
			GRID_PORT_N.ping_flag = 1;
    d24c:	2101      	movs	r1, #1
    d24e:	f642 7348 	movw	r3, #12104	; 0x2f48
    d252:	4a0b      	ldr	r2, [pc, #44]	; (d280 <RTC_Scheduler_ping_cb+0x50>)
    d254:	54d1      	strb	r1, [r2, r3]
			break;
    d256:	4770      	bx	lr
		case 1:
			GRID_PORT_E.ping_flag = 1;
    d258:	2101      	movs	r1, #1
    d25a:	f642 7348 	movw	r3, #12104	; 0x2f48
    d25e:	4a09      	ldr	r2, [pc, #36]	; (d284 <RTC_Scheduler_ping_cb+0x54>)
    d260:	54d1      	strb	r1, [r2, r3]
			break;
    d262:	4770      	bx	lr
		case 2:
			GRID_PORT_S.ping_flag = 1;
    d264:	2101      	movs	r1, #1
    d266:	f642 7348 	movw	r3, #12104	; 0x2f48
    d26a:	4a07      	ldr	r2, [pc, #28]	; (d288 <RTC_Scheduler_ping_cb+0x58>)
    d26c:	54d1      	strb	r1, [r2, r3]
			break;
    d26e:	4770      	bx	lr
		case 3:
			GRID_PORT_W.ping_flag = 1;
    d270:	2101      	movs	r1, #1
    d272:	f642 7348 	movw	r3, #12104	; 0x2f48
    d276:	4a05      	ldr	r2, [pc, #20]	; (d28c <RTC_Scheduler_ping_cb+0x5c>)
    d278:	54d1      	strb	r1, [r2, r3]
    d27a:	4770      	bx	lr
    d27c:	20000ef4 	.word	0x20000ef4
    d280:	200013a8 	.word	0x200013a8
    d284:	20010f38 	.word	0x20010f38
    d288:	2000af9c 	.word	0x2000af9c
    d28c:	20007b9c 	.word	0x20007b9c

0000d290 <RTC_Scheduler_report_cb>:
}

volatile uint8_t scheduler_report_flag = 0;
static void RTC_Scheduler_report_cb(const struct timer_task *const timer_task)
{
	scheduler_report_flag = 1;
    d290:	2201      	movs	r2, #1
    d292:	4b01      	ldr	r3, [pc, #4]	; (d298 <RTC_Scheduler_report_cb+0x8>)
    d294:	705a      	strb	r2, [r3, #1]
    d296:	4770      	bx	lr
    d298:	20000ef4 	.word	0x20000ef4

0000d29c <RTC_Scheduler_heartbeat_cb>:
{
    d29c:	b510      	push	{r4, lr}
	grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_HEARTBEAT);
    d29e:	230c      	movs	r3, #12
    d2a0:	2200      	movs	r2, #0
    d2a2:	4611      	mov	r1, r2
    d2a4:	4801      	ldr	r0, [pc, #4]	; (d2ac <RTC_Scheduler_heartbeat_cb+0x10>)
    d2a6:	4c02      	ldr	r4, [pc, #8]	; (d2b0 <RTC_Scheduler_heartbeat_cb+0x14>)
    d2a8:	47a0      	blx	r4
    d2aa:	bd10      	pop	{r4, pc}
    d2ac:	20013e88 	.word	0x20013e88
    d2b0:	00007249 	.word	0x00007249

0000d2b4 <RTC_Scheduler_realtime_cb>:
{
    d2b4:	b530      	push	{r4, r5, lr}
    d2b6:	b083      	sub	sp, #12
	grid_sys_rtc_tick_time(&grid_sys_state);	
    d2b8:	4d18      	ldr	r5, [pc, #96]	; (d31c <RTC_Scheduler_realtime_cb+0x68>)
    d2ba:	4628      	mov	r0, r5
    d2bc:	4b18      	ldr	r3, [pc, #96]	; (d320 <RTC_Scheduler_realtime_cb+0x6c>)
    d2be:	4798      	blx	r3
	grid_task_timer_tick(&grid_task_state);
    d2c0:	4818      	ldr	r0, [pc, #96]	; (d324 <RTC_Scheduler_realtime_cb+0x70>)
    d2c2:	4b19      	ldr	r3, [pc, #100]	; (d328 <RTC_Scheduler_realtime_cb+0x74>)
    d2c4:	4798      	blx	r3
	CRITICAL_SECTION_ENTER();
    d2c6:	a801      	add	r0, sp, #4
    d2c8:	4b18      	ldr	r3, [pc, #96]	; (d32c <RTC_Scheduler_realtime_cb+0x78>)
    d2ca:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    d2cc:	4a18      	ldr	r2, [pc, #96]	; (d330 <RTC_Scheduler_realtime_cb+0x7c>)
    d2ce:	f8d2 1100 	ldr.w	r1, [r2, #256]	; 0x100
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    d2d2:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    d2d6:	f8d2 4110 	ldr.w	r4, [r2, #272]	; 0x110
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    d2da:	405c      	eors	r4, r3
    d2dc:	400c      	ands	r4, r1
    d2de:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    d2e0:	a801      	add	r0, sp, #4
    d2e2:	4b14      	ldr	r3, [pc, #80]	; (d334 <RTC_Scheduler_realtime_cb+0x80>)
    d2e4:	4798      	blx	r3
	uint8_t mapmode_value = !gpio_get_pin_level(MAP_MODE);
    d2e6:	f484 6300 	eor.w	r3, r4, #2048	; 0x800
    d2ea:	f3c3 23c0 	ubfx	r3, r3, #11, #1
	if (mapmode_value != grid_sys_state.mapmodestate){
    d2ee:	7c2a      	ldrb	r2, [r5, #16]
    d2f0:	b2d2      	uxtb	r2, r2
    d2f2:	4293      	cmp	r3, r2
    d2f4:	d008      	beq.n	d308 <RTC_Scheduler_realtime_cb+0x54>
		grid_sys_state.mapmodestate = mapmode_value;
    d2f6:	742b      	strb	r3, [r5, #16]
		if (grid_sys_state.mapmodestate == 0){ // RELEASE
    d2f8:	7c2b      	ldrb	r3, [r5, #16]
    d2fa:	b13b      	cbz	r3, d30c <RTC_Scheduler_realtime_cb+0x58>
			grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_MAPMODE_PRESS);		
    d2fc:	2307      	movs	r3, #7
    d2fe:	2200      	movs	r2, #0
    d300:	4611      	mov	r1, r2
    d302:	480d      	ldr	r0, [pc, #52]	; (d338 <RTC_Scheduler_realtime_cb+0x84>)
    d304:	4c0d      	ldr	r4, [pc, #52]	; (d33c <RTC_Scheduler_realtime_cb+0x88>)
    d306:	47a0      	blx	r4
}
    d308:	b003      	add	sp, #12
    d30a:	bd30      	pop	{r4, r5, pc}
			grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_MAPMODE_RELEASE);
    d30c:	2308      	movs	r3, #8
    d30e:	2200      	movs	r2, #0
    d310:	4611      	mov	r1, r2
    d312:	4809      	ldr	r0, [pc, #36]	; (d338 <RTC_Scheduler_realtime_cb+0x84>)
    d314:	4c09      	ldr	r4, [pc, #36]	; (d33c <RTC_Scheduler_realtime_cb+0x88>)
    d316:	47a0      	blx	r4
    d318:	e7f6      	b.n	d308 <RTC_Scheduler_realtime_cb+0x54>
    d31a:	bf00      	nop
    d31c:	20007260 	.word	0x20007260
    d320:	00005b8f 	.word	0x00005b8f
    d324:	20007b78 	.word	0x20007b78
    d328:	00004ff1 	.word	0x00004ff1
    d32c:	00007d81 	.word	0x00007d81
    d330:	41008000 	.word	0x41008000
    d334:	00007d8f 	.word	0x00007d8f
    d338:	20013e88 	.word	0x20013e88
    d33c:	00007249 	.word	0x00007249

0000d340 <init_timer>:
}



void init_timer(void)
{
    d340:	b570      	push	{r4, r5, r6, lr}
	
		
	//RTC_Scheduler_ping.interval = RTC1SEC/20; //50ms
	RTC_Scheduler_ping.interval = RTC1MS*GRID_PARAMETER_PING_interval;
    d342:	4c18      	ldr	r4, [pc, #96]	; (d3a4 <init_timer+0x64>)
    d344:	f44f 63c8 	mov.w	r3, #1600	; 0x640
    d348:	60e3      	str	r3, [r4, #12]
	RTC_Scheduler_ping.cb       = RTC_Scheduler_ping_cb;
    d34a:	4b17      	ldr	r3, [pc, #92]	; (d3a8 <init_timer+0x68>)
    d34c:	6123      	str	r3, [r4, #16]
	RTC_Scheduler_ping.mode     = TIMER_TASK_REPEAT;
    d34e:	2301      	movs	r3, #1
    d350:	7523      	strb	r3, [r4, #20]
	
	RTC_Scheduler_heartbeat.interval = RTC1MS*GRID_PARAMETER_HEARTBEAT_interval;
    d352:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
    d356:	6222      	str	r2, [r4, #32]
	RTC_Scheduler_heartbeat.cb       = RTC_Scheduler_heartbeat_cb;
    d358:	4a14      	ldr	r2, [pc, #80]	; (d3ac <init_timer+0x6c>)
    d35a:	6262      	str	r2, [r4, #36]	; 0x24
	RTC_Scheduler_heartbeat.mode     = TIMER_TASK_REPEAT;
    d35c:	f884 3028 	strb.w	r3, [r4, #40]	; 0x28
	
	RTC_Scheduler_report.interval = RTC1SEC/10;
    d360:	f240 6266 	movw	r2, #1638	; 0x666
    d364:	6362      	str	r2, [r4, #52]	; 0x34
	RTC_Scheduler_report.cb       = RTC_Scheduler_report_cb;
    d366:	4a12      	ldr	r2, [pc, #72]	; (d3b0 <init_timer+0x70>)
    d368:	63a2      	str	r2, [r4, #56]	; 0x38
	RTC_Scheduler_report.mode     = TIMER_TASK_REPEAT;
    d36a:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
	
	RTC_Scheduler_realtime.interval = 1;
    d36e:	64a3      	str	r3, [r4, #72]	; 0x48
	RTC_Scheduler_realtime.cb       = RTC_Scheduler_realtime_cb;
    d370:	4a10      	ldr	r2, [pc, #64]	; (d3b4 <init_timer+0x74>)
    d372:	64e2      	str	r2, [r4, #76]	; 0x4c
	RTC_Scheduler_realtime.mode     = TIMER_TASK_REPEAT;
    d374:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50

	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_ping);
    d378:	4d0f      	ldr	r5, [pc, #60]	; (d3b8 <init_timer+0x78>)
    d37a:	1d21      	adds	r1, r4, #4
    d37c:	4628      	mov	r0, r5
    d37e:	4e0f      	ldr	r6, [pc, #60]	; (d3bc <init_timer+0x7c>)
    d380:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_heartbeat);
    d382:	f104 0118 	add.w	r1, r4, #24
    d386:	4628      	mov	r0, r5
    d388:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_report);
    d38a:	f104 012c 	add.w	r1, r4, #44	; 0x2c
    d38e:	4628      	mov	r0, r5
    d390:	47b0      	blx	r6
	timer_add_task(&RTC_Scheduler, &RTC_Scheduler_realtime);
    d392:	f104 0140 	add.w	r1, r4, #64	; 0x40
    d396:	4628      	mov	r0, r5
    d398:	47b0      	blx	r6
	
	timer_start(&RTC_Scheduler);
    d39a:	4628      	mov	r0, r5
    d39c:	4b08      	ldr	r3, [pc, #32]	; (d3c0 <init_timer+0x80>)
    d39e:	4798      	blx	r3
    d3a0:	bd70      	pop	{r4, r5, r6, pc}
    d3a2:	bf00      	nop
    d3a4:	20000ef4 	.word	0x20000ef4
    d3a8:	0000d231 	.word	0x0000d231
    d3ac:	0000d29d 	.word	0x0000d29d
    d3b0:	0000d291 	.word	0x0000d291
    d3b4:	0000d2b5 	.word	0x0000d2b5
    d3b8:	20001090 	.word	0x20001090
    d3bc:	000088ad 	.word	0x000088ad
    d3c0:	0000886d 	.word	0x0000886d

0000d3c4 <main>:
}

//====================== USB TEST =====================//

int main(void)
{
    d3c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    d3c8:	b091      	sub	sp, #68	; 0x44

	


	atmel_start_init();	
    d3ca:	4b8a      	ldr	r3, [pc, #552]	; (d5f4 <main+0x230>)
    d3cc:	4798      	blx	r3
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "Start Initialized");
    d3ce:	4d8a      	ldr	r5, [pc, #552]	; (d5f8 <main+0x234>)
    d3d0:	498a      	ldr	r1, [pc, #552]	; (d5fc <main+0x238>)
    d3d2:	4628      	mov	r0, r5
    d3d4:	4c8a      	ldr	r4, [pc, #552]	; (d600 <main+0x23c>)
    d3d6:	47a0      	blx	r4

	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_PORT, "D51 Init");
    d3d8:	498a      	ldr	r1, [pc, #552]	; (d604 <main+0x240>)
    d3da:	4628      	mov	r0, r5
    d3dc:	47a0      	blx	r4
	grid_d51_init(); // Check User Row
    d3de:	4b8a      	ldr	r3, [pc, #552]	; (d608 <main+0x244>)
    d3e0:	4798      	blx	r3


	#include "usb/class/midi/device/audiodf_midi.h"
	audiodf_midi_init();
    d3e2:	4b8a      	ldr	r3, [pc, #552]	; (d60c <main+0x248>)
    d3e4:	4798      	blx	r3

	composite_device_start();
    d3e6:	4b8a      	ldr	r3, [pc, #552]	; (d610 <main+0x24c>)
    d3e8:	4798      	blx	r3


	grid_usb_serial_init();
    d3ea:	4b8a      	ldr	r3, [pc, #552]	; (d614 <main+0x250>)
    d3ec:	4798      	blx	r3
	grid_usb_midi_init();
    d3ee:	4b8a      	ldr	r3, [pc, #552]	; (d618 <main+0x254>)
    d3f0:	4798      	blx	r3
		
	grid_keyboard_init(&grid_keyboard_state);
    d3f2:	488a      	ldr	r0, [pc, #552]	; (d61c <main+0x258>)
    d3f4:	4b8a      	ldr	r3, [pc, #552]	; (d620 <main+0x25c>)
    d3f6:	4798      	blx	r3
		
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Initialized");
    d3f8:	498a      	ldr	r1, [pc, #552]	; (d624 <main+0x260>)
    d3fa:	4628      	mov	r0, r5
    d3fc:	47a0      	blx	r4
		
	grid_module_common_init();
    d3fe:	4b8a      	ldr	r3, [pc, #552]	; (d628 <main+0x264>)
    d400:	4798      	blx	r3
	grid_ui_reinit(&grid_ui_state);
    d402:	4e8a      	ldr	r6, [pc, #552]	; (d62c <main+0x268>)
    d404:	4630      	mov	r0, r6
    d406:	4b8a      	ldr	r3, [pc, #552]	; (d630 <main+0x26c>)
    d408:	4798      	blx	r3
	
			
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Grid Module Initialized");
    d40a:	498a      	ldr	r1, [pc, #552]	; (d634 <main+0x270>)
    d40c:	4628      	mov	r0, r5
    d40e:	47a0      	blx	r4

	init_timer();
    d410:	4b89      	ldr	r3, [pc, #548]	; (d638 <main+0x274>)
    d412:	4798      	blx	r3
	uint32_t loopwarp = 0;
	
	uint8_t usb_init_flag = 0;	

	
	GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Entering Main Loop");
    d414:	4989      	ldr	r1, [pc, #548]	; (d63c <main+0x278>)
    d416:	4628      	mov	r0, r5
    d418:	47a0      	blx	r4
	

	// Init Bank Color Bug when config was previously saved
	
	grid_sys_nvm_load_configuration(&grid_sys_state, &grid_nvm_state);
    d41a:	4c89      	ldr	r4, [pc, #548]	; (d640 <main+0x27c>)
    d41c:	4621      	mov	r1, r4
    d41e:	4889      	ldr	r0, [pc, #548]	; (d644 <main+0x280>)
    d420:	4b89      	ldr	r3, [pc, #548]	; (d648 <main+0x284>)
    d422:	4798      	blx	r3
	grid_ui_nvm_load_all_configuration(&grid_ui_state, &grid_nvm_state);	
    d424:	4621      	mov	r1, r4
    d426:	4630      	mov	r0, r6
    d428:	4b88      	ldr	r3, [pc, #544]	; (d64c <main+0x288>)
    d42a:	4798      	blx	r3
	uint8_t usb_init_flag = 0;	
    d42c:	2300      	movs	r3, #0
    d42e:	930b      	str	r3, [sp, #44]	; 0x2c
	uint32_t loopwarp = 0;
    d430:	9304      	str	r3, [sp, #16]
	uint32_t loopcounter = 0;
    d432:	9306      	str	r3, [sp, #24]
		
	
	while (1) {
	
			
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);
    d434:	f8df 9284 	ldr.w	r9, [pc, #644]	; d6bc <main+0x2f8>
			if (usb_d_get_frame_num() == 0){
				
			}
			else{			
			
				grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN	
    d438:	461c      	mov	r4, r3
		// itt lesz a baj: circ buffer kne
		uint16_t usblength = strlen(GRID_PORT_H.rx_double_buffer);
		
		if (usblength){	

			GRID_PORT_H.rx_double_buffer_status = 1;			
    d43a:	f8df b284 	ldr.w	fp, [pc, #644]	; d6c0 <main+0x2fc>
		}


		// NVM BULK READ
		
		if (GRID_PORT_U.rx_double_buffer_status == 0){
    d43e:	f8df a284 	ldr.w	sl, [pc, #644]	; d6c4 <main+0x300>
    d442:	e14b      	b.n	d6dc <main+0x318>
			if (usb_d_get_frame_num() == 0){
    d444:	4b82      	ldr	r3, [pc, #520]	; (d650 <main+0x28c>)
    d446:	4798      	blx	r3
    d448:	2800      	cmp	r0, #0
    d44a:	f000 814e 	beq.w	d6ea <main+0x326>
				grid_sys_alert_set_alert(&grid_sys_state, 0, 255, 0, 0, 500); // GREEN	
    d44e:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
    d452:	9301      	str	r3, [sp, #4]
    d454:	9400      	str	r4, [sp, #0]
    d456:	4623      	mov	r3, r4
    d458:	22ff      	movs	r2, #255	; 0xff
    d45a:	4621      	mov	r1, r4
    d45c:	4879      	ldr	r0, [pc, #484]	; (d644 <main+0x280>)
    d45e:	4d7d      	ldr	r5, [pc, #500]	; (d654 <main+0x290>)
    d460:	47a8      	blx	r5
				GRID_DEBUG_LOG(GRID_DEBUG_CONTEXT_BOOT, "Composite Device Connected");
    d462:	497d      	ldr	r1, [pc, #500]	; (d658 <main+0x294>)
    d464:	4864      	ldr	r0, [pc, #400]	; (d5f8 <main+0x234>)
    d466:	4b66      	ldr	r3, [pc, #408]	; (d600 <main+0x23c>)
    d468:	4798      	blx	r3
				grid_sys_set_bank(&grid_sys_state, grid_sys_get_bank_number_of_first_valid(&grid_sys_state));
    d46a:	4876      	ldr	r0, [pc, #472]	; (d644 <main+0x280>)
    d46c:	4b7b      	ldr	r3, [pc, #492]	; (d65c <main+0x298>)
    d46e:	4798      	blx	r3
    d470:	4601      	mov	r1, r0
    d472:	4874      	ldr	r0, [pc, #464]	; (d644 <main+0x280>)
    d474:	4b7a      	ldr	r3, [pc, #488]	; (d660 <main+0x29c>)
    d476:	4798      	blx	r3
				grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_RESPONSE);
    d478:	2309      	movs	r3, #9
    d47a:	4622      	mov	r2, r4
    d47c:	4621      	mov	r1, r4
    d47e:	4879      	ldr	r0, [pc, #484]	; (d664 <main+0x2a0>)
    d480:	4d79      	ldr	r5, [pc, #484]	; (d668 <main+0x2a4>)
    d482:	47a8      	blx	r5
				usb_init_flag = 1;
    d484:	2301      	movs	r3, #1
    d486:	930b      	str	r3, [sp, #44]	; 0x2c
    d488:	e12f      	b.n	d6ea <main+0x326>
				grid_ui_smart_trigger(&grid_core_state, 0, 0, GRID_UI_EVENT_CFG_REQUEST);
    d48a:	230a      	movs	r3, #10
    d48c:	4622      	mov	r2, r4
    d48e:	4621      	mov	r1, r4
    d490:	4874      	ldr	r0, [pc, #464]	; (d664 <main+0x2a0>)
    d492:	4d75      	ldr	r5, [pc, #468]	; (d668 <main+0x2a4>)
    d494:	47a8      	blx	r5
    d496:	e13d      	b.n	d714 <main+0x350>
		loopcounter++;
    d498:	9b06      	ldr	r3, [sp, #24]
    d49a:	3301      	adds	r3, #1
    d49c:	9306      	str	r3, [sp, #24]
    d49e:	e151      	b.n	d744 <main+0x380>
			GRID_PORT_H.rx_double_buffer_status = 1;			
    d4a0:	2301      	movs	r3, #1
    d4a2:	f8cb 3020 	str.w	r3, [fp, #32]
			GRID_PORT_H.rx_double_buffer_read_start_index = 0;
    d4a6:	f8cb 4028 	str.w	r4, [fp, #40]	; 0x28
    d4aa:	b285      	uxth	r5, r0
			GRID_PORT_H.rx_double_buffer_seek_start_index = usblength-3; //-3
    d4ac:	1eeb      	subs	r3, r5, #3
    d4ae:	f8cb 3024 	str.w	r3, [fp, #36]	; 0x24
			grid_port_receive_task(&GRID_PORT_H);
    d4b2:	4658      	mov	r0, fp
    d4b4:	4b6d      	ldr	r3, [pc, #436]	; (d66c <main+0x2a8>)
    d4b6:	4798      	blx	r3
			for(uint32_t i=0; i<usblength; i++){
    d4b8:	2d00      	cmp	r5, #0
    d4ba:	f000 815d 	beq.w	d778 <main+0x3b4>
    d4be:	2300      	movs	r3, #0
				GRID_PORT_H.rx_double_buffer[i] = 0;
    d4c0:	f241 31b4 	movw	r1, #5044	; 0x13b4
    d4c4:	eb0b 0203 	add.w	r2, fp, r3
    d4c8:	5454      	strb	r4, [r2, r1]
			for(uint32_t i=0; i<usblength; i++){
    d4ca:	3301      	adds	r3, #1
    d4cc:	429d      	cmp	r5, r3
    d4ce:	d1f9      	bne.n	d4c4 <main+0x100>
    d4d0:	e152      	b.n	d778 <main+0x3b4>
			
			if (grid_nvm_ui_bulk_read_is_in_progress(&grid_nvm_state, &grid_ui_state)){
    d4d2:	4956      	ldr	r1, [pc, #344]	; (d62c <main+0x268>)
    d4d4:	485a      	ldr	r0, [pc, #360]	; (d640 <main+0x27c>)
    d4d6:	4b66      	ldr	r3, [pc, #408]	; (d670 <main+0x2ac>)
    d4d8:	4798      	blx	r3
    d4da:	2800      	cmp	r0, #0
    d4dc:	f000 8151 	beq.w	d782 <main+0x3be>
				
				grid_nvm_ui_bulk_read_next(&grid_nvm_state, &grid_ui_state);
    d4e0:	4952      	ldr	r1, [pc, #328]	; (d62c <main+0x268>)
    d4e2:	4857      	ldr	r0, [pc, #348]	; (d640 <main+0x27c>)
    d4e4:	4b63      	ldr	r3, [pc, #396]	; (d674 <main+0x2b0>)
    d4e6:	4798      	blx	r3
    d4e8:	e14b      	b.n	d782 <main+0x3be>
		

		
		if (grid_nvm_ui_bulk_clear_is_in_progress(&grid_nvm_state, &grid_ui_state)){
			
			grid_nvm_ui_bulk_clear_next(&grid_nvm_state, &grid_ui_state);
    d4ea:	4950      	ldr	r1, [pc, #320]	; (d62c <main+0x268>)
    d4ec:	4854      	ldr	r0, [pc, #336]	; (d640 <main+0x27c>)
    d4ee:	4b62      	ldr	r3, [pc, #392]	; (d678 <main+0x2b4>)
    d4f0:	4798      	blx	r3
    d4f2:	e14d      	b.n	d790 <main+0x3cc>
	
		uint32_t nvmlength = GRID_PORT_U.rx_double_buffer_status;
							
		if (nvmlength){
				
			GRID_PORT_U.rx_double_buffer_status = 1;
    d4f4:	2201      	movs	r2, #1
    d4f6:	f8ca 2020 	str.w	r2, [sl, #32]
			GRID_PORT_U.rx_double_buffer_read_start_index = 0;
    d4fa:	f8ca 4028 	str.w	r4, [sl, #40]	; 0x28
			GRID_PORT_U.rx_double_buffer_seek_start_index = nvmlength-1; //-3
    d4fe:	3b01      	subs	r3, #1
    d500:	f8ca 3024 	str.w	r3, [sl, #36]	; 0x24
				
			// GETS HERE	
			//grid_port_receive_decode(&GRID_PORT_U, 0, nvmlength-1);		
			grid_port_receive_task(&GRID_PORT_U);	
    d504:	4650      	mov	r0, sl
    d506:	4b59      	ldr	r3, [pc, #356]	; (d66c <main+0x2a8>)
    d508:	4798      	blx	r3
    d50a:	e146      	b.n	d79a <main+0x3d6>
		grid_task_enter_task(&grid_task_state, GRID_TASK_ALERT);	
		
			
		if (grid_sys_state.alert_state){
			
			grid_sys_state.alert_state--;
    d50c:	4b4d      	ldr	r3, [pc, #308]	; (d644 <main+0x280>)
    d50e:	895b      	ldrh	r3, [r3, #10]
    d510:	3b01      	subs	r3, #1
    d512:	b29b      	uxth	r3, r3
    d514:	4a4b      	ldr	r2, [pc, #300]	; (d644 <main+0x280>)
    d516:	8153      	strh	r3, [r2, #10]
	
			if (grid_sys_alert_read_color_changed_flag(&grid_sys_state)){
    d518:	4610      	mov	r0, r2
    d51a:	4b58      	ldr	r3, [pc, #352]	; (d67c <main+0x2b8>)
    d51c:	4798      	blx	r3
    d51e:	b9b0      	cbnz	r0, d54e <main+0x18a>
					
				}
		
			}
			
			uint8_t intensity = grid_sys_alert_get_color_intensity(&grid_sys_state);
    d520:	4848      	ldr	r0, [pc, #288]	; (d644 <main+0x280>)
    d522:	4b57      	ldr	r3, [pc, #348]	; (d680 <main+0x2bc>)
    d524:	4798      	blx	r3
    d526:	4680      	mov	r8, r0
	
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    d528:	4b56      	ldr	r3, [pc, #344]	; (d684 <main+0x2c0>)
    d52a:	785b      	ldrb	r3, [r3, #1]
    d52c:	2b00      	cmp	r3, #0
    d52e:	f000 8182 	beq.w	d836 <main+0x472>
    d532:	4625      	mov	r5, r4
				//grid_led_set_color(i, 0, 255, 0);	
		
				grid_led_set_phase(&grid_led_state, i, GRID_LED_LAYER_ALERT, intensity);
    d534:	4e53      	ldr	r6, [pc, #332]	; (d684 <main+0x2c0>)
    d536:	4f54      	ldr	r7, [pc, #336]	; (d688 <main+0x2c4>)
    d538:	4643      	mov	r3, r8
    d53a:	4622      	mov	r2, r4
    d53c:	4629      	mov	r1, r5
    d53e:	4630      	mov	r0, r6
    d540:	47b8      	blx	r7
			for (uint8_t i=0; i<grid_led_state.led_number; i++){	
    d542:	3501      	adds	r5, #1
    d544:	b2ed      	uxtb	r5, r5
    d546:	7873      	ldrb	r3, [r6, #1]
    d548:	42ab      	cmp	r3, r5
    d54a:	d8f5      	bhi.n	d538 <main+0x174>
    d54c:	e173      	b.n	d836 <main+0x472>
				grid_sys_alert_clear_color_changed_flag(&grid_sys_state);			
    d54e:	483d      	ldr	r0, [pc, #244]	; (d644 <main+0x280>)
    d550:	4b4e      	ldr	r3, [pc, #312]	; (d68c <main+0x2c8>)
    d552:	4798      	blx	r3
				uint8_t color_r   = grid_sys_alert_get_color_r(&grid_sys_state);
    d554:	483b      	ldr	r0, [pc, #236]	; (d644 <main+0x280>)
    d556:	4b4e      	ldr	r3, [pc, #312]	; (d690 <main+0x2cc>)
    d558:	4798      	blx	r3
    d55a:	9007      	str	r0, [sp, #28]
				uint8_t color_g   = grid_sys_alert_get_color_g(&grid_sys_state);
    d55c:	4839      	ldr	r0, [pc, #228]	; (d644 <main+0x280>)
    d55e:	4b4d      	ldr	r3, [pc, #308]	; (d694 <main+0x2d0>)
    d560:	4798      	blx	r3
    d562:	9008      	str	r0, [sp, #32]
				uint8_t color_b   = grid_sys_alert_get_color_b(&grid_sys_state);
    d564:	4837      	ldr	r0, [pc, #220]	; (d644 <main+0x280>)
    d566:	4b4c      	ldr	r3, [pc, #304]	; (d698 <main+0x2d4>)
    d568:	4798      	blx	r3
    d56a:	9009      	str	r0, [sp, #36]	; 0x24
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    d56c:	2300      	movs	r3, #0
    d56e:	9305      	str	r3, [sp, #20]
    d570:	e032      	b.n	d5d8 <main+0x214>
					grid_led_set_min(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0   , color_g*0   , color_b*0);
    d572:	9401      	str	r4, [sp, #4]
    d574:	9400      	str	r4, [sp, #0]
    d576:	4623      	mov	r3, r4
    d578:	4622      	mov	r2, r4
    d57a:	4641      	mov	r1, r8
    d57c:	4841      	ldr	r0, [pc, #260]	; (d684 <main+0x2c0>)
    d57e:	4d47      	ldr	r5, [pc, #284]	; (d69c <main+0x2d8>)
    d580:	47a8      	blx	r5
					grid_led_set_mid(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*0.5 , color_g*0.5 , color_b*0.5);
    d582:	4f47      	ldr	r7, [pc, #284]	; (d6a0 <main+0x2dc>)
    d584:	9807      	ldr	r0, [sp, #28]
    d586:	47b8      	blx	r7
    d588:	4e46      	ldr	r6, [pc, #280]	; (d6a4 <main+0x2e0>)
    d58a:	2200      	movs	r2, #0
    d58c:	4b46      	ldr	r3, [pc, #280]	; (d6a8 <main+0x2e4>)
    d58e:	47b0      	blx	r6
    d590:	4d46      	ldr	r5, [pc, #280]	; (d6ac <main+0x2e8>)
    d592:	47a8      	blx	r5
    d594:	b2c2      	uxtb	r2, r0
    d596:	920a      	str	r2, [sp, #40]	; 0x28
    d598:	9809      	ldr	r0, [sp, #36]	; 0x24
    d59a:	47b8      	blx	r7
    d59c:	2200      	movs	r2, #0
    d59e:	4b42      	ldr	r3, [pc, #264]	; (d6a8 <main+0x2e4>)
    d5a0:	47b0      	blx	r6
    d5a2:	47a8      	blx	r5
    d5a4:	b2c0      	uxtb	r0, r0
    d5a6:	9001      	str	r0, [sp, #4]
    d5a8:	9808      	ldr	r0, [sp, #32]
    d5aa:	47b8      	blx	r7
    d5ac:	2200      	movs	r2, #0
    d5ae:	4b3e      	ldr	r3, [pc, #248]	; (d6a8 <main+0x2e4>)
    d5b0:	47b0      	blx	r6
    d5b2:	47a8      	blx	r5
    d5b4:	b2c0      	uxtb	r0, r0
    d5b6:	9000      	str	r0, [sp, #0]
    d5b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    d5ba:	4622      	mov	r2, r4
    d5bc:	4641      	mov	r1, r8
    d5be:	4831      	ldr	r0, [pc, #196]	; (d684 <main+0x2c0>)
    d5c0:	4d3b      	ldr	r5, [pc, #236]	; (d6b0 <main+0x2ec>)
    d5c2:	47a8      	blx	r5
					grid_led_set_max(&grid_led_state, i, GRID_LED_LAYER_ALERT, color_r*1   , color_g*1   , color_b*1);
    d5c4:	9a09      	ldr	r2, [sp, #36]	; 0x24
    d5c6:	9201      	str	r2, [sp, #4]
    d5c8:	9a08      	ldr	r2, [sp, #32]
    d5ca:	9200      	str	r2, [sp, #0]
    d5cc:	9b07      	ldr	r3, [sp, #28]
    d5ce:	4622      	mov	r2, r4
    d5d0:	4641      	mov	r1, r8
    d5d2:	482c      	ldr	r0, [pc, #176]	; (d684 <main+0x2c0>)
    d5d4:	4d37      	ldr	r5, [pc, #220]	; (d6b4 <main+0x2f0>)
    d5d6:	47a8      	blx	r5
    d5d8:	9d05      	ldr	r5, [sp, #20]
    d5da:	fa5f f885 	uxtb.w	r8, r5
				for (uint8_t i=0; i<grid_led_get_led_number(&grid_led_state); i++){
    d5de:	4829      	ldr	r0, [pc, #164]	; (d684 <main+0x2c0>)
    d5e0:	4a35      	ldr	r2, [pc, #212]	; (d6b8 <main+0x2f4>)
    d5e2:	4790      	blx	r2
    d5e4:	462b      	mov	r3, r5
    d5e6:	3301      	adds	r3, #1
    d5e8:	9305      	str	r3, [sp, #20]
    d5ea:	4540      	cmp	r0, r8
    d5ec:	d8c1      	bhi.n	d572 <main+0x1ae>
    d5ee:	e797      	b.n	d520 <main+0x15c>
					if ((RTC1MS - elapsed)<loopwarp){				
						loopwarp-=(RTC1MS - elapsed);
						loopstart-=(RTC1MS - elapsed);
					}
					else{
						loopwarp-=loopwarp;
    d5f0:	9404      	str	r4, [sp, #16]
    d5f2:	e149      	b.n	d888 <main+0x4c4>
    d5f4:	000002d1 	.word	0x000002d1
    d5f8:	00010c4c 	.word	0x00010c4c
    d5fc:	000117cc 	.word	0x000117cc
    d600:	0000f83d 	.word	0x0000f83d
    d604:	000117e0 	.word	0x000117e0
    d608:	00001161 	.word	0x00001161
    d60c:	0000e451 	.word	0x0000e451
    d610:	0000ee69 	.word	0x0000ee69
    d614:	000078a5 	.word	0x000078a5
    d618:	00007905 	.word	0x00007905
    d61c:	20007b50 	.word	0x20007b50
    d620:	000078b9 	.word	0x000078b9
    d624:	000117ec 	.word	0x000117ec
    d628:	00003cd9 	.word	0x00003cd9
    d62c:	20007254 	.word	0x20007254
    d630:	000071bd 	.word	0x000071bd
    d634:	0001180c 	.word	0x0001180c
    d638:	0000d341 	.word	0x0000d341
    d63c:	00011824 	.word	0x00011824
    d640:	20007310 	.word	0x20007310
    d644:	20007260 	.word	0x20007260
    d648:	000053c5 	.word	0x000053c5
    d64c:	00005f15 	.word	0x00005f15
    d650:	000090e9 	.word	0x000090e9
    d654:	00005bf5 	.word	0x00005bf5
    d658:	00011838 	.word	0x00011838
    d65c:	00005b0d 	.word	0x00005b0d
    d660:	00005b35 	.word	0x00005b35
    d664:	20013e88 	.word	0x20013e88
    d668:	00007249 	.word	0x00007249
    d66c:	000021c5 	.word	0x000021c5
    d670:	00001603 	.word	0x00001603
    d674:	00001609 	.word	0x00001609
    d678:	00001739 	.word	0x00001739
    d67c:	00005ba3 	.word	0x00005ba3
    d680:	00005bad 	.word	0x00005bad
    d684:	20013efc 	.word	0x20013efc
    d688:	00003969 	.word	0x00003969
    d68c:	00005ba7 	.word	0x00005ba7
    d690:	00005c13 	.word	0x00005c13
    d694:	00005c17 	.word	0x00005c17
    d698:	00005c1b 	.word	0x00005c1b
    d69c:	0000381b 	.word	0x0000381b
    d6a0:	0000f135 	.word	0x0000f135
    d6a4:	0000f201 	.word	0x0000f201
    d6a8:	3fe00000 	.word	0x3fe00000
    d6ac:	0000f625 	.word	0x0000f625
    d6b0:	00003863 	.word	0x00003863
    d6b4:	000038ad 	.word	0x000038ad
    d6b8:	000037d9 	.word	0x000037d9
    d6bc:	00004fe9 	.word	0x00004fe9
    d6c0:	2000deec 	.word	0x2000deec
    d6c4:	20004308 	.word	0x20004308
				}
			}
			
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
					
				delay_us(1);			
    d6c8:	2001      	movs	r0, #1
    d6ca:	47b0      	blx	r6
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
    d6cc:	9903      	ldr	r1, [sp, #12]
    d6ce:	4872      	ldr	r0, [pc, #456]	; (d898 <main+0x4d4>)
    d6d0:	47a8      	blx	r5
    d6d2:	280f      	cmp	r0, #15
    d6d4:	d9f8      	bls.n	d6c8 <main+0x304>
			loopwarp+= elapsed - RTC1MS;
			
			loopslow++;
		}
		
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);		
    d6d6:	2101      	movs	r1, #1
    d6d8:	4870      	ldr	r0, [pc, #448]	; (d89c <main+0x4d8>)
    d6da:	47c8      	blx	r9
		grid_task_enter_task(&grid_task_state, GRID_TASK_UNDEFINED);
    d6dc:	2101      	movs	r1, #1
    d6de:	486f      	ldr	r0, [pc, #444]	; (d89c <main+0x4d8>)
    d6e0:	47c8      	blx	r9
		if (usb_init_flag == 0){
    d6e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    d6e4:	2b00      	cmp	r3, #0
    d6e6:	f43f aead 	beq.w	d444 <main+0x80>
 		if (grid_sys_get_bank_valid(&grid_sys_state) == 0 && loopcounter%80 == 0){
    d6ea:	486b      	ldr	r0, [pc, #428]	; (d898 <main+0x4d4>)
    d6ec:	4b6c      	ldr	r3, [pc, #432]	; (d8a0 <main+0x4dc>)
    d6ee:	4798      	blx	r3
    d6f0:	b980      	cbnz	r0, d714 <main+0x350>
    d6f2:	4b6c      	ldr	r3, [pc, #432]	; (d8a4 <main+0x4e0>)
    d6f4:	9906      	ldr	r1, [sp, #24]
    d6f6:	460a      	mov	r2, r1
    d6f8:	fba3 2302 	umull	r2, r3, r3, r2
    d6fc:	099b      	lsrs	r3, r3, #6
    d6fe:	eb03 0383 	add.w	r3, r3, r3, lsl #2
    d702:	ebb1 1f03 	cmp.w	r1, r3, lsl #4
    d706:	d105      	bne.n	d714 <main+0x350>
			if (grid_sys_state.bank_init_flag == 0)	{
    d708:	4b63      	ldr	r3, [pc, #396]	; (d898 <main+0x4d4>)
    d70a:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
    d70e:	2b00      	cmp	r3, #0
    d710:	f43f aebb 	beq.w	d48a <main+0xc6>
		loopstart = grid_sys_rtc_get_time(&grid_sys_state);
    d714:	4860      	ldr	r0, [pc, #384]	; (d898 <main+0x4d4>)
    d716:	4b64      	ldr	r3, [pc, #400]	; (d8a8 <main+0x4e4>)
    d718:	4798      	blx	r3
    d71a:	9003      	str	r0, [sp, #12]
		if (scheduler_report_flag){
    d71c:	4b63      	ldr	r3, [pc, #396]	; (d8ac <main+0x4e8>)
    d71e:	785b      	ldrb	r3, [r3, #1]
    d720:	2b00      	cmp	r3, #0
    d722:	f43f aeb9 	beq.w	d498 <main+0xd4>
			scheduler_report_flag=0;
    d726:	4b61      	ldr	r3, [pc, #388]	; (d8ac <main+0x4e8>)
    d728:	705c      	strb	r4, [r3, #1]
    d72a:	4625      	mov	r5, r4
				task_val[i] = grid_task_timer_read(&grid_task_state, i);
    d72c:	4e60      	ldr	r6, [pc, #384]	; (d8b0 <main+0x4ec>)
    d72e:	b2e9      	uxtb	r1, r5
    d730:	485a      	ldr	r0, [pc, #360]	; (d89c <main+0x4d8>)
    d732:	47b0      	blx	r6
    d734:	3501      	adds	r5, #1
			for(uint8_t i = 0; i<GRID_TASK_NUMBER; i++){
    d736:	2d08      	cmp	r5, #8
    d738:	d1f9      	bne.n	d72e <main+0x36a>
			grid_task_timer_reset(&grid_task_state);
    d73a:	4858      	ldr	r0, [pc, #352]	; (d89c <main+0x4d8>)
    d73c:	4b5d      	ldr	r3, [pc, #372]	; (d8b4 <main+0x4f0>)
    d73e:	4798      	blx	r3
			loopwarp = 0;
    d740:	9404      	str	r4, [sp, #16]
			loopcounter = 0;
    d742:	9406      	str	r4, [sp, #24]
		grid_task_enter_task(&grid_task_state, GRID_TASK_RECEIVE);
    d744:	2102      	movs	r1, #2
    d746:	4855      	ldr	r0, [pc, #340]	; (d89c <main+0x4d8>)
    d748:	47c8      	blx	r9
		uint8_t midi_rx_buffer[10] = {0};
    d74a:	940d      	str	r4, [sp, #52]	; 0x34
    d74c:	940e      	str	r4, [sp, #56]	; 0x38
    d74e:	f8ad 403c 	strh.w	r4, [sp, #60]	; 0x3c
		grid_midi_tx_pop();
    d752:	4b59      	ldr	r3, [pc, #356]	; (d8b8 <main+0x4f4>)
    d754:	4798      	blx	r3
		audiodf_midi_read(midi_rx_buffer,4);
    d756:	2104      	movs	r1, #4
    d758:	a80d      	add	r0, sp, #52	; 0x34
    d75a:	4b58      	ldr	r3, [pc, #352]	; (d8bc <main+0x4f8>)
    d75c:	4798      	blx	r3
		cdcdf_acm_read(GRID_PORT_H.rx_double_buffer, CONF_USB_COMPOSITE_CDC_ACM_DATA_BULKIN_MAXPKSZ_HS);			
    d75e:	4d58      	ldr	r5, [pc, #352]	; (d8c0 <main+0x4fc>)
    d760:	f44f 7100 	mov.w	r1, #512	; 0x200
    d764:	4628      	mov	r0, r5
    d766:	4b57      	ldr	r3, [pc, #348]	; (d8c4 <main+0x500>)
    d768:	4798      	blx	r3
		uint16_t usblength = strlen(GRID_PORT_H.rx_double_buffer);
    d76a:	4628      	mov	r0, r5
    d76c:	4b56      	ldr	r3, [pc, #344]	; (d8c8 <main+0x504>)
    d76e:	4798      	blx	r3
		if (usblength){	
    d770:	b283      	uxth	r3, r0
    d772:	2b00      	cmp	r3, #0
    d774:	f47f ae94 	bne.w	d4a0 <main+0xdc>
		if (GRID_PORT_U.rx_double_buffer_status == 0){
    d778:	f8da 3020 	ldr.w	r3, [sl, #32]
    d77c:	2b00      	cmp	r3, #0
    d77e:	f43f aea8 	beq.w	d4d2 <main+0x10e>
		if (grid_nvm_ui_bulk_clear_is_in_progress(&grid_nvm_state, &grid_ui_state)){
    d782:	4952      	ldr	r1, [pc, #328]	; (d8cc <main+0x508>)
    d784:	4852      	ldr	r0, [pc, #328]	; (d8d0 <main+0x50c>)
    d786:	4b53      	ldr	r3, [pc, #332]	; (d8d4 <main+0x510>)
    d788:	4798      	blx	r3
    d78a:	2800      	cmp	r0, #0
    d78c:	f47f aead 	bne.w	d4ea <main+0x126>
		uint32_t nvmlength = GRID_PORT_U.rx_double_buffer_status;
    d790:	f8da 3020 	ldr.w	r3, [sl, #32]
		if (nvmlength){
    d794:	2b00      	cmp	r3, #0
    d796:	f47f aead 	bne.w	d4f4 <main+0x130>
			for(uint32_t i=0; i<usblength; i++){
    d79a:	2300      	movs	r3, #0
			GRID_PORT_U.rx_double_buffer[i] = 0;
    d79c:	f241 31b4 	movw	r1, #5044	; 0x13b4
    d7a0:	eb0a 0203 	add.w	r2, sl, r3
    d7a4:	5454      	strb	r4, [r2, r1]
		for (uint32_t i=0; i<GRID_NVM_PAGE_SIZE; i++)
    d7a6:	3301      	adds	r3, #1
    d7a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    d7ac:	d1f8      	bne.n	d7a0 <main+0x3dc>
		grid_port_receive_task(&GRID_PORT_N);
    d7ae:	f8df 8164 	ldr.w	r8, [pc, #356]	; d914 <main+0x550>
    d7b2:	4640      	mov	r0, r8
    d7b4:	4d48      	ldr	r5, [pc, #288]	; (d8d8 <main+0x514>)
    d7b6:	47a8      	blx	r5
		grid_port_receive_task(&GRID_PORT_E);
    d7b8:	4f48      	ldr	r7, [pc, #288]	; (d8dc <main+0x518>)
    d7ba:	4638      	mov	r0, r7
    d7bc:	47a8      	blx	r5
		grid_port_receive_task(&GRID_PORT_S);
    d7be:	4e48      	ldr	r6, [pc, #288]	; (d8e0 <main+0x51c>)
    d7c0:	4630      	mov	r0, r6
    d7c2:	47a8      	blx	r5
		grid_port_receive_task(&GRID_PORT_W);							
    d7c4:	4847      	ldr	r0, [pc, #284]	; (d8e4 <main+0x520>)
    d7c6:	47a8      	blx	r5
		grid_task_enter_task(&grid_task_state, GRID_TASK_REPORT);
    d7c8:	2103      	movs	r1, #3
    d7ca:	4834      	ldr	r0, [pc, #208]	; (d89c <main+0x4d8>)
    d7cc:	47c8      	blx	r9
		grid_port_process_ui(&GRID_PORT_U); // COOLDOWN DELAY IMPLEMENTED INSIDE
    d7ce:	4650      	mov	r0, sl
    d7d0:	4b45      	ldr	r3, [pc, #276]	; (d8e8 <main+0x524>)
    d7d2:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_INBOUND);	
    d7d4:	2104      	movs	r1, #4
    d7d6:	4831      	ldr	r0, [pc, #196]	; (d89c <main+0x4d8>)
    d7d8:	47c8      	blx	r9
		grid_port_process_inbound(&GRID_PORT_U, 1); // Loopback
    d7da:	2101      	movs	r1, #1
    d7dc:	4650      	mov	r0, sl
    d7de:	4d43      	ldr	r5, [pc, #268]	; (d8ec <main+0x528>)
    d7e0:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_N, 0);		
    d7e2:	4621      	mov	r1, r4
    d7e4:	4640      	mov	r0, r8
    d7e6:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_E, 0);		
    d7e8:	4621      	mov	r1, r4
    d7ea:	4638      	mov	r0, r7
    d7ec:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_S, 0);
    d7ee:	4621      	mov	r1, r4
    d7f0:	4630      	mov	r0, r6
    d7f2:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_W, 0);
    d7f4:	4621      	mov	r1, r4
    d7f6:	483b      	ldr	r0, [pc, #236]	; (d8e4 <main+0x520>)
    d7f8:	47a8      	blx	r5
		grid_port_process_inbound(&GRID_PORT_H, 0);	// USB	
    d7fa:	4621      	mov	r1, r4
    d7fc:	4658      	mov	r0, fp
    d7fe:	47a8      	blx	r5
		grid_task_enter_task(&grid_task_state, GRID_TASK_OUTBOUND);
    d800:	2105      	movs	r1, #5
    d802:	4826      	ldr	r0, [pc, #152]	; (d89c <main+0x4d8>)
    d804:	47c8      	blx	r9
		grid_port_process_outbound_usart(&GRID_PORT_N);
    d806:	4640      	mov	r0, r8
    d808:	4d39      	ldr	r5, [pc, #228]	; (d8f0 <main+0x52c>)
    d80a:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_E);
    d80c:	4638      	mov	r0, r7
    d80e:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_S);
    d810:	4630      	mov	r0, r6
    d812:	47a8      	blx	r5
		grid_port_process_outbound_usart(&GRID_PORT_W);
    d814:	4833      	ldr	r0, [pc, #204]	; (d8e4 <main+0x520>)
    d816:	47a8      	blx	r5
		grid_port_process_outbound_usb(&GRID_PORT_H);
    d818:	4658      	mov	r0, fp
    d81a:	4b36      	ldr	r3, [pc, #216]	; (d8f4 <main+0x530>)
    d81c:	4798      	blx	r3
		grid_port_process_outbound_ui(&GRID_PORT_U);
    d81e:	4650      	mov	r0, sl
    d820:	4b35      	ldr	r3, [pc, #212]	; (d8f8 <main+0x534>)
    d822:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_ALERT);	
    d824:	2107      	movs	r1, #7
    d826:	481d      	ldr	r0, [pc, #116]	; (d89c <main+0x4d8>)
    d828:	47c8      	blx	r9
		if (grid_sys_state.alert_state){
    d82a:	4b1b      	ldr	r3, [pc, #108]	; (d898 <main+0x4d4>)
    d82c:	895b      	ldrh	r3, [r3, #10]
    d82e:	b29b      	uxth	r3, r3
    d830:	2b00      	cmp	r3, #0
    d832:	f47f ae6b 	bne.w	d50c <main+0x148>
		grid_task_enter_task(&grid_task_state, GRID_TASK_LED);
    d836:	2106      	movs	r1, #6
    d838:	4818      	ldr	r0, [pc, #96]	; (d89c <main+0x4d8>)
    d83a:	47c8      	blx	r9
		grid_led_tick(&grid_led_state);
    d83c:	4d2f      	ldr	r5, [pc, #188]	; (d8fc <main+0x538>)
    d83e:	4628      	mov	r0, r5
    d840:	4b2f      	ldr	r3, [pc, #188]	; (d900 <main+0x53c>)
    d842:	4798      	blx	r3
			grid_led_lowlevel_render_all(&grid_led_state);	
    d844:	4628      	mov	r0, r5
    d846:	4b2f      	ldr	r3, [pc, #188]	; (d904 <main+0x540>)
    d848:	4798      	blx	r3
			grid_led_lowlevel_hardware_start_transfer(&grid_led_state);
    d84a:	4628      	mov	r0, r5
    d84c:	4b2e      	ldr	r3, [pc, #184]	; (d908 <main+0x544>)
    d84e:	4798      	blx	r3
		grid_task_enter_task(&grid_task_state, GRID_TASK_IDLE);
    d850:	4621      	mov	r1, r4
    d852:	4812      	ldr	r0, [pc, #72]	; (d89c <main+0x4d8>)
    d854:	47c8      	blx	r9
		uint32_t elapsed = grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart);
    d856:	9d03      	ldr	r5, [sp, #12]
    d858:	4629      	mov	r1, r5
    d85a:	480f      	ldr	r0, [pc, #60]	; (d898 <main+0x4d4>)
    d85c:	4b2b      	ldr	r3, [pc, #172]	; (d90c <main+0x548>)
    d85e:	4798      	blx	r3
		if (elapsed < RTC1MS){
    d860:	280f      	cmp	r0, #15
    d862:	d814      	bhi.n	d88e <main+0x4ca>
			if (loopwarp>5){
    d864:	9904      	ldr	r1, [sp, #16]
    d866:	2905      	cmp	r1, #5
    d868:	d90e      	bls.n	d888 <main+0x4c4>
				if (RTC1MS - elapsed > 0){
    d86a:	2810      	cmp	r0, #16
    d86c:	d00c      	beq.n	d888 <main+0x4c4>
					if ((RTC1MS - elapsed)<loopwarp){				
    d86e:	f1c0 0310 	rsb	r3, r0, #16
    d872:	4299      	cmp	r1, r3
    d874:	f67f aebc 	bls.w	d5f0 <main+0x22c>
    d878:	f1a1 0310 	sub.w	r3, r1, #16
						loopwarp-=(RTC1MS - elapsed);
    d87c:	4403      	add	r3, r0
    d87e:	9304      	str	r3, [sp, #16]
    d880:	f1a5 0310 	sub.w	r3, r5, #16
						loopstart-=(RTC1MS - elapsed);
    d884:	4403      	add	r3, r0
    d886:	9303      	str	r3, [sp, #12]
			while(grid_sys_rtc_get_elapsed_time(&grid_sys_state, loopstart) < RTC1SEC/1000){	
    d888:	4d20      	ldr	r5, [pc, #128]	; (d90c <main+0x548>)
				delay_us(1);			
    d88a:	4e21      	ldr	r6, [pc, #132]	; (d910 <main+0x54c>)
    d88c:	e71e      	b.n	d6cc <main+0x308>
    d88e:	9b04      	ldr	r3, [sp, #16]
    d890:	3b10      	subs	r3, #16
			loopwarp+= elapsed - RTC1MS;
    d892:	18c3      	adds	r3, r0, r3
    d894:	9304      	str	r3, [sp, #16]
    d896:	e71e      	b.n	d6d6 <main+0x312>
    d898:	20007260 	.word	0x20007260
    d89c:	20007b78 	.word	0x20007b78
    d8a0:	00005aa7 	.word	0x00005aa7
    d8a4:	cccccccd 	.word	0xcccccccd
    d8a8:	00005b85 	.word	0x00005b85
    d8ac:	20000ef4 	.word	0x20000ef4
    d8b0:	0000500f 	.word	0x0000500f
    d8b4:	00004fff 	.word	0x00004fff
    d8b8:	00007985 	.word	0x00007985
    d8bc:	0000e4d5 	.word	0x0000e4d5
    d8c0:	2000f2a0 	.word	0x2000f2a0
    d8c4:	0000dc95 	.word	0x0000dc95
    d8c8:	0000fb71 	.word	0x0000fb71
    d8cc:	20007254 	.word	0x20007254
    d8d0:	20007310 	.word	0x20007310
    d8d4:	00001733 	.word	0x00001733
    d8d8:	000021c5 	.word	0x000021c5
    d8dc:	20010f38 	.word	0x20010f38
    d8e0:	2000af9c 	.word	0x2000af9c
    d8e4:	20007b9c 	.word	0x20007b9c
    d8e8:	00006641 	.word	0x00006641
    d8ec:	000026ed 	.word	0x000026ed
    d8f0:	000036d9 	.word	0x000036d9
    d8f4:	000028c5 	.word	0x000028c5
    d8f8:	00002b1d 	.word	0x00002b1d
    d8fc:	20013efc 	.word	0x20013efc
    d900:	000037dd 	.word	0x000037dd
    d904:	00003c89 	.word	0x00003c89
    d908:	00003cad 	.word	0x00003cad
    d90c:	00005b89 	.word	0x00005b89
    d910:	00007de1 	.word	0x00007de1
    d914:	200013a8 	.word	0x200013a8

0000d918 <_read>:

int __attribute__((weak)) _read(int file, char *ptr, int len)
{
	int n = 0;

	if (file != 0) {
    d918:	b940      	cbnz	r0, d92c <_read+0x14>
{
    d91a:	b508      	push	{r3, lr}
    d91c:	460b      	mov	r3, r1
    d91e:	4611      	mov	r1, r2
    d920:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_read((uint8_t *)ptr, len);
    d922:	4b04      	ldr	r3, [pc, #16]	; (d934 <_read+0x1c>)
    d924:	4798      	blx	r3
    d926:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    d92a:	bd08      	pop	{r3, pc}
		return -1;
    d92c:	f04f 30ff 	mov.w	r0, #4294967295
    d930:	4770      	bx	lr
    d932:	bf00      	nop
    d934:	0000d989 	.word	0x0000d989

0000d938 <_write>:

int __attribute__((weak)) _write(int file, char *ptr, int len)
{
	int n = 0;

	if ((file != 1) && (file != 2) && (file != 3)) {
    d938:	3801      	subs	r0, #1
    d93a:	2802      	cmp	r0, #2
    d93c:	d808      	bhi.n	d950 <_write+0x18>
{
    d93e:	b508      	push	{r3, lr}
    d940:	460b      	mov	r3, r1
    d942:	4611      	mov	r1, r2
    d944:	4618      	mov	r0, r3
		return -1;
	}

	n = stdio_io_write((const uint8_t *)ptr, len);
    d946:	4b04      	ldr	r3, [pc, #16]	; (d958 <_write+0x20>)
    d948:	4798      	blx	r3
    d94a:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
    d94e:	bd08      	pop	{r3, pc}
		return -1;
    d950:	f04f 30ff 	mov.w	r0, #4294967295
    d954:	4770      	bx	lr
    d956:	bf00      	nop
    d958:	0000d9ad 	.word	0x0000d9ad

0000d95c <stdio_io_init>:

/** IO descriptor for STDIO access. */
static struct io_descriptor *stdio_io = NULL;

void stdio_io_init(struct io_descriptor *io)
{
    d95c:	b570      	push	{r4, r5, r6, lr}
    d95e:	4606      	mov	r6, r0
#if defined(__GNUC__)
	/* Specify that stdout and stdin should not be buffered. */
	setbuf(stdout, NULL);
    d960:	4d06      	ldr	r5, [pc, #24]	; (d97c <stdio_io_init+0x20>)
    d962:	682b      	ldr	r3, [r5, #0]
    d964:	2100      	movs	r1, #0
    d966:	6898      	ldr	r0, [r3, #8]
    d968:	4c05      	ldr	r4, [pc, #20]	; (d980 <stdio_io_init+0x24>)
    d96a:	47a0      	blx	r4
	setbuf(stdin, NULL);
    d96c:	682b      	ldr	r3, [r5, #0]
    d96e:	2100      	movs	r1, #0
    d970:	6858      	ldr	r0, [r3, #4]
    d972:	47a0      	blx	r4
	 * and AVR GCC library:
	 * - printf() emits one character at a time.
	 * - getchar() requests only 1 byte to exit.
	 */
#endif
	stdio_io = io;
    d974:	4b03      	ldr	r3, [pc, #12]	; (d984 <stdio_io_init+0x28>)
    d976:	601e      	str	r6, [r3, #0]
    d978:	bd70      	pop	{r4, r5, r6, pc}
    d97a:	bf00      	nop
    d97c:	20000548 	.word	0x20000548
    d980:	0000f955 	.word	0x0000f955
    d984:	20000f4c 	.word	0x20000f4c

0000d988 <stdio_io_read>:
{
	stdio_io = io;
}

int32_t stdio_io_read(uint8_t *buf, const int32_t len)
{
    d988:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
    d98a:	4b06      	ldr	r3, [pc, #24]	; (d9a4 <stdio_io_read+0x1c>)
    d98c:	681b      	ldr	r3, [r3, #0]
    d98e:	b133      	cbz	r3, d99e <stdio_io_read+0x16>
    d990:	460a      	mov	r2, r1
    d992:	4601      	mov	r1, r0
		return 0;
	}
	return io_read(stdio_io, buf, len);
    d994:	b292      	uxth	r2, r2
    d996:	4618      	mov	r0, r3
    d998:	4b03      	ldr	r3, [pc, #12]	; (d9a8 <stdio_io_read+0x20>)
    d99a:	4798      	blx	r3
    d99c:	bd08      	pop	{r3, pc}
		return 0;
    d99e:	2000      	movs	r0, #0
}
    d9a0:	bd08      	pop	{r3, pc}
    d9a2:	bf00      	nop
    d9a4:	20000f4c 	.word	0x20000f4c
    d9a8:	000081fd 	.word	0x000081fd

0000d9ac <stdio_io_write>:

int32_t stdio_io_write(const uint8_t *buf, const int32_t len)
{
    d9ac:	b508      	push	{r3, lr}
	if (stdio_io == NULL) {
    d9ae:	4b06      	ldr	r3, [pc, #24]	; (d9c8 <stdio_io_write+0x1c>)
    d9b0:	681b      	ldr	r3, [r3, #0]
    d9b2:	b133      	cbz	r3, d9c2 <stdio_io_write+0x16>
    d9b4:	460a      	mov	r2, r1
    d9b6:	4601      	mov	r1, r0
		return 0;
	}
	return io_write(stdio_io, buf, len);
    d9b8:	b292      	uxth	r2, r2
    d9ba:	4618      	mov	r0, r3
    d9bc:	4b03      	ldr	r3, [pc, #12]	; (d9cc <stdio_io_write+0x20>)
    d9be:	4798      	blx	r3
    d9c0:	bd08      	pop	{r3, pc}
		return 0;
    d9c2:	2000      	movs	r0, #0
}
    d9c4:	bd08      	pop	{r3, pc}
    d9c6:	bf00      	nop
    d9c8:	20000f4c 	.word	0x20000f4c
    d9cc:	000081cd 	.word	0x000081cd

0000d9d0 <stdio_redirect_init>:
	/* Print welcome message */
	printf("\r\nHello ATMEL World!\r\n");
}

void stdio_redirect_init(void)
{
    d9d0:	b510      	push	{r4, lr}

	usart_sync_enable(&GRID_AUX);
    d9d2:	4c04      	ldr	r4, [pc, #16]	; (d9e4 <stdio_redirect_init+0x14>)
    d9d4:	4620      	mov	r0, r4
    d9d6:	4b04      	ldr	r3, [pc, #16]	; (d9e8 <stdio_redirect_init+0x18>)
    d9d8:	4798      	blx	r3
	stdio_io_init(&GRID_AUX.io);
    d9da:	4620      	mov	r0, r4
    d9dc:	4b03      	ldr	r3, [pc, #12]	; (d9ec <stdio_redirect_init+0x1c>)
    d9de:	4798      	blx	r3
    d9e0:	bd10      	pop	{r4, pc}
    d9e2:	bf00      	nop
    d9e4:	20001148 	.word	0x20001148
    d9e8:	00008ddd 	.word	0x00008ddd
    d9ec:	0000d95d 	.word	0x0000d95d

0000d9f0 <cdcdf_acm_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t cdcdf_acm_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    d9f0:	b5f0      	push	{r4, r5, r6, r7, lr}
    d9f2:	b083      	sub	sp, #12
	if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    d9f4:	780b      	ldrb	r3, [r1, #0]
    d9f6:	f3c3 1441 	ubfx	r4, r3, #5, #2
    d9fa:	2c01      	cmp	r4, #1
    d9fc:	d15e      	bne.n	dabc <cdcdf_acm_req+0xcc>
		return ERR_NOT_FOUND;
	}
	if ((req->wIndex == _cdcdf_acm_funcd.func_iface[0]) || (req->wIndex == _cdcdf_acm_funcd.func_iface[1])) {
    d9fe:	888c      	ldrh	r4, [r1, #4]
    da00:	4d35      	ldr	r5, [pc, #212]	; (dad8 <cdcdf_acm_req+0xe8>)
    da02:	782d      	ldrb	r5, [r5, #0]
    da04:	42a5      	cmp	r5, r4
    da06:	d003      	beq.n	da10 <cdcdf_acm_req+0x20>
    da08:	4d33      	ldr	r5, [pc, #204]	; (dad8 <cdcdf_acm_req+0xe8>)
    da0a:	786d      	ldrb	r5, [r5, #1]
    da0c:	42a5      	cmp	r5, r4
    da0e:	d158      	bne.n	dac2 <cdcdf_acm_req+0xd2>
    da10:	4616      	mov	r6, r2
    da12:	460c      	mov	r4, r1
    da14:	4605      	mov	r5, r0
		if (req->bmRequestType & USB_EP_DIR_IN) {
    da16:	f013 0f80 	tst.w	r3, #128	; 0x80
    da1a:	d10c      	bne.n	da36 <cdcdf_acm_req+0x46>
	uint16_t                   len      = req->wLength;
    da1c:	88cf      	ldrh	r7, [r1, #6]
	uint8_t *                  ctrl_buf = usbdc_get_ctrl_buffer();
    da1e:	4b2f      	ldr	r3, [pc, #188]	; (dadc <cdcdf_acm_req+0xec>)
    da20:	4798      	blx	r3
    da22:	4601      	mov	r1, r0
	switch (req->bRequest) {
    da24:	7863      	ldrb	r3, [r4, #1]
    da26:	2b20      	cmp	r3, #32
    da28:	d013      	beq.n	da52 <cdcdf_acm_req+0x62>
    da2a:	2b22      	cmp	r3, #34	; 0x22
    da2c:	d032      	beq.n	da94 <cdcdf_acm_req+0xa4>
		return ERR_INVALID_ARG;
    da2e:	f06f 000c 	mvn.w	r0, #12
			return cdcdf_acm_set_req(ep, req, stage);
		}
	} else {
		return ERR_NOT_FOUND;
	}
}
    da32:	b003      	add	sp, #12
    da34:	bdf0      	pop	{r4, r5, r6, r7, pc}
	if (USB_DATA_STAGE == stage) {
    da36:	2a01      	cmp	r2, #1
    da38:	d046      	beq.n	dac8 <cdcdf_acm_req+0xd8>
	switch (req->bRequest) {
    da3a:	784b      	ldrb	r3, [r1, #1]
    da3c:	2b21      	cmp	r3, #33	; 0x21
    da3e:	d145      	bne.n	dacc <cdcdf_acm_req+0xdc>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    da40:	88cb      	ldrh	r3, [r1, #6]
    da42:	2b07      	cmp	r3, #7
    da44:	d145      	bne.n	dad2 <cdcdf_acm_req+0xe2>
		return usbdc_xfer(ep, (uint8_t *)&usbd_cdc_line_coding, len, false);
    da46:	2300      	movs	r3, #0
    da48:	2207      	movs	r2, #7
    da4a:	4925      	ldr	r1, [pc, #148]	; (dae0 <cdcdf_acm_req+0xf0>)
    da4c:	4c25      	ldr	r4, [pc, #148]	; (dae4 <cdcdf_acm_req+0xf4>)
    da4e:	47a0      	blx	r4
    da50:	e7ef      	b.n	da32 <cdcdf_acm_req+0x42>
		if (sizeof(struct usb_cdc_line_coding) != len) {
    da52:	2f07      	cmp	r7, #7
    da54:	d12b      	bne.n	daae <cdcdf_acm_req+0xbe>
		if (USB_SETUP_STAGE == stage) {
    da56:	b1be      	cbz	r6, da88 <cdcdf_acm_req+0x98>
			memcpy(&line_coding_tmp, ctrl_buf, sizeof(struct usb_cdc_line_coding));
    da58:	6800      	ldr	r0, [r0, #0]
    da5a:	9000      	str	r0, [sp, #0]
    da5c:	888a      	ldrh	r2, [r1, #4]
    da5e:	798b      	ldrb	r3, [r1, #6]
    da60:	f8ad 2004 	strh.w	r2, [sp, #4]
    da64:	f88d 3006 	strb.w	r3, [sp, #6]
			if ((NULL == cdcdf_acm_set_line_coding) || (true == cdcdf_acm_set_line_coding(&line_coding_tmp))) {
    da68:	4b1b      	ldr	r3, [pc, #108]	; (dad8 <cdcdf_acm_req+0xe8>)
    da6a:	691b      	ldr	r3, [r3, #16]
    da6c:	b113      	cbz	r3, da74 <cdcdf_acm_req+0x84>
    da6e:	4668      	mov	r0, sp
    da70:	4798      	blx	r3
    da72:	b1f8      	cbz	r0, dab4 <cdcdf_acm_req+0xc4>
				usbd_cdc_line_coding = line_coding_tmp;
    da74:	4b18      	ldr	r3, [pc, #96]	; (dad8 <cdcdf_acm_req+0xe8>)
    da76:	aa02      	add	r2, sp, #8
    da78:	e912 0003 	ldmdb	r2, {r0, r1}
    da7c:	6098      	str	r0, [r3, #8]
    da7e:	8199      	strh	r1, [r3, #12]
    da80:	0c09      	lsrs	r1, r1, #16
    da82:	7399      	strb	r1, [r3, #14]
			return ERR_NONE;
    da84:	2000      	movs	r0, #0
    da86:	e7d4      	b.n	da32 <cdcdf_acm_req+0x42>
			return usbdc_xfer(ep, ctrl_buf, len, false);
    da88:	2300      	movs	r3, #0
    da8a:	2207      	movs	r2, #7
    da8c:	4628      	mov	r0, r5
    da8e:	4c15      	ldr	r4, [pc, #84]	; (dae4 <cdcdf_acm_req+0xf4>)
    da90:	47a0      	blx	r4
    da92:	e7ce      	b.n	da32 <cdcdf_acm_req+0x42>
		usbdc_xfer(0, NULL, 0, 0);
    da94:	2300      	movs	r3, #0
    da96:	461a      	mov	r2, r3
    da98:	4619      	mov	r1, r3
    da9a:	4618      	mov	r0, r3
    da9c:	4d11      	ldr	r5, [pc, #68]	; (dae4 <cdcdf_acm_req+0xf4>)
    da9e:	47a8      	blx	r5
		if (NULL != cdcdf_acm_notify_state) {
    daa0:	4b0d      	ldr	r3, [pc, #52]	; (dad8 <cdcdf_acm_req+0xe8>)
    daa2:	695b      	ldr	r3, [r3, #20]
    daa4:	b143      	cbz	r3, dab8 <cdcdf_acm_req+0xc8>
			cdcdf_acm_notify_state(req->wValue);
    daa6:	8860      	ldrh	r0, [r4, #2]
    daa8:	4798      	blx	r3
		return ERR_NONE;
    daaa:	2000      	movs	r0, #0
    daac:	e7c1      	b.n	da32 <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
    daae:	f04f 30ff 	mov.w	r0, #4294967295
    dab2:	e7be      	b.n	da32 <cdcdf_acm_req+0x42>
			return ERR_NONE;
    dab4:	2000      	movs	r0, #0
    dab6:	e7bc      	b.n	da32 <cdcdf_acm_req+0x42>
		return ERR_NONE;
    dab8:	2000      	movs	r0, #0
			return cdcdf_acm_set_req(ep, req, stage);
    daba:	e7ba      	b.n	da32 <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
    dabc:	f06f 0009 	mvn.w	r0, #9
    dac0:	e7b7      	b.n	da32 <cdcdf_acm_req+0x42>
		return ERR_NOT_FOUND;
    dac2:	f06f 0009 	mvn.w	r0, #9
    dac6:	e7b4      	b.n	da32 <cdcdf_acm_req+0x42>
		return ERR_NONE;
    dac8:	2000      	movs	r0, #0
    daca:	e7b2      	b.n	da32 <cdcdf_acm_req+0x42>
		return ERR_INVALID_ARG;
    dacc:	f06f 000c 	mvn.w	r0, #12
    dad0:	e7af      	b.n	da32 <cdcdf_acm_req+0x42>
			return ERR_INVALID_DATA;
    dad2:	f04f 30ff 	mov.w	r0, #4294967295
    dad6:	e7ac      	b.n	da32 <cdcdf_acm_req+0x42>
    dad8:	20000f50 	.word	0x20000f50
    dadc:	0000ebe5 	.word	0x0000ebe5
    dae0:	20000f58 	.word	0x20000f58
    dae4:	0000e6c1 	.word	0x0000e6c1

0000dae8 <cdcdf_acm_ctrl>:
{
    dae8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    daec:	b083      	sub	sp, #12
    daee:	4616      	mov	r6, r2
	switch (ctrl) {
    daf0:	2901      	cmp	r1, #1
    daf2:	d066      	beq.n	dbc2 <cdcdf_acm_ctrl+0xda>
    daf4:	b141      	cbz	r1, db08 <cdcdf_acm_ctrl+0x20>
		return ERR_INVALID_ARG;
    daf6:	2902      	cmp	r1, #2
    daf8:	bf0c      	ite	eq
    dafa:	f06f 001a 	mvneq.w	r0, #26
    dafe:	f06f 000c 	mvnne.w	r0, #12
}
    db02:	b003      	add	sp, #12
    db04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    db08:	f8d0 a008 	ldr.w	sl, [r0, #8]
	ifc = desc->sod;
    db0c:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
    db0e:	2800      	cmp	r0, #0
    db10:	f000 8085 	beq.w	dc1e <cdcdf_acm_ctrl+0x136>
    db14:	f10a 3bff 	add.w	fp, sl, #4294967295
    db18:	f10a 0301 	add.w	r3, sl, #1
    db1c:	9300      	str	r3, [sp, #0]
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    db1e:	4f46      	ldr	r7, [pc, #280]	; (dc38 <cdcdf_acm_ctrl+0x150>)
				usb_d_ep_enable(func_data->func_ep_out);
    db20:	f8df 9124 	ldr.w	r9, [pc, #292]	; dc48 <cdcdf_acm_ctrl+0x160>
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    db24:	f8df 8124 	ldr.w	r8, [pc, #292]	; dc4c <cdcdf_acm_ctrl+0x164>
		ifc_desc.bInterfaceNumber = ifc[2];
    db28:	7882      	ldrb	r2, [r0, #2]
		if ((CDC_CLASS_COMM == ifc_desc.bInterfaceClass) || (CDC_CLASS_DATA == ifc_desc.bInterfaceClass)) {
    db2a:	7943      	ldrb	r3, [r0, #5]
    db2c:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    db30:	2b02      	cmp	r3, #2
    db32:	d002      	beq.n	db3a <cdcdf_acm_ctrl+0x52>
			return ERR_NOT_FOUND;
    db34:	f06f 0009 	mvn.w	r0, #9
    db38:	e7e3      	b.n	db02 <cdcdf_acm_ctrl+0x1a>
    db3a:	f10b 0b01 	add.w	fp, fp, #1
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    db3e:	f89b 3000 	ldrb.w	r3, [fp]
    db42:	429a      	cmp	r2, r3
    db44:	d06e      	beq.n	dc24 <cdcdf_acm_ctrl+0x13c>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    db46:	2bff      	cmp	r3, #255	; 0xff
    db48:	d16f      	bne.n	dc2a <cdcdf_acm_ctrl+0x142>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    db4a:	f88b 2000 	strb.w	r2, [fp]
		ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    db4e:	2205      	movs	r2, #5
    db50:	6871      	ldr	r1, [r6, #4]
    db52:	4b3a      	ldr	r3, [pc, #232]	; (dc3c <cdcdf_acm_ctrl+0x154>)
    db54:	4798      	blx	r3
		while (NULL != ep) {
    db56:	4604      	mov	r4, r0
    db58:	b1f8      	cbz	r0, db9a <cdcdf_acm_ctrl+0xb2>
    db5a:	f8cd b004 	str.w	fp, [sp, #4]
			ep_desc.bEndpointAddress = ep[2];
    db5e:	78a5      	ldrb	r5, [r4, #2]
 *  \param[in] ptr Byte pointer to the address to get data
 *  \return a 16-bit word
 */
static inline uint16_t usb_get_u16(const uint8_t *ptr)
{
	return (ptr[0] + (ptr[1] << 8));
    db60:	7963      	ldrb	r3, [r4, #5]
    db62:	7922      	ldrb	r2, [r4, #4]
    db64:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    db68:	b292      	uxth	r2, r2
    db6a:	78e1      	ldrb	r1, [r4, #3]
    db6c:	4628      	mov	r0, r5
    db6e:	47b8      	blx	r7
    db70:	2800      	cmp	r0, #0
    db72:	d15d      	bne.n	dc30 <cdcdf_acm_ctrl+0x148>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    db74:	f015 0f80 	tst.w	r5, #128	; 0x80
				func_data->func_ep_in[i] = ep_desc.bEndpointAddress;
    db78:	bf14      	ite	ne
    db7a:	f88b 5002 	strbne.w	r5, [fp, #2]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    db7e:	f88a 5004 	strbeq.w	r5, [sl, #4]
				usb_d_ep_enable(func_data->func_ep_out);
    db82:	4628      	mov	r0, r5
    db84:	47c8      	blx	r9
			desc->sod = ep;
    db86:	6034      	str	r4, [r6, #0]
 *  \param[in] desc Byte pointer to the descriptor start address
 *  \return Byte pointer to the next descriptor
 */
static inline uint8_t *usb_desc_next(uint8_t *desc)
{
	return (desc + usb_desc_len(desc));
    db88:	7820      	ldrb	r0, [r4, #0]
			ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    db8a:	6871      	ldr	r1, [r6, #4]
    db8c:	4420      	add	r0, r4
    db8e:	47c0      	blx	r8
		while (NULL != ep) {
    db90:	4604      	mov	r4, r0
    db92:	2800      	cmp	r0, #0
    db94:	d1e3      	bne.n	db5e <cdcdf_acm_ctrl+0x76>
    db96:	f8dd b004 	ldr.w	fp, [sp, #4]
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);
    db9a:	6833      	ldr	r3, [r6, #0]
    db9c:	7818      	ldrb	r0, [r3, #0]
    db9e:	2204      	movs	r2, #4
    dba0:	6871      	ldr	r1, [r6, #4]
    dba2:	4418      	add	r0, r3
    dba4:	4b25      	ldr	r3, [pc, #148]	; (dc3c <cdcdf_acm_ctrl+0x154>)
    dba6:	4798      	blx	r3
	for (i = 0; i < 2; i++) {
    dba8:	9b00      	ldr	r3, [sp, #0]
    dbaa:	459b      	cmp	fp, r3
    dbac:	d004      	beq.n	dbb8 <cdcdf_acm_ctrl+0xd0>
		if (NULL == ifc) {
    dbae:	2800      	cmp	r0, #0
    dbb0:	d1ba      	bne.n	db28 <cdcdf_acm_ctrl+0x40>
			return ERR_NOT_FOUND;
    dbb2:	f06f 0009 	mvn.w	r0, #9
    dbb6:	e7a4      	b.n	db02 <cdcdf_acm_ctrl+0x1a>
	_cdcdf_acm_funcd.enabled = true;
    dbb8:	2201      	movs	r2, #1
    dbba:	4b21      	ldr	r3, [pc, #132]	; (dc40 <cdcdf_acm_ctrl+0x158>)
    dbbc:	715a      	strb	r2, [r3, #5]
	return ERR_NONE;
    dbbe:	2000      	movs	r0, #0
    dbc0:	e79f      	b.n	db02 <cdcdf_acm_ctrl+0x1a>
	struct cdcdf_acm_func_data *func_data = (struct cdcdf_acm_func_data *)(drv->func_data);
    dbc2:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    dbc4:	b142      	cbz	r2, dbd8 <cdcdf_acm_ctrl+0xf0>
		ifc_desc.bInterfaceClass = desc->sod[5];
    dbc6:	6813      	ldr	r3, [r2, #0]
		if ((ifc_desc.bInterfaceClass != CDC_CLASS_COMM) && (ifc_desc.bInterfaceClass != CDC_CLASS_DATA)) {
    dbc8:	795b      	ldrb	r3, [r3, #5]
    dbca:	f003 03f7 	and.w	r3, r3, #247	; 0xf7
    dbce:	2b02      	cmp	r3, #2
    dbd0:	d002      	beq.n	dbd8 <cdcdf_acm_ctrl+0xf0>
			return ERR_NOT_FOUND;
    dbd2:	f06f 0009 	mvn.w	r0, #9
    dbd6:	e794      	b.n	db02 <cdcdf_acm_ctrl+0x1a>
		if (func_data->func_iface[i] == 0xFF) {
    dbd8:	7823      	ldrb	r3, [r4, #0]
    dbda:	2bff      	cmp	r3, #255	; 0xff
    dbdc:	d008      	beq.n	dbf0 <cdcdf_acm_ctrl+0x108>
			func_data->func_iface[i] = 0xFF;
    dbde:	23ff      	movs	r3, #255	; 0xff
    dbe0:	7023      	strb	r3, [r4, #0]
			if (func_data->func_ep_in[i] != 0xFF) {
    dbe2:	78a0      	ldrb	r0, [r4, #2]
    dbe4:	4298      	cmp	r0, r3
    dbe6:	d003      	beq.n	dbf0 <cdcdf_acm_ctrl+0x108>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    dbe8:	4b16      	ldr	r3, [pc, #88]	; (dc44 <cdcdf_acm_ctrl+0x15c>)
    dbea:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    dbec:	23ff      	movs	r3, #255	; 0xff
    dbee:	70a3      	strb	r3, [r4, #2]
		if (func_data->func_iface[i] == 0xFF) {
    dbf0:	7863      	ldrb	r3, [r4, #1]
    dbf2:	2bff      	cmp	r3, #255	; 0xff
    dbf4:	d008      	beq.n	dc08 <cdcdf_acm_ctrl+0x120>
			func_data->func_iface[i] = 0xFF;
    dbf6:	23ff      	movs	r3, #255	; 0xff
    dbf8:	7063      	strb	r3, [r4, #1]
			if (func_data->func_ep_in[i] != 0xFF) {
    dbfa:	78e0      	ldrb	r0, [r4, #3]
    dbfc:	4298      	cmp	r0, r3
    dbfe:	d003      	beq.n	dc08 <cdcdf_acm_ctrl+0x120>
				usb_d_ep_deinit(func_data->func_ep_in[i]);
    dc00:	4b10      	ldr	r3, [pc, #64]	; (dc44 <cdcdf_acm_ctrl+0x15c>)
    dc02:	4798      	blx	r3
				func_data->func_ep_in[i] = 0xFF;
    dc04:	23ff      	movs	r3, #255	; 0xff
    dc06:	70e3      	strb	r3, [r4, #3]
	if (func_data->func_ep_out != 0xFF) {
    dc08:	7920      	ldrb	r0, [r4, #4]
    dc0a:	28ff      	cmp	r0, #255	; 0xff
    dc0c:	d003      	beq.n	dc16 <cdcdf_acm_ctrl+0x12e>
		usb_d_ep_deinit(func_data->func_ep_out);
    dc0e:	4b0d      	ldr	r3, [pc, #52]	; (dc44 <cdcdf_acm_ctrl+0x15c>)
    dc10:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    dc12:	23ff      	movs	r3, #255	; 0xff
    dc14:	7123      	strb	r3, [r4, #4]
	_cdcdf_acm_funcd.enabled = false;
    dc16:	2000      	movs	r0, #0
    dc18:	4b09      	ldr	r3, [pc, #36]	; (dc40 <cdcdf_acm_ctrl+0x158>)
    dc1a:	7158      	strb	r0, [r3, #5]
    dc1c:	e771      	b.n	db02 <cdcdf_acm_ctrl+0x1a>
			return ERR_NOT_FOUND;
    dc1e:	f06f 0009 	mvn.w	r0, #9
    dc22:	e76e      	b.n	db02 <cdcdf_acm_ctrl+0x1a>
				return ERR_ALREADY_INITIALIZED;
    dc24:	f06f 0011 	mvn.w	r0, #17
    dc28:	e76b      	b.n	db02 <cdcdf_acm_ctrl+0x1a>
				return ERR_NO_RESOURCE;
    dc2a:	f06f 001b 	mvn.w	r0, #27
    dc2e:	e768      	b.n	db02 <cdcdf_acm_ctrl+0x1a>
				return ERR_NOT_INITIALIZED;
    dc30:	f06f 0013 	mvn.w	r0, #19
    dc34:	e765      	b.n	db02 <cdcdf_acm_ctrl+0x1a>
    dc36:	bf00      	nop
    dc38:	00009101 	.word	0x00009101
    dc3c:	0000ec05 	.word	0x0000ec05
    dc40:	20000f50 	.word	0x20000f50
    dc44:	00009169 	.word	0x00009169
    dc48:	00009195 	.word	0x00009195
    dc4c:	0000ec3f 	.word	0x0000ec3f

0000dc50 <cdcdf_acm_init>:

/**
 * \brief Initialize the USB CDC ACM Function Driver
 */
int32_t cdcdf_acm_init(void)
{
    dc50:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    dc52:	4b0a      	ldr	r3, [pc, #40]	; (dc7c <cdcdf_acm_init+0x2c>)
    dc54:	4798      	blx	r3
    dc56:	2801      	cmp	r0, #1
    dc58:	d80c      	bhi.n	dc74 <cdcdf_acm_init+0x24>
		return ERR_DENIED;
	}

	_cdcdf_acm.ctrl      = cdcdf_acm_ctrl;
    dc5a:	4809      	ldr	r0, [pc, #36]	; (dc80 <cdcdf_acm_init+0x30>)
    dc5c:	4b09      	ldr	r3, [pc, #36]	; (dc84 <cdcdf_acm_init+0x34>)
    dc5e:	61c3      	str	r3, [r0, #28]
	_cdcdf_acm.func_data = &_cdcdf_acm_funcd;
    dc60:	6200      	str	r0, [r0, #32]

	usbdc_register_function(&_cdcdf_acm);
    dc62:	3018      	adds	r0, #24
    dc64:	4b08      	ldr	r3, [pc, #32]	; (dc88 <cdcdf_acm_init+0x38>)
    dc66:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &cdcdf_acm_req_h);
    dc68:	4908      	ldr	r1, [pc, #32]	; (dc8c <cdcdf_acm_init+0x3c>)
    dc6a:	2001      	movs	r0, #1
    dc6c:	4b08      	ldr	r3, [pc, #32]	; (dc90 <cdcdf_acm_init+0x40>)
    dc6e:	4798      	blx	r3
	return ERR_NONE;
    dc70:	2000      	movs	r0, #0
    dc72:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    dc74:	f06f 0010 	mvn.w	r0, #16
}
    dc78:	bd08      	pop	{r3, pc}
    dc7a:	bf00      	nop
    dc7c:	0000ebf1 	.word	0x0000ebf1
    dc80:	20000f50 	.word	0x20000f50
    dc84:	0000dae9 	.word	0x0000dae9
    dc88:	0000eb91 	.word	0x0000eb91
    dc8c:	20000388 	.word	0x20000388
    dc90:	0000eafd 	.word	0x0000eafd

0000dc94 <cdcdf_acm_read>:
/**
 * \brief Check whether CDC ACM Function is enabled
 */
bool cdcdf_acm_is_enabled(void)
{
	return _cdcdf_acm_funcd.enabled;
    dc94:	4b07      	ldr	r3, [pc, #28]	; (dcb4 <cdcdf_acm_read+0x20>)
	if (!cdcdf_acm_is_enabled()) {
    dc96:	795b      	ldrb	r3, [r3, #5]
    dc98:	b143      	cbz	r3, dcac <cdcdf_acm_read+0x18>
{
    dc9a:	b510      	push	{r4, lr}
    dc9c:	460a      	mov	r2, r1
    dc9e:	4601      	mov	r1, r0
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_out, buf, size, false);
    dca0:	2300      	movs	r3, #0
    dca2:	4804      	ldr	r0, [pc, #16]	; (dcb4 <cdcdf_acm_read+0x20>)
    dca4:	7900      	ldrb	r0, [r0, #4]
    dca6:	4c04      	ldr	r4, [pc, #16]	; (dcb8 <cdcdf_acm_read+0x24>)
    dca8:	47a0      	blx	r4
    dcaa:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    dcac:	f06f 0010 	mvn.w	r0, #16
    dcb0:	4770      	bx	lr
    dcb2:	bf00      	nop
    dcb4:	20000f50 	.word	0x20000f50
    dcb8:	0000e6c1 	.word	0x0000e6c1

0000dcbc <cdcdf_acm_write>:
	return _cdcdf_acm_funcd.enabled;
    dcbc:	4b07      	ldr	r3, [pc, #28]	; (dcdc <cdcdf_acm_write+0x20>)
	if (!cdcdf_acm_is_enabled()) {
    dcbe:	795b      	ldrb	r3, [r3, #5]
    dcc0:	b143      	cbz	r3, dcd4 <cdcdf_acm_write+0x18>
{
    dcc2:	b510      	push	{r4, lr}
    dcc4:	460a      	mov	r2, r1
    dcc6:	4601      	mov	r1, r0
	return usbdc_xfer(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], buf, size, true);
    dcc8:	2301      	movs	r3, #1
    dcca:	4804      	ldr	r0, [pc, #16]	; (dcdc <cdcdf_acm_write+0x20>)
    dccc:	78c0      	ldrb	r0, [r0, #3]
    dcce:	4c04      	ldr	r4, [pc, #16]	; (dce0 <cdcdf_acm_write+0x24>)
    dcd0:	47a0      	blx	r4
    dcd2:	bd10      	pop	{r4, pc}
		return ERR_DENIED;
    dcd4:	f06f 0010 	mvn.w	r0, #16
    dcd8:	4770      	bx	lr
    dcda:	bf00      	nop
    dcdc:	20000f50 	.word	0x20000f50
    dce0:	0000e6c1 	.word	0x0000e6c1

0000dce4 <cdcdf_acm_register_callback>:
{
    dce4:	b508      	push	{r3, lr}
	switch (cb_type) {
    dce6:	2803      	cmp	r0, #3
    dce8:	d81b      	bhi.n	dd22 <cdcdf_acm_register_callback+0x3e>
    dcea:	e8df f000 	tbb	[pc, r0]
    dcee:	0a02      	.short	0x0a02
    dcf0:	1612      	.short	0x1612
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
    dcf2:	460a      	mov	r2, r1
    dcf4:	2102      	movs	r1, #2
    dcf6:	4b0c      	ldr	r3, [pc, #48]	; (dd28 <cdcdf_acm_register_callback+0x44>)
    dcf8:	7918      	ldrb	r0, [r3, #4]
    dcfa:	4b0c      	ldr	r3, [pc, #48]	; (dd2c <cdcdf_acm_register_callback+0x48>)
    dcfc:	4798      	blx	r3
	return ERR_NONE;
    dcfe:	2000      	movs	r0, #0
		break;
    dd00:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_cdcdf_acm_funcd.func_ep_in[CDCDF_ACM_DATA_EP_INDEX], USB_D_EP_CB_XFER, func);
    dd02:	460a      	mov	r2, r1
    dd04:	2102      	movs	r1, #2
    dd06:	4b08      	ldr	r3, [pc, #32]	; (dd28 <cdcdf_acm_register_callback+0x44>)
    dd08:	78d8      	ldrb	r0, [r3, #3]
    dd0a:	4b08      	ldr	r3, [pc, #32]	; (dd2c <cdcdf_acm_register_callback+0x48>)
    dd0c:	4798      	blx	r3
	return ERR_NONE;
    dd0e:	2000      	movs	r0, #0
		break;
    dd10:	bd08      	pop	{r3, pc}
		cdcdf_acm_set_line_coding = (cdcdf_acm_set_line_coding_t)func;
    dd12:	4b05      	ldr	r3, [pc, #20]	; (dd28 <cdcdf_acm_register_callback+0x44>)
    dd14:	6119      	str	r1, [r3, #16]
	return ERR_NONE;
    dd16:	2000      	movs	r0, #0
		break;
    dd18:	bd08      	pop	{r3, pc}
		cdcdf_acm_notify_state = (cdcdf_acm_notify_state_t)func;
    dd1a:	4b03      	ldr	r3, [pc, #12]	; (dd28 <cdcdf_acm_register_callback+0x44>)
    dd1c:	6159      	str	r1, [r3, #20]
	return ERR_NONE;
    dd1e:	2000      	movs	r0, #0
		break;
    dd20:	bd08      	pop	{r3, pc}
		return ERR_INVALID_ARG;
    dd22:	f06f 000c 	mvn.w	r0, #12
}
    dd26:	bd08      	pop	{r3, pc}
    dd28:	20000f50 	.word	0x20000f50
    dd2c:	000093e1 	.word	0x000093e1

0000dd30 <hid_keyboard_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_keyboard_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    dd30:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    dd32:	780b      	ldrb	r3, [r1, #0]
    dd34:	2b81      	cmp	r3, #129	; 0x81
    dd36:	d010      	beq.n	dd5a <hid_keyboard_req+0x2a>
		return hid_keyboard_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    dd38:	f3c3 1341 	ubfx	r3, r3, #5, #2
    dd3c:	2b01      	cmp	r3, #1
    dd3e:	d13f      	bne.n	ddc0 <hid_keyboard_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_keyboard_funcd.func_iface) {
    dd40:	888a      	ldrh	r2, [r1, #4]
    dd42:	4b22      	ldr	r3, [pc, #136]	; (ddcc <hid_keyboard_req+0x9c>)
    dd44:	7b1b      	ldrb	r3, [r3, #12]
    dd46:	429a      	cmp	r2, r3
    dd48:	d13d      	bne.n	ddc6 <hid_keyboard_req+0x96>
			switch (req->bRequest) {
    dd4a:	784b      	ldrb	r3, [r1, #1]
    dd4c:	2b03      	cmp	r3, #3
    dd4e:	d028      	beq.n	dda2 <hid_keyboard_req+0x72>
    dd50:	2b0b      	cmp	r3, #11
    dd52:	d02c      	beq.n	ddae <hid_keyboard_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_keyboard_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
    dd54:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    dd58:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    dd5a:	784b      	ldrb	r3, [r1, #1]
    dd5c:	2b06      	cmp	r3, #6
    dd5e:	d002      	beq.n	dd66 <hid_keyboard_req+0x36>
			return ERR_NOT_FOUND;
    dd60:	f06f 0009 	mvn.w	r0, #9
    dd64:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_keyboard_funcd.func_iface)) {
    dd66:	888a      	ldrh	r2, [r1, #4]
    dd68:	4b18      	ldr	r3, [pc, #96]	; (ddcc <hid_keyboard_req+0x9c>)
    dd6a:	7b1b      	ldrb	r3, [r3, #12]
    dd6c:	429a      	cmp	r2, r3
    dd6e:	d002      	beq.n	dd76 <hid_keyboard_req+0x46>
			return ERR_NOT_FOUND;
    dd70:	f06f 0009 	mvn.w	r0, #9
    dd74:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
    dd76:	884b      	ldrh	r3, [r1, #2]
    dd78:	0a1b      	lsrs	r3, r3, #8
    dd7a:	2b21      	cmp	r3, #33	; 0x21
    dd7c:	d004      	beq.n	dd88 <hid_keyboard_req+0x58>
    dd7e:	2b22      	cmp	r3, #34	; 0x22
    dd80:	d009      	beq.n	dd96 <hid_keyboard_req+0x66>
		return ERR_INVALID_ARG;
    dd82:	f06f 000c 	mvn.w	r0, #12
    dd86:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_keyboard_funcd.hid_desc, _hiddf_keyboard_funcd.hid_desc[0], false);
    dd88:	4b10      	ldr	r3, [pc, #64]	; (ddcc <hid_keyboard_req+0x9c>)
    dd8a:	6819      	ldr	r1, [r3, #0]
    dd8c:	2300      	movs	r3, #0
    dd8e:	780a      	ldrb	r2, [r1, #0]
    dd90:	4c0f      	ldr	r4, [pc, #60]	; (ddd0 <hid_keyboard_req+0xa0>)
    dd92:	47a0      	blx	r4
    dd94:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)keyboard_report_desc, KEYBOARD_REPORT_DESC_LEN, false);
    dd96:	2300      	movs	r3, #0
    dd98:	223b      	movs	r2, #59	; 0x3b
    dd9a:	490e      	ldr	r1, [pc, #56]	; (ddd4 <hid_keyboard_req+0xa4>)
    dd9c:	4c0c      	ldr	r4, [pc, #48]	; (ddd0 <hid_keyboard_req+0xa0>)
    dd9e:	47a0      	blx	r4
    dda0:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_keyboard_funcd.protocol, 1, 0);
    dda2:	2300      	movs	r3, #0
    dda4:	2201      	movs	r2, #1
    dda6:	490c      	ldr	r1, [pc, #48]	; (ddd8 <hid_keyboard_req+0xa8>)
    dda8:	4c09      	ldr	r4, [pc, #36]	; (ddd0 <hid_keyboard_req+0xa0>)
    ddaa:	47a0      	blx	r4
    ddac:	bd10      	pop	{r4, pc}
				_hiddf_keyboard_funcd.protocol = req->wValue;
    ddae:	884a      	ldrh	r2, [r1, #2]
    ddb0:	4b06      	ldr	r3, [pc, #24]	; (ddcc <hid_keyboard_req+0x9c>)
    ddb2:	73da      	strb	r2, [r3, #15]
				return usbdc_xfer(ep, NULL, 0, 0);
    ddb4:	2300      	movs	r3, #0
    ddb6:	461a      	mov	r2, r3
    ddb8:	4619      	mov	r1, r3
    ddba:	4c05      	ldr	r4, [pc, #20]	; (ddd0 <hid_keyboard_req+0xa0>)
    ddbc:	47a0      	blx	r4
    ddbe:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    ddc0:	f06f 0009 	mvn.w	r0, #9
    ddc4:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    ddc6:	f06f 0009 	mvn.w	r0, #9
    ddca:	bd10      	pop	{r4, pc}
    ddcc:	20000f74 	.word	0x20000f74
    ddd0:	0000e6c1 	.word	0x0000e6c1
    ddd4:	00011854 	.word	0x00011854
    ddd8:	20000f83 	.word	0x20000f83

0000dddc <hid_keyboard_ctrl>:
{
    dddc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    dde0:	4614      	mov	r4, r2
	switch (ctrl) {
    dde2:	2901      	cmp	r1, #1
    dde4:	d050      	beq.n	de88 <hid_keyboard_ctrl+0xac>
    dde6:	b141      	cbz	r1, ddfa <hid_keyboard_ctrl+0x1e>
		return ERR_INVALID_ARG;
    dde8:	2902      	cmp	r1, #2
    ddea:	bf0c      	ite	eq
    ddec:	f06f 051a 	mvneq.w	r5, #26
    ddf0:	f06f 050c 	mvnne.w	r5, #12
}
    ddf4:	4628      	mov	r0, r5
    ddf6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
    ddfa:	f8d0 8008 	ldr.w	r8, [r0, #8]
	ifc = desc->sod;
    ddfe:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
    de00:	2b00      	cmp	r3, #0
    de02:	d05e      	beq.n	dec2 <hid_keyboard_ctrl+0xe6>
	ifc_desc.bInterfaceNumber = ifc[2];
    de04:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    de06:	795b      	ldrb	r3, [r3, #5]
    de08:	2b03      	cmp	r3, #3
    de0a:	d15d      	bne.n	dec8 <hid_keyboard_ctrl+0xec>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    de0c:	f898 300c 	ldrb.w	r3, [r8, #12]
    de10:	429a      	cmp	r2, r3
    de12:	d05c      	beq.n	dece <hid_keyboard_ctrl+0xf2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    de14:	2bff      	cmp	r3, #255	; 0xff
    de16:	d15d      	bne.n	ded4 <hid_keyboard_ctrl+0xf8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    de18:	f888 200c 	strb.w	r2, [r8, #12]
	_hiddf_keyboard_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    de1c:	6823      	ldr	r3, [r4, #0]
    de1e:	7818      	ldrb	r0, [r3, #0]
    de20:	2221      	movs	r2, #33	; 0x21
    de22:	6861      	ldr	r1, [r4, #4]
    de24:	4418      	add	r0, r3
    de26:	4b31      	ldr	r3, [pc, #196]	; (deec <hid_keyboard_ctrl+0x110>)
    de28:	4798      	blx	r3
    de2a:	4b31      	ldr	r3, [pc, #196]	; (def0 <hid_keyboard_ctrl+0x114>)
    de2c:	6018      	str	r0, [r3, #0]
    de2e:	2602      	movs	r6, #2
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    de30:	f8df 90c4 	ldr.w	r9, [pc, #196]	; def8 <hid_keyboard_ctrl+0x11c>
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    de34:	f8df a0c4 	ldr.w	sl, [pc, #196]	; defc <hid_keyboard_ctrl+0x120>
				usb_d_ep_enable(func_data->func_ep_out);
    de38:	f8df b0c4 	ldr.w	fp, [pc, #196]	; df00 <hid_keyboard_ctrl+0x124>
		ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    de3c:	6823      	ldr	r3, [r4, #0]
    de3e:	7818      	ldrb	r0, [r3, #0]
    de40:	6861      	ldr	r1, [r4, #4]
    de42:	4418      	add	r0, r3
    de44:	47c8      	blx	r9
		desc->sod = ep;
    de46:	6020      	str	r0, [r4, #0]
		if (NULL != ep) {
    de48:	2800      	cmp	r0, #0
    de4a:	d046      	beq.n	deda <hid_keyboard_ctrl+0xfe>
			ep_desc.bEndpointAddress = ep[2];
    de4c:	7887      	ldrb	r7, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
    de4e:	7943      	ldrb	r3, [r0, #5]
    de50:	7902      	ldrb	r2, [r0, #4]
    de52:	eb02 2203 	add.w	r2, r2, r3, lsl #8
			if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    de56:	b292      	uxth	r2, r2
    de58:	78c1      	ldrb	r1, [r0, #3]
    de5a:	4638      	mov	r0, r7
    de5c:	47d0      	blx	sl
    de5e:	4605      	mov	r5, r0
    de60:	2800      	cmp	r0, #0
    de62:	d13d      	bne.n	dee0 <hid_keyboard_ctrl+0x104>
			if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    de64:	f017 0f80 	tst.w	r7, #128	; 0x80
				func_data->func_ep_in = ep_desc.bEndpointAddress;
    de68:	bf14      	ite	ne
    de6a:	f888 700d 	strbne.w	r7, [r8, #13]
				func_data->func_ep_out = ep_desc.bEndpointAddress;
    de6e:	f888 700e 	strbeq.w	r7, [r8, #14]
				usb_d_ep_enable(func_data->func_ep_out);
    de72:	4638      	mov	r0, r7
    de74:	47d8      	blx	fp
    de76:	3e01      	subs	r6, #1
	for (i = 0; i < 2; i++) {
    de78:	f016 06ff 	ands.w	r6, r6, #255	; 0xff
    de7c:	d1de      	bne.n	de3c <hid_keyboard_ctrl+0x60>
	_hiddf_keyboard_funcd.protocol = 1;
    de7e:	4b1c      	ldr	r3, [pc, #112]	; (def0 <hid_keyboard_ctrl+0x114>)
    de80:	2201      	movs	r2, #1
    de82:	73da      	strb	r2, [r3, #15]
	_hiddf_keyboard_funcd.enabled  = true;
    de84:	741a      	strb	r2, [r3, #16]
    de86:	e7b5      	b.n	ddf4 <hid_keyboard_ctrl+0x18>
	struct hiddf_keyboard_func_data *func_data = (struct hiddf_keyboard_func_data *)(drv->func_data);
    de88:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    de8a:	b11a      	cbz	r2, de94 <hid_keyboard_ctrl+0xb8>
		ifc_desc.bInterfaceClass = desc->sod[5];
    de8c:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    de8e:	795b      	ldrb	r3, [r3, #5]
    de90:	2b03      	cmp	r3, #3
    de92:	d128      	bne.n	dee6 <hid_keyboard_ctrl+0x10a>
	if (func_data->func_iface != 0xFF) {
    de94:	7b2b      	ldrb	r3, [r5, #12]
    de96:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    de98:	bf1c      	itt	ne
    de9a:	23ff      	movne	r3, #255	; 0xff
    de9c:	732b      	strbne	r3, [r5, #12]
	if (func_data->func_ep_in != 0xFF) {
    de9e:	7b68      	ldrb	r0, [r5, #13]
    dea0:	28ff      	cmp	r0, #255	; 0xff
    dea2:	d003      	beq.n	deac <hid_keyboard_ctrl+0xd0>
		usb_d_ep_deinit(func_data->func_ep_in);
    dea4:	4b13      	ldr	r3, [pc, #76]	; (def4 <hid_keyboard_ctrl+0x118>)
    dea6:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    dea8:	23ff      	movs	r3, #255	; 0xff
    deaa:	736b      	strb	r3, [r5, #13]
	if (func_data->func_ep_out != 0xFF) {
    deac:	7ba8      	ldrb	r0, [r5, #14]
    deae:	28ff      	cmp	r0, #255	; 0xff
    deb0:	d003      	beq.n	deba <hid_keyboard_ctrl+0xde>
		usb_d_ep_deinit(func_data->func_ep_out);
    deb2:	4b10      	ldr	r3, [pc, #64]	; (def4 <hid_keyboard_ctrl+0x118>)
    deb4:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    deb6:	23ff      	movs	r3, #255	; 0xff
    deb8:	73ab      	strb	r3, [r5, #14]
	_hiddf_keyboard_funcd.enabled = false;
    deba:	2500      	movs	r5, #0
    debc:	4b0c      	ldr	r3, [pc, #48]	; (def0 <hid_keyboard_ctrl+0x114>)
    debe:	741d      	strb	r5, [r3, #16]
    dec0:	e798      	b.n	ddf4 <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
    dec2:	f06f 0509 	mvn.w	r5, #9
    dec6:	e795      	b.n	ddf4 <hid_keyboard_ctrl+0x18>
		return ERR_NOT_FOUND;
    dec8:	f06f 0509 	mvn.w	r5, #9
    decc:	e792      	b.n	ddf4 <hid_keyboard_ctrl+0x18>
			return ERR_ALREADY_INITIALIZED;
    dece:	f06f 0511 	mvn.w	r5, #17
    ded2:	e78f      	b.n	ddf4 <hid_keyboard_ctrl+0x18>
			return ERR_NO_RESOURCE;
    ded4:	f06f 051b 	mvn.w	r5, #27
    ded8:	e78c      	b.n	ddf4 <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
    deda:	f06f 0509 	mvn.w	r5, #9
    dede:	e789      	b.n	ddf4 <hid_keyboard_ctrl+0x18>
				return ERR_NOT_INITIALIZED;
    dee0:	f06f 0513 	mvn.w	r5, #19
    dee4:	e786      	b.n	ddf4 <hid_keyboard_ctrl+0x18>
			return ERR_NOT_FOUND;
    dee6:	f06f 0509 	mvn.w	r5, #9
    deea:	e783      	b.n	ddf4 <hid_keyboard_ctrl+0x18>
    deec:	0000ec05 	.word	0x0000ec05
    def0:	20000f74 	.word	0x20000f74
    def4:	00009169 	.word	0x00009169
    def8:	0000ec3f 	.word	0x0000ec3f
    defc:	00009101 	.word	0x00009101
    df00:	00009195 	.word	0x00009195

0000df04 <hiddf_keyboard_init>:

/**
 * \brief Initialize the USB HID Keyboard Function Driver
 */
int32_t hiddf_keyboard_init(void)
{
    df04:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    df06:	4b0a      	ldr	r3, [pc, #40]	; (df30 <hiddf_keyboard_init+0x2c>)
    df08:	4798      	blx	r3
    df0a:	2801      	cmp	r0, #1
    df0c:	d80c      	bhi.n	df28 <hiddf_keyboard_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_keyboard.ctrl      = hid_keyboard_ctrl;
    df0e:	4809      	ldr	r0, [pc, #36]	; (df34 <hiddf_keyboard_init+0x30>)
    df10:	4b09      	ldr	r3, [pc, #36]	; (df38 <hiddf_keyboard_init+0x34>)
    df12:	6183      	str	r3, [r0, #24]
	_hiddf_keyboard.func_data = &_hiddf_keyboard_funcd;
    df14:	61c0      	str	r0, [r0, #28]

	usbdc_register_function(&_hiddf_keyboard);
    df16:	3014      	adds	r0, #20
    df18:	4b08      	ldr	r3, [pc, #32]	; (df3c <hiddf_keyboard_init+0x38>)
    df1a:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_keyboard_req_h);
    df1c:	4908      	ldr	r1, [pc, #32]	; (df40 <hiddf_keyboard_init+0x3c>)
    df1e:	2001      	movs	r0, #1
    df20:	4b08      	ldr	r3, [pc, #32]	; (df44 <hiddf_keyboard_init+0x40>)
    df22:	4798      	blx	r3
	return ERR_NONE;
    df24:	2000      	movs	r0, #0
    df26:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    df28:	f06f 0010 	mvn.w	r0, #16
}
    df2c:	bd08      	pop	{r3, pc}
    df2e:	bf00      	nop
    df30:	0000ebf1 	.word	0x0000ebf1
    df34:	20000f74 	.word	0x20000f74
    df38:	0000dddd 	.word	0x0000dddd
    df3c:	0000eb91 	.word	0x0000eb91
    df40:	20000390 	.word	0x20000390
    df44:	0000eafd 	.word	0x0000eafd

0000df48 <hiddf_keyboard_keys_state_change>:
 * \param keys_desc[]  keys_descriptor array for state changing
 * \param keys_count   total keys amount for state changing
 * \return Operation status.
 */
int32_t hiddf_keyboard_keys_state_change(struct hiddf_kb_key_descriptors keys_desc[], uint8_t keys_count)
{
    df48:	b538      	push	{r3, r4, r5, lr}
	return _hiddf_keyboard_funcd.enabled;
    df4a:	4b26      	ldr	r3, [pc, #152]	; (dfe4 <hiddf_keyboard_keys_state_change+0x9c>)
	uint8_t i, j;
	uint8_t modifier_keys, regular_keys;

	if (!hiddf_keyboard_is_enabled()) {
    df4c:	7c1b      	ldrb	r3, [r3, #16]
    df4e:	2b00      	cmp	r3, #0
    df50:	d045      	beq.n	dfde <hiddf_keyboard_keys_state_change+0x96>
		return ERR_DENIED;
	}

	memset(_hiddf_keyboard_funcd.kb_report, 0x00, 8);
    df52:	4a24      	ldr	r2, [pc, #144]	; (dfe4 <hiddf_keyboard_keys_state_change+0x9c>)
    df54:	2300      	movs	r3, #0
    df56:	6053      	str	r3, [r2, #4]
    df58:	6093      	str	r3, [r2, #8]
	modifier_keys = 0;

	for (i = 0; i < keys_count; i++) {
    df5a:	b329      	cbz	r1, dfa8 <hiddf_keyboard_keys_state_change+0x60>
    df5c:	4603      	mov	r3, r0
    df5e:	1e4d      	subs	r5, r1, #1
    df60:	b2ed      	uxtb	r5, r5
    df62:	3501      	adds	r5, #1
    df64:	eb05 0545 	add.w	r5, r5, r5, lsl #1
    df68:	4405      	add	r5, r0
    df6a:	2200      	movs	r2, #0
    df6c:	e002      	b.n	df74 <hiddf_keyboard_keys_state_change+0x2c>
    df6e:	3303      	adds	r3, #3
    df70:	42ab      	cmp	r3, r5
    df72:	d005      	beq.n	df80 <hiddf_keyboard_keys_state_change+0x38>
		if (true == keys_desc[i].b_modifier) {
    df74:	785c      	ldrb	r4, [r3, #1]
    df76:	2c00      	cmp	r4, #0
    df78:	d0f9      	beq.n	df6e <hiddf_keyboard_keys_state_change+0x26>
			modifier_keys++;
    df7a:	3201      	adds	r2, #1
    df7c:	b2d2      	uxtb	r2, r2
    df7e:	e7f6      	b.n	df6e <hiddf_keyboard_keys_state_change+0x26>
		}
	}

	regular_keys = keys_count - modifier_keys;
    df80:	1a8a      	subs	r2, r1, r2

	if (regular_keys > 6) {
    df82:	b2d2      	uxtb	r2, r2
    df84:	2a06      	cmp	r2, #6
    df86:	d809      	bhi.n	df9c <hiddf_keyboard_keys_state_change+0x54>
    df88:	4603      	mov	r3, r0
    df8a:	1e4a      	subs	r2, r1, #1
    df8c:	b2d2      	uxtb	r2, r2
    df8e:	3201      	adds	r2, #1
    df90:	eb02 0242 	add.w	r2, r2, r2, lsl #1
    df94:	4410      	add	r0, r2
    df96:	2402      	movs	r4, #2
		for (j = 0; j < keys_count; j++) {
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
				if (true == keys_desc[j].b_modifier) {
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
				} else {
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    df98:	4d12      	ldr	r5, [pc, #72]	; (dfe4 <hiddf_keyboard_keys_state_change+0x9c>)
    df9a:	e015      	b.n	dfc8 <hiddf_keyboard_keys_state_change+0x80>
		memset(&_hiddf_keyboard_funcd.kb_report[2], 0xFF, 6);
    df9c:	4b11      	ldr	r3, [pc, #68]	; (dfe4 <hiddf_keyboard_keys_state_change+0x9c>)
    df9e:	f04f 32ff 	mov.w	r2, #4294967295
    dfa2:	f8c3 2006 	str.w	r2, [r3, #6]
    dfa6:	815a      	strh	r2, [r3, #10]
				}
			}
		}
	}
	return usbdc_xfer(_hiddf_keyboard_funcd.func_ep_in, &_hiddf_keyboard_funcd.kb_report[0], 8, false);
    dfa8:	480e      	ldr	r0, [pc, #56]	; (dfe4 <hiddf_keyboard_keys_state_change+0x9c>)
    dfaa:	2300      	movs	r3, #0
    dfac:	2208      	movs	r2, #8
    dfae:	1d01      	adds	r1, r0, #4
    dfb0:	7b40      	ldrb	r0, [r0, #13]
    dfb2:	4c0d      	ldr	r4, [pc, #52]	; (dfe8 <hiddf_keyboard_keys_state_change+0xa0>)
    dfb4:	47a0      	blx	r4
    dfb6:	bd38      	pop	{r3, r4, r5, pc}
					_hiddf_keyboard_funcd.kb_report[i++] = keys_desc[j].key_id;
    dfb8:	1c62      	adds	r2, r4, #1
    dfba:	7819      	ldrb	r1, [r3, #0]
    dfbc:	442c      	add	r4, r5
    dfbe:	7121      	strb	r1, [r4, #4]
    dfc0:	b2d4      	uxtb	r4, r2
    dfc2:	3303      	adds	r3, #3
		for (j = 0; j < keys_count; j++) {
    dfc4:	4283      	cmp	r3, r0
    dfc6:	d0ef      	beq.n	dfa8 <hiddf_keyboard_keys_state_change+0x60>
			if (HID_KB_KEY_DOWN == keys_desc[j].state) {
    dfc8:	789a      	ldrb	r2, [r3, #2]
    dfca:	2a01      	cmp	r2, #1
    dfcc:	d1f9      	bne.n	dfc2 <hiddf_keyboard_keys_state_change+0x7a>
				if (true == keys_desc[j].b_modifier) {
    dfce:	785a      	ldrb	r2, [r3, #1]
    dfd0:	2a00      	cmp	r2, #0
    dfd2:	d0f1      	beq.n	dfb8 <hiddf_keyboard_keys_state_change+0x70>
					_hiddf_keyboard_funcd.kb_report[0] |= keys_desc[j].key_id;
    dfd4:	792a      	ldrb	r2, [r5, #4]
    dfd6:	7819      	ldrb	r1, [r3, #0]
    dfd8:	430a      	orrs	r2, r1
    dfda:	712a      	strb	r2, [r5, #4]
    dfdc:	e7f1      	b.n	dfc2 <hiddf_keyboard_keys_state_change+0x7a>
		return ERR_DENIED;
    dfde:	f06f 0010 	mvn.w	r0, #16
}
    dfe2:	bd38      	pop	{r3, r4, r5, pc}
    dfe4:	20000f74 	.word	0x20000f74
    dfe8:	0000e6c1 	.word	0x0000e6c1

0000dfec <hid_mouse_req>:
 * \param[in] ep Endpoint address.
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */
static int32_t hid_mouse_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    dfec:	b510      	push	{r4, lr}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    dfee:	780b      	ldrb	r3, [r1, #0]
    dff0:	2b81      	cmp	r3, #129	; 0x81
    dff2:	d010      	beq.n	e016 <hid_mouse_req+0x2a>
		return hid_mouse_get_desc(ep, req);
	} else {
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    dff4:	f3c3 1341 	ubfx	r3, r3, #5, #2
    dff8:	2b01      	cmp	r3, #1
    dffa:	d13f      	bne.n	e07c <hid_mouse_req+0x90>
			return ERR_NOT_FOUND;
		}
		if (req->wIndex == _hiddf_mouse_funcd.func_iface) {
    dffc:	888a      	ldrh	r2, [r1, #4]
    dffe:	4b22      	ldr	r3, [pc, #136]	; (e088 <hid_mouse_req+0x9c>)
    e000:	7a1b      	ldrb	r3, [r3, #8]
    e002:	429a      	cmp	r2, r3
    e004:	d13d      	bne.n	e082 <hid_mouse_req+0x96>
			switch (req->bRequest) {
    e006:	784b      	ldrb	r3, [r1, #1]
    e008:	2b03      	cmp	r3, #3
    e00a:	d028      	beq.n	e05e <hid_mouse_req+0x72>
    e00c:	2b0b      	cmp	r3, #11
    e00e:	d02c      	beq.n	e06a <hid_mouse_req+0x7e>
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
			case 0x0B: /* Set Protocol */
				_hiddf_mouse_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
			default:
				return ERR_INVALID_ARG;
    e010:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    e014:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    e016:	784b      	ldrb	r3, [r1, #1]
    e018:	2b06      	cmp	r3, #6
    e01a:	d002      	beq.n	e022 <hid_mouse_req+0x36>
			return ERR_NOT_FOUND;
    e01c:	f06f 0009 	mvn.w	r0, #9
    e020:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (0x06 == req->bRequest) && (req->wIndex == _hiddf_mouse_funcd.func_iface)) {
    e022:	888a      	ldrh	r2, [r1, #4]
    e024:	4b18      	ldr	r3, [pc, #96]	; (e088 <hid_mouse_req+0x9c>)
    e026:	7a1b      	ldrb	r3, [r3, #8]
    e028:	429a      	cmp	r2, r3
    e02a:	d002      	beq.n	e032 <hid_mouse_req+0x46>
			return ERR_NOT_FOUND;
    e02c:	f06f 0009 	mvn.w	r0, #9
    e030:	bd10      	pop	{r4, pc}
	switch (req->wValue >> 8) {
    e032:	884b      	ldrh	r3, [r1, #2]
    e034:	0a1b      	lsrs	r3, r3, #8
    e036:	2b21      	cmp	r3, #33	; 0x21
    e038:	d004      	beq.n	e044 <hid_mouse_req+0x58>
    e03a:	2b22      	cmp	r3, #34	; 0x22
    e03c:	d009      	beq.n	e052 <hid_mouse_req+0x66>
		return ERR_INVALID_ARG;
    e03e:	f06f 000c 	mvn.w	r0, #12
    e042:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, _hiddf_mouse_funcd.hid_desc, _hiddf_mouse_funcd.hid_desc[0], false);
    e044:	4b10      	ldr	r3, [pc, #64]	; (e088 <hid_mouse_req+0x9c>)
    e046:	6819      	ldr	r1, [r3, #0]
    e048:	2300      	movs	r3, #0
    e04a:	780a      	ldrb	r2, [r1, #0]
    e04c:	4c0f      	ldr	r4, [pc, #60]	; (e08c <hid_mouse_req+0xa0>)
    e04e:	47a0      	blx	r4
    e050:	bd10      	pop	{r4, pc}
		return usbdc_xfer(ep, (uint8_t *)mouse_report_desc, MOUSE_REPORT_DESC_LEN, false);
    e052:	2300      	movs	r3, #0
    e054:	2234      	movs	r2, #52	; 0x34
    e056:	490e      	ldr	r1, [pc, #56]	; (e090 <hid_mouse_req+0xa4>)
    e058:	4c0c      	ldr	r4, [pc, #48]	; (e08c <hid_mouse_req+0xa0>)
    e05a:	47a0      	blx	r4
    e05c:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_hiddf_mouse_funcd.protocol, 1, 0);
    e05e:	2300      	movs	r3, #0
    e060:	2201      	movs	r2, #1
    e062:	490c      	ldr	r1, [pc, #48]	; (e094 <hid_mouse_req+0xa8>)
    e064:	4c09      	ldr	r4, [pc, #36]	; (e08c <hid_mouse_req+0xa0>)
    e066:	47a0      	blx	r4
    e068:	bd10      	pop	{r4, pc}
				_hiddf_mouse_funcd.protocol = req->wValue;
    e06a:	884a      	ldrh	r2, [r1, #2]
    e06c:	4b06      	ldr	r3, [pc, #24]	; (e088 <hid_mouse_req+0x9c>)
    e06e:	729a      	strb	r2, [r3, #10]
				return usbdc_xfer(ep, NULL, 0, 0);
    e070:	2300      	movs	r3, #0
    e072:	461a      	mov	r2, r3
    e074:	4619      	mov	r1, r3
    e076:	4c05      	ldr	r4, [pc, #20]	; (e08c <hid_mouse_req+0xa0>)
    e078:	47a0      	blx	r4
    e07a:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    e07c:	f06f 0009 	mvn.w	r0, #9
    e080:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    e082:	f06f 0009 	mvn.w	r0, #9
    e086:	bd10      	pop	{r4, pc}
    e088:	20000f94 	.word	0x20000f94
    e08c:	0000e6c1 	.word	0x0000e6c1
    e090:	00011890 	.word	0x00011890
    e094:	20000f9e 	.word	0x20000f9e

0000e098 <hid_mouse_ctrl>:
{
    e098:	b570      	push	{r4, r5, r6, lr}
    e09a:	4614      	mov	r4, r2
	switch (ctrl) {
    e09c:	2901      	cmp	r1, #1
    e09e:	d040      	beq.n	e122 <hid_mouse_ctrl+0x8a>
    e0a0:	b139      	cbz	r1, e0b2 <hid_mouse_ctrl+0x1a>
		return ERR_INVALID_ARG;
    e0a2:	2902      	cmp	r1, #2
    e0a4:	bf0c      	ite	eq
    e0a6:	f06f 041a 	mvneq.w	r4, #26
    e0aa:	f06f 040c 	mvnne.w	r4, #12
}
    e0ae:	4620      	mov	r0, r4
    e0b0:	bd70      	pop	{r4, r5, r6, pc}
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
    e0b2:	6885      	ldr	r5, [r0, #8]
	ifc = desc->sod;
    e0b4:	6813      	ldr	r3, [r2, #0]
	if (NULL == ifc) {
    e0b6:	2b00      	cmp	r3, #0
    e0b8:	d049      	beq.n	e14e <hid_mouse_ctrl+0xb6>
	ifc_desc.bInterfaceNumber = ifc[2];
    e0ba:	789a      	ldrb	r2, [r3, #2]
	if (HID_CLASS == ifc_desc.bInterfaceClass) {
    e0bc:	795b      	ldrb	r3, [r3, #5]
    e0be:	2b03      	cmp	r3, #3
    e0c0:	d148      	bne.n	e154 <hid_mouse_ctrl+0xbc>
		if (func_data->func_iface == ifc_desc.bInterfaceNumber) { // Initialized
    e0c2:	7a2b      	ldrb	r3, [r5, #8]
    e0c4:	429a      	cmp	r2, r3
    e0c6:	d048      	beq.n	e15a <hid_mouse_ctrl+0xc2>
		} else if (func_data->func_iface != 0xFF) { // Occupied
    e0c8:	2bff      	cmp	r3, #255	; 0xff
    e0ca:	d149      	bne.n	e160 <hid_mouse_ctrl+0xc8>
			func_data->func_iface = ifc_desc.bInterfaceNumber;
    e0cc:	722a      	strb	r2, [r5, #8]
	_hiddf_mouse_funcd.hid_desc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_HID);
    e0ce:	6823      	ldr	r3, [r4, #0]
	return (desc + usb_desc_len(desc));
    e0d0:	7818      	ldrb	r0, [r3, #0]
    e0d2:	2221      	movs	r2, #33	; 0x21
    e0d4:	6861      	ldr	r1, [r4, #4]
    e0d6:	4418      	add	r0, r3
    e0d8:	4b29      	ldr	r3, [pc, #164]	; (e180 <hid_mouse_ctrl+0xe8>)
    e0da:	4798      	blx	r3
    e0dc:	4b29      	ldr	r3, [pc, #164]	; (e184 <hid_mouse_ctrl+0xec>)
    e0de:	6018      	str	r0, [r3, #0]
	ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    e0e0:	6823      	ldr	r3, [r4, #0]
    e0e2:	7818      	ldrb	r0, [r3, #0]
    e0e4:	6861      	ldr	r1, [r4, #4]
    e0e6:	4418      	add	r0, r3
    e0e8:	4b27      	ldr	r3, [pc, #156]	; (e188 <hid_mouse_ctrl+0xf0>)
    e0ea:	4798      	blx	r3
	desc->sod = ep;
    e0ec:	6020      	str	r0, [r4, #0]
	if (NULL != ep) {
    e0ee:	2800      	cmp	r0, #0
    e0f0:	d039      	beq.n	e166 <hid_mouse_ctrl+0xce>
		ep_desc.bEndpointAddress = ep[2];
    e0f2:	7886      	ldrb	r6, [r0, #2]
	return (ptr[0] + (ptr[1] << 8));
    e0f4:	7943      	ldrb	r3, [r0, #5]
    e0f6:	7902      	ldrb	r2, [r0, #4]
    e0f8:	eb02 2203 	add.w	r2, r2, r3, lsl #8
		if (usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    e0fc:	b292      	uxth	r2, r2
    e0fe:	78c1      	ldrb	r1, [r0, #3]
    e100:	4630      	mov	r0, r6
    e102:	4b22      	ldr	r3, [pc, #136]	; (e18c <hid_mouse_ctrl+0xf4>)
    e104:	4798      	blx	r3
    e106:	4604      	mov	r4, r0
    e108:	bb80      	cbnz	r0, e16c <hid_mouse_ctrl+0xd4>
		if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    e10a:	f016 0f80 	tst.w	r6, #128	; 0x80
    e10e:	d030      	beq.n	e172 <hid_mouse_ctrl+0xda>
			func_data->func_ep_in = ep_desc.bEndpointAddress;
    e110:	726e      	strb	r6, [r5, #9]
			usb_d_ep_enable(func_data->func_ep_in);
    e112:	4630      	mov	r0, r6
    e114:	4b1e      	ldr	r3, [pc, #120]	; (e190 <hid_mouse_ctrl+0xf8>)
    e116:	4798      	blx	r3
	_hiddf_mouse_funcd.protocol = 1;
    e118:	4b1a      	ldr	r3, [pc, #104]	; (e184 <hid_mouse_ctrl+0xec>)
    e11a:	2201      	movs	r2, #1
    e11c:	729a      	strb	r2, [r3, #10]
	_hiddf_mouse_funcd.enabled  = true;
    e11e:	72da      	strb	r2, [r3, #11]
    e120:	e7c5      	b.n	e0ae <hid_mouse_ctrl+0x16>
	struct hiddf_mouse_func_data *func_data = (struct hiddf_mouse_func_data *)(drv->func_data);
    e122:	6885      	ldr	r5, [r0, #8]
	if (desc) {
    e124:	b11a      	cbz	r2, e12e <hid_mouse_ctrl+0x96>
		ifc_desc.bInterfaceClass = desc->sod[5];
    e126:	6813      	ldr	r3, [r2, #0]
		if (ifc_desc.bInterfaceClass != HID_CLASS) {
    e128:	795b      	ldrb	r3, [r3, #5]
    e12a:	2b03      	cmp	r3, #3
    e12c:	d124      	bne.n	e178 <hid_mouse_ctrl+0xe0>
	if (func_data->func_iface != 0xFF) {
    e12e:	7a2b      	ldrb	r3, [r5, #8]
    e130:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface = 0xFF;
    e132:	bf1c      	itt	ne
    e134:	23ff      	movne	r3, #255	; 0xff
    e136:	722b      	strbne	r3, [r5, #8]
	if (func_data->func_ep_in != 0xFF) {
    e138:	7a68      	ldrb	r0, [r5, #9]
    e13a:	28ff      	cmp	r0, #255	; 0xff
    e13c:	d003      	beq.n	e146 <hid_mouse_ctrl+0xae>
		usb_d_ep_deinit(func_data->func_ep_in);
    e13e:	4b15      	ldr	r3, [pc, #84]	; (e194 <hid_mouse_ctrl+0xfc>)
    e140:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    e142:	23ff      	movs	r3, #255	; 0xff
    e144:	726b      	strb	r3, [r5, #9]
	_hiddf_mouse_funcd.enabled = false;
    e146:	2400      	movs	r4, #0
    e148:	4b0e      	ldr	r3, [pc, #56]	; (e184 <hid_mouse_ctrl+0xec>)
    e14a:	72dc      	strb	r4, [r3, #11]
    e14c:	e7af      	b.n	e0ae <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    e14e:	f06f 0409 	mvn.w	r4, #9
    e152:	e7ac      	b.n	e0ae <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    e154:	f06f 0409 	mvn.w	r4, #9
    e158:	e7a9      	b.n	e0ae <hid_mouse_ctrl+0x16>
			return ERR_ALREADY_INITIALIZED;
    e15a:	f06f 0411 	mvn.w	r4, #17
    e15e:	e7a6      	b.n	e0ae <hid_mouse_ctrl+0x16>
			return ERR_NO_RESOURCE;
    e160:	f06f 041b 	mvn.w	r4, #27
    e164:	e7a3      	b.n	e0ae <hid_mouse_ctrl+0x16>
		return ERR_NOT_FOUND;
    e166:	f06f 0409 	mvn.w	r4, #9
    e16a:	e7a0      	b.n	e0ae <hid_mouse_ctrl+0x16>
			return ERR_NOT_INITIALIZED;
    e16c:	f06f 0413 	mvn.w	r4, #19
    e170:	e79d      	b.n	e0ae <hid_mouse_ctrl+0x16>
			return ERR_INVALID_DATA;
    e172:	f04f 34ff 	mov.w	r4, #4294967295
    e176:	e79a      	b.n	e0ae <hid_mouse_ctrl+0x16>
			return ERR_NOT_FOUND;
    e178:	f06f 0409 	mvn.w	r4, #9
    e17c:	e797      	b.n	e0ae <hid_mouse_ctrl+0x16>
    e17e:	bf00      	nop
    e180:	0000ec05 	.word	0x0000ec05
    e184:	20000f94 	.word	0x20000f94
    e188:	0000ec3f 	.word	0x0000ec3f
    e18c:	00009101 	.word	0x00009101
    e190:	00009195 	.word	0x00009195
    e194:	00009169 	.word	0x00009169

0000e198 <hiddf_mouse_init>:

/**
 * \brief Initialize the USB HID Mouse Function Driver
 */
int32_t hiddf_mouse_init(void)
{
    e198:	b508      	push	{r3, lr}
	if (usbdc_get_state() > USBD_S_POWER) {
    e19a:	4b0a      	ldr	r3, [pc, #40]	; (e1c4 <hiddf_mouse_init+0x2c>)
    e19c:	4798      	blx	r3
    e19e:	2801      	cmp	r0, #1
    e1a0:	d80c      	bhi.n	e1bc <hiddf_mouse_init+0x24>
		return ERR_DENIED;
	}

	_hiddf_mouse.ctrl      = hid_mouse_ctrl;
    e1a2:	4809      	ldr	r0, [pc, #36]	; (e1c8 <hiddf_mouse_init+0x30>)
    e1a4:	4b09      	ldr	r3, [pc, #36]	; (e1cc <hiddf_mouse_init+0x34>)
    e1a6:	6103      	str	r3, [r0, #16]
	_hiddf_mouse.func_data = &_hiddf_mouse_funcd;
    e1a8:	6140      	str	r0, [r0, #20]

	usbdc_register_function(&_hiddf_mouse);
    e1aa:	300c      	adds	r0, #12
    e1ac:	4b08      	ldr	r3, [pc, #32]	; (e1d0 <hiddf_mouse_init+0x38>)
    e1ae:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &hid_mouse_req_h);
    e1b0:	4908      	ldr	r1, [pc, #32]	; (e1d4 <hiddf_mouse_init+0x3c>)
    e1b2:	2001      	movs	r0, #1
    e1b4:	4b08      	ldr	r3, [pc, #32]	; (e1d8 <hiddf_mouse_init+0x40>)
    e1b6:	4798      	blx	r3
	return ERR_NONE;
    e1b8:	2000      	movs	r0, #0
    e1ba:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    e1bc:	f06f 0010 	mvn.w	r0, #16
}
    e1c0:	bd08      	pop	{r3, pc}
    e1c2:	bf00      	nop
    e1c4:	0000ebf1 	.word	0x0000ebf1
    e1c8:	20000f94 	.word	0x20000f94
    e1cc:	0000e099 	.word	0x0000e099
    e1d0:	0000eb91 	.word	0x0000eb91
    e1d4:	20000398 	.word	0x20000398
    e1d8:	0000eafd 	.word	0x0000eafd

0000e1dc <hiddf_mouse_move>:
 * \return Operation status.
 */
int32_t hiddf_mouse_move(int8_t pos, enum hiddf_mouse_move_type type)
{

	_hiddf_mouse_funcd.mouse_report.u32 = 0;
    e1dc:	2200      	movs	r2, #0
    e1de:	4b0d      	ldr	r3, [pc, #52]	; (e214 <hiddf_mouse_move+0x38>)
    e1e0:	605a      	str	r2, [r3, #4]

	if (type == HID_MOUSE_X_AXIS_MV) {
    e1e2:	2901      	cmp	r1, #1
    e1e4:	d00e      	beq.n	e204 <hiddf_mouse_move+0x28>
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
	} else if (type == HID_MOUSE_Y_AXIS_MV) {
    e1e6:	2902      	cmp	r1, #2
    e1e8:	d00e      	beq.n	e208 <hiddf_mouse_move+0x2c>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
	} else if (type == HID_MOUSE_SCROLL_MV) {
    e1ea:	2903      	cmp	r1, #3
    e1ec:	d10f      	bne.n	e20e <hiddf_mouse_move+0x32>
		_hiddf_mouse_funcd.mouse_report.bytes.scroll_var = pos;
    e1ee:	4b09      	ldr	r3, [pc, #36]	; (e214 <hiddf_mouse_move+0x38>)
    e1f0:	71d8      	strb	r0, [r3, #7]
{
    e1f2:	b510      	push	{r4, lr}
	} else {
		return ERR_INVALID_ARG;
	}

	return usbdc_xfer(_hiddf_mouse_funcd.func_ep_in, &_hiddf_mouse_funcd.mouse_report.bytes.button_state, 4, false);
    e1f4:	4807      	ldr	r0, [pc, #28]	; (e214 <hiddf_mouse_move+0x38>)
    e1f6:	2300      	movs	r3, #0
    e1f8:	2204      	movs	r2, #4
    e1fa:	1881      	adds	r1, r0, r2
    e1fc:	7a40      	ldrb	r0, [r0, #9]
    e1fe:	4c06      	ldr	r4, [pc, #24]	; (e218 <hiddf_mouse_move+0x3c>)
    e200:	47a0      	blx	r4
    e202:	bd10      	pop	{r4, pc}
		_hiddf_mouse_funcd.mouse_report.bytes.x_axis_var = pos;
    e204:	7158      	strb	r0, [r3, #5]
    e206:	e7f4      	b.n	e1f2 <hiddf_mouse_move+0x16>
		_hiddf_mouse_funcd.mouse_report.bytes.y_axis_var = pos;
    e208:	4b02      	ldr	r3, [pc, #8]	; (e214 <hiddf_mouse_move+0x38>)
    e20a:	7198      	strb	r0, [r3, #6]
    e20c:	e7f1      	b.n	e1f2 <hiddf_mouse_move+0x16>
		return ERR_INVALID_ARG;
    e20e:	f06f 000c 	mvn.w	r0, #12
    e212:	4770      	bx	lr
    e214:	20000f94 	.word	0x20000f94
    e218:	0000e6c1 	.word	0x0000e6c1

0000e21c <audio_midi_req>:
 * \param[in] req Pointer to the request.
 * \return Operation status.
 */

static int32_t audio_midi_req(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    e21c:	b510      	push	{r4, lr}
		
	//return ERR_NOT_FOUND;	
		
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    e21e:	780b      	ldrb	r3, [r1, #0]
    e220:	2b81      	cmp	r3, #129	; 0x81
    e222:	d014      	beq.n	e24e <audio_midi_req+0x32>
		
		
	} else {
		
	
		if (0x01 != ((req->bmRequestType >> 5) & 0x03)) { // class request
    e224:	f3c3 1341 	ubfx	r3, r3, #5, #2
    e228:	2b01      	cmp	r3, #1
    e22a:	d132      	bne.n	e292 <audio_midi_req+0x76>
			return ERR_NOT_FOUND; // Never hit breakpoint here
		}
		if (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1]) {
    e22c:	888b      	ldrh	r3, [r1, #4]
    e22e:	4a1c      	ldr	r2, [pc, #112]	; (e2a0 <audio_midi_req+0x84>)
    e230:	7912      	ldrb	r2, [r2, #4]
    e232:	429a      	cmp	r2, r3
    e234:	d003      	beq.n	e23e <audio_midi_req+0x22>
    e236:	4a1a      	ldr	r2, [pc, #104]	; (e2a0 <audio_midi_req+0x84>)
    e238:	7952      	ldrb	r2, [r2, #5]
    e23a:	429a      	cmp	r2, r3
    e23c:	d12c      	bne.n	e298 <audio_midi_req+0x7c>
			
			// Copied from Hid
			// Never hit breakpoint here							
			switch (req->bRequest) {
    e23e:	784b      	ldrb	r3, [r1, #1]
    e240:	2b03      	cmp	r3, #3
    e242:	d017      	beq.n	e274 <audio_midi_req+0x58>
    e244:	2b0b      	cmp	r3, #11
    e246:	d01b      	beq.n	e280 <audio_midi_req+0x64>
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
				case 0x0B: /* Set Protocol */
				_audiodf_midi_funcd.protocol = req->wValue;
				return usbdc_xfer(ep, NULL, 0, 0);
				default:
				return ERR_INVALID_ARG;
    e248:	f06f 000c 	mvn.w	r0, #12
		} else {
			return ERR_NOT_FOUND;
		}
	}
	(void)stage;
}
    e24c:	bd10      	pop	{r4, pc}
	if ((0x81 == req->bmRequestType) && (req->wIndex == _audiodf_midi_funcd.func_iface[0] || req->wIndex == _audiodf_midi_funcd.func_iface[1])) {
    e24e:	888b      	ldrh	r3, [r1, #4]
    e250:	4a13      	ldr	r2, [pc, #76]	; (e2a0 <audio_midi_req+0x84>)
    e252:	7912      	ldrb	r2, [r2, #4]
    e254:	429a      	cmp	r2, r3
    e256:	d006      	beq.n	e266 <audio_midi_req+0x4a>
    e258:	4a11      	ldr	r2, [pc, #68]	; (e2a0 <audio_midi_req+0x84>)
    e25a:	7952      	ldrb	r2, [r2, #5]
    e25c:	429a      	cmp	r2, r3
    e25e:	d002      	beq.n	e266 <audio_midi_req+0x4a>
			return ERR_NOT_FOUND; // Never hit breakpoint here
    e260:	f06f 0009 	mvn.w	r0, #9
    e264:	bd10      	pop	{r4, pc}
	return usbdc_xfer(ep, _audiodf_midi_funcd.audio_desc, _audiodf_midi_funcd.audio_desc[0], false);
    e266:	4b0e      	ldr	r3, [pc, #56]	; (e2a0 <audio_midi_req+0x84>)
    e268:	6819      	ldr	r1, [r3, #0]
    e26a:	2300      	movs	r3, #0
    e26c:	780a      	ldrb	r2, [r1, #0]
    e26e:	4c0d      	ldr	r4, [pc, #52]	; (e2a4 <audio_midi_req+0x88>)
    e270:	47a0      	blx	r4
		return audio_midi_get_desc(ep, req); // Never hit breakpoint here
    e272:	bd10      	pop	{r4, pc}
				return usbdc_xfer(ep, &_audiodf_midi_funcd.protocol, 1, 0);
    e274:	2300      	movs	r3, #0
    e276:	2201      	movs	r2, #1
    e278:	490b      	ldr	r1, [pc, #44]	; (e2a8 <audio_midi_req+0x8c>)
    e27a:	4c0a      	ldr	r4, [pc, #40]	; (e2a4 <audio_midi_req+0x88>)
    e27c:	47a0      	blx	r4
    e27e:	bd10      	pop	{r4, pc}
				_audiodf_midi_funcd.protocol = req->wValue;
    e280:	884a      	ldrh	r2, [r1, #2]
    e282:	4b07      	ldr	r3, [pc, #28]	; (e2a0 <audio_midi_req+0x84>)
    e284:	721a      	strb	r2, [r3, #8]
				return usbdc_xfer(ep, NULL, 0, 0);
    e286:	2300      	movs	r3, #0
    e288:	461a      	mov	r2, r3
    e28a:	4619      	mov	r1, r3
    e28c:	4c05      	ldr	r4, [pc, #20]	; (e2a4 <audio_midi_req+0x88>)
    e28e:	47a0      	blx	r4
    e290:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND; // Never hit breakpoint here
    e292:	f06f 0009 	mvn.w	r0, #9
    e296:	bd10      	pop	{r4, pc}
			return ERR_NOT_FOUND;
    e298:	f06f 0009 	mvn.w	r0, #9
    e29c:	bd10      	pop	{r4, pc}
    e29e:	bf00      	nop
    e2a0:	20000fac 	.word	0x20000fac
    e2a4:	0000e6c1 	.word	0x0000e6c1
    e2a8:	20000fb4 	.word	0x20000fb4

0000e2ac <audio_midi_ctrl>:
{
    e2ac:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    e2b0:	b083      	sub	sp, #12
    e2b2:	4615      	mov	r5, r2
	switch (ctrl) {
    e2b4:	2901      	cmp	r1, #1
    e2b6:	d07e      	beq.n	e3b6 <audio_midi_ctrl+0x10a>
    e2b8:	b141      	cbz	r1, e2cc <audio_midi_ctrl+0x20>
		return ERR_INVALID_ARG;
    e2ba:	2902      	cmp	r1, #2
    e2bc:	bf0c      	ite	eq
    e2be:	f06f 001a 	mvneq.w	r0, #26
    e2c2:	f06f 000c 	mvnne.w	r0, #12
}
    e2c6:	b003      	add	sp, #12
    e2c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
    e2cc:	f8d0 9008 	ldr.w	r9, [r0, #8]
	ifc = desc->sod;
    e2d0:	6810      	ldr	r0, [r2, #0]
		if (NULL == ifc) {
    e2d2:	2800      	cmp	r0, #0
    e2d4:	f000 8096 	beq.w	e404 <audio_midi_ctrl+0x158>
    e2d8:	f109 0604 	add.w	r6, r9, #4
    e2dc:	2402      	movs	r4, #2
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    e2de:	f04f 0804 	mov.w	r8, #4
    e2e2:	4f54      	ldr	r7, [pc, #336]	; (e434 <audio_midi_ctrl+0x188>)
    e2e4:	e018      	b.n	e318 <audio_midi_ctrl+0x6c>
			if (func_data->func_iface[i] == ifc_desc.bInterfaceNumber) { // Initialized
    e2e6:	f816 3b01 	ldrb.w	r3, [r6], #1
    e2ea:	429a      	cmp	r2, r3
    e2ec:	f000 8090 	beq.w	e410 <audio_midi_ctrl+0x164>
			} else if (func_data->func_iface[i] != 0xFF) { // Occupied
    e2f0:	2bff      	cmp	r3, #255	; 0xff
    e2f2:	f040 8090 	bne.w	e416 <audio_midi_ctrl+0x16a>
				func_data->func_iface[i] = ifc_desc.bInterfaceNumber;
    e2f6:	f806 2c01 	strb.w	r2, [r6, #-1]
		if (i == 1){ // i==1 because only the second interface has endpoint descriptors
    e2fa:	2c01      	cmp	r4, #1
    e2fc:	d015      	beq.n	e32a <audio_midi_ctrl+0x7e>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    e2fe:	682b      	ldr	r3, [r5, #0]
	return (desc + usb_desc_len(desc));
    e300:	7818      	ldrb	r0, [r3, #0]
    e302:	4642      	mov	r2, r8
    e304:	6869      	ldr	r1, [r5, #4]
    e306:	4418      	add	r0, r3
    e308:	47b8      	blx	r7
    e30a:	3c01      	subs	r4, #1
	for (i=0; i<2; i++){
    e30c:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
    e310:	f000 808b 	beq.w	e42a <audio_midi_ctrl+0x17e>
		if (NULL == ifc) {
    e314:	2800      	cmp	r0, #0
    e316:	d078      	beq.n	e40a <audio_midi_ctrl+0x15e>
		ifc_desc.bInterfaceNumber = ifc[2];
    e318:	7882      	ldrb	r2, [r0, #2]
		if (AUDIO_AC_SUBCLASS == ifc_desc.bInterfaceClass || AUDIO_MS_SUBCLASS == ifc_desc.bInterfaceClass) {			
    e31a:	7943      	ldrb	r3, [r0, #5]
    e31c:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    e320:	2b01      	cmp	r3, #1
    e322:	d0e0      	beq.n	e2e6 <audio_midi_ctrl+0x3a>
			return ERR_NOT_FOUND;
    e324:	f06f 0009 	mvn.w	r0, #9
    e328:	e7cd      	b.n	e2c6 <audio_midi_ctrl+0x1a>
			ep = usb_find_desc(ifc, desc->eod, USB_DT_ENDPOINT);
    e32a:	2205      	movs	r2, #5
    e32c:	6869      	ldr	r1, [r5, #4]
    e32e:	4b41      	ldr	r3, [pc, #260]	; (e434 <audio_midi_ctrl+0x188>)
    e330:	4798      	blx	r3
    e332:	4604      	mov	r4, r0
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    e334:	4e40      	ldr	r6, [pc, #256]	; (e438 <audio_midi_ctrl+0x18c>)
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    e336:	f8df 8114 	ldr.w	r8, [pc, #276]	; e44c <audio_midi_ctrl+0x1a0>
					usb_d_ep_enable(func_data->func_ep_out);
    e33a:	4f40      	ldr	r7, [pc, #256]	; (e43c <audio_midi_ctrl+0x190>)
			while (NULL != ep) {
    e33c:	2c00      	cmp	r4, #0
    e33e:	d06d      	beq.n	e41c <audio_midi_ctrl+0x170>
				ep_desc.bEndpointAddress = ep[2];
    e340:	78a3      	ldrb	r3, [r4, #2]
    e342:	f88d 3002 	strb.w	r3, [sp, #2]
				ep_desc.bmAttributes     = ep[3];
    e346:	78e3      	ldrb	r3, [r4, #3]
    e348:	f88d 3003 	strb.w	r3, [sp, #3]
	return (ptr[0] + (ptr[1] << 8));
    e34c:	7962      	ldrb	r2, [r4, #5]
    e34e:	7923      	ldrb	r3, [r4, #4]
    e350:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    e354:	b29b      	uxth	r3, r3
				ep_desc.wMaxPacketSize   = usb_get_u16(ep + 4);
    e356:	f8ad 3004 	strh.w	r3, [sp, #4]
				usb_debug2[4] = ep_desc.wMaxPacketSize;
    e35a:	f8bd 3004 	ldrh.w	r3, [sp, #4]
    e35e:	b2db      	uxtb	r3, r3
    e360:	7133      	strb	r3, [r6, #4]
				usb_debug2[0] = i;
    e362:	2301      	movs	r3, #1
    e364:	7033      	strb	r3, [r6, #0]
				if (usb_debug2[5] = usb_d_ep_init(ep_desc.bEndpointAddress, ep_desc.bmAttributes, ep_desc.wMaxPacketSize)) {
    e366:	f89d 0002 	ldrb.w	r0, [sp, #2]
    e36a:	f89d 1003 	ldrb.w	r1, [sp, #3]
    e36e:	f8bd 2004 	ldrh.w	r2, [sp, #4]
    e372:	b292      	uxth	r2, r2
    e374:	47c0      	blx	r8
    e376:	b2c0      	uxtb	r0, r0
    e378:	7170      	strb	r0, [r6, #5]
    e37a:	b9a0      	cbnz	r0, e3a6 <audio_midi_ctrl+0xfa>
				if (ep_desc.bEndpointAddress & USB_EP_DIR_IN) {
    e37c:	f89d 3002 	ldrb.w	r3, [sp, #2]
    e380:	f013 0f80 	tst.w	r3, #128	; 0x80
					func_data->func_ep_in = ep_desc.bEndpointAddress;
    e384:	f89d 0002 	ldrb.w	r0, [sp, #2]
    e388:	b2c0      	uxtb	r0, r0
    e38a:	bf14      	ite	ne
    e38c:	f889 0006 	strbne.w	r0, [r9, #6]
					func_data->func_ep_out = ep_desc.bEndpointAddress;
    e390:	f889 0007 	strbeq.w	r0, [r9, #7]
					usb_d_ep_enable(func_data->func_ep_out);
    e394:	47b8      	blx	r7
				desc->sod = ep;
    e396:	602c      	str	r4, [r5, #0]
	return (desc + usb_desc_len(desc));
    e398:	7820      	ldrb	r0, [r4, #0]
				ep        = usb_find_ep_desc(usb_desc_next(desc->sod), desc->eod);
    e39a:	6869      	ldr	r1, [r5, #4]
    e39c:	4420      	add	r0, r4
    e39e:	4b28      	ldr	r3, [pc, #160]	; (e440 <audio_midi_ctrl+0x194>)
    e3a0:	4798      	blx	r3
    e3a2:	4604      	mov	r4, r0
    e3a4:	e7ca      	b.n	e33c <audio_midi_ctrl+0x90>
					usb_debug2[6] = - usb_debug2[5];
    e3a6:	4a24      	ldr	r2, [pc, #144]	; (e438 <audio_midi_ctrl+0x18c>)
    e3a8:	7953      	ldrb	r3, [r2, #5]
    e3aa:	425b      	negs	r3, r3
    e3ac:	b2db      	uxtb	r3, r3
    e3ae:	7193      	strb	r3, [r2, #6]
					return ERR_NOT_INITIALIZED;
    e3b0:	f06f 0013 	mvn.w	r0, #19
    e3b4:	e787      	b.n	e2c6 <audio_midi_ctrl+0x1a>
	struct audiodf_midi_func_data *func_data = (struct audiodf_midi_func_data *)(drv->func_data);
    e3b6:	6884      	ldr	r4, [r0, #8]
	if (desc) {
    e3b8:	b142      	cbz	r2, e3cc <audio_midi_ctrl+0x120>
		ifc_desc.bInterfaceClass = desc->sod[5];
    e3ba:	6813      	ldr	r3, [r2, #0]
		if ((AUDIO_AC_SUBCLASS != ifc_desc.bInterfaceClass) && (AUDIO_MS_SUBCLASS != ifc_desc.bInterfaceClass)) {
    e3bc:	795b      	ldrb	r3, [r3, #5]
    e3be:	f003 03fd 	and.w	r3, r3, #253	; 0xfd
    e3c2:	2b01      	cmp	r3, #1
    e3c4:	d002      	beq.n	e3cc <audio_midi_ctrl+0x120>
			return ERR_NOT_FOUND;
    e3c6:	f06f 0009 	mvn.w	r0, #9
    e3ca:	e77c      	b.n	e2c6 <audio_midi_ctrl+0x1a>
	if (func_data->func_iface[0] != 0xFF) {
    e3cc:	7923      	ldrb	r3, [r4, #4]
    e3ce:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[0] = 0xFF;
    e3d0:	bf1c      	itt	ne
    e3d2:	23ff      	movne	r3, #255	; 0xff
    e3d4:	7123      	strbne	r3, [r4, #4]
	if (func_data->func_iface[1] != 0xFF) {
    e3d6:	7963      	ldrb	r3, [r4, #5]
    e3d8:	2bff      	cmp	r3, #255	; 0xff
		func_data->func_iface[1] = 0xFF;
    e3da:	bf1c      	itt	ne
    e3dc:	23ff      	movne	r3, #255	; 0xff
    e3de:	7163      	strbne	r3, [r4, #5]
	if (func_data->func_ep_in != 0xFF) {
    e3e0:	79a0      	ldrb	r0, [r4, #6]
    e3e2:	28ff      	cmp	r0, #255	; 0xff
    e3e4:	d003      	beq.n	e3ee <audio_midi_ctrl+0x142>
		usb_d_ep_deinit(func_data->func_ep_in);
    e3e6:	4b17      	ldr	r3, [pc, #92]	; (e444 <audio_midi_ctrl+0x198>)
    e3e8:	4798      	blx	r3
		func_data->func_ep_in = 0xFF;
    e3ea:	23ff      	movs	r3, #255	; 0xff
    e3ec:	71a3      	strb	r3, [r4, #6]
	if (func_data->func_ep_out != 0xFF) {
    e3ee:	79e0      	ldrb	r0, [r4, #7]
    e3f0:	28ff      	cmp	r0, #255	; 0xff
    e3f2:	d003      	beq.n	e3fc <audio_midi_ctrl+0x150>
		usb_d_ep_deinit(func_data->func_ep_out);
    e3f4:	4b13      	ldr	r3, [pc, #76]	; (e444 <audio_midi_ctrl+0x198>)
    e3f6:	4798      	blx	r3
		func_data->func_ep_out = 0xFF;
    e3f8:	23ff      	movs	r3, #255	; 0xff
    e3fa:	71e3      	strb	r3, [r4, #7]
	_audiodf_midi_funcd.enabled = false;
    e3fc:	2000      	movs	r0, #0
    e3fe:	4b12      	ldr	r3, [pc, #72]	; (e448 <audio_midi_ctrl+0x19c>)
    e400:	7358      	strb	r0, [r3, #13]
    e402:	e760      	b.n	e2c6 <audio_midi_ctrl+0x1a>
			return ERR_NOT_FOUND;
    e404:	f06f 0009 	mvn.w	r0, #9
    e408:	e75d      	b.n	e2c6 <audio_midi_ctrl+0x1a>
    e40a:	f06f 0009 	mvn.w	r0, #9
    e40e:	e75a      	b.n	e2c6 <audio_midi_ctrl+0x1a>
				return ERR_ALREADY_INITIALIZED;
    e410:	f06f 0011 	mvn.w	r0, #17
    e414:	e757      	b.n	e2c6 <audio_midi_ctrl+0x1a>
				return ERR_NO_RESOURCE;
    e416:	f06f 001b 	mvn.w	r0, #27
    e41a:	e754      	b.n	e2c6 <audio_midi_ctrl+0x1a>
		ifc = usb_find_desc(usb_desc_next(desc->sod), desc->eod, USB_DT_INTERFACE);		
    e41c:	682b      	ldr	r3, [r5, #0]
    e41e:	7818      	ldrb	r0, [r3, #0]
    e420:	2204      	movs	r2, #4
    e422:	6869      	ldr	r1, [r5, #4]
    e424:	4418      	add	r0, r3
    e426:	4b03      	ldr	r3, [pc, #12]	; (e434 <audio_midi_ctrl+0x188>)
    e428:	4798      	blx	r3
	_audiodf_midi_funcd.enabled = true;
    e42a:	2201      	movs	r2, #1
    e42c:	4b06      	ldr	r3, [pc, #24]	; (e448 <audio_midi_ctrl+0x19c>)
    e42e:	735a      	strb	r2, [r3, #13]
	return ERR_NONE;
    e430:	2000      	movs	r0, #0
    e432:	e748      	b.n	e2c6 <audio_midi_ctrl+0x1a>
    e434:	0000ec05 	.word	0x0000ec05
    e438:	20014330 	.word	0x20014330
    e43c:	00009195 	.word	0x00009195
    e440:	0000ec3f 	.word	0x0000ec3f
    e444:	00009169 	.word	0x00009169
    e448:	20000fac 	.word	0x20000fac
    e44c:	00009101 	.word	0x00009101

0000e450 <audiodf_midi_init>:

/**
 * \brief Initialize the USB Audio Midi Function Driver
 */
int32_t audiodf_midi_init(void)
{
    e450:	b508      	push	{r3, lr}
	
	
	if (usbdc_get_state() > USBD_S_POWER) {
    e452:	4b0a      	ldr	r3, [pc, #40]	; (e47c <audiodf_midi_init+0x2c>)
    e454:	4798      	blx	r3
    e456:	2801      	cmp	r0, #1
    e458:	d80c      	bhi.n	e474 <audiodf_midi_init+0x24>
		return ERR_DENIED;
	}
	
	_audiodf_midi.ctrl      = audio_midi_ctrl;
    e45a:	4809      	ldr	r0, [pc, #36]	; (e480 <audiodf_midi_init+0x30>)
    e45c:	4b09      	ldr	r3, [pc, #36]	; (e484 <audiodf_midi_init+0x34>)
    e45e:	6143      	str	r3, [r0, #20]
	_audiodf_midi.func_data = &_audiodf_midi_funcd;
    e460:	6180      	str	r0, [r0, #24]
	
	usbdc_register_function(&_audiodf_midi);
    e462:	3010      	adds	r0, #16
    e464:	4b08      	ldr	r3, [pc, #32]	; (e488 <audiodf_midi_init+0x38>)
    e466:	4798      	blx	r3
	usbdc_register_handler(USBDC_HDL_REQ, &audio_midi_req_h);
    e468:	4908      	ldr	r1, [pc, #32]	; (e48c <audiodf_midi_init+0x3c>)
    e46a:	2001      	movs	r0, #1
    e46c:	4b08      	ldr	r3, [pc, #32]	; (e490 <audiodf_midi_init+0x40>)
    e46e:	4798      	blx	r3
	return ERR_NONE;
    e470:	2000      	movs	r0, #0
    e472:	bd08      	pop	{r3, pc}
		return ERR_DENIED;
    e474:	f06f 0010 	mvn.w	r0, #16
}
    e478:	bd08      	pop	{r3, pc}
    e47a:	bf00      	nop
    e47c:	0000ebf1 	.word	0x0000ebf1
    e480:	20000fac 	.word	0x20000fac
    e484:	0000e2ad 	.word	0x0000e2ad
    e488:	0000eb91 	.word	0x0000eb91
    e48c:	200003a0 	.word	0x200003a0
    e490:	0000eafd 	.word	0x0000eafd

0000e494 <audiodf_midi_write>:
}



int32_t audiodf_midi_write(uint8_t byte0, uint8_t byte1, uint8_t byte2, uint8_t byte3)
{
    e494:	b510      	push	{r4, lr}
		return ERR_DENIED;
	}
	
	// if previous xfer is completed
	
	_audiodf_midi_funcd.midi_report[0] = byte0;
    e496:	4c06      	ldr	r4, [pc, #24]	; (e4b0 <audiodf_midi_write+0x1c>)
    e498:	7260      	strb	r0, [r4, #9]
	_audiodf_midi_funcd.midi_report[1] = byte1;
    e49a:	72a1      	strb	r1, [r4, #10]
	_audiodf_midi_funcd.midi_report[2] = byte2;
    e49c:	72e2      	strb	r2, [r4, #11]
	_audiodf_midi_funcd.midi_report[3] = byte3;
    e49e:	7323      	strb	r3, [r4, #12]

	return usbdc_xfer(_audiodf_midi_funcd.func_ep_in, _audiodf_midi_funcd.midi_report, 4, false);
    e4a0:	2300      	movs	r3, #0
    e4a2:	2204      	movs	r2, #4
    e4a4:	f104 0109 	add.w	r1, r4, #9
    e4a8:	79a0      	ldrb	r0, [r4, #6]
    e4aa:	4c02      	ldr	r4, [pc, #8]	; (e4b4 <audiodf_midi_write+0x20>)
    e4ac:	47a0      	blx	r4
	
}
    e4ae:	bd10      	pop	{r4, pc}
    e4b0:	20000fac 	.word	0x20000fac
    e4b4:	0000e6c1 	.word	0x0000e6c1

0000e4b8 <audiodf_midi_write_status>:

int32_t audiodf_midi_write_status(){
    e4b8:	b500      	push	{lr}
    e4ba:	b085      	sub	sp, #20
	
	
	struct usb_d_ep_status epstat;
	return usb_d_ep_get_status(_audiodf_midi_funcd.func_ep_in, &epstat);
    e4bc:	a901      	add	r1, sp, #4
    e4be:	4b03      	ldr	r3, [pc, #12]	; (e4cc <audiodf_midi_write_status+0x14>)
    e4c0:	7998      	ldrb	r0, [r3, #6]
    e4c2:	4b03      	ldr	r3, [pc, #12]	; (e4d0 <audiodf_midi_write_status+0x18>)
    e4c4:	4798      	blx	r3
	
}
    e4c6:	b005      	add	sp, #20
    e4c8:	f85d fb04 	ldr.w	pc, [sp], #4
    e4cc:	20000fac 	.word	0x20000fac
    e4d0:	00009301 	.word	0x00009301

0000e4d4 <audiodf_midi_read>:



int32_t audiodf_midi_read(uint8_t *buf, uint32_t size)
{
    e4d4:	b510      	push	{r4, lr}
	if (!audiodf_midi_is_enabled()) {
		return ERR_DENIED;
	}
		
	return usbdc_xfer(_audiodf_midi_funcd.func_ep_out, buf, size, false);
    e4d6:	2300      	movs	r3, #0
    e4d8:	460a      	mov	r2, r1
    e4da:	4601      	mov	r1, r0
    e4dc:	4802      	ldr	r0, [pc, #8]	; (e4e8 <audiodf_midi_read+0x14>)
    e4de:	79c0      	ldrb	r0, [r0, #7]
    e4e0:	4c02      	ldr	r4, [pc, #8]	; (e4ec <audiodf_midi_read+0x18>)
    e4e2:	47a0      	blx	r4
}
    e4e4:	bd10      	pop	{r4, pc}
    e4e6:	bf00      	nop
    e4e8:	20000fac 	.word	0x20000fac
    e4ec:	0000e6c1 	.word	0x0000e6c1

0000e4f0 <audiodf_midi_register_callback>:


int32_t audiodf_midi_register_callback(enum audiodf_midi_cb_type cb_type, FUNC_PTR func)
{
    e4f0:	b508      	push	{r3, lr}
	switch (cb_type) {
    e4f2:	b120      	cbz	r0, e4fe <audiodf_midi_register_callback+0xe>
    e4f4:	2801      	cmp	r0, #1
    e4f6:	d00a      	beq.n	e50e <audiodf_midi_register_callback+0x1e>
		break;
		case AUDIODF_MIDI_CB_WRITE:
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_in, USB_D_EP_CB_XFER, func);
		break;
		default:
		return ERR_INVALID_ARG;
    e4f8:	f06f 000c 	mvn.w	r0, #12
	}
	return ERR_NONE;
}
    e4fc:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_out, USB_D_EP_CB_XFER, func);
    e4fe:	460a      	mov	r2, r1
    e500:	2102      	movs	r1, #2
    e502:	4b07      	ldr	r3, [pc, #28]	; (e520 <audiodf_midi_register_callback+0x30>)
    e504:	79d8      	ldrb	r0, [r3, #7]
    e506:	4b07      	ldr	r3, [pc, #28]	; (e524 <audiodf_midi_register_callback+0x34>)
    e508:	4798      	blx	r3
	return ERR_NONE;
    e50a:	2000      	movs	r0, #0
		break;
    e50c:	bd08      	pop	{r3, pc}
		usb_d_ep_register_callback(_audiodf_midi_funcd.func_ep_in, USB_D_EP_CB_XFER, func);
    e50e:	460a      	mov	r2, r1
    e510:	2102      	movs	r1, #2
    e512:	4b03      	ldr	r3, [pc, #12]	; (e520 <audiodf_midi_register_callback+0x30>)
    e514:	7998      	ldrb	r0, [r3, #6]
    e516:	4b03      	ldr	r3, [pc, #12]	; (e524 <audiodf_midi_register_callback+0x34>)
    e518:	4798      	blx	r3
	return ERR_NONE;
    e51a:	2000      	movs	r0, #0
		break;
    e51c:	bd08      	pop	{r3, pc}
    e51e:	bf00      	nop
    e520:	20000fac 	.word	0x20000fac
    e524:	000093e1 	.word	0x000093e1

0000e528 <usbdc_unconfig>:

/**
 * \brief Unconfig, close all interfaces
 */
static void usbdc_unconfig(void)
{
    e528:	b570      	push	{r4, r5, r6, lr}
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    e52a:	4b07      	ldr	r3, [pc, #28]	; (e548 <usbdc_unconfig+0x20>)
    e52c:	691c      	ldr	r4, [r3, #16]
	while (NULL != func) {
    e52e:	b14c      	cbz	r4, e544 <usbdc_unconfig+0x1c>
		func->ctrl(func, USBDF_DISABLE, NULL);
    e530:	2600      	movs	r6, #0
    e532:	2501      	movs	r5, #1
    e534:	6863      	ldr	r3, [r4, #4]
    e536:	4632      	mov	r2, r6
    e538:	4629      	mov	r1, r5
    e53a:	4620      	mov	r0, r4
    e53c:	4798      	blx	r3
		func = func->next;
    e53e:	6824      	ldr	r4, [r4, #0]
	while (NULL != func) {
    e540:	2c00      	cmp	r4, #0
    e542:	d1f7      	bne.n	e534 <usbdc_unconfig+0xc>
    e544:	bd70      	pop	{r4, r5, r6, pc}
    e546:	bf00      	nop
    e548:	20000fc8 	.word	0x20000fc8

0000e54c <usbdc_change_notify>:
	}
}

/** Invoke all registered Change notification callbacks. */
static void usbdc_change_notify(enum usbdc_change_type change, uint32_t value)
{
    e54c:	b570      	push	{r4, r5, r6, lr}
    e54e:	4606      	mov	r6, r0
    e550:	460d      	mov	r5, r1
	struct usbdc_change_handler *cg = (struct usbdc_change_handler *)usbdc.handlers.change_list.head;
    e552:	4b07      	ldr	r3, [pc, #28]	; (e570 <usbdc_change_notify+0x24>)
    e554:	68dc      	ldr	r4, [r3, #12]

	while (cg != NULL) {
    e556:	b91c      	cbnz	r4, e560 <usbdc_change_notify+0x14>
    e558:	bd70      	pop	{r4, r5, r6, pc}
		if (NULL != cg->cb) {
			cg->cb(change, value);
		}
		cg = cg->next;
    e55a:	6824      	ldr	r4, [r4, #0]
	while (cg != NULL) {
    e55c:	2c00      	cmp	r4, #0
    e55e:	d0fb      	beq.n	e558 <usbdc_change_notify+0xc>
		if (NULL != cg->cb) {
    e560:	6863      	ldr	r3, [r4, #4]
    e562:	2b00      	cmp	r3, #0
    e564:	d0f9      	beq.n	e55a <usbdc_change_notify+0xe>
			cg->cb(change, value);
    e566:	4629      	mov	r1, r5
    e568:	4630      	mov	r0, r6
    e56a:	4798      	blx	r3
    e56c:	e7f5      	b.n	e55a <usbdc_change_notify+0xe>
    e56e:	bf00      	nop
    e570:	20000fc8 	.word	0x20000fc8

0000e574 <usbdc_request_handler>:
	}
}

/** Invoke all registered request callbacks until request handled. */
static int32_t usbdc_request_handler(uint8_t ep, struct usb_req *req, enum usb_ctrl_stage stage)
{
    e574:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    e576:	4607      	mov	r7, r0
    e578:	460e      	mov	r6, r1
    e57a:	4615      	mov	r5, r2
	struct usbdc_req_handler *h = (struct usbdc_req_handler *)usbdc.handlers.req_list.head;
    e57c:	4b0c      	ldr	r3, [pc, #48]	; (e5b0 <usbdc_request_handler+0x3c>)
    e57e:	689c      	ldr	r4, [r3, #8]
	int32_t                   rc;

	while (h != NULL) {
    e580:	b91c      	cbnz	r4, e58a <usbdc_request_handler+0x16>
				return -1;
			}
		}
		h = h->next;
	}
	return false;
    e582:	2000      	movs	r0, #0
    e584:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		h = h->next;
    e586:	6824      	ldr	r4, [r4, #0]
	while (h != NULL) {
    e588:	b16c      	cbz	r4, e5a6 <usbdc_request_handler+0x32>
		if (NULL != h->cb) {
    e58a:	6863      	ldr	r3, [r4, #4]
    e58c:	2b00      	cmp	r3, #0
    e58e:	d0fa      	beq.n	e586 <usbdc_request_handler+0x12>
			rc = h->cb(ep, req, stage);
    e590:	462a      	mov	r2, r5
    e592:	4631      	mov	r1, r6
    e594:	4638      	mov	r0, r7
    e596:	4798      	blx	r3
			if (0 == rc) {
    e598:	b138      	cbz	r0, e5aa <usbdc_request_handler+0x36>
			} else if (ERR_NOT_FOUND != rc) {
    e59a:	f110 0f0a 	cmn.w	r0, #10
    e59e:	d0f2      	beq.n	e586 <usbdc_request_handler+0x12>
				return -1;
    e5a0:	f04f 30ff 	mov.w	r0, #4294967295
}
    e5a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	return false;
    e5a6:	2000      	movs	r0, #0
    e5a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return true;
    e5aa:	2001      	movs	r0, #1
    e5ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    e5ae:	bf00      	nop
    e5b0:	20000fc8 	.word	0x20000fc8

0000e5b4 <usbd_sof_cb>:

/**
 * \brief Callback invoked on USB device SOF
 */
static void usbd_sof_cb(void)
{
    e5b4:	b510      	push	{r4, lr}
	struct usbdc_sof_handler *sof = (struct usbdc_sof_handler *)usbdc.handlers.sof_list.head;
    e5b6:	4b06      	ldr	r3, [pc, #24]	; (e5d0 <usbd_sof_cb+0x1c>)
    e5b8:	685c      	ldr	r4, [r3, #4]
	while (sof != NULL) {
    e5ba:	b91c      	cbnz	r4, e5c4 <usbd_sof_cb+0x10>
    e5bc:	bd10      	pop	{r4, pc}
		sof = sof->next;
    e5be:	6824      	ldr	r4, [r4, #0]
	while (sof != NULL) {
    e5c0:	2c00      	cmp	r4, #0
    e5c2:	d0fb      	beq.n	e5bc <usbd_sof_cb+0x8>
		if (NULL != sof->cb) {
    e5c4:	6863      	ldr	r3, [r4, #4]
    e5c6:	2b00      	cmp	r3, #0
    e5c8:	d0f9      	beq.n	e5be <usbd_sof_cb+0xa>
			sof->cb();
    e5ca:	4798      	blx	r3
    e5cc:	e7f7      	b.n	e5be <usbd_sof_cb+0xa>
    e5ce:	bf00      	nop
    e5d0:	20000fc8 	.word	0x20000fc8

0000e5d4 <usbdc_cb_ctl_done>:
 * \return Data has error or not.
 * \retval true There is data error, protocol error.
 * \retval false There is no data error.
 */
static bool usbdc_cb_ctl_done(const uint8_t ep, const enum usb_xfer_code code, struct usb_req *req)
{
    e5d4:	b510      	push	{r4, lr}
    e5d6:	4614      	mov	r4, r2
	(void)ep;

	switch (code) {
    e5d8:	b119      	cbz	r1, e5e2 <usbdc_cb_ctl_done+0xe>
    e5da:	2901      	cmp	r1, #1
    e5dc:	d026      	beq.n	e62c <usbdc_cb_ctl_done+0x58>
		return usbdc_ctrl_data_end(req);
	default:
		break;
	}
	return false;
}
    e5de:	2000      	movs	r0, #0
    e5e0:	bd10      	pop	{r4, pc}
	if (req->bmRequestType != USB_REQT_TYPE_STANDARD) {
    e5e2:	7813      	ldrb	r3, [r2, #0]
    e5e4:	2b00      	cmp	r3, #0
    e5e6:	d1fa      	bne.n	e5de <usbdc_cb_ctl_done+0xa>
	switch (req->bRequest) {
    e5e8:	7853      	ldrb	r3, [r2, #1]
    e5ea:	2b05      	cmp	r3, #5
    e5ec:	d00f      	beq.n	e60e <usbdc_cb_ctl_done+0x3a>
    e5ee:	2b09      	cmp	r3, #9
    e5f0:	d1f5      	bne.n	e5de <usbdc_cb_ctl_done+0xa>
		usbdc.cfg_value = req->wValue;
    e5f2:	8852      	ldrh	r2, [r2, #2]
    e5f4:	4b10      	ldr	r3, [pc, #64]	; (e638 <usbdc_cb_ctl_done+0x64>)
    e5f6:	76da      	strb	r2, [r3, #27]
		usbdc.state     = req->wValue ? USBD_S_CONFIG : USBD_S_ADDRESS;
    e5f8:	8863      	ldrh	r3, [r4, #2]
    e5fa:	2b00      	cmp	r3, #0
    e5fc:	bf14      	ite	ne
    e5fe:	2104      	movne	r1, #4
    e600:	2103      	moveq	r1, #3
    e602:	4b0d      	ldr	r3, [pc, #52]	; (e638 <usbdc_cb_ctl_done+0x64>)
    e604:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    e606:	2001      	movs	r0, #1
    e608:	4b0c      	ldr	r3, [pc, #48]	; (e63c <usbdc_cb_ctl_done+0x68>)
    e60a:	4798      	blx	r3
    e60c:	e7e7      	b.n	e5de <usbdc_cb_ctl_done+0xa>
		usbdc_set_address(req->wValue);
    e60e:	8850      	ldrh	r0, [r2, #2]
	usb_d_set_address(addr);
    e610:	b2c0      	uxtb	r0, r0
    e612:	4b0b      	ldr	r3, [pc, #44]	; (e640 <usbdc_cb_ctl_done+0x6c>)
    e614:	4798      	blx	r3
		usbdc.state = req->wValue ? USBD_S_ADDRESS : USBD_S_DEFAULT;
    e616:	8863      	ldrh	r3, [r4, #2]
    e618:	2b00      	cmp	r3, #0
    e61a:	bf14      	ite	ne
    e61c:	2103      	movne	r1, #3
    e61e:	2102      	moveq	r1, #2
    e620:	4b05      	ldr	r3, [pc, #20]	; (e638 <usbdc_cb_ctl_done+0x64>)
    e622:	7699      	strb	r1, [r3, #26]
		usbdc_change_notify(USBDC_C_STATE, usbdc.state);
    e624:	2001      	movs	r0, #1
    e626:	4b05      	ldr	r3, [pc, #20]	; (e63c <usbdc_cb_ctl_done+0x68>)
    e628:	4798      	blx	r3
    e62a:	e7d8      	b.n	e5de <usbdc_cb_ctl_done+0xa>
	usbdc_request_handler(0, req, USB_DATA_STAGE);
    e62c:	2201      	movs	r2, #1
    e62e:	4621      	mov	r1, r4
    e630:	2000      	movs	r0, #0
    e632:	4b04      	ldr	r3, [pc, #16]	; (e644 <usbdc_cb_ctl_done+0x70>)
    e634:	4798      	blx	r3
		return usbdc_ctrl_data_end(req);
    e636:	e7d2      	b.n	e5de <usbdc_cb_ctl_done+0xa>
    e638:	20000fc8 	.word	0x20000fc8
    e63c:	0000e54d 	.word	0x0000e54d
    e640:	000090f5 	.word	0x000090f5
    e644:	0000e575 	.word	0x0000e575

0000e648 <usbdc_reset>:

/**
 * \brief USB Device Core Reset
 */
void usbdc_reset(void)
{
    e648:	b570      	push	{r4, r5, r6, lr}
	usbdc_unconfig();
    e64a:	4b0d      	ldr	r3, [pc, #52]	; (e680 <usbdc_reset+0x38>)
    e64c:	4798      	blx	r3

	usbdc.state       = USBD_S_DEFAULT;
    e64e:	4d0d      	ldr	r5, [pc, #52]	; (e684 <usbdc_reset+0x3c>)
    e650:	2602      	movs	r6, #2
    e652:	76ae      	strb	r6, [r5, #26]
	usbdc.cfg_value   = 0;
    e654:	2400      	movs	r4, #0
    e656:	76ec      	strb	r4, [r5, #27]
	usbdc.ifc_alt_map = 0;
    e658:	776c      	strb	r4, [r5, #29]

	// Setup EP0
	usb_d_ep_deinit(0);
    e65a:	4620      	mov	r0, r4
    e65c:	4b0a      	ldr	r3, [pc, #40]	; (e688 <usbdc_reset+0x40>)
    e65e:	4798      	blx	r3
	usb_d_ep0_init(usbdc.ctrl_size);
    e660:	7f28      	ldrb	r0, [r5, #28]
    e662:	4b0a      	ldr	r3, [pc, #40]	; (e68c <usbdc_reset+0x44>)
    e664:	4798      	blx	r3
	usb_d_ep_register_callback(0, USB_D_EP_CB_SETUP, (FUNC_PTR)usbdc_cb_ctl_req);
    e666:	4a0a      	ldr	r2, [pc, #40]	; (e690 <usbdc_reset+0x48>)
    e668:	4621      	mov	r1, r4
    e66a:	4620      	mov	r0, r4
    e66c:	4d09      	ldr	r5, [pc, #36]	; (e694 <usbdc_reset+0x4c>)
    e66e:	47a8      	blx	r5
	usb_d_ep_register_callback(0, USB_D_EP_CB_XFER, (FUNC_PTR)usbdc_cb_ctl_done);
    e670:	4a09      	ldr	r2, [pc, #36]	; (e698 <usbdc_reset+0x50>)
    e672:	4631      	mov	r1, r6
    e674:	4620      	mov	r0, r4
    e676:	47a8      	blx	r5
	usb_d_ep_enable(0);
    e678:	4620      	mov	r0, r4
    e67a:	4b08      	ldr	r3, [pc, #32]	; (e69c <usbdc_reset+0x54>)
    e67c:	4798      	blx	r3
    e67e:	bd70      	pop	{r4, r5, r6, pc}
    e680:	0000e529 	.word	0x0000e529
    e684:	20000fc8 	.word	0x20000fc8
    e688:	00009169 	.word	0x00009169
    e68c:	00009155 	.word	0x00009155
    e690:	0000e6e1 	.word	0x0000e6e1
    e694:	000093e1 	.word	0x000093e1
    e698:	0000e5d5 	.word	0x0000e5d5
    e69c:	00009195 	.word	0x00009195

0000e6a0 <usbd_event_cb>:
 * \brief Callback invoked on USB device events
 * \param[in] ev Event code.
 * \param[in] param Event parameter for event handling.
 */
static void usbd_event_cb(const enum usb_event ev, const uint32_t param)
{
    e6a0:	b508      	push	{r3, lr}
	(void)param;

	switch (ev) {
    e6a2:	b110      	cbz	r0, e6aa <usbd_event_cb+0xa>
    e6a4:	2801      	cmp	r0, #1
    e6a6:	d004      	beq.n	e6b2 <usbd_event_cb+0x12>
    e6a8:	bd08      	pop	{r3, pc}
	case USB_EV_VBUS:
		usbdc_change_notify(USBDC_C_CONN, param);
    e6aa:	2000      	movs	r0, #0
    e6ac:	4b02      	ldr	r3, [pc, #8]	; (e6b8 <usbd_event_cb+0x18>)
    e6ae:	4798      	blx	r3
		break;
    e6b0:	bd08      	pop	{r3, pc}

	case USB_EV_RESET:
		usbdc_reset();
    e6b2:	4b02      	ldr	r3, [pc, #8]	; (e6bc <usbd_event_cb+0x1c>)
    e6b4:	4798      	blx	r3
    e6b6:	bd08      	pop	{r3, pc}
    e6b8:	0000e54d 	.word	0x0000e54d
    e6bc:	0000e649 	.word	0x0000e649

0000e6c0 <usbdc_xfer>:

/**
 * \brief Issue USB device transfer
 */
int32_t usbdc_xfer(uint8_t ep, uint8_t *buf, uint32_t size, bool zlp)
{
    e6c0:	b500      	push	{lr}
    e6c2:	b085      	sub	sp, #20
	struct usb_d_transfer xfer = {(uint8_t *)buf, size, ep, zlp};
    e6c4:	9101      	str	r1, [sp, #4]
    e6c6:	9202      	str	r2, [sp, #8]
    e6c8:	f88d 000c 	strb.w	r0, [sp, #12]
    e6cc:	f88d 300d 	strb.w	r3, [sp, #13]
	return usb_d_ep_transfer(&xfer);
    e6d0:	a801      	add	r0, sp, #4
    e6d2:	4b02      	ldr	r3, [pc, #8]	; (e6dc <usbdc_xfer+0x1c>)
    e6d4:	4798      	blx	r3
}
    e6d6:	b005      	add	sp, #20
    e6d8:	f85d fb04 	ldr.w	pc, [sp], #4
    e6dc:	000091e1 	.word	0x000091e1

0000e6e0 <usbdc_cb_ctl_req>:
{
    e6e0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    e6e4:	b083      	sub	sp, #12
    e6e6:	4605      	mov	r5, r0
    e6e8:	460c      	mov	r4, r1
	switch (usbdc_request_handler(ep, req, USB_SETUP_STAGE)) {
    e6ea:	2200      	movs	r2, #0
    e6ec:	4b9b      	ldr	r3, [pc, #620]	; (e95c <usbdc_cb_ctl_req+0x27c>)
    e6ee:	4798      	blx	r3
    e6f0:	f1b0 3fff 	cmp.w	r0, #4294967295
    e6f4:	d00b      	beq.n	e70e <usbdc_cb_ctl_req+0x2e>
    e6f6:	2801      	cmp	r0, #1
    e6f8:	f000 81e3 	beq.w	eac2 <usbdc_cb_ctl_req+0x3e2>
	switch (req->bmRequestType & (USB_REQT_TYPE_MASK | USB_REQT_DIR_IN)) {
    e6fc:	7823      	ldrb	r3, [r4, #0]
    e6fe:	f013 02e0 	ands.w	r2, r3, #224	; 0xe0
    e702:	d008      	beq.n	e716 <usbdc_cb_ctl_req+0x36>
    e704:	2a80      	cmp	r2, #128	; 0x80
    e706:	f000 80f4 	beq.w	e8f2 <usbdc_cb_ctl_req+0x212>
		return false;
    e70a:	2000      	movs	r0, #0
    e70c:	e000      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		return false;
    e70e:	2000      	movs	r0, #0
}
    e710:	b003      	add	sp, #12
    e712:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	switch (req->bRequest) {
    e716:	7862      	ldrb	r2, [r4, #1]
    e718:	3a01      	subs	r2, #1
    e71a:	2a0a      	cmp	r2, #10
    e71c:	f200 81d3 	bhi.w	eac6 <usbdc_cb_ctl_req+0x3e6>
    e720:	e8df f012 	tbh	[pc, r2, lsl #1]
    e724:	01d10060 	.word	0x01d10060
    e728:	01d10076 	.word	0x01d10076
    e72c:	01d1000b 	.word	0x01d1000b
    e730:	01d101d1 	.word	0x01d101d1
    e734:	01d10015 	.word	0x01d10015
    e738:	008c      	.short	0x008c
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    e73a:	2301      	movs	r3, #1
    e73c:	2200      	movs	r2, #0
    e73e:	4611      	mov	r1, r2
    e740:	4628      	mov	r0, r5
    e742:	4c87      	ldr	r4, [pc, #540]	; (e960 <usbdc_cb_ctl_req+0x280>)
    e744:	47a0      	blx	r4
    e746:	fab0 f080 	clz	r0, r0
    e74a:	0940      	lsrs	r0, r0, #5
    e74c:	e7e0      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		if (!usbdc_set_config(req->wValue)) {
    e74e:	8862      	ldrh	r2, [r4, #2]
    e750:	b2d2      	uxtb	r2, r2
	if (cfg_value == 0) {
    e752:	b1ca      	cbz	r2, e788 <usbdc_cb_ctl_req+0xa8>
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, cfg_value);
    e754:	4b83      	ldr	r3, [pc, #524]	; (e964 <usbdc_cb_ctl_req+0x284>)
    e756:	681b      	ldr	r3, [r3, #0]
    e758:	6859      	ldr	r1, [r3, #4]
    e75a:	6818      	ldr	r0, [r3, #0]
    e75c:	4b82      	ldr	r3, [pc, #520]	; (e968 <usbdc_cb_ctl_req+0x288>)
    e75e:	4798      	blx	r3
	if (NULL == cfg_desc) {
    e760:	2800      	cmp	r0, #0
    e762:	f000 81be 	beq.w	eae2 <usbdc_cb_ctl_req+0x402>
	return (ptr[0] + (ptr[1] << 8));
    e766:	78c2      	ldrb	r2, [r0, #3]
    e768:	7881      	ldrb	r1, [r0, #2]
    e76a:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod  = cfg_desc + total_len;
    e76e:	fa10 f181 	uxtah	r1, r0, r1
    e772:	9101      	str	r1, [sp, #4]
	desc.sod  = usb_find_desc(cfg_desc, desc.eod, USB_DT_INTERFACE);
    e774:	2204      	movs	r2, #4
    e776:	4b7d      	ldr	r3, [pc, #500]	; (e96c <usbdc_cb_ctl_req+0x28c>)
    e778:	4798      	blx	r3
    e77a:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    e77c:	b130      	cbz	r0, e78c <usbdc_cb_ctl_req+0xac>
    e77e:	24ff      	movs	r4, #255	; 0xff
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    e780:	f8df 81e0 	ldr.w	r8, [pc, #480]	; e964 <usbdc_cb_ctl_req+0x284>
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    e784:	4f79      	ldr	r7, [pc, #484]	; (e96c <usbdc_cb_ctl_req+0x28c>)
    e786:	e018      	b.n	e7ba <usbdc_cb_ctl_req+0xda>
		usbdc_unconfig();
    e788:	4b79      	ldr	r3, [pc, #484]	; (e970 <usbdc_cb_ctl_req+0x290>)
    e78a:	4798      	blx	r3
		return (ERR_NONE == usbdc_xfer(ep, NULL, 0, true));
    e78c:	2301      	movs	r3, #1
    e78e:	2200      	movs	r2, #0
    e790:	4611      	mov	r1, r2
    e792:	4628      	mov	r0, r5
    e794:	4c72      	ldr	r4, [pc, #456]	; (e960 <usbdc_cb_ctl_req+0x280>)
    e796:	47a0      	blx	r4
    e798:	fab0 f080 	clz	r0, r0
    e79c:	0940      	lsrs	r0, r0, #5
    e79e:	e7b7      	b.n	e710 <usbdc_cb_ctl_req+0x30>
			last_iface = desc.sod[2];
    e7a0:	464c      	mov	r4, r9
    e7a2:	e000      	b.n	e7a6 <usbdc_cb_ctl_req+0xc6>
    e7a4:	464c      	mov	r4, r9
		desc.sod = usb_desc_next(desc.sod);
    e7a6:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
    e7a8:	7803      	ldrb	r3, [r0, #0]
    e7aa:	4418      	add	r0, r3
    e7ac:	9000      	str	r0, [sp, #0]
		desc.sod = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    e7ae:	2204      	movs	r2, #4
    e7b0:	9901      	ldr	r1, [sp, #4]
    e7b2:	47b8      	blx	r7
    e7b4:	9000      	str	r0, [sp, #0]
	while (NULL != desc.sod) {
    e7b6:	2800      	cmp	r0, #0
    e7b8:	d0e8      	beq.n	e78c <usbdc_cb_ctl_req+0xac>
		if (last_iface != desc.sod[2] /* bInterfaceNumber */) {
    e7ba:	f890 9002 	ldrb.w	r9, [r0, #2]
    e7be:	45a1      	cmp	r9, r4
    e7c0:	d0f1      	beq.n	e7a6 <usbdc_cb_ctl_req+0xc6>
			func       = (struct usbdf_driver *)usbdc.func_list.head;
    e7c2:	f8d8 4010 	ldr.w	r4, [r8, #16]
			while (NULL != func) {
    e7c6:	2c00      	cmp	r4, #0
    e7c8:	d0ea      	beq.n	e7a0 <usbdc_cb_ctl_req+0xc0>
				if (func->ctrl(func, USBDF_ENABLE, &desc)) {
    e7ca:	2600      	movs	r6, #0
    e7cc:	6863      	ldr	r3, [r4, #4]
    e7ce:	466a      	mov	r2, sp
    e7d0:	4631      	mov	r1, r6
    e7d2:	4620      	mov	r0, r4
    e7d4:	4798      	blx	r3
    e7d6:	2800      	cmp	r0, #0
    e7d8:	d0e4      	beq.n	e7a4 <usbdc_cb_ctl_req+0xc4>
					func = func->next;
    e7da:	6824      	ldr	r4, [r4, #0]
			while (NULL != func) {
    e7dc:	2c00      	cmp	r4, #0
    e7de:	d1f5      	bne.n	e7cc <usbdc_cb_ctl_req+0xec>
			last_iface = desc.sod[2];
    e7e0:	464c      	mov	r4, r9
    e7e2:	e7e0      	b.n	e7a6 <usbdc_cb_ctl_req+0xc6>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    e7e4:	f003 031f 	and.w	r3, r3, #31
    e7e8:	2b02      	cmp	r3, #2
    e7ea:	f040 816e 	bne.w	eaca <usbdc_cb_ctl_req+0x3ea>
		if (req->wLength != 0) {
    e7ee:	88e3      	ldrh	r3, [r4, #6]
    e7f0:	b10b      	cbz	r3, e7f6 <usbdc_cb_ctl_req+0x116>
			return false;
    e7f2:	2000      	movs	r0, #0
    e7f4:	e78c      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_CLR);
    e7f6:	88a0      	ldrh	r0, [r4, #4]
    e7f8:	2100      	movs	r1, #0
    e7fa:	b2c0      	uxtb	r0, r0
    e7fc:	4b5d      	ldr	r3, [pc, #372]	; (e974 <usbdc_cb_ctl_req+0x294>)
    e7fe:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    e800:	2301      	movs	r3, #1
    e802:	2200      	movs	r2, #0
    e804:	4611      	mov	r1, r2
    e806:	4628      	mov	r0, r5
    e808:	4c55      	ldr	r4, [pc, #340]	; (e960 <usbdc_cb_ctl_req+0x280>)
    e80a:	47a0      	blx	r4
		return true;
    e80c:	2001      	movs	r0, #1
    e80e:	e77f      	b.n	e710 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    e810:	f003 031f 	and.w	r3, r3, #31
    e814:	2b02      	cmp	r3, #2
    e816:	f040 815a 	bne.w	eace <usbdc_cb_ctl_req+0x3ee>
		if (req->wLength != 0) {
    e81a:	88e3      	ldrh	r3, [r4, #6]
    e81c:	b10b      	cbz	r3, e822 <usbdc_cb_ctl_req+0x142>
			return false;
    e81e:	2000      	movs	r0, #0
    e820:	e776      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_SET);
    e822:	88a0      	ldrh	r0, [r4, #4]
    e824:	2101      	movs	r1, #1
    e826:	b2c0      	uxtb	r0, r0
    e828:	4b52      	ldr	r3, [pc, #328]	; (e974 <usbdc_cb_ctl_req+0x294>)
    e82a:	4798      	blx	r3
		usbdc_xfer(ep, NULL, 0, true);
    e82c:	2301      	movs	r3, #1
    e82e:	2200      	movs	r2, #0
    e830:	4611      	mov	r1, r2
    e832:	4628      	mov	r0, r5
    e834:	4c4a      	ldr	r4, [pc, #296]	; (e960 <usbdc_cb_ctl_req+0x280>)
    e836:	47a0      	blx	r4
		return true;
    e838:	2001      	movs	r0, #1
    e83a:	e769      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		return usbdc_set_interface(req->wValue, req->wIndex);
    e83c:	8866      	ldrh	r6, [r4, #2]
    e83e:	88a4      	ldrh	r4, [r4, #4]
		ifc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, usbdc.cfg_value);
    e840:	4a48      	ldr	r2, [pc, #288]	; (e964 <usbdc_cb_ctl_req+0x284>)
    e842:	6813      	ldr	r3, [r2, #0]
    e844:	7ed2      	ldrb	r2, [r2, #27]
    e846:	6859      	ldr	r1, [r3, #4]
    e848:	6818      	ldr	r0, [r3, #0]
    e84a:	4b47      	ldr	r3, [pc, #284]	; (e968 <usbdc_cb_ctl_req+0x288>)
    e84c:	4798      	blx	r3
	if (NULL == ifc) {
    e84e:	2800      	cmp	r0, #0
    e850:	d045      	beq.n	e8de <usbdc_cb_ctl_req+0x1fe>
	desc.sod = ifc;
    e852:	9000      	str	r0, [sp, #0]
	return (ptr[0] + (ptr[1] << 8));
    e854:	78c2      	ldrb	r2, [r0, #3]
    e856:	7881      	ldrb	r1, [r0, #2]
    e858:	eb01 2102 	add.w	r1, r1, r2, lsl #8
	desc.eod = ifc + usb_cfg_desc_total_len(ifc);
    e85c:	fa10 f181 	uxtah	r1, r0, r1
    e860:	9101      	str	r1, [sp, #4]
	if (NULL == (ifc = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE))) {
    e862:	2204      	movs	r2, #4
    e864:	4b41      	ldr	r3, [pc, #260]	; (e96c <usbdc_cb_ctl_req+0x28c>)
    e866:	4798      	blx	r3
    e868:	4603      	mov	r3, r0
    e86a:	2800      	cmp	r0, #0
    e86c:	d039      	beq.n	e8e2 <usbdc_cb_ctl_req+0x202>
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    e86e:	2704      	movs	r7, #4
    e870:	4d3e      	ldr	r5, [pc, #248]	; (e96c <usbdc_cb_ctl_req+0x28c>)
    e872:	e008      	b.n	e886 <usbdc_cb_ctl_req+0x1a6>
		desc.sod = usb_desc_next(desc.sod);
    e874:	9800      	ldr	r0, [sp, #0]
	return (desc + usb_desc_len(desc));
    e876:	7803      	ldrb	r3, [r0, #0]
    e878:	4418      	add	r0, r3
    e87a:	9000      	str	r0, [sp, #0]
		ifc      = usb_find_desc(desc.sod, desc.eod, USB_DT_INTERFACE);
    e87c:	463a      	mov	r2, r7
    e87e:	9901      	ldr	r1, [sp, #4]
    e880:	47a8      	blx	r5
		if (NULL == ifc) {
    e882:	4603      	mov	r3, r0
    e884:	b378      	cbz	r0, e8e6 <usbdc_cb_ctl_req+0x206>
	while (ifc[2] != ifc_id || ifc[3] != alt_set) {
    e886:	789a      	ldrb	r2, [r3, #2]
    e888:	42a2      	cmp	r2, r4
    e88a:	d1f3      	bne.n	e874 <usbdc_cb_ctl_req+0x194>
    e88c:	78da      	ldrb	r2, [r3, #3]
    e88e:	42b2      	cmp	r2, r6
    e890:	d1f0      	bne.n	e874 <usbdc_cb_ctl_req+0x194>
	desc.sod = ifc;
    e892:	9300      	str	r3, [sp, #0]
	func     = (struct usbdf_driver *)usbdc.func_list.head;
    e894:	4b33      	ldr	r3, [pc, #204]	; (e964 <usbdc_cb_ctl_req+0x284>)
    e896:	691d      	ldr	r5, [r3, #16]
	while (NULL != func) {
    e898:	b33d      	cbz	r5, e8ea <usbdc_cb_ctl_req+0x20a>
		if (func->ctrl(func, USBDF_DISABLE, &desc)) {
    e89a:	2701      	movs	r7, #1
    e89c:	686b      	ldr	r3, [r5, #4]
    e89e:	466a      	mov	r2, sp
    e8a0:	4639      	mov	r1, r7
    e8a2:	4628      	mov	r0, r5
    e8a4:	4798      	blx	r3
    e8a6:	b120      	cbz	r0, e8b2 <usbdc_cb_ctl_req+0x1d2>
			func = func->next;
    e8a8:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
    e8aa:	2d00      	cmp	r5, #0
    e8ac:	d1f6      	bne.n	e89c <usbdc_cb_ctl_req+0x1bc>
	return false;
    e8ae:	2000      	movs	r0, #0
    e8b0:	e72e      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		} else if (ERR_NONE == func->ctrl(func, USBDF_ENABLE, &desc)) {
    e8b2:	686b      	ldr	r3, [r5, #4]
    e8b4:	466a      	mov	r2, sp
    e8b6:	2100      	movs	r1, #0
    e8b8:	4628      	mov	r0, r5
    e8ba:	4798      	blx	r3
    e8bc:	b9b8      	cbnz	r0, e8ee <usbdc_cb_ctl_req+0x20e>
			if (alt_set) {
    e8be:	b136      	cbz	r6, e8ce <usbdc_cb_ctl_req+0x1ee>
				usbdc.ifc_alt_map |= 1 << ifc_id;
    e8c0:	4a28      	ldr	r2, [pc, #160]	; (e964 <usbdc_cb_ctl_req+0x284>)
    e8c2:	2301      	movs	r3, #1
    e8c4:	fa03 f404 	lsl.w	r4, r3, r4
    e8c8:	7f53      	ldrb	r3, [r2, #29]
    e8ca:	4323      	orrs	r3, r4
    e8cc:	7753      	strb	r3, [r2, #29]
			usbdc_xfer(0, NULL, 0, 0);
    e8ce:	2300      	movs	r3, #0
    e8d0:	461a      	mov	r2, r3
    e8d2:	4619      	mov	r1, r3
    e8d4:	4618      	mov	r0, r3
    e8d6:	4c22      	ldr	r4, [pc, #136]	; (e960 <usbdc_cb_ctl_req+0x280>)
    e8d8:	47a0      	blx	r4
			return true;
    e8da:	2001      	movs	r0, #1
    e8dc:	e718      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		return false;
    e8de:	2000      	movs	r0, #0
    e8e0:	e716      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		return false;
    e8e2:	2000      	movs	r0, #0
    e8e4:	e714      	b.n	e710 <usbdc_cb_ctl_req+0x30>
			return false;
    e8e6:	2000      	movs	r0, #0
    e8e8:	e712      	b.n	e710 <usbdc_cb_ctl_req+0x30>
	return false;
    e8ea:	2000      	movs	r0, #0
    e8ec:	e710      	b.n	e710 <usbdc_cb_ctl_req+0x30>
			return false;
    e8ee:	2000      	movs	r0, #0
    e8f0:	e70e      	b.n	e710 <usbdc_cb_ctl_req+0x30>
	switch (req->bRequest) {
    e8f2:	7862      	ldrb	r2, [r4, #1]
    e8f4:	2a0a      	cmp	r2, #10
    e8f6:	f200 80ec 	bhi.w	ead2 <usbdc_cb_ctl_req+0x3f2>
    e8fa:	e8df f012 	tbh	[pc, r2, lsl #1]
    e8fe:	008e      	.short	0x008e
    e900:	00ea00ea 	.word	0x00ea00ea
    e904:	00ea00ea 	.word	0x00ea00ea
    e908:	000b00ea 	.word	0x000b00ea
    e90c:	008200ea 	.word	0x008200ea
    e910:	00b200ea 	.word	0x00b200ea
	uint8_t type = (uint8_t)(req->wValue >> 8);
    e914:	8862      	ldrh	r2, [r4, #2]
	switch (type) {
    e916:	0a13      	lsrs	r3, r2, #8
    e918:	2b02      	cmp	r3, #2
    e91a:	d02d      	beq.n	e978 <usbdc_cb_ctl_req+0x298>
    e91c:	2b03      	cmp	r3, #3
    e91e:	d050      	beq.n	e9c2 <usbdc_cb_ctl_req+0x2e2>
    e920:	2b01      	cmp	r3, #1
    e922:	d001      	beq.n	e928 <usbdc_cb_ctl_req+0x248>
	return false;
    e924:	2000      	movs	r0, #0
    e926:	e6f3      	b.n	e710 <usbdc_cb_ctl_req+0x30>
	uint16_t length   = req->wLength;
    e928:	88e2      	ldrh	r2, [r4, #6]
    e92a:	2a12      	cmp	r2, #18
    e92c:	bf28      	it	cs
    e92e:	2212      	movcs	r2, #18
    e930:	4614      	mov	r4, r2
		dev_desc = usb_find_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, USB_DT_DEVICE);
    e932:	4b0c      	ldr	r3, [pc, #48]	; (e964 <usbdc_cb_ctl_req+0x284>)
    e934:	681b      	ldr	r3, [r3, #0]
    e936:	2201      	movs	r2, #1
    e938:	6859      	ldr	r1, [r3, #4]
    e93a:	6818      	ldr	r0, [r3, #0]
    e93c:	4b0b      	ldr	r3, [pc, #44]	; (e96c <usbdc_cb_ctl_req+0x28c>)
    e93e:	4798      	blx	r3
	if (!dev_desc) {
    e940:	4601      	mov	r1, r0
    e942:	2800      	cmp	r0, #0
    e944:	f000 80c7 	beq.w	ead6 <usbdc_cb_ctl_req+0x3f6>
	if (ERR_NONE != usbdc_xfer(ep, dev_desc, length, false)) {
    e948:	2300      	movs	r3, #0
    e94a:	4622      	mov	r2, r4
    e94c:	4628      	mov	r0, r5
    e94e:	4c04      	ldr	r4, [pc, #16]	; (e960 <usbdc_cb_ctl_req+0x280>)
    e950:	47a0      	blx	r4
    e952:	fab0 f080 	clz	r0, r0
    e956:	0940      	lsrs	r0, r0, #5
    e958:	e6da      	b.n	e710 <usbdc_cb_ctl_req+0x30>
    e95a:	bf00      	nop
    e95c:	0000e575 	.word	0x0000e575
    e960:	0000e6c1 	.word	0x0000e6c1
    e964:	20000fc8 	.word	0x20000fc8
    e968:	0000ec85 	.word	0x0000ec85
    e96c:	0000ec05 	.word	0x0000ec05
    e970:	0000e529 	.word	0x0000e529
    e974:	00009379 	.word	0x00009379
	uint16_t length   = req->wLength;
    e978:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    e97a:	4b5b      	ldr	r3, [pc, #364]	; (eae8 <usbdc_cb_ctl_req+0x408>)
    e97c:	7f1e      	ldrb	r6, [r3, #28]
		cfg_desc = usb_find_cfg_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index + 1);
    e97e:	681b      	ldr	r3, [r3, #0]
    e980:	3201      	adds	r2, #1
    e982:	b2d2      	uxtb	r2, r2
    e984:	6859      	ldr	r1, [r3, #4]
    e986:	6818      	ldr	r0, [r3, #0]
    e988:	4b58      	ldr	r3, [pc, #352]	; (eaec <usbdc_cb_ctl_req+0x40c>)
    e98a:	4798      	blx	r3
	if (NULL == cfg_desc) {
    e98c:	4601      	mov	r1, r0
    e98e:	2800      	cmp	r0, #0
    e990:	f000 80a3 	beq.w	eada <usbdc_cb_ctl_req+0x3fa>
	return (ptr[0] + (ptr[1] << 8));
    e994:	78c3      	ldrb	r3, [r0, #3]
    e996:	7882      	ldrb	r2, [r0, #2]
    e998:	eb02 2203 	add.w	r2, r2, r3, lsl #8
    e99c:	b292      	uxth	r2, r2
	if (length <= total_len) {
    e99e:	4294      	cmp	r4, r2
    e9a0:	d90d      	bls.n	e9be <usbdc_cb_ctl_req+0x2de>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    e9a2:	3e01      	subs	r6, #1
    e9a4:	4226      	tst	r6, r4
    e9a6:	bf0c      	ite	eq
    e9a8:	2301      	moveq	r3, #1
    e9aa:	2300      	movne	r3, #0
		length = total_len;
    e9ac:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, cfg_desc, length, need_zlp)) {
    e9ae:	4622      	mov	r2, r4
    e9b0:	4628      	mov	r0, r5
    e9b2:	4c4f      	ldr	r4, [pc, #316]	; (eaf0 <usbdc_cb_ctl_req+0x410>)
    e9b4:	47a0      	blx	r4
    e9b6:	fab0 f080 	clz	r0, r0
    e9ba:	0940      	lsrs	r0, r0, #5
    e9bc:	e6a8      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
    e9be:	2300      	movs	r3, #0
    e9c0:	e7f5      	b.n	e9ae <usbdc_cb_ctl_req+0x2ce>
	uint16_t length   = req->wLength;
    e9c2:	88e4      	ldrh	r4, [r4, #6]
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    e9c4:	4b48      	ldr	r3, [pc, #288]	; (eae8 <usbdc_cb_ctl_req+0x408>)
    e9c6:	7f1e      	ldrb	r6, [r3, #28]
	str_desc = usb_find_str_desc(usbdc.desces.ls_fs->sod, usbdc.desces.ls_fs->eod, index);
    e9c8:	681b      	ldr	r3, [r3, #0]
    e9ca:	b2d2      	uxtb	r2, r2
    e9cc:	6859      	ldr	r1, [r3, #4]
    e9ce:	6818      	ldr	r0, [r3, #0]
    e9d0:	4b48      	ldr	r3, [pc, #288]	; (eaf4 <usbdc_cb_ctl_req+0x414>)
    e9d2:	4798      	blx	r3
	if (NULL == str_desc) {
    e9d4:	4601      	mov	r1, r0
    e9d6:	2800      	cmp	r0, #0
    e9d8:	f000 8081 	beq.w	eade <usbdc_cb_ctl_req+0x3fe>
	if (length <= str_desc[0]) {
    e9dc:	7802      	ldrb	r2, [r0, #0]
    e9de:	4294      	cmp	r4, r2
    e9e0:	d90d      	bls.n	e9fe <usbdc_cb_ctl_req+0x31e>
	bool     need_zlp = !(length & (usbdc.ctrl_size - 1));
    e9e2:	3e01      	subs	r6, #1
    e9e4:	4226      	tst	r6, r4
    e9e6:	bf0c      	ite	eq
    e9e8:	2301      	moveq	r3, #1
    e9ea:	2300      	movne	r3, #0
		length = str_desc[0];
    e9ec:	4614      	mov	r4, r2
	if (ERR_NONE != usbdc_xfer(ep, str_desc, length, need_zlp)) {
    e9ee:	4622      	mov	r2, r4
    e9f0:	4628      	mov	r0, r5
    e9f2:	4c3f      	ldr	r4, [pc, #252]	; (eaf0 <usbdc_cb_ctl_req+0x410>)
    e9f4:	47a0      	blx	r4
    e9f6:	fab0 f080 	clz	r0, r0
    e9fa:	0940      	lsrs	r0, r0, #5
    e9fc:	e688      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		need_zlp = false;
    e9fe:	2300      	movs	r3, #0
    ea00:	e7f5      	b.n	e9ee <usbdc_cb_ctl_req+0x30e>
		*(uint8_t *)usbdc.ctrl_buf = usbdc.cfg_value;
    ea02:	4939      	ldr	r1, [pc, #228]	; (eae8 <usbdc_cb_ctl_req+0x408>)
    ea04:	694b      	ldr	r3, [r1, #20]
    ea06:	7eca      	ldrb	r2, [r1, #27]
    ea08:	701a      	strb	r2, [r3, #0]
		usbdc_xfer(ep, usbdc.ctrl_buf, 1, false);
    ea0a:	2300      	movs	r3, #0
    ea0c:	2201      	movs	r2, #1
    ea0e:	6949      	ldr	r1, [r1, #20]
    ea10:	4628      	mov	r0, r5
    ea12:	4c37      	ldr	r4, [pc, #220]	; (eaf0 <usbdc_cb_ctl_req+0x410>)
    ea14:	47a0      	blx	r4
		return true;
    ea16:	2001      	movs	r0, #1
    ea18:	e67a      	b.n	e710 <usbdc_cb_ctl_req+0x30>
	switch (req->bmRequestType & USB_REQT_RECIP_MASK) {
    ea1a:	f003 031f 	and.w	r3, r3, #31
    ea1e:	2b01      	cmp	r3, #1
    ea20:	d903      	bls.n	ea2a <usbdc_cb_ctl_req+0x34a>
    ea22:	2b02      	cmp	r3, #2
    ea24:	d010      	beq.n	ea48 <usbdc_cb_ctl_req+0x368>
		return false;
    ea26:	2000      	movs	r0, #0
    ea28:	e672      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		st = 0;
    ea2a:	2300      	movs	r3, #0
    ea2c:	9300      	str	r3, [sp, #0]
	memcpy(usbdc.ctrl_buf, &st, 2);
    ea2e:	492e      	ldr	r1, [pc, #184]	; (eae8 <usbdc_cb_ctl_req+0x408>)
    ea30:	694b      	ldr	r3, [r1, #20]
    ea32:	f8bd 2000 	ldrh.w	r2, [sp]
    ea36:	801a      	strh	r2, [r3, #0]
	usbdc_xfer(ep, usbdc.ctrl_buf, 2, false);
    ea38:	2300      	movs	r3, #0
    ea3a:	2202      	movs	r2, #2
    ea3c:	6949      	ldr	r1, [r1, #20]
    ea3e:	4628      	mov	r0, r5
    ea40:	4c2b      	ldr	r4, [pc, #172]	; (eaf0 <usbdc_cb_ctl_req+0x410>)
    ea42:	47a0      	blx	r4
	return true;
    ea44:	2001      	movs	r0, #1
    ea46:	e663      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		st = usb_d_ep_halt(req->wIndex & 0xFF, USB_EP_HALT_GET);
    ea48:	88a0      	ldrh	r0, [r4, #4]
    ea4a:	2102      	movs	r1, #2
    ea4c:	b2c0      	uxtb	r0, r0
    ea4e:	4b2a      	ldr	r3, [pc, #168]	; (eaf8 <usbdc_cb_ctl_req+0x418>)
    ea50:	4798      	blx	r3
		if (st < 0) {
    ea52:	2800      	cmp	r0, #0
    ea54:	db03      	blt.n	ea5e <usbdc_cb_ctl_req+0x37e>
		st = st & 0x1;
    ea56:	f000 0001 	and.w	r0, r0, #1
    ea5a:	9000      	str	r0, [sp, #0]
    ea5c:	e7e7      	b.n	ea2e <usbdc_cb_ctl_req+0x34e>
			return false;
    ea5e:	2000      	movs	r0, #0
    ea60:	e656      	b.n	e710 <usbdc_cb_ctl_req+0x30>
	if (!(usbdc.ifc_alt_map & (1 << req->wIndex))) {
    ea62:	4b21      	ldr	r3, [pc, #132]	; (eae8 <usbdc_cb_ctl_req+0x408>)
    ea64:	7f5b      	ldrb	r3, [r3, #29]
    ea66:	88a2      	ldrh	r2, [r4, #4]
    ea68:	4113      	asrs	r3, r2
    ea6a:	f013 0f01 	tst.w	r3, #1
    ea6e:	d012      	beq.n	ea96 <usbdc_cb_ctl_req+0x3b6>
	struct usbdf_driver *func = (struct usbdf_driver *)usbdc.func_list.head;
    ea70:	4b1d      	ldr	r3, [pc, #116]	; (eae8 <usbdc_cb_ctl_req+0x408>)
    ea72:	691d      	ldr	r5, [r3, #16]
	return false;
    ea74:	2000      	movs	r0, #0
	while (NULL != func) {
    ea76:	2d00      	cmp	r5, #0
    ea78:	f43f ae4a 	beq.w	e710 <usbdc_cb_ctl_req+0x30>
		if (0 > (rc = func->ctrl(func, USBDF_GET_IFACE, req))) {
    ea7c:	2602      	movs	r6, #2
    ea7e:	686b      	ldr	r3, [r5, #4]
    ea80:	4622      	mov	r2, r4
    ea82:	4631      	mov	r1, r6
    ea84:	4628      	mov	r0, r5
    ea86:	4798      	blx	r3
    ea88:	2800      	cmp	r0, #0
    ea8a:	da0f      	bge.n	eaac <usbdc_cb_ctl_req+0x3cc>
			func = func->next;
    ea8c:	682d      	ldr	r5, [r5, #0]
	while (NULL != func) {
    ea8e:	2d00      	cmp	r5, #0
    ea90:	d1f5      	bne.n	ea7e <usbdc_cb_ctl_req+0x39e>
	return false;
    ea92:	2000      	movs	r0, #0
    ea94:	e63c      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		usbdc.ctrl_buf[0] = 0;
    ea96:	4914      	ldr	r1, [pc, #80]	; (eae8 <usbdc_cb_ctl_req+0x408>)
    ea98:	694b      	ldr	r3, [r1, #20]
    ea9a:	2000      	movs	r0, #0
    ea9c:	7018      	strb	r0, [r3, #0]
		usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    ea9e:	4603      	mov	r3, r0
    eaa0:	2201      	movs	r2, #1
    eaa2:	6949      	ldr	r1, [r1, #20]
    eaa4:	4c12      	ldr	r4, [pc, #72]	; (eaf0 <usbdc_cb_ctl_req+0x410>)
    eaa6:	47a0      	blx	r4
		return true;
    eaa8:	2001      	movs	r0, #1
    eaaa:	e631      	b.n	e710 <usbdc_cb_ctl_req+0x30>
			usbdc.ctrl_buf[0] = (uint8_t)rc;
    eaac:	490e      	ldr	r1, [pc, #56]	; (eae8 <usbdc_cb_ctl_req+0x408>)
    eaae:	694b      	ldr	r3, [r1, #20]
    eab0:	7018      	strb	r0, [r3, #0]
			usbdc_xfer(0, usbdc.ctrl_buf, 1, false);
    eab2:	2300      	movs	r3, #0
    eab4:	2201      	movs	r2, #1
    eab6:	6949      	ldr	r1, [r1, #20]
    eab8:	4618      	mov	r0, r3
    eaba:	4c0d      	ldr	r4, [pc, #52]	; (eaf0 <usbdc_cb_ctl_req+0x410>)
    eabc:	47a0      	blx	r4
			return true;
    eabe:	2001      	movs	r0, #1
    eac0:	e626      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		return true;
    eac2:	2001      	movs	r0, #1
    eac4:	e624      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		return false;
    eac6:	2000      	movs	r0, #0
    eac8:	e622      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		return false;
    eaca:	2000      	movs	r0, #0
    eacc:	e620      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		return false;
    eace:	2000      	movs	r0, #0
    ead0:	e61e      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		return false;
    ead2:	2000      	movs	r0, #0
    ead4:	e61c      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		return false;
    ead6:	2000      	movs	r0, #0
    ead8:	e61a      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		return false;
    eada:	2000      	movs	r0, #0
    eadc:	e618      	b.n	e710 <usbdc_cb_ctl_req+0x30>
		return false;
    eade:	2000      	movs	r0, #0
    eae0:	e616      	b.n	e710 <usbdc_cb_ctl_req+0x30>
			return false;
    eae2:	2000      	movs	r0, #0
    eae4:	e614      	b.n	e710 <usbdc_cb_ctl_req+0x30>
    eae6:	bf00      	nop
    eae8:	20000fc8 	.word	0x20000fc8
    eaec:	0000ec85 	.word	0x0000ec85
    eaf0:	0000e6c1 	.word	0x0000e6c1
    eaf4:	0000eced 	.word	0x0000eced
    eaf8:	00009379 	.word	0x00009379

0000eafc <usbdc_register_handler>:

/**
 * \brief Register the handler
 */
void usbdc_register_handler(enum usbdc_handler_type type, const struct usbdc_handler *h)
{
    eafc:	b508      	push	{r3, lr}
	switch (type) {
    eafe:	2801      	cmp	r0, #1
    eb00:	d007      	beq.n	eb12 <usbdc_register_handler+0x16>
    eb02:	b110      	cbz	r0, eb0a <usbdc_register_handler+0xe>
    eb04:	2802      	cmp	r0, #2
    eb06:	d008      	beq.n	eb1a <usbdc_register_handler+0x1e>
    eb08:	bd08      	pop	{r3, pc}
	case USBDC_HDL_SOF:
		list_insert_at_end(&usbdc.handlers.sof_list, (void *)h);
    eb0a:	4806      	ldr	r0, [pc, #24]	; (eb24 <usbdc_register_handler+0x28>)
    eb0c:	4b06      	ldr	r3, [pc, #24]	; (eb28 <usbdc_register_handler+0x2c>)
    eb0e:	4798      	blx	r3
		break;
    eb10:	bd08      	pop	{r3, pc}
	case USBDC_HDL_REQ:
		list_insert_at_end(&usbdc.handlers.req_list, (void *)h);
    eb12:	4806      	ldr	r0, [pc, #24]	; (eb2c <usbdc_register_handler+0x30>)
    eb14:	4b04      	ldr	r3, [pc, #16]	; (eb28 <usbdc_register_handler+0x2c>)
    eb16:	4798      	blx	r3
		break;
    eb18:	bd08      	pop	{r3, pc}
	case USBDC_HDL_CHANGE:
		list_insert_at_end(&usbdc.handlers.change_list, (void *)h);
    eb1a:	4805      	ldr	r0, [pc, #20]	; (eb30 <usbdc_register_handler+0x34>)
    eb1c:	4b02      	ldr	r3, [pc, #8]	; (eb28 <usbdc_register_handler+0x2c>)
    eb1e:	4798      	blx	r3
    eb20:	bd08      	pop	{r3, pc}
    eb22:	bf00      	nop
    eb24:	20000fcc 	.word	0x20000fcc
    eb28:	00009489 	.word	0x00009489
    eb2c:	20000fd0 	.word	0x20000fd0
    eb30:	20000fd4 	.word	0x20000fd4

0000eb34 <usbdc_init>:

/**
 * \brief Initialize the USB device core driver
 */
int32_t usbdc_init(uint8_t *ctrl_buf)
{
    eb34:	b538      	push	{r3, r4, r5, lr}
	ASSERT(ctrl_buf);
    eb36:	4605      	mov	r5, r0
    eb38:	f240 3255 	movw	r2, #853	; 0x355
    eb3c:	490c      	ldr	r1, [pc, #48]	; (eb70 <usbdc_init+0x3c>)
    eb3e:	3000      	adds	r0, #0
    eb40:	bf18      	it	ne
    eb42:	2001      	movne	r0, #1
    eb44:	4b0b      	ldr	r3, [pc, #44]	; (eb74 <usbdc_init+0x40>)
    eb46:	4798      	blx	r3

	int32_t rc;

	rc = usb_d_init();
    eb48:	4b0b      	ldr	r3, [pc, #44]	; (eb78 <usbdc_init+0x44>)
    eb4a:	4798      	blx	r3
	if (rc < 0) {
    eb4c:	2800      	cmp	r0, #0
    eb4e:	db0e      	blt.n	eb6e <usbdc_init+0x3a>
		return rc;
	}

	memset(&usbdc, 0, sizeof(usbdc));
    eb50:	4c0a      	ldr	r4, [pc, #40]	; (eb7c <usbdc_init+0x48>)
    eb52:	2220      	movs	r2, #32
    eb54:	2100      	movs	r1, #0
    eb56:	4620      	mov	r0, r4
    eb58:	4b09      	ldr	r3, [pc, #36]	; (eb80 <usbdc_init+0x4c>)
    eb5a:	4798      	blx	r3
	usbdc.ctrl_buf = ctrl_buf;
    eb5c:	6165      	str	r5, [r4, #20]
	usb_d_register_callback(USB_D_CB_SOF, (FUNC_PTR)usbd_sof_cb);
    eb5e:	4909      	ldr	r1, [pc, #36]	; (eb84 <usbdc_init+0x50>)
    eb60:	2000      	movs	r0, #0
    eb62:	4c09      	ldr	r4, [pc, #36]	; (eb88 <usbdc_init+0x54>)
    eb64:	47a0      	blx	r4
	usb_d_register_callback(USB_D_CB_EVENT, (FUNC_PTR)usbd_event_cb);
    eb66:	4909      	ldr	r1, [pc, #36]	; (eb8c <usbdc_init+0x58>)
    eb68:	2001      	movs	r0, #1
    eb6a:	47a0      	blx	r4

	return 0;
    eb6c:	2000      	movs	r0, #0
}
    eb6e:	bd38      	pop	{r3, r4, r5, pc}
    eb70:	000118c4 	.word	0x000118c4
    eb74:	0000942d 	.word	0x0000942d
    eb78:	0000905d 	.word	0x0000905d
    eb7c:	20000fc8 	.word	0x20000fc8
    eb80:	0000f6d3 	.word	0x0000f6d3
    eb84:	0000e5b5 	.word	0x0000e5b5
    eb88:	000090c5 	.word	0x000090c5
    eb8c:	0000e6a1 	.word	0x0000e6a1

0000eb90 <usbdc_register_function>:
 * \brief Register/unregister function support of a USB device function
 *
 * Must be invoked when USB device is stopped.
 */
void usbdc_register_function(struct usbdf_driver *func)
{
    eb90:	b508      	push	{r3, lr}
	list_insert_at_end(&usbdc.func_list, func);
    eb92:	4601      	mov	r1, r0
    eb94:	4801      	ldr	r0, [pc, #4]	; (eb9c <usbdc_register_function+0xc>)
    eb96:	4b02      	ldr	r3, [pc, #8]	; (eba0 <usbdc_register_function+0x10>)
    eb98:	4798      	blx	r3
    eb9a:	bd08      	pop	{r3, pc}
    eb9c:	20000fd8 	.word	0x20000fd8
    eba0:	00009489 	.word	0x00009489

0000eba4 <usbdc_start>:

/**
 * \brief Start the USB device driver with specific descriptors set
 */
int32_t usbdc_start(struct usbd_descriptors *desces)
{
    eba4:	b508      	push	{r3, lr}
	if (usbdc.state >= USBD_S_POWER) {
    eba6:	4b0a      	ldr	r3, [pc, #40]	; (ebd0 <usbdc_start+0x2c>)
    eba8:	7e9b      	ldrb	r3, [r3, #26]
    ebaa:	b95b      	cbnz	r3, ebc4 <usbdc_start+0x20>
		return ERR_BUSY;
	}

	if (desces) {
    ebac:	b168      	cbz	r0, ebca <usbdc_start+0x26>
		usbdc.desces.ls_fs = desces;
    ebae:	4b08      	ldr	r3, [pc, #32]	; (ebd0 <usbdc_start+0x2c>)
    ebb0:	6018      	str	r0, [r3, #0]
#endif
	} else {
		return ERR_BAD_DATA;
	}

	usbdc.ctrl_size = desces->sod[7];
    ebb2:	6802      	ldr	r2, [r0, #0]
    ebb4:	79d2      	ldrb	r2, [r2, #7]
    ebb6:	771a      	strb	r2, [r3, #28]
	usbdc.state     = USBD_S_POWER;
    ebb8:	2201      	movs	r2, #1
    ebba:	769a      	strb	r2, [r3, #26]
	usb_d_enable();
    ebbc:	4b05      	ldr	r3, [pc, #20]	; (ebd4 <usbdc_start+0x30>)
    ebbe:	4798      	blx	r3
	return ERR_NONE;
    ebc0:	2000      	movs	r0, #0
    ebc2:	bd08      	pop	{r3, pc}
		return ERR_BUSY;
    ebc4:	f06f 0003 	mvn.w	r0, #3
    ebc8:	bd08      	pop	{r3, pc}
		return ERR_BAD_DATA;
    ebca:	f06f 0008 	mvn.w	r0, #8
}
    ebce:	bd08      	pop	{r3, pc}
    ebd0:	20000fc8 	.word	0x20000fc8
    ebd4:	000090d1 	.word	0x000090d1

0000ebd8 <usbdc_attach>:

/**
 * \brief Attach the USB device to host
 */
void usbdc_attach(void)
{
    ebd8:	b508      	push	{r3, lr}
	usb_d_attach();
    ebda:	4b01      	ldr	r3, [pc, #4]	; (ebe0 <usbdc_attach+0x8>)
    ebdc:	4798      	blx	r3
    ebde:	bd08      	pop	{r3, pc}
    ebe0:	000090dd 	.word	0x000090dd

0000ebe4 <usbdc_get_ctrl_buffer>:
 * \brief Return USB Device endpoint0 buffer
 */
uint8_t *usbdc_get_ctrl_buffer(void)
{
	return usbdc.ctrl_buf;
}
    ebe4:	4b01      	ldr	r3, [pc, #4]	; (ebec <usbdc_get_ctrl_buffer+0x8>)
    ebe6:	6958      	ldr	r0, [r3, #20]
    ebe8:	4770      	bx	lr
    ebea:	bf00      	nop
    ebec:	20000fc8 	.word	0x20000fc8

0000ebf0 <usbdc_get_state>:
/**
 * \brief Return current USB state
 */
uint8_t usbdc_get_state(void)
{
	if (usbdc.state & USBD_S_SUSPEND) {
    ebf0:	4b03      	ldr	r3, [pc, #12]	; (ec00 <usbdc_get_state+0x10>)
    ebf2:	7e98      	ldrb	r0, [r3, #26]
    ebf4:	f000 0310 	and.w	r3, r0, #16
		return USBD_S_SUSPEND;
    ebf8:	2b00      	cmp	r3, #0
	}
	return usbdc.state;
}
    ebfa:	bf18      	it	ne
    ebfc:	2010      	movne	r0, #16
    ebfe:	4770      	bx	lr
    ec00:	20000fc8 	.word	0x20000fc8

0000ec04 <usb_find_desc>:

uint8_t *usb_find_desc(uint8_t *desc, uint8_t *eof, uint8_t type)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    ec04:	4288      	cmp	r0, r1
    ec06:	d214      	bcs.n	ec32 <usb_find_desc+0x2e>
	return desc[0];
    ec08:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    ec0a:	2b01      	cmp	r3, #1
    ec0c:	d913      	bls.n	ec36 <usb_find_desc+0x32>
{
    ec0e:	b410      	push	{r4}
		if (type == usb_desc_type(desc)) {
    ec10:	7844      	ldrb	r4, [r0, #1]
    ec12:	4294      	cmp	r4, r2
    ec14:	d00a      	beq.n	ec2c <usb_find_desc+0x28>
	return (desc + usb_desc_len(desc));
    ec16:	4418      	add	r0, r3
	while (desc < eof) {
    ec18:	4281      	cmp	r1, r0
    ec1a:	d906      	bls.n	ec2a <usb_find_desc+0x26>
	return desc[0];
    ec1c:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    ec1e:	2b01      	cmp	r3, #1
    ec20:	d90b      	bls.n	ec3a <usb_find_desc+0x36>
	return desc[1];
    ec22:	7844      	ldrb	r4, [r0, #1]
		if (type == usb_desc_type(desc)) {
    ec24:	4294      	cmp	r4, r2
    ec26:	d1f6      	bne.n	ec16 <usb_find_desc+0x12>
    ec28:	e000      	b.n	ec2c <usb_find_desc+0x28>
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    ec2a:	2000      	movs	r0, #0
}
    ec2c:	f85d 4b04 	ldr.w	r4, [sp], #4
    ec30:	4770      	bx	lr
	return NULL;
    ec32:	2000      	movs	r0, #0
    ec34:	4770      	bx	lr
		_desc_len_check();
    ec36:	2000      	movs	r0, #0
    ec38:	4770      	bx	lr
    ec3a:	2000      	movs	r0, #0
    ec3c:	e7f6      	b.n	ec2c <usb_find_desc+0x28>

0000ec3e <usb_find_ep_desc>:

uint8_t *usb_find_ep_desc(uint8_t *desc, uint8_t *eof)
{
	_param_error_check(desc && eof && (desc < eof));

	while (desc < eof) {
    ec3e:	4288      	cmp	r0, r1
    ec40:	d216      	bcs.n	ec70 <usb_find_ep_desc+0x32>
	return desc[0];
    ec42:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    ec44:	2b01      	cmp	r3, #1
    ec46:	d915      	bls.n	ec74 <usb_find_ep_desc+0x36>
	return desc[1];
    ec48:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    ec4a:	2a04      	cmp	r2, #4
    ec4c:	d014      	beq.n	ec78 <usb_find_ep_desc+0x3a>
			break;
		}
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    ec4e:	2a05      	cmp	r2, #5
    ec50:	d00b      	beq.n	ec6a <usb_find_ep_desc+0x2c>
	return (desc + usb_desc_len(desc));
    ec52:	4418      	add	r0, r3
	while (desc < eof) {
    ec54:	4281      	cmp	r1, r0
    ec56:	d909      	bls.n	ec6c <usb_find_ep_desc+0x2e>
	return desc[0];
    ec58:	7803      	ldrb	r3, [r0, #0]
		_desc_len_check();
    ec5a:	2b01      	cmp	r3, #1
    ec5c:	d90e      	bls.n	ec7c <usb_find_ep_desc+0x3e>
	return desc[1];
    ec5e:	7842      	ldrb	r2, [r0, #1]
		if (USB_DT_INTERFACE == usb_desc_type(desc)) {
    ec60:	2a04      	cmp	r2, #4
    ec62:	d00d      	beq.n	ec80 <usb_find_ep_desc+0x42>
		if (USB_DT_ENDPOINT == usb_desc_type(desc)) {
    ec64:	2a05      	cmp	r2, #5
    ec66:	d1f4      	bne.n	ec52 <usb_find_ep_desc+0x14>
    ec68:	e00b      	b.n	ec82 <usb_find_ep_desc+0x44>
    ec6a:	4770      	bx	lr
			return desc;
		}
		desc = usb_desc_next(desc);
	}
	return NULL;
    ec6c:	2000      	movs	r0, #0
    ec6e:	4770      	bx	lr
    ec70:	2000      	movs	r0, #0
    ec72:	4770      	bx	lr
		_desc_len_check();
    ec74:	2000      	movs	r0, #0
    ec76:	4770      	bx	lr
	return NULL;
    ec78:	2000      	movs	r0, #0
    ec7a:	4770      	bx	lr
		_desc_len_check();
    ec7c:	2000      	movs	r0, #0
    ec7e:	4770      	bx	lr
	return NULL;
    ec80:	2000      	movs	r0, #0
}
    ec82:	4770      	bx	lr

0000ec84 <usb_find_cfg_desc>:

uint8_t *usb_find_cfg_desc(uint8_t *desc, uint8_t *eof, uint8_t cfg_value)
{
    ec84:	b538      	push	{r3, r4, r5, lr}
    ec86:	460c      	mov	r4, r1
    ec88:	4615      	mov	r5, r2
	_param_error_check(desc && eof && (desc < eof));

	desc = usb_find_desc(desc, eof, USB_DT_CONFIG);
    ec8a:	2202      	movs	r2, #2
    ec8c:	4b16      	ldr	r3, [pc, #88]	; (ece8 <usb_find_cfg_desc+0x64>)
    ec8e:	4798      	blx	r3
	if (!desc) {
    ec90:	4603      	mov	r3, r0
    ec92:	b1e8      	cbz	r0, ecd0 <usb_find_cfg_desc+0x4c>
		return NULL;
	}
	while (desc < eof) {
    ec94:	4284      	cmp	r4, r0
    ec96:	d91d      	bls.n	ecd4 <usb_find_cfg_desc+0x50>
		_desc_len_check();
    ec98:	7802      	ldrb	r2, [r0, #0]
    ec9a:	2a01      	cmp	r2, #1
    ec9c:	d91c      	bls.n	ecd8 <usb_find_cfg_desc+0x54>
		if (desc[1] != USB_DT_CONFIG) {
    ec9e:	7842      	ldrb	r2, [r0, #1]
    eca0:	2a02      	cmp	r2, #2
    eca2:	d11b      	bne.n	ecdc <usb_find_cfg_desc+0x58>
			break;
		}
		if (desc[5] == cfg_value) {
    eca4:	7942      	ldrb	r2, [r0, #5]
    eca6:	42aa      	cmp	r2, r5
    eca8:	d012      	beq.n	ecd0 <usb_find_cfg_desc+0x4c>
	return (ptr[0] + (ptr[1] << 8));
    ecaa:	78d9      	ldrb	r1, [r3, #3]
    ecac:	789a      	ldrb	r2, [r3, #2]
    ecae:	eb02 2201 	add.w	r2, r2, r1, lsl #8
 *  \param[in] cfg_desc Byte pointer to the descriptor start address
 *  \return Byte pointer to descriptor after configuration end
 */
static inline uint8_t *usb_cfg_desc_next(uint8_t *cfg_desc)
{
	return (cfg_desc + usb_cfg_desc_total_len(cfg_desc));
    ecb2:	fa13 f382 	uxtah	r3, r3, r2
	while (desc < eof) {
    ecb6:	429c      	cmp	r4, r3
    ecb8:	d909      	bls.n	ecce <usb_find_cfg_desc+0x4a>
		_desc_len_check();
    ecba:	781a      	ldrb	r2, [r3, #0]
    ecbc:	2a01      	cmp	r2, #1
    ecbe:	d90f      	bls.n	ece0 <usb_find_cfg_desc+0x5c>
		if (desc[1] != USB_DT_CONFIG) {
    ecc0:	785a      	ldrb	r2, [r3, #1]
    ecc2:	2a02      	cmp	r2, #2
    ecc4:	d10e      	bne.n	ece4 <usb_find_cfg_desc+0x60>
		if (desc[5] == cfg_value) {
    ecc6:	795a      	ldrb	r2, [r3, #5]
    ecc8:	42aa      	cmp	r2, r5
    ecca:	d1ee      	bne.n	ecaa <usb_find_cfg_desc+0x26>
    eccc:	e000      	b.n	ecd0 <usb_find_cfg_desc+0x4c>
			return desc;
		}
		desc = usb_cfg_desc_next(desc);
	}
	return NULL;
    ecce:	2300      	movs	r3, #0
}
    ecd0:	4618      	mov	r0, r3
    ecd2:	bd38      	pop	{r3, r4, r5, pc}
	return NULL;
    ecd4:	2300      	movs	r3, #0
    ecd6:	e7fb      	b.n	ecd0 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
    ecd8:	2300      	movs	r3, #0
    ecda:	e7f9      	b.n	ecd0 <usb_find_cfg_desc+0x4c>
	return NULL;
    ecdc:	2300      	movs	r3, #0
    ecde:	e7f7      	b.n	ecd0 <usb_find_cfg_desc+0x4c>
		_desc_len_check();
    ece0:	2300      	movs	r3, #0
    ece2:	e7f5      	b.n	ecd0 <usb_find_cfg_desc+0x4c>
	return NULL;
    ece4:	2300      	movs	r3, #0
    ece6:	e7f3      	b.n	ecd0 <usb_find_cfg_desc+0x4c>
    ece8:	0000ec05 	.word	0x0000ec05

0000ecec <usb_find_str_desc>:
{
	uint8_t i;

	_param_error_check(desc && eof && (desc < eof));

	for (i = 0; desc < eof;) {
    ecec:	4288      	cmp	r0, r1
    ecee:	d217      	bcs.n	ed20 <usb_find_str_desc+0x34>
{
    ecf0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    ecf4:	460d      	mov	r5, r1
    ecf6:	4616      	mov	r6, r2
	for (i = 0; desc < eof;) {
    ecf8:	2400      	movs	r4, #0
		desc = usb_find_desc(desc, eof, USB_DT_STRING);
    ecfa:	f04f 0803 	mov.w	r8, #3
    ecfe:	4f0c      	ldr	r7, [pc, #48]	; (ed30 <usb_find_str_desc+0x44>)
    ed00:	4642      	mov	r2, r8
    ed02:	4629      	mov	r1, r5
    ed04:	47b8      	blx	r7
		if (desc) {
    ed06:	4603      	mov	r3, r0
    ed08:	b170      	cbz	r0, ed28 <usb_find_str_desc+0x3c>
	return desc[0];
    ed0a:	7800      	ldrb	r0, [r0, #0]
			_desc_len_check();
    ed0c:	2801      	cmp	r0, #1
    ed0e:	d90a      	bls.n	ed26 <usb_find_str_desc+0x3a>
			if (i == str_index) {
    ed10:	42a6      	cmp	r6, r4
    ed12:	d009      	beq.n	ed28 <usb_find_str_desc+0x3c>
	return (desc + usb_desc_len(desc));
    ed14:	4418      	add	r0, r3
    ed16:	3401      	adds	r4, #1
	for (i = 0; desc < eof;) {
    ed18:	4285      	cmp	r5, r0
    ed1a:	d8f1      	bhi.n	ed00 <usb_find_str_desc+0x14>
			desc = usb_desc_next(desc);
		} else {
			return NULL;
		}
	}
	return NULL;
    ed1c:	2300      	movs	r3, #0
    ed1e:	e003      	b.n	ed28 <usb_find_str_desc+0x3c>
    ed20:	2300      	movs	r3, #0
}
    ed22:	4618      	mov	r0, r3
    ed24:	4770      	bx	lr
			_desc_len_check();
    ed26:	2300      	movs	r3, #0
}
    ed28:	4618      	mov	r0, r3
    ed2a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    ed2e:	bf00      	nop
    ed30:	0000ec05 	.word	0x0000ec05

0000ed34 <hiddf_demo_sof_event>:
        {HID_CAPS_LOCK, false, HID_KB_KEY_UP},
    };
	uint8_t b_btn_state;
#endif

	if (interval++ > 10) {
    ed34:	4b3a      	ldr	r3, [pc, #232]	; (ee20 <hiddf_demo_sof_event+0xec>)
    ed36:	791b      	ldrb	r3, [r3, #4]
    ed38:	2b0a      	cmp	r3, #10
    ed3a:	d803      	bhi.n	ed44 <hiddf_demo_sof_event+0x10>
    ed3c:	3301      	adds	r3, #1
    ed3e:	4a38      	ldr	r2, [pc, #224]	; (ee20 <hiddf_demo_sof_event+0xec>)
    ed40:	7113      	strb	r3, [r2, #4]
    ed42:	4770      	bx	lr
{
    ed44:	b570      	push	{r4, r5, r6, lr}
    ed46:	b084      	sub	sp, #16
		interval = 0;
    ed48:	4b35      	ldr	r3, [pc, #212]	; (ee20 <hiddf_demo_sof_event+0xec>)
    ed4a:	2200      	movs	r2, #0
    ed4c:	711a      	strb	r2, [r3, #4]

#if CONF_USB_COMPOSITE_HID_MOUSE_DEMO
		if (!gpio_get_pin_level(pin_btn1)) {
    ed4e:	7a1d      	ldrb	r5, [r3, #8]
	CRITICAL_SECTION_ENTER();
    ed50:	a801      	add	r0, sp, #4
    ed52:	4b34      	ldr	r3, [pc, #208]	; (ee24 <hiddf_demo_sof_event+0xf0>)
    ed54:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    ed56:	096b      	lsrs	r3, r5, #5
    ed58:	4933      	ldr	r1, [pc, #204]	; (ee28 <hiddf_demo_sof_event+0xf4>)
    ed5a:	01db      	lsls	r3, r3, #7
    ed5c:	18ca      	adds	r2, r1, r3
    ed5e:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    ed60:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    ed62:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    ed64:	405c      	eors	r4, r3
    ed66:	400c      	ands	r4, r1
    ed68:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    ed6a:	a801      	add	r0, sp, #4
    ed6c:	4b2f      	ldr	r3, [pc, #188]	; (ee2c <hiddf_demo_sof_event+0xf8>)
    ed6e:	4798      	blx	r3
 *
 * \param[in] pin       The pin number for device
 */
static inline bool gpio_get_pin_level(const uint8_t pin)
{
	return (bool)(_gpio_get_level((enum gpio_port)GPIO_PORT(pin)) & (0x01U << GPIO_PIN(pin)));
    ed70:	f005 051f 	and.w	r5, r5, #31
    ed74:	2301      	movs	r3, #1
    ed76:	fa03 f505 	lsl.w	r5, r3, r5
    ed7a:	4225      	tst	r5, r4
    ed7c:	d040      	beq.n	ee00 <hiddf_demo_sof_event+0xcc>
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
		}
		if (!gpio_get_pin_level(pin_btn3)) {
    ed7e:	4b28      	ldr	r3, [pc, #160]	; (ee20 <hiddf_demo_sof_event+0xec>)
    ed80:	7b1d      	ldrb	r5, [r3, #12]
	CRITICAL_SECTION_ENTER();
    ed82:	a802      	add	r0, sp, #8
    ed84:	4b27      	ldr	r3, [pc, #156]	; (ee24 <hiddf_demo_sof_event+0xf0>)
    ed86:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    ed88:	096b      	lsrs	r3, r5, #5
    ed8a:	4927      	ldr	r1, [pc, #156]	; (ee28 <hiddf_demo_sof_event+0xf4>)
    ed8c:	01db      	lsls	r3, r3, #7
    ed8e:	18ca      	adds	r2, r1, r3
    ed90:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    ed92:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    ed94:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    ed96:	405c      	eors	r4, r3
    ed98:	400c      	ands	r4, r1
    ed9a:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    ed9c:	a802      	add	r0, sp, #8
    ed9e:	4b23      	ldr	r3, [pc, #140]	; (ee2c <hiddf_demo_sof_event+0xf8>)
    eda0:	4798      	blx	r3
    eda2:	f005 051f 	and.w	r5, r5, #31
    eda6:	2301      	movs	r3, #1
    eda8:	fa03 f505 	lsl.w	r5, r3, r5
    edac:	4225      	tst	r5, r4
    edae:	d02d      	beq.n	ee0c <hiddf_demo_sof_event+0xd8>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
		}
#endif

#if CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO
		if (b_btn_last_state != (b_btn_state = !gpio_get_pin_level(pin_btn2))) {
    edb0:	4d1b      	ldr	r5, [pc, #108]	; (ee20 <hiddf_demo_sof_event+0xec>)
    edb2:	7c2e      	ldrb	r6, [r5, #16]
	CRITICAL_SECTION_ENTER();
    edb4:	a803      	add	r0, sp, #12
    edb6:	4b1b      	ldr	r3, [pc, #108]	; (ee24 <hiddf_demo_sof_event+0xf0>)
    edb8:	4798      	blx	r3
	return ((Port *)hw)->Group[submodule_index].DIR.reg;
    edba:	0973      	lsrs	r3, r6, #5
    edbc:	491a      	ldr	r1, [pc, #104]	; (ee28 <hiddf_demo_sof_event+0xf4>)
    edbe:	01db      	lsls	r3, r3, #7
    edc0:	18ca      	adds	r2, r1, r3
    edc2:	58c9      	ldr	r1, [r1, r3]
	return ((Port *)hw)->Group[submodule_index].IN.reg;
    edc4:	6a13      	ldr	r3, [r2, #32]
	return ((Port *)hw)->Group[submodule_index].OUT.reg;
    edc6:	6914      	ldr	r4, [r2, #16]
	tmp |= hri_port_read_OUT_reg(PORT, port) & dir_tmp;
    edc8:	405c      	eors	r4, r3
    edca:	400c      	ands	r4, r1
    edcc:	405c      	eors	r4, r3
	CRITICAL_SECTION_LEAVE();
    edce:	a803      	add	r0, sp, #12
    edd0:	4b16      	ldr	r3, [pc, #88]	; (ee2c <hiddf_demo_sof_event+0xf8>)
    edd2:	4798      	blx	r3
    edd4:	f006 061f 	and.w	r6, r6, #31
    edd8:	2301      	movs	r3, #1
    edda:	40b3      	lsls	r3, r6
    eddc:	401c      	ands	r4, r3
    edde:	bf0c      	ite	eq
    ede0:	2301      	moveq	r3, #1
    ede2:	2300      	movne	r3, #0
    ede4:	7d2a      	ldrb	r2, [r5, #20]
    ede6:	429a      	cmp	r2, r3
    ede8:	d008      	beq.n	edfc <hiddf_demo_sof_event+0xc8>
			b_btn_last_state = b_btn_state;
    edea:	752b      	strb	r3, [r5, #20]
			if (1 == b_btn_last_state) {
    edec:	b19c      	cbz	r4, ee16 <hiddf_demo_sof_event+0xe2>
				key_array->state = HID_KB_KEY_DOWN;
			} else {
				key_array->state = HID_KB_KEY_UP;
    edee:	2200      	movs	r2, #0
    edf0:	4b0f      	ldr	r3, [pc, #60]	; (ee30 <hiddf_demo_sof_event+0xfc>)
    edf2:	709a      	strb	r2, [r3, #2]
			}
			hiddf_keyboard_keys_state_change(key_array, 1);
    edf4:	2101      	movs	r1, #1
    edf6:	480e      	ldr	r0, [pc, #56]	; (ee30 <hiddf_demo_sof_event+0xfc>)
    edf8:	4b0e      	ldr	r3, [pc, #56]	; (ee34 <hiddf_demo_sof_event+0x100>)
    edfa:	4798      	blx	r3
#endif
	}
	(void)pin_btn1;
	(void)pin_btn2;
	(void)pin_btn3;
}
    edfc:	b004      	add	sp, #16
    edfe:	bd70      	pop	{r4, r5, r6, pc}
			hiddf_mouse_move(-5, HID_MOUSE_X_AXIS_MV);
    ee00:	4619      	mov	r1, r3
    ee02:	f06f 0004 	mvn.w	r0, #4
    ee06:	4b0c      	ldr	r3, [pc, #48]	; (ee38 <hiddf_demo_sof_event+0x104>)
    ee08:	4798      	blx	r3
    ee0a:	e7b8      	b.n	ed7e <hiddf_demo_sof_event+0x4a>
			hiddf_mouse_move(5, HID_MOUSE_X_AXIS_MV);
    ee0c:	4619      	mov	r1, r3
    ee0e:	2005      	movs	r0, #5
    ee10:	4b09      	ldr	r3, [pc, #36]	; (ee38 <hiddf_demo_sof_event+0x104>)
    ee12:	4798      	blx	r3
    ee14:	e7cc      	b.n	edb0 <hiddf_demo_sof_event+0x7c>
				key_array->state = HID_KB_KEY_DOWN;
    ee16:	2201      	movs	r2, #1
    ee18:	4b05      	ldr	r3, [pc, #20]	; (ee30 <hiddf_demo_sof_event+0xfc>)
    ee1a:	709a      	strb	r2, [r3, #2]
    ee1c:	e7ea      	b.n	edf4 <hiddf_demo_sof_event+0xc0>
    ee1e:	bf00      	nop
    ee20:	20000fe8 	.word	0x20000fe8
    ee24:	00007d81 	.word	0x00007d81
    ee28:	41008000 	.word	0x41008000
    ee2c:	00007d8f 	.word	0x00007d8f
    ee30:	200003a8 	.word	0x200003a8
    ee34:	0000df49 	.word	0x0000df49
    ee38:	0000e1dd 	.word	0x0000e1dd

0000ee3c <composite_device_init>:
	usbdc_register_handler(USBDC_HDL_SOF, &hiddf_demo_sof_event_h);
}
#endif /* #if CONF_USB_COMPOSITE_HID_MOUSE_DEMO || CONF_USB_COMPOSITE_HID_KEYBOARD_DEMO */

void composite_device_init(void)
{
    ee3c:	b508      	push	{r3, lr}
	/* usb stack init */
	usbdc_init(ctrl_buffer);
    ee3e:	4805      	ldr	r0, [pc, #20]	; (ee54 <composite_device_init+0x18>)
    ee40:	4b05      	ldr	r3, [pc, #20]	; (ee58 <composite_device_init+0x1c>)
    ee42:	4798      	blx	r3

	/* usbdc_register_funcion inside */
#if CONF_USB_COMPOSITE_CDC_ACM_EN
	cdcdf_acm_init();
    ee44:	4b05      	ldr	r3, [pc, #20]	; (ee5c <composite_device_init+0x20>)
    ee46:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_MOUSE_EN
	hiddf_mouse_init();
    ee48:	4b05      	ldr	r3, [pc, #20]	; (ee60 <composite_device_init+0x24>)
    ee4a:	4798      	blx	r3
#endif
#if CONF_USB_COMPOSITE_HID_KEYBOARD_EN
	hiddf_keyboard_init();
    ee4c:	4b05      	ldr	r3, [pc, #20]	; (ee64 <composite_device_init+0x28>)
    ee4e:	4798      	blx	r3
    ee50:	bd08      	pop	{r3, pc}
    ee52:	bf00      	nop
    ee54:	20001000 	.word	0x20001000
    ee58:	0000eb35 	.word	0x0000eb35
    ee5c:	0000dc51 	.word	0x0000dc51
    ee60:	0000e199 	.word	0x0000e199
    ee64:	0000df05 	.word	0x0000df05

0000ee68 <composite_device_start>:
	mscdf_init(CONF_USB_MSC_MAX_LUN);
#endif
}

void composite_device_start(void)
{
    ee68:	b508      	push	{r3, lr}
	usbdc_start(multi_desc);
    ee6a:	4803      	ldr	r0, [pc, #12]	; (ee78 <composite_device_start+0x10>)
    ee6c:	4b03      	ldr	r3, [pc, #12]	; (ee7c <composite_device_start+0x14>)
    ee6e:	4798      	blx	r3
	usbdc_attach();
    ee70:	4b03      	ldr	r3, [pc, #12]	; (ee80 <composite_device_start+0x18>)
    ee72:	4798      	blx	r3
    ee74:	bd08      	pop	{r3, pc}
    ee76:	bf00      	nop
    ee78:	200003b4 	.word	0x200003b4
    ee7c:	0000eba5 	.word	0x0000eba5
    ee80:	0000ebd9 	.word	0x0000ebd9

0000ee84 <usb_init>:
		}
	}
}

void usb_init(void)
{
    ee84:	b508      	push	{r3, lr}

	composite_device_init();
    ee86:	4b01      	ldr	r3, [pc, #4]	; (ee8c <usb_init+0x8>)
    ee88:	4798      	blx	r3
    ee8a:	bd08      	pop	{r3, pc}
    ee8c:	0000ee3d 	.word	0x0000ee3d

0000ee90 <__aeabi_drsub>:
    ee90:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    ee94:	e002      	b.n	ee9c <__adddf3>
    ee96:	bf00      	nop

0000ee98 <__aeabi_dsub>:
    ee98:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0000ee9c <__adddf3>:
    ee9c:	b530      	push	{r4, r5, lr}
    ee9e:	ea4f 0441 	mov.w	r4, r1, lsl #1
    eea2:	ea4f 0543 	mov.w	r5, r3, lsl #1
    eea6:	ea94 0f05 	teq	r4, r5
    eeaa:	bf08      	it	eq
    eeac:	ea90 0f02 	teqeq	r0, r2
    eeb0:	bf1f      	itttt	ne
    eeb2:	ea54 0c00 	orrsne.w	ip, r4, r0
    eeb6:	ea55 0c02 	orrsne.w	ip, r5, r2
    eeba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    eebe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    eec2:	f000 80e2 	beq.w	f08a <__adddf3+0x1ee>
    eec6:	ea4f 5454 	mov.w	r4, r4, lsr #21
    eeca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    eece:	bfb8      	it	lt
    eed0:	426d      	neglt	r5, r5
    eed2:	dd0c      	ble.n	eeee <__adddf3+0x52>
    eed4:	442c      	add	r4, r5
    eed6:	ea80 0202 	eor.w	r2, r0, r2
    eeda:	ea81 0303 	eor.w	r3, r1, r3
    eede:	ea82 0000 	eor.w	r0, r2, r0
    eee2:	ea83 0101 	eor.w	r1, r3, r1
    eee6:	ea80 0202 	eor.w	r2, r0, r2
    eeea:	ea81 0303 	eor.w	r3, r1, r3
    eeee:	2d36      	cmp	r5, #54	; 0x36
    eef0:	bf88      	it	hi
    eef2:	bd30      	pophi	{r4, r5, pc}
    eef4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    eef8:	ea4f 3101 	mov.w	r1, r1, lsl #12
    eefc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    ef00:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    ef04:	d002      	beq.n	ef0c <__adddf3+0x70>
    ef06:	4240      	negs	r0, r0
    ef08:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    ef0c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    ef10:	ea4f 3303 	mov.w	r3, r3, lsl #12
    ef14:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    ef18:	d002      	beq.n	ef20 <__adddf3+0x84>
    ef1a:	4252      	negs	r2, r2
    ef1c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    ef20:	ea94 0f05 	teq	r4, r5
    ef24:	f000 80a7 	beq.w	f076 <__adddf3+0x1da>
    ef28:	f1a4 0401 	sub.w	r4, r4, #1
    ef2c:	f1d5 0e20 	rsbs	lr, r5, #32
    ef30:	db0d      	blt.n	ef4e <__adddf3+0xb2>
    ef32:	fa02 fc0e 	lsl.w	ip, r2, lr
    ef36:	fa22 f205 	lsr.w	r2, r2, r5
    ef3a:	1880      	adds	r0, r0, r2
    ef3c:	f141 0100 	adc.w	r1, r1, #0
    ef40:	fa03 f20e 	lsl.w	r2, r3, lr
    ef44:	1880      	adds	r0, r0, r2
    ef46:	fa43 f305 	asr.w	r3, r3, r5
    ef4a:	4159      	adcs	r1, r3
    ef4c:	e00e      	b.n	ef6c <__adddf3+0xd0>
    ef4e:	f1a5 0520 	sub.w	r5, r5, #32
    ef52:	f10e 0e20 	add.w	lr, lr, #32
    ef56:	2a01      	cmp	r2, #1
    ef58:	fa03 fc0e 	lsl.w	ip, r3, lr
    ef5c:	bf28      	it	cs
    ef5e:	f04c 0c02 	orrcs.w	ip, ip, #2
    ef62:	fa43 f305 	asr.w	r3, r3, r5
    ef66:	18c0      	adds	r0, r0, r3
    ef68:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    ef6c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    ef70:	d507      	bpl.n	ef82 <__adddf3+0xe6>
    ef72:	f04f 0e00 	mov.w	lr, #0
    ef76:	f1dc 0c00 	rsbs	ip, ip, #0
    ef7a:	eb7e 0000 	sbcs.w	r0, lr, r0
    ef7e:	eb6e 0101 	sbc.w	r1, lr, r1
    ef82:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    ef86:	d31b      	bcc.n	efc0 <__adddf3+0x124>
    ef88:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    ef8c:	d30c      	bcc.n	efa8 <__adddf3+0x10c>
    ef8e:	0849      	lsrs	r1, r1, #1
    ef90:	ea5f 0030 	movs.w	r0, r0, rrx
    ef94:	ea4f 0c3c 	mov.w	ip, ip, rrx
    ef98:	f104 0401 	add.w	r4, r4, #1
    ef9c:	ea4f 5244 	mov.w	r2, r4, lsl #21
    efa0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    efa4:	f080 809a 	bcs.w	f0dc <__adddf3+0x240>
    efa8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    efac:	bf08      	it	eq
    efae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    efb2:	f150 0000 	adcs.w	r0, r0, #0
    efb6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    efba:	ea41 0105 	orr.w	r1, r1, r5
    efbe:	bd30      	pop	{r4, r5, pc}
    efc0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    efc4:	4140      	adcs	r0, r0
    efc6:	eb41 0101 	adc.w	r1, r1, r1
    efca:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    efce:	f1a4 0401 	sub.w	r4, r4, #1
    efd2:	d1e9      	bne.n	efa8 <__adddf3+0x10c>
    efd4:	f091 0f00 	teq	r1, #0
    efd8:	bf04      	itt	eq
    efda:	4601      	moveq	r1, r0
    efdc:	2000      	moveq	r0, #0
    efde:	fab1 f381 	clz	r3, r1
    efe2:	bf08      	it	eq
    efe4:	3320      	addeq	r3, #32
    efe6:	f1a3 030b 	sub.w	r3, r3, #11
    efea:	f1b3 0220 	subs.w	r2, r3, #32
    efee:	da0c      	bge.n	f00a <__adddf3+0x16e>
    eff0:	320c      	adds	r2, #12
    eff2:	dd08      	ble.n	f006 <__adddf3+0x16a>
    eff4:	f102 0c14 	add.w	ip, r2, #20
    eff8:	f1c2 020c 	rsb	r2, r2, #12
    effc:	fa01 f00c 	lsl.w	r0, r1, ip
    f000:	fa21 f102 	lsr.w	r1, r1, r2
    f004:	e00c      	b.n	f020 <__adddf3+0x184>
    f006:	f102 0214 	add.w	r2, r2, #20
    f00a:	bfd8      	it	le
    f00c:	f1c2 0c20 	rsble	ip, r2, #32
    f010:	fa01 f102 	lsl.w	r1, r1, r2
    f014:	fa20 fc0c 	lsr.w	ip, r0, ip
    f018:	bfdc      	itt	le
    f01a:	ea41 010c 	orrle.w	r1, r1, ip
    f01e:	4090      	lslle	r0, r2
    f020:	1ae4      	subs	r4, r4, r3
    f022:	bfa2      	ittt	ge
    f024:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    f028:	4329      	orrge	r1, r5
    f02a:	bd30      	popge	{r4, r5, pc}
    f02c:	ea6f 0404 	mvn.w	r4, r4
    f030:	3c1f      	subs	r4, #31
    f032:	da1c      	bge.n	f06e <__adddf3+0x1d2>
    f034:	340c      	adds	r4, #12
    f036:	dc0e      	bgt.n	f056 <__adddf3+0x1ba>
    f038:	f104 0414 	add.w	r4, r4, #20
    f03c:	f1c4 0220 	rsb	r2, r4, #32
    f040:	fa20 f004 	lsr.w	r0, r0, r4
    f044:	fa01 f302 	lsl.w	r3, r1, r2
    f048:	ea40 0003 	orr.w	r0, r0, r3
    f04c:	fa21 f304 	lsr.w	r3, r1, r4
    f050:	ea45 0103 	orr.w	r1, r5, r3
    f054:	bd30      	pop	{r4, r5, pc}
    f056:	f1c4 040c 	rsb	r4, r4, #12
    f05a:	f1c4 0220 	rsb	r2, r4, #32
    f05e:	fa20 f002 	lsr.w	r0, r0, r2
    f062:	fa01 f304 	lsl.w	r3, r1, r4
    f066:	ea40 0003 	orr.w	r0, r0, r3
    f06a:	4629      	mov	r1, r5
    f06c:	bd30      	pop	{r4, r5, pc}
    f06e:	fa21 f004 	lsr.w	r0, r1, r4
    f072:	4629      	mov	r1, r5
    f074:	bd30      	pop	{r4, r5, pc}
    f076:	f094 0f00 	teq	r4, #0
    f07a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    f07e:	bf06      	itte	eq
    f080:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    f084:	3401      	addeq	r4, #1
    f086:	3d01      	subne	r5, #1
    f088:	e74e      	b.n	ef28 <__adddf3+0x8c>
    f08a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    f08e:	bf18      	it	ne
    f090:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    f094:	d029      	beq.n	f0ea <__adddf3+0x24e>
    f096:	ea94 0f05 	teq	r4, r5
    f09a:	bf08      	it	eq
    f09c:	ea90 0f02 	teqeq	r0, r2
    f0a0:	d005      	beq.n	f0ae <__adddf3+0x212>
    f0a2:	ea54 0c00 	orrs.w	ip, r4, r0
    f0a6:	bf04      	itt	eq
    f0a8:	4619      	moveq	r1, r3
    f0aa:	4610      	moveq	r0, r2
    f0ac:	bd30      	pop	{r4, r5, pc}
    f0ae:	ea91 0f03 	teq	r1, r3
    f0b2:	bf1e      	ittt	ne
    f0b4:	2100      	movne	r1, #0
    f0b6:	2000      	movne	r0, #0
    f0b8:	bd30      	popne	{r4, r5, pc}
    f0ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    f0be:	d105      	bne.n	f0cc <__adddf3+0x230>
    f0c0:	0040      	lsls	r0, r0, #1
    f0c2:	4149      	adcs	r1, r1
    f0c4:	bf28      	it	cs
    f0c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    f0ca:	bd30      	pop	{r4, r5, pc}
    f0cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    f0d0:	bf3c      	itt	cc
    f0d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    f0d6:	bd30      	popcc	{r4, r5, pc}
    f0d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    f0dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    f0e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    f0e4:	f04f 0000 	mov.w	r0, #0
    f0e8:	bd30      	pop	{r4, r5, pc}
    f0ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    f0ee:	bf1a      	itte	ne
    f0f0:	4619      	movne	r1, r3
    f0f2:	4610      	movne	r0, r2
    f0f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    f0f8:	bf1c      	itt	ne
    f0fa:	460b      	movne	r3, r1
    f0fc:	4602      	movne	r2, r0
    f0fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    f102:	bf06      	itte	eq
    f104:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    f108:	ea91 0f03 	teqeq	r1, r3
    f10c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    f110:	bd30      	pop	{r4, r5, pc}
    f112:	bf00      	nop

0000f114 <__aeabi_ui2d>:
    f114:	f090 0f00 	teq	r0, #0
    f118:	bf04      	itt	eq
    f11a:	2100      	moveq	r1, #0
    f11c:	4770      	bxeq	lr
    f11e:	b530      	push	{r4, r5, lr}
    f120:	f44f 6480 	mov.w	r4, #1024	; 0x400
    f124:	f104 0432 	add.w	r4, r4, #50	; 0x32
    f128:	f04f 0500 	mov.w	r5, #0
    f12c:	f04f 0100 	mov.w	r1, #0
    f130:	e750      	b.n	efd4 <__adddf3+0x138>
    f132:	bf00      	nop

0000f134 <__aeabi_i2d>:
    f134:	f090 0f00 	teq	r0, #0
    f138:	bf04      	itt	eq
    f13a:	2100      	moveq	r1, #0
    f13c:	4770      	bxeq	lr
    f13e:	b530      	push	{r4, r5, lr}
    f140:	f44f 6480 	mov.w	r4, #1024	; 0x400
    f144:	f104 0432 	add.w	r4, r4, #50	; 0x32
    f148:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    f14c:	bf48      	it	mi
    f14e:	4240      	negmi	r0, r0
    f150:	f04f 0100 	mov.w	r1, #0
    f154:	e73e      	b.n	efd4 <__adddf3+0x138>
    f156:	bf00      	nop

0000f158 <__aeabi_f2d>:
    f158:	0042      	lsls	r2, r0, #1
    f15a:	ea4f 01e2 	mov.w	r1, r2, asr #3
    f15e:	ea4f 0131 	mov.w	r1, r1, rrx
    f162:	ea4f 7002 	mov.w	r0, r2, lsl #28
    f166:	bf1f      	itttt	ne
    f168:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    f16c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    f170:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    f174:	4770      	bxne	lr
    f176:	f092 0f00 	teq	r2, #0
    f17a:	bf14      	ite	ne
    f17c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    f180:	4770      	bxeq	lr
    f182:	b530      	push	{r4, r5, lr}
    f184:	f44f 7460 	mov.w	r4, #896	; 0x380
    f188:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    f18c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    f190:	e720      	b.n	efd4 <__adddf3+0x138>
    f192:	bf00      	nop

0000f194 <__aeabi_ul2d>:
    f194:	ea50 0201 	orrs.w	r2, r0, r1
    f198:	bf08      	it	eq
    f19a:	4770      	bxeq	lr
    f19c:	b530      	push	{r4, r5, lr}
    f19e:	f04f 0500 	mov.w	r5, #0
    f1a2:	e00a      	b.n	f1ba <__aeabi_l2d+0x16>

0000f1a4 <__aeabi_l2d>:
    f1a4:	ea50 0201 	orrs.w	r2, r0, r1
    f1a8:	bf08      	it	eq
    f1aa:	4770      	bxeq	lr
    f1ac:	b530      	push	{r4, r5, lr}
    f1ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    f1b2:	d502      	bpl.n	f1ba <__aeabi_l2d+0x16>
    f1b4:	4240      	negs	r0, r0
    f1b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    f1ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
    f1be:	f104 0432 	add.w	r4, r4, #50	; 0x32
    f1c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    f1c6:	f43f aedc 	beq.w	ef82 <__adddf3+0xe6>
    f1ca:	f04f 0203 	mov.w	r2, #3
    f1ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    f1d2:	bf18      	it	ne
    f1d4:	3203      	addne	r2, #3
    f1d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    f1da:	bf18      	it	ne
    f1dc:	3203      	addne	r2, #3
    f1de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    f1e2:	f1c2 0320 	rsb	r3, r2, #32
    f1e6:	fa00 fc03 	lsl.w	ip, r0, r3
    f1ea:	fa20 f002 	lsr.w	r0, r0, r2
    f1ee:	fa01 fe03 	lsl.w	lr, r1, r3
    f1f2:	ea40 000e 	orr.w	r0, r0, lr
    f1f6:	fa21 f102 	lsr.w	r1, r1, r2
    f1fa:	4414      	add	r4, r2
    f1fc:	e6c1      	b.n	ef82 <__adddf3+0xe6>
    f1fe:	bf00      	nop

0000f200 <__aeabi_dmul>:
    f200:	b570      	push	{r4, r5, r6, lr}
    f202:	f04f 0cff 	mov.w	ip, #255	; 0xff
    f206:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    f20a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    f20e:	bf1d      	ittte	ne
    f210:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    f214:	ea94 0f0c 	teqne	r4, ip
    f218:	ea95 0f0c 	teqne	r5, ip
    f21c:	f000 f8de 	bleq	f3dc <__aeabi_dmul+0x1dc>
    f220:	442c      	add	r4, r5
    f222:	ea81 0603 	eor.w	r6, r1, r3
    f226:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    f22a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    f22e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    f232:	bf18      	it	ne
    f234:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    f238:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    f23c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    f240:	d038      	beq.n	f2b4 <__aeabi_dmul+0xb4>
    f242:	fba0 ce02 	umull	ip, lr, r0, r2
    f246:	f04f 0500 	mov.w	r5, #0
    f24a:	fbe1 e502 	umlal	lr, r5, r1, r2
    f24e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    f252:	fbe0 e503 	umlal	lr, r5, r0, r3
    f256:	f04f 0600 	mov.w	r6, #0
    f25a:	fbe1 5603 	umlal	r5, r6, r1, r3
    f25e:	f09c 0f00 	teq	ip, #0
    f262:	bf18      	it	ne
    f264:	f04e 0e01 	orrne.w	lr, lr, #1
    f268:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    f26c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    f270:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    f274:	d204      	bcs.n	f280 <__aeabi_dmul+0x80>
    f276:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    f27a:	416d      	adcs	r5, r5
    f27c:	eb46 0606 	adc.w	r6, r6, r6
    f280:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    f284:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    f288:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    f28c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    f290:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    f294:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    f298:	bf88      	it	hi
    f29a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    f29e:	d81e      	bhi.n	f2de <__aeabi_dmul+0xde>
    f2a0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    f2a4:	bf08      	it	eq
    f2a6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    f2aa:	f150 0000 	adcs.w	r0, r0, #0
    f2ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    f2b2:	bd70      	pop	{r4, r5, r6, pc}
    f2b4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    f2b8:	ea46 0101 	orr.w	r1, r6, r1
    f2bc:	ea40 0002 	orr.w	r0, r0, r2
    f2c0:	ea81 0103 	eor.w	r1, r1, r3
    f2c4:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    f2c8:	bfc2      	ittt	gt
    f2ca:	ebd4 050c 	rsbsgt	r5, r4, ip
    f2ce:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    f2d2:	bd70      	popgt	{r4, r5, r6, pc}
    f2d4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    f2d8:	f04f 0e00 	mov.w	lr, #0
    f2dc:	3c01      	subs	r4, #1
    f2de:	f300 80ab 	bgt.w	f438 <__aeabi_dmul+0x238>
    f2e2:	f114 0f36 	cmn.w	r4, #54	; 0x36
    f2e6:	bfde      	ittt	le
    f2e8:	2000      	movle	r0, #0
    f2ea:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    f2ee:	bd70      	pople	{r4, r5, r6, pc}
    f2f0:	f1c4 0400 	rsb	r4, r4, #0
    f2f4:	3c20      	subs	r4, #32
    f2f6:	da35      	bge.n	f364 <__aeabi_dmul+0x164>
    f2f8:	340c      	adds	r4, #12
    f2fa:	dc1b      	bgt.n	f334 <__aeabi_dmul+0x134>
    f2fc:	f104 0414 	add.w	r4, r4, #20
    f300:	f1c4 0520 	rsb	r5, r4, #32
    f304:	fa00 f305 	lsl.w	r3, r0, r5
    f308:	fa20 f004 	lsr.w	r0, r0, r4
    f30c:	fa01 f205 	lsl.w	r2, r1, r5
    f310:	ea40 0002 	orr.w	r0, r0, r2
    f314:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    f318:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    f31c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    f320:	fa21 f604 	lsr.w	r6, r1, r4
    f324:	eb42 0106 	adc.w	r1, r2, r6
    f328:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    f32c:	bf08      	it	eq
    f32e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    f332:	bd70      	pop	{r4, r5, r6, pc}
    f334:	f1c4 040c 	rsb	r4, r4, #12
    f338:	f1c4 0520 	rsb	r5, r4, #32
    f33c:	fa00 f304 	lsl.w	r3, r0, r4
    f340:	fa20 f005 	lsr.w	r0, r0, r5
    f344:	fa01 f204 	lsl.w	r2, r1, r4
    f348:	ea40 0002 	orr.w	r0, r0, r2
    f34c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    f350:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    f354:	f141 0100 	adc.w	r1, r1, #0
    f358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    f35c:	bf08      	it	eq
    f35e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    f362:	bd70      	pop	{r4, r5, r6, pc}
    f364:	f1c4 0520 	rsb	r5, r4, #32
    f368:	fa00 f205 	lsl.w	r2, r0, r5
    f36c:	ea4e 0e02 	orr.w	lr, lr, r2
    f370:	fa20 f304 	lsr.w	r3, r0, r4
    f374:	fa01 f205 	lsl.w	r2, r1, r5
    f378:	ea43 0302 	orr.w	r3, r3, r2
    f37c:	fa21 f004 	lsr.w	r0, r1, r4
    f380:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    f384:	fa21 f204 	lsr.w	r2, r1, r4
    f388:	ea20 0002 	bic.w	r0, r0, r2
    f38c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    f390:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    f394:	bf08      	it	eq
    f396:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    f39a:	bd70      	pop	{r4, r5, r6, pc}
    f39c:	f094 0f00 	teq	r4, #0
    f3a0:	d10f      	bne.n	f3c2 <__aeabi_dmul+0x1c2>
    f3a2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    f3a6:	0040      	lsls	r0, r0, #1
    f3a8:	eb41 0101 	adc.w	r1, r1, r1
    f3ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    f3b0:	bf08      	it	eq
    f3b2:	3c01      	subeq	r4, #1
    f3b4:	d0f7      	beq.n	f3a6 <__aeabi_dmul+0x1a6>
    f3b6:	ea41 0106 	orr.w	r1, r1, r6
    f3ba:	f095 0f00 	teq	r5, #0
    f3be:	bf18      	it	ne
    f3c0:	4770      	bxne	lr
    f3c2:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    f3c6:	0052      	lsls	r2, r2, #1
    f3c8:	eb43 0303 	adc.w	r3, r3, r3
    f3cc:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    f3d0:	bf08      	it	eq
    f3d2:	3d01      	subeq	r5, #1
    f3d4:	d0f7      	beq.n	f3c6 <__aeabi_dmul+0x1c6>
    f3d6:	ea43 0306 	orr.w	r3, r3, r6
    f3da:	4770      	bx	lr
    f3dc:	ea94 0f0c 	teq	r4, ip
    f3e0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    f3e4:	bf18      	it	ne
    f3e6:	ea95 0f0c 	teqne	r5, ip
    f3ea:	d00c      	beq.n	f406 <__aeabi_dmul+0x206>
    f3ec:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    f3f0:	bf18      	it	ne
    f3f2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    f3f6:	d1d1      	bne.n	f39c <__aeabi_dmul+0x19c>
    f3f8:	ea81 0103 	eor.w	r1, r1, r3
    f3fc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    f400:	f04f 0000 	mov.w	r0, #0
    f404:	bd70      	pop	{r4, r5, r6, pc}
    f406:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    f40a:	bf06      	itte	eq
    f40c:	4610      	moveq	r0, r2
    f40e:	4619      	moveq	r1, r3
    f410:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    f414:	d019      	beq.n	f44a <__aeabi_dmul+0x24a>
    f416:	ea94 0f0c 	teq	r4, ip
    f41a:	d102      	bne.n	f422 <__aeabi_dmul+0x222>
    f41c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    f420:	d113      	bne.n	f44a <__aeabi_dmul+0x24a>
    f422:	ea95 0f0c 	teq	r5, ip
    f426:	d105      	bne.n	f434 <__aeabi_dmul+0x234>
    f428:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    f42c:	bf1c      	itt	ne
    f42e:	4610      	movne	r0, r2
    f430:	4619      	movne	r1, r3
    f432:	d10a      	bne.n	f44a <__aeabi_dmul+0x24a>
    f434:	ea81 0103 	eor.w	r1, r1, r3
    f438:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    f43c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    f440:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    f444:	f04f 0000 	mov.w	r0, #0
    f448:	bd70      	pop	{r4, r5, r6, pc}
    f44a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    f44e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    f452:	bd70      	pop	{r4, r5, r6, pc}

0000f454 <__aeabi_ddiv>:
    f454:	b570      	push	{r4, r5, r6, lr}
    f456:	f04f 0cff 	mov.w	ip, #255	; 0xff
    f45a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    f45e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    f462:	bf1d      	ittte	ne
    f464:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    f468:	ea94 0f0c 	teqne	r4, ip
    f46c:	ea95 0f0c 	teqne	r5, ip
    f470:	f000 f8a7 	bleq	f5c2 <__aeabi_ddiv+0x16e>
    f474:	eba4 0405 	sub.w	r4, r4, r5
    f478:	ea81 0e03 	eor.w	lr, r1, r3
    f47c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    f480:	ea4f 3101 	mov.w	r1, r1, lsl #12
    f484:	f000 8088 	beq.w	f598 <__aeabi_ddiv+0x144>
    f488:	ea4f 3303 	mov.w	r3, r3, lsl #12
    f48c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    f490:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    f494:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    f498:	ea4f 2202 	mov.w	r2, r2, lsl #8
    f49c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    f4a0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    f4a4:	ea4f 2600 	mov.w	r6, r0, lsl #8
    f4a8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    f4ac:	429d      	cmp	r5, r3
    f4ae:	bf08      	it	eq
    f4b0:	4296      	cmpeq	r6, r2
    f4b2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    f4b6:	f504 7440 	add.w	r4, r4, #768	; 0x300
    f4ba:	d202      	bcs.n	f4c2 <__aeabi_ddiv+0x6e>
    f4bc:	085b      	lsrs	r3, r3, #1
    f4be:	ea4f 0232 	mov.w	r2, r2, rrx
    f4c2:	1ab6      	subs	r6, r6, r2
    f4c4:	eb65 0503 	sbc.w	r5, r5, r3
    f4c8:	085b      	lsrs	r3, r3, #1
    f4ca:	ea4f 0232 	mov.w	r2, r2, rrx
    f4ce:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    f4d2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    f4d6:	ebb6 0e02 	subs.w	lr, r6, r2
    f4da:	eb75 0e03 	sbcs.w	lr, r5, r3
    f4de:	bf22      	ittt	cs
    f4e0:	1ab6      	subcs	r6, r6, r2
    f4e2:	4675      	movcs	r5, lr
    f4e4:	ea40 000c 	orrcs.w	r0, r0, ip
    f4e8:	085b      	lsrs	r3, r3, #1
    f4ea:	ea4f 0232 	mov.w	r2, r2, rrx
    f4ee:	ebb6 0e02 	subs.w	lr, r6, r2
    f4f2:	eb75 0e03 	sbcs.w	lr, r5, r3
    f4f6:	bf22      	ittt	cs
    f4f8:	1ab6      	subcs	r6, r6, r2
    f4fa:	4675      	movcs	r5, lr
    f4fc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    f500:	085b      	lsrs	r3, r3, #1
    f502:	ea4f 0232 	mov.w	r2, r2, rrx
    f506:	ebb6 0e02 	subs.w	lr, r6, r2
    f50a:	eb75 0e03 	sbcs.w	lr, r5, r3
    f50e:	bf22      	ittt	cs
    f510:	1ab6      	subcs	r6, r6, r2
    f512:	4675      	movcs	r5, lr
    f514:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    f518:	085b      	lsrs	r3, r3, #1
    f51a:	ea4f 0232 	mov.w	r2, r2, rrx
    f51e:	ebb6 0e02 	subs.w	lr, r6, r2
    f522:	eb75 0e03 	sbcs.w	lr, r5, r3
    f526:	bf22      	ittt	cs
    f528:	1ab6      	subcs	r6, r6, r2
    f52a:	4675      	movcs	r5, lr
    f52c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    f530:	ea55 0e06 	orrs.w	lr, r5, r6
    f534:	d018      	beq.n	f568 <__aeabi_ddiv+0x114>
    f536:	ea4f 1505 	mov.w	r5, r5, lsl #4
    f53a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    f53e:	ea4f 1606 	mov.w	r6, r6, lsl #4
    f542:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    f546:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    f54a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    f54e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    f552:	d1c0      	bne.n	f4d6 <__aeabi_ddiv+0x82>
    f554:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    f558:	d10b      	bne.n	f572 <__aeabi_ddiv+0x11e>
    f55a:	ea41 0100 	orr.w	r1, r1, r0
    f55e:	f04f 0000 	mov.w	r0, #0
    f562:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    f566:	e7b6      	b.n	f4d6 <__aeabi_ddiv+0x82>
    f568:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    f56c:	bf04      	itt	eq
    f56e:	4301      	orreq	r1, r0
    f570:	2000      	moveq	r0, #0
    f572:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    f576:	bf88      	it	hi
    f578:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    f57c:	f63f aeaf 	bhi.w	f2de <__aeabi_dmul+0xde>
    f580:	ebb5 0c03 	subs.w	ip, r5, r3
    f584:	bf04      	itt	eq
    f586:	ebb6 0c02 	subseq.w	ip, r6, r2
    f58a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    f58e:	f150 0000 	adcs.w	r0, r0, #0
    f592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    f596:	bd70      	pop	{r4, r5, r6, pc}
    f598:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    f59c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    f5a0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    f5a4:	bfc2      	ittt	gt
    f5a6:	ebd4 050c 	rsbsgt	r5, r4, ip
    f5aa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    f5ae:	bd70      	popgt	{r4, r5, r6, pc}
    f5b0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    f5b4:	f04f 0e00 	mov.w	lr, #0
    f5b8:	3c01      	subs	r4, #1
    f5ba:	e690      	b.n	f2de <__aeabi_dmul+0xde>
    f5bc:	ea45 0e06 	orr.w	lr, r5, r6
    f5c0:	e68d      	b.n	f2de <__aeabi_dmul+0xde>
    f5c2:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    f5c6:	ea94 0f0c 	teq	r4, ip
    f5ca:	bf08      	it	eq
    f5cc:	ea95 0f0c 	teqeq	r5, ip
    f5d0:	f43f af3b 	beq.w	f44a <__aeabi_dmul+0x24a>
    f5d4:	ea94 0f0c 	teq	r4, ip
    f5d8:	d10a      	bne.n	f5f0 <__aeabi_ddiv+0x19c>
    f5da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    f5de:	f47f af34 	bne.w	f44a <__aeabi_dmul+0x24a>
    f5e2:	ea95 0f0c 	teq	r5, ip
    f5e6:	f47f af25 	bne.w	f434 <__aeabi_dmul+0x234>
    f5ea:	4610      	mov	r0, r2
    f5ec:	4619      	mov	r1, r3
    f5ee:	e72c      	b.n	f44a <__aeabi_dmul+0x24a>
    f5f0:	ea95 0f0c 	teq	r5, ip
    f5f4:	d106      	bne.n	f604 <__aeabi_ddiv+0x1b0>
    f5f6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    f5fa:	f43f aefd 	beq.w	f3f8 <__aeabi_dmul+0x1f8>
    f5fe:	4610      	mov	r0, r2
    f600:	4619      	mov	r1, r3
    f602:	e722      	b.n	f44a <__aeabi_dmul+0x24a>
    f604:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    f608:	bf18      	it	ne
    f60a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    f60e:	f47f aec5 	bne.w	f39c <__aeabi_dmul+0x19c>
    f612:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    f616:	f47f af0d 	bne.w	f434 <__aeabi_dmul+0x234>
    f61a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    f61e:	f47f aeeb 	bne.w	f3f8 <__aeabi_dmul+0x1f8>
    f622:	e712      	b.n	f44a <__aeabi_dmul+0x24a>

0000f624 <__aeabi_d2uiz>:
    f624:	004a      	lsls	r2, r1, #1
    f626:	d211      	bcs.n	f64c <__aeabi_d2uiz+0x28>
    f628:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    f62c:	d211      	bcs.n	f652 <__aeabi_d2uiz+0x2e>
    f62e:	d50d      	bpl.n	f64c <__aeabi_d2uiz+0x28>
    f630:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    f634:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    f638:	d40e      	bmi.n	f658 <__aeabi_d2uiz+0x34>
    f63a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    f63e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    f642:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    f646:	fa23 f002 	lsr.w	r0, r3, r2
    f64a:	4770      	bx	lr
    f64c:	f04f 0000 	mov.w	r0, #0
    f650:	4770      	bx	lr
    f652:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    f656:	d102      	bne.n	f65e <__aeabi_d2uiz+0x3a>
    f658:	f04f 30ff 	mov.w	r0, #4294967295
    f65c:	4770      	bx	lr
    f65e:	f04f 0000 	mov.w	r0, #0
    f662:	4770      	bx	lr

0000f664 <__libc_init_array>:
    f664:	b570      	push	{r4, r5, r6, lr}
    f666:	4e0d      	ldr	r6, [pc, #52]	; (f69c <__libc_init_array+0x38>)
    f668:	4c0d      	ldr	r4, [pc, #52]	; (f6a0 <__libc_init_array+0x3c>)
    f66a:	1ba4      	subs	r4, r4, r6
    f66c:	10a4      	asrs	r4, r4, #2
    f66e:	2500      	movs	r5, #0
    f670:	42a5      	cmp	r5, r4
    f672:	d109      	bne.n	f688 <__libc_init_array+0x24>
    f674:	4e0b      	ldr	r6, [pc, #44]	; (f6a4 <__libc_init_array+0x40>)
    f676:	4c0c      	ldr	r4, [pc, #48]	; (f6a8 <__libc_init_array+0x44>)
    f678:	f002 f97c 	bl	11974 <_init>
    f67c:	1ba4      	subs	r4, r4, r6
    f67e:	10a4      	asrs	r4, r4, #2
    f680:	2500      	movs	r5, #0
    f682:	42a5      	cmp	r5, r4
    f684:	d105      	bne.n	f692 <__libc_init_array+0x2e>
    f686:	bd70      	pop	{r4, r5, r6, pc}
    f688:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    f68c:	4798      	blx	r3
    f68e:	3501      	adds	r5, #1
    f690:	e7ee      	b.n	f670 <__libc_init_array+0xc>
    f692:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
    f696:	4798      	blx	r3
    f698:	3501      	adds	r5, #1
    f69a:	e7f2      	b.n	f682 <__libc_init_array+0x1e>
    f69c:	00011980 	.word	0x00011980
    f6a0:	00011980 	.word	0x00011980
    f6a4:	00011980 	.word	0x00011980
    f6a8:	00011984 	.word	0x00011984

0000f6ac <malloc>:
    f6ac:	4b02      	ldr	r3, [pc, #8]	; (f6b8 <malloc+0xc>)
    f6ae:	4601      	mov	r1, r0
    f6b0:	6818      	ldr	r0, [r3, #0]
    f6b2:	f000 b865 	b.w	f780 <_malloc_r>
    f6b6:	bf00      	nop
    f6b8:	20000548 	.word	0x20000548

0000f6bc <memcpy>:
    f6bc:	b510      	push	{r4, lr}
    f6be:	1e43      	subs	r3, r0, #1
    f6c0:	440a      	add	r2, r1
    f6c2:	4291      	cmp	r1, r2
    f6c4:	d100      	bne.n	f6c8 <memcpy+0xc>
    f6c6:	bd10      	pop	{r4, pc}
    f6c8:	f811 4b01 	ldrb.w	r4, [r1], #1
    f6cc:	f803 4f01 	strb.w	r4, [r3, #1]!
    f6d0:	e7f7      	b.n	f6c2 <memcpy+0x6>

0000f6d2 <memset>:
    f6d2:	4402      	add	r2, r0
    f6d4:	4603      	mov	r3, r0
    f6d6:	4293      	cmp	r3, r2
    f6d8:	d100      	bne.n	f6dc <memset+0xa>
    f6da:	4770      	bx	lr
    f6dc:	f803 1b01 	strb.w	r1, [r3], #1
    f6e0:	e7f9      	b.n	f6d6 <memset+0x4>
	...

0000f6e4 <_free_r>:
    f6e4:	b538      	push	{r3, r4, r5, lr}
    f6e6:	4605      	mov	r5, r0
    f6e8:	2900      	cmp	r1, #0
    f6ea:	d045      	beq.n	f778 <_free_r+0x94>
    f6ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
    f6f0:	1f0c      	subs	r4, r1, #4
    f6f2:	2b00      	cmp	r3, #0
    f6f4:	bfb8      	it	lt
    f6f6:	18e4      	addlt	r4, r4, r3
    f6f8:	f000 fce2 	bl	100c0 <__malloc_lock>
    f6fc:	4a1f      	ldr	r2, [pc, #124]	; (f77c <_free_r+0x98>)
    f6fe:	6813      	ldr	r3, [r2, #0]
    f700:	4610      	mov	r0, r2
    f702:	b933      	cbnz	r3, f712 <_free_r+0x2e>
    f704:	6063      	str	r3, [r4, #4]
    f706:	6014      	str	r4, [r2, #0]
    f708:	4628      	mov	r0, r5
    f70a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    f70e:	f000 bcd8 	b.w	100c2 <__malloc_unlock>
    f712:	42a3      	cmp	r3, r4
    f714:	d90c      	bls.n	f730 <_free_r+0x4c>
    f716:	6821      	ldr	r1, [r4, #0]
    f718:	1862      	adds	r2, r4, r1
    f71a:	4293      	cmp	r3, r2
    f71c:	bf04      	itt	eq
    f71e:	681a      	ldreq	r2, [r3, #0]
    f720:	685b      	ldreq	r3, [r3, #4]
    f722:	6063      	str	r3, [r4, #4]
    f724:	bf04      	itt	eq
    f726:	1852      	addeq	r2, r2, r1
    f728:	6022      	streq	r2, [r4, #0]
    f72a:	6004      	str	r4, [r0, #0]
    f72c:	e7ec      	b.n	f708 <_free_r+0x24>
    f72e:	4613      	mov	r3, r2
    f730:	685a      	ldr	r2, [r3, #4]
    f732:	b10a      	cbz	r2, f738 <_free_r+0x54>
    f734:	42a2      	cmp	r2, r4
    f736:	d9fa      	bls.n	f72e <_free_r+0x4a>
    f738:	6819      	ldr	r1, [r3, #0]
    f73a:	1858      	adds	r0, r3, r1
    f73c:	42a0      	cmp	r0, r4
    f73e:	d10b      	bne.n	f758 <_free_r+0x74>
    f740:	6820      	ldr	r0, [r4, #0]
    f742:	4401      	add	r1, r0
    f744:	1858      	adds	r0, r3, r1
    f746:	4282      	cmp	r2, r0
    f748:	6019      	str	r1, [r3, #0]
    f74a:	d1dd      	bne.n	f708 <_free_r+0x24>
    f74c:	6810      	ldr	r0, [r2, #0]
    f74e:	6852      	ldr	r2, [r2, #4]
    f750:	605a      	str	r2, [r3, #4]
    f752:	4401      	add	r1, r0
    f754:	6019      	str	r1, [r3, #0]
    f756:	e7d7      	b.n	f708 <_free_r+0x24>
    f758:	d902      	bls.n	f760 <_free_r+0x7c>
    f75a:	230c      	movs	r3, #12
    f75c:	602b      	str	r3, [r5, #0]
    f75e:	e7d3      	b.n	f708 <_free_r+0x24>
    f760:	6820      	ldr	r0, [r4, #0]
    f762:	1821      	adds	r1, r4, r0
    f764:	428a      	cmp	r2, r1
    f766:	bf04      	itt	eq
    f768:	6811      	ldreq	r1, [r2, #0]
    f76a:	6852      	ldreq	r2, [r2, #4]
    f76c:	6062      	str	r2, [r4, #4]
    f76e:	bf04      	itt	eq
    f770:	1809      	addeq	r1, r1, r0
    f772:	6021      	streq	r1, [r4, #0]
    f774:	605c      	str	r4, [r3, #4]
    f776:	e7c7      	b.n	f708 <_free_r+0x24>
    f778:	bd38      	pop	{r3, r4, r5, pc}
    f77a:	bf00      	nop
    f77c:	20001040 	.word	0x20001040

0000f780 <_malloc_r>:
    f780:	b570      	push	{r4, r5, r6, lr}
    f782:	1ccd      	adds	r5, r1, #3
    f784:	f025 0503 	bic.w	r5, r5, #3
    f788:	3508      	adds	r5, #8
    f78a:	2d0c      	cmp	r5, #12
    f78c:	bf38      	it	cc
    f78e:	250c      	movcc	r5, #12
    f790:	2d00      	cmp	r5, #0
    f792:	4606      	mov	r6, r0
    f794:	db01      	blt.n	f79a <_malloc_r+0x1a>
    f796:	42a9      	cmp	r1, r5
    f798:	d903      	bls.n	f7a2 <_malloc_r+0x22>
    f79a:	230c      	movs	r3, #12
    f79c:	6033      	str	r3, [r6, #0]
    f79e:	2000      	movs	r0, #0
    f7a0:	bd70      	pop	{r4, r5, r6, pc}
    f7a2:	f000 fc8d 	bl	100c0 <__malloc_lock>
    f7a6:	4a23      	ldr	r2, [pc, #140]	; (f834 <_malloc_r+0xb4>)
    f7a8:	6814      	ldr	r4, [r2, #0]
    f7aa:	4621      	mov	r1, r4
    f7ac:	b991      	cbnz	r1, f7d4 <_malloc_r+0x54>
    f7ae:	4c22      	ldr	r4, [pc, #136]	; (f838 <_malloc_r+0xb8>)
    f7b0:	6823      	ldr	r3, [r4, #0]
    f7b2:	b91b      	cbnz	r3, f7bc <_malloc_r+0x3c>
    f7b4:	4630      	mov	r0, r6
    f7b6:	f000 f8bd 	bl	f934 <_sbrk_r>
    f7ba:	6020      	str	r0, [r4, #0]
    f7bc:	4629      	mov	r1, r5
    f7be:	4630      	mov	r0, r6
    f7c0:	f000 f8b8 	bl	f934 <_sbrk_r>
    f7c4:	1c43      	adds	r3, r0, #1
    f7c6:	d126      	bne.n	f816 <_malloc_r+0x96>
    f7c8:	230c      	movs	r3, #12
    f7ca:	6033      	str	r3, [r6, #0]
    f7cc:	4630      	mov	r0, r6
    f7ce:	f000 fc78 	bl	100c2 <__malloc_unlock>
    f7d2:	e7e4      	b.n	f79e <_malloc_r+0x1e>
    f7d4:	680b      	ldr	r3, [r1, #0]
    f7d6:	1b5b      	subs	r3, r3, r5
    f7d8:	d41a      	bmi.n	f810 <_malloc_r+0x90>
    f7da:	2b0b      	cmp	r3, #11
    f7dc:	d90f      	bls.n	f7fe <_malloc_r+0x7e>
    f7de:	600b      	str	r3, [r1, #0]
    f7e0:	50cd      	str	r5, [r1, r3]
    f7e2:	18cc      	adds	r4, r1, r3
    f7e4:	4630      	mov	r0, r6
    f7e6:	f000 fc6c 	bl	100c2 <__malloc_unlock>
    f7ea:	f104 000b 	add.w	r0, r4, #11
    f7ee:	1d23      	adds	r3, r4, #4
    f7f0:	f020 0007 	bic.w	r0, r0, #7
    f7f4:	1ac3      	subs	r3, r0, r3
    f7f6:	d01b      	beq.n	f830 <_malloc_r+0xb0>
    f7f8:	425a      	negs	r2, r3
    f7fa:	50e2      	str	r2, [r4, r3]
    f7fc:	bd70      	pop	{r4, r5, r6, pc}
    f7fe:	428c      	cmp	r4, r1
    f800:	bf0d      	iteet	eq
    f802:	6863      	ldreq	r3, [r4, #4]
    f804:	684b      	ldrne	r3, [r1, #4]
    f806:	6063      	strne	r3, [r4, #4]
    f808:	6013      	streq	r3, [r2, #0]
    f80a:	bf18      	it	ne
    f80c:	460c      	movne	r4, r1
    f80e:	e7e9      	b.n	f7e4 <_malloc_r+0x64>
    f810:	460c      	mov	r4, r1
    f812:	6849      	ldr	r1, [r1, #4]
    f814:	e7ca      	b.n	f7ac <_malloc_r+0x2c>
    f816:	1cc4      	adds	r4, r0, #3
    f818:	f024 0403 	bic.w	r4, r4, #3
    f81c:	42a0      	cmp	r0, r4
    f81e:	d005      	beq.n	f82c <_malloc_r+0xac>
    f820:	1a21      	subs	r1, r4, r0
    f822:	4630      	mov	r0, r6
    f824:	f000 f886 	bl	f934 <_sbrk_r>
    f828:	3001      	adds	r0, #1
    f82a:	d0cd      	beq.n	f7c8 <_malloc_r+0x48>
    f82c:	6025      	str	r5, [r4, #0]
    f82e:	e7d9      	b.n	f7e4 <_malloc_r+0x64>
    f830:	bd70      	pop	{r4, r5, r6, pc}
    f832:	bf00      	nop
    f834:	20001040 	.word	0x20001040
    f838:	20001044 	.word	0x20001044

0000f83c <iprintf>:
    f83c:	b40f      	push	{r0, r1, r2, r3}
    f83e:	4b0a      	ldr	r3, [pc, #40]	; (f868 <iprintf+0x2c>)
    f840:	b513      	push	{r0, r1, r4, lr}
    f842:	681c      	ldr	r4, [r3, #0]
    f844:	b124      	cbz	r4, f850 <iprintf+0x14>
    f846:	69a3      	ldr	r3, [r4, #24]
    f848:	b913      	cbnz	r3, f850 <iprintf+0x14>
    f84a:	4620      	mov	r0, r4
    f84c:	f000 fb4a 	bl	fee4 <__sinit>
    f850:	ab05      	add	r3, sp, #20
    f852:	9a04      	ldr	r2, [sp, #16]
    f854:	68a1      	ldr	r1, [r4, #8]
    f856:	9301      	str	r3, [sp, #4]
    f858:	4620      	mov	r0, r4
    f85a:	f000 fdab 	bl	103b4 <_vfiprintf_r>
    f85e:	b002      	add	sp, #8
    f860:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    f864:	b004      	add	sp, #16
    f866:	4770      	bx	lr
    f868:	20000548 	.word	0x20000548

0000f86c <_puts_r>:
    f86c:	b570      	push	{r4, r5, r6, lr}
    f86e:	460e      	mov	r6, r1
    f870:	4605      	mov	r5, r0
    f872:	b118      	cbz	r0, f87c <_puts_r+0x10>
    f874:	6983      	ldr	r3, [r0, #24]
    f876:	b90b      	cbnz	r3, f87c <_puts_r+0x10>
    f878:	f000 fb34 	bl	fee4 <__sinit>
    f87c:	69ab      	ldr	r3, [r5, #24]
    f87e:	68ac      	ldr	r4, [r5, #8]
    f880:	b913      	cbnz	r3, f888 <_puts_r+0x1c>
    f882:	4628      	mov	r0, r5
    f884:	f000 fb2e 	bl	fee4 <__sinit>
    f888:	4b23      	ldr	r3, [pc, #140]	; (f918 <_puts_r+0xac>)
    f88a:	429c      	cmp	r4, r3
    f88c:	d117      	bne.n	f8be <_puts_r+0x52>
    f88e:	686c      	ldr	r4, [r5, #4]
    f890:	89a3      	ldrh	r3, [r4, #12]
    f892:	071b      	lsls	r3, r3, #28
    f894:	d51d      	bpl.n	f8d2 <_puts_r+0x66>
    f896:	6923      	ldr	r3, [r4, #16]
    f898:	b1db      	cbz	r3, f8d2 <_puts_r+0x66>
    f89a:	3e01      	subs	r6, #1
    f89c:	68a3      	ldr	r3, [r4, #8]
    f89e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
    f8a2:	3b01      	subs	r3, #1
    f8a4:	60a3      	str	r3, [r4, #8]
    f8a6:	b9e9      	cbnz	r1, f8e4 <_puts_r+0x78>
    f8a8:	2b00      	cmp	r3, #0
    f8aa:	da2e      	bge.n	f90a <_puts_r+0x9e>
    f8ac:	4622      	mov	r2, r4
    f8ae:	210a      	movs	r1, #10
    f8b0:	4628      	mov	r0, r5
    f8b2:	f000 f965 	bl	fb80 <__swbuf_r>
    f8b6:	3001      	adds	r0, #1
    f8b8:	d011      	beq.n	f8de <_puts_r+0x72>
    f8ba:	200a      	movs	r0, #10
    f8bc:	bd70      	pop	{r4, r5, r6, pc}
    f8be:	4b17      	ldr	r3, [pc, #92]	; (f91c <_puts_r+0xb0>)
    f8c0:	429c      	cmp	r4, r3
    f8c2:	d101      	bne.n	f8c8 <_puts_r+0x5c>
    f8c4:	68ac      	ldr	r4, [r5, #8]
    f8c6:	e7e3      	b.n	f890 <_puts_r+0x24>
    f8c8:	4b15      	ldr	r3, [pc, #84]	; (f920 <_puts_r+0xb4>)
    f8ca:	429c      	cmp	r4, r3
    f8cc:	bf08      	it	eq
    f8ce:	68ec      	ldreq	r4, [r5, #12]
    f8d0:	e7de      	b.n	f890 <_puts_r+0x24>
    f8d2:	4621      	mov	r1, r4
    f8d4:	4628      	mov	r0, r5
    f8d6:	f000 f9a5 	bl	fc24 <__swsetup_r>
    f8da:	2800      	cmp	r0, #0
    f8dc:	d0dd      	beq.n	f89a <_puts_r+0x2e>
    f8de:	f04f 30ff 	mov.w	r0, #4294967295
    f8e2:	bd70      	pop	{r4, r5, r6, pc}
    f8e4:	2b00      	cmp	r3, #0
    f8e6:	da04      	bge.n	f8f2 <_puts_r+0x86>
    f8e8:	69a2      	ldr	r2, [r4, #24]
    f8ea:	4293      	cmp	r3, r2
    f8ec:	db06      	blt.n	f8fc <_puts_r+0x90>
    f8ee:	290a      	cmp	r1, #10
    f8f0:	d004      	beq.n	f8fc <_puts_r+0x90>
    f8f2:	6823      	ldr	r3, [r4, #0]
    f8f4:	1c5a      	adds	r2, r3, #1
    f8f6:	6022      	str	r2, [r4, #0]
    f8f8:	7019      	strb	r1, [r3, #0]
    f8fa:	e7cf      	b.n	f89c <_puts_r+0x30>
    f8fc:	4622      	mov	r2, r4
    f8fe:	4628      	mov	r0, r5
    f900:	f000 f93e 	bl	fb80 <__swbuf_r>
    f904:	3001      	adds	r0, #1
    f906:	d1c9      	bne.n	f89c <_puts_r+0x30>
    f908:	e7e9      	b.n	f8de <_puts_r+0x72>
    f90a:	6823      	ldr	r3, [r4, #0]
    f90c:	200a      	movs	r0, #10
    f90e:	1c5a      	adds	r2, r3, #1
    f910:	6022      	str	r2, [r4, #0]
    f912:	7018      	strb	r0, [r3, #0]
    f914:	bd70      	pop	{r4, r5, r6, pc}
    f916:	bf00      	nop
    f918:	00011900 	.word	0x00011900
    f91c:	00011920 	.word	0x00011920
    f920:	000118e0 	.word	0x000118e0

0000f924 <puts>:
    f924:	4b02      	ldr	r3, [pc, #8]	; (f930 <puts+0xc>)
    f926:	4601      	mov	r1, r0
    f928:	6818      	ldr	r0, [r3, #0]
    f92a:	f7ff bf9f 	b.w	f86c <_puts_r>
    f92e:	bf00      	nop
    f930:	20000548 	.word	0x20000548

0000f934 <_sbrk_r>:
    f934:	b538      	push	{r3, r4, r5, lr}
    f936:	4c06      	ldr	r4, [pc, #24]	; (f950 <_sbrk_r+0x1c>)
    f938:	2300      	movs	r3, #0
    f93a:	4605      	mov	r5, r0
    f93c:	4608      	mov	r0, r1
    f93e:	6023      	str	r3, [r4, #0]
    f940:	f7f9 fe44 	bl	95cc <_sbrk>
    f944:	1c43      	adds	r3, r0, #1
    f946:	d102      	bne.n	f94e <_sbrk_r+0x1a>
    f948:	6823      	ldr	r3, [r4, #0]
    f94a:	b103      	cbz	r3, f94e <_sbrk_r+0x1a>
    f94c:	602b      	str	r3, [r5, #0]
    f94e:	bd38      	pop	{r3, r4, r5, pc}
    f950:	2001433c 	.word	0x2001433c

0000f954 <setbuf>:
    f954:	2900      	cmp	r1, #0
    f956:	f44f 6380 	mov.w	r3, #1024	; 0x400
    f95a:	bf0c      	ite	eq
    f95c:	2202      	moveq	r2, #2
    f95e:	2200      	movne	r2, #0
    f960:	f000 b800 	b.w	f964 <setvbuf>

0000f964 <setvbuf>:
    f964:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
    f968:	461d      	mov	r5, r3
    f96a:	4b51      	ldr	r3, [pc, #324]	; (fab0 <setvbuf+0x14c>)
    f96c:	681e      	ldr	r6, [r3, #0]
    f96e:	4604      	mov	r4, r0
    f970:	460f      	mov	r7, r1
    f972:	4690      	mov	r8, r2
    f974:	b126      	cbz	r6, f980 <setvbuf+0x1c>
    f976:	69b3      	ldr	r3, [r6, #24]
    f978:	b913      	cbnz	r3, f980 <setvbuf+0x1c>
    f97a:	4630      	mov	r0, r6
    f97c:	f000 fab2 	bl	fee4 <__sinit>
    f980:	4b4c      	ldr	r3, [pc, #304]	; (fab4 <setvbuf+0x150>)
    f982:	429c      	cmp	r4, r3
    f984:	d152      	bne.n	fa2c <setvbuf+0xc8>
    f986:	6874      	ldr	r4, [r6, #4]
    f988:	f1b8 0f02 	cmp.w	r8, #2
    f98c:	d006      	beq.n	f99c <setvbuf+0x38>
    f98e:	f1b8 0f01 	cmp.w	r8, #1
    f992:	f200 8089 	bhi.w	faa8 <setvbuf+0x144>
    f996:	2d00      	cmp	r5, #0
    f998:	f2c0 8086 	blt.w	faa8 <setvbuf+0x144>
    f99c:	4621      	mov	r1, r4
    f99e:	4630      	mov	r0, r6
    f9a0:	f000 fa36 	bl	fe10 <_fflush_r>
    f9a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
    f9a6:	b141      	cbz	r1, f9ba <setvbuf+0x56>
    f9a8:	f104 0344 	add.w	r3, r4, #68	; 0x44
    f9ac:	4299      	cmp	r1, r3
    f9ae:	d002      	beq.n	f9b6 <setvbuf+0x52>
    f9b0:	4630      	mov	r0, r6
    f9b2:	f7ff fe97 	bl	f6e4 <_free_r>
    f9b6:	2300      	movs	r3, #0
    f9b8:	6363      	str	r3, [r4, #52]	; 0x34
    f9ba:	2300      	movs	r3, #0
    f9bc:	61a3      	str	r3, [r4, #24]
    f9be:	6063      	str	r3, [r4, #4]
    f9c0:	89a3      	ldrh	r3, [r4, #12]
    f9c2:	061b      	lsls	r3, r3, #24
    f9c4:	d503      	bpl.n	f9ce <setvbuf+0x6a>
    f9c6:	6921      	ldr	r1, [r4, #16]
    f9c8:	4630      	mov	r0, r6
    f9ca:	f7ff fe8b 	bl	f6e4 <_free_r>
    f9ce:	89a3      	ldrh	r3, [r4, #12]
    f9d0:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
    f9d4:	f023 0303 	bic.w	r3, r3, #3
    f9d8:	f1b8 0f02 	cmp.w	r8, #2
    f9dc:	81a3      	strh	r3, [r4, #12]
    f9de:	d05d      	beq.n	fa9c <setvbuf+0x138>
    f9e0:	ab01      	add	r3, sp, #4
    f9e2:	466a      	mov	r2, sp
    f9e4:	4621      	mov	r1, r4
    f9e6:	4630      	mov	r0, r6
    f9e8:	f000 fb06 	bl	fff8 <__swhatbuf_r>
    f9ec:	89a3      	ldrh	r3, [r4, #12]
    f9ee:	4318      	orrs	r0, r3
    f9f0:	81a0      	strh	r0, [r4, #12]
    f9f2:	bb2d      	cbnz	r5, fa40 <setvbuf+0xdc>
    f9f4:	9d00      	ldr	r5, [sp, #0]
    f9f6:	4628      	mov	r0, r5
    f9f8:	f7ff fe58 	bl	f6ac <malloc>
    f9fc:	4607      	mov	r7, r0
    f9fe:	2800      	cmp	r0, #0
    fa00:	d14e      	bne.n	faa0 <setvbuf+0x13c>
    fa02:	f8dd 9000 	ldr.w	r9, [sp]
    fa06:	45a9      	cmp	r9, r5
    fa08:	d13c      	bne.n	fa84 <setvbuf+0x120>
    fa0a:	f04f 30ff 	mov.w	r0, #4294967295
    fa0e:	89a3      	ldrh	r3, [r4, #12]
    fa10:	f043 0302 	orr.w	r3, r3, #2
    fa14:	81a3      	strh	r3, [r4, #12]
    fa16:	2300      	movs	r3, #0
    fa18:	60a3      	str	r3, [r4, #8]
    fa1a:	f104 0347 	add.w	r3, r4, #71	; 0x47
    fa1e:	6023      	str	r3, [r4, #0]
    fa20:	6123      	str	r3, [r4, #16]
    fa22:	2301      	movs	r3, #1
    fa24:	6163      	str	r3, [r4, #20]
    fa26:	b003      	add	sp, #12
    fa28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
    fa2c:	4b22      	ldr	r3, [pc, #136]	; (fab8 <setvbuf+0x154>)
    fa2e:	429c      	cmp	r4, r3
    fa30:	d101      	bne.n	fa36 <setvbuf+0xd2>
    fa32:	68b4      	ldr	r4, [r6, #8]
    fa34:	e7a8      	b.n	f988 <setvbuf+0x24>
    fa36:	4b21      	ldr	r3, [pc, #132]	; (fabc <setvbuf+0x158>)
    fa38:	429c      	cmp	r4, r3
    fa3a:	bf08      	it	eq
    fa3c:	68f4      	ldreq	r4, [r6, #12]
    fa3e:	e7a3      	b.n	f988 <setvbuf+0x24>
    fa40:	2f00      	cmp	r7, #0
    fa42:	d0d8      	beq.n	f9f6 <setvbuf+0x92>
    fa44:	69b3      	ldr	r3, [r6, #24]
    fa46:	b913      	cbnz	r3, fa4e <setvbuf+0xea>
    fa48:	4630      	mov	r0, r6
    fa4a:	f000 fa4b 	bl	fee4 <__sinit>
    fa4e:	f1b8 0f01 	cmp.w	r8, #1
    fa52:	bf08      	it	eq
    fa54:	89a3      	ldrheq	r3, [r4, #12]
    fa56:	6027      	str	r7, [r4, #0]
    fa58:	bf04      	itt	eq
    fa5a:	f043 0301 	orreq.w	r3, r3, #1
    fa5e:	81a3      	strheq	r3, [r4, #12]
    fa60:	89a3      	ldrh	r3, [r4, #12]
    fa62:	6127      	str	r7, [r4, #16]
    fa64:	f013 0008 	ands.w	r0, r3, #8
    fa68:	6165      	str	r5, [r4, #20]
    fa6a:	d01b      	beq.n	faa4 <setvbuf+0x140>
    fa6c:	f013 0001 	ands.w	r0, r3, #1
    fa70:	bf18      	it	ne
    fa72:	426d      	negne	r5, r5
    fa74:	f04f 0300 	mov.w	r3, #0
    fa78:	bf1d      	ittte	ne
    fa7a:	60a3      	strne	r3, [r4, #8]
    fa7c:	61a5      	strne	r5, [r4, #24]
    fa7e:	4618      	movne	r0, r3
    fa80:	60a5      	streq	r5, [r4, #8]
    fa82:	e7d0      	b.n	fa26 <setvbuf+0xc2>
    fa84:	4648      	mov	r0, r9
    fa86:	f7ff fe11 	bl	f6ac <malloc>
    fa8a:	4607      	mov	r7, r0
    fa8c:	2800      	cmp	r0, #0
    fa8e:	d0bc      	beq.n	fa0a <setvbuf+0xa6>
    fa90:	89a3      	ldrh	r3, [r4, #12]
    fa92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
    fa96:	81a3      	strh	r3, [r4, #12]
    fa98:	464d      	mov	r5, r9
    fa9a:	e7d3      	b.n	fa44 <setvbuf+0xe0>
    fa9c:	2000      	movs	r0, #0
    fa9e:	e7b6      	b.n	fa0e <setvbuf+0xaa>
    faa0:	46a9      	mov	r9, r5
    faa2:	e7f5      	b.n	fa90 <setvbuf+0x12c>
    faa4:	60a0      	str	r0, [r4, #8]
    faa6:	e7be      	b.n	fa26 <setvbuf+0xc2>
    faa8:	f04f 30ff 	mov.w	r0, #4294967295
    faac:	e7bb      	b.n	fa26 <setvbuf+0xc2>
    faae:	bf00      	nop
    fab0:	20000548 	.word	0x20000548
    fab4:	00011900 	.word	0x00011900
    fab8:	00011920 	.word	0x00011920
    fabc:	000118e0 	.word	0x000118e0

0000fac0 <sniprintf>:
    fac0:	b40c      	push	{r2, r3}
    fac2:	b530      	push	{r4, r5, lr}
    fac4:	4b17      	ldr	r3, [pc, #92]	; (fb24 <sniprintf+0x64>)
    fac6:	1e0c      	subs	r4, r1, #0
    fac8:	b09d      	sub	sp, #116	; 0x74
    faca:	681d      	ldr	r5, [r3, #0]
    facc:	da08      	bge.n	fae0 <sniprintf+0x20>
    face:	238b      	movs	r3, #139	; 0x8b
    fad0:	602b      	str	r3, [r5, #0]
    fad2:	f04f 30ff 	mov.w	r0, #4294967295
    fad6:	b01d      	add	sp, #116	; 0x74
    fad8:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
    fadc:	b002      	add	sp, #8
    fade:	4770      	bx	lr
    fae0:	f44f 7302 	mov.w	r3, #520	; 0x208
    fae4:	f8ad 3014 	strh.w	r3, [sp, #20]
    fae8:	bf14      	ite	ne
    faea:	f104 33ff 	addne.w	r3, r4, #4294967295
    faee:	4623      	moveq	r3, r4
    faf0:	9304      	str	r3, [sp, #16]
    faf2:	9307      	str	r3, [sp, #28]
    faf4:	f64f 73ff 	movw	r3, #65535	; 0xffff
    faf8:	9002      	str	r0, [sp, #8]
    fafa:	9006      	str	r0, [sp, #24]
    fafc:	f8ad 3016 	strh.w	r3, [sp, #22]
    fb00:	9a20      	ldr	r2, [sp, #128]	; 0x80
    fb02:	ab21      	add	r3, sp, #132	; 0x84
    fb04:	a902      	add	r1, sp, #8
    fb06:	4628      	mov	r0, r5
    fb08:	9301      	str	r3, [sp, #4]
    fb0a:	f000 fb37 	bl	1017c <_svfiprintf_r>
    fb0e:	1c43      	adds	r3, r0, #1
    fb10:	bfbc      	itt	lt
    fb12:	238b      	movlt	r3, #139	; 0x8b
    fb14:	602b      	strlt	r3, [r5, #0]
    fb16:	2c00      	cmp	r4, #0
    fb18:	d0dd      	beq.n	fad6 <sniprintf+0x16>
    fb1a:	9b02      	ldr	r3, [sp, #8]
    fb1c:	2200      	movs	r2, #0
    fb1e:	701a      	strb	r2, [r3, #0]
    fb20:	e7d9      	b.n	fad6 <sniprintf+0x16>
    fb22:	bf00      	nop
    fb24:	20000548 	.word	0x20000548

0000fb28 <siprintf>:
    fb28:	b40e      	push	{r1, r2, r3}
    fb2a:	b500      	push	{lr}
    fb2c:	b09c      	sub	sp, #112	; 0x70
    fb2e:	f44f 7102 	mov.w	r1, #520	; 0x208
    fb32:	ab1d      	add	r3, sp, #116	; 0x74
    fb34:	f8ad 1014 	strh.w	r1, [sp, #20]
    fb38:	9002      	str	r0, [sp, #8]
    fb3a:	9006      	str	r0, [sp, #24]
    fb3c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
    fb40:	480a      	ldr	r0, [pc, #40]	; (fb6c <siprintf+0x44>)
    fb42:	9104      	str	r1, [sp, #16]
    fb44:	9107      	str	r1, [sp, #28]
    fb46:	f64f 71ff 	movw	r1, #65535	; 0xffff
    fb4a:	f853 2b04 	ldr.w	r2, [r3], #4
    fb4e:	f8ad 1016 	strh.w	r1, [sp, #22]
    fb52:	6800      	ldr	r0, [r0, #0]
    fb54:	9301      	str	r3, [sp, #4]
    fb56:	a902      	add	r1, sp, #8
    fb58:	f000 fb10 	bl	1017c <_svfiprintf_r>
    fb5c:	9b02      	ldr	r3, [sp, #8]
    fb5e:	2200      	movs	r2, #0
    fb60:	701a      	strb	r2, [r3, #0]
    fb62:	b01c      	add	sp, #112	; 0x70
    fb64:	f85d eb04 	ldr.w	lr, [sp], #4
    fb68:	b003      	add	sp, #12
    fb6a:	4770      	bx	lr
    fb6c:	20000548 	.word	0x20000548

0000fb70 <strlen>:
    fb70:	4603      	mov	r3, r0
    fb72:	f813 2b01 	ldrb.w	r2, [r3], #1
    fb76:	2a00      	cmp	r2, #0
    fb78:	d1fb      	bne.n	fb72 <strlen+0x2>
    fb7a:	1a18      	subs	r0, r3, r0
    fb7c:	3801      	subs	r0, #1
    fb7e:	4770      	bx	lr

0000fb80 <__swbuf_r>:
    fb80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    fb82:	460e      	mov	r6, r1
    fb84:	4614      	mov	r4, r2
    fb86:	4605      	mov	r5, r0
    fb88:	b118      	cbz	r0, fb92 <__swbuf_r+0x12>
    fb8a:	6983      	ldr	r3, [r0, #24]
    fb8c:	b90b      	cbnz	r3, fb92 <__swbuf_r+0x12>
    fb8e:	f000 f9a9 	bl	fee4 <__sinit>
    fb92:	4b21      	ldr	r3, [pc, #132]	; (fc18 <__swbuf_r+0x98>)
    fb94:	429c      	cmp	r4, r3
    fb96:	d12a      	bne.n	fbee <__swbuf_r+0x6e>
    fb98:	686c      	ldr	r4, [r5, #4]
    fb9a:	69a3      	ldr	r3, [r4, #24]
    fb9c:	60a3      	str	r3, [r4, #8]
    fb9e:	89a3      	ldrh	r3, [r4, #12]
    fba0:	071a      	lsls	r2, r3, #28
    fba2:	d52e      	bpl.n	fc02 <__swbuf_r+0x82>
    fba4:	6923      	ldr	r3, [r4, #16]
    fba6:	b363      	cbz	r3, fc02 <__swbuf_r+0x82>
    fba8:	6923      	ldr	r3, [r4, #16]
    fbaa:	6820      	ldr	r0, [r4, #0]
    fbac:	1ac0      	subs	r0, r0, r3
    fbae:	6963      	ldr	r3, [r4, #20]
    fbb0:	b2f6      	uxtb	r6, r6
    fbb2:	4298      	cmp	r0, r3
    fbb4:	4637      	mov	r7, r6
    fbb6:	db04      	blt.n	fbc2 <__swbuf_r+0x42>
    fbb8:	4621      	mov	r1, r4
    fbba:	4628      	mov	r0, r5
    fbbc:	f000 f928 	bl	fe10 <_fflush_r>
    fbc0:	bb28      	cbnz	r0, fc0e <__swbuf_r+0x8e>
    fbc2:	68a3      	ldr	r3, [r4, #8]
    fbc4:	3b01      	subs	r3, #1
    fbc6:	60a3      	str	r3, [r4, #8]
    fbc8:	6823      	ldr	r3, [r4, #0]
    fbca:	1c5a      	adds	r2, r3, #1
    fbcc:	6022      	str	r2, [r4, #0]
    fbce:	701e      	strb	r6, [r3, #0]
    fbd0:	6963      	ldr	r3, [r4, #20]
    fbd2:	3001      	adds	r0, #1
    fbd4:	4298      	cmp	r0, r3
    fbd6:	d004      	beq.n	fbe2 <__swbuf_r+0x62>
    fbd8:	89a3      	ldrh	r3, [r4, #12]
    fbda:	07db      	lsls	r3, r3, #31
    fbdc:	d519      	bpl.n	fc12 <__swbuf_r+0x92>
    fbde:	2e0a      	cmp	r6, #10
    fbe0:	d117      	bne.n	fc12 <__swbuf_r+0x92>
    fbe2:	4621      	mov	r1, r4
    fbe4:	4628      	mov	r0, r5
    fbe6:	f000 f913 	bl	fe10 <_fflush_r>
    fbea:	b190      	cbz	r0, fc12 <__swbuf_r+0x92>
    fbec:	e00f      	b.n	fc0e <__swbuf_r+0x8e>
    fbee:	4b0b      	ldr	r3, [pc, #44]	; (fc1c <__swbuf_r+0x9c>)
    fbf0:	429c      	cmp	r4, r3
    fbf2:	d101      	bne.n	fbf8 <__swbuf_r+0x78>
    fbf4:	68ac      	ldr	r4, [r5, #8]
    fbf6:	e7d0      	b.n	fb9a <__swbuf_r+0x1a>
    fbf8:	4b09      	ldr	r3, [pc, #36]	; (fc20 <__swbuf_r+0xa0>)
    fbfa:	429c      	cmp	r4, r3
    fbfc:	bf08      	it	eq
    fbfe:	68ec      	ldreq	r4, [r5, #12]
    fc00:	e7cb      	b.n	fb9a <__swbuf_r+0x1a>
    fc02:	4621      	mov	r1, r4
    fc04:	4628      	mov	r0, r5
    fc06:	f000 f80d 	bl	fc24 <__swsetup_r>
    fc0a:	2800      	cmp	r0, #0
    fc0c:	d0cc      	beq.n	fba8 <__swbuf_r+0x28>
    fc0e:	f04f 37ff 	mov.w	r7, #4294967295
    fc12:	4638      	mov	r0, r7
    fc14:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    fc16:	bf00      	nop
    fc18:	00011900 	.word	0x00011900
    fc1c:	00011920 	.word	0x00011920
    fc20:	000118e0 	.word	0x000118e0

0000fc24 <__swsetup_r>:
    fc24:	4b32      	ldr	r3, [pc, #200]	; (fcf0 <__swsetup_r+0xcc>)
    fc26:	b570      	push	{r4, r5, r6, lr}
    fc28:	681d      	ldr	r5, [r3, #0]
    fc2a:	4606      	mov	r6, r0
    fc2c:	460c      	mov	r4, r1
    fc2e:	b125      	cbz	r5, fc3a <__swsetup_r+0x16>
    fc30:	69ab      	ldr	r3, [r5, #24]
    fc32:	b913      	cbnz	r3, fc3a <__swsetup_r+0x16>
    fc34:	4628      	mov	r0, r5
    fc36:	f000 f955 	bl	fee4 <__sinit>
    fc3a:	4b2e      	ldr	r3, [pc, #184]	; (fcf4 <__swsetup_r+0xd0>)
    fc3c:	429c      	cmp	r4, r3
    fc3e:	d10f      	bne.n	fc60 <__swsetup_r+0x3c>
    fc40:	686c      	ldr	r4, [r5, #4]
    fc42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    fc46:	b29a      	uxth	r2, r3
    fc48:	0715      	lsls	r5, r2, #28
    fc4a:	d42c      	bmi.n	fca6 <__swsetup_r+0x82>
    fc4c:	06d0      	lsls	r0, r2, #27
    fc4e:	d411      	bmi.n	fc74 <__swsetup_r+0x50>
    fc50:	2209      	movs	r2, #9
    fc52:	6032      	str	r2, [r6, #0]
    fc54:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    fc58:	81a3      	strh	r3, [r4, #12]
    fc5a:	f04f 30ff 	mov.w	r0, #4294967295
    fc5e:	bd70      	pop	{r4, r5, r6, pc}
    fc60:	4b25      	ldr	r3, [pc, #148]	; (fcf8 <__swsetup_r+0xd4>)
    fc62:	429c      	cmp	r4, r3
    fc64:	d101      	bne.n	fc6a <__swsetup_r+0x46>
    fc66:	68ac      	ldr	r4, [r5, #8]
    fc68:	e7eb      	b.n	fc42 <__swsetup_r+0x1e>
    fc6a:	4b24      	ldr	r3, [pc, #144]	; (fcfc <__swsetup_r+0xd8>)
    fc6c:	429c      	cmp	r4, r3
    fc6e:	bf08      	it	eq
    fc70:	68ec      	ldreq	r4, [r5, #12]
    fc72:	e7e6      	b.n	fc42 <__swsetup_r+0x1e>
    fc74:	0751      	lsls	r1, r2, #29
    fc76:	d512      	bpl.n	fc9e <__swsetup_r+0x7a>
    fc78:	6b61      	ldr	r1, [r4, #52]	; 0x34
    fc7a:	b141      	cbz	r1, fc8e <__swsetup_r+0x6a>
    fc7c:	f104 0344 	add.w	r3, r4, #68	; 0x44
    fc80:	4299      	cmp	r1, r3
    fc82:	d002      	beq.n	fc8a <__swsetup_r+0x66>
    fc84:	4630      	mov	r0, r6
    fc86:	f7ff fd2d 	bl	f6e4 <_free_r>
    fc8a:	2300      	movs	r3, #0
    fc8c:	6363      	str	r3, [r4, #52]	; 0x34
    fc8e:	89a3      	ldrh	r3, [r4, #12]
    fc90:	f023 0324 	bic.w	r3, r3, #36	; 0x24
    fc94:	81a3      	strh	r3, [r4, #12]
    fc96:	2300      	movs	r3, #0
    fc98:	6063      	str	r3, [r4, #4]
    fc9a:	6923      	ldr	r3, [r4, #16]
    fc9c:	6023      	str	r3, [r4, #0]
    fc9e:	89a3      	ldrh	r3, [r4, #12]
    fca0:	f043 0308 	orr.w	r3, r3, #8
    fca4:	81a3      	strh	r3, [r4, #12]
    fca6:	6923      	ldr	r3, [r4, #16]
    fca8:	b94b      	cbnz	r3, fcbe <__swsetup_r+0x9a>
    fcaa:	89a3      	ldrh	r3, [r4, #12]
    fcac:	f403 7320 	and.w	r3, r3, #640	; 0x280
    fcb0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    fcb4:	d003      	beq.n	fcbe <__swsetup_r+0x9a>
    fcb6:	4621      	mov	r1, r4
    fcb8:	4630      	mov	r0, r6
    fcba:	f000 f9c1 	bl	10040 <__smakebuf_r>
    fcbe:	89a2      	ldrh	r2, [r4, #12]
    fcc0:	f012 0301 	ands.w	r3, r2, #1
    fcc4:	d00c      	beq.n	fce0 <__swsetup_r+0xbc>
    fcc6:	2300      	movs	r3, #0
    fcc8:	60a3      	str	r3, [r4, #8]
    fcca:	6963      	ldr	r3, [r4, #20]
    fccc:	425b      	negs	r3, r3
    fcce:	61a3      	str	r3, [r4, #24]
    fcd0:	6923      	ldr	r3, [r4, #16]
    fcd2:	b953      	cbnz	r3, fcea <__swsetup_r+0xc6>
    fcd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    fcd8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
    fcdc:	d1ba      	bne.n	fc54 <__swsetup_r+0x30>
    fcde:	bd70      	pop	{r4, r5, r6, pc}
    fce0:	0792      	lsls	r2, r2, #30
    fce2:	bf58      	it	pl
    fce4:	6963      	ldrpl	r3, [r4, #20]
    fce6:	60a3      	str	r3, [r4, #8]
    fce8:	e7f2      	b.n	fcd0 <__swsetup_r+0xac>
    fcea:	2000      	movs	r0, #0
    fcec:	e7f7      	b.n	fcde <__swsetup_r+0xba>
    fcee:	bf00      	nop
    fcf0:	20000548 	.word	0x20000548
    fcf4:	00011900 	.word	0x00011900
    fcf8:	00011920 	.word	0x00011920
    fcfc:	000118e0 	.word	0x000118e0

0000fd00 <__sflush_r>:
    fd00:	898a      	ldrh	r2, [r1, #12]
    fd02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    fd06:	4605      	mov	r5, r0
    fd08:	0710      	lsls	r0, r2, #28
    fd0a:	460c      	mov	r4, r1
    fd0c:	d45a      	bmi.n	fdc4 <__sflush_r+0xc4>
    fd0e:	684b      	ldr	r3, [r1, #4]
    fd10:	2b00      	cmp	r3, #0
    fd12:	dc05      	bgt.n	fd20 <__sflush_r+0x20>
    fd14:	6c0b      	ldr	r3, [r1, #64]	; 0x40
    fd16:	2b00      	cmp	r3, #0
    fd18:	dc02      	bgt.n	fd20 <__sflush_r+0x20>
    fd1a:	2000      	movs	r0, #0
    fd1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    fd20:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    fd22:	2e00      	cmp	r6, #0
    fd24:	d0f9      	beq.n	fd1a <__sflush_r+0x1a>
    fd26:	2300      	movs	r3, #0
    fd28:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
    fd2c:	682f      	ldr	r7, [r5, #0]
    fd2e:	602b      	str	r3, [r5, #0]
    fd30:	d033      	beq.n	fd9a <__sflush_r+0x9a>
    fd32:	6d60      	ldr	r0, [r4, #84]	; 0x54
    fd34:	89a3      	ldrh	r3, [r4, #12]
    fd36:	075a      	lsls	r2, r3, #29
    fd38:	d505      	bpl.n	fd46 <__sflush_r+0x46>
    fd3a:	6863      	ldr	r3, [r4, #4]
    fd3c:	1ac0      	subs	r0, r0, r3
    fd3e:	6b63      	ldr	r3, [r4, #52]	; 0x34
    fd40:	b10b      	cbz	r3, fd46 <__sflush_r+0x46>
    fd42:	6c23      	ldr	r3, [r4, #64]	; 0x40
    fd44:	1ac0      	subs	r0, r0, r3
    fd46:	2300      	movs	r3, #0
    fd48:	4602      	mov	r2, r0
    fd4a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    fd4c:	6a21      	ldr	r1, [r4, #32]
    fd4e:	4628      	mov	r0, r5
    fd50:	47b0      	blx	r6
    fd52:	1c43      	adds	r3, r0, #1
    fd54:	89a3      	ldrh	r3, [r4, #12]
    fd56:	d106      	bne.n	fd66 <__sflush_r+0x66>
    fd58:	6829      	ldr	r1, [r5, #0]
    fd5a:	291d      	cmp	r1, #29
    fd5c:	d84b      	bhi.n	fdf6 <__sflush_r+0xf6>
    fd5e:	4a2b      	ldr	r2, [pc, #172]	; (fe0c <__sflush_r+0x10c>)
    fd60:	40ca      	lsrs	r2, r1
    fd62:	07d6      	lsls	r6, r2, #31
    fd64:	d547      	bpl.n	fdf6 <__sflush_r+0xf6>
    fd66:	2200      	movs	r2, #0
    fd68:	6062      	str	r2, [r4, #4]
    fd6a:	04d9      	lsls	r1, r3, #19
    fd6c:	6922      	ldr	r2, [r4, #16]
    fd6e:	6022      	str	r2, [r4, #0]
    fd70:	d504      	bpl.n	fd7c <__sflush_r+0x7c>
    fd72:	1c42      	adds	r2, r0, #1
    fd74:	d101      	bne.n	fd7a <__sflush_r+0x7a>
    fd76:	682b      	ldr	r3, [r5, #0]
    fd78:	b903      	cbnz	r3, fd7c <__sflush_r+0x7c>
    fd7a:	6560      	str	r0, [r4, #84]	; 0x54
    fd7c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    fd7e:	602f      	str	r7, [r5, #0]
    fd80:	2900      	cmp	r1, #0
    fd82:	d0ca      	beq.n	fd1a <__sflush_r+0x1a>
    fd84:	f104 0344 	add.w	r3, r4, #68	; 0x44
    fd88:	4299      	cmp	r1, r3
    fd8a:	d002      	beq.n	fd92 <__sflush_r+0x92>
    fd8c:	4628      	mov	r0, r5
    fd8e:	f7ff fca9 	bl	f6e4 <_free_r>
    fd92:	2000      	movs	r0, #0
    fd94:	6360      	str	r0, [r4, #52]	; 0x34
    fd96:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    fd9a:	6a21      	ldr	r1, [r4, #32]
    fd9c:	2301      	movs	r3, #1
    fd9e:	4628      	mov	r0, r5
    fda0:	47b0      	blx	r6
    fda2:	1c41      	adds	r1, r0, #1
    fda4:	d1c6      	bne.n	fd34 <__sflush_r+0x34>
    fda6:	682b      	ldr	r3, [r5, #0]
    fda8:	2b00      	cmp	r3, #0
    fdaa:	d0c3      	beq.n	fd34 <__sflush_r+0x34>
    fdac:	2b1d      	cmp	r3, #29
    fdae:	d001      	beq.n	fdb4 <__sflush_r+0xb4>
    fdb0:	2b16      	cmp	r3, #22
    fdb2:	d101      	bne.n	fdb8 <__sflush_r+0xb8>
    fdb4:	602f      	str	r7, [r5, #0]
    fdb6:	e7b0      	b.n	fd1a <__sflush_r+0x1a>
    fdb8:	89a3      	ldrh	r3, [r4, #12]
    fdba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    fdbe:	81a3      	strh	r3, [r4, #12]
    fdc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    fdc4:	690f      	ldr	r7, [r1, #16]
    fdc6:	2f00      	cmp	r7, #0
    fdc8:	d0a7      	beq.n	fd1a <__sflush_r+0x1a>
    fdca:	0793      	lsls	r3, r2, #30
    fdcc:	680e      	ldr	r6, [r1, #0]
    fdce:	bf08      	it	eq
    fdd0:	694b      	ldreq	r3, [r1, #20]
    fdd2:	600f      	str	r7, [r1, #0]
    fdd4:	bf18      	it	ne
    fdd6:	2300      	movne	r3, #0
    fdd8:	eba6 0807 	sub.w	r8, r6, r7
    fddc:	608b      	str	r3, [r1, #8]
    fdde:	f1b8 0f00 	cmp.w	r8, #0
    fde2:	dd9a      	ble.n	fd1a <__sflush_r+0x1a>
    fde4:	4643      	mov	r3, r8
    fde6:	463a      	mov	r2, r7
    fde8:	6a21      	ldr	r1, [r4, #32]
    fdea:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    fdec:	4628      	mov	r0, r5
    fdee:	47b0      	blx	r6
    fdf0:	2800      	cmp	r0, #0
    fdf2:	dc07      	bgt.n	fe04 <__sflush_r+0x104>
    fdf4:	89a3      	ldrh	r3, [r4, #12]
    fdf6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    fdfa:	81a3      	strh	r3, [r4, #12]
    fdfc:	f04f 30ff 	mov.w	r0, #4294967295
    fe00:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    fe04:	4407      	add	r7, r0
    fe06:	eba8 0800 	sub.w	r8, r8, r0
    fe0a:	e7e8      	b.n	fdde <__sflush_r+0xde>
    fe0c:	20400001 	.word	0x20400001

0000fe10 <_fflush_r>:
    fe10:	b538      	push	{r3, r4, r5, lr}
    fe12:	690b      	ldr	r3, [r1, #16]
    fe14:	4605      	mov	r5, r0
    fe16:	460c      	mov	r4, r1
    fe18:	b1db      	cbz	r3, fe52 <_fflush_r+0x42>
    fe1a:	b118      	cbz	r0, fe24 <_fflush_r+0x14>
    fe1c:	6983      	ldr	r3, [r0, #24]
    fe1e:	b90b      	cbnz	r3, fe24 <_fflush_r+0x14>
    fe20:	f000 f860 	bl	fee4 <__sinit>
    fe24:	4b0c      	ldr	r3, [pc, #48]	; (fe58 <_fflush_r+0x48>)
    fe26:	429c      	cmp	r4, r3
    fe28:	d109      	bne.n	fe3e <_fflush_r+0x2e>
    fe2a:	686c      	ldr	r4, [r5, #4]
    fe2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    fe30:	b17b      	cbz	r3, fe52 <_fflush_r+0x42>
    fe32:	4621      	mov	r1, r4
    fe34:	4628      	mov	r0, r5
    fe36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
    fe3a:	f7ff bf61 	b.w	fd00 <__sflush_r>
    fe3e:	4b07      	ldr	r3, [pc, #28]	; (fe5c <_fflush_r+0x4c>)
    fe40:	429c      	cmp	r4, r3
    fe42:	d101      	bne.n	fe48 <_fflush_r+0x38>
    fe44:	68ac      	ldr	r4, [r5, #8]
    fe46:	e7f1      	b.n	fe2c <_fflush_r+0x1c>
    fe48:	4b05      	ldr	r3, [pc, #20]	; (fe60 <_fflush_r+0x50>)
    fe4a:	429c      	cmp	r4, r3
    fe4c:	bf08      	it	eq
    fe4e:	68ec      	ldreq	r4, [r5, #12]
    fe50:	e7ec      	b.n	fe2c <_fflush_r+0x1c>
    fe52:	2000      	movs	r0, #0
    fe54:	bd38      	pop	{r3, r4, r5, pc}
    fe56:	bf00      	nop
    fe58:	00011900 	.word	0x00011900
    fe5c:	00011920 	.word	0x00011920
    fe60:	000118e0 	.word	0x000118e0

0000fe64 <_cleanup_r>:
    fe64:	4901      	ldr	r1, [pc, #4]	; (fe6c <_cleanup_r+0x8>)
    fe66:	f000 b8a9 	b.w	ffbc <_fwalk_reent>
    fe6a:	bf00      	nop
    fe6c:	0000fe11 	.word	0x0000fe11

0000fe70 <std.isra.0>:
    fe70:	2300      	movs	r3, #0
    fe72:	b510      	push	{r4, lr}
    fe74:	4604      	mov	r4, r0
    fe76:	6003      	str	r3, [r0, #0]
    fe78:	6043      	str	r3, [r0, #4]
    fe7a:	6083      	str	r3, [r0, #8]
    fe7c:	8181      	strh	r1, [r0, #12]
    fe7e:	6643      	str	r3, [r0, #100]	; 0x64
    fe80:	81c2      	strh	r2, [r0, #14]
    fe82:	6103      	str	r3, [r0, #16]
    fe84:	6143      	str	r3, [r0, #20]
    fe86:	6183      	str	r3, [r0, #24]
    fe88:	4619      	mov	r1, r3
    fe8a:	2208      	movs	r2, #8
    fe8c:	305c      	adds	r0, #92	; 0x5c
    fe8e:	f7ff fc20 	bl	f6d2 <memset>
    fe92:	4b05      	ldr	r3, [pc, #20]	; (fea8 <std.isra.0+0x38>)
    fe94:	6263      	str	r3, [r4, #36]	; 0x24
    fe96:	4b05      	ldr	r3, [pc, #20]	; (feac <std.isra.0+0x3c>)
    fe98:	62a3      	str	r3, [r4, #40]	; 0x28
    fe9a:	4b05      	ldr	r3, [pc, #20]	; (feb0 <std.isra.0+0x40>)
    fe9c:	62e3      	str	r3, [r4, #44]	; 0x2c
    fe9e:	4b05      	ldr	r3, [pc, #20]	; (feb4 <std.isra.0+0x44>)
    fea0:	6224      	str	r4, [r4, #32]
    fea2:	6323      	str	r3, [r4, #48]	; 0x30
    fea4:	bd10      	pop	{r4, pc}
    fea6:	bf00      	nop
    fea8:	0001090d 	.word	0x0001090d
    feac:	0001092f 	.word	0x0001092f
    feb0:	00010967 	.word	0x00010967
    feb4:	0001098b 	.word	0x0001098b

0000feb8 <__sfmoreglue>:
    feb8:	b570      	push	{r4, r5, r6, lr}
    feba:	1e4a      	subs	r2, r1, #1
    febc:	2568      	movs	r5, #104	; 0x68
    febe:	4355      	muls	r5, r2
    fec0:	460e      	mov	r6, r1
    fec2:	f105 0174 	add.w	r1, r5, #116	; 0x74
    fec6:	f7ff fc5b 	bl	f780 <_malloc_r>
    feca:	4604      	mov	r4, r0
    fecc:	b140      	cbz	r0, fee0 <__sfmoreglue+0x28>
    fece:	2100      	movs	r1, #0
    fed0:	e880 0042 	stmia.w	r0, {r1, r6}
    fed4:	300c      	adds	r0, #12
    fed6:	60a0      	str	r0, [r4, #8]
    fed8:	f105 0268 	add.w	r2, r5, #104	; 0x68
    fedc:	f7ff fbf9 	bl	f6d2 <memset>
    fee0:	4620      	mov	r0, r4
    fee2:	bd70      	pop	{r4, r5, r6, pc}

0000fee4 <__sinit>:
    fee4:	6983      	ldr	r3, [r0, #24]
    fee6:	b510      	push	{r4, lr}
    fee8:	4604      	mov	r4, r0
    feea:	bb33      	cbnz	r3, ff3a <__sinit+0x56>
    feec:	6483      	str	r3, [r0, #72]	; 0x48
    feee:	64c3      	str	r3, [r0, #76]	; 0x4c
    fef0:	6503      	str	r3, [r0, #80]	; 0x50
    fef2:	4b12      	ldr	r3, [pc, #72]	; (ff3c <__sinit+0x58>)
    fef4:	4a12      	ldr	r2, [pc, #72]	; (ff40 <__sinit+0x5c>)
    fef6:	681b      	ldr	r3, [r3, #0]
    fef8:	6282      	str	r2, [r0, #40]	; 0x28
    fefa:	4298      	cmp	r0, r3
    fefc:	bf04      	itt	eq
    fefe:	2301      	moveq	r3, #1
    ff00:	6183      	streq	r3, [r0, #24]
    ff02:	f000 f81f 	bl	ff44 <__sfp>
    ff06:	6060      	str	r0, [r4, #4]
    ff08:	4620      	mov	r0, r4
    ff0a:	f000 f81b 	bl	ff44 <__sfp>
    ff0e:	60a0      	str	r0, [r4, #8]
    ff10:	4620      	mov	r0, r4
    ff12:	f000 f817 	bl	ff44 <__sfp>
    ff16:	2200      	movs	r2, #0
    ff18:	60e0      	str	r0, [r4, #12]
    ff1a:	2104      	movs	r1, #4
    ff1c:	6860      	ldr	r0, [r4, #4]
    ff1e:	f7ff ffa7 	bl	fe70 <std.isra.0>
    ff22:	2201      	movs	r2, #1
    ff24:	2109      	movs	r1, #9
    ff26:	68a0      	ldr	r0, [r4, #8]
    ff28:	f7ff ffa2 	bl	fe70 <std.isra.0>
    ff2c:	2202      	movs	r2, #2
    ff2e:	2112      	movs	r1, #18
    ff30:	68e0      	ldr	r0, [r4, #12]
    ff32:	f7ff ff9d 	bl	fe70 <std.isra.0>
    ff36:	2301      	movs	r3, #1
    ff38:	61a3      	str	r3, [r4, #24]
    ff3a:	bd10      	pop	{r4, pc}
    ff3c:	000118dc 	.word	0x000118dc
    ff40:	0000fe65 	.word	0x0000fe65

0000ff44 <__sfp>:
    ff44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    ff46:	4b1c      	ldr	r3, [pc, #112]	; (ffb8 <__sfp+0x74>)
    ff48:	681e      	ldr	r6, [r3, #0]
    ff4a:	69b3      	ldr	r3, [r6, #24]
    ff4c:	4607      	mov	r7, r0
    ff4e:	b913      	cbnz	r3, ff56 <__sfp+0x12>
    ff50:	4630      	mov	r0, r6
    ff52:	f7ff ffc7 	bl	fee4 <__sinit>
    ff56:	3648      	adds	r6, #72	; 0x48
    ff58:	68b4      	ldr	r4, [r6, #8]
    ff5a:	6873      	ldr	r3, [r6, #4]
    ff5c:	3b01      	subs	r3, #1
    ff5e:	d503      	bpl.n	ff68 <__sfp+0x24>
    ff60:	6833      	ldr	r3, [r6, #0]
    ff62:	b133      	cbz	r3, ff72 <__sfp+0x2e>
    ff64:	6836      	ldr	r6, [r6, #0]
    ff66:	e7f7      	b.n	ff58 <__sfp+0x14>
    ff68:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
    ff6c:	b16d      	cbz	r5, ff8a <__sfp+0x46>
    ff6e:	3468      	adds	r4, #104	; 0x68
    ff70:	e7f4      	b.n	ff5c <__sfp+0x18>
    ff72:	2104      	movs	r1, #4
    ff74:	4638      	mov	r0, r7
    ff76:	f7ff ff9f 	bl	feb8 <__sfmoreglue>
    ff7a:	6030      	str	r0, [r6, #0]
    ff7c:	2800      	cmp	r0, #0
    ff7e:	d1f1      	bne.n	ff64 <__sfp+0x20>
    ff80:	230c      	movs	r3, #12
    ff82:	603b      	str	r3, [r7, #0]
    ff84:	4604      	mov	r4, r0
    ff86:	4620      	mov	r0, r4
    ff88:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    ff8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
    ff8e:	81e3      	strh	r3, [r4, #14]
    ff90:	2301      	movs	r3, #1
    ff92:	81a3      	strh	r3, [r4, #12]
    ff94:	6665      	str	r5, [r4, #100]	; 0x64
    ff96:	6025      	str	r5, [r4, #0]
    ff98:	60a5      	str	r5, [r4, #8]
    ff9a:	6065      	str	r5, [r4, #4]
    ff9c:	6125      	str	r5, [r4, #16]
    ff9e:	6165      	str	r5, [r4, #20]
    ffa0:	61a5      	str	r5, [r4, #24]
    ffa2:	2208      	movs	r2, #8
    ffa4:	4629      	mov	r1, r5
    ffa6:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    ffaa:	f7ff fb92 	bl	f6d2 <memset>
    ffae:	6365      	str	r5, [r4, #52]	; 0x34
    ffb0:	63a5      	str	r5, [r4, #56]	; 0x38
    ffb2:	64a5      	str	r5, [r4, #72]	; 0x48
    ffb4:	64e5      	str	r5, [r4, #76]	; 0x4c
    ffb6:	e7e6      	b.n	ff86 <__sfp+0x42>
    ffb8:	000118dc 	.word	0x000118dc

0000ffbc <_fwalk_reent>:
    ffbc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
    ffc0:	4680      	mov	r8, r0
    ffc2:	4689      	mov	r9, r1
    ffc4:	f100 0448 	add.w	r4, r0, #72	; 0x48
    ffc8:	2600      	movs	r6, #0
    ffca:	b914      	cbnz	r4, ffd2 <_fwalk_reent+0x16>
    ffcc:	4630      	mov	r0, r6
    ffce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
    ffd2:	68a5      	ldr	r5, [r4, #8]
    ffd4:	6867      	ldr	r7, [r4, #4]
    ffd6:	3f01      	subs	r7, #1
    ffd8:	d501      	bpl.n	ffde <_fwalk_reent+0x22>
    ffda:	6824      	ldr	r4, [r4, #0]
    ffdc:	e7f5      	b.n	ffca <_fwalk_reent+0xe>
    ffde:	89ab      	ldrh	r3, [r5, #12]
    ffe0:	2b01      	cmp	r3, #1
    ffe2:	d907      	bls.n	fff4 <_fwalk_reent+0x38>
    ffe4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
    ffe8:	3301      	adds	r3, #1
    ffea:	d003      	beq.n	fff4 <_fwalk_reent+0x38>
    ffec:	4629      	mov	r1, r5
    ffee:	4640      	mov	r0, r8
    fff0:	47c8      	blx	r9
    fff2:	4306      	orrs	r6, r0
    fff4:	3568      	adds	r5, #104	; 0x68
    fff6:	e7ee      	b.n	ffd6 <_fwalk_reent+0x1a>

0000fff8 <__swhatbuf_r>:
    fff8:	b570      	push	{r4, r5, r6, lr}
    fffa:	460e      	mov	r6, r1
    fffc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10000:	2900      	cmp	r1, #0
   10002:	b090      	sub	sp, #64	; 0x40
   10004:	4614      	mov	r4, r2
   10006:	461d      	mov	r5, r3
   10008:	da07      	bge.n	1001a <STACK_SIZE+0x1a>
   1000a:	2300      	movs	r3, #0
   1000c:	602b      	str	r3, [r5, #0]
   1000e:	89b3      	ldrh	r3, [r6, #12]
   10010:	061a      	lsls	r2, r3, #24
   10012:	d410      	bmi.n	10036 <STACK_SIZE+0x36>
   10014:	f44f 6380 	mov.w	r3, #1024	; 0x400
   10018:	e00e      	b.n	10038 <STACK_SIZE+0x38>
   1001a:	aa01      	add	r2, sp, #4
   1001c:	f000 fcdc 	bl	109d8 <_fstat_r>
   10020:	2800      	cmp	r0, #0
   10022:	dbf2      	blt.n	1000a <STACK_SIZE+0xa>
   10024:	9a02      	ldr	r2, [sp, #8]
   10026:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   1002a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
   1002e:	425a      	negs	r2, r3
   10030:	415a      	adcs	r2, r3
   10032:	602a      	str	r2, [r5, #0]
   10034:	e7ee      	b.n	10014 <STACK_SIZE+0x14>
   10036:	2340      	movs	r3, #64	; 0x40
   10038:	2000      	movs	r0, #0
   1003a:	6023      	str	r3, [r4, #0]
   1003c:	b010      	add	sp, #64	; 0x40
   1003e:	bd70      	pop	{r4, r5, r6, pc}

00010040 <__smakebuf_r>:
   10040:	898b      	ldrh	r3, [r1, #12]
   10042:	b573      	push	{r0, r1, r4, r5, r6, lr}
   10044:	079d      	lsls	r5, r3, #30
   10046:	4606      	mov	r6, r0
   10048:	460c      	mov	r4, r1
   1004a:	d507      	bpl.n	1005c <__smakebuf_r+0x1c>
   1004c:	f104 0347 	add.w	r3, r4, #71	; 0x47
   10050:	6023      	str	r3, [r4, #0]
   10052:	6123      	str	r3, [r4, #16]
   10054:	2301      	movs	r3, #1
   10056:	6163      	str	r3, [r4, #20]
   10058:	b002      	add	sp, #8
   1005a:	bd70      	pop	{r4, r5, r6, pc}
   1005c:	ab01      	add	r3, sp, #4
   1005e:	466a      	mov	r2, sp
   10060:	f7ff ffca 	bl	fff8 <__swhatbuf_r>
   10064:	9900      	ldr	r1, [sp, #0]
   10066:	4605      	mov	r5, r0
   10068:	4630      	mov	r0, r6
   1006a:	f7ff fb89 	bl	f780 <_malloc_r>
   1006e:	b948      	cbnz	r0, 10084 <__smakebuf_r+0x44>
   10070:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   10074:	059a      	lsls	r2, r3, #22
   10076:	d4ef      	bmi.n	10058 <__smakebuf_r+0x18>
   10078:	f023 0303 	bic.w	r3, r3, #3
   1007c:	f043 0302 	orr.w	r3, r3, #2
   10080:	81a3      	strh	r3, [r4, #12]
   10082:	e7e3      	b.n	1004c <__smakebuf_r+0xc>
   10084:	4b0d      	ldr	r3, [pc, #52]	; (100bc <__smakebuf_r+0x7c>)
   10086:	62b3      	str	r3, [r6, #40]	; 0x28
   10088:	89a3      	ldrh	r3, [r4, #12]
   1008a:	6020      	str	r0, [r4, #0]
   1008c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   10090:	81a3      	strh	r3, [r4, #12]
   10092:	9b00      	ldr	r3, [sp, #0]
   10094:	6163      	str	r3, [r4, #20]
   10096:	9b01      	ldr	r3, [sp, #4]
   10098:	6120      	str	r0, [r4, #16]
   1009a:	b15b      	cbz	r3, 100b4 <__smakebuf_r+0x74>
   1009c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   100a0:	4630      	mov	r0, r6
   100a2:	f000 fcab 	bl	109fc <_isatty_r>
   100a6:	b128      	cbz	r0, 100b4 <__smakebuf_r+0x74>
   100a8:	89a3      	ldrh	r3, [r4, #12]
   100aa:	f023 0303 	bic.w	r3, r3, #3
   100ae:	f043 0301 	orr.w	r3, r3, #1
   100b2:	81a3      	strh	r3, [r4, #12]
   100b4:	89a3      	ldrh	r3, [r4, #12]
   100b6:	431d      	orrs	r5, r3
   100b8:	81a5      	strh	r5, [r4, #12]
   100ba:	e7cd      	b.n	10058 <__smakebuf_r+0x18>
   100bc:	0000fe65 	.word	0x0000fe65

000100c0 <__malloc_lock>:
   100c0:	4770      	bx	lr

000100c2 <__malloc_unlock>:
   100c2:	4770      	bx	lr

000100c4 <__ssputs_r>:
   100c4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   100c8:	688e      	ldr	r6, [r1, #8]
   100ca:	429e      	cmp	r6, r3
   100cc:	4682      	mov	sl, r0
   100ce:	460c      	mov	r4, r1
   100d0:	4691      	mov	r9, r2
   100d2:	4698      	mov	r8, r3
   100d4:	d835      	bhi.n	10142 <__ssputs_r+0x7e>
   100d6:	898a      	ldrh	r2, [r1, #12]
   100d8:	f412 6f90 	tst.w	r2, #1152	; 0x480
   100dc:	d031      	beq.n	10142 <__ssputs_r+0x7e>
   100de:	6825      	ldr	r5, [r4, #0]
   100e0:	6909      	ldr	r1, [r1, #16]
   100e2:	1a6f      	subs	r7, r5, r1
   100e4:	6965      	ldr	r5, [r4, #20]
   100e6:	2302      	movs	r3, #2
   100e8:	eb05 0545 	add.w	r5, r5, r5, lsl #1
   100ec:	fb95 f5f3 	sdiv	r5, r5, r3
   100f0:	f108 0301 	add.w	r3, r8, #1
   100f4:	443b      	add	r3, r7
   100f6:	429d      	cmp	r5, r3
   100f8:	bf38      	it	cc
   100fa:	461d      	movcc	r5, r3
   100fc:	0553      	lsls	r3, r2, #21
   100fe:	d531      	bpl.n	10164 <__ssputs_r+0xa0>
   10100:	4629      	mov	r1, r5
   10102:	f7ff fb3d 	bl	f780 <_malloc_r>
   10106:	4606      	mov	r6, r0
   10108:	b950      	cbnz	r0, 10120 <__ssputs_r+0x5c>
   1010a:	230c      	movs	r3, #12
   1010c:	f8ca 3000 	str.w	r3, [sl]
   10110:	89a3      	ldrh	r3, [r4, #12]
   10112:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   10116:	81a3      	strh	r3, [r4, #12]
   10118:	f04f 30ff 	mov.w	r0, #4294967295
   1011c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   10120:	463a      	mov	r2, r7
   10122:	6921      	ldr	r1, [r4, #16]
   10124:	f7ff faca 	bl	f6bc <memcpy>
   10128:	89a3      	ldrh	r3, [r4, #12]
   1012a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   1012e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   10132:	81a3      	strh	r3, [r4, #12]
   10134:	6126      	str	r6, [r4, #16]
   10136:	6165      	str	r5, [r4, #20]
   10138:	443e      	add	r6, r7
   1013a:	1bed      	subs	r5, r5, r7
   1013c:	6026      	str	r6, [r4, #0]
   1013e:	60a5      	str	r5, [r4, #8]
   10140:	4646      	mov	r6, r8
   10142:	4546      	cmp	r6, r8
   10144:	bf28      	it	cs
   10146:	4646      	movcs	r6, r8
   10148:	4632      	mov	r2, r6
   1014a:	4649      	mov	r1, r9
   1014c:	6820      	ldr	r0, [r4, #0]
   1014e:	f000 fcc7 	bl	10ae0 <memmove>
   10152:	68a3      	ldr	r3, [r4, #8]
   10154:	1b9b      	subs	r3, r3, r6
   10156:	60a3      	str	r3, [r4, #8]
   10158:	6823      	ldr	r3, [r4, #0]
   1015a:	441e      	add	r6, r3
   1015c:	6026      	str	r6, [r4, #0]
   1015e:	2000      	movs	r0, #0
   10160:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   10164:	462a      	mov	r2, r5
   10166:	f000 fcd5 	bl	10b14 <_realloc_r>
   1016a:	4606      	mov	r6, r0
   1016c:	2800      	cmp	r0, #0
   1016e:	d1e1      	bne.n	10134 <__ssputs_r+0x70>
   10170:	6921      	ldr	r1, [r4, #16]
   10172:	4650      	mov	r0, sl
   10174:	f7ff fab6 	bl	f6e4 <_free_r>
   10178:	e7c7      	b.n	1010a <__ssputs_r+0x46>
	...

0001017c <_svfiprintf_r>:
   1017c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   10180:	b09d      	sub	sp, #116	; 0x74
   10182:	4680      	mov	r8, r0
   10184:	9303      	str	r3, [sp, #12]
   10186:	898b      	ldrh	r3, [r1, #12]
   10188:	061c      	lsls	r4, r3, #24
   1018a:	460d      	mov	r5, r1
   1018c:	4616      	mov	r6, r2
   1018e:	d50f      	bpl.n	101b0 <_svfiprintf_r+0x34>
   10190:	690b      	ldr	r3, [r1, #16]
   10192:	b96b      	cbnz	r3, 101b0 <_svfiprintf_r+0x34>
   10194:	2140      	movs	r1, #64	; 0x40
   10196:	f7ff faf3 	bl	f780 <_malloc_r>
   1019a:	6028      	str	r0, [r5, #0]
   1019c:	6128      	str	r0, [r5, #16]
   1019e:	b928      	cbnz	r0, 101ac <_svfiprintf_r+0x30>
   101a0:	230c      	movs	r3, #12
   101a2:	f8c8 3000 	str.w	r3, [r8]
   101a6:	f04f 30ff 	mov.w	r0, #4294967295
   101aa:	e0c5      	b.n	10338 <_svfiprintf_r+0x1bc>
   101ac:	2340      	movs	r3, #64	; 0x40
   101ae:	616b      	str	r3, [r5, #20]
   101b0:	2300      	movs	r3, #0
   101b2:	9309      	str	r3, [sp, #36]	; 0x24
   101b4:	2320      	movs	r3, #32
   101b6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   101ba:	2330      	movs	r3, #48	; 0x30
   101bc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   101c0:	f04f 0b01 	mov.w	fp, #1
   101c4:	4637      	mov	r7, r6
   101c6:	463c      	mov	r4, r7
   101c8:	f814 3b01 	ldrb.w	r3, [r4], #1
   101cc:	2b00      	cmp	r3, #0
   101ce:	d13c      	bne.n	1024a <_svfiprintf_r+0xce>
   101d0:	ebb7 0a06 	subs.w	sl, r7, r6
   101d4:	d00b      	beq.n	101ee <_svfiprintf_r+0x72>
   101d6:	4653      	mov	r3, sl
   101d8:	4632      	mov	r2, r6
   101da:	4629      	mov	r1, r5
   101dc:	4640      	mov	r0, r8
   101de:	f7ff ff71 	bl	100c4 <__ssputs_r>
   101e2:	3001      	adds	r0, #1
   101e4:	f000 80a3 	beq.w	1032e <_svfiprintf_r+0x1b2>
   101e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
   101ea:	4453      	add	r3, sl
   101ec:	9309      	str	r3, [sp, #36]	; 0x24
   101ee:	783b      	ldrb	r3, [r7, #0]
   101f0:	2b00      	cmp	r3, #0
   101f2:	f000 809c 	beq.w	1032e <_svfiprintf_r+0x1b2>
   101f6:	2300      	movs	r3, #0
   101f8:	f04f 32ff 	mov.w	r2, #4294967295
   101fc:	9304      	str	r3, [sp, #16]
   101fe:	9307      	str	r3, [sp, #28]
   10200:	9205      	str	r2, [sp, #20]
   10202:	9306      	str	r3, [sp, #24]
   10204:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   10208:	931a      	str	r3, [sp, #104]	; 0x68
   1020a:	2205      	movs	r2, #5
   1020c:	7821      	ldrb	r1, [r4, #0]
   1020e:	4850      	ldr	r0, [pc, #320]	; (10350 <_svfiprintf_r+0x1d4>)
   10210:	f000 fc16 	bl	10a40 <memchr>
   10214:	1c67      	adds	r7, r4, #1
   10216:	9b04      	ldr	r3, [sp, #16]
   10218:	b9d8      	cbnz	r0, 10252 <_svfiprintf_r+0xd6>
   1021a:	06d9      	lsls	r1, r3, #27
   1021c:	bf44      	itt	mi
   1021e:	2220      	movmi	r2, #32
   10220:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   10224:	071a      	lsls	r2, r3, #28
   10226:	bf44      	itt	mi
   10228:	222b      	movmi	r2, #43	; 0x2b
   1022a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   1022e:	7822      	ldrb	r2, [r4, #0]
   10230:	2a2a      	cmp	r2, #42	; 0x2a
   10232:	d016      	beq.n	10262 <_svfiprintf_r+0xe6>
   10234:	9a07      	ldr	r2, [sp, #28]
   10236:	2100      	movs	r1, #0
   10238:	200a      	movs	r0, #10
   1023a:	4627      	mov	r7, r4
   1023c:	3401      	adds	r4, #1
   1023e:	783b      	ldrb	r3, [r7, #0]
   10240:	3b30      	subs	r3, #48	; 0x30
   10242:	2b09      	cmp	r3, #9
   10244:	d951      	bls.n	102ea <_svfiprintf_r+0x16e>
   10246:	b1c9      	cbz	r1, 1027c <_svfiprintf_r+0x100>
   10248:	e011      	b.n	1026e <_svfiprintf_r+0xf2>
   1024a:	2b25      	cmp	r3, #37	; 0x25
   1024c:	d0c0      	beq.n	101d0 <_svfiprintf_r+0x54>
   1024e:	4627      	mov	r7, r4
   10250:	e7b9      	b.n	101c6 <_svfiprintf_r+0x4a>
   10252:	4a3f      	ldr	r2, [pc, #252]	; (10350 <_svfiprintf_r+0x1d4>)
   10254:	1a80      	subs	r0, r0, r2
   10256:	fa0b f000 	lsl.w	r0, fp, r0
   1025a:	4318      	orrs	r0, r3
   1025c:	9004      	str	r0, [sp, #16]
   1025e:	463c      	mov	r4, r7
   10260:	e7d3      	b.n	1020a <_svfiprintf_r+0x8e>
   10262:	9a03      	ldr	r2, [sp, #12]
   10264:	1d11      	adds	r1, r2, #4
   10266:	6812      	ldr	r2, [r2, #0]
   10268:	9103      	str	r1, [sp, #12]
   1026a:	2a00      	cmp	r2, #0
   1026c:	db01      	blt.n	10272 <_svfiprintf_r+0xf6>
   1026e:	9207      	str	r2, [sp, #28]
   10270:	e004      	b.n	1027c <_svfiprintf_r+0x100>
   10272:	4252      	negs	r2, r2
   10274:	f043 0302 	orr.w	r3, r3, #2
   10278:	9207      	str	r2, [sp, #28]
   1027a:	9304      	str	r3, [sp, #16]
   1027c:	783b      	ldrb	r3, [r7, #0]
   1027e:	2b2e      	cmp	r3, #46	; 0x2e
   10280:	d10e      	bne.n	102a0 <_svfiprintf_r+0x124>
   10282:	787b      	ldrb	r3, [r7, #1]
   10284:	2b2a      	cmp	r3, #42	; 0x2a
   10286:	f107 0101 	add.w	r1, r7, #1
   1028a:	d132      	bne.n	102f2 <_svfiprintf_r+0x176>
   1028c:	9b03      	ldr	r3, [sp, #12]
   1028e:	1d1a      	adds	r2, r3, #4
   10290:	681b      	ldr	r3, [r3, #0]
   10292:	9203      	str	r2, [sp, #12]
   10294:	2b00      	cmp	r3, #0
   10296:	bfb8      	it	lt
   10298:	f04f 33ff 	movlt.w	r3, #4294967295
   1029c:	3702      	adds	r7, #2
   1029e:	9305      	str	r3, [sp, #20]
   102a0:	4c2c      	ldr	r4, [pc, #176]	; (10354 <_svfiprintf_r+0x1d8>)
   102a2:	7839      	ldrb	r1, [r7, #0]
   102a4:	2203      	movs	r2, #3
   102a6:	4620      	mov	r0, r4
   102a8:	f000 fbca 	bl	10a40 <memchr>
   102ac:	b138      	cbz	r0, 102be <_svfiprintf_r+0x142>
   102ae:	2340      	movs	r3, #64	; 0x40
   102b0:	1b00      	subs	r0, r0, r4
   102b2:	fa03 f000 	lsl.w	r0, r3, r0
   102b6:	9b04      	ldr	r3, [sp, #16]
   102b8:	4303      	orrs	r3, r0
   102ba:	9304      	str	r3, [sp, #16]
   102bc:	3701      	adds	r7, #1
   102be:	7839      	ldrb	r1, [r7, #0]
   102c0:	4825      	ldr	r0, [pc, #148]	; (10358 <_svfiprintf_r+0x1dc>)
   102c2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   102c6:	2206      	movs	r2, #6
   102c8:	1c7e      	adds	r6, r7, #1
   102ca:	f000 fbb9 	bl	10a40 <memchr>
   102ce:	2800      	cmp	r0, #0
   102d0:	d035      	beq.n	1033e <_svfiprintf_r+0x1c2>
   102d2:	4b22      	ldr	r3, [pc, #136]	; (1035c <_svfiprintf_r+0x1e0>)
   102d4:	b9fb      	cbnz	r3, 10316 <_svfiprintf_r+0x19a>
   102d6:	9b03      	ldr	r3, [sp, #12]
   102d8:	3307      	adds	r3, #7
   102da:	f023 0307 	bic.w	r3, r3, #7
   102de:	3308      	adds	r3, #8
   102e0:	9303      	str	r3, [sp, #12]
   102e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
   102e4:	444b      	add	r3, r9
   102e6:	9309      	str	r3, [sp, #36]	; 0x24
   102e8:	e76c      	b.n	101c4 <_svfiprintf_r+0x48>
   102ea:	fb00 3202 	mla	r2, r0, r2, r3
   102ee:	2101      	movs	r1, #1
   102f0:	e7a3      	b.n	1023a <_svfiprintf_r+0xbe>
   102f2:	2300      	movs	r3, #0
   102f4:	9305      	str	r3, [sp, #20]
   102f6:	4618      	mov	r0, r3
   102f8:	240a      	movs	r4, #10
   102fa:	460f      	mov	r7, r1
   102fc:	3101      	adds	r1, #1
   102fe:	783a      	ldrb	r2, [r7, #0]
   10300:	3a30      	subs	r2, #48	; 0x30
   10302:	2a09      	cmp	r2, #9
   10304:	d903      	bls.n	1030e <_svfiprintf_r+0x192>
   10306:	2b00      	cmp	r3, #0
   10308:	d0ca      	beq.n	102a0 <_svfiprintf_r+0x124>
   1030a:	9005      	str	r0, [sp, #20]
   1030c:	e7c8      	b.n	102a0 <_svfiprintf_r+0x124>
   1030e:	fb04 2000 	mla	r0, r4, r0, r2
   10312:	2301      	movs	r3, #1
   10314:	e7f1      	b.n	102fa <_svfiprintf_r+0x17e>
   10316:	ab03      	add	r3, sp, #12
   10318:	9300      	str	r3, [sp, #0]
   1031a:	462a      	mov	r2, r5
   1031c:	4b10      	ldr	r3, [pc, #64]	; (10360 <_svfiprintf_r+0x1e4>)
   1031e:	a904      	add	r1, sp, #16
   10320:	4640      	mov	r0, r8
   10322:	f3af 8000 	nop.w
   10326:	f1b0 3fff 	cmp.w	r0, #4294967295
   1032a:	4681      	mov	r9, r0
   1032c:	d1d9      	bne.n	102e2 <_svfiprintf_r+0x166>
   1032e:	89ab      	ldrh	r3, [r5, #12]
   10330:	065b      	lsls	r3, r3, #25
   10332:	f53f af38 	bmi.w	101a6 <_svfiprintf_r+0x2a>
   10336:	9809      	ldr	r0, [sp, #36]	; 0x24
   10338:	b01d      	add	sp, #116	; 0x74
   1033a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1033e:	ab03      	add	r3, sp, #12
   10340:	9300      	str	r3, [sp, #0]
   10342:	462a      	mov	r2, r5
   10344:	4b06      	ldr	r3, [pc, #24]	; (10360 <_svfiprintf_r+0x1e4>)
   10346:	a904      	add	r1, sp, #16
   10348:	4640      	mov	r0, r8
   1034a:	f000 f9bf 	bl	106cc <_printf_i>
   1034e:	e7ea      	b.n	10326 <_svfiprintf_r+0x1aa>
   10350:	00011940 	.word	0x00011940
   10354:	00011946 	.word	0x00011946
   10358:	0001194a 	.word	0x0001194a
   1035c:	00000000 	.word	0x00000000
   10360:	000100c5 	.word	0x000100c5

00010364 <__sfputc_r>:
   10364:	6893      	ldr	r3, [r2, #8]
   10366:	3b01      	subs	r3, #1
   10368:	2b00      	cmp	r3, #0
   1036a:	b410      	push	{r4}
   1036c:	6093      	str	r3, [r2, #8]
   1036e:	da08      	bge.n	10382 <__sfputc_r+0x1e>
   10370:	6994      	ldr	r4, [r2, #24]
   10372:	42a3      	cmp	r3, r4
   10374:	db02      	blt.n	1037c <__sfputc_r+0x18>
   10376:	b2cb      	uxtb	r3, r1
   10378:	2b0a      	cmp	r3, #10
   1037a:	d102      	bne.n	10382 <__sfputc_r+0x1e>
   1037c:	bc10      	pop	{r4}
   1037e:	f7ff bbff 	b.w	fb80 <__swbuf_r>
   10382:	6813      	ldr	r3, [r2, #0]
   10384:	1c58      	adds	r0, r3, #1
   10386:	6010      	str	r0, [r2, #0]
   10388:	7019      	strb	r1, [r3, #0]
   1038a:	b2c8      	uxtb	r0, r1
   1038c:	bc10      	pop	{r4}
   1038e:	4770      	bx	lr

00010390 <__sfputs_r>:
   10390:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10392:	4606      	mov	r6, r0
   10394:	460f      	mov	r7, r1
   10396:	4614      	mov	r4, r2
   10398:	18d5      	adds	r5, r2, r3
   1039a:	42ac      	cmp	r4, r5
   1039c:	d101      	bne.n	103a2 <__sfputs_r+0x12>
   1039e:	2000      	movs	r0, #0
   103a0:	e007      	b.n	103b2 <__sfputs_r+0x22>
   103a2:	463a      	mov	r2, r7
   103a4:	f814 1b01 	ldrb.w	r1, [r4], #1
   103a8:	4630      	mov	r0, r6
   103aa:	f7ff ffdb 	bl	10364 <__sfputc_r>
   103ae:	1c43      	adds	r3, r0, #1
   103b0:	d1f3      	bne.n	1039a <__sfputs_r+0xa>
   103b2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

000103b4 <_vfiprintf_r>:
   103b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   103b8:	b09d      	sub	sp, #116	; 0x74
   103ba:	460c      	mov	r4, r1
   103bc:	4617      	mov	r7, r2
   103be:	9303      	str	r3, [sp, #12]
   103c0:	4606      	mov	r6, r0
   103c2:	b118      	cbz	r0, 103cc <_vfiprintf_r+0x18>
   103c4:	6983      	ldr	r3, [r0, #24]
   103c6:	b90b      	cbnz	r3, 103cc <_vfiprintf_r+0x18>
   103c8:	f7ff fd8c 	bl	fee4 <__sinit>
   103cc:	4b7c      	ldr	r3, [pc, #496]	; (105c0 <_vfiprintf_r+0x20c>)
   103ce:	429c      	cmp	r4, r3
   103d0:	d157      	bne.n	10482 <_vfiprintf_r+0xce>
   103d2:	6874      	ldr	r4, [r6, #4]
   103d4:	89a3      	ldrh	r3, [r4, #12]
   103d6:	0718      	lsls	r0, r3, #28
   103d8:	d55d      	bpl.n	10496 <_vfiprintf_r+0xe2>
   103da:	6923      	ldr	r3, [r4, #16]
   103dc:	2b00      	cmp	r3, #0
   103de:	d05a      	beq.n	10496 <_vfiprintf_r+0xe2>
   103e0:	2300      	movs	r3, #0
   103e2:	9309      	str	r3, [sp, #36]	; 0x24
   103e4:	2320      	movs	r3, #32
   103e6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
   103ea:	2330      	movs	r3, #48	; 0x30
   103ec:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
   103f0:	f04f 0b01 	mov.w	fp, #1
   103f4:	46b8      	mov	r8, r7
   103f6:	4645      	mov	r5, r8
   103f8:	f815 3b01 	ldrb.w	r3, [r5], #1
   103fc:	2b00      	cmp	r3, #0
   103fe:	d155      	bne.n	104ac <_vfiprintf_r+0xf8>
   10400:	ebb8 0a07 	subs.w	sl, r8, r7
   10404:	d00b      	beq.n	1041e <_vfiprintf_r+0x6a>
   10406:	4653      	mov	r3, sl
   10408:	463a      	mov	r2, r7
   1040a:	4621      	mov	r1, r4
   1040c:	4630      	mov	r0, r6
   1040e:	f7ff ffbf 	bl	10390 <__sfputs_r>
   10412:	3001      	adds	r0, #1
   10414:	f000 80c4 	beq.w	105a0 <_vfiprintf_r+0x1ec>
   10418:	9b09      	ldr	r3, [sp, #36]	; 0x24
   1041a:	4453      	add	r3, sl
   1041c:	9309      	str	r3, [sp, #36]	; 0x24
   1041e:	f898 3000 	ldrb.w	r3, [r8]
   10422:	2b00      	cmp	r3, #0
   10424:	f000 80bc 	beq.w	105a0 <_vfiprintf_r+0x1ec>
   10428:	2300      	movs	r3, #0
   1042a:	f04f 32ff 	mov.w	r2, #4294967295
   1042e:	9304      	str	r3, [sp, #16]
   10430:	9307      	str	r3, [sp, #28]
   10432:	9205      	str	r2, [sp, #20]
   10434:	9306      	str	r3, [sp, #24]
   10436:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
   1043a:	931a      	str	r3, [sp, #104]	; 0x68
   1043c:	2205      	movs	r2, #5
   1043e:	7829      	ldrb	r1, [r5, #0]
   10440:	4860      	ldr	r0, [pc, #384]	; (105c4 <_vfiprintf_r+0x210>)
   10442:	f000 fafd 	bl	10a40 <memchr>
   10446:	f105 0801 	add.w	r8, r5, #1
   1044a:	9b04      	ldr	r3, [sp, #16]
   1044c:	2800      	cmp	r0, #0
   1044e:	d131      	bne.n	104b4 <_vfiprintf_r+0x100>
   10450:	06d9      	lsls	r1, r3, #27
   10452:	bf44      	itt	mi
   10454:	2220      	movmi	r2, #32
   10456:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   1045a:	071a      	lsls	r2, r3, #28
   1045c:	bf44      	itt	mi
   1045e:	222b      	movmi	r2, #43	; 0x2b
   10460:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
   10464:	782a      	ldrb	r2, [r5, #0]
   10466:	2a2a      	cmp	r2, #42	; 0x2a
   10468:	d02c      	beq.n	104c4 <_vfiprintf_r+0x110>
   1046a:	9a07      	ldr	r2, [sp, #28]
   1046c:	2100      	movs	r1, #0
   1046e:	200a      	movs	r0, #10
   10470:	46a8      	mov	r8, r5
   10472:	3501      	adds	r5, #1
   10474:	f898 3000 	ldrb.w	r3, [r8]
   10478:	3b30      	subs	r3, #48	; 0x30
   1047a:	2b09      	cmp	r3, #9
   1047c:	d96d      	bls.n	1055a <_vfiprintf_r+0x1a6>
   1047e:	b371      	cbz	r1, 104de <_vfiprintf_r+0x12a>
   10480:	e026      	b.n	104d0 <_vfiprintf_r+0x11c>
   10482:	4b51      	ldr	r3, [pc, #324]	; (105c8 <_vfiprintf_r+0x214>)
   10484:	429c      	cmp	r4, r3
   10486:	d101      	bne.n	1048c <_vfiprintf_r+0xd8>
   10488:	68b4      	ldr	r4, [r6, #8]
   1048a:	e7a3      	b.n	103d4 <_vfiprintf_r+0x20>
   1048c:	4b4f      	ldr	r3, [pc, #316]	; (105cc <_vfiprintf_r+0x218>)
   1048e:	429c      	cmp	r4, r3
   10490:	bf08      	it	eq
   10492:	68f4      	ldreq	r4, [r6, #12]
   10494:	e79e      	b.n	103d4 <_vfiprintf_r+0x20>
   10496:	4621      	mov	r1, r4
   10498:	4630      	mov	r0, r6
   1049a:	f7ff fbc3 	bl	fc24 <__swsetup_r>
   1049e:	2800      	cmp	r0, #0
   104a0:	d09e      	beq.n	103e0 <_vfiprintf_r+0x2c>
   104a2:	f04f 30ff 	mov.w	r0, #4294967295
   104a6:	b01d      	add	sp, #116	; 0x74
   104a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   104ac:	2b25      	cmp	r3, #37	; 0x25
   104ae:	d0a7      	beq.n	10400 <_vfiprintf_r+0x4c>
   104b0:	46a8      	mov	r8, r5
   104b2:	e7a0      	b.n	103f6 <_vfiprintf_r+0x42>
   104b4:	4a43      	ldr	r2, [pc, #268]	; (105c4 <_vfiprintf_r+0x210>)
   104b6:	1a80      	subs	r0, r0, r2
   104b8:	fa0b f000 	lsl.w	r0, fp, r0
   104bc:	4318      	orrs	r0, r3
   104be:	9004      	str	r0, [sp, #16]
   104c0:	4645      	mov	r5, r8
   104c2:	e7bb      	b.n	1043c <_vfiprintf_r+0x88>
   104c4:	9a03      	ldr	r2, [sp, #12]
   104c6:	1d11      	adds	r1, r2, #4
   104c8:	6812      	ldr	r2, [r2, #0]
   104ca:	9103      	str	r1, [sp, #12]
   104cc:	2a00      	cmp	r2, #0
   104ce:	db01      	blt.n	104d4 <_vfiprintf_r+0x120>
   104d0:	9207      	str	r2, [sp, #28]
   104d2:	e004      	b.n	104de <_vfiprintf_r+0x12a>
   104d4:	4252      	negs	r2, r2
   104d6:	f043 0302 	orr.w	r3, r3, #2
   104da:	9207      	str	r2, [sp, #28]
   104dc:	9304      	str	r3, [sp, #16]
   104de:	f898 3000 	ldrb.w	r3, [r8]
   104e2:	2b2e      	cmp	r3, #46	; 0x2e
   104e4:	d110      	bne.n	10508 <_vfiprintf_r+0x154>
   104e6:	f898 3001 	ldrb.w	r3, [r8, #1]
   104ea:	2b2a      	cmp	r3, #42	; 0x2a
   104ec:	f108 0101 	add.w	r1, r8, #1
   104f0:	d137      	bne.n	10562 <_vfiprintf_r+0x1ae>
   104f2:	9b03      	ldr	r3, [sp, #12]
   104f4:	1d1a      	adds	r2, r3, #4
   104f6:	681b      	ldr	r3, [r3, #0]
   104f8:	9203      	str	r2, [sp, #12]
   104fa:	2b00      	cmp	r3, #0
   104fc:	bfb8      	it	lt
   104fe:	f04f 33ff 	movlt.w	r3, #4294967295
   10502:	f108 0802 	add.w	r8, r8, #2
   10506:	9305      	str	r3, [sp, #20]
   10508:	4d31      	ldr	r5, [pc, #196]	; (105d0 <_vfiprintf_r+0x21c>)
   1050a:	f898 1000 	ldrb.w	r1, [r8]
   1050e:	2203      	movs	r2, #3
   10510:	4628      	mov	r0, r5
   10512:	f000 fa95 	bl	10a40 <memchr>
   10516:	b140      	cbz	r0, 1052a <_vfiprintf_r+0x176>
   10518:	2340      	movs	r3, #64	; 0x40
   1051a:	1b40      	subs	r0, r0, r5
   1051c:	fa03 f000 	lsl.w	r0, r3, r0
   10520:	9b04      	ldr	r3, [sp, #16]
   10522:	4303      	orrs	r3, r0
   10524:	9304      	str	r3, [sp, #16]
   10526:	f108 0801 	add.w	r8, r8, #1
   1052a:	f898 1000 	ldrb.w	r1, [r8]
   1052e:	4829      	ldr	r0, [pc, #164]	; (105d4 <_vfiprintf_r+0x220>)
   10530:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
   10534:	2206      	movs	r2, #6
   10536:	f108 0701 	add.w	r7, r8, #1
   1053a:	f000 fa81 	bl	10a40 <memchr>
   1053e:	2800      	cmp	r0, #0
   10540:	d034      	beq.n	105ac <_vfiprintf_r+0x1f8>
   10542:	4b25      	ldr	r3, [pc, #148]	; (105d8 <_vfiprintf_r+0x224>)
   10544:	bb03      	cbnz	r3, 10588 <_vfiprintf_r+0x1d4>
   10546:	9b03      	ldr	r3, [sp, #12]
   10548:	3307      	adds	r3, #7
   1054a:	f023 0307 	bic.w	r3, r3, #7
   1054e:	3308      	adds	r3, #8
   10550:	9303      	str	r3, [sp, #12]
   10552:	9b09      	ldr	r3, [sp, #36]	; 0x24
   10554:	444b      	add	r3, r9
   10556:	9309      	str	r3, [sp, #36]	; 0x24
   10558:	e74c      	b.n	103f4 <_vfiprintf_r+0x40>
   1055a:	fb00 3202 	mla	r2, r0, r2, r3
   1055e:	2101      	movs	r1, #1
   10560:	e786      	b.n	10470 <_vfiprintf_r+0xbc>
   10562:	2300      	movs	r3, #0
   10564:	9305      	str	r3, [sp, #20]
   10566:	4618      	mov	r0, r3
   10568:	250a      	movs	r5, #10
   1056a:	4688      	mov	r8, r1
   1056c:	3101      	adds	r1, #1
   1056e:	f898 2000 	ldrb.w	r2, [r8]
   10572:	3a30      	subs	r2, #48	; 0x30
   10574:	2a09      	cmp	r2, #9
   10576:	d903      	bls.n	10580 <_vfiprintf_r+0x1cc>
   10578:	2b00      	cmp	r3, #0
   1057a:	d0c5      	beq.n	10508 <_vfiprintf_r+0x154>
   1057c:	9005      	str	r0, [sp, #20]
   1057e:	e7c3      	b.n	10508 <_vfiprintf_r+0x154>
   10580:	fb05 2000 	mla	r0, r5, r0, r2
   10584:	2301      	movs	r3, #1
   10586:	e7f0      	b.n	1056a <_vfiprintf_r+0x1b6>
   10588:	ab03      	add	r3, sp, #12
   1058a:	9300      	str	r3, [sp, #0]
   1058c:	4622      	mov	r2, r4
   1058e:	4b13      	ldr	r3, [pc, #76]	; (105dc <_vfiprintf_r+0x228>)
   10590:	a904      	add	r1, sp, #16
   10592:	4630      	mov	r0, r6
   10594:	f3af 8000 	nop.w
   10598:	f1b0 3fff 	cmp.w	r0, #4294967295
   1059c:	4681      	mov	r9, r0
   1059e:	d1d8      	bne.n	10552 <_vfiprintf_r+0x19e>
   105a0:	89a3      	ldrh	r3, [r4, #12]
   105a2:	065b      	lsls	r3, r3, #25
   105a4:	f53f af7d 	bmi.w	104a2 <_vfiprintf_r+0xee>
   105a8:	9809      	ldr	r0, [sp, #36]	; 0x24
   105aa:	e77c      	b.n	104a6 <_vfiprintf_r+0xf2>
   105ac:	ab03      	add	r3, sp, #12
   105ae:	9300      	str	r3, [sp, #0]
   105b0:	4622      	mov	r2, r4
   105b2:	4b0a      	ldr	r3, [pc, #40]	; (105dc <_vfiprintf_r+0x228>)
   105b4:	a904      	add	r1, sp, #16
   105b6:	4630      	mov	r0, r6
   105b8:	f000 f888 	bl	106cc <_printf_i>
   105bc:	e7ec      	b.n	10598 <_vfiprintf_r+0x1e4>
   105be:	bf00      	nop
   105c0:	00011900 	.word	0x00011900
   105c4:	00011940 	.word	0x00011940
   105c8:	00011920 	.word	0x00011920
   105cc:	000118e0 	.word	0x000118e0
   105d0:	00011946 	.word	0x00011946
   105d4:	0001194a 	.word	0x0001194a
   105d8:	00000000 	.word	0x00000000
   105dc:	00010391 	.word	0x00010391

000105e0 <_printf_common>:
   105e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   105e4:	4691      	mov	r9, r2
   105e6:	461f      	mov	r7, r3
   105e8:	688a      	ldr	r2, [r1, #8]
   105ea:	690b      	ldr	r3, [r1, #16]
   105ec:	f8dd 8020 	ldr.w	r8, [sp, #32]
   105f0:	4293      	cmp	r3, r2
   105f2:	bfb8      	it	lt
   105f4:	4613      	movlt	r3, r2
   105f6:	f8c9 3000 	str.w	r3, [r9]
   105fa:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
   105fe:	4606      	mov	r6, r0
   10600:	460c      	mov	r4, r1
   10602:	b112      	cbz	r2, 1060a <_printf_common+0x2a>
   10604:	3301      	adds	r3, #1
   10606:	f8c9 3000 	str.w	r3, [r9]
   1060a:	6823      	ldr	r3, [r4, #0]
   1060c:	0699      	lsls	r1, r3, #26
   1060e:	bf42      	ittt	mi
   10610:	f8d9 3000 	ldrmi.w	r3, [r9]
   10614:	3302      	addmi	r3, #2
   10616:	f8c9 3000 	strmi.w	r3, [r9]
   1061a:	6825      	ldr	r5, [r4, #0]
   1061c:	f015 0506 	ands.w	r5, r5, #6
   10620:	d107      	bne.n	10632 <_printf_common+0x52>
   10622:	f104 0a19 	add.w	sl, r4, #25
   10626:	68e3      	ldr	r3, [r4, #12]
   10628:	f8d9 2000 	ldr.w	r2, [r9]
   1062c:	1a9b      	subs	r3, r3, r2
   1062e:	429d      	cmp	r5, r3
   10630:	db29      	blt.n	10686 <_printf_common+0xa6>
   10632:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
   10636:	6822      	ldr	r2, [r4, #0]
   10638:	3300      	adds	r3, #0
   1063a:	bf18      	it	ne
   1063c:	2301      	movne	r3, #1
   1063e:	0692      	lsls	r2, r2, #26
   10640:	d42e      	bmi.n	106a0 <_printf_common+0xc0>
   10642:	f104 0243 	add.w	r2, r4, #67	; 0x43
   10646:	4639      	mov	r1, r7
   10648:	4630      	mov	r0, r6
   1064a:	47c0      	blx	r8
   1064c:	3001      	adds	r0, #1
   1064e:	d021      	beq.n	10694 <_printf_common+0xb4>
   10650:	6823      	ldr	r3, [r4, #0]
   10652:	68e5      	ldr	r5, [r4, #12]
   10654:	f8d9 2000 	ldr.w	r2, [r9]
   10658:	f003 0306 	and.w	r3, r3, #6
   1065c:	2b04      	cmp	r3, #4
   1065e:	bf08      	it	eq
   10660:	1aad      	subeq	r5, r5, r2
   10662:	68a3      	ldr	r3, [r4, #8]
   10664:	6922      	ldr	r2, [r4, #16]
   10666:	bf0c      	ite	eq
   10668:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
   1066c:	2500      	movne	r5, #0
   1066e:	4293      	cmp	r3, r2
   10670:	bfc4      	itt	gt
   10672:	1a9b      	subgt	r3, r3, r2
   10674:	18ed      	addgt	r5, r5, r3
   10676:	f04f 0900 	mov.w	r9, #0
   1067a:	341a      	adds	r4, #26
   1067c:	454d      	cmp	r5, r9
   1067e:	d11b      	bne.n	106b8 <_printf_common+0xd8>
   10680:	2000      	movs	r0, #0
   10682:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   10686:	2301      	movs	r3, #1
   10688:	4652      	mov	r2, sl
   1068a:	4639      	mov	r1, r7
   1068c:	4630      	mov	r0, r6
   1068e:	47c0      	blx	r8
   10690:	3001      	adds	r0, #1
   10692:	d103      	bne.n	1069c <_printf_common+0xbc>
   10694:	f04f 30ff 	mov.w	r0, #4294967295
   10698:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   1069c:	3501      	adds	r5, #1
   1069e:	e7c2      	b.n	10626 <_printf_common+0x46>
   106a0:	18e1      	adds	r1, r4, r3
   106a2:	1c5a      	adds	r2, r3, #1
   106a4:	2030      	movs	r0, #48	; 0x30
   106a6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
   106aa:	4422      	add	r2, r4
   106ac:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
   106b0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
   106b4:	3302      	adds	r3, #2
   106b6:	e7c4      	b.n	10642 <_printf_common+0x62>
   106b8:	2301      	movs	r3, #1
   106ba:	4622      	mov	r2, r4
   106bc:	4639      	mov	r1, r7
   106be:	4630      	mov	r0, r6
   106c0:	47c0      	blx	r8
   106c2:	3001      	adds	r0, #1
   106c4:	d0e6      	beq.n	10694 <_printf_common+0xb4>
   106c6:	f109 0901 	add.w	r9, r9, #1
   106ca:	e7d7      	b.n	1067c <_printf_common+0x9c>

000106cc <_printf_i>:
   106cc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   106d0:	4617      	mov	r7, r2
   106d2:	7e0a      	ldrb	r2, [r1, #24]
   106d4:	b085      	sub	sp, #20
   106d6:	2a6e      	cmp	r2, #110	; 0x6e
   106d8:	4698      	mov	r8, r3
   106da:	4606      	mov	r6, r0
   106dc:	460c      	mov	r4, r1
   106de:	9b0c      	ldr	r3, [sp, #48]	; 0x30
   106e0:	f101 0e43 	add.w	lr, r1, #67	; 0x43
   106e4:	f000 80bc 	beq.w	10860 <_printf_i+0x194>
   106e8:	d81a      	bhi.n	10720 <_printf_i+0x54>
   106ea:	2a63      	cmp	r2, #99	; 0x63
   106ec:	d02e      	beq.n	1074c <_printf_i+0x80>
   106ee:	d80a      	bhi.n	10706 <_printf_i+0x3a>
   106f0:	2a00      	cmp	r2, #0
   106f2:	f000 80c8 	beq.w	10886 <_printf_i+0x1ba>
   106f6:	2a58      	cmp	r2, #88	; 0x58
   106f8:	f000 808a 	beq.w	10810 <_printf_i+0x144>
   106fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
   10700:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
   10704:	e02a      	b.n	1075c <_printf_i+0x90>
   10706:	2a64      	cmp	r2, #100	; 0x64
   10708:	d001      	beq.n	1070e <_printf_i+0x42>
   1070a:	2a69      	cmp	r2, #105	; 0x69
   1070c:	d1f6      	bne.n	106fc <_printf_i+0x30>
   1070e:	6821      	ldr	r1, [r4, #0]
   10710:	681a      	ldr	r2, [r3, #0]
   10712:	f011 0f80 	tst.w	r1, #128	; 0x80
   10716:	d023      	beq.n	10760 <_printf_i+0x94>
   10718:	1d11      	adds	r1, r2, #4
   1071a:	6019      	str	r1, [r3, #0]
   1071c:	6813      	ldr	r3, [r2, #0]
   1071e:	e027      	b.n	10770 <_printf_i+0xa4>
   10720:	2a73      	cmp	r2, #115	; 0x73
   10722:	f000 80b4 	beq.w	1088e <_printf_i+0x1c2>
   10726:	d808      	bhi.n	1073a <_printf_i+0x6e>
   10728:	2a6f      	cmp	r2, #111	; 0x6f
   1072a:	d02a      	beq.n	10782 <_printf_i+0xb6>
   1072c:	2a70      	cmp	r2, #112	; 0x70
   1072e:	d1e5      	bne.n	106fc <_printf_i+0x30>
   10730:	680a      	ldr	r2, [r1, #0]
   10732:	f042 0220 	orr.w	r2, r2, #32
   10736:	600a      	str	r2, [r1, #0]
   10738:	e003      	b.n	10742 <_printf_i+0x76>
   1073a:	2a75      	cmp	r2, #117	; 0x75
   1073c:	d021      	beq.n	10782 <_printf_i+0xb6>
   1073e:	2a78      	cmp	r2, #120	; 0x78
   10740:	d1dc      	bne.n	106fc <_printf_i+0x30>
   10742:	2278      	movs	r2, #120	; 0x78
   10744:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
   10748:	496e      	ldr	r1, [pc, #440]	; (10904 <_printf_i+0x238>)
   1074a:	e064      	b.n	10816 <_printf_i+0x14a>
   1074c:	681a      	ldr	r2, [r3, #0]
   1074e:	f101 0542 	add.w	r5, r1, #66	; 0x42
   10752:	1d11      	adds	r1, r2, #4
   10754:	6019      	str	r1, [r3, #0]
   10756:	6813      	ldr	r3, [r2, #0]
   10758:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   1075c:	2301      	movs	r3, #1
   1075e:	e0a3      	b.n	108a8 <_printf_i+0x1dc>
   10760:	f011 0f40 	tst.w	r1, #64	; 0x40
   10764:	f102 0104 	add.w	r1, r2, #4
   10768:	6019      	str	r1, [r3, #0]
   1076a:	d0d7      	beq.n	1071c <_printf_i+0x50>
   1076c:	f9b2 3000 	ldrsh.w	r3, [r2]
   10770:	2b00      	cmp	r3, #0
   10772:	da03      	bge.n	1077c <_printf_i+0xb0>
   10774:	222d      	movs	r2, #45	; 0x2d
   10776:	425b      	negs	r3, r3
   10778:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
   1077c:	4962      	ldr	r1, [pc, #392]	; (10908 <_printf_i+0x23c>)
   1077e:	220a      	movs	r2, #10
   10780:	e017      	b.n	107b2 <_printf_i+0xe6>
   10782:	6820      	ldr	r0, [r4, #0]
   10784:	6819      	ldr	r1, [r3, #0]
   10786:	f010 0f80 	tst.w	r0, #128	; 0x80
   1078a:	d003      	beq.n	10794 <_printf_i+0xc8>
   1078c:	1d08      	adds	r0, r1, #4
   1078e:	6018      	str	r0, [r3, #0]
   10790:	680b      	ldr	r3, [r1, #0]
   10792:	e006      	b.n	107a2 <_printf_i+0xd6>
   10794:	f010 0f40 	tst.w	r0, #64	; 0x40
   10798:	f101 0004 	add.w	r0, r1, #4
   1079c:	6018      	str	r0, [r3, #0]
   1079e:	d0f7      	beq.n	10790 <_printf_i+0xc4>
   107a0:	880b      	ldrh	r3, [r1, #0]
   107a2:	4959      	ldr	r1, [pc, #356]	; (10908 <_printf_i+0x23c>)
   107a4:	2a6f      	cmp	r2, #111	; 0x6f
   107a6:	bf14      	ite	ne
   107a8:	220a      	movne	r2, #10
   107aa:	2208      	moveq	r2, #8
   107ac:	2000      	movs	r0, #0
   107ae:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
   107b2:	6865      	ldr	r5, [r4, #4]
   107b4:	60a5      	str	r5, [r4, #8]
   107b6:	2d00      	cmp	r5, #0
   107b8:	f2c0 809c 	blt.w	108f4 <_printf_i+0x228>
   107bc:	6820      	ldr	r0, [r4, #0]
   107be:	f020 0004 	bic.w	r0, r0, #4
   107c2:	6020      	str	r0, [r4, #0]
   107c4:	2b00      	cmp	r3, #0
   107c6:	d13f      	bne.n	10848 <_printf_i+0x17c>
   107c8:	2d00      	cmp	r5, #0
   107ca:	f040 8095 	bne.w	108f8 <_printf_i+0x22c>
   107ce:	4675      	mov	r5, lr
   107d0:	2a08      	cmp	r2, #8
   107d2:	d10b      	bne.n	107ec <_printf_i+0x120>
   107d4:	6823      	ldr	r3, [r4, #0]
   107d6:	07da      	lsls	r2, r3, #31
   107d8:	d508      	bpl.n	107ec <_printf_i+0x120>
   107da:	6923      	ldr	r3, [r4, #16]
   107dc:	6862      	ldr	r2, [r4, #4]
   107de:	429a      	cmp	r2, r3
   107e0:	bfde      	ittt	le
   107e2:	2330      	movle	r3, #48	; 0x30
   107e4:	f805 3c01 	strble.w	r3, [r5, #-1]
   107e8:	f105 35ff 	addle.w	r5, r5, #4294967295
   107ec:	ebae 0305 	sub.w	r3, lr, r5
   107f0:	6123      	str	r3, [r4, #16]
   107f2:	f8cd 8000 	str.w	r8, [sp]
   107f6:	463b      	mov	r3, r7
   107f8:	aa03      	add	r2, sp, #12
   107fa:	4621      	mov	r1, r4
   107fc:	4630      	mov	r0, r6
   107fe:	f7ff feef 	bl	105e0 <_printf_common>
   10802:	3001      	adds	r0, #1
   10804:	d155      	bne.n	108b2 <_printf_i+0x1e6>
   10806:	f04f 30ff 	mov.w	r0, #4294967295
   1080a:	b005      	add	sp, #20
   1080c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   10810:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
   10814:	493c      	ldr	r1, [pc, #240]	; (10908 <_printf_i+0x23c>)
   10816:	6822      	ldr	r2, [r4, #0]
   10818:	6818      	ldr	r0, [r3, #0]
   1081a:	f012 0f80 	tst.w	r2, #128	; 0x80
   1081e:	f100 0504 	add.w	r5, r0, #4
   10822:	601d      	str	r5, [r3, #0]
   10824:	d001      	beq.n	1082a <_printf_i+0x15e>
   10826:	6803      	ldr	r3, [r0, #0]
   10828:	e002      	b.n	10830 <_printf_i+0x164>
   1082a:	0655      	lsls	r5, r2, #25
   1082c:	d5fb      	bpl.n	10826 <_printf_i+0x15a>
   1082e:	8803      	ldrh	r3, [r0, #0]
   10830:	07d0      	lsls	r0, r2, #31
   10832:	bf44      	itt	mi
   10834:	f042 0220 	orrmi.w	r2, r2, #32
   10838:	6022      	strmi	r2, [r4, #0]
   1083a:	b91b      	cbnz	r3, 10844 <_printf_i+0x178>
   1083c:	6822      	ldr	r2, [r4, #0]
   1083e:	f022 0220 	bic.w	r2, r2, #32
   10842:	6022      	str	r2, [r4, #0]
   10844:	2210      	movs	r2, #16
   10846:	e7b1      	b.n	107ac <_printf_i+0xe0>
   10848:	4675      	mov	r5, lr
   1084a:	fbb3 f0f2 	udiv	r0, r3, r2
   1084e:	fb02 3310 	mls	r3, r2, r0, r3
   10852:	5ccb      	ldrb	r3, [r1, r3]
   10854:	f805 3d01 	strb.w	r3, [r5, #-1]!
   10858:	4603      	mov	r3, r0
   1085a:	2800      	cmp	r0, #0
   1085c:	d1f5      	bne.n	1084a <_printf_i+0x17e>
   1085e:	e7b7      	b.n	107d0 <_printf_i+0x104>
   10860:	6808      	ldr	r0, [r1, #0]
   10862:	681a      	ldr	r2, [r3, #0]
   10864:	6949      	ldr	r1, [r1, #20]
   10866:	f010 0f80 	tst.w	r0, #128	; 0x80
   1086a:	d004      	beq.n	10876 <_printf_i+0x1aa>
   1086c:	1d10      	adds	r0, r2, #4
   1086e:	6018      	str	r0, [r3, #0]
   10870:	6813      	ldr	r3, [r2, #0]
   10872:	6019      	str	r1, [r3, #0]
   10874:	e007      	b.n	10886 <_printf_i+0x1ba>
   10876:	f010 0f40 	tst.w	r0, #64	; 0x40
   1087a:	f102 0004 	add.w	r0, r2, #4
   1087e:	6018      	str	r0, [r3, #0]
   10880:	6813      	ldr	r3, [r2, #0]
   10882:	d0f6      	beq.n	10872 <_printf_i+0x1a6>
   10884:	8019      	strh	r1, [r3, #0]
   10886:	2300      	movs	r3, #0
   10888:	6123      	str	r3, [r4, #16]
   1088a:	4675      	mov	r5, lr
   1088c:	e7b1      	b.n	107f2 <_printf_i+0x126>
   1088e:	681a      	ldr	r2, [r3, #0]
   10890:	1d11      	adds	r1, r2, #4
   10892:	6019      	str	r1, [r3, #0]
   10894:	6815      	ldr	r5, [r2, #0]
   10896:	6862      	ldr	r2, [r4, #4]
   10898:	2100      	movs	r1, #0
   1089a:	4628      	mov	r0, r5
   1089c:	f000 f8d0 	bl	10a40 <memchr>
   108a0:	b108      	cbz	r0, 108a6 <_printf_i+0x1da>
   108a2:	1b40      	subs	r0, r0, r5
   108a4:	6060      	str	r0, [r4, #4]
   108a6:	6863      	ldr	r3, [r4, #4]
   108a8:	6123      	str	r3, [r4, #16]
   108aa:	2300      	movs	r3, #0
   108ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
   108b0:	e79f      	b.n	107f2 <_printf_i+0x126>
   108b2:	6923      	ldr	r3, [r4, #16]
   108b4:	462a      	mov	r2, r5
   108b6:	4639      	mov	r1, r7
   108b8:	4630      	mov	r0, r6
   108ba:	47c0      	blx	r8
   108bc:	3001      	adds	r0, #1
   108be:	d0a2      	beq.n	10806 <_printf_i+0x13a>
   108c0:	6823      	ldr	r3, [r4, #0]
   108c2:	079b      	lsls	r3, r3, #30
   108c4:	d507      	bpl.n	108d6 <_printf_i+0x20a>
   108c6:	2500      	movs	r5, #0
   108c8:	f104 0919 	add.w	r9, r4, #25
   108cc:	68e3      	ldr	r3, [r4, #12]
   108ce:	9a03      	ldr	r2, [sp, #12]
   108d0:	1a9b      	subs	r3, r3, r2
   108d2:	429d      	cmp	r5, r3
   108d4:	db05      	blt.n	108e2 <_printf_i+0x216>
   108d6:	68e0      	ldr	r0, [r4, #12]
   108d8:	9b03      	ldr	r3, [sp, #12]
   108da:	4298      	cmp	r0, r3
   108dc:	bfb8      	it	lt
   108de:	4618      	movlt	r0, r3
   108e0:	e793      	b.n	1080a <_printf_i+0x13e>
   108e2:	2301      	movs	r3, #1
   108e4:	464a      	mov	r2, r9
   108e6:	4639      	mov	r1, r7
   108e8:	4630      	mov	r0, r6
   108ea:	47c0      	blx	r8
   108ec:	3001      	adds	r0, #1
   108ee:	d08a      	beq.n	10806 <_printf_i+0x13a>
   108f0:	3501      	adds	r5, #1
   108f2:	e7eb      	b.n	108cc <_printf_i+0x200>
   108f4:	2b00      	cmp	r3, #0
   108f6:	d1a7      	bne.n	10848 <_printf_i+0x17c>
   108f8:	780b      	ldrb	r3, [r1, #0]
   108fa:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
   108fe:	f104 0542 	add.w	r5, r4, #66	; 0x42
   10902:	e765      	b.n	107d0 <_printf_i+0x104>
   10904:	00011962 	.word	0x00011962
   10908:	00011951 	.word	0x00011951

0001090c <__sread>:
   1090c:	b510      	push	{r4, lr}
   1090e:	460c      	mov	r4, r1
   10910:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10914:	f000 f924 	bl	10b60 <_read_r>
   10918:	2800      	cmp	r0, #0
   1091a:	bfab      	itete	ge
   1091c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
   1091e:	89a3      	ldrhlt	r3, [r4, #12]
   10920:	181b      	addge	r3, r3, r0
   10922:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
   10926:	bfac      	ite	ge
   10928:	6563      	strge	r3, [r4, #84]	; 0x54
   1092a:	81a3      	strhlt	r3, [r4, #12]
   1092c:	bd10      	pop	{r4, pc}

0001092e <__swrite>:
   1092e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   10932:	461f      	mov	r7, r3
   10934:	898b      	ldrh	r3, [r1, #12]
   10936:	05db      	lsls	r3, r3, #23
   10938:	4605      	mov	r5, r0
   1093a:	460c      	mov	r4, r1
   1093c:	4616      	mov	r6, r2
   1093e:	d505      	bpl.n	1094c <__swrite+0x1e>
   10940:	2302      	movs	r3, #2
   10942:	2200      	movs	r2, #0
   10944:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   10948:	f000 f868 	bl	10a1c <_lseek_r>
   1094c:	89a3      	ldrh	r3, [r4, #12]
   1094e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   10952:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   10956:	81a3      	strh	r3, [r4, #12]
   10958:	4632      	mov	r2, r6
   1095a:	463b      	mov	r3, r7
   1095c:	4628      	mov	r0, r5
   1095e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   10962:	f000 b817 	b.w	10994 <_write_r>

00010966 <__sseek>:
   10966:	b510      	push	{r4, lr}
   10968:	460c      	mov	r4, r1
   1096a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   1096e:	f000 f855 	bl	10a1c <_lseek_r>
   10972:	1c43      	adds	r3, r0, #1
   10974:	89a3      	ldrh	r3, [r4, #12]
   10976:	bf15      	itete	ne
   10978:	6560      	strne	r0, [r4, #84]	; 0x54
   1097a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   1097e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   10982:	81a3      	strheq	r3, [r4, #12]
   10984:	bf18      	it	ne
   10986:	81a3      	strhne	r3, [r4, #12]
   10988:	bd10      	pop	{r4, pc}

0001098a <__sclose>:
   1098a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   1098e:	f000 b813 	b.w	109b8 <_close_r>
	...

00010994 <_write_r>:
   10994:	b538      	push	{r3, r4, r5, lr}
   10996:	4c07      	ldr	r4, [pc, #28]	; (109b4 <_write_r+0x20>)
   10998:	4605      	mov	r5, r0
   1099a:	4608      	mov	r0, r1
   1099c:	4611      	mov	r1, r2
   1099e:	2200      	movs	r2, #0
   109a0:	6022      	str	r2, [r4, #0]
   109a2:	461a      	mov	r2, r3
   109a4:	f7fc ffc8 	bl	d938 <_write>
   109a8:	1c43      	adds	r3, r0, #1
   109aa:	d102      	bne.n	109b2 <_write_r+0x1e>
   109ac:	6823      	ldr	r3, [r4, #0]
   109ae:	b103      	cbz	r3, 109b2 <_write_r+0x1e>
   109b0:	602b      	str	r3, [r5, #0]
   109b2:	bd38      	pop	{r3, r4, r5, pc}
   109b4:	2001433c 	.word	0x2001433c

000109b8 <_close_r>:
   109b8:	b538      	push	{r3, r4, r5, lr}
   109ba:	4c06      	ldr	r4, [pc, #24]	; (109d4 <_close_r+0x1c>)
   109bc:	2300      	movs	r3, #0
   109be:	4605      	mov	r5, r0
   109c0:	4608      	mov	r0, r1
   109c2:	6023      	str	r3, [r4, #0]
   109c4:	f7f8 fe14 	bl	95f0 <_close>
   109c8:	1c43      	adds	r3, r0, #1
   109ca:	d102      	bne.n	109d2 <_close_r+0x1a>
   109cc:	6823      	ldr	r3, [r4, #0]
   109ce:	b103      	cbz	r3, 109d2 <_close_r+0x1a>
   109d0:	602b      	str	r3, [r5, #0]
   109d2:	bd38      	pop	{r3, r4, r5, pc}
   109d4:	2001433c 	.word	0x2001433c

000109d8 <_fstat_r>:
   109d8:	b538      	push	{r3, r4, r5, lr}
   109da:	4c07      	ldr	r4, [pc, #28]	; (109f8 <_fstat_r+0x20>)
   109dc:	2300      	movs	r3, #0
   109de:	4605      	mov	r5, r0
   109e0:	4608      	mov	r0, r1
   109e2:	4611      	mov	r1, r2
   109e4:	6023      	str	r3, [r4, #0]
   109e6:	f7f8 fe06 	bl	95f6 <_fstat>
   109ea:	1c43      	adds	r3, r0, #1
   109ec:	d102      	bne.n	109f4 <_fstat_r+0x1c>
   109ee:	6823      	ldr	r3, [r4, #0]
   109f0:	b103      	cbz	r3, 109f4 <_fstat_r+0x1c>
   109f2:	602b      	str	r3, [r5, #0]
   109f4:	bd38      	pop	{r3, r4, r5, pc}
   109f6:	bf00      	nop
   109f8:	2001433c 	.word	0x2001433c

000109fc <_isatty_r>:
   109fc:	b538      	push	{r3, r4, r5, lr}
   109fe:	4c06      	ldr	r4, [pc, #24]	; (10a18 <_isatty_r+0x1c>)
   10a00:	2300      	movs	r3, #0
   10a02:	4605      	mov	r5, r0
   10a04:	4608      	mov	r0, r1
   10a06:	6023      	str	r3, [r4, #0]
   10a08:	f7f8 fdfa 	bl	9600 <_isatty>
   10a0c:	1c43      	adds	r3, r0, #1
   10a0e:	d102      	bne.n	10a16 <_isatty_r+0x1a>
   10a10:	6823      	ldr	r3, [r4, #0]
   10a12:	b103      	cbz	r3, 10a16 <_isatty_r+0x1a>
   10a14:	602b      	str	r3, [r5, #0]
   10a16:	bd38      	pop	{r3, r4, r5, pc}
   10a18:	2001433c 	.word	0x2001433c

00010a1c <_lseek_r>:
   10a1c:	b538      	push	{r3, r4, r5, lr}
   10a1e:	4c07      	ldr	r4, [pc, #28]	; (10a3c <_lseek_r+0x20>)
   10a20:	4605      	mov	r5, r0
   10a22:	4608      	mov	r0, r1
   10a24:	4611      	mov	r1, r2
   10a26:	2200      	movs	r2, #0
   10a28:	6022      	str	r2, [r4, #0]
   10a2a:	461a      	mov	r2, r3
   10a2c:	f7f8 fdea 	bl	9604 <_lseek>
   10a30:	1c43      	adds	r3, r0, #1
   10a32:	d102      	bne.n	10a3a <_lseek_r+0x1e>
   10a34:	6823      	ldr	r3, [r4, #0]
   10a36:	b103      	cbz	r3, 10a3a <_lseek_r+0x1e>
   10a38:	602b      	str	r3, [r5, #0]
   10a3a:	bd38      	pop	{r3, r4, r5, pc}
   10a3c:	2001433c 	.word	0x2001433c

00010a40 <memchr>:
   10a40:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   10a44:	2a10      	cmp	r2, #16
   10a46:	db2b      	blt.n	10aa0 <memchr+0x60>
   10a48:	f010 0f07 	tst.w	r0, #7
   10a4c:	d008      	beq.n	10a60 <memchr+0x20>
   10a4e:	f810 3b01 	ldrb.w	r3, [r0], #1
   10a52:	3a01      	subs	r2, #1
   10a54:	428b      	cmp	r3, r1
   10a56:	d02d      	beq.n	10ab4 <memchr+0x74>
   10a58:	f010 0f07 	tst.w	r0, #7
   10a5c:	b342      	cbz	r2, 10ab0 <memchr+0x70>
   10a5e:	d1f6      	bne.n	10a4e <memchr+0xe>
   10a60:	b4f0      	push	{r4, r5, r6, r7}
   10a62:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
   10a66:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
   10a6a:	f022 0407 	bic.w	r4, r2, #7
   10a6e:	f07f 0700 	mvns.w	r7, #0
   10a72:	2300      	movs	r3, #0
   10a74:	e8f0 5602 	ldrd	r5, r6, [r0], #8
   10a78:	3c08      	subs	r4, #8
   10a7a:	ea85 0501 	eor.w	r5, r5, r1
   10a7e:	ea86 0601 	eor.w	r6, r6, r1
   10a82:	fa85 f547 	uadd8	r5, r5, r7
   10a86:	faa3 f587 	sel	r5, r3, r7
   10a8a:	fa86 f647 	uadd8	r6, r6, r7
   10a8e:	faa5 f687 	sel	r6, r5, r7
   10a92:	b98e      	cbnz	r6, 10ab8 <memchr+0x78>
   10a94:	d1ee      	bne.n	10a74 <memchr+0x34>
   10a96:	bcf0      	pop	{r4, r5, r6, r7}
   10a98:	f001 01ff 	and.w	r1, r1, #255	; 0xff
   10a9c:	f002 0207 	and.w	r2, r2, #7
   10aa0:	b132      	cbz	r2, 10ab0 <memchr+0x70>
   10aa2:	f810 3b01 	ldrb.w	r3, [r0], #1
   10aa6:	3a01      	subs	r2, #1
   10aa8:	ea83 0301 	eor.w	r3, r3, r1
   10aac:	b113      	cbz	r3, 10ab4 <memchr+0x74>
   10aae:	d1f8      	bne.n	10aa2 <memchr+0x62>
   10ab0:	2000      	movs	r0, #0
   10ab2:	4770      	bx	lr
   10ab4:	3801      	subs	r0, #1
   10ab6:	4770      	bx	lr
   10ab8:	2d00      	cmp	r5, #0
   10aba:	bf06      	itte	eq
   10abc:	4635      	moveq	r5, r6
   10abe:	3803      	subeq	r0, #3
   10ac0:	3807      	subne	r0, #7
   10ac2:	f015 0f01 	tst.w	r5, #1
   10ac6:	d107      	bne.n	10ad8 <memchr+0x98>
   10ac8:	3001      	adds	r0, #1
   10aca:	f415 7f80 	tst.w	r5, #256	; 0x100
   10ace:	bf02      	ittt	eq
   10ad0:	3001      	addeq	r0, #1
   10ad2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
   10ad6:	3001      	addeq	r0, #1
   10ad8:	bcf0      	pop	{r4, r5, r6, r7}
   10ada:	3801      	subs	r0, #1
   10adc:	4770      	bx	lr
   10ade:	bf00      	nop

00010ae0 <memmove>:
   10ae0:	4288      	cmp	r0, r1
   10ae2:	b510      	push	{r4, lr}
   10ae4:	eb01 0302 	add.w	r3, r1, r2
   10ae8:	d803      	bhi.n	10af2 <memmove+0x12>
   10aea:	1e42      	subs	r2, r0, #1
   10aec:	4299      	cmp	r1, r3
   10aee:	d10c      	bne.n	10b0a <memmove+0x2a>
   10af0:	bd10      	pop	{r4, pc}
   10af2:	4298      	cmp	r0, r3
   10af4:	d2f9      	bcs.n	10aea <memmove+0xa>
   10af6:	1881      	adds	r1, r0, r2
   10af8:	1ad2      	subs	r2, r2, r3
   10afa:	42d3      	cmn	r3, r2
   10afc:	d100      	bne.n	10b00 <memmove+0x20>
   10afe:	bd10      	pop	{r4, pc}
   10b00:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   10b04:	f801 4d01 	strb.w	r4, [r1, #-1]!
   10b08:	e7f7      	b.n	10afa <memmove+0x1a>
   10b0a:	f811 4b01 	ldrb.w	r4, [r1], #1
   10b0e:	f802 4f01 	strb.w	r4, [r2, #1]!
   10b12:	e7eb      	b.n	10aec <memmove+0xc>

00010b14 <_realloc_r>:
   10b14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   10b16:	4607      	mov	r7, r0
   10b18:	4614      	mov	r4, r2
   10b1a:	460e      	mov	r6, r1
   10b1c:	b921      	cbnz	r1, 10b28 <_realloc_r+0x14>
   10b1e:	4611      	mov	r1, r2
   10b20:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
   10b24:	f7fe be2c 	b.w	f780 <_malloc_r>
   10b28:	b922      	cbnz	r2, 10b34 <_realloc_r+0x20>
   10b2a:	f7fe fddb 	bl	f6e4 <_free_r>
   10b2e:	4625      	mov	r5, r4
   10b30:	4628      	mov	r0, r5
   10b32:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   10b34:	f000 f826 	bl	10b84 <_malloc_usable_size_r>
   10b38:	4284      	cmp	r4, r0
   10b3a:	d90f      	bls.n	10b5c <_realloc_r+0x48>
   10b3c:	4621      	mov	r1, r4
   10b3e:	4638      	mov	r0, r7
   10b40:	f7fe fe1e 	bl	f780 <_malloc_r>
   10b44:	4605      	mov	r5, r0
   10b46:	2800      	cmp	r0, #0
   10b48:	d0f2      	beq.n	10b30 <_realloc_r+0x1c>
   10b4a:	4631      	mov	r1, r6
   10b4c:	4622      	mov	r2, r4
   10b4e:	f7fe fdb5 	bl	f6bc <memcpy>
   10b52:	4631      	mov	r1, r6
   10b54:	4638      	mov	r0, r7
   10b56:	f7fe fdc5 	bl	f6e4 <_free_r>
   10b5a:	e7e9      	b.n	10b30 <_realloc_r+0x1c>
   10b5c:	4635      	mov	r5, r6
   10b5e:	e7e7      	b.n	10b30 <_realloc_r+0x1c>

00010b60 <_read_r>:
   10b60:	b538      	push	{r3, r4, r5, lr}
   10b62:	4c07      	ldr	r4, [pc, #28]	; (10b80 <_read_r+0x20>)
   10b64:	4605      	mov	r5, r0
   10b66:	4608      	mov	r0, r1
   10b68:	4611      	mov	r1, r2
   10b6a:	2200      	movs	r2, #0
   10b6c:	6022      	str	r2, [r4, #0]
   10b6e:	461a      	mov	r2, r3
   10b70:	f7fc fed2 	bl	d918 <_read>
   10b74:	1c43      	adds	r3, r0, #1
   10b76:	d102      	bne.n	10b7e <_read_r+0x1e>
   10b78:	6823      	ldr	r3, [r4, #0]
   10b7a:	b103      	cbz	r3, 10b7e <_read_r+0x1e>
   10b7c:	602b      	str	r3, [r5, #0]
   10b7e:	bd38      	pop	{r3, r4, r5, pc}
   10b80:	2001433c 	.word	0x2001433c

00010b84 <_malloc_usable_size_r>:
   10b84:	f851 0c04 	ldr.w	r0, [r1, #-4]
   10b88:	2800      	cmp	r0, #0
   10b8a:	f1a0 0004 	sub.w	r0, r0, #4
   10b8e:	bfbc      	itt	lt
   10b90:	580b      	ldrlt	r3, [r1, r0]
   10b92:	18c0      	addlt	r0, r0, r3
   10b94:	4770      	bx	lr
   10b96:	0000      	movs	r0, r0
   10b98:	682f2e2e 	.word	0x682f2e2e
   10b9c:	692f6c61 	.word	0x692f6c61
   10ba0:	756c636e 	.word	0x756c636e
   10ba4:	682f6564 	.word	0x682f6564
   10ba8:	775f6c61 	.word	0x775f6c61
   10bac:	682e7464 	.word	0x682e7464
   10bb0:	00000000 	.word	0x00000000
   10bb4:	7974227b 	.word	0x7974227b
   10bb8:	3a226570 	.word	0x3a226570
   10bbc:	43574822 	.word	0x43574822
   10bc0:	2c224746 	.word	0x2c224746
   10bc4:	61642220 	.word	0x61642220
   10bc8:	3a226174 	.word	0x3a226174
   10bcc:	64252220 	.word	0x64252220
   10bd0:	0a0d7d22 	.word	0x0a0d7d22
   10bd4:	00000000 	.word	0x00000000
   10bd8:	55204f4e 	.word	0x55204f4e
   10bdc:	20524553 	.word	0x20524553
   10be0:	20574f52 	.word	0x20574f52
   10be4:	43454843 	.word	0x43454843
   10be8:	0000214b 	.word	0x0000214b
   10bec:	7974227b 	.word	0x7974227b
   10bf0:	3a226570 	.word	0x3a226570
   10bf4:	52415722 	.word	0x52415722
   10bf8:	474e494e 	.word	0x474e494e
   10bfc:	22202c22 	.word	0x22202c22
   10c00:	61746164 	.word	0x61746164
   10c04:	5b203a22 	.word	0x5b203a22
   10c08:	22732522 	.word	0x22732522
   10c0c:	0a0d7d5d 	.word	0x0a0d7d5d
   10c10:	00000000 	.word	0x00000000
   10c14:	55206f4e 	.word	0x55206f4e
   10c18:	2074696e 	.word	0x2074696e
   10c1c:	74736554 	.word	0x74736554
   10c20:	00000000 	.word	0x00000000
   10c24:	48206f4e 	.word	0x48206f4e
   10c28:	77647261 	.word	0x77647261
   10c2c:	20657261 	.word	0x20657261
   10c30:	74736554 	.word	0x74736554
   10c34:	00000000 	.word	0x00000000
   10c38:	64616552 	.word	0x64616552
   10c3c:	20676e69 	.word	0x20676e69
   10c40:	72657355 	.word	0x72657355
   10c44:	776f5220 	.word	0x776f5220
   10c48:	00000000 	.word	0x00000000
   10c4c:	7974227b 	.word	0x7974227b
   10c50:	3a226570 	.word	0x3a226570
   10c54:	474f4c22 	.word	0x474f4c22
   10c58:	22202c22 	.word	0x22202c22
   10c5c:	61746164 	.word	0x61746164
   10c60:	5b203a22 	.word	0x5b203a22
   10c64:	22732522 	.word	0x22732522
   10c68:	0a0d7d5d 	.word	0x0a0d7d5d
   10c6c:	00000000 	.word	0x00000000
   10c70:	69726556 	.word	0x69726556
   10c74:	6e697966 	.word	0x6e697966
   10c78:	73552067 	.word	0x73552067
   10c7c:	52207265 	.word	0x52207265
   10c80:	0000776f 	.word	0x0000776f
   10c84:	61647055 	.word	0x61647055
   10c88:	676e6974 	.word	0x676e6974
   10c8c:	65735520 	.word	0x65735520
   10c90:	6f522072 	.word	0x6f522072
   10c94:	00000077 	.word	0x00000077
   10c98:	74737953 	.word	0x74737953
   10c9c:	52206d65 	.word	0x52206d65
   10ca0:	74657365 	.word	0x74657365
   10ca4:	00000000 	.word	0x00000000
   10ca8:	68636e55 	.word	0x68636e55
   10cac:	65676e61 	.word	0x65676e61
   10cb0:	73552064 	.word	0x73552064
   10cb4:	52207265 	.word	0x52207265
   10cb8:	0000776f 	.word	0x0000776f
   10cbc:	63256325 	.word	0x63256325
   10cc0:	2e2e2e2e 	.word	0x2e2e2e2e
   10cc4:	2e2e2e2e 	.word	0x2e2e2e2e
   10cc8:	2e2e2e2e 	.word	0x2e2e2e2e
   10ccc:	00006325 	.word	0x00006325
   10cd0:	78323025 	.word	0x78323025
   10cd4:	0000000a 	.word	0x0000000a
   10cd8:	30256325 	.word	0x30256325
   10cdc:	25657833 	.word	0x25657833
   10ce0:	00000063 	.word	0x00000063
   10ce4:	6d617246 	.word	0x6d617246
   10ce8:	74532065 	.word	0x74532065
   10cec:	20747261 	.word	0x20747261
   10cf0:	7366664f 	.word	0x7366664f
   10cf4:	00007465 	.word	0x00007465
   10cf8:	6e6e6f43 	.word	0x6e6e6f43
   10cfc:	00746365 	.word	0x00746365
   10d00:	7974227b 	.word	0x7974227b
   10d04:	3a226570 	.word	0x3a226570
   10d08:	41572220 	.word	0x41572220
   10d0c:	4e494e52 	.word	0x4e494e52
   10d10:	202c2247 	.word	0x202c2247
   10d14:	74616422 	.word	0x74616422
   10d18:	203a2261 	.word	0x203a2261
   10d1c:	6e55225b 	.word	0x6e55225b
   10d20:	776f6e6b 	.word	0x776f6e6b
   10d24:	73654d20 	.word	0x73654d20
   10d28:	65676173 	.word	0x65676173
   10d2c:	70795420 	.word	0x70795420
   10d30:	7d5d2265 	.word	0x7d5d2265
   10d34:	0000000d 	.word	0x0000000d
   10d38:	7974227b 	.word	0x7974227b
   10d3c:	3a226570 	.word	0x3a226570
   10d40:	41572220 	.word	0x41572220
   10d44:	4e494e52 	.word	0x4e494e52
   10d48:	202c2247 	.word	0x202c2247
   10d4c:	74616422 	.word	0x74616422
   10d50:	203a2261 	.word	0x203a2261
   10d54:	6e49225b 	.word	0x6e49225b
   10d58:	696c6176 	.word	0x696c6176
   10d5c:	68432064 	.word	0x68432064
   10d60:	736b6365 	.word	0x736b6365
   10d64:	5d226d75 	.word	0x5d226d75
   10d68:	00000d7d 	.word	0x00000d7d
   10d6c:	656d6954 	.word	0x656d6954
   10d70:	2074756f 	.word	0x2074756f
   10d74:	63736944 	.word	0x63736944
   10d78:	656e6e6f 	.word	0x656e6e6f
   10d7c:	26207463 	.word	0x26207463
   10d80:	73655220 	.word	0x73655220
   10d84:	52207465 	.word	0x52207465
   10d88:	69656365 	.word	0x69656365
   10d8c:	00726576 	.word	0x00726576
   10d90:	656d6954 	.word	0x656d6954
   10d94:	2074756f 	.word	0x2074756f
   10d98:	65522026 	.word	0x65522026
   10d9c:	20746573 	.word	0x20746573
   10da0:	65636552 	.word	0x65636552
   10da4:	72657669 	.word	0x72657669
   10da8:	00000000 	.word	0x00000000
   10dac:	645f7872 	.word	0x645f7872
   10db0:	6c62756f 	.word	0x6c62756f
   10db4:	75625f65 	.word	0x75625f65
   10db8:	72656666 	.word	0x72656666
   10dbc:	65766f20 	.word	0x65766f20
   10dc0:	6e757272 	.word	0x6e757272
   10dc4:	00000000 	.word	0x00000000
   10dc8:	63256325 	.word	0x63256325
   10dcc:	63256325 	.word	0x63256325
   10dd0:	78323025 	.word	0x78323025
   10dd4:	78323025 	.word	0x78323025
   10dd8:	78323025 	.word	0x78323025
   10ddc:	30306325 	.word	0x30306325
   10de0:	0000000a 	.word	0x0000000a
   10de4:	30256325 	.word	0x30256325
   10de8:	2e5f7833 	.word	0x2e5f7833
   10dec:	2e2e2e2e 	.word	0x2e2e2e2e
   10df0:	2e2e2e2e 	.word	0x2e2e2e2e
   10df4:	2e2e2e2e 	.word	0x2e2e2e2e
   10df8:	2e2e2e2e 	.word	0x2e2e2e2e
   10dfc:	2e2e2e2e 	.word	0x2e2e2e2e
   10e00:	2e2e2e2e 	.word	0x2e2e2e2e
   10e04:	2e2e2e2e 	.word	0x2e2e2e2e
   10e08:	252e2e2e 	.word	0x252e2e2e
   10e0c:	00000063 	.word	0x00000063
   10e10:	30256325 	.word	0x30256325
   10e14:	2e5f7833 	.word	0x2e5f7833
   10e18:	2e2e2e2e 	.word	0x2e2e2e2e
   10e1c:	252e2e2e 	.word	0x252e2e2e
   10e20:	00000063 	.word	0x00000063
   10e24:	30256325 	.word	0x30256325
   10e28:	2e5f7833 	.word	0x2e5f7833
   10e2c:	0063252e 	.word	0x0063252e
   10e30:	30256325 	.word	0x30256325
   10e34:	2e5f7833 	.word	0x2e5f7833
   10e38:	2e2e2e2e 	.word	0x2e2e2e2e
   10e3c:	0063252e 	.word	0x0063252e
   10e40:	30353002 	.word	0x30353002
   10e44:	30305a65 	.word	0x30305a65
   10e48:	30633030 	.word	0x30633030
   10e4c:	00000330 	.word	0x00000330
   10e50:	30353002 	.word	0x30353002
   10e54:	30305a65 	.word	0x30305a65
   10e58:	5a383030 	.word	0x5a383030
   10e5c:	30020334 	.word	0x30020334
   10e60:	5a653033 	.word	0x5a653033
   10e64:	00000335 	.word	0x00000335
   10e68:	30353002 	.word	0x30353002
   10e6c:	30305a65 	.word	0x30305a65
   10e70:	5a393030 	.word	0x5a393030
   10e74:	00000334 	.word	0x00000334
   10e78:	30353002 	.word	0x30353002
   10e7c:	30305a65 	.word	0x30305a65
   10e80:	5a613030 	.word	0x5a613030
   10e84:	30020334 	.word	0x30020334
   10e88:	5a653033 	.word	0x5a653033
   10e8c:	00000330 	.word	0x00000330
   10e90:	30353002 	.word	0x30353002
   10e94:	30305a65 	.word	0x30305a65
   10e98:	5a623030 	.word	0x5a623030
   10e9c:	30020334 	.word	0x30020334
   10ea0:	5a663033 	.word	0x5a663033
   10ea4:	00000330 	.word	0x00000330
   10ea8:	50204955 	.word	0x50204955
   10eac:	7265776f 	.word	0x7265776f
   10eb0:	616e4520 	.word	0x616e4520
   10eb4:	00656c62 	.word	0x00656c62
   10eb8:	74696e49 	.word	0x74696e49
   10ebc:	646f4d20 	.word	0x646f4d20
   10ec0:	3a656c75 	.word	0x3a656c75
   10ec4:	314f5020 	.word	0x314f5020
   10ec8:	00000036 	.word	0x00000036
   10ecc:	74696e49 	.word	0x74696e49
   10ed0:	646f4d20 	.word	0x646f4d20
   10ed4:	3a656c75 	.word	0x3a656c75
   10ed8:	31554220 	.word	0x31554220
   10edc:	00000036 	.word	0x00000036
   10ee0:	74696e49 	.word	0x74696e49
   10ee4:	646f4d20 	.word	0x646f4d20
   10ee8:	3a656c75 	.word	0x3a656c75
   10eec:	46425020 	.word	0x46425020
   10ef0:	00000034 	.word	0x00000034
   10ef4:	74696e49 	.word	0x74696e49
   10ef8:	646f4d20 	.word	0x646f4d20
   10efc:	3a656c75 	.word	0x3a656c75
   10f00:	314e4520 	.word	0x314e4520
   10f04:	00000036 	.word	0x00000036
   10f08:	74696e49 	.word	0x74696e49
   10f0c:	646f4d20 	.word	0x646f4d20
   10f10:	3a656c75 	.word	0x3a656c75
   10f14:	6b6e5520 	.word	0x6b6e5520
   10f18:	6e776f6e 	.word	0x6e776f6e
   10f1c:	646f4d20 	.word	0x646f4d20
   10f20:	00656c75 	.word	0x00656c75
   10f24:	46435748 	.word	0x46435748
   10f28:	694d2047 	.word	0x694d2047
   10f2c:	74616d73 	.word	0x74616d73
   10f30:	00006863 	.word	0x00006863
   10f34:	0f0e0d0c 	.word	0x0f0e0d0c
   10f38:	0b0a0908 	.word	0x0b0a0908
   10f3c:	07060504 	.word	0x07060504
   10f40:	03020100 	.word	0x03020100
   10f44:	0f0e0d0c 	.word	0x0f0e0d0c
   10f48:	0b0a0908 	.word	0x0b0a0908
   10f4c:	07060504 	.word	0x07060504
   10f50:	03020100 	.word	0x03020100
   10f54:	0f0e0d0c 	.word	0x0f0e0d0c
   10f58:	0b0a0908 	.word	0x0b0a0908
   10f5c:	07060504 	.word	0x07060504
   10f60:	03020100 	.word	0x03020100
   10f64:	0f0e0d0c 	.word	0x0f0e0d0c
   10f68:	0b0a0908 	.word	0x0b0a0908
   10f6c:	07060504 	.word	0x07060504
   10f70:	03020100 	.word	0x03020100
   10f74:	30256325 	.word	0x30256325
   10f78:	2e5f7833 	.word	0x2e5f7833
   10f7c:	252e2e2e 	.word	0x252e2e2e
   10f80:	00000063 	.word	0x00000063
   10f84:	30256325 	.word	0x30256325
   10f88:	00657833 	.word	0x00657833
   10f8c:	00002023 	.word	0x00002023
   10f90:	00002320 	.word	0x00002320
   10f94:	78383025 	.word	0x78383025
   10f98:	00000000 	.word	0x00000000
   10f9c:	64697267 	.word	0x64697267
   10fa0:	7379735f 	.word	0x7379735f
   10fa4:	68633a3a 	.word	0x68633a3a
   10fa8:	736b6365 	.word	0x736b6365
   10fac:	00006d75 	.word	0x00006d75
   10fb0:	63656843 	.word	0x63656843
   10fb4:	6d75736b 	.word	0x6d75736b
   10fb8:	61655220 	.word	0x61655220
   10fbc:	61432f64 	.word	0x61432f64
   10fc0:	6c75636c 	.word	0x6c75636c
   10fc4:	00657461 	.word	0x00657461
   10fc8:	6b636170 	.word	0x6b636170
   10fcc:	257b7465 	.word	0x257b7465
   10fd0:	25202c64 	.word	0x25202c64
   10fd4:	25202c64 	.word	0x25202c64
   10fd8:	25202c64 	.word	0x25202c64
   10fdc:	25202c64 	.word	0x25202c64
   10fe0:	25202c64 	.word	0x25202c64
   10fe4:	25202c64 	.word	0x25202c64
   10fe8:	25202c64 	.word	0x25202c64
   10fec:	52207d64 	.word	0x52207d64
   10ff0:	3a646165 	.word	0x3a646165
   10ff4:	2c642520 	.word	0x2c642520
   10ff8:	6c614320 	.word	0x6c614320
   10ffc:	616c7563 	.word	0x616c7563
   11000:	203a6574 	.word	0x203a6574
   11004:	00006425 	.word	0x00006425
   11008:	63656843 	.word	0x63656843
   1100c:	6d75736b 	.word	0x6d75736b
   11010:	69725720 	.word	0x69725720
   11014:	432f6574 	.word	0x432f6574
   11018:	75636c61 	.word	0x75636c61
   1101c:	6574616c 	.word	0x6574616c
   11020:	00000000 	.word	0x00000000
   11024:	63656843 	.word	0x63656843
   11028:	6d75736b 	.word	0x6d75736b
   1102c:	65764f20 	.word	0x65764f20
   11030:	69727772 	.word	0x69727772
   11034:	00006574 	.word	0x00006574
   11038:	61726150 	.word	0x61726150
   1103c:	72706170 	.word	0x72706170
   11040:	73616b69 	.word	0x73616b69
   11044:	00000000 	.word	0x00000000
   11048:	200013a8 	.word	0x200013a8
   1104c:	20010f38 	.word	0x20010f38
   11050:	2000af9c 	.word	0x2000af9c
   11054:	20007b9c 	.word	0x20007b9c
   11058:	30256325 	.word	0x30256325
   1105c:	2e5f7833 	.word	0x2e5f7833
   11060:	2e2e2e2e 	.word	0x2e2e2e2e
   11064:	0000002e 	.word	0x0000002e
   11068:	31343002 	.word	0x31343002
   1106c:	30304265 	.word	0x30304265
   11070:	5a315a31 	.word	0x5a315a31
   11074:	03335a32 	.word	0x03335a32
   11078:	00000000 	.word	0x00000000
   1107c:	30303002 	.word	0x30303002
   11080:	39303065 	.word	0x39303065
   11084:	42304230 	.word	0x42304230
   11088:	30020332 	.word	0x30020332
   1108c:	42653034 	.word	0x42653034
   11090:	42313030 	.word	0x42313030
   11094:	00000332 	.word	0x00000332
   11098:	30303002 	.word	0x30303002
   1109c:	38303065 	.word	0x38303065
   110a0:	42304230 	.word	0x42304230
   110a4:	30020332 	.word	0x30020332
   110a8:	42653034 	.word	0x42653034
   110ac:	42313030 	.word	0x42313030
   110b0:	00000332 	.word	0x00000332
   110b4:	30303002 	.word	0x30303002
   110b8:	62303065 	.word	0x62303065
   110bc:	50305030 	.word	0x50305030
   110c0:	30020332 	.word	0x30020332
   110c4:	50653034 	.word	0x50653034
   110c8:	50313030 	.word	0x50313030
   110cc:	00000332 	.word	0x00000332
   110d0:	31343002 	.word	0x31343002
   110d4:	30304565 	.word	0x30304565
   110d8:	5a315a31 	.word	0x5a315a31
   110dc:	03335a32 	.word	0x03335a32
   110e0:	31343002 	.word	0x31343002
   110e4:	30304265 	.word	0x30304265
   110e8:	5a315a32 	.word	0x5a315a32
   110ec:	03335a32 	.word	0x03335a32
   110f0:	30343002 	.word	0x30343002
   110f4:	30304565 	.word	0x30304565
   110f8:	03324531 	.word	0x03324531
   110fc:	00000000 	.word	0x00000000
   11100:	30303002 	.word	0x30303002
   11104:	62303065 	.word	0x62303065
   11108:	45304530 	.word	0x45304530
   1110c:	30020332 	.word	0x30020332
   11110:	45653034 	.word	0x45653034
   11114:	45313030 	.word	0x45313030
   11118:	00000332 	.word	0x00000332
   1111c:	30303002 	.word	0x30303002
   11120:	39303065 	.word	0x39303065
   11124:	42304230 	.word	0x42304230
   11128:	30020332 	.word	0x30020332
   1112c:	42653034 	.word	0x42653034
   11130:	42323030 	.word	0x42323030
   11134:	00000332 	.word	0x00000332
   11138:	30303002 	.word	0x30303002
   1113c:	38303065 	.word	0x38303065
   11140:	42304230 	.word	0x42304230
   11144:	30020332 	.word	0x30020332
   11148:	42653034 	.word	0x42653034
   1114c:	42323030 	.word	0x42323030
   11150:	00000332 	.word	0x00000332
   11154:	69676552 	.word	0x69676552
   11158:	72657473 	.word	0x72657473
   1115c:	74634120 	.word	0x74634120
   11160:	006e6f69 	.word	0x006e6f69
   11164:	6e657645 	.word	0x6e657645
   11168:	6f4e2074 	.word	0x6f4e2074
   1116c:	6f462074 	.word	0x6f462074
   11170:	00646e75 	.word	0x00646e75
   11174:	63734520 	.word	0x63734520
   11178:	64657061 	.word	0x64657061
   1117c:	61684320 	.word	0x61684320
   11180:	6f462072 	.word	0x6f462072
   11184:	20646e75 	.word	0x20646e75
   11188:	00000000 	.word	0x00000000
   1118c:	30353002 	.word	0x30353002
   11190:	42305a65 	.word	0x42305a65
   11194:	30303030 	.word	0x30303030
   11198:	00000330 	.word	0x00000330
   1119c:	30353002 	.word	0x30353002
   111a0:	42305a65 	.word	0x42305a65
   111a4:	42343030 	.word	0x42343030
   111a8:	00000332 	.word	0x00000332
   111ac:	30353002 	.word	0x30353002
   111b0:	42305a65 	.word	0x42305a65
   111b4:	42353030 	.word	0x42353030
   111b8:	00000332 	.word	0x00000332
   111bc:	30353002 	.word	0x30353002
   111c0:	50305a65 	.word	0x50305a65
   111c4:	30303030 	.word	0x30303030
   111c8:	00000330 	.word	0x00000330
   111cc:	30353002 	.word	0x30353002
   111d0:	50305a65 	.word	0x50305a65
   111d4:	50313030 	.word	0x50313030
   111d8:	00000332 	.word	0x00000332
   111dc:	30353002 	.word	0x30353002
   111e0:	45305a65 	.word	0x45305a65
   111e4:	30303030 	.word	0x30303030
   111e8:	00000330 	.word	0x00000330
   111ec:	682f2e2e 	.word	0x682f2e2e
   111f0:	732f6c61 	.word	0x732f6c61
   111f4:	682f6372 	.word	0x682f6372
   111f8:	615f6c61 	.word	0x615f6c61
   111fc:	615f6364 	.word	0x615f6364
   11200:	636e7973 	.word	0x636e7973
   11204:	0000632e 	.word	0x0000632e
   11208:	682f2e2e 	.word	0x682f2e2e
   1120c:	732f6c61 	.word	0x732f6c61
   11210:	682f6372 	.word	0x682f6372
   11214:	635f6c61 	.word	0x635f6c61
   11218:	735f6372 	.word	0x735f6372
   1121c:	2e636e79 	.word	0x2e636e79
   11220:	00000063 	.word	0x00000063
   11224:	682f2e2e 	.word	0x682f2e2e
   11228:	732f6c61 	.word	0x732f6c61
   1122c:	682f6372 	.word	0x682f6372
   11230:	665f6c61 	.word	0x665f6c61
   11234:	6873616c 	.word	0x6873616c
   11238:	0000632e 	.word	0x0000632e
   1123c:	682f2e2e 	.word	0x682f2e2e
   11240:	732f6c61 	.word	0x732f6c61
   11244:	682f6372 	.word	0x682f6372
   11248:	695f6c61 	.word	0x695f6c61
   1124c:	6d5f6332 	.word	0x6d5f6332
   11250:	7973615f 	.word	0x7973615f
   11254:	632e636e 	.word	0x632e636e
   11258:	00000000 	.word	0x00000000
   1125c:	682f2e2e 	.word	0x682f2e2e
   11260:	732f6c61 	.word	0x732f6c61
   11264:	682f6372 	.word	0x682f6372
   11268:	695f6c61 	.word	0x695f6c61
   1126c:	00632e6f 	.word	0x00632e6f
   11270:	682f2e2e 	.word	0x682f2e2e
   11274:	732f6c61 	.word	0x732f6c61
   11278:	682f6372 	.word	0x682f6372
   1127c:	715f6c61 	.word	0x715f6c61
   11280:	5f697073 	.word	0x5f697073
   11284:	2e616d64 	.word	0x2e616d64
   11288:	00000063 	.word	0x00000063
   1128c:	682f2e2e 	.word	0x682f2e2e
   11290:	732f6c61 	.word	0x732f6c61
   11294:	682f6372 	.word	0x682f6372
   11298:	735f6c61 	.word	0x735f6c61
   1129c:	6d5f6970 	.word	0x6d5f6970
   112a0:	7973615f 	.word	0x7973615f
   112a4:	632e636e 	.word	0x632e636e
   112a8:	00000000 	.word	0x00000000
   112ac:	682f2e2e 	.word	0x682f2e2e
   112b0:	732f6c61 	.word	0x732f6c61
   112b4:	682f6372 	.word	0x682f6372
   112b8:	735f6c61 	.word	0x735f6c61
   112bc:	6d5f6970 	.word	0x6d5f6970
   112c0:	616d645f 	.word	0x616d645f
   112c4:	0000632e 	.word	0x0000632e
   112c8:	682f2e2e 	.word	0x682f2e2e
   112cc:	732f6c61 	.word	0x732f6c61
   112d0:	682f6372 	.word	0x682f6372
   112d4:	745f6c61 	.word	0x745f6c61
   112d8:	72656d69 	.word	0x72656d69
   112dc:	0000632e 	.word	0x0000632e
   112e0:	682f2e2e 	.word	0x682f2e2e
   112e4:	732f6c61 	.word	0x732f6c61
   112e8:	682f6372 	.word	0x682f6372
   112ec:	755f6c61 	.word	0x755f6c61
   112f0:	74726173 	.word	0x74726173
   112f4:	7973615f 	.word	0x7973615f
   112f8:	632e636e 	.word	0x632e636e
   112fc:	00000000 	.word	0x00000000
   11300:	682f2e2e 	.word	0x682f2e2e
   11304:	732f6c61 	.word	0x732f6c61
   11308:	682f6372 	.word	0x682f6372
   1130c:	755f6c61 	.word	0x755f6c61
   11310:	74726173 	.word	0x74726173
   11314:	6e79735f 	.word	0x6e79735f
   11318:	00632e63 	.word	0x00632e63
   1131c:	682f2e2e 	.word	0x682f2e2e
   11320:	752f6c61 	.word	0x752f6c61
   11324:	736c6974 	.word	0x736c6974
   11328:	6372732f 	.word	0x6372732f
   1132c:	6974752f 	.word	0x6974752f
   11330:	6c5f736c 	.word	0x6c5f736c
   11334:	2e747369 	.word	0x2e747369
   11338:	00000063 	.word	0x00000063
   1133c:	682f2e2e 	.word	0x682f2e2e
   11340:	752f6c61 	.word	0x752f6c61
   11344:	736c6974 	.word	0x736c6974
   11348:	6372732f 	.word	0x6372732f
   1134c:	6974752f 	.word	0x6974752f
   11350:	725f736c 	.word	0x725f736c
   11354:	62676e69 	.word	0x62676e69
   11358:	65666675 	.word	0x65666675
   1135c:	00632e72 	.word	0x00632e72

00011360 <_adcs>:
   11360:	01000000 0003000c 00041807 00000000     ................
   11370:	0014080b 00010000 000c0100 18040003     ................
   11380:	00000004 080b0000 00000014 682f2e2e     ............../h
   11390:	612f6c70 682f6364 615f6c70 632e6364     pl/adc/hpl_adc.c
   113a0:	00000000                                ....

000113a4 <_cfgs>:
   113a4:	00200600 08068000 00200400 08068000     .. ....... .....
   113b4:	00201000 08068000 00200c00 08068000     .. ....... .....
	...
   113d4:	00200b00 14000003 00200a00 08000002     .. ....... .....
   113e4:	00201300 14000003 00000000 00000000     .. .............
	...
   11494:	00005400 1c000000 00005300 0c000000     .T.......S......

000114a4 <user_mux_confs>:
	...
   114d0:	04030201 04030201 00000000 00000000     ................
	...

000114e8 <channel_confs>:
   114e8:	05230522 05250524 00000000 00000000     ".#.$.%.........
	...

00011528 <interrupt_cfg>:
   11528:	00000002 00000002 00000002 00000002     ................
	...
   115a8:	682f2e2e 6e2f6c70 74636d76 682f6c72     ../hpl/nvmctrl/h
   115b8:	6e5f6c70 74636d76 632e6c72 00000000     pl_nvmctrl.c....
   115c8:	682f2e2e 712f6c70 2f697073 5f6c7068     ../hpl/qspi/hpl_
   115d8:	69707371 0000632e 682f2e2e 722f6c70     qspi.c..../hpl/r
   115e8:	682f6374 725f6c70 632e6374 00000000     tc/hpl_rtc.c....
   115f8:	40003000 40003400 41012000 41014000     .0.@.4.@. .A.@.A
   11608:	43000000 43000400 43000800 43000c00     ...C...C...C...C

00011618 <_usarts>:
   11618:	00000000 40100004 00030000 00700002     .......@......p.
   11628:	0000aaaa 00000000 00000001 40100004     ...............@
   11638:	00030000 00700002 0000aaaa 00000000     ......p.........
   11648:	00000002 40100004 00030000 00700002     .......@......p.
   11658:	00005555 00000000 00000004 40100004     UU.............@
   11668:	00030000 00700002 0000aaaa 00000000     ......p.........
   11678:	00000006 40100004 00030000 00700002     .......@......p.
   11688:	0000aaaa 00000000                       ........

00011690 <_i2cms>:
   11690:	00000005 00200014 00000100 0000e6e5     ...... .........
   116a0:	00d70000 02dc6c00                       .....l..

000116a8 <sercomspi_regs>:
   116a8:	3020000c 00020000 00000000 01ff0005     .. 0............
   116b8:	20000c03 00000000 00000000 ff000600     ... ............
   116c8:	00000701 682f2e2e 732f6c70 6f637265     ....../hpl/serco
   116d8:	70682f6d 65735f6c 6d6f6372 0000632e     m/hpl_sercom.c..
   116e8:	40003800 40003c00 4101a000 4101c000     .8.@.<.@...A...A
   116f8:	42001400 42001800 43001400 43001800     ...B...B...C...C

00011708 <_tcs>:
   11708:	006b0000 00000308 00000021 00003a98     ..k.....!....:..
   11718:	00000000 006c0001 00000308 00000021     ......l.....!...
   11728:	00003a98 00000000 006d0002 00000308     .:........m.....
   11738:	00000021 00003a98 00000000 006e0003     !....:........n.
   11748:	00000308 00000021 00003a98 00000000     ....!....:......
   11758:	682f2e2e 742f6c70 70682f63 63745f6c     ../hpl/tc/hpl_tc
   11768:	0000632e                                .c..

0001176c <_usb_ep_cfgs>:
   1176c:	20000eb4 00000000 00000040 00000000     ... ....@.......
	...
   11784:	20000eac 00000000 00000008 20000e6c     ... ........l.. 
   11794:	20000e64 00080040 00000000 00000000     d.. @...........
	...
   117ac:	20000e24 00400000 682f2e2e 772f6c70     $.. ..@.../hpl/w
   117bc:	682f7464 775f6c70 632e7464 00000000     dt/hpl_wdt.c....
   117cc:	72617453 6e492074 61697469 657a696c     Start Initialize
   117dc:	00000064 20313544 74696e49 00000000     d...D51 Init....
   117ec:	706d6f43 7469736f 65442065 65636976     Composite Device
   117fc:	696e4920 6c616974 64657a69 00000000      Initialized....
   1180c:	64697247 646f4d20 20656c75 74696e49     Grid Module Init
   1181c:	696c6169 0064657a 65746e45 676e6972     ialized.Entering
   1182c:	69614d20 6f4c206e 0000706f 706d6f43      Main Loop..Comp
   1183c:	7469736f 65442065 65636976 6e6f4320     osite Device Con
   1184c:	7463656e 00006465                       nected..

00011854 <keyboard_report_desc>:
   11854:	06090105 070501a1 e729e019 01250015     ..........)...%.
   11864:	08950175 01810281 65290019 65250015     u.........)e..%e
   11874:	06950875 08050081 05290119 01250015     u.........)...%.
   11884:	05950175 03950291 00c00191              u...........

00011890 <mouse_report_desc>:
   11890:	02090105 010901a1 090500a1 03290119     ..............).
   118a0:	01250015 03950175 05750281 01810195     ..%.u.....u.....
   118b0:	30090105 38093109 7f258115 03950875     ...0.1.8..%.u...
   118c0:	c0c00681 752f2e2e 642f6273 63697665     ....../usb/devic
   118d0:	73752f65 2e636462 00000063              e/usbdc.c...

000118dc <_global_impure_ptr>:
   118dc:	2000054c                                L.. 

000118e0 <__sf_fake_stderr>:
	...

00011900 <__sf_fake_stdin>:
	...

00011920 <__sf_fake_stdout>:
	...
   11940:	2b302d23 6c680020 6665004c 47464567     #-0+ .hlL.efgEFG
   11950:	32313000 36353433 41393837 45444342     .0123456789ABCDE
   11960:	31300046 35343332 39383736 64636261     F.0123456789abcd
   11970:	00006665                                ef..

00011974 <_init>:
   11974:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11976:	bf00      	nop
   11978:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1197a:	bc08      	pop	{r3}
   1197c:	469e      	mov	lr, r3
   1197e:	4770      	bx	lr

00011980 <__init_array_start>:
   11980:	00000289 	.word	0x00000289

00011984 <_fini>:
   11984:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   11986:	bf00      	nop
   11988:	bcf8      	pop	{r3, r4, r5, r6, r7}
   1198a:	bc08      	pop	{r3}
   1198c:	469e      	mov	lr, r3
   1198e:	4770      	bx	lr

00011990 <__fini_array_start>:
   11990:	00000265 	.word	0x00000265
