$date
	Sat May  9 23:08:36 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module vending_test $end
$var wire 1 ! drink $end
$var reg 1 " clk $end
$var reg 1 # coin10 $end
$var reg 1 $ coin5 $end
$var reg 1 % reset $end
$scope module m $end
$var wire 1 & clk $end
$var wire 1 ' coin10 $end
$var wire 1 ( coin5 $end
$var wire 1 ) reset $end
$var reg 2 * cst [1:0] $end
$var reg 1 + drink $end
$var reg 2 , nst [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ,
x+
bx *
1)
0(
0'
0&
1%
0$
0#
0"
x!
$end
#10
0+
0!
b0 *
1"
1&
#20
0"
0&
0%
0)
#30
1"
1&
#40
b10 ,
0"
0&
1#
1'
#50
b11 ,
b10 *
1"
1&
#60
0"
0&
0#
0'
1$
1(
#70
1+
1!
b0 ,
b11 *
1"
1&
#80
0"
0&
0$
0(
#90
0+
0!
b0 *
1"
1&
#100
b11 ,
0"
0&
1#
1'
1$
1(
#110
1+
1!
b0 ,
b11 *
1"
1&
#120
0"
0&
0#
0'
0$
0(
#130
0+
0!
b0 *
1"
1&
#135
b1 ,
1$
1(
#140
0"
0&
#150
b10 ,
b1 *
1"
1&
#160
0"
0&
#170
b11 ,
b10 *
1"
1&
#180
0"
0&
#190
1+
1!
b0 ,
b11 *
1"
1&
#200
0"
0&
#205
0$
0(
#210
0+
0!
b0 *
1"
1&
#220
0"
0&
#230
1"
1&
#240
0"
0&
#250
1"
1&
#260
0"
0&
#270
1"
1&
#280
0"
0&
#290
1"
1&
#300
0"
0&
#305
