{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1737136825733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1737136825733 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 15:00:25 2025 " "Processing started: Fri Jan 17 15:00:25 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1737136825733 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1737136825733 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIC1 -c MIC1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1737136825733 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1737136826085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU2 " "Found entity 1: CPU2" {  } { { "CPU2.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/CPU2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_store.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_store.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_store-SYN " "Found design unit 1: control_store-SYN" {  } { { "CONTROL_STORE.vhd" "" { Text "C:/Users/joaqu/Documents/MIC1-1/MIC1/CONTROL_STORE.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826442 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_STORE " "Found entity 1: CONTROL_STORE" {  } { { "CONTROL_STORE.vhd" "" { Text "C:/Users/joaqu/Documents/MIC1-1/MIC1/CONTROL_STORE.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_32bit " "Found entity 1: ULA_32bit" {  } { { "ULA_32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826444 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_8bit " "Found entity 1: ULA_8bit" {  } { { "ULA_8bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_1bit " "Found entity 1: ULA_1bit" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tos.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tos.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TOS " "Found entity 1: TOS" {  } { { "TOS.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/TOS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826447 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826447 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SP " "Found entity 1: SP" {  } { { "SP.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/SP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SHIFTER " "Found entity 1: SHIFTER" {  } { { "SHIFTER.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/SHIFTER.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register32bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER32bit " "Found entity 1: REGISTER32bit" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 REGISTER8bit " "Found entity 1: REGISTER8bit" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_init.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc_init.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 pc_init " "Found entity 1: pc_init" {  } { { "pc_init.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/pc_init.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826455 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/PC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "opc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file opc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 OPC " "Found entity 1: OPC" {  } { { "OPC.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/OPC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mdr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MDR " "Found entity 1: MDR" {  } { { "MDR.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/MDR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr_extensor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr_extensor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mbr_extensor " "Found entity 1: mbr_extensor" {  } { { "mbr_extensor.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/mbr_extensor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826461 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826461 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mbr.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mbr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MBR " "Found entity 1: MBR" {  } { { "MBR.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/MBR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826463 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826463 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mar.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MAR " "Found entity 1: MAR" {  } { { "MAR.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/MAR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826464 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV_initial_address " "Found entity 1: LV_initial_address" {  } { { "LV_initial_address.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/LV_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lv.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lv.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LV " "Found entity 1: LV" {  } { { "LV.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/LV.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "h.bdf 1 1 " "Found 1 design units, including 1 entities, in source file h.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 H " "Found entity 1: H" {  } { { "H.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/H.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file fulladder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FULLADDER_1bit " "Found entity 1: FULLADDER_1bit" {  } { { "FULLADDER_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/FULLADDER_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2x4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decoder2x4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2x4 " "Found entity 1: decoder2x4" {  } { { "decoder2x4.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/decoder2x4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.bdf 1 1 " "Found 1 design units, including 1 entities, in source file datapath.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 DATAPATH " "Found entity 1: DATAPATH" {  } { { "DATAPATH.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/DATAPATH.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp_initial_address.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp_initial_address.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP_initial_address " "Found entity 1: CPP_initial_address" {  } { { "CPP_initial_address.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/CPP_initial_address.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826476 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpp.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpp.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPP " "Found entity 1: CPP" {  } { { "CPP.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/CPP.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bank_regs.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bank_regs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BANK_REGS " "Found entity 1: BANK_REGS" {  } { { "BANK_REGS.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/BANK_REGS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mpc_generator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mpc_generator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MPC_GENERATOR " "Found entity 1: MPC_GENERATOR" {  } { { "MPC_GENERATOR.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/MPC_GENERATOR.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826480 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux0-SYN " "Found design unit 1: lpm_mux0-SYN" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/joaqu/Documents/MIC1-1/MIC1/lpm_mux0.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826481 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux0 " "Found entity 1: lpm_mux0" {  } { { "lpm_mux0.vhd" "" { Text "C:/Users/joaqu/Documents/MIC1-1/MIC1/lpm_mux0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL_UNIT " "Found entity 1: CONTROL_UNIT" {  } { { "CONTROL_UNIT.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/CONTROL_UNIT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file cpu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/CPU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "C:/Users/joaqu/Documents/MIC1-1/MIC1/RAM.vhd" 58 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826486 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/joaqu/Documents/MIC1-1/MIC1/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mic1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mic1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 MIC1 " "Found entity 1: MIC1" {  } { { "MIC1.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/MIC1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826487 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIC1 " "Elaborating entity \"MIC1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1737136826553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:inst1 " "Elaborating entity \"CPU\" for hierarchy \"CPU:inst1\"" {  } { { "MIC1.bdf" "inst1" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/MIC1.bdf" { { 160 232 552 352 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826555 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_UNIT CPU:inst1\|CONTROL_UNIT:inst1 " "Elaborating entity \"CONTROL_UNIT\" for hierarchy \"CPU:inst1\|CONTROL_UNIT:inst1\"" {  } { { "CPU.bdf" "inst1" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/CPU.bdf" { { 272 120 336 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL_STORE CPU:inst1\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst8 " "Elaborating entity \"CONTROL_STORE\" for hierarchy \"CPU:inst1\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst8\"" {  } { { "CONTROL_UNIT.bdf" "inst8" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/CONTROL_UNIT.bdf" { { 200 1104 1320 328 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram CPU:inst1\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst8\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"CPU:inst1\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst8\|altsyncram:altsyncram_component\"" {  } { { "CONTROL_STORE.vhd" "altsyncram_component" { Text "C:/Users/joaqu/Documents/MIC1-1/MIC1/CONTROL_STORE.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "CPU:inst1\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst8\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"CPU:inst1\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst8\|altsyncram:altsyncram_component\"" {  } { { "CONTROL_STORE.vhd" "" { Text "C:/Users/joaqu/Documents/MIC1-1/MIC1/CONTROL_STORE.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737136826593 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "CPU:inst1\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst8\|altsyncram:altsyncram_component " "Instantiated megafunction \"CPU:inst1\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst8\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file Microcode2.mif " "Parameter \"init_file\" = \"Microcode2.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826594 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826594 ""}  } { { "CONTROL_STORE.vhd" "" { Text "C:/Users/joaqu/Documents/MIC1-1/MIC1/CONTROL_STORE.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737136826594 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_n6a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_n6a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_n6a1 " "Found entity 1: altsyncram_n6a1" {  } { { "db/altsyncram_n6a1.tdf" "" { Text "C:/Users/joaqu/Documents/MIC1-1/MIC1/db/altsyncram_n6a1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_n6a1 CPU:inst1\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst8\|altsyncram:altsyncram_component\|altsyncram_n6a1:auto_generated " "Elaborating entity \"altsyncram_n6a1\" for hierarchy \"CPU:inst1\|CONTROL_UNIT:inst1\|CONTROL_STORE:inst8\|altsyncram:altsyncram_component\|altsyncram_n6a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MPC_GENERATOR CPU:inst1\|CONTROL_UNIT:inst1\|MPC_GENERATOR:inst " "Elaborating entity \"MPC_GENERATOR\" for hierarchy \"CPU:inst1\|CONTROL_UNIT:inst1\|MPC_GENERATOR:inst\"" {  } { { "CONTROL_UNIT.bdf" "inst" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/CONTROL_UNIT.bdf" { { 200 480 712 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATAPATH CPU:inst1\|DATAPATH:inst " "Elaborating entity \"DATAPATH\" for hierarchy \"CPU:inst1\|DATAPATH:inst\"" {  } { { "CPU.bdf" "inst" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/CPU.bdf" { { 288 768 992 480 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SHIFTER CPU:inst1\|DATAPATH:inst\|SHIFTER:inst1 " "Elaborating entity \"SHIFTER\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|SHIFTER:inst1\"" {  } { { "DATAPATH.bdf" "inst1" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/DATAPATH.bdf" { { 128 904 1112 224 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder2x4 CPU:inst1\|DATAPATH:inst\|SHIFTER:inst1\|decoder2x4:inst " "Elaborating entity \"decoder2x4\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|SHIFTER:inst1\|decoder2x4:inst\"" {  } { { "SHIFTER.bdf" "inst" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/SHIFTER.bdf" { { 248 688 800 376 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_32bit CPU:inst1\|DATAPATH:inst\|ULA_32bit:inst " "Elaborating entity \"ULA_32bit\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|ULA_32bit:inst\"" {  } { { "DATAPATH.bdf" "inst" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/DATAPATH.bdf" { { 128 648 840 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_8bit CPU:inst1\|DATAPATH:inst\|ULA_32bit:inst\|ULA_8bit:inst " "Elaborating entity \"ULA_8bit\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|ULA_32bit:inst\|ULA_8bit:inst\"" {  } { { "ULA_32bit.bdf" "inst" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_32bit.bdf" { { 128 632 800 320 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA_1bit CPU:inst1\|DATAPATH:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8 " "Elaborating entity \"ULA_1bit\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\"" {  } { { "ULA_8bit.bdf" "inst8" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_8bit.bdf" { { 1208 952 1080 1400 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FULLADDER_1bit CPU:inst1\|DATAPATH:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|FULLADDER_1bit:inst7 " "Elaborating entity \"FULLADDER_1bit\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|ULA_32bit:inst\|ULA_8bit:inst\|ULA_1bit:inst8\|FULLADDER_1bit:inst7\"" {  } { { "ULA_1bit.bdf" "inst7" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 280 632 768 408 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BANK_REGS CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2 " "Elaborating entity \"BANK_REGS\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\"" {  } { { "DATAPATH.bdf" "inst2" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/DATAPATH.bdf" { { 64 176 400 224 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst " "Elaborating entity \"MAR\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\"" {  } { { "BANK_REGS.bdf" "inst" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/BANK_REGS.bdf" { { 96 584 808 224 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER32bit CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1 " "Elaborating entity \"REGISTER32bit\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\"" {  } { { "MAR.bdf" "inst1" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/MAR.bdf" { { 192 576 832 384 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "REGISTER8bit CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|REGISTER8bit:inst " "Elaborating entity \"REGISTER8bit\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|REGISTER8bit:inst\"" {  } { { "REGISTER32bit.bdf" "inst" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 104 328 512 232 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MBR CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3 " "Elaborating entity \"MBR\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\"" {  } { { "BANK_REGS.bdf" "inst3" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/BANK_REGS.bdf" { { 504 576 848 632 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mbr_extensor CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|mbr_extensor:inst2 " "Elaborating entity \"mbr_extensor\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|mbr_extensor:inst2\"" {  } { { "MBR.bdf" "inst2" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/MBR.bdf" { { -128 264 504 -32 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDR CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1 " "Elaborating entity \"MDR\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\"" {  } { { "BANK_REGS.bdf" "inst1" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/BANK_REGS.bdf" { { 232 576 816 360 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "H CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5 " "Elaborating entity \"H\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\"" {  } { { "BANK_REGS.bdf" "inst5" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/BANK_REGS.bdf" { { 1320 600 792 1448 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2 " "Elaborating entity \"PC\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\"" {  } { { "BANK_REGS.bdf" "inst2" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/BANK_REGS.bdf" { { 368 560 832 496 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SP CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|SP:inst50 " "Elaborating entity \"SP\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|SP:inst50\"" {  } { { "BANK_REGS.bdf" "inst50" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/BANK_REGS.bdf" { { 640 600 792 768 "inst50" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV_initial_address CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|SP:inst50\|LV_initial_address:inst2 " "Elaborating entity \"LV_initial_address\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|SP:inst50\|LV_initial_address:inst2\"" {  } { { "SP.bdf" "inst2" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/SP.bdf" { { 88 328 464 184 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LV CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|LV:inst51 " "Elaborating entity \"LV\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|LV:inst51\"" {  } { { "BANK_REGS.bdf" "inst51" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/BANK_REGS.bdf" { { 776 600 792 904 "inst51" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52 " "Elaborating entity \"CPP\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\"" {  } { { "BANK_REGS.bdf" "inst52" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/BANK_REGS.bdf" { { 912 600 792 1040 "inst52" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPP_initial_address CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\|CPP_initial_address:inst6 " "Elaborating entity \"CPP_initial_address\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|CPP:inst52\|CPP_initial_address:inst6\"" {  } { { "CPP.bdf" "inst6" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/CPP.bdf" { { 88 328 464 184 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TOS CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|TOS:inst53 " "Elaborating entity \"TOS\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|TOS:inst53\"" {  } { { "BANK_REGS.bdf" "inst53" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/BANK_REGS.bdf" { { 1048 600 792 1176 "inst53" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OPC CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OPC:inst4 " "Elaborating entity \"OPC\" for hierarchy \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OPC:inst4\"" {  } { { "BANK_REGS.bdf" "inst4" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/BANK_REGS.bdf" { { 1184 600 792 1312 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:inst " "Elaborating entity \"RAM\" for hierarchy \"RAM:inst\"" {  } { { "MIC1.bdf" "inst" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/MIC1.bdf" { { 256 904 1160 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:inst\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "C:/Users/joaqu/Documents/MIC1-1/MIC1/RAM.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:inst\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:inst\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "C:/Users/joaqu/Documents/MIC1-1/MIC1/RAM.vhd" 111 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:inst\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:inst\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RAM3.mif " "Parameter \"init_file\" = \"RAM3.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826903 ""}  } { { "RAM.vhd" "" { Text "C:/Users/joaqu/Documents/MIC1-1/MIC1/RAM.vhd" 111 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1737136826903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hcb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hcb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hcb2 " "Found entity 1: altsyncram_hcb2" {  } { { "db/altsyncram_hcb2.tdf" "" { Text "C:/Users/joaqu/Documents/MIC1-1/MIC1/db/altsyncram_hcb2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1737136826942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1737136826942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hcb2 RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated " "Elaborating entity \"altsyncram_hcb2\" for hierarchy \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1737136826943 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[31\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[31\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[30\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[30\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[29\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[29\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[28\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[28\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[27\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[27\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[26\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[26\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[25\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[25\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[24\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[24\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[23\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[23\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[22\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[22\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[21\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[21\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[20\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[20\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[19\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[19\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[18\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[18\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[17\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[17\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[16\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[16\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[15\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[15\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[14\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[14\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[13\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[13\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[12\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[12\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[11\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[11\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[10\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[10\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[9\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[9\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[8\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[8\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[7\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[7\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[6\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[6\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[5\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[5\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[4\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[4\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[3\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[3\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[2\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[2\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[1\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[1\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_SELECTOR" "\"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[0\]\" " "Converted tri-state node \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|OUT_B\[0\]\" into a selector" {  } { { "ULA_1bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/ULA_1bit.bdf" { { 216 280 344 264 "inst5" "" } } } }  } 0 13048 "Converted tri-state node %1!s! into a selector" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[31\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[31\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[30\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[30\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[29\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[29\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[28\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[28\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[27\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[27\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[26\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[26\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[25\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[25\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[24\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[24\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[23\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[23\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[22\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[22\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[21\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[21\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[20\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[20\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[19\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[19\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[18\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[18\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[17\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[17\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[16\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[16\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[15\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[15\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[14\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[14\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[13\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[13\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[12\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[12\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[11\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[11\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[10\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[10\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[9\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[9\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[8\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[8\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[7\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[7\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[6\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[6\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[5\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[5\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[4\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[4\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[3\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[3\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[2\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[2\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[1\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[1\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[0\] " "Converted tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|H:inst5\|REGISTER32bit:inst1\|inst4\[0\]\" feeding internal logic into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 120 728 776 152 "inst4" "" } } } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1737136827230 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1737136827230 ""}
{ "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI_HDR" "" "Always-enabled tri-state buffer(s) removed" { { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[31\] PC\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[31\]\" to the node \"PC\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[30\] PC\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[30\]\" to the node \"PC\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[29\] PC\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[29\]\" to the node \"PC\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[28\] PC\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[28\]\" to the node \"PC\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[27\] PC\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[27\]\" to the node \"PC\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[26\] PC\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[26\]\" to the node \"PC\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[25\] PC\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[25\]\" to the node \"PC\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[24\] PC\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[24\]\" to the node \"PC\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[23\] PC\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[23\]\" to the node \"PC\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[22\] PC\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[22\]\" to the node \"PC\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[21\] PC\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[21\]\" to the node \"PC\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[20\] PC\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[20\]\" to the node \"PC\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[19\] PC\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[19\]\" to the node \"PC\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[18\] PC\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[18\]\" to the node \"PC\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[17\] PC\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[17\]\" to the node \"PC\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[16\] PC\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[16\]\" to the node \"PC\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[15\] PC\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[15\]\" to the node \"PC\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[14\] PC\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[14\]\" to the node \"PC\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[13\] PC\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[13\]\" to the node \"PC\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[12\] PC\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[12\]\" to the node \"PC\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[31\] DATA_MEM_ADDR\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[31\]\" to the node \"DATA_MEM_ADDR\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[30\] DATA_MEM_ADDR\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[30\]\" to the node \"DATA_MEM_ADDR\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[29\] DATA_MEM_ADDR\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[29\]\" to the node \"DATA_MEM_ADDR\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[28\] DATA_MEM_ADDR\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[28\]\" to the node \"DATA_MEM_ADDR\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[27\] DATA_MEM_ADDR\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[27\]\" to the node \"DATA_MEM_ADDR\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[26\] DATA_MEM_ADDR\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[26\]\" to the node \"DATA_MEM_ADDR\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[25\] DATA_MEM_ADDR\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[25\]\" to the node \"DATA_MEM_ADDR\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[24\] DATA_MEM_ADDR\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[24\]\" to the node \"DATA_MEM_ADDR\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[23\] DATA_MEM_ADDR\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[23\]\" to the node \"DATA_MEM_ADDR\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[22\] DATA_MEM_ADDR\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[22\]\" to the node \"DATA_MEM_ADDR\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[21\] DATA_MEM_ADDR\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[21\]\" to the node \"DATA_MEM_ADDR\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[20\] DATA_MEM_ADDR\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[20\]\" to the node \"DATA_MEM_ADDR\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[19\] DATA_MEM_ADDR\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[19\]\" to the node \"DATA_MEM_ADDR\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[18\] DATA_MEM_ADDR\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[18\]\" to the node \"DATA_MEM_ADDR\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[17\] DATA_MEM_ADDR\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[17\]\" to the node \"DATA_MEM_ADDR\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[16\] DATA_MEM_ADDR\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[16\]\" to the node \"DATA_MEM_ADDR\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[15\] DATA_MEM_ADDR\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[15\]\" to the node \"DATA_MEM_ADDR\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[14\] DATA_MEM_ADDR\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[14\]\" to the node \"DATA_MEM_ADDR\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[13\] DATA_MEM_ADDR\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[13\]\" to the node \"DATA_MEM_ADDR\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[12\] DATA_MEM_ADDR\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[12\]\" to the node \"DATA_MEM_ADDR\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[11\] DATA_MEM_ADDR\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[11\]\" to the node \"DATA_MEM_ADDR\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[10\] DATA_MEM_ADDR\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[10\]\" to the node \"DATA_MEM_ADDR\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[11\] PC\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[11\]\" to the node \"PC\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[10\] PC\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[10\]\" to the node \"PC\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[9\] PC\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"PC\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[8\] PC\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"PC\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[7\] PC\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"PC\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[6\] PC\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"PC\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[5\] PC\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"PC\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[4\] PC\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"PC\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[3\] PC\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"PC\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[2\] PC\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"PC\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[1\] PC\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"PC\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[0\] PC\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"PC\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[9\] DATA_MEM_ADDR\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"DATA_MEM_ADDR\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[8\] DATA_MEM_ADDR\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"DATA_MEM_ADDR\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[7\] DATA_MEM_ADDR\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"DATA_MEM_ADDR\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[6\] DATA_MEM_ADDR\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"DATA_MEM_ADDR\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[5\] DATA_MEM_ADDR\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"DATA_MEM_ADDR\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[4\] DATA_MEM_ADDR\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"DATA_MEM_ADDR\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[3\] DATA_MEM_ADDR\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"DATA_MEM_ADDR\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[2\] DATA_MEM_ADDR\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"DATA_MEM_ADDR\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[1\] DATA_MEM_ADDR\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"DATA_MEM_ADDR\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[0\] DATA_MEM_ADDR\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"DATA_MEM_ADDR\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[31\] DATA_MEM_OUT\[31\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[31\]\" to the node \"DATA_MEM_OUT\[31\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[30\] DATA_MEM_OUT\[30\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[30\]\" to the node \"DATA_MEM_OUT\[30\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[29\] DATA_MEM_OUT\[29\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[29\]\" to the node \"DATA_MEM_OUT\[29\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[28\] DATA_MEM_OUT\[28\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[28\]\" to the node \"DATA_MEM_OUT\[28\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[27\] DATA_MEM_OUT\[27\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[27\]\" to the node \"DATA_MEM_OUT\[27\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[26\] DATA_MEM_OUT\[26\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[26\]\" to the node \"DATA_MEM_OUT\[26\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[25\] DATA_MEM_OUT\[25\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[25\]\" to the node \"DATA_MEM_OUT\[25\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[24\] DATA_MEM_OUT\[24\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[24\]\" to the node \"DATA_MEM_OUT\[24\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[23\] DATA_MEM_OUT\[23\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[23\]\" to the node \"DATA_MEM_OUT\[23\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[22\] DATA_MEM_OUT\[22\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[22\]\" to the node \"DATA_MEM_OUT\[22\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[21\] DATA_MEM_OUT\[21\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[21\]\" to the node \"DATA_MEM_OUT\[21\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[20\] DATA_MEM_OUT\[20\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[20\]\" to the node \"DATA_MEM_OUT\[20\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[19\] DATA_MEM_OUT\[19\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[19\]\" to the node \"DATA_MEM_OUT\[19\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[18\] DATA_MEM_OUT\[18\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[18\]\" to the node \"DATA_MEM_OUT\[18\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[17\] DATA_MEM_OUT\[17\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[17\]\" to the node \"DATA_MEM_OUT\[17\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[16\] DATA_MEM_OUT\[16\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[16\]\" to the node \"DATA_MEM_OUT\[16\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[15\] DATA_MEM_OUT\[15\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[15\]\" to the node \"DATA_MEM_OUT\[15\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[14\] DATA_MEM_OUT\[14\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[14\]\" to the node \"DATA_MEM_OUT\[14\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[13\] DATA_MEM_OUT\[13\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[13\]\" to the node \"DATA_MEM_OUT\[13\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[12\] DATA_MEM_OUT\[12\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[12\]\" to the node \"DATA_MEM_OUT\[12\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[11\] DATA_MEM_OUT\[11\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[11\]\" to the node \"DATA_MEM_OUT\[11\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[10\] DATA_MEM_OUT\[10\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[10\]\" to the node \"DATA_MEM_OUT\[10\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[9\] DATA_MEM_OUT\[9\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"DATA_MEM_OUT\[9\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[8\] DATA_MEM_OUT\[8\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"DATA_MEM_OUT\[8\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[7\] DATA_MEM_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"DATA_MEM_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[6\] DATA_MEM_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"DATA_MEM_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[5\] DATA_MEM_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"DATA_MEM_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[4\] DATA_MEM_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"DATA_MEM_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[3\] DATA_MEM_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"DATA_MEM_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[2\] DATA_MEM_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"DATA_MEM_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[1\] DATA_MEM_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"DATA_MEM_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[0\] DATA_MEM_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"DATA_MEM_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[7\] MBR_OUT\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"MBR_OUT\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[6\] MBR_OUT\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"MBR_OUT\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[5\] MBR_OUT\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"MBR_OUT\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[4\] MBR_OUT\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"MBR_OUT\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[3\] MBR_OUT\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"MBR_OUT\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[2\] MBR_OUT\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"MBR_OUT\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[1\] MBR_OUT\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"MBR_OUT\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[0\] MBR_OUT\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"MBR_OUT\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[31\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[31\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[30\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[30\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[29\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[29\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[28\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[28\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[27\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[27\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[26\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[26\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[25\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[25\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[24\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[24\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[23\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[23\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[22\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[22\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[21\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[21\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[20\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[20\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[19\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[19\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[18\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[18\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[17\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[17\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[16\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[16\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[15\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[15\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[14\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[14\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[13\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[13\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[12\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[12\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[11\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[11\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[10\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[10\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[9\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[8\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[7\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[7\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[6\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[6\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[5\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[5\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[4\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[4\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[3\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[3\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[2\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[2\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[1\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[1\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""} { "Warning" "WMLS_OPT_REMOVED_ALWAYS_ENABLED_TRI" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[0\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fanout from the always-enabled tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MDR:inst1\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into a wire" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13045 "Converted the fanout from the always-enabled tri-state buffer \"%1!s!\" to the node \"%2!s!\" into a wire" 0 0 "Quartus II" 0 -1 1737136827608 ""}  } {  } 0 13044 "Always-enabled tri-state buffer(s) removed" 0 0 "Quartus II" 0 -1 1737136827608 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[11\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[11\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[10\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[10\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[9\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[8\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[7\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[6\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[5\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[4\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[3\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[2\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[1\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[0\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|PC:inst2\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[9\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[9\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[8\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[8\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[7\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[6\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[5\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[4\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[3\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[2\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[1\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[0\] RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MAR:inst\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"RAM:inst\|altsyncram:altsyncram_component\|altsyncram_hcb2:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[7\] CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[7\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[7\]\" to the node \"CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[7\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[6\] CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[6\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[6\]\" to the node \"CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[6\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[5\] CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[5\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[5\]\" to the node \"CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[5\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[4\] CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[4\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[4\]\" to the node \"CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[4\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[3\] CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[3\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[3\]\" to the node \"CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[3\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[2\] CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[2\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[2\]\" to the node \"CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[2\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[1\] CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[1\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[1\]\" to the node \"CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[1\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[0\] CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[0\] " "Converted the fan-out from the tri-state buffer \"CPU:inst1\|DATAPATH:inst\|BANK_REGS:inst2\|MBR:inst3\|REGISTER32bit:inst1\|inst10\[0\]\" to the node \"CPU:inst1\|CONTROL_UNIT:inst1\|inst2\[0\]\" into an OR gate" {  } { { "REGISTER32bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER32bit.bdf" { { 192 728 776 224 "inst10" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1737136827616 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1737136827616 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "REGISTER8bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER8bit.bdf" { { 552 928 992 632 "inst24" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER8bit.bdf" { { 744 928 992 824 "inst28" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER8bit.bdf" { { 368 928 992 448 "inst20" "" } } } } { "REGISTER8bit.bdf" "" { Schematic "C:/Users/joaqu/Documents/MIC1-1/MIC1/REGISTER8bit.bdf" { { 176 928 992 256 "inst16" "" } } } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1737136827623 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1737136827623 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1737136828341 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1737136828341 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "990 " "Implemented 990 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1737136828422 ""} { "Info" "ICUT_CUT_TM_OPINS" "182 " "Implemented 182 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1737136828422 ""} { "Info" "ICUT_CUT_TM_LCELLS" "762 " "Implemented 762 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1737136828422 ""} { "Info" "ICUT_CUT_TM_RAMS" "44 " "Implemented 44 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1737136828422 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1737136828422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 234 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 234 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "406 " "Peak virtual memory: 406 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1737136828450 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 15:00:28 2025 " "Processing ended: Fri Jan 17 15:00:28 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1737136828450 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1737136828450 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1737136828450 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1737136828450 ""}
