#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000027fd023bb00 .scope module, "PipeLine_sim" "PipeLine_sim" 2 45;
 .timescale 0 0;
v0000027fd02cef50_0 .net "PC", 31 0, L_0000027fd035b350;  1 drivers
v0000027fd02cf090_0 .net "cycles_consumed", 31 0, v0000027fd02d0030_0;  1 drivers
v0000027fd02cf130_0 .var "input_clk", 0 0;
v0000027fd02cfdb0_0 .var "rst", 0 0;
S_0000027fd0069fd0 .scope module, "cpu" "PL_CPU" 2 51, 3 2 0, S_0000027fd023bb00;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "PC";
    .port_info 1 /INPUT 1 "input_clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 32 "cycles_consumed";
L_0000027fd0210150 .functor NOR 1, v0000027fd02cf130_0, v0000027fd02c6210_0, C4<0>, C4<0>;
L_0000027fd020f900 .functor AND 1, v0000027fd02a40a0_0, v0000027fd02a39c0_0, C4<1>, C4<1>;
L_0000027fd020f970 .functor AND 1, L_0000027fd020f900, L_0000027fd02cf1d0, C4<1>, C4<1>;
L_0000027fd020fdd0 .functor AND 1, v0000027fd0292740_0, v0000027fd0292560_0, C4<1>, C4<1>;
L_0000027fd0210380 .functor AND 1, L_0000027fd020fdd0, L_0000027fd02cf6d0, C4<1>, C4<1>;
L_0000027fd0210700 .functor AND 1, v0000027fd02c4ff0_0, v0000027fd02c6990_0, C4<1>, C4<1>;
L_0000027fd020fa50 .functor AND 1, L_0000027fd0210700, L_0000027fd02cf310, C4<1>, C4<1>;
L_0000027fd0210a10 .functor AND 1, v0000027fd02a40a0_0, v0000027fd02a39c0_0, C4<1>, C4<1>;
L_0000027fd02107e0 .functor AND 1, L_0000027fd0210a10, L_0000027fd02cf770, C4<1>, C4<1>;
L_0000027fd020fb30 .functor AND 1, v0000027fd0292740_0, v0000027fd0292560_0, C4<1>, C4<1>;
L_0000027fd0210d20 .functor AND 1, L_0000027fd020fb30, L_0000027fd02cfe50, C4<1>, C4<1>;
L_0000027fd0210850 .functor AND 1, v0000027fd02c4ff0_0, v0000027fd02c6990_0, C4<1>, C4<1>;
L_0000027fd02108c0 .functor AND 1, L_0000027fd0210850, L_0000027fd02cf810, C4<1>, C4<1>;
L_0000027fd02d4dc0 .functor NOT 1, L_0000027fd0210150, C4<0>, C4<0>, C4<0>;
L_0000027fd02d4ea0 .functor NOT 1, L_0000027fd0210150, C4<0>, C4<0>, C4<0>;
L_0000027fd033d7c0 .functor NOT 1, L_0000027fd0210150, C4<0>, C4<0>, C4<0>;
L_0000027fd033f040 .functor NOT 1, L_0000027fd0210150, C4<0>, C4<0>, C4<0>;
L_0000027fd033eef0 .functor NOT 1, L_0000027fd0210150, C4<0>, C4<0>, C4<0>;
L_0000027fd035b350 .functor BUFZ 32, v0000027fd02c2bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027fd02c77f0_0 .net "EX1_ALU_OPER1", 31 0, L_0000027fd02d5fb0;  1 drivers
v0000027fd02c9190_0 .net "EX1_ALU_OPER2", 31 0, L_0000027fd033e470;  1 drivers
v0000027fd02c6e90_0 .net "EX1_PC", 31 0, v0000027fd02a1b20_0;  1 drivers
v0000027fd02c8ab0_0 .net "EX1_PFC", 31 0, v0000027fd02a1120_0;  1 drivers
v0000027fd02c8f10_0 .net "EX1_PFC_to_IF", 31 0, L_0000027fd02ce7d0;  1 drivers
v0000027fd02c6cb0_0 .net "EX1_forward_to_B", 31 0, v0000027fd02a2480_0;  1 drivers
v0000027fd02c7390_0 .net "EX1_is_beq", 0 0, v0000027fd02a2980_0;  1 drivers
v0000027fd02c6d50_0 .net "EX1_is_bne", 0 0, v0000027fd02a13a0_0;  1 drivers
v0000027fd02c9230_0 .net "EX1_is_jal", 0 0, v0000027fd02a27a0_0;  1 drivers
v0000027fd02c8fb0_0 .net "EX1_is_jr", 0 0, v0000027fd02a2de0_0;  1 drivers
v0000027fd02c7d90_0 .net "EX1_is_oper2_immed", 0 0, v0000027fd02a1c60_0;  1 drivers
v0000027fd02c7c50_0 .net "EX1_memread", 0 0, v0000027fd02a1620_0;  1 drivers
v0000027fd02c7250_0 .net "EX1_memwrite", 0 0, v0000027fd02a2700_0;  1 drivers
v0000027fd02c8010_0 .net "EX1_opcode", 11 0, v0000027fd02a2d40_0;  1 drivers
v0000027fd02c7890_0 .net "EX1_predicted", 0 0, v0000027fd02a1940_0;  1 drivers
v0000027fd02c7570_0 .net "EX1_rd_ind", 4 0, v0000027fd02a2a20_0;  1 drivers
v0000027fd02c6df0_0 .net "EX1_rd_indzero", 0 0, v0000027fd02a2520_0;  1 drivers
v0000027fd02c80b0_0 .net "EX1_regwrite", 0 0, v0000027fd02a11c0_0;  1 drivers
v0000027fd02c7430_0 .net "EX1_rs1", 31 0, v0000027fd02a23e0_0;  1 drivers
v0000027fd02c7070_0 .net "EX1_rs1_ind", 4 0, v0000027fd02a0a40_0;  1 drivers
v0000027fd02c8d30_0 .net "EX1_rs2", 31 0, v0000027fd02a0cc0_0;  1 drivers
v0000027fd02c8b50_0 .net "EX1_rs2_ind", 4 0, v0000027fd02a1260_0;  1 drivers
v0000027fd02c7ed0_0 .net "EX1_rs2_out", 31 0, L_0000027fd033e1d0;  1 drivers
v0000027fd02c86f0_0 .net "EX2_ALU_OPER1", 31 0, v0000027fd02a31a0_0;  1 drivers
v0000027fd02c79d0_0 .net "EX2_ALU_OPER2", 31 0, v0000027fd02a32e0_0;  1 drivers
v0000027fd02c6c10_0 .net "EX2_ALU_OUT", 31 0, L_0000027fd02cccf0;  1 drivers
v0000027fd02c6f30_0 .net "EX2_PC", 31 0, v0000027fd02a3240_0;  1 drivers
v0000027fd02c8790_0 .net "EX2_PFC_to_IF", 31 0, v0000027fd02a34c0_0;  1 drivers
v0000027fd02c7110_0 .net "EX2_forward_to_B", 31 0, v0000027fd02a3c40_0;  1 drivers
v0000027fd02c8bf0_0 .net "EX2_is_beq", 0 0, v0000027fd02a3ce0_0;  1 drivers
v0000027fd02c8330_0 .net "EX2_is_bne", 0 0, v0000027fd02a3d80_0;  1 drivers
v0000027fd02c8c90_0 .net "EX2_is_jal", 0 0, v0000027fd02a3ba0_0;  1 drivers
v0000027fd02c7cf0_0 .net "EX2_is_jr", 0 0, v0000027fd02a3380_0;  1 drivers
v0000027fd02c9050_0 .net "EX2_is_oper2_immed", 0 0, v0000027fd02a3e20_0;  1 drivers
v0000027fd02c8830_0 .net "EX2_memread", 0 0, v0000027fd02a3740_0;  1 drivers
v0000027fd02c8150_0 .net "EX2_memwrite", 0 0, v0000027fd02a3ec0_0;  1 drivers
v0000027fd02c88d0_0 .net "EX2_opcode", 11 0, v0000027fd02a3f60_0;  1 drivers
v0000027fd02c8510_0 .net "EX2_predicted", 0 0, v0000027fd02a3420_0;  1 drivers
v0000027fd02c72f0_0 .net "EX2_rd_ind", 4 0, v0000027fd02a3560_0;  1 drivers
v0000027fd02c7930_0 .net "EX2_rd_indzero", 0 0, v0000027fd02a39c0_0;  1 drivers
v0000027fd02c74d0_0 .net "EX2_regwrite", 0 0, v0000027fd02a40a0_0;  1 drivers
v0000027fd02c7e30_0 .net "EX2_rs1", 31 0, v0000027fd02a4140_0;  1 drivers
v0000027fd02c7f70_0 .net "EX2_rs1_ind", 4 0, v0000027fd02a3600_0;  1 drivers
v0000027fd02c81f0_0 .net "EX2_rs2_ind", 4 0, v0000027fd02a36a0_0;  1 drivers
v0000027fd02c92d0_0 .net "EX2_rs2_out", 31 0, v0000027fd02a41e0_0;  1 drivers
v0000027fd02c6fd0_0 .net "ID_INST", 31 0, v0000027fd02a8570_0;  1 drivers
v0000027fd02c83d0_0 .net "ID_PC", 31 0, v0000027fd02a8bb0_0;  1 drivers
v0000027fd02c8970_0 .net "ID_PFC_to_EX", 31 0, L_0000027fd02d1430;  1 drivers
v0000027fd02c6b70_0 .net "ID_PFC_to_IF", 31 0, L_0000027fd02d1390;  1 drivers
v0000027fd02c8470_0 .net "ID_forward_to_B", 31 0, L_0000027fd02d35f0;  1 drivers
v0000027fd02c8dd0_0 .net "ID_is_beq", 0 0, L_0000027fd02d1c50;  1 drivers
v0000027fd02c85b0_0 .net "ID_is_bne", 0 0, L_0000027fd02d1d90;  1 drivers
v0000027fd02c8a10_0 .net "ID_is_j", 0 0, L_0000027fd02d3eb0;  1 drivers
v0000027fd02c8650_0 .net "ID_is_jal", 0 0, L_0000027fd02d3b90;  1 drivers
v0000027fd02c7750_0 .net "ID_is_jr", 0 0, L_0000027fd02d1e30;  1 drivers
v0000027fd02c7610_0 .net "ID_is_oper2_immed", 0 0, L_0000027fd02d57d0;  1 drivers
v0000027fd02c76b0_0 .net "ID_memread", 0 0, L_0000027fd02d3910;  1 drivers
v0000027fd02c8e70_0 .net "ID_memwrite", 0 0, L_0000027fd02d3e10;  1 drivers
v0000027fd02c7a70_0 .net "ID_opcode", 11 0, v0000027fd02c42d0_0;  1 drivers
v0000027fd02c71b0_0 .net "ID_predicted", 0 0, v0000027fd02ab1d0_0;  1 drivers
v0000027fd02c9870_0 .net "ID_rd_ind", 4 0, v0000027fd02c1e90_0;  1 drivers
v0000027fd02c9a50_0 .net "ID_regwrite", 0 0, L_0000027fd02d39b0;  1 drivers
v0000027fd02c97d0_0 .net "ID_rs1", 31 0, v0000027fd02a7850_0;  1 drivers
v0000027fd02c9370_0 .net "ID_rs1_ind", 4 0, v0000027fd02c40f0_0;  1 drivers
v0000027fd02c9910_0 .net "ID_rs2", 31 0, v0000027fd02a78f0_0;  1 drivers
v0000027fd02c9690_0 .net "ID_rs2_ind", 4 0, v0000027fd02c4190_0;  1 drivers
v0000027fd02c99b0_0 .net "IF_INST", 31 0, L_0000027fd02d4e30;  1 drivers
v0000027fd02c9410_0 .net "IF_pc", 31 0, v0000027fd02c2bb0_0;  1 drivers
v0000027fd02c94b0_0 .net "MEM_ALU_OUT", 31 0, v0000027fd0290e40_0;  1 drivers
v0000027fd02c9550_0 .net "MEM_Data_mem_out", 31 0, v0000027fd02c51d0_0;  1 drivers
v0000027fd02c95f0_0 .net "MEM_memread", 0 0, v0000027fd02929c0_0;  1 drivers
v0000027fd02c9730_0 .net "MEM_memwrite", 0 0, v0000027fd0293000_0;  1 drivers
v0000027fd02d0530_0 .net "MEM_opcode", 11 0, v0000027fd0291e80_0;  1 drivers
v0000027fd02cf8b0_0 .net "MEM_rd_ind", 4 0, v0000027fd02917a0_0;  1 drivers
v0000027fd02cfa90_0 .net "MEM_rd_indzero", 0 0, v0000027fd0292560_0;  1 drivers
v0000027fd02d0850_0 .net "MEM_regwrite", 0 0, v0000027fd0292740_0;  1 drivers
v0000027fd02cf450_0 .net "MEM_rs2", 31 0, v0000027fd0291b60_0;  1 drivers
v0000027fd02cfef0_0 .net "PC", 31 0, L_0000027fd035b350;  alias, 1 drivers
v0000027fd02cf590_0 .net "STALL_ID1_FLUSH", 0 0, v0000027fd02aaf50_0;  1 drivers
v0000027fd02d0710_0 .net "STALL_ID2_FLUSH", 0 0, v0000027fd02aaff0_0;  1 drivers
v0000027fd02d05d0_0 .net "STALL_IF_FLUSH", 0 0, v0000027fd02ad250_0;  1 drivers
v0000027fd02d0c10_0 .net "WB_ALU_OUT", 31 0, v0000027fd02c68f0_0;  1 drivers
v0000027fd02d0490_0 .net "WB_Data_mem_out", 31 0, v0000027fd02c45f0_0;  1 drivers
v0000027fd02d0a30_0 .net "WB_memread", 0 0, v0000027fd02c5950_0;  1 drivers
v0000027fd02d08f0_0 .net "WB_rd_ind", 4 0, v0000027fd02c4370_0;  1 drivers
v0000027fd02d0cb0_0 .net "WB_rd_indzero", 0 0, v0000027fd02c6990_0;  1 drivers
v0000027fd02d0ad0_0 .net "WB_regwrite", 0 0, v0000027fd02c4ff0_0;  1 drivers
v0000027fd02d0b70_0 .net "Wrong_prediction", 0 0, L_0000027fd033ee80;  1 drivers
v0000027fd02d0210_0 .net *"_ivl_1", 0 0, L_0000027fd020f900;  1 drivers
v0000027fd02d0e90_0 .net *"_ivl_13", 0 0, L_0000027fd0210700;  1 drivers
v0000027fd02d0990_0 .net *"_ivl_14", 0 0, L_0000027fd02cf310;  1 drivers
v0000027fd02cfb30_0 .net *"_ivl_19", 0 0, L_0000027fd0210a10;  1 drivers
v0000027fd02d0d50_0 .net *"_ivl_2", 0 0, L_0000027fd02cf1d0;  1 drivers
v0000027fd02d0df0_0 .net *"_ivl_20", 0 0, L_0000027fd02cf770;  1 drivers
v0000027fd02ceeb0_0 .net *"_ivl_25", 0 0, L_0000027fd020fb30;  1 drivers
v0000027fd02d0350_0 .net *"_ivl_26", 0 0, L_0000027fd02cfe50;  1 drivers
v0000027fd02ce9b0_0 .net *"_ivl_31", 0 0, L_0000027fd0210850;  1 drivers
v0000027fd02cea50_0 .net *"_ivl_32", 0 0, L_0000027fd02cf810;  1 drivers
v0000027fd02d0f30_0 .net *"_ivl_40", 31 0, L_0000027fd02d3a50;  1 drivers
L_0000027fd02f0c58 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02d0fd0_0 .net *"_ivl_43", 26 0, L_0000027fd02f0c58;  1 drivers
L_0000027fd02f0ca0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02d07b0_0 .net/2u *"_ivl_44", 31 0, L_0000027fd02f0ca0;  1 drivers
v0000027fd02cf950_0 .net *"_ivl_52", 31 0, L_0000027fd0345bc0;  1 drivers
L_0000027fd02f0d30 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02d1070_0 .net *"_ivl_55", 26 0, L_0000027fd02f0d30;  1 drivers
L_0000027fd02f0d78 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02cfd10_0 .net/2u *"_ivl_56", 31 0, L_0000027fd02f0d78;  1 drivers
v0000027fd02cf270_0 .net *"_ivl_7", 0 0, L_0000027fd020fdd0;  1 drivers
v0000027fd02cff90_0 .net *"_ivl_8", 0 0, L_0000027fd02cf6d0;  1 drivers
v0000027fd02ceb90_0 .net "alu_selA", 1 0, L_0000027fd02cf3b0;  1 drivers
v0000027fd02cf4f0_0 .net "alu_selB", 1 0, L_0000027fd02d3050;  1 drivers
v0000027fd02ce910_0 .net "clk", 0 0, L_0000027fd0210150;  1 drivers
v0000027fd02d0030_0 .var "cycles_consumed", 31 0;
v0000027fd02cfbd0_0 .net "exhaz", 0 0, L_0000027fd0210380;  1 drivers
v0000027fd02cf630_0 .net "exhaz2", 0 0, L_0000027fd0210d20;  1 drivers
v0000027fd02cf9f0_0 .net "hlt", 0 0, v0000027fd02c6210_0;  1 drivers
v0000027fd02d00d0_0 .net "idhaz", 0 0, L_0000027fd020f970;  1 drivers
v0000027fd02d0170_0 .net "idhaz2", 0 0, L_0000027fd02107e0;  1 drivers
v0000027fd02d03f0_0 .net "if_id_write", 0 0, v0000027fd02ad110_0;  1 drivers
v0000027fd02d02b0_0 .net "input_clk", 0 0, v0000027fd02cf130_0;  1 drivers
v0000027fd02ceaf0_0 .net "is_branch_and_taken", 0 0, L_0000027fd02d5a70;  1 drivers
v0000027fd02d0670_0 .net "memhaz", 0 0, L_0000027fd020fa50;  1 drivers
v0000027fd02ceff0_0 .net "memhaz2", 0 0, L_0000027fd02108c0;  1 drivers
v0000027fd02cec30_0 .net "pc_src", 2 0, L_0000027fd02d26f0;  1 drivers
v0000027fd02cecd0_0 .net "pc_write", 0 0, v0000027fd02acf30_0;  1 drivers
v0000027fd02cfc70_0 .net "rst", 0 0, v0000027fd02cfdb0_0;  1 drivers
v0000027fd02ced70_0 .net "store_rs2_forward", 1 0, L_0000027fd02d1a70;  1 drivers
v0000027fd02cee10_0 .net "wdata_to_reg_file", 31 0, L_0000027fd035b040;  1 drivers
E_0000027fd0219d90/0 .event negedge, v0000027fd02aa7d0_0;
E_0000027fd0219d90/1 .event posedge, v0000027fd0291ca0_0;
E_0000027fd0219d90 .event/or E_0000027fd0219d90/0, E_0000027fd0219d90/1;
L_0000027fd02cf1d0 .cmp/eq 5, v0000027fd02a3560_0, v0000027fd02a0a40_0;
L_0000027fd02cf6d0 .cmp/eq 5, v0000027fd02917a0_0, v0000027fd02a0a40_0;
L_0000027fd02cf310 .cmp/eq 5, v0000027fd02c4370_0, v0000027fd02a0a40_0;
L_0000027fd02cf770 .cmp/eq 5, v0000027fd02a3560_0, v0000027fd02a1260_0;
L_0000027fd02cfe50 .cmp/eq 5, v0000027fd02917a0_0, v0000027fd02a1260_0;
L_0000027fd02cf810 .cmp/eq 5, v0000027fd02c4370_0, v0000027fd02a1260_0;
L_0000027fd02d3a50 .concat [ 5 27 0 0], v0000027fd02c1e90_0, L_0000027fd02f0c58;
L_0000027fd02d3af0 .cmp/ne 32, L_0000027fd02d3a50, L_0000027fd02f0ca0;
L_0000027fd0345bc0 .concat [ 5 27 0 0], v0000027fd02a3560_0, L_0000027fd02f0d30;
L_0000027fd0344180 .cmp/ne 32, L_0000027fd0345bc0, L_0000027fd02f0d78;
S_0000027fd00796f0 .scope module, "FA" "forwardA" 3 69, 4 1 0, S_0000027fd0069fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selA";
L_0000027fd0210770 .functor NOT 1, L_0000027fd0210380, C4<0>, C4<0>, C4<0>;
L_0000027fd020fac0 .functor AND 1, L_0000027fd020fa50, L_0000027fd0210770, C4<1>, C4<1>;
L_0000027fd020fba0 .functor OR 1, L_0000027fd020f970, L_0000027fd020fac0, C4<0>, C4<0>;
L_0000027fd0210c40 .functor OR 1, L_0000027fd020f970, L_0000027fd0210380, C4<0>, C4<0>;
v0000027fd023afa0_0 .net *"_ivl_12", 0 0, L_0000027fd0210c40;  1 drivers
v0000027fd023adc0_0 .net *"_ivl_2", 0 0, L_0000027fd0210770;  1 drivers
v0000027fd0239ce0_0 .net *"_ivl_5", 0 0, L_0000027fd020fac0;  1 drivers
v0000027fd023b4a0_0 .net *"_ivl_7", 0 0, L_0000027fd020fba0;  1 drivers
v0000027fd023b5e0_0 .net "alu_selA", 1 0, L_0000027fd02cf3b0;  alias, 1 drivers
v0000027fd023b040_0 .net "exhaz", 0 0, L_0000027fd0210380;  alias, 1 drivers
v0000027fd02399c0_0 .net "idhaz", 0 0, L_0000027fd020f970;  alias, 1 drivers
v0000027fd0239e20_0 .net "memhaz", 0 0, L_0000027fd020fa50;  alias, 1 drivers
L_0000027fd02cf3b0 .concat8 [ 1 1 0 0], L_0000027fd020fba0, L_0000027fd0210c40;
S_0000027fd0036040 .scope module, "FB" "forwardB" 3 79, 5 1 0, S_0000027fd0069fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "alu_selB";
    .port_info 4 /INPUT 1 "EX1_is_oper2_immed";
L_0000027fd020ff90 .functor NOT 1, L_0000027fd0210d20, C4<0>, C4<0>, C4<0>;
L_0000027fd020fe40 .functor AND 1, L_0000027fd02108c0, L_0000027fd020ff90, C4<1>, C4<1>;
L_0000027fd02100e0 .functor OR 1, L_0000027fd02107e0, L_0000027fd020fe40, C4<0>, C4<0>;
L_0000027fd0210a80 .functor NOT 1, v0000027fd02a1c60_0, C4<0>, C4<0>, C4<0>;
L_0000027fd02101c0 .functor AND 1, L_0000027fd02100e0, L_0000027fd0210a80, C4<1>, C4<1>;
L_0000027fd0210930 .functor OR 1, L_0000027fd02107e0, L_0000027fd0210d20, C4<0>, C4<0>;
L_0000027fd0211650 .functor NOT 1, v0000027fd02a1c60_0, C4<0>, C4<0>, C4<0>;
L_0000027fd0211420 .functor AND 1, L_0000027fd0210930, L_0000027fd0211650, C4<1>, C4<1>;
v0000027fd023b2c0_0 .net "EX1_is_oper2_immed", 0 0, v0000027fd02a1c60_0;  alias, 1 drivers
v0000027fd0239d80_0 .net *"_ivl_11", 0 0, L_0000027fd02101c0;  1 drivers
v0000027fd023b360_0 .net *"_ivl_16", 0 0, L_0000027fd0210930;  1 drivers
v0000027fd023a6e0_0 .net *"_ivl_17", 0 0, L_0000027fd0211650;  1 drivers
v0000027fd023b720_0 .net *"_ivl_2", 0 0, L_0000027fd020ff90;  1 drivers
v0000027fd023b680_0 .net *"_ivl_20", 0 0, L_0000027fd0211420;  1 drivers
v0000027fd023b400_0 .net *"_ivl_5", 0 0, L_0000027fd020fe40;  1 drivers
v0000027fd023b540_0 .net *"_ivl_7", 0 0, L_0000027fd02100e0;  1 drivers
v0000027fd0239ec0_0 .net *"_ivl_8", 0 0, L_0000027fd0210a80;  1 drivers
v0000027fd0239f60_0 .net "alu_selB", 1 0, L_0000027fd02d3050;  alias, 1 drivers
v0000027fd023a000_0 .net "exhaz", 0 0, L_0000027fd0210d20;  alias, 1 drivers
v0000027fd023a0a0_0 .net "idhaz", 0 0, L_0000027fd02107e0;  alias, 1 drivers
v0000027fd023a140_0 .net "memhaz", 0 0, L_0000027fd02108c0;  alias, 1 drivers
L_0000027fd02d3050 .concat8 [ 1 1 0 0], L_0000027fd02101c0, L_0000027fd0211420;
S_0000027fd00361d0 .scope module, "FC" "forwardC" 3 85, 6 1 0, S_0000027fd0069fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "idhaz";
    .port_info 1 /INPUT 1 "exhaz";
    .port_info 2 /INPUT 1 "memhaz";
    .port_info 3 /OUTPUT 2 "store_rs2_forward";
L_0000027fd0211500 .functor NOT 1, L_0000027fd0210d20, C4<0>, C4<0>, C4<0>;
L_0000027fd0211570 .functor AND 1, L_0000027fd02108c0, L_0000027fd0211500, C4<1>, C4<1>;
L_0000027fd02115e0 .functor OR 1, L_0000027fd02107e0, L_0000027fd0211570, C4<0>, C4<0>;
L_0000027fd02116c0 .functor OR 1, L_0000027fd02107e0, L_0000027fd0210d20, C4<0>, C4<0>;
v0000027fd023a1e0_0 .net *"_ivl_12", 0 0, L_0000027fd02116c0;  1 drivers
v0000027fd023a280_0 .net *"_ivl_2", 0 0, L_0000027fd0211500;  1 drivers
v0000027fd023a500_0 .net *"_ivl_5", 0 0, L_0000027fd0211570;  1 drivers
v0000027fd023a780_0 .net *"_ivl_7", 0 0, L_0000027fd02115e0;  1 drivers
v0000027fd023a820_0 .net "exhaz", 0 0, L_0000027fd0210d20;  alias, 1 drivers
v0000027fd023a8c0_0 .net "idhaz", 0 0, L_0000027fd02107e0;  alias, 1 drivers
v0000027fd01b5690_0 .net "memhaz", 0 0, L_0000027fd02108c0;  alias, 1 drivers
v0000027fd01b5410_0 .net "store_rs2_forward", 1 0, L_0000027fd02d1a70;  alias, 1 drivers
L_0000027fd02d1a70 .concat8 [ 1 1 0 0], L_0000027fd02115e0, L_0000027fd02116c0;
S_0000027fd00029c0 .scope module, "ex_mem_buffer" "EX_MEM_buffer" 3 175, 7 2 0, S_0000027fd0069fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "EX_ALU_OUT";
    .port_info 3 /INPUT 32 "EX_rs2_out";
    .port_info 4 /INPUT 1 "EX_rd_indzero";
    .port_info 5 /INPUT 5 "EX_rd_ind";
    .port_info 6 /INPUT 12 "EX_opcode";
    .port_info 7 /INPUT 1 "EX_regwrite";
    .port_info 8 /INPUT 1 "EX_memread";
    .port_info 9 /INPUT 1 "EX_memwrite";
    .port_info 10 /OUTPUT 32 "MEM_ALU_OUT";
    .port_info 11 /OUTPUT 32 "MEM_rs2";
    .port_info 12 /OUTPUT 1 "MEM_rd_indzero";
    .port_info 13 /OUTPUT 5 "MEM_rd_ind";
    .port_info 14 /OUTPUT 12 "MEM_opcode";
    .port_info 15 /OUTPUT 1 "MEM_regwrite";
    .port_info 16 /OUTPUT 1 "MEM_memread";
    .port_info 17 /OUTPUT 1 "MEM_memwrite";
v0000027fd01b5870_0 .net "EX_ALU_OUT", 31 0, L_0000027fd02cccf0;  alias, 1 drivers
v0000027fd01b6090_0 .net "EX_memread", 0 0, v0000027fd02a3740_0;  alias, 1 drivers
v0000027fd019fcf0_0 .net "EX_memwrite", 0 0, v0000027fd02a3ec0_0;  alias, 1 drivers
v0000027fd019f610_0 .net "EX_opcode", 11 0, v0000027fd02a3f60_0;  alias, 1 drivers
v0000027fd0292240_0 .net "EX_rd_ind", 4 0, v0000027fd02a3560_0;  alias, 1 drivers
v0000027fd0291fc0_0 .net "EX_rd_indzero", 0 0, L_0000027fd0344180;  1 drivers
v0000027fd02926a0_0 .net "EX_regwrite", 0 0, v0000027fd02a40a0_0;  alias, 1 drivers
v0000027fd0290d00_0 .net "EX_rs2_out", 31 0, v0000027fd02a41e0_0;  alias, 1 drivers
v0000027fd0290e40_0 .var "MEM_ALU_OUT", 31 0;
v0000027fd02929c0_0 .var "MEM_memread", 0 0;
v0000027fd0293000_0 .var "MEM_memwrite", 0 0;
v0000027fd0291e80_0 .var "MEM_opcode", 11 0;
v0000027fd02917a0_0 .var "MEM_rd_ind", 4 0;
v0000027fd0292560_0 .var "MEM_rd_indzero", 0 0;
v0000027fd0292740_0 .var "MEM_regwrite", 0 0;
v0000027fd0291b60_0 .var "MEM_rs2", 31 0;
v0000027fd0291c00_0 .net "clk", 0 0, L_0000027fd033f040;  1 drivers
v0000027fd0291ca0_0 .net "rst", 0 0, v0000027fd02cfdb0_0;  alias, 1 drivers
E_0000027fd021a210 .event posedge, v0000027fd0291ca0_0, v0000027fd0291c00_0;
S_0000027fd0002b50 .scope module, "ex_stage" "EX_stage" 3 150, 8 1 0, S_0000027fd0069fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "oper1";
    .port_info 2 /INPUT 32 "oper2";
    .port_info 3 /INPUT 12 "EX_opcode";
    .port_info 4 /OUTPUT 32 "alu_out";
    .port_info 5 /INPUT 1 "predicted";
    .port_info 6 /OUTPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "is_beq";
    .port_info 9 /INPUT 1 "is_bne";
    .port_info 10 /INPUT 1 "is_jal";
P_0000027fd00414e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027fd0041518 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027fd0041550 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027fd0041588 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027fd00415c0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027fd00415f8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027fd0041630 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027fd0041668 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027fd00416a0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027fd00416d8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027fd0041710 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027fd0041748 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027fd0041780 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027fd00417b8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027fd00417f0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027fd0041828 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027fd0041860 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027fd0041898 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027fd00418d0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027fd0041908 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027fd0041940 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027fd0041978 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027fd00419b0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027fd00419e8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027fd0041a20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027fd033ed30 .functor XOR 1, L_0000027fd033e0f0, v0000027fd02a3420_0, C4<0>, C4<0>;
L_0000027fd033ee10 .functor NOT 1, L_0000027fd033ed30, C4<0>, C4<0>, C4<0>;
L_0000027fd033efd0 .functor OR 1, v0000027fd02cfdb0_0, L_0000027fd033ee10, C4<0>, C4<0>;
L_0000027fd033ee80 .functor NOT 1, L_0000027fd033efd0, C4<0>, C4<0>, C4<0>;
v0000027fd0295710_0 .net "ALU_OP", 3 0, v0000027fd0296930_0;  1 drivers
v0000027fd0297c90_0 .net "BranchDecision", 0 0, L_0000027fd033e0f0;  1 drivers
v0000027fd0298910_0 .net "CF", 0 0, v0000027fd0295350_0;  1 drivers
v0000027fd0297b50_0 .net "EX_opcode", 11 0, v0000027fd02a3f60_0;  alias, 1 drivers
v0000027fd0297dd0_0 .net "Wrong_prediction", 0 0, L_0000027fd033ee80;  alias, 1 drivers
v0000027fd0297a10_0 .net "ZF", 0 0, L_0000027fd033d4b0;  1 drivers
L_0000027fd02f0ce8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027fd02989b0_0 .net/2u *"_ivl_0", 31 0, L_0000027fd02f0ce8;  1 drivers
v0000027fd02975b0_0 .net *"_ivl_11", 0 0, L_0000027fd033efd0;  1 drivers
v0000027fd02982d0_0 .net *"_ivl_2", 31 0, L_0000027fd02cc390;  1 drivers
v0000027fd0298870_0 .net *"_ivl_6", 0 0, L_0000027fd033ed30;  1 drivers
v0000027fd02978d0_0 .net *"_ivl_8", 0 0, L_0000027fd033ee10;  1 drivers
v0000027fd0297fb0_0 .net "alu_out", 31 0, L_0000027fd02cccf0;  alias, 1 drivers
v0000027fd02985f0_0 .net "alu_outw", 31 0, v0000027fd0295490_0;  1 drivers
v0000027fd0298730_0 .net "is_beq", 0 0, v0000027fd02a3ce0_0;  alias, 1 drivers
v0000027fd0298050_0 .net "is_bne", 0 0, v0000027fd02a3d80_0;  alias, 1 drivers
v0000027fd0297970_0 .net "is_jal", 0 0, v0000027fd02a3ba0_0;  alias, 1 drivers
v0000027fd0298a50_0 .net "oper1", 31 0, v0000027fd02a31a0_0;  alias, 1 drivers
v0000027fd0297e70_0 .net "oper2", 31 0, v0000027fd02a32e0_0;  alias, 1 drivers
v0000027fd02980f0_0 .net "pc", 31 0, v0000027fd02a3240_0;  alias, 1 drivers
v0000027fd0298370_0 .net "predicted", 0 0, v0000027fd02a3420_0;  alias, 1 drivers
v0000027fd02973d0_0 .net "rst", 0 0, v0000027fd02cfdb0_0;  alias, 1 drivers
L_0000027fd02cc390 .arith/sum 32, v0000027fd02a3240_0, L_0000027fd02f0ce8;
L_0000027fd02cccf0 .functor MUXZ 32, v0000027fd0295490_0, L_0000027fd02cc390, v0000027fd02a3ba0_0, C4<>;
S_0000027fd0059b20 .scope module, "BDU" "BranchDecision" 8 22, 10 1 0, S_0000027fd0002b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "oper1";
    .port_info 1 /INPUT 32 "oper2";
    .port_info 2 /OUTPUT 1 "BranchDecision";
    .port_info 3 /INPUT 1 "is_beq";
    .port_info 4 /INPUT 1 "is_bne";
L_0000027fd033df30 .functor AND 1, v0000027fd02a3ce0_0, L_0000027fd033dad0, C4<1>, C4<1>;
L_0000027fd033dbb0 .functor NOT 1, L_0000027fd033dad0, C4<0>, C4<0>, C4<0>;
L_0000027fd033e080 .functor AND 1, v0000027fd02a3d80_0, L_0000027fd033dbb0, C4<1>, C4<1>;
L_0000027fd033e0f0 .functor OR 1, L_0000027fd033df30, L_0000027fd033e080, C4<0>, C4<0>;
v0000027fd0295f30_0 .net "BranchDecision", 0 0, L_0000027fd033e0f0;  alias, 1 drivers
v0000027fd0297010_0 .net *"_ivl_2", 0 0, L_0000027fd033dbb0;  1 drivers
v0000027fd0296250_0 .net "is_beq", 0 0, v0000027fd02a3ce0_0;  alias, 1 drivers
v0000027fd02950d0_0 .net "is_beq_taken", 0 0, L_0000027fd033df30;  1 drivers
v0000027fd0295210_0 .net "is_bne", 0 0, v0000027fd02a3d80_0;  alias, 1 drivers
v0000027fd02970b0_0 .net "is_bne_taken", 0 0, L_0000027fd033e080;  1 drivers
v0000027fd02952b0_0 .net "is_eq", 0 0, L_0000027fd033dad0;  1 drivers
v0000027fd0296390_0 .net "oper1", 31 0, v0000027fd02a31a0_0;  alias, 1 drivers
v0000027fd02964d0_0 .net "oper2", 31 0, v0000027fd02a32e0_0;  alias, 1 drivers
S_0000027fd0059cb0 .scope module, "cmp1" "compare_equal" 10 15, 11 2 0, S_0000027fd0059b20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "out";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
L_0000027fd033dec0 .functor XOR 1, L_0000027fd02cced0, L_0000027fd02cc4d0, C4<0>, C4<0>;
L_0000027fd033e940 .functor XOR 1, L_0000027fd02cc570, L_0000027fd02ccf70, C4<0>, C4<0>;
L_0000027fd033dd70 .functor XOR 1, L_0000027fd02cc6b0, L_0000027fd02cc930, C4<0>, C4<0>;
L_0000027fd033e860 .functor XOR 1, L_0000027fd02cc9d0, L_0000027fd02cca70, C4<0>, C4<0>;
L_0000027fd033e7f0 .functor XOR 1, L_0000027fd02ccb10, L_0000027fd02ccbb0, C4<0>, C4<0>;
L_0000027fd033dc90 .functor XOR 1, L_0000027fd02ccc50, L_0000027fd02cd010, C4<0>, C4<0>;
L_0000027fd033d520 .functor XOR 1, L_0000027fd03424c0, L_0000027fd0343280, C4<0>, C4<0>;
L_0000027fd033ec50 .functor XOR 1, L_0000027fd0342d80, L_0000027fd0342240, C4<0>, C4<0>;
L_0000027fd033e240 .functor XOR 1, L_0000027fd0343320, L_0000027fd03426a0, C4<0>, C4<0>;
L_0000027fd033d8a0 .functor XOR 1, L_0000027fd0342e20, L_0000027fd0342560, C4<0>, C4<0>;
L_0000027fd033e9b0 .functor XOR 1, L_0000027fd03438c0, L_0000027fd0341480, C4<0>, C4<0>;
L_0000027fd033dd00 .functor XOR 1, L_0000027fd03422e0, L_0000027fd0341b60, C4<0>, C4<0>;
L_0000027fd033ea20 .functor XOR 1, L_0000027fd03433c0, L_0000027fd03418e0, C4<0>, C4<0>;
L_0000027fd033d280 .functor XOR 1, L_0000027fd0343820, L_0000027fd0343000, C4<0>, C4<0>;
L_0000027fd033d910 .functor XOR 1, L_0000027fd0342ba0, L_0000027fd0342740, C4<0>, C4<0>;
L_0000027fd033d1a0 .functor XOR 1, L_0000027fd0341de0, L_0000027fd0342ec0, C4<0>, C4<0>;
L_0000027fd033e390 .functor XOR 1, L_0000027fd03430a0, L_0000027fd0342920, C4<0>, C4<0>;
L_0000027fd033e4e0 .functor XOR 1, L_0000027fd0341c00, L_0000027fd03412a0, C4<0>, C4<0>;
L_0000027fd033dde0 .functor XOR 1, L_0000027fd0342600, L_0000027fd0342380, C4<0>, C4<0>;
L_0000027fd033d130 .functor XOR 1, L_0000027fd0343460, L_0000027fd03429c0, C4<0>, C4<0>;
L_0000027fd033d980 .functor XOR 1, L_0000027fd0341980, L_0000027fd03427e0, C4<0>, C4<0>;
L_0000027fd033e550 .functor XOR 1, L_0000027fd0342880, L_0000027fd0341d40, C4<0>, C4<0>;
L_0000027fd033e5c0 .functor XOR 1, L_0000027fd0341840, L_0000027fd0342420, C4<0>, C4<0>;
L_0000027fd033ebe0 .functor XOR 1, L_0000027fd0342c40, L_0000027fd0341a20, C4<0>, C4<0>;
L_0000027fd033ecc0 .functor XOR 1, L_0000027fd0342a60, L_0000027fd0342b00, C4<0>, C4<0>;
L_0000027fd033e630 .functor XOR 1, L_0000027fd03431e0, L_0000027fd03435a0, C4<0>, C4<0>;
L_0000027fd033dc20 .functor XOR 1, L_0000027fd0343500, L_0000027fd03421a0, C4<0>, C4<0>;
L_0000027fd033db40 .functor XOR 1, L_0000027fd0341ac0, L_0000027fd0341ca0, C4<0>, C4<0>;
L_0000027fd033d360 .functor XOR 1, L_0000027fd0341e80, L_0000027fd0343640, C4<0>, C4<0>;
L_0000027fd033d3d0 .functor XOR 1, L_0000027fd0341f20, L_0000027fd0342ce0, C4<0>, C4<0>;
L_0000027fd033d9f0 .functor XOR 1, L_0000027fd0343140, L_0000027fd03436e0, C4<0>, C4<0>;
L_0000027fd033da60 .functor XOR 1, L_0000027fd0341fc0, L_0000027fd0343780, C4<0>, C4<0>;
L_0000027fd033dad0/0/0 .functor OR 1, L_0000027fd0341160, L_0000027fd0341200, L_0000027fd0341340, L_0000027fd03413e0;
L_0000027fd033dad0/0/4 .functor OR 1, L_0000027fd0341520, L_0000027fd03415c0, L_0000027fd0341660, L_0000027fd0341700;
L_0000027fd033dad0/0/8 .functor OR 1, L_0000027fd0342060, L_0000027fd03417a0, L_0000027fd0342100, L_0000027fd03449a0;
L_0000027fd033dad0/0/12 .functor OR 1, L_0000027fd0343be0, L_0000027fd0344d60, L_0000027fd0344ae0, L_0000027fd0343960;
L_0000027fd033dad0/0/16 .functor OR 1, L_0000027fd0344040, L_0000027fd0343c80, L_0000027fd0345b20, L_0000027fd0345a80;
L_0000027fd033dad0/0/20 .functor OR 1, L_0000027fd0345800, L_0000027fd03445e0, L_0000027fd03460c0, L_0000027fd0343e60;
L_0000027fd033dad0/0/24 .functor OR 1, L_0000027fd0343aa0, L_0000027fd03442c0, L_0000027fd0344860, L_0000027fd0345080;
L_0000027fd033dad0/0/28 .functor OR 1, L_0000027fd0344540, L_0000027fd03456c0, L_0000027fd0344900, L_0000027fd03440e0;
L_0000027fd033dad0/1/0 .functor OR 1, L_0000027fd033dad0/0/0, L_0000027fd033dad0/0/4, L_0000027fd033dad0/0/8, L_0000027fd033dad0/0/12;
L_0000027fd033dad0/1/4 .functor OR 1, L_0000027fd033dad0/0/16, L_0000027fd033dad0/0/20, L_0000027fd033dad0/0/24, L_0000027fd033dad0/0/28;
L_0000027fd033dad0 .functor NOR 1, L_0000027fd033dad0/1/0, L_0000027fd033dad0/1/4, C4<0>, C4<0>;
v0000027fd0290bc0_0 .net *"_ivl_0", 0 0, L_0000027fd033dec0;  1 drivers
v0000027fd02922e0_0 .net *"_ivl_101", 0 0, L_0000027fd0342920;  1 drivers
v0000027fd0291de0_0 .net *"_ivl_102", 0 0, L_0000027fd033e4e0;  1 drivers
v0000027fd0291f20_0 .net *"_ivl_105", 0 0, L_0000027fd0341c00;  1 drivers
v0000027fd0290da0_0 .net *"_ivl_107", 0 0, L_0000027fd03412a0;  1 drivers
v0000027fd0291700_0 .net *"_ivl_108", 0 0, L_0000027fd033dde0;  1 drivers
v0000027fd0292920_0 .net *"_ivl_11", 0 0, L_0000027fd02ccf70;  1 drivers
v0000027fd0293140_0 .net *"_ivl_111", 0 0, L_0000027fd0342600;  1 drivers
v0000027fd02915c0_0 .net *"_ivl_113", 0 0, L_0000027fd0342380;  1 drivers
v0000027fd02927e0_0 .net *"_ivl_114", 0 0, L_0000027fd033d130;  1 drivers
v0000027fd0291840_0 .net *"_ivl_117", 0 0, L_0000027fd0343460;  1 drivers
v0000027fd0292880_0 .net *"_ivl_119", 0 0, L_0000027fd03429c0;  1 drivers
v0000027fd02930a0_0 .net *"_ivl_12", 0 0, L_0000027fd033dd70;  1 drivers
v0000027fd0292ce0_0 .net *"_ivl_120", 0 0, L_0000027fd033d980;  1 drivers
v0000027fd0292a60_0 .net *"_ivl_123", 0 0, L_0000027fd0341980;  1 drivers
v0000027fd0292ec0_0 .net *"_ivl_125", 0 0, L_0000027fd03427e0;  1 drivers
v0000027fd0292060_0 .net *"_ivl_126", 0 0, L_0000027fd033e550;  1 drivers
v0000027fd0292c40_0 .net *"_ivl_129", 0 0, L_0000027fd0342880;  1 drivers
v0000027fd0290c60_0 .net *"_ivl_131", 0 0, L_0000027fd0341d40;  1 drivers
v0000027fd02921a0_0 .net *"_ivl_132", 0 0, L_0000027fd033e5c0;  1 drivers
v0000027fd02918e0_0 .net *"_ivl_135", 0 0, L_0000027fd0341840;  1 drivers
v0000027fd0292100_0 .net *"_ivl_137", 0 0, L_0000027fd0342420;  1 drivers
v0000027fd0292380_0 .net *"_ivl_138", 0 0, L_0000027fd033ebe0;  1 drivers
v0000027fd0292d80_0 .net *"_ivl_141", 0 0, L_0000027fd0342c40;  1 drivers
v0000027fd0292420_0 .net *"_ivl_143", 0 0, L_0000027fd0341a20;  1 drivers
v0000027fd0292e20_0 .net *"_ivl_144", 0 0, L_0000027fd033ecc0;  1 drivers
v0000027fd02924c0_0 .net *"_ivl_147", 0 0, L_0000027fd0342a60;  1 drivers
v0000027fd0292b00_0 .net *"_ivl_149", 0 0, L_0000027fd0342b00;  1 drivers
v0000027fd0292600_0 .net *"_ivl_15", 0 0, L_0000027fd02cc6b0;  1 drivers
v0000027fd0292f60_0 .net *"_ivl_150", 0 0, L_0000027fd033e630;  1 drivers
v0000027fd0292ba0_0 .net *"_ivl_153", 0 0, L_0000027fd03431e0;  1 drivers
v0000027fd0290ee0_0 .net *"_ivl_155", 0 0, L_0000027fd03435a0;  1 drivers
v0000027fd02912a0_0 .net *"_ivl_156", 0 0, L_0000027fd033dc20;  1 drivers
v0000027fd0291520_0 .net *"_ivl_159", 0 0, L_0000027fd0343500;  1 drivers
v0000027fd02931e0_0 .net *"_ivl_161", 0 0, L_0000027fd03421a0;  1 drivers
v0000027fd0291660_0 .net *"_ivl_162", 0 0, L_0000027fd033db40;  1 drivers
v0000027fd0293280_0 .net *"_ivl_165", 0 0, L_0000027fd0341ac0;  1 drivers
v0000027fd0293320_0 .net *"_ivl_167", 0 0, L_0000027fd0341ca0;  1 drivers
v0000027fd0290f80_0 .net *"_ivl_168", 0 0, L_0000027fd033d360;  1 drivers
v0000027fd0291020_0 .net *"_ivl_17", 0 0, L_0000027fd02cc930;  1 drivers
v0000027fd02910c0_0 .net *"_ivl_171", 0 0, L_0000027fd0341e80;  1 drivers
v0000027fd0291980_0 .net *"_ivl_173", 0 0, L_0000027fd0343640;  1 drivers
v0000027fd0291160_0 .net *"_ivl_174", 0 0, L_0000027fd033d3d0;  1 drivers
v0000027fd0291480_0 .net *"_ivl_177", 0 0, L_0000027fd0341f20;  1 drivers
v0000027fd0291340_0 .net *"_ivl_179", 0 0, L_0000027fd0342ce0;  1 drivers
v0000027fd0291200_0 .net *"_ivl_18", 0 0, L_0000027fd033e860;  1 drivers
v0000027fd02913e0_0 .net *"_ivl_180", 0 0, L_0000027fd033d9f0;  1 drivers
v0000027fd0291a20_0 .net *"_ivl_183", 0 0, L_0000027fd0343140;  1 drivers
v0000027fd0291ac0_0 .net *"_ivl_185", 0 0, L_0000027fd03436e0;  1 drivers
v0000027fd0294540_0 .net *"_ivl_186", 0 0, L_0000027fd033da60;  1 drivers
v0000027fd02949a0_0 .net *"_ivl_190", 0 0, L_0000027fd0341fc0;  1 drivers
v0000027fd0294900_0 .net *"_ivl_192", 0 0, L_0000027fd0343780;  1 drivers
v0000027fd0293aa0_0 .net *"_ivl_194", 0 0, L_0000027fd0341160;  1 drivers
v0000027fd02933c0_0 .net *"_ivl_196", 0 0, L_0000027fd0341200;  1 drivers
v0000027fd0294a40_0 .net *"_ivl_198", 0 0, L_0000027fd0341340;  1 drivers
v0000027fd0293500_0 .net *"_ivl_200", 0 0, L_0000027fd03413e0;  1 drivers
v0000027fd0293460_0 .net *"_ivl_202", 0 0, L_0000027fd0341520;  1 drivers
v0000027fd02935a0_0 .net *"_ivl_204", 0 0, L_0000027fd03415c0;  1 drivers
v0000027fd0294860_0 .net *"_ivl_206", 0 0, L_0000027fd0341660;  1 drivers
v0000027fd0294040_0 .net *"_ivl_208", 0 0, L_0000027fd0341700;  1 drivers
v0000027fd0293640_0 .net *"_ivl_21", 0 0, L_0000027fd02cc9d0;  1 drivers
v0000027fd0294360_0 .net *"_ivl_210", 0 0, L_0000027fd0342060;  1 drivers
v0000027fd02940e0_0 .net *"_ivl_212", 0 0, L_0000027fd03417a0;  1 drivers
v0000027fd02936e0_0 .net *"_ivl_214", 0 0, L_0000027fd0342100;  1 drivers
v0000027fd0293780_0 .net *"_ivl_216", 0 0, L_0000027fd03449a0;  1 drivers
v0000027fd0293fa0_0 .net *"_ivl_218", 0 0, L_0000027fd0343be0;  1 drivers
v0000027fd0294400_0 .net *"_ivl_220", 0 0, L_0000027fd0344d60;  1 drivers
v0000027fd0294180_0 .net *"_ivl_222", 0 0, L_0000027fd0344ae0;  1 drivers
v0000027fd02938c0_0 .net *"_ivl_224", 0 0, L_0000027fd0343960;  1 drivers
v0000027fd0293b40_0 .net *"_ivl_226", 0 0, L_0000027fd0344040;  1 drivers
v0000027fd0293820_0 .net *"_ivl_228", 0 0, L_0000027fd0343c80;  1 drivers
v0000027fd0293960_0 .net *"_ivl_23", 0 0, L_0000027fd02cca70;  1 drivers
v0000027fd02944a0_0 .net *"_ivl_230", 0 0, L_0000027fd0345b20;  1 drivers
v0000027fd0293a00_0 .net *"_ivl_232", 0 0, L_0000027fd0345a80;  1 drivers
v0000027fd02947c0_0 .net *"_ivl_234", 0 0, L_0000027fd0345800;  1 drivers
v0000027fd0294220_0 .net *"_ivl_236", 0 0, L_0000027fd03445e0;  1 drivers
v0000027fd02942c0_0 .net *"_ivl_238", 0 0, L_0000027fd03460c0;  1 drivers
v0000027fd0293be0_0 .net *"_ivl_24", 0 0, L_0000027fd033e7f0;  1 drivers
v0000027fd0293c80_0 .net *"_ivl_240", 0 0, L_0000027fd0343e60;  1 drivers
v0000027fd0293d20_0 .net *"_ivl_242", 0 0, L_0000027fd0343aa0;  1 drivers
v0000027fd02945e0_0 .net *"_ivl_244", 0 0, L_0000027fd03442c0;  1 drivers
v0000027fd0294680_0 .net *"_ivl_246", 0 0, L_0000027fd0344860;  1 drivers
v0000027fd0293dc0_0 .net *"_ivl_248", 0 0, L_0000027fd0345080;  1 drivers
v0000027fd0293e60_0 .net *"_ivl_250", 0 0, L_0000027fd0344540;  1 drivers
v0000027fd0293f00_0 .net *"_ivl_252", 0 0, L_0000027fd03456c0;  1 drivers
v0000027fd0294720_0 .net *"_ivl_254", 0 0, L_0000027fd0344900;  1 drivers
v0000027fd01b5e10_0 .net *"_ivl_256", 0 0, L_0000027fd03440e0;  1 drivers
v0000027fd02957b0_0 .net *"_ivl_27", 0 0, L_0000027fd02ccb10;  1 drivers
v0000027fd0296b10_0 .net *"_ivl_29", 0 0, L_0000027fd02ccbb0;  1 drivers
v0000027fd0296f70_0 .net *"_ivl_3", 0 0, L_0000027fd02cced0;  1 drivers
v0000027fd0296e30_0 .net *"_ivl_30", 0 0, L_0000027fd033dc90;  1 drivers
v0000027fd0297150_0 .net *"_ivl_33", 0 0, L_0000027fd02ccc50;  1 drivers
v0000027fd0294d10_0 .net *"_ivl_35", 0 0, L_0000027fd02cd010;  1 drivers
v0000027fd0296ed0_0 .net *"_ivl_36", 0 0, L_0000027fd033d520;  1 drivers
v0000027fd0294e50_0 .net *"_ivl_39", 0 0, L_0000027fd03424c0;  1 drivers
v0000027fd0296610_0 .net *"_ivl_41", 0 0, L_0000027fd0343280;  1 drivers
v0000027fd0294bd0_0 .net *"_ivl_42", 0 0, L_0000027fd033ec50;  1 drivers
v0000027fd0296bb0_0 .net *"_ivl_45", 0 0, L_0000027fd0342d80;  1 drivers
v0000027fd0296d90_0 .net *"_ivl_47", 0 0, L_0000027fd0342240;  1 drivers
v0000027fd02969d0_0 .net *"_ivl_48", 0 0, L_0000027fd033e240;  1 drivers
v0000027fd0295c10_0 .net *"_ivl_5", 0 0, L_0000027fd02cc4d0;  1 drivers
v0000027fd0297330_0 .net *"_ivl_51", 0 0, L_0000027fd0343320;  1 drivers
v0000027fd0295fd0_0 .net *"_ivl_53", 0 0, L_0000027fd03426a0;  1 drivers
v0000027fd0295530_0 .net *"_ivl_54", 0 0, L_0000027fd033d8a0;  1 drivers
v0000027fd0296c50_0 .net *"_ivl_57", 0 0, L_0000027fd0342e20;  1 drivers
v0000027fd0295850_0 .net *"_ivl_59", 0 0, L_0000027fd0342560;  1 drivers
v0000027fd02961b0_0 .net *"_ivl_6", 0 0, L_0000027fd033e940;  1 drivers
v0000027fd0295e90_0 .net *"_ivl_60", 0 0, L_0000027fd033e9b0;  1 drivers
v0000027fd02958f0_0 .net *"_ivl_63", 0 0, L_0000027fd03438c0;  1 drivers
v0000027fd0296570_0 .net *"_ivl_65", 0 0, L_0000027fd0341480;  1 drivers
v0000027fd0295a30_0 .net *"_ivl_66", 0 0, L_0000027fd033dd00;  1 drivers
v0000027fd0296cf0_0 .net *"_ivl_69", 0 0, L_0000027fd03422e0;  1 drivers
v0000027fd02966b0_0 .net *"_ivl_71", 0 0, L_0000027fd0341b60;  1 drivers
v0000027fd0295cb0_0 .net *"_ivl_72", 0 0, L_0000027fd033ea20;  1 drivers
v0000027fd02962f0_0 .net *"_ivl_75", 0 0, L_0000027fd03433c0;  1 drivers
v0000027fd0295b70_0 .net *"_ivl_77", 0 0, L_0000027fd03418e0;  1 drivers
v0000027fd02971f0_0 .net *"_ivl_78", 0 0, L_0000027fd033d280;  1 drivers
v0000027fd0295990_0 .net *"_ivl_81", 0 0, L_0000027fd0343820;  1 drivers
v0000027fd0295d50_0 .net *"_ivl_83", 0 0, L_0000027fd0343000;  1 drivers
v0000027fd0295ad0_0 .net *"_ivl_84", 0 0, L_0000027fd033d910;  1 drivers
v0000027fd0295170_0 .net *"_ivl_87", 0 0, L_0000027fd0342ba0;  1 drivers
v0000027fd0296430_0 .net *"_ivl_89", 0 0, L_0000027fd0342740;  1 drivers
v0000027fd0296110_0 .net *"_ivl_9", 0 0, L_0000027fd02cc570;  1 drivers
v0000027fd0296a70_0 .net *"_ivl_90", 0 0, L_0000027fd033d1a0;  1 drivers
v0000027fd0297290_0 .net *"_ivl_93", 0 0, L_0000027fd0341de0;  1 drivers
v0000027fd0294c70_0 .net *"_ivl_95", 0 0, L_0000027fd0342ec0;  1 drivers
v0000027fd0295df0_0 .net *"_ivl_96", 0 0, L_0000027fd033e390;  1 drivers
v0000027fd0294db0_0 .net *"_ivl_99", 0 0, L_0000027fd03430a0;  1 drivers
v0000027fd0294ef0_0 .net "a", 31 0, v0000027fd02a31a0_0;  alias, 1 drivers
v0000027fd0294f90_0 .net "b", 31 0, v0000027fd02a32e0_0;  alias, 1 drivers
v0000027fd0295030_0 .net "out", 0 0, L_0000027fd033dad0;  alias, 1 drivers
v0000027fd0296070_0 .net "temp", 31 0, L_0000027fd0342f60;  1 drivers
L_0000027fd02cced0 .part v0000027fd02a31a0_0, 0, 1;
L_0000027fd02cc4d0 .part v0000027fd02a32e0_0, 0, 1;
L_0000027fd02cc570 .part v0000027fd02a31a0_0, 1, 1;
L_0000027fd02ccf70 .part v0000027fd02a32e0_0, 1, 1;
L_0000027fd02cc6b0 .part v0000027fd02a31a0_0, 2, 1;
L_0000027fd02cc930 .part v0000027fd02a32e0_0, 2, 1;
L_0000027fd02cc9d0 .part v0000027fd02a31a0_0, 3, 1;
L_0000027fd02cca70 .part v0000027fd02a32e0_0, 3, 1;
L_0000027fd02ccb10 .part v0000027fd02a31a0_0, 4, 1;
L_0000027fd02ccbb0 .part v0000027fd02a32e0_0, 4, 1;
L_0000027fd02ccc50 .part v0000027fd02a31a0_0, 5, 1;
L_0000027fd02cd010 .part v0000027fd02a32e0_0, 5, 1;
L_0000027fd03424c0 .part v0000027fd02a31a0_0, 6, 1;
L_0000027fd0343280 .part v0000027fd02a32e0_0, 6, 1;
L_0000027fd0342d80 .part v0000027fd02a31a0_0, 7, 1;
L_0000027fd0342240 .part v0000027fd02a32e0_0, 7, 1;
L_0000027fd0343320 .part v0000027fd02a31a0_0, 8, 1;
L_0000027fd03426a0 .part v0000027fd02a32e0_0, 8, 1;
L_0000027fd0342e20 .part v0000027fd02a31a0_0, 9, 1;
L_0000027fd0342560 .part v0000027fd02a32e0_0, 9, 1;
L_0000027fd03438c0 .part v0000027fd02a31a0_0, 10, 1;
L_0000027fd0341480 .part v0000027fd02a32e0_0, 10, 1;
L_0000027fd03422e0 .part v0000027fd02a31a0_0, 11, 1;
L_0000027fd0341b60 .part v0000027fd02a32e0_0, 11, 1;
L_0000027fd03433c0 .part v0000027fd02a31a0_0, 12, 1;
L_0000027fd03418e0 .part v0000027fd02a32e0_0, 12, 1;
L_0000027fd0343820 .part v0000027fd02a31a0_0, 13, 1;
L_0000027fd0343000 .part v0000027fd02a32e0_0, 13, 1;
L_0000027fd0342ba0 .part v0000027fd02a31a0_0, 14, 1;
L_0000027fd0342740 .part v0000027fd02a32e0_0, 14, 1;
L_0000027fd0341de0 .part v0000027fd02a31a0_0, 15, 1;
L_0000027fd0342ec0 .part v0000027fd02a32e0_0, 15, 1;
L_0000027fd03430a0 .part v0000027fd02a31a0_0, 16, 1;
L_0000027fd0342920 .part v0000027fd02a32e0_0, 16, 1;
L_0000027fd0341c00 .part v0000027fd02a31a0_0, 17, 1;
L_0000027fd03412a0 .part v0000027fd02a32e0_0, 17, 1;
L_0000027fd0342600 .part v0000027fd02a31a0_0, 18, 1;
L_0000027fd0342380 .part v0000027fd02a32e0_0, 18, 1;
L_0000027fd0343460 .part v0000027fd02a31a0_0, 19, 1;
L_0000027fd03429c0 .part v0000027fd02a32e0_0, 19, 1;
L_0000027fd0341980 .part v0000027fd02a31a0_0, 20, 1;
L_0000027fd03427e0 .part v0000027fd02a32e0_0, 20, 1;
L_0000027fd0342880 .part v0000027fd02a31a0_0, 21, 1;
L_0000027fd0341d40 .part v0000027fd02a32e0_0, 21, 1;
L_0000027fd0341840 .part v0000027fd02a31a0_0, 22, 1;
L_0000027fd0342420 .part v0000027fd02a32e0_0, 22, 1;
L_0000027fd0342c40 .part v0000027fd02a31a0_0, 23, 1;
L_0000027fd0341a20 .part v0000027fd02a32e0_0, 23, 1;
L_0000027fd0342a60 .part v0000027fd02a31a0_0, 24, 1;
L_0000027fd0342b00 .part v0000027fd02a32e0_0, 24, 1;
L_0000027fd03431e0 .part v0000027fd02a31a0_0, 25, 1;
L_0000027fd03435a0 .part v0000027fd02a32e0_0, 25, 1;
L_0000027fd0343500 .part v0000027fd02a31a0_0, 26, 1;
L_0000027fd03421a0 .part v0000027fd02a32e0_0, 26, 1;
L_0000027fd0341ac0 .part v0000027fd02a31a0_0, 27, 1;
L_0000027fd0341ca0 .part v0000027fd02a32e0_0, 27, 1;
L_0000027fd0341e80 .part v0000027fd02a31a0_0, 28, 1;
L_0000027fd0343640 .part v0000027fd02a32e0_0, 28, 1;
L_0000027fd0341f20 .part v0000027fd02a31a0_0, 29, 1;
L_0000027fd0342ce0 .part v0000027fd02a32e0_0, 29, 1;
L_0000027fd0343140 .part v0000027fd02a31a0_0, 30, 1;
L_0000027fd03436e0 .part v0000027fd02a32e0_0, 30, 1;
LS_0000027fd0342f60_0_0 .concat8 [ 1 1 1 1], L_0000027fd033dec0, L_0000027fd033e940, L_0000027fd033dd70, L_0000027fd033e860;
LS_0000027fd0342f60_0_4 .concat8 [ 1 1 1 1], L_0000027fd033e7f0, L_0000027fd033dc90, L_0000027fd033d520, L_0000027fd033ec50;
LS_0000027fd0342f60_0_8 .concat8 [ 1 1 1 1], L_0000027fd033e240, L_0000027fd033d8a0, L_0000027fd033e9b0, L_0000027fd033dd00;
LS_0000027fd0342f60_0_12 .concat8 [ 1 1 1 1], L_0000027fd033ea20, L_0000027fd033d280, L_0000027fd033d910, L_0000027fd033d1a0;
LS_0000027fd0342f60_0_16 .concat8 [ 1 1 1 1], L_0000027fd033e390, L_0000027fd033e4e0, L_0000027fd033dde0, L_0000027fd033d130;
LS_0000027fd0342f60_0_20 .concat8 [ 1 1 1 1], L_0000027fd033d980, L_0000027fd033e550, L_0000027fd033e5c0, L_0000027fd033ebe0;
LS_0000027fd0342f60_0_24 .concat8 [ 1 1 1 1], L_0000027fd033ecc0, L_0000027fd033e630, L_0000027fd033dc20, L_0000027fd033db40;
LS_0000027fd0342f60_0_28 .concat8 [ 1 1 1 1], L_0000027fd033d360, L_0000027fd033d3d0, L_0000027fd033d9f0, L_0000027fd033da60;
LS_0000027fd0342f60_1_0 .concat8 [ 4 4 4 4], LS_0000027fd0342f60_0_0, LS_0000027fd0342f60_0_4, LS_0000027fd0342f60_0_8, LS_0000027fd0342f60_0_12;
LS_0000027fd0342f60_1_4 .concat8 [ 4 4 4 4], LS_0000027fd0342f60_0_16, LS_0000027fd0342f60_0_20, LS_0000027fd0342f60_0_24, LS_0000027fd0342f60_0_28;
L_0000027fd0342f60 .concat8 [ 16 16 0 0], LS_0000027fd0342f60_1_0, LS_0000027fd0342f60_1_4;
L_0000027fd0341fc0 .part v0000027fd02a31a0_0, 31, 1;
L_0000027fd0343780 .part v0000027fd02a32e0_0, 31, 1;
L_0000027fd0341160 .part L_0000027fd0342f60, 0, 1;
L_0000027fd0341200 .part L_0000027fd0342f60, 1, 1;
L_0000027fd0341340 .part L_0000027fd0342f60, 2, 1;
L_0000027fd03413e0 .part L_0000027fd0342f60, 3, 1;
L_0000027fd0341520 .part L_0000027fd0342f60, 4, 1;
L_0000027fd03415c0 .part L_0000027fd0342f60, 5, 1;
L_0000027fd0341660 .part L_0000027fd0342f60, 6, 1;
L_0000027fd0341700 .part L_0000027fd0342f60, 7, 1;
L_0000027fd0342060 .part L_0000027fd0342f60, 8, 1;
L_0000027fd03417a0 .part L_0000027fd0342f60, 9, 1;
L_0000027fd0342100 .part L_0000027fd0342f60, 10, 1;
L_0000027fd03449a0 .part L_0000027fd0342f60, 11, 1;
L_0000027fd0343be0 .part L_0000027fd0342f60, 12, 1;
L_0000027fd0344d60 .part L_0000027fd0342f60, 13, 1;
L_0000027fd0344ae0 .part L_0000027fd0342f60, 14, 1;
L_0000027fd0343960 .part L_0000027fd0342f60, 15, 1;
L_0000027fd0344040 .part L_0000027fd0342f60, 16, 1;
L_0000027fd0343c80 .part L_0000027fd0342f60, 17, 1;
L_0000027fd0345b20 .part L_0000027fd0342f60, 18, 1;
L_0000027fd0345a80 .part L_0000027fd0342f60, 19, 1;
L_0000027fd0345800 .part L_0000027fd0342f60, 20, 1;
L_0000027fd03445e0 .part L_0000027fd0342f60, 21, 1;
L_0000027fd03460c0 .part L_0000027fd0342f60, 22, 1;
L_0000027fd0343e60 .part L_0000027fd0342f60, 23, 1;
L_0000027fd0343aa0 .part L_0000027fd0342f60, 24, 1;
L_0000027fd03442c0 .part L_0000027fd0342f60, 25, 1;
L_0000027fd0344860 .part L_0000027fd0342f60, 26, 1;
L_0000027fd0345080 .part L_0000027fd0342f60, 27, 1;
L_0000027fd0344540 .part L_0000027fd0342f60, 28, 1;
L_0000027fd03456c0 .part L_0000027fd0342f60, 29, 1;
L_0000027fd0344900 .part L_0000027fd0342f60, 30, 1;
L_0000027fd03440e0 .part L_0000027fd0342f60, 31, 1;
S_0000027fd009c910 .scope module, "alu" "ALU" 8 18, 12 1 0, S_0000027fd0002b50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 32 "res";
    .port_info 3 /OUTPUT 1 "ZF";
    .port_info 4 /OUTPUT 1 "CF";
    .port_info 5 /INPUT 4 "ALUOP";
P_0000027fd021a490 .param/l "bit_width" 0 12 3, +C4<00000000000000000000000000100000>;
L_0000027fd033d4b0 .functor NOT 1, L_0000027fd02ce870, C4<0>, C4<0>, C4<0>;
v0000027fd0296750_0 .net "A", 31 0, v0000027fd02a31a0_0;  alias, 1 drivers
v0000027fd02967f0_0 .net "ALUOP", 3 0, v0000027fd0296930_0;  alias, 1 drivers
v0000027fd0295670_0 .net "B", 31 0, v0000027fd02a32e0_0;  alias, 1 drivers
v0000027fd0295350_0 .var "CF", 0 0;
v0000027fd02953f0_0 .net "ZF", 0 0, L_0000027fd033d4b0;  alias, 1 drivers
v0000027fd0296890_0 .net *"_ivl_1", 0 0, L_0000027fd02ce870;  1 drivers
v0000027fd0295490_0 .var "res", 31 0;
E_0000027fd0219cd0 .event anyedge, v0000027fd02967f0_0, v0000027fd0294ef0_0, v0000027fd0294f90_0, v0000027fd0295350_0;
L_0000027fd02ce870 .reduce/or v0000027fd0295490_0;
S_0000027fd009caa0 .scope module, "alu_oper" "ALU_OPER" 8 16, 13 15 0, S_0000027fd0002b50;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "opcode";
    .port_info 1 /OUTPUT 4 "ALU_OP";
P_0000027fd0299390 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027fd02993c8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027fd0299400 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027fd0299438 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027fd0299470 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027fd02994a8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027fd02994e0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027fd0299518 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027fd0299550 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027fd0299588 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027fd02995c0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027fd02995f8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027fd0299630 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027fd0299668 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027fd02996a0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027fd02996d8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027fd0299710 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027fd0299748 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027fd0299780 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027fd02997b8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027fd02997f0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027fd0299828 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027fd0299860 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027fd0299898 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027fd02998d0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027fd0296930_0 .var "ALU_OP", 3 0;
v0000027fd02955d0_0 .net "opcode", 11 0, v0000027fd02a3f60_0;  alias, 1 drivers
E_0000027fd021a310 .event anyedge, v0000027fd019f610_0;
S_0000027fd00a31c0 .scope module, "forwarding_stage" "FORWARDING_stage" 3 132, 14 1 0, S_0000027fd0069fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "rs1";
    .port_info 1 /INPUT 32 "id_haz";
    .port_info 2 /INPUT 32 "ex_haz";
    .port_info 3 /INPUT 32 "mem_haz";
    .port_info 4 /INPUT 32 "pc";
    .port_info 5 /INPUT 2 "alu_selA";
    .port_info 6 /OUTPUT 32 "oper1";
    .port_info 7 /INPUT 32 "EX1_forward_to_B";
    .port_info 8 /INPUT 2 "alu_selB";
    .port_info 9 /OUTPUT 32 "oper2";
    .port_info 10 /INPUT 32 "rs2_in";
    .port_info 11 /INPUT 2 "store_rs2_forward";
    .port_info 12 /OUTPUT 32 "rs2_out";
    .port_info 13 /INPUT 1 "is_jr";
    .port_info 14 /INPUT 32 "EX_PFC";
    .port_info 15 /OUTPUT 32 "EX_PFC_to_IF";
v0000027fd02a2020_0 .net "EX1_forward_to_B", 31 0, v0000027fd02a2480_0;  alias, 1 drivers
v0000027fd02a2160_0 .net "EX_PFC", 31 0, v0000027fd02a1120_0;  alias, 1 drivers
v0000027fd02a3060_0 .net "EX_PFC_to_IF", 31 0, L_0000027fd02ce7d0;  alias, 1 drivers
v0000027fd02a20c0_0 .net "alu_selA", 1 0, L_0000027fd02cf3b0;  alias, 1 drivers
v0000027fd02a1080_0 .net "alu_selB", 1 0, L_0000027fd02d3050;  alias, 1 drivers
v0000027fd02a28e0_0 .net "ex_haz", 31 0, v0000027fd0290e40_0;  alias, 1 drivers
v0000027fd02a0f40_0 .net "id_haz", 31 0, L_0000027fd02cccf0;  alias, 1 drivers
v0000027fd02a1580_0 .net "is_jr", 0 0, v0000027fd02a2de0_0;  alias, 1 drivers
v0000027fd02a2b60_0 .net "mem_haz", 31 0, L_0000027fd035b040;  alias, 1 drivers
v0000027fd02a1f80_0 .net "oper1", 31 0, L_0000027fd02d5fb0;  alias, 1 drivers
v0000027fd02a19e0_0 .net "oper2", 31 0, L_0000027fd033e470;  alias, 1 drivers
v0000027fd02a09a0_0 .net "pc", 31 0, v0000027fd02a1b20_0;  alias, 1 drivers
v0000027fd02a2c00_0 .net "rs1", 31 0, v0000027fd02a23e0_0;  alias, 1 drivers
v0000027fd02a1760_0 .net "rs2_in", 31 0, v0000027fd02a0cc0_0;  alias, 1 drivers
v0000027fd02a2200_0 .net "rs2_out", 31 0, L_0000027fd033e1d0;  alias, 1 drivers
v0000027fd02a1a80_0 .net "store_rs2_forward", 1 0, L_0000027fd02d1a70;  alias, 1 drivers
L_0000027fd02ce7d0 .functor MUXZ 32, v0000027fd02a1120_0, L_0000027fd02d5fb0, v0000027fd02a2de0_0, C4<>;
S_0000027fd00a3350 .scope module, "alu_oper1" "MUX_4x1" 14 21, 15 11 0, S_0000027fd00a31c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000027fd0219e10 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000027fd02d5370 .functor NOT 1, L_0000027fd02cd3d0, C4<0>, C4<0>, C4<0>;
L_0000027fd02d53e0 .functor NOT 1, L_0000027fd02cd150, C4<0>, C4<0>, C4<0>;
L_0000027fd02d4260 .functor NOT 1, L_0000027fd02ce190, C4<0>, C4<0>, C4<0>;
L_0000027fd02d4ce0 .functor NOT 1, L_0000027fd02cc7f0, C4<0>, C4<0>, C4<0>;
L_0000027fd02d42d0 .functor AND 32, L_0000027fd02d5300, v0000027fd02a23e0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd02d43b0 .functor AND 32, L_0000027fd02d5ca0, L_0000027fd035b040, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd02d4420 .functor OR 32, L_0000027fd02d42d0, L_0000027fd02d43b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027fd02d5ed0 .functor AND 32, L_0000027fd02d4730, v0000027fd0290e40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd02d5d80 .functor OR 32, L_0000027fd02d4420, L_0000027fd02d5ed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027fd02d5df0 .functor AND 32, L_0000027fd02d4340, L_0000027fd02cccf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd02d5fb0 .functor OR 32, L_0000027fd02d5d80, L_0000027fd02d5df0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027fd0298550_0 .net *"_ivl_1", 0 0, L_0000027fd02cd3d0;  1 drivers
v0000027fd0297650_0 .net *"_ivl_13", 0 0, L_0000027fd02ce190;  1 drivers
v0000027fd0297830_0 .net *"_ivl_14", 0 0, L_0000027fd02d4260;  1 drivers
v0000027fd0297ab0_0 .net *"_ivl_19", 0 0, L_0000027fd02cd510;  1 drivers
v0000027fd02976f0_0 .net *"_ivl_2", 0 0, L_0000027fd02d5370;  1 drivers
v0000027fd029caa0_0 .net *"_ivl_23", 0 0, L_0000027fd02cd470;  1 drivers
v0000027fd029b560_0 .net *"_ivl_27", 0 0, L_0000027fd02cc7f0;  1 drivers
v0000027fd029c5a0_0 .net *"_ivl_28", 0 0, L_0000027fd02d4ce0;  1 drivers
v0000027fd029bc40_0 .net *"_ivl_33", 0 0, L_0000027fd02cc250;  1 drivers
v0000027fd029cd20_0 .net *"_ivl_37", 0 0, L_0000027fd02cd0b0;  1 drivers
v0000027fd029cc80_0 .net *"_ivl_40", 31 0, L_0000027fd02d42d0;  1 drivers
v0000027fd029cdc0_0 .net *"_ivl_42", 31 0, L_0000027fd02d43b0;  1 drivers
v0000027fd029bb00_0 .net *"_ivl_44", 31 0, L_0000027fd02d4420;  1 drivers
v0000027fd029c820_0 .net *"_ivl_46", 31 0, L_0000027fd02d5ed0;  1 drivers
v0000027fd029cb40_0 .net *"_ivl_48", 31 0, L_0000027fd02d5d80;  1 drivers
v0000027fd029ab60_0 .net *"_ivl_50", 31 0, L_0000027fd02d5df0;  1 drivers
v0000027fd029ba60_0 .net *"_ivl_7", 0 0, L_0000027fd02cd150;  1 drivers
v0000027fd029c500_0 .net *"_ivl_8", 0 0, L_0000027fd02d53e0;  1 drivers
v0000027fd029bce0_0 .net "ina", 31 0, v0000027fd02a23e0_0;  alias, 1 drivers
v0000027fd029ca00_0 .net "inb", 31 0, L_0000027fd035b040;  alias, 1 drivers
v0000027fd029be20_0 .net "inc", 31 0, v0000027fd0290e40_0;  alias, 1 drivers
v0000027fd029b2e0_0 .net "ind", 31 0, L_0000027fd02cccf0;  alias, 1 drivers
v0000027fd029b420_0 .net "out", 31 0, L_0000027fd02d5fb0;  alias, 1 drivers
v0000027fd029aa20_0 .net "s0", 31 0, L_0000027fd02d5300;  1 drivers
v0000027fd029cfa0_0 .net "s1", 31 0, L_0000027fd02d5ca0;  1 drivers
v0000027fd029bf60_0 .net "s2", 31 0, L_0000027fd02d4730;  1 drivers
v0000027fd029b240_0 .net "s3", 31 0, L_0000027fd02d4340;  1 drivers
v0000027fd029b6a0_0 .net "sel", 1 0, L_0000027fd02cf3b0;  alias, 1 drivers
L_0000027fd02cd3d0 .part L_0000027fd02cf3b0, 1, 1;
LS_0000027fd02cd970_0_0 .concat [ 1 1 1 1], L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370;
LS_0000027fd02cd970_0_4 .concat [ 1 1 1 1], L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370;
LS_0000027fd02cd970_0_8 .concat [ 1 1 1 1], L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370;
LS_0000027fd02cd970_0_12 .concat [ 1 1 1 1], L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370;
LS_0000027fd02cd970_0_16 .concat [ 1 1 1 1], L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370;
LS_0000027fd02cd970_0_20 .concat [ 1 1 1 1], L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370;
LS_0000027fd02cd970_0_24 .concat [ 1 1 1 1], L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370;
LS_0000027fd02cd970_0_28 .concat [ 1 1 1 1], L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370, L_0000027fd02d5370;
LS_0000027fd02cd970_1_0 .concat [ 4 4 4 4], LS_0000027fd02cd970_0_0, LS_0000027fd02cd970_0_4, LS_0000027fd02cd970_0_8, LS_0000027fd02cd970_0_12;
LS_0000027fd02cd970_1_4 .concat [ 4 4 4 4], LS_0000027fd02cd970_0_16, LS_0000027fd02cd970_0_20, LS_0000027fd02cd970_0_24, LS_0000027fd02cd970_0_28;
L_0000027fd02cd970 .concat [ 16 16 0 0], LS_0000027fd02cd970_1_0, LS_0000027fd02cd970_1_4;
L_0000027fd02cd150 .part L_0000027fd02cf3b0, 0, 1;
LS_0000027fd02cc750_0_0 .concat [ 1 1 1 1], L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0;
LS_0000027fd02cc750_0_4 .concat [ 1 1 1 1], L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0;
LS_0000027fd02cc750_0_8 .concat [ 1 1 1 1], L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0;
LS_0000027fd02cc750_0_12 .concat [ 1 1 1 1], L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0;
LS_0000027fd02cc750_0_16 .concat [ 1 1 1 1], L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0;
LS_0000027fd02cc750_0_20 .concat [ 1 1 1 1], L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0;
LS_0000027fd02cc750_0_24 .concat [ 1 1 1 1], L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0;
LS_0000027fd02cc750_0_28 .concat [ 1 1 1 1], L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0, L_0000027fd02d53e0;
LS_0000027fd02cc750_1_0 .concat [ 4 4 4 4], LS_0000027fd02cc750_0_0, LS_0000027fd02cc750_0_4, LS_0000027fd02cc750_0_8, LS_0000027fd02cc750_0_12;
LS_0000027fd02cc750_1_4 .concat [ 4 4 4 4], LS_0000027fd02cc750_0_16, LS_0000027fd02cc750_0_20, LS_0000027fd02cc750_0_24, LS_0000027fd02cc750_0_28;
L_0000027fd02cc750 .concat [ 16 16 0 0], LS_0000027fd02cc750_1_0, LS_0000027fd02cc750_1_4;
L_0000027fd02ce190 .part L_0000027fd02cf3b0, 1, 1;
LS_0000027fd02cd5b0_0_0 .concat [ 1 1 1 1], L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260;
LS_0000027fd02cd5b0_0_4 .concat [ 1 1 1 1], L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260;
LS_0000027fd02cd5b0_0_8 .concat [ 1 1 1 1], L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260;
LS_0000027fd02cd5b0_0_12 .concat [ 1 1 1 1], L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260;
LS_0000027fd02cd5b0_0_16 .concat [ 1 1 1 1], L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260;
LS_0000027fd02cd5b0_0_20 .concat [ 1 1 1 1], L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260;
LS_0000027fd02cd5b0_0_24 .concat [ 1 1 1 1], L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260;
LS_0000027fd02cd5b0_0_28 .concat [ 1 1 1 1], L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260, L_0000027fd02d4260;
LS_0000027fd02cd5b0_1_0 .concat [ 4 4 4 4], LS_0000027fd02cd5b0_0_0, LS_0000027fd02cd5b0_0_4, LS_0000027fd02cd5b0_0_8, LS_0000027fd02cd5b0_0_12;
LS_0000027fd02cd5b0_1_4 .concat [ 4 4 4 4], LS_0000027fd02cd5b0_0_16, LS_0000027fd02cd5b0_0_20, LS_0000027fd02cd5b0_0_24, LS_0000027fd02cd5b0_0_28;
L_0000027fd02cd5b0 .concat [ 16 16 0 0], LS_0000027fd02cd5b0_1_0, LS_0000027fd02cd5b0_1_4;
L_0000027fd02cd510 .part L_0000027fd02cf3b0, 0, 1;
LS_0000027fd02cd650_0_0 .concat [ 1 1 1 1], L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510;
LS_0000027fd02cd650_0_4 .concat [ 1 1 1 1], L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510;
LS_0000027fd02cd650_0_8 .concat [ 1 1 1 1], L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510;
LS_0000027fd02cd650_0_12 .concat [ 1 1 1 1], L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510;
LS_0000027fd02cd650_0_16 .concat [ 1 1 1 1], L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510;
LS_0000027fd02cd650_0_20 .concat [ 1 1 1 1], L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510;
LS_0000027fd02cd650_0_24 .concat [ 1 1 1 1], L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510;
LS_0000027fd02cd650_0_28 .concat [ 1 1 1 1], L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510, L_0000027fd02cd510;
LS_0000027fd02cd650_1_0 .concat [ 4 4 4 4], LS_0000027fd02cd650_0_0, LS_0000027fd02cd650_0_4, LS_0000027fd02cd650_0_8, LS_0000027fd02cd650_0_12;
LS_0000027fd02cd650_1_4 .concat [ 4 4 4 4], LS_0000027fd02cd650_0_16, LS_0000027fd02cd650_0_20, LS_0000027fd02cd650_0_24, LS_0000027fd02cd650_0_28;
L_0000027fd02cd650 .concat [ 16 16 0 0], LS_0000027fd02cd650_1_0, LS_0000027fd02cd650_1_4;
L_0000027fd02cd470 .part L_0000027fd02cf3b0, 1, 1;
LS_0000027fd02cd6f0_0_0 .concat [ 1 1 1 1], L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470;
LS_0000027fd02cd6f0_0_4 .concat [ 1 1 1 1], L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470;
LS_0000027fd02cd6f0_0_8 .concat [ 1 1 1 1], L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470;
LS_0000027fd02cd6f0_0_12 .concat [ 1 1 1 1], L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470;
LS_0000027fd02cd6f0_0_16 .concat [ 1 1 1 1], L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470;
LS_0000027fd02cd6f0_0_20 .concat [ 1 1 1 1], L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470;
LS_0000027fd02cd6f0_0_24 .concat [ 1 1 1 1], L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470;
LS_0000027fd02cd6f0_0_28 .concat [ 1 1 1 1], L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470, L_0000027fd02cd470;
LS_0000027fd02cd6f0_1_0 .concat [ 4 4 4 4], LS_0000027fd02cd6f0_0_0, LS_0000027fd02cd6f0_0_4, LS_0000027fd02cd6f0_0_8, LS_0000027fd02cd6f0_0_12;
LS_0000027fd02cd6f0_1_4 .concat [ 4 4 4 4], LS_0000027fd02cd6f0_0_16, LS_0000027fd02cd6f0_0_20, LS_0000027fd02cd6f0_0_24, LS_0000027fd02cd6f0_0_28;
L_0000027fd02cd6f0 .concat [ 16 16 0 0], LS_0000027fd02cd6f0_1_0, LS_0000027fd02cd6f0_1_4;
L_0000027fd02cc7f0 .part L_0000027fd02cf3b0, 0, 1;
LS_0000027fd02ce230_0_0 .concat [ 1 1 1 1], L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0;
LS_0000027fd02ce230_0_4 .concat [ 1 1 1 1], L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0;
LS_0000027fd02ce230_0_8 .concat [ 1 1 1 1], L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0;
LS_0000027fd02ce230_0_12 .concat [ 1 1 1 1], L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0;
LS_0000027fd02ce230_0_16 .concat [ 1 1 1 1], L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0;
LS_0000027fd02ce230_0_20 .concat [ 1 1 1 1], L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0;
LS_0000027fd02ce230_0_24 .concat [ 1 1 1 1], L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0;
LS_0000027fd02ce230_0_28 .concat [ 1 1 1 1], L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0, L_0000027fd02d4ce0;
LS_0000027fd02ce230_1_0 .concat [ 4 4 4 4], LS_0000027fd02ce230_0_0, LS_0000027fd02ce230_0_4, LS_0000027fd02ce230_0_8, LS_0000027fd02ce230_0_12;
LS_0000027fd02ce230_1_4 .concat [ 4 4 4 4], LS_0000027fd02ce230_0_16, LS_0000027fd02ce230_0_20, LS_0000027fd02ce230_0_24, LS_0000027fd02ce230_0_28;
L_0000027fd02ce230 .concat [ 16 16 0 0], LS_0000027fd02ce230_1_0, LS_0000027fd02ce230_1_4;
L_0000027fd02cc250 .part L_0000027fd02cf3b0, 1, 1;
LS_0000027fd02cd790_0_0 .concat [ 1 1 1 1], L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250;
LS_0000027fd02cd790_0_4 .concat [ 1 1 1 1], L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250;
LS_0000027fd02cd790_0_8 .concat [ 1 1 1 1], L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250;
LS_0000027fd02cd790_0_12 .concat [ 1 1 1 1], L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250;
LS_0000027fd02cd790_0_16 .concat [ 1 1 1 1], L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250;
LS_0000027fd02cd790_0_20 .concat [ 1 1 1 1], L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250;
LS_0000027fd02cd790_0_24 .concat [ 1 1 1 1], L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250;
LS_0000027fd02cd790_0_28 .concat [ 1 1 1 1], L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250, L_0000027fd02cc250;
LS_0000027fd02cd790_1_0 .concat [ 4 4 4 4], LS_0000027fd02cd790_0_0, LS_0000027fd02cd790_0_4, LS_0000027fd02cd790_0_8, LS_0000027fd02cd790_0_12;
LS_0000027fd02cd790_1_4 .concat [ 4 4 4 4], LS_0000027fd02cd790_0_16, LS_0000027fd02cd790_0_20, LS_0000027fd02cd790_0_24, LS_0000027fd02cd790_0_28;
L_0000027fd02cd790 .concat [ 16 16 0 0], LS_0000027fd02cd790_1_0, LS_0000027fd02cd790_1_4;
L_0000027fd02cd0b0 .part L_0000027fd02cf3b0, 0, 1;
LS_0000027fd02cd330_0_0 .concat [ 1 1 1 1], L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0;
LS_0000027fd02cd330_0_4 .concat [ 1 1 1 1], L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0;
LS_0000027fd02cd330_0_8 .concat [ 1 1 1 1], L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0;
LS_0000027fd02cd330_0_12 .concat [ 1 1 1 1], L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0;
LS_0000027fd02cd330_0_16 .concat [ 1 1 1 1], L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0;
LS_0000027fd02cd330_0_20 .concat [ 1 1 1 1], L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0;
LS_0000027fd02cd330_0_24 .concat [ 1 1 1 1], L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0;
LS_0000027fd02cd330_0_28 .concat [ 1 1 1 1], L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0, L_0000027fd02cd0b0;
LS_0000027fd02cd330_1_0 .concat [ 4 4 4 4], LS_0000027fd02cd330_0_0, LS_0000027fd02cd330_0_4, LS_0000027fd02cd330_0_8, LS_0000027fd02cd330_0_12;
LS_0000027fd02cd330_1_4 .concat [ 4 4 4 4], LS_0000027fd02cd330_0_16, LS_0000027fd02cd330_0_20, LS_0000027fd02cd330_0_24, LS_0000027fd02cd330_0_28;
L_0000027fd02cd330 .concat [ 16 16 0 0], LS_0000027fd02cd330_1_0, LS_0000027fd02cd330_1_4;
S_0000027fd0058280 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000027fd00a3350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027fd02d5300 .functor AND 32, L_0000027fd02cd970, L_0000027fd02cc750, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027fd0298690_0 .net "in1", 31 0, L_0000027fd02cd970;  1 drivers
v0000027fd0297f10_0 .net "in2", 31 0, L_0000027fd02cc750;  1 drivers
v0000027fd0297d30_0 .net "out", 31 0, L_0000027fd02d5300;  alias, 1 drivers
S_0000027fd0058410 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000027fd00a3350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027fd02d5ca0 .functor AND 32, L_0000027fd02cd5b0, L_0000027fd02cd650, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027fd0297470_0 .net "in1", 31 0, L_0000027fd02cd5b0;  1 drivers
v0000027fd0297bf0_0 .net "in2", 31 0, L_0000027fd02cd650;  1 drivers
v0000027fd0298190_0 .net "out", 31 0, L_0000027fd02d5ca0;  alias, 1 drivers
S_0000027fd00915c0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000027fd00a3350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027fd02d4730 .functor AND 32, L_0000027fd02cd6f0, L_0000027fd02ce230, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027fd0297790_0 .net "in1", 31 0, L_0000027fd02cd6f0;  1 drivers
v0000027fd02987d0_0 .net "in2", 31 0, L_0000027fd02ce230;  1 drivers
v0000027fd0298230_0 .net "out", 31 0, L_0000027fd02d4730;  alias, 1 drivers
S_0000027fd0299e10 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000027fd00a3350;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027fd02d4340 .functor AND 32, L_0000027fd02cd790, L_0000027fd02cd330, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027fd0298410_0 .net "in1", 31 0, L_0000027fd02cd790;  1 drivers
v0000027fd02984b0_0 .net "in2", 31 0, L_0000027fd02cd330;  1 drivers
v0000027fd0297510_0 .net "out", 31 0, L_0000027fd02d4340;  alias, 1 drivers
S_0000027fd0299fa0 .scope module, "alu_oper2" "MUX_4x1" 14 23, 15 11 0, S_0000027fd00a31c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000027fd0219e90 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000027fd02d5f40 .functor NOT 1, L_0000027fd02cc1b0, C4<0>, C4<0>, C4<0>;
L_0000027fd02d6020 .functor NOT 1, L_0000027fd02ce2d0, C4<0>, C4<0>, C4<0>;
L_0000027fd0210af0 .functor NOT 1, L_0000027fd02cd830, C4<0>, C4<0>, C4<0>;
L_0000027fd033ea90 .functor NOT 1, L_0000027fd02cdb50, C4<0>, C4<0>, C4<0>;
L_0000027fd033dfa0 .functor AND 32, L_0000027fd02d5e60, v0000027fd02a2480_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd033e8d0 .functor AND 32, L_0000027fd02d5d10, L_0000027fd035b040, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd033d830 .functor OR 32, L_0000027fd033dfa0, L_0000027fd033e8d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027fd033e010 .functor AND 32, L_0000027fd033e6a0, v0000027fd0290e40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd033d600 .functor OR 32, L_0000027fd033d830, L_0000027fd033e010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027fd033e780 .functor AND 32, L_0000027fd033d590, L_0000027fd02cccf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd033e470 .functor OR 32, L_0000027fd033d600, L_0000027fd033e780, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027fd029c320_0 .net *"_ivl_1", 0 0, L_0000027fd02cc1b0;  1 drivers
v0000027fd029b600_0 .net *"_ivl_13", 0 0, L_0000027fd02cd830;  1 drivers
v0000027fd029ce60_0 .net *"_ivl_14", 0 0, L_0000027fd0210af0;  1 drivers
v0000027fd029bba0_0 .net *"_ivl_19", 0 0, L_0000027fd02cdbf0;  1 drivers
v0000027fd029cf00_0 .net *"_ivl_2", 0 0, L_0000027fd02d5f40;  1 drivers
v0000027fd029b9c0_0 .net *"_ivl_23", 0 0, L_0000027fd02cdab0;  1 drivers
v0000027fd029c0a0_0 .net *"_ivl_27", 0 0, L_0000027fd02cdb50;  1 drivers
v0000027fd029b920_0 .net *"_ivl_28", 0 0, L_0000027fd033ea90;  1 drivers
v0000027fd029d040_0 .net *"_ivl_33", 0 0, L_0000027fd02ce410;  1 drivers
v0000027fd029d0e0_0 .net *"_ivl_37", 0 0, L_0000027fd02cdc90;  1 drivers
v0000027fd029c6e0_0 .net *"_ivl_40", 31 0, L_0000027fd033dfa0;  1 drivers
v0000027fd029ac00_0 .net *"_ivl_42", 31 0, L_0000027fd033e8d0;  1 drivers
v0000027fd029bec0_0 .net *"_ivl_44", 31 0, L_0000027fd033d830;  1 drivers
v0000027fd029c3c0_0 .net *"_ivl_46", 31 0, L_0000027fd033e010;  1 drivers
v0000027fd029b740_0 .net *"_ivl_48", 31 0, L_0000027fd033d600;  1 drivers
v0000027fd029c1e0_0 .net *"_ivl_50", 31 0, L_0000027fd033e780;  1 drivers
v0000027fd029ae80_0 .net *"_ivl_7", 0 0, L_0000027fd02ce2d0;  1 drivers
v0000027fd029ad40_0 .net *"_ivl_8", 0 0, L_0000027fd02d6020;  1 drivers
v0000027fd029ade0_0 .net "ina", 31 0, v0000027fd02a2480_0;  alias, 1 drivers
v0000027fd029c000_0 .net "inb", 31 0, L_0000027fd035b040;  alias, 1 drivers
v0000027fd029b060_0 .net "inc", 31 0, v0000027fd0290e40_0;  alias, 1 drivers
v0000027fd029af20_0 .net "ind", 31 0, L_0000027fd02cccf0;  alias, 1 drivers
v0000027fd029c280_0 .net "out", 31 0, L_0000027fd033e470;  alias, 1 drivers
v0000027fd029c640_0 .net "s0", 31 0, L_0000027fd02d5e60;  1 drivers
v0000027fd029c780_0 .net "s1", 31 0, L_0000027fd02d5d10;  1 drivers
v0000027fd029afc0_0 .net "s2", 31 0, L_0000027fd033e6a0;  1 drivers
v0000027fd029b4c0_0 .net "s3", 31 0, L_0000027fd033d590;  1 drivers
v0000027fd029b7e0_0 .net "sel", 1 0, L_0000027fd02d3050;  alias, 1 drivers
L_0000027fd02cc1b0 .part L_0000027fd02d3050, 1, 1;
LS_0000027fd02cdd30_0_0 .concat [ 1 1 1 1], L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40;
LS_0000027fd02cdd30_0_4 .concat [ 1 1 1 1], L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40;
LS_0000027fd02cdd30_0_8 .concat [ 1 1 1 1], L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40;
LS_0000027fd02cdd30_0_12 .concat [ 1 1 1 1], L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40;
LS_0000027fd02cdd30_0_16 .concat [ 1 1 1 1], L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40;
LS_0000027fd02cdd30_0_20 .concat [ 1 1 1 1], L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40;
LS_0000027fd02cdd30_0_24 .concat [ 1 1 1 1], L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40;
LS_0000027fd02cdd30_0_28 .concat [ 1 1 1 1], L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40, L_0000027fd02d5f40;
LS_0000027fd02cdd30_1_0 .concat [ 4 4 4 4], LS_0000027fd02cdd30_0_0, LS_0000027fd02cdd30_0_4, LS_0000027fd02cdd30_0_8, LS_0000027fd02cdd30_0_12;
LS_0000027fd02cdd30_1_4 .concat [ 4 4 4 4], LS_0000027fd02cdd30_0_16, LS_0000027fd02cdd30_0_20, LS_0000027fd02cdd30_0_24, LS_0000027fd02cdd30_0_28;
L_0000027fd02cdd30 .concat [ 16 16 0 0], LS_0000027fd02cdd30_1_0, LS_0000027fd02cdd30_1_4;
L_0000027fd02ce2d0 .part L_0000027fd02d3050, 0, 1;
LS_0000027fd02cda10_0_0 .concat [ 1 1 1 1], L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020;
LS_0000027fd02cda10_0_4 .concat [ 1 1 1 1], L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020;
LS_0000027fd02cda10_0_8 .concat [ 1 1 1 1], L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020;
LS_0000027fd02cda10_0_12 .concat [ 1 1 1 1], L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020;
LS_0000027fd02cda10_0_16 .concat [ 1 1 1 1], L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020;
LS_0000027fd02cda10_0_20 .concat [ 1 1 1 1], L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020;
LS_0000027fd02cda10_0_24 .concat [ 1 1 1 1], L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020;
LS_0000027fd02cda10_0_28 .concat [ 1 1 1 1], L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020, L_0000027fd02d6020;
LS_0000027fd02cda10_1_0 .concat [ 4 4 4 4], LS_0000027fd02cda10_0_0, LS_0000027fd02cda10_0_4, LS_0000027fd02cda10_0_8, LS_0000027fd02cda10_0_12;
LS_0000027fd02cda10_1_4 .concat [ 4 4 4 4], LS_0000027fd02cda10_0_16, LS_0000027fd02cda10_0_20, LS_0000027fd02cda10_0_24, LS_0000027fd02cda10_0_28;
L_0000027fd02cda10 .concat [ 16 16 0 0], LS_0000027fd02cda10_1_0, LS_0000027fd02cda10_1_4;
L_0000027fd02cd830 .part L_0000027fd02d3050, 1, 1;
LS_0000027fd02cc430_0_0 .concat [ 1 1 1 1], L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0;
LS_0000027fd02cc430_0_4 .concat [ 1 1 1 1], L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0;
LS_0000027fd02cc430_0_8 .concat [ 1 1 1 1], L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0;
LS_0000027fd02cc430_0_12 .concat [ 1 1 1 1], L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0;
LS_0000027fd02cc430_0_16 .concat [ 1 1 1 1], L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0;
LS_0000027fd02cc430_0_20 .concat [ 1 1 1 1], L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0;
LS_0000027fd02cc430_0_24 .concat [ 1 1 1 1], L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0;
LS_0000027fd02cc430_0_28 .concat [ 1 1 1 1], L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0, L_0000027fd0210af0;
LS_0000027fd02cc430_1_0 .concat [ 4 4 4 4], LS_0000027fd02cc430_0_0, LS_0000027fd02cc430_0_4, LS_0000027fd02cc430_0_8, LS_0000027fd02cc430_0_12;
LS_0000027fd02cc430_1_4 .concat [ 4 4 4 4], LS_0000027fd02cc430_0_16, LS_0000027fd02cc430_0_20, LS_0000027fd02cc430_0_24, LS_0000027fd02cc430_0_28;
L_0000027fd02cc430 .concat [ 16 16 0 0], LS_0000027fd02cc430_1_0, LS_0000027fd02cc430_1_4;
L_0000027fd02cdbf0 .part L_0000027fd02d3050, 0, 1;
LS_0000027fd02cc610_0_0 .concat [ 1 1 1 1], L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0;
LS_0000027fd02cc610_0_4 .concat [ 1 1 1 1], L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0;
LS_0000027fd02cc610_0_8 .concat [ 1 1 1 1], L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0;
LS_0000027fd02cc610_0_12 .concat [ 1 1 1 1], L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0;
LS_0000027fd02cc610_0_16 .concat [ 1 1 1 1], L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0;
LS_0000027fd02cc610_0_20 .concat [ 1 1 1 1], L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0;
LS_0000027fd02cc610_0_24 .concat [ 1 1 1 1], L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0;
LS_0000027fd02cc610_0_28 .concat [ 1 1 1 1], L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0, L_0000027fd02cdbf0;
LS_0000027fd02cc610_1_0 .concat [ 4 4 4 4], LS_0000027fd02cc610_0_0, LS_0000027fd02cc610_0_4, LS_0000027fd02cc610_0_8, LS_0000027fd02cc610_0_12;
LS_0000027fd02cc610_1_4 .concat [ 4 4 4 4], LS_0000027fd02cc610_0_16, LS_0000027fd02cc610_0_20, LS_0000027fd02cc610_0_24, LS_0000027fd02cc610_0_28;
L_0000027fd02cc610 .concat [ 16 16 0 0], LS_0000027fd02cc610_1_0, LS_0000027fd02cc610_1_4;
L_0000027fd02cdab0 .part L_0000027fd02d3050, 1, 1;
LS_0000027fd02ce5f0_0_0 .concat [ 1 1 1 1], L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0;
LS_0000027fd02ce5f0_0_4 .concat [ 1 1 1 1], L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0;
LS_0000027fd02ce5f0_0_8 .concat [ 1 1 1 1], L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0;
LS_0000027fd02ce5f0_0_12 .concat [ 1 1 1 1], L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0;
LS_0000027fd02ce5f0_0_16 .concat [ 1 1 1 1], L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0;
LS_0000027fd02ce5f0_0_20 .concat [ 1 1 1 1], L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0;
LS_0000027fd02ce5f0_0_24 .concat [ 1 1 1 1], L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0;
LS_0000027fd02ce5f0_0_28 .concat [ 1 1 1 1], L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0, L_0000027fd02cdab0;
LS_0000027fd02ce5f0_1_0 .concat [ 4 4 4 4], LS_0000027fd02ce5f0_0_0, LS_0000027fd02ce5f0_0_4, LS_0000027fd02ce5f0_0_8, LS_0000027fd02ce5f0_0_12;
LS_0000027fd02ce5f0_1_4 .concat [ 4 4 4 4], LS_0000027fd02ce5f0_0_16, LS_0000027fd02ce5f0_0_20, LS_0000027fd02ce5f0_0_24, LS_0000027fd02ce5f0_0_28;
L_0000027fd02ce5f0 .concat [ 16 16 0 0], LS_0000027fd02ce5f0_1_0, LS_0000027fd02ce5f0_1_4;
L_0000027fd02cdb50 .part L_0000027fd02d3050, 0, 1;
LS_0000027fd02cd1f0_0_0 .concat [ 1 1 1 1], L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90;
LS_0000027fd02cd1f0_0_4 .concat [ 1 1 1 1], L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90;
LS_0000027fd02cd1f0_0_8 .concat [ 1 1 1 1], L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90;
LS_0000027fd02cd1f0_0_12 .concat [ 1 1 1 1], L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90;
LS_0000027fd02cd1f0_0_16 .concat [ 1 1 1 1], L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90;
LS_0000027fd02cd1f0_0_20 .concat [ 1 1 1 1], L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90;
LS_0000027fd02cd1f0_0_24 .concat [ 1 1 1 1], L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90;
LS_0000027fd02cd1f0_0_28 .concat [ 1 1 1 1], L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90, L_0000027fd033ea90;
LS_0000027fd02cd1f0_1_0 .concat [ 4 4 4 4], LS_0000027fd02cd1f0_0_0, LS_0000027fd02cd1f0_0_4, LS_0000027fd02cd1f0_0_8, LS_0000027fd02cd1f0_0_12;
LS_0000027fd02cd1f0_1_4 .concat [ 4 4 4 4], LS_0000027fd02cd1f0_0_16, LS_0000027fd02cd1f0_0_20, LS_0000027fd02cd1f0_0_24, LS_0000027fd02cd1f0_0_28;
L_0000027fd02cd1f0 .concat [ 16 16 0 0], LS_0000027fd02cd1f0_1_0, LS_0000027fd02cd1f0_1_4;
L_0000027fd02ce410 .part L_0000027fd02d3050, 1, 1;
LS_0000027fd02ccd90_0_0 .concat [ 1 1 1 1], L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410;
LS_0000027fd02ccd90_0_4 .concat [ 1 1 1 1], L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410;
LS_0000027fd02ccd90_0_8 .concat [ 1 1 1 1], L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410;
LS_0000027fd02ccd90_0_12 .concat [ 1 1 1 1], L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410;
LS_0000027fd02ccd90_0_16 .concat [ 1 1 1 1], L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410;
LS_0000027fd02ccd90_0_20 .concat [ 1 1 1 1], L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410;
LS_0000027fd02ccd90_0_24 .concat [ 1 1 1 1], L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410;
LS_0000027fd02ccd90_0_28 .concat [ 1 1 1 1], L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410, L_0000027fd02ce410;
LS_0000027fd02ccd90_1_0 .concat [ 4 4 4 4], LS_0000027fd02ccd90_0_0, LS_0000027fd02ccd90_0_4, LS_0000027fd02ccd90_0_8, LS_0000027fd02ccd90_0_12;
LS_0000027fd02ccd90_1_4 .concat [ 4 4 4 4], LS_0000027fd02ccd90_0_16, LS_0000027fd02ccd90_0_20, LS_0000027fd02ccd90_0_24, LS_0000027fd02ccd90_0_28;
L_0000027fd02ccd90 .concat [ 16 16 0 0], LS_0000027fd02ccd90_1_0, LS_0000027fd02ccd90_1_4;
L_0000027fd02cdc90 .part L_0000027fd02d3050, 0, 1;
LS_0000027fd02cce30_0_0 .concat [ 1 1 1 1], L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90;
LS_0000027fd02cce30_0_4 .concat [ 1 1 1 1], L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90;
LS_0000027fd02cce30_0_8 .concat [ 1 1 1 1], L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90;
LS_0000027fd02cce30_0_12 .concat [ 1 1 1 1], L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90;
LS_0000027fd02cce30_0_16 .concat [ 1 1 1 1], L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90;
LS_0000027fd02cce30_0_20 .concat [ 1 1 1 1], L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90;
LS_0000027fd02cce30_0_24 .concat [ 1 1 1 1], L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90;
LS_0000027fd02cce30_0_28 .concat [ 1 1 1 1], L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90, L_0000027fd02cdc90;
LS_0000027fd02cce30_1_0 .concat [ 4 4 4 4], LS_0000027fd02cce30_0_0, LS_0000027fd02cce30_0_4, LS_0000027fd02cce30_0_8, LS_0000027fd02cce30_0_12;
LS_0000027fd02cce30_1_4 .concat [ 4 4 4 4], LS_0000027fd02cce30_0_16, LS_0000027fd02cce30_0_20, LS_0000027fd02cce30_0_24, LS_0000027fd02cce30_0_28;
L_0000027fd02cce30 .concat [ 16 16 0 0], LS_0000027fd02cce30_1_0, LS_0000027fd02cce30_1_4;
S_0000027fd029a130 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000027fd0299fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027fd02d5e60 .functor AND 32, L_0000027fd02cdd30, L_0000027fd02cda10, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027fd029c140_0 .net "in1", 31 0, L_0000027fd02cdd30;  1 drivers
v0000027fd029cbe0_0 .net "in2", 31 0, L_0000027fd02cda10;  1 drivers
v0000027fd029b380_0 .net "out", 31 0, L_0000027fd02d5e60;  alias, 1 drivers
S_0000027fd0299960 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000027fd0299fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027fd02d5d10 .functor AND 32, L_0000027fd02cc430, L_0000027fd02cc610, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027fd029aac0_0 .net "in1", 31 0, L_0000027fd02cc430;  1 drivers
v0000027fd029c8c0_0 .net "in2", 31 0, L_0000027fd02cc610;  1 drivers
v0000027fd029b1a0_0 .net "out", 31 0, L_0000027fd02d5d10;  alias, 1 drivers
S_0000027fd0299af0 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000027fd0299fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027fd033e6a0 .functor AND 32, L_0000027fd02ce5f0, L_0000027fd02cd1f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027fd029bd80_0 .net "in1", 31 0, L_0000027fd02ce5f0;  1 drivers
v0000027fd029a980_0 .net "in2", 31 0, L_0000027fd02cd1f0;  1 drivers
v0000027fd029aca0_0 .net "out", 31 0, L_0000027fd033e6a0;  alias, 1 drivers
S_0000027fd029a2c0 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000027fd0299fa0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027fd033d590 .functor AND 32, L_0000027fd02ccd90, L_0000027fd02cce30, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027fd029b100_0 .net "in1", 31 0, L_0000027fd02ccd90;  1 drivers
v0000027fd029c460_0 .net "in2", 31 0, L_0000027fd02cce30;  1 drivers
v0000027fd029c960_0 .net "out", 31 0, L_0000027fd033d590;  alias, 1 drivers
S_0000027fd029a450 .scope module, "store_rs2_mux" "MUX_4x1" 14 25, 15 11 0, S_0000027fd00a31c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 2 "sel";
    .port_info 5 /OUTPUT 32 "out";
P_0000027fd0219c90 .param/l "bit_width" 0 15 12, +C4<00000000000000000000000000100000>;
L_0000027fd033e160 .functor NOT 1, L_0000027fd02cd290, C4<0>, C4<0>, C4<0>;
L_0000027fd033d670 .functor NOT 1, L_0000027fd02cddd0, C4<0>, C4<0>, C4<0>;
L_0000027fd033eb70 .functor NOT 1, L_0000027fd02cde70, C4<0>, C4<0>, C4<0>;
L_0000027fd033e2b0 .functor NOT 1, L_0000027fd02cdfb0, C4<0>, C4<0>, C4<0>;
L_0000027fd033eb00 .functor AND 32, L_0000027fd033d210, v0000027fd02a0cc0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd033d750 .functor AND 32, L_0000027fd033d6e0, L_0000027fd035b040, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd033e400 .functor OR 32, L_0000027fd033eb00, L_0000027fd033d750, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027fd033e710 .functor AND 32, L_0000027fd033d440, v0000027fd0290e40_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd033d2f0 .functor OR 32, L_0000027fd033e400, L_0000027fd033e710, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027fd033de50 .functor AND 32, L_0000027fd033e320, L_0000027fd02cccf0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd033e1d0 .functor OR 32, L_0000027fd033d2f0, L_0000027fd033de50, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027fd029dea0_0 .net *"_ivl_1", 0 0, L_0000027fd02cd290;  1 drivers
v0000027fd029da40_0 .net *"_ivl_13", 0 0, L_0000027fd02cde70;  1 drivers
v0000027fd029d860_0 .net *"_ivl_14", 0 0, L_0000027fd033eb70;  1 drivers
v0000027fd029e3a0_0 .net *"_ivl_19", 0 0, L_0000027fd02cc890;  1 drivers
v0000027fd029df40_0 .net *"_ivl_2", 0 0, L_0000027fd033e160;  1 drivers
v0000027fd029dfe0_0 .net *"_ivl_23", 0 0, L_0000027fd02cdf10;  1 drivers
v0000027fd029e4e0_0 .net *"_ivl_27", 0 0, L_0000027fd02cdfb0;  1 drivers
v0000027fd029dc20_0 .net *"_ivl_28", 0 0, L_0000027fd033e2b0;  1 drivers
v0000027fd029e080_0 .net *"_ivl_33", 0 0, L_0000027fd02cd8d0;  1 drivers
v0000027fd029e1c0_0 .net *"_ivl_37", 0 0, L_0000027fd02cc110;  1 drivers
v0000027fd029d4a0_0 .net *"_ivl_40", 31 0, L_0000027fd033eb00;  1 drivers
v0000027fd029d400_0 .net *"_ivl_42", 31 0, L_0000027fd033d750;  1 drivers
v0000027fd029e580_0 .net *"_ivl_44", 31 0, L_0000027fd033e400;  1 drivers
v0000027fd029d900_0 .net *"_ivl_46", 31 0, L_0000027fd033e710;  1 drivers
v0000027fd029e760_0 .net *"_ivl_48", 31 0, L_0000027fd033d2f0;  1 drivers
v0000027fd029d360_0 .net *"_ivl_50", 31 0, L_0000027fd033de50;  1 drivers
v0000027fd029e620_0 .net *"_ivl_7", 0 0, L_0000027fd02cddd0;  1 drivers
v0000027fd029e800_0 .net *"_ivl_8", 0 0, L_0000027fd033d670;  1 drivers
v0000027fd029d540_0 .net "ina", 31 0, v0000027fd02a0cc0_0;  alias, 1 drivers
v0000027fd029e260_0 .net "inb", 31 0, L_0000027fd035b040;  alias, 1 drivers
v0000027fd029d9a0_0 .net "inc", 31 0, v0000027fd0290e40_0;  alias, 1 drivers
v0000027fd029d180_0 .net "ind", 31 0, L_0000027fd02cccf0;  alias, 1 drivers
v0000027fd029d5e0_0 .net "out", 31 0, L_0000027fd033e1d0;  alias, 1 drivers
v0000027fd029dcc0_0 .net "s0", 31 0, L_0000027fd033d210;  1 drivers
v0000027fd029d7c0_0 .net "s1", 31 0, L_0000027fd033d6e0;  1 drivers
v0000027fd029dd60_0 .net "s2", 31 0, L_0000027fd033d440;  1 drivers
v0000027fd02a0ae0_0 .net "s3", 31 0, L_0000027fd033e320;  1 drivers
v0000027fd02a1ee0_0 .net "sel", 1 0, L_0000027fd02d1a70;  alias, 1 drivers
L_0000027fd02cd290 .part L_0000027fd02d1a70, 1, 1;
LS_0000027fd02ce690_0_0 .concat [ 1 1 1 1], L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160;
LS_0000027fd02ce690_0_4 .concat [ 1 1 1 1], L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160;
LS_0000027fd02ce690_0_8 .concat [ 1 1 1 1], L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160;
LS_0000027fd02ce690_0_12 .concat [ 1 1 1 1], L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160;
LS_0000027fd02ce690_0_16 .concat [ 1 1 1 1], L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160;
LS_0000027fd02ce690_0_20 .concat [ 1 1 1 1], L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160;
LS_0000027fd02ce690_0_24 .concat [ 1 1 1 1], L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160;
LS_0000027fd02ce690_0_28 .concat [ 1 1 1 1], L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160, L_0000027fd033e160;
LS_0000027fd02ce690_1_0 .concat [ 4 4 4 4], LS_0000027fd02ce690_0_0, LS_0000027fd02ce690_0_4, LS_0000027fd02ce690_0_8, LS_0000027fd02ce690_0_12;
LS_0000027fd02ce690_1_4 .concat [ 4 4 4 4], LS_0000027fd02ce690_0_16, LS_0000027fd02ce690_0_20, LS_0000027fd02ce690_0_24, LS_0000027fd02ce690_0_28;
L_0000027fd02ce690 .concat [ 16 16 0 0], LS_0000027fd02ce690_1_0, LS_0000027fd02ce690_1_4;
L_0000027fd02cddd0 .part L_0000027fd02d1a70, 0, 1;
LS_0000027fd02ce370_0_0 .concat [ 1 1 1 1], L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670;
LS_0000027fd02ce370_0_4 .concat [ 1 1 1 1], L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670;
LS_0000027fd02ce370_0_8 .concat [ 1 1 1 1], L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670;
LS_0000027fd02ce370_0_12 .concat [ 1 1 1 1], L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670;
LS_0000027fd02ce370_0_16 .concat [ 1 1 1 1], L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670;
LS_0000027fd02ce370_0_20 .concat [ 1 1 1 1], L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670;
LS_0000027fd02ce370_0_24 .concat [ 1 1 1 1], L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670;
LS_0000027fd02ce370_0_28 .concat [ 1 1 1 1], L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670, L_0000027fd033d670;
LS_0000027fd02ce370_1_0 .concat [ 4 4 4 4], LS_0000027fd02ce370_0_0, LS_0000027fd02ce370_0_4, LS_0000027fd02ce370_0_8, LS_0000027fd02ce370_0_12;
LS_0000027fd02ce370_1_4 .concat [ 4 4 4 4], LS_0000027fd02ce370_0_16, LS_0000027fd02ce370_0_20, LS_0000027fd02ce370_0_24, LS_0000027fd02ce370_0_28;
L_0000027fd02ce370 .concat [ 16 16 0 0], LS_0000027fd02ce370_1_0, LS_0000027fd02ce370_1_4;
L_0000027fd02cde70 .part L_0000027fd02d1a70, 1, 1;
LS_0000027fd02ce4b0_0_0 .concat [ 1 1 1 1], L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70;
LS_0000027fd02ce4b0_0_4 .concat [ 1 1 1 1], L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70;
LS_0000027fd02ce4b0_0_8 .concat [ 1 1 1 1], L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70;
LS_0000027fd02ce4b0_0_12 .concat [ 1 1 1 1], L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70;
LS_0000027fd02ce4b0_0_16 .concat [ 1 1 1 1], L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70;
LS_0000027fd02ce4b0_0_20 .concat [ 1 1 1 1], L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70;
LS_0000027fd02ce4b0_0_24 .concat [ 1 1 1 1], L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70;
LS_0000027fd02ce4b0_0_28 .concat [ 1 1 1 1], L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70, L_0000027fd033eb70;
LS_0000027fd02ce4b0_1_0 .concat [ 4 4 4 4], LS_0000027fd02ce4b0_0_0, LS_0000027fd02ce4b0_0_4, LS_0000027fd02ce4b0_0_8, LS_0000027fd02ce4b0_0_12;
LS_0000027fd02ce4b0_1_4 .concat [ 4 4 4 4], LS_0000027fd02ce4b0_0_16, LS_0000027fd02ce4b0_0_20, LS_0000027fd02ce4b0_0_24, LS_0000027fd02ce4b0_0_28;
L_0000027fd02ce4b0 .concat [ 16 16 0 0], LS_0000027fd02ce4b0_1_0, LS_0000027fd02ce4b0_1_4;
L_0000027fd02cc890 .part L_0000027fd02d1a70, 0, 1;
LS_0000027fd02cc2f0_0_0 .concat [ 1 1 1 1], L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890;
LS_0000027fd02cc2f0_0_4 .concat [ 1 1 1 1], L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890;
LS_0000027fd02cc2f0_0_8 .concat [ 1 1 1 1], L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890;
LS_0000027fd02cc2f0_0_12 .concat [ 1 1 1 1], L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890;
LS_0000027fd02cc2f0_0_16 .concat [ 1 1 1 1], L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890;
LS_0000027fd02cc2f0_0_20 .concat [ 1 1 1 1], L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890;
LS_0000027fd02cc2f0_0_24 .concat [ 1 1 1 1], L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890;
LS_0000027fd02cc2f0_0_28 .concat [ 1 1 1 1], L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890, L_0000027fd02cc890;
LS_0000027fd02cc2f0_1_0 .concat [ 4 4 4 4], LS_0000027fd02cc2f0_0_0, LS_0000027fd02cc2f0_0_4, LS_0000027fd02cc2f0_0_8, LS_0000027fd02cc2f0_0_12;
LS_0000027fd02cc2f0_1_4 .concat [ 4 4 4 4], LS_0000027fd02cc2f0_0_16, LS_0000027fd02cc2f0_0_20, LS_0000027fd02cc2f0_0_24, LS_0000027fd02cc2f0_0_28;
L_0000027fd02cc2f0 .concat [ 16 16 0 0], LS_0000027fd02cc2f0_1_0, LS_0000027fd02cc2f0_1_4;
L_0000027fd02cdf10 .part L_0000027fd02d1a70, 1, 1;
LS_0000027fd02ce550_0_0 .concat [ 1 1 1 1], L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10;
LS_0000027fd02ce550_0_4 .concat [ 1 1 1 1], L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10;
LS_0000027fd02ce550_0_8 .concat [ 1 1 1 1], L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10;
LS_0000027fd02ce550_0_12 .concat [ 1 1 1 1], L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10;
LS_0000027fd02ce550_0_16 .concat [ 1 1 1 1], L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10;
LS_0000027fd02ce550_0_20 .concat [ 1 1 1 1], L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10;
LS_0000027fd02ce550_0_24 .concat [ 1 1 1 1], L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10;
LS_0000027fd02ce550_0_28 .concat [ 1 1 1 1], L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10, L_0000027fd02cdf10;
LS_0000027fd02ce550_1_0 .concat [ 4 4 4 4], LS_0000027fd02ce550_0_0, LS_0000027fd02ce550_0_4, LS_0000027fd02ce550_0_8, LS_0000027fd02ce550_0_12;
LS_0000027fd02ce550_1_4 .concat [ 4 4 4 4], LS_0000027fd02ce550_0_16, LS_0000027fd02ce550_0_20, LS_0000027fd02ce550_0_24, LS_0000027fd02ce550_0_28;
L_0000027fd02ce550 .concat [ 16 16 0 0], LS_0000027fd02ce550_1_0, LS_0000027fd02ce550_1_4;
L_0000027fd02cdfb0 .part L_0000027fd02d1a70, 0, 1;
LS_0000027fd02ce730_0_0 .concat [ 1 1 1 1], L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0;
LS_0000027fd02ce730_0_4 .concat [ 1 1 1 1], L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0;
LS_0000027fd02ce730_0_8 .concat [ 1 1 1 1], L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0;
LS_0000027fd02ce730_0_12 .concat [ 1 1 1 1], L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0;
LS_0000027fd02ce730_0_16 .concat [ 1 1 1 1], L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0;
LS_0000027fd02ce730_0_20 .concat [ 1 1 1 1], L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0;
LS_0000027fd02ce730_0_24 .concat [ 1 1 1 1], L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0;
LS_0000027fd02ce730_0_28 .concat [ 1 1 1 1], L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0, L_0000027fd033e2b0;
LS_0000027fd02ce730_1_0 .concat [ 4 4 4 4], LS_0000027fd02ce730_0_0, LS_0000027fd02ce730_0_4, LS_0000027fd02ce730_0_8, LS_0000027fd02ce730_0_12;
LS_0000027fd02ce730_1_4 .concat [ 4 4 4 4], LS_0000027fd02ce730_0_16, LS_0000027fd02ce730_0_20, LS_0000027fd02ce730_0_24, LS_0000027fd02ce730_0_28;
L_0000027fd02ce730 .concat [ 16 16 0 0], LS_0000027fd02ce730_1_0, LS_0000027fd02ce730_1_4;
L_0000027fd02cd8d0 .part L_0000027fd02d1a70, 1, 1;
LS_0000027fd02ce050_0_0 .concat [ 1 1 1 1], L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0;
LS_0000027fd02ce050_0_4 .concat [ 1 1 1 1], L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0;
LS_0000027fd02ce050_0_8 .concat [ 1 1 1 1], L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0;
LS_0000027fd02ce050_0_12 .concat [ 1 1 1 1], L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0;
LS_0000027fd02ce050_0_16 .concat [ 1 1 1 1], L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0;
LS_0000027fd02ce050_0_20 .concat [ 1 1 1 1], L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0;
LS_0000027fd02ce050_0_24 .concat [ 1 1 1 1], L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0;
LS_0000027fd02ce050_0_28 .concat [ 1 1 1 1], L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0, L_0000027fd02cd8d0;
LS_0000027fd02ce050_1_0 .concat [ 4 4 4 4], LS_0000027fd02ce050_0_0, LS_0000027fd02ce050_0_4, LS_0000027fd02ce050_0_8, LS_0000027fd02ce050_0_12;
LS_0000027fd02ce050_1_4 .concat [ 4 4 4 4], LS_0000027fd02ce050_0_16, LS_0000027fd02ce050_0_20, LS_0000027fd02ce050_0_24, LS_0000027fd02ce050_0_28;
L_0000027fd02ce050 .concat [ 16 16 0 0], LS_0000027fd02ce050_1_0, LS_0000027fd02ce050_1_4;
L_0000027fd02cc110 .part L_0000027fd02d1a70, 0, 1;
LS_0000027fd02ce0f0_0_0 .concat [ 1 1 1 1], L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110;
LS_0000027fd02ce0f0_0_4 .concat [ 1 1 1 1], L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110;
LS_0000027fd02ce0f0_0_8 .concat [ 1 1 1 1], L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110;
LS_0000027fd02ce0f0_0_12 .concat [ 1 1 1 1], L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110;
LS_0000027fd02ce0f0_0_16 .concat [ 1 1 1 1], L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110;
LS_0000027fd02ce0f0_0_20 .concat [ 1 1 1 1], L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110;
LS_0000027fd02ce0f0_0_24 .concat [ 1 1 1 1], L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110;
LS_0000027fd02ce0f0_0_28 .concat [ 1 1 1 1], L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110, L_0000027fd02cc110;
LS_0000027fd02ce0f0_1_0 .concat [ 4 4 4 4], LS_0000027fd02ce0f0_0_0, LS_0000027fd02ce0f0_0_4, LS_0000027fd02ce0f0_0_8, LS_0000027fd02ce0f0_0_12;
LS_0000027fd02ce0f0_1_4 .concat [ 4 4 4 4], LS_0000027fd02ce0f0_0_16, LS_0000027fd02ce0f0_0_20, LS_0000027fd02ce0f0_0_24, LS_0000027fd02ce0f0_0_28;
L_0000027fd02ce0f0 .concat [ 16 16 0 0], LS_0000027fd02ce0f0_1_0, LS_0000027fd02ce0f0_1_4;
S_0000027fd029a5e0 .scope module, "sel0" "BITWISEand2" 15 20, 15 2 0, S_0000027fd029a450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027fd033d210 .functor AND 32, L_0000027fd02ce690, L_0000027fd02ce370, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027fd029b880_0 .net "in1", 31 0, L_0000027fd02ce690;  1 drivers
v0000027fd029e6c0_0 .net "in2", 31 0, L_0000027fd02ce370;  1 drivers
v0000027fd029de00_0 .net "out", 31 0, L_0000027fd033d210;  alias, 1 drivers
S_0000027fd0299c80 .scope module, "sel1" "BITWISEand2" 15 21, 15 2 0, S_0000027fd029a450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027fd033d6e0 .functor AND 32, L_0000027fd02ce4b0, L_0000027fd02cc2f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027fd029dae0_0 .net "in1", 31 0, L_0000027fd02ce4b0;  1 drivers
v0000027fd029e300_0 .net "in2", 31 0, L_0000027fd02cc2f0;  1 drivers
v0000027fd029d220_0 .net "out", 31 0, L_0000027fd033d6e0;  alias, 1 drivers
S_0000027fd029a770 .scope module, "sel2" "BITWISEand2" 15 22, 15 2 0, S_0000027fd029a450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027fd033d440 .functor AND 32, L_0000027fd02ce550, L_0000027fd02ce730, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027fd029d720_0 .net "in1", 31 0, L_0000027fd02ce550;  1 drivers
v0000027fd029e120_0 .net "in2", 31 0, L_0000027fd02ce730;  1 drivers
v0000027fd029d680_0 .net "out", 31 0, L_0000027fd033d440;  alias, 1 drivers
S_0000027fd029e980 .scope module, "sel3" "BITWISEand2" 15 23, 15 2 0, S_0000027fd029a450;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "out";
    .port_info 1 /INPUT 32 "in1";
    .port_info 2 /INPUT 32 "in2";
L_0000027fd033e320 .functor AND 32, L_0000027fd02ce050, L_0000027fd02ce0f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
v0000027fd029d2c0_0 .net "in1", 31 0, L_0000027fd02ce050;  1 drivers
v0000027fd029db80_0 .net "in2", 31 0, L_0000027fd02ce0f0;  1 drivers
v0000027fd029e440_0 .net "out", 31 0, L_0000027fd033e320;  alias, 1 drivers
S_0000027fd029ff60 .scope module, "id_ex_buffer1" "ID_EX_buffer1" 3 124, 16 1 0, S_0000027fd0069fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 12 "ID_opcode";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "ID_rd_indzero";
    .port_info 7 /INPUT 5 "ID_rd_ind";
    .port_info 8 /INPUT 32 "ID_PC";
    .port_info 9 /INPUT 32 "ID_rs1";
    .port_info 10 /INPUT 32 "ID_rs2";
    .port_info 11 /INPUT 1 "ID_regwrite";
    .port_info 12 /INPUT 1 "ID_memread";
    .port_info 13 /INPUT 1 "ID_memwrite";
    .port_info 14 /INPUT 32 "ID_PFC_to_EX";
    .port_info 15 /INPUT 1 "ID_predicted";
    .port_info 16 /INPUT 1 "ID_is_oper2_immed";
    .port_info 17 /INPUT 1 "ID_is_beq";
    .port_info 18 /INPUT 1 "ID_is_bne";
    .port_info 19 /INPUT 1 "ID_is_jr";
    .port_info 20 /INPUT 1 "ID_is_jal";
    .port_info 21 /INPUT 32 "ID_forward_to_B";
    .port_info 22 /OUTPUT 12 "EX1_opcode";
    .port_info 23 /OUTPUT 5 "EX1_rs1_ind";
    .port_info 24 /OUTPUT 5 "EX1_rs2_ind";
    .port_info 25 /OUTPUT 1 "EX1_rd_indzero";
    .port_info 26 /OUTPUT 5 "EX1_rd_ind";
    .port_info 27 /OUTPUT 32 "EX1_PC";
    .port_info 28 /OUTPUT 32 "EX1_rs1";
    .port_info 29 /OUTPUT 32 "EX1_rs2";
    .port_info 30 /OUTPUT 1 "EX1_regwrite";
    .port_info 31 /OUTPUT 1 "EX1_memread";
    .port_info 32 /OUTPUT 1 "EX1_memwrite";
    .port_info 33 /OUTPUT 32 "EX1_PFC";
    .port_info 34 /OUTPUT 1 "EX1_predicted";
    .port_info 35 /OUTPUT 1 "EX1_is_oper2_immed";
    .port_info 36 /OUTPUT 1 "EX1_is_beq";
    .port_info 37 /OUTPUT 1 "EX1_is_bne";
    .port_info 38 /OUTPUT 1 "EX1_is_jr";
    .port_info 39 /OUTPUT 1 "EX1_is_jal";
    .port_info 40 /OUTPUT 32 "EX1_forward_to_B";
P_0000027fd02a4950 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027fd02a4988 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027fd02a49c0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027fd02a49f8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027fd02a4a30 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027fd02a4a68 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027fd02a4aa0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027fd02a4ad8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027fd02a4b10 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027fd02a4b48 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027fd02a4b80 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027fd02a4bb8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027fd02a4bf0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027fd02a4c28 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027fd02a4c60 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027fd02a4c98 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027fd02a4cd0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027fd02a4d08 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027fd02a4d40 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027fd02a4d78 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027fd02a4db0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027fd02a4de8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027fd02a4e20 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027fd02a4e58 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027fd02a4e90 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027fd02a1b20_0 .var "EX1_PC", 31 0;
v0000027fd02a1120_0 .var "EX1_PFC", 31 0;
v0000027fd02a2480_0 .var "EX1_forward_to_B", 31 0;
v0000027fd02a2980_0 .var "EX1_is_beq", 0 0;
v0000027fd02a13a0_0 .var "EX1_is_bne", 0 0;
v0000027fd02a27a0_0 .var "EX1_is_jal", 0 0;
v0000027fd02a2de0_0 .var "EX1_is_jr", 0 0;
v0000027fd02a1c60_0 .var "EX1_is_oper2_immed", 0 0;
v0000027fd02a1620_0 .var "EX1_memread", 0 0;
v0000027fd02a2700_0 .var "EX1_memwrite", 0 0;
v0000027fd02a2d40_0 .var "EX1_opcode", 11 0;
v0000027fd02a1940_0 .var "EX1_predicted", 0 0;
v0000027fd02a2a20_0 .var "EX1_rd_ind", 4 0;
v0000027fd02a2520_0 .var "EX1_rd_indzero", 0 0;
v0000027fd02a11c0_0 .var "EX1_regwrite", 0 0;
v0000027fd02a23e0_0 .var "EX1_rs1", 31 0;
v0000027fd02a0a40_0 .var "EX1_rs1_ind", 4 0;
v0000027fd02a0cc0_0 .var "EX1_rs2", 31 0;
v0000027fd02a1260_0 .var "EX1_rs2_ind", 4 0;
v0000027fd02a1440_0 .net "FLUSH", 0 0, v0000027fd02aaf50_0;  alias, 1 drivers
v0000027fd02a1bc0_0 .net "ID_PC", 31 0, v0000027fd02a8bb0_0;  alias, 1 drivers
v0000027fd02a3100_0 .net "ID_PFC_to_EX", 31 0, L_0000027fd02d1430;  alias, 1 drivers
v0000027fd02a1da0_0 .net "ID_forward_to_B", 31 0, L_0000027fd02d35f0;  alias, 1 drivers
v0000027fd02a1300_0 .net "ID_is_beq", 0 0, L_0000027fd02d1c50;  alias, 1 drivers
v0000027fd02a22a0_0 .net "ID_is_bne", 0 0, L_0000027fd02d1d90;  alias, 1 drivers
v0000027fd02a0c20_0 .net "ID_is_jal", 0 0, L_0000027fd02d3b90;  alias, 1 drivers
v0000027fd02a16c0_0 .net "ID_is_jr", 0 0, L_0000027fd02d1e30;  alias, 1 drivers
v0000027fd02a2840_0 .net "ID_is_oper2_immed", 0 0, L_0000027fd02d57d0;  alias, 1 drivers
v0000027fd02a2e80_0 .net "ID_memread", 0 0, L_0000027fd02d3910;  alias, 1 drivers
v0000027fd02a1d00_0 .net "ID_memwrite", 0 0, L_0000027fd02d3e10;  alias, 1 drivers
v0000027fd02a1800_0 .net "ID_opcode", 11 0, v0000027fd02c42d0_0;  alias, 1 drivers
v0000027fd02a2ac0_0 .net "ID_predicted", 0 0, v0000027fd02ab1d0_0;  alias, 1 drivers
v0000027fd02a2f20_0 .net "ID_rd_ind", 4 0, v0000027fd02c1e90_0;  alias, 1 drivers
v0000027fd02a1e40_0 .net "ID_rd_indzero", 0 0, L_0000027fd02d3af0;  1 drivers
v0000027fd02a2ca0_0 .net "ID_regwrite", 0 0, L_0000027fd02d39b0;  alias, 1 drivers
v0000027fd02a2fc0_0 .net "ID_rs1", 31 0, v0000027fd02a7850_0;  alias, 1 drivers
v0000027fd02a14e0_0 .net "ID_rs1_ind", 4 0, v0000027fd02c40f0_0;  alias, 1 drivers
v0000027fd02a18a0_0 .net "ID_rs2", 31 0, v0000027fd02a78f0_0;  alias, 1 drivers
v0000027fd02a2340_0 .net "ID_rs2_ind", 4 0, v0000027fd02c4190_0;  alias, 1 drivers
v0000027fd02a0fe0_0 .net "clk", 0 0, L_0000027fd02d4ea0;  1 drivers
v0000027fd02a25c0_0 .net "rst", 0 0, v0000027fd02cfdb0_0;  alias, 1 drivers
E_0000027fd021a690 .event posedge, v0000027fd0291ca0_0, v0000027fd02a0fe0_0;
S_0000027fd029f790 .scope module, "id_ex_buffer2" "ID_EX_buffer2" 3 142, 16 104 0, S_0000027fd0069fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "FLUSH";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "EX1_ALU_OPER1";
    .port_info 4 /INPUT 32 "EX1_ALU_OPER2";
    .port_info 5 /INPUT 12 "EX1_opcode";
    .port_info 6 /INPUT 5 "EX1_rs1_ind";
    .port_info 7 /INPUT 5 "EX1_rs2_ind";
    .port_info 8 /INPUT 1 "EX1_rd_indzero";
    .port_info 9 /INPUT 5 "EX1_rd_ind";
    .port_info 10 /INPUT 32 "EX1_PC";
    .port_info 11 /INPUT 32 "EX1_rs1";
    .port_info 12 /INPUT 32 "EX1_rs2_out";
    .port_info 13 /INPUT 1 "EX1_regwrite";
    .port_info 14 /INPUT 1 "EX1_memread";
    .port_info 15 /INPUT 1 "EX1_memwrite";
    .port_info 16 /INPUT 1 "EX1_predicted";
    .port_info 17 /INPUT 1 "EX1_is_oper2_immed";
    .port_info 18 /INPUT 1 "EX1_is_beq";
    .port_info 19 /INPUT 1 "EX1_is_bne";
    .port_info 20 /INPUT 1 "EX1_is_jr";
    .port_info 21 /INPUT 1 "EX1_is_jal";
    .port_info 22 /INPUT 32 "EX1_forward_to_B";
    .port_info 23 /INPUT 32 "EX1_PFC_to_IF";
    .port_info 24 /OUTPUT 32 "EX2_ALU_OPER1";
    .port_info 25 /OUTPUT 32 "EX2_ALU_OPER2";
    .port_info 26 /OUTPUT 12 "EX2_opcode";
    .port_info 27 /OUTPUT 5 "EX2_rs1_ind";
    .port_info 28 /OUTPUT 5 "EX2_rs2_ind";
    .port_info 29 /OUTPUT 1 "EX2_rd_indzero";
    .port_info 30 /OUTPUT 5 "EX2_rd_ind";
    .port_info 31 /OUTPUT 32 "EX2_PC";
    .port_info 32 /OUTPUT 32 "EX2_rs1";
    .port_info 33 /OUTPUT 32 "EX2_rs2_out";
    .port_info 34 /OUTPUT 1 "EX2_regwrite";
    .port_info 35 /OUTPUT 1 "EX2_memread";
    .port_info 36 /OUTPUT 1 "EX2_memwrite";
    .port_info 37 /OUTPUT 1 "EX2_predicted";
    .port_info 38 /OUTPUT 1 "EX2_is_oper2_immed";
    .port_info 39 /OUTPUT 1 "EX2_is_beq";
    .port_info 40 /OUTPUT 1 "EX2_is_bne";
    .port_info 41 /OUTPUT 1 "EX2_is_jr";
    .port_info 42 /OUTPUT 1 "EX2_is_jal";
    .port_info 43 /OUTPUT 32 "EX2_forward_to_B";
    .port_info 44 /OUTPUT 32 "EX2_PFC_to_IF";
P_0000027fd02a4ed0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027fd02a4f08 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027fd02a4f40 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027fd02a4f78 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027fd02a4fb0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027fd02a4fe8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027fd02a5020 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027fd02a5058 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027fd02a5090 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027fd02a50c8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027fd02a5100 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027fd02a5138 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027fd02a5170 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027fd02a51a8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027fd02a51e0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027fd02a5218 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027fd02a5250 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027fd02a5288 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027fd02a52c0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027fd02a52f8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027fd02a5330 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027fd02a5368 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027fd02a53a0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027fd02a53d8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027fd02a5410 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027fd02a2660_0 .net "EX1_ALU_OPER1", 31 0, L_0000027fd02d5fb0;  alias, 1 drivers
v0000027fd02a0b80_0 .net "EX1_ALU_OPER2", 31 0, L_0000027fd033e470;  alias, 1 drivers
v0000027fd02a0d60_0 .net "EX1_PC", 31 0, v0000027fd02a1b20_0;  alias, 1 drivers
v0000027fd02a0e00_0 .net "EX1_PFC_to_IF", 31 0, L_0000027fd02ce7d0;  alias, 1 drivers
v0000027fd02a0ea0_0 .net "EX1_forward_to_B", 31 0, v0000027fd02a2480_0;  alias, 1 drivers
v0000027fd02a3b00_0 .net "EX1_is_beq", 0 0, v0000027fd02a2980_0;  alias, 1 drivers
v0000027fd02a4000_0 .net "EX1_is_bne", 0 0, v0000027fd02a13a0_0;  alias, 1 drivers
v0000027fd02a46e0_0 .net "EX1_is_jal", 0 0, v0000027fd02a27a0_0;  alias, 1 drivers
v0000027fd02a4280_0 .net "EX1_is_jr", 0 0, v0000027fd02a2de0_0;  alias, 1 drivers
v0000027fd02a4320_0 .net "EX1_is_oper2_immed", 0 0, v0000027fd02a1c60_0;  alias, 1 drivers
v0000027fd02a4460_0 .net "EX1_memread", 0 0, v0000027fd02a1620_0;  alias, 1 drivers
v0000027fd02a4500_0 .net "EX1_memwrite", 0 0, v0000027fd02a2700_0;  alias, 1 drivers
v0000027fd02a37e0_0 .net "EX1_opcode", 11 0, v0000027fd02a2d40_0;  alias, 1 drivers
v0000027fd02a3880_0 .net "EX1_predicted", 0 0, v0000027fd02a1940_0;  alias, 1 drivers
v0000027fd02a3920_0 .net "EX1_rd_ind", 4 0, v0000027fd02a2a20_0;  alias, 1 drivers
v0000027fd02a3a60_0 .net "EX1_rd_indzero", 0 0, v0000027fd02a2520_0;  alias, 1 drivers
v0000027fd02a45a0_0 .net "EX1_regwrite", 0 0, v0000027fd02a11c0_0;  alias, 1 drivers
v0000027fd02a4780_0 .net "EX1_rs1", 31 0, v0000027fd02a23e0_0;  alias, 1 drivers
v0000027fd02a43c0_0 .net "EX1_rs1_ind", 4 0, v0000027fd02a0a40_0;  alias, 1 drivers
v0000027fd02a4640_0 .net "EX1_rs2_ind", 4 0, v0000027fd02a1260_0;  alias, 1 drivers
v0000027fd02a4820_0 .net "EX1_rs2_out", 31 0, L_0000027fd033e1d0;  alias, 1 drivers
v0000027fd02a31a0_0 .var "EX2_ALU_OPER1", 31 0;
v0000027fd02a32e0_0 .var "EX2_ALU_OPER2", 31 0;
v0000027fd02a3240_0 .var "EX2_PC", 31 0;
v0000027fd02a34c0_0 .var "EX2_PFC_to_IF", 31 0;
v0000027fd02a3c40_0 .var "EX2_forward_to_B", 31 0;
v0000027fd02a3ce0_0 .var "EX2_is_beq", 0 0;
v0000027fd02a3d80_0 .var "EX2_is_bne", 0 0;
v0000027fd02a3ba0_0 .var "EX2_is_jal", 0 0;
v0000027fd02a3380_0 .var "EX2_is_jr", 0 0;
v0000027fd02a3e20_0 .var "EX2_is_oper2_immed", 0 0;
v0000027fd02a3740_0 .var "EX2_memread", 0 0;
v0000027fd02a3ec0_0 .var "EX2_memwrite", 0 0;
v0000027fd02a3f60_0 .var "EX2_opcode", 11 0;
v0000027fd02a3420_0 .var "EX2_predicted", 0 0;
v0000027fd02a3560_0 .var "EX2_rd_ind", 4 0;
v0000027fd02a39c0_0 .var "EX2_rd_indzero", 0 0;
v0000027fd02a40a0_0 .var "EX2_regwrite", 0 0;
v0000027fd02a4140_0 .var "EX2_rs1", 31 0;
v0000027fd02a3600_0 .var "EX2_rs1_ind", 4 0;
v0000027fd02a36a0_0 .var "EX2_rs2_ind", 4 0;
v0000027fd02a41e0_0 .var "EX2_rs2_out", 31 0;
v0000027fd02aae10_0 .net "FLUSH", 0 0, v0000027fd02aaff0_0;  alias, 1 drivers
v0000027fd02ab3b0_0 .net "clk", 0 0, L_0000027fd033d7c0;  1 drivers
v0000027fd02abd10_0 .net "rst", 0 0, v0000027fd02cfdb0_0;  alias, 1 drivers
E_0000027fd021a7d0 .event posedge, v0000027fd0291ca0_0, v0000027fd02ab3b0_0;
S_0000027fd029ee30 .scope module, "id_stage" "ID_stage" 3 102, 17 2 0, S_0000027fd0069fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc";
    .port_info 1 /INPUT 32 "inst";
    .port_info 2 /INPUT 12 "ID_opcode";
    .port_info 3 /INPUT 12 "EX1_opcode";
    .port_info 4 /INPUT 12 "EX2_opcode";
    .port_info 5 /INPUT 1 "EX1_memread";
    .port_info 6 /INPUT 1 "EX2_memread";
    .port_info 7 /INPUT 32 "wr_reg_data";
    .port_info 8 /INPUT 5 "ID_rs1_ind";
    .port_info 9 /INPUT 5 "ID_rs2_ind";
    .port_info 10 /INPUT 1 "EX1_rd_indzero";
    .port_info 11 /INPUT 5 "EX1_rd_ind";
    .port_info 12 /INPUT 1 "EX2_rd_indzero";
    .port_info 13 /INPUT 5 "EX2_rd_ind";
    .port_info 14 /INPUT 5 "WB_rd_ind";
    .port_info 15 /OUTPUT 1 "ID_EX1_flush";
    .port_info 16 /OUTPUT 1 "ID_EX2_flush";
    .port_info 17 /INPUT 1 "Wrong_prediction";
    .port_info 18 /INPUT 1 "clk";
    .port_info 19 /OUTPUT 32 "PFC_to_IF";
    .port_info 20 /OUTPUT 32 "PFC_to_EX";
    .port_info 21 /INOUT 1 "predicted_to_EX";
    .port_info 22 /OUTPUT 32 "rs1";
    .port_info 23 /OUTPUT 32 "rs2";
    .port_info 24 /OUTPUT 3 "PC_src";
    .port_info 25 /OUTPUT 1 "pc_write";
    .port_info 26 /OUTPUT 1 "IF_ID_write";
    .port_info 27 /OUTPUT 1 "IF_ID_flush";
    .port_info 28 /INPUT 1 "reg_write_from_wb";
    .port_info 29 /OUTPUT 1 "reg_write";
    .port_info 30 /OUTPUT 1 "mem_read";
    .port_info 31 /OUTPUT 1 "mem_write";
    .port_info 32 /INPUT 1 "rst";
    .port_info 33 /OUTPUT 1 "is_oper2_immed";
    .port_info 34 /OUTPUT 1 "ID_is_beq";
    .port_info 35 /OUTPUT 1 "ID_is_bne";
    .port_info 36 /OUTPUT 1 "ID_is_jr";
    .port_info 37 /OUTPUT 1 "ID_is_jal";
    .port_info 38 /OUTPUT 1 "ID_is_j";
    .port_info 39 /OUTPUT 1 "is_branch_and_taken";
    .port_info 40 /OUTPUT 32 "forward_to_B";
P_0000027fd02ad460 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027fd02ad498 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027fd02ad4d0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027fd02ad508 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027fd02ad540 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027fd02ad578 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027fd02ad5b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027fd02ad5e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027fd02ad620 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027fd02ad658 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027fd02ad690 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027fd02ad6c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027fd02ad700 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027fd02ad738 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027fd02ad770 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027fd02ad7a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027fd02ad7e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027fd02ad818 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027fd02ad850 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027fd02ad888 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027fd02ad8c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027fd02ad8f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027fd02ad930 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027fd02ad968 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027fd02ad9a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027fd02d4ff0 .functor OR 1, L_0000027fd02d1c50, L_0000027fd02d1d90, C4<0>, C4<0>;
L_0000027fd02d5a70 .functor AND 1, L_0000027fd02d4ff0, L_0000027fd02d5760, C4<1>, C4<1>;
L_0000027fd02d4b20 .functor OR 1, L_0000027fd02d1c50, L_0000027fd02d1d90, C4<0>, C4<0>;
L_0000027fd02d49d0 .functor AND 1, L_0000027fd02d4b20, L_0000027fd02d5760, C4<1>, C4<1>;
L_0000027fd02d5140 .functor OR 1, L_0000027fd02d1c50, L_0000027fd02d1d90, C4<0>, C4<0>;
L_0000027fd02d4490 .functor AND 1, L_0000027fd02d5140, v0000027fd02ab1d0_0, C4<1>, C4<1>;
v0000027fd02a9dd0_0 .net "EX1_memread", 0 0, v0000027fd02a1620_0;  alias, 1 drivers
v0000027fd02a8e30_0 .net "EX1_opcode", 11 0, v0000027fd02a2d40_0;  alias, 1 drivers
v0000027fd02a9e70_0 .net "EX1_rd_ind", 4 0, v0000027fd02a2a20_0;  alias, 1 drivers
v0000027fd02a91f0_0 .net "EX1_rd_indzero", 0 0, v0000027fd02a2520_0;  alias, 1 drivers
v0000027fd02a8f70_0 .net "EX2_memread", 0 0, v0000027fd02a3740_0;  alias, 1 drivers
v0000027fd02a8cf0_0 .net "EX2_opcode", 11 0, v0000027fd02a3f60_0;  alias, 1 drivers
v0000027fd02aa050_0 .net "EX2_rd_ind", 4 0, v0000027fd02a3560_0;  alias, 1 drivers
v0000027fd02a9470_0 .net "EX2_rd_indzero", 0 0, v0000027fd02a39c0_0;  alias, 1 drivers
v0000027fd02a7df0_0 .net "ID_EX1_flush", 0 0, v0000027fd02aaf50_0;  alias, 1 drivers
v0000027fd02a8250_0 .net "ID_EX2_flush", 0 0, v0000027fd02aaff0_0;  alias, 1 drivers
v0000027fd02a8d90_0 .net "ID_is_beq", 0 0, L_0000027fd02d1c50;  alias, 1 drivers
v0000027fd02a9a10_0 .net "ID_is_bne", 0 0, L_0000027fd02d1d90;  alias, 1 drivers
v0000027fd02a9830_0 .net "ID_is_j", 0 0, L_0000027fd02d3eb0;  alias, 1 drivers
v0000027fd02a8ed0_0 .net "ID_is_jal", 0 0, L_0000027fd02d3b90;  alias, 1 drivers
v0000027fd02a86b0_0 .net "ID_is_jr", 0 0, L_0000027fd02d1e30;  alias, 1 drivers
v0000027fd02a9d30_0 .net "ID_opcode", 11 0, v0000027fd02c42d0_0;  alias, 1 drivers
v0000027fd02a98d0_0 .net "ID_rs1_ind", 4 0, v0000027fd02c40f0_0;  alias, 1 drivers
v0000027fd02a8890_0 .net "ID_rs2_ind", 4 0, v0000027fd02c4190_0;  alias, 1 drivers
v0000027fd02a8430_0 .net "IF_ID_flush", 0 0, v0000027fd02ad250_0;  alias, 1 drivers
v0000027fd02a8750_0 .net "IF_ID_write", 0 0, v0000027fd02ad110_0;  alias, 1 drivers
v0000027fd02aa0f0_0 .net "PC_src", 2 0, L_0000027fd02d26f0;  alias, 1 drivers
v0000027fd02a9970_0 .net "PFC_to_EX", 31 0, L_0000027fd02d1430;  alias, 1 drivers
v0000027fd02aa410_0 .net "PFC_to_IF", 31 0, L_0000027fd02d1390;  alias, 1 drivers
v0000027fd02aa230_0 .net "WB_rd_ind", 4 0, v0000027fd02c4370_0;  alias, 1 drivers
v0000027fd02a9010_0 .net "Wrong_prediction", 0 0, L_0000027fd033ee80;  alias, 1 drivers
v0000027fd02a9bf0_0 .net *"_ivl_11", 0 0, L_0000027fd02d49d0;  1 drivers
v0000027fd02a9f10_0 .net *"_ivl_13", 9 0, L_0000027fd02d3730;  1 drivers
v0000027fd02a7d50_0 .net *"_ivl_15", 9 0, L_0000027fd02d19d0;  1 drivers
v0000027fd02a9290_0 .net *"_ivl_16", 9 0, L_0000027fd02d37d0;  1 drivers
v0000027fd02a8930_0 .net *"_ivl_19", 9 0, L_0000027fd02d1110;  1 drivers
v0000027fd02a8c50_0 .net *"_ivl_20", 9 0, L_0000027fd02d2c90;  1 drivers
v0000027fd02a8610_0 .net *"_ivl_25", 0 0, L_0000027fd02d5140;  1 drivers
v0000027fd02aa370_0 .net *"_ivl_27", 0 0, L_0000027fd02d4490;  1 drivers
v0000027fd02a9c90_0 .net *"_ivl_29", 9 0, L_0000027fd02d3230;  1 drivers
v0000027fd02aa190_0 .net *"_ivl_3", 0 0, L_0000027fd02d4ff0;  1 drivers
L_0000027fd02f01f0 .functor BUFT 1, C4<0000000001>, C4<0>, C4<0>, C4<0>;
v0000027fd02a9fb0_0 .net/2u *"_ivl_30", 9 0, L_0000027fd02f01f0;  1 drivers
v0000027fd02a95b0_0 .net *"_ivl_32", 9 0, L_0000027fd02d11b0;  1 drivers
v0000027fd02aa2d0_0 .net *"_ivl_35", 9 0, L_0000027fd02d2dd0;  1 drivers
v0000027fd02a90b0_0 .net *"_ivl_37", 9 0, L_0000027fd02d12f0;  1 drivers
v0000027fd02a7cb0_0 .net *"_ivl_38", 9 0, L_0000027fd02d2650;  1 drivers
v0000027fd02a9150_0 .net *"_ivl_40", 9 0, L_0000027fd02d2b50;  1 drivers
L_0000027fd02f0238 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a7e90_0 .net/2s *"_ivl_45", 21 0, L_0000027fd02f0238;  1 drivers
L_0000027fd02f0280 .functor BUFT 1, C4<0000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a8390_0 .net/2s *"_ivl_50", 21 0, L_0000027fd02f0280;  1 drivers
v0000027fd02a87f0_0 .net *"_ivl_9", 0 0, L_0000027fd02d4b20;  1 drivers
v0000027fd02a84d0_0 .net "clk", 0 0, L_0000027fd0210150;  alias, 1 drivers
v0000027fd02a9330_0 .net "forward_to_B", 31 0, L_0000027fd02d35f0;  alias, 1 drivers
v0000027fd02a89d0_0 .net "imm", 31 0, v0000027fd02a7170_0;  1 drivers
v0000027fd02a93d0_0 .net "inst", 31 0, v0000027fd02a8570_0;  alias, 1 drivers
v0000027fd02a81b0_0 .net "is_branch_and_taken", 0 0, L_0000027fd02d5a70;  alias, 1 drivers
v0000027fd02a7f30_0 .net "is_oper2_immed", 0 0, L_0000027fd02d57d0;  alias, 1 drivers
v0000027fd02a8a70_0 .net "mem_read", 0 0, L_0000027fd02d3910;  alias, 1 drivers
v0000027fd02a9510_0 .net "mem_write", 0 0, L_0000027fd02d3e10;  alias, 1 drivers
v0000027fd02a7fd0_0 .net "pc", 31 0, v0000027fd02a8bb0_0;  alias, 1 drivers
v0000027fd02a9ab0_0 .net "pc_write", 0 0, v0000027fd02acf30_0;  alias, 1 drivers
v0000027fd02a9650_0 .net "predicted", 0 0, L_0000027fd02d5760;  1 drivers
v0000027fd02a96f0_0 .net "predicted_to_EX", 0 0, v0000027fd02ab1d0_0;  alias, 1 drivers
v0000027fd02a9790_0 .net "reg_write", 0 0, L_0000027fd02d39b0;  alias, 1 drivers
v0000027fd02a8b10_0 .net "reg_write_from_wb", 0 0, v0000027fd02c4ff0_0;  alias, 1 drivers
v0000027fd02a9b50_0 .net "rs1", 31 0, v0000027fd02a7850_0;  alias, 1 drivers
v0000027fd02a8070_0 .net "rs2", 31 0, v0000027fd02a78f0_0;  alias, 1 drivers
v0000027fd02a8110_0 .net "rst", 0 0, v0000027fd02cfdb0_0;  alias, 1 drivers
v0000027fd02a82f0_0 .net "wr_reg_data", 31 0, L_0000027fd035b040;  alias, 1 drivers
L_0000027fd02d35f0 .functor MUXZ 32, v0000027fd02a78f0_0, v0000027fd02a7170_0, L_0000027fd02d57d0, C4<>;
L_0000027fd02d3730 .part v0000027fd02a8bb0_0, 0, 10;
L_0000027fd02d19d0 .part v0000027fd02a8570_0, 0, 10;
L_0000027fd02d37d0 .arith/sum 10, L_0000027fd02d3730, L_0000027fd02d19d0;
L_0000027fd02d1110 .part v0000027fd02a8570_0, 0, 10;
L_0000027fd02d2c90 .functor MUXZ 10, L_0000027fd02d1110, L_0000027fd02d37d0, L_0000027fd02d49d0, C4<>;
L_0000027fd02d3230 .part v0000027fd02a8bb0_0, 0, 10;
L_0000027fd02d11b0 .arith/sum 10, L_0000027fd02d3230, L_0000027fd02f01f0;
L_0000027fd02d2dd0 .part v0000027fd02a8bb0_0, 0, 10;
L_0000027fd02d12f0 .part v0000027fd02a8570_0, 0, 10;
L_0000027fd02d2650 .arith/sum 10, L_0000027fd02d2dd0, L_0000027fd02d12f0;
L_0000027fd02d2b50 .functor MUXZ 10, L_0000027fd02d2650, L_0000027fd02d11b0, L_0000027fd02d4490, C4<>;
L_0000027fd02d1390 .concat8 [ 10 22 0 0], L_0000027fd02d2c90, L_0000027fd02f0238;
L_0000027fd02d1430 .concat8 [ 10 22 0 0], L_0000027fd02d2b50, L_0000027fd02f0280;
S_0000027fd02a05a0 .scope module, "BR" "BranchResolver" 17 42, 18 2 0, S_0000027fd029ee30;
 .timescale 0 0;
    .port_info 0 /OUTPUT 3 "PC_src";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 12 "EX1_opcode";
    .port_info 3 /INPUT 12 "EX2_opcode";
    .port_info 4 /OUTPUT 1 "predicted";
    .port_info 5 /OUTPUT 1 "predicted_to_EX";
    .port_info 6 /INPUT 1 "Wrong_prediction";
    .port_info 7 /INPUT 1 "rst";
    .port_info 8 /INPUT 1 "clk";
P_0000027fd02ad9e0 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027fd02ada18 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027fd02ada50 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027fd02ada88 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027fd02adac0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027fd02adaf8 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027fd02adb30 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027fd02adb68 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027fd02adba0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027fd02adbd8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027fd02adc10 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027fd02adc48 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027fd02adc80 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027fd02adcb8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027fd02adcf0 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027fd02add28 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027fd02add60 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027fd02add98 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027fd02addd0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027fd02ade08 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027fd02ade40 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027fd02ade78 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027fd02adeb0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027fd02adee8 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027fd02adf20 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027fd02d4110 .functor OR 1, L_0000027fd02d5760, L_0000027fd02d2510, C4<0>, C4<0>;
L_0000027fd02d4ab0 .functor OR 1, L_0000027fd02d4110, L_0000027fd02d3370, C4<0>, C4<0>;
v0000027fd02ab6d0_0 .net "EX1_opcode", 11 0, v0000027fd02a2d40_0;  alias, 1 drivers
v0000027fd02ab310_0 .net "EX2_opcode", 11 0, v0000027fd02a3f60_0;  alias, 1 drivers
v0000027fd02ab4f0_0 .net "ID_opcode", 11 0, v0000027fd02c42d0_0;  alias, 1 drivers
v0000027fd02ab590_0 .net "PC_src", 2 0, L_0000027fd02d26f0;  alias, 1 drivers
v0000027fd02ac8f0_0 .net "Wrong_prediction", 0 0, L_0000027fd033ee80;  alias, 1 drivers
L_0000027fd02f03e8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000027fd02ab630_0 .net/2u *"_ivl_0", 2 0, L_0000027fd02f03e8;  1 drivers
v0000027fd02aac30_0 .net *"_ivl_10", 0 0, L_0000027fd02d23d0;  1 drivers
L_0000027fd02f0508 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000027fd02acb70_0 .net/2u *"_ivl_12", 2 0, L_0000027fd02f0508;  1 drivers
L_0000027fd02f0550 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02acc10_0 .net/2u *"_ivl_14", 11 0, L_0000027fd02f0550;  1 drivers
v0000027fd02ac990_0 .net *"_ivl_16", 0 0, L_0000027fd02d2510;  1 drivers
v0000027fd02ab950_0 .net *"_ivl_19", 0 0, L_0000027fd02d4110;  1 drivers
L_0000027fd02f0430 .functor BUFT 1, C4<111111000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02aa4b0_0 .net/2u *"_ivl_2", 11 0, L_0000027fd02f0430;  1 drivers
L_0000027fd02f0598 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02aa5f0_0 .net/2u *"_ivl_20", 11 0, L_0000027fd02f0598;  1 drivers
v0000027fd02ac0d0_0 .net *"_ivl_22", 0 0, L_0000027fd02d3370;  1 drivers
v0000027fd02aaaf0_0 .net *"_ivl_25", 0 0, L_0000027fd02d4ab0;  1 drivers
L_0000027fd02f05e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000027fd02ac490_0 .net/2u *"_ivl_26", 2 0, L_0000027fd02f05e0;  1 drivers
L_0000027fd02f0628 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027fd02ac670_0 .net/2u *"_ivl_28", 2 0, L_0000027fd02f0628;  1 drivers
v0000027fd02aa550_0 .net *"_ivl_30", 2 0, L_0000027fd02d1570;  1 drivers
v0000027fd02abbd0_0 .net *"_ivl_32", 2 0, L_0000027fd02d1610;  1 drivers
v0000027fd02ab810_0 .net *"_ivl_34", 2 0, L_0000027fd02d2ab0;  1 drivers
v0000027fd02aa730_0 .net *"_ivl_4", 0 0, L_0000027fd02d2a10;  1 drivers
L_0000027fd02f0478 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000027fd02abc70_0 .net/2u *"_ivl_6", 2 0, L_0000027fd02f0478;  1 drivers
L_0000027fd02f04c0 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000027fd02abe50_0 .net/2u *"_ivl_8", 11 0, L_0000027fd02f04c0;  1 drivers
v0000027fd02ab8b0_0 .net "clk", 0 0, L_0000027fd0210150;  alias, 1 drivers
v0000027fd02ab9f0_0 .net "predicted", 0 0, L_0000027fd02d5760;  alias, 1 drivers
v0000027fd02ac530_0 .net "predicted_to_EX", 0 0, v0000027fd02ab1d0_0;  alias, 1 drivers
v0000027fd02ac170_0 .net "rst", 0 0, v0000027fd02cfdb0_0;  alias, 1 drivers
v0000027fd02ac710_0 .net "state", 1 0, v0000027fd02aaeb0_0;  1 drivers
L_0000027fd02d2a10 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0430;
L_0000027fd02d23d0 .cmp/eq 12, v0000027fd02a2d40_0, L_0000027fd02f04c0;
L_0000027fd02d2510 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0550;
L_0000027fd02d3370 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0598;
L_0000027fd02d1570 .functor MUXZ 3, L_0000027fd02f0628, L_0000027fd02f05e0, L_0000027fd02d4ab0, C4<>;
L_0000027fd02d1610 .functor MUXZ 3, L_0000027fd02d1570, L_0000027fd02f0508, L_0000027fd02d23d0, C4<>;
L_0000027fd02d2ab0 .functor MUXZ 3, L_0000027fd02d1610, L_0000027fd02f0478, L_0000027fd02d2a10, C4<>;
L_0000027fd02d26f0 .functor MUXZ 3, L_0000027fd02d2ab0, L_0000027fd02f03e8, L_0000027fd033ee80, C4<>;
S_0000027fd02a00f0 .scope module, "BPU" "BranchPredictor" 18 24, 19 1 0, S_0000027fd02a05a0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /INPUT 12 "EX_opcode";
    .port_info 2 /OUTPUT 1 "predicted";
    .port_info 3 /OUTPUT 1 "predicted_to_EX";
    .port_info 4 /INPUT 1 "Wrong_prediction";
    .port_info 5 /INPUT 1 "rst";
    .port_info 6 /OUTPUT 2 "state";
    .port_info 7 /INPUT 1 "clk";
P_0000027fd02adf60 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027fd02adf98 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027fd02adfd0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027fd02ae008 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027fd02ae040 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027fd02ae078 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027fd02ae0b0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027fd02ae0e8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027fd02ae120 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027fd02ae158 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027fd02ae190 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027fd02ae1c8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027fd02ae200 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027fd02ae238 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027fd02ae270 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027fd02ae2a8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027fd02ae2e0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027fd02ae318 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027fd02ae350 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027fd02ae388 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027fd02ae3c0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027fd02ae3f8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027fd02ae430 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027fd02ae468 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027fd02ae4a0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027fd02d4650 .functor OR 1, L_0000027fd02d2fb0, L_0000027fd02d2970, C4<0>, C4<0>;
L_0000027fd02d56f0 .functor OR 1, L_0000027fd02d14d0, L_0000027fd02d1b10, C4<0>, C4<0>;
L_0000027fd02d4a40 .functor AND 1, L_0000027fd02d4650, L_0000027fd02d56f0, C4<1>, C4<1>;
L_0000027fd02d5610 .functor NOT 1, L_0000027fd02d4a40, C4<0>, C4<0>, C4<0>;
L_0000027fd02d55a0 .functor OR 1, v0000027fd02cfdb0_0, L_0000027fd02d5610, C4<0>, C4<0>;
L_0000027fd02d5760 .functor NOT 1, L_0000027fd02d55a0, C4<0>, C4<0>, C4<0>;
v0000027fd02ac2b0_0 .net "EX_opcode", 11 0, v0000027fd02a3f60_0;  alias, 1 drivers
v0000027fd02ab770_0 .net "ID_opcode", 11 0, v0000027fd02c42d0_0;  alias, 1 drivers
v0000027fd02ab450_0 .net "Wrong_prediction", 0 0, L_0000027fd033ee80;  alias, 1 drivers
L_0000027fd02f02c8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02ac850_0 .net/2u *"_ivl_0", 11 0, L_0000027fd02f02c8;  1 drivers
L_0000027fd02f0358 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000027fd02abdb0_0 .net/2u *"_ivl_10", 1 0, L_0000027fd02f0358;  1 drivers
v0000027fd02abf90_0 .net *"_ivl_12", 0 0, L_0000027fd02d14d0;  1 drivers
L_0000027fd02f03a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0000027fd02aab90_0 .net/2u *"_ivl_14", 1 0, L_0000027fd02f03a0;  1 drivers
v0000027fd02ab270_0 .net *"_ivl_16", 0 0, L_0000027fd02d1b10;  1 drivers
v0000027fd02ac5d0_0 .net *"_ivl_19", 0 0, L_0000027fd02d56f0;  1 drivers
v0000027fd02aa910_0 .net *"_ivl_2", 0 0, L_0000027fd02d2fb0;  1 drivers
v0000027fd02aca30_0 .net *"_ivl_21", 0 0, L_0000027fd02d4a40;  1 drivers
v0000027fd02aa9b0_0 .net *"_ivl_22", 0 0, L_0000027fd02d5610;  1 drivers
v0000027fd02ac7b0_0 .net *"_ivl_25", 0 0, L_0000027fd02d55a0;  1 drivers
L_0000027fd02f0310 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02ac350_0 .net/2u *"_ivl_4", 11 0, L_0000027fd02f0310;  1 drivers
v0000027fd02aa690_0 .net *"_ivl_6", 0 0, L_0000027fd02d2970;  1 drivers
v0000027fd02aaa50_0 .net *"_ivl_9", 0 0, L_0000027fd02d4650;  1 drivers
v0000027fd02aa7d0_0 .net "clk", 0 0, L_0000027fd0210150;  alias, 1 drivers
v0000027fd02ac3f0_0 .net "predicted", 0 0, L_0000027fd02d5760;  alias, 1 drivers
v0000027fd02ab1d0_0 .var "predicted_to_EX", 0 0;
v0000027fd02acad0_0 .net "rst", 0 0, v0000027fd02cfdb0_0;  alias, 1 drivers
v0000027fd02aaeb0_0 .var "state", 1 0;
E_0000027fd0219d10 .event posedge, v0000027fd02aa7d0_0, v0000027fd0291ca0_0;
L_0000027fd02d2fb0 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f02c8;
L_0000027fd02d2970 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0310;
L_0000027fd02d14d0 .cmp/eq 2, v0000027fd02aaeb0_0, L_0000027fd02f0358;
L_0000027fd02d1b10 .cmp/eq 2, v0000027fd02aaeb0_0, L_0000027fd02f03a0;
S_0000027fd029f920 .scope module, "SDU" "StallDetectionUnit" 17 46, 20 1 0, S_0000027fd029ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "Wrong_prediction";
    .port_info 1 /INPUT 12 "ID_opcode";
    .port_info 2 /INPUT 1 "EX1_memread";
    .port_info 3 /INPUT 1 "EX2_memread";
    .port_info 4 /INPUT 5 "ID_rs1_ind";
    .port_info 5 /INPUT 5 "ID_rs2_ind";
    .port_info 6 /INPUT 1 "EX1_rd_indzero";
    .port_info 7 /INPUT 5 "EX1_rd_ind";
    .port_info 8 /INPUT 1 "EX2_rd_indzero";
    .port_info 9 /INPUT 5 "EX2_rd_ind";
    .port_info 10 /OUTPUT 1 "PC_Write";
    .port_info 11 /OUTPUT 1 "IF_ID_Write";
    .port_info 12 /OUTPUT 1 "IF_ID_flush";
    .port_info 13 /OUTPUT 1 "ID_EX1_flush";
    .port_info 14 /OUTPUT 1 "ID_EX2_flush";
P_0000027fd02b8500 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027fd02b8538 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027fd02b8570 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027fd02b85a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027fd02b85e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027fd02b8618 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027fd02b8650 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027fd02b8688 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027fd02b86c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027fd02b86f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027fd02b8730 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027fd02b8768 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027fd02b87a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027fd02b87d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027fd02b8810 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027fd02b8848 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027fd02b8880 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027fd02b88b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027fd02b88f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027fd02b8928 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027fd02b8960 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027fd02b8998 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027fd02b89d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027fd02b8a08 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027fd02b8a40 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027fd02abef0_0 .net "EX1_memread", 0 0, v0000027fd02a1620_0;  alias, 1 drivers
v0000027fd02aa870_0 .net "EX1_rd_ind", 4 0, v0000027fd02a2a20_0;  alias, 1 drivers
v0000027fd02aba90_0 .net "EX1_rd_indzero", 0 0, v0000027fd02a2520_0;  alias, 1 drivers
v0000027fd02ac030_0 .net "EX2_memread", 0 0, v0000027fd02a3740_0;  alias, 1 drivers
v0000027fd02aacd0_0 .net "EX2_rd_ind", 4 0, v0000027fd02a3560_0;  alias, 1 drivers
v0000027fd02aad70_0 .net "EX2_rd_indzero", 0 0, v0000027fd02a39c0_0;  alias, 1 drivers
v0000027fd02aaf50_0 .var "ID_EX1_flush", 0 0;
v0000027fd02aaff0_0 .var "ID_EX2_flush", 0 0;
v0000027fd02abb30_0 .net "ID_opcode", 11 0, v0000027fd02c42d0_0;  alias, 1 drivers
v0000027fd02ab090_0 .net "ID_rs1_ind", 4 0, v0000027fd02c40f0_0;  alias, 1 drivers
v0000027fd02ab130_0 .net "ID_rs2_ind", 4 0, v0000027fd02c4190_0;  alias, 1 drivers
v0000027fd02ad110_0 .var "IF_ID_Write", 0 0;
v0000027fd02ad250_0 .var "IF_ID_flush", 0 0;
v0000027fd02acf30_0 .var "PC_Write", 0 0;
v0000027fd02ad390_0 .net "Wrong_prediction", 0 0, L_0000027fd033ee80;  alias, 1 drivers
E_0000027fd021a410/0 .event anyedge, v0000027fd0297dd0_0, v0000027fd02a1620_0, v0000027fd02a2520_0, v0000027fd02a14e0_0;
E_0000027fd021a410/1 .event anyedge, v0000027fd02a2a20_0, v0000027fd02a2340_0, v0000027fd01b6090_0, v0000027fd02a39c0_0;
E_0000027fd021a410/2 .event anyedge, v0000027fd0292240_0, v0000027fd02a1800_0;
E_0000027fd021a410 .event/or E_0000027fd021a410/0, E_0000027fd021a410/1, E_0000027fd021a410/2;
S_0000027fd029efc0 .scope module, "cu" "control_unit" 17 44, 21 2 0, S_0000027fd029ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "ID_opcode";
    .port_info 1 /OUTPUT 1 "regwrite";
    .port_info 2 /OUTPUT 1 "memread";
    .port_info 3 /OUTPUT 1 "memwrite";
    .port_info 4 /OUTPUT 1 "is_oper2_immed";
    .port_info 5 /OUTPUT 1 "is_beq";
    .port_info 6 /OUTPUT 1 "is_bne";
    .port_info 7 /OUTPUT 1 "is_jr";
    .port_info 8 /OUTPUT 1 "is_jal";
    .port_info 9 /OUTPUT 1 "is_j";
P_0000027fd02b8a80 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027fd02b8ab8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027fd02b8af0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027fd02b8b28 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027fd02b8b60 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027fd02b8b98 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027fd02b8bd0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027fd02b8c08 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027fd02b8c40 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027fd02b8c78 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027fd02b8cb0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027fd02b8ce8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027fd02b8d20 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027fd02b8d58 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027fd02b8d90 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027fd02b8dc8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027fd02b8e00 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027fd02b8e38 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027fd02b8e70 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027fd02b8ea8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027fd02b8ee0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027fd02b8f18 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027fd02b8f50 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027fd02b8f88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027fd02b8fc0 .param/l "xori" 0 9 12, C4<001110000000>;
L_0000027fd02d4b90 .functor OR 1, L_0000027fd02d16b0, L_0000027fd02d2010, C4<0>, C4<0>;
L_0000027fd02d5680 .functor OR 1, L_0000027fd02d4b90, L_0000027fd02d1750, C4<0>, C4<0>;
L_0000027fd02d5b50 .functor OR 1, L_0000027fd02d5680, L_0000027fd02d17f0, C4<0>, C4<0>;
L_0000027fd02d46c0 .functor OR 1, L_0000027fd02d5b50, L_0000027fd02d1890, C4<0>, C4<0>;
L_0000027fd02d5bc0 .functor OR 1, L_0000027fd02d46c0, L_0000027fd02d1bb0, C4<0>, C4<0>;
L_0000027fd02d50d0 .functor OR 1, L_0000027fd02d5bc0, L_0000027fd02d2bf0, C4<0>, C4<0>;
L_0000027fd02d5c30 .functor OR 1, L_0000027fd02d50d0, L_0000027fd02d2470, C4<0>, C4<0>;
L_0000027fd02d57d0 .functor OR 1, L_0000027fd02d5c30, L_0000027fd02d2790, C4<0>, C4<0>;
L_0000027fd02d4c00 .functor OR 1, L_0000027fd02d3c30, L_0000027fd02d3cd0, C4<0>, C4<0>;
L_0000027fd02d5840 .functor OR 1, L_0000027fd02d4c00, L_0000027fd02d3f50, C4<0>, C4<0>;
L_0000027fd02d5290 .functor OR 1, L_0000027fd02d5840, L_0000027fd02d3d70, C4<0>, C4<0>;
L_0000027fd02d4570 .functor OR 1, L_0000027fd02d5290, L_0000027fd02d3ff0, C4<0>, C4<0>;
v0000027fd02ad1b0_0 .net "ID_opcode", 11 0, v0000027fd02c42d0_0;  alias, 1 drivers
L_0000027fd02f0670 .functor BUFT 1, C4<001000000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02acfd0_0 .net/2u *"_ivl_0", 11 0, L_0000027fd02f0670;  1 drivers
L_0000027fd02f0700 .functor BUFT 1, C4<001101000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02ad2f0_0 .net/2u *"_ivl_10", 11 0, L_0000027fd02f0700;  1 drivers
L_0000027fd02f0bc8 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02accb0_0 .net/2u *"_ivl_102", 11 0, L_0000027fd02f0bc8;  1 drivers
L_0000027fd02f0c10 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02ace90_0 .net/2u *"_ivl_106", 11 0, L_0000027fd02f0c10;  1 drivers
v0000027fd02acd50_0 .net *"_ivl_12", 0 0, L_0000027fd02d1750;  1 drivers
v0000027fd02ad070_0 .net *"_ivl_15", 0 0, L_0000027fd02d5680;  1 drivers
L_0000027fd02f0748 .functor BUFT 1, C4<001110000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02acdf0_0 .net/2u *"_ivl_16", 11 0, L_0000027fd02f0748;  1 drivers
v0000027fd02a6db0_0 .net *"_ivl_18", 0 0, L_0000027fd02d17f0;  1 drivers
v0000027fd02a5d70_0 .net *"_ivl_2", 0 0, L_0000027fd02d16b0;  1 drivers
v0000027fd02a66d0_0 .net *"_ivl_21", 0 0, L_0000027fd02d5b50;  1 drivers
L_0000027fd02f0790 .functor BUFT 1, C4<100011000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a73f0_0 .net/2u *"_ivl_22", 11 0, L_0000027fd02f0790;  1 drivers
v0000027fd02a6a90_0 .net *"_ivl_24", 0 0, L_0000027fd02d1890;  1 drivers
v0000027fd02a5550_0 .net *"_ivl_27", 0 0, L_0000027fd02d46c0;  1 drivers
L_0000027fd02f07d8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a6090_0 .net/2u *"_ivl_28", 11 0, L_0000027fd02f07d8;  1 drivers
v0000027fd02a6b30_0 .net *"_ivl_30", 0 0, L_0000027fd02d1bb0;  1 drivers
v0000027fd02a61d0_0 .net *"_ivl_33", 0 0, L_0000027fd02d5bc0;  1 drivers
L_0000027fd02f0820 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a6130_0 .net/2u *"_ivl_34", 11 0, L_0000027fd02f0820;  1 drivers
v0000027fd02a6270_0 .net *"_ivl_36", 0 0, L_0000027fd02d2bf0;  1 drivers
v0000027fd02a75d0_0 .net *"_ivl_39", 0 0, L_0000027fd02d50d0;  1 drivers
L_0000027fd02f06b8 .functor BUFT 1, C4<001100000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a7490_0 .net/2u *"_ivl_4", 11 0, L_0000027fd02f06b8;  1 drivers
L_0000027fd02f0868 .functor BUFT 1, C4<000000000010>, C4<0>, C4<0>, C4<0>;
v0000027fd02a6c70_0 .net/2u *"_ivl_40", 11 0, L_0000027fd02f0868;  1 drivers
v0000027fd02a6e50_0 .net *"_ivl_42", 0 0, L_0000027fd02d2470;  1 drivers
v0000027fd02a7a30_0 .net *"_ivl_45", 0 0, L_0000027fd02d5c30;  1 drivers
L_0000027fd02f08b0 .functor BUFT 1, C4<001010000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a7530_0 .net/2u *"_ivl_46", 11 0, L_0000027fd02f08b0;  1 drivers
v0000027fd02a6bd0_0 .net *"_ivl_48", 0 0, L_0000027fd02d2790;  1 drivers
L_0000027fd02f08f8 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a6310_0 .net/2u *"_ivl_52", 11 0, L_0000027fd02f08f8;  1 drivers
L_0000027fd02f0940 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a69f0_0 .net/2u *"_ivl_56", 11 0, L_0000027fd02f0940;  1 drivers
v0000027fd02a64f0_0 .net *"_ivl_6", 0 0, L_0000027fd02d2010;  1 drivers
L_0000027fd02f0988 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a7670_0 .net/2u *"_ivl_60", 11 0, L_0000027fd02f0988;  1 drivers
L_0000027fd02f09d0 .functor BUFT 1, C4<000011000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a5690_0 .net/2u *"_ivl_64", 11 0, L_0000027fd02f09d0;  1 drivers
L_0000027fd02f0a18 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a6590_0 .net/2u *"_ivl_68", 11 0, L_0000027fd02f0a18;  1 drivers
L_0000027fd02f0a60 .functor BUFT 1, C4<000000001000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a55f0_0 .net/2u *"_ivl_72", 11 0, L_0000027fd02f0a60;  1 drivers
v0000027fd02a6630_0 .net *"_ivl_74", 0 0, L_0000027fd02d3c30;  1 drivers
L_0000027fd02f0aa8 .functor BUFT 1, C4<101011000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a5eb0_0 .net/2u *"_ivl_76", 11 0, L_0000027fd02f0aa8;  1 drivers
v0000027fd02a6ef0_0 .net *"_ivl_78", 0 0, L_0000027fd02d3cd0;  1 drivers
v0000027fd02a6950_0 .net *"_ivl_81", 0 0, L_0000027fd02d4c00;  1 drivers
L_0000027fd02f0af0 .functor BUFT 1, C4<000100000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a63b0_0 .net/2u *"_ivl_82", 11 0, L_0000027fd02f0af0;  1 drivers
v0000027fd02a6f90_0 .net *"_ivl_84", 0 0, L_0000027fd02d3f50;  1 drivers
v0000027fd02a5f50_0 .net *"_ivl_87", 0 0, L_0000027fd02d5840;  1 drivers
L_0000027fd02f0b38 .functor BUFT 1, C4<000101000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a5730_0 .net/2u *"_ivl_88", 11 0, L_0000027fd02f0b38;  1 drivers
v0000027fd02a54b0_0 .net *"_ivl_9", 0 0, L_0000027fd02d4b90;  1 drivers
v0000027fd02a7c10_0 .net *"_ivl_90", 0 0, L_0000027fd02d3d70;  1 drivers
v0000027fd02a57d0_0 .net *"_ivl_93", 0 0, L_0000027fd02d5290;  1 drivers
L_0000027fd02f0b80 .functor BUFT 1, C4<000010000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02a5e10_0 .net/2u *"_ivl_94", 11 0, L_0000027fd02f0b80;  1 drivers
v0000027fd02a6450_0 .net *"_ivl_96", 0 0, L_0000027fd02d3ff0;  1 drivers
v0000027fd02a7030_0 .net *"_ivl_99", 0 0, L_0000027fd02d4570;  1 drivers
v0000027fd02a6d10_0 .net "is_beq", 0 0, L_0000027fd02d1c50;  alias, 1 drivers
v0000027fd02a5870_0 .net "is_bne", 0 0, L_0000027fd02d1d90;  alias, 1 drivers
v0000027fd02a6770_0 .net "is_j", 0 0, L_0000027fd02d3eb0;  alias, 1 drivers
v0000027fd02a6810_0 .net "is_jal", 0 0, L_0000027fd02d3b90;  alias, 1 drivers
v0000027fd02a68b0_0 .net "is_jr", 0 0, L_0000027fd02d1e30;  alias, 1 drivers
v0000027fd02a72b0_0 .net "is_oper2_immed", 0 0, L_0000027fd02d57d0;  alias, 1 drivers
v0000027fd02a70d0_0 .net "memread", 0 0, L_0000027fd02d3910;  alias, 1 drivers
v0000027fd02a5ff0_0 .net "memwrite", 0 0, L_0000027fd02d3e10;  alias, 1 drivers
v0000027fd02a7b70_0 .net "regwrite", 0 0, L_0000027fd02d39b0;  alias, 1 drivers
L_0000027fd02d16b0 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0670;
L_0000027fd02d2010 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f06b8;
L_0000027fd02d1750 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0700;
L_0000027fd02d17f0 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0748;
L_0000027fd02d1890 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0790;
L_0000027fd02d1bb0 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f07d8;
L_0000027fd02d2bf0 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0820;
L_0000027fd02d2470 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0868;
L_0000027fd02d2790 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f08b0;
L_0000027fd02d1c50 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f08f8;
L_0000027fd02d1d90 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0940;
L_0000027fd02d1e30 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0988;
L_0000027fd02d3b90 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f09d0;
L_0000027fd02d3eb0 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0a18;
L_0000027fd02d3c30 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0a60;
L_0000027fd02d3cd0 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0aa8;
L_0000027fd02d3f50 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0af0;
L_0000027fd02d3d70 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0b38;
L_0000027fd02d3ff0 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0b80;
L_0000027fd02d39b0 .reduce/nor L_0000027fd02d4570;
L_0000027fd02d3910 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0bc8;
L_0000027fd02d3e10 .cmp/eq 12, v0000027fd02c42d0_0, L_0000027fd02f0c10;
S_0000027fd02a0280 .scope module, "immed_gen" "Immed_Gen_unit" 17 30, 22 2 0, S_0000027fd029ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Inst";
    .port_info 1 /INPUT 12 "opcode";
    .port_info 2 /OUTPUT 32 "Immed";
P_0000027fd02b9000 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027fd02b9038 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027fd02b9070 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027fd02b90a8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027fd02b90e0 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027fd02b9118 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027fd02b9150 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027fd02b9188 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027fd02b91c0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027fd02b91f8 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027fd02b9230 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027fd02b9268 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027fd02b92a0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027fd02b92d8 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027fd02b9310 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027fd02b9348 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027fd02b9380 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027fd02b93b8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027fd02b93f0 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027fd02b9428 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027fd02b9460 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027fd02b9498 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027fd02b94d0 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027fd02b9508 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027fd02b9540 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027fd02a7170_0 .var "Immed", 31 0;
v0000027fd02a7210_0 .net "Inst", 31 0, v0000027fd02a8570_0;  alias, 1 drivers
v0000027fd02a7710_0 .net "opcode", 11 0, v0000027fd02c42d0_0;  alias, 1 drivers
E_0000027fd021a750 .event anyedge, v0000027fd02a1800_0, v0000027fd02a7210_0;
S_0000027fd029eb10 .scope module, "reg_file" "REG_FILE" 17 28, 23 2 0, S_0000027fd029ee30;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "Read_reg1";
    .port_info 1 /INPUT 5 "Read_reg2";
    .port_info 2 /INPUT 5 "Write_reg";
    .port_info 3 /INPUT 32 "Write_data";
    .port_info 4 /OUTPUT 32 "Read_data1";
    .port_info 5 /OUTPUT 32 "Read_data2";
    .port_info 6 /INPUT 1 "Write_en";
    .port_info 7 /INPUT 1 "clk";
    .port_info 8 /INPUT 1 "rst";
v0000027fd02a7850_0 .var "Read_data1", 31 0;
v0000027fd02a78f0_0 .var "Read_data2", 31 0;
v0000027fd02a7990_0 .net "Read_reg1", 4 0, v0000027fd02c40f0_0;  alias, 1 drivers
v0000027fd02a7ad0_0 .net "Read_reg2", 4 0, v0000027fd02c4190_0;  alias, 1 drivers
v0000027fd02a5910_0 .net "Write_data", 31 0, L_0000027fd035b040;  alias, 1 drivers
v0000027fd02a59b0_0 .net "Write_en", 0 0, v0000027fd02c4ff0_0;  alias, 1 drivers
v0000027fd02a5a50_0 .net "Write_reg", 4 0, v0000027fd02c4370_0;  alias, 1 drivers
v0000027fd02a5af0_0 .net "clk", 0 0, L_0000027fd0210150;  alias, 1 drivers
v0000027fd02a5b90_0 .var/i "i", 31 0;
v0000027fd02a5c30 .array "reg_file", 0 31, 31 0;
v0000027fd02a5cd0_0 .net "rst", 0 0, v0000027fd02cfdb0_0;  alias, 1 drivers
E_0000027fd0219f10 .event posedge, v0000027fd02aa7d0_0;
S_0000027fd029f150 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 23 58, 23 58 0, S_0000027fd029eb10;
 .timescale 0 0;
v0000027fd02a77b0_0 .var/i "i", 31 0;
S_0000027fd029f2e0 .scope module, "if_id_buffer" "IF_ID_buffer" 3 98, 24 1 0, S_0000027fd0069fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "IF_PC";
    .port_info 1 /INPUT 32 "IF_INST";
    .port_info 2 /INPUT 1 "IF_FLUSH";
    .port_info 3 /INPUT 1 "if_id_Write";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /OUTPUT 12 "ID_opcode";
    .port_info 6 /OUTPUT 5 "ID_rs1_ind";
    .port_info 7 /OUTPUT 5 "ID_rs2_ind";
    .port_info 8 /OUTPUT 5 "ID_rd_ind";
    .port_info 9 /OUTPUT 32 "ID_PC";
    .port_info 10 /OUTPUT 32 "ID_INST";
    .port_info 11 /INPUT 1 "rst";
P_0000027fd02b9580 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027fd02b95b8 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027fd02b95f0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027fd02b9628 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027fd02b9660 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027fd02b9698 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027fd02b96d0 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027fd02b9708 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027fd02b9740 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027fd02b9778 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027fd02b97b0 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027fd02b97e8 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027fd02b9820 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027fd02b9858 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027fd02b9890 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027fd02b98c8 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027fd02b9900 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027fd02b9938 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027fd02b9970 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027fd02b99a8 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027fd02b99e0 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027fd02b9a18 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027fd02b9a50 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027fd02b9a88 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027fd02b9ac0 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027fd02a8570_0 .var "ID_INST", 31 0;
v0000027fd02a8bb0_0 .var "ID_PC", 31 0;
v0000027fd02c42d0_0 .var "ID_opcode", 11 0;
v0000027fd02c1e90_0 .var "ID_rd_ind", 4 0;
v0000027fd02c40f0_0 .var "ID_rs1_ind", 4 0;
v0000027fd02c4190_0 .var "ID_rs2_ind", 4 0;
v0000027fd02c2570_0 .net "IF_FLUSH", 0 0, v0000027fd02ad250_0;  alias, 1 drivers
v0000027fd02c3bf0_0 .net "IF_INST", 31 0, L_0000027fd02d4e30;  alias, 1 drivers
v0000027fd02c3010_0 .net "IF_PC", 31 0, v0000027fd02c2bb0_0;  alias, 1 drivers
v0000027fd02c22f0_0 .net "clk", 0 0, L_0000027fd02d4dc0;  1 drivers
v0000027fd02c2610_0 .net "if_id_Write", 0 0, v0000027fd02ad110_0;  alias, 1 drivers
v0000027fd02c3fb0_0 .net "rst", 0 0, v0000027fd02cfdb0_0;  alias, 1 drivers
E_0000027fd0219c10 .event posedge, v0000027fd0291ca0_0, v0000027fd02c22f0_0;
S_0000027fd02a0410 .scope module, "if_stage" "IF_stage" 3 95, 25 1 0, S_0000027fd0069fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ID_PFC";
    .port_info 1 /INPUT 32 "EX1_PFC";
    .port_info 2 /INPUT 32 "EX2_PFC";
    .port_info 3 /INPUT 3 "PC_src";
    .port_info 4 /INOUT 32 "inst_mem_in";
    .port_info 5 /INPUT 1 "PC_write";
    .port_info 6 /INPUT 1 "clk";
    .port_info 7 /OUTPUT 32 "inst";
    .port_info 8 /INPUT 1 "rst";
v0000027fd02c4910_0 .net "EX1_PFC", 31 0, L_0000027fd02ce7d0;  alias, 1 drivers
v0000027fd02c5bd0_0 .net "EX2_PFC", 31 0, v0000027fd02a34c0_0;  alias, 1 drivers
v0000027fd02c5090_0 .net "ID_PFC", 31 0, L_0000027fd02d1390;  alias, 1 drivers
v0000027fd02c4cd0_0 .net "PC_src", 2 0, L_0000027fd02d26f0;  alias, 1 drivers
v0000027fd02c49b0_0 .net "PC_write", 0 0, v0000027fd02acf30_0;  alias, 1 drivers
L_0000027fd02f0088 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000027fd02c4b90_0 .net/2u *"_ivl_0", 31 0, L_0000027fd02f0088;  1 drivers
v0000027fd02c5310_0 .net "clk", 0 0, L_0000027fd0210150;  alias, 1 drivers
v0000027fd02c6a30_0 .net "inst", 31 0, L_0000027fd02d4e30;  alias, 1 drivers
v0000027fd02c6850_0 .net "inst_mem_in", 31 0, v0000027fd02c2bb0_0;  alias, 1 drivers
v0000027fd02c4a50_0 .net "pc_reg_in", 31 0, L_0000027fd02d5220;  1 drivers
v0000027fd02c6530_0 .net "rst", 0 0, v0000027fd02cfdb0_0;  alias, 1 drivers
L_0000027fd02d3190 .arith/sum 32, v0000027fd02c2bb0_0, L_0000027fd02f0088;
S_0000027fd029eca0 .scope module, "inst_mem" "IM" 25 20, 26 1 0, S_0000027fd02a0410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
    .port_info 2 /INPUT 1 "clk";
L_0000027fd02d4e30 .functor BUFZ 32, L_0000027fd02d2290, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027fd02c3150_0 .net "Data_Out", 31 0, L_0000027fd02d4e30;  alias, 1 drivers
v0000027fd02c2b10 .array "InstMem", 0 1023, 31 0;
v0000027fd02c24d0_0 .net *"_ivl_0", 31 0, L_0000027fd02d2290;  1 drivers
v0000027fd02c3ab0_0 .net *"_ivl_3", 9 0, L_0000027fd02d2330;  1 drivers
v0000027fd02c3f10_0 .net *"_ivl_4", 11 0, L_0000027fd02d3410;  1 drivers
L_0000027fd02f01a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000027fd02c3470_0 .net *"_ivl_7", 1 0, L_0000027fd02f01a8;  1 drivers
v0000027fd02c26b0_0 .net "addr", 31 0, v0000027fd02c2bb0_0;  alias, 1 drivers
v0000027fd02c2cf0_0 .net "clk", 0 0, L_0000027fd0210150;  alias, 1 drivers
v0000027fd02c3dd0_0 .var/i "i", 31 0;
L_0000027fd02d2290 .array/port v0000027fd02c2b10, L_0000027fd02d3410;
L_0000027fd02d2330 .part v0000027fd02c2bb0_0, 0, 10;
L_0000027fd02d3410 .concat [ 10 2 0 0], L_0000027fd02d2330, L_0000027fd02f01a8;
S_0000027fd029f470 .scope module, "pc_reg" "PC_register" 25 18, 27 2 0, S_0000027fd02a0410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "DataIn";
    .port_info 1 /OUTPUT 32 "DataOut";
    .port_info 2 /INPUT 1 "PC_Write";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "rst";
P_0000027fd0219c50 .param/l "initialaddr" 0 27 11, +C4<11111111111111111111111111111111>;
v0000027fd02c2d90_0 .net "DataIn", 31 0, L_0000027fd02d5220;  alias, 1 drivers
v0000027fd02c2bb0_0 .var "DataOut", 31 0;
v0000027fd02c2390_0 .net "PC_Write", 0 0, v0000027fd02acf30_0;  alias, 1 drivers
v0000027fd02c1cb0_0 .net "clk", 0 0, L_0000027fd0210150;  alias, 1 drivers
v0000027fd02c3650_0 .net "rst", 0 0, v0000027fd02cfdb0_0;  alias, 1 drivers
S_0000027fd029f600 .scope module, "pc_src_mux" "PC_src_mux" 25 16, 28 1 0, S_0000027fd02a0410;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ina";
    .port_info 1 /INPUT 32 "inb";
    .port_info 2 /INPUT 32 "inc";
    .port_info 3 /INPUT 32 "ind";
    .port_info 4 /INPUT 32 "ine";
    .port_info 5 /INPUT 32 "inf";
    .port_info 6 /INPUT 32 "ing";
    .port_info 7 /INPUT 32 "inh";
    .port_info 8 /INPUT 3 "sel";
    .port_info 9 /OUTPUT 32 "out";
P_0000027fd021a850 .param/l "bit_with" 0 28 2, +C4<00000000000000000000000000100000>;
L_0000027fd0211730 .functor NOT 1, L_0000027fd02d3550, C4<0>, C4<0>, C4<0>;
L_0000027fd0211490 .functor NOT 1, L_0000027fd02d2830, C4<0>, C4<0>, C4<0>;
L_0000027fd01a51a0 .functor AND 1, L_0000027fd0211730, L_0000027fd0211490, C4<1>, C4<1>;
L_0000027fd01a5520 .functor NOT 1, L_0000027fd02d1ed0, C4<0>, C4<0>, C4<0>;
L_0000027fd01a5750 .functor AND 1, L_0000027fd01a51a0, L_0000027fd01a5520, C4<1>, C4<1>;
L_0000027fd01a5bb0 .functor AND 32, L_0000027fd02d2e70, L_0000027fd02d3190, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd02d5920 .functor NOT 1, L_0000027fd02d34b0, C4<0>, C4<0>, C4<0>;
L_0000027fd02d5a00 .functor NOT 1, L_0000027fd02d20b0, C4<0>, C4<0>, C4<0>;
L_0000027fd02d45e0 .functor AND 1, L_0000027fd02d5920, L_0000027fd02d5a00, C4<1>, C4<1>;
L_0000027fd02d4f10 .functor AND 1, L_0000027fd02d45e0, L_0000027fd02d2150, C4<1>, C4<1>;
L_0000027fd02d48f0 .functor AND 32, L_0000027fd02d1930, L_0000027fd02d1390, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd02d5450 .functor OR 32, L_0000027fd01a5bb0, L_0000027fd02d48f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027fd02d54c0 .functor NOT 1, L_0000027fd02d1250, C4<0>, C4<0>, C4<0>;
L_0000027fd02d4500 .functor AND 1, L_0000027fd02d54c0, L_0000027fd02d30f0, C4<1>, C4<1>;
L_0000027fd02d5530 .functor NOT 1, L_0000027fd02d28d0, C4<0>, C4<0>, C4<0>;
L_0000027fd02d4880 .functor AND 1, L_0000027fd02d4500, L_0000027fd02d5530, C4<1>, C4<1>;
L_0000027fd02d58b0 .functor AND 32, L_0000027fd02d32d0, v0000027fd02c2bb0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd02d4960 .functor OR 32, L_0000027fd02d5450, L_0000027fd02d58b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027fd02d4810 .functor NOT 1, L_0000027fd02d3690, C4<0>, C4<0>, C4<0>;
L_0000027fd02d47a0 .functor AND 1, L_0000027fd02d4810, L_0000027fd02d25b0, C4<1>, C4<1>;
L_0000027fd02d4c70 .functor AND 1, L_0000027fd02d47a0, L_0000027fd02d1f70, C4<1>, C4<1>;
L_0000027fd02d5990 .functor AND 32, L_0000027fd02d2f10, L_0000027fd02ce7d0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd02d5060 .functor OR 32, L_0000027fd02d4960, L_0000027fd02d5990, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000027fd02d4d50 .functor NOT 1, L_0000027fd02d21f0, C4<0>, C4<0>, C4<0>;
L_0000027fd02d51b0 .functor AND 1, L_0000027fd02d2d30, L_0000027fd02d4d50, C4<1>, C4<1>;
L_0000027fd02d4f80 .functor NOT 1, L_0000027fd02d3870, C4<0>, C4<0>, C4<0>;
L_0000027fd02d41f0 .functor AND 1, L_0000027fd02d51b0, L_0000027fd02d4f80, C4<1>, C4<1>;
L_0000027fd02d5ae0 .functor AND 32, L_0000027fd02d1cf0, v0000027fd02a34c0_0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd02d5220 .functor OR 32, L_0000027fd02d5060, L_0000027fd02d5ae0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027fd02c2c50_0 .net *"_ivl_1", 0 0, L_0000027fd02d3550;  1 drivers
v0000027fd02c33d0_0 .net *"_ivl_11", 0 0, L_0000027fd02d1ed0;  1 drivers
v0000027fd02c2430_0 .net *"_ivl_12", 0 0, L_0000027fd01a5520;  1 drivers
v0000027fd02c2e30_0 .net *"_ivl_14", 0 0, L_0000027fd01a5750;  1 drivers
v0000027fd02c3290_0 .net *"_ivl_16", 31 0, L_0000027fd02d2e70;  1 drivers
v0000027fd02c3330_0 .net *"_ivl_18", 31 0, L_0000027fd01a5bb0;  1 drivers
v0000027fd02c21b0_0 .net *"_ivl_2", 0 0, L_0000027fd0211730;  1 drivers
v0000027fd02c2070_0 .net *"_ivl_21", 0 0, L_0000027fd02d34b0;  1 drivers
v0000027fd02c3e70_0 .net *"_ivl_22", 0 0, L_0000027fd02d5920;  1 drivers
v0000027fd02c2750_0 .net *"_ivl_25", 0 0, L_0000027fd02d20b0;  1 drivers
v0000027fd02c2110_0 .net *"_ivl_26", 0 0, L_0000027fd02d5a00;  1 drivers
v0000027fd02c3510_0 .net *"_ivl_28", 0 0, L_0000027fd02d45e0;  1 drivers
v0000027fd02c2ed0_0 .net *"_ivl_31", 0 0, L_0000027fd02d2150;  1 drivers
v0000027fd02c4230_0 .net *"_ivl_32", 0 0, L_0000027fd02d4f10;  1 drivers
v0000027fd02c1d50_0 .net *"_ivl_34", 31 0, L_0000027fd02d1930;  1 drivers
v0000027fd02c27f0_0 .net *"_ivl_36", 31 0, L_0000027fd02d48f0;  1 drivers
v0000027fd02c2250_0 .net *"_ivl_38", 31 0, L_0000027fd02d5450;  1 drivers
v0000027fd02c2f70_0 .net *"_ivl_41", 0 0, L_0000027fd02d1250;  1 drivers
v0000027fd02c2890_0 .net *"_ivl_42", 0 0, L_0000027fd02d54c0;  1 drivers
v0000027fd02c4050_0 .net *"_ivl_45", 0 0, L_0000027fd02d30f0;  1 drivers
v0000027fd02c30b0_0 .net *"_ivl_46", 0 0, L_0000027fd02d4500;  1 drivers
v0000027fd02c31f0_0 .net *"_ivl_49", 0 0, L_0000027fd02d28d0;  1 drivers
v0000027fd02c1fd0_0 .net *"_ivl_5", 0 0, L_0000027fd02d2830;  1 drivers
v0000027fd02c2930_0 .net *"_ivl_50", 0 0, L_0000027fd02d5530;  1 drivers
v0000027fd02c29d0_0 .net *"_ivl_52", 0 0, L_0000027fd02d4880;  1 drivers
v0000027fd02c1b70_0 .net *"_ivl_54", 31 0, L_0000027fd02d32d0;  1 drivers
v0000027fd02c1c10_0 .net *"_ivl_56", 31 0, L_0000027fd02d58b0;  1 drivers
v0000027fd02c1df0_0 .net *"_ivl_58", 31 0, L_0000027fd02d4960;  1 drivers
v0000027fd02c2a70_0 .net *"_ivl_6", 0 0, L_0000027fd0211490;  1 drivers
v0000027fd02c35b0_0 .net *"_ivl_61", 0 0, L_0000027fd02d3690;  1 drivers
v0000027fd02c36f0_0 .net *"_ivl_62", 0 0, L_0000027fd02d4810;  1 drivers
v0000027fd02c3790_0 .net *"_ivl_65", 0 0, L_0000027fd02d25b0;  1 drivers
v0000027fd02c3b50_0 .net *"_ivl_66", 0 0, L_0000027fd02d47a0;  1 drivers
v0000027fd02c3830_0 .net *"_ivl_69", 0 0, L_0000027fd02d1f70;  1 drivers
v0000027fd02c1f30_0 .net *"_ivl_70", 0 0, L_0000027fd02d4c70;  1 drivers
v0000027fd02c38d0_0 .net *"_ivl_72", 31 0, L_0000027fd02d2f10;  1 drivers
v0000027fd02c3970_0 .net *"_ivl_74", 31 0, L_0000027fd02d5990;  1 drivers
v0000027fd02c3a10_0 .net *"_ivl_76", 31 0, L_0000027fd02d5060;  1 drivers
v0000027fd02c3c90_0 .net *"_ivl_79", 0 0, L_0000027fd02d2d30;  1 drivers
v0000027fd02c63f0_0 .net *"_ivl_8", 0 0, L_0000027fd01a51a0;  1 drivers
v0000027fd02c5590_0 .net *"_ivl_81", 0 0, L_0000027fd02d21f0;  1 drivers
v0000027fd02c4d70_0 .net *"_ivl_82", 0 0, L_0000027fd02d4d50;  1 drivers
v0000027fd02c56d0_0 .net *"_ivl_84", 0 0, L_0000027fd02d51b0;  1 drivers
v0000027fd02c4870_0 .net *"_ivl_87", 0 0, L_0000027fd02d3870;  1 drivers
v0000027fd02c5e50_0 .net *"_ivl_88", 0 0, L_0000027fd02d4f80;  1 drivers
v0000027fd02c59f0_0 .net *"_ivl_90", 0 0, L_0000027fd02d41f0;  1 drivers
v0000027fd02c4e10_0 .net *"_ivl_92", 31 0, L_0000027fd02d1cf0;  1 drivers
v0000027fd02c6170_0 .net *"_ivl_94", 31 0, L_0000027fd02d5ae0;  1 drivers
v0000027fd02c5d10_0 .net "ina", 31 0, L_0000027fd02d3190;  1 drivers
v0000027fd02c4f50_0 .net "inb", 31 0, L_0000027fd02d1390;  alias, 1 drivers
v0000027fd02c60d0_0 .net "inc", 31 0, v0000027fd02c2bb0_0;  alias, 1 drivers
v0000027fd02c5b30_0 .net "ind", 31 0, L_0000027fd02ce7d0;  alias, 1 drivers
v0000027fd02c5db0_0 .net "ine", 31 0, v0000027fd02a34c0_0;  alias, 1 drivers
L_0000027fd02f00d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02c67b0_0 .net "inf", 31 0, L_0000027fd02f00d0;  1 drivers
L_0000027fd02f0118 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02c5450_0 .net "ing", 31 0, L_0000027fd02f0118;  1 drivers
L_0000027fd02f0160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000027fd02c5a90_0 .net "inh", 31 0, L_0000027fd02f0160;  1 drivers
v0000027fd02c6490_0 .net "out", 31 0, L_0000027fd02d5220;  alias, 1 drivers
v0000027fd02c47d0_0 .net "sel", 2 0, L_0000027fd02d26f0;  alias, 1 drivers
L_0000027fd02d3550 .part L_0000027fd02d26f0, 2, 1;
L_0000027fd02d2830 .part L_0000027fd02d26f0, 1, 1;
L_0000027fd02d1ed0 .part L_0000027fd02d26f0, 0, 1;
LS_0000027fd02d2e70_0_0 .concat [ 1 1 1 1], L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750;
LS_0000027fd02d2e70_0_4 .concat [ 1 1 1 1], L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750;
LS_0000027fd02d2e70_0_8 .concat [ 1 1 1 1], L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750;
LS_0000027fd02d2e70_0_12 .concat [ 1 1 1 1], L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750;
LS_0000027fd02d2e70_0_16 .concat [ 1 1 1 1], L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750;
LS_0000027fd02d2e70_0_20 .concat [ 1 1 1 1], L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750;
LS_0000027fd02d2e70_0_24 .concat [ 1 1 1 1], L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750;
LS_0000027fd02d2e70_0_28 .concat [ 1 1 1 1], L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750, L_0000027fd01a5750;
LS_0000027fd02d2e70_1_0 .concat [ 4 4 4 4], LS_0000027fd02d2e70_0_0, LS_0000027fd02d2e70_0_4, LS_0000027fd02d2e70_0_8, LS_0000027fd02d2e70_0_12;
LS_0000027fd02d2e70_1_4 .concat [ 4 4 4 4], LS_0000027fd02d2e70_0_16, LS_0000027fd02d2e70_0_20, LS_0000027fd02d2e70_0_24, LS_0000027fd02d2e70_0_28;
L_0000027fd02d2e70 .concat [ 16 16 0 0], LS_0000027fd02d2e70_1_0, LS_0000027fd02d2e70_1_4;
L_0000027fd02d34b0 .part L_0000027fd02d26f0, 2, 1;
L_0000027fd02d20b0 .part L_0000027fd02d26f0, 1, 1;
L_0000027fd02d2150 .part L_0000027fd02d26f0, 0, 1;
LS_0000027fd02d1930_0_0 .concat [ 1 1 1 1], L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10;
LS_0000027fd02d1930_0_4 .concat [ 1 1 1 1], L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10;
LS_0000027fd02d1930_0_8 .concat [ 1 1 1 1], L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10;
LS_0000027fd02d1930_0_12 .concat [ 1 1 1 1], L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10;
LS_0000027fd02d1930_0_16 .concat [ 1 1 1 1], L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10;
LS_0000027fd02d1930_0_20 .concat [ 1 1 1 1], L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10;
LS_0000027fd02d1930_0_24 .concat [ 1 1 1 1], L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10;
LS_0000027fd02d1930_0_28 .concat [ 1 1 1 1], L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10, L_0000027fd02d4f10;
LS_0000027fd02d1930_1_0 .concat [ 4 4 4 4], LS_0000027fd02d1930_0_0, LS_0000027fd02d1930_0_4, LS_0000027fd02d1930_0_8, LS_0000027fd02d1930_0_12;
LS_0000027fd02d1930_1_4 .concat [ 4 4 4 4], LS_0000027fd02d1930_0_16, LS_0000027fd02d1930_0_20, LS_0000027fd02d1930_0_24, LS_0000027fd02d1930_0_28;
L_0000027fd02d1930 .concat [ 16 16 0 0], LS_0000027fd02d1930_1_0, LS_0000027fd02d1930_1_4;
L_0000027fd02d1250 .part L_0000027fd02d26f0, 2, 1;
L_0000027fd02d30f0 .part L_0000027fd02d26f0, 1, 1;
L_0000027fd02d28d0 .part L_0000027fd02d26f0, 0, 1;
LS_0000027fd02d32d0_0_0 .concat [ 1 1 1 1], L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880;
LS_0000027fd02d32d0_0_4 .concat [ 1 1 1 1], L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880;
LS_0000027fd02d32d0_0_8 .concat [ 1 1 1 1], L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880;
LS_0000027fd02d32d0_0_12 .concat [ 1 1 1 1], L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880;
LS_0000027fd02d32d0_0_16 .concat [ 1 1 1 1], L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880;
LS_0000027fd02d32d0_0_20 .concat [ 1 1 1 1], L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880;
LS_0000027fd02d32d0_0_24 .concat [ 1 1 1 1], L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880;
LS_0000027fd02d32d0_0_28 .concat [ 1 1 1 1], L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880, L_0000027fd02d4880;
LS_0000027fd02d32d0_1_0 .concat [ 4 4 4 4], LS_0000027fd02d32d0_0_0, LS_0000027fd02d32d0_0_4, LS_0000027fd02d32d0_0_8, LS_0000027fd02d32d0_0_12;
LS_0000027fd02d32d0_1_4 .concat [ 4 4 4 4], LS_0000027fd02d32d0_0_16, LS_0000027fd02d32d0_0_20, LS_0000027fd02d32d0_0_24, LS_0000027fd02d32d0_0_28;
L_0000027fd02d32d0 .concat [ 16 16 0 0], LS_0000027fd02d32d0_1_0, LS_0000027fd02d32d0_1_4;
L_0000027fd02d3690 .part L_0000027fd02d26f0, 2, 1;
L_0000027fd02d25b0 .part L_0000027fd02d26f0, 1, 1;
L_0000027fd02d1f70 .part L_0000027fd02d26f0, 0, 1;
LS_0000027fd02d2f10_0_0 .concat [ 1 1 1 1], L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70;
LS_0000027fd02d2f10_0_4 .concat [ 1 1 1 1], L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70;
LS_0000027fd02d2f10_0_8 .concat [ 1 1 1 1], L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70;
LS_0000027fd02d2f10_0_12 .concat [ 1 1 1 1], L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70;
LS_0000027fd02d2f10_0_16 .concat [ 1 1 1 1], L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70;
LS_0000027fd02d2f10_0_20 .concat [ 1 1 1 1], L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70;
LS_0000027fd02d2f10_0_24 .concat [ 1 1 1 1], L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70;
LS_0000027fd02d2f10_0_28 .concat [ 1 1 1 1], L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70, L_0000027fd02d4c70;
LS_0000027fd02d2f10_1_0 .concat [ 4 4 4 4], LS_0000027fd02d2f10_0_0, LS_0000027fd02d2f10_0_4, LS_0000027fd02d2f10_0_8, LS_0000027fd02d2f10_0_12;
LS_0000027fd02d2f10_1_4 .concat [ 4 4 4 4], LS_0000027fd02d2f10_0_16, LS_0000027fd02d2f10_0_20, LS_0000027fd02d2f10_0_24, LS_0000027fd02d2f10_0_28;
L_0000027fd02d2f10 .concat [ 16 16 0 0], LS_0000027fd02d2f10_1_0, LS_0000027fd02d2f10_1_4;
L_0000027fd02d2d30 .part L_0000027fd02d26f0, 2, 1;
L_0000027fd02d21f0 .part L_0000027fd02d26f0, 1, 1;
L_0000027fd02d3870 .part L_0000027fd02d26f0, 0, 1;
LS_0000027fd02d1cf0_0_0 .concat [ 1 1 1 1], L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0;
LS_0000027fd02d1cf0_0_4 .concat [ 1 1 1 1], L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0;
LS_0000027fd02d1cf0_0_8 .concat [ 1 1 1 1], L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0;
LS_0000027fd02d1cf0_0_12 .concat [ 1 1 1 1], L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0;
LS_0000027fd02d1cf0_0_16 .concat [ 1 1 1 1], L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0;
LS_0000027fd02d1cf0_0_20 .concat [ 1 1 1 1], L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0;
LS_0000027fd02d1cf0_0_24 .concat [ 1 1 1 1], L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0;
LS_0000027fd02d1cf0_0_28 .concat [ 1 1 1 1], L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0, L_0000027fd02d41f0;
LS_0000027fd02d1cf0_1_0 .concat [ 4 4 4 4], LS_0000027fd02d1cf0_0_0, LS_0000027fd02d1cf0_0_4, LS_0000027fd02d1cf0_0_8, LS_0000027fd02d1cf0_0_12;
LS_0000027fd02d1cf0_1_4 .concat [ 4 4 4 4], LS_0000027fd02d1cf0_0_16, LS_0000027fd02d1cf0_0_20, LS_0000027fd02d1cf0_0_24, LS_0000027fd02d1cf0_0_28;
L_0000027fd02d1cf0 .concat [ 16 16 0 0], LS_0000027fd02d1cf0_1_0, LS_0000027fd02d1cf0_1_4;
S_0000027fd02a0730 .scope module, "mem_stage" "MEM_stage" 3 183, 29 3 0, S_0000027fd0069fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Write_Data";
    .port_info 2 /INPUT 1 "mem_write";
    .port_info 3 /INPUT 1 "mem_read";
    .port_info 4 /OUTPUT 32 "mem_out";
    .port_info 5 /INPUT 1 "clk";
v0000027fd02c65d0_0 .net "Write_Data", 31 0, v0000027fd0291b60_0;  alias, 1 drivers
v0000027fd02c5630_0 .net "addr", 31 0, v0000027fd0290e40_0;  alias, 1 drivers
v0000027fd02c6ad0_0 .net "clk", 0 0, L_0000027fd0210150;  alias, 1 drivers
v0000027fd02c58b0_0 .net "mem_out", 31 0, v0000027fd02c51d0_0;  alias, 1 drivers
v0000027fd02c6670_0 .net "mem_read", 0 0, v0000027fd02929c0_0;  alias, 1 drivers
v0000027fd02c5ef0_0 .net "mem_write", 0 0, v0000027fd0293000_0;  alias, 1 drivers
S_0000027fd029fdd0 .scope module, "data_mem" "DM" 29 10, 30 1 0, S_0000027fd02a0730;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /INPUT 32 "Data_In";
    .port_info 2 /OUTPUT 32 "Data_Out";
    .port_info 3 /INPUT 1 "Write_en";
    .port_info 4 /INPUT 1 "clk";
v0000027fd02c6350 .array "DataMem", 1023 0, 31 0;
v0000027fd02c5770_0 .net "Data_In", 31 0, v0000027fd0291b60_0;  alias, 1 drivers
v0000027fd02c51d0_0 .var "Data_Out", 31 0;
v0000027fd02c44b0_0 .net "Write_en", 0 0, v0000027fd0293000_0;  alias, 1 drivers
v0000027fd02c4af0_0 .net "addr", 31 0, v0000027fd0290e40_0;  alias, 1 drivers
v0000027fd02c4c30_0 .net "clk", 0 0, L_0000027fd0210150;  alias, 1 drivers
v0000027fd02c54f0_0 .var/i "i", 31 0;
S_0000027fd029fab0 .scope module, "mem_wb_buffer" "MEM_WB_buffer" 3 187, 31 2 0, S_0000027fd0069fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "hlt";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 32 "MEM_ALU_OUT";
    .port_info 4 /INPUT 32 "MEM_Data_mem_out";
    .port_info 5 /INPUT 1 "MEM_rd_indzero";
    .port_info 6 /INPUT 5 "MEM_rd_ind";
    .port_info 7 /INPUT 1 "MEM_memread";
    .port_info 8 /INPUT 1 "MEM_regwrite";
    .port_info 9 /INPUT 12 "MEM_opcode";
    .port_info 10 /OUTPUT 32 "WB_ALU_OUT";
    .port_info 11 /OUTPUT 32 "WB_Data_mem_out";
    .port_info 12 /OUTPUT 1 "WB_rd_indzero";
    .port_info 13 /OUTPUT 5 "WB_rd_ind";
    .port_info 14 /OUTPUT 1 "WB_memread";
    .port_info 15 /OUTPUT 1 "WB_regwrite";
    .port_info 16 /NODIR 0 "";
P_0000027fd02cbb30 .param/l "add" 0 9 6, C4<000000100000>;
P_0000027fd02cbb68 .param/l "addi" 0 9 11, C4<001000000000>;
P_0000027fd02cbba0 .param/l "addu" 0 9 6, C4<000000100001>;
P_0000027fd02cbbd8 .param/l "and_" 0 9 6, C4<000000100100>;
P_0000027fd02cbc10 .param/l "andi" 0 9 11, C4<001100000000>;
P_0000027fd02cbc48 .param/l "beq" 0 9 16, C4<000100000000>;
P_0000027fd02cbc80 .param/l "bne" 0 9 16, C4<000101000000>;
P_0000027fd02cbcb8 .param/l "hlt_inst" 0 9 22, C4<111111000000>;
P_0000027fd02cbcf0 .param/l "j" 0 9 19, C4<000010000000>;
P_0000027fd02cbd28 .param/l "jal" 0 9 19, C4<000011000000>;
P_0000027fd02cbd60 .param/l "jr" 0 9 8, C4<000000001000>;
P_0000027fd02cbd98 .param/l "lw" 0 9 13, C4<100011000000>;
P_0000027fd02cbdd0 .param/l "nor_" 0 9 7, C4<000000100111>;
P_0000027fd02cbe08 .param/l "or_" 0 9 6, C4<000000100101>;
P_0000027fd02cbe40 .param/l "ori" 0 9 12, C4<001101000000>;
P_0000027fd02cbe78 .param/l "sgt" 0 9 8, C4<000000101011>;
P_0000027fd02cbeb0 .param/l "sll" 0 9 7, C4<000000000000>;
P_0000027fd02cbee8 .param/l "slt" 0 9 8, C4<000000101010>;
P_0000027fd02cbf20 .param/l "slti" 0 9 14, C4<001010000000>;
P_0000027fd02cbf58 .param/l "srl" 0 9 7, C4<000000000010>;
P_0000027fd02cbf90 .param/l "sub" 0 9 6, C4<000000100010>;
P_0000027fd02cbfc8 .param/l "subu" 0 9 6, C4<000000100011>;
P_0000027fd02cc000 .param/l "sw" 0 9 13, C4<101011000000>;
P_0000027fd02cc038 .param/l "xor_" 0 9 7, C4<000000100110>;
P_0000027fd02cc070 .param/l "xori" 0 9 12, C4<001110000000>;
v0000027fd02c4410_0 .net "MEM_ALU_OUT", 31 0, v0000027fd0290e40_0;  alias, 1 drivers
v0000027fd02c4eb0_0 .net "MEM_Data_mem_out", 31 0, v0000027fd02c51d0_0;  alias, 1 drivers
v0000027fd02c6710_0 .net "MEM_memread", 0 0, v0000027fd02929c0_0;  alias, 1 drivers
v0000027fd02c5c70_0 .net "MEM_opcode", 11 0, v0000027fd0291e80_0;  alias, 1 drivers
v0000027fd02c5f90_0 .net "MEM_rd_ind", 4 0, v0000027fd02917a0_0;  alias, 1 drivers
v0000027fd02c62b0_0 .net "MEM_rd_indzero", 0 0, v0000027fd0292560_0;  alias, 1 drivers
v0000027fd02c5810_0 .net "MEM_regwrite", 0 0, v0000027fd0292740_0;  alias, 1 drivers
v0000027fd02c68f0_0 .var "WB_ALU_OUT", 31 0;
v0000027fd02c45f0_0 .var "WB_Data_mem_out", 31 0;
v0000027fd02c5950_0 .var "WB_memread", 0 0;
v0000027fd02c4370_0 .var "WB_rd_ind", 4 0;
v0000027fd02c6990_0 .var "WB_rd_indzero", 0 0;
v0000027fd02c4ff0_0 .var "WB_regwrite", 0 0;
v0000027fd02c5130_0 .net "clk", 0 0, L_0000027fd033eef0;  1 drivers
v0000027fd02c6210_0 .var "hlt", 0 0;
v0000027fd02c5270_0 .net "rst", 0 0, v0000027fd02cfdb0_0;  alias, 1 drivers
E_0000027fd0219910 .event posedge, v0000027fd0291ca0_0, v0000027fd02c5130_0;
S_0000027fd029fc40 .scope module, "wb_stage" "WB_stage" 3 195, 32 3 0, S_0000027fd0069fd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "mem_out";
    .port_info 1 /INPUT 32 "alu_out";
    .port_info 2 /INPUT 1 "mem_read";
    .port_info 3 /OUTPUT 32 "Write_Data_RegFile";
L_0000027fd033eda0 .functor AND 32, v0000027fd02c45f0_0, L_0000027fd0345120, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd033ef60 .functor NOT 1, v0000027fd02c5950_0, C4<0>, C4<0>, C4<0>;
L_0000027fd035a390 .functor AND 32, v0000027fd02c68f0_0, L_0000027fd03451c0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000027fd035b040 .functor OR 32, L_0000027fd033eda0, L_0000027fd035a390, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000027fd02c6030_0 .net "Write_Data_RegFile", 31 0, L_0000027fd035b040;  alias, 1 drivers
v0000027fd02c53b0_0 .net *"_ivl_0", 31 0, L_0000027fd0345120;  1 drivers
v0000027fd02c4550_0 .net *"_ivl_2", 31 0, L_0000027fd033eda0;  1 drivers
v0000027fd02c4690_0 .net *"_ivl_4", 0 0, L_0000027fd033ef60;  1 drivers
v0000027fd02c4730_0 .net *"_ivl_6", 31 0, L_0000027fd03451c0;  1 drivers
v0000027fd02c7bb0_0 .net *"_ivl_8", 31 0, L_0000027fd035a390;  1 drivers
v0000027fd02c8290_0 .net "alu_out", 31 0, v0000027fd02c68f0_0;  alias, 1 drivers
v0000027fd02c7b10_0 .net "mem_out", 31 0, v0000027fd02c45f0_0;  alias, 1 drivers
v0000027fd02c90f0_0 .net "mem_read", 0 0, v0000027fd02c5950_0;  alias, 1 drivers
LS_0000027fd0345120_0_0 .concat [ 1 1 1 1], v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0;
LS_0000027fd0345120_0_4 .concat [ 1 1 1 1], v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0;
LS_0000027fd0345120_0_8 .concat [ 1 1 1 1], v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0;
LS_0000027fd0345120_0_12 .concat [ 1 1 1 1], v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0;
LS_0000027fd0345120_0_16 .concat [ 1 1 1 1], v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0;
LS_0000027fd0345120_0_20 .concat [ 1 1 1 1], v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0;
LS_0000027fd0345120_0_24 .concat [ 1 1 1 1], v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0;
LS_0000027fd0345120_0_28 .concat [ 1 1 1 1], v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0, v0000027fd02c5950_0;
LS_0000027fd0345120_1_0 .concat [ 4 4 4 4], LS_0000027fd0345120_0_0, LS_0000027fd0345120_0_4, LS_0000027fd0345120_0_8, LS_0000027fd0345120_0_12;
LS_0000027fd0345120_1_4 .concat [ 4 4 4 4], LS_0000027fd0345120_0_16, LS_0000027fd0345120_0_20, LS_0000027fd0345120_0_24, LS_0000027fd0345120_0_28;
L_0000027fd0345120 .concat [ 16 16 0 0], LS_0000027fd0345120_1_0, LS_0000027fd0345120_1_4;
LS_0000027fd03451c0_0_0 .concat [ 1 1 1 1], L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60;
LS_0000027fd03451c0_0_4 .concat [ 1 1 1 1], L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60;
LS_0000027fd03451c0_0_8 .concat [ 1 1 1 1], L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60;
LS_0000027fd03451c0_0_12 .concat [ 1 1 1 1], L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60;
LS_0000027fd03451c0_0_16 .concat [ 1 1 1 1], L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60;
LS_0000027fd03451c0_0_20 .concat [ 1 1 1 1], L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60;
LS_0000027fd03451c0_0_24 .concat [ 1 1 1 1], L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60;
LS_0000027fd03451c0_0_28 .concat [ 1 1 1 1], L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60, L_0000027fd033ef60;
LS_0000027fd03451c0_1_0 .concat [ 4 4 4 4], LS_0000027fd03451c0_0_0, LS_0000027fd03451c0_0_4, LS_0000027fd03451c0_0_8, LS_0000027fd03451c0_0_12;
LS_0000027fd03451c0_1_4 .concat [ 4 4 4 4], LS_0000027fd03451c0_0_16, LS_0000027fd03451c0_0_20, LS_0000027fd03451c0_0_24, LS_0000027fd03451c0_0_28;
L_0000027fd03451c0 .concat [ 16 16 0 0], LS_0000027fd03451c0_1_0, LS_0000027fd03451c0_1_4;
    .scope S_0000027fd029f470;
T_0 ;
    %wait E_0000027fd0219d10;
    %load/vec4 v0000027fd02c3650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000027fd02c2bb0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000027fd02c2390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000027fd02c2d90_0;
    %assign/vec4 v0000027fd02c2bb0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000027fd029eca0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027fd02c3dd0_0, 0, 32;
T_1.0 ;
    %load/vec4 v0000027fd02c3dd0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_1.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027fd02c3dd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %load/vec4 v0000027fd02c3dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027fd02c3dd0_0, 0, 32;
    %jmp T_1.0;
T_1.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c2b10, 0, 4;
    %end;
    .thread T_1;
    .scope S_0000027fd029f2e0;
T_2 ;
    %wait E_0000027fd0219c10;
    %load/vec4 v0000027fd02c3fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a8bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a8570_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02c1e90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02c4190_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02c40f0_0, 0;
    %assign/vec4 v0000027fd02c42d0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000027fd02c2610_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0000027fd02c2570_0;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 91;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a8bb0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a8570_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02c1e90_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02c4190_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02c40f0_0, 0;
    %assign/vec4 v0000027fd02c42d0_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000027fd02c2610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.5, 8;
    %load/vec4 v0000027fd02c3bf0_0;
    %assign/vec4 v0000027fd02a8570_0, 0;
    %load/vec4 v0000027fd02c3010_0;
    %assign/vec4 v0000027fd02a8bb0_0, 0;
    %load/vec4 v0000027fd02c3bf0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000027fd02c4190_0, 0;
    %load/vec4 v0000027fd02c3bf0_0;
    %parti/s 6, 26, 6;
    %ix/load 4, 6, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027fd02c42d0_0, 4, 5;
    %load/vec4 v0000027fd02c3bf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_mov 8, 4;
    %jmp/0 T_2.7, 8;
    %load/vec4 v0000027fd02c3bf0_0;
    %parti/s 6, 0, 2;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 6;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000027fd02c42d0_0, 4, 5;
    %load/vec4 v0000027fd02c3bf0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000027fd02c3bf0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 0, 0, 12;
    %jmp/1 T_2.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027fd02c3bf0_0;
    %parti/s 6, 26, 6;
    %load/vec4 v0000027fd02c3bf0_0;
    %parti/s 6, 0, 2;
    %concat/vec4; draw_concat_vec4
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_2.11;
    %flag_mov 8, 4;
    %jmp/0 T_2.9, 8;
    %load/vec4 v0000027fd02c3bf0_0;
    %parti/s 5, 16, 6;
    %jmp/1 T_2.10, 8;
T_2.9 ; End of true expr.
    %load/vec4 v0000027fd02c3bf0_0;
    %parti/s 5, 21, 6;
    %jmp/0 T_2.10, 8;
 ; End of false expr.
    %blend;
T_2.10;
    %assign/vec4 v0000027fd02c40f0_0, 0;
    %load/vec4 v0000027fd02c3bf0_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_2.12, 4;
    %load/vec4 v0000027fd02c3bf0_0;
    %parti/s 5, 11, 5;
    %assign/vec4 v0000027fd02c1e90_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000027fd02c3bf0_0;
    %parti/s 6, 26, 6;
    %concati/vec4 0, 0, 6;
    %cmpi/e 192, 0, 12;
    %jmp/0xz  T_2.14, 4;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000027fd02c1e90_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000027fd02c3bf0_0;
    %parti/s 5, 16, 6;
    %assign/vec4 v0000027fd02c1e90_0, 0;
T_2.15 ;
T_2.13 ;
T_2.5 ;
T_2.3 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027fd029eb10;
T_3 ;
    %wait E_0000027fd0219d10;
    %load/vec4 v0000027fd02a5cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027fd02a5b90_0, 0, 32;
T_3.2 ;
    %load/vec4 v0000027fd02a5b90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027fd02a5b90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02a5c30, 0, 4;
    %load/vec4 v0000027fd02a5b90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027fd02a5b90_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000027fd02a5a50_0;
    %cmpi/ne 0, 0, 5;
    %flag_get/vec4 4;
    %jmp/0 T_3.6, 4;
    %load/vec4 v0000027fd02a59b0_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %load/vec4 v0000027fd02a5910_0;
    %load/vec4 v0000027fd02a5a50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02a5c30, 0, 4;
T_3.4 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02a5c30, 0, 4;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000027fd029eb10;
T_4 ;
    %wait E_0000027fd0219f10;
    %load/vec4 v0000027fd02a5a50_0;
    %load/vec4 v0000027fd02a7990_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.3, 4;
    %load/vec4 v0000027fd02a5a50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v0000027fd02a59b0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000027fd02a5910_0;
    %assign/vec4 v0000027fd02a7850_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000027fd02a7990_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027fd02a5c30, 4;
    %assign/vec4 v0000027fd02a7850_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027fd029eb10;
T_5 ;
    %wait E_0000027fd0219f10;
    %load/vec4 v0000027fd02a5a50_0;
    %load/vec4 v0000027fd02a7ad0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_5.3, 4;
    %load/vec4 v0000027fd02a5a50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_5.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.2, 9;
    %load/vec4 v0000027fd02a59b0_0;
    %and;
T_5.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0000027fd02a5910_0;
    %assign/vec4 v0000027fd02a78f0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000027fd02a7ad0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000027fd02a5c30, 4;
    %assign/vec4 v0000027fd02a78f0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027fd029eb10;
T_6 ;
    %delay 200004, 0;
    %vpi_call 23 57 "$display", "Register file content : " {0 0 0};
    %fork t_1, S_0000027fd029f150;
    %jmp t_0;
    .scope S_0000027fd029f150;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027fd02a77b0_0, 0, 32;
T_6.0 ;
    %load/vec4 v0000027fd02a77b0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_6.1, 5;
    %load/vec4 v0000027fd02a77b0_0;
    %ix/getv/s 4, v0000027fd02a77b0_0;
    %load/vec4a v0000027fd02a5c30, 4;
    %ix/getv/s 4, v0000027fd02a77b0_0;
    %load/vec4a v0000027fd02a5c30, 4;
    %vpi_call 23 59 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000027fd02a77b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027fd02a77b0_0, 0, 32;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .scope S_0000027fd029eb10;
t_0 %join;
    %end;
    .thread T_6;
    .scope S_0000027fd02a0280;
T_7 ;
    %wait E_0000027fd021a750;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027fd02a7170_0, 0, 32;
    %load/vec4 v0000027fd02a7710_0;
    %cmpi/e 0, 0, 12;
    %jmp/1 T_7.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027fd02a7710_0;
    %cmpi/e 2, 0, 12;
    %flag_or 4, 8;
T_7.2;
    %jmp/0xz  T_7.0, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000027fd02a7210_0;
    %parti/s 5, 6, 4;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000027fd02a7170_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000027fd02a7710_0;
    %cmpi/e 768, 0, 12;
    %jmp/1 T_7.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027fd02a7710_0;
    %cmpi/e 832, 0, 12;
    %flag_or 4, 8;
T_7.6;
    %jmp/1 T_7.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027fd02a7710_0;
    %cmpi/e 896, 0, 12;
    %flag_or 4, 8;
T_7.5;
    %jmp/0xz  T_7.3, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000027fd02a7210_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000027fd02a7170_0, 0;
    %jmp T_7.4;
T_7.3 ;
    %load/vec4 v0000027fd02a7710_0;
    %cmpi/e 512, 0, 12;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027fd02a7710_0;
    %cmpi/e 2240, 0, 12;
    %flag_or 4, 8;
T_7.13;
    %jmp/1 T_7.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027fd02a7710_0;
    %cmpi/e 2752, 0, 12;
    %flag_or 4, 8;
T_7.12;
    %jmp/1 T_7.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027fd02a7710_0;
    %cmpi/e 256, 0, 12;
    %flag_or 4, 8;
T_7.11;
    %jmp/1 T_7.10, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027fd02a7710_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_7.10;
    %jmp/1 T_7.9, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027fd02a7710_0;
    %cmpi/e 640, 0, 12;
    %flag_or 4, 8;
T_7.9;
    %jmp/0xz  T_7.7, 4;
    %load/vec4 v0000027fd02a7210_0;
    %parti/s 1, 15, 5;
    %replicate 32;
    %load/vec4 v0000027fd02a7210_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %assign/vec4 v0000027fd02a7170_0, 0;
T_7.7 ;
T_7.4 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000027fd02a00f0;
T_8 ;
    %wait E_0000027fd0219d10;
    %load/vec4 v0000027fd02acad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027fd02aaeb0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000027fd02ac2b0_0;
    %cmpi/e 256, 0, 12;
    %jmp/1 T_8.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000027fd02ac2b0_0;
    %cmpi/e 320, 0, 12;
    %flag_or 4, 8;
T_8.4;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0000027fd02aaeb0_0;
    %load/vec4 v0000027fd02ab450_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.10, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.11, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.12, 6;
    %jmp T_8.13;
T_8.5 ;
    %jmp T_8.13;
T_8.6 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027fd02aaeb0_0, 0;
    %jmp T_8.13;
T_8.7 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000027fd02aaeb0_0, 0;
    %jmp T_8.13;
T_8.8 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027fd02aaeb0_0, 0;
    %jmp T_8.13;
T_8.9 ;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v0000027fd02aaeb0_0, 0;
    %jmp T_8.13;
T_8.10 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000027fd02aaeb0_0, 0;
    %jmp T_8.13;
T_8.11 ;
    %jmp T_8.13;
T_8.12 ;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000027fd02aaeb0_0, 0;
    %jmp T_8.13;
T_8.13 ;
    %pop/vec4 1;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000027fd02a00f0;
T_9 ;
    %wait E_0000027fd0219d10;
    %load/vec4 v0000027fd02acad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fd02ab1d0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000027fd02ac3f0_0;
    %assign/vec4 v0000027fd02ab1d0_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000027fd029f920;
T_10 ;
    %wait E_0000027fd021a410;
    %load/vec4 v0000027fd02ad390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027fd02acf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027fd02ad110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fd02ad250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027fd02aaf50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027fd02aaff0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027fd02abef0_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.6, 10;
    %load/vec4 v0000027fd02aba90_0;
    %and;
T_10.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_10.5, 9;
    %load/vec4 v0000027fd02ab090_0;
    %load/vec4 v0000027fd02aa870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.7, 4;
    %load/vec4 v0000027fd02ab130_0;
    %load/vec4 v0000027fd02aa870_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.7;
    %and;
T_10.5;
    %flag_set/vec4 8;
    %jmp/1 T_10.4, 8;
    %load/vec4 v0000027fd02ac030_0;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_10.9, 11;
    %load/vec4 v0000027fd02aad70_0;
    %and;
T_10.9;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_10.8, 10;
    %load/vec4 v0000027fd02ab090_0;
    %load/vec4 v0000027fd02aacd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/1 T_10.10, 4;
    %load/vec4 v0000027fd02ab130_0;
    %load/vec4 v0000027fd02aacd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_10.10;
    %and;
T_10.8;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_10.4;
    %jmp/0xz  T_10.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fd02acf30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fd02ad110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fd02ad250_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027fd02aaf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fd02aaff0_0, 0;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000027fd02abb30_0;
    %cmpi/e 8, 0, 12;
    %jmp/0xz  T_10.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fd02acf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027fd02ad110_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027fd02ad250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fd02aaf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fd02aaff0_0, 0;
    %jmp T_10.12;
T_10.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027fd02acf30_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000027fd02ad110_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fd02ad250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fd02aaf50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fd02aaff0_0, 0;
T_10.12 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000027fd029ff60;
T_11 ;
    %wait E_0000027fd021a690;
    %load/vec4 v0000027fd02a25c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a2520_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a2480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a27a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a2de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a13a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a2980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a1940_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a1120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a2700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a1620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a11c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a0cc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a23e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a1b20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02a2a20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02a1260_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02a0a40_0, 0;
    %assign/vec4 v0000027fd02a2d40_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000027fd02a1440_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000027fd02a1800_0;
    %assign/vec4 v0000027fd02a2d40_0, 0;
    %load/vec4 v0000027fd02a14e0_0;
    %assign/vec4 v0000027fd02a0a40_0, 0;
    %load/vec4 v0000027fd02a2340_0;
    %assign/vec4 v0000027fd02a1260_0, 0;
    %load/vec4 v0000027fd02a2f20_0;
    %assign/vec4 v0000027fd02a2a20_0, 0;
    %load/vec4 v0000027fd02a1bc0_0;
    %assign/vec4 v0000027fd02a1b20_0, 0;
    %load/vec4 v0000027fd02a2fc0_0;
    %assign/vec4 v0000027fd02a23e0_0, 0;
    %load/vec4 v0000027fd02a18a0_0;
    %assign/vec4 v0000027fd02a0cc0_0, 0;
    %load/vec4 v0000027fd02a2ca0_0;
    %assign/vec4 v0000027fd02a11c0_0, 0;
    %load/vec4 v0000027fd02a2e80_0;
    %assign/vec4 v0000027fd02a1620_0, 0;
    %load/vec4 v0000027fd02a1d00_0;
    %assign/vec4 v0000027fd02a2700_0, 0;
    %load/vec4 v0000027fd02a3100_0;
    %assign/vec4 v0000027fd02a1120_0, 0;
    %load/vec4 v0000027fd02a2ac0_0;
    %assign/vec4 v0000027fd02a1940_0, 0;
    %load/vec4 v0000027fd02a2840_0;
    %assign/vec4 v0000027fd02a1c60_0, 0;
    %load/vec4 v0000027fd02a1300_0;
    %assign/vec4 v0000027fd02a2980_0, 0;
    %load/vec4 v0000027fd02a22a0_0;
    %assign/vec4 v0000027fd02a13a0_0, 0;
    %load/vec4 v0000027fd02a16c0_0;
    %assign/vec4 v0000027fd02a2de0_0, 0;
    %load/vec4 v0000027fd02a0c20_0;
    %assign/vec4 v0000027fd02a27a0_0, 0;
    %load/vec4 v0000027fd02a1da0_0;
    %assign/vec4 v0000027fd02a2480_0, 0;
    %load/vec4 v0000027fd02a1e40_0;
    %assign/vec4 v0000027fd02a2520_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 197;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a2520_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a2480_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a27a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a2de0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a13a0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a2980_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a1c60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a1940_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a1120_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a2700_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a1620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a11c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a0cc0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a23e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a1b20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02a2a20_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02a1260_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02a0a40_0, 0;
    %assign/vec4 v0000027fd02a2d40_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000027fd029f790;
T_12 ;
    %wait E_0000027fd021a7d0;
    %load/vec4 v0000027fd02abd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a39c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a34c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a40a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a41e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a4140_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a3240_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02a3560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02a36a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02a3600_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000027fd02a3f60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a32e0_0, 0;
    %assign/vec4 v0000027fd02a31a0_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000027fd02aae10_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v0000027fd02a2660_0;
    %assign/vec4 v0000027fd02a31a0_0, 0;
    %load/vec4 v0000027fd02a0b80_0;
    %assign/vec4 v0000027fd02a32e0_0, 0;
    %load/vec4 v0000027fd02a37e0_0;
    %assign/vec4 v0000027fd02a3f60_0, 0;
    %load/vec4 v0000027fd02a43c0_0;
    %assign/vec4 v0000027fd02a3600_0, 0;
    %load/vec4 v0000027fd02a4640_0;
    %assign/vec4 v0000027fd02a36a0_0, 0;
    %load/vec4 v0000027fd02a3920_0;
    %assign/vec4 v0000027fd02a3560_0, 0;
    %load/vec4 v0000027fd02a0d60_0;
    %assign/vec4 v0000027fd02a3240_0, 0;
    %load/vec4 v0000027fd02a4780_0;
    %assign/vec4 v0000027fd02a4140_0, 0;
    %load/vec4 v0000027fd02a4820_0;
    %assign/vec4 v0000027fd02a41e0_0, 0;
    %load/vec4 v0000027fd02a45a0_0;
    %assign/vec4 v0000027fd02a40a0_0, 0;
    %load/vec4 v0000027fd02a4460_0;
    %assign/vec4 v0000027fd02a3740_0, 0;
    %load/vec4 v0000027fd02a4500_0;
    %assign/vec4 v0000027fd02a3ec0_0, 0;
    %load/vec4 v0000027fd02a3880_0;
    %assign/vec4 v0000027fd02a3420_0, 0;
    %load/vec4 v0000027fd02a4320_0;
    %assign/vec4 v0000027fd02a3e20_0, 0;
    %load/vec4 v0000027fd02a3b00_0;
    %assign/vec4 v0000027fd02a3ce0_0, 0;
    %load/vec4 v0000027fd02a4000_0;
    %assign/vec4 v0000027fd02a3d80_0, 0;
    %load/vec4 v0000027fd02a4280_0;
    %assign/vec4 v0000027fd02a3380_0, 0;
    %load/vec4 v0000027fd02a46e0_0;
    %assign/vec4 v0000027fd02a3ba0_0, 0;
    %load/vec4 v0000027fd02a0ea0_0;
    %assign/vec4 v0000027fd02a3c40_0, 0;
    %load/vec4 v0000027fd02a0e00_0;
    %assign/vec4 v0000027fd02a34c0_0, 0;
    %load/vec4 v0000027fd02a3a60_0;
    %assign/vec4 v0000027fd02a39c0_0, 0;
    %jmp T_12.3;
T_12.2 ;
    %pushi/vec4 0, 0, 261;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a39c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a34c0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a3c40_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3ba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3380_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3d80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3ce0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3e20_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3420_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3ec0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a3740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02a40a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a41e0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a4140_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a3240_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02a3560_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02a36a0_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02a3600_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000027fd02a3f60_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02a32e0_0, 0;
    %assign/vec4 v0000027fd02a31a0_0, 0;
T_12.3 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000027fd009caa0;
T_13 ;
    %wait E_0000027fd021a310;
    %load/vec4 v0000027fd02955d0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 12;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 12;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 512, 0, 12;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2240, 0, 12;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 2752, 0, 12;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 192, 0, 12;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 12;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %dup/vec4;
    %pushi/vec4 128, 0, 12;
    %cmp/u;
    %jmp/1 T_13.7, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 12;
    %cmp/u;
    %jmp/1 T_13.8, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 12;
    %cmp/u;
    %jmp/1 T_13.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 12;
    %cmp/u;
    %jmp/1 T_13.10, 6;
    %dup/vec4;
    %pushi/vec4 768, 0, 12;
    %cmp/u;
    %jmp/1 T_13.11, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 12;
    %cmp/u;
    %jmp/1 T_13.12, 6;
    %dup/vec4;
    %pushi/vec4 832, 0, 12;
    %cmp/u;
    %jmp/1 T_13.13, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 12;
    %cmp/u;
    %jmp/1 T_13.14, 6;
    %dup/vec4;
    %pushi/vec4 896, 0, 12;
    %cmp/u;
    %jmp/1 T_13.15, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 12;
    %cmp/u;
    %jmp/1 T_13.16, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_13.17, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 12;
    %cmp/u;
    %jmp/1 T_13.18, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 12;
    %cmp/u;
    %jmp/1 T_13.19, 6;
    %dup/vec4;
    %pushi/vec4 640, 0, 12;
    %cmp/u;
    %jmp/1 T_13.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 12;
    %cmp/u;
    %jmp/1 T_13.21, 6;
    %jmp T_13.22;
T_13.0 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.1 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.3 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.4 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.5 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.6 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.7 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.8 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.9 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.10 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.11 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.12 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.13 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.14 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.15 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.16 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.17 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.18 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.19 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.20 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.21 ;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000027fd0296930_0, 0;
    %jmp T_13.22;
T_13.22 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000027fd009c910;
T_14 ;
    %wait E_0000027fd0219cd0;
    %load/vec4 v0000027fd02967f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_14.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_14.9, 6;
    %jmp T_14.10;
T_14.0 ;
    %load/vec4 v0000027fd0296750_0;
    %pad/u 33;
    %load/vec4 v0000027fd0295670_0;
    %pad/u 33;
    %add;
    %split/vec4 32;
    %assign/vec4 v0000027fd0295490_0, 0;
    %assign/vec4 v0000027fd0295350_0, 0;
    %jmp T_14.10;
T_14.1 ;
    %load/vec4 v0000027fd0296750_0;
    %pad/u 33;
    %load/vec4 v0000027fd0295670_0;
    %pad/u 33;
    %sub;
    %split/vec4 32;
    %assign/vec4 v0000027fd0295490_0, 0;
    %assign/vec4 v0000027fd0295350_0, 0;
    %jmp T_14.10;
T_14.2 ;
    %load/vec4 v0000027fd0296750_0;
    %pad/u 33;
    %load/vec4 v0000027fd0295670_0;
    %pad/u 33;
    %and;
    %split/vec4 32;
    %assign/vec4 v0000027fd0295490_0, 0;
    %assign/vec4 v0000027fd0295350_0, 0;
    %jmp T_14.10;
T_14.3 ;
    %load/vec4 v0000027fd0296750_0;
    %pad/u 33;
    %load/vec4 v0000027fd0295670_0;
    %pad/u 33;
    %or;
    %split/vec4 32;
    %assign/vec4 v0000027fd0295490_0, 0;
    %assign/vec4 v0000027fd0295350_0, 0;
    %jmp T_14.10;
T_14.4 ;
    %load/vec4 v0000027fd0296750_0;
    %pad/u 33;
    %load/vec4 v0000027fd0295670_0;
    %pad/u 33;
    %xor;
    %split/vec4 32;
    %assign/vec4 v0000027fd0295490_0, 0;
    %assign/vec4 v0000027fd0295350_0, 0;
    %jmp T_14.10;
T_14.5 ;
    %load/vec4 v0000027fd0296750_0;
    %pad/u 33;
    %load/vec4 v0000027fd0295670_0;
    %pad/u 33;
    %or;
    %inv;
    %split/vec4 32;
    %assign/vec4 v0000027fd0295490_0, 0;
    %assign/vec4 v0000027fd0295350_0, 0;
    %jmp T_14.10;
T_14.6 ;
    %load/vec4 v0000027fd0295670_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.11, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.12, 8;
T_14.11 ; End of true expr.
    %load/vec4 v0000027fd0295350_0;
    %load/vec4 v0000027fd0295670_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027fd0296750_0;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v0000027fd0295670_0;
    %sub;
    %part/u 1;
    %load/vec4 v0000027fd0295670_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.12, 8;
 ; End of false expr.
    %blend;
T_14.12;
    %assign/vec4 v0000027fd0295350_0, 0;
    %load/vec4 v0000027fd0296750_0;
    %ix/getv 4, v0000027fd0295670_0;
    %shiftl 4;
    %assign/vec4 v0000027fd0295490_0, 0;
    %jmp T_14.10;
T_14.7 ;
    %load/vec4 v0000027fd0295670_0;
    %cmpi/u 32, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_mov 8, 5;
    %jmp/0 T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_14.14, 8;
T_14.13 ; End of true expr.
    %load/vec4 v0000027fd0295350_0;
    %load/vec4 v0000027fd0295670_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000027fd0296750_0;
    %load/vec4 v0000027fd0295670_0;
    %subi 1, 0, 32;
    %part/u 1;
    %load/vec4 v0000027fd0295670_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %or;
    %jmp/0 T_14.14, 8;
 ; End of false expr.
    %blend;
T_14.14;
    %assign/vec4 v0000027fd0295350_0, 0;
    %load/vec4 v0000027fd0296750_0;
    %ix/getv 4, v0000027fd0295670_0;
    %shiftr 4;
    %assign/vec4 v0000027fd0295490_0, 0;
    %jmp T_14.10;
T_14.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fd0295350_0, 0;
    %load/vec4 v0000027fd0296750_0;
    %load/vec4 v0000027fd0295670_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.15, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.16, 8;
T_14.15 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.16, 8;
 ; End of false expr.
    %blend;
T_14.16;
    %assign/vec4 v0000027fd0295490_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000027fd0295350_0, 0;
    %load/vec4 v0000027fd0295670_0;
    %load/vec4 v0000027fd0296750_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_14.17, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_14.18, 8;
T_14.17 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_14.18, 8;
 ; End of false expr.
    %blend;
T_14.18;
    %assign/vec4 v0000027fd0295490_0, 0;
    %jmp T_14.10;
T_14.10 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000027fd00029c0;
T_15 ;
    %wait E_0000027fd021a210;
    %load/vec4 v0000027fd0291ca0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 85;
    %split/vec4 1;
    %assign/vec4 v0000027fd0292560_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd0292740_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd0293000_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02929c0_0, 0;
    %split/vec4 12;
    %assign/vec4 v0000027fd0291e80_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02917a0_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd0291b60_0, 0;
    %assign/vec4 v0000027fd0290e40_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000027fd01b5870_0;
    %assign/vec4 v0000027fd0290e40_0, 0;
    %load/vec4 v0000027fd0290d00_0;
    %assign/vec4 v0000027fd0291b60_0, 0;
    %load/vec4 v0000027fd0292240_0;
    %assign/vec4 v0000027fd02917a0_0, 0;
    %load/vec4 v0000027fd019f610_0;
    %assign/vec4 v0000027fd0291e80_0, 0;
    %load/vec4 v0000027fd01b6090_0;
    %assign/vec4 v0000027fd02929c0_0, 0;
    %load/vec4 v0000027fd019fcf0_0;
    %assign/vec4 v0000027fd0293000_0, 0;
    %load/vec4 v0000027fd02926a0_0;
    %assign/vec4 v0000027fd0292740_0, 0;
    %load/vec4 v0000027fd0291fc0_0;
    %assign/vec4 v0000027fd0292560_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000027fd029fdd0;
T_16 ;
    %wait E_0000027fd0219f10;
    %load/vec4 v0000027fd02c44b0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0000027fd02c5770_0;
    %load/vec4 v0000027fd02c4af0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c6350, 0, 4;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000027fd029fdd0;
T_17 ;
    %wait E_0000027fd0219f10;
    %load/vec4 v0000027fd02c4af0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000027fd02c6350, 4;
    %assign/vec4 v0000027fd02c51d0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_0000027fd029fdd0;
T_18 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027fd02c54f0_0, 0, 32;
T_18.0 ;
    %load/vec4 v0000027fd02c54f0_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_18.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000027fd02c54f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c6350, 0, 4;
    %load/vec4 v0000027fd02c54f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027fd02c54f0_0, 0, 32;
    %jmp T_18.0;
T_18.1 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c6350, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c6350, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c6350, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c6350, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c6350, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c6350, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c6350, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c6350, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c6350, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c6350, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c6350, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000027fd02c6350, 0, 4;
    %end;
    .thread T_18;
    .scope S_0000027fd029fdd0;
T_19 ;
    %delay 200004, 0;
    %vpi_call 30 46 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027fd02c54f0_0, 0, 32;
T_19.0 ;
    %load/vec4 v0000027fd02c54f0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_19.1, 5;
    %ix/getv/s 4, v0000027fd02c54f0_0;
    %load/vec4a v0000027fd02c6350, 4;
    %vpi_call 30 48 "$display", "Mem[%d] = %d", &PV<v0000027fd02c54f0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000027fd02c54f0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000027fd02c54f0_0, 0, 32;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_0000027fd029fab0;
T_20 ;
    %wait E_0000027fd0219910;
    %load/vec4 v0000027fd02c5270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 73;
    %split/vec4 1;
    %assign/vec4 v0000027fd02c6990_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02c6210_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02c4ff0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000027fd02c5950_0, 0;
    %split/vec4 5;
    %assign/vec4 v0000027fd02c4370_0, 0;
    %split/vec4 32;
    %assign/vec4 v0000027fd02c45f0_0, 0;
    %assign/vec4 v0000027fd02c68f0_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000027fd02c4410_0;
    %assign/vec4 v0000027fd02c68f0_0, 0;
    %load/vec4 v0000027fd02c4eb0_0;
    %assign/vec4 v0000027fd02c45f0_0, 0;
    %load/vec4 v0000027fd02c6710_0;
    %assign/vec4 v0000027fd02c5950_0, 0;
    %load/vec4 v0000027fd02c5f90_0;
    %assign/vec4 v0000027fd02c4370_0, 0;
    %load/vec4 v0000027fd02c5810_0;
    %assign/vec4 v0000027fd02c4ff0_0, 0;
    %load/vec4 v0000027fd02c62b0_0;
    %assign/vec4 v0000027fd02c6990_0, 0;
    %load/vec4 v0000027fd02c5c70_0;
    %cmpi/e 4032, 0, 12;
    %flag_mov 8, 4;
    %jmp/0 T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_20.3, 8;
T_20.2 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_20.3, 8;
 ; End of false expr.
    %blend;
T_20.3;
    %assign/vec4 v0000027fd02c6210_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000027fd0069fd0;
T_21 ;
    %wait E_0000027fd0219d90;
    %load/vec4 v0000027fd02cfc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000027fd02d0030_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000027fd02d0030_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000027fd02d0030_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000027fd023bb00;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fd02cf130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fd02cfdb0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_0000027fd023bb00;
T_23 ;
    %delay 1, 0;
    %load/vec4 v0000027fd02cf130_0;
    %inv;
    %assign/vec4 v0000027fd02cf130_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_0000027fd023bb00;
T_24 ;
    %vpi_call 2 57 "$dumpfile", "./BinarySearch/PipeLine_WaveForm.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027fd02cfdb0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027fd02cfdb0_0, 0, 1;
    %delay 200001, 0;
    %load/vec4 v0000027fd02cf090_0;
    %addi 1, 0, 32;
    %vpi_call 2 72 "$display", "Number of cycles consumed: %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 73 "$finish" {0 0 0};
    %end;
    .thread T_24;
# The file index is used to find the file name in the following table.
:file_names 33;
    "N/A";
    "<interactive>";
    "../PipeLine/PipeLine/PipeLine_sim.v";
    "../PipeLine/PipeLine//PL_CPU.v";
    "../PipeLine/PipeLine//forwardA.v";
    "../PipeLine/PipeLine//forwardB.v";
    "../PipeLine/PipeLine//forwardC.v";
    "../PipeLine/PipeLine//EX_MEM_buffer.v";
    "../PipeLine/PipeLine//EX_stage.v";
    "../PipeLine/PipeLine//opcodes.txt";
    "../PipeLine/PipeLine//BranchDecision.v";
    "../PipeLine/PipeLine//CompareEqual.v";
    "../PipeLine/PipeLine//ALU.v";
    "../PipeLine/PipeLine//ALU_OPER.v";
    "../PipeLine/PipeLine//FORWARDING_stage.v";
    "../PipeLine/PipeLine//MUX_4x1.v";
    "../PipeLine/PipeLine//ID_EX_buffer.v";
    "../PipeLine/PipeLine//ID_stage.v";
    "../PipeLine/PipeLine//BranchResolver.v";
    "../PipeLine/PipeLine//BranchPredictor.v";
    "../PipeLine/PipeLine//StallDetectionUnit.v";
    "../PipeLine/PipeLine//control_unit.v";
    "../PipeLine/PipeLine//Immed_Gen_unit.v";
    "../PipeLine/PipeLine//REG_FILE.v";
    "../PipeLine/PipeLine//IF_ID_buffer.v";
    "../PipeLine/PipeLine//IF_stage.v";
    "../PipeLine/PipeLine//IM.v";
    "../PipeLine/PipeLine//PC_register.v";
    "../PipeLine/PipeLine//PC_src_mux.v";
    "../PipeLine/PipeLine//MEM_stage.v";
    "../PipeLine/PipeLine//DM.v";
    "../PipeLine/PipeLine//MEM_WB_buffer.v";
    "../PipeLine/PipeLine//WB_stage.v";
