library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity divisor_frecuencia is
port(clock_50MHz		:in  std_logic;
	  clock_1MHz 		:out std_logic; 	
	  clock_100KHz 		:out std_logic;
	  clock_10KHz 		:out std_logic;
	  clock_1KHz 		:out std_logic;
	  clock_100Hz 		:out std_logic;
	  clock_10Hz 		:out std_logic;
	  clock_1Hz 		:out std_logic);
end divisor_frecuencia;

architecture behavior of divisor_frecuencia is
		signal count_1MHz										:std_logic_vector(5 downto 0);
		signal count_100KHz,	count_10KHz, count_1KHz	:std_logic_vector(2 downto 0);
		signal count_100Hz, count_10Hz, count_1Hz							      	:std_logic_vector(2 downto 0);
		signal clock_1MHz_int, clock_1KHz_int										:std_logic_vector;
		signal clock_1MHz										:std_logic_vector;
		signal clock_1MHz										:std_logic_vector;
		signal clock_1MHz										:std_logic_vector;		