$date
	Thu Apr 10 05:28:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_sipo_shift_register $end
$var wire 1 ! parallel_out $end
$var reg 1 " clk $end
$var reg 1 # rst $end
$var reg 1 $ serial_in $end
$scope module uut $end
$var wire 1 " clk $end
$var wire 1 # rst $end
$var wire 1 $ serial_in $end
$var wire 4 % parallel_out [3:0] $end
$var reg 4 & shift_reg [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
0$
1#
0"
0!
$end
#5
1"
#10
0"
1$
#15
1"
#20
0"
0$
#25
1"
#30
0"
1$
#35
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
