// This is a code snippet in VERILOG
// It creates a 32-bit multiplier circuit
module multiplier #(parameter N=32) (
    input [N-1:0] a,
    input [N-1:0] b,
    output [N-1:0] result
);

reg [N-1:0] reg_a;
reg [N-1:0] reg_b;

always @(posedge clk) begin
    reg_a <= a;
    reg_b <= b;
end

always @* begin
    result = reg_a * reg_b;
end

endmodule