The following files were generated for 'ila' in directory 
/afs/csail.mit.edu/u/m/mcn02/airblue2_hw_sw/uhd/fpga/usrp2/coregen/chipscope/

ila.asy:
   Graphical symbol information file. Used by the ISE tools and some
   third party tools to create a symbol representing the core.

ila.cdc:
   Please see the core data sheet.

ila.gise:
   ISE Project Navigator support file. This is a generated file and should
   not be edited directly.

ila.ngc:
   Binary Xilinx implementation netlist file containing the information
   required to implement the module in a Xilinx (R) FPGA.

ila.v:
   Unisim Verilog file containing the information required to simulate
   the module.

ila.veo:
   VEO template file containing code that can be used as a model for
   instantiating a CORE Generator module in a Verilog design.

ila.xco:
   CORE Generator input file containing the parameters used to
   regenerate a core.

ila.xise:
   ISE Project Navigator support file. This is a generated file and should
   not be edited directly.

ila_readme.txt:
   Text file indicating the files generated and how they are used.

ila_xmdf.tcl:
   ISE Project Navigator interface file. ISE uses this file to determine
   how the files output by CORE Generator for the core can be integrated
   into your ISE project.

ila_flist.txt:
   Text file listing all of the output files produced when a customized
   core was generated in the CORE Generator.


Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

