{"vcs1":{"timestamp_begin":1728640946.040119678, "rt":1.76, "ut":0.47, "st":0.33}}
{"vcselab":{"timestamp_begin":1728640947.892912184, "rt":0.95, "ut":0.30, "st":0.19}}
{"link":{"timestamp_begin":1728640948.932147617, "rt":0.35, "ut":0.13, "st":0.21}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728640945.406621619}
{"VCS_COMP_START_TIME": 1728640945.406621619}
{"VCS_COMP_END_TIME": 1728640950.717973790}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331440}}
{"stitch_vcselab": {"peak_mem": 231548}}
