Timing Analyzer report for ff_D
Fri Mar 22 11:13:42 2024
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 125C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 125C Model Setup Summary
  8. Slow 1200mV 125C Model Hold Summary
  9. Slow 1200mV 125C Model Recovery Summary
 10. Slow 1200mV 125C Model Removal Summary
 11. Slow 1200mV 125C Model Minimum Pulse Width Summary
 12. Slow 1200mV 125C Model Setup: 'clock'
 13. Slow 1200mV 125C Model Hold: 'clock'
 14. Slow 1200mV 125C Model Recovery: 'clock'
 15. Slow 1200mV 125C Model Removal: 'clock'
 16. Slow 1200mV 125C Model Metastability Summary
 17. Slow 1200mV -40C Model Fmax Summary
 18. Slow 1200mV -40C Model Setup Summary
 19. Slow 1200mV -40C Model Hold Summary
 20. Slow 1200mV -40C Model Recovery Summary
 21. Slow 1200mV -40C Model Removal Summary
 22. Slow 1200mV -40C Model Minimum Pulse Width Summary
 23. Slow 1200mV -40C Model Setup: 'clock'
 24. Slow 1200mV -40C Model Hold: 'clock'
 25. Slow 1200mV -40C Model Recovery: 'clock'
 26. Slow 1200mV -40C Model Removal: 'clock'
 27. Slow 1200mV -40C Model Metastability Summary
 28. Fast 1200mV -40C Model Setup Summary
 29. Fast 1200mV -40C Model Hold Summary
 30. Fast 1200mV -40C Model Recovery Summary
 31. Fast 1200mV -40C Model Removal Summary
 32. Fast 1200mV -40C Model Minimum Pulse Width Summary
 33. Fast 1200mV -40C Model Setup: 'clock'
 34. Fast 1200mV -40C Model Hold: 'clock'
 35. Fast 1200mV -40C Model Recovery: 'clock'
 36. Fast 1200mV -40C Model Removal: 'clock'
 37. Fast 1200mV -40C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv n40c Model)
 42. Signal Integrity Metrics (Slow 1200mv 125c Model)
 43. Signal Integrity Metrics (Fast 1200mv n40c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Recovery Transfers
 47. Removal Transfers
 48. Report TCCS
 49. Report RSKM
 50. Unconstrained Paths Summary
 51. Clock Status Summary
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Unconstrained Input Ports
 55. Unconstrained Output Ports
 56. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+---------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                         ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                  ;
; Revision Name         ; ff_D                                                    ;
; Device Family         ; Cyclone IV E                                            ;
; Device Name           ; EP4CE6E22A7                                             ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.4%      ;
;     Processors 3-8         ;   0.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                                       ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 292.91 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------+
; Slow 1200mV 125C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clock ; -2.414 ; -53.964             ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV 125C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clock ; 0.381 ; 0.000               ;
+-------+-------+---------------------+


+-----------------------------------------+
; Slow 1200mV 125C Model Recovery Summary ;
+-------+--------+------------------------+
; Clock ; Slack  ; End Point TNS          ;
+-------+--------+------------------------+
; clock ; -1.029 ; -1.029                 ;
+-------+--------+------------------------+


+----------------------------------------+
; Slow 1200mV 125C Model Removal Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clock ; 1.459 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clock ; -3.000 ; -49.884                           ;
+-------+--------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'clock'                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.414 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.335      ;
; -2.378 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.299      ;
; -2.337 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0 ; clock        ; clock       ; 1.000        ; -0.080     ; 3.177      ;
; -2.300 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.300 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.300 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.300 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.300 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.300 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.300 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.300 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.300 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.300 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.300 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]       ; clock        ; clock       ; 1.000        ; -0.075     ; 3.222      ;
; -2.287 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.208      ;
; -2.286 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.207      ;
; -2.280 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.202      ;
; -2.280 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.202      ;
; -2.280 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.202      ;
; -2.280 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.202      ;
; -2.280 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.202      ;
; -2.280 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.202      ;
; -2.280 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.202      ;
; -2.280 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.202      ;
; -2.280 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.202      ;
; -2.280 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.202      ;
; -2.280 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]       ; clock        ; clock       ; 1.000        ; -0.075     ; 3.202      ;
; -2.280 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.201      ;
; -2.277 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.198      ;
; -2.277 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.198      ;
; -2.256 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.177      ;
; -2.255 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.176      ;
; -2.250 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.171      ;
; -2.248 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.169      ;
; -2.246 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.167      ;
; -2.163 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.084      ;
; -2.156 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.078      ;
; -2.156 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.078      ;
; -2.156 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.078      ;
; -2.156 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.078      ;
; -2.156 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.078      ;
; -2.156 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.078      ;
; -2.156 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.078      ;
; -2.156 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.078      ;
; -2.156 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.078      ;
; -2.156 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.078      ;
; -2.156 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]       ; clock        ; clock       ; 1.000        ; -0.075     ; 3.078      ;
; -2.126 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.047      ;
; -2.089 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.500     ; 2.586      ;
; -2.084 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.006      ;
; -2.083 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.004      ;
; -2.082 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.076     ; 3.003      ;
; -2.081 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.075     ; 3.003      ;
; -2.074 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.076     ; 2.995      ;
; -2.072 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.076     ; 2.993      ;
; -2.058 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.980      ;
; -2.058 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.980      ;
; -2.058 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.980      ;
; -2.058 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.980      ;
; -2.058 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.980      ;
; -2.058 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.980      ;
; -2.058 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.980      ;
; -2.058 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.980      ;
; -2.058 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.980      ;
; -2.058 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.980      ;
; -2.058 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]       ; clock        ; clock       ; 1.000        ; -0.075     ; 2.980      ;
; -2.052 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.076     ; 2.973      ;
; -2.043 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.076     ; 2.964      ;
; -2.036 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.076     ; 2.957      ;
; -2.035 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.076     ; 2.956      ;
; -2.029 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.076     ; 2.950      ;
; -2.026 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.076     ; 2.947      ;
; -2.026 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.076     ; 2.947      ;
; -2.017 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.939      ;
; -2.017 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.939      ;
; -2.017 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.939      ;
; -2.017 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.939      ;
; -2.017 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.939      ;
; -2.017 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.939      ;
; -2.017 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.939      ;
; -2.017 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.939      ;
; -2.017 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.939      ;
; -2.017 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.939      ;
; -2.017 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]       ; clock        ; clock       ; 1.000        ; -0.075     ; 2.939      ;
; -2.016 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.938      ;
; -2.016 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.938      ;
; -2.016 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.938      ;
; -2.016 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.938      ;
; -2.016 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.938      ;
; -2.016 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.938      ;
; -2.016 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.938      ;
; -2.016 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.938      ;
; -2.016 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.938      ;
; -2.016 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.075     ; 2.938      ;
; -2.016 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]       ; clock        ; clock       ; 1.000        ; -0.075     ; 2.938      ;
; -2.004 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.076     ; 2.925      ;
; -2.003 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.076     ; 2.924      ;
; -1.998 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.501     ; 2.494      ;
; -1.998 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.076     ; 2.919      ;
; -1.997 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.501     ; 2.493      ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'clock'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.381 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.443      ; 1.053      ;
; 0.381 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.443      ; 1.053      ;
; 0.382 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.444      ; 1.055      ;
; 0.431 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.443      ; 1.103      ;
; 0.432 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.444      ; 1.105      ;
; 0.433 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.444      ; 1.106      ;
; 0.445 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.443      ; 1.117      ;
; 0.446 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.443      ; 1.118      ;
; 0.446 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.444      ; 1.119      ;
; 0.447 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.444      ; 1.120      ;
; 0.449 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.443      ; 1.121      ;
; 0.450 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.443      ; 1.122      ;
; 0.450 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.444      ; 1.123      ;
; 0.451 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.444      ; 1.124      ;
; 0.467 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.444      ; 1.140      ;
; 0.492 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.443      ; 1.164      ;
; 0.656 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 0.920      ;
; 0.657 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 0.921      ;
; 0.657 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 0.921      ;
; 0.657 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 0.921      ;
; 0.657 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.075      ; 0.921      ;
; 0.658 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 0.922      ;
; 0.658 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 0.922      ;
; 0.659 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 0.923      ;
; 0.661 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 0.925      ;
; 0.661 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 0.925      ;
; 0.668 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.443      ; 1.340      ;
; 0.669 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.444      ; 1.342      ;
; 0.685 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 0.949      ;
; 0.776 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.500      ; 1.465      ;
; 0.779 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.035      ; 1.043      ;
; 0.780 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.036      ; 1.045      ;
; 0.802 ; q[0]                                                                                   ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.040      ; 1.071      ;
; 0.804 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.501      ; 1.494      ;
; 0.817 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.034      ; 1.080      ;
; 0.818 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.035      ; 1.082      ;
; 0.984 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.248      ;
; 0.986 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.250      ;
; 0.986 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.250      ;
; 1.000 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.264      ;
; 1.001 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.265      ;
; 1.001 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.265      ;
; 1.001 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.265      ;
; 1.002 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.266      ;
; 1.002 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.266      ;
; 1.006 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.270      ;
; 1.007 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.271      ;
; 1.007 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.271      ;
; 1.008 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.272      ;
; 1.008 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.075      ; 1.272      ;
; 1.009 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.273      ;
; 1.010 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.274      ;
; 1.028 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.076      ; 1.293      ;
; 1.028 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.076      ; 1.293      ;
; 1.028 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.076      ; 1.293      ;
; 1.030 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.076      ; 1.295      ;
; 1.030 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.076      ; 1.295      ;
; 1.049 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.500      ; 1.738      ;
; 1.099 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.501      ; 1.789      ;
; 1.108 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.501      ; 1.798      ;
; 1.115 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.500      ; 1.804      ;
; 1.117 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.381      ;
; 1.118 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.382      ;
; 1.119 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.075      ; 1.383      ;
; 1.119 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.383      ;
; 1.120 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.384      ;
; 1.134 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.398      ;
; 1.135 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.399      ;
; 1.135 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.399      ;
; 1.135 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.399      ;
; 1.136 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.400      ;
; 1.136 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.400      ;
; 1.140 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.404      ;
; 1.141 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.405      ;
; 1.141 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.405      ;
; 1.142 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.406      ;
; 1.143 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.075      ; 1.407      ;
; 1.191 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.500      ; 1.880      ;
; 1.200 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.464      ;
; 1.201 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.465      ;
; 1.203 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.467      ;
; 1.219 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.501      ; 1.909      ;
; 1.228 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.501      ; 1.918      ;
; 1.230 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.076      ; 1.495      ;
; 1.233 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.500      ; 1.922      ;
; 1.244 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.500      ; 1.933      ;
; 1.251 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.515      ;
; 1.252 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.516      ;
; 1.253 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.075      ; 1.517      ;
; 1.268 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.532      ;
; 1.269 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.533      ;
; 1.269 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.533      ;
; 1.269 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.075      ; 1.533      ;
; 1.270 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.075      ; 1.534      ;
; 1.274 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.538      ;
; 1.275 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.539      ;
; 1.275 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.539      ;
; 1.276 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.540      ;
; 1.294 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.092      ; 1.575      ;
; 1.308 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]                           ; clock        ; clock       ; 0.000        ; 0.075      ; 1.572      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Recovery: 'clock'                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.029 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|dffe4 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0 ; clock        ; clock       ; 1.000        ; 0.265      ; 2.214      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Removal: 'clock'                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.459 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|dffe4 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0 ; clock        ; clock       ; 0.000        ; 0.409      ; 2.062      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                       ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 344.71 MHz ; 250.0 MHz       ; clock      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------+
; Slow 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clock ; -1.901 ; -41.453             ;
+-------+--------+---------------------+


+-------------------------------------+
; Slow 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clock ; 0.389 ; 0.000               ;
+-------+-------+---------------------+


+-----------------------------------------+
; Slow 1200mV -40C Model Recovery Summary ;
+-------+--------+------------------------+
; Clock ; Slack  ; End Point TNS          ;
+-------+--------+------------------------+
; clock ; -0.755 ; -0.755                 ;
+-------+--------+------------------------+


+----------------------------------------+
; Slow 1200mV -40C Model Removal Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clock ; 1.245 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clock ; -3.000 ; -44.436                           ;
+-------+--------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clock'                                                                                                                                                                                                                                                         ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                       ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.901 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.839      ;
; -1.859 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0 ; clock        ; clock       ; 1.000        ; -0.078     ; 2.714      ;
; -1.791 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.729      ;
; -1.784 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.722      ;
; -1.783 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.721      ;
; -1.781 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.781 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]       ; clock        ; clock       ; 1.000        ; -0.062     ; 2.719      ;
; -1.777 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.715      ;
; -1.776 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.714      ;
; -1.776 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.714      ;
; -1.715 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.653      ;
; -1.705 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.643      ;
; -1.705 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.643      ;
; -1.705 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.643      ;
; -1.705 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.643      ;
; -1.705 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.643      ;
; -1.705 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.643      ;
; -1.705 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.643      ;
; -1.705 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.643      ;
; -1.705 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.643      ;
; -1.705 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.643      ;
; -1.705 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]       ; clock        ; clock       ; 1.000        ; -0.062     ; 2.643      ;
; -1.672 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.447     ; 2.225      ;
; -1.671 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.609      ;
; -1.671 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.609      ;
; -1.671 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.609      ;
; -1.671 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.609      ;
; -1.671 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.609      ;
; -1.671 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.609      ;
; -1.671 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.609      ;
; -1.671 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.609      ;
; -1.671 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.609      ;
; -1.671 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.609      ;
; -1.671 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]       ; clock        ; clock       ; 1.000        ; -0.062     ; 2.609      ;
; -1.666 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.604      ;
; -1.663 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.601      ;
; -1.662 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.600      ;
; -1.654 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.592      ;
; -1.654 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.592      ;
; -1.617 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.446     ; 2.171      ;
; -1.616 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.446     ; 2.170      ;
; -1.615 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.446     ; 2.169      ;
; -1.610 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.446     ; 2.164      ;
; -1.609 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.063     ; 2.546      ;
; -1.609 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.446     ; 2.163      ;
; -1.607 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.446     ; 2.161      ;
; -1.605 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.543      ;
; -1.598 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.536      ;
; -1.597 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.535      ;
; -1.591 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.529      ;
; -1.590 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.528      ;
; -1.586 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.524      ;
; -1.583 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.521      ;
; -1.582 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.520      ;
; -1.574 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.512      ;
; -1.571 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.509      ;
; -1.571 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.509      ;
; -1.571 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.509      ;
; -1.571 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.509      ;
; -1.571 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.509      ;
; -1.571 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.509      ;
; -1.571 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.509      ;
; -1.571 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.509      ;
; -1.571 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.509      ;
; -1.571 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.509      ;
; -1.571 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]       ; clock        ; clock       ; 1.000        ; -0.062     ; 2.509      ;
; -1.567 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.447     ; 2.120      ;
; -1.564 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.502      ;
; -1.564 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.502      ;
; -1.564 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.502      ;
; -1.564 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.502      ;
; -1.564 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.502      ;
; -1.564 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.502      ;
; -1.564 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.502      ;
; -1.564 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.502      ;
; -1.564 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.502      ;
; -1.564 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.502      ;
; -1.564 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]       ; clock        ; clock       ; 1.000        ; -0.062     ; 2.502      ;
; -1.555 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.447     ; 2.108      ;
; -1.554 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.447     ; 2.107      ;
; -1.548 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.447     ; 2.101      ;
; -1.547 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.447     ; 2.100      ;
; -1.545 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.447     ; 2.098      ;
; -1.539 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.477      ;
; -1.539 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.477      ;
; -1.539 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.477      ;
; -1.539 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.477      ;
; -1.539 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.477      ;
; -1.539 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.477      ;
; -1.539 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.477      ;
; -1.539 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]        ; clock        ; clock       ; 1.000        ; -0.062     ; 2.477      ;
+--------+-----------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clock'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.389 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.366      ; 0.950      ;
; 0.389 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.367      ; 0.951      ;
; 0.390 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.366      ; 0.951      ;
; 0.431 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.367      ; 0.993      ;
; 0.432 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.367      ; 0.994      ;
; 0.433 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.366      ; 0.994      ;
; 0.447 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.367      ; 1.009      ;
; 0.448 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.366      ; 1.009      ;
; 0.450 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.367      ; 1.012      ;
; 0.451 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.366      ; 1.012      ;
; 0.453 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.367      ; 1.015      ;
; 0.454 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.366      ; 1.015      ;
; 0.455 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.366      ; 1.016      ;
; 0.456 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.367      ; 1.018      ;
; 0.470 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.367      ; 1.032      ;
; 0.495 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.366      ; 1.056      ;
; 0.574 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 0.804      ;
; 0.576 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 0.806      ;
; 0.576 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 0.806      ;
; 0.577 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 0.807      ;
; 0.577 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.062      ; 0.807      ;
; 0.578 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 0.808      ;
; 0.578 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 0.808      ;
; 0.580 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 0.810      ;
; 0.580 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 0.810      ;
; 0.596 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 0.826      ;
; 0.603 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.367      ; 1.165      ;
; 0.604 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.366      ; 1.165      ;
; 0.676 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.447      ; 1.291      ;
; 0.693 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.446      ; 1.307      ;
; 0.749 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; -0.002     ; 0.942      ;
; 0.750 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; -0.003     ; 0.942      ;
; 0.755 ; q[0]                                                                                   ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.002      ; 0.952      ;
; 0.783 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; -0.002     ; 0.976      ;
; 0.784 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; -0.003     ; 0.976      ;
; 0.849 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.079      ;
; 0.849 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.079      ;
; 0.850 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.080      ;
; 0.854 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.084      ;
; 0.854 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.084      ;
; 0.855 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.085      ;
; 0.856 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.086      ;
; 0.856 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.086      ;
; 0.856 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.062      ; 1.086      ;
; 0.856 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.086      ;
; 0.863 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.093      ;
; 0.863 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.093      ;
; 0.864 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.094      ;
; 0.868 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.098      ;
; 0.869 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.099      ;
; 0.870 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.100      ;
; 0.879 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.447      ; 1.494      ;
; 0.901 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.131      ;
; 0.902 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.132      ;
; 0.904 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.134      ;
; 0.904 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.134      ;
; 0.906 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.136      ;
; 0.909 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.446      ; 1.523      ;
; 0.913 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.447      ; 1.528      ;
; 0.919 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.446      ; 1.533      ;
; 0.944 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.174      ;
; 0.946 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.062      ; 1.176      ;
; 0.946 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.176      ;
; 0.953 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.183      ;
; 0.953 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.183      ;
; 0.954 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.184      ;
; 0.958 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.188      ;
; 0.958 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.188      ;
; 0.959 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.189      ;
; 0.960 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.190      ;
; 0.960 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.062      ; 1.190      ;
; 0.967 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.197      ;
; 0.967 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.197      ;
; 0.968 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.198      ;
; 0.972 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.202      ;
; 0.973 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.203      ;
; 1.000 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.447      ; 1.615      ;
; 1.021 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.446      ; 1.635      ;
; 1.025 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.447      ; 1.640      ;
; 1.040 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.446      ; 1.654      ;
; 1.048 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.447      ; 1.663      ;
; 1.048 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.278      ;
; 1.050 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.062      ; 1.280      ;
; 1.057 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.287      ;
; 1.057 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.287      ;
; 1.058 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.062      ; 1.288      ;
; 1.060 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.063      ; 1.291      ;
; 1.060 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]                           ; clock        ; clock       ; 0.000        ; 0.063      ; 1.291      ;
; 1.062 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.292      ;
; 1.062 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.292      ;
; 1.063 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.063      ; 1.294      ;
; 1.063 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.293      ;
; 1.071 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.301      ;
; 1.071 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.062      ; 1.301      ;
; 1.076 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.306      ;
; 1.076 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.306      ;
; 1.077 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.307      ;
; 1.126 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.356      ;
; 1.126 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.062      ; 1.356      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Recovery: 'clock'                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                 ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.755 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|dffe4 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0 ; clock        ; clock       ; 1.000        ; 0.211      ; 1.899      ;
+--------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Removal: 'clock'                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.245 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|dffe4 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0 ; clock        ; clock       ; 0.000        ; 0.341      ; 1.748      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------+
; Fast 1200mV -40C Model Setup Summary ;
+-------+--------+---------------------+
; Clock ; Slack  ; End Point TNS       ;
+-------+--------+---------------------+
; clock ; -0.536 ; -10.449             ;
+-------+--------+---------------------+


+-------------------------------------+
; Fast 1200mV -40C Model Hold Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clock ; 0.158 ; 0.000               ;
+-------+-------+---------------------+


+-----------------------------------------+
; Fast 1200mV -40C Model Recovery Summary ;
+-------+-------+-------------------------+
; Clock ; Slack ; End Point TNS           ;
+-------+-------+-------------------------+
; clock ; 0.069 ; 0.000                   ;
+-------+-------+-------------------------+


+----------------------------------------+
; Fast 1200mV -40C Model Removal Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; clock ; 0.650 ; 0.000                  ;
+-------+-------+------------------------+


+----------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------------------+
; Clock ; Slack  ; End Point TNS                     ;
+-------+--------+-----------------------------------+
; clock ; -3.000 ; -33.009                           ;
+-------+--------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clock'                                                                                                                                                                                                                         ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                             ; To Node                                                                                ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.536 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.489      ;
; -0.512 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.465      ;
; -0.488 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.441      ;
; -0.487 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.440      ;
; -0.480 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.433      ;
; -0.479 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.432      ;
; -0.476 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.429      ;
; -0.475 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.428      ;
; -0.475 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.428      ;
; -0.475 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.428      ;
; -0.475 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.428      ;
; -0.475 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.428      ;
; -0.475 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.428      ;
; -0.475 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.428      ;
; -0.475 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.428      ;
; -0.475 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.428      ;
; -0.475 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.428      ;
; -0.475 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.428      ;
; -0.450 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.403      ;
; -0.450 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.403      ;
; -0.450 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.403      ;
; -0.450 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.403      ;
; -0.450 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.403      ;
; -0.450 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.403      ;
; -0.450 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.403      ;
; -0.450 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.403      ;
; -0.450 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.403      ;
; -0.450 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.403      ;
; -0.450 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.403      ;
; -0.445 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.398      ;
; -0.443 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.396      ;
; -0.442 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.395      ;
; -0.435 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.388      ;
; -0.434 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.387      ;
; -0.420 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.373      ;
; -0.398 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.350      ;
; -0.393 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.346      ;
; -0.386 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.339      ;
; -0.386 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.339      ;
; -0.386 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.339      ;
; -0.386 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.339      ;
; -0.386 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.339      ;
; -0.386 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.339      ;
; -0.386 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.339      ;
; -0.386 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.339      ;
; -0.386 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.339      ;
; -0.386 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.339      ;
; -0.386 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.339      ;
; -0.382 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.034     ; 1.336      ;
; -0.382 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.034     ; 1.336      ;
; -0.373 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.034     ; 1.327      ;
; -0.373 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.228     ; 1.133      ;
; -0.372 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.325      ;
; -0.371 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.323      ;
; -0.371 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.324      ;
; -0.364 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.317      ;
; -0.363 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.316      ;
; -0.360 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.313      ;
; -0.357 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.310      ;
; -0.355 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.308      ;
; -0.355 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.308      ;
; -0.355 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.308      ;
; -0.355 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.308      ;
; -0.355 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.308      ;
; -0.355 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.308      ;
; -0.355 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.308      ;
; -0.355 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.308      ;
; -0.355 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.308      ;
; -0.355 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.308      ;
; -0.355 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.308      ;
; -0.350 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.302      ;
; -0.349 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.034     ; 1.303      ;
; -0.349 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.301      ;
; -0.348 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.034     ; 1.302      ;
; -0.342 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.294      ;
; -0.341 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.034     ; 1.295      ;
; -0.341 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.293      ;
; -0.338 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.036     ; 1.290      ;
; -0.336 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.289      ;
; -0.336 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.289      ;
; -0.336 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.289      ;
; -0.336 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.289      ;
; -0.336 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.289      ;
; -0.336 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.289      ;
; -0.336 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.289      ;
; -0.336 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.289      ;
; -0.336 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.289      ;
; -0.336 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.289      ;
; -0.336 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10] ; clock        ; clock       ; 1.000        ; -0.035     ; 1.289      ;
; -0.326 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.279      ;
; -0.326 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.279      ;
; -0.325 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.278      ;
; -0.322 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.275      ;
; -0.322 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.275      ;
; -0.322 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.275      ;
; -0.322 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.275      ;
; -0.322 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.275      ;
; -0.322 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.275      ;
; -0.322 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.275      ;
; -0.322 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; clock        ; clock       ; 1.000        ; -0.035     ; 1.275      ;
+--------+---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clock'                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                              ; To Node                                                                                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.158 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.213      ; 0.472      ;
; 0.159 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.211      ; 0.471      ;
; 0.160 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.211      ; 0.472      ;
; 0.178 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.213      ; 0.492      ;
; 0.178 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.213      ; 0.492      ;
; 0.179 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.211      ; 0.491      ;
; 0.185 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.214      ; 0.500      ;
; 0.186 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.212      ; 0.499      ;
; 0.192 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.214      ; 0.507      ;
; 0.192 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.214      ; 0.507      ;
; 0.193 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.212      ; 0.506      ;
; 0.193 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.212      ; 0.506      ;
; 0.193 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.214      ; 0.508      ;
; 0.194 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.212      ; 0.507      ;
; 0.200 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.214      ; 0.515      ;
; 0.210 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.212      ; 0.523      ;
; 0.273 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.214      ; 0.588      ;
; 0.274 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.212      ; 0.587      ;
; 0.276 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.393      ;
; 0.276 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.393      ;
; 0.277 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.394      ;
; 0.277 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.394      ;
; 0.278 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.395      ;
; 0.278 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.035      ; 0.395      ;
; 0.288 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.405      ;
; 0.315 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.228      ; 0.625      ;
; 0.336 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.228      ; 0.646      ;
; 0.337 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.028      ; 0.466      ;
; 0.338 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.026      ; 0.465      ;
; 0.345 ; q[0]                                                                                   ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_datain_reg0  ; clock        ; clock       ; 0.000        ; 0.028      ; 0.474      ;
; 0.352 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~portb_address_reg0 ; clock        ; clock       ; 0.000        ; 0.028      ; 0.481      ;
; 0.353 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10] ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0~porta_address_reg0 ; clock        ; clock       ; 0.000        ; 0.026      ; 0.480      ;
; 0.420 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.537      ;
; 0.420 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.537      ;
; 0.421 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.538      ;
; 0.429 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.546      ;
; 0.429 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.546      ;
; 0.429 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.546      ;
; 0.430 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.547      ;
; 0.431 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.548      ;
; 0.431 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.548      ;
; 0.431 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.548      ;
; 0.431 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.548      ;
; 0.431 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.035      ; 0.548      ;
; 0.431 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.548      ;
; 0.432 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.549      ;
; 0.433 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.550      ;
; 0.433 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.550      ;
; 0.440 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.557      ;
; 0.440 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.557      ;
; 0.442 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.559      ;
; 0.442 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.559      ;
; 0.443 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.560      ;
; 0.453 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.228      ; 0.763      ;
; 0.478 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.595      ;
; 0.478 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.595      ;
; 0.479 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.035      ; 0.596      ;
; 0.480 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.597      ;
; 0.480 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.597      ;
; 0.485 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.228      ; 0.795      ;
; 0.486 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.227      ; 0.795      ;
; 0.489 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.606      ;
; 0.489 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.606      ;
; 0.489 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.606      ;
; 0.490 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.607      ;
; 0.491 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.608      ;
; 0.491 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.608      ;
; 0.491 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.608      ;
; 0.491 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.035      ; 0.608      ;
; 0.491 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.608      ;
; 0.492 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.609      ;
; 0.493 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.228      ; 0.803      ;
; 0.493 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.610      ;
; 0.498 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[7]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.228      ; 0.808      ;
; 0.507 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.036      ; 0.625      ;
; 0.507 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]                           ; clock        ; clock       ; 0.000        ; 0.036      ; 0.625      ;
; 0.507 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.227      ; 0.816      ;
; 0.510 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[3]                           ; clock        ; clock       ; 0.000        ; 0.036      ; 0.628      ;
; 0.520 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.227      ; 0.829      ;
; 0.528 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.645      ;
; 0.538 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.655      ;
; 0.538 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.035      ; 0.655      ;
; 0.540 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[1]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.657      ;
; 0.548 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.228      ; 0.858      ;
; 0.549 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[7]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.666      ;
; 0.549 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.666      ;
; 0.549 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.035      ; 0.666      ;
; 0.550 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[5]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.667      ;
; 0.551 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.668      ;
; 0.551 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.668      ;
; 0.551 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.042      ; 0.675      ;
; 0.551 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[4]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[10]                          ; clock        ; clock       ; 0.000        ; 0.035      ; 0.668      ;
; 0.552 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[9]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[8]                           ; clock        ; clock       ; 0.000        ; 0.228      ; 0.862      ;
; 0.552 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[0]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[6]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.669      ;
; 0.553 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[3]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_5fh:cntr3|counter_reg_bit[9]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.670      ;
; 0.554 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]  ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|cntr_fvf:cntr1|counter_reg_bit[2]                           ; clock        ; clock       ; 0.000        ; 0.035      ; 0.671      ;
+-------+----------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Recovery: 'clock'                                                                                                                                                                                               ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.069 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|dffe4 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0 ; clock        ; clock       ; 1.000        ; 0.121      ; 1.008      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Removal: 'clock'                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                 ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.650 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|dffe4 ; altshift_taps:q_rtl_0|shift_taps_jnm:auto_generated|altsyncram_6bb1:altsyncram2|ram_block5a0 ; clock        ; clock       ; 0.000        ; 0.202      ; 0.939      ;
+-------+-----------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 1
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.399 ns




+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.414  ; 0.158 ; -1.029   ; 0.650   ; -3.000              ;
;  clock           ; -2.414  ; 0.158 ; -1.029   ; 0.650   ; -3.000              ;
; Design-wide TNS  ; -53.964 ; 0.0   ; -1.029   ; 0.0     ; -49.884             ;
;  clock           ; -53.964 ; 0.000 ; -1.029   ; 0.000   ; -49.884             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; q_out         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; preset                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enable                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; d_in                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q_out         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.4 V               ; -0.0195 V           ; 0.196 V                              ; 0.023 V                              ; 2.87e-10 s                  ; 3.09e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.4 V              ; -0.0195 V          ; 0.196 V                             ; 0.023 V                             ; 2.87e-10 s                 ; 3.09e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.16e-09 V                   ; 2.39 V              ; -0.0797 V           ; 0.13 V                               ; 0.103 V                              ; 2.71e-10 s                  ; 2.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 1.16e-09 V                  ; 2.39 V             ; -0.0797 V          ; 0.13 V                              ; 0.103 V                             ; 2.71e-10 s                 ; 2.5e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.64e-09 V                   ; 2.39 V              ; -0.00331 V          ; 0.132 V                              ; 0.006 V                              ; 4.59e-10 s                  ; 5.62e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.64e-09 V                  ; 2.39 V             ; -0.00331 V         ; 0.132 V                             ; 0.006 V                             ; 4.59e-10 s                 ; 5.62e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q_out         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.32e-06 V                   ; 2.35 V              ; -0.0124 V           ; 0.057 V                              ; 0.05 V                               ; 4.87e-10 s                  ; 5.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.32e-06 V                  ; 2.35 V             ; -0.0124 V          ; 0.057 V                             ; 0.05 V                              ; 4.87e-10 s                 ; 5.02e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.33e-06 V                   ; 2.35 V              ; -0.00598 V          ; 0.095 V                              ; 0.012 V                              ; 4.54e-10 s                  ; 3.98e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.33e-06 V                  ; 2.35 V             ; -0.00598 V         ; 0.095 V                             ; 0.012 V                             ; 4.54e-10 s                 ; 3.98e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.86e-06 V                   ; 2.34 V              ; -0.00776 V          ; 0.107 V                              ; 0.033 V                              ; 6.63e-10 s                  ; 8.55e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.86e-06 V                  ; 2.34 V             ; -0.00776 V         ; 0.107 V                             ; 0.033 V                             ; 6.63e-10 s                 ; 8.55e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; q_out         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.18e-09 V                   ; 2.74 V              ; -0.0527 V           ; 0.162 V                              ; 0.083 V                              ; 2.61e-10 s                  ; 2.44e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 3.18e-09 V                  ; 2.74 V             ; -0.0527 V          ; 0.162 V                             ; 0.083 V                             ; 2.61e-10 s                 ; 2.44e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 1.87e-09 V                   ; 2.79 V              ; -0.0524 V           ; 0.19 V                               ; 0.066 V                              ; 2.63e-10 s                  ; 1.96e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 1.87e-09 V                  ; 2.79 V             ; -0.0524 V          ; 0.19 V                              ; 0.066 V                             ; 2.63e-10 s                 ; 1.96e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.91e-09 V                   ; 2.73 V              ; -0.0159 V           ; 0.231 V                              ; 0.026 V                              ; 2.89e-10 s                  ; 4.54e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.91e-09 V                  ; 2.73 V             ; -0.0159 V          ; 0.231 V                             ; 0.026 V                             ; 2.89e-10 s                 ; 4.54e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 530      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 530      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock      ; clock    ; 1        ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 14    ; 14   ;
; Unconstrained Output Ports      ; 1     ; 1    ;
; Unconstrained Output Port Paths ; 1     ; 1    ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clock  ; clock ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; d_in       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; q_out       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; d_in       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; q_out       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition
    Info: Processing started: Fri Mar 22 11:13:40 2024
Info: Command: quartus_sta ff_D -c ff_D
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ff_D.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.414
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.414             -53.964 clock 
Info (332146): Worst-case hold slack is 0.381
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.381               0.000 clock 
Info (332146): Worst-case recovery slack is -1.029
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.029              -1.029 clock 
Info (332146): Worst-case removal slack is 1.459
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.459               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -49.884 clock 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.901
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.901             -41.453 clock 
Info (332146): Worst-case hold slack is 0.389
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.389               0.000 clock 
Info (332146): Worst-case recovery slack is -0.755
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.755              -0.755 clock 
Info (332146): Worst-case removal slack is 1.245
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.245               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -44.436 clock 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.536
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.536             -10.449 clock 
Info (332146): Worst-case hold slack is 0.158
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.158               0.000 clock 
Info (332146): Worst-case recovery slack is 0.069
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.069               0.000 clock 
Info (332146): Worst-case removal slack is 0.650
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.650               0.000 clock 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -33.009 clock 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 1
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.399 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 500 megabytes
    Info: Processing ended: Fri Mar 22 11:13:42 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


