<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › mfd › dbx500-prcmu-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../index.html"></a><h1>dbx500-prcmu-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) STMicroelectronics 2009</span>
<span class="cm"> * Copyright (C) ST-Ericsson SA 2010</span>
<span class="cm"> *</span>
<span class="cm"> * Author: Kumar Sanghvi &lt;kumar.sanghvi@stericsson.com&gt;</span>
<span class="cm"> * Author: Sundar Iyer &lt;sundar.iyer@stericsson.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * License Terms: GNU General Public License v2</span>
<span class="cm"> *</span>
<span class="cm"> * PRCM Unit registers</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __DB8500_PRCMU_REGS_H</span>
<span class="cp">#define __DB8500_PRCMU_REGS_H</span>

<span class="cp">#include &lt;mach/hardware.h&gt;</span>

<span class="cp">#define BITS(_start, _end) ((BIT(_end) - BIT(_start)) + BIT(_end))</span>

<span class="cp">#define PRCM_CLK_MGT(_offset) (void __iomem *)(IO_ADDRESS(U8500_PRCMU_BASE) \</span>
<span class="cp">	+ _offset)</span>
<span class="cp">#define PRCM_ACLK_MGT		PRCM_CLK_MGT(0x004)</span>
<span class="cp">#define PRCM_SVACLK_MGT		PRCM_CLK_MGT(0x008)</span>
<span class="cp">#define PRCM_SIACLK_MGT		PRCM_CLK_MGT(0x00C)</span>
<span class="cp">#define PRCM_SGACLK_MGT		PRCM_CLK_MGT(0x014)</span>
<span class="cp">#define PRCM_UARTCLK_MGT	PRCM_CLK_MGT(0x018)</span>
<span class="cp">#define PRCM_MSP02CLK_MGT	PRCM_CLK_MGT(0x01C)</span>
<span class="cp">#define PRCM_I2CCLK_MGT		PRCM_CLK_MGT(0x020)</span>
<span class="cp">#define PRCM_SDMMCCLK_MGT	PRCM_CLK_MGT(0x024)</span>
<span class="cp">#define PRCM_SLIMCLK_MGT	PRCM_CLK_MGT(0x028)</span>
<span class="cp">#define PRCM_PER1CLK_MGT	PRCM_CLK_MGT(0x02C)</span>
<span class="cp">#define PRCM_PER2CLK_MGT	PRCM_CLK_MGT(0x030)</span>
<span class="cp">#define PRCM_PER3CLK_MGT	PRCM_CLK_MGT(0x034)</span>
<span class="cp">#define PRCM_PER5CLK_MGT	PRCM_CLK_MGT(0x038)</span>
<span class="cp">#define PRCM_PER6CLK_MGT	PRCM_CLK_MGT(0x03C)</span>
<span class="cp">#define PRCM_PER7CLK_MGT	PRCM_CLK_MGT(0x040)</span>
<span class="cp">#define PRCM_LCDCLK_MGT		PRCM_CLK_MGT(0x044)</span>
<span class="cp">#define PRCM_BMLCLK_MGT		PRCM_CLK_MGT(0x04C)</span>
<span class="cp">#define PRCM_HSITXCLK_MGT	PRCM_CLK_MGT(0x050)</span>
<span class="cp">#define PRCM_HSIRXCLK_MGT	PRCM_CLK_MGT(0x054)</span>
<span class="cp">#define PRCM_HDMICLK_MGT	PRCM_CLK_MGT(0x058)</span>
<span class="cp">#define PRCM_APEATCLK_MGT	PRCM_CLK_MGT(0x05C)</span>
<span class="cp">#define PRCM_APETRACECLK_MGT	PRCM_CLK_MGT(0x060)</span>
<span class="cp">#define PRCM_MCDECLK_MGT	PRCM_CLK_MGT(0x064)</span>
<span class="cp">#define PRCM_IPI2CCLK_MGT	PRCM_CLK_MGT(0x068)</span>
<span class="cp">#define PRCM_DSIALTCLK_MGT	PRCM_CLK_MGT(0x06C)</span>
<span class="cp">#define PRCM_DMACLK_MGT		PRCM_CLK_MGT(0x074)</span>
<span class="cp">#define PRCM_B2R2CLK_MGT	PRCM_CLK_MGT(0x078)</span>
<span class="cp">#define PRCM_TVCLK_MGT		PRCM_CLK_MGT(0x07C)</span>
<span class="cp">#define PRCM_UNIPROCLK_MGT	PRCM_CLK_MGT(0x278)</span>
<span class="cp">#define PRCM_SSPCLK_MGT		PRCM_CLK_MGT(0x280)</span>
<span class="cp">#define PRCM_RNGCLK_MGT		PRCM_CLK_MGT(0x284)</span>
<span class="cp">#define PRCM_UICCCLK_MGT	PRCM_CLK_MGT(0x27C)</span>
<span class="cp">#define PRCM_MSP1CLK_MGT	PRCM_CLK_MGT(0x288)</span>

<span class="cp">#define PRCM_ARM_PLLDIVPS	(_PRCMU_BASE + 0x118)</span>
<span class="cp">#define PRCM_ARM_PLLDIVPS_ARM_BRM_RATE		0x3f</span>
<span class="cp">#define PRCM_ARM_PLLDIVPS_MAX_MASK		0xf</span>

<span class="cp">#define PRCM_PLLARM_LOCKP       (_PRCMU_BASE + 0x0a8)</span>
<span class="cp">#define PRCM_PLLARM_LOCKP_PRCM_PLLARM_LOCKP3	0x2</span>

<span class="cp">#define PRCM_ARM_CHGCLKREQ	(_PRCMU_BASE + 0x114)</span>
<span class="cp">#define PRCM_ARM_CHGCLKREQ_PRCM_ARM_CHGCLKREQ	0x1</span>

<span class="cp">#define PRCM_PLLARM_ENABLE	(_PRCMU_BASE + 0x98)</span>
<span class="cp">#define PRCM_PLLARM_ENABLE_PRCM_PLLARM_ENABLE	0x1</span>
<span class="cp">#define PRCM_PLLARM_ENABLE_PRCM_PLLARM_COUNTON	0x100</span>

<span class="cp">#define PRCM_ARMCLKFIX_MGT	(_PRCMU_BASE + 0x0)</span>
<span class="cp">#define PRCM_A9PL_FORCE_CLKEN	(_PRCMU_BASE + 0x19C)</span>
<span class="cp">#define PRCM_A9_RESETN_CLR	(_PRCMU_BASE + 0x1f4)</span>
<span class="cp">#define PRCM_A9_RESETN_SET	(_PRCMU_BASE + 0x1f0)</span>
<span class="cp">#define PRCM_ARM_LS_CLAMP	(_PRCMU_BASE + 0x30c)</span>
<span class="cp">#define PRCM_SRAM_A9		(_PRCMU_BASE + 0x308)</span>

<span class="cp">#define PRCM_A9PL_FORCE_CLKEN_PRCM_A9PL_FORCE_CLKEN BIT(0)</span>
<span class="cp">#define PRCM_A9PL_FORCE_CLKEN_PRCM_A9AXI_FORCE_CLKEN BIT(1)</span>

<span class="cm">/* ARM WFI Standby signal register */</span>
<span class="cp">#define PRCM_ARM_WFI_STANDBY    (_PRCMU_BASE + 0x130)</span>
<span class="cp">#define PRCM_ARM_WFI_STANDBY_WFI0               0x08</span>
<span class="cp">#define PRCM_ARM_WFI_STANDBY_WFI1               0x10</span>
<span class="cp">#define PRCM_IOCR		(_PRCMU_BASE + 0x310)</span>
<span class="cp">#define PRCM_IOCR_IOFORCE			0x1</span>

<span class="cm">/* CPU mailbox registers */</span>
<span class="cp">#define PRCM_MBOX_CPU_VAL	(_PRCMU_BASE + 0x0fc)</span>
<span class="cp">#define PRCM_MBOX_CPU_SET	(_PRCMU_BASE + 0x100)</span>
<span class="cp">#define PRCM_MBOX_CPU_CLR	(_PRCMU_BASE + 0x104)</span>

<span class="cm">/* Dual A9 core interrupt management unit registers */</span>
<span class="cp">#define PRCM_A9_MASK_REQ	(_PRCMU_BASE + 0x328)</span>
<span class="cp">#define PRCM_A9_MASK_REQ_PRCM_A9_MASK_REQ	0x1</span>

<span class="cp">#define PRCM_A9_MASK_ACK	(_PRCMU_BASE + 0x32c)</span>
<span class="cp">#define PRCM_ARMITMSK31TO0	(_PRCMU_BASE + 0x11c)</span>
<span class="cp">#define PRCM_ARMITMSK63TO32	(_PRCMU_BASE + 0x120)</span>
<span class="cp">#define PRCM_ARMITMSK95TO64	(_PRCMU_BASE + 0x124)</span>
<span class="cp">#define PRCM_ARMITMSK127TO96	(_PRCMU_BASE + 0x128)</span>
<span class="cp">#define PRCM_POWER_STATE_VAL	(_PRCMU_BASE + 0x25C)</span>
<span class="cp">#define PRCM_ARMITVAL31TO0	(_PRCMU_BASE + 0x260)</span>
<span class="cp">#define PRCM_ARMITVAL63TO32	(_PRCMU_BASE + 0x264)</span>
<span class="cp">#define PRCM_ARMITVAL95TO64	(_PRCMU_BASE + 0x268)</span>
<span class="cp">#define PRCM_ARMITVAL127TO96	(_PRCMU_BASE + 0x26C)</span>

<span class="cp">#define PRCM_HOSTACCESS_REQ	(_PRCMU_BASE + 0x334)</span>
<span class="cp">#define PRCM_HOSTACCESS_REQ_HOSTACCESS_REQ 0x1</span>
<span class="cp">#define ARM_WAKEUP_MODEM	0x1</span>

<span class="cp">#define PRCM_ARM_IT1_CLR	(_PRCMU_BASE + 0x48C)</span>
<span class="cp">#define PRCM_ARM_IT1_VAL	(_PRCMU_BASE + 0x494)</span>
<span class="cp">#define PRCM_HOLD_EVT		(_PRCMU_BASE + 0x174)</span>

<span class="cp">#define PRCM_MOD_AWAKE_STATUS	(_PRCMU_BASE + 0x4A0)</span>
<span class="cp">#define PRCM_MOD_AWAKE_STATUS_PRCM_MOD_COREPD_AWAKE	BIT(0)</span>
<span class="cp">#define PRCM_MOD_AWAKE_STATUS_PRCM_MOD_AAPD_AWAKE	BIT(1)</span>
<span class="cp">#define PRCM_MOD_AWAKE_STATUS_PRCM_MOD_VMODEM_OFF_ISO	BIT(2)</span>

<span class="cp">#define PRCM_ITSTATUS0		(_PRCMU_BASE + 0x148)</span>
<span class="cp">#define PRCM_ITSTATUS1		(_PRCMU_BASE + 0x150)</span>
<span class="cp">#define PRCM_ITSTATUS2		(_PRCMU_BASE + 0x158)</span>
<span class="cp">#define PRCM_ITSTATUS3		(_PRCMU_BASE + 0x160)</span>
<span class="cp">#define PRCM_ITSTATUS4		(_PRCMU_BASE + 0x168)</span>
<span class="cp">#define PRCM_ITSTATUS5		(_PRCMU_BASE + 0x484)</span>
<span class="cp">#define PRCM_ITCLEAR5		(_PRCMU_BASE + 0x488)</span>
<span class="cp">#define PRCM_ARMIT_MASKXP70_IT	(_PRCMU_BASE + 0x1018)</span>

<span class="cm">/* System reset register */</span>
<span class="cp">#define PRCM_APE_SOFTRST	(_PRCMU_BASE + 0x228)</span>

<span class="cm">/* Level shifter and clamp control registers */</span>
<span class="cp">#define PRCM_MMIP_LS_CLAMP_SET     (_PRCMU_BASE + 0x420)</span>
<span class="cp">#define PRCM_MMIP_LS_CLAMP_CLR     (_PRCMU_BASE + 0x424)</span>

<span class="cp">#define PRCM_MMIP_LS_CLAMP_DSIPLL_CLAMP		BIT(11)</span>
<span class="cp">#define PRCM_MMIP_LS_CLAMP_DSIPLL_CLAMPI	BIT(22)</span>

<span class="cm">/* PRCMU clock/PLL/reset registers */</span>
<span class="cp">#define PRCM_PLLSOC0_FREQ	   (_PRCMU_BASE + 0x080)</span>
<span class="cp">#define PRCM_PLLSOC1_FREQ	   (_PRCMU_BASE + 0x084)</span>
<span class="cp">#define PRCM_PLLDDR_FREQ	   (_PRCMU_BASE + 0x08C)</span>
<span class="cp">#define PRCM_PLL_FREQ_D_SHIFT	0</span>
<span class="cp">#define PRCM_PLL_FREQ_D_MASK	BITS(0, 7)</span>
<span class="cp">#define PRCM_PLL_FREQ_N_SHIFT	8</span>
<span class="cp">#define PRCM_PLL_FREQ_N_MASK	BITS(8, 13)</span>
<span class="cp">#define PRCM_PLL_FREQ_R_SHIFT	16</span>
<span class="cp">#define PRCM_PLL_FREQ_R_MASK	BITS(16, 18)</span>
<span class="cp">#define PRCM_PLL_FREQ_SELDIV2	BIT(24)</span>
<span class="cp">#define PRCM_PLL_FREQ_DIV2EN	BIT(25)</span>

<span class="cp">#define PRCM_PLLDSI_FREQ           (_PRCMU_BASE + 0x500)</span>
<span class="cp">#define PRCM_PLLDSI_ENABLE         (_PRCMU_BASE + 0x504)</span>
<span class="cp">#define PRCM_PLLDSI_LOCKP          (_PRCMU_BASE + 0x508)</span>
<span class="cp">#define PRCM_DSI_PLLOUT_SEL        (_PRCMU_BASE + 0x530)</span>
<span class="cp">#define PRCM_DSITVCLK_DIV          (_PRCMU_BASE + 0x52C)</span>
<span class="cp">#define PRCM_PLLDSI_LOCKP          (_PRCMU_BASE + 0x508)</span>
<span class="cp">#define PRCM_APE_RESETN_SET        (_PRCMU_BASE + 0x1E4)</span>
<span class="cp">#define PRCM_APE_RESETN_CLR        (_PRCMU_BASE + 0x1E8)</span>

<span class="cp">#define PRCM_PLLDSI_ENABLE_PRCM_PLLDSI_ENABLE BIT(0)</span>

<span class="cp">#define PRCM_PLLDSI_LOCKP_PRCM_PLLDSI_LOCKP10	BIT(0)</span>
<span class="cp">#define PRCM_PLLDSI_LOCKP_PRCM_PLLDSI_LOCKP3	BIT(1)</span>

<span class="cp">#define PRCM_DSI_PLLOUT_SEL_DSI0_PLLOUT_DIVSEL_SHIFT	0</span>
<span class="cp">#define PRCM_DSI_PLLOUT_SEL_DSI0_PLLOUT_DIVSEL_MASK	BITS(0, 2)</span>
<span class="cp">#define PRCM_DSI_PLLOUT_SEL_DSI1_PLLOUT_DIVSEL_SHIFT	8</span>
<span class="cp">#define PRCM_DSI_PLLOUT_SEL_DSI1_PLLOUT_DIVSEL_MASK	BITS(8, 10)</span>

<span class="cp">#define PRCM_DSI_PLLOUT_SEL_OFF		0</span>
<span class="cp">#define PRCM_DSI_PLLOUT_SEL_PHI		1</span>
<span class="cp">#define PRCM_DSI_PLLOUT_SEL_PHI_2	2</span>
<span class="cp">#define PRCM_DSI_PLLOUT_SEL_PHI_4	3</span>

<span class="cp">#define PRCM_DSITVCLK_DIV_DSI0_ESC_CLK_DIV_SHIFT	0</span>
<span class="cp">#define PRCM_DSITVCLK_DIV_DSI0_ESC_CLK_DIV_MASK		BITS(0, 7)</span>
<span class="cp">#define PRCM_DSITVCLK_DIV_DSI1_ESC_CLK_DIV_SHIFT	8</span>
<span class="cp">#define PRCM_DSITVCLK_DIV_DSI1_ESC_CLK_DIV_MASK		BITS(8, 15)</span>
<span class="cp">#define PRCM_DSITVCLK_DIV_DSI2_ESC_CLK_DIV_SHIFT	16</span>
<span class="cp">#define PRCM_DSITVCLK_DIV_DSI2_ESC_CLK_DIV_MASK		BITS(16, 23)</span>
<span class="cp">#define PRCM_DSITVCLK_DIV_DSI0_ESC_CLK_EN		BIT(24)</span>
<span class="cp">#define PRCM_DSITVCLK_DIV_DSI1_ESC_CLK_EN		BIT(25)</span>
<span class="cp">#define PRCM_DSITVCLK_DIV_DSI2_ESC_CLK_EN		BIT(26)</span>

<span class="cp">#define PRCM_APE_RESETN_DSIPLL_RESETN BIT(14)</span>

<span class="cp">#define PRCM_CLKOCR		   (_PRCMU_BASE + 0x1CC)</span>
<span class="cp">#define PRCM_CLKOCR_CLKOUT0_REF_CLK	(1 &lt;&lt; 0)</span>
<span class="cp">#define PRCM_CLKOCR_CLKOUT0_MASK	BITS(0, 13)</span>
<span class="cp">#define PRCM_CLKOCR_CLKOUT1_REF_CLK	(1 &lt;&lt; 16)</span>
<span class="cp">#define PRCM_CLKOCR_CLKOUT1_MASK	BITS(16, 29)</span>

<span class="cm">/* ePOD and memory power signal control registers */</span>
<span class="cp">#define PRCM_EPOD_C_SET            (_PRCMU_BASE + 0x410)</span>
<span class="cp">#define PRCM_SRAM_LS_SLEEP         (_PRCMU_BASE + 0x304)</span>

<span class="cm">/* Debug power control unit registers */</span>
<span class="cp">#define PRCM_POWER_STATE_SET       (_PRCMU_BASE + 0x254)</span>

<span class="cm">/* Miscellaneous unit registers */</span>
<span class="cp">#define PRCM_DSI_SW_RESET          (_PRCMU_BASE + 0x324)</span>
<span class="cp">#define PRCM_GPIOCR                (_PRCMU_BASE + 0x138)</span>
<span class="cp">#define PRCM_GPIOCR_DBG_STM_MOD_CMD1            0x800</span>
<span class="cp">#define PRCM_GPIOCR_DBG_UARTMOD_CMD0            0x1</span>

<span class="cm">/* PRCMU HW semaphore */</span>
<span class="cp">#define PRCM_SEM                   (_PRCMU_BASE + 0x400)</span>
<span class="cp">#define PRCM_SEM_PRCM_SEM BIT(0)</span>

<span class="cp">#define PRCM_TCR                   (_PRCMU_BASE + 0x1C8)</span>
<span class="cp">#define PRCM_TCR_TENSEL_MASK       BITS(0, 7)</span>
<span class="cp">#define PRCM_TCR_STOP_TIMERS       BIT(16)</span>
<span class="cp">#define PRCM_TCR_DOZE_MODE         BIT(17)</span>

<span class="cp">#define PRCM_CLKOCR_CLKODIV0_SHIFT	0</span>
<span class="cp">#define PRCM_CLKOCR_CLKODIV0_MASK	BITS(0, 5)</span>
<span class="cp">#define PRCM_CLKOCR_CLKOSEL0_SHIFT	6</span>
<span class="cp">#define PRCM_CLKOCR_CLKOSEL0_MASK	BITS(6, 8)</span>
<span class="cp">#define PRCM_CLKOCR_CLKODIV1_SHIFT	16</span>
<span class="cp">#define PRCM_CLKOCR_CLKODIV1_MASK	BITS(16, 21)</span>
<span class="cp">#define PRCM_CLKOCR_CLKOSEL1_SHIFT	22</span>
<span class="cp">#define PRCM_CLKOCR_CLKOSEL1_MASK	BITS(22, 24)</span>
<span class="cp">#define PRCM_CLKOCR_CLK1TYPE		BIT(28)</span>

<span class="cp">#define PRCM_CLK_MGT_CLKPLLDIV_MASK		BITS(0, 4)</span>
<span class="cp">#define PRCM_CLK_MGT_CLKPLLSW_SOC0		BIT(5)</span>
<span class="cp">#define PRCM_CLK_MGT_CLKPLLSW_SOC1		BIT(6)</span>
<span class="cp">#define PRCM_CLK_MGT_CLKPLLSW_DDR		BIT(7)</span>
<span class="cp">#define PRCM_CLK_MGT_CLKPLLSW_MASK		BITS(5, 7)</span>
<span class="cp">#define PRCM_CLK_MGT_CLKEN			BIT(8)</span>
<span class="cp">#define PRCM_CLK_MGT_CLK38			BIT(9)</span>
<span class="cp">#define PRCM_CLK_MGT_CLK38DIV			BIT(11)</span>
<span class="cp">#define PRCM_SGACLK_MGT_SGACLKDIV_BY_2_5_EN	BIT(12)</span>

<span class="cm">/* GPIOCR register */</span>
<span class="cp">#define PRCM_GPIOCR_SPI2_SELECT BIT(23)</span>

<span class="cp">#define PRCM_DDR_SUBSYS_APE_MINBW	(_PRCMU_BASE + 0x438)</span>
<span class="cp">#define PRCM_CGATING_BYPASS		(_PRCMU_BASE + 0x134)</span>
<span class="cp">#define PRCM_CGATING_BYPASS_ICN2	BIT(6)</span>

<span class="cm">/* Miscellaneous unit registers */</span>
<span class="cp">#define PRCM_RESOUTN_SET		(_PRCMU_BASE + 0x214)</span>
<span class="cp">#define PRCM_RESOUTN_CLR		(_PRCMU_BASE + 0x218)</span>

<span class="cm">/* System reset register */</span>
<span class="cp">#define PRCM_APE_SOFTRST		(_PRCMU_BASE + 0x228)</span>

<span class="cp">#endif </span><span class="cm">/* __DB8500_PRCMU_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:2}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../javascript/docco.min.js"></script>
</html>
