EDA Netlist Writer report for SineGenerator
Sun Dec 11 13:03:55 2022
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------+
; EDA Netlist Writer Summary                                        ;
+---------------------------+---------------------------------------+
; EDA Netlist Writer Status ; Successful - Sun Dec 11 13:03:55 2022 ;
; Revision Name             ; SineGenerator                         ;
; Top-level Entity Name     ; SineGenerator                         ;
; Family                    ; Cyclone 10 LP                         ;
+---------------------------+---------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition
    Info: Copyright (C) 2022  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Sun Dec 11 13:03:55 2022
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off SineGenerator -c SineGenerator --vector_source=C:/Users/sias/Desktop/CSLab/SineGenerator/Waveform.vwf --testbench_file=C:/Users/sias/Desktop/CSLab/SineGenerator/simulation/modelsim/Waveform.vwf.vht
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (201005): Ignoring output pin "DOUT" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "DOUT[7]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "DOUT[6]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "DOUT[5]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "DOUT[4]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "DOUT[3]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "DOUT[2]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "DOUT[1]" in vector source file when writing test bench files
Warning (201005): Ignoring output pin "DOUT[0]" in vector source file when writing test bench files
Info (201002): Generated VHDL Test Bench File C:/Users/sias/Desktop/CSLab/SineGenerator/simulation/modelsim/Waveform.vwf.vht for simulation
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 10 warnings
    Info: Peak virtual memory: 4635 megabytes
    Info: Processing ended: Sun Dec 11 13:03:55 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


