Information: Updating design information... (UID-85)
Warning: Design 'riscv' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : qor
Design : riscv
Version: J-2014.09-SP4
Date   : Sat Mar 24 06:26:42 2018
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              21.00
  Critical Path Length:          4.23
  Critical Path Slack:          -0.24
  Critical Path Clk Period:      4.00
  Total Negative Slack:      -2436.18
  No. of Violating Paths:    15574.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          4
  Hierarchical Port Count:        311
  Leaf Cell Count:              57788
  Buf/Inv Cell Count:            6128
  Buf Cell Count:                4190
  Inv Cell Count:                1938
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     40119
  Sequential Cell Count:        17669
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    98120.678792
  Noncombinational Area:
                        116759.094455
  Buf/Inv Area:          11613.872847
  Total Buffer Area:          9064.81
  Total Inverter Area:        2549.06
  Macro/Black Box Area:      0.000000
  Net Area:             123471.991149
  -----------------------------------
  Cell Area:            214879.773248
  Design Area:          338351.764397


  Design Rules
  -----------------------------------
  Total Number of Nets:         57842
  Nets With Violations:            47
  Max Trans Violations:             0
  Max Cap Violations:              47
  -----------------------------------


  Hostname: zuma.eecs.uci.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   24.28
  Logic Optimization:                 50.12
  Mapping Optimization:              941.87
  -----------------------------------------
  Overall Compile Time:             1345.18
  Overall Compile Wall Clock Time:  1355.95

  --------------------------------------------------------------------

  Design  WNS: 0.24  TNS: 2436.18  Number of Violating Paths: 15574


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
