/home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab06-mem /home/bit/code/cadence courses labs/SystemVerilog for Design and Verification/lab06-mem