# riscv_core_exercise
A RISC-V core written in TL-Verilog language as an exercise for a RISC-V building course.
