INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/2004296/project_1/project_1.srcs/sources_1/new/expHalfAdder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/2004296/project_1/project_1.srcs/sim_1/new/HA_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HA_test
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/USER/Desktop/2004296/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
