ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.MX_TIM1_Init,"ax",%progbits
  20              		.align	1
  21              		.global	MX_TIM1_Init
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	MX_TIM1_Init:
  27              	.LFB235:
  28              		.file 1 "Core/Src/tim.c"
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2023 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** TIM_HandleTypeDef htim2;
  29:Core/Src/tim.c **** TIM_HandleTypeDef htim3;
  30:Core/Src/tim.c **** TIM_HandleTypeDef htim4;
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 2


  31:Core/Src/tim.c **** TIM_HandleTypeDef htim5;
  32:Core/Src/tim.c **** TIM_HandleTypeDef htim8;
  33:Core/Src/tim.c **** 
  34:Core/Src/tim.c **** /* TIM1 init function */
  35:Core/Src/tim.c **** void MX_TIM1_Init(void)
  36:Core/Src/tim.c **** {
  29              		.loc 1 36 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37 0002 87B0     		sub	sp, sp, #28
  38              	.LCFI1:
  39              		.cfi_def_cfa_offset 32
  37:Core/Src/tim.c **** 
  38:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  39:Core/Src/tim.c **** 
  40:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  40              		.loc 1 42 3 view .LVU1
  41              		.loc 1 42 26 is_stmt 0 view .LVU2
  42 0004 0023     		movs	r3, #0
  43 0006 0293     		str	r3, [sp, #8]
  44 0008 0393     		str	r3, [sp, #12]
  45 000a 0493     		str	r3, [sp, #16]
  46 000c 0593     		str	r3, [sp, #20]
  43:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  47              		.loc 1 43 3 is_stmt 1 view .LVU3
  48              		.loc 1 43 27 is_stmt 0 view .LVU4
  49 000e 0093     		str	r3, [sp]
  50 0010 0193     		str	r3, [sp, #4]
  44:Core/Src/tim.c **** 
  45:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  46:Core/Src/tim.c **** 
  47:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  48:Core/Src/tim.c ****   htim1.Instance = TIM1;
  51              		.loc 1 48 3 is_stmt 1 view .LVU5
  52              		.loc 1 48 18 is_stmt 0 view .LVU6
  53 0012 1548     		ldr	r0, .L9
  54 0014 154A     		ldr	r2, .L9+4
  55 0016 0260     		str	r2, [r0]
  49:Core/Src/tim.c ****   htim1.Init.Prescaler = 168-1;
  56              		.loc 1 49 3 is_stmt 1 view .LVU7
  57              		.loc 1 49 24 is_stmt 0 view .LVU8
  58 0018 A722     		movs	r2, #167
  59 001a 4260     		str	r2, [r0, #4]
  50:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  60              		.loc 1 50 3 is_stmt 1 view .LVU9
  61              		.loc 1 50 26 is_stmt 0 view .LVU10
  62 001c 8360     		str	r3, [r0, #8]
  51:Core/Src/tim.c ****   htim1.Init.Period = 1000-1;
  63              		.loc 1 51 3 is_stmt 1 view .LVU11
  64              		.loc 1 51 21 is_stmt 0 view .LVU12
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 3


  65 001e 40F2E732 		movw	r2, #999
  66 0022 C260     		str	r2, [r0, #12]
  52:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  67              		.loc 1 52 3 is_stmt 1 view .LVU13
  68              		.loc 1 52 28 is_stmt 0 view .LVU14
  69 0024 0361     		str	r3, [r0, #16]
  53:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  70              		.loc 1 53 3 is_stmt 1 view .LVU15
  71              		.loc 1 53 32 is_stmt 0 view .LVU16
  72 0026 4361     		str	r3, [r0, #20]
  54:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  73              		.loc 1 54 3 is_stmt 1 view .LVU17
  74              		.loc 1 54 32 is_stmt 0 view .LVU18
  75 0028 8361     		str	r3, [r0, #24]
  55:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  76              		.loc 1 55 3 is_stmt 1 view .LVU19
  77              		.loc 1 55 7 is_stmt 0 view .LVU20
  78 002a FFF7FEFF 		bl	HAL_TIM_Base_Init
  79              	.LVL0:
  80              		.loc 1 55 6 view .LVU21
  81 002e 90B9     		cbnz	r0, .L6
  82              	.L2:
  56:Core/Src/tim.c ****   {
  57:Core/Src/tim.c ****     Error_Handler();
  58:Core/Src/tim.c ****   }
  59:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  83              		.loc 1 59 3 is_stmt 1 view .LVU22
  84              		.loc 1 59 34 is_stmt 0 view .LVU23
  85 0030 4FF48053 		mov	r3, #4096
  86 0034 0293     		str	r3, [sp, #8]
  60:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
  87              		.loc 1 60 3 is_stmt 1 view .LVU24
  88              		.loc 1 60 7 is_stmt 0 view .LVU25
  89 0036 02A9     		add	r1, sp, #8
  90 0038 0B48     		ldr	r0, .L9
  91 003a FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
  92              	.LVL1:
  93              		.loc 1 60 6 view .LVU26
  94 003e 68B9     		cbnz	r0, .L7
  95              	.L3:
  61:Core/Src/tim.c ****   {
  62:Core/Src/tim.c ****     Error_Handler();
  63:Core/Src/tim.c ****   }
  64:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  96              		.loc 1 64 3 is_stmt 1 view .LVU27
  97              		.loc 1 64 37 is_stmt 0 view .LVU28
  98 0040 0023     		movs	r3, #0
  99 0042 0093     		str	r3, [sp]
  65:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 100              		.loc 1 65 3 is_stmt 1 view .LVU29
 101              		.loc 1 65 33 is_stmt 0 view .LVU30
 102 0044 0193     		str	r3, [sp, #4]
  66:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 103              		.loc 1 66 3 is_stmt 1 view .LVU31
 104              		.loc 1 66 7 is_stmt 0 view .LVU32
 105 0046 6946     		mov	r1, sp
 106 0048 0748     		ldr	r0, .L9
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 4


 107 004a FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 108              	.LVL2:
 109              		.loc 1 66 6 view .LVU33
 110 004e 40B9     		cbnz	r0, .L8
 111              	.L1:
  67:Core/Src/tim.c ****   {
  68:Core/Src/tim.c ****     Error_Handler();
  69:Core/Src/tim.c ****   }
  70:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
  71:Core/Src/tim.c **** 
  72:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
  73:Core/Src/tim.c **** 
  74:Core/Src/tim.c **** }
 112              		.loc 1 74 1 view .LVU34
 113 0050 07B0     		add	sp, sp, #28
 114              	.LCFI2:
 115              		.cfi_remember_state
 116              		.cfi_def_cfa_offset 4
 117              		@ sp needed
 118 0052 5DF804FB 		ldr	pc, [sp], #4
 119              	.L6:
 120              	.LCFI3:
 121              		.cfi_restore_state
  57:Core/Src/tim.c ****   }
 122              		.loc 1 57 5 is_stmt 1 view .LVU35
 123 0056 FFF7FEFF 		bl	Error_Handler
 124              	.LVL3:
 125 005a E9E7     		b	.L2
 126              	.L7:
  62:Core/Src/tim.c ****   }
 127              		.loc 1 62 5 view .LVU36
 128 005c FFF7FEFF 		bl	Error_Handler
 129              	.LVL4:
 130 0060 EEE7     		b	.L3
 131              	.L8:
  68:Core/Src/tim.c ****   }
 132              		.loc 1 68 5 view .LVU37
 133 0062 FFF7FEFF 		bl	Error_Handler
 134              	.LVL5:
 135              		.loc 1 74 1 is_stmt 0 view .LVU38
 136 0066 F3E7     		b	.L1
 137              	.L10:
 138              		.align	2
 139              	.L9:
 140 0068 00000000 		.word	.LANCHOR0
 141 006c 00000140 		.word	1073807360
 142              		.cfi_endproc
 143              	.LFE235:
 145              		.section	.text.MX_TIM3_Init,"ax",%progbits
 146              		.align	1
 147              		.global	MX_TIM3_Init
 148              		.syntax unified
 149              		.thumb
 150              		.thumb_func
 152              	MX_TIM3_Init:
 153              	.LFB237:
  75:Core/Src/tim.c **** /* TIM2 init function */
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 5


  76:Core/Src/tim.c **** void MX_TIM2_Init(void)
  77:Core/Src/tim.c **** {
  78:Core/Src/tim.c **** 
  79:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 0 */
  80:Core/Src/tim.c **** 
  81:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 0 */
  82:Core/Src/tim.c **** 
  83:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  84:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  85:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  86:Core/Src/tim.c **** 
  87:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 1 */
  88:Core/Src/tim.c **** 
  89:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 1 */
  90:Core/Src/tim.c ****   htim2.Instance = TIM2;
  91:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
  92:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  93:Core/Src/tim.c ****   htim2.Init.Period = 840-1;
  94:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  95:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  96:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  97:Core/Src/tim.c ****   {
  98:Core/Src/tim.c ****     Error_Handler();
  99:Core/Src/tim.c ****   }
 100:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 101:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 102:Core/Src/tim.c ****   {
 103:Core/Src/tim.c ****     Error_Handler();
 104:Core/Src/tim.c ****   }
 105:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 106:Core/Src/tim.c ****   {
 107:Core/Src/tim.c ****     Error_Handler();
 108:Core/Src/tim.c ****   }
 109:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 110:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 111:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 112:Core/Src/tim.c ****   {
 113:Core/Src/tim.c ****     Error_Handler();
 114:Core/Src/tim.c ****   }
 115:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 116:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 117:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 118:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 119:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 120:Core/Src/tim.c ****   {
 121:Core/Src/tim.c ****     Error_Handler();
 122:Core/Src/tim.c ****   }
 123:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_Init 2 */
 124:Core/Src/tim.c **** 
 125:Core/Src/tim.c ****   /* USER CODE END TIM2_Init 2 */
 126:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim2);
 127:Core/Src/tim.c **** 
 128:Core/Src/tim.c **** }
 129:Core/Src/tim.c **** /* TIM3 init function */
 130:Core/Src/tim.c **** void MX_TIM3_Init(void)
 131:Core/Src/tim.c **** {
 154              		.loc 1 131 1 is_stmt 1 view -0
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 6


 155              		.cfi_startproc
 156              		@ args = 0, pretend = 0, frame = 48
 157              		@ frame_needed = 0, uses_anonymous_args = 0
 158 0000 00B5     		push	{lr}
 159              	.LCFI4:
 160              		.cfi_def_cfa_offset 4
 161              		.cfi_offset 14, -4
 162 0002 8DB0     		sub	sp, sp, #52
 163              	.LCFI5:
 164              		.cfi_def_cfa_offset 56
 132:Core/Src/tim.c **** 
 133:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 0 */
 134:Core/Src/tim.c **** 
 135:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 0 */
 136:Core/Src/tim.c **** 
 137:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 165              		.loc 1 137 3 view .LVU40
 166              		.loc 1 137 27 is_stmt 0 view .LVU41
 167 0004 2422     		movs	r2, #36
 168 0006 0021     		movs	r1, #0
 169 0008 03A8     		add	r0, sp, #12
 170 000a FFF7FEFF 		bl	memset
 171              	.LVL6:
 138:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 172              		.loc 1 138 3 is_stmt 1 view .LVU42
 173              		.loc 1 138 27 is_stmt 0 view .LVU43
 174 000e 0023     		movs	r3, #0
 175 0010 0193     		str	r3, [sp, #4]
 176 0012 0293     		str	r3, [sp, #8]
 139:Core/Src/tim.c **** 
 140:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 1 */
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 1 */
 143:Core/Src/tim.c ****   htim3.Instance = TIM3;
 177              		.loc 1 143 3 is_stmt 1 view .LVU44
 178              		.loc 1 143 18 is_stmt 0 view .LVU45
 179 0014 1148     		ldr	r0, .L17
 180 0016 124A     		ldr	r2, .L17+4
 181 0018 0260     		str	r2, [r0]
 144:Core/Src/tim.c ****   htim3.Init.Prescaler = 0;
 182              		.loc 1 144 3 is_stmt 1 view .LVU46
 183              		.loc 1 144 24 is_stmt 0 view .LVU47
 184 001a 4360     		str	r3, [r0, #4]
 145:Core/Src/tim.c ****   htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 185              		.loc 1 145 3 is_stmt 1 view .LVU48
 186              		.loc 1 145 26 is_stmt 0 view .LVU49
 187 001c 8360     		str	r3, [r0, #8]
 146:Core/Src/tim.c ****   htim3.Init.Period = 60000-1;
 188              		.loc 1 146 3 is_stmt 1 view .LVU50
 189              		.loc 1 146 21 is_stmt 0 view .LVU51
 190 001e 4EF65F22 		movw	r2, #59999
 191 0022 C260     		str	r2, [r0, #12]
 147:Core/Src/tim.c ****   htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 192              		.loc 1 147 3 is_stmt 1 view .LVU52
 193              		.loc 1 147 28 is_stmt 0 view .LVU53
 194 0024 0361     		str	r3, [r0, #16]
 148:Core/Src/tim.c ****   htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 7


 195              		.loc 1 148 3 is_stmt 1 view .LVU54
 196              		.loc 1 148 32 is_stmt 0 view .LVU55
 197 0026 8361     		str	r3, [r0, #24]
 149:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 198              		.loc 1 149 3 is_stmt 1 view .LVU56
 199              		.loc 1 149 23 is_stmt 0 view .LVU57
 200 0028 0323     		movs	r3, #3
 201 002a 0393     		str	r3, [sp, #12]
 150:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 202              		.loc 1 150 3 is_stmt 1 view .LVU58
 151:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 203              		.loc 1 151 3 view .LVU59
 204              		.loc 1 151 24 is_stmt 0 view .LVU60
 205 002c 0123     		movs	r3, #1
 206 002e 0593     		str	r3, [sp, #20]
 152:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 207              		.loc 1 152 3 is_stmt 1 view .LVU61
 153:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 208              		.loc 1 153 3 view .LVU62
 154:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 209              		.loc 1 154 3 view .LVU63
 155:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 210              		.loc 1 155 3 view .LVU64
 211              		.loc 1 155 24 is_stmt 0 view .LVU65
 212 0030 0993     		str	r3, [sp, #36]
 156:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 213              		.loc 1 156 3 is_stmt 1 view .LVU66
 157:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 214              		.loc 1 157 3 view .LVU67
 158:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 215              		.loc 1 158 3 view .LVU68
 216              		.loc 1 158 7 is_stmt 0 view .LVU69
 217 0032 03A9     		add	r1, sp, #12
 218 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 219              	.LVL7:
 220              		.loc 1 158 6 view .LVU70
 221 0038 50B9     		cbnz	r0, .L15
 222              	.L12:
 159:Core/Src/tim.c ****   {
 160:Core/Src/tim.c ****     Error_Handler();
 161:Core/Src/tim.c ****   }
 162:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 223              		.loc 1 162 3 is_stmt 1 view .LVU71
 224              		.loc 1 162 37 is_stmt 0 view .LVU72
 225 003a 0023     		movs	r3, #0
 226 003c 0193     		str	r3, [sp, #4]
 163:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 227              		.loc 1 163 3 is_stmt 1 view .LVU73
 228              		.loc 1 163 33 is_stmt 0 view .LVU74
 229 003e 0293     		str	r3, [sp, #8]
 164:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 230              		.loc 1 164 3 is_stmt 1 view .LVU75
 231              		.loc 1 164 7 is_stmt 0 view .LVU76
 232 0040 01A9     		add	r1, sp, #4
 233 0042 0648     		ldr	r0, .L17
 234 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 235              	.LVL8:
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 8


 236              		.loc 1 164 6 view .LVU77
 237 0048 28B9     		cbnz	r0, .L16
 238              	.L11:
 165:Core/Src/tim.c ****   {
 166:Core/Src/tim.c ****     Error_Handler();
 167:Core/Src/tim.c ****   }
 168:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_Init 2 */
 169:Core/Src/tim.c **** 
 170:Core/Src/tim.c ****   /* USER CODE END TIM3_Init 2 */
 171:Core/Src/tim.c **** 
 172:Core/Src/tim.c **** }
 239              		.loc 1 172 1 view .LVU78
 240 004a 0DB0     		add	sp, sp, #52
 241              	.LCFI6:
 242              		.cfi_remember_state
 243              		.cfi_def_cfa_offset 4
 244              		@ sp needed
 245 004c 5DF804FB 		ldr	pc, [sp], #4
 246              	.L15:
 247              	.LCFI7:
 248              		.cfi_restore_state
 160:Core/Src/tim.c ****   }
 249              		.loc 1 160 5 is_stmt 1 view .LVU79
 250 0050 FFF7FEFF 		bl	Error_Handler
 251              	.LVL9:
 252 0054 F1E7     		b	.L12
 253              	.L16:
 166:Core/Src/tim.c ****   }
 254              		.loc 1 166 5 view .LVU80
 255 0056 FFF7FEFF 		bl	Error_Handler
 256              	.LVL10:
 257              		.loc 1 172 1 is_stmt 0 view .LVU81
 258 005a F6E7     		b	.L11
 259              	.L18:
 260              		.align	2
 261              	.L17:
 262 005c 00000000 		.word	.LANCHOR1
 263 0060 00040040 		.word	1073742848
 264              		.cfi_endproc
 265              	.LFE237:
 267              		.section	.text.MX_TIM4_Init,"ax",%progbits
 268              		.align	1
 269              		.global	MX_TIM4_Init
 270              		.syntax unified
 271              		.thumb
 272              		.thumb_func
 274              	MX_TIM4_Init:
 275              	.LFB238:
 173:Core/Src/tim.c **** /* TIM4 init function */
 174:Core/Src/tim.c **** void MX_TIM4_Init(void)
 175:Core/Src/tim.c **** {
 276              		.loc 1 175 1 is_stmt 1 view -0
 277              		.cfi_startproc
 278              		@ args = 0, pretend = 0, frame = 48
 279              		@ frame_needed = 0, uses_anonymous_args = 0
 280 0000 00B5     		push	{lr}
 281              	.LCFI8:
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 9


 282              		.cfi_def_cfa_offset 4
 283              		.cfi_offset 14, -4
 284 0002 8DB0     		sub	sp, sp, #52
 285              	.LCFI9:
 286              		.cfi_def_cfa_offset 56
 176:Core/Src/tim.c **** 
 177:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 0 */
 178:Core/Src/tim.c **** 
 179:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 0 */
 180:Core/Src/tim.c **** 
 181:Core/Src/tim.c ****   TIM_Encoder_InitTypeDef sConfig = {0};
 287              		.loc 1 181 3 view .LVU83
 288              		.loc 1 181 27 is_stmt 0 view .LVU84
 289 0004 2422     		movs	r2, #36
 290 0006 0021     		movs	r1, #0
 291 0008 03A8     		add	r0, sp, #12
 292 000a FFF7FEFF 		bl	memset
 293              	.LVL11:
 182:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 294              		.loc 1 182 3 is_stmt 1 view .LVU85
 295              		.loc 1 182 27 is_stmt 0 view .LVU86
 296 000e 0023     		movs	r3, #0
 297 0010 0193     		str	r3, [sp, #4]
 298 0012 0293     		str	r3, [sp, #8]
 183:Core/Src/tim.c **** 
 184:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 1 */
 185:Core/Src/tim.c **** 
 186:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 1 */
 187:Core/Src/tim.c ****   htim4.Instance = TIM4;
 299              		.loc 1 187 3 is_stmt 1 view .LVU87
 300              		.loc 1 187 18 is_stmt 0 view .LVU88
 301 0014 1148     		ldr	r0, .L25
 302 0016 124A     		ldr	r2, .L25+4
 303 0018 0260     		str	r2, [r0]
 188:Core/Src/tim.c ****   htim4.Init.Prescaler = 0;
 304              		.loc 1 188 3 is_stmt 1 view .LVU89
 305              		.loc 1 188 24 is_stmt 0 view .LVU90
 306 001a 4360     		str	r3, [r0, #4]
 189:Core/Src/tim.c ****   htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 307              		.loc 1 189 3 is_stmt 1 view .LVU91
 308              		.loc 1 189 26 is_stmt 0 view .LVU92
 309 001c 8360     		str	r3, [r0, #8]
 190:Core/Src/tim.c ****   htim4.Init.Period = 60000-1;
 310              		.loc 1 190 3 is_stmt 1 view .LVU93
 311              		.loc 1 190 21 is_stmt 0 view .LVU94
 312 001e 4EF65F22 		movw	r2, #59999
 313 0022 C260     		str	r2, [r0, #12]
 191:Core/Src/tim.c ****   htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 314              		.loc 1 191 3 is_stmt 1 view .LVU95
 315              		.loc 1 191 28 is_stmt 0 view .LVU96
 316 0024 0361     		str	r3, [r0, #16]
 192:Core/Src/tim.c ****   htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 317              		.loc 1 192 3 is_stmt 1 view .LVU97
 318              		.loc 1 192 32 is_stmt 0 view .LVU98
 319 0026 8361     		str	r3, [r0, #24]
 193:Core/Src/tim.c ****   sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 320              		.loc 1 193 3 is_stmt 1 view .LVU99
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 10


 321              		.loc 1 193 23 is_stmt 0 view .LVU100
 322 0028 0323     		movs	r3, #3
 323 002a 0393     		str	r3, [sp, #12]
 194:Core/Src/tim.c ****   sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 324              		.loc 1 194 3 is_stmt 1 view .LVU101
 195:Core/Src/tim.c ****   sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 325              		.loc 1 195 3 view .LVU102
 326              		.loc 1 195 24 is_stmt 0 view .LVU103
 327 002c 0123     		movs	r3, #1
 328 002e 0593     		str	r3, [sp, #20]
 196:Core/Src/tim.c ****   sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 329              		.loc 1 196 3 is_stmt 1 view .LVU104
 197:Core/Src/tim.c ****   sConfig.IC1Filter = 0;
 330              		.loc 1 197 3 view .LVU105
 198:Core/Src/tim.c ****   sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 331              		.loc 1 198 3 view .LVU106
 199:Core/Src/tim.c ****   sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 332              		.loc 1 199 3 view .LVU107
 333              		.loc 1 199 24 is_stmt 0 view .LVU108
 334 0030 0993     		str	r3, [sp, #36]
 200:Core/Src/tim.c ****   sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 335              		.loc 1 200 3 is_stmt 1 view .LVU109
 201:Core/Src/tim.c ****   sConfig.IC2Filter = 0;
 336              		.loc 1 201 3 view .LVU110
 202:Core/Src/tim.c ****   if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 337              		.loc 1 202 3 view .LVU111
 338              		.loc 1 202 7 is_stmt 0 view .LVU112
 339 0032 03A9     		add	r1, sp, #12
 340 0034 FFF7FEFF 		bl	HAL_TIM_Encoder_Init
 341              	.LVL12:
 342              		.loc 1 202 6 view .LVU113
 343 0038 50B9     		cbnz	r0, .L23
 344              	.L20:
 203:Core/Src/tim.c ****   {
 204:Core/Src/tim.c ****     Error_Handler();
 205:Core/Src/tim.c ****   }
 206:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 345              		.loc 1 206 3 is_stmt 1 view .LVU114
 346              		.loc 1 206 37 is_stmt 0 view .LVU115
 347 003a 0023     		movs	r3, #0
 348 003c 0193     		str	r3, [sp, #4]
 207:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 349              		.loc 1 207 3 is_stmt 1 view .LVU116
 350              		.loc 1 207 33 is_stmt 0 view .LVU117
 351 003e 0293     		str	r3, [sp, #8]
 208:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 352              		.loc 1 208 3 is_stmt 1 view .LVU118
 353              		.loc 1 208 7 is_stmt 0 view .LVU119
 354 0040 01A9     		add	r1, sp, #4
 355 0042 0648     		ldr	r0, .L25
 356 0044 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 357              	.LVL13:
 358              		.loc 1 208 6 view .LVU120
 359 0048 28B9     		cbnz	r0, .L24
 360              	.L19:
 209:Core/Src/tim.c ****   {
 210:Core/Src/tim.c ****     Error_Handler();
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 11


 211:Core/Src/tim.c ****   }
 212:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_Init 2 */
 213:Core/Src/tim.c **** 
 214:Core/Src/tim.c ****   /* USER CODE END TIM4_Init 2 */
 215:Core/Src/tim.c **** 
 216:Core/Src/tim.c **** }
 361              		.loc 1 216 1 view .LVU121
 362 004a 0DB0     		add	sp, sp, #52
 363              	.LCFI10:
 364              		.cfi_remember_state
 365              		.cfi_def_cfa_offset 4
 366              		@ sp needed
 367 004c 5DF804FB 		ldr	pc, [sp], #4
 368              	.L23:
 369              	.LCFI11:
 370              		.cfi_restore_state
 204:Core/Src/tim.c ****   }
 371              		.loc 1 204 5 is_stmt 1 view .LVU122
 372 0050 FFF7FEFF 		bl	Error_Handler
 373              	.LVL14:
 374 0054 F1E7     		b	.L20
 375              	.L24:
 210:Core/Src/tim.c ****   }
 376              		.loc 1 210 5 view .LVU123
 377 0056 FFF7FEFF 		bl	Error_Handler
 378              	.LVL15:
 379              		.loc 1 216 1 is_stmt 0 view .LVU124
 380 005a F6E7     		b	.L19
 381              	.L26:
 382              		.align	2
 383              	.L25:
 384 005c 00000000 		.word	.LANCHOR2
 385 0060 00080040 		.word	1073743872
 386              		.cfi_endproc
 387              	.LFE238:
 389              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 390              		.align	1
 391              		.global	HAL_TIM_Base_MspInit
 392              		.syntax unified
 393              		.thumb
 394              		.thumb_func
 396              	HAL_TIM_Base_MspInit:
 397              	.LVL16:
 398              	.LFB241:
 217:Core/Src/tim.c **** /* TIM5 init function */
 218:Core/Src/tim.c **** void MX_TIM5_Init(void)
 219:Core/Src/tim.c **** {
 220:Core/Src/tim.c **** 
 221:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 0 */
 222:Core/Src/tim.c **** 
 223:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 0 */
 224:Core/Src/tim.c **** 
 225:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 226:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 227:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 228:Core/Src/tim.c **** 
 229:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 1 */
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 12


 230:Core/Src/tim.c **** 
 231:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 1 */
 232:Core/Src/tim.c ****   htim5.Instance = TIM5;
 233:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 234:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 235:Core/Src/tim.c ****   htim5.Init.Period = 840-1;
 236:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 237:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 238:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 239:Core/Src/tim.c ****   {
 240:Core/Src/tim.c ****     Error_Handler();
 241:Core/Src/tim.c ****   }
 242:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 243:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 244:Core/Src/tim.c ****   {
 245:Core/Src/tim.c ****     Error_Handler();
 246:Core/Src/tim.c ****   }
 247:Core/Src/tim.c ****   if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 248:Core/Src/tim.c ****   {
 249:Core/Src/tim.c ****     Error_Handler();
 250:Core/Src/tim.c ****   }
 251:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 252:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 253:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 254:Core/Src/tim.c ****   {
 255:Core/Src/tim.c ****     Error_Handler();
 256:Core/Src/tim.c ****   }
 257:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_PWM1;
 258:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 259:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 260:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 261:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 262:Core/Src/tim.c ****   {
 263:Core/Src/tim.c ****     Error_Handler();
 264:Core/Src/tim.c ****   }
 265:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_Init 2 */
 266:Core/Src/tim.c **** 
 267:Core/Src/tim.c ****   /* USER CODE END TIM5_Init 2 */
 268:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim5);
 269:Core/Src/tim.c **** 
 270:Core/Src/tim.c **** }
 271:Core/Src/tim.c **** /* TIM8 init function */
 272:Core/Src/tim.c **** void MX_TIM8_Init(void)
 273:Core/Src/tim.c **** {
 274:Core/Src/tim.c **** 
 275:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 0 */
 276:Core/Src/tim.c **** 
 277:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 0 */
 278:Core/Src/tim.c **** 
 279:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 280:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 281:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 282:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 283:Core/Src/tim.c **** 
 284:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 1 */
 285:Core/Src/tim.c **** 
 286:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 1 */
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 13


 287:Core/Src/tim.c ****   htim8.Instance = TIM8;
 288:Core/Src/tim.c ****   htim8.Init.Prescaler = 168-1;
 289:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 290:Core/Src/tim.c ****   htim8.Init.Period = 50-1;
 291:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 292:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 293:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 294:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 295:Core/Src/tim.c ****   {
 296:Core/Src/tim.c ****     Error_Handler();
 297:Core/Src/tim.c ****   }
 298:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 299:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 300:Core/Src/tim.c ****   {
 301:Core/Src/tim.c ****     Error_Handler();
 302:Core/Src/tim.c ****   }
 303:Core/Src/tim.c ****   if (HAL_TIM_OC_Init(&htim8) != HAL_OK)
 304:Core/Src/tim.c ****   {
 305:Core/Src/tim.c ****     Error_Handler();
 306:Core/Src/tim.c ****   }
 307:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 308:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 309:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 310:Core/Src/tim.c ****   {
 311:Core/Src/tim.c ****     Error_Handler();
 312:Core/Src/tim.c ****   }
 313:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 314:Core/Src/tim.c ****   sConfigOC.Pulse = 25-1;
 315:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 316:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 317:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 318:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 319:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 320:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 321:Core/Src/tim.c ****   {
 322:Core/Src/tim.c ****     Error_Handler();
 323:Core/Src/tim.c ****   }
 324:Core/Src/tim.c ****   __HAL_TIM_ENABLE_OCxPRELOAD(&htim8, TIM_CHANNEL_1);
 325:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 326:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 327:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 328:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 329:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 330:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 331:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 332:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 333:Core/Src/tim.c ****   {
 334:Core/Src/tim.c ****     Error_Handler();
 335:Core/Src/tim.c ****   }
 336:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_Init 2 */
 337:Core/Src/tim.c **** 
 338:Core/Src/tim.c ****   /* USER CODE END TIM8_Init 2 */
 339:Core/Src/tim.c ****   HAL_TIM_MspPostInit(&htim8);
 340:Core/Src/tim.c **** 
 341:Core/Src/tim.c **** }
 342:Core/Src/tim.c **** 
 343:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 14


 344:Core/Src/tim.c **** {
 399              		.loc 1 344 1 is_stmt 1 view -0
 400              		.cfi_startproc
 401              		@ args = 0, pretend = 0, frame = 16
 402              		@ frame_needed = 0, uses_anonymous_args = 0
 403              		.loc 1 344 1 is_stmt 0 view .LVU126
 404 0000 00B5     		push	{lr}
 405              	.LCFI12:
 406              		.cfi_def_cfa_offset 4
 407              		.cfi_offset 14, -4
 408 0002 85B0     		sub	sp, sp, #20
 409              	.LCFI13:
 410              		.cfi_def_cfa_offset 24
 345:Core/Src/tim.c **** 
 346:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 411              		.loc 1 346 3 is_stmt 1 view .LVU127
 412              		.loc 1 346 20 is_stmt 0 view .LVU128
 413 0004 0368     		ldr	r3, [r0]
 414              		.loc 1 346 5 view .LVU129
 415 0006 284A     		ldr	r2, .L37
 416 0008 9342     		cmp	r3, r2
 417 000a 0BD0     		beq	.L33
 347:Core/Src/tim.c ****   {
 348:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 349:Core/Src/tim.c **** 
 350:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 351:Core/Src/tim.c ****     /* TIM1 clock enable */
 352:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 353:Core/Src/tim.c **** 
 354:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 355:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 356:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 357:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 358:Core/Src/tim.c **** 
 359:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 360:Core/Src/tim.c ****   }
 361:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 418              		.loc 1 361 8 is_stmt 1 view .LVU130
 419              		.loc 1 361 10 is_stmt 0 view .LVU131
 420 000c B3F1804F 		cmp	r3, #1073741824
 421 0010 1CD0     		beq	.L34
 362:Core/Src/tim.c ****   {
 363:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 364:Core/Src/tim.c **** 
 365:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 0 */
 366:Core/Src/tim.c ****     /* TIM2 clock enable */
 367:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 368:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 369:Core/Src/tim.c **** 
 370:Core/Src/tim.c ****   /* USER CODE END TIM2_MspInit 1 */
 371:Core/Src/tim.c ****   }
 372:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 422              		.loc 1 372 8 is_stmt 1 view .LVU132
 423              		.loc 1 372 10 is_stmt 0 view .LVU133
 424 0012 264A     		ldr	r2, .L37+4
 425 0014 9342     		cmp	r3, r2
 426 0016 26D0     		beq	.L35
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 15


 373:Core/Src/tim.c ****   {
 374:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 0 */
 375:Core/Src/tim.c **** 
 376:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 0 */
 377:Core/Src/tim.c ****     /* TIM5 clock enable */
 378:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_ENABLE();
 379:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 380:Core/Src/tim.c **** 
 381:Core/Src/tim.c ****   /* USER CODE END TIM5_MspInit 1 */
 382:Core/Src/tim.c ****   }
 383:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 427              		.loc 1 383 8 is_stmt 1 view .LVU134
 428              		.loc 1 383 10 is_stmt 0 view .LVU135
 429 0018 254A     		ldr	r2, .L37+8
 430 001a 9342     		cmp	r3, r2
 431 001c 30D0     		beq	.L36
 432              	.LVL17:
 433              	.L27:
 384:Core/Src/tim.c ****   {
 385:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 0 */
 386:Core/Src/tim.c **** 
 387:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 0 */
 388:Core/Src/tim.c ****     /* TIM8 clock enable */
 389:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_ENABLE();
 390:Core/Src/tim.c **** 
 391:Core/Src/tim.c ****     /* TIM8 interrupt Init */
 392:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 1, 0);
 393:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 394:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
 395:Core/Src/tim.c **** 
 396:Core/Src/tim.c ****   /* USER CODE END TIM8_MspInit 1 */
 397:Core/Src/tim.c ****   }
 398:Core/Src/tim.c **** }
 434              		.loc 1 398 1 view .LVU136
 435 001e 05B0     		add	sp, sp, #20
 436              	.LCFI14:
 437              		.cfi_remember_state
 438              		.cfi_def_cfa_offset 4
 439              		@ sp needed
 440 0020 5DF804FB 		ldr	pc, [sp], #4
 441              	.LVL18:
 442              	.L33:
 443              	.LCFI15:
 444              		.cfi_restore_state
 352:Core/Src/tim.c **** 
 445              		.loc 1 352 5 is_stmt 1 view .LVU137
 446              	.LBB2:
 352:Core/Src/tim.c **** 
 447              		.loc 1 352 5 view .LVU138
 448 0024 0021     		movs	r1, #0
 449 0026 0091     		str	r1, [sp]
 352:Core/Src/tim.c **** 
 450              		.loc 1 352 5 view .LVU139
 451 0028 224B     		ldr	r3, .L37+12
 452 002a 5A6C     		ldr	r2, [r3, #68]
 453 002c 42F00102 		orr	r2, r2, #1
 454 0030 5A64     		str	r2, [r3, #68]
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 16


 352:Core/Src/tim.c **** 
 455              		.loc 1 352 5 view .LVU140
 456 0032 5B6C     		ldr	r3, [r3, #68]
 457 0034 03F00103 		and	r3, r3, #1
 458 0038 0093     		str	r3, [sp]
 352:Core/Src/tim.c **** 
 459              		.loc 1 352 5 view .LVU141
 460 003a 009B     		ldr	r3, [sp]
 461              	.LBE2:
 352:Core/Src/tim.c **** 
 462              		.loc 1 352 5 view .LVU142
 355:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 463              		.loc 1 355 5 view .LVU143
 464 003c 0A46     		mov	r2, r1
 465 003e 1920     		movs	r0, #25
 466              	.LVL19:
 355:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 467              		.loc 1 355 5 is_stmt 0 view .LVU144
 468 0040 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 469              	.LVL20:
 356:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 470              		.loc 1 356 5 is_stmt 1 view .LVU145
 471 0044 1920     		movs	r0, #25
 472 0046 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 473              	.LVL21:
 474 004a E8E7     		b	.L27
 475              	.LVL22:
 476              	.L34:
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 477              		.loc 1 367 5 view .LVU146
 478              	.LBB3:
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 479              		.loc 1 367 5 view .LVU147
 480 004c 0023     		movs	r3, #0
 481 004e 0193     		str	r3, [sp, #4]
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 482              		.loc 1 367 5 view .LVU148
 483 0050 184B     		ldr	r3, .L37+12
 484 0052 1A6C     		ldr	r2, [r3, #64]
 485 0054 42F00102 		orr	r2, r2, #1
 486 0058 1A64     		str	r2, [r3, #64]
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 487              		.loc 1 367 5 view .LVU149
 488 005a 1B6C     		ldr	r3, [r3, #64]
 489 005c 03F00103 		and	r3, r3, #1
 490 0060 0193     		str	r3, [sp, #4]
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 491              		.loc 1 367 5 view .LVU150
 492 0062 019B     		ldr	r3, [sp, #4]
 493              	.LBE3:
 367:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 494              		.loc 1 367 5 view .LVU151
 495 0064 DBE7     		b	.L27
 496              	.L35:
 378:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 497              		.loc 1 378 5 view .LVU152
 498              	.LBB4:
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 17


 378:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 499              		.loc 1 378 5 view .LVU153
 500 0066 0023     		movs	r3, #0
 501 0068 0293     		str	r3, [sp, #8]
 378:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 502              		.loc 1 378 5 view .LVU154
 503 006a 124B     		ldr	r3, .L37+12
 504 006c 1A6C     		ldr	r2, [r3, #64]
 505 006e 42F00802 		orr	r2, r2, #8
 506 0072 1A64     		str	r2, [r3, #64]
 378:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 507              		.loc 1 378 5 view .LVU155
 508 0074 1B6C     		ldr	r3, [r3, #64]
 509 0076 03F00803 		and	r3, r3, #8
 510 007a 0293     		str	r3, [sp, #8]
 378:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 511              		.loc 1 378 5 view .LVU156
 512 007c 029B     		ldr	r3, [sp, #8]
 513              	.LBE4:
 378:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspInit 1 */
 514              		.loc 1 378 5 view .LVU157
 515 007e CEE7     		b	.L27
 516              	.L36:
 389:Core/Src/tim.c **** 
 517              		.loc 1 389 5 view .LVU158
 518              	.LBB5:
 389:Core/Src/tim.c **** 
 519              		.loc 1 389 5 view .LVU159
 520 0080 0022     		movs	r2, #0
 521 0082 0392     		str	r2, [sp, #12]
 389:Core/Src/tim.c **** 
 522              		.loc 1 389 5 view .LVU160
 523 0084 0B4B     		ldr	r3, .L37+12
 524 0086 596C     		ldr	r1, [r3, #68]
 525 0088 41F00201 		orr	r1, r1, #2
 526 008c 5964     		str	r1, [r3, #68]
 389:Core/Src/tim.c **** 
 527              		.loc 1 389 5 view .LVU161
 528 008e 5B6C     		ldr	r3, [r3, #68]
 529 0090 03F00203 		and	r3, r3, #2
 530 0094 0393     		str	r3, [sp, #12]
 389:Core/Src/tim.c **** 
 531              		.loc 1 389 5 view .LVU162
 532 0096 039B     		ldr	r3, [sp, #12]
 533              	.LBE5:
 389:Core/Src/tim.c **** 
 534              		.loc 1 389 5 view .LVU163
 392:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 535              		.loc 1 392 5 view .LVU164
 536 0098 0121     		movs	r1, #1
 537 009a 2C20     		movs	r0, #44
 538              	.LVL23:
 392:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 539              		.loc 1 392 5 is_stmt 0 view .LVU165
 540 009c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 541              	.LVL24:
 393:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspInit 1 */
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 18


 542              		.loc 1 393 5 is_stmt 1 view .LVU166
 543 00a0 2C20     		movs	r0, #44
 544 00a2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 545              	.LVL25:
 546              		.loc 1 398 1 is_stmt 0 view .LVU167
 547 00a6 BAE7     		b	.L27
 548              	.L38:
 549              		.align	2
 550              	.L37:
 551 00a8 00000140 		.word	1073807360
 552 00ac 000C0040 		.word	1073744896
 553 00b0 00040140 		.word	1073808384
 554 00b4 00380240 		.word	1073887232
 555              		.cfi_endproc
 556              	.LFE241:
 558              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
 559              		.align	1
 560              		.global	HAL_TIM_Encoder_MspInit
 561              		.syntax unified
 562              		.thumb
 563              		.thumb_func
 565              	HAL_TIM_Encoder_MspInit:
 566              	.LVL26:
 567              	.LFB242:
 399:Core/Src/tim.c **** 
 400:Core/Src/tim.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
 401:Core/Src/tim.c **** {
 568              		.loc 1 401 1 is_stmt 1 view -0
 569              		.cfi_startproc
 570              		@ args = 0, pretend = 0, frame = 40
 571              		@ frame_needed = 0, uses_anonymous_args = 0
 572              		.loc 1 401 1 is_stmt 0 view .LVU169
 573 0000 00B5     		push	{lr}
 574              	.LCFI16:
 575              		.cfi_def_cfa_offset 4
 576              		.cfi_offset 14, -4
 577 0002 8BB0     		sub	sp, sp, #44
 578              	.LCFI17:
 579              		.cfi_def_cfa_offset 48
 402:Core/Src/tim.c **** 
 403:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 580              		.loc 1 403 3 is_stmt 1 view .LVU170
 581              		.loc 1 403 20 is_stmt 0 view .LVU171
 582 0004 0023     		movs	r3, #0
 583 0006 0593     		str	r3, [sp, #20]
 584 0008 0693     		str	r3, [sp, #24]
 585 000a 0793     		str	r3, [sp, #28]
 586 000c 0893     		str	r3, [sp, #32]
 587 000e 0993     		str	r3, [sp, #36]
 404:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 588              		.loc 1 404 3 is_stmt 1 view .LVU172
 589              		.loc 1 404 23 is_stmt 0 view .LVU173
 590 0010 0368     		ldr	r3, [r0]
 591              		.loc 1 404 5 view .LVU174
 592 0012 244A     		ldr	r2, .L45
 593 0014 9342     		cmp	r3, r2
 594 0016 05D0     		beq	.L43
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 19


 405:Core/Src/tim.c ****   {
 406:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 407:Core/Src/tim.c **** 
 408:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 0 */
 409:Core/Src/tim.c ****     /* TIM3 clock enable */
 410:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 411:Core/Src/tim.c **** 
 412:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 413:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 414:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 415:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 416:Core/Src/tim.c ****     */
 417:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 418:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 419:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 420:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 421:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 422:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 423:Core/Src/tim.c **** 
 424:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 425:Core/Src/tim.c **** 
 426:Core/Src/tim.c ****   /* USER CODE END TIM3_MspInit 1 */
 427:Core/Src/tim.c ****   }
 428:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 595              		.loc 1 428 8 is_stmt 1 view .LVU175
 596              		.loc 1 428 10 is_stmt 0 view .LVU176
 597 0018 234A     		ldr	r2, .L45+4
 598 001a 9342     		cmp	r3, r2
 599 001c 22D0     		beq	.L44
 600              	.LVL27:
 601              	.L39:
 429:Core/Src/tim.c ****   {
 430:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 0 */
 431:Core/Src/tim.c **** 
 432:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 0 */
 433:Core/Src/tim.c ****     /* TIM4 clock enable */
 434:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_ENABLE();
 435:Core/Src/tim.c **** 
 436:Core/Src/tim.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 437:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 438:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 439:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 440:Core/Src/tim.c ****     */
 441:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 442:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 443:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 444:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 445:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 446:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 447:Core/Src/tim.c **** 
 448:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspInit 1 */
 449:Core/Src/tim.c **** 
 450:Core/Src/tim.c ****   /* USER CODE END TIM4_MspInit 1 */
 451:Core/Src/tim.c ****   }
 452:Core/Src/tim.c **** }
 602              		.loc 1 452 1 view .LVU177
 603 001e 0BB0     		add	sp, sp, #44
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 20


 604              	.LCFI18:
 605              		.cfi_remember_state
 606              		.cfi_def_cfa_offset 4
 607              		@ sp needed
 608 0020 5DF804FB 		ldr	pc, [sp], #4
 609              	.LVL28:
 610              	.L43:
 611              	.LCFI19:
 612              		.cfi_restore_state
 410:Core/Src/tim.c **** 
 613              		.loc 1 410 5 is_stmt 1 view .LVU178
 614              	.LBB6:
 410:Core/Src/tim.c **** 
 615              		.loc 1 410 5 view .LVU179
 616 0024 0021     		movs	r1, #0
 617 0026 0191     		str	r1, [sp, #4]
 410:Core/Src/tim.c **** 
 618              		.loc 1 410 5 view .LVU180
 619 0028 204B     		ldr	r3, .L45+8
 620 002a 1A6C     		ldr	r2, [r3, #64]
 621 002c 42F00202 		orr	r2, r2, #2
 622 0030 1A64     		str	r2, [r3, #64]
 410:Core/Src/tim.c **** 
 623              		.loc 1 410 5 view .LVU181
 624 0032 1A6C     		ldr	r2, [r3, #64]
 625 0034 02F00202 		and	r2, r2, #2
 626 0038 0192     		str	r2, [sp, #4]
 410:Core/Src/tim.c **** 
 627              		.loc 1 410 5 view .LVU182
 628 003a 019A     		ldr	r2, [sp, #4]
 629              	.LBE6:
 410:Core/Src/tim.c **** 
 630              		.loc 1 410 5 view .LVU183
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 631              		.loc 1 412 5 view .LVU184
 632              	.LBB7:
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 633              		.loc 1 412 5 view .LVU185
 634 003c 0291     		str	r1, [sp, #8]
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 635              		.loc 1 412 5 view .LVU186
 636 003e 1A6B     		ldr	r2, [r3, #48]
 637 0040 42F00102 		orr	r2, r2, #1
 638 0044 1A63     		str	r2, [r3, #48]
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 639              		.loc 1 412 5 view .LVU187
 640 0046 1B6B     		ldr	r3, [r3, #48]
 641 0048 03F00103 		and	r3, r3, #1
 642 004c 0293     		str	r3, [sp, #8]
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 643              		.loc 1 412 5 view .LVU188
 644 004e 029B     		ldr	r3, [sp, #8]
 645              	.LBE7:
 412:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 646              		.loc 1 412 5 view .LVU189
 417:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 647              		.loc 1 417 5 view .LVU190
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 21


 417:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 648              		.loc 1 417 25 is_stmt 0 view .LVU191
 649 0050 C023     		movs	r3, #192
 650 0052 0593     		str	r3, [sp, #20]
 418:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 651              		.loc 1 418 5 is_stmt 1 view .LVU192
 418:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 652              		.loc 1 418 26 is_stmt 0 view .LVU193
 653 0054 0223     		movs	r3, #2
 654 0056 0693     		str	r3, [sp, #24]
 419:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 655              		.loc 1 419 5 is_stmt 1 view .LVU194
 420:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 656              		.loc 1 420 5 view .LVU195
 421:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 657              		.loc 1 421 5 view .LVU196
 421:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 658              		.loc 1 421 31 is_stmt 0 view .LVU197
 659 0058 0993     		str	r3, [sp, #36]
 422:Core/Src/tim.c **** 
 660              		.loc 1 422 5 is_stmt 1 view .LVU198
 661 005a 05A9     		add	r1, sp, #20
 662 005c 1448     		ldr	r0, .L45+12
 663              	.LVL29:
 422:Core/Src/tim.c **** 
 664              		.loc 1 422 5 is_stmt 0 view .LVU199
 665 005e FFF7FEFF 		bl	HAL_GPIO_Init
 666              	.LVL30:
 667 0062 DCE7     		b	.L39
 668              	.LVL31:
 669              	.L44:
 434:Core/Src/tim.c **** 
 670              		.loc 1 434 5 is_stmt 1 view .LVU200
 671              	.LBB8:
 434:Core/Src/tim.c **** 
 672              		.loc 1 434 5 view .LVU201
 673 0064 0021     		movs	r1, #0
 674 0066 0391     		str	r1, [sp, #12]
 434:Core/Src/tim.c **** 
 675              		.loc 1 434 5 view .LVU202
 676 0068 104B     		ldr	r3, .L45+8
 677 006a 1A6C     		ldr	r2, [r3, #64]
 678 006c 42F00402 		orr	r2, r2, #4
 679 0070 1A64     		str	r2, [r3, #64]
 434:Core/Src/tim.c **** 
 680              		.loc 1 434 5 view .LVU203
 681 0072 1A6C     		ldr	r2, [r3, #64]
 682 0074 02F00402 		and	r2, r2, #4
 683 0078 0392     		str	r2, [sp, #12]
 434:Core/Src/tim.c **** 
 684              		.loc 1 434 5 view .LVU204
 685 007a 039A     		ldr	r2, [sp, #12]
 686              	.LBE8:
 434:Core/Src/tim.c **** 
 687              		.loc 1 434 5 view .LVU205
 436:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 688              		.loc 1 436 5 view .LVU206
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 22


 689              	.LBB9:
 436:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 690              		.loc 1 436 5 view .LVU207
 691 007c 0491     		str	r1, [sp, #16]
 436:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 692              		.loc 1 436 5 view .LVU208
 693 007e 1A6B     		ldr	r2, [r3, #48]
 694 0080 42F00202 		orr	r2, r2, #2
 695 0084 1A63     		str	r2, [r3, #48]
 436:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 696              		.loc 1 436 5 view .LVU209
 697 0086 1B6B     		ldr	r3, [r3, #48]
 698 0088 03F00203 		and	r3, r3, #2
 699 008c 0493     		str	r3, [sp, #16]
 436:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 700              		.loc 1 436 5 view .LVU210
 701 008e 049B     		ldr	r3, [sp, #16]
 702              	.LBE9:
 436:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 703              		.loc 1 436 5 view .LVU211
 441:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 704              		.loc 1 441 5 view .LVU212
 441:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 705              		.loc 1 441 25 is_stmt 0 view .LVU213
 706 0090 C023     		movs	r3, #192
 707 0092 0593     		str	r3, [sp, #20]
 442:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 708              		.loc 1 442 5 is_stmt 1 view .LVU214
 442:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 709              		.loc 1 442 26 is_stmt 0 view .LVU215
 710 0094 0223     		movs	r3, #2
 711 0096 0693     		str	r3, [sp, #24]
 443:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 712              		.loc 1 443 5 is_stmt 1 view .LVU216
 444:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 713              		.loc 1 444 5 view .LVU217
 445:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 714              		.loc 1 445 5 view .LVU218
 445:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 715              		.loc 1 445 31 is_stmt 0 view .LVU219
 716 0098 0993     		str	r3, [sp, #36]
 446:Core/Src/tim.c **** 
 717              		.loc 1 446 5 is_stmt 1 view .LVU220
 718 009a 05A9     		add	r1, sp, #20
 719 009c 0548     		ldr	r0, .L45+16
 720              	.LVL32:
 446:Core/Src/tim.c **** 
 721              		.loc 1 446 5 is_stmt 0 view .LVU221
 722 009e FFF7FEFF 		bl	HAL_GPIO_Init
 723              	.LVL33:
 724              		.loc 1 452 1 view .LVU222
 725 00a2 BCE7     		b	.L39
 726              	.L46:
 727              		.align	2
 728              	.L45:
 729 00a4 00040040 		.word	1073742848
 730 00a8 00080040 		.word	1073743872
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 23


 731 00ac 00380240 		.word	1073887232
 732 00b0 00000240 		.word	1073872896
 733 00b4 00040240 		.word	1073873920
 734              		.cfi_endproc
 735              	.LFE242:
 737              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 738              		.align	1
 739              		.global	HAL_TIM_MspPostInit
 740              		.syntax unified
 741              		.thumb
 742              		.thumb_func
 744              	HAL_TIM_MspPostInit:
 745              	.LVL34:
 746              	.LFB243:
 453:Core/Src/tim.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
 454:Core/Src/tim.c **** {
 747              		.loc 1 454 1 is_stmt 1 view -0
 748              		.cfi_startproc
 749              		@ args = 0, pretend = 0, frame = 40
 750              		@ frame_needed = 0, uses_anonymous_args = 0
 751              		.loc 1 454 1 is_stmt 0 view .LVU224
 752 0000 70B5     		push	{r4, r5, r6, lr}
 753              	.LCFI20:
 754              		.cfi_def_cfa_offset 16
 755              		.cfi_offset 4, -16
 756              		.cfi_offset 5, -12
 757              		.cfi_offset 6, -8
 758              		.cfi_offset 14, -4
 759 0002 8AB0     		sub	sp, sp, #40
 760              	.LCFI21:
 761              		.cfi_def_cfa_offset 56
 455:Core/Src/tim.c **** 
 456:Core/Src/tim.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 762              		.loc 1 456 3 is_stmt 1 view .LVU225
 763              		.loc 1 456 20 is_stmt 0 view .LVU226
 764 0004 0023     		movs	r3, #0
 765 0006 0593     		str	r3, [sp, #20]
 766 0008 0693     		str	r3, [sp, #24]
 767 000a 0793     		str	r3, [sp, #28]
 768 000c 0893     		str	r3, [sp, #32]
 769 000e 0993     		str	r3, [sp, #36]
 457:Core/Src/tim.c ****   if(timHandle->Instance==TIM2)
 770              		.loc 1 457 3 is_stmt 1 view .LVU227
 771              		.loc 1 457 15 is_stmt 0 view .LVU228
 772 0010 0368     		ldr	r3, [r0]
 773              		.loc 1 457 5 view .LVU229
 774 0012 B3F1804F 		cmp	r3, #1073741824
 775 0016 07D0     		beq	.L52
 458:Core/Src/tim.c ****   {
 459:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 0 */
 460:Core/Src/tim.c **** 
 461:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 0 */
 462:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 463:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 464:Core/Src/tim.c ****     PA3     ------> TIM2_CH4
 465:Core/Src/tim.c ****     */
 466:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3;
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 24


 467:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 468:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 469:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 470:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 471:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 472:Core/Src/tim.c **** 
 473:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspPostInit 1 */
 474:Core/Src/tim.c **** 
 475:Core/Src/tim.c ****   /* USER CODE END TIM2_MspPostInit 1 */
 476:Core/Src/tim.c ****   }
 477:Core/Src/tim.c ****   else if(timHandle->Instance==TIM5)
 776              		.loc 1 477 8 is_stmt 1 view .LVU230
 777              		.loc 1 477 10 is_stmt 0 view .LVU231
 778 0018 304A     		ldr	r2, .L55
 779 001a 9342     		cmp	r3, r2
 780 001c 1DD0     		beq	.L53
 478:Core/Src/tim.c ****   {
 479:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspPostInit 0 */
 480:Core/Src/tim.c **** 
 481:Core/Src/tim.c ****   /* USER CODE END TIM5_MspPostInit 0 */
 482:Core/Src/tim.c **** 
 483:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 484:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 485:Core/Src/tim.c ****     PA1     ------> TIM5_CH2
 486:Core/Src/tim.c ****     */
 487:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_1;
 488:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 489:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 490:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 491:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 492:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 493:Core/Src/tim.c **** 
 494:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspPostInit 1 */
 495:Core/Src/tim.c **** 
 496:Core/Src/tim.c ****   /* USER CODE END TIM5_MspPostInit 1 */
 497:Core/Src/tim.c ****   }
 498:Core/Src/tim.c ****   else if(timHandle->Instance==TIM8)
 781              		.loc 1 498 8 is_stmt 1 view .LVU232
 782              		.loc 1 498 10 is_stmt 0 view .LVU233
 783 001e 304A     		ldr	r2, .L55+4
 784 0020 9342     		cmp	r3, r2
 785 0022 2FD0     		beq	.L54
 786              	.LVL35:
 787              	.L47:
 499:Core/Src/tim.c ****   {
 500:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 0 */
 501:Core/Src/tim.c **** 
 502:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 0 */
 503:Core/Src/tim.c **** 
 504:Core/Src/tim.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 505:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 506:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 507:Core/Src/tim.c ****     PA5     ------> TIM8_CH1N
 508:Core/Src/tim.c ****     PC6     ------> TIM8_CH1
 509:Core/Src/tim.c ****     */
 510:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_5;
 511:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 25


 512:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 513:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 514:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 515:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 516:Core/Src/tim.c **** 
 517:Core/Src/tim.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6;
 518:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 519:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 520:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 521:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 522:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 523:Core/Src/tim.c **** 
 524:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspPostInit 1 */
 525:Core/Src/tim.c **** 
 526:Core/Src/tim.c ****   /* USER CODE END TIM8_MspPostInit 1 */
 527:Core/Src/tim.c ****   }
 528:Core/Src/tim.c **** 
 529:Core/Src/tim.c **** }
 788              		.loc 1 529 1 view .LVU234
 789 0024 0AB0     		add	sp, sp, #40
 790              	.LCFI22:
 791              		.cfi_remember_state
 792              		.cfi_def_cfa_offset 16
 793              		@ sp needed
 794 0026 70BD     		pop	{r4, r5, r6, pc}
 795              	.LVL36:
 796              	.L52:
 797              	.LCFI23:
 798              		.cfi_restore_state
 462:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 799              		.loc 1 462 5 is_stmt 1 view .LVU235
 800              	.LBB10:
 462:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 801              		.loc 1 462 5 view .LVU236
 802 0028 0023     		movs	r3, #0
 803 002a 0193     		str	r3, [sp, #4]
 462:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 804              		.loc 1 462 5 view .LVU237
 805 002c 2D4B     		ldr	r3, .L55+8
 806 002e 1A6B     		ldr	r2, [r3, #48]
 807 0030 42F00102 		orr	r2, r2, #1
 808 0034 1A63     		str	r2, [r3, #48]
 462:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 809              		.loc 1 462 5 view .LVU238
 810 0036 1B6B     		ldr	r3, [r3, #48]
 811 0038 03F00103 		and	r3, r3, #1
 812 003c 0193     		str	r3, [sp, #4]
 462:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 813              		.loc 1 462 5 view .LVU239
 814 003e 019B     		ldr	r3, [sp, #4]
 815              	.LBE10:
 462:Core/Src/tim.c ****     /**TIM2 GPIO Configuration
 816              		.loc 1 462 5 view .LVU240
 466:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 817              		.loc 1 466 5 view .LVU241
 466:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 818              		.loc 1 466 25 is_stmt 0 view .LVU242
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 26


 819 0040 0823     		movs	r3, #8
 820 0042 0593     		str	r3, [sp, #20]
 467:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 821              		.loc 1 467 5 is_stmt 1 view .LVU243
 467:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 822              		.loc 1 467 26 is_stmt 0 view .LVU244
 823 0044 0223     		movs	r3, #2
 824 0046 0693     		str	r3, [sp, #24]
 468:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 825              		.loc 1 468 5 is_stmt 1 view .LVU245
 469:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 826              		.loc 1 469 5 view .LVU246
 469:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 827              		.loc 1 469 27 is_stmt 0 view .LVU247
 828 0048 0323     		movs	r3, #3
 829 004a 0893     		str	r3, [sp, #32]
 470:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 830              		.loc 1 470 5 is_stmt 1 view .LVU248
 470:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 831              		.loc 1 470 31 is_stmt 0 view .LVU249
 832 004c 0123     		movs	r3, #1
 833 004e 0993     		str	r3, [sp, #36]
 471:Core/Src/tim.c **** 
 834              		.loc 1 471 5 is_stmt 1 view .LVU250
 835 0050 05A9     		add	r1, sp, #20
 836 0052 2548     		ldr	r0, .L55+12
 837              	.LVL37:
 471:Core/Src/tim.c **** 
 838              		.loc 1 471 5 is_stmt 0 view .LVU251
 839 0054 FFF7FEFF 		bl	HAL_GPIO_Init
 840              	.LVL38:
 841 0058 E4E7     		b	.L47
 842              	.LVL39:
 843              	.L53:
 483:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 844              		.loc 1 483 5 is_stmt 1 view .LVU252
 845              	.LBB11:
 483:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 846              		.loc 1 483 5 view .LVU253
 847 005a 0023     		movs	r3, #0
 848 005c 0293     		str	r3, [sp, #8]
 483:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 849              		.loc 1 483 5 view .LVU254
 850 005e 214B     		ldr	r3, .L55+8
 851 0060 1A6B     		ldr	r2, [r3, #48]
 852 0062 42F00102 		orr	r2, r2, #1
 853 0066 1A63     		str	r2, [r3, #48]
 483:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 854              		.loc 1 483 5 view .LVU255
 855 0068 1B6B     		ldr	r3, [r3, #48]
 856 006a 03F00103 		and	r3, r3, #1
 857 006e 0293     		str	r3, [sp, #8]
 483:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
 858              		.loc 1 483 5 view .LVU256
 859 0070 029B     		ldr	r3, [sp, #8]
 860              	.LBE11:
 483:Core/Src/tim.c ****     /**TIM5 GPIO Configuration
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 27


 861              		.loc 1 483 5 view .LVU257
 487:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 862              		.loc 1 487 5 view .LVU258
 487:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 863              		.loc 1 487 25 is_stmt 0 view .LVU259
 864 0072 0223     		movs	r3, #2
 865 0074 0593     		str	r3, [sp, #20]
 488:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 866              		.loc 1 488 5 is_stmt 1 view .LVU260
 488:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 867              		.loc 1 488 26 is_stmt 0 view .LVU261
 868 0076 0693     		str	r3, [sp, #24]
 489:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 869              		.loc 1 489 5 is_stmt 1 view .LVU262
 490:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 870              		.loc 1 490 5 view .LVU263
 491:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 871              		.loc 1 491 5 view .LVU264
 491:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 872              		.loc 1 491 31 is_stmt 0 view .LVU265
 873 0078 0993     		str	r3, [sp, #36]
 492:Core/Src/tim.c **** 
 874              		.loc 1 492 5 is_stmt 1 view .LVU266
 875 007a 05A9     		add	r1, sp, #20
 876 007c 1A48     		ldr	r0, .L55+12
 877              	.LVL40:
 492:Core/Src/tim.c **** 
 878              		.loc 1 492 5 is_stmt 0 view .LVU267
 879 007e FFF7FEFF 		bl	HAL_GPIO_Init
 880              	.LVL41:
 881 0082 CFE7     		b	.L47
 882              	.LVL42:
 883              	.L54:
 504:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 884              		.loc 1 504 5 is_stmt 1 view .LVU268
 885              	.LBB12:
 504:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 886              		.loc 1 504 5 view .LVU269
 887 0084 0024     		movs	r4, #0
 888 0086 0394     		str	r4, [sp, #12]
 504:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 889              		.loc 1 504 5 view .LVU270
 890 0088 164B     		ldr	r3, .L55+8
 891 008a 1A6B     		ldr	r2, [r3, #48]
 892 008c 42F00102 		orr	r2, r2, #1
 893 0090 1A63     		str	r2, [r3, #48]
 504:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 894              		.loc 1 504 5 view .LVU271
 895 0092 1A6B     		ldr	r2, [r3, #48]
 896 0094 02F00102 		and	r2, r2, #1
 897 0098 0392     		str	r2, [sp, #12]
 504:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 898              		.loc 1 504 5 view .LVU272
 899 009a 039A     		ldr	r2, [sp, #12]
 900              	.LBE12:
 504:Core/Src/tim.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 901              		.loc 1 504 5 view .LVU273
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 28


 505:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 902              		.loc 1 505 5 view .LVU274
 903              	.LBB13:
 505:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 904              		.loc 1 505 5 view .LVU275
 905 009c 0494     		str	r4, [sp, #16]
 505:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 906              		.loc 1 505 5 view .LVU276
 907 009e 1A6B     		ldr	r2, [r3, #48]
 908 00a0 42F00402 		orr	r2, r2, #4
 909 00a4 1A63     		str	r2, [r3, #48]
 505:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 910              		.loc 1 505 5 view .LVU277
 911 00a6 1B6B     		ldr	r3, [r3, #48]
 912 00a8 03F00403 		and	r3, r3, #4
 913 00ac 0493     		str	r3, [sp, #16]
 505:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 914              		.loc 1 505 5 view .LVU278
 915 00ae 049B     		ldr	r3, [sp, #16]
 916              	.LBE13:
 505:Core/Src/tim.c ****     /**TIM8 GPIO Configuration
 917              		.loc 1 505 5 view .LVU279
 510:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 918              		.loc 1 510 5 view .LVU280
 510:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 919              		.loc 1 510 25 is_stmt 0 view .LVU281
 920 00b0 2023     		movs	r3, #32
 921 00b2 0593     		str	r3, [sp, #20]
 511:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 922              		.loc 1 511 5 is_stmt 1 view .LVU282
 511:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 923              		.loc 1 511 26 is_stmt 0 view .LVU283
 924 00b4 0226     		movs	r6, #2
 925 00b6 0696     		str	r6, [sp, #24]
 512:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 926              		.loc 1 512 5 is_stmt 1 view .LVU284
 513:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 927              		.loc 1 513 5 view .LVU285
 514:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 928              		.loc 1 514 5 view .LVU286
 514:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 929              		.loc 1 514 31 is_stmt 0 view .LVU287
 930 00b8 0325     		movs	r5, #3
 931 00ba 0995     		str	r5, [sp, #36]
 515:Core/Src/tim.c **** 
 932              		.loc 1 515 5 is_stmt 1 view .LVU288
 933 00bc 05A9     		add	r1, sp, #20
 934 00be 0A48     		ldr	r0, .L55+12
 935              	.LVL43:
 515:Core/Src/tim.c **** 
 936              		.loc 1 515 5 is_stmt 0 view .LVU289
 937 00c0 FFF7FEFF 		bl	HAL_GPIO_Init
 938              	.LVL44:
 517:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 939              		.loc 1 517 5 is_stmt 1 view .LVU290
 517:Core/Src/tim.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 940              		.loc 1 517 25 is_stmt 0 view .LVU291
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 29


 941 00c4 4023     		movs	r3, #64
 942 00c6 0593     		str	r3, [sp, #20]
 518:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 943              		.loc 1 518 5 is_stmt 1 view .LVU292
 518:Core/Src/tim.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 944              		.loc 1 518 26 is_stmt 0 view .LVU293
 945 00c8 0696     		str	r6, [sp, #24]
 519:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 946              		.loc 1 519 5 is_stmt 1 view .LVU294
 519:Core/Src/tim.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 947              		.loc 1 519 26 is_stmt 0 view .LVU295
 948 00ca 0794     		str	r4, [sp, #28]
 520:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 949              		.loc 1 520 5 is_stmt 1 view .LVU296
 520:Core/Src/tim.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 950              		.loc 1 520 27 is_stmt 0 view .LVU297
 951 00cc 0894     		str	r4, [sp, #32]
 521:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 952              		.loc 1 521 5 is_stmt 1 view .LVU298
 521:Core/Src/tim.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 953              		.loc 1 521 31 is_stmt 0 view .LVU299
 954 00ce 0995     		str	r5, [sp, #36]
 522:Core/Src/tim.c **** 
 955              		.loc 1 522 5 is_stmt 1 view .LVU300
 956 00d0 05A9     		add	r1, sp, #20
 957 00d2 0648     		ldr	r0, .L55+16
 958 00d4 FFF7FEFF 		bl	HAL_GPIO_Init
 959              	.LVL45:
 960              		.loc 1 529 1 is_stmt 0 view .LVU301
 961 00d8 A4E7     		b	.L47
 962              	.L56:
 963 00da 00BF     		.align	2
 964              	.L55:
 965 00dc 000C0040 		.word	1073744896
 966 00e0 00040140 		.word	1073808384
 967 00e4 00380240 		.word	1073887232
 968 00e8 00000240 		.word	1073872896
 969 00ec 00080240 		.word	1073874944
 970              		.cfi_endproc
 971              	.LFE243:
 973              		.section	.text.MX_TIM2_Init,"ax",%progbits
 974              		.align	1
 975              		.global	MX_TIM2_Init
 976              		.syntax unified
 977              		.thumb
 978              		.thumb_func
 980              	MX_TIM2_Init:
 981              	.LFB236:
  77:Core/Src/tim.c **** 
 982              		.loc 1 77 1 is_stmt 1 view -0
 983              		.cfi_startproc
 984              		@ args = 0, pretend = 0, frame = 56
 985              		@ frame_needed = 0, uses_anonymous_args = 0
 986 0000 00B5     		push	{lr}
 987              	.LCFI24:
 988              		.cfi_def_cfa_offset 4
 989              		.cfi_offset 14, -4
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 30


 990 0002 8FB0     		sub	sp, sp, #60
 991              	.LCFI25:
 992              		.cfi_def_cfa_offset 64
  83:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 993              		.loc 1 83 3 view .LVU303
  83:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 994              		.loc 1 83 26 is_stmt 0 view .LVU304
 995 0004 0023     		movs	r3, #0
 996 0006 0A93     		str	r3, [sp, #40]
 997 0008 0B93     		str	r3, [sp, #44]
 998 000a 0C93     		str	r3, [sp, #48]
 999 000c 0D93     		str	r3, [sp, #52]
  84:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1000              		.loc 1 84 3 is_stmt 1 view .LVU305
  84:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1001              		.loc 1 84 27 is_stmt 0 view .LVU306
 1002 000e 0893     		str	r3, [sp, #32]
 1003 0010 0993     		str	r3, [sp, #36]
  85:Core/Src/tim.c **** 
 1004              		.loc 1 85 3 is_stmt 1 view .LVU307
  85:Core/Src/tim.c **** 
 1005              		.loc 1 85 22 is_stmt 0 view .LVU308
 1006 0012 0193     		str	r3, [sp, #4]
 1007 0014 0293     		str	r3, [sp, #8]
 1008 0016 0393     		str	r3, [sp, #12]
 1009 0018 0493     		str	r3, [sp, #16]
 1010 001a 0593     		str	r3, [sp, #20]
 1011 001c 0693     		str	r3, [sp, #24]
 1012 001e 0793     		str	r3, [sp, #28]
  90:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 1013              		.loc 1 90 3 is_stmt 1 view .LVU309
  90:Core/Src/tim.c ****   htim2.Init.Prescaler = 0;
 1014              		.loc 1 90 18 is_stmt 0 view .LVU310
 1015 0020 2148     		ldr	r0, .L69
 1016 0022 4FF08042 		mov	r2, #1073741824
 1017 0026 0260     		str	r2, [r0]
  91:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1018              		.loc 1 91 3 is_stmt 1 view .LVU311
  91:Core/Src/tim.c ****   htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 1019              		.loc 1 91 24 is_stmt 0 view .LVU312
 1020 0028 4360     		str	r3, [r0, #4]
  92:Core/Src/tim.c ****   htim2.Init.Period = 840-1;
 1021              		.loc 1 92 3 is_stmt 1 view .LVU313
  92:Core/Src/tim.c ****   htim2.Init.Period = 840-1;
 1022              		.loc 1 92 26 is_stmt 0 view .LVU314
 1023 002a 8360     		str	r3, [r0, #8]
  93:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1024              		.loc 1 93 3 is_stmt 1 view .LVU315
  93:Core/Src/tim.c ****   htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1025              		.loc 1 93 21 is_stmt 0 view .LVU316
 1026 002c 40F24732 		movw	r2, #839
 1027 0030 C260     		str	r2, [r0, #12]
  94:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1028              		.loc 1 94 3 is_stmt 1 view .LVU317
  94:Core/Src/tim.c ****   htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1029              		.loc 1 94 28 is_stmt 0 view .LVU318
 1030 0032 0361     		str	r3, [r0, #16]
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 31


  95:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1031              		.loc 1 95 3 is_stmt 1 view .LVU319
  95:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 1032              		.loc 1 95 32 is_stmt 0 view .LVU320
 1033 0034 8361     		str	r3, [r0, #24]
  96:Core/Src/tim.c ****   {
 1034              		.loc 1 96 3 is_stmt 1 view .LVU321
  96:Core/Src/tim.c ****   {
 1035              		.loc 1 96 7 is_stmt 0 view .LVU322
 1036 0036 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1037              	.LVL46:
  96:Core/Src/tim.c ****   {
 1038              		.loc 1 96 6 view .LVU323
 1039 003a 28BB     		cbnz	r0, .L64
 1040              	.L58:
 100:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1041              		.loc 1 100 3 is_stmt 1 view .LVU324
 100:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 1042              		.loc 1 100 34 is_stmt 0 view .LVU325
 1043 003c 4FF48053 		mov	r3, #4096
 1044 0040 0A93     		str	r3, [sp, #40]
 101:Core/Src/tim.c ****   {
 1045              		.loc 1 101 3 is_stmt 1 view .LVU326
 101:Core/Src/tim.c ****   {
 1046              		.loc 1 101 7 is_stmt 0 view .LVU327
 1047 0042 0AA9     		add	r1, sp, #40
 1048 0044 1848     		ldr	r0, .L69
 1049 0046 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1050              	.LVL47:
 101:Core/Src/tim.c ****   {
 1051              		.loc 1 101 6 view .LVU328
 1052 004a 00BB     		cbnz	r0, .L65
 1053              	.L59:
 105:Core/Src/tim.c ****   {
 1054              		.loc 1 105 3 is_stmt 1 view .LVU329
 105:Core/Src/tim.c ****   {
 1055              		.loc 1 105 7 is_stmt 0 view .LVU330
 1056 004c 1648     		ldr	r0, .L69
 1057 004e FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1058              	.LVL48:
 105:Core/Src/tim.c ****   {
 1059              		.loc 1 105 6 view .LVU331
 1060 0052 F8B9     		cbnz	r0, .L66
 1061              	.L60:
 109:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1062              		.loc 1 109 3 is_stmt 1 view .LVU332
 109:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1063              		.loc 1 109 37 is_stmt 0 view .LVU333
 1064 0054 0023     		movs	r3, #0
 1065 0056 0893     		str	r3, [sp, #32]
 110:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1066              		.loc 1 110 3 is_stmt 1 view .LVU334
 110:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 1067              		.loc 1 110 33 is_stmt 0 view .LVU335
 1068 0058 0993     		str	r3, [sp, #36]
 111:Core/Src/tim.c ****   {
 1069              		.loc 1 111 3 is_stmt 1 view .LVU336
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 32


 111:Core/Src/tim.c ****   {
 1070              		.loc 1 111 7 is_stmt 0 view .LVU337
 1071 005a 08A9     		add	r1, sp, #32
 1072 005c 1248     		ldr	r0, .L69
 1073 005e FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1074              	.LVL49:
 111:Core/Src/tim.c ****   {
 1075              		.loc 1 111 6 view .LVU338
 1076 0062 D0B9     		cbnz	r0, .L67
 1077              	.L61:
 115:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1078              		.loc 1 115 3 is_stmt 1 view .LVU339
 115:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1079              		.loc 1 115 20 is_stmt 0 view .LVU340
 1080 0064 6023     		movs	r3, #96
 1081 0066 0193     		str	r3, [sp, #4]
 116:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1082              		.loc 1 116 3 is_stmt 1 view .LVU341
 116:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1083              		.loc 1 116 19 is_stmt 0 view .LVU342
 1084 0068 0023     		movs	r3, #0
 1085 006a 0293     		str	r3, [sp, #8]
 117:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1086              		.loc 1 117 3 is_stmt 1 view .LVU343
 117:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1087              		.loc 1 117 24 is_stmt 0 view .LVU344
 1088 006c 0393     		str	r3, [sp, #12]
 118:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1089              		.loc 1 118 3 is_stmt 1 view .LVU345
 118:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 1090              		.loc 1 118 24 is_stmt 0 view .LVU346
 1091 006e 0593     		str	r3, [sp, #20]
 119:Core/Src/tim.c ****   {
 1092              		.loc 1 119 3 is_stmt 1 view .LVU347
 119:Core/Src/tim.c ****   {
 1093              		.loc 1 119 7 is_stmt 0 view .LVU348
 1094 0070 0C22     		movs	r2, #12
 1095 0072 01A9     		add	r1, sp, #4
 1096 0074 0C48     		ldr	r0, .L69
 1097 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1098              	.LVL50:
 119:Core/Src/tim.c ****   {
 1099              		.loc 1 119 6 view .LVU349
 1100 007a 88B9     		cbnz	r0, .L68
 1101              	.L62:
 126:Core/Src/tim.c **** 
 1102              		.loc 1 126 3 is_stmt 1 view .LVU350
 1103 007c 0A48     		ldr	r0, .L69
 1104 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1105              	.LVL51:
 128:Core/Src/tim.c **** /* TIM3 init function */
 1106              		.loc 1 128 1 is_stmt 0 view .LVU351
 1107 0082 0FB0     		add	sp, sp, #60
 1108              	.LCFI26:
 1109              		.cfi_remember_state
 1110              		.cfi_def_cfa_offset 4
 1111              		@ sp needed
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 33


 1112 0084 5DF804FB 		ldr	pc, [sp], #4
 1113              	.L64:
 1114              	.LCFI27:
 1115              		.cfi_restore_state
  98:Core/Src/tim.c ****   }
 1116              		.loc 1 98 5 is_stmt 1 view .LVU352
 1117 0088 FFF7FEFF 		bl	Error_Handler
 1118              	.LVL52:
 1119 008c D6E7     		b	.L58
 1120              	.L65:
 103:Core/Src/tim.c ****   }
 1121              		.loc 1 103 5 view .LVU353
 1122 008e FFF7FEFF 		bl	Error_Handler
 1123              	.LVL53:
 1124 0092 DBE7     		b	.L59
 1125              	.L66:
 107:Core/Src/tim.c ****   }
 1126              		.loc 1 107 5 view .LVU354
 1127 0094 FFF7FEFF 		bl	Error_Handler
 1128              	.LVL54:
 1129 0098 DCE7     		b	.L60
 1130              	.L67:
 113:Core/Src/tim.c ****   }
 1131              		.loc 1 113 5 view .LVU355
 1132 009a FFF7FEFF 		bl	Error_Handler
 1133              	.LVL55:
 1134 009e E1E7     		b	.L61
 1135              	.L68:
 121:Core/Src/tim.c ****   }
 1136              		.loc 1 121 5 view .LVU356
 1137 00a0 FFF7FEFF 		bl	Error_Handler
 1138              	.LVL56:
 1139 00a4 EAE7     		b	.L62
 1140              	.L70:
 1141 00a6 00BF     		.align	2
 1142              	.L69:
 1143 00a8 00000000 		.word	.LANCHOR3
 1144              		.cfi_endproc
 1145              	.LFE236:
 1147              		.section	.text.MX_TIM5_Init,"ax",%progbits
 1148              		.align	1
 1149              		.global	MX_TIM5_Init
 1150              		.syntax unified
 1151              		.thumb
 1152              		.thumb_func
 1154              	MX_TIM5_Init:
 1155              	.LFB239:
 219:Core/Src/tim.c **** 
 1156              		.loc 1 219 1 view -0
 1157              		.cfi_startproc
 1158              		@ args = 0, pretend = 0, frame = 56
 1159              		@ frame_needed = 0, uses_anonymous_args = 0
 1160 0000 00B5     		push	{lr}
 1161              	.LCFI28:
 1162              		.cfi_def_cfa_offset 4
 1163              		.cfi_offset 14, -4
 1164 0002 8FB0     		sub	sp, sp, #60
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 34


 1165              	.LCFI29:
 1166              		.cfi_def_cfa_offset 64
 225:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1167              		.loc 1 225 3 view .LVU358
 225:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1168              		.loc 1 225 26 is_stmt 0 view .LVU359
 1169 0004 0023     		movs	r3, #0
 1170 0006 0A93     		str	r3, [sp, #40]
 1171 0008 0B93     		str	r3, [sp, #44]
 1172 000a 0C93     		str	r3, [sp, #48]
 1173 000c 0D93     		str	r3, [sp, #52]
 226:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1174              		.loc 1 226 3 is_stmt 1 view .LVU360
 226:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1175              		.loc 1 226 27 is_stmt 0 view .LVU361
 1176 000e 0893     		str	r3, [sp, #32]
 1177 0010 0993     		str	r3, [sp, #36]
 227:Core/Src/tim.c **** 
 1178              		.loc 1 227 3 is_stmt 1 view .LVU362
 227:Core/Src/tim.c **** 
 1179              		.loc 1 227 22 is_stmt 0 view .LVU363
 1180 0012 0193     		str	r3, [sp, #4]
 1181 0014 0293     		str	r3, [sp, #8]
 1182 0016 0393     		str	r3, [sp, #12]
 1183 0018 0493     		str	r3, [sp, #16]
 1184 001a 0593     		str	r3, [sp, #20]
 1185 001c 0693     		str	r3, [sp, #24]
 1186 001e 0793     		str	r3, [sp, #28]
 232:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 1187              		.loc 1 232 3 is_stmt 1 view .LVU364
 232:Core/Src/tim.c ****   htim5.Init.Prescaler = 0;
 1188              		.loc 1 232 18 is_stmt 0 view .LVU365
 1189 0020 2148     		ldr	r0, .L83
 1190 0022 224A     		ldr	r2, .L83+4
 1191 0024 0260     		str	r2, [r0]
 233:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1192              		.loc 1 233 3 is_stmt 1 view .LVU366
 233:Core/Src/tim.c ****   htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 1193              		.loc 1 233 24 is_stmt 0 view .LVU367
 1194 0026 4360     		str	r3, [r0, #4]
 234:Core/Src/tim.c ****   htim5.Init.Period = 840-1;
 1195              		.loc 1 234 3 is_stmt 1 view .LVU368
 234:Core/Src/tim.c ****   htim5.Init.Period = 840-1;
 1196              		.loc 1 234 26 is_stmt 0 view .LVU369
 1197 0028 8360     		str	r3, [r0, #8]
 235:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1198              		.loc 1 235 3 is_stmt 1 view .LVU370
 235:Core/Src/tim.c ****   htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1199              		.loc 1 235 21 is_stmt 0 view .LVU371
 1200 002a 40F24732 		movw	r2, #839
 1201 002e C260     		str	r2, [r0, #12]
 236:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1202              		.loc 1 236 3 is_stmt 1 view .LVU372
 236:Core/Src/tim.c ****   htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 1203              		.loc 1 236 28 is_stmt 0 view .LVU373
 1204 0030 0361     		str	r3, [r0, #16]
 237:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 35


 1205              		.loc 1 237 3 is_stmt 1 view .LVU374
 237:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 1206              		.loc 1 237 32 is_stmt 0 view .LVU375
 1207 0032 8361     		str	r3, [r0, #24]
 238:Core/Src/tim.c ****   {
 1208              		.loc 1 238 3 is_stmt 1 view .LVU376
 238:Core/Src/tim.c ****   {
 1209              		.loc 1 238 7 is_stmt 0 view .LVU377
 1210 0034 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1211              	.LVL57:
 238:Core/Src/tim.c ****   {
 1212              		.loc 1 238 6 view .LVU378
 1213 0038 30BB     		cbnz	r0, .L78
 1214              	.L72:
 242:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1215              		.loc 1 242 3 is_stmt 1 view .LVU379
 242:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 1216              		.loc 1 242 34 is_stmt 0 view .LVU380
 1217 003a 4FF48053 		mov	r3, #4096
 1218 003e 0A93     		str	r3, [sp, #40]
 243:Core/Src/tim.c ****   {
 1219              		.loc 1 243 3 is_stmt 1 view .LVU381
 243:Core/Src/tim.c ****   {
 1220              		.loc 1 243 7 is_stmt 0 view .LVU382
 1221 0040 0AA9     		add	r1, sp, #40
 1222 0042 1948     		ldr	r0, .L83
 1223 0044 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1224              	.LVL58:
 243:Core/Src/tim.c ****   {
 1225              		.loc 1 243 6 view .LVU383
 1226 0048 08BB     		cbnz	r0, .L79
 1227              	.L73:
 247:Core/Src/tim.c ****   {
 1228              		.loc 1 247 3 is_stmt 1 view .LVU384
 247:Core/Src/tim.c ****   {
 1229              		.loc 1 247 7 is_stmt 0 view .LVU385
 1230 004a 1748     		ldr	r0, .L83
 1231 004c FFF7FEFF 		bl	HAL_TIM_PWM_Init
 1232              	.LVL59:
 247:Core/Src/tim.c ****   {
 1233              		.loc 1 247 6 view .LVU386
 1234 0050 00BB     		cbnz	r0, .L80
 1235              	.L74:
 251:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1236              		.loc 1 251 3 is_stmt 1 view .LVU387
 251:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1237              		.loc 1 251 37 is_stmt 0 view .LVU388
 1238 0052 0023     		movs	r3, #0
 1239 0054 0893     		str	r3, [sp, #32]
 252:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1240              		.loc 1 252 3 is_stmt 1 view .LVU389
 252:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 1241              		.loc 1 252 33 is_stmt 0 view .LVU390
 1242 0056 0993     		str	r3, [sp, #36]
 253:Core/Src/tim.c ****   {
 1243              		.loc 1 253 3 is_stmt 1 view .LVU391
 253:Core/Src/tim.c ****   {
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 36


 1244              		.loc 1 253 7 is_stmt 0 view .LVU392
 1245 0058 08A9     		add	r1, sp, #32
 1246 005a 1348     		ldr	r0, .L83
 1247 005c FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1248              	.LVL60:
 253:Core/Src/tim.c ****   {
 1249              		.loc 1 253 6 view .LVU393
 1250 0060 D8B9     		cbnz	r0, .L81
 1251              	.L75:
 257:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1252              		.loc 1 257 3 is_stmt 1 view .LVU394
 257:Core/Src/tim.c ****   sConfigOC.Pulse = 0;
 1253              		.loc 1 257 20 is_stmt 0 view .LVU395
 1254 0062 6023     		movs	r3, #96
 1255 0064 0193     		str	r3, [sp, #4]
 258:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1256              		.loc 1 258 3 is_stmt 1 view .LVU396
 258:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1257              		.loc 1 258 19 is_stmt 0 view .LVU397
 1258 0066 0023     		movs	r3, #0
 1259 0068 0293     		str	r3, [sp, #8]
 259:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1260              		.loc 1 259 3 is_stmt 1 view .LVU398
 259:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1261              		.loc 1 259 24 is_stmt 0 view .LVU399
 1262 006a 0393     		str	r3, [sp, #12]
 260:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1263              		.loc 1 260 3 is_stmt 1 view .LVU400
 260:Core/Src/tim.c ****   if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 1264              		.loc 1 260 24 is_stmt 0 view .LVU401
 1265 006c 0593     		str	r3, [sp, #20]
 261:Core/Src/tim.c ****   {
 1266              		.loc 1 261 3 is_stmt 1 view .LVU402
 261:Core/Src/tim.c ****   {
 1267              		.loc 1 261 7 is_stmt 0 view .LVU403
 1268 006e 0422     		movs	r2, #4
 1269 0070 0DEB0201 		add	r1, sp, r2
 1270 0074 0C48     		ldr	r0, .L83
 1271 0076 FFF7FEFF 		bl	HAL_TIM_PWM_ConfigChannel
 1272              	.LVL61:
 261:Core/Src/tim.c ****   {
 1273              		.loc 1 261 6 view .LVU404
 1274 007a 88B9     		cbnz	r0, .L82
 1275              	.L76:
 268:Core/Src/tim.c **** 
 1276              		.loc 1 268 3 is_stmt 1 view .LVU405
 1277 007c 0A48     		ldr	r0, .L83
 1278 007e FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1279              	.LVL62:
 270:Core/Src/tim.c **** /* TIM8 init function */
 1280              		.loc 1 270 1 is_stmt 0 view .LVU406
 1281 0082 0FB0     		add	sp, sp, #60
 1282              	.LCFI30:
 1283              		.cfi_remember_state
 1284              		.cfi_def_cfa_offset 4
 1285              		@ sp needed
 1286 0084 5DF804FB 		ldr	pc, [sp], #4
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 37


 1287              	.L78:
 1288              	.LCFI31:
 1289              		.cfi_restore_state
 240:Core/Src/tim.c ****   }
 1290              		.loc 1 240 5 is_stmt 1 view .LVU407
 1291 0088 FFF7FEFF 		bl	Error_Handler
 1292              	.LVL63:
 1293 008c D5E7     		b	.L72
 1294              	.L79:
 245:Core/Src/tim.c ****   }
 1295              		.loc 1 245 5 view .LVU408
 1296 008e FFF7FEFF 		bl	Error_Handler
 1297              	.LVL64:
 1298 0092 DAE7     		b	.L73
 1299              	.L80:
 249:Core/Src/tim.c ****   }
 1300              		.loc 1 249 5 view .LVU409
 1301 0094 FFF7FEFF 		bl	Error_Handler
 1302              	.LVL65:
 1303 0098 DBE7     		b	.L74
 1304              	.L81:
 255:Core/Src/tim.c ****   }
 1305              		.loc 1 255 5 view .LVU410
 1306 009a FFF7FEFF 		bl	Error_Handler
 1307              	.LVL66:
 1308 009e E0E7     		b	.L75
 1309              	.L82:
 263:Core/Src/tim.c ****   }
 1310              		.loc 1 263 5 view .LVU411
 1311 00a0 FFF7FEFF 		bl	Error_Handler
 1312              	.LVL67:
 1313 00a4 EAE7     		b	.L76
 1314              	.L84:
 1315 00a6 00BF     		.align	2
 1316              	.L83:
 1317 00a8 00000000 		.word	.LANCHOR4
 1318 00ac 000C0040 		.word	1073744896
 1319              		.cfi_endproc
 1320              	.LFE239:
 1322              		.section	.text.MX_TIM8_Init,"ax",%progbits
 1323              		.align	1
 1324              		.global	MX_TIM8_Init
 1325              		.syntax unified
 1326              		.thumb
 1327              		.thumb_func
 1329              	MX_TIM8_Init:
 1330              	.LFB240:
 273:Core/Src/tim.c **** 
 1331              		.loc 1 273 1 view -0
 1332              		.cfi_startproc
 1333              		@ args = 0, pretend = 0, frame = 88
 1334              		@ frame_needed = 0, uses_anonymous_args = 0
 1335 0000 10B5     		push	{r4, lr}
 1336              	.LCFI32:
 1337              		.cfi_def_cfa_offset 8
 1338              		.cfi_offset 4, -8
 1339              		.cfi_offset 14, -4
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 38


 1340 0002 96B0     		sub	sp, sp, #88
 1341              	.LCFI33:
 1342              		.cfi_def_cfa_offset 96
 279:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1343              		.loc 1 279 3 view .LVU413
 279:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
 1344              		.loc 1 279 26 is_stmt 0 view .LVU414
 1345 0004 0024     		movs	r4, #0
 1346 0006 1294     		str	r4, [sp, #72]
 1347 0008 1394     		str	r4, [sp, #76]
 1348 000a 1494     		str	r4, [sp, #80]
 1349 000c 1594     		str	r4, [sp, #84]
 280:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1350              		.loc 1 280 3 is_stmt 1 view .LVU415
 280:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
 1351              		.loc 1 280 27 is_stmt 0 view .LVU416
 1352 000e 1094     		str	r4, [sp, #64]
 1353 0010 1194     		str	r4, [sp, #68]
 281:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1354              		.loc 1 281 3 is_stmt 1 view .LVU417
 281:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 1355              		.loc 1 281 22 is_stmt 0 view .LVU418
 1356 0012 0994     		str	r4, [sp, #36]
 1357 0014 0A94     		str	r4, [sp, #40]
 1358 0016 0B94     		str	r4, [sp, #44]
 1359 0018 0C94     		str	r4, [sp, #48]
 1360 001a 0D94     		str	r4, [sp, #52]
 1361 001c 0E94     		str	r4, [sp, #56]
 1362 001e 0F94     		str	r4, [sp, #60]
 282:Core/Src/tim.c **** 
 1363              		.loc 1 282 3 is_stmt 1 view .LVU419
 282:Core/Src/tim.c **** 
 1364              		.loc 1 282 34 is_stmt 0 view .LVU420
 1365 0020 2022     		movs	r2, #32
 1366 0022 2146     		mov	r1, r4
 1367 0024 01A8     		add	r0, sp, #4
 1368 0026 FFF7FEFF 		bl	memset
 1369              	.LVL68:
 287:Core/Src/tim.c ****   htim8.Init.Prescaler = 168-1;
 1370              		.loc 1 287 3 is_stmt 1 view .LVU421
 287:Core/Src/tim.c ****   htim8.Init.Prescaler = 168-1;
 1371              		.loc 1 287 18 is_stmt 0 view .LVU422
 1372 002a 3048     		ldr	r0, .L99
 1373 002c 304B     		ldr	r3, .L99+4
 1374 002e 0360     		str	r3, [r0]
 288:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1375              		.loc 1 288 3 is_stmt 1 view .LVU423
 288:Core/Src/tim.c ****   htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 1376              		.loc 1 288 24 is_stmt 0 view .LVU424
 1377 0030 A723     		movs	r3, #167
 1378 0032 4360     		str	r3, [r0, #4]
 289:Core/Src/tim.c ****   htim8.Init.Period = 50-1;
 1379              		.loc 1 289 3 is_stmt 1 view .LVU425
 289:Core/Src/tim.c ****   htim8.Init.Period = 50-1;
 1380              		.loc 1 289 26 is_stmt 0 view .LVU426
 1381 0034 8460     		str	r4, [r0, #8]
 290:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 39


 1382              		.loc 1 290 3 is_stmt 1 view .LVU427
 290:Core/Src/tim.c ****   htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 1383              		.loc 1 290 21 is_stmt 0 view .LVU428
 1384 0036 3123     		movs	r3, #49
 1385 0038 C360     		str	r3, [r0, #12]
 291:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1386              		.loc 1 291 3 is_stmt 1 view .LVU429
 291:Core/Src/tim.c ****   htim8.Init.RepetitionCounter = 0;
 1387              		.loc 1 291 28 is_stmt 0 view .LVU430
 1388 003a 0461     		str	r4, [r0, #16]
 292:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1389              		.loc 1 292 3 is_stmt 1 view .LVU431
 292:Core/Src/tim.c ****   htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 1390              		.loc 1 292 32 is_stmt 0 view .LVU432
 1391 003c 4461     		str	r4, [r0, #20]
 293:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 1392              		.loc 1 293 3 is_stmt 1 view .LVU433
 293:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 1393              		.loc 1 293 32 is_stmt 0 view .LVU434
 1394 003e 8023     		movs	r3, #128
 1395 0040 8361     		str	r3, [r0, #24]
 294:Core/Src/tim.c ****   {
 1396              		.loc 1 294 3 is_stmt 1 view .LVU435
 294:Core/Src/tim.c ****   {
 1397              		.loc 1 294 7 is_stmt 0 view .LVU436
 1398 0042 FFF7FEFF 		bl	HAL_TIM_Base_Init
 1399              	.LVL69:
 294:Core/Src/tim.c ****   {
 1400              		.loc 1 294 6 view .LVU437
 1401 0046 0028     		cmp	r0, #0
 1402 0048 3ED1     		bne	.L93
 1403              	.L86:
 298:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 1404              		.loc 1 298 3 is_stmt 1 view .LVU438
 298:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 1405              		.loc 1 298 34 is_stmt 0 view .LVU439
 1406 004a 4FF48053 		mov	r3, #4096
 1407 004e 1293     		str	r3, [sp, #72]
 299:Core/Src/tim.c ****   {
 1408              		.loc 1 299 3 is_stmt 1 view .LVU440
 299:Core/Src/tim.c ****   {
 1409              		.loc 1 299 7 is_stmt 0 view .LVU441
 1410 0050 12A9     		add	r1, sp, #72
 1411 0052 2648     		ldr	r0, .L99
 1412 0054 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 1413              	.LVL70:
 299:Core/Src/tim.c ****   {
 1414              		.loc 1 299 6 view .LVU442
 1415 0058 0028     		cmp	r0, #0
 1416 005a 38D1     		bne	.L94
 1417              	.L87:
 303:Core/Src/tim.c ****   {
 1418              		.loc 1 303 3 is_stmt 1 view .LVU443
 303:Core/Src/tim.c ****   {
 1419              		.loc 1 303 7 is_stmt 0 view .LVU444
 1420 005c 2348     		ldr	r0, .L99
 1421 005e FFF7FEFF 		bl	HAL_TIM_OC_Init
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 40


 1422              	.LVL71:
 303:Core/Src/tim.c ****   {
 1423              		.loc 1 303 6 view .LVU445
 1424 0062 0028     		cmp	r0, #0
 1425 0064 36D1     		bne	.L95
 1426              	.L88:
 307:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1427              		.loc 1 307 3 is_stmt 1 view .LVU446
 307:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 1428              		.loc 1 307 37 is_stmt 0 view .LVU447
 1429 0066 0023     		movs	r3, #0
 1430 0068 1093     		str	r3, [sp, #64]
 308:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1431              		.loc 1 308 3 is_stmt 1 view .LVU448
 308:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 1432              		.loc 1 308 33 is_stmt 0 view .LVU449
 1433 006a 1193     		str	r3, [sp, #68]
 309:Core/Src/tim.c ****   {
 1434              		.loc 1 309 3 is_stmt 1 view .LVU450
 309:Core/Src/tim.c ****   {
 1435              		.loc 1 309 7 is_stmt 0 view .LVU451
 1436 006c 10A9     		add	r1, sp, #64
 1437 006e 1F48     		ldr	r0, .L99
 1438 0070 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 1439              	.LVL72:
 309:Core/Src/tim.c ****   {
 1440              		.loc 1 309 6 view .LVU452
 1441 0074 0028     		cmp	r0, #0
 1442 0076 30D1     		bne	.L96
 1443              	.L89:
 313:Core/Src/tim.c ****   sConfigOC.Pulse = 25-1;
 1444              		.loc 1 313 3 is_stmt 1 view .LVU453
 313:Core/Src/tim.c ****   sConfigOC.Pulse = 25-1;
 1445              		.loc 1 313 20 is_stmt 0 view .LVU454
 1446 0078 3023     		movs	r3, #48
 1447 007a 0993     		str	r3, [sp, #36]
 314:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1448              		.loc 1 314 3 is_stmt 1 view .LVU455
 314:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 1449              		.loc 1 314 19 is_stmt 0 view .LVU456
 1450 007c 1823     		movs	r3, #24
 1451 007e 0A93     		str	r3, [sp, #40]
 315:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1452              		.loc 1 315 3 is_stmt 1 view .LVU457
 315:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 1453              		.loc 1 315 24 is_stmt 0 view .LVU458
 1454 0080 0022     		movs	r2, #0
 1455 0082 0B92     		str	r2, [sp, #44]
 316:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1456              		.loc 1 316 3 is_stmt 1 view .LVU459
 316:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 1457              		.loc 1 316 25 is_stmt 0 view .LVU460
 1458 0084 0C92     		str	r2, [sp, #48]
 317:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1459              		.loc 1 317 3 is_stmt 1 view .LVU461
 317:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 1460              		.loc 1 317 24 is_stmt 0 view .LVU462
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 41


 1461 0086 0D92     		str	r2, [sp, #52]
 318:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1462              		.loc 1 318 3 is_stmt 1 view .LVU463
 318:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 1463              		.loc 1 318 25 is_stmt 0 view .LVU464
 1464 0088 0E92     		str	r2, [sp, #56]
 319:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1465              		.loc 1 319 3 is_stmt 1 view .LVU465
 319:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 1466              		.loc 1 319 26 is_stmt 0 view .LVU466
 1467 008a 0F92     		str	r2, [sp, #60]
 320:Core/Src/tim.c ****   {
 1468              		.loc 1 320 3 is_stmt 1 view .LVU467
 320:Core/Src/tim.c ****   {
 1469              		.loc 1 320 7 is_stmt 0 view .LVU468
 1470 008c 09A9     		add	r1, sp, #36
 1471 008e 1748     		ldr	r0, .L99
 1472 0090 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 1473              	.LVL73:
 320:Core/Src/tim.c ****   {
 1474              		.loc 1 320 6 view .LVU469
 1475 0094 20BB     		cbnz	r0, .L97
 1476              	.L90:
 324:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 1477              		.loc 1 324 3 is_stmt 1 view .LVU470
 1478 0096 1548     		ldr	r0, .L99
 1479 0098 0268     		ldr	r2, [r0]
 1480 009a 9369     		ldr	r3, [r2, #24]
 1481 009c 43F00803 		orr	r3, r3, #8
 1482 00a0 9361     		str	r3, [r2, #24]
 325:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1483              		.loc 1 325 3 view .LVU471
 325:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 1484              		.loc 1 325 40 is_stmt 0 view .LVU472
 1485 00a2 0023     		movs	r3, #0
 1486 00a4 0193     		str	r3, [sp, #4]
 326:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1487              		.loc 1 326 3 is_stmt 1 view .LVU473
 326:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 1488              		.loc 1 326 41 is_stmt 0 view .LVU474
 1489 00a6 0293     		str	r3, [sp, #8]
 327:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1490              		.loc 1 327 3 is_stmt 1 view .LVU475
 327:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 1491              		.loc 1 327 34 is_stmt 0 view .LVU476
 1492 00a8 0393     		str	r3, [sp, #12]
 328:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1493              		.loc 1 328 3 is_stmt 1 view .LVU477
 328:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 1494              		.loc 1 328 33 is_stmt 0 view .LVU478
 1495 00aa 0493     		str	r3, [sp, #16]
 329:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1496              		.loc 1 329 3 is_stmt 1 view .LVU479
 329:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 1497              		.loc 1 329 35 is_stmt 0 view .LVU480
 1498 00ac 0593     		str	r3, [sp, #20]
 330:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 42


 1499              		.loc 1 330 3 is_stmt 1 view .LVU481
 330:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 1500              		.loc 1 330 38 is_stmt 0 view .LVU482
 1501 00ae 4FF40052 		mov	r2, #8192
 1502 00b2 0692     		str	r2, [sp, #24]
 331:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1503              		.loc 1 331 3 is_stmt 1 view .LVU483
 331:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 1504              		.loc 1 331 40 is_stmt 0 view .LVU484
 1505 00b4 0893     		str	r3, [sp, #32]
 332:Core/Src/tim.c ****   {
 1506              		.loc 1 332 3 is_stmt 1 view .LVU485
 332:Core/Src/tim.c ****   {
 1507              		.loc 1 332 7 is_stmt 0 view .LVU486
 1508 00b6 01A9     		add	r1, sp, #4
 1509 00b8 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 1510              	.LVL74:
 332:Core/Src/tim.c ****   {
 1511              		.loc 1 332 6 view .LVU487
 1512 00bc 98B9     		cbnz	r0, .L98
 1513              	.L91:
 339:Core/Src/tim.c **** 
 1514              		.loc 1 339 3 is_stmt 1 view .LVU488
 1515 00be 0B48     		ldr	r0, .L99
 1516 00c0 FFF7FEFF 		bl	HAL_TIM_MspPostInit
 1517              	.LVL75:
 341:Core/Src/tim.c **** 
 1518              		.loc 1 341 1 is_stmt 0 view .LVU489
 1519 00c4 16B0     		add	sp, sp, #88
 1520              	.LCFI34:
 1521              		.cfi_remember_state
 1522              		.cfi_def_cfa_offset 8
 1523              		@ sp needed
 1524 00c6 10BD     		pop	{r4, pc}
 1525              	.L93:
 1526              	.LCFI35:
 1527              		.cfi_restore_state
 296:Core/Src/tim.c ****   }
 1528              		.loc 1 296 5 is_stmt 1 view .LVU490
 1529 00c8 FFF7FEFF 		bl	Error_Handler
 1530              	.LVL76:
 1531 00cc BDE7     		b	.L86
 1532              	.L94:
 301:Core/Src/tim.c ****   }
 1533              		.loc 1 301 5 view .LVU491
 1534 00ce FFF7FEFF 		bl	Error_Handler
 1535              	.LVL77:
 1536 00d2 C3E7     		b	.L87
 1537              	.L95:
 305:Core/Src/tim.c ****   }
 1538              		.loc 1 305 5 view .LVU492
 1539 00d4 FFF7FEFF 		bl	Error_Handler
 1540              	.LVL78:
 1541 00d8 C5E7     		b	.L88
 1542              	.L96:
 311:Core/Src/tim.c ****   }
 1543              		.loc 1 311 5 view .LVU493
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 43


 1544 00da FFF7FEFF 		bl	Error_Handler
 1545              	.LVL79:
 1546 00de CBE7     		b	.L89
 1547              	.L97:
 322:Core/Src/tim.c ****   }
 1548              		.loc 1 322 5 view .LVU494
 1549 00e0 FFF7FEFF 		bl	Error_Handler
 1550              	.LVL80:
 1551 00e4 D7E7     		b	.L90
 1552              	.L98:
 334:Core/Src/tim.c ****   }
 1553              		.loc 1 334 5 view .LVU495
 1554 00e6 FFF7FEFF 		bl	Error_Handler
 1555              	.LVL81:
 1556 00ea E8E7     		b	.L91
 1557              	.L100:
 1558              		.align	2
 1559              	.L99:
 1560 00ec 00000000 		.word	.LANCHOR5
 1561 00f0 00040140 		.word	1073808384
 1562              		.cfi_endproc
 1563              	.LFE240:
 1565              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 1566              		.align	1
 1567              		.global	HAL_TIM_Base_MspDeInit
 1568              		.syntax unified
 1569              		.thumb
 1570              		.thumb_func
 1572              	HAL_TIM_Base_MspDeInit:
 1573              	.LVL82:
 1574              	.LFB244:
 530:Core/Src/tim.c **** 
 531:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 532:Core/Src/tim.c **** {
 1575              		.loc 1 532 1 view -0
 1576              		.cfi_startproc
 1577              		@ args = 0, pretend = 0, frame = 0
 1578              		@ frame_needed = 0, uses_anonymous_args = 0
 1579              		.loc 1 532 1 is_stmt 0 view .LVU497
 1580 0000 08B5     		push	{r3, lr}
 1581              	.LCFI36:
 1582              		.cfi_def_cfa_offset 8
 1583              		.cfi_offset 3, -8
 1584              		.cfi_offset 14, -4
 533:Core/Src/tim.c **** 
 534:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 1585              		.loc 1 534 3 is_stmt 1 view .LVU498
 1586              		.loc 1 534 20 is_stmt 0 view .LVU499
 1587 0002 0368     		ldr	r3, [r0]
 1588              		.loc 1 534 5 view .LVU500
 1589 0004 164A     		ldr	r2, .L111
 1590 0006 9342     		cmp	r3, r2
 1591 0008 09D0     		beq	.L107
 535:Core/Src/tim.c ****   {
 536:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 537:Core/Src/tim.c **** 
 538:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 44


 539:Core/Src/tim.c ****     /* Peripheral clock disable */
 540:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 541:Core/Src/tim.c **** 
 542:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 543:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_UP_TIM10_IRQn);
 544:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 545:Core/Src/tim.c **** 
 546:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 547:Core/Src/tim.c ****   }
 548:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM2)
 1592              		.loc 1 548 8 is_stmt 1 view .LVU501
 1593              		.loc 1 548 10 is_stmt 0 view .LVU502
 1594 000a B3F1804F 		cmp	r3, #1073741824
 1595 000e 10D0     		beq	.L108
 549:Core/Src/tim.c ****   {
 550:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 551:Core/Src/tim.c **** 
 552:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 553:Core/Src/tim.c ****     /* Peripheral clock disable */
 554:Core/Src/tim.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 555:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 556:Core/Src/tim.c **** 
 557:Core/Src/tim.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 558:Core/Src/tim.c ****   }
 559:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM5)
 1596              		.loc 1 559 8 is_stmt 1 view .LVU503
 1597              		.loc 1 559 10 is_stmt 0 view .LVU504
 1598 0010 144A     		ldr	r2, .L111+4
 1599 0012 9342     		cmp	r3, r2
 1600 0014 13D0     		beq	.L109
 560:Core/Src/tim.c ****   {
 561:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 0 */
 562:Core/Src/tim.c **** 
 563:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 0 */
 564:Core/Src/tim.c ****     /* Peripheral clock disable */
 565:Core/Src/tim.c ****     __HAL_RCC_TIM5_CLK_DISABLE();
 566:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 567:Core/Src/tim.c **** 
 568:Core/Src/tim.c ****   /* USER CODE END TIM5_MspDeInit 1 */
 569:Core/Src/tim.c ****   }
 570:Core/Src/tim.c ****   else if(tim_baseHandle->Instance==TIM8)
 1601              		.loc 1 570 8 is_stmt 1 view .LVU505
 1602              		.loc 1 570 10 is_stmt 0 view .LVU506
 1603 0016 144A     		ldr	r2, .L111+8
 1604 0018 9342     		cmp	r3, r2
 1605 001a 17D0     		beq	.L110
 1606              	.LVL83:
 1607              	.L101:
 571:Core/Src/tim.c ****   {
 572:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 0 */
 573:Core/Src/tim.c **** 
 574:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 0 */
 575:Core/Src/tim.c ****     /* Peripheral clock disable */
 576:Core/Src/tim.c ****     __HAL_RCC_TIM8_CLK_DISABLE();
 577:Core/Src/tim.c **** 
 578:Core/Src/tim.c ****     /* TIM8 interrupt Deinit */
 579:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM8_UP_TIM13_IRQn);
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 45


 580:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 581:Core/Src/tim.c **** 
 582:Core/Src/tim.c ****   /* USER CODE END TIM8_MspDeInit 1 */
 583:Core/Src/tim.c ****   }
 584:Core/Src/tim.c **** }
 1608              		.loc 1 584 1 view .LVU507
 1609 001c 08BD     		pop	{r3, pc}
 1610              	.LVL84:
 1611              	.L107:
 540:Core/Src/tim.c **** 
 1612              		.loc 1 540 5 is_stmt 1 view .LVU508
 1613 001e 02F59C32 		add	r2, r2, #79872
 1614 0022 536C     		ldr	r3, [r2, #68]
 1615 0024 23F00103 		bic	r3, r3, #1
 1616 0028 5364     		str	r3, [r2, #68]
 543:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1617              		.loc 1 543 5 view .LVU509
 1618 002a 1920     		movs	r0, #25
 1619              	.LVL85:
 543:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 1620              		.loc 1 543 5 is_stmt 0 view .LVU510
 1621 002c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1622              	.LVL86:
 1623 0030 F4E7     		b	.L101
 1624              	.LVL87:
 1625              	.L108:
 554:Core/Src/tim.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 1626              		.loc 1 554 5 is_stmt 1 view .LVU511
 1627 0032 0E4A     		ldr	r2, .L111+12
 1628 0034 136C     		ldr	r3, [r2, #64]
 1629 0036 23F00103 		bic	r3, r3, #1
 1630 003a 1364     		str	r3, [r2, #64]
 1631 003c EEE7     		b	.L101
 1632              	.L109:
 565:Core/Src/tim.c ****   /* USER CODE BEGIN TIM5_MspDeInit 1 */
 1633              		.loc 1 565 5 view .LVU512
 1634 003e 02F50B32 		add	r2, r2, #142336
 1635 0042 136C     		ldr	r3, [r2, #64]
 1636 0044 23F00803 		bic	r3, r3, #8
 1637 0048 1364     		str	r3, [r2, #64]
 1638 004a E7E7     		b	.L101
 1639              	.L110:
 576:Core/Src/tim.c **** 
 1640              		.loc 1 576 5 view .LVU513
 1641 004c 02F59A32 		add	r2, r2, #78848
 1642 0050 536C     		ldr	r3, [r2, #68]
 1643 0052 23F00203 		bic	r3, r3, #2
 1644 0056 5364     		str	r3, [r2, #68]
 579:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1645              		.loc 1 579 5 view .LVU514
 1646 0058 2C20     		movs	r0, #44
 1647              	.LVL88:
 579:Core/Src/tim.c ****   /* USER CODE BEGIN TIM8_MspDeInit 1 */
 1648              		.loc 1 579 5 is_stmt 0 view .LVU515
 1649 005a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1650              	.LVL89:
 1651              		.loc 1 584 1 view .LVU516
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 46


 1652 005e DDE7     		b	.L101
 1653              	.L112:
 1654              		.align	2
 1655              	.L111:
 1656 0060 00000140 		.word	1073807360
 1657 0064 000C0040 		.word	1073744896
 1658 0068 00040140 		.word	1073808384
 1659 006c 00380240 		.word	1073887232
 1660              		.cfi_endproc
 1661              	.LFE244:
 1663              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 1664              		.align	1
 1665              		.global	HAL_TIM_Encoder_MspDeInit
 1666              		.syntax unified
 1667              		.thumb
 1668              		.thumb_func
 1670              	HAL_TIM_Encoder_MspDeInit:
 1671              	.LVL90:
 1672              	.LFB245:
 585:Core/Src/tim.c **** 
 586:Core/Src/tim.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* tim_encoderHandle)
 587:Core/Src/tim.c **** {
 1673              		.loc 1 587 1 is_stmt 1 view -0
 1674              		.cfi_startproc
 1675              		@ args = 0, pretend = 0, frame = 0
 1676              		@ frame_needed = 0, uses_anonymous_args = 0
 1677              		.loc 1 587 1 is_stmt 0 view .LVU518
 1678 0000 08B5     		push	{r3, lr}
 1679              	.LCFI37:
 1680              		.cfi_def_cfa_offset 8
 1681              		.cfi_offset 3, -8
 1682              		.cfi_offset 14, -4
 588:Core/Src/tim.c **** 
 589:Core/Src/tim.c ****   if(tim_encoderHandle->Instance==TIM3)
 1683              		.loc 1 589 3 is_stmt 1 view .LVU519
 1684              		.loc 1 589 23 is_stmt 0 view .LVU520
 1685 0002 0368     		ldr	r3, [r0]
 1686              		.loc 1 589 5 view .LVU521
 1687 0004 0E4A     		ldr	r2, .L119
 1688 0006 9342     		cmp	r3, r2
 1689 0008 03D0     		beq	.L117
 590:Core/Src/tim.c ****   {
 591:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 592:Core/Src/tim.c **** 
 593:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 594:Core/Src/tim.c ****     /* Peripheral clock disable */
 595:Core/Src/tim.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 596:Core/Src/tim.c **** 
 597:Core/Src/tim.c ****     /**TIM3 GPIO Configuration
 598:Core/Src/tim.c ****     PA6     ------> TIM3_CH1
 599:Core/Src/tim.c ****     PA7     ------> TIM3_CH2
 600:Core/Src/tim.c ****     */
 601:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_6|GPIO_PIN_7);
 602:Core/Src/tim.c **** 
 603:Core/Src/tim.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 604:Core/Src/tim.c **** 
 605:Core/Src/tim.c ****   /* USER CODE END TIM3_MspDeInit 1 */
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 47


 606:Core/Src/tim.c ****   }
 607:Core/Src/tim.c ****   else if(tim_encoderHandle->Instance==TIM4)
 1690              		.loc 1 607 8 is_stmt 1 view .LVU522
 1691              		.loc 1 607 10 is_stmt 0 view .LVU523
 1692 000a 0E4A     		ldr	r2, .L119+4
 1693 000c 9342     		cmp	r3, r2
 1694 000e 0BD0     		beq	.L118
 1695              	.LVL91:
 1696              	.L113:
 608:Core/Src/tim.c ****   {
 609:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 0 */
 610:Core/Src/tim.c **** 
 611:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 0 */
 612:Core/Src/tim.c ****     /* Peripheral clock disable */
 613:Core/Src/tim.c ****     __HAL_RCC_TIM4_CLK_DISABLE();
 614:Core/Src/tim.c **** 
 615:Core/Src/tim.c ****     /**TIM4 GPIO Configuration
 616:Core/Src/tim.c ****     PB6     ------> TIM4_CH1
 617:Core/Src/tim.c ****     PB7     ------> TIM4_CH2
 618:Core/Src/tim.c ****     */
 619:Core/Src/tim.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6|GPIO_PIN_7);
 620:Core/Src/tim.c **** 
 621:Core/Src/tim.c ****   /* USER CODE BEGIN TIM4_MspDeInit 1 */
 622:Core/Src/tim.c **** 
 623:Core/Src/tim.c ****   /* USER CODE END TIM4_MspDeInit 1 */
 624:Core/Src/tim.c ****   }
 625:Core/Src/tim.c **** }
 1697              		.loc 1 625 1 view .LVU524
 1698 0010 08BD     		pop	{r3, pc}
 1699              	.LVL92:
 1700              	.L117:
 595:Core/Src/tim.c **** 
 1701              		.loc 1 595 5 is_stmt 1 view .LVU525
 1702 0012 02F50D32 		add	r2, r2, #144384
 1703 0016 136C     		ldr	r3, [r2, #64]
 1704 0018 23F00203 		bic	r3, r3, #2
 1705 001c 1364     		str	r3, [r2, #64]
 601:Core/Src/tim.c **** 
 1706              		.loc 1 601 5 view .LVU526
 1707 001e C021     		movs	r1, #192
 1708 0020 0948     		ldr	r0, .L119+8
 1709              	.LVL93:
 601:Core/Src/tim.c **** 
 1710              		.loc 1 601 5 is_stmt 0 view .LVU527
 1711 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1712              	.LVL94:
 1713 0026 F3E7     		b	.L113
 1714              	.LVL95:
 1715              	.L118:
 613:Core/Src/tim.c **** 
 1716              		.loc 1 613 5 is_stmt 1 view .LVU528
 1717 0028 02F50C32 		add	r2, r2, #143360
 1718 002c 136C     		ldr	r3, [r2, #64]
 1719 002e 23F00403 		bic	r3, r3, #4
 1720 0032 1364     		str	r3, [r2, #64]
 619:Core/Src/tim.c **** 
 1721              		.loc 1 619 5 view .LVU529
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 48


 1722 0034 C021     		movs	r1, #192
 1723 0036 0548     		ldr	r0, .L119+12
 1724              	.LVL96:
 619:Core/Src/tim.c **** 
 1725              		.loc 1 619 5 is_stmt 0 view .LVU530
 1726 0038 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1727              	.LVL97:
 1728              		.loc 1 625 1 view .LVU531
 1729 003c E8E7     		b	.L113
 1730              	.L120:
 1731 003e 00BF     		.align	2
 1732              	.L119:
 1733 0040 00040040 		.word	1073742848
 1734 0044 00080040 		.word	1073743872
 1735 0048 00000240 		.word	1073872896
 1736 004c 00040240 		.word	1073873920
 1737              		.cfi_endproc
 1738              	.LFE245:
 1740              		.global	htim8
 1741              		.global	htim5
 1742              		.global	htim4
 1743              		.global	htim3
 1744              		.global	htim2
 1745              		.global	htim1
 1746              		.section	.bss.htim1,"aw",%nobits
 1747              		.align	2
 1748              		.set	.LANCHOR0,. + 0
 1751              	htim1:
 1752 0000 00000000 		.space	72
 1752      00000000 
 1752      00000000 
 1752      00000000 
 1752      00000000 
 1753              		.section	.bss.htim2,"aw",%nobits
 1754              		.align	2
 1755              		.set	.LANCHOR3,. + 0
 1758              	htim2:
 1759 0000 00000000 		.space	72
 1759      00000000 
 1759      00000000 
 1759      00000000 
 1759      00000000 
 1760              		.section	.bss.htim3,"aw",%nobits
 1761              		.align	2
 1762              		.set	.LANCHOR1,. + 0
 1765              	htim3:
 1766 0000 00000000 		.space	72
 1766      00000000 
 1766      00000000 
 1766      00000000 
 1766      00000000 
 1767              		.section	.bss.htim4,"aw",%nobits
 1768              		.align	2
 1769              		.set	.LANCHOR2,. + 0
 1772              	htim4:
 1773 0000 00000000 		.space	72
 1773      00000000 
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 49


 1773      00000000 
 1773      00000000 
 1773      00000000 
 1774              		.section	.bss.htim5,"aw",%nobits
 1775              		.align	2
 1776              		.set	.LANCHOR4,. + 0
 1779              	htim5:
 1780 0000 00000000 		.space	72
 1780      00000000 
 1780      00000000 
 1780      00000000 
 1780      00000000 
 1781              		.section	.bss.htim8,"aw",%nobits
 1782              		.align	2
 1783              		.set	.LANCHOR5,. + 0
 1786              	htim8:
 1787 0000 00000000 		.space	72
 1787      00000000 
 1787      00000000 
 1787      00000000 
 1787      00000000 
 1788              		.text
 1789              	.Letext0:
 1790              		.file 2 "c:\\tools\\gcc-arm-none-eabi-10_2021.10\\arm-none-eabi\\include\\machine\\_default_types.
 1791              		.file 3 "c:\\tools\\gcc-arm-none-eabi-10_2021.10\\arm-none-eabi\\include\\sys\\_stdint.h"
 1792              		.file 4 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f405xx.h"
 1793              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1794              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1795              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1796              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1797              		.file 9 "Core/Inc/tim.h"
 1798              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1799              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim_ex.h"
 1800              		.file 12 "Core/Inc/main.h"
 1801              		.file 13 "<built-in>"
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 50


DEFINED SYMBOLS
                            *ABS*:00000000 tim.c
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:20     .text.MX_TIM1_Init:00000000 $t
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:26     .text.MX_TIM1_Init:00000000 MX_TIM1_Init
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:140    .text.MX_TIM1_Init:00000068 $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:146    .text.MX_TIM3_Init:00000000 $t
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:152    .text.MX_TIM3_Init:00000000 MX_TIM3_Init
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:262    .text.MX_TIM3_Init:0000005c $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:268    .text.MX_TIM4_Init:00000000 $t
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:274    .text.MX_TIM4_Init:00000000 MX_TIM4_Init
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:384    .text.MX_TIM4_Init:0000005c $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:390    .text.HAL_TIM_Base_MspInit:00000000 $t
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:396    .text.HAL_TIM_Base_MspInit:00000000 HAL_TIM_Base_MspInit
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:551    .text.HAL_TIM_Base_MspInit:000000a8 $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:559    .text.HAL_TIM_Encoder_MspInit:00000000 $t
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:565    .text.HAL_TIM_Encoder_MspInit:00000000 HAL_TIM_Encoder_MspInit
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:729    .text.HAL_TIM_Encoder_MspInit:000000a4 $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:738    .text.HAL_TIM_MspPostInit:00000000 $t
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:744    .text.HAL_TIM_MspPostInit:00000000 HAL_TIM_MspPostInit
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:965    .text.HAL_TIM_MspPostInit:000000dc $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:974    .text.MX_TIM2_Init:00000000 $t
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:980    .text.MX_TIM2_Init:00000000 MX_TIM2_Init
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1143   .text.MX_TIM2_Init:000000a8 $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1148   .text.MX_TIM5_Init:00000000 $t
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1154   .text.MX_TIM5_Init:00000000 MX_TIM5_Init
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1317   .text.MX_TIM5_Init:000000a8 $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1323   .text.MX_TIM8_Init:00000000 $t
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1329   .text.MX_TIM8_Init:00000000 MX_TIM8_Init
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1560   .text.MX_TIM8_Init:000000ec $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1566   .text.HAL_TIM_Base_MspDeInit:00000000 $t
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1572   .text.HAL_TIM_Base_MspDeInit:00000000 HAL_TIM_Base_MspDeInit
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1656   .text.HAL_TIM_Base_MspDeInit:00000060 $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1664   .text.HAL_TIM_Encoder_MspDeInit:00000000 $t
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1670   .text.HAL_TIM_Encoder_MspDeInit:00000000 HAL_TIM_Encoder_MspDeInit
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1733   .text.HAL_TIM_Encoder_MspDeInit:00000040 $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1786   .bss.htim8:00000000 htim8
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1779   .bss.htim5:00000000 htim5
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1772   .bss.htim4:00000000 htim4
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1765   .bss.htim3:00000000 htim3
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1758   .bss.htim2:00000000 htim2
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1751   .bss.htim1:00000000 htim1
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1747   .bss.htim1:00000000 $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1754   .bss.htim2:00000000 $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1761   .bss.htim3:00000000 $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1768   .bss.htim4:00000000 $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1775   .bss.htim5:00000000 $d
C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s:1782   .bss.htim8:00000000 $d

UNDEFINED SYMBOLS
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIMEx_MasterConfigSynchronization
Error_Handler
memset
HAL_TIM_Encoder_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
ARM GAS  C:\Users\leopi\AppData\Local\Temp\ccv7moSm.s 			page 51


HAL_GPIO_Init
HAL_TIM_PWM_Init
HAL_TIM_PWM_ConfigChannel
HAL_TIM_OC_Init
HAL_TIM_OC_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
