###############################################################
#  Generated by:      Cadence Innovus 19.16-s053_1
#  OS:                Linux x86_64(Host ID auto.ece.pdx.edu)
#  Generated on:      Thu May  4 15:36:32 2023
#  Design:            ORCA_TOP
#  Command:           report_ccopt_clock_trees -summary -file ../reports/ORCA_TOP.innovus.postcts.ccopt_clock_trees.rpt
###############################################################

Clock DAG stats:
================

--------------------------------------------------------------
Cell type                     Count    Area        Capacitance
--------------------------------------------------------------
Buffers                        163      901.703      277.707
Inverters                        2       13.215        1.537
Integrated Clock Gates          31      199.503       21.871
Non-Integrated Clock Gates       0        0.000        0.000
Clock Logic                     37      100.641       32.878
All                            233     1215.062      333.992
--------------------------------------------------------------


Clock DAG wire lengths:
=======================

--------------------
Type     Wire Length
--------------------
Top           0.000
Trunk     12866.597
Leaf      34515.678
Total     47382.275
--------------------


Clock DAG hp wire lengths:
==========================

-----------------------
Type     hp Wire Length
-----------------------
Top            0.000
Trunk      11873.936
Leaf       18558.058
Total      30431.994
-----------------------


Clock DAG capacitances:
=======================

-----------------------------------------
Type     Gate        Wire        Total
-----------------------------------------
Top         0.000       0.000       0.000
Trunk     320.324    1309.395    1629.718
Leaf     3796.202    3307.821    7104.023
Total    4116.526    4617.216    8733.742
-----------------------------------------


Clock DAG sink capacitances:
============================

------------------------------------------------------------
Count    Total       Average    Std. Dev.    Min      Max
------------------------------------------------------------
5228     3781.850     0.723       0.734      0.000    10.000
------------------------------------------------------------


Clock DAG net violations:
=========================

None


Clock DAG primary half-corner transition distribution:
======================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.077       1       0.033       0.000      0.033    0.033    {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}           -
Trunk       0.137       1       0.048       0.000      0.048    0.048    {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}           -
Trunk       0.145       1       0.067       0.000      0.067    0.067    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}           -
Trunk       0.171       1       0.027       0.000      0.027    0.027    {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}           -
Trunk       0.177       4       0.088       0.023      0.068    0.115    {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}           -
Trunk       0.180       4       0.074       0.004      0.070    0.079    {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}           -
Trunk       0.184       5       0.147       0.022      0.116    0.168    {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}           -
Trunk       0.209       2       0.079       0.022      0.063    0.094    {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}           -
Trunk       0.224      48       0.093       0.030      0.038    0.136    {45 <= 0.134ns, 3 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}          -
Trunk       0.235       2       0.132       0.013      0.123    0.141    {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}           -
Trunk       0.235       5       0.079       0.025      0.043    0.110    {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}           -
Trunk       0.244       6       0.084       0.011      0.075    0.105    {6 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}           -
Trunk       0.251       1       0.118       0.000      0.118    0.118    {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}           -
Trunk       0.260       4       0.117       0.041      0.076    0.174    {3 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}           -
Trunk       0.300      37       0.205       0.061      0.000    0.263    {5 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}          -
Leaf        0.078      12       0.056       0.008      0.037    0.063    {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}           -
Leaf        0.110       4       0.076       0.010      0.070    0.091    {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}           -
Leaf        0.145       1       0.047       0.000      0.047    0.047    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}           -
Leaf        0.180       2       0.107       0.006      0.103    0.112    {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}           -
Leaf        0.184       1       0.060       0.000      0.060    0.060    {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}           -
Leaf        0.224       5       0.087       0.039      0.039    0.135    {4 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}           -
Leaf        0.244      49       0.092       0.004      0.084    0.101    {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}          -
Leaf        0.251       2       0.127       0.003      0.125    0.130    {2 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}           -
Leaf        0.260      36       0.151       0.020      0.056    0.178    {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}         -
Leaf        0.300       5       0.252       0.027      0.229    0.287    {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}           -
----------------------------------------------------------------------------------------------------------------------------------------------------------------


Clock DAG library cell distribution:
====================================

-----------------------------------------------
Name            Type        Inst     Inst Area 
                            Count    (um^2)
-----------------------------------------------
NBUFFX32_LVT    buffer       60       640.443
NBUFFX16_LVT    buffer        6        36.597
NBUFFX8_LVT     buffer        4        15.249
NBUFFX4_LVT     buffer       40       101.658
NBUFFX2_LVT     buffer       53       107.757
IBUFFX16_LVT    inverter      2        13.215
CGLNPRX8_LVT    icg           5        39.392
CGLPPRX8_LVT    icg           4        29.481
CGLPPRX2_LVT    icg          18       105.216
CGLNPRX2_LVT    icg           4        25.414
LSUPX4_LVT      logic         1         8.641
AO21X2_LVT      logic         2         5.591
AO21X1_LVT      logic         2         5.083
AO22X1_HVT      logic        32        81.326
-----------------------------------------------



Please note that the following tables reflect only the defined clock trees, so the flop counts might not include all flops in your design.

Clock Tree Summary:
===================

----------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Clock  Bufs  Invs  Other  Max       Max     Max      Max          Standard   Wire      Gate      Clock Tree Root
Name        Gates              Clock  Non-leaf  Leaf    Length   Source-sink  cell area  cap       cap       
                               Cells  Fanout    Fanout  (um)     Resistance   (um^2)     (fF)      (fF)      
                                                                 (Ohms)                                      
----------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK       2     13    0      1        4      100    424.384    7698.29      81.326    320.136   292.819  pclk
SDRAM_CLK     3     81    2     33       32      100    511.633    9221.68     581.227   2205.859  2380.148  sdram_clk
SYS_2x_CLK   22     52    0      3       16      100    712.646   11593.7      474.233   1738.751  1417.488  sys_2x_clk
SYS_CLK       5     35    0      1        9      100    712.646   11593.7      312.343   1352.845  1250.166  I_CLOCKING/sys_clk_in_reg/Q
ate_clk      27    130    2     37       32      100    710.062   11593.7     1108.830   4086.439  4070.087  ate_clk
----------------------------------------------------------------------------------------------------------------------------------------

Clock Sink Summary:
===================

-------------------------------------------------------------------------------------------------------------------------------------------
Clock Tree  Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
Name        exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                                          Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK          0             0             0            0           0          0        394        0       0      0         0         0
SDRAM_CLK        0             0            34            0           0          0       1481     1375       4      0         0        34
SYS_2x_CLK       0             0             0            0           0          0       1868        0      60      0         0         0
SYS_CLK          0             0             0            0           0          0       1672        0      52      0         0         0
ate_clk          0             0             0            0           0          0       3715     1383      64      0         0        34
-------------------------------------------------------------------------------------------------------------------------------------------

Summary across all clock trees:
===============================

------------------------------------------------------------------------------------------------------------------
Clock  Bufs  Invs  Other  Max       Average   Max     Average  Max      Max          Standard   Wire      Gate
Gates              Clock  Non-leaf  Non-leaf  Leaf    Leaf     Length   Source-sink  cell area  cap       cap
                   Cells  Fanout    Fanout    Fanout  Fanout   (um)     Resistance   (um^2)     (fF)      (fF)
                                                                        (Ohms)                            
------------------------------------------------------------------------------------------------------------------
 31    163    2     37       32     1.95041    100    44.9744  712.646   1159.370    1215.062   4617.216  4116.526
------------------------------------------------------------------------------------------------------------------

Clock Sink Summary across all clock trees:
==========================================

-------------------------------------------------------------------------------------------------------------------------------
Explicit      Implicit      Explicit     Implicit     Explicit   Implicit   Posedge  Negedge  Memory  Enable  Non enable  Other
exclude pins  exclude pins  ignore pins  ignore pins  stop pins  stop pins  Flops    Flops    Clock   Latch   Latch       Sinks
                                                                                              Pins    Sinks   Sinks       
-------------------------------------------------------------------------------------------------------------------------------
     0             0            34            0           0          0       3747     1383      64      0         0        34
-------------------------------------------------------------------------------------------------------------------------------

Physical metrics across all clock trees:
========================================

------------------------------------------------------------------------
Metric                               Minimum  Average  Maximum   Std.dev
------------------------------------------------------------------------
Source-sink routed net length (um)    1.171   117.053   712.646  125.288
Source-sink manhattan distance (um)   1.824   111.870   706.952  120.591
Source-sink resistance (Ohm)          2.979   171.999  1159.370  178.320
------------------------------------------------------------------------

Transition distribution for half-corner worst_corner:setup.late:
================================================================

----------------------------------------------------------------------------------------------------------------------------------------------------------------
Net Type    Target    Count    Average    Std. Dev.    Min      Max      Distribution                                                                Over Target
----------------------------------------------------------------------------------------------------------------------------------------------------------------
Trunk       0.077       1       0.033       0.000      0.033    0.033    {1 <= 0.046ns, 0 <= 0.062ns, 0 <= 0.069ns, 0 <= 0.073ns, 0 <= 0.077ns}           -
Trunk       0.137       1       0.048       0.000      0.048    0.048    {1 <= 0.082ns, 0 <= 0.110ns, 0 <= 0.124ns, 0 <= 0.130ns, 0 <= 0.137ns}           -
Trunk       0.145       1       0.067       0.000      0.067    0.067    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}           -
Trunk       0.171       1       0.027       0.000      0.027    0.027    {1 <= 0.102ns, 0 <= 0.136ns, 0 <= 0.154ns, 0 <= 0.162ns, 0 <= 0.171ns}           -
Trunk       0.177       4       0.088       0.023      0.068    0.115    {3 <= 0.106ns, 1 <= 0.141ns, 0 <= 0.159ns, 0 <= 0.168ns, 0 <= 0.177ns}           -
Trunk       0.180       4       0.074       0.004      0.070    0.079    {4 <= 0.108ns, 0 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}           -
Trunk       0.184       5       0.147       0.022      0.116    0.168    {0 <= 0.111ns, 3 <= 0.148ns, 0 <= 0.166ns, 2 <= 0.175ns, 0 <= 0.184ns}           -
Trunk       0.209       2       0.079       0.022      0.063    0.094    {2 <= 0.126ns, 0 <= 0.167ns, 0 <= 0.188ns, 0 <= 0.199ns, 0 <= 0.209ns}           -
Trunk       0.224      48       0.093       0.030      0.038    0.136    {45 <= 0.134ns, 3 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}          -
Trunk       0.235       2       0.132       0.013      0.123    0.141    {1 <= 0.141ns, 1 <= 0.188ns, 0 <= 0.211ns, 0 <= 0.223ns, 0 <= 0.235ns}           -
Trunk       0.235       5       0.079       0.025      0.043    0.110    {5 <= 0.141ns, 0 <= 0.188ns, 0 <= 0.212ns, 0 <= 0.223ns, 0 <= 0.235ns}           -
Trunk       0.244       6       0.084       0.011      0.075    0.105    {6 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}           -
Trunk       0.251       1       0.118       0.000      0.118    0.118    {1 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}           -
Trunk       0.260       4       0.117       0.041      0.076    0.174    {3 <= 0.156ns, 1 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}           -
Trunk       0.300      36       0.211       0.051      0.057    0.263    {4 <= 0.180ns, 28 <= 0.240ns, 4 <= 0.270ns, 0 <= 0.285ns, 0 <= 0.300ns}          -
Leaf        0.078      12       0.056       0.008      0.037    0.063    {2 <= 0.047ns, 9 <= 0.062ns, 1 <= 0.070ns, 0 <= 0.074ns, 0 <= 0.078ns}           -
Leaf        0.110       4       0.076       0.010      0.070    0.091    {0 <= 0.066ns, 3 <= 0.088ns, 1 <= 0.099ns, 0 <= 0.105ns, 0 <= 0.110ns}           -
Leaf        0.145       1       0.047       0.000      0.047    0.047    {1 <= 0.087ns, 0 <= 0.116ns, 0 <= 0.130ns, 0 <= 0.138ns, 0 <= 0.145ns}           -
Leaf        0.180       2       0.107       0.006      0.103    0.112    {1 <= 0.108ns, 1 <= 0.144ns, 0 <= 0.162ns, 0 <= 0.171ns, 0 <= 0.180ns}           -
Leaf        0.184       1       0.060       0.000      0.060    0.060    {1 <= 0.110ns, 0 <= 0.147ns, 0 <= 0.166ns, 0 <= 0.175ns, 0 <= 0.184ns}           -
Leaf        0.224       5       0.087       0.039      0.039    0.135    {4 <= 0.134ns, 1 <= 0.179ns, 0 <= 0.202ns, 0 <= 0.213ns, 0 <= 0.224ns}           -
Leaf        0.244      49       0.092       0.004      0.084    0.101    {49 <= 0.146ns, 0 <= 0.195ns, 0 <= 0.219ns, 0 <= 0.232ns, 0 <= 0.244ns}          -
Leaf        0.251       2       0.127       0.003      0.125    0.130    {2 <= 0.150ns, 0 <= 0.200ns, 0 <= 0.225ns, 0 <= 0.238ns, 0 <= 0.251ns}           -
Leaf        0.260      36       0.151       0.020      0.056    0.178    {19 <= 0.156ns, 17 <= 0.208ns, 0 <= 0.234ns, 0 <= 0.247ns, 0 <= 0.260ns}         -
Leaf        0.300       5       0.252       0.027      0.229    0.287    {0 <= 0.180ns, 3 <= 0.240ns, 0 <= 0.270ns, 1 <= 0.285ns, 1 <= 0.300ns}           -
----------------------------------------------------------------------------------------------------------------------------------------------------------------

Count of violations across all clock trees:
===========================================

---------------------------------------------------------------------------------------
Clock Tree  # Max capacitance  # Max resistance  # Max length  # Max fanout  # Slew
Name        violations         violations        violations    violations    violations
---------------------------------------------------------------------------------------
PCI_CLK             0                 0               0             0            0
SDRAM_CLK           0                 0               0             0            0
SYS_2x_CLK          0                 0               0             0            0
SYS_CLK             0                 0               0             0            0
ate_clk             0                 0               0             0            0
---------------------------------------------------------------------------------------
Total               0                 0               0             0            0
---------------------------------------------------------------------------------------

Note the above table per clock tree is based on CCOpt clock tree view. The violations are counted across half corners.

Found a total of 0 clock tree pins with max capacitance violations.
Found a total of 0 clock tree nets with max resistance violations.
Found a total of 0 clock tree nets with max length violations.
Found a total of 0 clock tree nets with max fanout violations.
Found a total of 0 clock tree pins with a slew violation.

Clock Timing Summary:
=====================

Target and measured clock slews (in ns):

-----------------------------------------------------------------------------------------------------------------------------------------------
Clock tree  Timing Corner             Worst Rising  Worst Falling  Worst Rising  Worst Falling  Leaf Slew    Leaf Slew  Trunk Slew   Trunk Slew
                                      Leaf Slew     Leaf Slew      Trunk Slew    Trunk Slew     Target Type  Target     Target Type  Target
-----------------------------------------------------------------------------------------------------------------------------------------------
PCI_CLK     worst_corner:setup.early     0.145          0.098         0.115          0.081      ignored          -      ignored          -
PCI_CLK     worst_corner:setup.late      0.149          0.106         0.117          0.082      explicit      0.300     explicit      0.300
PCI_CLK     best_corner:hold.early       0.057          0.057         0.022          0.023      ignored          -      ignored          -
PCI_CLK     best_corner:hold.late        0.064          0.063         0.022          0.024      ignored          -      ignored          -
SDRAM_CLK   worst_corner:setup.early     0.246          0.151         0.232          0.193      ignored          -      ignored          -
SDRAM_CLK   worst_corner:setup.late      0.274          0.157         0.263          0.217      explicit      0.300     explicit      0.300
SDRAM_CLK   best_corner:hold.early       0.138          0.062         0.026          0.027      ignored          -      ignored          -
SDRAM_CLK   best_corner:hold.late        0.154          0.069         0.029          0.029      ignored          -      ignored          -
SYS_2x_CLK  worst_corner:setup.early     0.265          0.166         0.173          0.167      ignored          -      ignored          -
SYS_2x_CLK  worst_corner:setup.late      0.287          0.167         0.174          0.167      explicit      0.300     explicit      0.300
SYS_2x_CLK  best_corner:hold.early       0.144          0.065         0.032          0.036      ignored          -      ignored          -
SYS_2x_CLK  best_corner:hold.late        0.146          0.066         0.032          0.036      ignored          -      ignored          -
SYS_CLK     worst_corner:setup.early     0.265          0.166         0.131          0.085      ignored          -      ignored          -
SYS_CLK     worst_corner:setup.late      0.287          0.167         0.141          0.101      explicit      0.300     explicit      0.300
SYS_CLK     best_corner:hold.early       0.144          0.065         0.032          0.030      ignored          -      ignored          -
SYS_CLK     best_corner:hold.late        0.146          0.066         0.032          0.031      ignored          -      ignored          -
ate_clk     worst_corner:setup.early     0.265          0.166         0.232          0.193      ignored          -      ignored          -
ate_clk     worst_corner:setup.late      0.287          0.167         0.263          0.217      explicit      0.300     explicit      0.300
ate_clk     best_corner:hold.early       0.144          0.065         0.038          0.037      ignored          -      ignored          -
ate_clk     best_corner:hold.late        0.154          0.069         0.038          0.038      ignored          -      ignored          -
-----------------------------------------------------------------------------------------------------------------------------------------------

* - indicates that target was not met.

auto extracted - target was extracted from SDC.
auto computed - target was computed when balancing trees.

Total Transition Slacks Summary:
================================

-------------------------------------------------------------------------------------------------
Total       Total Leaf    Total        Total Leaf    Mean        Median      Std.Dev     Worst
Overslew    Overslew      Underslew    Underslew     Overslew    Overslew    Overslew    Overslew
-------------------------------------------------------------------------------------------------
 0.000        0.000        -27.122      -13.277       0.000       0.000       0.000       0.000
-------------------------------------------------------------------------------------------------

Transition times measured in the half-corner worst_corner:setup.late

Top Overslews:

-----------------------------
Driving node    Overslew (ns)
-----------------------------
A1e664              0.000
-----------------------------

Top Underslews:

-------------------------------------------------------------
Driving node                                   Underslew (ns)
-------------------------------------------------------------
SYS_2x_CLK                                         -0.243
ate_clk                                            -0.240
PCI_CLK                                            -0.221
I_CLOCKING/CTS_ccl_a_buf_00015                     -0.204
SDRAM_CLK                                          -0.197
CTS_ccl_a_buf_00311                                -0.193
occ_int2/fast_clk_0_clkgt/CTS_cdb_buf_00496        -0.186
I_CLOCKING/CTS_cdb_buf_00538                       -0.186
I_CLOCKING/CTS_ccl_a_buf_00235                     -0.185
I_CLOCKING/occ_int1/CTS_cdb_buf_00504              -0.185
-------------------------------------------------------------

