{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1612901775548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Web Edition " "Version 14.1.1 Build 190 01/19/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1612901775558 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 09 21:16:15 2021 " "Processing started: Tue Feb 09 21:16:15 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1612901775558 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1612901775558 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_adc -c top_adc " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_adc -c top_adc" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1612901775558 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1612901776684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/nios_setup.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/nios_setup.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup " "Found entity 1: nios_setup" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "platform/nios_setup/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "platform/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_irq_mapper " "Found entity 1: nios_setup_irq_mapper" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0 " "Found entity 1: nios_setup_mm_interconnect_0" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788947 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788950 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_setup_mm_interconnect_0_rsp_mux_001" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_mux " "Found entity 1: nios_setup_mm_interconnect_0_rsp_mux" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_rsp_demux " "Found entity 1: nios_setup_mm_interconnect_0_rsp_demux" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_setup_mm_interconnect_0_cmd_mux_001" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_mux " "Found entity 1: nios_setup_mm_interconnect_0_cmd_mux" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_setup_mm_interconnect_0_cmd_demux_001" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_cmd_demux " "Found entity 1: nios_setup_mm_interconnect_0_cmd_demux" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788974 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901788976 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901788977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_003_default_decode" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788978 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_003 " "Found entity 2: nios_setup_mm_interconnect_0_router_003" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788978 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901788980 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901788981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_002_default_decode" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788982 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_002 " "Found entity 2: nios_setup_mm_interconnect_0_router_002" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788982 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901788984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901788984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_001_default_decode" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788986 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router_001 " "Found entity 2: nios_setup_mm_interconnect_0_router_001" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_setup_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901788988 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_setup_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_setup_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1612901788988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_mm_interconnect_0_router_default_decode " "Found entity 1: nios_setup_mm_interconnect_0_router_default_decode" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788990 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_mm_interconnect_0_router " "Found entity 2: nios_setup_mm_interconnect_0_router" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "platform/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901788995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901788995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_sw_io.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_sw_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_sw_io " "Found entity 1: nios_setup_sw_io" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_sw_io.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_sw_io.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_one_sec_timer " "Found entity 1: nios_setup_one_sec_timer" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_onchip_memory2_0 " "Found entity 1: nios_setup_onchip_memory2_0" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2_gen2_0 " "Found entity 1: nios_setup_nios2_gen2_0" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: nios_setup_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: nios_setup_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: nios_setup_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: nios_setup_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 584 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 790 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 976 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_setup_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: nios_setup_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1364 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1445 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1604 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_setup_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: nios_setup_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_setup_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: nios_setup_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2127 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_setup_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: nios_setup_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_setup_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: nios_setup_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2398 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_setup_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: nios_setup_nios2_gen2_0_cpu_nios2_oci" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2576 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_setup_nios2_gen2_0_cpu " "Found entity 21: nios_setup_nios2_gen2_0_cpu" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 3073 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: nios_setup_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2_gen2_0_cpu_oci_test_bench " "Found entity 1: nios_setup_nios2_gen2_0_cpu_oci_test_bench" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_oci_test_bench.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789065 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_nios2_gen2_0_cpu_test_bench " "Found entity 1: nios_setup_nios2_gen2_0_cpu_test_bench" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_modular_adc_0 " "Found entity 1: nios_setup_modular_adc_0" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store " "Found entity 1: altera_modular_adc_sample_store" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sample_store_ram " "Found entity 1: altera_modular_adc_sample_store_ram" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer " "Found entity 1: altera_modular_adc_sequencer" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_csr " "Found entity 1: altera_modular_adc_sequencer_csr" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_csr.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_csr.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_sequencer_ctrl " "Found entity 1: altera_modular_adc_sequencer_ctrl" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer_ctrl.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control " "Found entity 1: altera_modular_adc_control" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789094 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_modular_adc_control_fsm.v(403) " "Verilog HDL warning at altera_modular_adc_control_fsm.v(403): extended using \"x\" or \"z\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" 403 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1612901789097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_modular_adc_control_fsm " "Found entity 1: altera_modular_adc_control_fsm" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/chsel_code_converter_sw_to_hw.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/chsel_code_converter_sw_to_hw.v" { { "Info" "ISGN_ENTITY_NAME" "1 chsel_code_converter_sw_to_hw " "Found entity 1: chsel_code_converter_sw_to_hw" {  } { { "platform/nios_setup/synthesis/submodules/chsel_code_converter_sw_to_hw.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/chsel_code_converter_sw_to_hw.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_primitive_wrapper " "Found entity 1: fiftyfivenm_adcblock_primitive_wrapper" {  } { { "platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_primitive_wrapper.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 fiftyfivenm_adcblock_top_wrapper " "Found entity 1: fiftyfivenm_adcblock_top_wrapper" {  } { { "platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_led_io.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_led_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_led_io " "Found entity 1: nios_setup_led_io" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_led_io.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_led_io.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_setup_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios_setup_jtag_uart_0_sim_scfifo_w" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789118 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_setup_jtag_uart_0_scfifo_w " "Found entity 2: nios_setup_jtag_uart_0_scfifo_w" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789118 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_setup_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios_setup_jtag_uart_0_sim_scfifo_r" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789118 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_setup_jtag_uart_0_scfifo_r " "Found entity 4: nios_setup_jtag_uart_0_scfifo_r" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789118 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_setup_jtag_uart_0 " "Found entity 5: nios_setup_jtag_uart_0" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "platform/alt_pll/all_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file platform/alt_pll/all_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_pll " "Found entity 1: all_pll" {  } { { "platform/alt_pll/all_pll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/alt_pll/all_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789125 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1612901789285 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_pll all_pll:alt_pll_inst " "Elaborating entity \"all_pll\" for hierarchy \"all_pll:alt_pll_inst\"" {  } { { "top.v" "alt_pll_inst" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll all_pll:alt_pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"all_pll:alt_pll_inst\|altpll:altpll_component\"" {  } { { "platform/alt_pll/all_pll.v" "altpll_component" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/alt_pll/all_pll.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789362 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "all_pll:alt_pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"all_pll:alt_pll_inst\|altpll:altpll_component\"" {  } { { "platform/alt_pll/all_pll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/alt_pll/all_pll.v" 108 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901789392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "all_pll:alt_pll_inst\|altpll:altpll_component " "Instantiated megafunction \"all_pll:alt_pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 FPGA " "Parameter \"intended_device_family\" = \"MAX 10 FPGA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=all_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=all_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789400 ""}  } { { "platform/alt_pll/all_pll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/alt_pll/all_pll.v" 108 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901789400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/all_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/all_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 all_pll_altpll " "Found entity 1: all_pll_altpll" {  } { { "db/all_pll_altpll.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/all_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "all_pll_altpll all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated " "Elaborating entity \"all_pll_altpll\" for hierarchy \"all_pll:alt_pll_inst\|altpll:altpll_component\|all_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup nios_setup:u0 " "Elaborating entity \"nios_setup\" for hierarchy \"nios_setup:u0\"" {  } { { "top.v" "u0" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/top.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_jtag_uart_0 nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios_setup_jtag_uart_0\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "jtag_uart_0" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_jtag_uart_0_scfifo_w nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w " "Elaborating entity \"nios_setup_jtag_uart_0_scfifo_w\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "the_nios_setup_jtag_uart_0_scfifo_w" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "wfifo" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901789610 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789611 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789611 ""}  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901789611 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_9621.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_9621.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_9621 " "Found entity 1: scfifo_9621" {  } { { "db/scfifo_9621.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/scfifo_9621.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_9621 nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated " "Elaborating entity \"scfifo_9621\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_gc21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_gc21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_gc21 " "Found entity 1: a_dpfifo_gc21" {  } { { "db/a_dpfifo_gc21.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/a_dpfifo_gc21.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_gc21 nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo " "Elaborating entity \"a_dpfifo_gc21\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\"" {  } { { "db/scfifo_9621.tdf" "dpfifo" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/scfifo_9621.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_gc21.tdf" "fifo_state" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/a_dpfifo_gc21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_337.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_337.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_337 " "Found entity 1: cntr_337" {  } { { "db/cntr_337.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/cntr_337.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789791 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789791 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_337 nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw " "Elaborating entity \"cntr_337\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_337:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_d021.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_d021.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_d021 " "Found entity 1: dpram_d021" {  } { { "db/dpram_d021.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/dpram_d021.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_d021 nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram " "Elaborating entity \"dpram_d021\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram\"" {  } { { "db/a_dpfifo_gc21.tdf" "FIFOram" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/a_dpfifo_gc21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hcl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hcl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hcl1 " "Found entity 1: altsyncram_hcl1" {  } { { "db/altsyncram_hcl1.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/altsyncram_hcl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901789928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901789928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hcl1 nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram\|altsyncram_hcl1:altsyncram1 " "Elaborating entity \"altsyncram_hcl1\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|dpram_d021:FIFOram\|altsyncram_hcl1:altsyncram1\"" {  } { { "db/dpram_d021.tdf" "altsyncram1" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/dpram_d021.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901789929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_n2b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_n2b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_n2b " "Found entity 1: cntr_n2b" {  } { { "db/cntr_n2b.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/cntr_n2b.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901790001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901790001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_n2b nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|cntr_n2b:rd_ptr_count " "Elaborating entity \"cntr_n2b\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_w:the_nios_setup_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_9621:auto_generated\|a_dpfifo_gc21:dpfifo\|cntr_n2b:rd_ptr_count\"" {  } { { "db/a_dpfifo_gc21.tdf" "rd_ptr_count" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/a_dpfifo_gc21.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790002 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_jtag_uart_0_scfifo_r nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_r:the_nios_setup_jtag_uart_0_scfifo_r " "Elaborating entity \"nios_setup_jtag_uart_0_scfifo_r\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|nios_setup_jtag_uart_0_scfifo_r:the_nios_setup_jtag_uart_0_scfifo_r\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "the_nios_setup_jtag_uart_0_scfifo_r" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "nios_setup_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790133 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901790155 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790155 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790155 ""}  } { { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901790155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790676 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_setup:u0\|nios_setup_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios_setup_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 247 0 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 564 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_led_io nios_setup:u0\|nios_setup_led_io:led_io " "Elaborating entity \"nios_setup_led_io\" for hierarchy \"nios_setup:u0\|nios_setup_led_io:led_io\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "led_io" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_modular_adc_0 nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0 " "Elaborating entity \"nios_setup_modular_adc_0\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "modular_adc_0" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal " "Elaborating entity \"altera_modular_adc_control\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" "control_internal" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_control_fsm nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm " "Elaborating entity \"altera_modular_adc_control_fsm\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v" "u_control_fsm" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" "u_clk_dft_synchronizer" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901790813 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer " "Instantiated megafunction \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|altera_modular_adc_control_fsm:u_control_fsm\|altera_std_synchronizer:u_clk_dft_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790814 ""}  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901790814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_top_wrapper nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst " "Elaborating entity \"fiftyfivenm_adcblock_top_wrapper\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v" "adc_inst" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "chsel_code_converter_sw_to_hw nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder " "Elaborating entity \"chsel_code_converter_sw_to_hw\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|chsel_code_converter_sw_to_hw:decoder\"" {  } { { "platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "decoder" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fiftyfivenm_adcblock_primitive_wrapper nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance " "Elaborating entity \"fiftyfivenm_adcblock_primitive_wrapper\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_control:control_internal\|fiftyfivenm_adcblock_top_wrapper:adc_inst\|fiftyfivenm_adcblock_primitive_wrapper:adcblock_instance\"" {  } { { "platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" "adcblock_instance" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/fiftyfivenm_adcblock_top_wrapper.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal " "Elaborating entity \"altera_modular_adc_sequencer\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" "sequencer_internal" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_csr nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr " "Elaborating entity \"altera_modular_adc_sequencer_csr\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_csr:u_seq_csr\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_csr" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sequencer_ctrl nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl " "Elaborating entity \"altera_modular_adc_sequencer_ctrl\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sequencer:sequencer_internal\|altera_modular_adc_sequencer_ctrl:u_seq_ctrl\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v" "u_seq_ctrl" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sequencer.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal " "Elaborating entity \"altera_modular_adc_sample_store\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" "sample_store_internal" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_modular_adc_0.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_modular_adc_sample_store_ram nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram " "Elaborating entity \"altera_modular_adc_sample_store_ram\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v" "u_ss_ram" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "altsyncram_component" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901790993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901791011 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M9K " "Parameter \"ram_block_type\" = \"M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791013 ""}  } { { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store_ram.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901791013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v5s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v5s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v5s1 " "Found entity 1: altsyncram_v5s1" {  } { { "db/altsyncram_v5s1.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/altsyncram_v5s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901791072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901791072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v5s1 nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated " "Elaborating entity \"altsyncram_v5s1\" for hierarchy \"nios_setup:u0\|nios_setup_modular_adc_0:modular_adc_0\|altera_modular_adc_sample_store:sample_store_internal\|altera_modular_adc_sample_store_ram:u_ss_ram\|altsyncram:altsyncram_component\|altsyncram_v5s1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0 nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"nios_setup_nios2_gen2_0\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "nios2_gen2_0" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0.v" "cpu" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_test_bench nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_test_bench:the_nios_setup_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_test_bench\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_test_bench:the_nios_setup_nios2_gen2_0_cpu_test_bench\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791264 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_register_bank_a_module nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "nios_setup_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 4297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901791324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791326 ""}  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901791326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s0c1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s0c1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s0c1 " "Found entity 1: altsyncram_s0c1" {  } { { "db/altsyncram_s0c1.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/altsyncram_s0c1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901791385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901791385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_s0c1 nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated " "Elaborating entity \"altsyncram_s0c1\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_a_module:nios_setup_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_s0c1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791386 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_register_bank_b_module nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_b_module:nios_setup_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_register_bank_b_module:nios_setup_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "nios_setup_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 4315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 4793 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_debug nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_debug:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_break nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_break:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_break:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2784 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2805 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791532 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2850 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2865 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_td_mode nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_setup_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_setup_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_dtrace\|nios_setup_nios2_gen2_0_cpu_nios2_oci_td_mode:nios_setup_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "nios_setup_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2884 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1730 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_oci_test_bench nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_oci_test_bench:the_nios_setup_nios2_gen2_0_cpu_oci_test_bench " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_oci_test_bench\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_fifo\|nios_setup_nios2_gen2_0_cpu_oci_test_bench:the_nios_setup_nios2_gen2_0_cpu_oci_test_bench\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_oci_test_bench" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791683 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_setup_nios2_gen2_0_cpu_oci_test_bench " "Entity \"nios_setup_nios2_gen2_0_cpu_oci_test_bench\" contains only dangling pins" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_oci_test_bench" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 1756 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1612901791685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_pib nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_pib:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2889 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_oci_im nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_im:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_oci_im:the_nios_setup_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg:the_nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2928 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_nios2_ocimem nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2948 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "nios_setup_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791759 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791776 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2374 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901791794 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791795 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791795 ""}  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2374 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901791795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qk21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qk21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qk21 " "Found entity 1: altsyncram_qk21" {  } { { "db/altsyncram_qk21.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/altsyncram_qk21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901791856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901791856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qk21 nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated " "Elaborating entity \"altsyncram_qk21\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_nios2_ocimem:the_nios_setup_nios2_gen2_0_cpu_nios2_ocimem\|nios_setup_nios2_gen2_0_cpu_ociram_sp_ram_module:nios_setup_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qk21:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 3053 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791893 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_debug_slave_tck nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_setup_nios2_gen2_0_cpu_debug_slave_tck:the_nios_setup_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_setup_nios2_gen2_0_cpu_debug_slave_tck:the_nios_setup_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_setup_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk:the_nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_nios_setup_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" "nios_setup_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901791993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791994 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791994 ""}  } { { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901791994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901791998 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_setup:u0\|nios_setup_nios2_gen2_0:nios2_gen2_0\|nios_setup_nios2_gen2_0_cpu:cpu\|nios_setup_nios2_gen2_0_cpu_nios2_oci:the_nios_setup_nios2_gen2_0_cpu_nios2_oci\|nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper:the_nios_setup_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:nios_setup_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_onchip_memory2_0 nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_setup_onchip_memory2_0\" for hierarchy \"nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "onchip_memory2_0" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792090 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901792108 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file /data/acastill/beMicro_v1/software/temp_sensor/mem_init/master_imageondie_temp.hex " "Parameter \"init_file\" = \"/data/acastill/beMicro_v1/software/temp_sensor/mem_init/master_imageondie_temp.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792109 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792109 ""}  } { { "platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1612901792109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fmh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fmh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fmh1 " "Found entity 1: altsyncram_fmh1" {  } { { "db/altsyncram_fmh1.tdf" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/altsyncram_fmh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901792171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901792171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fmh1 nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fmh1:auto_generated " "Elaborating entity \"altsyncram_fmh1\" for hierarchy \"nios_setup:u0\|nios_setup_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_fmh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792172 ""}
{ "Critical Warning" "WCDB_CDB_FILE_NOT_FOUND" "/data/acastill/beMicro_v1/software/temp_sensor/mem_init/master_imageondie_temp.hex " "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File /data/acastill/beMicro_v1/software/temp_sensor/mem_init/master_imageondie_temp.hex -- setting all initial values to 0" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_onchip_memory2_0.v" 66 0 0 } }  } 1 127003 "Can't find Memory Initialization File or Hexadecimal (Intel-Format) File %1!s! -- setting all initial values to 0" 0 0 "Quartus II" 0 -1 1612901792178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_one_sec_timer nios_setup:u0\|nios_setup_one_sec_timer:one_sec_timer " "Elaborating entity \"nios_setup_one_sec_timer\" for hierarchy \"nios_setup:u0\|nios_setup_one_sec_timer:one_sec_timer\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "one_sec_timer" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_sw_io nios_setup:u0\|nios_setup_sw_io:sw_io " "Elaborating entity \"nios_setup_sw_io\" for hierarchy \"nios_setup:u0\|nios_setup_sw_io:sw_io\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "sw_io" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_setup_mm_interconnect_0\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "mm_interconnect_0" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 249 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_io_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sw_io_s1_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "sw_io_s1_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_io_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_io_s1_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "led_io_s1_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:one_sec_timer_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:one_sec_timer_s1_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "one_sec_timer_s1_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1080 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sample_store_csr_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:modular_adc_0_sequencer_csr_translator\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "modular_adc_0_sequencer_csr_translator" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1289 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_slave_agent.sv" 587 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 1493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:modular_adc_0_sample_store_csr_agent_rsp_fifo\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "modular_adc_0_sample_store_csr_agent_rsp_fifo" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901792981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router " "Elaborating entity \"nios_setup_mm_interconnect_0_router\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_default_decode nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\|nios_setup_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router:router\|nios_setup_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router.sv" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_001 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_setup_mm_interconnect_0_router_001\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_001:router_001\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router_001" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_001_default_decode nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_001:router_001\|nios_setup_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_001:router_001\|nios_setup_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_002 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_setup_mm_interconnect_0_router_002\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router_002" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793122 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_002_default_decode nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\|nios_setup_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_002:router_002\|nios_setup_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_003 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_setup_mm_interconnect_0_router_003\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_003:router_003\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "router_003" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2418 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_router_003_default_decode nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_003:router_003\|nios_setup_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_setup_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_router_003:router_003\|nios_setup_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_demux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_demux_001 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_mux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793241 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_cmd_mux_001 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_setup_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2636 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_cmd_mux_001.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_rsp_demux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_setup_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2761 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_rsp_mux nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_setup_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2951 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_mm_interconnect_0_rsp_mux_001 nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_setup_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_setup:u0\|nios_setup_mm_interconnect_0:mm_interconnect_0\|nios_setup_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_mm_interconnect_0_rsp_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_setup_irq_mapper nios_setup:u0\|nios_setup_irq_mapper:irq_mapper " "Elaborating entity \"nios_setup_irq_mapper\" for hierarchy \"nios_setup:u0\|nios_setup_irq_mapper:irq_mapper\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "irq_mapper" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_setup:u0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_setup:u0\|altera_reset_controller:rst_controller\"" {  } { { "platform/nios_setup/synthesis/nios_setup.v" "rst_controller" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/nios_setup.v" 321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_setup:u0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "platform/nios_setup/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1612901793481 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1612901794909 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1612901803218 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1612901803404 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1612901804753 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1612901804780 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1612901804832 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1612901804842 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 5 modules, 5 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1612901804844 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1612901805593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda636e6f2/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda636e6f2/alt_sld_fab.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/ip/slda636e6f2/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901805775 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901805775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/submodules/alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda636e6f2/submodules/alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_ident " "Found entity 1: alt_sld_fab_ident" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_ident.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/ip/slda636e6f2/submodules/alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901805786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901805786 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/submodules/alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda636e6f2/submodules/alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_presplit" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_presplit.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/ip/slda636e6f2/submodules/alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901805795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901805795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/submodules/alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda636e6f2/submodules/alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/ip/slda636e6f2/submodules/alt_sld_fab_sldfabric.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901805829 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_sldfabric" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/ip/slda636e6f2/submodules/alt_sld_fab_sldfabric.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901805829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901805829 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda636e6f2/submodules/alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda636e6f2/submodules/alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_splitter" {  } { { "db/ip/slda636e6f2/submodules/alt_sld_fab_splitter.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/db/ip/slda636e6f2/submodules/alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1612901805845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1612901805845 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1612901809918 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "alt_jtag_atlantic.v" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 348 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 3117 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 4114 -1 0 } } { "platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_jtag_uart_0.v" 393 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 3735 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_nios2_gen2_0_cpu.v" 2318 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v" 166 -1 0 } } { "platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_sample_store.v" 85 -1 0 } } { "platform/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/nios_setup_one_sec_timer.v" 175 -1 0 } } { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" 34 -1 0 } } { "platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" "" { Text "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/platform/nios_setup/synthesis/submodules/altera_modular_adc_control_fsm.v" 422 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1612901810087 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1612901810088 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901813411 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "56 " "56 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1612901815465 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 255 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/quartusprimewebedition/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 370 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1612901815591 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1612901815591 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901815794 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/output_files/top_adc.map.smsg " "Generated suppressed messages file C:/Users/Ivans/Documents/BesterElektroingenieurbeiSiemens/FPGA-Training/QuartusPrimeWebEdition/output_files/top_adc.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1612901816613 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1612901818902 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1612901818902 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2384 " "Implemented 2384 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1612901819305 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1612901819305 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2209 " "Implemented 2209 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1612901819305 ""} { "Info" "ICUT_CUT_TM_RAMS" "160 " "Implemented 160 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1612901819305 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1612901819305 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1612901819305 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4902 " "Peak virtual memory: 4902 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1612901819411 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 09 21:16:59 2021 " "Processing ended: Tue Feb 09 21:16:59 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1612901819411 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1612901819411 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:19 " "Total CPU time (on all processors): 00:01:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1612901819411 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1612901819411 ""}
