
# ðŸš€ Week 1 â€“ RTL to GLS

---

## ðŸ“Œ Task 1 â€“ Yosys Optimization with `opt_clean -purge`

**Objective:** Remove redundant wires, cells, and dead logic.

**Flow:**

1. `read_liberty -lib â€¦` â†’ Load library
2. `read_verilog opt_check4.v` â†’ Load RTL
3. `synth -top opt_check4` â†’ Synthesize
4. `opt_clean -purge` â†’ Remove unused logic
5. `abc -liberty â€¦` â†’ Map to tech cells
6. `show` â†’ Netlist view

**Results:**

* **opt_check4.v** â†’ Clean netlist, no redundant wires.
* **multiple_module_opt.v** â†’ Simpler design after purge.

**Takeaway:**
`opt_clean -purge` = **vacuum cleaner** ðŸ§¹ â†’ smaller, faster, cleaner netlist.

<!-- (Insert before vs after netlist snapshot) -->

---

## ðŸ“Œ Task 2 â€“ Constant DFF Mapping & GLS

**Objective:** See how Yosys handles constant-driven flops (`const4.v`, `const5.v`).

**Flow:**

1. `read_liberty` + `read_verilog`
2. `synth -top constX`
3. `dfflibmap` â†’ map DFFs
4. `abc` â†’ optimize
5. `write_verilog` â†’ netlist
6. GLS: `iverilog constX.v tb_constX.v`

**Results:**

* **const4.v** â†’ Outputs tied to constant 1, buffer used.
* **const5.v** â†’ Reset handled, two proper flops generated.

**Takeaway:**
Yosys optimizes constants but preserves **reset logic**.

<!-- (Insert GLS vs RTL sim waveform) -->

---

## ðŸ“Œ Task 3 â€“ MUX Using for-generate

**Flow:**

* Synth with `Test_Synth.ys`
* GLS with primitives + cell models

**Fix:** Missing latch replaced with `sky130_fd_sc_hd__udp_dlatch$lP`.

**Results:**

* RTL = GLS âœ…
* Scalable MUX instantiation works.

**Takeaway:**
for-generate = **clean, reusable hardware construction**.

<!-- (Insert MUX netlist + sim result) -->

---

## ðŸ“Œ Task 4 â€“ DEMUX Using generate

**Flow:** GLS sim requires primitives + std cells.

**Results:**

* RTL = GLS âœ…
* Code modular & clean.

**Takeaway:**
`generate` scales DEMUX without errors.

<!-- (Insert DEMUX sim image) -->

---

## ðŸ“Œ Task 5 â€“ Ripple Carry Adder (RCA)

**Flow:** GLS with primitives + std cells.

**Results:**

* RTL = GLS âœ…
* RCA mapped to std-cell adders & carry chain.

**Takeaway:**
Arithmetic circuits synthesize robustly with Yosys.

<!-- (Insert RCA sim & netlist image) -->

---

## ðŸ“˜ Theory Notes (Mini)

* **Behavioral Synthesis** â†’ Converts `always/if/case` â†’ muxes, flops, FSMs.
* **Timing** â†’ Setup, hold, critical path delay.
* **Liberty file (.lib)** â†’ Timing, power, functionality.
* **Hierarchical vs Flat Synthesis** â†’ Hierarchy = reuse; Flat = optimization.
* **Blocking vs Non-blocking** â†’ `=` sequential, `<=` parallel.
* **Incomplete case/if** â†’ Leads to latch â†’ add `default`.
* **GLS Importance** â†’ Confirms RTL = hardware netlist.

---

## ðŸ“ Quick Command Cheatsheet

```tcl
read_liberty -lib ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
read_verilog design.v
synth -top design
dfflibmap -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
abc -liberty ../my_lib/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
opt_clean -purge
write_verilog design_GLS.v
```

---

Would you like me to **add 1â€“2 tiny Verilog code snippets** (before vs after `opt_clean`), so your notes feel even more concrete and quick to revise?
