{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669825475619 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669825475619 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 21:54:35 2022 " "Processing started: Wed Nov 30 21:54:35 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669825475619 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1669825475619 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t /home/shreyas/intelFPGA_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim oneclock_project oneclock_project " "Command: quartus_sh -t /home/shreyas/intelFPGA_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim oneclock_project oneclock_project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1669825475619 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim oneclock_project oneclock_project " "Quartus(args): --rtl_sim oneclock_project oneclock_project" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1669825475619 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1669825475783 ""}
{ "Info" "0" "" "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected VHDL design -- VHDL simulation models will be used" 0 0 "Shell" 0 0 1669825475851 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1669825475852 ""}
{ "Warning" "0" "" "Warning: File oneclock_project_run_msim_rtl_vhdl.do already exists - backing up current file as oneclock_project_run_msim_rtl_vhdl.do.bak11" {  } {  } 0 0 "Warning: File oneclock_project_run_msim_rtl_vhdl.do already exists - backing up current file as oneclock_project_run_msim_rtl_vhdl.do.bak11" 0 0 "Shell" 0 0 1669825475914 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file /home/shreyas/Documents/IITB/sem3/ee224/EE_224_Project-master (Final, One State-One Clock) (1)/oneclock_project - Copy/simulation/modelsim/oneclock_project_run_msim_rtl_vhdl.do" {  } { { "/home/shreyas/Documents/IITB/sem3/ee224/EE_224_Project-master (Final, One State-One Clock) (1)/oneclock_project - Copy/simulation/modelsim/oneclock_project_run_msim_rtl_vhdl.do" "0" { Text "/home/shreyas/Documents/IITB/sem3/ee224/EE_224_Project-master (Final, One State-One Clock) (1)/oneclock_project - Copy/simulation/modelsim/oneclock_project_run_msim_rtl_vhdl.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file /home/shreyas/Documents/IITB/sem3/ee224/EE_224_Project-master (Final, One State-One Clock) (1)/oneclock_project - Copy/simulation/modelsim/oneclock_project_run_msim_rtl_vhdl.do" 0 0 "Shell" 0 0 1669825475929 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1669825475929 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1669825475935 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1669825475935 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file /home/shreyas/Documents/IITB/sem3/ee224/EE_224_Project-master (Final, One State-One Clock) (1)/oneclock_project - Copy/oneclock_project_nativelink_simulation.rpt" {  } { { "/home/shreyas/Documents/IITB/sem3/ee224/EE_224_Project-master (Final, One State-One Clock) (1)/oneclock_project - Copy/oneclock_project_nativelink_simulation.rpt" "0" { Text "/home/shreyas/Documents/IITB/sem3/ee224/EE_224_Project-master (Final, One State-One Clock) (1)/oneclock_project - Copy/oneclock_project_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file /home/shreyas/Documents/IITB/sem3/ee224/EE_224_Project-master (Final, One State-One Clock) (1)/oneclock_project - Copy/oneclock_project_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1669825475935 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "/home/shreyas/intelFPGA_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script /home/shreyas/intelFPGA_lite/20.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1669825475936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "496 " "Peak virtual memory: 496 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669825475936 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 30 21:54:35 2022 " "Processing ended: Wed Nov 30 21:54:35 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669825475936 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669825475936 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669825475936 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1669825475936 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669826667516 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669826667516 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 22:14:27 2022 " "Processing started: Wed Nov 30 22:14:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669826667516 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1669826667516 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp oneclock_project -c oneclock_project --netlist_type=sgate " "Command: quartus_npp oneclock_project -c oneclock_project --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1669826667516 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1669826667599 ""}
{ "Error" "EFLOW_ABNORMAL_EXIT" "quartus_npp " "Current module quartus_npp ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." {  } {  } 0 293007 "Current module %1!s! ended unexpectedly. Verify that you have sufficient memory available to compile your design. You can view disk space and physical RAM requirements on the System and Software Requirements page of the Intel FPGA website (http://dl.altera.com/requirements/)." 0 0 "Netlist Viewers Preprocess" 0 -1 1669826670837 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669826671428 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669826671428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 22:14:31 2022 " "Processing started: Wed Nov 30 22:14:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669826671428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1669826671428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp oneclock_project -c oneclock_project --netlist_type=sm_process " "Command: quartus_npp oneclock_project -c oneclock_project --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1669826671428 ""}
{ "Error" "ENPP_NLV_PREPROCESS_NOT_RUN" "" "Perform NLV Preprocess (quartus_npp) before opening the State Machine Viewer." {  } {  } 0 12752 "Perform NLV Preprocess (quartus_npp) before opening the State Machine Viewer." 0 0 "Netlist Viewers Preprocess" 0 -1 1669826671520 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 1  0 s Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "485 " "Peak virtual memory: 485 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669826671578 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 30 22:14:31 2022 " "Processing ended: Wed Nov 30 22:14:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669826671578 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669826671578 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669826671578 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1669826671578 ""}
