frame_buffer.v,verilog,xil_defaultlib,../../../../final_project_v1.gen/sources_1/ip/frame_buffer/sim/frame_buffer.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
