#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0097E718 .scope module, "pipeline" "pipeline" 2 15;
 .timescale -9 -12;
v009FAB00_0 .net "Mem_address", 31 0, v009F7018_0; 1 drivers
v009FA580_0 .net "Read_Data", 31 0, v009F6D00_0; 1 drivers
v009FAD10_0 .net "Write_data", 31 0, v009F7438_0; 1 drivers
v009FAC60_0 .net "alu_op", 1 0, v009F97E0_0; 1 drivers
v009FAD68_0 .net "alu_op_out_id_ex", 1 0, v009F8488_0; 1 drivers
v009FAE18_0 .net "alu_res_out_wb", 31 0, v008DC860_0; 1 drivers
v009FAAA8_0 .net "alu_src", 0 0, v009F9C58_0; 1 drivers
v009FAB58_0 .net "alu_src_out_id_ex", 0 0, v009F8010_0; 1 drivers
v009FACB8_0 .net "branch", 0 0, v009F9B50_0; 1 drivers
v009FAE70_0 .net "branch_address", 31 0, v009F7A90_0; 1 drivers
v009FAC08_0 .net "branch_out_id_ex", 0 0, v009F8430_0; 1 drivers
v009FABB0_0 .var "clk", 0 0;
v009FA6E0_0 .net "currpc_out", 31 0, v009F9A48_0; 1 drivers
v009FA898_0 .net "flag_ex", 0 0, v009F9FC8_0; 1 drivers
v009FA8F0_0 .net "flag_id", 0 0, v009F9AA0_0; 1 drivers
v009FAF20_0 .net "flag_if", 0 0, v009F9E10_0; 1 drivers
v009FA948_0 .net "imm_field_wo_sgn_ext", 15 0, v009F90C8_0; 1 drivers
v009FAEC8_0 .net "imm_sgn_ext_lft_shft", 31 0, L_009FBFF8; 1 drivers
v009FA790_0 .net "inp_instn", 31 0, v009F9730_0; 1 drivers
v009FA738_0 .net "inst_imm_field", 15 0, L_009FC520; 1 drivers
v009FA9A0_0 .net "inst_read_reg_addr1", 4 0, L_009FBFA0; 1 drivers
v009FA5D8_0 .net "inst_read_reg_addr2", 4 0, L_009FC7E0; 1 drivers
v009FA840_0 .net "mem_read", 0 0, v009F9CB0_0; 1 drivers
v009FAF78_0 .net "mem_read_out_ex_dm", 0 0, v009F79E0_0; 1 drivers
v009FA9F8_0 .net "mem_read_out_id_ex", 0 0, v009F83D8_0; 1 drivers
v009FA7E8_0 .net "mem_to_reg", 0 0, v009F9AF8_0; 1 drivers
v009FAA50_0 .net "mem_to_reg_out_dm_wb", 0 0, v009F72D8_0; 1 drivers
v009FAFD0_0 .net "mem_to_reg_out_ex_dm", 0 0, v009F7CA0_0; 1 drivers
v009FA630_0 .net "mem_to_reg_out_id_ex", 0 0, v009F8678_0; 1 drivers
v009FA688_0 .net "mem_write", 0 0, v009F9998_0; 1 drivers
v009FB3F0_0 .net "mem_write_out_ex_dm", 0 0, v009F7BF0_0; 1 drivers
v009FB080_0 .net "mem_write_out_id_ex", 0 0, v009F8CA8_0; 1 drivers
v009FB340_0 .net "nextpc", 31 0, v009F9838_0; 1 drivers
RS_009C6FFC .resolv tri, v009F8888_0, v009F9578_0, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>;
v009FB2E8_0 .net8 "nextpc_out", 31 0, RS_009C6FFC; 2 drivers
v009FB290_0 .net "opcode", 5 0, L_009FBD38; 1 drivers
v009FB448_0 .net "out_instn", 31 0, v009F95D0_0; 1 drivers
v009FB4A0_0 .net "pc_to_branch", 31 0, v009F9DB8_0; 1 drivers
v009FB398_0 .net "pcout", 31 0, v009F7A38_0; 1 drivers
v009FB028_0 .net "rd", 4 0, L_009FBD90; 1 drivers
v009FB1E0_0 .net "rd_out_dm_wb", 4 0, v009F70C8_0; 1 drivers
v009FB0D8_0 .net "rd_out_ex_dm", 4 0, v009F75C0_0; 1 drivers
v009FB130_0 .net "rd_out_id", 4 0, v009FA498_0; 1 drivers
RS_009C6EF4 .resolv tri, v009F7E58_0, v009F8DB0_0, C4<zzzzz>, C4<zzzzz>;
v009FB188_0 .net8 "rd_out_id_ex", 4 0, RS_009C6EF4; 2 drivers
v009FB238_0 .net "rd_out_wb", 4 0, v008D9248_0; 1 drivers
v009FC998_0 .net "read_data_out_wb", 31 0, v009F7228_0; 1 drivers
v009FCBA8_0 .net "reg_dst", 0 0, v009F9788_0; 1 drivers
v009FCC00_0 .net "reg_file_out_data1", 31 0, v009F87D8_0; 1 drivers
v009FC890_0 .net "reg_file_out_data2", 31 0, v009F8D00_0; 1 drivers
v009FCA48_0 .net "reg_file_rd_data1", 31 0, v009F8F68_0; 1 drivers
v009FC8E8_0 .net "reg_file_rd_data2", 31 0, v009F8FC0_0; 1 drivers
v009FCC58_0 .net "reg_wr_data", 31 0, v008DBFF0_0; 1 drivers
v009FCAA0_0 .net "reg_write", 0 0, v009F99F0_0; 1 drivers
v009FC9F0_0 .net "reg_write_out_dm_wb", 0 0, v009F71D0_0; 1 drivers
v009FCCB0_0 .net "reg_write_out_ex_dm", 0 0, v009F7C48_0; 1 drivers
v009FCAF8_0 .net "reg_write_out_id_ex", 0 0, v009F8938_0; 1 drivers
v009FCB50_0 .net "reg_write_out_wb", 0 0, v008DA248_0; 1 drivers
v009FC838_0 .var "reset", 0 0;
v009FC940_0 .net "resultOut", 31 0, v009F78D8_0; 1 drivers
v009FBE40_0 .net "sgn_ext_imm", 31 0, v009F8A98_0; 1 drivers
v009FC260_0 .net "sgn_ext_imm_out", 31 0, v009F8990_0; 1 drivers
v009FC628_0 .net "zero", 0 0, v009F8170_0; 1 drivers
E_009BA828 .event edge, v00983460_0;
L_009FBD38 .part v009F9730_0, 26, 6;
L_009FBFA0 .part v009F9730_0, 21, 5;
L_009FC7E0 .part v009F9730_0, 16, 5;
L_009FBD90 .part v009F9730_0, 11, 5;
L_009FC520 .part v009F9730_0, 0, 16;
S_008D80F8 .scope module, "IM" "Instruction_Memory" 2 39, 3 1, S_0097E718;
 .timescale -9 -12;
v009F9628 .array "Imemory", 1023 0, 31 0;
v009F96D8_0 .net "clk", 0 0, v009FABB0_0; 1 drivers
v009F9730_0 .var "inp_instn", 31 0;
v009F9838_0 .var "nextpc", 31 0;
v009F9D60_0 .alias "pc", 31 0, v009FB340_0;
v009F9DB8_0 .var "pc_to_branch", 31 0;
v009FADC0_0 .net "reset", 0 0, v009FC838_0; 1 drivers
v009FA528_0 .alias "stall_flag", 0 0, v009FAF20_0;
E_009BC1E8 .event edge, v00983460_0, v009F8A40_0;
S_008D7878 .scope module, "IF" "IF_ID_reg" 2 49, 4 1, S_0097E718;
 .timescale -9 -12;
v009F9578_0 .var "PCplus4Out", 31 0;
v009F9F18_0 .alias "clk", 0 0, v009F96D8_0;
v009F9E68_0 .alias "currpc", 31 0, v009FB4A0_0;
v009F9A48_0 .var "currpc_out", 31 0;
v009F9BA8_0 .var "flag_if_id", 0 0;
v009F9EC0_0 .alias "inp_instn", 31 0, v009FA790_0;
v009F9680_0 .alias "nextpc", 31 0, v009FB340_0;
v009F95D0_0 .var "out_instn", 31 0;
v009F9C00_0 .alias "reset", 0 0, v009FADC0_0;
S_008D75D0 .scope module, "cu" "ControlUnit" 2 66, 5 1, S_0097E718;
 .timescale -9 -12;
P_0098AA14 .param/l "ADDI" 5 12, C4<000100>;
P_0098AA28 .param/l "BEQ" 5 11, C4<000011>;
P_0098AA3C .param/l "LW" 5 9, C4<000001>;
P_0098AA50 .param/l "RType" 5 8, C4<000000>;
P_0098AA64 .param/l "SW" 5 10, C4<000010>;
v009F97E0_0 .var "alu_op", 1 0;
v009F9C58_0 .var "alu_src", 0 0;
v009F9B50_0 .var "branch", 0 0;
v009F9CB0_0 .var "mem_read", 0 0;
v009F9AF8_0 .var "mem_to_reg", 0 0;
v009F9998_0 .var "mem_write", 0 0;
v009F9D08_0 .alias "opcode", 5 0, v009FB290_0;
v009F9788_0 .var "reg_dst", 0 0;
v009F99F0_0 .var "reg_write", 0 0;
v009F9520_0 .alias "reset", 0 0, v009FADC0_0;
E_009BC1C8 .event edge, v009F9D08_0;
S_0097DB68 .scope module, "tb" "instruction_decoder" 2 89, 6 8, S_0097E718;
 .timescale -9 -12;
v009F9070_0 .net *"_s2", 29 0, L_009FC208; 1 drivers
v009F9228_0 .net *"_s4", 1 0, C4<00>; 1 drivers
v009F9330_0 .alias "clk", 0 0, v009F96D8_0;
v009F93E0_0 .var "flag_reg_wr_addr", 4 0;
v009F9280_0 .var "flag_reg_wr_addr_wb", 4 0;
v009F90C8_0 .var "imm_field_wo_sgn_ext", 15 0;
v009F9120_0 .alias "imm_sgn_ext_lft_shft", 31 0, v009FAEC8_0;
v009F9178_0 .alias "inst_imm_field", 15 0, v009FA738_0;
v009FA128_0 .alias "inst_read_reg_addr1", 4 0, v009FA9A0_0;
v009FA0D0_0 .alias "inst_read_reg_addr2", 4 0, v009FA5D8_0;
v009FA180_0 .alias "rd", 4 0, v009FB028_0;
v009FA498_0 .var "rd_out_id", 4 0;
v009FA1D8_0 .alias "reg_dst", 0 0, v009FCBA8_0;
v009FA3E8_0 .alias "reg_file_rd_data1", 31 0, v009FCA48_0;
v009FA288_0 .alias "reg_file_rd_data2", 31 0, v009FC8E8_0;
v009FA230_0 .net "reg_wr_addr", 4 0, v009F91D0_0; 1 drivers
v009FA2E0_0 .alias "reg_wr_addr_wb", 4 0, v009FB238_0;
v009FA020_0 .alias "reg_wr_data", 31 0, v009FCC58_0;
v009FA078_0 .alias "reg_write", 0 0, v009FCB50_0;
v009FA440_0 .alias "reg_write_cu", 0 0, v009FCAA0_0;
v009FA338 .array "registers_flag", 31 0, 0 0;
v009FA390_0 .alias "reset", 0 0, v009FADC0_0;
v009F98E8_0 .alias "sgn_ext_imm", 31 0, v009FBE40_0;
v009F9F70_0 .alias "stall_flag", 0 0, v009FA8F0_0;
v009F9940_0 .alias "stall_flag_ex", 0 0, v009FA898_0;
v009F9FC8_0 .var "stall_flag_ex_out", 0 0;
v009F9AA0_0 .var "stall_flag_id_out", 0 0;
v009F9890_0 .alias "stall_flag_if", 0 0, v009FAF20_0;
v009F9E10_0 .var "stall_flag_if_out", 0 0;
E_009BBE88/0 .event edge, v009F91D0_0;
E_009BBE88/1 .event negedge, v00983460_0;
E_009BBE88 .event/or E_009BBE88/0, E_009BBE88/1;
L_009FC208 .part v009F8A98_0, 0, 30;
L_009FBFF8 .concat [ 2 30 0 0], C4<00>, L_009FC208;
S_008D7C30 .scope module, "reg_wr_mux" "Mux2_1_5" 6 104, 7 1, S_0097DB68;
 .timescale -9 -12;
v009F9490_0 .alias "cs", 0 0, v009FCBA8_0;
v009F92D8_0 .alias "inp1", 4 0, v009FA5D8_0;
v009F9018_0 .alias "inp2", 4 0, v009FB028_0;
v009F91D0_0 .var "out", 4 0;
v009F9388_0 .alias "stall_flag", 0 0, v009FA8F0_0;
E_009BC088 .event edge, v009F8AF0_0, v009F9490_0, v009F9018_0, v009F8EB8_0;
S_0097DD00 .scope module, "registerFile" "RegisterFile" 6 109, 8 1, S_0097DB68;
 .timescale -9 -12;
v009F8B48_0 .alias "clk", 0 0, v009F96D8_0;
v009F8E08_0 .var/i "i", 31 0;
v009F8BF8_0 .alias "inst_read_reg_addr1", 4 0, v009FA9A0_0;
v009F8EB8_0 .alias "inst_read_reg_addr2", 4 0, v009FA5D8_0;
v009F8F68_0 .var "reg_file_rd_data1", 31 0;
v009F8FC0_0 .var "reg_file_rd_data2", 31 0;
v009F86D0_0 .alias "reg_wr", 0 0, v009FCB50_0;
v009F8C50_0 .alias "reg_wr_addr", 4 0, v009FB238_0;
v009F8728_0 .alias "reg_wr_data", 31 0, v009FCC58_0;
v009F8518 .array "registers", 31 0, 31 0;
v009F8570 .array "registers_flag", 31 0, 0 0;
v009F8780_0 .alias "reset", 0 0, v009FADC0_0;
v009F9438_0 .alias "stall_flag", 0 0, v009FA8F0_0;
E_009BC0C8/0 .event edge, v009F8AF0_0, v009F8EB8_0, v009F8BF8_0;
E_009BC0C8/1 .event posedge, v00983460_0;
E_009BC0C8 .event/or E_009BC0C8/0, E_009BC0C8/1;
E_009BC0E8 .event edge, v008DBF98_0;
S_0097DC78 .scope module, "signExtend" "SignExtend" 6 112, 9 1, S_0097DB68;
 .timescale -9 -12;
v009F89E8_0 .alias "inp", 15 0, v009FA738_0;
v009F8A98_0 .var "out", 31 0;
v009F8AF0_0 .alias "stall_flag", 0 0, v009FA8F0_0;
E_009BBEE8 .event edge, v009F8AF0_0, v009F8220_0;
S_0097DAE0 .scope module, "ID_EX" "ID_EX_reg" 2 116, 10 1, S_0097E718;
 .timescale -9 -12;
v009F8068_0 .alias "alu_op", 1 0, v009FAC60_0;
v009F8488_0 .var "alu_op_out_id_ex", 1 0;
v009F82D0_0 .alias "alu_src", 0 0, v009FAAA8_0;
v009F8010_0 .var "alu_src_out_id_ex", 0 0;
v009F8328_0 .alias "branch", 0 0, v009FACB8_0;
v009F8430_0 .var "branch_out_id_ex", 0 0;
v009F8118_0 .alias "clk", 0 0, v009F96D8_0;
v009F81C8_0 .var "flag_id_ex", 0 0;
v009F8220_0 .alias "inst_imm_field", 15 0, v009FA738_0;
v009F8380_0 .alias "mem_read", 0 0, v009FA840_0;
v009F83D8_0 .var "mem_read_out_id_ex", 0 0;
v009F85C8_0 .alias "mem_to_reg", 0 0, v009FA7E8_0;
v009F8678_0 .var "mem_to_reg_out_id_ex", 0 0;
v009F8830_0 .alias "mem_write", 0 0, v009FA688_0;
v009F8CA8_0 .var "mem_write_out_id_ex", 0 0;
v009F8A40_0 .alias "nextpc", 31 0, v009FB340_0;
v009F8888_0 .var "nextpc_out", 31 0;
v009F88E0_0 .alias "rd_in_id_ex", 4 0, v009FB130_0;
v009F8DB0_0 .var "rd_out_id_ex", 4 0;
v009F87D8_0 .var "reg_file_out_data1", 31 0;
v009F8D00_0 .var "reg_file_out_data2", 31 0;
v009F8E60_0 .alias "reg_file_rd_data1", 31 0, v009FCA48_0;
v009F8D58_0 .alias "reg_file_rd_data2", 31 0, v009FC8E8_0;
v009F8620_0 .alias "reg_write", 0 0, v009FCAA0_0;
v009F8938_0 .var "reg_write_out_id_ex", 0 0;
v009F8F10_0 .alias "reset", 0 0, v009FADC0_0;
v009F8BA0_0 .alias "sgn_ext_imm", 31 0, v009FBE40_0;
v009F8990_0 .var "sgn_ext_imm_out", 31 0;
S_0097DA58 .scope module, "Ex" "EX" 2 151, 11 1, S_0097E718;
 .timescale -9 -12;
P_009AE4CC .param/l "ADD" 11 53, C4<000000>;
P_009AE4E0 .param/l "ADDI" 11 50, C4<00>;
P_009AE4F4 .param/l "BEQ" 11 51, C4<01>;
P_009AE508 .param/l "LW" 11 48, C4<00>;
P_009AE51C .param/l "MUL" 11 55, C4<000010>;
P_009AE530 .param/l "RType" 11 52, C4<10>;
P_009AE544 .param/l "SUB" 11 54, C4<000001>;
P_009AE558 .param/l "SW" 11 49, C4<00>;
L_009FBB88 .functor BUFZ 32, v009F87D8_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v009F7CF8_0 .var "ALUControl", 3 0;
v009F7DA8_0 .alias "ALUOp", 1 0, v009FAD68_0;
v009F7E00_0 .alias "ALUSrc", 0 0, v009FAB58_0;
v009F7A90_0 .var "address", 31 0;
v009F7B40_0 .alias "address_in", 4 0, v009FB188_0;
v009F7E58_0 .var "address_out", 4 0;
v009F7EB0_0 .alias "branch", 0 0, v009FAC08_0;
v009F7568_0 .alias "clk", 0 0, v009F96D8_0;
v009F7AE8_0 .net "data1", 31 0, L_009FBB88; 1 drivers
v009F7618_0 .var "data2", 31 0;
v009F7670_0 .net "funct", 5 0, L_009FC470; 1 drivers
v009F76C8_0 .var "offset", 31 0;
v009F7720_0 .alias "pc", 31 0, v009FB2E8_0;
v009F7A38_0 .var "pcout", 31 0;
v009F77D0_0 .alias "reset", 0 0, v009FADC0_0;
v009F7880_0 .var "result", 31 0;
v009F78D8_0 .var "resultOut", 31 0;
v009F7930_0 .alias "rs", 31 0, v009FCC00_0;
v009F7988_0 .alias "rt", 31 0, v009FC890_0;
v009F80C0_0 .alias "sign_ext", 31 0, v009FC260_0;
v009F8278_0 .alias "stall_flag", 0 0, v009FA898_0;
v009F8170_0 .var "zero", 0 0;
E_009BBD88/0 .event edge, v009F8278_0;
E_009BBD88/1 .event posedge, v00983460_0;
E_009BBD88 .event/or E_009BBD88/0, E_009BBD88/1;
E_009BBEC8 .event edge, v009F80C0_0, v009F8278_0, v009F8170_0, v009F7EB0_0;
E_009BBF28 .event edge, v009F7618_0, v009F7AE8_0, v009F7CF8_0;
E_009BBC68/0 .event edge, v009F8278_0, v009F7720_0, v009F7DA8_0, v009F80C0_0;
E_009BBC68/1 .event edge, v009F76C8_0, v009F7670_0;
E_009BBC68 .event/or E_009BBC68/0, E_009BBC68/1;
E_009BBF48 .event edge, v009F80C0_0, v009F7070_0, v009F7E00_0;
L_009FC470 .part v009F8990_0, 0, 6;
S_0097E608 .scope module, "EX_DM" "EX_DM_register" 2 171, 12 1, S_0097E718;
 .timescale -9 -12;
v009F73E0_0 .alias "ALU_result", 31 0, v009FC940_0;
v009F7018_0 .var "Mem_address", 31 0;
v009F7070_0 .alias "Write_data_in", 31 0, v009FC890_0;
v009F7438_0 .var "Write_data_out", 31 0;
v009F7B98_0 .alias "clk", 0 0, v009F96D8_0;
v009F7FB8_0 .var "flag_ex_dm", 0 0;
v009F7F60_0 .alias "mem_read_in", 0 0, v009FA9F8_0;
v009F79E0_0 .var "mem_read_out_ex_dm", 0 0;
v009F7778_0 .alias "mem_to_reg_in", 0 0, v009FA630_0;
v009F7CA0_0 .var "mem_to_reg_out_ex_dm", 0 0;
v009F7510_0 .alias "mem_write_in", 0 0, v009FB080_0;
v009F7BF0_0 .var "mem_write_out_ex_dm", 0 0;
v009F7D50_0 .alias "rd_in_ex_dm", 4 0, v009FB188_0;
v009F75C0_0 .var "rd_out_ex_dm", 4 0;
v009F7F08_0 .alias "reg_write_in", 0 0, v009FCAF8_0;
v009F7C48_0 .var "reg_write_out_ex_dm", 0 0;
v009F7828_0 .alias "reset", 0 0, v009FADC0_0;
S_0097E580 .scope module, "DM" "DataMemory" 2 190, 13 1, S_0097E718;
 .timescale -9 -12;
v009F7280_0 .alias "Mem_address", 31 0, v009FAB00_0;
v009F7388_0 .alias "Mem_read", 0 0, v009FAF78_0;
v009F6D58_0 .alias "Mem_write", 0 0, v009FB3F0_0;
v009F6D00_0 .var "Read_Data", 31 0;
v009F6F68_0 .alias "Write_data", 31 0, v009FAD10_0;
v009F6E08_0 .alias "clk", 0 0, v009F96D8_0;
v009F6E60 .array "memory", 9 0, 31 0;
v009F6FC0_0 .alias "reset", 0 0, v009FADC0_0;
E_009BAFC8 .event negedge, v00983460_0;
E_009BB0A8 .event edge, v009F7388_0;
E_009BB1A8 .event posedge, v008DBF98_0;
S_0097E4F8 .scope module, "DM_WB" "MEM_WB_reg" 2 200, 14 1, S_0097E718;
 .timescale -9 -12;
v008DC860_0 .var "alu_res_out", 31 0;
v008DC8B8_0 .alias "alu_result", 31 0, v009FAB00_0;
v008DC910_0 .alias "clk", 0 0, v009F96D8_0;
v009F6EB8_0 .var "flag_dm_wb", 0 0;
v009F7120_0 .alias "mem_to_reg", 0 0, v009FAFD0_0;
v009F72D8_0 .var "mem_to_reg_out_dm_wb", 0 0;
v009F6DB0_0 .alias "rd_in_dm_wb", 4 0, v009FB0D8_0;
v009F70C8_0 .var "rd_out_dm_wb", 4 0;
v009F7178_0 .alias "read_data", 31 0, v009FA580_0;
v009F7228_0 .var "read_data_out", 31 0;
v009F6F10_0 .alias "reg_write", 0 0, v009FCCB0_0;
v009F71D0_0 .var "reg_write_out_dm_wb", 0 0;
v009F7330_0 .net "reset", 0 0, C4<z>; 0 drivers
E_009BA448 .event posedge, v009F7330_0;
S_0097E360 .scope module, "WB" "WriteBack" 2 214, 15 2, S_0097E718;
 .timescale -9 -12;
v008DAC98_0 .alias "alu_data_out", 31 0, v009FAE18_0;
v00983460_0 .alias "clk", 0 0, v009F96D8_0;
v0098F2E0_0 .alias "dm_data_out", 31 0, v009FC998_0;
v009814B8_0 .alias "mem_to_reg", 0 0, v009FAA50_0;
v008D91F0_0 .alias "rd_in_wb", 4 0, v009FB1E0_0;
v008D9248_0 .var "rd_out_wb", 4 0;
v008DA1F0_0 .alias "reg_write", 0 0, v009FC9F0_0;
v008DA248_0 .var "reg_write_out_wb", 0 0;
v008DBF98_0 .alias "reset", 0 0, v009FADC0_0;
v008DBFF0_0 .var "wb_data", 31 0;
E_009BA768 .event posedge, v00983460_0;
    .scope S_008D80F8;
T_0 ;
    %vpi_call 3 16 "$readmemb", "Icode.txt", v009F9628;
    %end;
    .thread T_0;
    .scope S_008D80F8;
T_1 ;
    %wait E_009BB1A8;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v009F9628, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F9730_0, 0, 8;
    %movi 8, 4, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F9838_0, 0, 8;
    %ix/load 0, 32, 0;
    %assign/v0 v009F9DB8_0, 0, 0;
    %vpi_call 3 27 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v009F9730_0, v009F9838_0, v009F9DB8_0;
    %jmp T_1;
    .thread T_1;
    .scope S_008D80F8;
T_2 ;
    %wait E_009BA768;
    %delay 20000, 0;
    %load/v 8, v009FA528_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_2.0, 4;
    %load/v 40, v009F9D60_0, 32;
    %movi 72, 4, 32;
    %div 40, 72, 32;
    %ix/get 3, 40, 32;
    %load/av 8, v009F9628, 32;
    %set/v v009F9730_0, 8, 32;
    %load/v 8, v009F9D60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F9DB8_0, 0, 8;
    %ix/load 0, 4, 0;
    %load/vp0 8, v009F9D60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F9838_0, 0, 8;
    %vpi_call 3 41 "$display", "time=%3d, inp_instn=%b, nextpc=%b, pc_to _branch=%b \012", $time, v009F9730_0, v009F9838_0, v009F9DB8_0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_008D80F8;
T_3 ;
    %wait E_009BC1E8;
    %load/v 8, v009F9838_0, 32;
    %cmpi/u 8, 40, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 3 50 "$finish";
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_008D7878;
T_4 ;
    %wait E_009BB1A8;
    %set/v v009F9BA8_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_008D7878;
T_5 ;
    %wait E_009BA768;
    %load/v 8, v009F9EC0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F95D0_0, 0, 8;
    %load/v 8, v009F9680_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F9578_0, 0, 8;
    %load/v 8, v009F9E68_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F9A48_0, 0, 8;
    %jmp T_5;
    .thread T_5;
    .scope S_008D75D0;
T_6 ;
    %wait E_009BB1A8;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9B50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9CB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9AF8_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v009F97E0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9C58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F99F0_0, 0, 0;
    %jmp T_6;
    .thread T_6;
    .scope S_008D75D0;
T_7 ;
    %wait E_009BC1C8;
    %load/v 8, v009F9D08_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_7.0, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_7.1, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_7.2, 6;
    %cmpi/u 8, 3, 6;
    %jmp/1 T_7.3, 6;
    %cmpi/u 8, 4, 6;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.0 ;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9788_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9B50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9CB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9AF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9C58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F99F0_0, 0, 1;
    %movi 8, 2, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v009F97E0_0, 0, 8;
    %jmp T_7.5;
T_7.1 ;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9B50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9CB0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9AF8_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9C58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F99F0_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v009F97E0_0, 0, 0;
    %jmp T_7.5;
T_7.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9B50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9CB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9AF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9998_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9C58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F99F0_0, 0, 0;
    %ix/load 0, 2, 0;
    %assign/v0 v009F97E0_0, 0, 0;
    %jmp T_7.5;
T_7.3 ;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9B50_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9CB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9AF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9C58_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F99F0_0, 0, 0;
    %movi 8, 1, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v009F97E0_0, 0, 8;
    %jmp T_7.5;
T_7.4 ;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9788_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9B50_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9CB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9AF8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9998_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9C58_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F99F0_0, 0, 1;
    %ix/load 0, 2, 0;
    %assign/v0 v009F97E0_0, 0, 0;
    %jmp T_7.5;
T_7.5 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_008D7C30;
T_8 ;
    %wait E_009BC088;
    %load/v 8, v009F9388_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_8.0, 4;
    %load/v 8, v009F9490_0, 1;
    %cmpi/u 8, 0, 1;
    %mov 8, 4, 1;
    %jmp/0  T_8.2, 8;
    %load/v 9, v009F92D8_0, 5;
    %jmp/1  T_8.4, 8;
T_8.2 ; End of true expr.
    %load/v 14, v009F9490_0, 1;
    %jmp/0  T_8.5, 14;
    %load/v 15, v009F9018_0, 5;
    %jmp/1  T_8.7, 14;
T_8.5 ; End of true expr.
    %jmp/0  T_8.6, 14;
 ; End of false expr.
    %blend  15, 2, 5; Condition unknown.
    %jmp  T_8.7;
T_8.6 ;
    %mov 15, 2, 5; Return false value
T_8.7 ;
    %jmp/0  T_8.3, 8;
 ; End of false expr.
    %blend  9, 15, 5; Condition unknown.
    %jmp  T_8.4;
T_8.3 ;
    %mov 9, 15, 5; Return false value
T_8.4 ;
    %set/v v009F91D0_0, 9, 5;
T_8.0 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0097DD00;
T_9 ;
    %wait E_009BC0E8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_0 ;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_1 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_2 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_3 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_4 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_5 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_6 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_7 ;
    %movi 8, 4, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 8;
t_8 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_9 ;
    %movi 8, 5, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 8;
t_10 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_11 ;
    %movi 8, 6, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 8;
t_12 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_13 ;
    %movi 8, 7, 32;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 8;
t_14 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_15 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_16 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_17 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_18 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_19 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_20 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_21 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_22 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_23 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_24 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_25 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_26 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_27 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_28 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_29 ;
    %movi 8, 15, 32;
    %ix/load 3, 15, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 8;
t_30 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_31 ;
    %movi 8, 16, 32;
    %ix/load 3, 16, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 8;
t_32 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_33 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_34 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_35 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_36 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_37 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_38 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_39 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_40 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_41 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_42 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_43 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_44 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_45 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_46 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_47 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_48 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_49 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_50 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_51 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_52 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_53 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_54 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_55 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_56 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_57 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_58 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_59 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_60 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_61 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8518, 0, 0;
t_62 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F8570, 0, 0;
t_63 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0097DD00;
T_10 ;
    %wait E_009BC0C8;
    %load/v 8, v009F9438_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_10.0, 4;
    %ix/getv 3, v009F8BF8_0;
    %load/av 8, v009F8518, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F8F68_0, 0, 8;
    %ix/getv 3, v009F8EB8_0;
    %load/av 8, v009F8518, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F8FC0_0, 0, 8;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0097DD00;
T_11 ;
    %wait E_009BA768;
    %set/v v009F8E08_0, 0, 32;
T_11.0 ;
    %load/v 8, v009F8E08_0, 32;
   %cmpi/s 8, 32, 32;
    %jmp/0xz T_11.1, 5;
    %ix/load 0, 1, 0;
    %load/vp0/s 8, v009F8E08_0, 32;
    %set/v v009F8E08_0, 8, 32;
    %jmp T_11.0;
T_11.1 ;
    %load/v 8, v009F86D0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_11.2, 4;
    %load/v 8, v009F8728_0, 32;
    %ix/getv 3, v009F8C50_0;
   %jmp/1 t_64, 4;
   %ix/load 1, 0, 0;
   %set/av v009F8518, 8, 32;
t_64 ;
    %vpi_call 8 78 "$display", "time=%3d, ans=%b addr=%b data=%b \012", $time, &A<v009F8518, v009F8C50_0 >, v009F8C50_0, v009F8728_0;
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0097DC78;
T_12 ;
    %wait E_009BBEE8;
    %load/v 8, v009F8AF0_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_12.0, 4;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.5, 4;
    %load/x1p 11, v009F89E8_0, 1;
    %jmp T_12.6;
T_12.5 ;
    %mov 11, 2, 1;
T_12.6 ;
    %mov 8, 11, 1; Move signal select into place
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %jmp/0  T_12.2, 8;
    %load/v 9, v009F89E8_0, 16;
    %mov 25, 1, 16;
    %jmp/1  T_12.4, 8;
T_12.2 ; End of true expr.
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_12.10, 4;
    %load/x1p 43, v009F89E8_0, 1;
    %jmp T_12.11;
T_12.10 ;
    %mov 43, 2, 1;
T_12.11 ;
    %mov 41, 43, 1; Move signal select into place
    %mov 42, 0, 1;
    %cmpi/u 41, 0, 2;
    %mov 41, 4, 1;
    %jmp/0  T_12.7, 41;
    %load/v 42, v009F89E8_0, 16;
    %mov 58, 0, 16;
    %jmp/1  T_12.9, 41;
T_12.7 ; End of true expr.
    %mov 74, 2, 16;
    %movi 90, 0, 16;
    %jmp/0  T_12.8, 41;
 ; End of false expr.
    %blend  42, 74, 32; Condition unknown.
    %jmp  T_12.9;
T_12.8 ;
    %mov 42, 74, 32; Return false value
T_12.9 ;
    %jmp/0  T_12.3, 8;
 ; End of false expr.
    %blend  9, 42, 32; Condition unknown.
    %jmp  T_12.4;
T_12.3 ;
    %mov 9, 42, 32; Return false value
T_12.4 ;
    %set/v v009F8A98_0, 9, 32;
T_12.0 ;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0097DB68;
T_13 ;
    %wait E_009BB1A8;
    %ix/load 3, 0, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_65 ;
    %ix/load 3, 1, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_66 ;
    %ix/load 3, 2, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_67 ;
    %ix/load 3, 3, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_68 ;
    %ix/load 3, 4, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_69 ;
    %ix/load 3, 5, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_70 ;
    %ix/load 3, 6, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_71 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_72 ;
    %ix/load 3, 8, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_73 ;
    %ix/load 3, 9, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_74 ;
    %ix/load 3, 10, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_75 ;
    %ix/load 3, 11, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_76 ;
    %ix/load 3, 12, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_77 ;
    %ix/load 3, 13, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_78 ;
    %ix/load 3, 14, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_79 ;
    %ix/load 3, 15, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_80 ;
    %ix/load 3, 16, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_81 ;
    %ix/load 3, 17, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_82 ;
    %ix/load 3, 18, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_83 ;
    %ix/load 3, 19, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_84 ;
    %ix/load 3, 20, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_85 ;
    %ix/load 3, 21, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_86 ;
    %ix/load 3, 22, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_87 ;
    %ix/load 3, 23, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_88 ;
    %ix/load 3, 24, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_89 ;
    %ix/load 3, 25, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_90 ;
    %ix/load 3, 26, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_91 ;
    %ix/load 3, 27, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_92 ;
    %ix/load 3, 28, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_93 ;
    %ix/load 3, 29, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_94 ;
    %ix/load 3, 30, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_95 ;
    %ix/load 3, 31, 0; address
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_96 ;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9FC8_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9E10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9AA0_0, 0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0097DB68;
T_14 ;
    %wait E_009BA768;
    %ix/getv 3, v009FA128_0;
    %load/av 8, v009FA338, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %ix/getv 3, v009FA0D0_0;
    %load/av 9, v009FA338, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %or 8, 4, 1;
    %jmp/0xz  T_14.0, 8;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9E10_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9AA0_0, 0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9FC8_0, 0, 1;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0097DB68;
T_15 ;
    %wait E_009BBEE8;
    %load/v 8, v009F9F70_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_15.0, 4;
    %load/v 8, v009F9178_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v009F90C8_0, 0, 8;
T_15.0 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0097DB68;
T_16 ;
    %wait E_009BBE88;
    %load/v 8, v009FA230_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v009F93E0_0, 0, 8;
    %load/v 8, v009FA2E0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v009F9280_0, 0, 8;
    %load/v 8, v009FA230_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v009FA498_0, 0, 8;
    %vpi_call 6 165 "$display", "12345678912345678912345678900000000000000000000";
    %vpi_call 6 166 "$display", "HI", v009FA498_0;
    %load/v 8, v009FA440_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_16.0, 4;
    %ix/getv 3, v009F93E0_0;
    %jmp/1 t_97, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 1;
t_97 ;
T_16.0 ;
    %load/v 8, v009FA078_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_16.2, 4;
    %ix/getv 3, v009FA2E0_0;
    %jmp/1 t_98, 4;
    %ix/load 0, 1, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009FA338, 0, 0;
t_98 ;
T_16.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9E10_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9AA0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009F9FC8_0, 0, 0;
    %jmp T_16;
    .thread T_16;
    .scope S_0097DAE0;
T_17 ;
    %wait E_009BB1A8;
    %set/v v009F81C8_0, 1, 1;
    %jmp T_17;
    .thread T_17;
    .scope S_0097DAE0;
T_18 ;
    %wait E_009BA768;
    %load/v 8, v009F8A40_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F8888_0, 0, 8;
    %load/v 8, v009F8328_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F8430_0, 0, 8;
    %load/v 8, v009F8E60_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F87D8_0, 0, 8;
    %load/v 8, v009F8D58_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F8D00_0, 0, 8;
    %load/v 8, v009F8BA0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F8990_0, 0, 8;
    %load/v 8, v009F8620_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F8938_0, 0, 8;
    %load/v 8, v009F85C8_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F8678_0, 0, 8;
    %load/v 8, v009F8830_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F8CA8_0, 0, 8;
    %load/v 8, v009F8380_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F83D8_0, 0, 8;
    %load/v 8, v009F82D0_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F8010_0, 0, 8;
    %load/v 8, v009F8068_0, 2;
    %ix/load 0, 2, 0;
    %assign/v0 v009F8488_0, 0, 8;
    %load/v 8, v009F88E0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v009F8DB0_0, 0, 8;
    %jmp T_18;
    .thread T_18;
    .scope S_0097DA58;
T_19 ;
    %wait E_009BBF48;
    %load/v 8, v009F8278_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.0, 4;
    %load/v 8, v009F7E00_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_19.2, 4;
    %load/v 8, v009F7988_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F7618_0, 0, 8;
    %jmp T_19.3;
T_19.2 ;
    %load/v 8, v009F80C0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F7618_0, 0, 8;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0097DA58;
T_20 ;
    %wait E_009BBC68;
    %load/v 8, v009F8278_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_20.0, 4;
    %load/v 8, v009F7720_0, 32;
    %set/v v009F7A38_0, 8, 32;
    %load/v 8, v009F7DA8_0, 2;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_20.2, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_20.3, 6;
    %cmpi/u 8, 0, 2;
    %jmp/1 T_20.4, 6;
    %cmpi/u 8, 1, 2;
    %jmp/1 T_20.5, 6;
    %cmpi/u 8, 2, 2;
    %jmp/1 T_20.6, 6;
    %jmp T_20.7;
T_20.2 ;
    %set/v v009F7CF8_0, 0, 4;
    %load/v 8, v009F80C0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v009F76C8_0, 8, 32;
    %load/v 8, v009F76C8_0, 32;
    %set/v v009F7618_0, 8, 32;
    %jmp T_20.7;
T_20.3 ;
    %set/v v009F7CF8_0, 0, 4;
    %load/v 8, v009F80C0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v009F76C8_0, 8, 32;
    %load/v 8, v009F76C8_0, 32;
    %set/v v009F7618_0, 8, 32;
    %jmp T_20.7;
T_20.4 ;
    %set/v v009F7CF8_0, 0, 4;
    %jmp T_20.7;
T_20.5 ;
    %movi 8, 1, 4;
    %set/v v009F7CF8_0, 8, 4;
    %jmp T_20.7;
T_20.6 ;
    %load/v 8, v009F7670_0, 6;
    %cmpi/u 8, 0, 6;
    %jmp/1 T_20.8, 6;
    %cmpi/u 8, 1, 6;
    %jmp/1 T_20.9, 6;
    %cmpi/u 8, 2, 6;
    %jmp/1 T_20.10, 6;
    %jmp T_20.11;
T_20.8 ;
    %set/v v009F7CF8_0, 0, 4;
    %jmp T_20.11;
T_20.9 ;
    %movi 8, 1, 4;
    %set/v v009F7CF8_0, 8, 4;
    %jmp T_20.11;
T_20.10 ;
    %movi 8, 2, 4;
    %set/v v009F7CF8_0, 8, 4;
    %jmp T_20.11;
T_20.11 ;
    %jmp T_20.7;
T_20.7 ;
T_20.0 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0097DA58;
T_21 ;
    %wait E_009BB1A8;
    %ix/load 0, 1, 0;
    %assign/v0 v009F8170_0, 0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0097DA58;
T_22 ;
    %wait E_009BBF28;
    %load/v 8, v009F8278_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_22.0, 4;
    %load/v 8, v009F7AE8_0, 32;
    %load/v 40, v009F7618_0, 32;
    %cmp/u 8, 40, 32;
    %jmp/0xz  T_22.2, 4;
    %ix/load 0, 1, 0;
    %assign/v0 v009F8170_0, 0, 1;
    %jmp T_22.3;
T_22.2 ;
    %ix/load 0, 1, 0;
    %assign/v0 v009F8170_0, 0, 0;
T_22.3 ;
    %load/v 8, v009F7CF8_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_22.4, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_22.5, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_22.6, 6;
    %jmp T_22.7;
T_22.4 ;
    %vpi_call 11 130 "$display", "data1=%d, data2=%d \012", v009F7AE8_0, v009F7618_0;
    %load/v 8, v009F7AE8_0, 32;
    %load/v 40, v009F7618_0, 32;
    %add 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F7880_0, 0, 8;
    %jmp T_22.7;
T_22.5 ;
    %load/v 8, v009F7AE8_0, 32;
    %load/v 40, v009F7618_0, 32;
    %sub 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F7880_0, 0, 8;
    %jmp T_22.7;
T_22.6 ;
    %load/v 8, v009F7AE8_0, 32;
    %load/v 40, v009F7618_0, 32;
    %mul 8, 40, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F7880_0, 0, 8;
    %jmp T_22.7;
T_22.7 ;
T_22.0 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0097DA58;
T_23 ;
    %wait E_009BBEC8;
    %load/v 8, v009F8278_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_23.0, 4;
    %load/v 8, v009F7EB0_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %mov 8, 4, 1;
    %load/v 9, v009F8170_0, 1;
    %mov 10, 0, 2;
    %cmpi/u 9, 1, 3;
    %mov 9, 4, 1;
    %and 8, 9, 1;
    %jmp/0xz  T_23.2, 8;
    %vpi_call 11 169 "$display", "hello";
    %load/v 8, v009F80C0_0, 32;
    %ix/load 0, 2, 0;
    %mov 4, 0, 1;
    %shiftl/i0  8, 32;
    %set/v v009F76C8_0, 8, 32;
    %load/v 8, v009F76C8_0, 32;
    %load/v 40, v009F7720_0, 32;
    %add 8, 40, 32;
    %set/v v009F7A90_0, 8, 32;
    %load/v 8, v009F7A90_0, 32;
    %set/v v009F7A38_0, 8, 32;
T_23.2 ;
T_23.0 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0097DA58;
T_24 ;
    %wait E_009BBD88;
    %load/v 8, v009F8278_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_24.0, 4;
    %load/v 8, v009F7880_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F78D8_0, 0, 8;
    %load/v 8, v009F7B40_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v009F7E58_0, 0, 8;
    %vpi_call 11 185 "$display", v009F78D8_0;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0097E608;
T_25 ;
    %wait E_009BB1A8;
    %set/v v009F7FB8_0, 1, 1;
    %jmp T_25;
    .thread T_25;
    .scope S_0097E608;
T_26 ;
    %wait E_009BA768;
    %load/v 8, v009F7F60_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F79E0_0, 0, 8;
    %load/v 8, v009F7510_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F7BF0_0, 0, 8;
    %load/v 8, v009F73E0_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F7018_0, 0, 8;
    %load/v 8, v009F7070_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F7438_0, 0, 8;
    %load/v 8, v009F7778_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F7CA0_0, 0, 8;
    %load/v 8, v009F7F08_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F7C48_0, 0, 8;
    %load/v 8, v009F7D50_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v009F75C0_0, 0, 8;
    %jmp T_26;
    .thread T_26;
    .scope S_0097E580;
T_27 ;
    %wait E_009BB1A8;
    %movi 8, 4, 32;
    %ix/load 3, 0, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F6E60, 0, 8;
t_99 ;
    %movi 8, 2, 32;
    %ix/load 3, 1, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F6E60, 0, 8;
t_100 ;
    %movi 8, 3, 32;
    %ix/load 3, 2, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F6E60, 0, 8;
t_101 ;
    %movi 8, 5, 32;
    %ix/load 3, 3, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F6E60, 0, 8;
t_102 ;
    %movi 8, 7, 32;
    %ix/load 3, 4, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F6E60, 0, 8;
t_103 ;
    %movi 8, 8, 32;
    %ix/load 3, 5, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F6E60, 0, 8;
t_104 ;
    %movi 8, 9, 32;
    %ix/load 3, 6, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F6E60, 0, 8;
t_105 ;
    %ix/load 3, 7, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F6E60, 0, 0;
t_106 ;
    %movi 8, 1, 32;
    %ix/load 3, 8, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F6E60, 0, 8;
t_107 ;
    %movi 8, 4, 32;
    %ix/load 3, 9, 0; address
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F6E60, 0, 8;
t_108 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0097E580;
T_28 ;
    %wait E_009BB0A8;
    %load/v 8, v009F7388_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_28.0, 4;
    %ix/getv 3, v009F7280_0;
    %load/av 8, v009F6E60, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F6D00_0, 0, 8;
T_28.0 ;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_0097E580;
T_29 ;
    %wait E_009BAFC8;
    %load/v 8, v009F6D58_0, 1;
    %mov 9, 0, 2;
    %cmpi/u 8, 1, 3;
    %jmp/0xz  T_29.0, 4;
    %load/v 8, v009F6F68_0, 32;
    %ix/getv 3, v009F7280_0;
    %jmp/1 t_109, 4;
    %ix/load 0, 32, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v009F6E60, 0, 8;
t_109 ;
T_29.0 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0097E4F8;
T_30 ;
    %wait E_009BA448;
    %set/v v009F6EB8_0, 1, 1;
    %jmp T_30;
    .thread T_30;
    .scope S_0097E4F8;
T_31 ;
    %wait E_009BA768;
    %load/v 8, v009F7120_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F72D8_0, 0, 8;
    %load/v 8, v009F6F10_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009F71D0_0, 0, 8;
    %load/v 8, v009F7178_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v009F7228_0, 0, 8;
    %load/v 8, v008DC8B8_0, 32;
    %ix/load 0, 32, 0;
    %assign/v0 v008DC860_0, 0, 8;
    %load/v 8, v009F6DB0_0, 5;
    %ix/load 0, 5, 0;
    %assign/v0 v009F70C8_0, 0, 8;
    %jmp T_31;
    .thread T_31;
    .scope S_0097E360;
T_32 ;
    %wait E_009BA768;
    %load/v 8, v008D91F0_0, 5;
    %set/v v008D9248_0, 8, 5;
    %load/v 8, v008DA1F0_0, 1;
    %set/v v008DA248_0, 8, 1;
    %load/v 8, v009814B8_0, 1;
    %mov 9, 0, 1;
    %cmpi/u 8, 0, 2;
    %jmp/0xz  T_32.0, 4;
    %load/v 8, v008DAC98_0, 32;
    %set/v v008DBFF0_0, 8, 32;
    %jmp T_32.1;
T_32.0 ;
    %load/v 8, v0098F2E0_0, 32;
    %set/v v008DBFF0_0, 8, 32;
T_32.1 ;
    %vpi_call 15 24 "$display", "data ", v008DBFF0_0, "address ", v008D9248_0;
    %jmp T_32;
    .thread T_32;
    .scope S_0097E718;
T_33 ;
    %wait E_009BA828;
    %delay 10000, 0;
    %load/v 8, v009FABB0_0, 1;
    %inv 8, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v009FABB0_0, 0, 8;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0097E718;
T_34 ;
    %vpi_call 2 235 "$monitor", "time=%3d, reg_wr_data=%d \012", $time, v009FCC58_0;
    %ix/load 0, 1, 0;
    %assign/v0 v009FABB0_0, 0, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009FC838_0, 0, 1;
    %delay 500000, 0;
    %ix/load 0, 1, 0;
    %assign/v0 v009FC838_0, 0, 0;
    %end;
    .thread T_34;
# The file index is used to find the file name in the following table.
:file_names 16;
    "N/A";
    "<interactive>";
    "pipeline.v";
    "./IF_Unit/Instruction_Memory.v";
    "./registers/IF_ID_reg.v";
    "./decode_unit/controlunit.v";
    "./decode_unit/instruction_decoder.v";
    "./decode_unit/Mux2_1_5.v";
    "./decode_unit/RegisterFile.v";
    "./decode_unit/SignExtend.v";
    "./registers/ID_EX_reg.v";
    "./execution/EX.v";
    "./registers/EX_DM_reg.v";
    "./data_memory/data_memory.v";
    "./registers/DM_WB_reg.v";
    "./write_back/write_back.v";
