GowinSynthesis start
Running parser ...
Analyzing Verilog file 'C:\Users\vegad\Desktop\tang\flipflip_btn_led\src\ff_btnled.v'
Undeclared symbol 'led', assumed default net type 'wire'("C:\Users\vegad\Desktop\tang\flipflip_btn_led\src\ff_btnled.v":5)
Compiling module 'ff_btnled'("C:\Users\vegad\Desktop\tang\flipflip_btn_led\src\ff_btnled.v":1)
NOTE  (EX0101) : Current top module is "ff_btnled"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input i_clk is unused("C:\Users\vegad\Desktop\tang\flipflip_btn_led\src\ff_btnled.v":1)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "C:\Users\vegad\Desktop\tang\flipflip_btn_led\impl\gwsynthesis\flipflip_btn_led.vg" completed
[100%] Generate report file "C:\Users\vegad\Desktop\tang\flipflip_btn_led\impl\gwsynthesis\flipflip_btn_led_syn.rpt.html" completed
GowinSynthesis finish
