;redcode
;assert 1
	SPL -49, -41
	ADD 121, 1
	ADD #129, 109
	MOV -514, <-27
	SUB 12, @-10
	SPL 0, <-54
	MOV -9, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	DJN @0, -9
	MOV -9, <-20
	SPL 0, <-742
	MOV -9, <-20
	ADD 21, 1
	SLT 11, 20
	SUB 12, 20
	SLT 290, 90
	SUB @0, @2
	SUB @0, @2
	SUB @100, 6
	SLT 290, 90
	CMP @121, <163
	SUB 11, 20
	CMP #0, 1
	SUB #0, 1
	SUB #0, 1
	CMP #0, 1
	SLT 11, 20
	SLT 11, 20
	SLT 11, 20
	CMP @12, @0
	SUB @100, 6
	SUB #0, 1
	SLT 109, @109
	SUB #4, 4
	SUB @100, 6
	CMP #4, 4
	SLT 1, <2
	SLT 1, <2
	SLT 1, <2
	SPL -49, -41
	MOV 400, -60
	DJN 94, 90
	CMP @1, @1
	ADD 121, 1
	MOV 400, -60
	ADD 121, 1
	MOV -514, <-27
	MOV -514, <-27
