Analysis & Synthesis report for GPU
Wed Nov 13 18:37:14 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Registers Packed Into Inferred Megafunctions
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated
 16. Source assignments for vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2
 17. Parameter Settings for User Entity Instance: vid_out_stencil:inst
 18. Parameter Settings for User Entity Instance: altpll0:inst17|altpll:altpll_component
 19. Parameter Settings for User Entity Instance: vid_osd_generator:inst16
 20. Parameter Settings for User Entity Instance: vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM
 21. Parameter Settings for User Entity Instance: vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM
 22. Parameter Settings for User Entity Instance: vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: sync_generator:inst2
 24. Parameter Settings for Inferred Entity Instance: vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0
 25. altpll Parameter Settings by Entity Instance
 26. altsyncram Parameter Settings by Entity Instance
 27. altshift_taps Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM"
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Elapsed Time Per Partition
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Nov 13 18:37:14 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; GPU                                         ;
; Top-level Entity Name              ; GPU                                         ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 217                                         ;
;     Total combinational functions  ; 113                                         ;
;     Dedicated logic registers      ; 169                                         ;
; Total registers                    ; 169                                         ;
; Total pins                         ; 17                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 65,568                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; GPU                ; GPU                ;
; Family name                                                      ; Cyclone IV E       ; Cyclone IV GX      ;
; VHDL Show LMF Mapping Messages                                   ; Off                ;                    ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Verilog Version                                                  ; SystemVerilog_2005 ; Verilog_2001       ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                       ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                         ; Library ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+
; GPU.bdf                          ; yes             ; User Block Diagram/Schematic File      ; G:/fpga/Quartus Projects/GPU/GPU.bdf                                 ;         ;
; vid_out_stencil.v                ; yes             ; User Verilog HDL File                  ; G:/fpga/Quartus Projects/GPU/vid_out_stencil.v                       ;         ;
; sync_gen.v                       ; yes             ; User Verilog HDL File                  ; G:/fpga/Quartus Projects/GPU/sync_gen.v                              ;         ;
; gpu_dual_port_ram_INTEL.v        ; yes             ; User Verilog HDL File                  ; G:/fpga/Quartus Projects/GPU/gpu_dual_port_ram_INTEL.v               ;         ;
; multiport_gpu_ram.v              ; yes             ; User Verilog HDL File                  ; G:/fpga/Quartus Projects/GPU/multiport_gpu_ram.v                     ;         ;
; vid_osd_generator.v              ; yes             ; User Verilog HDL File                  ; G:/fpga/Quartus Projects/GPU/vid_osd_generator.v                     ;         ;
; altpll0.v                        ; yes             ; User Wizard-Generated File             ; G:/fpga/Quartus Projects/GPU/altpll0.v                               ;         ;
; altpll.tdf                       ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/altpll_9ge2.tdf               ; yes             ; Auto-Generated Megafunction            ; G:/fpga/Quartus Projects/GPU/db/altpll_9ge2.tdf                      ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ckb2.tdf           ; yes             ; Auto-Generated Megafunction            ; G:/fpga/Quartus Projects/GPU/db/altsyncram_ckb2.tdf                  ;         ;
; gpu_16k_ram.mif                  ; yes             ; Auto-Found Memory Initialization File  ; G:/fpga/Quartus Projects/GPU/gpu_16k_ram.mif                         ;         ;
; db/decode_jsa.tdf                ; yes             ; Auto-Generated Megafunction            ; G:/fpga/Quartus Projects/GPU/db/decode_jsa.tdf                       ;         ;
; db/decode_c8a.tdf                ; yes             ; Auto-Generated Megafunction            ; G:/fpga/Quartus Projects/GPU/db/decode_c8a.tdf                       ;         ;
; db/mux_3nb.tdf                   ; yes             ; Auto-Generated Megafunction            ; G:/fpga/Quartus Projects/GPU/db/mux_3nb.tdf                          ;         ;
; altshift_taps.tdf                ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/altshift_taps.tdf     ;         ;
; lpm_counter.inc                  ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/lpm_counter.inc       ;         ;
; lpm_compare.inc                  ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/lpm_compare.inc       ;         ;
; lpm_constant.inc                 ; yes             ; Megafunction                           ; g:/altera/18.1/quartus/libraries/megafunctions/lpm_constant.inc      ;         ;
; db/shift_taps_05m.tdf            ; yes             ; Auto-Generated Megafunction            ; G:/fpga/Quartus Projects/GPU/db/shift_taps_05m.tdf                   ;         ;
; db/altsyncram_6b81.tdf           ; yes             ; Auto-Generated Megafunction            ; G:/fpga/Quartus Projects/GPU/db/altsyncram_6b81.tdf                  ;         ;
; db/cntr_7pf.tdf                  ; yes             ; Auto-Generated Megafunction            ; G:/fpga/Quartus Projects/GPU/db/cntr_7pf.tdf                         ;         ;
+----------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------+
; Estimated Total logic elements              ; 217                                                                      ;
;                                             ;                                                                          ;
; Total combinational functions               ; 113                                                                      ;
; Logic element usage by number of LUT inputs ;                                                                          ;
;     -- 4 input functions                    ; 40                                                                       ;
;     -- 3 input functions                    ; 19                                                                       ;
;     -- <=2 input functions                  ; 54                                                                       ;
;                                             ;                                                                          ;
; Logic elements by mode                      ;                                                                          ;
;     -- normal mode                          ; 77                                                                       ;
;     -- arithmetic mode                      ; 36                                                                       ;
;                                             ;                                                                          ;
; Total registers                             ; 169                                                                      ;
;     -- Dedicated logic registers            ; 169                                                                      ;
;     -- I/O registers                        ; 0                                                                        ;
;                                             ;                                                                          ;
; I/O pins                                    ; 17                                                                       ;
; Total memory bits                           ; 65568                                                                    ;
;                                             ;                                                                          ;
; Embedded Multiplier 9-bit elements          ; 0                                                                        ;
;                                             ;                                                                          ;
; Total PLLs                                  ; 1                                                                        ;
;     -- PLLs                                 ; 1                                                                        ;
;                                             ;                                                                          ;
; Maximum fan-out node                        ; altpll0:inst17|altpll:altpll_component|altpll_9ge2:auto_generated|clk[0] ;
; Maximum fan-out                             ; 186                                                                      ;
; Total fan-out                               ; 1033                                                                     ;
; Average fan-out                             ; 3.10                                                                     ;
+---------------------------------------------+--------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                    ; Entity Name             ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
; |GPU                                            ; 113 (2)             ; 169 (4)                   ; 65568       ; 0            ; 0       ; 0         ; 17   ; 0            ; |GPU                                                                                                                                                   ; GPU                     ; work         ;
;    |altpll0:inst17|                             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPU|altpll0:inst17                                                                                                                                    ; altpll0                 ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPU|altpll0:inst17|altpll:altpll_component                                                                                                            ; altpll                  ; work         ;
;          |altpll_9ge2:auto_generated|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPU|altpll0:inst17|altpll:altpll_component|altpll_9ge2:auto_generated                                                                                 ; altpll_9ge2             ; work         ;
;    |sync_generator:inst2|                       ; 51 (51)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPU|sync_generator:inst2                                                                                                                              ; sync_generator          ; work         ;
;    |vid_osd_generator:inst16|                   ; 56 (39)             ; 126 (80)                  ; 65568       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPU|vid_osd_generator:inst16                                                                                                                          ; vid_osd_generator       ; work         ;
;       |multiport_gpu_ram:gpu_RAM|               ; 17 (15)             ; 46 (44)                   ; 65568       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPU|vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM                                                                                                ; multiport_gpu_ram       ; work         ;
;          |altshift_taps:data_pipe_rtl_0|        ; 2 (0)               ; 2 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPU|vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0                                                                  ; altshift_taps           ; work         ;
;             |shift_taps_05m:auto_generated|     ; 2 (0)               ; 2 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPU|vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated                                    ; shift_taps_05m          ; work         ;
;                |altsyncram_6b81:altsyncram2|    ; 0 (0)               ; 0 (0)                     ; 32          ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPU|vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2        ; altsyncram_6b81         ; work         ;
;                |cntr_7pf:cntr1|                 ; 2 (2)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPU|vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|cntr_7pf:cntr1                     ; cntr_7pf                ; work         ;
;          |gpu_dual_port_ram_INTEL:gpu_RAM|      ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPU|vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM                                                                ; gpu_dual_port_ram_INTEL ; work         ;
;             |altsyncram:altsyncram_component|   ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPU|vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component                                ; altsyncram              ; work         ;
;                |altsyncram_ckb2:auto_generated| ; 0 (0)               ; 0 (0)                     ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPU|vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated ; altsyncram_ckb2         ; work         ;
;    |vid_out_stencil:inst|                       ; 4 (4)               ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |GPU|vid_out_stencil:inst                                                                                                                              ; vid_out_stencil         ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                              ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; Name                                                                                                                                                         ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+
; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; 4            ; 8            ; 4            ; 8            ; 32     ; None            ;
; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ALTSYNCRAM ; AUTO ; True Dual Port   ; 16384        ; 8            ; 16384        ; 8            ; 131072 ; gpu_16K_RAM.mif ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------+


+-------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                 ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance     ; IP Include File ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |GPU|altpll0:inst17 ; altpll0.v       ;
+--------+--------------+---------+--------------+--------------+---------------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; Register name                                                                                                                                                          ; Reason for Removal                                                             ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+
; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_4[0..13]                                                                                                   ; Stuck at GND due to stuck port data_in                                         ;
; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_3[0..13]                                                                                                   ; Stuck at GND due to stuck port data_in                                         ;
; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_2[0..13]                                                                                                   ; Stuck at GND due to stuck port data_in                                         ;
; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[10]                                                                                                      ; Stuck at GND due to stuck port data_in                                         ;
; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[11]                                                                                                      ; Stuck at VCC due to stuck port data_in                                         ;
; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_1[12,13]                                                                                                   ; Stuck at GND due to stuck port data_in                                         ;
; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[13]                                                                                                     ; Merged with vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[10] ;
; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[10]                                                                                                     ; Stuck at GND due to stuck port data_in                                         ;
; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|address_reg_a[0]     ; Stuck at GND due to stuck port data_in                                         ;
; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|out_address_reg_a[0] ; Stuck at GND due to stuck port data_in                                         ;
; Total Number of Removed Registers = 50                                                                                                                                 ;                                                                                ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                            ;
+-------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                 ;
+-------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_lat_4[10] ; Stuck at GND              ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[10],                                                                                                    ;
;                                                                   ; due to stuck port data_in ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|address_reg_a[0],    ;
;                                                                   ;                           ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|out_address_reg_a[0] ;
+-------------------------------------------------------------------+---------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 169   ;
; Number of registers using Synchronous Clear  ; 3     ;
; Number of registers using Synchronous Load   ; 29    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 148   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                          ;
+---------------------------------------------------------------------+--------------------------------------------------------------------+------------+
; Register Name                                                       ; Megafunction                                                       ; Type       ;
+---------------------------------------------------------------------+--------------------------------------------------------------------+------------+
; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe[0..47] ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe_rtl_0 ; SHIFT_TAPS ;
+---------------------------------------------------------------------+--------------------------------------------------------------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |GPU|vid_osd_generator:inst16|disp_y[8]                                 ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |GPU|vid_osd_generator:inst16|disp_x[4]                                 ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |GPU|sync_generator:inst2|h_count[8]                                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |GPU|sync_generator:inst2|v_count[1]                                    ;
; 16:1               ; 3 bits    ; 30 LEs        ; 6 LEs                ; 24 LEs                 ; Yes        ; |GPU|vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[12] ;
; 16:1               ; 9 bits    ; 90 LEs        ; 18 LEs               ; 72 LEs                 ; Yes        ; |GPU|vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|addr_in_mux[0]  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                         ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                          ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0|shift_taps_05m:auto_generated|altsyncram_6b81:altsyncram2 ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vid_out_stencil:inst ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; RGB_hbit       ; 1     ; Signed Integer                           ;
; HS_invert      ; 0     ; Signed Integer                           ;
; VS_invert      ; 0     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: altpll0:inst17|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------+
; Parameter Name                ; Value             ; Type                            ;
+-------------------------------+-------------------+---------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                         ;
; PLL_TYPE                      ; AUTO              ; Untyped                         ;
; LPM_HINT                      ; UNUSED            ; Untyped                         ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                         ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                         ;
; SCAN_CHAIN                    ; LONG              ; Untyped                         ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                         ;
; INCLK0_INPUT_FREQUENCY        ; 18518             ; Signed Integer                  ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                         ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                         ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                         ;
; LOCK_HIGH                     ; 1                 ; Untyped                         ;
; LOCK_LOW                      ; 1                 ; Untyped                         ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                         ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                         ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                         ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                         ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                         ;
; SKIP_VCO                      ; OFF               ; Untyped                         ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                         ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                         ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                         ;
; BANDWIDTH                     ; 0                 ; Untyped                         ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                         ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                         ;
; DOWN_SPREAD                   ; 0                 ; Untyped                         ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                         ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                         ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                         ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                         ;
; CLK1_MULTIPLY_BY              ; 5                 ; Signed Integer                  ;
; CLK0_MULTIPLY_BY              ; 5                 ; Signed Integer                  ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                         ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                         ;
; CLK1_DIVIDE_BY                ; 2                 ; Signed Integer                  ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                  ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK1_PHASE_SHIFT              ; 3704              ; Untyped                         ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                         ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                         ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                         ;
; CLK1_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                  ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                         ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                         ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                         ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                         ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                         ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                         ;
; DPA_DIVIDER                   ; 0                 ; Untyped                         ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                         ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                         ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                         ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                         ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                         ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                         ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                         ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                         ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                         ;
; VCO_MIN                       ; 0                 ; Untyped                         ;
; VCO_MAX                       ; 0                 ; Untyped                         ;
; VCO_CENTER                    ; 0                 ; Untyped                         ;
; PFD_MIN                       ; 0                 ; Untyped                         ;
; PFD_MAX                       ; 0                 ; Untyped                         ;
; M_INITIAL                     ; 0                 ; Untyped                         ;
; M                             ; 0                 ; Untyped                         ;
; N                             ; 1                 ; Untyped                         ;
; M2                            ; 1                 ; Untyped                         ;
; N2                            ; 1                 ; Untyped                         ;
; SS                            ; 1                 ; Untyped                         ;
; C0_HIGH                       ; 0                 ; Untyped                         ;
; C1_HIGH                       ; 0                 ; Untyped                         ;
; C2_HIGH                       ; 0                 ; Untyped                         ;
; C3_HIGH                       ; 0                 ; Untyped                         ;
; C4_HIGH                       ; 0                 ; Untyped                         ;
; C5_HIGH                       ; 0                 ; Untyped                         ;
; C6_HIGH                       ; 0                 ; Untyped                         ;
; C7_HIGH                       ; 0                 ; Untyped                         ;
; C8_HIGH                       ; 0                 ; Untyped                         ;
; C9_HIGH                       ; 0                 ; Untyped                         ;
; C0_LOW                        ; 0                 ; Untyped                         ;
; C1_LOW                        ; 0                 ; Untyped                         ;
; C2_LOW                        ; 0                 ; Untyped                         ;
; C3_LOW                        ; 0                 ; Untyped                         ;
; C4_LOW                        ; 0                 ; Untyped                         ;
; C5_LOW                        ; 0                 ; Untyped                         ;
; C6_LOW                        ; 0                 ; Untyped                         ;
; C7_LOW                        ; 0                 ; Untyped                         ;
; C8_LOW                        ; 0                 ; Untyped                         ;
; C9_LOW                        ; 0                 ; Untyped                         ;
; C0_INITIAL                    ; 0                 ; Untyped                         ;
; C1_INITIAL                    ; 0                 ; Untyped                         ;
; C2_INITIAL                    ; 0                 ; Untyped                         ;
; C3_INITIAL                    ; 0                 ; Untyped                         ;
; C4_INITIAL                    ; 0                 ; Untyped                         ;
; C5_INITIAL                    ; 0                 ; Untyped                         ;
; C6_INITIAL                    ; 0                 ; Untyped                         ;
; C7_INITIAL                    ; 0                 ; Untyped                         ;
; C8_INITIAL                    ; 0                 ; Untyped                         ;
; C9_INITIAL                    ; 0                 ; Untyped                         ;
; C0_MODE                       ; BYPASS            ; Untyped                         ;
; C1_MODE                       ; BYPASS            ; Untyped                         ;
; C2_MODE                       ; BYPASS            ; Untyped                         ;
; C3_MODE                       ; BYPASS            ; Untyped                         ;
; C4_MODE                       ; BYPASS            ; Untyped                         ;
; C5_MODE                       ; BYPASS            ; Untyped                         ;
; C6_MODE                       ; BYPASS            ; Untyped                         ;
; C7_MODE                       ; BYPASS            ; Untyped                         ;
; C8_MODE                       ; BYPASS            ; Untyped                         ;
; C9_MODE                       ; BYPASS            ; Untyped                         ;
; C0_PH                         ; 0                 ; Untyped                         ;
; C1_PH                         ; 0                 ; Untyped                         ;
; C2_PH                         ; 0                 ; Untyped                         ;
; C3_PH                         ; 0                 ; Untyped                         ;
; C4_PH                         ; 0                 ; Untyped                         ;
; C5_PH                         ; 0                 ; Untyped                         ;
; C6_PH                         ; 0                 ; Untyped                         ;
; C7_PH                         ; 0                 ; Untyped                         ;
; C8_PH                         ; 0                 ; Untyped                         ;
; C9_PH                         ; 0                 ; Untyped                         ;
; L0_HIGH                       ; 1                 ; Untyped                         ;
; L1_HIGH                       ; 1                 ; Untyped                         ;
; G0_HIGH                       ; 1                 ; Untyped                         ;
; G1_HIGH                       ; 1                 ; Untyped                         ;
; G2_HIGH                       ; 1                 ; Untyped                         ;
; G3_HIGH                       ; 1                 ; Untyped                         ;
; E0_HIGH                       ; 1                 ; Untyped                         ;
; E1_HIGH                       ; 1                 ; Untyped                         ;
; E2_HIGH                       ; 1                 ; Untyped                         ;
; E3_HIGH                       ; 1                 ; Untyped                         ;
; L0_LOW                        ; 1                 ; Untyped                         ;
; L1_LOW                        ; 1                 ; Untyped                         ;
; G0_LOW                        ; 1                 ; Untyped                         ;
; G1_LOW                        ; 1                 ; Untyped                         ;
; G2_LOW                        ; 1                 ; Untyped                         ;
; G3_LOW                        ; 1                 ; Untyped                         ;
; E0_LOW                        ; 1                 ; Untyped                         ;
; E1_LOW                        ; 1                 ; Untyped                         ;
; E2_LOW                        ; 1                 ; Untyped                         ;
; E3_LOW                        ; 1                 ; Untyped                         ;
; L0_INITIAL                    ; 1                 ; Untyped                         ;
; L1_INITIAL                    ; 1                 ; Untyped                         ;
; G0_INITIAL                    ; 1                 ; Untyped                         ;
; G1_INITIAL                    ; 1                 ; Untyped                         ;
; G2_INITIAL                    ; 1                 ; Untyped                         ;
; G3_INITIAL                    ; 1                 ; Untyped                         ;
; E0_INITIAL                    ; 1                 ; Untyped                         ;
; E1_INITIAL                    ; 1                 ; Untyped                         ;
; E2_INITIAL                    ; 1                 ; Untyped                         ;
; E3_INITIAL                    ; 1                 ; Untyped                         ;
; L0_MODE                       ; BYPASS            ; Untyped                         ;
; L1_MODE                       ; BYPASS            ; Untyped                         ;
; G0_MODE                       ; BYPASS            ; Untyped                         ;
; G1_MODE                       ; BYPASS            ; Untyped                         ;
; G2_MODE                       ; BYPASS            ; Untyped                         ;
; G3_MODE                       ; BYPASS            ; Untyped                         ;
; E0_MODE                       ; BYPASS            ; Untyped                         ;
; E1_MODE                       ; BYPASS            ; Untyped                         ;
; E2_MODE                       ; BYPASS            ; Untyped                         ;
; E3_MODE                       ; BYPASS            ; Untyped                         ;
; L0_PH                         ; 0                 ; Untyped                         ;
; L1_PH                         ; 0                 ; Untyped                         ;
; G0_PH                         ; 0                 ; Untyped                         ;
; G1_PH                         ; 0                 ; Untyped                         ;
; G2_PH                         ; 0                 ; Untyped                         ;
; G3_PH                         ; 0                 ; Untyped                         ;
; E0_PH                         ; 0                 ; Untyped                         ;
; E1_PH                         ; 0                 ; Untyped                         ;
; E2_PH                         ; 0                 ; Untyped                         ;
; E3_PH                         ; 0                 ; Untyped                         ;
; M_PH                          ; 0                 ; Untyped                         ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                         ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                         ;
; CLK0_COUNTER                  ; G0                ; Untyped                         ;
; CLK1_COUNTER                  ; G0                ; Untyped                         ;
; CLK2_COUNTER                  ; G0                ; Untyped                         ;
; CLK3_COUNTER                  ; G0                ; Untyped                         ;
; CLK4_COUNTER                  ; G0                ; Untyped                         ;
; CLK5_COUNTER                  ; G0                ; Untyped                         ;
; CLK6_COUNTER                  ; E0                ; Untyped                         ;
; CLK7_COUNTER                  ; E1                ; Untyped                         ;
; CLK8_COUNTER                  ; E2                ; Untyped                         ;
; CLK9_COUNTER                  ; E3                ; Untyped                         ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                         ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                         ;
; M_TIME_DELAY                  ; 0                 ; Untyped                         ;
; N_TIME_DELAY                  ; 0                 ; Untyped                         ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                         ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                         ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                         ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                         ;
; ENABLE0_COUNTER               ; L0                ; Untyped                         ;
; ENABLE1_COUNTER               ; L0                ; Untyped                         ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                         ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                         ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                         ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                         ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                         ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                         ;
; VCO_POST_SCALE                ; 0                 ; Untyped                         ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                         ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E      ; Untyped                         ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK1                     ; PORT_USED         ; Untyped                         ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK4                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                         ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                         ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ARESET                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_LOCKED                   ; PORT_UNUSED       ; Untyped                         ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                         ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                         ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                         ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                         ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                         ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                         ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                         ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                         ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                         ;
; CBXI_PARAMETER                ; altpll_9ge2       ; Untyped                         ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                         ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                         ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                  ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                         ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                         ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                         ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                         ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                         ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                  ;
+-------------------------------+-------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vid_osd_generator:inst16 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; PIPE_DELAY     ; 6     ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM ;
+----------------+-------+------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                   ;
+----------------+-------+------------------------------------------------------------------------+
; ADDR_SIZE      ; 14    ; Signed Integer                                                         ;
; NUM_WORDS      ; 16384 ; Signed Integer                                                         ;
; PIXEL_PIPE     ; 3     ; Signed Integer                                                         ;
+----------------+-------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
; ADDR_SIZE      ; 14    ; Signed Integer                                                                                         ;
; NUM_WORDS      ; 16384 ; Signed Integer                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component ;
+------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value           ; Type                                                                                                     ;
+------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8               ; Untyped                                                                                                  ;
; AUTO_CARRY_CHAINS                  ; ON              ; AUTO_CARRY                                                                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF             ; IGNORE_CARRY                                                                                             ;
; AUTO_CASCADE_CHAINS                ; ON              ; AUTO_CASCADE                                                                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF             ; IGNORE_CASCADE                                                                                           ;
; WIDTH_BYTEENA                      ; 1               ; Untyped                                                                                                  ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT ; Untyped                                                                                                  ;
; WIDTH_A                            ; 8               ; Signed Integer                                                                                           ;
; WIDTHAD_A                          ; 14              ; Signed Integer                                                                                           ;
; NUMWORDS_A                         ; 16384           ; Signed Integer                                                                                           ;
; OUTDATA_REG_A                      ; CLOCK0          ; Untyped                                                                                                  ;
; ADDRESS_ACLR_A                     ; NONE            ; Untyped                                                                                                  ;
; OUTDATA_ACLR_A                     ; NONE            ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_A                   ; NONE            ; Untyped                                                                                                  ;
; INDATA_ACLR_A                      ; NONE            ; Untyped                                                                                                  ;
; BYTEENA_ACLR_A                     ; NONE            ; Untyped                                                                                                  ;
; WIDTH_B                            ; 8               ; Signed Integer                                                                                           ;
; WIDTHAD_B                          ; 14              ; Signed Integer                                                                                           ;
; NUMWORDS_B                         ; 16384           ; Signed Integer                                                                                           ;
; INDATA_REG_B                       ; CLOCK1          ; Untyped                                                                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1          ; Untyped                                                                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1          ; Untyped                                                                                                  ;
; ADDRESS_REG_B                      ; CLOCK1          ; Untyped                                                                                                  ;
; OUTDATA_REG_B                      ; CLOCK1          ; Untyped                                                                                                  ;
; BYTEENA_REG_B                      ; CLOCK1          ; Untyped                                                                                                  ;
; INDATA_ACLR_B                      ; NONE            ; Untyped                                                                                                  ;
; WRCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                  ;
; ADDRESS_ACLR_B                     ; NONE            ; Untyped                                                                                                  ;
; OUTDATA_ACLR_B                     ; NONE            ; Untyped                                                                                                  ;
; RDCONTROL_ACLR_B                   ; NONE            ; Untyped                                                                                                  ;
; BYTEENA_ACLR_B                     ; NONE            ; Untyped                                                                                                  ;
; WIDTH_BYTEENA_A                    ; 1               ; Signed Integer                                                                                           ;
; WIDTH_BYTEENA_B                    ; 1               ; Signed Integer                                                                                           ;
; RAM_BLOCK_TYPE                     ; AUTO            ; Untyped                                                                                                  ;
; BYTE_SIZE                          ; 8               ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE       ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; OLD_DATA        ; Untyped                                                                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; OLD_DATA        ; Untyped                                                                                                  ;
; INIT_FILE                          ; gpu_16K_RAM.mif ; Untyped                                                                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A          ; Untyped                                                                                                  ;
; MAXIMUM_DEPTH                      ; 0               ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS          ; Untyped                                                                                                  ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS          ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS          ; Untyped                                                                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS          ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN ; Untyped                                                                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN ; Untyped                                                                                                  ;
; ENABLE_ECC                         ; FALSE           ; Untyped                                                                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE           ; Untyped                                                                                                  ;
; WIDTH_ECCSTATUS                    ; 3               ; Untyped                                                                                                  ;
; DEVICE_FAMILY                      ; Cyclone IV E    ; Untyped                                                                                                  ;
; CBXI_PARAMETER                     ; altsyncram_ckb2 ; Untyped                                                                                                  ;
+------------------------------------+-----------------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sync_generator:inst2 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; H_RES          ; 640   ; Signed Integer                           ;
; V_RES          ; 480   ; Signed Integer                           ;
; H_FRONT_PORCH  ; 16    ; Signed Integer                           ;
; HSYNC_WIDTH    ; 96    ; Signed Integer                           ;
; H_BACK_PORCH   ; 48    ; Signed Integer                           ;
; V_FRONT_PORCH  ; 10    ; Signed Integer                           ;
; VSYNC_HEIGHT   ; 2     ; Signed Integer                           ;
; V_BACK_PORCH   ; 33    ; Signed Integer                           ;
; PIX_CLK_DIVIED ; 4     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0 ;
+----------------+----------------+-------------------------------------------------------------------------------------------------+
; Parameter Name ; Value          ; Type                                                                                            ;
+----------------+----------------+-------------------------------------------------------------------------------------------------+
; WIDTH_BYTEENA  ; 1              ; Untyped                                                                                         ;
; NUMBER_OF_TAPS ; 1              ; Untyped                                                                                         ;
; TAP_DISTANCE   ; 6              ; Untyped                                                                                         ;
; WIDTH          ; 8              ; Untyped                                                                                         ;
; POWER_UP_STATE ; CLEARED        ; Untyped                                                                                         ;
; CBXI_PARAMETER ; shift_taps_05m ; Untyped                                                                                         ;
+----------------+----------------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                           ;
+-------------------------------+----------------------------------------+
; Name                          ; Value                                  ;
+-------------------------------+----------------------------------------+
; Number of entity instances    ; 1                                      ;
; Entity Instance               ; altpll0:inst17|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                 ;
;     -- PLL_TYPE               ; AUTO                                   ;
;     -- PRIMARY_CLOCK          ; INCLK0                                 ;
;     -- INCLK0_INPUT_FREQUENCY ; 18518                                  ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                      ;
;     -- VCO_MULTIPLY_BY        ; 0                                      ;
;     -- VCO_DIVIDE_BY          ; 0                                      ;
+-------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                               ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                              ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                                                                  ;
; Entity Instance                           ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                    ;
;     -- WIDTH_A                            ; 8                                                                                                                  ;
;     -- NUMWORDS_A                         ; 16384                                                                                                              ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                             ;
;     -- WIDTH_B                            ; 8                                                                                                                  ;
;     -- NUMWORDS_B                         ; 16384                                                                                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                             ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                               ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                          ;
+-------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; altshift_taps Parameter Settings by Entity Instance                                                           ;
+----------------------------+----------------------------------------------------------------------------------+
; Name                       ; Value                                                                            ;
+----------------------------+----------------------------------------------------------------------------------+
; Number of entity instances ; 1                                                                                ;
; Entity Instance            ; vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0 ;
;     -- NUMBER_OF_TAPS      ; 1                                                                                ;
;     -- TAP_DISTANCE        ; 6                                                                                ;
;     -- WIDTH               ; 8                                                                                ;
+----------------------------+----------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM" ;
+-------------------+--------+----------+----------------------------------------+
; Port              ; Type   ; Severity ; Details                                ;
+-------------------+--------+----------+----------------------------------------+
; addr_in_0[19..13] ; Input  ; Info     ; Stuck at GND                           ;
; addr_in_0[11..9]  ; Input  ; Info     ; Stuck at GND                           ;
; addr_in_0[12]     ; Input  ; Info     ; Stuck at VCC                           ;
; addr_in_1[19..12] ; Input  ; Info     ; Stuck at GND                           ;
; addr_in_1[11]     ; Input  ; Info     ; Stuck at VCC                           ;
; addr_in_1[10]     ; Input  ; Info     ; Stuck at GND                           ;
; addr_in_2         ; Input  ; Info     ; Stuck at GND                           ;
; addr_in_3         ; Input  ; Info     ; Stuck at GND                           ;
; addr_in_4         ; Input  ; Info     ; Stuck at GND                           ;
; cmd_in_0          ; Input  ; Info     ; Stuck at GND                           ;
; cmd_in_1          ; Input  ; Info     ; Stuck at GND                           ;
; cmd_in_2          ; Input  ; Info     ; Stuck at GND                           ;
; cmd_in_3          ; Input  ; Info     ; Stuck at GND                           ;
; cmd_in_4          ; Input  ; Info     ; Stuck at GND                           ;
; pc_ena_out        ; Output ; Info     ; Explicitly unconnected                 ;
; addr_out_0        ; Output ; Info     ; Explicitly unconnected                 ;
; addr_out_1        ; Output ; Info     ; Explicitly unconnected                 ;
; addr_out_2        ; Output ; Info     ; Explicitly unconnected                 ;
; addr_out_3        ; Output ; Info     ; Explicitly unconnected                 ;
; addr_out_4        ; Output ; Info     ; Explicitly unconnected                 ;
; cmd_out_0         ; Output ; Info     ; Explicitly unconnected                 ;
; cmd_out_1         ; Output ; Info     ; Explicitly unconnected                 ;
; cmd_out_2         ; Output ; Info     ; Explicitly unconnected                 ;
; cmd_out_3         ; Output ; Info     ; Explicitly unconnected                 ;
; cmd_out_4         ; Output ; Info     ; Explicitly unconnected                 ;
; data_out_2        ; Output ; Info     ; Explicitly unconnected                 ;
; data_out_3        ; Output ; Info     ; Explicitly unconnected                 ;
; data_out_4        ; Output ; Info     ; Explicitly unconnected                 ;
+-------------------+--------+----------+----------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 17                          ;
; cycloneiii_ff         ; 169                         ;
;     ENA               ; 117                         ;
;     ENA SCLR          ; 2                           ;
;     ENA SLD           ; 29                          ;
;     SCLR              ; 1                           ;
;     plain             ; 20                          ;
; cycloneiii_lcell_comb ; 113                         ;
;     arith             ; 36                          ;
;         2 data inputs ; 36                          ;
;     normal            ; 77                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 6                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 19                          ;
;         4 data inputs ; 40                          ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 1.52                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Nov 13 18:36:54 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GPU -c GPU
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file gpu.bdf
    Info (12023): Found entity 1: GPU
Info (12021): Found 1 design units, including 1 entities, in source file vid_out_stencil.v
    Info (12023): Found entity 1: vid_out_stencil File: G:/fpga/Quartus Projects/GPU/vid_out_stencil.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file sync_gen.v
    Info (12023): Found entity 1: sync_generator File: G:/fpga/Quartus Projects/GPU/sync_gen.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file gpu_dual_port_ram_intel.v
    Info (12023): Found entity 1: gpu_dual_port_ram_INTEL File: G:/fpga/Quartus Projects/GPU/gpu_dual_port_ram_INTEL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file multiport_gpu_ram.v
    Info (12023): Found entity 1: multiport_gpu_ram File: G:/fpga/Quartus Projects/GPU/multiport_gpu_ram.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file vid_osd_generator.v
    Info (12023): Found entity 1: vid_osd_generator File: G:/fpga/Quartus Projects/GPU/vid_osd_generator.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file altpll0.v
    Info (12023): Found entity 1: altpll0 File: G:/fpga/Quartus Projects/GPU/altpll0.v Line: 39
Info (12127): Elaborating entity "GPU" for the top level hierarchy
Info (12128): Elaborating entity "vid_out_stencil" for hierarchy "vid_out_stencil:inst"
Warning (10230): Verilog HDL assignment warning at vid_out_stencil.v(54): truncated value with size 32 to match size of target (1) File: G:/fpga/Quartus Projects/GPU/vid_out_stencil.v Line: 54
Warning (10230): Verilog HDL assignment warning at vid_out_stencil.v(55): truncated value with size 32 to match size of target (1) File: G:/fpga/Quartus Projects/GPU/vid_out_stencil.v Line: 55
Info (12128): Elaborating entity "altpll0" for hierarchy "altpll0:inst17"
Info (12128): Elaborating entity "altpll" for hierarchy "altpll0:inst17|altpll:altpll_component" File: G:/fpga/Quartus Projects/GPU/altpll0.v Line: 94
Info (12130): Elaborated megafunction instantiation "altpll0:inst17|altpll:altpll_component" File: G:/fpga/Quartus Projects/GPU/altpll0.v Line: 94
Info (12133): Instantiated megafunction "altpll0:inst17|altpll:altpll_component" with the following parameter: File: G:/fpga/Quartus Projects/GPU/altpll0.v Line: 94
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "5"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "2"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "5"
    Info (12134): Parameter "clk1_phase_shift" = "3704"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "18518"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_9ge2.tdf
    Info (12023): Found entity 1: altpll_9ge2 File: G:/fpga/Quartus Projects/GPU/db/altpll_9ge2.tdf Line: 25
Info (12128): Elaborating entity "altpll_9ge2" for hierarchy "altpll0:inst17|altpll:altpll_component|altpll_9ge2:auto_generated" File: g:/altera/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vid_osd_generator" for hierarchy "vid_osd_generator:inst16"
Warning (10036): Verilog HDL or VHDL warning at vid_osd_generator.v(20): object "dly8_disp_x" assigned a value but never read File: G:/fpga/Quartus Projects/GPU/vid_osd_generator.v Line: 20
Warning (10036): Verilog HDL or VHDL warning at vid_osd_generator.v(21): object "dly4_disp_y" assigned a value but never read File: G:/fpga/Quartus Projects/GPU/vid_osd_generator.v Line: 21
Warning (10036): Verilog HDL or VHDL warning at vid_osd_generator.v(23): object "dly6_dena" assigned a value but never read File: G:/fpga/Quartus Projects/GPU/vid_osd_generator.v Line: 23
Warning (10036): Verilog HDL or VHDL warning at vid_osd_generator.v(24): object "dly4_letter" assigned a value but never read File: G:/fpga/Quartus Projects/GPU/vid_osd_generator.v Line: 24
Info (12128): Elaborating entity "multiport_gpu_ram" for hierarchy "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM" File: G:/fpga/Quartus Projects/GPU/vid_osd_generator.v Line: 91
Info (12128): Elaborating entity "gpu_dual_port_ram_INTEL" for hierarchy "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM" File: G:/fpga/Quartus Projects/GPU/multiport_gpu_ram.v Line: 91
Info (12128): Elaborating entity "altsyncram" for hierarchy "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component" File: G:/fpga/Quartus Projects/GPU/gpu_dual_port_ram_INTEL.v Line: 68
Info (12130): Elaborated megafunction instantiation "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component" File: G:/fpga/Quartus Projects/GPU/gpu_dual_port_ram_INTEL.v Line: 68
Info (12133): Instantiated megafunction "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component" with the following parameter: File: G:/fpga/Quartus Projects/GPU/gpu_dual_port_ram_INTEL.v Line: 68
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "16384"
    Info (12134): Parameter "numwords_b" = "16384"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK1"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_b" = "OLD_DATA"
    Info (12134): Parameter "widthad_a" = "14"
    Info (12134): Parameter "widthad_b" = "14"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "gpu_16K_RAM.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ckb2.tdf
    Info (12023): Found entity 1: altsyncram_ckb2 File: G:/fpga/Quartus Projects/GPU/db/altsyncram_ckb2.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_ckb2" for hierarchy "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated" File: g:/altera/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_jsa.tdf
    Info (12023): Found entity 1: decode_jsa File: G:/fpga/Quartus Projects/GPU/db/decode_jsa.tdf Line: 22
Info (12128): Elaborating entity "decode_jsa" for hierarchy "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|decode_jsa:decode2" File: G:/fpga/Quartus Projects/GPU/db/altsyncram_ckb2.tdf Line: 50
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c8a.tdf
    Info (12023): Found entity 1: decode_c8a File: G:/fpga/Quartus Projects/GPU/db/decode_c8a.tdf Line: 22
Info (12128): Elaborating entity "decode_c8a" for hierarchy "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|decode_c8a:rden_decode_a" File: G:/fpga/Quartus Projects/GPU/db/altsyncram_ckb2.tdf Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_3nb.tdf
    Info (12023): Found entity 1: mux_3nb File: G:/fpga/Quartus Projects/GPU/db/mux_3nb.tdf Line: 22
Info (12128): Elaborating entity "mux_3nb" for hierarchy "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|mux_3nb:mux4" File: G:/fpga/Quartus Projects/GPU/db/altsyncram_ckb2.tdf Line: 54
Info (12128): Elaborating entity "sync_generator" for hierarchy "sync_generator:inst2"
Warning (10230): Verilog HDL assignment warning at sync_gen.v(50): truncated value with size 32 to match size of target (4) File: G:/fpga/Quartus Projects/GPU/sync_gen.v Line: 50
Warning (10230): Verilog HDL assignment warning at sync_gen.v(57): truncated value with size 32 to match size of target (10) File: G:/fpga/Quartus Projects/GPU/sync_gen.v Line: 57
Warning (10230): Verilog HDL assignment warning at sync_gen.v(58): truncated value with size 32 to match size of target (10) File: G:/fpga/Quartus Projects/GPU/sync_gen.v Line: 58
Info (13014): Ignored 1 buffer(s)
    Info (13018): Ignored 1 EXPANDER buffer(s)
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a8" File: G:/fpga/Quartus Projects/GPU/db/altsyncram_ckb2.tdf Line: 384
        Warning (14320): Synthesized away node "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a9" File: G:/fpga/Quartus Projects/GPU/db/altsyncram_ckb2.tdf Line: 425
        Warning (14320): Synthesized away node "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a10" File: G:/fpga/Quartus Projects/GPU/db/altsyncram_ckb2.tdf Line: 466
        Warning (14320): Synthesized away node "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a11" File: G:/fpga/Quartus Projects/GPU/db/altsyncram_ckb2.tdf Line: 507
        Warning (14320): Synthesized away node "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a12" File: G:/fpga/Quartus Projects/GPU/db/altsyncram_ckb2.tdf Line: 548
        Warning (14320): Synthesized away node "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a13" File: G:/fpga/Quartus Projects/GPU/db/altsyncram_ckb2.tdf Line: 589
        Warning (14320): Synthesized away node "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a14" File: G:/fpga/Quartus Projects/GPU/db/altsyncram_ckb2.tdf Line: 630
        Warning (14320): Synthesized away node "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|gpu_dual_port_ram_INTEL:gpu_RAM|altsyncram:altsyncram_component|altsyncram_ckb2:auto_generated|ram_block1a15" File: G:/fpga/Quartus Projects/GPU/db/altsyncram_ckb2.tdf Line: 671
Info (19000): Inferred 1 megafunctions from design logic
    Info (276034): Inferred altshift_taps megafunction from the following design logic: "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|data_pipe_rtl_0"
        Info (286033): Parameter NUMBER_OF_TAPS set to 1
        Info (286033): Parameter TAP_DISTANCE set to 6
        Info (286033): Parameter WIDTH set to 8
Info (12130): Elaborated megafunction instantiation "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0"
Info (12133): Instantiated megafunction "vid_osd_generator:inst16|multiport_gpu_ram:gpu_RAM|altshift_taps:data_pipe_rtl_0" with the following parameter:
    Info (12134): Parameter "NUMBER_OF_TAPS" = "1"
    Info (12134): Parameter "TAP_DISTANCE" = "6"
    Info (12134): Parameter "WIDTH" = "8"
Info (12021): Found 1 design units, including 1 entities, in source file db/shift_taps_05m.tdf
    Info (12023): Found entity 1: shift_taps_05m File: G:/fpga/Quartus Projects/GPU/db/shift_taps_05m.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6b81.tdf
    Info (12023): Found entity 1: altsyncram_6b81 File: G:/fpga/Quartus Projects/GPU/db/altsyncram_6b81.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf
    Info (12023): Found entity 1: cntr_7pf File: G:/fpga/Quartus Projects/GPU/db/cntr_7pf.tdf Line: 25
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "altpll0:inst17|altpll:altpll_component|altpll_9ge2:auto_generated|pll1" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK[1] is not connected File: G:/fpga/Quartus Projects/GPU/db/altpll_9ge2.tdf Line: 27
Info (21057): Implemented 253 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 15 output pins
    Info (21061): Implemented 219 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 4796 megabytes
    Info: Processing ended: Wed Nov 13 18:37:14 2019
    Info: Elapsed time: 00:00:20
    Info: Total CPU time (on all processors): 00:00:41


