[Inputs]
clk
rst
mem_read
mem_write
i_or_d
reg_write
ir_write
pc_write
pc_write_cond
alu_src_a
imm_com
int_save_pc
=alu_op[1:0]=
=alu_src_b[1:0]=
=wreg_dst[1:0]=
=wreg_data_sel[1:0]=
[Outputs]
=opcode[5:0]=
=pc_source[2:0]=
[BiDir]
[ATTRIBUTES]
VeriModel datapath

