

================================================================
== Synthesis Summary Report of 'bubble_sort'
================================================================
+ General Information: 
    * Date:           Thu Feb 20 13:04:46 2025
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        prac
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z010-clg225-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |                 Modules                 | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |      |    |           |           |     |
    |                 & Loops                 | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF    |    LUT    | URAM|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+
    |+ bubble_sort                            |     -|  1.80|      837|  8.370e+03|         -|      838|     -|        no|     -|   -|  154 (~0%)|   275 (1%)|    -|
    | o VITIS_LOOP_4_1                        |     -|  9.00|      836|  8.360e+03|        44|        -|    19|        no|     -|   -|          -|          -|    -|
    |  + bubble_sort_Pipeline_VITIS_LOOP_6_2  |     -|  1.80|       40|    400.000|         -|       40|     -|        no|     -|   -|   96 (~0%)|  142 (~0%)|    -|
    |   o VITIS_LOOP_6_2                      |    II|  9.00|       38|    380.000|         2|        2|    19|       yes|     -|   -|          -|          -|    -|
    +-----------------------------------------+------+------+---------+-----------+----------+---------+------+----------+------+----+-----------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+------------+-----------+----------+
| Port       | Direction | Bitwidth |
+------------+-----------+----------+
| M_address0 | out       | 5        |
| M_address1 | out       | 5        |
| M_d0       | out       | 32       |
| M_d1       | out       | 32       |
| M_q0       | in        | 32       |
+------------+-----------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------+
| Argument | Direction | Datatype     |
+----------+-----------+--------------+
| M        | inout     | ap_uint<32>* |
+----------+-----------+--------------+

* SW-to-HW Mapping
+----------+--------------+---------+----------+
| Argument | HW Interface | HW Type | HW Usage |
+----------+--------------+---------+----------+
| M        | M_address0   | port    | offset   |
| M        | M_ce0        | port    |          |
| M        | M_we0        | port    |          |
| M        | M_d0         | port    |          |
| M        | M_q0         | port    |          |
| M        | M_address1   | port    | offset   |
| M        | M_ce1        | port    |          |
| M        | M_we1        | port    |          |
| M        | M_d1         | port    |          |
+----------+--------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+----------------------------------------+-----+--------+----------+-------+--------+---------+
| Name                                   | DSP | Pragma | Variable | Op    | Impl   | Latency |
+----------------------------------------+-----+--------+----------+-------+--------+---------+
| + bubble_sort                          | 0   |        |          |       |        |         |
|   icmp_ln4_fu_81_p2                    |     |        | icmp_ln4 | seteq | auto   | 0       |
|   add_ln6_fu_87_p2                     |     |        | add_ln6  | add   | fabric | 0       |
|   add_ln4_fu_107_p2                    |     |        | add_ln4  | add   | fabric | 0       |
|  + bubble_sort_Pipeline_VITIS_LOOP_6_2 | 0   |        |          |       |        |         |
|    icmp_ln6_fu_119_p2                  |     |        | icmp_ln6 | seteq | auto   | 0       |
|    icmp_ln8_fu_130_p2                  |     |        | icmp_ln8 | setgt | auto   | 0       |
|    add_ln6_fu_140_p2                   |     |        | add_ln6  | add   | fabric | 0       |
+----------------------------------------+-----+--------+----------+-------+--------+---------+


================================================================
== Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
  No pragmas found

