<profile>

<section name = "Vivado HLS Report for 'flow_calc'" level="0">
<item name = "Date">Wed Jun 24 04:23:24 2020
</item>
<item name = "Version">2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)</item>
<item name = "Project">optical</item>
<item name = "Solution">sol</item>
<item name = "Product family">kintex7</item>
<item name = "Target device">xc7k160t-fbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.286, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">893801, 8483689, 893801, 8483689, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">893800, 8483688, 2050 ~ 19458, -, -, 436, no</column>
<column name=" + Loop 1.1">2048, 19456, 2 ~ 19, -, -, 1024, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 155, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 24, 2271, 3074, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 171, -</column>
<column name="Register">-, -, 654, -, -</column>
<specialColumn name="Available">650, 600, 202800, 101400, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 4, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="optical_flow_sw_fdiv_32ns_32ns_32_9_1_U63">optical_flow_sw_fdiv_32ns_32ns_32_9_1, 0, 0, 411, 802, 0</column>
<column name="optical_flow_sw_fdiv_32ns_32ns_32_9_1_U64">optical_flow_sw_fdiv_32ns_32ns_32_9_1, 0, 0, 411, 802, 0</column>
<column name="optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1_U57">optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 138, 0</column>
<column name="optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1_U58">optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 138, 0</column>
<column name="optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1_U59">optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 138, 0</column>
<column name="optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1_U60">optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 138, 0</column>
<column name="optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1_U61">optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 138, 0</column>
<column name="optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1_U62">optical_flow_sw_fmul_32ns_32ns_32_3_max_dsp_1, 0, 3, 128, 138, 0</column>
<column name="optical_flow_sw_fsub_32ns_32ns_32_4_full_dsp_1_U54">optical_flow_sw_fsub_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="optical_flow_sw_fsub_32ns_32ns_32_4_full_dsp_1_U55">optical_flow_sw_fsub_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
<column name="optical_flow_sw_fsub_32ns_32ns_32_4_full_dsp_1_U56">optical_flow_sw_fsub_32ns_32ns_32_4_full_dsp_1, 0, 2, 227, 214, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln223_fu_326_p2">+, 0, 0, 27, 20, 20</column>
<column name="c_fu_283_p2">+, 0, 0, 18, 11, 1</column>
<column name="r_fu_231_p2">+, 0, 0, 16, 9, 1</column>
<column name="and_ln220_1_fu_311_p2">and, 0, 0, 6, 1, 1</column>
<column name="and_ln220_2_fu_317_p2">and, 0, 0, 6, 1, 1</column>
<column name="and_ln220_fu_271_p2">and, 0, 0, 6, 1, 1</column>
<column name="icmp_ln216_fu_225_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="icmp_ln218_fu_277_p2">icmp, 0, 0, 13, 11, 12</column>
<column name="icmp_ln220_1_fu_253_p2">icmp, 0, 0, 13, 9, 8</column>
<column name="icmp_ln220_2_fu_299_p2">icmp, 0, 0, 13, 10, 1</column>
<column name="icmp_ln220_3_fu_305_p2">icmp, 0, 0, 13, 11, 10</column>
<column name="icmp_ln220_fu_247_p2">icmp, 0, 0, 11, 8, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">105, 22, 1, 22</column>
<column name="ap_phi_mux_storemerge_phi_fu_173_p4">9, 2, 32, 64</column>
<column name="c_0_reg_158">9, 2, 11, 22</column>
<column name="output_x_address0">15, 3, 19, 57</column>
<column name="output_x_d0">15, 3, 32, 96</column>
<column name="r_0_reg_147">9, 2, 9, 18</column>
<column name="storemerge_reg_169">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln220_2_reg_368">1, 0, 1, 0</column>
<column name="and_ln220_reg_355">1, 0, 1, 0</column>
<column name="ap_CS_fsm">21, 0, 21, 0</column>
<column name="c_0_reg_158">11, 0, 11, 0</column>
<column name="c_reg_363">11, 0, 11, 0</column>
<column name="denom_reg_469">32, 0, 32, 0</column>
<column name="output_x_addr_reg_397">19, 0, 19, 0</column>
<column name="output_y_addr_reg_402">19, 0, 19, 0</column>
<column name="r_0_reg_147">9, 0, 9, 0</column>
<column name="r_reg_345">9, 0, 9, 0</column>
<column name="storemerge_reg_169">32, 0, 32, 0</column>
<column name="tensor_val_0_load_reg_407">32, 0, 32, 0</column>
<column name="tensor_val_1_load_reg_413">32, 0, 32, 0</column>
<column name="tensor_val_3_load_reg_419">32, 0, 32, 0</column>
<column name="tensor_val_4_load_reg_433">32, 0, 32, 0</column>
<column name="tensor_val_5_load_reg_427">32, 0, 32, 0</column>
<column name="tmp_1_reg_490">32, 0, 32, 0</column>
<column name="tmp_3_reg_449">32, 0, 32, 0</column>
<column name="tmp_4_reg_454">32, 0, 32, 0</column>
<column name="tmp_5_reg_475">32, 0, 32, 0</column>
<column name="tmp_6_reg_485">32, 0, 32, 0</column>
<column name="tmp_7_reg_459">32, 0, 32, 0</column>
<column name="tmp_8_reg_464">32, 0, 32, 0</column>
<column name="tmp_9_reg_480">32, 0, 32, 0</column>
<column name="tmp_reg_439">32, 0, 32, 0</column>
<column name="tmp_s_reg_444">32, 0, 32, 0</column>
<column name="zext_ln220_reg_350">9, 0, 20, 11</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, flow_calc, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, flow_calc, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, flow_calc, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, flow_calc, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, flow_calc, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, flow_calc, return value</column>
<column name="output_x_address0">out, 19, ap_memory, output_x, array</column>
<column name="output_x_ce0">out, 1, ap_memory, output_x, array</column>
<column name="output_x_we0">out, 1, ap_memory, output_x, array</column>
<column name="output_x_d0">out, 32, ap_memory, output_x, array</column>
<column name="output_y_address0">out, 19, ap_memory, output_y, array</column>
<column name="output_y_ce0">out, 1, ap_memory, output_y, array</column>
<column name="output_y_we0">out, 1, ap_memory, output_y, array</column>
<column name="output_y_d0">out, 32, ap_memory, output_y, array</column>
<column name="tensor_val_0_address0">out, 19, ap_memory, tensor_val_0, array</column>
<column name="tensor_val_0_ce0">out, 1, ap_memory, tensor_val_0, array</column>
<column name="tensor_val_0_q0">in, 32, ap_memory, tensor_val_0, array</column>
<column name="tensor_val_1_address0">out, 19, ap_memory, tensor_val_1, array</column>
<column name="tensor_val_1_ce0">out, 1, ap_memory, tensor_val_1, array</column>
<column name="tensor_val_1_q0">in, 32, ap_memory, tensor_val_1, array</column>
<column name="tensor_val_3_address0">out, 19, ap_memory, tensor_val_3, array</column>
<column name="tensor_val_3_ce0">out, 1, ap_memory, tensor_val_3, array</column>
<column name="tensor_val_3_q0">in, 32, ap_memory, tensor_val_3, array</column>
<column name="tensor_val_5_address0">out, 19, ap_memory, tensor_val_5, array</column>
<column name="tensor_val_5_ce0">out, 1, ap_memory, tensor_val_5, array</column>
<column name="tensor_val_5_q0">in, 32, ap_memory, tensor_val_5, array</column>
<column name="tensor_val_4_address0">out, 19, ap_memory, tensor_val_4, array</column>
<column name="tensor_val_4_ce0">out, 1, ap_memory, tensor_val_4, array</column>
<column name="tensor_val_4_q0">in, 32, ap_memory, tensor_val_4, array</column>
</table>
</item>
</section>
</profile>
