<!DOCTYPE html><html><head><meta charset="utf-8"></meta><meta content="width=device-width, initial-scale=1" name="viewport"></meta><title>class MachineRegisterInfo: LLVM 10.0.0 documentation</title><link href="styles.css" rel="stylesheet"></link><script src="highlight.min.js"></script><script>hljs.highlightAll();</script><link href="katex.min.css" rel="stylesheet"></link><script src="katex.min.js"></script><script src="auto-render.min.js"></script><script>
    document.addEventListener("DOMContentLoaded", function() {
      renderMathInElement(document.body, {
        delimiters: [
          {left: '$$', right: '$$', display: true},
          {left: '$', right: '$', display: false},
        ],
      });
    });
  </script><link href="apple-touch-icon.png" sizes="180x180" rel="apple-touch-icon"></link><link href="favicon-32x32.png" sizes="32x32" type="image/png" rel="icon"></link><link href="favicon-16x16.png" sizes="16x16" type="image/png" rel="icon"></link></head><body><div id="wrapper"><section class="section"><div class="container"><div class="columns"><aside class="column is-one-fifth"><ul class="menu-list"><p class="is-size-4">LLVM 10.0.0</p><p class="menu-label">Navigation</p><li><a href="index.html">Home</a></li><li><a href="search.html">Search</a></li><li><a href="https://github.com/llvm/llvm-project/">Repository</a></li><li><a href="https://hdoc.io">Made with hdoc</a></li><p class="menu-label">API Documentation</p><li><a href="functions.html">Functions</a></li><li><a href="records.html">Records</a></li><li><a href="enums.html">Enums</a></li><li><a href="namespaces.html">Namespaces</a></li></ul></aside><div class="column" style="overflow-x: auto"><nav class="breadcrumb has-arrow-separator" aria-label="breadcrumbs"><ul><li><a href="namespaces.html#00A4DA910CC17C2D"><span>namespace llvm</span></a></li><li class="is-active"><a aria-current="pageFEED0093AAFD6DB4"><span>class MachineRegisterInfo</span></a></li></ul></nav><main class="content"><h1>class MachineRegisterInfo</h1><h2>Declaration</h2><pre class="p-0"><code class="hdoc-record-code language-cpp">class MachineRegisterInfo { /* full declaration omitted */ };</code></pre><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L52">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:52</a></p><h2>Method Overview</h2><ul><li class="is-family-code">public void  <a href="#C12DEE688BA00E96"><b>EmitLiveInCopies</b></a>(llvm::MachineBasicBlock * EntryMBB, const llvm::TargetRegisterInfo &amp; TRI, const llvm::TargetInstrInfo &amp; TII)</li><li class="is-family-code">public  <a href="#43E5A2A28752D55B"><b>MachineRegisterInfo</b></a>(const llvm::MachineRegisterInfo &amp;)</li><li class="is-family-code">public  <a href="#39108B0527C68CB3"><b>MachineRegisterInfo</b></a>(llvm::MachineFunction * MF)</li><li class="is-family-code">public void  <a href="#08BC064D54D38DA7"><b>addLiveIn</b></a>(unsigned int Reg, unsigned int vreg = 0)</li><li class="is-family-code">public void  <a href="#9160F3528337E070"><b>addPhysRegsUsedFromRegMask</b></a>(const uint32_t * RegMask)</li><li class="is-family-code">public void  <a href="#F8853E64B52EA5A7"><b>addRegAllocationHint</b></a>(unsigned int VReg, unsigned int PrefReg)</li><li class="is-family-code">public void  <a href="#F898684736AEF927"><b>addRegOperandToUseList</b></a>(llvm::MachineOperand * MO)</li><li class="is-family-code">public bool  <a href="#CB07FA1F13B91626"><b>canReserveReg</b></a>(unsigned int PhysReg) const</li><li class="is-family-code">public void  <a href="#33A9E319C8DE4125"><b>clearKillFlags</b></a>(unsigned int Reg) const</li><li class="is-family-code">public void  <a href="#5A86F95A52D1A388"><b>clearSimpleHint</b></a>(unsigned int VReg)</li><li class="is-family-code">public void  <a href="#33521D984A63CD0E"><b>clearVirtRegTypes</b></a>()</li><li class="is-family-code">public void  <a href="#1F4E73F74BF2B173"><b>clearVirtRegs</b></a>()</li><li class="is-family-code">public llvm::Register  <a href="#8EAB9D0AF943A2A0"><b>cloneVirtualRegister</b></a>(llvm::Register VReg, llvm::StringRef Name = &quot;&quot;)</li><li class="is-family-code">public bool  <a href="#E934661DEE0407D0"><b>constrainRegAttrs</b></a>(unsigned int Reg, unsigned int ConstrainingReg, unsigned int MinNumRegs = 0)</li><li class="is-family-code">public const llvm::TargetRegisterClass *  <a href="#0C917FFEB143C7B3"><b>constrainRegClass</b></a>(unsigned int Reg, const llvm::TargetRegisterClass * RC, unsigned int MinNumRegs = 0)</li><li class="is-family-code">public llvm::Register  <a href="#437FA8533ADCBF53"><b>createGenericVirtualRegister</b></a>(llvm::LLT Ty, llvm::StringRef Name = &quot;&quot;)</li><li class="is-family-code">public unsigned int  <a href="#15F557E3546247F3"><b>createIncompleteVirtualRegister</b></a>(llvm::StringRef Name = &quot;&quot;)</li><li class="is-family-code">public llvm::Register  <a href="#254A5710DD00087F"><b>createVirtualRegister</b></a>(const llvm::TargetRegisterClass * RegClass, llvm::StringRef Name = &quot;&quot;)</li><li class="is-family-code">public llvm::MachineRegisterInfo::def_iterator  <a href="#7D5A25CC8D564F88"><b>def_begin</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public llvm::MachineRegisterInfo::def_bundle_iterator  <a href="#5134232730981840"><b>def_bundle_begin</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::def_bundle_iterator  <a href="#5F138D1C443C60CC"><b>def_bundle_end</b></a>()</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::def_bundle_iterator&gt;  <a href="#2A2E8A6248B68ED7"><b>def_bundles</b></a>(unsigned int Reg) const</li><li class="is-family-code">public bool  <a href="#E1A971FCB0B86B12"><b>def_empty</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::def_iterator  <a href="#C2E38F84DB238553"><b>def_end</b></a>()</li><li class="is-family-code">public llvm::MachineRegisterInfo::def_instr_iterator  <a href="#E0A685828A1E565F"><b>def_instr_begin</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::def_instr_iterator  <a href="#F5B86915BE6C3279"><b>def_instr_end</b></a>()</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::def_instr_iterator&gt;  <a href="#046FBB2C9E4F2351"><b>def_instructions</b></a>(unsigned int Reg) const</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::def_iterator&gt;  <a href="#161B02082A6B4CF1"><b>def_operands</b></a>(unsigned int Reg) const</li><li class="is-family-code">public void  <a href="#67D89E215F302B8E"><b>disableCalleeSavedRegister</b></a>(unsigned int Reg)</li><li class="is-family-code">public void  <a href="#EBAA5482F7944C52"><b>dumpUses</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public void  <a href="#352EE8D03335843F"><b>freezeReservedRegs</b></a>(const llvm::MachineFunction &amp;)</li><li class="is-family-code">public const llvm::MCPhysReg *  <a href="#2AF760EDA5F6AA9E"><b>getCalleeSavedRegs</b></a>() const</li><li class="is-family-code">public unsigned int  <a href="#6F31C905A3A561EE"><b>getLiveInPhysReg</b></a>(unsigned int VReg) const</li><li class="is-family-code">public unsigned int  <a href="#1960777360BD1A48"><b>getLiveInVirtReg</b></a>(unsigned int PReg) const</li><li class="is-family-code">public llvm::LaneBitmask  <a href="#0BC8B707B42A026A"><b>getMaxLaneMaskForVReg</b></a>(unsigned int Reg) const</li><li class="is-family-code">public unsigned int  <a href="#C5BFE777B725AB97"><b>getNumVirtRegs</b></a>() const</li><li class="is-family-code">public llvm::PSetIterator  <a href="#2189D726E8BEF0B1"><b>getPressureSets</b></a>(unsigned int RegUnit) const</li><li class="is-family-code">public std::pair&lt;unsigned int, unsigned int&gt;  <a href="#47C2B5A7D368CC64"><b>getRegAllocationHint</b></a>(llvm::Register VReg) const</li><li class="is-family-code">public const std::pair&lt;unsigned int, SmallVector&lt;unsigned int, 4&gt;&gt; &amp;  <a href="#7FE458AE2E5A048A"><b>getRegAllocationHints</b></a>(unsigned int VReg) const</li><li class="is-family-code">public const llvm::RegisterBank *  <a href="#1B7FBF87C1785562"><b>getRegBankOrNull</b></a>(unsigned int Reg) const</li><li class="is-family-code">public const llvm::TargetRegisterClass *  <a href="#8CA1804671545B8D"><b>getRegClass</b></a>(llvm::Register Reg) const</li><li class="is-family-code">public const llvm::TargetRegisterClass *  <a href="#85A364E82E1CD16B"><b>getRegClassOrNull</b></a>(unsigned int Reg) const</li><li class="is-family-code">public const llvm::RegClassOrRegBank &amp;  <a href="#D407629F51C752AF"><b>getRegClassOrRegBank</b></a>(unsigned int Reg) const</li><li class="is-family-code">public const llvm::BitVector &amp;  <a href="#CBDE5F9BDD193A89"><b>getReservedRegs</b></a>() const</li><li class="is-family-code">public llvm::Register  <a href="#AB8904670193DA79"><b>getSimpleHint</b></a>(llvm::Register VReg) const</li><li class="is-family-code">public const llvm::TargetRegisterInfo *  <a href="#7D063A4C23E6DD27"><b>getTargetRegisterInfo</b></a>() const</li><li class="is-family-code">public llvm::LLT  <a href="#D49773DEF95FFB9C"><b>getType</b></a>(unsigned int Reg) const</li><li class="is-family-code">public llvm::MachineInstr *  <a href="#97A13BAE75A7DBCE"><b>getUniqueVRegDef</b></a>(unsigned int Reg) const</li><li class="is-family-code">public const llvm::BitVector &amp;  <a href="#1A7D20DD6EDD6264"><b>getUsedPhysRegsMask</b></a>() const</li><li class="is-family-code">public llvm::MachineInstr *  <a href="#A41056D243C7696F"><b>getVRegDef</b></a>(unsigned int Reg) const</li><li class="is-family-code">public llvm::StringRef  <a href="#BC80B1D31D954C29"><b>getVRegName</b></a>(unsigned int Reg) const</li><li class="is-family-code">public bool  <a href="#FBE095EF6A73A55A"><b>hasOneDef</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public bool  <a href="#63F73E167B2439AF"><b>hasOneNonDBGUse</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public bool  <a href="#A23508ACCB5CA552"><b>hasOneNonDBGUser</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public bool  <a href="#E3622CC9591153CD"><b>hasOneUse</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public void  <a href="#E999DA179EDC452B"><b>insertVRegByName</b></a>(llvm::StringRef Name, unsigned int Reg)</li><li class="is-family-code">public void  <a href="#5ACD4DDA3AFCBBC1"><b>invalidateLiveness</b></a>()</li><li class="is-family-code">public bool  <a href="#A3B4257E63E5AFE3"><b>isAllocatable</b></a>(unsigned int PhysReg) const</li><li class="is-family-code">public bool  <a href="#D95BAF3E7EDF4A21"><b>isCallerPreservedOrConstPhysReg</b></a>(unsigned int PhysReg) const</li><li class="is-family-code">public bool  <a href="#56D108C54DCF79CD"><b>isConstantPhysReg</b></a>(unsigned int PhysReg) const</li><li class="is-family-code">public bool  <a href="#B5439730A2CF218D"><b>isLiveIn</b></a>(unsigned int Reg) const</li><li class="is-family-code">public bool  <a href="#03BCD6C1755C1169"><b>isPhysRegModified</b></a>(unsigned int PhysReg, bool SkipNoReturnDef = false) const</li><li class="is-family-code">public bool  <a href="#543D8AA17B82E03F"><b>isPhysRegUsed</b></a>(unsigned int PhysReg) const</li><li class="is-family-code">public bool  <a href="#D5E3F5487CC44FA2"><b>isReserved</b></a>(llvm::Register PhysReg) const</li><li class="is-family-code">public bool  <a href="#2173B4676A34E362"><b>isReservedRegUnit</b></a>(unsigned int Unit) const</li><li class="is-family-code">public bool  <a href="#8AB54748A32528E7"><b>isSSA</b></a>() const</li><li class="is-family-code">public bool  <a href="#B77C73DCE78232D2"><b>isUpdatedCSRsInitialized</b></a>() const</li><li class="is-family-code">public void  <a href="#9684B33BB4B2B882"><b>leaveSSA</b></a>()</li><li class="is-family-code">public int  <a href="#CB74BCEDCDDAF1C1"><b>livein_begin</b></a>() const</li><li class="is-family-code">public bool  <a href="#6F071CB639F1A64C"><b>livein_empty</b></a>() const</li><li class="is-family-code">public int  <a href="#C1AB9550964305D8"><b>livein_end</b></a>() const</li><li class="is-family-code">public ArrayRef&lt;std::pair&lt;unsigned int, unsigned int&gt;&gt;  <a href="#A892567744F7E7F8"><b>liveins</b></a>() const</li><li class="is-family-code">public void  <a href="#91333895BD8FD7E3"><b>markUsesInDebugValueAsUndef</b></a>(unsigned int Reg) const</li><li class="is-family-code">public void  <a href="#87E65AE16BD278C0"><b>moveOperands</b></a>(llvm::MachineOperand * Dst, llvm::MachineOperand * Src, unsigned int NumOps)</li><li class="is-family-code">public bool  <a href="#44FB3CA3B2E8A824"><b>recomputeRegClass</b></a>(unsigned int Reg)</li><li class="is-family-code">public llvm::MachineRegisterInfo::reg_iterator  <a href="#AAAB8ECF75A252BB"><b>reg_begin</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public llvm::MachineRegisterInfo::reg_bundle_iterator  <a href="#9264FBFF60B05B32"><b>reg_bundle_begin</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::reg_bundle_iterator  <a href="#93098826C0BC0C74"><b>reg_bundle_end</b></a>()</li><li class="is-family-code">public llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator  <a href="#CB6F03208F2D9FB6"><b>reg_bundle_nodbg_begin</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator  <a href="#5FB5931874CEE553"><b>reg_bundle_nodbg_end</b></a>()</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::reg_bundle_iterator&gt;  <a href="#F9F38B640FB4F67F"><b>reg_bundles</b></a>(unsigned int Reg) const</li><li class="is-family-code">public bool  <a href="#B061B71157BC2808"><b>reg_empty</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::reg_iterator  <a href="#C82934174E62792B"><b>reg_end</b></a>()</li><li class="is-family-code">public llvm::MachineRegisterInfo::reg_instr_iterator  <a href="#46553967A333B150"><b>reg_instr_begin</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::reg_instr_iterator  <a href="#C3A00FFDC06D31BE"><b>reg_instr_end</b></a>()</li><li class="is-family-code">public llvm::MachineRegisterInfo::reg_instr_nodbg_iterator  <a href="#8BC36FF334B4FFBA"><b>reg_instr_nodbg_begin</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::reg_instr_nodbg_iterator  <a href="#AB73FCF42897398D"><b>reg_instr_nodbg_end</b></a>()</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::reg_instr_iterator&gt;  <a href="#AA4DEC2254104A6F"><b>reg_instructions</b></a>(unsigned int Reg) const</li><li class="is-family-code">public llvm::MachineRegisterInfo::reg_nodbg_iterator  <a href="#A6AC91C3A6275596"><b>reg_nodbg_begin</b></a>(llvm::Register RegNo) const</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::reg_bundle_nodbg_iterator&gt;  <a href="#692E0D3F5A940261"><b>reg_nodbg_bundles</b></a>(unsigned int Reg) const</li><li class="is-family-code">public bool  <a href="#AF54986EC60D9A78"><b>reg_nodbg_empty</b></a>(llvm::Register RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::reg_nodbg_iterator  <a href="#05EAADD7A8583F74"><b>reg_nodbg_end</b></a>()</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::reg_instr_nodbg_iterator&gt;  <a href="#832362FD446979A9"><b>reg_nodbg_instructions</b></a>(unsigned int Reg) const</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::reg_nodbg_iterator&gt;  <a href="#C3043BDF1E810F49"><b>reg_nodbg_operands</b></a>(unsigned int Reg) const</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::reg_iterator&gt;  <a href="#FBF0B17DC9C6C1B4"><b>reg_operands</b></a>(unsigned int Reg) const</li><li class="is-family-code">public void  <a href="#933F8A6C539FFB62"><b>removeRegOperandFromUseList</b></a>(llvm::MachineOperand * MO)</li><li class="is-family-code">public void  <a href="#B543F4EB7FF09D5F"><b>replaceRegWith</b></a>(unsigned int FromReg, unsigned int ToReg)</li><li class="is-family-code">public bool  <a href="#9C5E23B085A0574A"><b>reservedRegsFrozen</b></a>() const</li><li class="is-family-code">public void  <a href="#0D5A9A9BD4FB3D93"><b>resetDelegate</b></a>(llvm::MachineRegisterInfo::Delegate * delegate)</li><li class="is-family-code">public void  <a href="#2BCC4609E4BCC0CB"><b>setCalleeSavedRegs</b></a>(ArrayRef&lt;llvm::MCPhysReg&gt; CSRs)</li><li class="is-family-code">public void  <a href="#7437F062DBB5AE41"><b>setDelegate</b></a>(llvm::MachineRegisterInfo::Delegate * delegate)</li><li class="is-family-code">public void  <a href="#7140146CA8C74B3B"><b>setRegAllocationHint</b></a>(unsigned int VReg, unsigned int Type, unsigned int PrefReg)</li><li class="is-family-code">public void  <a href="#A3D1B8CF9E877AF9"><b>setRegBank</b></a>(unsigned int Reg, const llvm::RegisterBank &amp; RegBank)</li><li class="is-family-code">public void  <a href="#2943F230DFDB417D"><b>setRegClass</b></a>(unsigned int Reg, const llvm::TargetRegisterClass * RC)</li><li class="is-family-code">public void  <a href="#F5503736667518E1"><b>setRegClassOrRegBank</b></a>(unsigned int Reg, const llvm::RegClassOrRegBank &amp; RCOrRB)</li><li class="is-family-code">public void  <a href="#CD474ADA13516ACF"><b>setSimpleHint</b></a>(unsigned int VReg, unsigned int PrefReg)</li><li class="is-family-code">public void  <a href="#4EBC5B6CC265617D"><b>setType</b></a>(unsigned int VReg, llvm::LLT Ty)</li><li class="is-family-code">public bool  <a href="#06FC373B9E8886C9"><b>shouldTrackSubRegLiveness</b></a>(llvm::Register VReg) const</li><li class="is-family-code">public bool  <a href="#AB54EDEA846EC88E"><b>shouldTrackSubRegLiveness</b></a>(const llvm::TargetRegisterClass &amp; RC) const</li><li class="is-family-code">public bool  <a href="#FD93B8E38F20E841"><b>subRegLivenessEnabled</b></a>() const</li><li class="is-family-code">public bool  <a href="#58A14B5646B121DC"><b>tracksLiveness</b></a>() const</li><li class="is-family-code">public void  <a href="#9E88F17194C153B4"><b>updateDbgUsersToReg</b></a>(unsigned int Reg, ArrayRef&lt;llvm::MachineInstr *&gt; Users) const</li><li class="is-family-code">public llvm::MachineRegisterInfo::use_iterator  <a href="#683B2DDA6A5BA320"><b>use_begin</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public llvm::MachineRegisterInfo::use_bundle_iterator  <a href="#5CCFC65DDE5873D6"><b>use_bundle_begin</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::use_bundle_iterator  <a href="#263F00E4C1E1C1CF"><b>use_bundle_end</b></a>()</li><li class="is-family-code">public llvm::MachineRegisterInfo::use_bundle_nodbg_iterator  <a href="#998EF173D8A9C3B3"><b>use_bundle_nodbg_begin</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::use_bundle_nodbg_iterator  <a href="#435A111AC2BD2641"><b>use_bundle_nodbg_end</b></a>()</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::use_bundle_iterator&gt;  <a href="#1DF56EDF82C909F8"><b>use_bundles</b></a>(unsigned int Reg) const</li><li class="is-family-code">public bool  <a href="#B343AF0D3B2DC3E2"><b>use_empty</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::use_iterator  <a href="#D2860757992BE79C"><b>use_end</b></a>()</li><li class="is-family-code">public llvm::MachineRegisterInfo::use_instr_iterator  <a href="#8536A0D73CEB7FF2"><b>use_instr_begin</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::use_instr_iterator  <a href="#FBFFA1E7FCDC49E0"><b>use_instr_end</b></a>()</li><li class="is-family-code">public llvm::MachineRegisterInfo::use_instr_nodbg_iterator  <a href="#263D3298887DFB05"><b>use_instr_nodbg_begin</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::use_instr_nodbg_iterator  <a href="#B9A59B5FCFB9D58F"><b>use_instr_nodbg_end</b></a>()</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::use_instr_iterator&gt;  <a href="#66F67153E2DDECB7"><b>use_instructions</b></a>(unsigned int Reg) const</li><li class="is-family-code">public llvm::MachineRegisterInfo::use_nodbg_iterator  <a href="#32318EE60C0290AD"><b>use_nodbg_begin</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::use_bundle_nodbg_iterator&gt;  <a href="#E7B16A663A19D3DC"><b>use_nodbg_bundles</b></a>(unsigned int Reg) const</li><li class="is-family-code">public bool  <a href="#AED1869212647728"><b>use_nodbg_empty</b></a>(unsigned int RegNo) const</li><li class="is-family-code">public static llvm::MachineRegisterInfo::use_nodbg_iterator  <a href="#FFABF9F98AC95D0F"><b>use_nodbg_end</b></a>()</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::use_instr_nodbg_iterator&gt;  <a href="#503AA22986ECFB27"><b>use_nodbg_instructions</b></a>(unsigned int Reg) const</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::use_nodbg_iterator&gt;  <a href="#AF7A45D6D6C604F5"><b>use_nodbg_operands</b></a>(unsigned int Reg) const</li><li class="is-family-code">public inline iterator_range&lt;llvm::MachineRegisterInfo::use_iterator&gt;  <a href="#F9AF78383DCCDA5A"><b>use_operands</b></a>(unsigned int Reg) const</li><li class="is-family-code">public void  <a href="#8FD67E35ED6B2334"><b>verifyUseList</b></a>(unsigned int Reg) const</li><li class="is-family-code">public void  <a href="#6583CE3FD2C7284A"><b>verifyUseLists</b></a>() const</li></ul><h2>Methods</h2><h3 id="C12DEE688BA00E96"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C12DEE688BA00E96">¶</a><code class="hdoc-function-code language-cpp">void EmitLiveInCopies(
    <a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>* EntryMBB,
    const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>&amp; TRI,
    const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>&amp; TII)</code></pre></h3><h4>Description</h4><p>EmitLiveInCopies - Emit copies to initialize livein virtual registers into the given entry block.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L954">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:954</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD94B5FBC5E7E6A08.html">llvm::MachineBasicBlock</a>*<b> EntryMBB</b></dt><dt class="is-family-code">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>&amp;<b> TRI</b></dt><dt class="is-family-code">const <a href="rFA5623F5DD11136D.html">llvm::TargetInstrInfo</a>&amp;<b> TII</b></dt></dl><h3 id="43E5A2A28752D55B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#43E5A2A28752D55B">¶</a><code class="hdoc-function-code language-cpp">MachineRegisterInfo(
    const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp;)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L150">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:150</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="rFEED0093AAFD6DB4.html">llvm::MachineRegisterInfo</a>&amp;<b> </b></dt></dl><h3 id="39108B0527C68CB3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#39108B0527C68CB3">¶</a><code class="hdoc-function-code language-cpp">MachineRegisterInfo(<a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>* MF)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L149">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:149</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>*<b> MF</b></dt></dl><h3 id="08BC064D54D38DA7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#08BC064D54D38DA7">¶</a><code class="hdoc-function-code language-cpp">void addLiveIn(unsigned int Reg,
               unsigned int vreg = 0)</code></pre></h3><h4>Description</h4><p>addLiveIn - Add the specified register as a live-in.  Note that it is an error to add the same register to the same set more than once.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L926">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:926</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">unsigned int<b> vreg</b> = 0</dt></dl><h3 id="9160F3528337E070"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9160F3528337E070">¶</a><code class="hdoc-function-code language-cpp">void addPhysRegsUsedFromRegMask(
    const uint32_t* RegMask)</code></pre></h3><h4>Description</h4><p>addPhysRegsUsedFromRegMask - Mark any registers not in RegMask as used. This corresponds to the bit mask attached to register mask operands.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L848">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:848</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const uint32_t*<b> RegMask</b></dt></dl><h3 id="F8853E64B52EA5A7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F8853E64B52EA5A7">¶</a><code class="hdoc-function-code language-cpp">void addRegAllocationHint(unsigned int VReg,
                          unsigned int PrefReg)</code></pre></h3><h4>Description</h4><p>addRegAllocationHint - Add a register allocation hint to the hints vector for VReg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L771">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:771</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> VReg</b></dt><dt class="is-family-code">unsigned int<b> PrefReg</b></dt></dl><h3 id="F898684736AEF927"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F898684736AEF927">¶</a><code class="hdoc-function-code language-cpp">void addRegOperandToUseList(
    <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>* MO)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L247">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:247</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>*<b> MO</b></dt></dl><h3 id="CB07FA1F13B91626"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CB07FA1F13B91626">¶</a><code class="hdoc-function-code language-cpp">bool canReserveReg(unsigned int PhysReg) const</code></pre></h3><h4>Description</h4><p>canReserveReg - Returns true if PhysReg can be used as a reserved register.  Any register can be reserved before freezeReservedRegs() is called.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L879">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:879</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> PhysReg</b></dt></dl><h3 id="33A9E319C8DE4125"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#33A9E319C8DE4125">¶</a><code class="hdoc-function-code language-cpp">void clearKillFlags(unsigned int Reg) const</code></pre></h3><h4>Description</h4><p>clearKillFlags - Iterate over all the uses of the given register and clear the kill flag from the MachineOperand. This function is used by optimization passes which extend register lifetimes and need only preserve conservative kill flag information.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L607">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:607</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="5A86F95A52D1A388"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5A86F95A52D1A388">¶</a><code class="hdoc-function-code language-cpp">void clearSimpleHint(unsigned int VReg)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L782">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:782</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> VReg</b></dt></dl><h3 id="33521D984A63CD0E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#33521D984A63CD0E">¶</a><code class="hdoc-function-code language-cpp">void clearVirtRegTypes()</code></pre></h3><h4>Description</h4><p>Remove all types associated to virtual registers (after instruction selection and constraining of all generic virtual registers).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L744">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:744</a></p><h3 id="1F4E73F74BF2B173"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1F4E73F74BF2B173">¶</a><code class="hdoc-function-code language-cpp">void clearVirtRegs()</code></pre></h3><h4>Description</h4><p>clearVirtRegs - Remove all virtual registers (after physreg assignment).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L757">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:757</a></p><h3 id="8EAB9D0AF943A2A0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8EAB9D0AF943A2A0">¶</a><code class="hdoc-function-code language-cpp"><a href="rD04632A218C37229.html">llvm::Register</a> cloneVirtualRegister(
    <a href="rD04632A218C37229.html">llvm::Register</a> VReg,
    <a href="rECFCAF624C04523A.html">llvm::StringRef</a> Name = &quot;&quot;)</code></pre></h3><h4>Description</h4><p>Create and return a new virtual register in the function with the same attributes as the given register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L725">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:725</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> VReg</b></dt><dt class="is-family-code"><a href="rECFCAF624C04523A.html">llvm::StringRef</a><b> Name</b> = &quot;&quot;</dt></dl><h3 id="E934661DEE0407D0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E934661DEE0407D0">¶</a><code class="hdoc-function-code language-cpp">bool constrainRegAttrs(
    unsigned int Reg,
    unsigned int ConstrainingReg,
    unsigned int MinNumRegs = 0)</code></pre></h3><h4>Description</h4><p>Constrain the register class or the register bank of the virtual register\p Reg (and low-level type) to be a common subclass or a common bank of both registers provided respectively (and a common low-level type). Do nothing if any of the attributes (classes, banks, or low-level types) of the registers are deemed incompatible, or if the resulting register will have a class smaller than before and of size less than \p MinNumRegs. Return true if such register attributes exist, false otherwise.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L706">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:706</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">unsigned int<b> ConstrainingReg</b></dt><dt class="is-family-code">unsigned int<b> MinNumRegs</b> = 0</dt></dl><h3 id="0C917FFEB143C7B3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0C917FFEB143C7B3">¶</a><code class="hdoc-function-code language-cpp">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
constrainRegClass(
    unsigned int Reg,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC,
    unsigned int MinNumRegs = 0)</code></pre></h3><h4>Description</h4><p>constrainRegClass - Constrain the register class of the specified virtual register to be a common subclass of RC and the current register class, but only if the new class has at least MinNumRegs registers.  Return the new register class, or NULL if no such class exists. This should only be used when the constraint is known to be trivial, like GR32 -&gt; GR32_NOSP. Beware of increasing register pressure.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L691">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:691</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt><dt class="is-family-code">unsigned int<b> MinNumRegs</b> = 0</dt></dl><h3 id="437FA8533ADCBF53"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#437FA8533ADCBF53">¶</a><code class="hdoc-function-code language-cpp"><a href="rD04632A218C37229.html">llvm::Register</a> createGenericVirtualRegister(
    <a href="r39DC930C6225822E.html">llvm::LLT</a> Ty,
    <a href="rECFCAF624C04523A.html">llvm::StringRef</a> Name = &quot;&quot;)</code></pre></h3><h4>Description</h4><p>Create and return a new generic virtual register with low-level type \p Ty.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L740">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:740</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r39DC930C6225822E.html">llvm::LLT</a><b> Ty</b></dt><dt class="is-family-code"><a href="rECFCAF624C04523A.html">llvm::StringRef</a><b> Name</b> = &quot;&quot;</dt></dl><h3 id="15F557E3546247F3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#15F557E3546247F3">¶</a><code class="hdoc-function-code language-cpp">unsigned int createIncompleteVirtualRegister(
    <a href="rECFCAF624C04523A.html">llvm::StringRef</a> Name = &quot;&quot;)</code></pre></h3><h4>Description</h4><p>Creates a new virtual register that has no register class, register bank or size assigned yet. This is only allowed to be used temporarily while constructing machine instructions. Most operations are undefined on an incomplete register until one of setRegClass(), setRegBank() or setSize() has been called on it.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L751">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:751</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rECFCAF624C04523A.html">llvm::StringRef</a><b> Name</b> = &quot;&quot;</dt></dl><h3 id="254A5710DD00087F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#254A5710DD00087F">¶</a><code class="hdoc-function-code language-cpp"><a href="rD04632A218C37229.html">llvm::Register</a> createVirtualRegister(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RegClass,
    <a href="rECFCAF624C04523A.html">llvm::StringRef</a> Name = &quot;&quot;)</code></pre></h3><h4>Description</h4><p>createVirtualRegister - Create and return a new virtual register in the function with the specified register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L720">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:720</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RegClass</b></dt><dt class="is-family-code"><a href="rECFCAF624C04523A.html">llvm::StringRef</a><b> Name</b> = &quot;&quot;</dt></dl><h3 id="7D5A25CC8D564F88"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7D5A25CC8D564F88">¶</a><code class="hdoc-function-code language-cpp"><a href="r432B4BC43C89425D.html">llvm::MachineRegisterInfo::def_iterator</a> def_begin(
    unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L384">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:384</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="5134232730981840"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5134232730981840">¶</a><code class="hdoc-function-code language-cpp"><a href="r1653AD2CB8242591.html">llvm::MachineRegisterInfo::def_bundle_iterator</a>
def_bundle_begin(unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L413">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:413</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="5F138D1C443C60CC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5F138D1C443C60CC">¶</a><code class="hdoc-function-code language-cpp">static llvm::MachineRegisterInfo::
    def_bundle_iterator
    def_bundle_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L416">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:416</a></p><h3 id="2A2E8A6248B68ED7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2A2E8A6248B68ED7">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;llvm::MachineRegisterInfo::
                          def_bundle_iterator&gt;
def_bundles(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L420">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:420</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="E1A971FCB0B86B12"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E1A971FCB0B86B12">¶</a><code class="hdoc-function-code language-cpp">bool def_empty(unsigned int RegNo) const</code></pre></h3><h4>Description</h4><p>def_empty - Return true if there are no instructions defining the specified register (it may be live-in).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L426">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:426</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="C2E38F84DB238553"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C2E38F84DB238553">¶</a><code class="hdoc-function-code language-cpp">static <a href="r432B4BC43C89425D.html">llvm::MachineRegisterInfo::def_iterator</a>
def_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L387">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:387</a></p><h3 id="E0A685828A1E565F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E0A685828A1E565F">¶</a><code class="hdoc-function-code language-cpp"><a href="r1653AD2CB8242591.html">llvm::MachineRegisterInfo::def_instr_iterator</a>
def_instr_begin(unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L397">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:397</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="F5B86915BE6C3279"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F5B86915BE6C3279">¶</a><code class="hdoc-function-code language-cpp">static llvm::MachineRegisterInfo::
    def_instr_iterator
    def_instr_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L400">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:400</a></p><h3 id="046FBB2C9E4F2351"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#046FBB2C9E4F2351">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineRegisterInfo::def_instr_iterator&gt;
def_instructions(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L405">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:405</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="161B02082A6B4CF1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#161B02082A6B4CF1">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineRegisterInfo::def_iterator&gt;
def_operands(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L389">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:389</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="67D89E215F302B8E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#67D89E215F302B8E">¶</a><code class="hdoc-function-code language-cpp">void disableCalleeSavedRegister(unsigned int Reg)</code></pre></h3><h4>Description</h4><p>Disables the register from the list of CSRs. I.e. the register will not appear as part of the CSR mask.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L235">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:235</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="EBAA5482F7944C52"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#EBAA5482F7944C52">¶</a><code class="hdoc-function-code language-cpp">void dumpUses(unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L609">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:609</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="352EE8D03335843F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#352EE8D03335843F">¶</a><code class="hdoc-function-code language-cpp">void freezeReservedRegs(
    const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;)</code></pre></h3><h4>Description</h4><p>freezeReservedRegs - Called by the register allocator to freeze the set of reserved registers before allocation begins.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L868">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:868</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r0899A788A19F8C40.html">llvm::MachineFunction</a>&amp;<b> </b></dt></dl><h3 id="2AF760EDA5F6AA9E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2AF760EDA5F6AA9E">¶</a><code class="hdoc-function-code language-cpp">const llvm::MCPhysReg* getCalleeSavedRegs() const</code></pre></h3><h4>Description</h4><p>Returns list of callee saved registers. The function returns the updated CSR list (after taking into account registers that are disabled from the CSR list).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L240">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:240</a></p><h3 id="6F31C905A3A561EE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6F31C905A3A561EE">¶</a><code class="hdoc-function-code language-cpp">unsigned int getLiveInPhysReg(
    unsigned int VReg) const</code></pre></h3><h4>Description</h4><p>getLiveInPhysReg - If VReg is a live-in virtual register, return the corresponding live-in physical register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L946">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:946</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> VReg</b></dt></dl><h3 id="1960777360BD1A48"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1960777360BD1A48">¶</a><code class="hdoc-function-code language-cpp">unsigned int getLiveInVirtReg(
    unsigned int PReg) const</code></pre></h3><h4>Description</h4><p>getLiveInVirtReg - If PReg is a live-in physical register, return the corresponding live-in physical register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L950">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:950</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> PReg</b></dt></dl><h3 id="0BC8B707B42A026A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0BC8B707B42A026A">¶</a><code class="hdoc-function-code language-cpp"><a href="rB06B022C6C05673F.html">llvm::LaneBitmask</a> getMaxLaneMaskForVReg(
    unsigned int Reg) const</code></pre></h3><h4>Description</h4><p>Returns a mask covering all bits that can appear in lane masks of subregisters of the virtual register @p Reg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L960">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:960</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="C5BFE777B725AB97"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C5BFE777B725AB97">¶</a><code class="hdoc-function-code language-cpp">unsigned int getNumVirtRegs() const</code></pre></h3><h4>Description</h4><p>getNumVirtRegs - Return the number of virtual registers created.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L754">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:754</a></p><h3 id="2189D726E8BEF0B1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2189D726E8BEF0B1">¶</a><code class="hdoc-function-code language-cpp"><a href="r18CB8A3E5C717199.html">llvm::PSetIterator</a> getPressureSets(
    unsigned int RegUnit) const</code></pre></h3><h4>Description</h4><p>Get an iterator over the pressure sets affected by the given physical or virtual register. If RegUnit is physical, it must be a register unit (from MCRegUnitIterator).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L622">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:622</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegUnit</b></dt></dl><h3 id="47C2B5A7D368CC64"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#47C2B5A7D368CC64">¶</a><code class="hdoc-function-code language-cpp"><a href="https://en.cppreference.com/w/cpp/utility/pair">std::pair</a>&lt;unsigned int, unsigned int&gt;
getRegAllocationHint(<a href="rD04632A218C37229.html">llvm::Register</a> VReg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L792">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:792</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> VReg</b></dt></dl><h3 id="7FE458AE2E5A048A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7FE458AE2E5A048A">¶</a><code class="hdoc-function-code language-cpp">const <a href="https://en.cppreference.com/w/cpp/utility/pair">std::pair</a>&lt;unsigned int,
                SmallVector&lt;unsigned int, 4&gt;&gt;&amp;
getRegAllocationHints(unsigned int VReg) const</code></pre></h3><h4>Description</h4><p>getRegAllocationHints - Return a reference to the vector of all register allocation hints for VReg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L811">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:811</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> VReg</b></dt></dl><h3 id="1B7FBF87C1785562"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1B7FBF87C1785562">¶</a><code class="hdoc-function-code language-cpp">const <a href="r1B6DFCC42FF465D0.html">llvm::RegisterBank</a>* getRegBankOrNull(
    unsigned int Reg) const</code></pre></h3><h4>Description</h4><p>Return the register bank of \p Reg, or null if Reg has not been assigned a register bank or has been assigned a register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L657">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:657</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="8CA1804671545B8D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8CA1804671545B8D">¶</a><code class="hdoc-function-code language-cpp">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* getRegClass(
    <a href="rD04632A218C37229.html">llvm::Register</a> Reg) const</code></pre></h3><h4>Description</h4><p>Return the register class of the specified virtual register. This shouldn&apos;t be used directly unless \p Reg has a register class.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L631">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:631</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> Reg</b></dt></dl><h3 id="85A364E82E1CD16B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#85A364E82E1CD16B">¶</a><code class="hdoc-function-code language-cpp">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*
getRegClassOrNull(unsigned int Reg) const</code></pre></h3><h4>Description</h4><p>Return the register class of \p Reg, or null if Reg has not been assigned a register class yet.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L648">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:648</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="D407629F51C752AF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D407629F51C752AF">¶</a><code class="hdoc-function-code language-cpp">const <a href="rAE56DA4A37A44819.html">llvm::RegClassOrRegBank</a>&amp;
getRegClassOrRegBank(unsigned int Reg) const</code></pre></h3><h4>Description</h4><p>Return the register bank or register class of \p Reg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L665">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:665</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="CBDE5F9BDD193A89"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CBDE5F9BDD193A89">¶</a><code class="hdoc-function-code language-cpp">const <a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a>&amp; getReservedRegs() const</code></pre></h3><h4>Description</h4><p>getReservedRegs - Returns a reference to the frozen set of reserved registers. This method should always be preferred to calling TRI::getReservedRegs() when possible.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L886">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:886</a></p><h3 id="AB8904670193DA79"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AB8904670193DA79">¶</a><code class="hdoc-function-code language-cpp"><a href="rD04632A218C37229.html">llvm::Register</a> getSimpleHint(
    <a href="rD04632A218C37229.html">llvm::Register</a> VReg) const</code></pre></h3><h4>Description</h4><p>getSimpleHint - same as getRegAllocationHint except it will only return a target independent hint.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L802">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:802</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> VReg</b></dt></dl><h3 id="7D063A4C23E6DD27"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7D063A4C23E6DD27">¶</a><code class="hdoc-function-code language-cpp">const <a href="r2F26D4796E7C36E2.html">llvm::TargetRegisterInfo</a>*
getTargetRegisterInfo() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L153">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:153</a></p><h3 id="D49773DEF95FFB9C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D49773DEF95FFB9C">¶</a><code class="hdoc-function-code language-cpp"><a href="r39DC930C6225822E.html">llvm::LLT</a> getType(unsigned int Reg) const</code></pre></h3><h4>Description</h4><p>Get the low-level type of \p Reg or LLT{} if Reg is not a generic (target independent) virtual register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L729">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:729</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="97A13BAE75A7DBCE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#97A13BAE75A7DBCE">¶</a><code class="hdoc-function-code language-cpp"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* getUniqueVRegDef(
    unsigned int Reg) const</code></pre></h3><h4>Description</h4><p>getUniqueVRegDef - Return the unique machine instr that defines the specified virtual register or null if none is found.  If there are multiple definitions or no definition, return null.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L601">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:601</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="1A7D20DD6EDD6264"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1A7D20DD6EDD6264">¶</a><code class="hdoc-function-code language-cpp">const <a href="r4821A6F4EC56E8B2.html">llvm::BitVector</a>&amp; getUsedPhysRegsMask() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L852">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:852</a></p><h3 id="A41056D243C7696F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A41056D243C7696F">¶</a><code class="hdoc-function-code language-cpp"><a href="rD562DBB6D69859EC.html">llvm::MachineInstr</a>* getVRegDef(
    unsigned int Reg) const</code></pre></h3><h4>Description</h4><p>getVRegDef - Return the machine instr that defines the specified virtual register or null if none is found.  This assumes that the code is in SSA form, so there should only be one definition.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L596">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:596</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="BC80B1D31D954C29"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#BC80B1D31D954C29">¶</a><code class="hdoc-function-code language-cpp"><a href="rECFCAF624C04523A.html">llvm::StringRef</a> getVRegName(
    unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L428">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:428</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="FBE095EF6A73A55A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FBE095EF6A73A55A">¶</a><code class="hdoc-function-code language-cpp">bool hasOneDef(unsigned int RegNo) const</code></pre></h3><h4>Description</h4><p>Return true if there is exactly one operand defining the specified register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L444">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:444</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="63F73E167B2439AF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#63F73E167B2439AF">¶</a><code class="hdoc-function-code language-cpp">bool hasOneNonDBGUse(unsigned int RegNo) const</code></pre></h3><h4>Description</h4><p>hasOneNonDBGUse - Return true if there is exactly one non-Debug use of the specified register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L565">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:565</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="A23508ACCB5CA552"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A23508ACCB5CA552">¶</a><code class="hdoc-function-code language-cpp">bool hasOneNonDBGUser(unsigned int RegNo) const</code></pre></h3><h4>Description</h4><p>hasOneNonDBGUse - Return true if there is exactly one non-Debug instruction using the specified register. Said instruction may have multiple uses.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L570">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:570</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="E3622CC9591153CD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E3622CC9591153CD">¶</a><code class="hdoc-function-code language-cpp">bool hasOneUse(unsigned int RegNo) const</code></pre></h3><h4>Description</h4><p>hasOneUse - Return true if there is exactly one instruction using the specified register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L500">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:500</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="E999DA179EDC452B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E999DA179EDC452B">¶</a><code class="hdoc-function-code language-cpp">void insertVRegByName(<a href="rECFCAF624C04523A.html">llvm::StringRef</a> Name,
                      unsigned int Reg)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L432">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:432</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rECFCAF624C04523A.html">llvm::StringRef</a><b> Name</b></dt><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="5ACD4DDA3AFCBBC1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5ACD4DDA3AFCBBC1">¶</a><code class="hdoc-function-code language-cpp">void invalidateLiveness()</code></pre></h3><h4>Description</h4><p>invalidateLiveness - Indicates that register liveness is no longer being tracked accurately. This should be called by late passes that invalidate the liveness information.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L207">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:207</a></p><h3 id="A3B4257E63E5AFE3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A3B4257E63E5AFE3">¶</a><code class="hdoc-function-code language-cpp">bool isAllocatable(unsigned int PhysReg) const</code></pre></h3><h4>Description</h4><p>isAllocatable - Returns true when PhysReg belongs to an allocatable register class and it hasn&apos;t been reserved. Allocatable registers may show up in the allocation order of some virtual register, so a register allocator needs to track its liveness and availability.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L915">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:915</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> PhysReg</b></dt></dl><h3 id="D95BAF3E7EDF4A21"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D95BAF3E7EDF4A21">¶</a><code class="hdoc-function-code language-cpp">bool isCallerPreservedOrConstPhysReg(
    unsigned int PhysReg) const</code></pre></h3><h4>Description</h4><p>Returns true if either isConstantPhysReg or TRI-&gt;isCallerPreservedPhysReg returns true. This is a utility member function.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L617">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:617</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> PhysReg</b></dt></dl><h3 id="56D108C54DCF79CD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#56D108C54DCF79CD">¶</a><code class="hdoc-function-code language-cpp">bool isConstantPhysReg(unsigned int PhysReg) const</code></pre></h3><h4>Description</h4><p>Returns true if PhysReg is unallocatable and constant throughout the function. Writing to a constant register has no effect.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L613">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:613</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> PhysReg</b></dt></dl><h3 id="B5439730A2CF218D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B5439730A2CF218D">¶</a><code class="hdoc-function-code language-cpp">bool isLiveIn(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L942">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:942</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="03BCD6C1755C1169"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#03BCD6C1755C1169">¶</a><code class="hdoc-function-code language-cpp">bool isPhysRegModified(
    unsigned int PhysReg,
    bool SkipNoReturnDef = false) const</code></pre></h3><h4>Description</h4><p>Return true if the specified register is modified in this function. This checks that no defining machine operands exist for the register or any of its aliases. Definitions found on functions marked noreturn are ignored, to consider them pass &apos;true&apos; for optional parameter SkipNoReturnDef. The register is also considered modified when it is set in the UsedPhysRegMask.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L838">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:838</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> PhysReg</b></dt><dt class="is-family-code">bool<b> SkipNoReturnDef</b> = false</dt></dl><h3 id="543D8AA17B82E03F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#543D8AA17B82E03F">¶</a><code class="hdoc-function-code language-cpp">bool isPhysRegUsed(unsigned int PhysReg) const</code></pre></h3><h4>Description</h4><p>Return true if the specified register is modified or read in this function. This checks that no machine operands exist for the register or any of its aliases. The register is also considered used when it is set in the UsedPhysRegMask.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L844">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:844</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> PhysReg</b></dt></dl><h3 id="D5E3F5487CC44FA2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D5E3F5487CC44FA2">¶</a><code class="hdoc-function-code language-cpp">bool isReserved(<a href="rD04632A218C37229.html">llvm::Register</a> PhysReg) const</code></pre></h3><h4>Description</h4><p>isReserved - Returns true when PhysReg is a reserved register. Reserved registers may belong to an allocatable register class, but the target has explicitly requested that they are not used.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L897">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:897</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> PhysReg</b></dt></dl><h3 id="2173B4676A34E362"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2173B4676A34E362">¶</a><code class="hdoc-function-code language-cpp">bool isReservedRegUnit(unsigned int Unit) const</code></pre></h3><h4>Description</h4><p>Returns true when the given register unit is considered reserved. Register units are considered reserved when for at least one of their root registers, the root register and all super registers are reserved. This currently iterates the register hierarchy and may be slower than expected.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L907">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:907</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Unit</b></dt></dl><h3 id="8AB54748A32528E7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8AB54748A32528E7">¶</a><code class="hdoc-function-code language-cpp">bool isSSA() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L185">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:185</a></p><h3 id="B77C73DCE78232D2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B77C73DCE78232D2">¶</a><code class="hdoc-function-code language-cpp">bool isUpdatedCSRsInitialized() const</code></pre></h3><h4>Description</h4><p>Returns true if the updated CSR list was initialized and false otherwise.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L230">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:230</a></p><h3 id="9684B33BB4B2B882"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9684B33BB4B2B882">¶</a><code class="hdoc-function-code language-cpp">void leaveSSA()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L191">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:191</a></p><h3 id="CB74BCEDCDDAF1C1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CB74BCEDCDDAF1C1">¶</a><code class="hdoc-function-code language-cpp">int livein_begin() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L934">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:934</a></p><h3 id="6F071CB639F1A64C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6F071CB639F1A64C">¶</a><code class="hdoc-function-code language-cpp">bool livein_empty() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L936">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:936</a></p><h3 id="C1AB9550964305D8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C1AB9550964305D8">¶</a><code class="hdoc-function-code language-cpp">int livein_end() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L935">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:935</a></p><h3 id="A892567744F7E7F8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A892567744F7E7F8">¶</a><code class="hdoc-function-code language-cpp"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;std::pair&lt;unsigned int, unsigned int&gt;&gt;
liveins() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L938">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:938</a></p><h3 id="91333895BD8FD7E3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#91333895BD8FD7E3">¶</a><code class="hdoc-function-code language-cpp">void markUsesInDebugValueAsUndef(
    unsigned int Reg) const</code></pre></h3><h4>Description</h4><p>markUsesInDebugValueAsUndef - Mark every DBG_VALUE referencing the specified register as undefined which causes the DBG_VALUE to be deleted during LiveDebugVariables analysis.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L819">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:819</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="87E65AE16BD278C0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#87E65AE16BD278C0">¶</a><code class="hdoc-function-code language-cpp">void moveOperands(<a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>* Dst,
                  <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>* Src,
                  unsigned int NumOps)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L253">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:253</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>*<b> Dst</b></dt><dt class="is-family-code"><a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>*<b> Src</b></dt><dt class="is-family-code">unsigned int<b> NumOps</b></dt></dl><h3 id="44FB3CA3B2E8A824"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#44FB3CA3B2E8A824">¶</a><code class="hdoc-function-code language-cpp">bool recomputeRegClass(unsigned int Reg)</code></pre></h3><h4>Description</h4><p>recomputeRegClass - Try to find a legal super-class of Reg&apos;s register class that still satisfies the constraints from the instructions using Reg.  Returns true if Reg was upgraded. This method can be used after constraints have been removed from a virtual register, for example after removing instructions or splitting the live range.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L716">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:716</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="AAAB8ECF75A252BB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AAAB8ECF75A252BB">¶</a><code class="hdoc-function-code language-cpp"><a href="r432B4BC43C89425D.html">llvm::MachineRegisterInfo::reg_iterator</a> reg_begin(
    unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L281">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:281</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="9264FBFF60B05B32"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9264FBFF60B05B32">¶</a><code class="hdoc-function-code language-cpp"><a href="r1653AD2CB8242591.html">llvm::MachineRegisterInfo::reg_bundle_iterator</a>
reg_bundle_begin(unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L310">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:310</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="93098826C0BC0C74"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#93098826C0BC0C74">¶</a><code class="hdoc-function-code language-cpp">static llvm::MachineRegisterInfo::
    reg_bundle_iterator
    reg_bundle_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L313">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:313</a></p><h3 id="CB6F03208F2D9FB6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CB6F03208F2D9FB6">¶</a><code class="hdoc-function-code language-cpp">llvm::MachineRegisterInfo::
    reg_bundle_nodbg_iterator
    reg_bundle_nodbg_begin(
        unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L363">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:363</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="5FB5931874CEE553"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5FB5931874CEE553">¶</a><code class="hdoc-function-code language-cpp">static llvm::MachineRegisterInfo::
    reg_bundle_nodbg_iterator
    reg_bundle_nodbg_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L366">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:366</a></p><h3 id="F9F38B640FB4F67F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F9F38B640FB4F67F">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;llvm::MachineRegisterInfo::
                          reg_bundle_iterator&gt;
reg_bundles(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L317">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:317</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="B061B71157BC2808"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B061B71157BC2808">¶</a><code class="hdoc-function-code language-cpp">bool reg_empty(unsigned int RegNo) const</code></pre></h3><h4>Description</h4><p>reg_empty - Return true if there are no instructions using or defining the specified register (it may be live-in).</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L323">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:323</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="C82934174E62792B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C82934174E62792B">¶</a><code class="hdoc-function-code language-cpp">static <a href="r432B4BC43C89425D.html">llvm::MachineRegisterInfo::reg_iterator</a>
reg_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L284">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:284</a></p><h3 id="46553967A333B150"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#46553967A333B150">¶</a><code class="hdoc-function-code language-cpp"><a href="r1653AD2CB8242591.html">llvm::MachineRegisterInfo::reg_instr_iterator</a>
reg_instr_begin(unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L294">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:294</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="C3A00FFDC06D31BE"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C3A00FFDC06D31BE">¶</a><code class="hdoc-function-code language-cpp">static llvm::MachineRegisterInfo::
    reg_instr_iterator
    reg_instr_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L297">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:297</a></p><h3 id="8BC36FF334B4FFBA"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8BC36FF334B4FFBA">¶</a><code class="hdoc-function-code language-cpp">llvm::MachineRegisterInfo::
    reg_instr_nodbg_iterator
    reg_instr_nodbg_begin(
        unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L346">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:346</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="AB73FCF42897398D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AB73FCF42897398D">¶</a><code class="hdoc-function-code language-cpp">static llvm::MachineRegisterInfo::
    reg_instr_nodbg_iterator
    reg_instr_nodbg_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L349">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:349</a></p><h3 id="AA4DEC2254104A6F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AA4DEC2254104A6F">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineRegisterInfo::reg_instr_iterator&gt;
reg_instructions(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L302">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:302</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="A6AC91C3A6275596"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A6AC91C3A6275596">¶</a><code class="hdoc-function-code language-cpp"><a href="r432B4BC43C89425D.html">llvm::MachineRegisterInfo::reg_nodbg_iterator</a>
reg_nodbg_begin(<a href="rD04632A218C37229.html">llvm::Register</a> RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L329">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:329</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> RegNo</b></dt></dl><h3 id="692E0D3F5A940261"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#692E0D3F5A940261">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineRegisterInfo::
        reg_bundle_nodbg_iterator&gt;
reg_nodbg_bundles(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L371">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:371</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="AF54986EC60D9A78"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AF54986EC60D9A78">¶</a><code class="hdoc-function-code language-cpp">bool reg_nodbg_empty(<a href="rD04632A218C37229.html">llvm::Register</a> RegNo) const</code></pre></h3><h4>Description</h4><p>reg_nodbg_empty - Return true if the only instructions using or defining Reg are Debug instructions.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L377">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:377</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> RegNo</b></dt></dl><h3 id="05EAADD7A8583F74"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#05EAADD7A8583F74">¶</a><code class="hdoc-function-code language-cpp">static llvm::MachineRegisterInfo::
    reg_nodbg_iterator
    reg_nodbg_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L332">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:332</a></p><h3 id="832362FD446979A9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#832362FD446979A9">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineRegisterInfo::
        reg_instr_nodbg_iterator&gt;
reg_nodbg_instructions(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L354">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:354</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="C3043BDF1E810F49"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#C3043BDF1E810F49">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineRegisterInfo::reg_nodbg_iterator&gt;
reg_nodbg_operands(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L337">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:337</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="FBF0B17DC9C6C1B4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FBF0B17DC9C6C1B4">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineRegisterInfo::reg_iterator&gt;
reg_operands(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L286">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:286</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="933F8A6C539FFB62"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#933F8A6C539FFB62">¶</a><code class="hdoc-function-code language-cpp">void removeRegOperandFromUseList(
    <a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>* MO)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L250">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:250</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r0A1522BF7EFA6139.html">llvm::MachineOperand</a>*<b> MO</b></dt></dl><h3 id="B543F4EB7FF09D5F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B543F4EB7FF09D5F">¶</a><code class="hdoc-function-code language-cpp">void replaceRegWith(unsigned int FromReg,
                    unsigned int ToReg)</code></pre></h3><h4>Description</h4><p>replaceRegWith - Replace all instances of FromReg with ToReg in the machine function.  This is like llvm-level X-&gt;replaceAllUsesWith(Y), except that it also changes any definitions of the register as well. Note that it is usually necessary to first constrain ToReg&apos;s register class and register bank to match the FromReg constraints using one of the methods: constrainRegClass(ToReg, getRegClass(FromReg)) constrainRegAttrs(ToReg, FromReg) RegisterBankInfo::constrainGenericRegister(ToReg, *MRI.getRegClass(FromReg), MRI) These functions will return a falsy result if the virtual registers have incompatible constraints. Note that if ToReg is a physical register the function will replace and apply sub registers to ToReg in order to obtain a final/proper physical register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L591">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:591</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> FromReg</b></dt><dt class="is-family-code">unsigned int<b> ToReg</b></dt></dl><h3 id="9C5E23B085A0574A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9C5E23B085A0574A">¶</a><code class="hdoc-function-code language-cpp">bool reservedRegsFrozen() const</code></pre></h3><h4>Description</h4><p>reservedRegsFrozen - Returns true after freezeReservedRegs() was called to ensure the set of reserved registers stays constant.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L872">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:872</a></p><h3 id="0D5A9A9BD4FB3D93"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#0D5A9A9BD4FB3D93">¶</a><code class="hdoc-function-code language-cpp">void resetDelegate(
    <a href="r24193C03D475301B.html">llvm::MachineRegisterInfo::Delegate</a>* delegate)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L157">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:157</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r24193C03D475301B.html">llvm::MachineRegisterInfo::Delegate</a>*<b> delegate</b></dt></dl><h3 id="2BCC4609E4BCC0CB"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2BCC4609E4BCC0CB">¶</a><code class="hdoc-function-code language-cpp">void setCalleeSavedRegs(
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MCPhysReg&gt; CSRs)</code></pre></h3><h4>Description</h4><p>Sets the updated Callee Saved Registers list. Notice that it will override ant previously disabled/saved CSRs.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L244">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:244</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MCPhysReg&gt;<b> CSRs</b></dt></dl><h3 id="7437F062DBB5AE41"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7437F062DBB5AE41">¶</a><code class="hdoc-function-code language-cpp">void setDelegate(
    <a href="r24193C03D475301B.html">llvm::MachineRegisterInfo::Delegate</a>* delegate)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L166">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:166</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="r24193C03D475301B.html">llvm::MachineRegisterInfo::Delegate</a>*<b> delegate</b></dt></dl><h3 id="7140146CA8C74B3B"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#7140146CA8C74B3B">¶</a><code class="hdoc-function-code language-cpp">void setRegAllocationHint(unsigned int VReg,
                          unsigned int Type,
                          unsigned int PrefReg)</code></pre></h3><h4>Description</h4><p>setRegAllocationHint - Specify a register allocation hint for the specified virtual register. This is typically used by target, and in case of an earlier hint it will be overwritten.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L762">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:762</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> VReg</b></dt><dt class="is-family-code">unsigned int<b> Type</b></dt><dt class="is-family-code">unsigned int<b> PrefReg</b></dt></dl><h3 id="A3D1B8CF9E877AF9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#A3D1B8CF9E877AF9">¶</a><code class="hdoc-function-code language-cpp">void setRegBank(unsigned int Reg,
                const <a href="r1B6DFCC42FF465D0.html">llvm::RegisterBank</a>&amp; RegBank)</code></pre></h3><h4>Description</h4><p>Set the register bank to \p RegBank for \p Reg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L673">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:673</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">const <a href="r1B6DFCC42FF465D0.html">llvm::RegisterBank</a>&amp;<b> RegBank</b></dt></dl><h3 id="2943F230DFDB417D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#2943F230DFDB417D">¶</a><code class="hdoc-function-code language-cpp">void setRegClass(
    unsigned int Reg,
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>* RC)</code></pre></h3><h4>Description</h4><p>setRegClass - Set the register class of the specified virtual register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L670">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:670</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>*<b> RC</b></dt></dl><h3 id="F5503736667518E1"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F5503736667518E1">¶</a><code class="hdoc-function-code language-cpp">void setRegClassOrRegBank(
    unsigned int Reg,
    const <a href="rAE56DA4A37A44819.html">llvm::RegClassOrRegBank</a>&amp; RCOrRB)</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L675">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:675</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code">const <a href="rAE56DA4A37A44819.html">llvm::RegClassOrRegBank</a>&amp;<b> RCOrRB</b></dt></dl><h3 id="CD474ADA13516ACF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#CD474ADA13516ACF">¶</a><code class="hdoc-function-code language-cpp">void setSimpleHint(unsigned int VReg,
                   unsigned int PrefReg)</code></pre></h3><h4>Description</h4><p>Specify the preferred (target independent) register allocation hint for the specified virtual register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L778">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:778</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> VReg</b></dt><dt class="is-family-code">unsigned int<b> PrefReg</b></dt></dl><h3 id="4EBC5B6CC265617D"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#4EBC5B6CC265617D">¶</a><code class="hdoc-function-code language-cpp">void setType(unsigned int VReg, <a href="r39DC930C6225822E.html">llvm::LLT</a> Ty)</code></pre></h3><h4>Description</h4><p>Set the low-level type of \p VReg to \p Ty.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L736">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:736</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> VReg</b></dt><dt class="is-family-code"><a href="r39DC930C6225822E.html">llvm::LLT</a><b> Ty</b></dt></dl><h3 id="06FC373B9E8886C9"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#06FC373B9E8886C9">¶</a><code class="hdoc-function-code language-cpp">bool shouldTrackSubRegLiveness(
    <a href="rD04632A218C37229.html">llvm::Register</a> VReg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L217">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:217</a></p><h4>Parameters</h4><dl><dt class="is-family-code"><a href="rD04632A218C37229.html">llvm::Register</a><b> VReg</b></dt></dl><h3 id="AB54EDEA846EC88E"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AB54EDEA846EC88E">¶</a><code class="hdoc-function-code language-cpp">bool shouldTrackSubRegLiveness(
    const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp; RC) const</code></pre></h3><h4>Description</h4><p>Returns true if liveness for register class @p RC should be tracked at the subregister level.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L214">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:214</a></p><h4>Parameters</h4><dl><dt class="is-family-code">const <a href="r413242C5B6D720F3.html">llvm::TargetRegisterClass</a>&amp;<b> RC</b></dt></dl><h3 id="FD93B8E38F20E841"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FD93B8E38F20E841">¶</a><code class="hdoc-function-code language-cpp">bool subRegLivenessEnabled() const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L221">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:221</a></p><h3 id="58A14B5646B121DC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#58A14B5646B121DC">¶</a><code class="hdoc-function-code language-cpp">bool tracksLiveness() const</code></pre></h3><h4>Description</h4><p>tracksLiveness - Returns true when tracking register liveness accurately. (see MachineFUnctionProperties::Property description for details)</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L197">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:197</a></p><h3 id="9E88F17194C153B4"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#9E88F17194C153B4">¶</a><code class="hdoc-function-code language-cpp">void updateDbgUsersToReg(
    unsigned int Reg,
    <a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MachineInstr*&gt; Users) const</code></pre></h3><h4>Description</h4><p>updateDbgUsersToReg - Update a collection of DBG_VALUE instructions to refer to the designated register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L823">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:823</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt><dt class="is-family-code"><a href="r88137505AF2B6C74.html">ArrayRef</a>&lt;llvm::MachineInstr*&gt;<b> Users</b></dt></dl><h3 id="683B2DDA6A5BA320"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#683B2DDA6A5BA320">¶</a><code class="hdoc-function-code language-cpp"><a href="r432B4BC43C89425D.html">llvm::MachineRegisterInfo::use_iterator</a> use_begin(
    unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L454">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:454</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="5CCFC65DDE5873D6"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#5CCFC65DDE5873D6">¶</a><code class="hdoc-function-code language-cpp"><a href="r1653AD2CB8242591.html">llvm::MachineRegisterInfo::use_bundle_iterator</a>
use_bundle_begin(unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L483">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:483</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="263F00E4C1E1C1CF"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#263F00E4C1E1C1CF">¶</a><code class="hdoc-function-code language-cpp">static llvm::MachineRegisterInfo::
    use_bundle_iterator
    use_bundle_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L486">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:486</a></p><h3 id="998EF173D8A9C3B3"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#998EF173D8A9C3B3">¶</a><code class="hdoc-function-code language-cpp">llvm::MachineRegisterInfo::
    use_bundle_nodbg_iterator
    use_bundle_nodbg_begin(
        unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L545">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:545</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="435A111AC2BD2641"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#435A111AC2BD2641">¶</a><code class="hdoc-function-code language-cpp">static llvm::MachineRegisterInfo::
    use_bundle_nodbg_iterator
    use_bundle_nodbg_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L548">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:548</a></p><h3 id="1DF56EDF82C909F8"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#1DF56EDF82C909F8">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;llvm::MachineRegisterInfo::
                          use_bundle_iterator&gt;
use_bundles(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L490">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:490</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="B343AF0D3B2DC3E2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B343AF0D3B2DC3E2">¶</a><code class="hdoc-function-code language-cpp">bool use_empty(unsigned int RegNo) const</code></pre></h3><h4>Description</h4><p>use_empty - Return true if there are no instructions using the specified register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L496">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:496</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="D2860757992BE79C"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#D2860757992BE79C">¶</a><code class="hdoc-function-code language-cpp">static <a href="r432B4BC43C89425D.html">llvm::MachineRegisterInfo::use_iterator</a>
use_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L457">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:457</a></p><h3 id="8536A0D73CEB7FF2"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8536A0D73CEB7FF2">¶</a><code class="hdoc-function-code language-cpp"><a href="r1653AD2CB8242591.html">llvm::MachineRegisterInfo::use_instr_iterator</a>
use_instr_begin(unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L467">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:467</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="FBFFA1E7FCDC49E0"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FBFFA1E7FCDC49E0">¶</a><code class="hdoc-function-code language-cpp">static llvm::MachineRegisterInfo::
    use_instr_iterator
    use_instr_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L470">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:470</a></p><h3 id="263D3298887DFB05"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#263D3298887DFB05">¶</a><code class="hdoc-function-code language-cpp">llvm::MachineRegisterInfo::
    use_instr_nodbg_iterator
    use_instr_nodbg_begin(
        unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L528">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:528</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="B9A59B5FCFB9D58F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#B9A59B5FCFB9D58F">¶</a><code class="hdoc-function-code language-cpp">static llvm::MachineRegisterInfo::
    use_instr_nodbg_iterator
    use_instr_nodbg_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L531">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:531</a></p><h3 id="66F67153E2DDECB7"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#66F67153E2DDECB7">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineRegisterInfo::use_instr_iterator&gt;
use_instructions(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L475">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:475</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="32318EE60C0290AD"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#32318EE60C0290AD">¶</a><code class="hdoc-function-code language-cpp"><a href="r432B4BC43C89425D.html">llvm::MachineRegisterInfo::use_nodbg_iterator</a>
use_nodbg_begin(unsigned int RegNo) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L511">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:511</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="E7B16A663A19D3DC"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#E7B16A663A19D3DC">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineRegisterInfo::
        use_bundle_nodbg_iterator&gt;
use_nodbg_bundles(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L553">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:553</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="AED1869212647728"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AED1869212647728">¶</a><code class="hdoc-function-code language-cpp">bool use_nodbg_empty(unsigned int RegNo) const</code></pre></h3><h4>Description</h4><p>use_nodbg_empty - Return true if there are no non-Debug instructions using the specified register.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L559">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:559</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> RegNo</b></dt></dl><h3 id="FFABF9F98AC95D0F"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#FFABF9F98AC95D0F">¶</a><code class="hdoc-function-code language-cpp">static llvm::MachineRegisterInfo::
    use_nodbg_iterator
    use_nodbg_end()</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L514">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:514</a></p><h3 id="503AA22986ECFB27"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#503AA22986ECFB27">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineRegisterInfo::
        use_instr_nodbg_iterator&gt;
use_nodbg_instructions(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L536">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:536</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="AF7A45D6D6C604F5"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#AF7A45D6D6C604F5">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineRegisterInfo::use_nodbg_iterator&gt;
use_nodbg_operands(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L519">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:519</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="F9AF78383DCCDA5A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#F9AF78383DCCDA5A">¶</a><code class="hdoc-function-code language-cpp">inline <a href="rB51FEED19D352440.html">iterator_range</a>&lt;
    llvm::MachineRegisterInfo::use_iterator&gt;
use_operands(unsigned int Reg) const</code></pre></h3><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L459">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:459</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="8FD67E35ED6B2334"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#8FD67E35ED6B2334">¶</a><code class="hdoc-function-code language-cpp">void verifyUseList(unsigned int Reg) const</code></pre></h3><h4>Description</h4><p>Verify the sanity of the use list for Reg.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L256">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:256</a></p><h4>Parameters</h4><dl><dt class="is-family-code">unsigned int<b> Reg</b></dt></dl><h3 id="6583CE3FD2C7284A"><pre class="p-0 hdoc-pre-parent"><a class="hdoc-permalink-icon" href="#6583CE3FD2C7284A">¶</a><code class="hdoc-function-code language-cpp">void verifyUseLists() const</code></pre></h3><h4>Description</h4><p>Verify the use list of all registers.</p><p>Declared at: <a class="is-family-code" href="https://github.com/llvm/llvm-project/blob/release/10.x/llvm/include/llvm/CodeGen/MachineRegisterInfo.h#L259">llvm/include/llvm/CodeGen/MachineRegisterInfo.h:259</a></p></main></div></div></div></section></div><footer class="footer"><p>Documentation for LLVM 10.0.0.</p><p>Generated by <a href="https://hdoc.io/">hdoc</a> version 1.4.0-hdocInternal on 2022-12-14T09:44:14 UTC.</p><p class="has-text-grey-light">19AD43E11B2996</p></footer></body></html>