
ADC_VOLT_CURR_TEMP.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000238c  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000034  08002514  08002514  00012514  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08002548  08002548  00012548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800254c  0800254c  0001254c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000088  20000000  08002550  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020088  2**0
                  CONTENTS
  7 .bss          00000150  20000088  20000088  00020088  2**3
                  ALLOC
  8 ._user_heap_stack 00000400  200001d8  200001d8  00020088  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 10 .debug_info   000076c3  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 000014c0  00000000  00000000  0002777b  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000940  00000000  00000000  00028c40  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000878  00000000  00000000  00029580  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   00003283  00000000  00000000  00029df8  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000031a1  00000000  00000000  0002d07b  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  0003021c  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00002a08  00000000  00000000  00030298  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00032ca0  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000088 	.word	0x20000088
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080024fc 	.word	0x080024fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	2000008c 	.word	0x2000008c
 80001c4:	080024fc 	.word	0x080024fc

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000306:	f1a4 0401 	sub.w	r4, r4, #1
 800030a:	d1e9      	bne.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f092 0f00 	teq	r2, #0
 80004b2:	bf14      	ite	ne
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	4770      	bxeq	lr
 80004ba:	b530      	push	{r4, r5, lr}
 80004bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004c8:	e720      	b.n	800030c <__adddf3+0x138>
 80004ca:	bf00      	nop

080004cc <__aeabi_ul2d>:
 80004cc:	ea50 0201 	orrs.w	r2, r0, r1
 80004d0:	bf08      	it	eq
 80004d2:	4770      	bxeq	lr
 80004d4:	b530      	push	{r4, r5, lr}
 80004d6:	f04f 0500 	mov.w	r5, #0
 80004da:	e00a      	b.n	80004f2 <__aeabi_l2d+0x16>

080004dc <__aeabi_l2d>:
 80004dc:	ea50 0201 	orrs.w	r2, r0, r1
 80004e0:	bf08      	it	eq
 80004e2:	4770      	bxeq	lr
 80004e4:	b530      	push	{r4, r5, lr}
 80004e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004ea:	d502      	bpl.n	80004f2 <__aeabi_l2d+0x16>
 80004ec:	4240      	negs	r0, r0
 80004ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004fe:	f43f aedc 	beq.w	80002ba <__adddf3+0xe6>
 8000502:	f04f 0203 	mov.w	r2, #3
 8000506:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800050a:	bf18      	it	ne
 800050c:	3203      	addne	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800051a:	f1c2 0320 	rsb	r3, r2, #32
 800051e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000522:	fa20 f002 	lsr.w	r0, r0, r2
 8000526:	fa01 fe03 	lsl.w	lr, r1, r3
 800052a:	ea40 000e 	orr.w	r0, r0, lr
 800052e:	fa21 f102 	lsr.w	r1, r1, r2
 8000532:	4414      	add	r4, r2
 8000534:	e6c1      	b.n	80002ba <__adddf3+0xe6>
 8000536:	bf00      	nop

08000538 <__aeabi_dmul>:
 8000538:	b570      	push	{r4, r5, r6, lr}
 800053a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800053e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000542:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000546:	bf1d      	ittte	ne
 8000548:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800054c:	ea94 0f0c 	teqne	r4, ip
 8000550:	ea95 0f0c 	teqne	r5, ip
 8000554:	f000 f8de 	bleq	8000714 <__aeabi_dmul+0x1dc>
 8000558:	442c      	add	r4, r5
 800055a:	ea81 0603 	eor.w	r6, r1, r3
 800055e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000562:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000566:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800056a:	bf18      	it	ne
 800056c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000570:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000574:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000578:	d038      	beq.n	80005ec <__aeabi_dmul+0xb4>
 800057a:	fba0 ce02 	umull	ip, lr, r0, r2
 800057e:	f04f 0500 	mov.w	r5, #0
 8000582:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000586:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800058a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800058e:	f04f 0600 	mov.w	r6, #0
 8000592:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000596:	f09c 0f00 	teq	ip, #0
 800059a:	bf18      	it	ne
 800059c:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005ac:	d204      	bcs.n	80005b8 <__aeabi_dmul+0x80>
 80005ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005b2:	416d      	adcs	r5, r5
 80005b4:	eb46 0606 	adc.w	r6, r6, r6
 80005b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d0:	bf88      	it	hi
 80005d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005d6:	d81e      	bhi.n	8000616 <__aeabi_dmul+0xde>
 80005d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005dc:	bf08      	it	eq
 80005de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005e2:	f150 0000 	adcs.w	r0, r0, #0
 80005e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ea:	bd70      	pop	{r4, r5, r6, pc}
 80005ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f0:	ea46 0101 	orr.w	r1, r6, r1
 80005f4:	ea40 0002 	orr.w	r0, r0, r2
 80005f8:	ea81 0103 	eor.w	r1, r1, r3
 80005fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000600:	bfc2      	ittt	gt
 8000602:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000606:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800060a:	bd70      	popgt	{r4, r5, r6, pc}
 800060c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000610:	f04f 0e00 	mov.w	lr, #0
 8000614:	3c01      	subs	r4, #1
 8000616:	f300 80ab 	bgt.w	8000770 <__aeabi_dmul+0x238>
 800061a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800061e:	bfde      	ittt	le
 8000620:	2000      	movle	r0, #0
 8000622:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000626:	bd70      	pople	{r4, r5, r6, pc}
 8000628:	f1c4 0400 	rsb	r4, r4, #0
 800062c:	3c20      	subs	r4, #32
 800062e:	da35      	bge.n	800069c <__aeabi_dmul+0x164>
 8000630:	340c      	adds	r4, #12
 8000632:	dc1b      	bgt.n	800066c <__aeabi_dmul+0x134>
 8000634:	f104 0414 	add.w	r4, r4, #20
 8000638:	f1c4 0520 	rsb	r5, r4, #32
 800063c:	fa00 f305 	lsl.w	r3, r0, r5
 8000640:	fa20 f004 	lsr.w	r0, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea40 0002 	orr.w	r0, r0, r2
 800064c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000650:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000654:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000658:	fa21 f604 	lsr.w	r6, r1, r4
 800065c:	eb42 0106 	adc.w	r1, r2, r6
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f1c4 040c 	rsb	r4, r4, #12
 8000670:	f1c4 0520 	rsb	r5, r4, #32
 8000674:	fa00 f304 	lsl.w	r3, r0, r4
 8000678:	fa20 f005 	lsr.w	r0, r0, r5
 800067c:	fa01 f204 	lsl.w	r2, r1, r4
 8000680:	ea40 0002 	orr.w	r0, r0, r2
 8000684:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000688:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800068c:	f141 0100 	adc.w	r1, r1, #0
 8000690:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000694:	bf08      	it	eq
 8000696:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800069a:	bd70      	pop	{r4, r5, r6, pc}
 800069c:	f1c4 0520 	rsb	r5, r4, #32
 80006a0:	fa00 f205 	lsl.w	r2, r0, r5
 80006a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80006a8:	fa20 f304 	lsr.w	r3, r0, r4
 80006ac:	fa01 f205 	lsl.w	r2, r1, r5
 80006b0:	ea43 0302 	orr.w	r3, r3, r2
 80006b4:	fa21 f004 	lsr.w	r0, r1, r4
 80006b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006bc:	fa21 f204 	lsr.w	r2, r1, r4
 80006c0:	ea20 0002 	bic.w	r0, r0, r2
 80006c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006cc:	bf08      	it	eq
 80006ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006d2:	bd70      	pop	{r4, r5, r6, pc}
 80006d4:	f094 0f00 	teq	r4, #0
 80006d8:	d10f      	bne.n	80006fa <__aeabi_dmul+0x1c2>
 80006da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006de:	0040      	lsls	r0, r0, #1
 80006e0:	eb41 0101 	adc.w	r1, r1, r1
 80006e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006e8:	bf08      	it	eq
 80006ea:	3c01      	subeq	r4, #1
 80006ec:	d0f7      	beq.n	80006de <__aeabi_dmul+0x1a6>
 80006ee:	ea41 0106 	orr.w	r1, r1, r6
 80006f2:	f095 0f00 	teq	r5, #0
 80006f6:	bf18      	it	ne
 80006f8:	4770      	bxne	lr
 80006fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006fe:	0052      	lsls	r2, r2, #1
 8000700:	eb43 0303 	adc.w	r3, r3, r3
 8000704:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000708:	bf08      	it	eq
 800070a:	3d01      	subeq	r5, #1
 800070c:	d0f7      	beq.n	80006fe <__aeabi_dmul+0x1c6>
 800070e:	ea43 0306 	orr.w	r3, r3, r6
 8000712:	4770      	bx	lr
 8000714:	ea94 0f0c 	teq	r4, ip
 8000718:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800071c:	bf18      	it	ne
 800071e:	ea95 0f0c 	teqne	r5, ip
 8000722:	d00c      	beq.n	800073e <__aeabi_dmul+0x206>
 8000724:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000728:	bf18      	it	ne
 800072a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800072e:	d1d1      	bne.n	80006d4 <__aeabi_dmul+0x19c>
 8000730:	ea81 0103 	eor.w	r1, r1, r3
 8000734:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000738:	f04f 0000 	mov.w	r0, #0
 800073c:	bd70      	pop	{r4, r5, r6, pc}
 800073e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000742:	bf06      	itte	eq
 8000744:	4610      	moveq	r0, r2
 8000746:	4619      	moveq	r1, r3
 8000748:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800074c:	d019      	beq.n	8000782 <__aeabi_dmul+0x24a>
 800074e:	ea94 0f0c 	teq	r4, ip
 8000752:	d102      	bne.n	800075a <__aeabi_dmul+0x222>
 8000754:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000758:	d113      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800075a:	ea95 0f0c 	teq	r5, ip
 800075e:	d105      	bne.n	800076c <__aeabi_dmul+0x234>
 8000760:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000764:	bf1c      	itt	ne
 8000766:	4610      	movne	r0, r2
 8000768:	4619      	movne	r1, r3
 800076a:	d10a      	bne.n	8000782 <__aeabi_dmul+0x24a>
 800076c:	ea81 0103 	eor.w	r1, r1, r3
 8000770:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000774:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000778:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800077c:	f04f 0000 	mov.w	r0, #0
 8000780:	bd70      	pop	{r4, r5, r6, pc}
 8000782:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000786:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800078a:	bd70      	pop	{r4, r5, r6, pc}

0800078c <__aeabi_ddiv>:
 800078c:	b570      	push	{r4, r5, r6, lr}
 800078e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000792:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000796:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800079a:	bf1d      	ittte	ne
 800079c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a0:	ea94 0f0c 	teqne	r4, ip
 80007a4:	ea95 0f0c 	teqne	r5, ip
 80007a8:	f000 f8a7 	bleq	80008fa <__aeabi_ddiv+0x16e>
 80007ac:	eba4 0405 	sub.w	r4, r4, r5
 80007b0:	ea81 0e03 	eor.w	lr, r1, r3
 80007b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007bc:	f000 8088 	beq.w	80008d0 <__aeabi_ddiv+0x144>
 80007c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007e4:	429d      	cmp	r5, r3
 80007e6:	bf08      	it	eq
 80007e8:	4296      	cmpeq	r6, r2
 80007ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007f2:	d202      	bcs.n	80007fa <__aeabi_ddiv+0x6e>
 80007f4:	085b      	lsrs	r3, r3, #1
 80007f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007fa:	1ab6      	subs	r6, r6, r2
 80007fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000800:	085b      	lsrs	r3, r3, #1
 8000802:	ea4f 0232 	mov.w	r2, r2, rrx
 8000806:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800080a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800080e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000812:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000816:	bf22      	ittt	cs
 8000818:	1ab6      	subcs	r6, r6, r2
 800081a:	4675      	movcs	r5, lr
 800081c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000820:	085b      	lsrs	r3, r3, #1
 8000822:	ea4f 0232 	mov.w	r2, r2, rrx
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000868:	ea55 0e06 	orrs.w	lr, r5, r6
 800086c:	d018      	beq.n	80008a0 <__aeabi_ddiv+0x114>
 800086e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000872:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000876:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800087a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800087e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000882:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000886:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800088a:	d1c0      	bne.n	800080e <__aeabi_ddiv+0x82>
 800088c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000890:	d10b      	bne.n	80008aa <__aeabi_ddiv+0x11e>
 8000892:	ea41 0100 	orr.w	r1, r1, r0
 8000896:	f04f 0000 	mov.w	r0, #0
 800089a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800089e:	e7b6      	b.n	800080e <__aeabi_ddiv+0x82>
 80008a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a4:	bf04      	itt	eq
 80008a6:	4301      	orreq	r1, r0
 80008a8:	2000      	moveq	r0, #0
 80008aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008ae:	bf88      	it	hi
 80008b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008b4:	f63f aeaf 	bhi.w	8000616 <__aeabi_dmul+0xde>
 80008b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80008bc:	bf04      	itt	eq
 80008be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008c6:	f150 0000 	adcs.w	r0, r0, #0
 80008ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008ce:	bd70      	pop	{r4, r5, r6, pc}
 80008d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008dc:	bfc2      	ittt	gt
 80008de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	popgt	{r4, r5, r6, pc}
 80008e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008ec:	f04f 0e00 	mov.w	lr, #0
 80008f0:	3c01      	subs	r4, #1
 80008f2:	e690      	b.n	8000616 <__aeabi_dmul+0xde>
 80008f4:	ea45 0e06 	orr.w	lr, r5, r6
 80008f8:	e68d      	b.n	8000616 <__aeabi_dmul+0xde>
 80008fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008fe:	ea94 0f0c 	teq	r4, ip
 8000902:	bf08      	it	eq
 8000904:	ea95 0f0c 	teqeq	r5, ip
 8000908:	f43f af3b 	beq.w	8000782 <__aeabi_dmul+0x24a>
 800090c:	ea94 0f0c 	teq	r4, ip
 8000910:	d10a      	bne.n	8000928 <__aeabi_ddiv+0x19c>
 8000912:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000916:	f47f af34 	bne.w	8000782 <__aeabi_dmul+0x24a>
 800091a:	ea95 0f0c 	teq	r5, ip
 800091e:	f47f af25 	bne.w	800076c <__aeabi_dmul+0x234>
 8000922:	4610      	mov	r0, r2
 8000924:	4619      	mov	r1, r3
 8000926:	e72c      	b.n	8000782 <__aeabi_dmul+0x24a>
 8000928:	ea95 0f0c 	teq	r5, ip
 800092c:	d106      	bne.n	800093c <__aeabi_ddiv+0x1b0>
 800092e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000932:	f43f aefd 	beq.w	8000730 <__aeabi_dmul+0x1f8>
 8000936:	4610      	mov	r0, r2
 8000938:	4619      	mov	r1, r3
 800093a:	e722      	b.n	8000782 <__aeabi_dmul+0x24a>
 800093c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000940:	bf18      	it	ne
 8000942:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000946:	f47f aec5 	bne.w	80006d4 <__aeabi_dmul+0x19c>
 800094a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 800094e:	f47f af0d 	bne.w	800076c <__aeabi_dmul+0x234>
 8000952:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000956:	f47f aeeb 	bne.w	8000730 <__aeabi_dmul+0x1f8>
 800095a:	e712      	b.n	8000782 <__aeabi_dmul+0x24a>

0800095c <__gedf2>:
 800095c:	f04f 3cff 	mov.w	ip, #4294967295
 8000960:	e006      	b.n	8000970 <__cmpdf2+0x4>
 8000962:	bf00      	nop

08000964 <__ledf2>:
 8000964:	f04f 0c01 	mov.w	ip, #1
 8000968:	e002      	b.n	8000970 <__cmpdf2+0x4>
 800096a:	bf00      	nop

0800096c <__cmpdf2>:
 800096c:	f04f 0c01 	mov.w	ip, #1
 8000970:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000980:	bf18      	it	ne
 8000982:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000986:	d01b      	beq.n	80009c0 <__cmpdf2+0x54>
 8000988:	b001      	add	sp, #4
 800098a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800098e:	bf0c      	ite	eq
 8000990:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000994:	ea91 0f03 	teqne	r1, r3
 8000998:	bf02      	ittt	eq
 800099a:	ea90 0f02 	teqeq	r0, r2
 800099e:	2000      	moveq	r0, #0
 80009a0:	4770      	bxeq	lr
 80009a2:	f110 0f00 	cmn.w	r0, #0
 80009a6:	ea91 0f03 	teq	r1, r3
 80009aa:	bf58      	it	pl
 80009ac:	4299      	cmppl	r1, r3
 80009ae:	bf08      	it	eq
 80009b0:	4290      	cmpeq	r0, r2
 80009b2:	bf2c      	ite	cs
 80009b4:	17d8      	asrcs	r0, r3, #31
 80009b6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009ba:	f040 0001 	orr.w	r0, r0, #1
 80009be:	4770      	bx	lr
 80009c0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009c4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009c8:	d102      	bne.n	80009d0 <__cmpdf2+0x64>
 80009ca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009ce:	d107      	bne.n	80009e0 <__cmpdf2+0x74>
 80009d0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009d4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009d8:	d1d6      	bne.n	8000988 <__cmpdf2+0x1c>
 80009da:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009de:	d0d3      	beq.n	8000988 <__cmpdf2+0x1c>
 80009e0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <__aeabi_cdrcmple>:
 80009e8:	4684      	mov	ip, r0
 80009ea:	4610      	mov	r0, r2
 80009ec:	4662      	mov	r2, ip
 80009ee:	468c      	mov	ip, r1
 80009f0:	4619      	mov	r1, r3
 80009f2:	4663      	mov	r3, ip
 80009f4:	e000      	b.n	80009f8 <__aeabi_cdcmpeq>
 80009f6:	bf00      	nop

080009f8 <__aeabi_cdcmpeq>:
 80009f8:	b501      	push	{r0, lr}
 80009fa:	f7ff ffb7 	bl	800096c <__cmpdf2>
 80009fe:	2800      	cmp	r0, #0
 8000a00:	bf48      	it	mi
 8000a02:	f110 0f00 	cmnmi.w	r0, #0
 8000a06:	bd01      	pop	{r0, pc}

08000a08 <__aeabi_dcmpeq>:
 8000a08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a0c:	f7ff fff4 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a10:	bf0c      	ite	eq
 8000a12:	2001      	moveq	r0, #1
 8000a14:	2000      	movne	r0, #0
 8000a16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1a:	bf00      	nop

08000a1c <__aeabi_dcmplt>:
 8000a1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a20:	f7ff ffea 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a24:	bf34      	ite	cc
 8000a26:	2001      	movcc	r0, #1
 8000a28:	2000      	movcs	r0, #0
 8000a2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a2e:	bf00      	nop

08000a30 <__aeabi_dcmple>:
 8000a30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a34:	f7ff ffe0 	bl	80009f8 <__aeabi_cdcmpeq>
 8000a38:	bf94      	ite	ls
 8000a3a:	2001      	movls	r0, #1
 8000a3c:	2000      	movhi	r0, #0
 8000a3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a42:	bf00      	nop

08000a44 <__aeabi_dcmpge>:
 8000a44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a48:	f7ff ffce 	bl	80009e8 <__aeabi_cdrcmple>
 8000a4c:	bf94      	ite	ls
 8000a4e:	2001      	movls	r0, #1
 8000a50:	2000      	movhi	r0, #0
 8000a52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a56:	bf00      	nop

08000a58 <__aeabi_dcmpgt>:
 8000a58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a5c:	f7ff ffc4 	bl	80009e8 <__aeabi_cdrcmple>
 8000a60:	bf34      	ite	cc
 8000a62:	2001      	movcc	r0, #1
 8000a64:	2000      	movcs	r0, #0
 8000a66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6a:	bf00      	nop

08000a6c <__aeabi_dcmpun>:
 8000a6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a74:	d102      	bne.n	8000a7c <__aeabi_dcmpun+0x10>
 8000a76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a7a:	d10a      	bne.n	8000a92 <__aeabi_dcmpun+0x26>
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a84:	d102      	bne.n	8000a8c <__aeabi_dcmpun+0x20>
 8000a86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a8a:	d102      	bne.n	8000a92 <__aeabi_dcmpun+0x26>
 8000a8c:	f04f 0000 	mov.w	r0, #0
 8000a90:	4770      	bx	lr
 8000a92:	f04f 0001 	mov.w	r0, #1
 8000a96:	4770      	bx	lr

08000a98 <__aeabi_d2iz>:
 8000a98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa0:	d215      	bcs.n	8000ace <__aeabi_d2iz+0x36>
 8000aa2:	d511      	bpl.n	8000ac8 <__aeabi_d2iz+0x30>
 8000aa4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aa8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000aac:	d912      	bls.n	8000ad4 <__aeabi_d2iz+0x3c>
 8000aae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ab6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	bf18      	it	ne
 8000ac4:	4240      	negne	r0, r0
 8000ac6:	4770      	bx	lr
 8000ac8:	f04f 0000 	mov.w	r0, #0
 8000acc:	4770      	bx	lr
 8000ace:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ad2:	d105      	bne.n	8000ae0 <__aeabi_d2iz+0x48>
 8000ad4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ad8:	bf08      	it	eq
 8000ada:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ade:	4770      	bx	lr
 8000ae0:	f04f 0000 	mov.w	r0, #0
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <ADC_Init>:
  * @param  ADC_InitStruct: pointer to an ADC_InitTypeDef structure that contains
  *         the configuration information for the specified ADC peripheral.
  * @retval None
  */
void ADC_Init(ADC_TypeDef* ADCx, ADC_InitTypeDef* ADC_InitStruct)
{
 8000ae8:	b480      	push	{r7}
 8000aea:	b085      	sub	sp, #20
 8000aec:	af00      	add	r7, sp, #0
 8000aee:	6078      	str	r0, [r7, #4]
 8000af0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg1 = 0;
 8000af2:	2300      	movs	r3, #0
 8000af4:	60fb      	str	r3, [r7, #12]
  uint8_t tmpreg2 = 0;
 8000af6:	2300      	movs	r3, #0
 8000af8:	72fb      	strb	r3, [r7, #11]
  assert_param(IS_ADC_DATA_ALIGN(ADC_InitStruct->ADC_DataAlign)); 
  assert_param(IS_ADC_REGULAR_LENGTH(ADC_InitStruct->ADC_NbrOfConversion));
  
  /*---------------------------- ADCx CR1 Configuration -----------------*/
  /* Get the ADCx CR1 value */
  tmpreg1 = ADCx->CR1;
 8000afa:	687b      	ldr	r3, [r7, #4]
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	60fb      	str	r3, [r7, #12]
  
  /* Clear RES and SCAN bits */
  tmpreg1 &= CR1_CLEAR_MASK;
 8000b00:	68fb      	ldr	r3, [r7, #12]
 8000b02:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 8000b06:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000b0a:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: scan conversion mode and resolution */
  /* Set SCAN bit according to ADC_ScanConvMode value */
  /* Set RES bit according to ADC_Resolution value */ 
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000b0c:	683b      	ldr	r3, [r7, #0]
 8000b0e:	791b      	ldrb	r3, [r3, #4]
 8000b10:	021a      	lsls	r2, r3, #8
                                   ADC_InitStruct->ADC_Resolution);
 8000b12:	683b      	ldr	r3, [r7, #0]
 8000b14:	681b      	ldr	r3, [r3, #0]
  tmpreg1 |= (uint32_t)(((uint32_t)ADC_InitStruct->ADC_ScanConvMode << 8) | \
 8000b16:	4313      	orrs	r3, r2
 8000b18:	68fa      	ldr	r2, [r7, #12]
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	60fb      	str	r3, [r7, #12]
  /* Write to ADCx CR1 */
  ADCx->CR1 = tmpreg1;
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	68fa      	ldr	r2, [r7, #12]
 8000b22:	605a      	str	r2, [r3, #4]
  /*---------------------------- ADCx CR2 Configuration -----------------*/
  /* Get the ADCx CR2 value */
  tmpreg1 = ADCx->CR2;
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	689b      	ldr	r3, [r3, #8]
 8000b28:	60fb      	str	r3, [r7, #12]
  
  /* Clear CONT, ALIGN, EXTEN and EXTSEL bits */
  tmpreg1 &= CR2_CLEAR_MASK;
 8000b2a:	68fa      	ldr	r2, [r7, #12]
 8000b2c:	4b18      	ldr	r3, [pc, #96]	; (8000b90 <ADC_Init+0xa8>)
 8000b2e:	4013      	ands	r3, r2
 8000b30:	60fb      	str	r3, [r7, #12]
     continuous conversion mode */
  /* Set ALIGN bit according to ADC_DataAlign value */
  /* Set EXTEN bits according to ADC_ExternalTrigConvEdge value */ 
  /* Set EXTSEL bits according to ADC_ExternalTrigConv value */
  /* Set CONT bit according to ADC_ContinuousConvMode value */
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000b32:	683b      	ldr	r3, [r7, #0]
 8000b34:	691a      	ldr	r2, [r3, #16]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000b36:	683b      	ldr	r3, [r7, #0]
 8000b38:	68db      	ldr	r3, [r3, #12]
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000b3a:	431a      	orrs	r2, r3
                        ADC_InitStruct->ADC_ExternalTrigConvEdge | \
 8000b3c:	683b      	ldr	r3, [r7, #0]
 8000b3e:	689b      	ldr	r3, [r3, #8]
                        ADC_InitStruct->ADC_ExternalTrigConv | 
 8000b40:	431a      	orrs	r2, r3
                        ((uint32_t)ADC_InitStruct->ADC_ContinuousConvMode << 1));
 8000b42:	683b      	ldr	r3, [r7, #0]
 8000b44:	795b      	ldrb	r3, [r3, #5]
 8000b46:	005b      	lsls	r3, r3, #1
  tmpreg1 |= (uint32_t)(ADC_InitStruct->ADC_DataAlign | \
 8000b48:	4313      	orrs	r3, r2
 8000b4a:	68fa      	ldr	r2, [r7, #12]
 8000b4c:	4313      	orrs	r3, r2
 8000b4e:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADCx CR2 */
  ADCx->CR2 = tmpreg1;
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	68fa      	ldr	r2, [r7, #12]
 8000b54:	609a      	str	r2, [r3, #8]
  /*---------------------------- ADCx SQR1 Configuration -----------------*/
  /* Get the ADCx SQR1 value */
  tmpreg1 = ADCx->SQR1;
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000b5a:	60fb      	str	r3, [r7, #12]
  
  /* Clear L bits */
  tmpreg1 &= SQR1_L_RESET;
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8000b62:	60fb      	str	r3, [r7, #12]
  
  /* Configure ADCx: regular channel sequence length */
  /* Set L bits according to ADC_NbrOfConversion value */
  tmpreg2 |= (uint8_t)(ADC_InitStruct->ADC_NbrOfConversion - (uint8_t)1);
 8000b64:	683b      	ldr	r3, [r7, #0]
 8000b66:	7d1b      	ldrb	r3, [r3, #20]
 8000b68:	3b01      	subs	r3, #1
 8000b6a:	b2da      	uxtb	r2, r3
 8000b6c:	7afb      	ldrb	r3, [r7, #11]
 8000b6e:	4313      	orrs	r3, r2
 8000b70:	72fb      	strb	r3, [r7, #11]
  tmpreg1 |= ((uint32_t)tmpreg2 << 20);
 8000b72:	7afb      	ldrb	r3, [r7, #11]
 8000b74:	051b      	lsls	r3, r3, #20
 8000b76:	68fa      	ldr	r2, [r7, #12]
 8000b78:	4313      	orrs	r3, r2
 8000b7a:	60fb      	str	r3, [r7, #12]
  
  /* Write to ADCx SQR1 */
  ADCx->SQR1 = tmpreg1;
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	68fa      	ldr	r2, [r7, #12]
 8000b80:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000b82:	bf00      	nop
 8000b84:	3714      	adds	r7, #20
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	c0fff7fd 	.word	0xc0fff7fd

08000b94 <ADC_CommonInit>:
  * @param  ADC_CommonInitStruct: pointer to an ADC_CommonInitTypeDef structure 
  *         that contains the configuration information for  All ADCs peripherals.
  * @retval None
  */
void ADC_CommonInit(ADC_CommonInitTypeDef* ADC_CommonInitStruct)
{
 8000b94:	b480      	push	{r7}
 8000b96:	b085      	sub	sp, #20
 8000b98:	af00      	add	r7, sp, #0
 8000b9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0;
 8000b9c:	2300      	movs	r3, #0
 8000b9e:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_PRESCALER(ADC_CommonInitStruct->ADC_Prescaler));
  assert_param(IS_ADC_DMA_ACCESS_MODE(ADC_CommonInitStruct->ADC_DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(ADC_CommonInitStruct->ADC_TwoSamplingDelay));
  /*---------------------------- ADC CCR Configuration -----------------*/
  /* Get the ADC CCR value */
  tmpreg1 = ADC->CCR;
 8000ba0:	4b0e      	ldr	r3, [pc, #56]	; (8000bdc <ADC_CommonInit+0x48>)
 8000ba2:	685b      	ldr	r3, [r3, #4]
 8000ba4:	60fb      	str	r3, [r7, #12]
  
  /* Clear MULTI, DELAY, DMA and ADCPRE bits */
  tmpreg1 &= CR_CLEAR_MASK;
 8000ba6:	68fa      	ldr	r2, [r7, #12]
 8000ba8:	4b0d      	ldr	r3, [pc, #52]	; (8000be0 <ADC_CommonInit+0x4c>)
 8000baa:	4013      	ands	r3, r2
 8000bac:	60fb      	str	r3, [r7, #12]
     and DMA access mode for multimode */
  /* Set MULTI bits according to ADC_Mode value */
  /* Set ADCPRE bits according to ADC_Prescaler value */
  /* Set DMA bits according to ADC_DMAAccessMode value */
  /* Set DELAY bits according to ADC_TwoSamplingDelay value */    
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	681a      	ldr	r2, [r3, #0]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000bb2:	687b      	ldr	r3, [r7, #4]
 8000bb4:	685b      	ldr	r3, [r3, #4]
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000bb6:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	689b      	ldr	r3, [r3, #8]
                        ADC_CommonInitStruct->ADC_Prescaler | 
 8000bbc:	431a      	orrs	r2, r3
                        ADC_CommonInitStruct->ADC_TwoSamplingDelay);
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	68db      	ldr	r3, [r3, #12]
                        ADC_CommonInitStruct->ADC_DMAAccessMode | 
 8000bc2:	4313      	orrs	r3, r2
  tmpreg1 |= (uint32_t)(ADC_CommonInitStruct->ADC_Mode | 
 8000bc4:	68fa      	ldr	r2, [r7, #12]
 8000bc6:	4313      	orrs	r3, r2
 8000bc8:	60fb      	str	r3, [r7, #12]
                        
  /* Write to ADC CCR */
  ADC->CCR = tmpreg1;
 8000bca:	4a04      	ldr	r2, [pc, #16]	; (8000bdc <ADC_CommonInit+0x48>)
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	6053      	str	r3, [r2, #4]
}
 8000bd0:	bf00      	nop
 8000bd2:	3714      	adds	r7, #20
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr
 8000bdc:	40012300 	.word	0x40012300
 8000be0:	fffc30e0 	.word	0xfffc30e0

08000be4 <ADC_Cmd>:
  * @param  NewState: new state of the ADCx peripheral. 
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void ADC_Cmd(ADC_TypeDef* ADCx, FunctionalState NewState)
{
 8000be4:	b480      	push	{r7}
 8000be6:	b083      	sub	sp, #12
 8000be8:	af00      	add	r7, sp, #0
 8000bea:	6078      	str	r0, [r7, #4]
 8000bec:	460b      	mov	r3, r1
 8000bee:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8000bf0:	78fb      	ldrb	r3, [r7, #3]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d006      	beq.n	8000c04 <ADC_Cmd+0x20>
  {
    /* Set the ADON bit to wake up the ADC from power down mode */
    ADCx->CR2 |= (uint32_t)ADC_CR2_ADON;
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	689b      	ldr	r3, [r3, #8]
 8000bfa:	f043 0201 	orr.w	r2, r3, #1
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	609a      	str	r2, [r3, #8]
  else
  {
    /* Disable the selected ADC peripheral */
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
  }
}
 8000c02:	e005      	b.n	8000c10 <ADC_Cmd+0x2c>
    ADCx->CR2 &= (uint32_t)(~ADC_CR2_ADON);
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	689b      	ldr	r3, [r3, #8]
 8000c08:	f023 0201 	bic.w	r2, r3, #1
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	609a      	str	r2, [r3, #8]
}
 8000c10:	bf00      	nop
 8000c12:	370c      	adds	r7, #12
 8000c14:	46bd      	mov	sp, r7
 8000c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c1a:	4770      	bx	lr

08000c1c <ADC_RegularChannelConfig>:
  *            @arg ADC_SampleTime_144Cycles: Sample time equal to 144 cycles	
  *            @arg ADC_SampleTime_480Cycles: Sample time equal to 480 cycles	
  * @retval None
  */
void ADC_RegularChannelConfig(ADC_TypeDef* ADCx, uint8_t ADC_Channel, uint8_t Rank, uint8_t ADC_SampleTime)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	b085      	sub	sp, #20
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
 8000c24:	4608      	mov	r0, r1
 8000c26:	4611      	mov	r1, r2
 8000c28:	461a      	mov	r2, r3
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	70fb      	strb	r3, [r7, #3]
 8000c2e:	460b      	mov	r3, r1
 8000c30:	70bb      	strb	r3, [r7, #2]
 8000c32:	4613      	mov	r3, r2
 8000c34:	707b      	strb	r3, [r7, #1]
  uint32_t tmpreg1 = 0, tmpreg2 = 0;
 8000c36:	2300      	movs	r3, #0
 8000c38:	60fb      	str	r3, [r7, #12]
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(ADC_Channel));
  assert_param(IS_ADC_REGULAR_RANK(Rank));
  assert_param(IS_ADC_SAMPLE_TIME(ADC_SampleTime));
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (ADC_Channel > ADC_Channel_9)
 8000c3e:	78fb      	ldrb	r3, [r7, #3]
 8000c40:	2b09      	cmp	r3, #9
 8000c42:	d923      	bls.n	8000c8c <ADC_RegularChannelConfig+0x70>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR1;
 8000c44:	687b      	ldr	r3, [r7, #4]
 8000c46:	68db      	ldr	r3, [r3, #12]
 8000c48:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR1_SMP_SET << (3 * (ADC_Channel - 10));
 8000c4a:	78fb      	ldrb	r3, [r7, #3]
 8000c4c:	f1a3 020a 	sub.w	r2, r3, #10
 8000c50:	4613      	mov	r3, r2
 8000c52:	005b      	lsls	r3, r3, #1
 8000c54:	4413      	add	r3, r2
 8000c56:	2207      	movs	r2, #7
 8000c58:	fa02 f303 	lsl.w	r3, r2, r3
 8000c5c:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000c5e:	68bb      	ldr	r3, [r7, #8]
 8000c60:	43db      	mvns	r3, r3
 8000c62:	68fa      	ldr	r2, [r7, #12]
 8000c64:	4013      	ands	r3, r2
 8000c66:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * (ADC_Channel - 10));
 8000c68:	7879      	ldrb	r1, [r7, #1]
 8000c6a:	78fb      	ldrb	r3, [r7, #3]
 8000c6c:	f1a3 020a 	sub.w	r2, r3, #10
 8000c70:	4613      	mov	r3, r2
 8000c72:	005b      	lsls	r3, r3, #1
 8000c74:	4413      	add	r3, r2
 8000c76:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7a:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000c7c:	68fa      	ldr	r2, [r7, #12]
 8000c7e:	68bb      	ldr	r3, [r7, #8]
 8000c80:	4313      	orrs	r3, r2
 8000c82:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR1 = tmpreg1;
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	68fa      	ldr	r2, [r7, #12]
 8000c88:	60da      	str	r2, [r3, #12]
 8000c8a:	e01e      	b.n	8000cca <ADC_RegularChannelConfig+0xae>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SMPR2;
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	691b      	ldr	r3, [r3, #16]
 8000c90:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SMPR2_SMP_SET << (3 * ADC_Channel);
 8000c92:	78fa      	ldrb	r2, [r7, #3]
 8000c94:	4613      	mov	r3, r2
 8000c96:	005b      	lsls	r3, r3, #1
 8000c98:	4413      	add	r3, r2
 8000c9a:	2207      	movs	r2, #7
 8000c9c:	fa02 f303 	lsl.w	r3, r2, r3
 8000ca0:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old sample time */
    tmpreg1 &= ~tmpreg2;
 8000ca2:	68bb      	ldr	r3, [r7, #8]
 8000ca4:	43db      	mvns	r3, r3
 8000ca6:	68fa      	ldr	r2, [r7, #12]
 8000ca8:	4013      	ands	r3, r2
 8000caa:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_SampleTime << (3 * ADC_Channel);
 8000cac:	7879      	ldrb	r1, [r7, #1]
 8000cae:	78fa      	ldrb	r2, [r7, #3]
 8000cb0:	4613      	mov	r3, r2
 8000cb2:	005b      	lsls	r3, r3, #1
 8000cb4:	4413      	add	r3, r2
 8000cb6:	fa01 f303 	lsl.w	r3, r1, r3
 8000cba:	60bb      	str	r3, [r7, #8]
    
    /* Set the new sample time */
    tmpreg1 |= tmpreg2;
 8000cbc:	68fa      	ldr	r2, [r7, #12]
 8000cbe:	68bb      	ldr	r3, [r7, #8]
 8000cc0:	4313      	orrs	r3, r2
 8000cc2:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SMPR2 = tmpreg1;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	68fa      	ldr	r2, [r7, #12]
 8000cc8:	611a      	str	r2, [r3, #16]
  }
  /* For Rank 1 to 6 */
  if (Rank < 7)
 8000cca:	78bb      	ldrb	r3, [r7, #2]
 8000ccc:	2b06      	cmp	r3, #6
 8000cce:	d821      	bhi.n	8000d14 <ADC_RegularChannelConfig+0xf8>
  {
    /* Get the old register value */
    tmpreg1 = ADCx->SQR3;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000cd4:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to clear */
    tmpreg2 = SQR3_SQ_SET << (5 * (Rank - 1));
 8000cd6:	78bb      	ldrb	r3, [r7, #2]
 8000cd8:	1e5a      	subs	r2, r3, #1
 8000cda:	4613      	mov	r3, r2
 8000cdc:	009b      	lsls	r3, r3, #2
 8000cde:	4413      	add	r3, r2
 8000ce0:	221f      	movs	r2, #31
 8000ce2:	fa02 f303 	lsl.w	r3, r2, r3
 8000ce6:	60bb      	str	r3, [r7, #8]
    
    /* Clear the old SQx bits for the selected rank */
    tmpreg1 &= ~tmpreg2;
 8000ce8:	68bb      	ldr	r3, [r7, #8]
 8000cea:	43db      	mvns	r3, r3
 8000cec:	68fa      	ldr	r2, [r7, #12]
 8000cee:	4013      	ands	r3, r2
 8000cf0:	60fb      	str	r3, [r7, #12]
    
    /* Calculate the mask to set */
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 1));
 8000cf2:	78f9      	ldrb	r1, [r7, #3]
 8000cf4:	78bb      	ldrb	r3, [r7, #2]
 8000cf6:	1e5a      	subs	r2, r3, #1
 8000cf8:	4613      	mov	r3, r2
 8000cfa:	009b      	lsls	r3, r3, #2
 8000cfc:	4413      	add	r3, r2
 8000cfe:	fa01 f303 	lsl.w	r3, r1, r3
 8000d02:	60bb      	str	r3, [r7, #8]
    
    /* Set the SQx bits for the selected rank */
    tmpreg1 |= tmpreg2;
 8000d04:	68fa      	ldr	r2, [r7, #12]
 8000d06:	68bb      	ldr	r3, [r7, #8]
 8000d08:	4313      	orrs	r3, r2
 8000d0a:	60fb      	str	r3, [r7, #12]
    
    /* Store the new register value */
    ADCx->SQR3 = tmpreg1;
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	68fa      	ldr	r2, [r7, #12]
 8000d10:	635a      	str	r2, [r3, #52]	; 0x34
    tmpreg1 |= tmpreg2;
    
    /* Store the new register value */
    ADCx->SQR1 = tmpreg1;
  }
}
 8000d12:	e047      	b.n	8000da4 <ADC_RegularChannelConfig+0x188>
  else if (Rank < 13)
 8000d14:	78bb      	ldrb	r3, [r7, #2]
 8000d16:	2b0c      	cmp	r3, #12
 8000d18:	d821      	bhi.n	8000d5e <ADC_RegularChannelConfig+0x142>
    tmpreg1 = ADCx->SQR2;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d1e:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR2_SQ_SET << (5 * (Rank - 7));
 8000d20:	78bb      	ldrb	r3, [r7, #2]
 8000d22:	1fda      	subs	r2, r3, #7
 8000d24:	4613      	mov	r3, r2
 8000d26:	009b      	lsls	r3, r3, #2
 8000d28:	4413      	add	r3, r2
 8000d2a:	221f      	movs	r2, #31
 8000d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d30:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000d32:	68bb      	ldr	r3, [r7, #8]
 8000d34:	43db      	mvns	r3, r3
 8000d36:	68fa      	ldr	r2, [r7, #12]
 8000d38:	4013      	ands	r3, r2
 8000d3a:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 7));
 8000d3c:	78f9      	ldrb	r1, [r7, #3]
 8000d3e:	78bb      	ldrb	r3, [r7, #2]
 8000d40:	1fda      	subs	r2, r3, #7
 8000d42:	4613      	mov	r3, r2
 8000d44:	009b      	lsls	r3, r3, #2
 8000d46:	4413      	add	r3, r2
 8000d48:	fa01 f303 	lsl.w	r3, r1, r3
 8000d4c:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000d4e:	68fa      	ldr	r2, [r7, #12]
 8000d50:	68bb      	ldr	r3, [r7, #8]
 8000d52:	4313      	orrs	r3, r2
 8000d54:	60fb      	str	r3, [r7, #12]
    ADCx->SQR2 = tmpreg1;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	68fa      	ldr	r2, [r7, #12]
 8000d5a:	631a      	str	r2, [r3, #48]	; 0x30
}
 8000d5c:	e022      	b.n	8000da4 <ADC_RegularChannelConfig+0x188>
    tmpreg1 = ADCx->SQR1;
 8000d5e:	687b      	ldr	r3, [r7, #4]
 8000d60:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d62:	60fb      	str	r3, [r7, #12]
    tmpreg2 = SQR1_SQ_SET << (5 * (Rank - 13));
 8000d64:	78bb      	ldrb	r3, [r7, #2]
 8000d66:	f1a3 020d 	sub.w	r2, r3, #13
 8000d6a:	4613      	mov	r3, r2
 8000d6c:	009b      	lsls	r3, r3, #2
 8000d6e:	4413      	add	r3, r2
 8000d70:	221f      	movs	r2, #31
 8000d72:	fa02 f303 	lsl.w	r3, r2, r3
 8000d76:	60bb      	str	r3, [r7, #8]
    tmpreg1 &= ~tmpreg2;
 8000d78:	68bb      	ldr	r3, [r7, #8]
 8000d7a:	43db      	mvns	r3, r3
 8000d7c:	68fa      	ldr	r2, [r7, #12]
 8000d7e:	4013      	ands	r3, r2
 8000d80:	60fb      	str	r3, [r7, #12]
    tmpreg2 = (uint32_t)ADC_Channel << (5 * (Rank - 13));
 8000d82:	78f9      	ldrb	r1, [r7, #3]
 8000d84:	78bb      	ldrb	r3, [r7, #2]
 8000d86:	f1a3 020d 	sub.w	r2, r3, #13
 8000d8a:	4613      	mov	r3, r2
 8000d8c:	009b      	lsls	r3, r3, #2
 8000d8e:	4413      	add	r3, r2
 8000d90:	fa01 f303 	lsl.w	r3, r1, r3
 8000d94:	60bb      	str	r3, [r7, #8]
    tmpreg1 |= tmpreg2;
 8000d96:	68fa      	ldr	r2, [r7, #12]
 8000d98:	68bb      	ldr	r3, [r7, #8]
 8000d9a:	4313      	orrs	r3, r2
 8000d9c:	60fb      	str	r3, [r7, #12]
    ADCx->SQR1 = tmpreg1;
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	68fa      	ldr	r2, [r7, #12]
 8000da2:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8000da4:	bf00      	nop
 8000da6:	3714      	adds	r7, #20
 8000da8:	46bd      	mov	sp, r7
 8000daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dae:	4770      	bx	lr

08000db0 <ADC_SoftwareStartConv>:
  * @brief  Enables the selected ADC software start conversion of the regular channels.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval None
  */
void ADC_SoftwareStartConv(ADC_TypeDef* ADCx)
{
 8000db0:	b480      	push	{r7}
 8000db2:	b083      	sub	sp, #12
 8000db4:	af00      	add	r7, sp, #0
 8000db6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Enable the selected ADC conversion for regular group */
  ADCx->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	689b      	ldr	r3, [r3, #8]
 8000dbc:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 8000dc0:	687b      	ldr	r3, [r7, #4]
 8000dc2:	609a      	str	r2, [r3, #8]
}
 8000dc4:	bf00      	nop
 8000dc6:	370c      	adds	r7, #12
 8000dc8:	46bd      	mov	sp, r7
 8000dca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dce:	4770      	bx	lr

08000dd0 <ADC_GetConversionValue>:
  * @brief  Returns the last ADCx conversion result data for regular channel.
  * @param  ADCx: where x can be 1, 2 or 3 to select the ADC peripheral.
  * @retval The Data conversion value.
  */
uint16_t ADC_GetConversionValue(ADC_TypeDef* ADCx)
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  
  /* Return the selected ADC conversion value */
  return (uint16_t) ADCx->DR;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ddc:	b29b      	uxth	r3, r3
}
 8000dde:	4618      	mov	r0, r3
 8000de0:	370c      	adds	r7, #12
 8000de2:	46bd      	mov	sp, r7
 8000de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de8:	4770      	bx	lr

08000dea <ADC_GetFlagStatus>:
  *            @arg ADC_FLAG_STRT: Start of regular group conversion flag
  *            @arg ADC_FLAG_OVR: Overrun flag                                                 
  * @retval The new state of ADC_FLAG (SET or RESET).
  */
FlagStatus ADC_GetFlagStatus(ADC_TypeDef* ADCx, uint8_t ADC_FLAG)
{
 8000dea:	b480      	push	{r7}
 8000dec:	b085      	sub	sp, #20
 8000dee:	af00      	add	r7, sp, #0
 8000df0:	6078      	str	r0, [r7, #4]
 8000df2:	460b      	mov	r3, r1
 8000df4:	70fb      	strb	r3, [r7, #3]
  FlagStatus bitstatus = RESET;
 8000df6:	2300      	movs	r3, #0
 8000df8:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_PERIPH(ADCx));
  assert_param(IS_ADC_GET_FLAG(ADC_FLAG));

  /* Check the status of the specified ADC flag */
  if ((ADCx->SR & ADC_FLAG) != (uint8_t)RESET)
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	681a      	ldr	r2, [r3, #0]
 8000dfe:	78fb      	ldrb	r3, [r7, #3]
 8000e00:	4013      	ands	r3, r2
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d002      	beq.n	8000e0c <ADC_GetFlagStatus+0x22>
  {
    /* ADC_FLAG is set */
    bitstatus = SET;
 8000e06:	2301      	movs	r3, #1
 8000e08:	73fb      	strb	r3, [r7, #15]
 8000e0a:	e001      	b.n	8000e10 <ADC_GetFlagStatus+0x26>
  }
  else
  {
    /* ADC_FLAG is reset */
    bitstatus = RESET;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the ADC_FLAG status */
  return  bitstatus;
 8000e10:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e12:	4618      	mov	r0, r3
 8000e14:	3714      	adds	r7, #20
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
	...

08000e20 <DAC_SetChannel1Data>:
  *            @arg DAC_Align_12b_R: 12bit right data alignment selected
  * @param  Data: Data to be loaded in the selected data holding register.
  * @retval None
  */
void DAC_SetChannel1Data(uint32_t DAC_Align, uint16_t Data)
{  
 8000e20:	b480      	push	{r7}
 8000e22:	b085      	sub	sp, #20
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	6078      	str	r0, [r7, #4]
 8000e28:	460b      	mov	r3, r1
 8000e2a:	807b      	strh	r3, [r7, #2]
  __IO uint32_t tmp = 0;
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_DAC_ALIGN(DAC_Align));
  assert_param(IS_DAC_DATA(Data));
  
  tmp = (uint32_t)DAC_BASE; 
 8000e30:	4b08      	ldr	r3, [pc, #32]	; (8000e54 <DAC_SetChannel1Data+0x34>)
 8000e32:	60fb      	str	r3, [r7, #12]
  tmp += DHR12R1_OFFSET + DAC_Align;
 8000e34:	68fa      	ldr	r2, [r7, #12]
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	4413      	add	r3, r2
 8000e3a:	3308      	adds	r3, #8
 8000e3c:	60fb      	str	r3, [r7, #12]

  /* Set the DAC channel1 selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8000e3e:	68fb      	ldr	r3, [r7, #12]
 8000e40:	461a      	mov	r2, r3
 8000e42:	887b      	ldrh	r3, [r7, #2]
 8000e44:	6013      	str	r3, [r2, #0]
}
 8000e46:	bf00      	nop
 8000e48:	3714      	adds	r7, #20
 8000e4a:	46bd      	mov	sp, r7
 8000e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e50:	4770      	bx	lr
 8000e52:	bf00      	nop
 8000e54:	40007400 	.word	0x40007400

08000e58 <DMA_Init>:
  * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
  *         the configuration information for the specified DMA Stream.  
  * @retval None
  */
void DMA_Init(DMA_Stream_TypeDef* DMAy_Streamx, DMA_InitTypeDef* DMA_InitStruct)
{
 8000e58:	b480      	push	{r7}
 8000e5a:	b085      	sub	sp, #20
 8000e5c:	af00      	add	r7, sp, #0
 8000e5e:	6078      	str	r0, [r7, #4]
 8000e60:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 8000e62:	2300      	movs	r3, #0
 8000e64:	60fb      	str	r3, [r7, #12]
  assert_param(IS_DMA_MEMORY_BURST(DMA_InitStruct->DMA_MemoryBurst));
  assert_param(IS_DMA_PERIPHERAL_BURST(DMA_InitStruct->DMA_PeripheralBurst));

  /*------------------------- DMAy Streamx CR Configuration ------------------*/
  /* Get the DMAy_Streamx CR value */
  tmpreg = DMAy_Streamx->CR;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	681b      	ldr	r3, [r3, #0]
 8000e6a:	60fb      	str	r3, [r7, #12]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmpreg &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8000e6c:	68fa      	ldr	r2, [r7, #12]
 8000e6e:	4b25      	ldr	r3, [pc, #148]	; (8000f04 <DMA_Init+0xac>)
 8000e70:	4013      	ands	r3, r2
 8000e72:	60fb      	str	r3, [r7, #12]
  /* Set MSIZE bits according to DMA_MemoryDataSize value */
  /* Set CIRC bit according to DMA_Mode value */
  /* Set PL bits according to DMA_Priority value */
  /* Set MBURST bits according to DMA_MemoryBurst value */
  /* Set PBURST bits according to DMA_PeripheralBurst value */
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	681a      	ldr	r2, [r3, #0]
 8000e78:	683b      	ldr	r3, [r7, #0]
 8000e7a:	68db      	ldr	r3, [r3, #12]
 8000e7c:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000e7e:	683b      	ldr	r3, [r7, #0]
 8000e80:	695b      	ldr	r3, [r3, #20]
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000e82:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000e84:	683b      	ldr	r3, [r7, #0]
 8000e86:	699b      	ldr	r3, [r3, #24]
 8000e88:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000e8a:	683b      	ldr	r3, [r7, #0]
 8000e8c:	69db      	ldr	r3, [r3, #28]
            DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 8000e8e:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000e90:	683b      	ldr	r3, [r7, #0]
 8000e92:	6a1b      	ldr	r3, [r3, #32]
 8000e94:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
            DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 8000e9a:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000e9c:	683b      	ldr	r3, [r7, #0]
 8000e9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ea0:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000ea2:	683b      	ldr	r3, [r7, #0]
 8000ea4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
            DMA_InitStruct->DMA_Mode | DMA_InitStruct->DMA_Priority |
 8000ea6:	431a      	orrs	r2, r3
            DMA_InitStruct->DMA_MemoryBurst | DMA_InitStruct->DMA_PeripheralBurst;
 8000ea8:	683b      	ldr	r3, [r7, #0]
 8000eaa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000eac:	4313      	orrs	r3, r2
  tmpreg |= DMA_InitStruct->DMA_Channel | DMA_InitStruct->DMA_DIR |
 8000eae:	68fa      	ldr	r2, [r7, #12]
 8000eb0:	4313      	orrs	r3, r2
 8000eb2:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR register */
  DMAy_Streamx->CR = tmpreg;
 8000eb4:	687b      	ldr	r3, [r7, #4]
 8000eb6:	68fa      	ldr	r2, [r7, #12]
 8000eb8:	601a      	str	r2, [r3, #0]

  /*------------------------- DMAy Streamx FCR Configuration -----------------*/
  /* Get the DMAy_Streamx FCR value */
  tmpreg = DMAy_Streamx->FCR;
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	695b      	ldr	r3, [r3, #20]
 8000ebe:	60fb      	str	r3, [r7, #12]

  /* Clear DMDIS and FTH bits */
  tmpreg &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8000ec0:	68fb      	ldr	r3, [r7, #12]
 8000ec2:	f023 0307 	bic.w	r3, r3, #7
 8000ec6:	60fb      	str	r3, [r7, #12]

  /* Configure DMAy Streamx FIFO: 
    Set DMDIS bits according to DMA_FIFOMode value 
    Set FTH bits according to DMA_FIFOThreshold value */
  tmpreg |= DMA_InitStruct->DMA_FIFOMode | DMA_InitStruct->DMA_FIFOThreshold;
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000ecc:	683b      	ldr	r3, [r7, #0]
 8000ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	68fa      	ldr	r2, [r7, #12]
 8000ed4:	4313      	orrs	r3, r2
 8000ed6:	60fb      	str	r3, [r7, #12]

  /* Write to DMAy Streamx CR */
  DMAy_Streamx->FCR = tmpreg;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	68fa      	ldr	r2, [r7, #12]
 8000edc:	615a      	str	r2, [r3, #20]

  /*------------------------- DMAy Streamx NDTR Configuration ----------------*/
  /* Write to DMAy Streamx NDTR register */
  DMAy_Streamx->NDTR = DMA_InitStruct->DMA_BufferSize;
 8000ede:	683b      	ldr	r3, [r7, #0]
 8000ee0:	691a      	ldr	r2, [r3, #16]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	605a      	str	r2, [r3, #4]

  /*------------------------- DMAy Streamx PAR Configuration -----------------*/
  /* Write to DMAy Streamx PAR */
  DMAy_Streamx->PAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 8000ee6:	683b      	ldr	r3, [r7, #0]
 8000ee8:	685a      	ldr	r2, [r3, #4]
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	609a      	str	r2, [r3, #8]

  /*------------------------- DMAy Streamx M0AR Configuration ----------------*/
  /* Write to DMAy Streamx M0AR */
  DMAy_Streamx->M0AR = DMA_InitStruct->DMA_Memory0BaseAddr;
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	689a      	ldr	r2, [r3, #8]
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	60da      	str	r2, [r3, #12]
}
 8000ef6:	bf00      	nop
 8000ef8:	3714      	adds	r7, #20
 8000efa:	46bd      	mov	sp, r7
 8000efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop
 8000f04:	f01c803f 	.word	0xf01c803f

08000f08 <DMA_Cmd>:
  *        this single data is finished.            
  *    
  * @retval None
  */
void DMA_Cmd(DMA_Stream_TypeDef* DMAy_Streamx, FunctionalState NewState)
{
 8000f08:	b480      	push	{r7}
 8000f0a:	b083      	sub	sp, #12
 8000f0c:	af00      	add	r7, sp, #0
 8000f0e:	6078      	str	r0, [r7, #4]
 8000f10:	460b      	mov	r3, r1
 8000f12:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8000f14:	78fb      	ldrb	r3, [r7, #3]
 8000f16:	2b00      	cmp	r3, #0
 8000f18:	d006      	beq.n	8000f28 <DMA_Cmd+0x20>
  {
    /* Enable the selected DMAy Streamx by setting EN bit */
    DMAy_Streamx->CR |= (uint32_t)DMA_SxCR_EN;
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f043 0201 	orr.w	r2, r3, #1
 8000f22:	687b      	ldr	r3, [r7, #4]
 8000f24:	601a      	str	r2, [r3, #0]
  else
  {
    /* Disable the selected DMAy Streamx by clearing EN bit */
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
  }
}
 8000f26:	e005      	b.n	8000f34 <DMA_Cmd+0x2c>
    DMAy_Streamx->CR &= ~(uint32_t)DMA_SxCR_EN;
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	f023 0201 	bic.w	r2, r3, #1
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	601a      	str	r2, [r3, #0]
}
 8000f34:	bf00      	nop
 8000f36:	370c      	adds	r7, #12
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f3e:	4770      	bx	lr

08000f40 <DMA_GetCmdStatus>:
  *          of this single data is finished.  
  *      
  * @retval Current state of the DMAy Streamx (ENABLE or DISABLE).
  */
FunctionalState DMA_GetCmdStatus(DMA_Stream_TypeDef* DMAy_Streamx)
{
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
  FunctionalState state = DISABLE;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));

  if ((DMAy_Streamx->CR & (uint32_t)DMA_SxCR_EN) != 0)
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	f003 0301 	and.w	r3, r3, #1
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d002      	beq.n	8000f5e <DMA_GetCmdStatus+0x1e>
  {
    /* The selected DMAy Streamx EN bit is set (DMA is still transferring) */
    state = ENABLE;
 8000f58:	2301      	movs	r3, #1
 8000f5a:	73fb      	strb	r3, [r7, #15]
 8000f5c:	e001      	b.n	8000f62 <DMA_GetCmdStatus+0x22>
  }
  else
  {
    /* The selected DMAy Streamx EN bit is cleared (DMA is disabled and 
        all transfers are complete) */
    state = DISABLE;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	73fb      	strb	r3, [r7, #15]
  }
  return state;
 8000f62:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f64:	4618      	mov	r0, r3
 8000f66:	3714      	adds	r7, #20
 8000f68:	46bd      	mov	sp, r7
 8000f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f6e:	4770      	bx	lr

08000f70 <DMA_GetFlagStatus>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.
  * @retval The new state of DMA_FLAG (SET or RESET).
  */
FlagStatus DMA_GetFlagStatus(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000f70:	b480      	push	{r7}
 8000f72:	b087      	sub	sp, #28
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
 8000f78:	6039      	str	r1, [r7, #0]
  FlagStatus bitstatus = RESET;
 8000f7a:	2300      	movs	r3, #0
 8000f7c:	75fb      	strb	r3, [r7, #23]
  DMA_TypeDef* DMAy;
  uint32_t tmpreg = 0;
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_GET_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000f82:	687b      	ldr	r3, [r7, #4]
 8000f84:	4a15      	ldr	r2, [pc, #84]	; (8000fdc <DMA_GetFlagStatus+0x6c>)
 8000f86:	4293      	cmp	r3, r2
 8000f88:	d802      	bhi.n	8000f90 <DMA_GetFlagStatus+0x20>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000f8a:	4b15      	ldr	r3, [pc, #84]	; (8000fe0 <DMA_GetFlagStatus+0x70>)
 8000f8c:	613b      	str	r3, [r7, #16]
 8000f8e:	e001      	b.n	8000f94 <DMA_GetFlagStatus+0x24>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8000f90:	4b14      	ldr	r3, [pc, #80]	; (8000fe4 <DMA_GetFlagStatus+0x74>)
 8000f92:	613b      	str	r3, [r7, #16]
  }

  /* Check if the flag is in HISR or LISR */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8000f94:	683b      	ldr	r3, [r7, #0]
 8000f96:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d003      	beq.n	8000fa6 <DMA_GetFlagStatus+0x36>
  {
    /* Get DMAy HISR register value */
    tmpreg = DMAy->HISR;
 8000f9e:	693b      	ldr	r3, [r7, #16]
 8000fa0:	685b      	ldr	r3, [r3, #4]
 8000fa2:	60fb      	str	r3, [r7, #12]
 8000fa4:	e002      	b.n	8000fac <DMA_GetFlagStatus+0x3c>
  }
  else
  {
    /* Get DMAy LISR register value */
    tmpreg = DMAy->LISR;
 8000fa6:	693b      	ldr	r3, [r7, #16]
 8000fa8:	681b      	ldr	r3, [r3, #0]
 8000faa:	60fb      	str	r3, [r7, #12]
  }   
 
  /* Mask the reserved bits */
  tmpreg &= (uint32_t)RESERVED_MASK;
 8000fac:	68fb      	ldr	r3, [r7, #12]
 8000fae:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8000fb2:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8000fb6:	60fb      	str	r3, [r7, #12]

  /* Check the status of the specified DMA flag */
  if ((tmpreg & DMA_FLAG) != (uint32_t)RESET)
 8000fb8:	68fa      	ldr	r2, [r7, #12]
 8000fba:	683b      	ldr	r3, [r7, #0]
 8000fbc:	4013      	ands	r3, r2
 8000fbe:	2b00      	cmp	r3, #0
 8000fc0:	d002      	beq.n	8000fc8 <DMA_GetFlagStatus+0x58>
  {
    /* DMA_FLAG is set */
    bitstatus = SET;
 8000fc2:	2301      	movs	r3, #1
 8000fc4:	75fb      	strb	r3, [r7, #23]
 8000fc6:	e001      	b.n	8000fcc <DMA_GetFlagStatus+0x5c>
  }
  else
  {
    /* DMA_FLAG is reset */
    bitstatus = RESET;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	75fb      	strb	r3, [r7, #23]
  }

  /* Return the DMA_FLAG status */
  return  bitstatus;
 8000fcc:	7dfb      	ldrb	r3, [r7, #23]
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	371c      	adds	r7, #28
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd8:	4770      	bx	lr
 8000fda:	bf00      	nop
 8000fdc:	4002640f 	.word	0x4002640f
 8000fe0:	40026000 	.word	0x40026000
 8000fe4:	40026400 	.word	0x40026400

08000fe8 <DMA_ClearFlag>:
  *            @arg DMA_FLAG_FEIFx:  Streamx FIFO error flag
  *         Where x can be 0 to 7 to select the DMA Stream.   
  * @retval None
  */
void DMA_ClearFlag(DMA_Stream_TypeDef* DMAy_Streamx, uint32_t DMA_FLAG)
{
 8000fe8:	b480      	push	{r7}
 8000fea:	b085      	sub	sp, #20
 8000fec:	af00      	add	r7, sp, #0
 8000fee:	6078      	str	r0, [r7, #4]
 8000ff0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA_ALL_PERIPH(DMAy_Streamx));
  assert_param(IS_DMA_CLEAR_FLAG(DMA_FLAG));

  /* Determine the DMA to which belongs the stream */
  if (DMAy_Streamx < DMA2_Stream0)
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	4a10      	ldr	r2, [pc, #64]	; (8001038 <DMA_ClearFlag+0x50>)
 8000ff6:	4293      	cmp	r3, r2
 8000ff8:	d802      	bhi.n	8001000 <DMA_ClearFlag+0x18>
  {
    /* DMAy_Streamx belongs to DMA1 */
    DMAy = DMA1; 
 8000ffa:	4b10      	ldr	r3, [pc, #64]	; (800103c <DMA_ClearFlag+0x54>)
 8000ffc:	60fb      	str	r3, [r7, #12]
 8000ffe:	e001      	b.n	8001004 <DMA_ClearFlag+0x1c>
  } 
  else 
  {
    /* DMAy_Streamx belongs to DMA2 */
    DMAy = DMA2; 
 8001000:	4b0f      	ldr	r3, [pc, #60]	; (8001040 <DMA_ClearFlag+0x58>)
 8001002:	60fb      	str	r3, [r7, #12]
  }

  /* Check if LIFCR or HIFCR register is targeted */
  if ((DMA_FLAG & HIGH_ISR_MASK) != (uint32_t)RESET)
 8001004:	683b      	ldr	r3, [r7, #0]
 8001006:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800100a:	2b00      	cmp	r3, #0
 800100c:	d007      	beq.n	800101e <DMA_ClearFlag+0x36>
  {
    /* Set DMAy HIFCR register clear flag bits */
    DMAy->HIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800100e:	683b      	ldr	r3, [r7, #0]
 8001010:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001014:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001018:	68fa      	ldr	r2, [r7, #12]
 800101a:	60d3      	str	r3, [r2, #12]
  else 
  {
    /* Set DMAy LIFCR register clear flag bits */
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
  }    
}
 800101c:	e006      	b.n	800102c <DMA_ClearFlag+0x44>
    DMAy->LIFCR = (uint32_t)(DMA_FLAG & RESERVED_MASK);
 800101e:	683b      	ldr	r3, [r7, #0]
 8001020:	f023 23f0 	bic.w	r3, r3, #4026593280	; 0xf000f000
 8001024:	f023 1382 	bic.w	r3, r3, #8519810	; 0x820082
 8001028:	68fa      	ldr	r2, [r7, #12]
 800102a:	6093      	str	r3, [r2, #8]
}
 800102c:	bf00      	nop
 800102e:	3714      	adds	r7, #20
 8001030:	46bd      	mov	sp, r7
 8001032:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001036:	4770      	bx	lr
 8001038:	4002640f 	.word	0x4002640f
 800103c:	40026000 	.word	0x40026000
 8001040:	40026400 	.word	0x40026400

08001044 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8001044:	b480      	push	{r7}
 8001046:	b087      	sub	sp, #28
 8001048:	af00      	add	r7, sp, #0
 800104a:	6078      	str	r0, [r7, #4]
 800104c:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800104e:	2300      	movs	r3, #0
 8001050:	617b      	str	r3, [r7, #20]
 8001052:	2300      	movs	r3, #0
 8001054:	613b      	str	r3, [r7, #16]
 8001056:	2300      	movs	r3, #0
 8001058:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 800105a:	2300      	movs	r3, #0
 800105c:	617b      	str	r3, [r7, #20]
 800105e:	e076      	b.n	800114e <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 8001060:	2201      	movs	r2, #1
 8001062:	697b      	ldr	r3, [r7, #20]
 8001064:	fa02 f303 	lsl.w	r3, r2, r3
 8001068:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 800106a:	683b      	ldr	r3, [r7, #0]
 800106c:	681a      	ldr	r2, [r3, #0]
 800106e:	693b      	ldr	r3, [r7, #16]
 8001070:	4013      	ands	r3, r2
 8001072:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8001074:	68fa      	ldr	r2, [r7, #12]
 8001076:	693b      	ldr	r3, [r7, #16]
 8001078:	429a      	cmp	r2, r3
 800107a:	d165      	bne.n	8001148 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	681a      	ldr	r2, [r3, #0]
 8001080:	697b      	ldr	r3, [r7, #20]
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	2103      	movs	r1, #3
 8001086:	fa01 f303 	lsl.w	r3, r1, r3
 800108a:	43db      	mvns	r3, r3
 800108c:	401a      	ands	r2, r3
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	681a      	ldr	r2, [r3, #0]
 8001096:	683b      	ldr	r3, [r7, #0]
 8001098:	791b      	ldrb	r3, [r3, #4]
 800109a:	4619      	mov	r1, r3
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	005b      	lsls	r3, r3, #1
 80010a0:	fa01 f303 	lsl.w	r3, r1, r3
 80010a4:	431a      	orrs	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	791b      	ldrb	r3, [r3, #4]
 80010ae:	2b01      	cmp	r3, #1
 80010b0:	d003      	beq.n	80010ba <GPIO_Init+0x76>
 80010b2:	683b      	ldr	r3, [r7, #0]
 80010b4:	791b      	ldrb	r3, [r3, #4]
 80010b6:	2b02      	cmp	r3, #2
 80010b8:	d12e      	bne.n	8001118 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	689a      	ldr	r2, [r3, #8]
 80010be:	697b      	ldr	r3, [r7, #20]
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	2103      	movs	r1, #3
 80010c4:	fa01 f303 	lsl.w	r3, r1, r3
 80010c8:	43db      	mvns	r3, r3
 80010ca:	401a      	ands	r2, r3
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	689a      	ldr	r2, [r3, #8]
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	795b      	ldrb	r3, [r3, #5]
 80010d8:	4619      	mov	r1, r3
 80010da:	697b      	ldr	r3, [r7, #20]
 80010dc:	005b      	lsls	r3, r3, #1
 80010de:	fa01 f303 	lsl.w	r3, r1, r3
 80010e2:	431a      	orrs	r2, r3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	685a      	ldr	r2, [r3, #4]
 80010ec:	697b      	ldr	r3, [r7, #20]
 80010ee:	b29b      	uxth	r3, r3
 80010f0:	4619      	mov	r1, r3
 80010f2:	2301      	movs	r3, #1
 80010f4:	408b      	lsls	r3, r1
 80010f6:	43db      	mvns	r3, r3
 80010f8:	401a      	ands	r2, r3
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	685b      	ldr	r3, [r3, #4]
 8001102:	683a      	ldr	r2, [r7, #0]
 8001104:	7992      	ldrb	r2, [r2, #6]
 8001106:	4611      	mov	r1, r2
 8001108:	697a      	ldr	r2, [r7, #20]
 800110a:	b292      	uxth	r2, r2
 800110c:	fa01 f202 	lsl.w	r2, r1, r2
 8001110:	b292      	uxth	r2, r2
 8001112:	431a      	orrs	r2, r3
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	68da      	ldr	r2, [r3, #12]
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	b29b      	uxth	r3, r3
 8001120:	005b      	lsls	r3, r3, #1
 8001122:	2103      	movs	r1, #3
 8001124:	fa01 f303 	lsl.w	r3, r1, r3
 8001128:	43db      	mvns	r3, r3
 800112a:	401a      	ands	r2, r3
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	68da      	ldr	r2, [r3, #12]
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	79db      	ldrb	r3, [r3, #7]
 8001138:	4619      	mov	r1, r3
 800113a:	697b      	ldr	r3, [r7, #20]
 800113c:	005b      	lsls	r3, r3, #1
 800113e:	fa01 f303 	lsl.w	r3, r1, r3
 8001142:	431a      	orrs	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8001148:	697b      	ldr	r3, [r7, #20]
 800114a:	3301      	adds	r3, #1
 800114c:	617b      	str	r3, [r7, #20]
 800114e:	697b      	ldr	r3, [r7, #20]
 8001150:	2b0f      	cmp	r3, #15
 8001152:	d985      	bls.n	8001060 <GPIO_Init+0x1c>
    }
  }
}
 8001154:	bf00      	nop
 8001156:	371c      	adds	r7, #28
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_DCMI: Connect DCMI pins to AF13 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 8001160:	b480      	push	{r7}
 8001162:	b085      	sub	sp, #20
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
 8001168:	460b      	mov	r3, r1
 800116a:	807b      	strh	r3, [r7, #2]
 800116c:	4613      	mov	r3, r2
 800116e:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 8001170:	2300      	movs	r3, #0
 8001172:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 8001174:	2300      	movs	r3, #0
 8001176:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001178:	787a      	ldrb	r2, [r7, #1]
 800117a:	887b      	ldrh	r3, [r7, #2]
 800117c:	f003 0307 	and.w	r3, r3, #7
 8001180:	009b      	lsls	r3, r3, #2
 8001182:	fa02 f303 	lsl.w	r3, r2, r3
 8001186:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 8001188:	887b      	ldrh	r3, [r7, #2]
 800118a:	08db      	lsrs	r3, r3, #3
 800118c:	b29b      	uxth	r3, r3
 800118e:	4618      	mov	r0, r3
 8001190:	887b      	ldrh	r3, [r7, #2]
 8001192:	08db      	lsrs	r3, r3, #3
 8001194:	b29b      	uxth	r3, r3
 8001196:	461a      	mov	r2, r3
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	3208      	adds	r2, #8
 800119c:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80011a0:	887b      	ldrh	r3, [r7, #2]
 80011a2:	f003 0307 	and.w	r3, r3, #7
 80011a6:	009b      	lsls	r3, r3, #2
 80011a8:	210f      	movs	r1, #15
 80011aa:	fa01 f303 	lsl.w	r3, r1, r3
 80011ae:	43db      	mvns	r3, r3
 80011b0:	ea02 0103 	and.w	r1, r2, r3
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	f100 0208 	add.w	r2, r0, #8
 80011ba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 80011be:	887b      	ldrh	r3, [r7, #2]
 80011c0:	08db      	lsrs	r3, r3, #3
 80011c2:	b29b      	uxth	r3, r3
 80011c4:	461a      	mov	r2, r3
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	3208      	adds	r2, #8
 80011ca:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80011ce:	68fb      	ldr	r3, [r7, #12]
 80011d0:	4313      	orrs	r3, r2
 80011d2:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 80011d4:	887b      	ldrh	r3, [r7, #2]
 80011d6:	08db      	lsrs	r3, r3, #3
 80011d8:	b29b      	uxth	r3, r3
 80011da:	461a      	mov	r2, r3
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	3208      	adds	r2, #8
 80011e0:	68b9      	ldr	r1, [r7, #8]
 80011e2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 80011e6:	bf00      	nop
 80011e8:	3714      	adds	r7, #20
 80011ea:	46bd      	mov	sp, r7
 80011ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f0:	4770      	bx	lr
	...

080011f4 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 80011f4:	b480      	push	{r7}
 80011f6:	b089      	sub	sp, #36	; 0x24
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 80011fc:	2300      	movs	r3, #0
 80011fe:	61bb      	str	r3, [r7, #24]
 8001200:	2300      	movs	r3, #0
 8001202:	617b      	str	r3, [r7, #20]
 8001204:	2300      	movs	r3, #0
 8001206:	61fb      	str	r3, [r7, #28]
 8001208:	2302      	movs	r3, #2
 800120a:	613b      	str	r3, [r7, #16]
 800120c:	2300      	movs	r3, #0
 800120e:	60fb      	str	r3, [r7, #12]
 8001210:	2302      	movs	r3, #2
 8001212:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8001214:	4b47      	ldr	r3, [pc, #284]	; (8001334 <RCC_GetClocksFreq+0x140>)
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	f003 030c 	and.w	r3, r3, #12
 800121c:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800121e:	69bb      	ldr	r3, [r7, #24]
 8001220:	2b04      	cmp	r3, #4
 8001222:	d007      	beq.n	8001234 <RCC_GetClocksFreq+0x40>
 8001224:	2b08      	cmp	r3, #8
 8001226:	d009      	beq.n	800123c <RCC_GetClocksFreq+0x48>
 8001228:	2b00      	cmp	r3, #0
 800122a:	d13d      	bne.n	80012a8 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	4a42      	ldr	r2, [pc, #264]	; (8001338 <RCC_GetClocksFreq+0x144>)
 8001230:	601a      	str	r2, [r3, #0]
      break;
 8001232:	e03d      	b.n	80012b0 <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	4a41      	ldr	r2, [pc, #260]	; (800133c <RCC_GetClocksFreq+0x148>)
 8001238:	601a      	str	r2, [r3, #0]
      break;
 800123a:	e039      	b.n	80012b0 <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 800123c:	4b3d      	ldr	r3, [pc, #244]	; (8001334 <RCC_GetClocksFreq+0x140>)
 800123e:	685b      	ldr	r3, [r3, #4]
 8001240:	0d9b      	lsrs	r3, r3, #22
 8001242:	f003 0301 	and.w	r3, r3, #1
 8001246:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001248:	4b3a      	ldr	r3, [pc, #232]	; (8001334 <RCC_GetClocksFreq+0x140>)
 800124a:	685b      	ldr	r3, [r3, #4]
 800124c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001250:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d00c      	beq.n	8001272 <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 8001258:	4a38      	ldr	r2, [pc, #224]	; (800133c <RCC_GetClocksFreq+0x148>)
 800125a:	68bb      	ldr	r3, [r7, #8]
 800125c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001260:	4a34      	ldr	r2, [pc, #208]	; (8001334 <RCC_GetClocksFreq+0x140>)
 8001262:	6852      	ldr	r2, [r2, #4]
 8001264:	0992      	lsrs	r2, r2, #6
 8001266:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800126a:	fb02 f303 	mul.w	r3, r2, r3
 800126e:	61fb      	str	r3, [r7, #28]
 8001270:	e00b      	b.n	800128a <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 8001272:	4a31      	ldr	r2, [pc, #196]	; (8001338 <RCC_GetClocksFreq+0x144>)
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	fbb2 f3f3 	udiv	r3, r2, r3
 800127a:	4a2e      	ldr	r2, [pc, #184]	; (8001334 <RCC_GetClocksFreq+0x140>)
 800127c:	6852      	ldr	r2, [r2, #4]
 800127e:	0992      	lsrs	r2, r2, #6
 8001280:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001284:	fb02 f303 	mul.w	r3, r2, r3
 8001288:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 800128a:	4b2a      	ldr	r3, [pc, #168]	; (8001334 <RCC_GetClocksFreq+0x140>)
 800128c:	685b      	ldr	r3, [r3, #4]
 800128e:	0c1b      	lsrs	r3, r3, #16
 8001290:	f003 0303 	and.w	r3, r3, #3
 8001294:	3301      	adds	r3, #1
 8001296:	005b      	lsls	r3, r3, #1
 8001298:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 800129a:	69fa      	ldr	r2, [r7, #28]
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	fbb2 f2f3 	udiv	r2, r2, r3
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	601a      	str	r2, [r3, #0]
      break;
 80012a6:	e003      	b.n	80012b0 <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80012a8:	687b      	ldr	r3, [r7, #4]
 80012aa:	4a23      	ldr	r2, [pc, #140]	; (8001338 <RCC_GetClocksFreq+0x144>)
 80012ac:	601a      	str	r2, [r3, #0]
      break;
 80012ae:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80012b0:	4b20      	ldr	r3, [pc, #128]	; (8001334 <RCC_GetClocksFreq+0x140>)
 80012b2:	689b      	ldr	r3, [r3, #8]
 80012b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012b8:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 80012ba:	69bb      	ldr	r3, [r7, #24]
 80012bc:	091b      	lsrs	r3, r3, #4
 80012be:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80012c0:	4a1f      	ldr	r2, [pc, #124]	; (8001340 <RCC_GetClocksFreq+0x14c>)
 80012c2:	69bb      	ldr	r3, [r7, #24]
 80012c4:	4413      	add	r3, r2
 80012c6:	781b      	ldrb	r3, [r3, #0]
 80012c8:	b2db      	uxtb	r3, r3
 80012ca:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 80012cc:	687b      	ldr	r3, [r7, #4]
 80012ce:	681a      	ldr	r2, [r3, #0]
 80012d0:	697b      	ldr	r3, [r7, #20]
 80012d2:	40da      	lsrs	r2, r3
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 80012d8:	4b16      	ldr	r3, [pc, #88]	; (8001334 <RCC_GetClocksFreq+0x140>)
 80012da:	689b      	ldr	r3, [r3, #8]
 80012dc:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 80012e0:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 80012e2:	69bb      	ldr	r3, [r7, #24]
 80012e4:	0a9b      	lsrs	r3, r3, #10
 80012e6:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 80012e8:	4a15      	ldr	r2, [pc, #84]	; (8001340 <RCC_GetClocksFreq+0x14c>)
 80012ea:	69bb      	ldr	r3, [r7, #24]
 80012ec:	4413      	add	r3, r2
 80012ee:	781b      	ldrb	r3, [r3, #0]
 80012f0:	b2db      	uxtb	r3, r3
 80012f2:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	685a      	ldr	r2, [r3, #4]
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	40da      	lsrs	r2, r3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 8001300:	4b0c      	ldr	r3, [pc, #48]	; (8001334 <RCC_GetClocksFreq+0x140>)
 8001302:	689b      	ldr	r3, [r3, #8]
 8001304:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001308:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 800130a:	69bb      	ldr	r3, [r7, #24]
 800130c:	0b5b      	lsrs	r3, r3, #13
 800130e:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8001310:	4a0b      	ldr	r2, [pc, #44]	; (8001340 <RCC_GetClocksFreq+0x14c>)
 8001312:	69bb      	ldr	r3, [r7, #24]
 8001314:	4413      	add	r3, r2
 8001316:	781b      	ldrb	r3, [r3, #0]
 8001318:	b2db      	uxtb	r3, r3
 800131a:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	685a      	ldr	r2, [r3, #4]
 8001320:	697b      	ldr	r3, [r7, #20]
 8001322:	40da      	lsrs	r2, r3
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	60da      	str	r2, [r3, #12]
}
 8001328:	bf00      	nop
 800132a:	3724      	adds	r7, #36	; 0x24
 800132c:	46bd      	mov	sp, r7
 800132e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001332:	4770      	bx	lr
 8001334:	40023800 	.word	0x40023800
 8001338:	00f42400 	.word	0x00f42400
 800133c:	007a1200 	.word	0x007a1200
 8001340:	20000000 	.word	0x20000000

08001344 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8001344:	b480      	push	{r7}
 8001346:	b083      	sub	sp, #12
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
 800134c:	460b      	mov	r3, r1
 800134e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 8001350:	78fb      	ldrb	r3, [r7, #3]
 8001352:	2b00      	cmp	r3, #0
 8001354:	d006      	beq.n	8001364 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 8001356:	490a      	ldr	r1, [pc, #40]	; (8001380 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001358:	4b09      	ldr	r3, [pc, #36]	; (8001380 <RCC_AHB1PeriphClockCmd+0x3c>)
 800135a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800135c:	687b      	ldr	r3, [r7, #4]
 800135e:	4313      	orrs	r3, r2
 8001360:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 8001362:	e006      	b.n	8001372 <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 8001364:	4906      	ldr	r1, [pc, #24]	; (8001380 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001366:	4b06      	ldr	r3, [pc, #24]	; (8001380 <RCC_AHB1PeriphClockCmd+0x3c>)
 8001368:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	43db      	mvns	r3, r3
 800136e:	4013      	ands	r3, r2
 8001370:	630b      	str	r3, [r1, #48]	; 0x30
}
 8001372:	bf00      	nop
 8001374:	370c      	adds	r7, #12
 8001376:	46bd      	mov	sp, r7
 8001378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800137c:	4770      	bx	lr
 800137e:	bf00      	nop
 8001380:	40023800 	.word	0x40023800

08001384 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 8001384:	b480      	push	{r7}
 8001386:	b083      	sub	sp, #12
 8001388:	af00      	add	r7, sp, #0
 800138a:	6078      	str	r0, [r7, #4]
 800138c:	460b      	mov	r3, r1
 800138e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 8001390:	78fb      	ldrb	r3, [r7, #3]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d006      	beq.n	80013a4 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 8001396:	490a      	ldr	r1, [pc, #40]	; (80013c0 <RCC_APB1PeriphClockCmd+0x3c>)
 8001398:	4b09      	ldr	r3, [pc, #36]	; (80013c0 <RCC_APB1PeriphClockCmd+0x3c>)
 800139a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	4313      	orrs	r3, r2
 80013a0:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80013a2:	e006      	b.n	80013b2 <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80013a4:	4906      	ldr	r1, [pc, #24]	; (80013c0 <RCC_APB1PeriphClockCmd+0x3c>)
 80013a6:	4b06      	ldr	r3, [pc, #24]	; (80013c0 <RCC_APB1PeriphClockCmd+0x3c>)
 80013a8:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	43db      	mvns	r3, r3
 80013ae:	4013      	ands	r3, r2
 80013b0:	640b      	str	r3, [r1, #64]	; 0x40
}
 80013b2:	bf00      	nop
 80013b4:	370c      	adds	r7, #12
 80013b6:	46bd      	mov	sp, r7
 80013b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013bc:	4770      	bx	lr
 80013be:	bf00      	nop
 80013c0:	40023800 	.word	0x40023800

080013c4 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 80013c4:	b480      	push	{r7}
 80013c6:	b083      	sub	sp, #12
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
 80013cc:	460b      	mov	r3, r1
 80013ce:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80013d0:	78fb      	ldrb	r3, [r7, #3]
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d006      	beq.n	80013e4 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 80013d6:	490a      	ldr	r1, [pc, #40]	; (8001400 <RCC_APB2PeriphClockCmd+0x3c>)
 80013d8:	4b09      	ldr	r3, [pc, #36]	; (8001400 <RCC_APB2PeriphClockCmd+0x3c>)
 80013da:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	4313      	orrs	r3, r2
 80013e0:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 80013e2:	e006      	b.n	80013f2 <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 80013e4:	4906      	ldr	r1, [pc, #24]	; (8001400 <RCC_APB2PeriphClockCmd+0x3c>)
 80013e6:	4b06      	ldr	r3, [pc, #24]	; (8001400 <RCC_APB2PeriphClockCmd+0x3c>)
 80013e8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	43db      	mvns	r3, r3
 80013ee:	4013      	ands	r3, r2
 80013f0:	644b      	str	r3, [r1, #68]	; 0x44
}
 80013f2:	bf00      	nop
 80013f4:	370c      	adds	r7, #12
 80013f6:	46bd      	mov	sp, r7
 80013f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013fc:	4770      	bx	lr
 80013fe:	bf00      	nop
 8001400:	40023800 	.word	0x40023800

08001404 <SPI_I2S_SendData>:
  *         in SPI mode or 2 or 3 in I2S mode or I2Sxext for I2S full duplex mode.     
  * @param  Data: Data to be transmitted.
  * @retval None
  */
void SPI_I2S_SendData(SPI_TypeDef* SPIx, uint16_t Data)
{
 8001404:	b480      	push	{r7}
 8001406:	b083      	sub	sp, #12
 8001408:	af00      	add	r7, sp, #0
 800140a:	6078      	str	r0, [r7, #4]
 800140c:	460b      	mov	r3, r1
 800140e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  
  /* Write in the DR register the data to be sent */
  SPIx->DR = Data;
 8001410:	687b      	ldr	r3, [r7, #4]
 8001412:	887a      	ldrh	r2, [r7, #2]
 8001414:	819a      	strh	r2, [r3, #12]
}
 8001416:	bf00      	nop
 8001418:	370c      	adds	r7, #12
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr

08001422 <SPI_I2S_GetFlagStatus>:
  *            @arg I2S_FLAG_UDR: Underrun Error flag.
  *            @arg I2S_FLAG_CHSIDE: Channel Side flag.  
  * @retval The new state of SPI_I2S_FLAG (SET or RESET).
  */
FlagStatus SPI_I2S_GetFlagStatus(SPI_TypeDef* SPIx, uint16_t SPI_I2S_FLAG)
{
 8001422:	b480      	push	{r7}
 8001424:	b085      	sub	sp, #20
 8001426:	af00      	add	r7, sp, #0
 8001428:	6078      	str	r0, [r7, #4]
 800142a:	460b      	mov	r3, r1
 800142c:	807b      	strh	r3, [r7, #2]
  FlagStatus bitstatus = RESET;
 800142e:	2300      	movs	r3, #0
 8001430:	73fb      	strb	r3, [r7, #15]
  /* Check the parameters */
  assert_param(IS_SPI_ALL_PERIPH_EXT(SPIx));
  assert_param(IS_SPI_I2S_GET_FLAG(SPI_I2S_FLAG));
  
  /* Check the status of the specified SPI flag */
  if ((SPIx->SR & SPI_I2S_FLAG) != (uint16_t)RESET)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	891b      	ldrh	r3, [r3, #8]
 8001436:	b29a      	uxth	r2, r3
 8001438:	887b      	ldrh	r3, [r7, #2]
 800143a:	4013      	ands	r3, r2
 800143c:	b29b      	uxth	r3, r3
 800143e:	2b00      	cmp	r3, #0
 8001440:	d002      	beq.n	8001448 <SPI_I2S_GetFlagStatus+0x26>
  {
    /* SPI_I2S_FLAG is set */
    bitstatus = SET;
 8001442:	2301      	movs	r3, #1
 8001444:	73fb      	strb	r3, [r7, #15]
 8001446:	e001      	b.n	800144c <SPI_I2S_GetFlagStatus+0x2a>
  }
  else
  {
    /* SPI_I2S_FLAG is reset */
    bitstatus = RESET;
 8001448:	2300      	movs	r3, #0
 800144a:	73fb      	strb	r3, [r7, #15]
  }
  /* Return the SPI_I2S_FLAG status */
  return  bitstatus;
 800144c:	7bfb      	ldrb	r3, [r7, #15]
}
 800144e:	4618      	mov	r0, r3
 8001450:	3714      	adds	r7, #20
 8001452:	46bd      	mov	sp, r7
 8001454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001458:	4770      	bx	lr
	...

0800145c <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b08a      	sub	sp, #40	; 0x28
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8001466:	2300      	movs	r3, #0
 8001468:	627b      	str	r3, [r7, #36]	; 0x24
 800146a:	2300      	movs	r3, #0
 800146c:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 800146e:	2300      	movs	r3, #0
 8001470:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8001472:	2300      	movs	r3, #0
 8001474:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	8a1b      	ldrh	r3, [r3, #16]
 800147a:	b29b      	uxth	r3, r3
 800147c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 800147e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001480:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001484:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	88db      	ldrh	r3, [r3, #6]
 800148a:	461a      	mov	r2, r3
 800148c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800148e:	4313      	orrs	r3, r2
 8001490:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8001492:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001494:	b29a      	uxth	r2, r3
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	899b      	ldrh	r3, [r3, #12]
 800149e:	b29b      	uxth	r3, r3
 80014a0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 80014a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014a4:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80014a8:	f023 030c 	bic.w	r3, r3, #12
 80014ac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80014ae:	683b      	ldr	r3, [r7, #0]
 80014b0:	889a      	ldrh	r2, [r3, #4]
 80014b2:	683b      	ldr	r3, [r7, #0]
 80014b4:	891b      	ldrh	r3, [r3, #8]
 80014b6:	4313      	orrs	r3, r2
 80014b8:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 80014be:	4313      	orrs	r3, r2
 80014c0:	b29b      	uxth	r3, r3
 80014c2:	461a      	mov	r2, r3
 80014c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014c6:	4313      	orrs	r3, r2
 80014c8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 80014ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014cc:	b29a      	uxth	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	8a9b      	ldrh	r3, [r3, #20]
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 80014da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80014e0:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 80014e2:	683b      	ldr	r3, [r7, #0]
 80014e4:	899b      	ldrh	r3, [r3, #12]
 80014e6:	461a      	mov	r2, r3
 80014e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014ea:	4313      	orrs	r3, r2
 80014ec:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 80014ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 80014f6:	f107 0308 	add.w	r3, r7, #8
 80014fa:	4618      	mov	r0, r3
 80014fc:	f7ff fe7a 	bl	80011f4 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	4a30      	ldr	r2, [pc, #192]	; (80015c4 <USART_Init+0x168>)
 8001504:	4293      	cmp	r3, r2
 8001506:	d003      	beq.n	8001510 <USART_Init+0xb4>
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	4a2f      	ldr	r2, [pc, #188]	; (80015c8 <USART_Init+0x16c>)
 800150c:	4293      	cmp	r3, r2
 800150e:	d102      	bne.n	8001516 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8001510:	697b      	ldr	r3, [r7, #20]
 8001512:	623b      	str	r3, [r7, #32]
 8001514:	e001      	b.n	800151a <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8001516:	693b      	ldr	r3, [r7, #16]
 8001518:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 800151a:	687b      	ldr	r3, [r7, #4]
 800151c:	899b      	ldrh	r3, [r3, #12]
 800151e:	b29b      	uxth	r3, r3
 8001520:	b21b      	sxth	r3, r3
 8001522:	2b00      	cmp	r3, #0
 8001524:	da0c      	bge.n	8001540 <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8001526:	6a3a      	ldr	r2, [r7, #32]
 8001528:	4613      	mov	r3, r2
 800152a:	009b      	lsls	r3, r3, #2
 800152c:	4413      	add	r3, r2
 800152e:	009a      	lsls	r2, r3, #2
 8001530:	441a      	add	r2, r3
 8001532:	683b      	ldr	r3, [r7, #0]
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	005b      	lsls	r3, r3, #1
 8001538:	fbb2 f3f3 	udiv	r3, r2, r3
 800153c:	61fb      	str	r3, [r7, #28]
 800153e:	e00b      	b.n	8001558 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8001540:	6a3a      	ldr	r2, [r7, #32]
 8001542:	4613      	mov	r3, r2
 8001544:	009b      	lsls	r3, r3, #2
 8001546:	4413      	add	r3, r2
 8001548:	009a      	lsls	r2, r3, #2
 800154a:	441a      	add	r2, r3
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	009b      	lsls	r3, r3, #2
 8001552:	fbb2 f3f3 	udiv	r3, r2, r3
 8001556:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8001558:	69fb      	ldr	r3, [r7, #28]
 800155a:	4a1c      	ldr	r2, [pc, #112]	; (80015cc <USART_Init+0x170>)
 800155c:	fba2 2303 	umull	r2, r3, r2, r3
 8001560:	095b      	lsrs	r3, r3, #5
 8001562:	011b      	lsls	r3, r3, #4
 8001564:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8001566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001568:	091b      	lsrs	r3, r3, #4
 800156a:	2264      	movs	r2, #100	; 0x64
 800156c:	fb02 f303 	mul.w	r3, r2, r3
 8001570:	69fa      	ldr	r2, [r7, #28]
 8001572:	1ad3      	subs	r3, r2, r3
 8001574:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	899b      	ldrh	r3, [r3, #12]
 800157a:	b29b      	uxth	r3, r3
 800157c:	b21b      	sxth	r3, r3
 800157e:	2b00      	cmp	r3, #0
 8001580:	da0c      	bge.n	800159c <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8001582:	69bb      	ldr	r3, [r7, #24]
 8001584:	00db      	lsls	r3, r3, #3
 8001586:	3332      	adds	r3, #50	; 0x32
 8001588:	4a10      	ldr	r2, [pc, #64]	; (80015cc <USART_Init+0x170>)
 800158a:	fba2 2303 	umull	r2, r3, r2, r3
 800158e:	095b      	lsrs	r3, r3, #5
 8001590:	f003 0307 	and.w	r3, r3, #7
 8001594:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001596:	4313      	orrs	r3, r2
 8001598:	627b      	str	r3, [r7, #36]	; 0x24
 800159a:	e00b      	b.n	80015b4 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 800159c:	69bb      	ldr	r3, [r7, #24]
 800159e:	011b      	lsls	r3, r3, #4
 80015a0:	3332      	adds	r3, #50	; 0x32
 80015a2:	4a0a      	ldr	r2, [pc, #40]	; (80015cc <USART_Init+0x170>)
 80015a4:	fba2 2303 	umull	r2, r3, r2, r3
 80015a8:	095b      	lsrs	r3, r3, #5
 80015aa:	f003 030f 	and.w	r3, r3, #15
 80015ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015b0:	4313      	orrs	r3, r2
 80015b2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 80015b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015b6:	b29a      	uxth	r2, r3
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	811a      	strh	r2, [r3, #8]
}
 80015bc:	bf00      	nop
 80015be:	3728      	adds	r7, #40	; 0x28
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40011000 	.word	0x40011000
 80015c8:	40011400 	.word	0x40011400
 80015cc:	51eb851f 	.word	0x51eb851f

080015d0 <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	460b      	mov	r3, r1
 80015da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 80015dc:	78fb      	ldrb	r3, [r7, #3]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d008      	beq.n	80015f4 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	899b      	ldrh	r3, [r3, #12]
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80015ec:	b29a      	uxth	r2, r3
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 80015f2:	e007      	b.n	8001604 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	899b      	ldrh	r3, [r3, #12]
 80015f8:	b29b      	uxth	r3, r3
 80015fa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80015fe:	b29a      	uxth	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	819a      	strh	r2, [r3, #12]
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <USART_SendData>:
  *         UART peripheral.
  * @param  Data: the data to transmit.
  * @retval None
  */
void USART_SendData(USART_TypeDef* USARTx, uint16_t Data)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	460b      	mov	r3, r1
 800161a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_USART_DATA(Data)); 
    
  /* Transmit Data */
  USARTx->DR = (Data & (uint16_t)0x01FF);
 800161c:	887b      	ldrh	r3, [r7, #2]
 800161e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001622:	b29a      	uxth	r2, r3
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	809a      	strh	r2, [r3, #4]
}
 8001628:	bf00      	nop
 800162a:	370c      	adds	r7, #12
 800162c:	46bd      	mov	sp, r7
 800162e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001632:	4770      	bx	lr

08001634 <Audio_MAL_IRQHandler>:
  * @brief  This function handles main Media layer interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
static void Audio_MAL_IRQHandler(void)
{    
 8001634:	b580      	push	{r7, lr}
 8001636:	af00      	add	r7, sp, #0
  uint32_t Size = AudioRemSize;
#endif /* AUDIO_MAL_MODE_NORMAL */
  
#ifdef AUDIO_MAL_DMA_IT_TC_EN
  /* Transfer complete interrupt */
  if (DMA_GetFlagStatus(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC) != RESET)
 8001638:	4b38      	ldr	r3, [pc, #224]	; (800171c <Audio_MAL_IRQHandler+0xe8>)
 800163a:	681a      	ldr	r2, [r3, #0]
 800163c:	4b38      	ldr	r3, [pc, #224]	; (8001720 <Audio_MAL_IRQHandler+0xec>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	4619      	mov	r1, r3
 8001642:	4610      	mov	r0, r2
 8001644:	f7ff fc94 	bl	8000f70 <DMA_GetFlagStatus>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d064      	beq.n	8001718 <Audio_MAL_IRQHandler+0xe4>
  {         
 #ifdef AUDIO_MAL_MODE_NORMAL
    /* Check if the end of file has been reached */
    if (AudioRemSize > 0)
 800164e:	4b35      	ldr	r3, [pc, #212]	; (8001724 <Audio_MAL_IRQHandler+0xf0>)
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	2b00      	cmp	r3, #0
 8001654:	d04c      	beq.n	80016f0 <Audio_MAL_IRQHandler+0xbc>
    {      
      /* Wait the DMA Stream to be effectively disabled */
      while (DMA_GetCmdStatus(AUDIO_MAL_DMA_STREAM) != DISABLE)
 8001656:	bf00      	nop
 8001658:	4b30      	ldr	r3, [pc, #192]	; (800171c <Audio_MAL_IRQHandler+0xe8>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	4618      	mov	r0, r3
 800165e:	f7ff fc6f 	bl	8000f40 <DMA_GetCmdStatus>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d1f7      	bne.n	8001658 <Audio_MAL_IRQHandler+0x24>
      {}
      
      /* Clear the Interrupt flag */
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC); 
 8001668:	4b2c      	ldr	r3, [pc, #176]	; (800171c <Audio_MAL_IRQHandler+0xe8>)
 800166a:	681a      	ldr	r2, [r3, #0]
 800166c:	4b2c      	ldr	r3, [pc, #176]	; (8001720 <Audio_MAL_IRQHandler+0xec>)
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	4619      	mov	r1, r3
 8001672:	4610      	mov	r0, r2
 8001674:	f7ff fcb8 	bl	8000fe8 <DMA_ClearFlag>
           
      /* Re-Configure the buffer address and size */
      DMA_InitStructure.DMA_Memory0BaseAddr = (uint32_t) CurrentPos;
 8001678:	4b2b      	ldr	r3, [pc, #172]	; (8001728 <Audio_MAL_IRQHandler+0xf4>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	461a      	mov	r2, r3
 800167e:	4b2b      	ldr	r3, [pc, #172]	; (800172c <Audio_MAL_IRQHandler+0xf8>)
 8001680:	609a      	str	r2, [r3, #8]
      DMA_InitStructure.DMA_BufferSize = (uint32_t) (DMA_MAX(AudioRemSize));
 8001682:	4b28      	ldr	r3, [pc, #160]	; (8001724 <Audio_MAL_IRQHandler+0xf0>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800168a:	4293      	cmp	r3, r2
 800168c:	bf28      	it	cs
 800168e:	4613      	movcs	r3, r2
 8001690:	4a26      	ldr	r2, [pc, #152]	; (800172c <Audio_MAL_IRQHandler+0xf8>)
 8001692:	6113      	str	r3, [r2, #16]
            
      /* Configure the DMA Stream with the new parameters */
      DMA_Init(AUDIO_MAL_DMA_STREAM, &DMA_InitStructure);
 8001694:	4b21      	ldr	r3, [pc, #132]	; (800171c <Audio_MAL_IRQHandler+0xe8>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	4924      	ldr	r1, [pc, #144]	; (800172c <Audio_MAL_IRQHandler+0xf8>)
 800169a:	4618      	mov	r0, r3
 800169c:	f7ff fbdc 	bl	8000e58 <DMA_Init>
      
      /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE);    
 80016a0:	4b1e      	ldr	r3, [pc, #120]	; (800171c <Audio_MAL_IRQHandler+0xe8>)
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	2101      	movs	r1, #1
 80016a6:	4618      	mov	r0, r3
 80016a8:	f7ff fc2e 	bl	8000f08 <DMA_Cmd>
      
      /* Update the current pointer position */
      CurrentPos += DMA_MAX(AudioRemSize);        
 80016ac:	4b1e      	ldr	r3, [pc, #120]	; (8001728 <Audio_MAL_IRQHandler+0xf4>)
 80016ae:	681a      	ldr	r2, [r3, #0]
 80016b0:	4b1c      	ldr	r3, [pc, #112]	; (8001724 <Audio_MAL_IRQHandler+0xf0>)
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80016b8:	d203      	bcs.n	80016c2 <Audio_MAL_IRQHandler+0x8e>
 80016ba:	4b1a      	ldr	r3, [pc, #104]	; (8001724 <Audio_MAL_IRQHandler+0xf0>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	005b      	lsls	r3, r3, #1
 80016c0:	e000      	b.n	80016c4 <Audio_MAL_IRQHandler+0x90>
 80016c2:	4b1b      	ldr	r3, [pc, #108]	; (8001730 <Audio_MAL_IRQHandler+0xfc>)
 80016c4:	4413      	add	r3, r2
 80016c6:	4a18      	ldr	r2, [pc, #96]	; (8001728 <Audio_MAL_IRQHandler+0xf4>)
 80016c8:	6013      	str	r3, [r2, #0]
      
      /* Update the remaining number of data to be played */
      AudioRemSize -= DMA_MAX(AudioRemSize);   
 80016ca:	4b16      	ldr	r3, [pc, #88]	; (8001724 <Audio_MAL_IRQHandler+0xf0>)
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	4b15      	ldr	r3, [pc, #84]	; (8001724 <Audio_MAL_IRQHandler+0xf0>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80016d6:	428b      	cmp	r3, r1
 80016d8:	bf28      	it	cs
 80016da:	460b      	movcs	r3, r1
 80016dc:	1ad3      	subs	r3, r2, r3
 80016de:	4a11      	ldr	r2, [pc, #68]	; (8001724 <Audio_MAL_IRQHandler+0xf0>)
 80016e0:	6013      	str	r3, [r2, #0]
        /* Enable the I2S DMA Stream*/
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, ENABLE); 
 80016e2:	4b0e      	ldr	r3, [pc, #56]	; (800171c <Audio_MAL_IRQHandler+0xe8>)
 80016e4:	681b      	ldr	r3, [r3, #0]
 80016e6:	2101      	movs	r1, #1
 80016e8:	4618      	mov	r0, r3
 80016ea:	f7ff fc0d 	bl	8000f08 <DMA_Cmd>
    /* Clear the Interrupt flag */
    DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TE | AUDIO_MAL_DMA_FLAG_FE | \
                                        AUDIO_MAL_DMA_FLAG_DME);
  }  
#endif /* AUDIO_MAL_DMA_IT_TE_EN */
}
 80016ee:	e013      	b.n	8001718 <Audio_MAL_IRQHandler+0xe4>
      DMA_Cmd(AUDIO_MAL_DMA_STREAM, DISABLE);   
 80016f0:	4b0a      	ldr	r3, [pc, #40]	; (800171c <Audio_MAL_IRQHandler+0xe8>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	2100      	movs	r1, #0
 80016f6:	4618      	mov	r0, r3
 80016f8:	f7ff fc06 	bl	8000f08 <DMA_Cmd>
      DMA_ClearFlag(AUDIO_MAL_DMA_STREAM, AUDIO_MAL_DMA_FLAG_TC);       
 80016fc:	4b07      	ldr	r3, [pc, #28]	; (800171c <Audio_MAL_IRQHandler+0xe8>)
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	4b07      	ldr	r3, [pc, #28]	; (8001720 <Audio_MAL_IRQHandler+0xec>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	4619      	mov	r1, r3
 8001706:	4610      	mov	r0, r2
 8001708:	f7ff fc6e 	bl	8000fe8 <DMA_ClearFlag>
      EVAL_AUDIO_TransferComplete_CallBack((uint32_t)CurrentPos, 0);       
 800170c:	4b06      	ldr	r3, [pc, #24]	; (8001728 <Audio_MAL_IRQHandler+0xf4>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	2100      	movs	r1, #0
 8001712:	4618      	mov	r0, r3
 8001714:	f000 fa50 	bl	8001bb8 <EVAL_AUDIO_TransferComplete_CallBack>
}
 8001718:	bf00      	nop
 800171a:	bd80      	pop	{r7, pc}
 800171c:	20000018 	.word	0x20000018
 8001720:	2000001c 	.word	0x2000001c
 8001724:	20000010 	.word	0x20000010
 8001728:	200000a4 	.word	0x200000a4
 800172c:	200000e4 	.word	0x200000e4
 8001730:	0001fffe 	.word	0x0001fffe

08001734 <DMA1_Stream7_IRQHandler>:
  * @brief  This function handles main I2S interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_I2S_IRQHandler(void)
{ 
 8001734:	b580      	push	{r7, lr}
 8001736:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8001738:	f7ff ff7c 	bl	8001634 <Audio_MAL_IRQHandler>
}
 800173c:	bf00      	nop
 800173e:	bd80      	pop	{r7, pc}

08001740 <DMA1_Stream0_IRQHandler>:
  * @brief  This function handles main DAC interrupt. 
  * @param  None
  * @retval 0 if correct communication, else wrong communication
  */
void Audio_MAL_DAC_IRQHandler(void)
{ 
 8001740:	b580      	push	{r7, lr}
 8001742:	af00      	add	r7, sp, #0
  Audio_MAL_IRQHandler();
 8001744:	f7ff ff76 	bl	8001634 <Audio_MAL_IRQHandler>
}
 8001748:	bf00      	nop
 800174a:	bd80      	pop	{r7, pc}

0800174c <SPI3_IRQHandler>:
  * @brief  I2S interrupt management
  * @param  None
  * @retval None
  */
void Audio_I2S_IRQHandler(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* Check on the I2S TXE flag */  
  if (SPI_I2S_GetFlagStatus(SPI3, SPI_I2S_FLAG_TXE) != RESET)
 8001750:	2102      	movs	r1, #2
 8001752:	480d      	ldr	r0, [pc, #52]	; (8001788 <SPI3_IRQHandler+0x3c>)
 8001754:	f7ff fe65 	bl	8001422 <SPI_I2S_GetFlagStatus>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d011      	beq.n	8001782 <SPI3_IRQHandler+0x36>
  { 
    if (CurrAudioInterface == AUDIO_INTERFACE_DAC)
 800175e:	4b0b      	ldr	r3, [pc, #44]	; (800178c <SPI3_IRQHandler+0x40>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	2b02      	cmp	r3, #2
 8001764:	d106      	bne.n	8001774 <SPI3_IRQHandler+0x28>
    {
      /* Wirte data to the DAC interface */
      DAC_SetChannel1Data(DAC_Align_12b_L, EVAL_AUDIO_GetSampleCallBack()); 
 8001766:	f000 fa32 	bl	8001bce <EVAL_AUDIO_GetSampleCallBack>
 800176a:	4603      	mov	r3, r0
 800176c:	4619      	mov	r1, r3
 800176e:	2004      	movs	r0, #4
 8001770:	f7ff fb56 	bl	8000e20 <DAC_SetChannel1Data>
    }
    
    /* Send dummy data on I2S to avoid the underrun condition */
    SPI_I2S_SendData(CODEC_I2S, EVAL_AUDIO_GetSampleCallBack()); 
 8001774:	f000 fa2b 	bl	8001bce <EVAL_AUDIO_GetSampleCallBack>
 8001778:	4603      	mov	r3, r0
 800177a:	4619      	mov	r1, r3
 800177c:	4802      	ldr	r0, [pc, #8]	; (8001788 <SPI3_IRQHandler+0x3c>)
 800177e:	f7ff fe41 	bl	8001404 <SPI_I2S_SendData>
  }
}
 8001782:	bf00      	nop
 8001784:	bd80      	pop	{r7, pc}
 8001786:	bf00      	nop
 8001788:	40003c00 	.word	0x40003c00
 800178c:	20000014 	.word	0x20000014

08001790 <main>:
double   reel_voltage;
double	 reel_current;
int		 reel_temperature;

int main(void)
{
 8001790:	b590      	push	{r4, r7, lr}
 8001792:	b085      	sub	sp, #20
 8001794:	af04      	add	r7, sp, #16
	GPIO_Config();
 8001796:	f000 f881 	bl	800189c <GPIO_Config>
	ADC_Config();
 800179a:	f000 f903 	bl	80019a4 <ADC_Config>
	USART_Config();
 800179e:	f000 f8b5 	bl	800190c <USART_Config>
  while (1)
  {

	  reel_voltage = ((double)10/4095)*readADC_Voltage();                //PA0- 0-10V giri deerini okur.
 80017a2:	f000 f923 	bl	80019ec <readADC_Voltage>
 80017a6:	4603      	mov	r3, r0
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7fe fe5f 	bl	800046c <__aeabi_i2d>
 80017ae:	a331      	add	r3, pc, #196	; (adr r3, 8001874 <main+0xe4>)
 80017b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017b4:	f7fe fec0 	bl	8000538 <__aeabi_dmul>
 80017b8:	4603      	mov	r3, r0
 80017ba:	460c      	mov	r4, r1
 80017bc:	4a26      	ldr	r2, [pc, #152]	; (8001858 <main+0xc8>)
 80017be:	e882 0018 	stmia.w	r2, {r3, r4}

	  reel_current= (((double)3.3/4095)*readADC_Current())/165;             // PA1- 165k ohm direncin zerinden geen akm
 80017c2:	f000 f92f 	bl	8001a24 <readADC_Current>
 80017c6:	4603      	mov	r3, r0
 80017c8:	4618      	mov	r0, r3
 80017ca:	f7fe fe4f 	bl	800046c <__aeabi_i2d>
 80017ce:	a31e      	add	r3, pc, #120	; (adr r3, 8001848 <main+0xb8>)
 80017d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017d4:	f7fe feb0 	bl	8000538 <__aeabi_dmul>
 80017d8:	4603      	mov	r3, r0
 80017da:	460c      	mov	r4, r1
 80017dc:	4618      	mov	r0, r3
 80017de:	4621      	mov	r1, r4
 80017e0:	a31b      	add	r3, pc, #108	; (adr r3, 8001850 <main+0xc0>)
 80017e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80017e6:	f7fe ffd1 	bl	800078c <__aeabi_ddiv>
 80017ea:	4603      	mov	r3, r0
 80017ec:	460c      	mov	r4, r1
 80017ee:	4a1b      	ldr	r2, [pc, #108]	; (800185c <main+0xcc>)
 80017f0:	e882 0018 	stmia.w	r2, {r3, r4}

	  reel_temperature= ConversionToTemperature(readADC_Termistor());       //PA5- adc den scakla dntrme
 80017f4:	f000 f932 	bl	8001a5c <readADC_Termistor>
 80017f8:	4603      	mov	r3, r0
 80017fa:	4618      	mov	r0, r3
 80017fc:	f000 f94c 	bl	8001a98 <ConversionToTemperature>
 8001800:	ec54 3b10 	vmov	r3, r4, d0
 8001804:	4618      	mov	r0, r3
 8001806:	4621      	mov	r1, r4
 8001808:	f7ff f946 	bl	8000a98 <__aeabi_d2iz>
 800180c:	4602      	mov	r2, r0
 800180e:	4b14      	ldr	r3, [pc, #80]	; (8001860 <main+0xd0>)
 8001810:	601a      	str	r2, [r3, #0]


	   sprintf(buffer, "Voltage : %.3f Current : %.3f Temperature %d\n", reel_voltage, reel_current, reel_temperature);
 8001812:	4b11      	ldr	r3, [pc, #68]	; (8001858 <main+0xc8>)
 8001814:	e893 0006 	ldmia.w	r3, {r1, r2}
 8001818:	4b10      	ldr	r3, [pc, #64]	; (800185c <main+0xcc>)
 800181a:	cb18      	ldmia	r3, {r3, r4}
 800181c:	4810      	ldr	r0, [pc, #64]	; (8001860 <main+0xd0>)
 800181e:	6800      	ldr	r0, [r0, #0]
 8001820:	9002      	str	r0, [sp, #8]
 8001822:	e88d 0018 	stmia.w	sp, {r3, r4}
 8001826:	4613      	mov	r3, r2
 8001828:	460a      	mov	r2, r1
 800182a:	490e      	ldr	r1, [pc, #56]	; (8001864 <main+0xd4>)
 800182c:	480e      	ldr	r0, [pc, #56]	; (8001868 <main+0xd8>)
 800182e:	f000 fbc1 	bl	8001fb4 <siprintf>
	   USART_Puts(USART2,buffer);             //PA2
 8001832:	490d      	ldr	r1, [pc, #52]	; (8001868 <main+0xd8>)
 8001834:	480d      	ldr	r0, [pc, #52]	; (800186c <main+0xdc>)
 8001836:	f000 f891 	bl	800195c <USART_Puts>

	   delay(16800000);
 800183a:	480d      	ldr	r0, [pc, #52]	; (8001870 <main+0xe0>)
 800183c:	f000 f81e 	bl	800187c <delay>
	  reel_voltage = ((double)10/4095)*readADC_Voltage();                //PA0- 0-10V giri deerini okur.
 8001840:	e7af      	b.n	80017a2 <main+0x12>
 8001842:	bf00      	nop
 8001844:	f3af 8000 	nop.w
 8001848:	e734d9b4 	.word	0xe734d9b4
 800184c:	3f4a680c 	.word	0x3f4a680c
 8001850:	00000000 	.word	0x00000000
 8001854:	4064a000 	.word	0x4064a000
 8001858:	20000120 	.word	0x20000120
 800185c:	200001d0 	.word	0x200001d0
 8001860:	20000128 	.word	0x20000128
 8001864:	08002514 	.word	0x08002514
 8001868:	20000164 	.word	0x20000164
 800186c:	40004400 	.word	0x40004400
 8001870:	01005900 	.word	0x01005900
 8001874:	14014014 	.word	0x14014014
 8001878:	3f640140 	.word	0x3f640140

0800187c <delay>:

  }
}

void delay(uint32_t time)
{
 800187c:	b480      	push	{r7}
 800187e:	b083      	sub	sp, #12
 8001880:	af00      	add	r7, sp, #0
 8001882:	6078      	str	r0, [r7, #4]
	while(time--);
 8001884:	bf00      	nop
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	1e5a      	subs	r2, r3, #1
 800188a:	607a      	str	r2, [r7, #4]
 800188c:	2b00      	cmp	r3, #0
 800188e:	d1fa      	bne.n	8001886 <delay+0xa>
}
 8001890:	bf00      	nop
 8001892:	370c      	adds	r7, #12
 8001894:	46bd      	mov	sp, r7
 8001896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189a:	4770      	bx	lr

0800189c <GPIO_Config>:


void GPIO_Config()
{
 800189c:	b580      	push	{r7, lr}
 800189e:	af00      	add	r7, sp, #0
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA, ENABLE);
 80018a0:	2101      	movs	r1, #1
 80018a2:	2001      	movs	r0, #1
 80018a4:	f7ff fd4e 	bl	8001344 <RCC_AHB1PeriphClockCmd>

	GPIO_InitStruct.GPIO_Mode= GPIO_Mode_AN;
 80018a8:	4b16      	ldr	r3, [pc, #88]	; (8001904 <GPIO_Config+0x68>)
 80018aa:	2203      	movs	r2, #3
 80018ac:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_Pin= GPIO_Pin_0 | GPIO_Pin_1 | GPIO_Pin_5;
 80018ae:	4b15      	ldr	r3, [pc, #84]	; (8001904 <GPIO_Config+0x68>)
 80018b0:	2223      	movs	r2, #35	; 0x23
 80018b2:	601a      	str	r2, [r3, #0]
	GPIO_InitStruct.GPIO_OType=GPIO_OType_PP;
 80018b4:	4b13      	ldr	r3, [pc, #76]	; (8001904 <GPIO_Config+0x68>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_PuPd=GPIO_PuPd_NOPULL;
 80018ba:	4b12      	ldr	r3, [pc, #72]	; (8001904 <GPIO_Config+0x68>)
 80018bc:	2200      	movs	r2, #0
 80018be:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed=GPIO_Speed_100MHz;
 80018c0:	4b10      	ldr	r3, [pc, #64]	; (8001904 <GPIO_Config+0x68>)
 80018c2:	2203      	movs	r2, #3
 80018c4:	715a      	strb	r2, [r3, #5]

	GPIO_Init(GPIOA, & GPIO_InitStruct);
 80018c6:	490f      	ldr	r1, [pc, #60]	; (8001904 <GPIO_Config+0x68>)
 80018c8:	480f      	ldr	r0, [pc, #60]	; (8001908 <GPIO_Config+0x6c>)
 80018ca:	f7ff fbbb 	bl	8001044 <GPIO_Init>



	GPIO_PinAFConfig(GPIOA,GPIO_PinSource2,GPIO_AF_USART2);
 80018ce:	2207      	movs	r2, #7
 80018d0:	2102      	movs	r1, #2
 80018d2:	480d      	ldr	r0, [pc, #52]	; (8001908 <GPIO_Config+0x6c>)
 80018d4:	f7ff fc44 	bl	8001160 <GPIO_PinAFConfig>

	GPIO_InitStruct.GPIO_Mode=GPIO_Mode_AF;
 80018d8:	4b0a      	ldr	r3, [pc, #40]	; (8001904 <GPIO_Config+0x68>)
 80018da:	2202      	movs	r2, #2
 80018dc:	711a      	strb	r2, [r3, #4]
	GPIO_InitStruct.GPIO_OType=GPIO_OType_PP;
 80018de:	4b09      	ldr	r3, [pc, #36]	; (8001904 <GPIO_Config+0x68>)
 80018e0:	2200      	movs	r2, #0
 80018e2:	719a      	strb	r2, [r3, #6]
	GPIO_InitStruct.GPIO_PuPd=GPIO_PuPd_NOPULL;
 80018e4:	4b07      	ldr	r3, [pc, #28]	; (8001904 <GPIO_Config+0x68>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	71da      	strb	r2, [r3, #7]
	GPIO_InitStruct.GPIO_Speed=GPIO_Speed_100MHz;
 80018ea:	4b06      	ldr	r3, [pc, #24]	; (8001904 <GPIO_Config+0x68>)
 80018ec:	2203      	movs	r2, #3
 80018ee:	715a      	strb	r2, [r3, #5]
	GPIO_InitStruct.GPIO_Pin=GPIO_Pin_2;
 80018f0:	4b04      	ldr	r3, [pc, #16]	; (8001904 <GPIO_Config+0x68>)
 80018f2:	2204      	movs	r2, #4
 80018f4:	601a      	str	r2, [r3, #0]

	GPIO_Init(GPIOA,&GPIO_InitStruct);
 80018f6:	4903      	ldr	r1, [pc, #12]	; (8001904 <GPIO_Config+0x68>)
 80018f8:	4803      	ldr	r0, [pc, #12]	; (8001908 <GPIO_Config+0x6c>)
 80018fa:	f7ff fba3 	bl	8001044 <GPIO_Init>

}
 80018fe:	bf00      	nop
 8001900:	bd80      	pop	{r7, pc}
 8001902:	bf00      	nop
 8001904:	200001c8 	.word	0x200001c8
 8001908:	40020000 	.word	0x40020000

0800190c <USART_Config>:
void USART_Config(){
 800190c:	b580      	push	{r7, lr}
 800190e:	af00      	add	r7, sp, #0

	RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
 8001910:	2101      	movs	r1, #1
 8001912:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001916:	f7ff fd35 	bl	8001384 <RCC_APB1PeriphClockCmd>

	USART_InitStruct.USART_BaudRate=9600;
 800191a:	4b0e      	ldr	r3, [pc, #56]	; (8001954 <USART_Config+0x48>)
 800191c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001920:	601a      	str	r2, [r3, #0]
	USART_InitStruct.USART_Mode=USART_Mode_Tx;
 8001922:	4b0c      	ldr	r3, [pc, #48]	; (8001954 <USART_Config+0x48>)
 8001924:	2208      	movs	r2, #8
 8001926:	815a      	strh	r2, [r3, #10]
	USART_InitStruct.USART_Parity=USART_Parity_No ;
 8001928:	4b0a      	ldr	r3, [pc, #40]	; (8001954 <USART_Config+0x48>)
 800192a:	2200      	movs	r2, #0
 800192c:	811a      	strh	r2, [r3, #8]
	USART_InitStruct.USART_StopBits=USART_StopBits_1 ;
 800192e:	4b09      	ldr	r3, [pc, #36]	; (8001954 <USART_Config+0x48>)
 8001930:	2200      	movs	r2, #0
 8001932:	80da      	strh	r2, [r3, #6]
	USART_InitStruct.USART_WordLength= USART_WordLength_8b;
 8001934:	4b07      	ldr	r3, [pc, #28]	; (8001954 <USART_Config+0x48>)
 8001936:	2200      	movs	r2, #0
 8001938:	809a      	strh	r2, [r3, #4]
	USART_InitStruct.USART_HardwareFlowControl=USART_HardwareFlowControl_None;
 800193a:	4b06      	ldr	r3, [pc, #24]	; (8001954 <USART_Config+0x48>)
 800193c:	2200      	movs	r2, #0
 800193e:	819a      	strh	r2, [r3, #12]

	USART_Init(USART2,&USART_InitStruct);
 8001940:	4904      	ldr	r1, [pc, #16]	; (8001954 <USART_Config+0x48>)
 8001942:	4805      	ldr	r0, [pc, #20]	; (8001958 <USART_Config+0x4c>)
 8001944:	f7ff fd8a 	bl	800145c <USART_Init>

	USART_Cmd(USART2,ENABLE);
 8001948:	2101      	movs	r1, #1
 800194a:	4803      	ldr	r0, [pc, #12]	; (8001958 <USART_Config+0x4c>)
 800194c:	f7ff fe40 	bl	80015d0 <USART_Cmd>
}
 8001950:	bf00      	nop
 8001952:	bd80      	pop	{r7, pc}
 8001954:	2000013c 	.word	0x2000013c
 8001958:	40004400 	.word	0x40004400

0800195c <USART_Puts>:

void USART_Puts(USART_TypeDef* USARTx, volatile char*s){
 800195c:	b580      	push	{r7, lr}
 800195e:	b082      	sub	sp, #8
 8001960:	af00      	add	r7, sp, #0
 8001962:	6078      	str	r0, [r7, #4]
 8001964:	6039      	str	r1, [r7, #0]

	while(*s){
 8001966:	e013      	b.n	8001990 <USART_Puts+0x34>

		while(!(USARTx->SR & 0x00000040));
 8001968:	bf00      	nop
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	881b      	ldrh	r3, [r3, #0]
 800196e:	b29b      	uxth	r3, r3
 8001970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001974:	2b00      	cmp	r3, #0
 8001976:	d0f8      	beq.n	800196a <USART_Puts+0xe>

			USART_SendData(USARTx,*s);
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	781b      	ldrb	r3, [r3, #0]
 800197c:	b2db      	uxtb	r3, r3
 800197e:	b29b      	uxth	r3, r3
 8001980:	4619      	mov	r1, r3
 8001982:	6878      	ldr	r0, [r7, #4]
 8001984:	f7ff fe44 	bl	8001610 <USART_SendData>
			*s++;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	1c5a      	adds	r2, r3, #1
 800198c:	603a      	str	r2, [r7, #0]
 800198e:	781b      	ldrb	r3, [r3, #0]
	while(*s){
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	781b      	ldrb	r3, [r3, #0]
 8001994:	b2db      	uxtb	r3, r3
 8001996:	2b00      	cmp	r3, #0
 8001998:	d1e6      	bne.n	8001968 <USART_Puts+0xc>


	}

}
 800199a:	bf00      	nop
 800199c:	3708      	adds	r7, #8
 800199e:	46bd      	mov	sp, r7
 80019a0:	bd80      	pop	{r7, pc}
	...

080019a4 <ADC_Config>:

void ADC_Config()
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	af00      	add	r7, sp, #0
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
 80019a8:	2101      	movs	r1, #1
 80019aa:	f44f 7080 	mov.w	r0, #256	; 0x100
 80019ae:	f7ff fd09 	bl	80013c4 <RCC_APB2PeriphClockCmd>

	ADC_CommonInitStruct.ADC_Mode=ADC_Mode_Independent;
 80019b2:	4b0b      	ldr	r3, [pc, #44]	; (80019e0 <ADC_Config+0x3c>)
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
	ADC_CommonInitStruct.ADC_Prescaler=ADC_Prescaler_Div4 ;
 80019b8:	4b09      	ldr	r3, [pc, #36]	; (80019e0 <ADC_Config+0x3c>)
 80019ba:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80019be:	605a      	str	r2, [r3, #4]

	ADC_CommonInit(&ADC_CommonInitStruct);
 80019c0:	4807      	ldr	r0, [pc, #28]	; (80019e0 <ADC_Config+0x3c>)
 80019c2:	f7ff f8e7 	bl	8000b94 <ADC_CommonInit>

	ADC_InitStruct.ADC_Resolution=ADC_Resolution_12b;
 80019c6:	4b07      	ldr	r3, [pc, #28]	; (80019e4 <ADC_Config+0x40>)
 80019c8:	2200      	movs	r2, #0
 80019ca:	601a      	str	r2, [r3, #0]

	ADC_Init(ADC1, &ADC_InitStruct);
 80019cc:	4905      	ldr	r1, [pc, #20]	; (80019e4 <ADC_Config+0x40>)
 80019ce:	4806      	ldr	r0, [pc, #24]	; (80019e8 <ADC_Config+0x44>)
 80019d0:	f7ff f88a 	bl	8000ae8 <ADC_Init>

	ADC_Cmd(ADC1, ENABLE);
 80019d4:	2101      	movs	r1, #1
 80019d6:	4804      	ldr	r0, [pc, #16]	; (80019e8 <ADC_Config+0x44>)
 80019d8:	f7ff f904 	bl	8000be4 <ADC_Cmd>
}
 80019dc:	bf00      	nop
 80019de:	bd80      	pop	{r7, pc}
 80019e0:	2000012c 	.word	0x2000012c
 80019e4:	2000014c 	.word	0x2000014c
 80019e8:	40012000 	.word	0x40012000

080019ec <readADC_Voltage>:
uint16_t readADC_Voltage()
{
 80019ec:	b580      	push	{r7, lr}
 80019ee:	af00      	add	r7, sp, #0
	ADC_RegularChannelConfig(ADC1, ADC_Channel_0,1,ADC_SampleTime_56Cycles);
 80019f0:	2303      	movs	r3, #3
 80019f2:	2201      	movs	r2, #1
 80019f4:	2100      	movs	r1, #0
 80019f6:	480a      	ldr	r0, [pc, #40]	; (8001a20 <readADC_Voltage+0x34>)
 80019f8:	f7ff f910 	bl	8000c1c <ADC_RegularChannelConfig>


	ADC_SoftwareStartConv(ADC1);
 80019fc:	4808      	ldr	r0, [pc, #32]	; (8001a20 <readADC_Voltage+0x34>)
 80019fe:	f7ff f9d7 	bl	8000db0 <ADC_SoftwareStartConv>

	while(ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC)==RESET);
 8001a02:	bf00      	nop
 8001a04:	2102      	movs	r1, #2
 8001a06:	4806      	ldr	r0, [pc, #24]	; (8001a20 <readADC_Voltage+0x34>)
 8001a08:	f7ff f9ef 	bl	8000dea <ADC_GetFlagStatus>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d0f8      	beq.n	8001a04 <readADC_Voltage+0x18>

	return ADC_GetConversionValue(ADC1);
 8001a12:	4803      	ldr	r0, [pc, #12]	; (8001a20 <readADC_Voltage+0x34>)
 8001a14:	f7ff f9dc 	bl	8000dd0 <ADC_GetConversionValue>
 8001a18:	4603      	mov	r3, r0
}
 8001a1a:	4618      	mov	r0, r3
 8001a1c:	bd80      	pop	{r7, pc}
 8001a1e:	bf00      	nop
 8001a20:	40012000 	.word	0x40012000

08001a24 <readADC_Current>:

uint16_t readADC_Current()
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	af00      	add	r7, sp, #0
	ADC_RegularChannelConfig(ADC1, ADC_Channel_1,1,ADC_SampleTime_56Cycles);
 8001a28:	2303      	movs	r3, #3
 8001a2a:	2201      	movs	r2, #1
 8001a2c:	2101      	movs	r1, #1
 8001a2e:	480a      	ldr	r0, [pc, #40]	; (8001a58 <readADC_Current+0x34>)
 8001a30:	f7ff f8f4 	bl	8000c1c <ADC_RegularChannelConfig>


	ADC_SoftwareStartConv(ADC1);
 8001a34:	4808      	ldr	r0, [pc, #32]	; (8001a58 <readADC_Current+0x34>)
 8001a36:	f7ff f9bb 	bl	8000db0 <ADC_SoftwareStartConv>

	while(ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC)==RESET);
 8001a3a:	bf00      	nop
 8001a3c:	2102      	movs	r1, #2
 8001a3e:	4806      	ldr	r0, [pc, #24]	; (8001a58 <readADC_Current+0x34>)
 8001a40:	f7ff f9d3 	bl	8000dea <ADC_GetFlagStatus>
 8001a44:	4603      	mov	r3, r0
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d0f8      	beq.n	8001a3c <readADC_Current+0x18>

	return ADC_GetConversionValue(ADC1);
 8001a4a:	4803      	ldr	r0, [pc, #12]	; (8001a58 <readADC_Current+0x34>)
 8001a4c:	f7ff f9c0 	bl	8000dd0 <ADC_GetConversionValue>
 8001a50:	4603      	mov	r3, r0
}
 8001a52:	4618      	mov	r0, r3
 8001a54:	bd80      	pop	{r7, pc}
 8001a56:	bf00      	nop
 8001a58:	40012000 	.word	0x40012000

08001a5c <readADC_Termistor>:

uint16_t readADC_Termistor()
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
	ADC_RegularChannelConfig(ADC1, ADC_Channel_5,1,ADC_SampleTime_56Cycles);
 8001a60:	2303      	movs	r3, #3
 8001a62:	2201      	movs	r2, #1
 8001a64:	2105      	movs	r1, #5
 8001a66:	480a      	ldr	r0, [pc, #40]	; (8001a90 <readADC_Termistor+0x34>)
 8001a68:	f7ff f8d8 	bl	8000c1c <ADC_RegularChannelConfig>


	ADC_SoftwareStartConv(ADC1);
 8001a6c:	4808      	ldr	r0, [pc, #32]	; (8001a90 <readADC_Termistor+0x34>)
 8001a6e:	f7ff f99f 	bl	8000db0 <ADC_SoftwareStartConv>

	while(ADC_GetFlagStatus(ADC1, ADC_FLAG_EOC)==RESET);
 8001a72:	bf00      	nop
 8001a74:	2102      	movs	r1, #2
 8001a76:	4806      	ldr	r0, [pc, #24]	; (8001a90 <readADC_Termistor+0x34>)
 8001a78:	f7ff f9b7 	bl	8000dea <ADC_GetFlagStatus>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d0f8      	beq.n	8001a74 <readADC_Termistor+0x18>

	return ADC_GetConversionValue(ADC1);
 8001a82:	4803      	ldr	r0, [pc, #12]	; (8001a90 <readADC_Termistor+0x34>)
 8001a84:	f7ff f9a4 	bl	8000dd0 <ADC_GetConversionValue>
 8001a88:	4603      	mov	r3, r0
}
 8001a8a:	4618      	mov	r0, r3
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40012000 	.word	0x40012000
 8001a94:	00000000 	.word	0x00000000

08001a98 <ConversionToTemperature>:

double ConversionToTemperature(int analogValue)
{
 8001a98:	b5b0      	push	{r4, r5, r7, lr}
 8001a9a:	b088      	sub	sp, #32
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
		double lnr=0,kelvin=0,temperature=0;
 8001aa0:	f04f 0300 	mov.w	r3, #0
 8001aa4:	f04f 0400 	mov.w	r4, #0
 8001aa8:	e9c7 3406 	strd	r3, r4, [r7, #24]
 8001aac:	f04f 0300 	mov.w	r3, #0
 8001ab0:	f04f 0400 	mov.w	r4, #0
 8001ab4:	e9c7 3404 	strd	r3, r4, [r7, #16]
 8001ab8:	f04f 0300 	mov.w	r3, #0
 8001abc:	f04f 0400 	mov.w	r4, #0
 8001ac0:	e9c7 3402 	strd	r3, r4, [r7, #8]
		lnr= log(((40950000 / analogValue) - 10000));
 8001ac4:	4a3a      	ldr	r2, [pc, #232]	; (8001bb0 <ConversionToTemperature+0x118>)
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	fb92 f3f3 	sdiv	r3, r2, r3
 8001acc:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
 8001ad0:	3b10      	subs	r3, #16
 8001ad2:	4618      	mov	r0, r3
 8001ad4:	f7fe fcca 	bl	800046c <__aeabi_i2d>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	460c      	mov	r4, r1
 8001adc:	ec44 3b10 	vmov	d0, r3, r4
 8001ae0:	f000 faa2 	bl	8002028 <log>
 8001ae4:	ed87 0b06 	vstr	d0, [r7, #24]
		kelvin = 1 / (0.006810807013 + (-0.0009491784599*lnr) + (0.0000002913204729 * lnr * lnr * lnr));
 8001ae8:	a329      	add	r3, pc, #164	; (adr r3, 8001b90 <ConversionToTemperature+0xf8>)
 8001aea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001aee:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001af2:	f7fe fd21 	bl	8000538 <__aeabi_dmul>
 8001af6:	4603      	mov	r3, r0
 8001af8:	460c      	mov	r4, r1
 8001afa:	4618      	mov	r0, r3
 8001afc:	4621      	mov	r1, r4
 8001afe:	a326      	add	r3, pc, #152	; (adr r3, 8001b98 <ConversionToTemperature+0x100>)
 8001b00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b04:	f7fe fb66 	bl	80001d4 <__adddf3>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	460c      	mov	r4, r1
 8001b0c:	4625      	mov	r5, r4
 8001b0e:	461c      	mov	r4, r3
 8001b10:	a323      	add	r3, pc, #140	; (adr r3, 8001ba0 <ConversionToTemperature+0x108>)
 8001b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b16:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001b1a:	f7fe fd0d 	bl	8000538 <__aeabi_dmul>
 8001b1e:	4602      	mov	r2, r0
 8001b20:	460b      	mov	r3, r1
 8001b22:	4610      	mov	r0, r2
 8001b24:	4619      	mov	r1, r3
 8001b26:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b2a:	f7fe fd05 	bl	8000538 <__aeabi_dmul>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	460b      	mov	r3, r1
 8001b32:	4610      	mov	r0, r2
 8001b34:	4619      	mov	r1, r3
 8001b36:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001b3a:	f7fe fcfd 	bl	8000538 <__aeabi_dmul>
 8001b3e:	4602      	mov	r2, r0
 8001b40:	460b      	mov	r3, r1
 8001b42:	4620      	mov	r0, r4
 8001b44:	4629      	mov	r1, r5
 8001b46:	f7fe fb45 	bl	80001d4 <__adddf3>
 8001b4a:	4603      	mov	r3, r0
 8001b4c:	460c      	mov	r4, r1
 8001b4e:	461a      	mov	r2, r3
 8001b50:	4623      	mov	r3, r4
 8001b52:	f04f 0000 	mov.w	r0, #0
 8001b56:	4917      	ldr	r1, [pc, #92]	; (8001bb4 <ConversionToTemperature+0x11c>)
 8001b58:	f7fe fe18 	bl	800078c <__aeabi_ddiv>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	460c      	mov	r4, r1
 8001b60:	e9c7 3404 	strd	r3, r4, [r7, #16]
		temperature = kelvin - 273.15;
 8001b64:	a310      	add	r3, pc, #64	; (adr r3, 8001ba8 <ConversionToTemperature+0x110>)
 8001b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001b6a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001b6e:	f7fe fb2f 	bl	80001d0 <__aeabi_dsub>
 8001b72:	4603      	mov	r3, r0
 8001b74:	460c      	mov	r4, r1
 8001b76:	e9c7 3402 	strd	r3, r4, [r7, #8]
		return temperature;
 8001b7a:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001b7e:	ec44 3b17 	vmov	d7, r3, r4
}
 8001b82:	eeb0 0a47 	vmov.f32	s0, s14
 8001b86:	eef0 0a67 	vmov.f32	s1, s15
 8001b8a:	3720      	adds	r7, #32
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bdb0      	pop	{r4, r5, r7, pc}
 8001b90:	38bf4dee 	.word	0x38bf4dee
 8001b94:	bf4f1a49 	.word	0xbf4f1a49
 8001b98:	16154f29 	.word	0x16154f29
 8001b9c:	3f7be5a6 	.word	0x3f7be5a6
 8001ba0:	fd4ca95b 	.word	0xfd4ca95b
 8001ba4:	3e938cd8 	.word	0x3e938cd8
 8001ba8:	66666666 	.word	0x66666666
 8001bac:	40711266 	.word	0x40711266
 8001bb0:	0270d8f0 	.word	0x0270d8f0
 8001bb4:	3ff00000 	.word	0x3ff00000

08001bb8 <EVAL_AUDIO_TransferComplete_CallBack>:


void EVAL_AUDIO_TransferComplete_CallBack(uint32_t pBuffer, uint32_t Size){
 8001bb8:	b480      	push	{r7}
 8001bba:	b083      	sub	sp, #12
 8001bbc:	af00      	add	r7, sp, #0
 8001bbe:	6078      	str	r0, [r7, #4]
 8001bc0:	6039      	str	r1, [r7, #0]
  /* TODO, implement your code here */
  return;
 8001bc2:	bf00      	nop
}
 8001bc4:	370c      	adds	r7, #12
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bcc:	4770      	bx	lr

08001bce <EVAL_AUDIO_GetSampleCallBack>:

uint16_t EVAL_AUDIO_GetSampleCallBack(void){
 8001bce:	b480      	push	{r7}
 8001bd0:	af00      	add	r7, sp, #0
  /* TODO, implement your code here */
  return -1;
 8001bd2:	f64f 73ff 	movw	r3, #65535	; 0xffff
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr

08001be0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001be0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001c18 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001be4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001be6:	e003      	b.n	8001bf0 <LoopCopyDataInit>

08001be8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001be8:	4b0c      	ldr	r3, [pc, #48]	; (8001c1c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001bea:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001bec:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001bee:	3104      	adds	r1, #4

08001bf0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001bf0:	480b      	ldr	r0, [pc, #44]	; (8001c20 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001bf2:	4b0c      	ldr	r3, [pc, #48]	; (8001c24 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001bf4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001bf6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001bf8:	d3f6      	bcc.n	8001be8 <CopyDataInit>
  ldr  r2, =_sbss
 8001bfa:	4a0b      	ldr	r2, [pc, #44]	; (8001c28 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001bfc:	e002      	b.n	8001c04 <LoopFillZerobss>

08001bfe <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001bfe:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001c00:	f842 3b04 	str.w	r3, [r2], #4

08001c04 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001c04:	4b09      	ldr	r3, [pc, #36]	; (8001c2c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001c06:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001c08:	d3f9      	bcc.n	8001bfe <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001c0a:	f000 f841 	bl	8001c90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001c0e:	f000 f9e7 	bl	8001fe0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001c12:	f7ff fdbd 	bl	8001790 <main>
  bx  lr    
 8001c16:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8001c18:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001c1c:	08002550 	.word	0x08002550
  ldr  r0, =_sdata
 8001c20:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001c24:	20000088 	.word	0x20000088
  ldr  r2, =_sbss
 8001c28:	20000088 	.word	0x20000088
  ldr  r3, = _ebss
 8001c2c:	200001d8 	.word	0x200001d8

08001c30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001c30:	e7fe      	b.n	8001c30 <ADC_IRQHandler>

08001c32 <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8001c32:	b480      	push	{r7}
 8001c34:	af00      	add	r7, sp, #0
}
 8001c36:	bf00      	nop
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c3e:	4770      	bx	lr

08001c40 <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8001c40:	b480      	push	{r7}
 8001c42:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8001c44:	e7fe      	b.n	8001c44 <HardFault_Handler+0x4>

08001c46 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8001c46:	b480      	push	{r7}
 8001c48:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8001c4a:	e7fe      	b.n	8001c4a <MemManage_Handler+0x4>

08001c4c <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8001c50:	e7fe      	b.n	8001c50 <BusFault_Handler+0x4>

08001c52 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8001c52:	b480      	push	{r7}
 8001c54:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8001c56:	e7fe      	b.n	8001c56 <UsageFault_Handler+0x4>

08001c58 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
}
 8001c5c:	bf00      	nop
 8001c5e:	46bd      	mov	sp, r7
 8001c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c64:	4770      	bx	lr

08001c66 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8001c66:	b480      	push	{r7}
 8001c68:	af00      	add	r7, sp, #0
}
 8001c6a:	bf00      	nop
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr

08001c74 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
}
 8001c78:	bf00      	nop
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 8001c82:	b480      	push	{r7}
 8001c84:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8001c86:	bf00      	nop
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8e:	4770      	bx	lr

08001c90 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
	SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001c94:	4a16      	ldr	r2, [pc, #88]	; (8001cf0 <SystemInit+0x60>)
 8001c96:	4b16      	ldr	r3, [pc, #88]	; (8001cf0 <SystemInit+0x60>)
 8001c98:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001c9c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001ca0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001ca4:	4a13      	ldr	r2, [pc, #76]	; (8001cf4 <SystemInit+0x64>)
 8001ca6:	4b13      	ldr	r3, [pc, #76]	; (8001cf4 <SystemInit+0x64>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	f043 0301 	orr.w	r3, r3, #1
 8001cae:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001cb0:	4b10      	ldr	r3, [pc, #64]	; (8001cf4 <SystemInit+0x64>)
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001cb6:	4a0f      	ldr	r2, [pc, #60]	; (8001cf4 <SystemInit+0x64>)
 8001cb8:	4b0e      	ldr	r3, [pc, #56]	; (8001cf4 <SystemInit+0x64>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8001cc0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001cc4:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001cc6:	4b0b      	ldr	r3, [pc, #44]	; (8001cf4 <SystemInit+0x64>)
 8001cc8:	4a0b      	ldr	r2, [pc, #44]	; (8001cf8 <SystemInit+0x68>)
 8001cca:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001ccc:	4a09      	ldr	r2, [pc, #36]	; (8001cf4 <SystemInit+0x64>)
 8001cce:	4b09      	ldr	r3, [pc, #36]	; (8001cf4 <SystemInit+0x64>)
 8001cd0:	681b      	ldr	r3, [r3, #0]
 8001cd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001cd6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001cd8:	4b06      	ldr	r3, [pc, #24]	; (8001cf4 <SystemInit+0x64>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8001cde:	f000 f80d 	bl	8001cfc <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001ce2:	4b03      	ldr	r3, [pc, #12]	; (8001cf0 <SystemInit+0x60>)
 8001ce4:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001ce8:	609a      	str	r2, [r3, #8]
#endif
}
 8001cea:	bf00      	nop
 8001cec:	bd80      	pop	{r7, pc}
 8001cee:	bf00      	nop
 8001cf0:	e000ed00 	.word	0xe000ed00
 8001cf4:	40023800 	.word	0x40023800
 8001cf8:	24003010 	.word	0x24003010

08001cfc <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8001d02:	2300      	movs	r3, #0
 8001d04:	607b      	str	r3, [r7, #4]
 8001d06:	2300      	movs	r3, #0
 8001d08:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8001d0a:	4a36      	ldr	r2, [pc, #216]	; (8001de4 <SetSysClock+0xe8>)
 8001d0c:	4b35      	ldr	r3, [pc, #212]	; (8001de4 <SetSysClock+0xe8>)
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d14:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8001d16:	4b33      	ldr	r3, [pc, #204]	; (8001de4 <SetSysClock+0xe8>)
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d1e:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	3301      	adds	r3, #1
 8001d24:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d103      	bne.n	8001d34 <SetSysClock+0x38>
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001d32:	d1f0      	bne.n	8001d16 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8001d34:	4b2b      	ldr	r3, [pc, #172]	; (8001de4 <SetSysClock+0xe8>)
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d3c:	2b00      	cmp	r3, #0
 8001d3e:	d002      	beq.n	8001d46 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8001d40:	2301      	movs	r3, #1
 8001d42:	603b      	str	r3, [r7, #0]
 8001d44:	e001      	b.n	8001d4a <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8001d46:	2300      	movs	r3, #0
 8001d48:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8001d4a:	683b      	ldr	r3, [r7, #0]
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	d142      	bne.n	8001dd6 <SetSysClock+0xda>
  {
    /* Enable high performance mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8001d50:	4a24      	ldr	r2, [pc, #144]	; (8001de4 <SetSysClock+0xe8>)
 8001d52:	4b24      	ldr	r3, [pc, #144]	; (8001de4 <SetSysClock+0xe8>)
 8001d54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d56:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001d5a:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_PMODE;  
 8001d5c:	4a22      	ldr	r2, [pc, #136]	; (8001de8 <SetSysClock+0xec>)
 8001d5e:	4b22      	ldr	r3, [pc, #136]	; (8001de8 <SetSysClock+0xec>)
 8001d60:	681b      	ldr	r3, [r3, #0]
 8001d62:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001d66:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8001d68:	4a1e      	ldr	r2, [pc, #120]	; (8001de4 <SetSysClock+0xe8>)
 8001d6a:	4b1e      	ldr	r3, [pc, #120]	; (8001de4 <SetSysClock+0xe8>)
 8001d6c:	689b      	ldr	r3, [r3, #8]
 8001d6e:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8001d70:	4a1c      	ldr	r2, [pc, #112]	; (8001de4 <SetSysClock+0xe8>)
 8001d72:	4b1c      	ldr	r3, [pc, #112]	; (8001de4 <SetSysClock+0xe8>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001d7a:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8001d7c:	4a19      	ldr	r2, [pc, #100]	; (8001de4 <SetSysClock+0xe8>)
 8001d7e:	4b19      	ldr	r3, [pc, #100]	; (8001de4 <SetSysClock+0xe8>)
 8001d80:	689b      	ldr	r3, [r3, #8]
 8001d82:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8001d86:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8001d88:	4b16      	ldr	r3, [pc, #88]	; (8001de4 <SetSysClock+0xe8>)
 8001d8a:	4a18      	ldr	r2, [pc, #96]	; (8001dec <SetSysClock+0xf0>)
 8001d8c:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8001d8e:	4a15      	ldr	r2, [pc, #84]	; (8001de4 <SetSysClock+0xe8>)
 8001d90:	4b14      	ldr	r3, [pc, #80]	; (8001de4 <SetSysClock+0xe8>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001d98:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8001d9a:	bf00      	nop
 8001d9c:	4b11      	ldr	r3, [pc, #68]	; (8001de4 <SetSysClock+0xe8>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d0f9      	beq.n	8001d9c <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8001da8:	4b11      	ldr	r3, [pc, #68]	; (8001df0 <SetSysClock+0xf4>)
 8001daa:	f240 6205 	movw	r2, #1541	; 0x605
 8001dae:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8001db0:	4a0c      	ldr	r2, [pc, #48]	; (8001de4 <SetSysClock+0xe8>)
 8001db2:	4b0c      	ldr	r3, [pc, #48]	; (8001de4 <SetSysClock+0xe8>)
 8001db4:	689b      	ldr	r3, [r3, #8]
 8001db6:	f023 0303 	bic.w	r3, r3, #3
 8001dba:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8001dbc:	4a09      	ldr	r2, [pc, #36]	; (8001de4 <SetSysClock+0xe8>)
 8001dbe:	4b09      	ldr	r3, [pc, #36]	; (8001de4 <SetSysClock+0xe8>)
 8001dc0:	689b      	ldr	r3, [r3, #8]
 8001dc2:	f043 0302 	orr.w	r3, r3, #2
 8001dc6:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8001dc8:	bf00      	nop
 8001dca:	4b06      	ldr	r3, [pc, #24]	; (8001de4 <SetSysClock+0xe8>)
 8001dcc:	689b      	ldr	r3, [r3, #8]
 8001dce:	f003 030c 	and.w	r3, r3, #12
 8001dd2:	2b08      	cmp	r3, #8
 8001dd4:	d1f9      	bne.n	8001dca <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 8001dd6:	bf00      	nop
 8001dd8:	370c      	adds	r7, #12
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de0:	4770      	bx	lr
 8001de2:	bf00      	nop
 8001de4:	40023800 	.word	0x40023800
 8001de8:	40007000 	.word	0x40007000
 8001dec:	07405408 	.word	0x07405408
 8001df0:	40023c00 	.word	0x40023c00

08001df4 <ts_itoa>:
**  Abstract: Convert integer to ascii
**  Returns:  void
**---------------------------------------------------------------------------
*/
void ts_itoa(char **buf, unsigned int d, int base)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b087      	sub	sp, #28
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
	int div = 1;
 8001e00:	2301      	movs	r3, #1
 8001e02:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001e04:	e004      	b.n	8001e10 <ts_itoa+0x1c>
		div *= base;
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	687a      	ldr	r2, [r7, #4]
 8001e0a:	fb02 f303 	mul.w	r3, r2, r3
 8001e0e:	617b      	str	r3, [r7, #20]
	while (d/div >= base)
 8001e10:	697b      	ldr	r3, [r7, #20]
 8001e12:	68ba      	ldr	r2, [r7, #8]
 8001e14:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	429a      	cmp	r2, r3
 8001e1c:	d2f3      	bcs.n	8001e06 <ts_itoa+0x12>

	while (div != 0)
 8001e1e:	e029      	b.n	8001e74 <ts_itoa+0x80>
	{
		int num = d/div;
 8001e20:	697b      	ldr	r3, [r7, #20]
 8001e22:	68ba      	ldr	r2, [r7, #8]
 8001e24:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e28:	613b      	str	r3, [r7, #16]
		d = d%div;
 8001e2a:	697a      	ldr	r2, [r7, #20]
 8001e2c:	68bb      	ldr	r3, [r7, #8]
 8001e2e:	fbb3 f1f2 	udiv	r1, r3, r2
 8001e32:	fb02 f201 	mul.w	r2, r2, r1
 8001e36:	1a9b      	subs	r3, r3, r2
 8001e38:	60bb      	str	r3, [r7, #8]
		div /= base;
 8001e3a:	697a      	ldr	r2, [r7, #20]
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	fb92 f3f3 	sdiv	r3, r2, r3
 8001e42:	617b      	str	r3, [r7, #20]
		if (num > 9)
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	2b09      	cmp	r3, #9
 8001e48:	dd0a      	ble.n	8001e60 <ts_itoa+0x6c>
			*((*buf)++) = (num-10) + 'A';
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	1c59      	adds	r1, r3, #1
 8001e50:	68fa      	ldr	r2, [r7, #12]
 8001e52:	6011      	str	r1, [r2, #0]
 8001e54:	693a      	ldr	r2, [r7, #16]
 8001e56:	b2d2      	uxtb	r2, r2
 8001e58:	3237      	adds	r2, #55	; 0x37
 8001e5a:	b2d2      	uxtb	r2, r2
 8001e5c:	701a      	strb	r2, [r3, #0]
 8001e5e:	e009      	b.n	8001e74 <ts_itoa+0x80>
		else
			*((*buf)++) = num + '0';
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	1c59      	adds	r1, r3, #1
 8001e66:	68fa      	ldr	r2, [r7, #12]
 8001e68:	6011      	str	r1, [r2, #0]
 8001e6a:	693a      	ldr	r2, [r7, #16]
 8001e6c:	b2d2      	uxtb	r2, r2
 8001e6e:	3230      	adds	r2, #48	; 0x30
 8001e70:	b2d2      	uxtb	r2, r2
 8001e72:	701a      	strb	r2, [r3, #0]
	while (div != 0)
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d1d2      	bne.n	8001e20 <ts_itoa+0x2c>
	}
}
 8001e7a:	bf00      	nop
 8001e7c:	371c      	adds	r7, #28
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e84:	4770      	bx	lr

08001e86 <ts_formatstring>:
**  Abstract: Writes arguments va to buffer buf according to format fmt
**  Returns:  Length of string
**---------------------------------------------------------------------------
*/
int ts_formatstring(char *buf, const char *fmt, va_list va)
{
 8001e86:	b580      	push	{r7, lr}
 8001e88:	b088      	sub	sp, #32
 8001e8a:	af00      	add	r7, sp, #0
 8001e8c:	60f8      	str	r0, [r7, #12]
 8001e8e:	60b9      	str	r1, [r7, #8]
 8001e90:	607a      	str	r2, [r7, #4]
	char *start_buf = buf;
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	617b      	str	r3, [r7, #20]
	while(*fmt)
 8001e96:	e07d      	b.n	8001f94 <ts_formatstring+0x10e>
	{
		/* Character needs formating? */
		if (*fmt == '%')
 8001e98:	68bb      	ldr	r3, [r7, #8]
 8001e9a:	781b      	ldrb	r3, [r3, #0]
 8001e9c:	2b25      	cmp	r3, #37	; 0x25
 8001e9e:	d171      	bne.n	8001f84 <ts_formatstring+0xfe>
		{
			switch (*(++fmt))
 8001ea0:	68bb      	ldr	r3, [r7, #8]
 8001ea2:	3301      	adds	r3, #1
 8001ea4:	60bb      	str	r3, [r7, #8]
 8001ea6:	68bb      	ldr	r3, [r7, #8]
 8001ea8:	781b      	ldrb	r3, [r3, #0]
 8001eaa:	2b64      	cmp	r3, #100	; 0x64
 8001eac:	d01e      	beq.n	8001eec <ts_formatstring+0x66>
 8001eae:	2b64      	cmp	r3, #100	; 0x64
 8001eb0:	dc06      	bgt.n	8001ec0 <ts_formatstring+0x3a>
 8001eb2:	2b58      	cmp	r3, #88	; 0x58
 8001eb4:	d050      	beq.n	8001f58 <ts_formatstring+0xd2>
 8001eb6:	2b63      	cmp	r3, #99	; 0x63
 8001eb8:	d00e      	beq.n	8001ed8 <ts_formatstring+0x52>
 8001eba:	2b25      	cmp	r3, #37	; 0x25
 8001ebc:	d058      	beq.n	8001f70 <ts_formatstring+0xea>
 8001ebe:	e05d      	b.n	8001f7c <ts_formatstring+0xf6>
 8001ec0:	2b73      	cmp	r3, #115	; 0x73
 8001ec2:	d02b      	beq.n	8001f1c <ts_formatstring+0x96>
 8001ec4:	2b73      	cmp	r3, #115	; 0x73
 8001ec6:	dc02      	bgt.n	8001ece <ts_formatstring+0x48>
 8001ec8:	2b69      	cmp	r3, #105	; 0x69
 8001eca:	d00f      	beq.n	8001eec <ts_formatstring+0x66>
 8001ecc:	e056      	b.n	8001f7c <ts_formatstring+0xf6>
 8001ece:	2b75      	cmp	r3, #117	; 0x75
 8001ed0:	d037      	beq.n	8001f42 <ts_formatstring+0xbc>
 8001ed2:	2b78      	cmp	r3, #120	; 0x78
 8001ed4:	d040      	beq.n	8001f58 <ts_formatstring+0xd2>
 8001ed6:	e051      	b.n	8001f7c <ts_formatstring+0xf6>
			{
			  case 'c':
				*buf++ = va_arg(va, int);
 8001ed8:	68fb      	ldr	r3, [r7, #12]
 8001eda:	1c5a      	adds	r2, r3, #1
 8001edc:	60fa      	str	r2, [r7, #12]
 8001ede:	687a      	ldr	r2, [r7, #4]
 8001ee0:	1d11      	adds	r1, r2, #4
 8001ee2:	6079      	str	r1, [r7, #4]
 8001ee4:	6812      	ldr	r2, [r2, #0]
 8001ee6:	b2d2      	uxtb	r2, r2
 8001ee8:	701a      	strb	r2, [r3, #0]
				break;
 8001eea:	e047      	b.n	8001f7c <ts_formatstring+0xf6>
			  case 'd':
			  case 'i':
				{
					signed int val = va_arg(va, signed int);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	1d1a      	adds	r2, r3, #4
 8001ef0:	607a      	str	r2, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	61fb      	str	r3, [r7, #28]
					if (val < 0)
 8001ef6:	69fb      	ldr	r3, [r7, #28]
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	da07      	bge.n	8001f0c <ts_formatstring+0x86>
					{
						val *= -1;
 8001efc:	69fb      	ldr	r3, [r7, #28]
 8001efe:	425b      	negs	r3, r3
 8001f00:	61fb      	str	r3, [r7, #28]
						*buf++ = '-';
 8001f02:	68fb      	ldr	r3, [r7, #12]
 8001f04:	1c5a      	adds	r2, r3, #1
 8001f06:	60fa      	str	r2, [r7, #12]
 8001f08:	222d      	movs	r2, #45	; 0x2d
 8001f0a:	701a      	strb	r2, [r3, #0]
					}
					ts_itoa(&buf, val, 10);
 8001f0c:	69f9      	ldr	r1, [r7, #28]
 8001f0e:	f107 030c 	add.w	r3, r7, #12
 8001f12:	220a      	movs	r2, #10
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7ff ff6d 	bl	8001df4 <ts_itoa>
				}
				break;
 8001f1a:	e02f      	b.n	8001f7c <ts_formatstring+0xf6>
			  case 's':
				{
					char * arg = va_arg(va, char *);
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	1d1a      	adds	r2, r3, #4
 8001f20:	607a      	str	r2, [r7, #4]
 8001f22:	681b      	ldr	r3, [r3, #0]
 8001f24:	61bb      	str	r3, [r7, #24]
					while (*arg)
 8001f26:	e007      	b.n	8001f38 <ts_formatstring+0xb2>
					{
						*buf++ = *arg++;
 8001f28:	68fb      	ldr	r3, [r7, #12]
 8001f2a:	1c5a      	adds	r2, r3, #1
 8001f2c:	60fa      	str	r2, [r7, #12]
 8001f2e:	69ba      	ldr	r2, [r7, #24]
 8001f30:	1c51      	adds	r1, r2, #1
 8001f32:	61b9      	str	r1, [r7, #24]
 8001f34:	7812      	ldrb	r2, [r2, #0]
 8001f36:	701a      	strb	r2, [r3, #0]
					while (*arg)
 8001f38:	69bb      	ldr	r3, [r7, #24]
 8001f3a:	781b      	ldrb	r3, [r3, #0]
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d1f3      	bne.n	8001f28 <ts_formatstring+0xa2>
					}
				}
				break;
 8001f40:	e01c      	b.n	8001f7c <ts_formatstring+0xf6>
			  case 'u':
					ts_itoa(&buf, va_arg(va, unsigned int), 10);
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	1d1a      	adds	r2, r3, #4
 8001f46:	607a      	str	r2, [r7, #4]
 8001f48:	6819      	ldr	r1, [r3, #0]
 8001f4a:	f107 030c 	add.w	r3, r7, #12
 8001f4e:	220a      	movs	r2, #10
 8001f50:	4618      	mov	r0, r3
 8001f52:	f7ff ff4f 	bl	8001df4 <ts_itoa>
				break;
 8001f56:	e011      	b.n	8001f7c <ts_formatstring+0xf6>
			  case 'x':
			  case 'X':
					ts_itoa(&buf, va_arg(va, int), 16);
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	1d1a      	adds	r2, r3, #4
 8001f5c:	607a      	str	r2, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4619      	mov	r1, r3
 8001f62:	f107 030c 	add.w	r3, r7, #12
 8001f66:	2210      	movs	r2, #16
 8001f68:	4618      	mov	r0, r3
 8001f6a:	f7ff ff43 	bl	8001df4 <ts_itoa>
				break;
 8001f6e:	e005      	b.n	8001f7c <ts_formatstring+0xf6>
			  case '%':
				  *buf++ = '%';
 8001f70:	68fb      	ldr	r3, [r7, #12]
 8001f72:	1c5a      	adds	r2, r3, #1
 8001f74:	60fa      	str	r2, [r7, #12]
 8001f76:	2225      	movs	r2, #37	; 0x25
 8001f78:	701a      	strb	r2, [r3, #0]
				  break;
 8001f7a:	bf00      	nop
			}
			fmt++;
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	3301      	adds	r3, #1
 8001f80:	60bb      	str	r3, [r7, #8]
 8001f82:	e007      	b.n	8001f94 <ts_formatstring+0x10e>
		}
		/* Else just copy */
		else
		{
			*buf++ = *fmt++;
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	1c5a      	adds	r2, r3, #1
 8001f88:	60fa      	str	r2, [r7, #12]
 8001f8a:	68ba      	ldr	r2, [r7, #8]
 8001f8c:	1c51      	adds	r1, r2, #1
 8001f8e:	60b9      	str	r1, [r7, #8]
 8001f90:	7812      	ldrb	r2, [r2, #0]
 8001f92:	701a      	strb	r2, [r3, #0]
	while(*fmt)
 8001f94:	68bb      	ldr	r3, [r7, #8]
 8001f96:	781b      	ldrb	r3, [r3, #0]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	f47f af7d 	bne.w	8001e98 <ts_formatstring+0x12>
		}
	}
	*buf = 0;
 8001f9e:	68fb      	ldr	r3, [r7, #12]
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	701a      	strb	r2, [r3, #0]

	return (int)(buf - start_buf);
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	461a      	mov	r2, r3
 8001fa8:	697b      	ldr	r3, [r7, #20]
 8001faa:	1ad3      	subs	r3, r2, r3
}
 8001fac:	4618      	mov	r0, r3
 8001fae:	3720      	adds	r7, #32
 8001fb0:	46bd      	mov	sp, r7
 8001fb2:	bd80      	pop	{r7, pc}

08001fb4 <siprintf>:
**            given character string according to the format parameter.
**  Returns:  Number of bytes written
**===========================================================================
*/
int siprintf(char *buf, const char *fmt, ...)
{
 8001fb4:	b40e      	push	{r1, r2, r3}
 8001fb6:	b580      	push	{r7, lr}
 8001fb8:	b085      	sub	sp, #20
 8001fba:	af00      	add	r7, sp, #0
 8001fbc:	6078      	str	r0, [r7, #4]
	int length;
	va_list va;
	va_start(va, fmt);
 8001fbe:	f107 0320 	add.w	r3, r7, #32
 8001fc2:	60bb      	str	r3, [r7, #8]
	length = ts_formatstring(buf, fmt, va);
 8001fc4:	68ba      	ldr	r2, [r7, #8]
 8001fc6:	69f9      	ldr	r1, [r7, #28]
 8001fc8:	6878      	ldr	r0, [r7, #4]
 8001fca:	f7ff ff5c 	bl	8001e86 <ts_formatstring>
 8001fce:	60f8      	str	r0, [r7, #12]
	va_end(va);
	return length;
 8001fd0:	68fb      	ldr	r3, [r7, #12]
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3714      	adds	r7, #20
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001fdc:	b003      	add	sp, #12
 8001fde:	4770      	bx	lr

08001fe0 <__libc_init_array>:
 8001fe0:	b570      	push	{r4, r5, r6, lr}
 8001fe2:	4e0d      	ldr	r6, [pc, #52]	; (8002018 <__libc_init_array+0x38>)
 8001fe4:	4c0d      	ldr	r4, [pc, #52]	; (800201c <__libc_init_array+0x3c>)
 8001fe6:	1ba4      	subs	r4, r4, r6
 8001fe8:	10a4      	asrs	r4, r4, #2
 8001fea:	2500      	movs	r5, #0
 8001fec:	42a5      	cmp	r5, r4
 8001fee:	d109      	bne.n	8002004 <__libc_init_array+0x24>
 8001ff0:	4e0b      	ldr	r6, [pc, #44]	; (8002020 <__libc_init_array+0x40>)
 8001ff2:	4c0c      	ldr	r4, [pc, #48]	; (8002024 <__libc_init_array+0x44>)
 8001ff4:	f000 fa82 	bl	80024fc <_init>
 8001ff8:	1ba4      	subs	r4, r4, r6
 8001ffa:	10a4      	asrs	r4, r4, #2
 8001ffc:	2500      	movs	r5, #0
 8001ffe:	42a5      	cmp	r5, r4
 8002000:	d105      	bne.n	800200e <__libc_init_array+0x2e>
 8002002:	bd70      	pop	{r4, r5, r6, pc}
 8002004:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002008:	4798      	blx	r3
 800200a:	3501      	adds	r5, #1
 800200c:	e7ee      	b.n	8001fec <__libc_init_array+0xc>
 800200e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002012:	4798      	blx	r3
 8002014:	3501      	adds	r5, #1
 8002016:	e7f2      	b.n	8001ffe <__libc_init_array+0x1e>
 8002018:	08002548 	.word	0x08002548
 800201c:	08002548 	.word	0x08002548
 8002020:	08002548 	.word	0x08002548
 8002024:	0800254c 	.word	0x0800254c

08002028 <log>:
 8002028:	b570      	push	{r4, r5, r6, lr}
 800202a:	ed2d 8b02 	vpush	{d8}
 800202e:	b08a      	sub	sp, #40	; 0x28
 8002030:	ec55 4b10 	vmov	r4, r5, d0
 8002034:	f000 f878 	bl	8002128 <__ieee754_log>
 8002038:	4b36      	ldr	r3, [pc, #216]	; (8002114 <log+0xec>)
 800203a:	eeb0 8a40 	vmov.f32	s16, s0
 800203e:	eef0 8a60 	vmov.f32	s17, s1
 8002042:	f993 6000 	ldrsb.w	r6, [r3]
 8002046:	1c73      	adds	r3, r6, #1
 8002048:	d05b      	beq.n	8002102 <log+0xda>
 800204a:	4622      	mov	r2, r4
 800204c:	462b      	mov	r3, r5
 800204e:	4620      	mov	r0, r4
 8002050:	4629      	mov	r1, r5
 8002052:	f7fe fd0b 	bl	8000a6c <__aeabi_dcmpun>
 8002056:	2800      	cmp	r0, #0
 8002058:	d153      	bne.n	8002102 <log+0xda>
 800205a:	2200      	movs	r2, #0
 800205c:	2300      	movs	r3, #0
 800205e:	4620      	mov	r0, r4
 8002060:	4629      	mov	r1, r5
 8002062:	f7fe fcf9 	bl	8000a58 <__aeabi_dcmpgt>
 8002066:	2800      	cmp	r0, #0
 8002068:	d14b      	bne.n	8002102 <log+0xda>
 800206a:	4b2b      	ldr	r3, [pc, #172]	; (8002118 <log+0xf0>)
 800206c:	9301      	str	r3, [sp, #4]
 800206e:	9008      	str	r0, [sp, #32]
 8002070:	e9cd 4502 	strd	r4, r5, [sp, #8]
 8002074:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8002078:	b9a6      	cbnz	r6, 80020a4 <log+0x7c>
 800207a:	4b28      	ldr	r3, [pc, #160]	; (800211c <log+0xf4>)
 800207c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 8002080:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002084:	4620      	mov	r0, r4
 8002086:	2200      	movs	r2, #0
 8002088:	2300      	movs	r3, #0
 800208a:	4629      	mov	r1, r5
 800208c:	f7fe fcbc 	bl	8000a08 <__aeabi_dcmpeq>
 8002090:	bb40      	cbnz	r0, 80020e4 <log+0xbc>
 8002092:	2301      	movs	r3, #1
 8002094:	2e02      	cmp	r6, #2
 8002096:	9300      	str	r3, [sp, #0]
 8002098:	d119      	bne.n	80020ce <log+0xa6>
 800209a:	f000 fa29 	bl	80024f0 <__errno>
 800209e:	2321      	movs	r3, #33	; 0x21
 80020a0:	6003      	str	r3, [r0, #0]
 80020a2:	e019      	b.n	80020d8 <log+0xb0>
 80020a4:	4b1e      	ldr	r3, [pc, #120]	; (8002120 <log+0xf8>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80020ac:	4620      	mov	r0, r4
 80020ae:	2200      	movs	r2, #0
 80020b0:	2300      	movs	r3, #0
 80020b2:	4629      	mov	r1, r5
 80020b4:	f7fe fca8 	bl	8000a08 <__aeabi_dcmpeq>
 80020b8:	2800      	cmp	r0, #0
 80020ba:	d0ea      	beq.n	8002092 <log+0x6a>
 80020bc:	2302      	movs	r3, #2
 80020be:	429e      	cmp	r6, r3
 80020c0:	9300      	str	r3, [sp, #0]
 80020c2:	d111      	bne.n	80020e8 <log+0xc0>
 80020c4:	f000 fa14 	bl	80024f0 <__errno>
 80020c8:	2322      	movs	r3, #34	; 0x22
 80020ca:	6003      	str	r3, [r0, #0]
 80020cc:	e011      	b.n	80020f2 <log+0xca>
 80020ce:	4668      	mov	r0, sp
 80020d0:	f000 fa02 	bl	80024d8 <matherr>
 80020d4:	2800      	cmp	r0, #0
 80020d6:	d0e0      	beq.n	800209a <log+0x72>
 80020d8:	4812      	ldr	r0, [pc, #72]	; (8002124 <log+0xfc>)
 80020da:	f000 fa01 	bl	80024e0 <nan>
 80020de:	ed8d 0b06 	vstr	d0, [sp, #24]
 80020e2:	e006      	b.n	80020f2 <log+0xca>
 80020e4:	2302      	movs	r3, #2
 80020e6:	9300      	str	r3, [sp, #0]
 80020e8:	4668      	mov	r0, sp
 80020ea:	f000 f9f5 	bl	80024d8 <matherr>
 80020ee:	2800      	cmp	r0, #0
 80020f0:	d0e8      	beq.n	80020c4 <log+0x9c>
 80020f2:	9b08      	ldr	r3, [sp, #32]
 80020f4:	b11b      	cbz	r3, 80020fe <log+0xd6>
 80020f6:	f000 f9fb 	bl	80024f0 <__errno>
 80020fa:	9b08      	ldr	r3, [sp, #32]
 80020fc:	6003      	str	r3, [r0, #0]
 80020fe:	ed9d 8b06 	vldr	d8, [sp, #24]
 8002102:	eeb0 0a48 	vmov.f32	s0, s16
 8002106:	eef0 0a68 	vmov.f32	s1, s17
 800210a:	b00a      	add	sp, #40	; 0x28
 800210c:	ecbd 8b02 	vpop	{d8}
 8002110:	bd70      	pop	{r4, r5, r6, pc}
 8002112:	bf00      	nop
 8002114:	20000020 	.word	0x20000020
 8002118:	08002542 	.word	0x08002542
 800211c:	c7efffff 	.word	0xc7efffff
 8002120:	fff00000 	.word	0xfff00000
 8002124:	08002545 	.word	0x08002545

08002128 <__ieee754_log>:
 8002128:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800212c:	ec51 0b10 	vmov	r0, r1, d0
 8002130:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8002134:	b087      	sub	sp, #28
 8002136:	ee10 3a10 	vmov	r3, s0
 800213a:	460d      	mov	r5, r1
 800213c:	da27      	bge.n	800218e <__ieee754_log+0x66>
 800213e:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8002142:	4313      	orrs	r3, r2
 8002144:	d10a      	bne.n	800215c <__ieee754_log+0x34>
 8002146:	49cc      	ldr	r1, [pc, #816]	; (8002478 <__ieee754_log+0x350>)
 8002148:	2200      	movs	r2, #0
 800214a:	2300      	movs	r3, #0
 800214c:	2000      	movs	r0, #0
 800214e:	f7fe fb1d 	bl	800078c <__aeabi_ddiv>
 8002152:	ec41 0b10 	vmov	d0, r0, r1
 8002156:	b007      	add	sp, #28
 8002158:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800215c:	2900      	cmp	r1, #0
 800215e:	da07      	bge.n	8002170 <__ieee754_log+0x48>
 8002160:	ee10 2a10 	vmov	r2, s0
 8002164:	460b      	mov	r3, r1
 8002166:	f7fe f833 	bl	80001d0 <__aeabi_dsub>
 800216a:	2200      	movs	r2, #0
 800216c:	2300      	movs	r3, #0
 800216e:	e7ee      	b.n	800214e <__ieee754_log+0x26>
 8002170:	4bc2      	ldr	r3, [pc, #776]	; (800247c <__ieee754_log+0x354>)
 8002172:	2200      	movs	r2, #0
 8002174:	f7fe f9e0 	bl	8000538 <__aeabi_dmul>
 8002178:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800217c:	460d      	mov	r5, r1
 800217e:	4ac0      	ldr	r2, [pc, #768]	; (8002480 <__ieee754_log+0x358>)
 8002180:	4295      	cmp	r5, r2
 8002182:	dd06      	ble.n	8002192 <__ieee754_log+0x6a>
 8002184:	4602      	mov	r2, r0
 8002186:	460b      	mov	r3, r1
 8002188:	f7fe f824 	bl	80001d4 <__adddf3>
 800218c:	e7e1      	b.n	8002152 <__ieee754_log+0x2a>
 800218e:	2300      	movs	r3, #0
 8002190:	e7f5      	b.n	800217e <__ieee754_log+0x56>
 8002192:	152c      	asrs	r4, r5, #20
 8002194:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8002198:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800219c:	441c      	add	r4, r3
 800219e:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 80021a2:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 80021a6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80021aa:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 80021ae:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 80021b2:	ea42 0105 	orr.w	r1, r2, r5
 80021b6:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 80021ba:	2200      	movs	r2, #0
 80021bc:	4bb1      	ldr	r3, [pc, #708]	; (8002484 <__ieee754_log+0x35c>)
 80021be:	f7fe f807 	bl	80001d0 <__aeabi_dsub>
 80021c2:	1cab      	adds	r3, r5, #2
 80021c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80021c8:	2b02      	cmp	r3, #2
 80021ca:	4682      	mov	sl, r0
 80021cc:	468b      	mov	fp, r1
 80021ce:	f04f 0200 	mov.w	r2, #0
 80021d2:	dc5b      	bgt.n	800228c <__ieee754_log+0x164>
 80021d4:	2300      	movs	r3, #0
 80021d6:	f7fe fc17 	bl	8000a08 <__aeabi_dcmpeq>
 80021da:	b1d0      	cbz	r0, 8002212 <__ieee754_log+0xea>
 80021dc:	2c00      	cmp	r4, #0
 80021de:	f000 8170 	beq.w	80024c2 <__ieee754_log+0x39a>
 80021e2:	4620      	mov	r0, r4
 80021e4:	f7fe f942 	bl	800046c <__aeabi_i2d>
 80021e8:	a38f      	add	r3, pc, #572	; (adr r3, 8002428 <__ieee754_log+0x300>)
 80021ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021ee:	4606      	mov	r6, r0
 80021f0:	460f      	mov	r7, r1
 80021f2:	f7fe f9a1 	bl	8000538 <__aeabi_dmul>
 80021f6:	a38e      	add	r3, pc, #568	; (adr r3, 8002430 <__ieee754_log+0x308>)
 80021f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80021fc:	4604      	mov	r4, r0
 80021fe:	460d      	mov	r5, r1
 8002200:	4630      	mov	r0, r6
 8002202:	4639      	mov	r1, r7
 8002204:	f7fe f998 	bl	8000538 <__aeabi_dmul>
 8002208:	4602      	mov	r2, r0
 800220a:	460b      	mov	r3, r1
 800220c:	4620      	mov	r0, r4
 800220e:	4629      	mov	r1, r5
 8002210:	e7ba      	b.n	8002188 <__ieee754_log+0x60>
 8002212:	a389      	add	r3, pc, #548	; (adr r3, 8002438 <__ieee754_log+0x310>)
 8002214:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002218:	4650      	mov	r0, sl
 800221a:	4659      	mov	r1, fp
 800221c:	f7fe f98c 	bl	8000538 <__aeabi_dmul>
 8002220:	4602      	mov	r2, r0
 8002222:	460b      	mov	r3, r1
 8002224:	2000      	movs	r0, #0
 8002226:	4998      	ldr	r1, [pc, #608]	; (8002488 <__ieee754_log+0x360>)
 8002228:	f7fd ffd2 	bl	80001d0 <__aeabi_dsub>
 800222c:	4652      	mov	r2, sl
 800222e:	4606      	mov	r6, r0
 8002230:	460f      	mov	r7, r1
 8002232:	465b      	mov	r3, fp
 8002234:	4650      	mov	r0, sl
 8002236:	4659      	mov	r1, fp
 8002238:	f7fe f97e 	bl	8000538 <__aeabi_dmul>
 800223c:	4602      	mov	r2, r0
 800223e:	460b      	mov	r3, r1
 8002240:	4630      	mov	r0, r6
 8002242:	4639      	mov	r1, r7
 8002244:	f7fe f978 	bl	8000538 <__aeabi_dmul>
 8002248:	4606      	mov	r6, r0
 800224a:	460f      	mov	r7, r1
 800224c:	b934      	cbnz	r4, 800225c <__ieee754_log+0x134>
 800224e:	4602      	mov	r2, r0
 8002250:	460b      	mov	r3, r1
 8002252:	4650      	mov	r0, sl
 8002254:	4659      	mov	r1, fp
 8002256:	f7fd ffbb 	bl	80001d0 <__aeabi_dsub>
 800225a:	e77a      	b.n	8002152 <__ieee754_log+0x2a>
 800225c:	4620      	mov	r0, r4
 800225e:	f7fe f905 	bl	800046c <__aeabi_i2d>
 8002262:	a371      	add	r3, pc, #452	; (adr r3, 8002428 <__ieee754_log+0x300>)
 8002264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002268:	4680      	mov	r8, r0
 800226a:	4689      	mov	r9, r1
 800226c:	f7fe f964 	bl	8000538 <__aeabi_dmul>
 8002270:	a36f      	add	r3, pc, #444	; (adr r3, 8002430 <__ieee754_log+0x308>)
 8002272:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002276:	4604      	mov	r4, r0
 8002278:	460d      	mov	r5, r1
 800227a:	4640      	mov	r0, r8
 800227c:	4649      	mov	r1, r9
 800227e:	f7fe f95b 	bl	8000538 <__aeabi_dmul>
 8002282:	4602      	mov	r2, r0
 8002284:	460b      	mov	r3, r1
 8002286:	4630      	mov	r0, r6
 8002288:	4639      	mov	r1, r7
 800228a:	e0b2      	b.n	80023f2 <__ieee754_log+0x2ca>
 800228c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002290:	f7fd ffa0 	bl	80001d4 <__adddf3>
 8002294:	4602      	mov	r2, r0
 8002296:	460b      	mov	r3, r1
 8002298:	4650      	mov	r0, sl
 800229a:	4659      	mov	r1, fp
 800229c:	f7fe fa76 	bl	800078c <__aeabi_ddiv>
 80022a0:	e9cd 0100 	strd	r0, r1, [sp]
 80022a4:	4620      	mov	r0, r4
 80022a6:	f7fe f8e1 	bl	800046c <__aeabi_i2d>
 80022aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80022ae:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80022b2:	4610      	mov	r0, r2
 80022b4:	4619      	mov	r1, r3
 80022b6:	f7fe f93f 	bl	8000538 <__aeabi_dmul>
 80022ba:	4602      	mov	r2, r0
 80022bc:	460b      	mov	r3, r1
 80022be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80022c2:	f7fe f939 	bl	8000538 <__aeabi_dmul>
 80022c6:	a35e      	add	r3, pc, #376	; (adr r3, 8002440 <__ieee754_log+0x318>)
 80022c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022cc:	4606      	mov	r6, r0
 80022ce:	460f      	mov	r7, r1
 80022d0:	f7fe f932 	bl	8000538 <__aeabi_dmul>
 80022d4:	a35c      	add	r3, pc, #368	; (adr r3, 8002448 <__ieee754_log+0x320>)
 80022d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022da:	f7fd ff7b 	bl	80001d4 <__adddf3>
 80022de:	4632      	mov	r2, r6
 80022e0:	463b      	mov	r3, r7
 80022e2:	f7fe f929 	bl	8000538 <__aeabi_dmul>
 80022e6:	a35a      	add	r3, pc, #360	; (adr r3, 8002450 <__ieee754_log+0x328>)
 80022e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ec:	f7fd ff72 	bl	80001d4 <__adddf3>
 80022f0:	4632      	mov	r2, r6
 80022f2:	463b      	mov	r3, r7
 80022f4:	f7fe f920 	bl	8000538 <__aeabi_dmul>
 80022f8:	a357      	add	r3, pc, #348	; (adr r3, 8002458 <__ieee754_log+0x330>)
 80022fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022fe:	f7fd ff69 	bl	80001d4 <__adddf3>
 8002302:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8002306:	f7fe f917 	bl	8000538 <__aeabi_dmul>
 800230a:	a355      	add	r3, pc, #340	; (adr r3, 8002460 <__ieee754_log+0x338>)
 800230c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002310:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8002314:	4630      	mov	r0, r6
 8002316:	4639      	mov	r1, r7
 8002318:	f7fe f90e 	bl	8000538 <__aeabi_dmul>
 800231c:	a352      	add	r3, pc, #328	; (adr r3, 8002468 <__ieee754_log+0x340>)
 800231e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002322:	f7fd ff57 	bl	80001d4 <__adddf3>
 8002326:	4632      	mov	r2, r6
 8002328:	463b      	mov	r3, r7
 800232a:	f7fe f905 	bl	8000538 <__aeabi_dmul>
 800232e:	a350      	add	r3, pc, #320	; (adr r3, 8002470 <__ieee754_log+0x348>)
 8002330:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002334:	f7fd ff4e 	bl	80001d4 <__adddf3>
 8002338:	4632      	mov	r2, r6
 800233a:	463b      	mov	r3, r7
 800233c:	f7fe f8fc 	bl	8000538 <__aeabi_dmul>
 8002340:	f5a5 28c2 	sub.w	r8, r5, #397312	; 0x61000
 8002344:	4602      	mov	r2, r0
 8002346:	460b      	mov	r3, r1
 8002348:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800234c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8002350:	f7fd ff40 	bl	80001d4 <__adddf3>
 8002354:	f2a8 487a 	subw	r8, r8, #1146	; 0x47a
 8002358:	3551      	adds	r5, #81	; 0x51
 800235a:	ea45 0508 	orr.w	r5, r5, r8
 800235e:	2d00      	cmp	r5, #0
 8002360:	4606      	mov	r6, r0
 8002362:	460f      	mov	r7, r1
 8002364:	dd50      	ble.n	8002408 <__ieee754_log+0x2e0>
 8002366:	2200      	movs	r2, #0
 8002368:	4b47      	ldr	r3, [pc, #284]	; (8002488 <__ieee754_log+0x360>)
 800236a:	4650      	mov	r0, sl
 800236c:	4659      	mov	r1, fp
 800236e:	f7fe f8e3 	bl	8000538 <__aeabi_dmul>
 8002372:	4652      	mov	r2, sl
 8002374:	465b      	mov	r3, fp
 8002376:	f7fe f8df 	bl	8000538 <__aeabi_dmul>
 800237a:	4680      	mov	r8, r0
 800237c:	4689      	mov	r9, r1
 800237e:	b994      	cbnz	r4, 80023a6 <__ieee754_log+0x27e>
 8002380:	4602      	mov	r2, r0
 8002382:	460b      	mov	r3, r1
 8002384:	4630      	mov	r0, r6
 8002386:	4639      	mov	r1, r7
 8002388:	f7fd ff24 	bl	80001d4 <__adddf3>
 800238c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8002390:	f7fe f8d2 	bl	8000538 <__aeabi_dmul>
 8002394:	4602      	mov	r2, r0
 8002396:	460b      	mov	r3, r1
 8002398:	4640      	mov	r0, r8
 800239a:	4649      	mov	r1, r9
 800239c:	f7fd ff18 	bl	80001d0 <__aeabi_dsub>
 80023a0:	4602      	mov	r2, r0
 80023a2:	460b      	mov	r3, r1
 80023a4:	e755      	b.n	8002252 <__ieee754_log+0x12a>
 80023a6:	a320      	add	r3, pc, #128	; (adr r3, 8002428 <__ieee754_log+0x300>)
 80023a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80023b0:	f7fe f8c2 	bl	8000538 <__aeabi_dmul>
 80023b4:	4642      	mov	r2, r8
 80023b6:	464b      	mov	r3, r9
 80023b8:	4604      	mov	r4, r0
 80023ba:	460d      	mov	r5, r1
 80023bc:	4630      	mov	r0, r6
 80023be:	4639      	mov	r1, r7
 80023c0:	f7fd ff08 	bl	80001d4 <__adddf3>
 80023c4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80023c8:	f7fe f8b6 	bl	8000538 <__aeabi_dmul>
 80023cc:	a318      	add	r3, pc, #96	; (adr r3, 8002430 <__ieee754_log+0x308>)
 80023ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80023d2:	4606      	mov	r6, r0
 80023d4:	460f      	mov	r7, r1
 80023d6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80023da:	f7fe f8ad 	bl	8000538 <__aeabi_dmul>
 80023de:	4602      	mov	r2, r0
 80023e0:	460b      	mov	r3, r1
 80023e2:	4630      	mov	r0, r6
 80023e4:	4639      	mov	r1, r7
 80023e6:	f7fd fef5 	bl	80001d4 <__adddf3>
 80023ea:	4602      	mov	r2, r0
 80023ec:	460b      	mov	r3, r1
 80023ee:	4640      	mov	r0, r8
 80023f0:	4649      	mov	r1, r9
 80023f2:	f7fd feed 	bl	80001d0 <__aeabi_dsub>
 80023f6:	4652      	mov	r2, sl
 80023f8:	465b      	mov	r3, fp
 80023fa:	f7fd fee9 	bl	80001d0 <__aeabi_dsub>
 80023fe:	4602      	mov	r2, r0
 8002400:	460b      	mov	r3, r1
 8002402:	4620      	mov	r0, r4
 8002404:	4629      	mov	r1, r5
 8002406:	e726      	b.n	8002256 <__ieee754_log+0x12e>
 8002408:	2c00      	cmp	r4, #0
 800240a:	d13f      	bne.n	800248c <__ieee754_log+0x364>
 800240c:	4602      	mov	r2, r0
 800240e:	460b      	mov	r3, r1
 8002410:	4650      	mov	r0, sl
 8002412:	4659      	mov	r1, fp
 8002414:	f7fd fedc 	bl	80001d0 <__aeabi_dsub>
 8002418:	e9dd 2300 	ldrd	r2, r3, [sp]
 800241c:	f7fe f88c 	bl	8000538 <__aeabi_dmul>
 8002420:	e7be      	b.n	80023a0 <__ieee754_log+0x278>
 8002422:	bf00      	nop
 8002424:	f3af 8000 	nop.w
 8002428:	fee00000 	.word	0xfee00000
 800242c:	3fe62e42 	.word	0x3fe62e42
 8002430:	35793c76 	.word	0x35793c76
 8002434:	3dea39ef 	.word	0x3dea39ef
 8002438:	55555555 	.word	0x55555555
 800243c:	3fd55555 	.word	0x3fd55555
 8002440:	df3e5244 	.word	0xdf3e5244
 8002444:	3fc2f112 	.word	0x3fc2f112
 8002448:	96cb03de 	.word	0x96cb03de
 800244c:	3fc74664 	.word	0x3fc74664
 8002450:	94229359 	.word	0x94229359
 8002454:	3fd24924 	.word	0x3fd24924
 8002458:	55555593 	.word	0x55555593
 800245c:	3fe55555 	.word	0x3fe55555
 8002460:	d078c69f 	.word	0xd078c69f
 8002464:	3fc39a09 	.word	0x3fc39a09
 8002468:	1d8e78af 	.word	0x1d8e78af
 800246c:	3fcc71c5 	.word	0x3fcc71c5
 8002470:	9997fa04 	.word	0x9997fa04
 8002474:	3fd99999 	.word	0x3fd99999
 8002478:	c3500000 	.word	0xc3500000
 800247c:	43500000 	.word	0x43500000
 8002480:	7fefffff 	.word	0x7fefffff
 8002484:	3ff00000 	.word	0x3ff00000
 8002488:	3fe00000 	.word	0x3fe00000
 800248c:	a30e      	add	r3, pc, #56	; (adr r3, 80024c8 <__ieee754_log+0x3a0>)
 800248e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002492:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002496:	f7fe f84f 	bl	8000538 <__aeabi_dmul>
 800249a:	4632      	mov	r2, r6
 800249c:	463b      	mov	r3, r7
 800249e:	4604      	mov	r4, r0
 80024a0:	460d      	mov	r5, r1
 80024a2:	4650      	mov	r0, sl
 80024a4:	4659      	mov	r1, fp
 80024a6:	f7fd fe93 	bl	80001d0 <__aeabi_dsub>
 80024aa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80024ae:	f7fe f843 	bl	8000538 <__aeabi_dmul>
 80024b2:	a307      	add	r3, pc, #28	; (adr r3, 80024d0 <__ieee754_log+0x3a8>)
 80024b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024b8:	4606      	mov	r6, r0
 80024ba:	460f      	mov	r7, r1
 80024bc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80024c0:	e6dd      	b.n	800227e <__ieee754_log+0x156>
 80024c2:	2000      	movs	r0, #0
 80024c4:	2100      	movs	r1, #0
 80024c6:	e644      	b.n	8002152 <__ieee754_log+0x2a>
 80024c8:	fee00000 	.word	0xfee00000
 80024cc:	3fe62e42 	.word	0x3fe62e42
 80024d0:	35793c76 	.word	0x35793c76
 80024d4:	3dea39ef 	.word	0x3dea39ef

080024d8 <matherr>:
 80024d8:	2000      	movs	r0, #0
 80024da:	4770      	bx	lr
 80024dc:	0000      	movs	r0, r0
	...

080024e0 <nan>:
 80024e0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80024e8 <nan+0x8>
 80024e4:	4770      	bx	lr
 80024e6:	bf00      	nop
 80024e8:	00000000 	.word	0x00000000
 80024ec:	7ff80000 	.word	0x7ff80000

080024f0 <__errno>:
 80024f0:	4b01      	ldr	r3, [pc, #4]	; (80024f8 <__errno+0x8>)
 80024f2:	6818      	ldr	r0, [r3, #0]
 80024f4:	4770      	bx	lr
 80024f6:	bf00      	nop
 80024f8:	20000024 	.word	0x20000024

080024fc <_init>:
 80024fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80024fe:	bf00      	nop
 8002500:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002502:	bc08      	pop	{r3}
 8002504:	469e      	mov	lr, r3
 8002506:	4770      	bx	lr

08002508 <_fini>:
 8002508:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800250a:	bf00      	nop
 800250c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800250e:	bc08      	pop	{r3}
 8002510:	469e      	mov	lr, r3
 8002512:	4770      	bx	lr
