#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Sep 15 10:28:54 2023
# Process ID: 10280
# Current directory: E:/FPGA_folder/Xilinix/Vivado/2022.1/bin/unwrapped/win64.o
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9520
# Log file: E:/FPGA_folder/Xilinix/Vivado/2022.1/bin/unwrapped/win64.o/vivado.log
# Journal file: E:/FPGA_folder/Xilinix/Vivado/2022.1/bin/unwrapped/win64.o\vivado.jou
# Running On: MBQD-WS-11, OS: Windows, CPU Frequency: 3192 MHz, CPU Physical cores: 4, Host memory: 17037 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.xpr
set_property source_mgmt_mode None [current_project]
reset_run impl_1
open_bd_design {C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.srcs/sources_1/bd/system/system.bd}
open_bd_design {C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.srcs/sources_1/bd/system/system.bd}
set_property source_mgmt_mode All [current_project]
update_module_reference system_Square_Wave_0_0
regenerate_bd_layout
update_compile_order -fileset sources_1
regenerate_bd_layout
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
generate_target all [get_files  C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.srcs/sources_1/bd/system/system.bd]
catch { config_ip_cache -export [get_ips -all system_util_ds_buf_1_0] }
catch { config_ip_cache -export [get_ips -all system_util_ds_buf_2_0] }
catch { config_ip_cache -export [get_ips -all system_axis_red_pitaya_dac_0_0] }
catch { config_ip_cache -export [get_ips -all system_axis_red_pitaya_adc_0_0] }
catch { config_ip_cache -export [get_ips -all system_clk_wiz_0_0] }
catch { config_ip_cache -export [get_ips -all system_rst_ps7_0_50M_1] }
catch { config_ip_cache -export [get_ips -all system_low_pass_0_0] }
catch { config_ip_cache -export [get_ips -all system_Scan_0_0] }
catch { config_ip_cache -export [get_ips -all system_util_vector_logic_0_0] }
catch { config_ip_cache -export [get_ips -all system_Voltage_Holder_0_0] }
catch { config_ip_cache -export [get_ips -all system_signal_split_0_0] }
catch { config_ip_cache -export [get_ips -all system_Voltage_Holder_1_0] }
catch { config_ip_cache -export [get_ips -all system_util_vector_logic_1_0] }
catch { config_ip_cache -export [get_ips -all system_divider_0_0] }
catch { config_ip_cache -export [get_ips -all system_signal_split_2_1_0] }
catch { config_ip_cache -export [get_ips -all system_signal_split_1_1] }
catch { config_ip_cache -export [get_ips -all system_signal_split_2_1_1] }
catch { config_ip_cache -export [get_ips -all system_signal_split_2_2_1] }
catch { config_ip_cache -export [get_ips -all system_Data_b_Pack_0_0] }
catch { config_ip_cache -export [get_ips -all system_Add_0_0] }
catch { config_ip_cache -export [get_ips -all system_signal_split_2_1_2] }
catch { config_ip_cache -export [get_ips -all system_PID_Inputs_Pack_0_0] }
catch { config_ip_cache -export [get_ips -all system_LED_Contoller_0_0] }
catch { config_ip_cache -export [get_ips -all system_Selector_0_0] }
catch { config_ip_cache -export [get_ips -all system_Ramp_0_0] }
catch { config_ip_cache -export [get_ips -all system_PI_ctrl_0_0] }
catch { config_ip_cache -export [get_ips -all system_scale_0_0] }
catch { config_ip_cache -export [get_ips -all system_B_Select_0_0] }
catch { config_ip_cache -export [get_ips -all system_Add_0_1] }
catch { config_ip_cache -export [get_ips -all system_Square_Wave_0_0] }
catch { config_ip_cache -export [get_ips -all system_signal_split_2_4_0] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_17] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_10_2] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_6_1] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_10_3] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_10_4] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_5_1] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_10_5] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_8_2] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_16_0] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_17_1] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_17_2] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_11] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_18_1] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_12] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_13] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_18_2] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_21_0] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_14] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_8_3] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_22_0] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_15] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_16] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_11_0] }
catch { config_ip_cache -export [get_ips -all system_axi_gpio_23_0] }
catch { config_ip_cache -export [get_ips -all system_xbar_6] }
catch { [ delete_ip_run [get_ips -all system_xbar_6] ] }
catch { config_ip_cache -export [get_ips -all system_tier2_xbar_0_0] }
catch { config_ip_cache -export [get_ips -all system_tier2_xbar_1_0] }
catch { config_ip_cache -export [get_ips -all system_tier2_xbar_2_0] }
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
export_ip_user_files -of_objects [get_files C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.srcs/sources_1/bd/system/system.bd]
launch_runs system_processing_system7_0_1_synth_1 system_util_ds_buf_1_0_synth_1 system_util_ds_buf_2_0_synth_1 system_axis_red_pitaya_dac_0_0_synth_1 system_axis_red_pitaya_adc_0_0_synth_1 system_clk_wiz_0_0_synth_1 system_rst_ps7_0_50M_1_synth_1 system_low_pass_0_0_synth_1 system_Scan_0_0_synth_1 system_util_vector_logic_0_0_synth_1 system_Voltage_Holder_0_0_synth_1 system_signal_split_0_0_synth_1 system_Voltage_Holder_1_0_synth_1 system_util_vector_logic_1_0_synth_1 system_divider_0_0_synth_1 system_signal_split_2_1_0_synth_1 system_signal_split_1_1_synth_1 system_signal_split_2_1_1_synth_1 system_signal_split_2_2_1_synth_1 system_Data_b_Pack_0_0_synth_1 system_Add_0_0_synth_1 system_signal_split_2_1_2_synth_1 system_PID_Inputs_Pack_0_0_synth_1 system_LED_Contoller_0_0_synth_1 system_Selector_0_0_synth_1 system_Ramp_0_0_synth_1 system_PI_ctrl_0_0_synth_1 system_scale_0_0_synth_1 system_B_Select_0_0_synth_1 system_Add_0_1_synth_1 system_Square_Wave_0_0_synth_1 system_signal_split_2_4_0_synth_1 system_axi_gpio_0_17_synth_1 system_axi_gpio_10_2_synth_1 system_axi_gpio_6_1_synth_1 system_axi_gpio_10_3_synth_1 system_axi_gpio_10_4_synth_1 system_axi_gpio_5_1_synth_1 system_axi_gpio_10_5_synth_1 system_axi_gpio_8_2_synth_1 system_axi_gpio_16_0_synth_1 system_axi_gpio_17_1_synth_1 system_axi_gpio_17_2_synth_1 system_axi_gpio_0_11_synth_1 system_axi_gpio_18_1_synth_1 system_axi_gpio_0_12_synth_1 system_axi_gpio_0_13_synth_1 system_axi_gpio_18_2_synth_1 system_axi_gpio_21_0_synth_1 system_axi_gpio_0_14_synth_1 system_axi_gpio_8_3_synth_1 system_axi_gpio_22_0_synth_1 system_axi_gpio_0_15_synth_1 system_axi_gpio_0_16_synth_1 system_axi_gpio_11_0_synth_1 system_axi_gpio_23_0_synth_1
wait_on_run system_processing_system7_0_1_synth_1
wait_on_run system_util_ds_buf_1_0_synth_1
wait_on_run system_util_ds_buf_2_0_synth_1
wait_on_run system_axis_red_pitaya_dac_0_0_synth_1
wait_on_run system_axis_red_pitaya_adc_0_0_synth_1
wait_on_run system_clk_wiz_0_0_synth_1
wait_on_run system_rst_ps7_0_50M_1_synth_1
wait_on_run system_low_pass_0_0_synth_1
wait_on_run system_Scan_0_0_synth_1
wait_on_run system_util_vector_logic_0_0_synth_1
wait_on_run system_Voltage_Holder_0_0_synth_1
wait_on_run system_signal_split_0_0_synth_1
wait_on_run system_Voltage_Holder_1_0_synth_1
wait_on_run system_util_vector_logic_1_0_synth_1
wait_on_run system_divider_0_0_synth_1
wait_on_run system_signal_split_2_1_0_synth_1
wait_on_run system_signal_split_1_1_synth_1
wait_on_run system_signal_split_2_1_1_synth_1
wait_on_run system_signal_split_2_2_1_synth_1
wait_on_run system_Data_b_Pack_0_0_synth_1
wait_on_run system_Add_0_0_synth_1
wait_on_run system_signal_split_2_1_2_synth_1
wait_on_run system_PID_Inputs_Pack_0_0_synth_1
wait_on_run system_LED_Contoller_0_0_synth_1
wait_on_run system_Selector_0_0_synth_1
wait_on_run system_Ramp_0_0_synth_1
wait_on_run system_PI_ctrl_0_0_synth_1
wait_on_run system_scale_0_0_synth_1
wait_on_run system_B_Select_0_0_synth_1
wait_on_run system_Add_0_1_synth_1
wait_on_run system_Square_Wave_0_0_synth_1
wait_on_run system_signal_split_2_4_0_synth_1
wait_on_run system_axi_gpio_0_17_synth_1
wait_on_run system_axi_gpio_10_2_synth_1
wait_on_run system_axi_gpio_6_1_synth_1
wait_on_run system_axi_gpio_10_3_synth_1
wait_on_run system_axi_gpio_10_4_synth_1
wait_on_run system_axi_gpio_5_1_synth_1
wait_on_run system_axi_gpio_10_5_synth_1
wait_on_run system_axi_gpio_8_2_synth_1
wait_on_run system_axi_gpio_16_0_synth_1
wait_on_run system_axi_gpio_17_1_synth_1
wait_on_run system_axi_gpio_17_2_synth_1
wait_on_run system_axi_gpio_0_11_synth_1
wait_on_run system_axi_gpio_18_1_synth_1
wait_on_run system_axi_gpio_0_12_synth_1
wait_on_run system_axi_gpio_0_13_synth_1
wait_on_run system_axi_gpio_18_2_synth_1
wait_on_run system_axi_gpio_21_0_synth_1
wait_on_run system_axi_gpio_0_14_synth_1
wait_on_run system_axi_gpio_8_3_synth_1
wait_on_run system_axi_gpio_22_0_synth_1
wait_on_run system_axi_gpio_0_15_synth_1
wait_on_run system_axi_gpio_0_16_synth_1
wait_on_run system_axi_gpio_11_0_synth_1
wait_on_run system_axi_gpio_23_0_synth_1
export_simulation -of_objects [get_files C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.srcs/sources_1/bd/system/system.bd] -directory C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.ip_user_files -ipstatic_source_dir C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.cache/compile_simlib/modelsim} {questa=C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.cache/compile_simlib/questa} {riviera=C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.cache/compile_simlib/riviera} {activehdl=C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_CPU_FINAL/PID_CPU_FINAL.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
file mkdir C:/Users/BenMillward/Desktop/Export
write_hw_platform -fixed -force -file C:/Users/BenMillward/Desktop/Export/system_wrapper.xsa
write_bd_tcl -force C:/Users/BenMillward/Desktop/Exportsystem.tcl
write_bd_tcl -force C:/Users/BenMillward/Desktop/Export/system.tcl
write_project_tcl {C:/Users/BenMillward/Desktop/Export/PID_CPU_FINAL.tcl}
save_project_as Complete_PID C:/Users/BenMillward/Desktop/CPU_PID/tmp/Complete_PID -force
import_files
save_project_as Complete_CPU C:/Users/BenMillward/Desktop/PID_TCL/tmp/Complete_CPU -force
import_files
write_project_tcl {C:/Users/BenMillward/Desktop/PID_TCL/tmp/Complete_CPU/PID_CPU_FINAL.tcl}
close_project
open_project C:/Users/BenMillward/Desktop/CPU_PID/tmp/Complete_PID/Complete_PID.xpr
open_bd_design {C:/Users/BenMillward/Desktop/CPU_PID/tmp/Complete_PID/Complete_PID.srcs/sources_1/bd/system/system.bd}
write_project_tcl {C:/Users/BenMillward/Desktop/CPU_PID/tmp/Complete_PID/Complete_PID.tcl}
update_compile_order -fileset sources_1
close_project
open_project C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_EXTERNAL_FINAL/PID_EXTERNAL_FINAL.xpr
open_bd_design {C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_EXTERNAL_FINAL/PID_EXTERNAL_FINAL.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
update_module_reference system_Square_Wave_0_0
save_project_as PID_EXTERNAL_FINAL C:/Users/BenMillward/Desktop/External_PID/tmp/PID_EXTERNAL_FINAL -force
import_files
write_project_tcl {C:/Users/BenMillward/Desktop/External_PID/tmp/PID_EXTERNAL_FINAL.tcl}
close_project
open_project C:/Users/BenMillward/Documents/GitHub/Phase_Stabilization_PID/External_PID/tmp/PID_EXTERNAL_FINAL/PID_EXTERNAL_FINAL.xpr
write_project_tcl {C:/Users/BenMillward/Documents/GitHub/Phase_Stabilization_PID/External_PID/tmp/PID_EXTERNAL_FINAL/PID_EXTERNAL_FINAL.tcl}
update_compile_order -fileset sources_1
close_project
open_project C:/Users/BenMillward/Desktop/CPU_PID/tmp/Complete_PID/Complete_PID.xpr
open_bd_design {C:/Users/BenMillward/Desktop/CPU_PID/tmp/Complete_PID/Complete_PID.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw_manager
open_run synth_1 -name synth_1
open_run impl_1
open_bd_design {C:/Users/BenMillward/Desktop/CPU_PID/tmp/Complete_PID/Complete_PID.srcs/sources_1/bd/system/system.bd}
open_project C:/Users/BenMillward/Desktop/Complete_setup/tmp/Sine_with_add/Sine_with_add.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/BenMillward/Desktop/Complete_setup/tmp/Sine_with_add/Sine_with_add.srcs/sources_1/bd/system/system.bd}
write_bd_tcl -force C:/Users/BenMillward/Desktop/Complete_setup/tmp/Sine_with_add/system.tcl
write_bd_tcl -force C:/Users/BenMillward/Desktop/Complete_setup/tmp/Sine_with_add/system.tcl
archive_project C:/Users/BenMillward/Desktop/here1/Sine_with_add.xpr.zip -temp_dir E:/FPGA_folder/Xilinix/Vivado/2022.1/bin/unwrapped/win64.o/.Xil/Vivado-10280-MBQD-WS-11 -force -include_local_ip_cache
current_project Complete_PID
archive_project C:/Users/BenMillward/Desktop/CPU_Achive/Complete_PID.xpr.zip -temp_dir E:/FPGA_folder/Xilinix/Vivado/2022.1/bin/unwrapped/win64.o/.Xil/Vivado-10280-MBQD-WS-11 -force -include_local_ip_cache
set_property range 128 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_13_Reg}]
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_axi_gpio_10_Reg]
delete_bd_objs [get_bd_addr_segs processing_system7_0/Data/SEG_axi_gpio_7_Reg]
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_8/S_AXI/Reg] -force
set_property range 128 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_8_Reg}]
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs axi_gpio_0/S_AXI/Reg] -force
set_property range 128 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_0_Reg}]
set_property offset 0x41200100 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_8_Reg}]
set_property offset 0x41200000 [get_bd_addr_segs {processing_system7_0/Data/SEG_axi_gpio_8_Reg}]
assign_bd_address [get_bd_addr_segs {axi_gpio_4/S_AXI/Reg }]
delete_bd_objs [get_bd_addr_segs] [get_bd_addr_segs -excluded]
assign_bd_address
close_project
open_project C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_EXTERNAL_FINAL/PID_EXTERNAL_FINAL.xpr
open_bd_design {C:/Users/BenMillward/Desktop/Complete_setup/tmp/PID_EXTERNAL_FINAL/PID_EXTERNAL_FINAL.srcs/sources_1/bd/system/system.bd}
update_compile_order -fileset sources_1
archive_project C:/Users/BenMillward/Documents/GitHub/Phase_Stabilization_PID/PID_EXTERNAL_FINAL.xpr.zip -temp_dir E:/FPGA_folder/Xilinix/Vivado/2022.1/bin/unwrapped/win64.o/.Xil/Vivado-10280-MBQD-WS-11 -force -include_local_ip_cache
