V 51
K 148663413600 csheet
|R 17:50_8-2-05
Y 3
D 0 0 10 10
Z 10
i 0
U 2114 89 15 0 5 3 REVISION=01
U 1702 52 10 0 3 3 @SHEETTOTAL=
U 1872 52 15 0 3 3 @DATETIME=
U 1652 52 10 0 3 3 @SHEET=1
U 1332 54 10 0 3 3 AUTHOR
U 1827 128 40 0 6 3 @NAME=
T 1760 220 20 0 3           Xilinx Inc.
l 2 1786 50 1786 25
l 2 1443 50 1443 25
l 3 1304 50 1304 75 1504 75
T 928 1662 20 0 5 4
T 585 1662 20 0 5 5
T 242 1662 20 0 5 6
T 1271 1662 20 0 5 3
T 1614 1662 20 0 5 2
T 1957 1662 20 0 5 1
T 2092 103 8 0 3 REV
l 2 1604 75 1604 50
l 2 1542 112 1542 75
l 2 2091 112 2091 75
l 6 1100 1664 1093 1664 1100 1650 1107 1664 1100 1664 1100 1675
T 1505 179 8 0 3 TITLE
T 1505 138 20 0 3 ML550 V5 Source Sync Demo Board
l 2 2129 112 1504 112
l 2 2129 75 1504 75
T 1505 66 8 0 3 SCALE
T 1605 66 8 0 3 SHEET
T 1505 103 8 0 3 SIZE
T 1543 103 8 0 3 DWG NO
T 1750 80 22 0 3 0381218
l 6 57 850 57 843 71 850 57 857 57 850 46 850
l 6 1100 36 1107 36 1100 50 1093 36 1100 36 1100 25
l 6 2143 850 2143 857 2129 850 2143 843 2143 850 2154 850
T 1957 38 20 0 5 1
T 1614 38 20 0 5 2
T 1271 38 20 0 5 3
T 242 38 20 0 5 6
T 585 38 20 0 5 5
T 928 38 20 0 5 4
T 59 650 20 0 5 B
T 59 250 20 0 5 A
T 2141 250 20 0 5 A
T 2141 650 20 0 5 B
T 2141 1050 20 0 5 C
T 2141 1450 20 0 5 D
T 59 1050 20 0 5 C
T 59 1450 20 0 5 D
T 1523 89 20 0 5 C
T 1676 65 8 0 3 of
T 1305 66 8 0 3 DRAWN BY
T 1380 56 10 0 3 D.NAYLOR
l 2 46 1250 71 1250
l 2 46 450 71 450
l 2 2129 450 2154 450
l 2 2129 1250 2154 1250
l 2 414 1675 414 1650
l 2 1443 1675 1443 1650
l 2 1786 1675 1786 1650
l 2 2129 188 1504 188
l 2 757 1675 757 1650
l 2 414 50 414 25
l 2 757 50 757 25
l 5 71 50 2129 50 2129 1650 71 1650 71 50
b 1504 50 2129 276

E
