// Seed: 1894631867
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [-1 : 1] id_5 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_1
  );
  output logic [7:0] id_2;
  inout wire id_1;
  assign id_2[1'h0] = ~-1'h0;
  assign {id_3, -1 ? 1 : id_3} = -1;
  wire id_4;
endmodule
