---
tags:
  - csce/digital_design/debugging
---
There are multiple approaches:

# Iverilog Simulation
>[!]Iverilog is an easy to use simulator that pairs well with GTKWave

# CPP Simulation 
These are the families of simulators that convert your RTL design to code.

## CXXRTL
Refer to [[Debugging a CXXRTL Design]]

## Verilator
Refer to [[Debugging a Verilated Design]]

# FPGA Prototyping