

================================================================
== Vitis HLS Report for 'DepthwiseConv2dFinal_4_1_12_4_s'
================================================================
* Date:           Tue Jul 23 22:32:09 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      280|      280|  2.800 us|  2.800 us|  280|  280|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                                       |                                                                             |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                        Instance                                       |                                    Module                                   |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54  |DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2  |      194|      194|  1.940 us|  1.940 us|  194|  194|       no|
        |grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68                                  |DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv                                  |       82|       82|  0.820 us|  0.820 us|   82|   82|       no|
        +---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    80|    9063|    6501|    -|
|Memory           |       24|     -|       0|       0|    0|
|Multiplexer      |        -|     -|       -|     314|    -|
|Register         |        -|     -|       8|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |       24|    80|    9071|    6817|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        8|     6|       3|       5|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+------+------+-----+
    |                                        Instance                                       |                                    Module                                   | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68                                  |DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv                                  |        0|  80|  9035|  6273|    0|
    |grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54  |DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2  |        0|   0|    28|   228|    0|
    +---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                                  |                                                                             |        0|  80|  9063|  6501|    0|
    +---------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |input_buf_U    |DepthwiseConv2dFinal_4_1_12_4_s_input_buf_RAM_1WNR_AUTO_1R1W  |        6|  0|   0|    0|    48|   32|     1|         1536|
    |input_buf_1_U  |DepthwiseConv2dFinal_4_1_12_4_s_input_buf_RAM_1WNR_AUTO_1R1W  |        6|  0|   0|    0|    48|   32|     1|         1536|
    |input_buf_2_U  |DepthwiseConv2dFinal_4_1_12_4_s_input_buf_RAM_1WNR_AUTO_1R1W  |        6|  0|   0|    0|    48|   32|     1|         1536|
    |input_buf_3_U  |DepthwiseConv2dFinal_4_1_12_4_s_input_buf_RAM_1WNR_AUTO_1R1W  |        6|  0|   0|    0|    48|   32|     1|         1536|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                                                              |       24|  0|   0|    0|   192|  128|     4|         6144|
    +---------------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  31|          6|    1|          6|
    |ap_done               |   9|          2|    1|          2|
    |depth3_o79_write      |   9|          2|    1|          2|
    |input_buf_1_address0  |  14|          3|    6|         18|
    |input_buf_1_ce0       |  14|          3|    1|          3|
    |input_buf_1_ce1       |   9|          2|    1|          2|
    |input_buf_1_ce2       |   9|          2|    1|          2|
    |input_buf_1_ce3       |   9|          2|    1|          2|
    |input_buf_1_we0       |   9|          2|    1|          2|
    |input_buf_2_address0  |  14|          3|    6|         18|
    |input_buf_2_ce0       |  14|          3|    1|          3|
    |input_buf_2_ce1       |   9|          2|    1|          2|
    |input_buf_2_ce2       |   9|          2|    1|          2|
    |input_buf_2_ce3       |   9|          2|    1|          2|
    |input_buf_2_we0       |   9|          2|    1|          2|
    |input_buf_3_address0  |  14|          3|    6|         18|
    |input_buf_3_ce0       |  14|          3|    1|          3|
    |input_buf_3_ce1       |   9|          2|    1|          2|
    |input_buf_3_ce2       |   9|          2|    1|          2|
    |input_buf_3_ce3       |   9|          2|    1|          2|
    |input_buf_3_we0       |   9|          2|    1|          2|
    |input_buf_address0    |  14|          3|    6|         18|
    |input_buf_ce0         |  14|          3|    1|          3|
    |input_buf_ce1         |   9|          2|    1|          2|
    |input_buf_ce2         |   9|          2|    1|          2|
    |input_buf_ce3         |   9|          2|    1|          2|
    |input_buf_we0         |   9|          2|    1|          2|
    |point2_o78_read       |   9|          2|    1|          2|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 314|         68|   48|        128|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                                Name                                                | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                                           |  5|   0|    5|          0|
    |ap_done_reg                                                                                         |  1|   0|    1|          0|
    |grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_conv_fu_68_ap_start_reg                                  |  1|   0|    1|          0|
    |grp_DepthwiseConv2dFinal_4_1_12_4_Pipeline_ld_VITIS_LOOP_110_1_VITIS_LOOP_112_2_fu_54_ap_start_reg  |  1|   0|    1|          0|
    +----------------------------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                                               |  8|   0|    8|          0|
    +----------------------------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-----------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+---------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  DepthwiseConv2dFinal<4, 1, 12, 4>|  return value|
|point2_o78_dout            |   in|   32|     ap_fifo|                         point2_o78|       pointer|
|point2_o78_num_data_valid  |   in|    2|     ap_fifo|                         point2_o78|       pointer|
|point2_o78_fifo_cap        |   in|    2|     ap_fifo|                         point2_o78|       pointer|
|point2_o78_empty_n         |   in|    1|     ap_fifo|                         point2_o78|       pointer|
|point2_o78_read            |  out|    1|     ap_fifo|                         point2_o78|       pointer|
|weights_0_address0         |  out|    5|   ap_memory|                          weights_0|         array|
|weights_0_ce0              |  out|    1|   ap_memory|                          weights_0|         array|
|weights_0_q0               |   in|   32|   ap_memory|                          weights_0|         array|
|weights_0_address1         |  out|    5|   ap_memory|                          weights_0|         array|
|weights_0_ce1              |  out|    1|   ap_memory|                          weights_0|         array|
|weights_0_q1               |   in|   32|   ap_memory|                          weights_0|         array|
|weights_1_address0         |  out|    5|   ap_memory|                          weights_1|         array|
|weights_1_ce0              |  out|    1|   ap_memory|                          weights_1|         array|
|weights_1_q0               |   in|   32|   ap_memory|                          weights_1|         array|
|weights_1_address1         |  out|    5|   ap_memory|                          weights_1|         array|
|weights_1_ce1              |  out|    1|   ap_memory|                          weights_1|         array|
|weights_1_q1               |   in|   32|   ap_memory|                          weights_1|         array|
|weights_2_address0         |  out|    5|   ap_memory|                          weights_2|         array|
|weights_2_ce0              |  out|    1|   ap_memory|                          weights_2|         array|
|weights_2_q0               |   in|   32|   ap_memory|                          weights_2|         array|
|weights_2_address1         |  out|    5|   ap_memory|                          weights_2|         array|
|weights_2_ce1              |  out|    1|   ap_memory|                          weights_2|         array|
|weights_2_q1               |   in|   32|   ap_memory|                          weights_2|         array|
|weights_3_address0         |  out|    5|   ap_memory|                          weights_3|         array|
|weights_3_ce0              |  out|    1|   ap_memory|                          weights_3|         array|
|weights_3_q0               |   in|   32|   ap_memory|                          weights_3|         array|
|weights_3_address1         |  out|    5|   ap_memory|                          weights_3|         array|
|weights_3_ce1              |  out|    1|   ap_memory|                          weights_3|         array|
|weights_3_q1               |   in|   32|   ap_memory|                          weights_3|         array|
|weights_4_address0         |  out|    5|   ap_memory|                          weights_4|         array|
|weights_4_ce0              |  out|    1|   ap_memory|                          weights_4|         array|
|weights_4_q0               |   in|   32|   ap_memory|                          weights_4|         array|
|weights_4_address1         |  out|    5|   ap_memory|                          weights_4|         array|
|weights_4_ce1              |  out|    1|   ap_memory|                          weights_4|         array|
|weights_4_q1               |   in|   32|   ap_memory|                          weights_4|         array|
|weights_5_address0         |  out|    5|   ap_memory|                          weights_5|         array|
|weights_5_ce0              |  out|    1|   ap_memory|                          weights_5|         array|
|weights_5_q0               |   in|   32|   ap_memory|                          weights_5|         array|
|weights_5_address1         |  out|    5|   ap_memory|                          weights_5|         array|
|weights_5_ce1              |  out|    1|   ap_memory|                          weights_5|         array|
|weights_5_q1               |   in|   32|   ap_memory|                          weights_5|         array|
|weights_6_address0         |  out|    5|   ap_memory|                          weights_6|         array|
|weights_6_ce0              |  out|    1|   ap_memory|                          weights_6|         array|
|weights_6_q0               |   in|   32|   ap_memory|                          weights_6|         array|
|weights_6_address1         |  out|    5|   ap_memory|                          weights_6|         array|
|weights_6_ce1              |  out|    1|   ap_memory|                          weights_6|         array|
|weights_6_q1               |   in|   32|   ap_memory|                          weights_6|         array|
|weights_7_address0         |  out|    5|   ap_memory|                          weights_7|         array|
|weights_7_ce0              |  out|    1|   ap_memory|                          weights_7|         array|
|weights_7_q0               |   in|   32|   ap_memory|                          weights_7|         array|
|weights_7_address1         |  out|    5|   ap_memory|                          weights_7|         array|
|weights_7_ce1              |  out|    1|   ap_memory|                          weights_7|         array|
|weights_7_q1               |   in|   32|   ap_memory|                          weights_7|         array|
|depth3_o79_din             |  out|   32|     ap_fifo|                         depth3_o79|       pointer|
|depth3_o79_num_data_valid  |   in|    2|     ap_fifo|                         depth3_o79|       pointer|
|depth3_o79_fifo_cap        |   in|    2|     ap_fifo|                         depth3_o79|       pointer|
|depth3_o79_full_n          |   in|    1|     ap_fifo|                         depth3_o79|       pointer|
|depth3_o79_write           |  out|    1|     ap_fifo|                         depth3_o79|       pointer|
+---------------------------+-----+-----+------------+-----------------------------------+--------------+

