/*
* Copyright (c) 2023 Renesas Electronics Corporation and/or its affiliates
*
* SPDX-License-Identifier: BSD-3-Clause
*/
/***********************************************************************************************************************
* File Name    : r_bsp_config_reference.h
* H/W Platform : GENERIC_RL78_G16
* Description  : 
***********************************************************************************************************************/
/***********************************************************************************************************************
* History : DD.MM.YYYY Version  Description
*         : 31.01.2023 1.50     First Release
*         : 28.02.2023 1.60     Added the version number of Smart Configurator.
*                               Modified the comment related to the version number of Smart Configurator.
*         : 31.08.2023 1.61     Changed the initial values comments in the following macro definitions.
*                                - BSP_CFG_SUBWAITTIME
*                                - BSP_CFG_FIHWAITTIME
*         : 06.02.2025 1.90     Added notes to the following macro definitions.
*                               - BSP_CFG_SUBWAITTIME
*                               - BSP_CFG_FIHWAITTIME
*         : 05.08.2025 1.92     Changed the disclaimer.
*                               Reviewed the initial values of macro definitions.
*                               Reviewed the comments of macro definitions.
*                               Added macro definitions for waiting process.
***********************************************************************************************************************/

#ifndef R_BSP_CONFIG_REF_HEADER_FILE
#define R_BSP_CONFIG_REF_HEADER_FILE
/*************************************************
 * MCU information
 *************************************************/
/*
 R 5 F 121  6 8 M SP #V0
 | | |  |   | | |  |  |  
 | | |  |   | | |  |  |  
 | | |  |   | | |  |  |________not used                   Package type
 | | |  |   | | |  |___________not used                   ROM number(Omitted for blank products)
 | | |  |   | | |______________not used                   Fields of application, Ambient operating temperature range
 | | |  |   | |________________BSP_CFG_MCU_PART_ROM_SIZE  ROM capacity
 | | |  |   |__________________BSP_CFG_MCU_PART_PIN_NUM   Pin count
 | | |  |______________________not used                   RL78/G16
 | | |_________________________BSP_CFG_MCU_PART_ROM_TYPE  Device type
 | |___________________________not used                   Renesas MCU
 |_____________________________not used                   Renesas semiconductor product
*/

/* ROM capacity
 A = 16(KB) : 0x0
 C = 32   : 0x1
*/
#define BSP_CFG_MCU_PART_ROM_SIZE (0x1)

/* Pin count
 1 = 10-pin  : 0x1
 4 = 16-pin  : 0x2
 6 = 20-pin  : 0x3
 7 = 24-pin  : 0x4
 B = 32-pin  : 0x5
*/
#define BSP_CFG_MCU_PART_PIN_NUM (0x5)

/* group
 121 = RL78/G16 : (true)
*/
#define BSP_CFG_MCU_PART_HAS_DATA_FLASH (true)

/* Device type
 F = Flash memory : 0
*/
#define BSP_CFG_MCU_PART_ROM_TYPE (0)

#if defined(__ICCRL78__)
/* Option byte setting(When using IAR) */
#define BSP_CFG_OPTBYTE0_VALUE (0xEFU)
#define BSP_CFG_OPTBYTE1_VALUE (0xF7U)
#define BSP_CFG_OPTBYTE2_VALUE (0xF9U)
#define BSP_CFG_OPTBYTE3_VALUE (0x85U)
/* Security ID Codes for On-Chip Debugging setting(When using IAR) */
#define BSP_CFG_SECUID0_VALUE (0x00U)
#define BSP_CFG_SECUID1_VALUE (0x00U)
#define BSP_CFG_SECUID2_VALUE (0x00U)
#define BSP_CFG_SECUID3_VALUE (0x00U)
#define BSP_CFG_SECUID4_VALUE (0x00U)
#define BSP_CFG_SECUID5_VALUE (0x00U)
#define BSP_CFG_SECUID6_VALUE (0x00U)
#define BSP_CFG_SECUID7_VALUE (0x00U)
#define BSP_CFG_SECUID8_VALUE (0x00U)
#define BSP_CFG_SECUID9_VALUE (0x00U)
#endif

/*************************************************
 * Pin assignment setting
 *************************************************/
/* Peripheral I/O redirection register(PIOR0-PIOR01/PIOR00)
   10 pins
 00 : TI00 - P137
      TO00 - P03
 01 : TI00 - P03
      TO00 - P03
 Set PIOR01 to 0. 

   16 pins
 00 : TI00 - P137
 01 : TI00 - P03
 Set PIOR01 to 0. 

   20/24 pins
 00 : TI00 - P137
      TO00 - P03
 01 : TI00 - P03
      TO00 - P03
 10 : TI00 - P20
      TO00 - P21
 11 : TI00 - -
      TO00 - P20

   32 pins
 00 : TI00 - P137
      TO00 - P03
 01 : TI00 - P03
      TO00 - P03
 10 : TI00 - P20
      TO00 - P21
 11 : TI00 - P42
      TO00 - P20
*/
#define BSP_CFG_PIOR01 (0)
#define BSP_CFG_PIOR00 (0)

/* Peripheral I/O redirection register(PIOR0-PIOR03/PIOR02)
   10/16/20/24/32 pins 
 00 : TI01/TO01 - P02
 01 : TI01/TO01 - P40
 10 : TI01/TO01 - P04
 11 : TI01/TO01 - P01
*/
#define BSP_CFG_PIOR03 (0)
#define BSP_CFG_PIOR02 (0)

/* Peripheral I/O redirection register(PIOR0-PIOR06/PIOR05/PIOR04)
   10 pins 
 000 : TI02/TO02 - P01
 001 : TI02/TO02 - P00
 Set PIOR06,05 to 0.

   16/20/24/32 pins
 000 : TI02/TO02 - P01
 001 : TI02/TO02 - P00
 010 : TI02/TO02 - P02
 011 : TI02/TO02 - P05
 100 : TI02/TO02 - P41
 101 : TI02/TO02 - -
 110 : TI02/TO02 - -
 111 : TI02/TO02 - -
*/
#define BSP_CFG_PIOR06 (0)
#define BSP_CFG_PIOR05 (0)
#define BSP_CFG_PIOR04 (0)

/* Peripheral I/O redirection register(PIOR1-PIOR12/PIOR11/PIOR10)
   10 pins 
 000 : Fixed

   16 pins 
 000 : TI03 - P41
       TO03 - P41
 001 : TI03 - P41
       TO03 - P07
 010 : TI03 - P06
       TO03 - P06
 011 : TI03 - -
       TO03 - -
 Set PIOR12 to 0.

   20 pins 
 000 : TI03 - P41
       TO03 - P41
 001 : TI03 - P41
       TO03 - P07
 010 : TI03 - P06
       TO03 - P06
 011 : TI03 - P20
       TO03 - P20
  Set PIOR12 to 0.

   24 pins 
 000 : TI03 - P41
       TO03 - P41
 001 : TI03 - P41
       TO03 - P07
 010 : TI03 - P06
       TO03 - P06
 011 : TI03 - P20
       TO03 - P20
 100 : TI03 - P10
       TO03 - P10
 101 : TI03 - P11
       TO03 - P11
 110 : TI03 - -
       TO03 - -
 111 : TI03 - -
       TO03 - -

   32 pins 
 000 : TI03 - P41
       TO03 - P41
 001 : TI03 - P41
       TO03 - P07
 010 : TI03 - P06
       TO03 - P06
 011 : TI03 - P20
       TO03 - P20
 100 : TI03 - P10
       TO03 - P10
 101 : Ti03 - P11
       TO03 - P11
 110 : TI03 - P16
       TO03 - P16
 111 : TI03 - -
       TO03 - -
*/
#define BSP_CFG_PIOR12 (0)
#define BSP_CFG_PIOR11 (0)
#define BSP_CFG_PIOR10 (0)

/* Peripheral I/O redirection register(PIOR1-PIOR14/PIOR13)
   10/16 pins 
 00 : Fixed

   20/24 pins 
 00 : TI04/TO04 - P07
 01 : TI04/TO04 - P23
  Set PIOR14 to 0.

   32 pins 
 00 : TI04/TO04 - P07
 01 : TI04/TO04 - P23
 10 : TI04/TO04 - P17
 11 : TI04/TO04 - -
*/
#define BSP_CFG_PIOR14 (0)
#define BSP_CFG_PIOR13 (0)

/* Peripheral I/O redirection register(PIOR1-PIOR15)
   10 pins 
0 : Fixed

   16/20/24/32 pins
 0 : TI05/TO05 - P122
 1 : TI05/TO05 - P03
*/
#define BSP_CFG_PIOR15 (0)

/* Peripheral I/O redirection register(PIOR1-PIOR16)
   10/16 pins 
 0 : Fixed

   20/24/32 pins 
 0 : TI06/TO06 - P04
 1 : TI06/TO06 - P22
*/
#define BSP_CFG_PIOR16 (0)

/* Peripheral I/O redirection register(PIOR1-PIOR17)
   10 pins 
 0 : Fixed

   16/20/24/32 pins 
 0 : TI07/TO07 - P121
 1 : TI07/TO07 - P05
*/
#define BSP_CFG_PIOR17 (0)

/* Peripheral I/O redirection register(PIOR0-PIOR21/PIOR20)
   10 pins 
 00 : Fixed

   16/20/24/32 pins 
 00 : SCK00/SCL00     - P02
      SI00/RxD0/SDA00 - P01
      SO00/TxD0       - P00
 01 : SCK00/SCL00     - P06
      SI00/RxD0/SDA00 - P05
      SO00/TxD0       - P04
 10 : SCK00/SCL00     - P05
      SI00/RxD0/SDA00 - P04
      SO00/TxD0       - P03
 11 : SCK00/SCL00     - -
      SI00/RxD0/SDA00 - -
      SO00/TxD0       - -
*/
#define BSP_CFG_PIOR21 (0)
#define BSP_CFG_PIOR20 (0)

/* Peripheral I/O redirection register(PIOR2-PIOR24/PIOR23/PIOR22)
   10 pins 
 000 : Fixed

   16 pins 
 000 : SCK11 - P07
       SCL11 - P07
       SI11  - P06
       SDA11 - P06
       SO11  - P05
 001 : SCK11 - P00
       SCL11 - P00
       SI11  - P01
       SDA11 - P01
       SO11  - P02
  Set PIOR24,23 to 0. 

   20 pins 
 000 : SCK11 - P07
       SCL11 - P07
       SI11  - P06
       SDA11 - P06
       SO11  - P05
 001 : SCK11 - P00
       SCL11 - P00
       SI11  - P01
       SDA11 - P01
       SO11  - P02
 010 : SCK11 - P20
       SCL11 - P20
       SI11  - P125
       SDA11 - P41
       SO11  - P41
 011 : SCK11 - P07
       SCL11 - P23
       SI11  - P06
       SDA11 - P22
       SO11  - P05
  Set PIOR24 to 0. 

   24 pins 
 000 : SCK11 - P07
       SCL11 - P07
       SI11  - P06
       SDA11 - P06
       SO11  - P05
 001 : SCK11 - P00
       SCL11 - P00
       SI11  - P01
       SDA11 - P01
       SO11  - P02
 010 : SCK11 - P20
       SCL11 - P20
       SI11  - P125
       SDA11 - P41
       SO11  - P41
 011 : SCK11 - P07
       SCL11 - P23
       SI11  - P06
       SDA11 - P22
       SO11  - P05
 100 : SCK11 - P10
       SCL11 - P10
       SI11  - P60
       SDA11 - P61
       SO11  - P61
 101 : SCK11 - P11
       SCL11 - P11
       SI11  - P00
       SDA11 - P00
       SO11  - P01
 110 : SCK11 - -
       SCL11 - -
       SI11  - -
       SDA11 - -
       SO11  - -
 111 : SCK11 - -
       SCL11 - -
       SI11  - -
       SDA11 - -
       SO11  - -

   32 pins 
 000 : SCK11 - P07
       SCL11 - P07
       SI11  - P06
       SDA11 - P06
       SO11  - P05
 001 : SCK11 - P00
       SCL11 - P00
       SI11  - P01
       SDA11 - P01
       SO11  - P02
 010 : SCK11 - P20
       SCL11 - P20
       SI11  - P125
       SDA11 - P41
       SO11  - P41
 011 : SCK11 - P07
       SCL11 - P23
       SI11  - P06
       SDA11 - P22
       SO11  - P05
 100 : SCK11 - P10
       SCL11 - P10
       SI11  - P60
       SDA11 - P61
       SO11  - P61
 101 : SCK11 - P11
       SCL11 - P11
       SI11  - P00
       SDA11 - P00
       SO11  - P01
 110 : SCK11 - P13
       SCL11 - P13
       SI11  - P14
       SDA11 - P14
       SO11  - P15
 111 : SCK11 - -
       SCL11 - -
       SI11  - -
       SDA11 - -
       SO11  - -
*/
#define BSP_CFG_PIOR24 (0)
#define BSP_CFG_PIOR23 (0)
#define BSP_CFG_PIOR22 (0)

/* Peripheral I/O redirection register(PIOR2-PIOR26/PIOR25)
   10/16/20/24 pins 
 00 : Fixed

   32 pins
 00 : SCK20/SCL20     - P41
      SI20/RxD2/SDA20 - P20
      SO20/TxD2       - P21
 01 : SCK20/SCL20     - P02
      SI20/RxD2/SDA20 - P16
      SO20/TxD2       - P17
 10 : SCK20/SCL20     - P13
      SI20/RxD2/SDA20 - P14
      SO20/TxD2       - P15
 11 : SCK20/SCL20     - -
      SI20/RxD2/SDA20 - -
      SO20/TxD2       - -
*/
#define BSP_CFG_PIOR26 (0)
#define BSP_CFG_PIOR25 (0)

/* Peripheral I/O redirection register(PIOR3-PIOR31/PIOR30)
   10/16 pins 
 00 : Fixed

   20 pins
 00 : RxD1 - P03
      TxD1 - P04
 01 : RxD1 - P21
      TxD1 - P20
 Set PIOR31 to 0. 

   24 pins
 00 : RxD1 - P03
      TxD1 - P04
 01 : RxD1 - P21
      TxD1 - P20
 10 : RxD1 - P10
      TxD1 - P11
 11 : RxD1 - -
      TxD1 - -

   32 pins
 00 : RxD1 - P03
      TxD1 - P04
 01 : RxD1 - P21
      TxD1 - P20
 10 : RxD1 - P10
      TxD1 - P11
 11 : RxD1 - P20
      TxD1 - P42
*/
#define BSP_CFG_PIOR31 (0)
#define BSP_CFG_PIOR30 (0)

/* Peripheral I/O redirection register(PIOR3-PIOR33/PIOR32)
   10 pins 
 00 : SCLA0 - P03
      SDAA0 - P04
 01 : SCLA0 - P00
      SDAA0 - P01
 Set PIOR33 to 0.

   16/20 pins 
 00 : SCLA0 - P06
      SDAA0 - P07
 01 : SCLA0 - P00
      SDAA0 - P01
 Set PIOR33 to 0.

   24 pins 
 00 : SCLA0 - P60
      SDAA0 - P61
 01 : SCLA0 - P06
      SDAA0 - P07
 10 : SCLA0 - P00
      SDAA0 - P01
 11 : SCLA0 - -
      SDAA0 - -

   32 pins 
 00 : SCLA0 - P60
      SDAA0 - P61
 01 : SCLA0 - P06
      SDAA0 - P07
 10 : SCLA0 - P00
      SDAA0 - P01
 11 : SCLA0 - P16
      SDAA0 - P17
*/
#define BSP_CFG_PIOR33 (0)
#define BSP_CFG_PIOR32 (0)

/* Peripheral I/O redirection register(PIOR4-PIOR40)
   10/16/20/24/32 pins 
 0 : INTP0 - P137
 1 : INTP0 - P125
*/
#define BSP_CFG_PIOR40 (0)

/* Peripheral I/O redirection register(PIOR4-PIOR41)
     10/16 pins 
  0 : Fixed

   20/24/32 pins 
 0 : INTP1 - P125
 1 : INTP1 - P20
*/
#define BSP_CFG_PIOR41 (0)

/* Peripheral I/O redirection register(PIOR4-PIOR43/PIOR42)
     10 pins 
 00 : Fixed

   16/20/24 pins 
 00 : INTP2 - P40
 01 : INTP2 - P122
 Set PIOR43 to 0.

   32 pins 
 00 : INTP2 - P40
 01 : INTP2 - P122
 10 : INTP2 - P13
 11 : INTP2 - P14
*/
#define BSP_CFG_PIOR43 (0)
#define BSP_CFG_PIOR42 (0)

/* Peripheral I/O redirection register(PIOR4-PIOR45/PIOR44)
     10 pins 
 00 : Fixed

   16/20 pins 
 00 : INTP3 - P04
 01 : INTP3 - P121
 10 : INTP3 - P41
 11 : INTP3 - -

   24/32 pins 
 00 : INTP3 - P04
 01 : INTP3 - P121
 10 : INTP3 - P41
 11 : INTP3 - P60
*/
#define BSP_CFG_PIOR45 (0)
#define BSP_CFG_PIOR44 (0)

/* Peripheral I/O redirection register(PIOR4-PIOR47/PIOR46)
     10 pins 
 00 : Fixed

   16/20/24 pins 
 00 : INTP4 - P03
 01 : INTP4 - P41
 10 : INTP4 - P121
 11 : INTP4 - -

   32 pins 
 00 : INTP4 - P03
 01 : INTP4 - P41
 10 : INTP4 - P121
 11 : INTP4 - P13
*/
#define BSP_CFG_PIOR47 (0)
#define BSP_CFG_PIOR46 (0)

/* Peripheral I/O redirection register(PIOR5-PIOR51/PIOR50)
   10 pins 
 00 : Fixed

   16 pins 
 00 : INTP5 - P01
 01 : INTP5 - P07
 10 : INTP5 - P121
 11 : INTP5 - -

   20/24/32 pins 
 00 : INTP5 - P01
 01 : INTP5 - P07
 10 : INTP5 - P121
 11 : INTP5 - P22
*/
#define BSP_CFG_PIOR51 (0)
#define BSP_CFG_PIOR50 (0)

/* Peripheral I/O redirection register(PIOR5-PIOR53/PIOR52)
   10 pins 
 00 : Fixed

   16 pins 
 00 : INTP6 - P00
 01 : INTP6 - P05
 Set PIOR53 to 0.

   20 pins 
 00 : INTP6 - P00
 01 : INTP6 - P05
 10 : INTP6 - P23
 11 : INTP6 - -

   24/32 pins 
 00 : INTP6 - P00
 01 : INTP6 - P05
 10 : INTP6 - P23
 11 : INTP6 - P60
*/
#define BSP_CFG_PIOR53 (0)
#define BSP_CFG_PIOR52 (0)

/* Peripheral I/O redirection register(PIOR5-PIOR55/PIOR54)
   10 pins 
 00 : Fixed

   16 pins 
 00 : INTP7 - P02
 01 : INTP7 - P06
 Set PIOR55 to 0.

   20 pins 
 00 : INTP7 - P02
 01 : INTP7 - P06
 10 : INTP7 - P21
 11 : INTP7 - -

   24/32 pins 
 00 : INTP7 - P02
 01 : INTP7 - P06
 10 : INTP7 - P21
 11 : INTP7 - P61
*/
#define BSP_CFG_PIOR55 (0)
#define BSP_CFG_PIOR54 (0)

/* Peripheral I/O redirection register(PIOR5-PIOR56)
   10/16/20/24 pins 
 0 : Fixed

   32 pins 
 0 : INTP8 - P10
 1 : INTP8 - P12
*/
#define BSP_CFG_PIOR56 (0)

/* Peripheral I/O redirection register(PIOR5-PIOR57)
   10/16/20/24 pins
 0 : Fixed

   32 pins 
 0 : INTP9 - P11
 1 : INTP9 - P15
*/
#define BSP_CFG_PIOR57 (0)

/* Peripheral I/O redirection register(PIOR6-PIOR62/PIOR61/PIOR60)
   10 pins 
 000 : PCLBUZ0 - P02
 001 : PCLBUZ0 - P40
 Set PIOR62,61 to 0.

   16/20 pins 
 000 : PCLBUZ0 - P02
 001 : PCLBUZ0 - P40
 010 : PCLBUZ0 - P06
 011 : PCLBUZ0 - -
 Set PIOR62 to 0.

   24/32 pins 
 000 : PCLBUZ0 - P02
 001 : PCLBUZ0 - P40
 010 : PCLBUZ0 - P06
 011 : PCLBUZ0 - P10
 100 : PCLBUZ0 - P11
 101 : PCLBUZ0 - -
 110 : PCLBUZ0 - -
 111 : PCLBUZ0 - -
*/
#define BSP_CFG_PIOR62 (0)
#define BSP_CFG_PIOR61 (0)
#define BSP_CFG_PIOR60 (0)

/* Peripheral I/O redirection register(PIOR6-PIOR65/PIOR64/PIOR63)
   10 pins 
 000 : VCOUT0 - P02
 001 : VCOUT0 - P125
 Set PIOR65,64 to 0.

   16/20/24/32pin 
 000 : VCOUT1 - P07
       VCOUT0 - P02
 001 : VCOUT1 - P07
       VCOUT0 - P125
 010 : VCOUT1 - P125
       VCOUT0 - P02
 011 : VCOUT1 - P07
       VCOUT0 - P41
 100 : VCOUT1 - P41
       VCOUT0 - P02
 101 : VCOUT1 - P125
       VCOUT0 - P41
 110 : VCOUT1 - P41
       VCOUT0 - P125
 111 : VCOUT1 - -
       VCOUT0 - -
*/
#define BSP_CFG_PIOR65 (0)
#define BSP_CFG_PIOR64 (0)
#define BSP_CFG_PIOR63 (0)

/* Peripheral I/O redirection register(PIOR6-PIOR67/PIOR66)
   10 pins
 00 : Fixed

   16/20 pins 
 00 : RTC1HZ - P41
 01 : RTC1HZ - P00
 Set PIOR67 to 0.

   24 pins 
 00 : RTC1HZ - P41
 01 : RTC1HZ - P00
 10 : RTC1HZ - P11
 11 : RTC1HZ - -
 
   32 pins 
 00 : RTC1HZ - P41
 01 : RTC1HZ - P00
 10 : RTC1HZ - P11
 11 : RTC1HZ - P13
*/
#define BSP_CFG_PIOR67 (0)
#define BSP_CFG_PIOR66 (0)

/***********************************************************
 * Invalid memory access detection control register (IAWCTL)
 ***********************************************************/
/* Protected area in RAM
   Invalid Memory Access Detection Control Register (IAWCTL)
   GRAM1/GRAM0
 0 : Disabled. Writing to the RAM is allowed.
 1 : 128 bytes from the base address of the RAM.
 2 : 256 bytes from the base address of the RAM.
 3 : 512 bytes from the base address of the RAM.
*/
#define BSP_CFG_RAM_GUARD_FUNC (0)

/* Protection of port control registers
   Invalid Memory Access Detection Control Register (IAWCTL)
   GPORT
 0 : Disabled. Reading from and writing to the port control registers are possible.
 1 : Enabled. Writing to the port control registers is not allowed. Reading is possible.
 [Protected SFRs] PMxx, PUxx, POMxx, PMCxx, PIOR0 to PIOR6, TSSEL0, 1, VTSEL
 Note:The port registers(Pxx) are not protected.
*/
#define BSP_CFG_PORT_FUNCTION_GUARD (0)

/* Protection of interrupt control registers
   Invalid Memory Access Detection Control Register (IAWCTL)
   GINT
 0 : Disabled. Reading from and writing to the interrupt control registers are allowed.
 1 : Enabled. Writing to the interrupt control registers is not allowed. Reading is possible.
 [Protected SFRs] IFxx, MKxx, PRxx, EGPx, EGNx
*/
#define BSP_CFG_INT_FUNCTION_GUARD (0)

/* Protection of clock and RAM parity error detection control registers
   Invalid Memory Access Detection Control Register (IAWCTL)
   GCSC
 0 : Disabled. Reading from and writing to the clock and RAM parity error detection
      control registers are allowed.
 1 : Enabled. Writing to the clock and RAM parity error detection control registers is 
      not allowed. Reading is possible.
 [Protected SFRs] CMC, CSC, OSTS, CKC, PERx, OSMC, RPECTL
*/
#define BSP_CFG_CHIP_STATE_CTRL_GUARD (0)

/*************************************************
 * Definition for switching functions
 *************************************************/

/* Start up select
 0 : Enable BSP startup program.
 1 : Disable BSP startup program.(e.g. Using user startup program.)
*/
#define BSP_CFG_STARTUP_DISABLE (0)

/* Initialization of peripheral functions by Code Generator/Smart Configurator
 0 : Disable initialization of peripheral functions by Code Generator/Smart Configurator.
 1 : Enable initialization of peripheral functions by Code Generator/Smart Configurator.
*/
#define BSP_CFG_CONFIGURATOR_SELECT (0)

/* Version number of Smart Configurator.
   This macro definitions is updated by Smart Configurator.
   If you are using e2studio, set the following values.
   2021-04 : 1001
   2021-07 : 1010
   2021-10 : 1010
   2022-01 : 1030
   2023-04 : 1060
   If you are using the standalone version of Smart Configurator,
   set the following values.
   v1.0.1  : 1001
   v1.1.0  : 1010
   v1.3.0  : 1030
   v1.6.0  : 1060
*/
#define BSP_CFG_CONFIGURATOR_VERSION    (1001)

/* API function disable(R_BSP_StartClock, R_BSP_StopClock)
 0 : Enable API functions
 1 : Disable API functions
*/
#define BSP_CFG_CLOCK_OPERATION_API_FUNCTIONS_DISABLE (1)

/* API function disable(R_BSP_GetFclkFreqHz)
 0 : Enable API functions
 1 : Disable API functions
*/
#define BSP_CFG_GET_FREQ_API_FUNCTIONS_DISABLE (0)

/* API function disable(R_BSP_SetClockSource)
 0 : Enable API functions
 1 : Disable API functions
*/
#define BSP_CFG_SET_CLOCK_SOURCE_API_FUNCTIONS_DISABLE (1)

/* API function disable(R_BSP_ChangeClockSetting)
 0 : Enable API functions
 1 : Disable API functions
*/
#define BSP_CFG_CHANGE_CLOCK_SETTING_API_FUNCTIONS_DISABLE (1)

/* API function disable(R_BSP_SoftwareDelay)
 0 : Enable API functions
 1 : Disable API functions
*/
#define BSP_CFG_SOFTWARE_DELAY_API_FUNCTIONS_DISABLE (1)

/* Parameter check enable
 0 : Disable parameter check.
 1 : Enable parameter check.
*/
#define BSP_CFG_PARAM_CHECKING_ENABLE (1)

/*************************************************
 * Clock settings
 *************************************************/
/* High-speed system clock pin operation mode
   Clock operation mode control register(CMC)
    XTSEL/EXCLK/OSCSEL
 0 : Port mode
 1 : X1 oscillation mode
 2 : External clock input mode
*/
#define BSP_CFG_HISYSCLK_SOURCE (0)

/* High-speed system clock operation control
   Clock operation status control register(CSC)
   MSTOP
 (X1 oscillation mode)
  0 : X1 oscillator operating
  1 : X1 oscillator stopped
 (External clock input mode)
  0 : External clock from EXCLK pin is valid
  1 : External clock from EXCLK pin is invalid
 (Input port mode)
  0 : Input port
  1 : Input port
*/
#define BSP_CFG_HISYSCLK_OPERATION (1)

/* Subsystem clock pin operation mode
   Clock operation mode control register(CMC)
    XTSEL/EXCLKS/OSCSELS
 0 : Port mode
 1 : XT1 oscillation mode
 2 : External clock input mode
*/
#define BSP_CFG_SUBCLK_SOURCE (0)

/* Subsystem clock operation control
   Clock operation status control register(CSC)
   XTSTOP
 (XT1 oscillation mode)
  0 : XT1 oscillator operating
  1 : XT1 oscillator stopped
 (External clock input mode)
  0 : External clock from the EXCLKS pin is valid
  1 : External clock from the EXCLKS pin is invalid
 (Input port mode)
  0 : Input port
  1 : Input port
*/
#define BSP_CFG_SUBCLK_OPERATION (1)

/* Main system clock(fMAIN) operation control
   System clock control register(CKC)
   MCM0
 0 : Selects the high-speed on-chip oscillator clock(fIH) as the main system clock(fMAIN)
 1 : Selects the high-speed system clock(fMX) as the main system clock(fMAIN)
*/
#define BSP_CFG_MAINCLK_SOURCE (0)

/* Selection of CPU/peripheral hardware clock(fCLK)
   System clock control register(CKC)
   CSS
 0 : Main system clock(fMAIN)
 1 : Subsystem clock(fSUB)
*/
#define BSP_CFG_FCLK_SOURCE (0)

/* Selection of XT1 oscillator oscillation mode
   Clock operation mode control register(CMC)
   AMPHS1, AMPHS0
 0 : Low power consumption oscillation (default)
 1 : Normal oscillation
 2 : Ultra-low power consumption oscillation 
 3 : Setting prohibited
*/
#define BSP_CFG_XT1_OSCMODE (0)

/* Input clock frequency in Hz(High-speed system clock(X1))
*/
#define BSP_CFG_FMX_HZ (12000000)

/* Control of X1 clock oscillation frequency
   Clock operation mode control register(CMC)
   AMPH
 0 : 1 MHz <= fX <= 10 MHz
 1 : 10 MHz < fX <= 12 MHz
 Set the value corresponding to the setting of BSP_CFG_FMX_HZ
*/

/* CPU/peripheral hardware clock frequency in Hz
   (The frequency set when code generation is executed)
*/
#define BSP_CFG_FCLK_HZ (16000000)

/* Oscillation stabilization time selection
   Oscillation stabilization time select register(OSTS)
   OSTS2, OSTS1, OSTS0
 0 : 2^8/fX(fX = 10MHz : 27.2us, fX = 16MHz : 17.0us)
 1 : 2^9/fX(fX = 10MHz : 52.8us, fX = 16MHz : 33.0us)
 2 : 2^10/fX(fX = 10MHz : 104us, fX = 16MHz : 65.0us)
 3 : 2^11/fX(fX = 10MHz : 206us, fX = 16MHz : 129us)
 4 : 2^13/fX(fX = 10MHz : 820us, fX = 16MHz : 513us)
 5 : 2^15/fX(fX = 10MHz : 3.27ms, fX = 16MHz : 2.05ms)
 6 : 2^17/fX(fX = 10MHz : 13.1ms, fX = 16MHz : 8.19ms)
 7 : 2^18/fX(fX = 10MHz : 26.2ms, fX = 16MHz : 16.4ms)
*/
#define BSP_CFG_X1_WAIT_TIME_SEL (7)

/* Setting in STOP mode and in HALT mode while the CPU is opeating with subsystem clock.
   Operation speed mode control register(OSMC)
   RTCLPC
 0 : Enables supply of the subsystem clock to peripheral functions.
 1 : Stops supply of the subsystem clock to peripheral functions
     other than real-time clock 2 and 12-bit interval timer.
*/
#define BSP_CFG_ALLOW_FSUB_IN_STOPHALT (0)

/* Selection of the operating clock for real-time clock 2, 12-bit interval timer.
   Operation speed mode control register(OSMC)
   WUTMMCK0
 0 : Subsystem clock
 1 : Low-speed on-chip oscillator clock(fIL)
*/
#define BSP_CFG_RTC_OUT_CLK_SOURCE (0)

/* High-speed on-chip oscillator clock frequency selection
   High-speed on-chip oscillator frequency select register(HOCODIV)
   HOCODIV2/HOCODIV1/HOCODIV0
  1 : fIH = 16 MHz
  2 : fIH = 8 MHz
  3 : fIH = 4 MHz
  4 : fIH = 2 MHz
  5 : fIH = 1 MHz
  Other than above : Setting prohibited
 */
#define BSP_CFG_HOCO_DIVIDE (1)

/* Operation setting at initial setting */
/* Starts the high-speed on-chip oscillator at initialization
 0 : Stops the high-speed on-chip oscillator at initialization
 1 : Starts the high-speed on-chip oscillator at initialization
*/
#define BSP_CFG_FIH_START_ON_STARTUP (1)

/* This macro lets other modules no if a RTOS is being used.
   0 = RTOS is not used.
   1 = FreeRTOS is used.(This is not available.)
   2 = embOS is used.(This is not available.)
   3 = MicroC_OS is used.(This is not available.)
   4 = Renesas ITRON is used.
*/
#define BSP_CFG_RTOS_USED               (0)

/* Loop count using the main system clock. */
/* The loop count refers to a loop consisting of a "for" statement that executes a single NOP instruction.
   The loop count values are just example.
   Since the actual number of cycles will differ according to factors such as the optimization option,
   you will need to specify a setting that matches your environment. */

/* Subsystem clock oscillation stabilization time.
   If the main system clock is 16 MHz, 400000 means 300.2 ms. */
#define BSP_CFG_SUBWAITTIME              (400000U)

/* High-speed on-chip oscillator clock stabilization time.
   If the main system clock is 16 MHz, 75 means 28.2 us.
    Required wait time : 27 us.
    Referenced Users Manual version : Rev.1.30 */
#define BSP_CFG_FIHWAITTIME              (75U)

/* If the user would like to determine if a warm start reset has occurred, then they may enable one or more of the
   following callback definitions AND provide a call back function name for the respective callback
   function (to be defined by the user). Setting BSP_CFG_USER_WARM_START_CALLBACK_PRE_INITC_ENABLED = 1 will result
   in a callback to the user defined my_sw_warmstart_prec_function just prior to the initialization of the C
   runtime environment by bsp_init_system.
   Setting BSP_CFG_USER_WARM_START_CALLBACK_POST_INITC_ENABLED = 1 will result in a callback to the user defined
   my_sw_warmstart_postc_function just after the initialization of the C runtime environment by bsp_init_hardware.
*/
#define BSP_CFG_USER_WARM_START_CALLBACK_PRE_INITC_ENABLED     (0)
#define BSP_CFG_USER_WARM_START_PRE_C_FUNCTION                 my_sw_warmstart_prec_function

#define BSP_CFG_USER_WARM_START_CALLBACK_POST_INITC_ENABLED    (0)
#define BSP_CFG_USER_WARM_START_POST_C_FUNCTION                my_sw_warmstart_postc_function

#define BSP_CFG_WDT_REFRESH_ENABLE                             (0)

#endif /* R_BSP_CONFIG_REF_HEADER_FILE */

