#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov  5 14:35:20 2019
# Process ID: 19692
# Current directory: C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/design_1_DigiLED_0_0_synth_1
# Command line: vivado.exe -log design_1_DigiLED_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_DigiLED_0_0.tcl
# Log file: C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/design_1_DigiLED_0_0_synth_1/design_1_DigiLED_0_0.vds
# Journal file: C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/design_1_DigiLED_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_DigiLED_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/FPGA/Assignment_1/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
Command: synth_design -top design_1_DigiLED_0_0 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1116 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 713.309 ; gain = 177.727
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_DigiLED_0_0' [c:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ip/design_1_DigiLED_0_0/synth/design_1_DigiLED_0_0.v:56]
INFO: [Synth 8-6157] synthesizing module 'DigiLED_v1_0' [c:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ipshared/936f/hdl/DigiLED_v1_0.v:3]
	Parameter NUMBER_OF_LEDS bound to: 15 - type: integer 
	Parameter REFRESH_DELAY bound to: 2000 - type: integer 
	Parameter COLOR_MODE bound to: RGB - type: string 
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'DigiLED_v1_0_S00_AXI' [c:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ipshared/936f/hdl/DigiLED_v1_0_S00_AXI.v:4]
	Parameter NUMBER_OF_LEDS bound to: 15 - type: integer 
	Parameter REFRESH_DELAY bound to: 2000 - type: integer 
	Parameter COLOR_MODE bound to: RGB - type: string 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 5 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'led_driver' [c:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ipshared/936f/hdl/led_driver.v:3]
	Parameter number_of_leds bound to: 15 - type: integer 
	Parameter time_to_delay bound to: 2000 - type: integer 
	Parameter frame_counter_div_max bound to: 129 - type: integer 
	Parameter frame_counter_max bound to: 23 - type: integer 
	Parameter PMW0_counter_max bound to: 35 - type: integer 
	Parameter PMW1_counter_max bound to: 70 - type: integer 
	Parameter BITBANG0_ST bound to: 2'b00 
	Parameter BITBANG1_ST bound to: 2'b01 
	Parameter BITBANG2_ST bound to: 2'b10 
	Parameter DELAY_ST bound to: 2'b11 
WARNING: [Synth 8-5788] Register internal_color_reg in module led_driver is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ipshared/936f/hdl/led_driver.v:51]
INFO: [Synth 8-6155] done synthesizing module 'led_driver' (1#1) [c:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ipshared/936f/hdl/led_driver.v:3]
WARNING: [Synth 8-3936] Found unconnected internal register 'rgb_temp_reg' and it is trimmed from '32' to '24' bits. [c:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ipshared/936f/hdl/DigiLED_v1_0_S00_AXI.v:367]
INFO: [Synth 8-6155] done synthesizing module 'DigiLED_v1_0_S00_AXI' (2#1) [c:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ipshared/936f/hdl/DigiLED_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'DigiLED_v1_0' (3#1) [c:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ipshared/936f/hdl/DigiLED_v1_0.v:3]
INFO: [Synth 8-6155] done synthesizing module 'design_1_DigiLED_0_0' (4#1) [c:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ip/design_1_DigiLED_0_0/synth/design_1_DigiLED_0_0.v:56]
WARNING: [Synth 8-3331] design DigiLED_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design DigiLED_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design DigiLED_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design DigiLED_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design DigiLED_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design DigiLED_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 780.293 ; gain = 244.711
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 780.293 ; gain = 244.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 780.293 ; gain = 244.711
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 895.898 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.077 . Memory (MB): peak = 897.887 ; gain = 1.988
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 897.887 ; gain = 362.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 897.887 ; gain = 362.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 897.887 ; gain = 362.305
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'led_driver'
INFO: [Synth 8-4471] merging register 'slv_reg2_reg[31:0]' into 'slv_reg1_reg[31:0]' [c:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ipshared/936f/hdl/DigiLED_v1_0_S00_AXI.v:213]
INFO: [Synth 8-4471] merging register 'slv_reg3_reg[31:0]' into 'slv_reg1_reg[31:0]' [c:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.srcs/sources_1/bd/design_1/ipshared/936f/hdl/DigiLED_v1_0_S00_AXI.v:214]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                  iSTATE |                               01 |                               01
                 iSTATE1 |                               10 |                               10
                 iSTATE2 |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'led_driver'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 897.887 ; gain = 362.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 2     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---RAMs : 
	              480 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module led_driver 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   8 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module DigiLED_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---RAMs : 
	              480 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1_DigiLED_0_0 has unconnected port s00_axi_awprot[2]
WARNING: [Synth 8-3331] design design_1_DigiLED_0_0 has unconnected port s00_axi_awprot[1]
WARNING: [Synth 8-3331] design design_1_DigiLED_0_0 has unconnected port s00_axi_awprot[0]
WARNING: [Synth 8-3331] design design_1_DigiLED_0_0 has unconnected port s00_axi_arprot[2]
WARNING: [Synth 8-3331] design design_1_DigiLED_0_0 has unconnected port s00_axi_arprot[1]
WARNING: [Synth 8-3331] design design_1_DigiLED_0_0 has unconnected port s00_axi_arprot[0]
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[0]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[1]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[2]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[3]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[4]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[5]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[6]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[7]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[8]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[9]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[10]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[11]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[12]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[13]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[14]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[15]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[16]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[17]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[18]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[19]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[20]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[21]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[22]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[23]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[24]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[25]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[26]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[27]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[28]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[29]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[30]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/DigiLED_v1_0_S00_AXI_inst/slv_reg1_reg[31] )
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/DigiLED_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/DigiLED_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/DigiLED_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/DigiLED_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 897.887 ; gain = 362.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+---------------------+---------------------------------------------+-----------+----------------------+--------------+
|Module Name          | RTL Object                                  | Inference | Size (Depth x Width) | Primitives   | 
+---------------------+---------------------------------------------+-----------+----------------------+--------------+
|design_1_DigiLED_0_0 | inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg | Implied   | 16 x 32              | RAM32M x 6   | 
+---------------------+---------------------------------------------+-----------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 897.887 ; gain = 362.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 897.887 ; gain = 362.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+---------------------+---------------------------------------------+-----------+----------------------+--------------+
|Module Name          | RTL Object                                  | Inference | Size (Depth x Width) | Primitives   | 
+---------------------+---------------------------------------------+-----------+----------------------+--------------+
|design_1_DigiLED_0_0 | inst/DigiLED_v1_0_S00_AXI_inst/led_data_reg | Implied   | 16 x 32              | RAM32M x 6   | 
+---------------------+---------------------------------------------+-----------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 897.887 ; gain = 362.305
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 903.387 ; gain = 367.805
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 903.387 ; gain = 367.805
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 903.387 ; gain = 367.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 903.387 ; gain = 367.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 903.387 ; gain = 367.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 903.387 ; gain = 367.805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    32|
|2     |LUT1   |     8|
|3     |LUT2   |   117|
|4     |LUT3   |     8|
|5     |LUT4   |    22|
|6     |LUT5   |    10|
|7     |LUT6   |    35|
|8     |RAM32M |     4|
|9     |FDCE   |     8|
|10    |FDRE   |   205|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+---------------------+------+
|      |Instance                      |Module               |Cells |
+------+------------------------------+---------------------+------+
|1     |top                           |                     |   449|
|2     |  inst                        |DigiLED_v1_0         |   449|
|3     |    DigiLED_v1_0_S00_AXI_inst |DigiLED_v1_0_S00_AXI |   449|
|4     |      led_driver              |led_driver           |   289|
+------+------------------------------+---------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 903.387 ; gain = 367.805
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 903.387 ; gain = 250.211
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 903.387 ; gain = 367.805
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 917.910 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 4 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 4 instances

INFO: [Common 17-83] Releasing license: Synthesis
62 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 917.910 ; gain = 616.324
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 917.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/design_1_DigiLED_0_0_synth_1/design_1_DigiLED_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_DigiLED_0_0, cache-ID = c8ca9207d789b255
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 917.910 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/FPGA/Assignment_1/FPGA/PongDesign/PongDesign.runs/design_1_DigiLED_0_0_synth_1/design_1_DigiLED_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_DigiLED_0_0_utilization_synth.rpt -pb design_1_DigiLED_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov  5 14:36:09 2019...
