# Ignore simulation output files
*.vcd
*.wlf
*.ghw
*.log
*.out
*.wdb
*.wcfg

# Ignore ModelSim/QuestaSim specific files
modelsim.ini
transcript
vsim.wlf
work/

# Ignore synthesis tool output files
*.rpt
*.syn
*.edf
*.xrf
*.ngc
*.ngr
*.ncd
*.pcf
*.bit
*.map
*.mrp
*.twr
*.drc
*.bgn
*.par
*.xwbt
*.htm
*.html

# Ignore temporary files
*.tmp
*.temp
*.bak
*~

# Ignore generated simulation models or intermediate files
sim/models/
sim/results/

# Ignore build folder
/build/

# Ignore files generated by FPGA tools
*.ngd
*.ntrc
*.tcl
*.xdl
*.log
*.twr
*.xmsgs

# Ignore FPGA constraints files (can be uncommented if necessary)
# *.ucf
# *.qsf
# *.xdc

# Ignore IDE-specific files
.idea/
.vscode/

# Ignore any temporary backup or cache files
*.swp
*.swo
*.backup