#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5b07885c0760 .scope module, "testbench" "testbench" 2 3;
 .timescale 0 0;
    .port_info 0 /OUTPUT 16 "cout";
v0x5b0788615e20_0 .net "bus", 15 0, v0x5b0788614d00_0;  1 drivers
v0x5b0788615ee0_0 .var "clock", 0 0;
v0x5b0788615f80_0 .var "cout", 15 0;
v0x5b0788616020_0 .net "exit", 0 0, v0x5b0788614f90_0;  1 drivers
E_0x5b07885d1e80 .event anyedge, v0x5b0788614f90_0;
S_0x5b07885c08f0 .scope module, "p" "processor" 2 17, 3 4 0, S_0x5b07885c0760;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /OUTPUT 16 "bus";
    .port_info 2 /OUTPUT 1 "exit";
P_0x5b07885dcce0 .param/l "ADD" 0 3 9, C4<000>;
P_0x5b07885dcd20 .param/l "BNE" 0 3 15, C4<110>;
P_0x5b07885dcd60 .param/l "HLT" 0 3 12, C4<011>;
P_0x5b07885dcda0 .param/l "LDI" 0 3 14, C4<101>;
P_0x5b07885dcde0 .param/l "NAN" 0 3 11, C4<010>;
P_0x5b07885dce20 .param/l "OUT" 0 3 13, C4<100>;
P_0x5b07885dce60 .param/l "REP" 0 3 16, C4<111>;
P_0x5b07885dcea0 .param/l "SUB" 0 3 10, C4<001>;
v0x5b0788614d00_0 .var "bus", 15 0;
v0x5b0788614e00_0 .var "clearCont", 0 0;
v0x5b0788614ec0_0 .net "clock", 0 0, v0x5b0788615ee0_0;  1 drivers
v0x5b0788614f90_0 .var "exit", 0 0;
v0x5b0788615030_0 .var "jmp", 5 0;
v0x5b07886150d0_0 .var "muxSelect", 1 0;
v0x5b07886151a0_0 .net "outBReg", 15 0, v0x5b078860d340_0;  1 drivers
v0x5b0788615240_0 .net "outCont", 1 0, v0x5b0788611a80_0;  1 drivers
v0x5b0788615330_0 .net "outEx", 15 0, v0x5b0788611f10_0;  1 drivers
v0x5b07886153f0_0 .net "outMem", 15 0, v0x5b0788612dc0_0;  1 drivers
v0x5b0788615500_0 .net "outMulti", 15 0, v0x5b0788612850_0;  1 drivers
v0x5b07886155c0_0 .net "outRA", 15 0, v0x5b0788613a10_0;  1 drivers
v0x5b07886156d0_0 .net "outRR", 15 0, v0x5b0788614060_0;  1 drivers
v0x5b07886157e0_0 .net "outUla", 15 0, v0x5b0788614ba0_0;  1 drivers
v0x5b07886158f0_0 .net "progCounter", 5 0, v0x5b0788613400_0;  1 drivers
v0x5b0788615a00_0 .var "rAe", 0 0;
v0x5b0788615aa0_0 .var "rRe", 0 0;
v0x5b0788615c50_0 .var "regSelect", 2 0;
v0x5b0788615d40_0 .var "w", 0 0;
E_0x5b07885d1fe0 .event anyedge, v0x5b078860d790_0;
L_0x5b07886260f0 .part v0x5b0788612dc0_0, 13, 3;
S_0x5b07885cb880 .scope module, "b1" "bancoReg" 3 30, 4 2 0, S_0x5b07885c08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 3 "key";
    .port_info 3 /INPUT 1 "w";
    .port_info 4 /INPUT 1 "clock";
v0x5b07886104f0_0 .net "clock", 0 0, v0x5b0788615ee0_0;  alias, 1 drivers
v0x5b07886105b0_0 .net "in", 15 0, v0x5b0788612850_0;  alias, 1 drivers
v0x5b0788610670_0 .net "key", 2 0, v0x5b0788615c50_0;  1 drivers
v0x5b0788610740_0 .net "out", 15 0, v0x5b078860d340_0;  alias, 1 drivers
v0x5b0788610810_0 .net "outR0", 15 0, v0x5b078860d9f0_0;  1 drivers
v0x5b0788610900_0 .net "outR1", 15 0, v0x5b078860df90_0;  1 drivers
v0x5b0788610a10_0 .net "outR2", 15 0, v0x5b078860e590_0;  1 drivers
v0x5b0788610b20_0 .net "outR3", 15 0, v0x5b078860eb30_0;  1 drivers
v0x5b0788610c30_0 .net "outR4", 15 0, v0x5b078860f200_0;  1 drivers
v0x5b0788610cf0_0 .net "outR5", 15 0, v0x5b078860f760_0;  1 drivers
v0x5b0788610e00_0 .net "outR6", 15 0, v0x5b078860fcc0_0;  1 drivers
v0x5b0788610f10_0 .net "outR7", 15 0, v0x5b0788610370_0;  1 drivers
v0x5b0788611020_0 .var "r0e", 0 0;
v0x5b07886110c0_0 .var "r1e", 0 0;
v0x5b0788611160_0 .var "r2e", 0 0;
v0x5b0788611200_0 .var "r3e", 0 0;
v0x5b07886112a0_0 .var "r4e", 0 0;
v0x5b0788611450_0 .var "r5e", 0 0;
v0x5b07886114f0_0 .var "r6e", 0 0;
v0x5b0788611590_0 .var "r7e", 0 0;
v0x5b0788611630_0 .net "w", 0 0, v0x5b0788615d40_0;  1 drivers
E_0x5b07885d2140 .event anyedge, v0x5b0788611630_0, v0x5b078860d260_0;
S_0x5b07885cba60 .scope module, "mOut" "mux8x3" 4 11, 5 3 0, S_0x5b07885cb880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i0";
    .port_info 1 /INPUT 16 "i1";
    .port_info 2 /INPUT 16 "i2";
    .port_info 3 /INPUT 16 "i3";
    .port_info 4 /INPUT 16 "i4";
    .port_info 5 /INPUT 16 "i5";
    .port_info 6 /INPUT 16 "i6";
    .port_info 7 /INPUT 16 "i7";
    .port_info 8 /INPUT 3 "key";
    .port_info 9 /OUTPUT 16 "out";
v0x5b07885e44f0_0 .net "i0", 15 0, v0x5b078860d9f0_0;  alias, 1 drivers
v0x5b07885e3cb0_0 .net "i1", 15 0, v0x5b078860df90_0;  alias, 1 drivers
v0x5b07885e3470_0 .net "i2", 15 0, v0x5b078860e590_0;  alias, 1 drivers
v0x5b07885e2c30_0 .net "i3", 15 0, v0x5b078860eb30_0;  alias, 1 drivers
v0x5b07885e23f0_0 .net "i4", 15 0, v0x5b078860f200_0;  alias, 1 drivers
v0x5b07885e1bb0_0 .net "i5", 15 0, v0x5b078860f760_0;  alias, 1 drivers
v0x5b07885e1340_0 .net "i6", 15 0, v0x5b078860fcc0_0;  alias, 1 drivers
v0x5b078860d180_0 .net "i7", 15 0, v0x5b0788610370_0;  alias, 1 drivers
v0x5b078860d260_0 .net "key", 2 0, v0x5b0788615c50_0;  alias, 1 drivers
v0x5b078860d340_0 .var "out", 15 0;
E_0x5b07885d22a0/0 .event anyedge, v0x5b078860d260_0, v0x5b07885e44f0_0, v0x5b07885e3cb0_0, v0x5b07885e3470_0;
E_0x5b07885d22a0/1 .event anyedge, v0x5b07885e2c30_0, v0x5b07885e23f0_0, v0x5b07885e1bb0_0, v0x5b07885e1340_0;
E_0x5b07885d22a0/2 .event anyedge, v0x5b078860d180_0;
E_0x5b07885d22a0 .event/or E_0x5b07885d22a0/0, E_0x5b07885d22a0/1, E_0x5b07885d22a0/2;
S_0x5b078860d5c0 .scope module, "re0" "registrador" 4 13, 6 3 0, S_0x5b07885cb880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "clock";
v0x5b078860d790_0 .net "clock", 0 0, v0x5b0788615ee0_0;  alias, 1 drivers
v0x5b078860d870_0 .net "enable", 0 0, v0x5b0788611020_0;  1 drivers
v0x5b078860d930_0 .net "in", 15 0, v0x5b0788612850_0;  alias, 1 drivers
v0x5b078860d9f0_0 .var "out", 15 0;
E_0x5b07885d0300 .event posedge, v0x5b078860d790_0;
S_0x5b078860db10 .scope module, "re1" "registrador" 4 14, 6 3 0, S_0x5b07885cb880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "clock";
v0x5b078860dd20_0 .net "clock", 0 0, v0x5b0788615ee0_0;  alias, 1 drivers
v0x5b078860ddf0_0 .net "enable", 0 0, v0x5b07886110c0_0;  1 drivers
v0x5b078860de90_0 .net "in", 15 0, v0x5b0788612850_0;  alias, 1 drivers
v0x5b078860df90_0 .var "out", 15 0;
S_0x5b078860e0f0 .scope module, "re2" "registrador" 4 15, 6 3 0, S_0x5b07885cb880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "clock";
v0x5b078860e2d0_0 .net "clock", 0 0, v0x5b0788615ee0_0;  alias, 1 drivers
v0x5b078860e3e0_0 .net "enable", 0 0, v0x5b0788611160_0;  1 drivers
v0x5b078860e4a0_0 .net "in", 15 0, v0x5b0788612850_0;  alias, 1 drivers
v0x5b078860e590_0 .var "out", 15 0;
S_0x5b078860e6e0 .scope module, "re3" "registrador" 4 16, 6 3 0, S_0x5b07885cb880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "clock";
v0x5b078860e910_0 .net "clock", 0 0, v0x5b0788615ee0_0;  alias, 1 drivers
v0x5b078860e9d0_0 .net "enable", 0 0, v0x5b0788611200_0;  1 drivers
v0x5b078860ea90_0 .net "in", 15 0, v0x5b0788612850_0;  alias, 1 drivers
v0x5b078860eb30_0 .var "out", 15 0;
S_0x5b078860ecb0 .scope module, "re4" "registrador" 4 17, 6 3 0, S_0x5b07885cb880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "clock";
v0x5b078860ee90_0 .net "clock", 0 0, v0x5b0788615ee0_0;  alias, 1 drivers
v0x5b078860efe0_0 .net "enable", 0 0, v0x5b07886112a0_0;  1 drivers
v0x5b078860f0a0_0 .net "in", 15 0, v0x5b0788612850_0;  alias, 1 drivers
v0x5b078860f200_0 .var "out", 15 0;
S_0x5b078860f380 .scope module, "re5" "registrador" 4 18, 6 3 0, S_0x5b07885cb880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "clock";
v0x5b078860f510_0 .net "clock", 0 0, v0x5b0788615ee0_0;  alias, 1 drivers
v0x5b078860f5d0_0 .net "enable", 0 0, v0x5b0788611450_0;  1 drivers
v0x5b078860f690_0 .net "in", 15 0, v0x5b0788612850_0;  alias, 1 drivers
v0x5b078860f760_0 .var "out", 15 0;
S_0x5b078860f8e0 .scope module, "re6" "registrador" 4 19, 6 3 0, S_0x5b07885cb880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "clock";
v0x5b078860fa70_0 .net "clock", 0 0, v0x5b0788615ee0_0;  alias, 1 drivers
v0x5b078860fb30_0 .net "enable", 0 0, v0x5b07886114f0_0;  1 drivers
v0x5b078860fbf0_0 .net "in", 15 0, v0x5b0788612850_0;  alias, 1 drivers
v0x5b078860fcc0_0 .var "out", 15 0;
S_0x5b078860fe40 .scope module, "re7" "registrador" 4 20, 6 3 0, S_0x5b07885cb880;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "clock";
v0x5b0788610120_0 .net "clock", 0 0, v0x5b0788615ee0_0;  alias, 1 drivers
v0x5b07886101e0_0 .net "enable", 0 0, v0x5b0788611590_0;  1 drivers
v0x5b07886102a0_0 .net "in", 15 0, v0x5b0788612850_0;  alias, 1 drivers
v0x5b0788610370_0 .var "out", 15 0;
S_0x5b07886116d0 .scope module, "c1" "counter" 3 41, 7 4 0, S_0x5b07885c08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "clear";
    .port_info 2 /OUTPUT 2 "out";
v0x5b0788611900_0 .net "clear", 0 0, v0x5b0788614e00_0;  1 drivers
v0x5b07886119c0_0 .net "clock", 0 0, v0x5b0788615ee0_0;  alias, 1 drivers
v0x5b0788611a80_0 .var "out", 1 0;
S_0x5b0788611ba0 .scope module, "ex" "extensor" 3 32, 8 2 0, S_0x5b07885c08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
v0x5b0788611e10_0 .net "in", 15 0, v0x5b0788612dc0_0;  alias, 1 drivers
v0x5b0788611f10_0 .var "out", 15 0;
E_0x5b0788611db0 .event anyedge, v0x5b0788611e10_0;
S_0x5b0788612050 .scope module, "m1" "mux4x2" 3 34, 9 3 0, S_0x5b07885c08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "i0";
    .port_info 1 /INPUT 16 "i1";
    .port_info 2 /INPUT 16 "i2";
    .port_info 3 /INPUT 16 "i3";
    .port_info 4 /INPUT 2 "key";
    .port_info 5 /OUTPUT 16 "out";
v0x5b0788612380_0 .net "i0", 15 0, v0x5b078860d340_0;  alias, 1 drivers
v0x5b07886124b0_0 .net "i1", 15 0, v0x5b0788614060_0;  alias, 1 drivers
v0x5b0788612590_0 .net "i2", 15 0, v0x5b0788611f10_0;  alias, 1 drivers
L_0x7c61e33b7018 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5b0788612660_0 .net "i3", 15 0, L_0x7c61e33b7018;  1 drivers
v0x5b0788612720_0 .net "key", 1 0, v0x5b07886150d0_0;  1 drivers
v0x5b0788612850_0 .var "out", 15 0;
E_0x5b0788612310/0 .event anyedge, v0x5b0788612720_0, v0x5b078860d340_0, v0x5b07886124b0_0, v0x5b0788611f10_0;
E_0x5b0788612310/1 .event anyedge, v0x5b0788612660_0;
E_0x5b0788612310 .event/or E_0x5b0788612310/0, E_0x5b0788612310/1;
S_0x5b0788612a10 .scope module, "mem1" "memoria" 3 45, 10 2 0, S_0x5b07885c08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "pc";
    .port_info 1 /OUTPUT 16 "out";
v0x5b0788612ce0 .array "mem", 0 63, 15 0;
v0x5b0788612dc0_0 .var "out", 15 0;
v0x5b0788612e80_0 .net "pc", 5 0, v0x5b0788613400_0;  alias, 1 drivers
E_0x5b0788612c60 .event anyedge, v0x5b0788612e80_0;
S_0x5b0788612f80 .scope module, "p1" "pc" 3 43, 11 2 0, S_0x5b07885c08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "cont";
    .port_info 1 /INPUT 6 "jmp";
    .port_info 2 /OUTPUT 6 "pc";
v0x5b0788613230_0 .net "cont", 1 0, v0x5b0788611a80_0;  alias, 1 drivers
v0x5b0788613340_0 .net "jmp", 5 0, v0x5b0788615030_0;  1 drivers
v0x5b0788613400_0 .var "pc", 5 0;
E_0x5b07886131b0 .event anyedge, v0x5b0788611a80_0;
S_0x5b0788613560 .scope module, "rA" "registrador" 3 37, 6 3 0, S_0x5b07885c08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "clock";
v0x5b07886137e0_0 .net "clock", 0 0, v0x5b0788615ee0_0;  alias, 1 drivers
v0x5b0788613880_0 .net "enable", 0 0, v0x5b0788615a00_0;  1 drivers
v0x5b0788613940_0 .net "in", 15 0, v0x5b0788612850_0;  alias, 1 drivers
v0x5b0788613a10_0 .var "out", 15 0;
S_0x5b0788613ba0 .scope module, "rR" "registrador" 3 36, 6 3 0, S_0x5b07885c08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /OUTPUT 16 "out";
    .port_info 3 /INPUT 1 "clock";
v0x5b0788613df0_0 .net "clock", 0 0, v0x5b0788615ee0_0;  alias, 1 drivers
v0x5b0788613eb0_0 .net "enable", 0 0, v0x5b0788615aa0_0;  1 drivers
v0x5b0788613f70_0 .net "in", 15 0, v0x5b0788614ba0_0;  alias, 1 drivers
v0x5b0788614060_0 .var "out", 15 0;
S_0x5b07886141e0 .scope module, "u1" "ula" 3 39, 12 4 0, S_0x5b07885c08f0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "rA";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 3 "opSelect";
    .port_info 3 /OUTPUT 16 "rG";
P_0x5b07886143c0 .param/l "ADD" 0 12 12, C4<000>;
P_0x5b0788614400 .param/l "LDI" 0 12 11, C4<101>;
P_0x5b0788614440 .param/l "NAN" 0 12 14, C4<010>;
P_0x5b0788614480 .param/l "OUT" 0 12 15, C4<100>;
P_0x5b07886144c0 .param/l "REP" 0 12 10, C4<111>;
P_0x5b0788614500 .param/l "SUB" 0 12 13, C4<001>;
v0x5b07886148e0_0 .net "b", 15 0, v0x5b0788612850_0;  alias, 1 drivers
v0x5b07886149c0_0 .net "opSelect", 2 0, L_0x5b07886260f0;  1 drivers
v0x5b0788614aa0_0 .net "rA", 15 0, v0x5b0788613a10_0;  alias, 1 drivers
v0x5b0788614ba0_0 .var "rG", 15 0;
E_0x5b0788614880 .event anyedge, v0x5b07886149c0_0, v0x5b0788613a10_0, v0x5b078860d930_0;
    .scope S_0x5b07885cba60;
T_0 ;
    %wait E_0x5b07885d22a0;
    %load/vec4 v0x5b078860d260_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %jmp T_0.8;
T_0.0 ;
    %load/vec4 v0x5b07885e44f0_0;
    %store/vec4 v0x5b078860d340_0, 0, 16;
    %jmp T_0.8;
T_0.1 ;
    %load/vec4 v0x5b07885e3cb0_0;
    %store/vec4 v0x5b078860d340_0, 0, 16;
    %jmp T_0.8;
T_0.2 ;
    %load/vec4 v0x5b07885e3470_0;
    %store/vec4 v0x5b078860d340_0, 0, 16;
    %jmp T_0.8;
T_0.3 ;
    %load/vec4 v0x5b07885e2c30_0;
    %store/vec4 v0x5b078860d340_0, 0, 16;
    %jmp T_0.8;
T_0.4 ;
    %load/vec4 v0x5b07885e23f0_0;
    %store/vec4 v0x5b078860d340_0, 0, 16;
    %jmp T_0.8;
T_0.5 ;
    %load/vec4 v0x5b07885e1bb0_0;
    %store/vec4 v0x5b078860d340_0, 0, 16;
    %jmp T_0.8;
T_0.6 ;
    %load/vec4 v0x5b07885e1340_0;
    %store/vec4 v0x5b078860d340_0, 0, 16;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v0x5b078860d180_0;
    %store/vec4 v0x5b078860d340_0, 0, 16;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5b078860d5c0;
T_1 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5b078860d9f0_0, 0, 16;
    %end;
    .thread T_1;
    .scope S_0x5b078860d5c0;
T_2 ;
    %wait E_0x5b07885d0300;
    %load/vec4 v0x5b078860d870_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0x5b078860d930_0;
    %store/vec4 v0x5b078860d9f0_0, 0, 16;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5b078860db10;
T_3 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5b078860df90_0, 0, 16;
    %end;
    .thread T_3;
    .scope S_0x5b078860db10;
T_4 ;
    %wait E_0x5b07885d0300;
    %load/vec4 v0x5b078860ddf0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x5b078860de90_0;
    %store/vec4 v0x5b078860df90_0, 0, 16;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5b078860e0f0;
T_5 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5b078860e590_0, 0, 16;
    %end;
    .thread T_5;
    .scope S_0x5b078860e0f0;
T_6 ;
    %wait E_0x5b07885d0300;
    %load/vec4 v0x5b078860e3e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x5b078860e4a0_0;
    %store/vec4 v0x5b078860e590_0, 0, 16;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5b078860e6e0;
T_7 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5b078860eb30_0, 0, 16;
    %end;
    .thread T_7;
    .scope S_0x5b078860e6e0;
T_8 ;
    %wait E_0x5b07885d0300;
    %load/vec4 v0x5b078860e9d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x5b078860ea90_0;
    %store/vec4 v0x5b078860eb30_0, 0, 16;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5b078860ecb0;
T_9 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5b078860f200_0, 0, 16;
    %end;
    .thread T_9;
    .scope S_0x5b078860ecb0;
T_10 ;
    %wait E_0x5b07885d0300;
    %load/vec4 v0x5b078860efe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x5b078860f0a0_0;
    %store/vec4 v0x5b078860f200_0, 0, 16;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x5b078860f380;
T_11 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5b078860f760_0, 0, 16;
    %end;
    .thread T_11;
    .scope S_0x5b078860f380;
T_12 ;
    %wait E_0x5b07885d0300;
    %load/vec4 v0x5b078860f5d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_12.0, 4;
    %load/vec4 v0x5b078860f690_0;
    %store/vec4 v0x5b078860f760_0, 0, 16;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0x5b078860f8e0;
T_13 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5b078860fcc0_0, 0, 16;
    %end;
    .thread T_13;
    .scope S_0x5b078860f8e0;
T_14 ;
    %wait E_0x5b07885d0300;
    %load/vec4 v0x5b078860fb30_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0x5b078860fbf0_0;
    %store/vec4 v0x5b078860fcc0_0, 0, 16;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0x5b078860fe40;
T_15 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5b0788610370_0, 0, 16;
    %end;
    .thread T_15;
    .scope S_0x5b078860fe40;
T_16 ;
    %wait E_0x5b07885d0300;
    %load/vec4 v0x5b07886101e0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v0x5b07886102a0_0;
    %store/vec4 v0x5b0788610370_0, 0, 16;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x5b07885cb880;
T_17 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788611020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b07886110c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788611160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788611200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b07886112a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788611450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b07886114f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788611590_0, 0, 1;
    %end;
    .thread T_17;
    .scope S_0x5b07885cb880;
T_18 ;
    %wait E_0x5b07885d2140;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788611020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b07886110c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788611160_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788611200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b07886112a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788611450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b07886114f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788611590_0, 0, 1;
    %load/vec4 v0x5b0788611630_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v0x5b0788610670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_18.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_18.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_18.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_18.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_18.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_18.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_18.9, 6;
    %jmp T_18.10;
T_18.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0788611020_0, 0, 1;
    %jmp T_18.10;
T_18.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b07886110c0_0, 0, 1;
    %jmp T_18.10;
T_18.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0788611160_0, 0, 1;
    %jmp T_18.10;
T_18.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0788611200_0, 0, 1;
    %jmp T_18.10;
T_18.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b07886112a0_0, 0, 1;
    %jmp T_18.10;
T_18.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0788611450_0, 0, 1;
    %jmp T_18.10;
T_18.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b07886114f0_0, 0, 1;
    %jmp T_18.10;
T_18.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0788611590_0, 0, 1;
    %jmp T_18.10;
T_18.10 ;
    %pop/vec4 1;
T_18.0 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5b0788611ba0;
T_19 ;
    %wait E_0x5b0788611db0;
    %load/vec4 v0x5b0788611e10_0;
    %parti/s 1, 9, 5;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %pushi/vec4 63, 0, 6;
    %load/vec4 v0x5b0788611e10_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b0788611f10_0, 0, 16;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 0, 0, 6;
    %load/vec4 v0x5b0788611e10_0;
    %parti/s 10, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x5b0788611f10_0, 0, 16;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5b0788612050;
T_20 ;
    %wait E_0x5b0788612310;
    %load/vec4 v0x5b0788612720_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_20.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_20.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_20.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_20.3, 6;
    %jmp T_20.4;
T_20.0 ;
    %load/vec4 v0x5b0788612380_0;
    %store/vec4 v0x5b0788612850_0, 0, 16;
    %jmp T_20.4;
T_20.1 ;
    %load/vec4 v0x5b07886124b0_0;
    %store/vec4 v0x5b0788612850_0, 0, 16;
    %jmp T_20.4;
T_20.2 ;
    %load/vec4 v0x5b0788612590_0;
    %store/vec4 v0x5b0788612850_0, 0, 16;
    %jmp T_20.4;
T_20.3 ;
    %load/vec4 v0x5b0788612660_0;
    %store/vec4 v0x5b0788612850_0, 0, 16;
    %jmp T_20.4;
T_20.4 ;
    %pop/vec4 1;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5b0788613ba0;
T_21 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5b0788614060_0, 0, 16;
    %end;
    .thread T_21;
    .scope S_0x5b0788613ba0;
T_22 ;
    %wait E_0x5b07885d0300;
    %load/vec4 v0x5b0788613eb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v0x5b0788613f70_0;
    %store/vec4 v0x5b0788614060_0, 0, 16;
T_22.0 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0x5b0788613560;
T_23 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x5b0788613a10_0, 0, 16;
    %end;
    .thread T_23;
    .scope S_0x5b0788613560;
T_24 ;
    %wait E_0x5b07885d0300;
    %load/vec4 v0x5b0788613880_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_24.0, 4;
    %load/vec4 v0x5b0788613940_0;
    %store/vec4 v0x5b0788613a10_0, 0, 16;
T_24.0 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0x5b07886141e0;
T_25 ;
    %wait E_0x5b0788614880;
    %load/vec4 v0x5b07886149c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_25.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_25.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_25.2, 6;
    %load/vec4 v0x5b0788614aa0_0;
    %store/vec4 v0x5b0788614ba0_0, 0, 16;
    %jmp T_25.4;
T_25.0 ;
    %load/vec4 v0x5b0788614aa0_0;
    %load/vec4 v0x5b07886148e0_0;
    %add;
    %store/vec4 v0x5b0788614ba0_0, 0, 16;
    %jmp T_25.4;
T_25.1 ;
    %load/vec4 v0x5b0788614aa0_0;
    %load/vec4 v0x5b07886148e0_0;
    %sub;
    %store/vec4 v0x5b0788614ba0_0, 0, 16;
    %jmp T_25.4;
T_25.2 ;
    %load/vec4 v0x5b0788614aa0_0;
    %load/vec4 v0x5b07886148e0_0;
    %and;
    %inv;
    %store/vec4 v0x5b0788614ba0_0, 0, 16;
    %jmp T_25.4;
T_25.4 ;
    %pop/vec4 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5b07886116d0;
T_26 ;
    %delay 2, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b0788611a80_0, 0, 2;
    %end;
    .thread T_26;
    .scope S_0x5b07886116d0;
T_27 ;
    %wait E_0x5b07885d0300;
    %load/vec4 v0x5b0788611900_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5b0788611a80_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0x5b0788611a80_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5b0788611a80_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0x5b0788612f80;
T_28 ;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x5b0788613400_0, 0, 6;
    %end;
    .thread T_28;
    .scope S_0x5b0788612f80;
T_29 ;
    %wait E_0x5b07886131b0;
    %load/vec4 v0x5b0788613230_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_29.2, 4;
    %load/vec4 v0x5b0788613340_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_29.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %load/vec4 v0x5b0788613400_0;
    %addi 1, 0, 6;
    %store/vec4 v0x5b0788613400_0, 0, 6;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0x5b0788613400_0;
    %load/vec4 v0x5b0788613340_0;
    %add;
    %store/vec4 v0x5b0788613400_0, 0, 6;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_0x5b0788612a10;
T_30 ;
    %pushi/vec4 40960, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0788612ce0, 4, 0;
    %pushi/vec4 41985, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0788612ce0, 4, 0;
    %pushi/vec4 43013, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0788612ce0, 4, 0;
    %pushi/vec4 44038, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0788612ce0, 4, 0;
    %pushi/vec4 61824, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0788612ce0, 4, 0;
    %pushi/vec4 3584, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0788612ce0, 4, 0;
    %pushi/vec4 10368, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0788612ce0, 4, 0;
    %pushi/vec4 51202, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0788612ce0, 4, 0;
    %pushi/vec4 50173, 0, 16;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0788612ce0, 4, 0;
    %pushi/vec4 35840, 0, 16;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0788612ce0, 4, 0;
    %pushi/vec4 24576, 0, 16;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x5b0788612ce0, 4, 0;
    %end;
    .thread T_30;
    .scope S_0x5b0788612a10;
T_31 ;
    %wait E_0x5b0788612c60;
    %load/vec4 v0x5b0788612e80_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0x5b0788612ce0, 4;
    %store/vec4 v0x5b0788612dc0_0, 0, 16;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0x5b07885c08f0;
T_32 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788614f90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0788614e00_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5b0788615030_0, 0, 6;
    %end;
    .thread T_32;
    .scope S_0x5b07885c08f0;
T_33 ;
    %wait E_0x5b07885d1fe0;
    %load/vec4 v0x5b0788615240_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %jmp T_33.4;
T_33.0 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x5b0788615030_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788615d40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788615a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788615aa0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b07886150d0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788614e00_0, 0, 1;
    %load/vec4 v0x5b07886153f0_0;
    %parti/s 3, 10, 5;
    %store/vec4 v0x5b0788615c50_0, 0, 3;
    %jmp T_33.4;
T_33.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0788615a00_0, 0, 1;
    %load/vec4 v0x5b07886153f0_0;
    %parti/s 3, 13, 5;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_33.5, 4;
    %load/vec4 v0x5b07886153f0_0;
    %parti/s 3, 7, 4;
    %store/vec4 v0x5b0788615c50_0, 0, 3;
    %jmp T_33.6;
T_33.5 ;
    %load/vec4 v0x5b07886153f0_0;
    %parti/s 3, 13, 5;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_33.7, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b07886150d0_0, 0, 2;
T_33.7 ;
T_33.6 ;
    %jmp T_33.4;
T_33.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788615a00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0788615aa0_0, 0, 1;
    %load/vec4 v0x5b07886153f0_0;
    %parti/s 3, 13, 5;
    %cmpi/e 0, 0, 3;
    %jmp/1 T_33.12, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5b07886153f0_0;
    %parti/s 3, 13, 5;
    %cmpi/e 1, 0, 3;
    %flag_or 4, 8;
T_33.12;
    %jmp/1 T_33.11, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x5b07886153f0_0;
    %parti/s 3, 13, 5;
    %cmpi/e 2, 0, 3;
    %flag_or 4, 8;
T_33.11;
    %jmp/0xz  T_33.9, 4;
    %load/vec4 v0x5b07886153f0_0;
    %parti/s 3, 7, 4;
    %store/vec4 v0x5b0788615c50_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x5b07886150d0_0, 0, 2;
T_33.9 ;
    %jmp T_33.4;
T_33.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5b0788615aa0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x5b07886150d0_0, 0, 2;
    %load/vec4 v0x5b07886153f0_0;
    %parti/s 3, 13, 5;
    %cmpi/e 6, 0, 3;
    %flag_get/vec4 4;
    %jmp/0 T_33.15, 4;
    %load/vec4 v0x5b07886156d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_33.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.13, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x5b07886150d0_0, 0, 2;
    %load/vec4 v0x5b0788615500_0;
    %parti/s 6, 0, 2;
    %store/vec4 v0x5b0788615030_0, 0, 6;
    %jmp T_33.14;
T_33.13 ;
    %load/vec4 v0x5b07886153f0_0;
    %parti/s 3, 13, 5;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_33.16, 4;
    %load/vec4 v0x5b0788615500_0;
    %store/vec4 v0x5b0788614d00_0, 0, 16;
    %jmp T_33.17;
T_33.16 ;
    %load/vec4 v0x5b07886153f0_0;
    %parti/s 3, 13, 5;
    %cmpi/e 3, 0, 3;
    %jmp/0xz  T_33.18, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0788614f90_0, 0, 1;
    %jmp T_33.19;
T_33.18 ;
    %load/vec4 v0x5b07886153f0_0;
    %parti/s 3, 10, 5;
    %store/vec4 v0x5b0788615c50_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0788615d40_0, 0, 1;
T_33.19 ;
T_33.17 ;
T_33.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0788614e00_0, 0, 1;
    %jmp T_33.4;
T_33.4 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_0x5b07885c0760;
T_34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5b0788615ee0_0, 0, 1;
    %end;
    .thread T_34;
    .scope S_0x5b07885c0760;
T_35 ;
    %delay 1, 0;
    %load/vec4 v0x5b0788615ee0_0;
    %nor/r;
    %store/vec4 v0x5b0788615ee0_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0x5b07885c0760;
T_36 ;
    %vpi_call 2 14 "$dumpfile", "testbench.vcd" {0 0 0};
    %end;
    .thread T_36;
    .scope S_0x5b07885c0760;
T_37 ;
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5b07885c0760 {0 0 0};
    %end;
    .thread T_37;
    .scope S_0x5b07885c0760;
T_38 ;
    %load/vec4 v0x5b0788615e20_0;
    %store/vec4 v0x5b0788615f80_0, 0, 16;
    %end;
    .thread T_38;
    .scope S_0x5b07885c0760;
T_39 ;
    %wait E_0x5b07885d1e80;
    %load/vec4 v0x5b0788616020_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_39.0, 4;
    %vpi_call 2 24 "$finish" {0 0 0};
T_39.0 ;
    %jmp T_39;
    .thread T_39, $push;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.v";
    "processor.v";
    "bancoReg.v";
    "mux8x3.v";
    "registrador.v";
    "counter.v";
    "extensor.v";
    "mux4x2.v";
    "memoria.v";
    "pc.v";
    "ula.v";
