// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _p_hls_fptosi_double_s_HH_
#define _p_hls_fptosi_double_s_HH_

#include "systemc.h"
#include "AESL_pkg.h"


namespace ap_rtl {

struct p_hls_fptosi_double_s : public sc_module {
    // Port declarations 5
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_lv<64> > x;
    sc_out< sc_lv<32> > ap_return;
    sc_in< sc_logic > ap_ce;


    // Module declarations
    p_hls_fptosi_double_s(sc_module_name name);
    SC_HAS_PROCESS(p_hls_fptosi_double_s);

    ~p_hls_fptosi_double_s();

    sc_trace_file* mVcdFile;

    sc_signal< sc_lv<1> > p_Result_s_reg_185;
    sc_signal< bool > ap_block_state1_pp0_stage0_iter0;
    sc_signal< bool > ap_block_state2_pp0_stage0_iter1;
    sc_signal< bool > ap_block_pp0_stage0_11001;
    sc_signal< sc_lv<32> > p_Val2_5_fu_166_p3;
    sc_signal< sc_lv<32> > p_Val2_5_reg_190;
    sc_signal< bool > ap_block_pp0_stage0;
    sc_signal< sc_lv<64> > p_Val2_s_fu_44_p1;
    sc_signal< sc_lv<52> > tmp_V_1_fu_66_p1;
    sc_signal< sc_lv<54> > mantissa_V_fu_70_p4;
    sc_signal< sc_lv<11> > tmp_V_fu_56_p4;
    sc_signal< sc_lv<12> > zext_ln502_fu_84_p1;
    sc_signal< sc_lv<12> > add_ln502_fu_88_p2;
    sc_signal< sc_lv<11> > sub_ln1311_fu_102_p2;
    sc_signal< sc_lv<1> > isNeg_fu_94_p3;
    sc_signal< sc_lv<12> > sext_ln1311_fu_108_p1;
    sc_signal< sc_lv<12> > ush_fu_112_p3;
    sc_signal< sc_lv<32> > sext_ln1311_1_fu_120_p1;
    sc_signal< sc_lv<54> > zext_ln1285_fu_128_p1;
    sc_signal< sc_lv<137> > zext_ln682_fu_80_p1;
    sc_signal< sc_lv<137> > zext_ln1287_fu_124_p1;
    sc_signal< sc_lv<54> > r_V_fu_132_p2;
    sc_signal< sc_lv<1> > tmp_fu_144_p3;
    sc_signal< sc_lv<137> > r_V_1_fu_138_p2;
    sc_signal< sc_lv<32> > zext_ln662_fu_152_p1;
    sc_signal< sc_lv<32> > tmp_1_fu_156_p4;
    sc_signal< sc_lv<32> > result_V_1_fu_174_p2;
    sc_signal< sc_lv<32> > p_Val2_6_fu_179_p3;
    sc_signal< sc_logic > ap_ce_reg;
    sc_signal< sc_lv<32> > ap_return_int_reg;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const bool ap_const_boolean_1;
    static const bool ap_const_boolean_0;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<12> ap_const_lv12_C01;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<11> ap_const_lv11_3FF;
    static const sc_lv<32> ap_const_lv32_35;
    static const sc_lv<32> ap_const_lv32_54;
    static const sc_lv<32> ap_const_lv32_0;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_add_ln502_fu_88_p2();
    void thread_ap_block_pp0_stage0();
    void thread_ap_block_pp0_stage0_11001();
    void thread_ap_block_state1_pp0_stage0_iter0();
    void thread_ap_block_state2_pp0_stage0_iter1();
    void thread_ap_return();
    void thread_isNeg_fu_94_p3();
    void thread_mantissa_V_fu_70_p4();
    void thread_p_Val2_5_fu_166_p3();
    void thread_p_Val2_6_fu_179_p3();
    void thread_p_Val2_s_fu_44_p1();
    void thread_r_V_1_fu_138_p2();
    void thread_r_V_fu_132_p2();
    void thread_result_V_1_fu_174_p2();
    void thread_sext_ln1311_1_fu_120_p1();
    void thread_sext_ln1311_fu_108_p1();
    void thread_sub_ln1311_fu_102_p2();
    void thread_tmp_1_fu_156_p4();
    void thread_tmp_V_1_fu_66_p1();
    void thread_tmp_V_fu_56_p4();
    void thread_tmp_fu_144_p3();
    void thread_ush_fu_112_p3();
    void thread_zext_ln1285_fu_128_p1();
    void thread_zext_ln1287_fu_124_p1();
    void thread_zext_ln502_fu_84_p1();
    void thread_zext_ln662_fu_152_p1();
    void thread_zext_ln682_fu_80_p1();
};

}

using namespace ap_rtl;

#endif
