
****** PlanAhead v11.4
  **** Build 52232 by hdbuild on Fri Nov  6 19:12:51 PST 2009
    ** Copyright 1986-1999, 2001-2009 Xilinx, Inc. All Rights Reserved.

INFO: [HD-Licensing 0] Attempting to get a license: PlanAhead
INFO: [HD-Licensing 1] Got a license: PlanAhead
INFO: [HD-ArchReader 0] Loading parts and site information from C:\Xilinx\11.1\PlanAhead\parts\arch.xml
INFO: [HD-RTPRIM 0] Parsing RTL primitives file 'C:\Xilinx\11.1\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-RTPRIM 1] Finished Parsing RTL primitives file 'C:\Xilinx\11.1\PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml'
INFO: [HD-Application 1] Opened log file C:\Users\kjones\Desktop\DUAL_PORT_VGA_V3\dualporttst\XSA\3S1000\test_dualport\C:/Users/kjones/Desktop/DUAL_PORT_VGA_V3/dualporttst/XSA/3S1000/test_dualport/planAhead_run_1/planAhead.log
INFO: [HD-Application 2] Opened journal file C:\Users\kjones\Desktop\DUAL_PORT_VGA_V3\dualporttst\XSA\3S1000\test_dualport\C:/Users/kjones/Desktop/DUAL_PORT_VGA_V3/dualporttst/XSA/3S1000/test_dualport/planAhead_run_1/planAhead.jou
INFO: [HD-RTPRIM 0] Parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\verilog.xml'
INFO: [HD-RTPRIM 1] Finished parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\verilog.xml'
INFO: [HD-RTPRIM 0] Parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\vhdl.xml'
INFO: [HD-RTPRIM 1] Finished parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\vhdl.xml'
INFO: [HD-RTPRIM 0] Parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\ucf.xml'
INFO: [HD-RTPRIM 1] Finished parsing template file 'C:\Xilinx\11.1\ISE\data\projnav\templates\ucf.xml'
INFO: [HD-Application 0] Exiting PlanAhead...
INFO: [HD-Licensing 2] Releasing license: PlanAhead
