Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Tue Aug  7 14:24:26 2018
| Host         : duazel-portable running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file kernel_jacobi_2d_imper_timing_summary_routed.rpt -pb kernel_jacobi_2d_imper_timing_summary_routed.pb -rpx kernel_jacobi_2d_imper_timing_summary_routed.rpx -warn_on_violation
| Design       : kernel_jacobi_2d_imper
| Device       : 7k160t-fbg484
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 130 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 132 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.710     -107.518                     75                 1844        0.093        0.000                      0                 1844        4.600        0.000                       0                  1077  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk             -2.710     -107.518                     75                 1844        0.093        0.000                      0                 1844        4.600        0.000                       0                  1077  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :           75  Failing Endpoints,  Worst Slack       -2.710ns,  Total Violation     -107.518ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.710ns  (required time - arrival time)
  Source:                 reg_189_reg[55]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_12_reg_471_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.712ns  (logic 3.100ns (24.387%)  route 9.612ns (75.613%))
  Logic Levels:           36  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=6 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.672     0.672    ap_clk
    SLICE_X70Y150        FDRE                                         r  reg_189_reg[55]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y150        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  reg_189_reg[55]_replica/Q
                         net (fo=10, routed)          0.483     1.463    grp_operator_double_div5_fu_173/reg_189[55]_repN_alias
    SLICE_X70Y150        LUT2 (Prop_lut2_I1_O)        0.053     1.516 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7/O
                         net (fo=1, routed)           0.000     1.516    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7_n_4
    SLICE_X70Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.826 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_n_4
    SLICE_X70Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.919 f  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry__0/CO[1]
                         net (fo=15, routed)          0.411     2.330    grp_operator_double_div5_fu_173/tmp_5_fu_380_p2
    SLICE_X67Y151        LUT3 (Prop_lut3_I2_O)        0.153     2.483 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_77/O
                         net (fo=1, routed)           0.127     2.611    grp_operator_double_div5_fu_173/p_0_in1_out__0
    SLICE_X67Y151        LUT5 (Prop_lut5_I1_O)        0.053     2.664 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_46/O
                         net (fo=1, routed)           0.234     2.898    grp_operator_double_div5_fu_173/shift_V_2_fu_432_p3[10]
    SLICE_X69Y151        LUT3 (Prop_lut3_I0_O)        0.053     2.951 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_19/O
                         net (fo=2, routed)           0.451     3.402    grp_operator_double_div5_fu_173/COUNT[10]
    SLICE_X70Y152        LUT5 (Prop_lut5_I2_O)        0.053     3.455 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43/O
                         net (fo=108, routed)         0.595     4.051    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43_n_4
    SLICE_X77Y148        LUT4 (Prop_lut4_I2_O)        0.053     4.104 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31/O
                         net (fo=1, routed)           0.246     4.350    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31_n_4
    SLICE_X75Y149        LUT6 (Prop_lut6_I5_O)        0.053     4.403 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22/O
                         net (fo=4, routed)           0.274     4.677    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22_n_4
    SLICE_X74Y148        LUT6 (Prop_lut6_I5_O)        0.053     4.730 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11/O
                         net (fo=5, routed)           0.601     5.331    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11_n_4
    SLICE_X75Y147        LUT5 (Prop_lut5_I3_O)        0.053     5.384 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_replica/O
                         net (fo=1, routed)           0.379     5.764    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_n_4_repN
    SLICE_X73Y147        LUT5 (Prop_lut5_I0_O)        0.053     5.817 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     5.817    grp_operator_double_div5_fu_173/xf_V_3_fu_512_p3[12]
    SLICE_X73Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.130 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.130    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_n_4
    SLICE_X73Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.188 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.188    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3_n_4
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.246 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.246    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4_n_4
    SLICE_X73Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.304 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.304    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5_n_4
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.362    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6_n_4
    SLICE_X73Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.420    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7_n_4
    SLICE_X73Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.478 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.478    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8_n_4
    SLICE_X73Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.536 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.536    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9_n_4
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.594 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.594    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10_n_4
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.652 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.652    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11_n_4
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.788 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__12/O[2]
                         net (fo=1, routed)           0.285     7.073    grp_operator_double_div5_fu_173/p_1_in[0]
    SLICE_X72Y157        LUT4 (Prop_lut4_I3_O)        0.152     7.225 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[30]_i_7/O
                         net (fo=4, routed)           0.478     7.704    grp_operator_double_div5_fu_173/d_V[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I5_O)        0.053     7.757 r  grp_operator_double_div5_fu_173/tmp_10_reg_907[0]_i_4/O
                         net (fo=6, routed)           0.540     8.296    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_145_ap_return_1[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I2_O)        0.053     8.349 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_1_i_i_reg_817[2]_i_3/O
                         net (fo=7, routed)           0.467     8.816    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_152_ap_return_1[1]
    SLICE_X75Y158        LUT6 (Prop_lut6_I1_O)        0.053     8.869 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_2_i_i_reg_822[2]_i_2/O
                         net (fo=7, routed)           0.446     9.315    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X75Y156        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_3_i_i_reg_827[2]_i_2/O
                         net (fo=7, routed)           0.576     9.944    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X75Y155        LUT6 (Prop_lut6_I0_O)        0.053     9.997 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_4_i_i_reg_832[2]_i_4/O
                         net (fo=7, routed)           0.463    10.460    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_170_ap_return_1[0]
    SLICE_X77Y154        LUT6 (Prop_lut6_I2_O)        0.053    10.513 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_5_i_i_reg_837[2]_i_3/O
                         net (fo=7, routed)           0.325    10.838    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_176_ap_return_1[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I1_O)        0.053    10.891 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_6_i_i_reg_842[2]_i_4/O
                         net (fo=7, routed)           0.493    11.384    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X76Y155        LUT6 (Prop_lut6_I0_O)        0.053    11.437 r  grp_operator_double_div5_fu_173/r_V_ret3_6_i_i_reg_847[0]_i_1/O
                         net (fo=7, routed)           0.505    11.942    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_188_ap_return_1[0]
    SLICE_X77Y156        LUT6 (Prop_lut6_I2_O)        0.053    11.995 r  grp_operator_double_div5_fu_173/ap_return_preg[5]_i_3/O
                         net (fo=6, routed)           0.445    12.440    grp_operator_double_div5_fu_173/call_ret4_14_i_i_lut_div5_chunk_fu_194_ap_return_1[1]
    SLICE_X76Y155        LUT6 (Prop_lut6_I1_O)        0.053    12.493 r  grp_operator_double_div5_fu_173/ap_return_preg[2]_i_2/O
                         net (fo=3, routed)           0.455    12.947    grp_operator_double_div5_fu_173/call_ret4_15_i_i_lut_div5_chunk_fu_200_ap_return_1[2]
    SLICE_X74Y156        LUT5 (Prop_lut5_I0_O)        0.053    13.000 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[1]_i_2/O
                         net (fo=3, routed)           0.330    13.331    grp_operator_double_div5_fu_173/call_ret4_16_i_i_lut_div5_chunk_fu_206_ap_return_0[1]
    SLICE_X76Y157        LUT5 (Prop_lut5_I0_O)        0.053    13.384 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[1]_i_1/O
                         net (fo=1, routed)           0.000    13.384    grp_operator_double_div5_fu_173_ap_return[1]
    SLICE_X76Y157        FDRE                                         r  tmp_12_reg_471_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.638    10.638    ap_clk
    SLICE_X76Y157        FDRE                                         r  tmp_12_reg_471_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X76Y157        FDRE (Setup_fdre_C_D)        0.071    10.674    tmp_12_reg_471_reg[1]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                 -2.710    

Slack (VIOLATED) :        -2.696ns  (required time - arrival time)
  Source:                 reg_189_reg[55]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_operator_double_div5_fu_173/ap_return_preg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.609ns  (logic 3.047ns (24.165%)  route 9.562ns (75.835%))
  Logic Levels:           35  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.672     0.672    ap_clk
    SLICE_X70Y150        FDRE                                         r  reg_189_reg[55]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y150        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  reg_189_reg[55]_replica/Q
                         net (fo=10, routed)          0.483     1.463    grp_operator_double_div5_fu_173/reg_189[55]_repN_alias
    SLICE_X70Y150        LUT2 (Prop_lut2_I1_O)        0.053     1.516 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7/O
                         net (fo=1, routed)           0.000     1.516    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7_n_4
    SLICE_X70Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.826 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_n_4
    SLICE_X70Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.919 f  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry__0/CO[1]
                         net (fo=15, routed)          0.411     2.330    grp_operator_double_div5_fu_173/tmp_5_fu_380_p2
    SLICE_X67Y151        LUT3 (Prop_lut3_I2_O)        0.153     2.483 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_77/O
                         net (fo=1, routed)           0.127     2.611    grp_operator_double_div5_fu_173/p_0_in1_out__0
    SLICE_X67Y151        LUT5 (Prop_lut5_I1_O)        0.053     2.664 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_46/O
                         net (fo=1, routed)           0.234     2.898    grp_operator_double_div5_fu_173/shift_V_2_fu_432_p3[10]
    SLICE_X69Y151        LUT3 (Prop_lut3_I0_O)        0.053     2.951 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_19/O
                         net (fo=2, routed)           0.451     3.402    grp_operator_double_div5_fu_173/COUNT[10]
    SLICE_X70Y152        LUT5 (Prop_lut5_I2_O)        0.053     3.455 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43/O
                         net (fo=108, routed)         0.595     4.051    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43_n_4
    SLICE_X77Y148        LUT4 (Prop_lut4_I2_O)        0.053     4.104 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31/O
                         net (fo=1, routed)           0.246     4.350    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31_n_4
    SLICE_X75Y149        LUT6 (Prop_lut6_I5_O)        0.053     4.403 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22/O
                         net (fo=4, routed)           0.274     4.677    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22_n_4
    SLICE_X74Y148        LUT6 (Prop_lut6_I5_O)        0.053     4.730 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11/O
                         net (fo=5, routed)           0.601     5.331    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11_n_4
    SLICE_X75Y147        LUT5 (Prop_lut5_I3_O)        0.053     5.384 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_replica/O
                         net (fo=1, routed)           0.379     5.764    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_n_4_repN
    SLICE_X73Y147        LUT5 (Prop_lut5_I0_O)        0.053     5.817 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     5.817    grp_operator_double_div5_fu_173/xf_V_3_fu_512_p3[12]
    SLICE_X73Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.130 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.130    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_n_4
    SLICE_X73Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.188 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.188    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3_n_4
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.246 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.246    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4_n_4
    SLICE_X73Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.304 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.304    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5_n_4
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.362    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6_n_4
    SLICE_X73Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.420    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7_n_4
    SLICE_X73Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.478 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.478    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8_n_4
    SLICE_X73Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.536 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.536    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9_n_4
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.594 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.594    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10_n_4
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.652 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.652    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11_n_4
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.788 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__12/O[2]
                         net (fo=1, routed)           0.285     7.073    grp_operator_double_div5_fu_173/p_1_in[0]
    SLICE_X72Y157        LUT4 (Prop_lut4_I3_O)        0.152     7.225 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[30]_i_7/O
                         net (fo=4, routed)           0.478     7.704    grp_operator_double_div5_fu_173/d_V[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I5_O)        0.053     7.757 r  grp_operator_double_div5_fu_173/tmp_10_reg_907[0]_i_4/O
                         net (fo=6, routed)           0.540     8.296    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_145_ap_return_1[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I2_O)        0.053     8.349 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_1_i_i_reg_817[2]_i_3/O
                         net (fo=7, routed)           0.467     8.816    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_152_ap_return_1[1]
    SLICE_X75Y158        LUT6 (Prop_lut6_I1_O)        0.053     8.869 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_2_i_i_reg_822[2]_i_2/O
                         net (fo=7, routed)           0.446     9.315    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X75Y156        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_3_i_i_reg_827[2]_i_2/O
                         net (fo=7, routed)           0.576     9.944    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X75Y155        LUT6 (Prop_lut6_I0_O)        0.053     9.997 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_4_i_i_reg_832[2]_i_4/O
                         net (fo=7, routed)           0.463    10.460    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_170_ap_return_1[0]
    SLICE_X77Y154        LUT6 (Prop_lut6_I2_O)        0.053    10.513 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_5_i_i_reg_837[2]_i_3/O
                         net (fo=7, routed)           0.325    10.838    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_176_ap_return_1[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I1_O)        0.053    10.891 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_6_i_i_reg_842[2]_i_4/O
                         net (fo=7, routed)           0.493    11.384    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X76Y155        LUT6 (Prop_lut6_I0_O)        0.053    11.437 r  grp_operator_double_div5_fu_173/r_V_ret3_6_i_i_reg_847[0]_i_1/O
                         net (fo=7, routed)           0.505    11.942    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_188_ap_return_1[0]
    SLICE_X77Y156        LUT6 (Prop_lut6_I2_O)        0.053    11.995 r  grp_operator_double_div5_fu_173/ap_return_preg[5]_i_3/O
                         net (fo=6, routed)           0.445    12.440    grp_operator_double_div5_fu_173/call_ret4_14_i_i_lut_div5_chunk_fu_194_ap_return_1[1]
    SLICE_X76Y155        LUT6 (Prop_lut6_I1_O)        0.053    12.493 r  grp_operator_double_div5_fu_173/ap_return_preg[2]_i_2/O
                         net (fo=3, routed)           0.471    12.964    grp_operator_double_div5_fu_173/call_ret4_15_i_i_lut_div5_chunk_fu_200_ap_return_1[2]
    SLICE_X79Y155        LUT6 (Prop_lut6_I0_O)        0.053    13.017 r  grp_operator_double_div5_fu_173/ap_return_preg[2]_i_1/O
                         net (fo=3, routed)           0.264    13.281    grp_operator_double_div5_fu_173/ap_phi_mux_p_Repl2_s_phi_fu_139_p4[2]
    SLICE_X79Y154        FDRE                                         r  grp_operator_double_div5_fu_173/ap_return_preg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.638    10.638    grp_operator_double_div5_fu_173/ap_clk
    SLICE_X79Y154        FDRE                                         r  grp_operator_double_div5_fu_173/ap_return_preg_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X79Y154        FDRE (Setup_fdre_C_D)       -0.018    10.585    grp_operator_double_div5_fu_173/ap_return_preg_reg[2]
  -------------------------------------------------------------------
                         required time                         10.585    
                         arrival time                         -13.281    
  -------------------------------------------------------------------
                         slack                                 -2.696    

Slack (VIOLATED) :        -2.693ns  (required time - arrival time)
  Source:                 reg_189_reg[55]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_12_reg_471_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.659ns  (logic 3.100ns (24.489%)  route 9.559ns (75.511%))
  Logic Levels:           36  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.672     0.672    ap_clk
    SLICE_X70Y150        FDRE                                         r  reg_189_reg[55]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y150        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  reg_189_reg[55]_replica/Q
                         net (fo=10, routed)          0.483     1.463    grp_operator_double_div5_fu_173/reg_189[55]_repN_alias
    SLICE_X70Y150        LUT2 (Prop_lut2_I1_O)        0.053     1.516 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7/O
                         net (fo=1, routed)           0.000     1.516    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7_n_4
    SLICE_X70Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.826 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_n_4
    SLICE_X70Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.919 f  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry__0/CO[1]
                         net (fo=15, routed)          0.411     2.330    grp_operator_double_div5_fu_173/tmp_5_fu_380_p2
    SLICE_X67Y151        LUT3 (Prop_lut3_I2_O)        0.153     2.483 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_77/O
                         net (fo=1, routed)           0.127     2.611    grp_operator_double_div5_fu_173/p_0_in1_out__0
    SLICE_X67Y151        LUT5 (Prop_lut5_I1_O)        0.053     2.664 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_46/O
                         net (fo=1, routed)           0.234     2.898    grp_operator_double_div5_fu_173/shift_V_2_fu_432_p3[10]
    SLICE_X69Y151        LUT3 (Prop_lut3_I0_O)        0.053     2.951 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_19/O
                         net (fo=2, routed)           0.451     3.402    grp_operator_double_div5_fu_173/COUNT[10]
    SLICE_X70Y152        LUT5 (Prop_lut5_I2_O)        0.053     3.455 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43/O
                         net (fo=108, routed)         0.595     4.051    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43_n_4
    SLICE_X77Y148        LUT4 (Prop_lut4_I2_O)        0.053     4.104 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31/O
                         net (fo=1, routed)           0.246     4.350    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31_n_4
    SLICE_X75Y149        LUT6 (Prop_lut6_I5_O)        0.053     4.403 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22/O
                         net (fo=4, routed)           0.274     4.677    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22_n_4
    SLICE_X74Y148        LUT6 (Prop_lut6_I5_O)        0.053     4.730 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11/O
                         net (fo=5, routed)           0.601     5.331    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11_n_4
    SLICE_X75Y147        LUT5 (Prop_lut5_I3_O)        0.053     5.384 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_replica/O
                         net (fo=1, routed)           0.379     5.764    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_n_4_repN
    SLICE_X73Y147        LUT5 (Prop_lut5_I0_O)        0.053     5.817 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     5.817    grp_operator_double_div5_fu_173/xf_V_3_fu_512_p3[12]
    SLICE_X73Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.130 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.130    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_n_4
    SLICE_X73Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.188 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.188    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3_n_4
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.246 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.246    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4_n_4
    SLICE_X73Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.304 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.304    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5_n_4
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.362    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6_n_4
    SLICE_X73Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.420    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7_n_4
    SLICE_X73Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.478 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.478    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8_n_4
    SLICE_X73Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.536 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.536    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9_n_4
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.594 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.594    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10_n_4
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.652 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.652    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11_n_4
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.788 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__12/O[2]
                         net (fo=1, routed)           0.285     7.073    grp_operator_double_div5_fu_173/p_1_in[0]
    SLICE_X72Y157        LUT4 (Prop_lut4_I3_O)        0.152     7.225 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[30]_i_7/O
                         net (fo=4, routed)           0.478     7.704    grp_operator_double_div5_fu_173/d_V[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I5_O)        0.053     7.757 r  grp_operator_double_div5_fu_173/tmp_10_reg_907[0]_i_4/O
                         net (fo=6, routed)           0.540     8.296    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_145_ap_return_1[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I2_O)        0.053     8.349 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_1_i_i_reg_817[2]_i_3/O
                         net (fo=7, routed)           0.467     8.816    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_152_ap_return_1[1]
    SLICE_X75Y158        LUT6 (Prop_lut6_I1_O)        0.053     8.869 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_2_i_i_reg_822[2]_i_2/O
                         net (fo=7, routed)           0.446     9.315    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X75Y156        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_3_i_i_reg_827[2]_i_2/O
                         net (fo=7, routed)           0.576     9.944    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X75Y155        LUT6 (Prop_lut6_I0_O)        0.053     9.997 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_4_i_i_reg_832[2]_i_4/O
                         net (fo=7, routed)           0.463    10.460    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_170_ap_return_1[0]
    SLICE_X77Y154        LUT6 (Prop_lut6_I2_O)        0.053    10.513 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_5_i_i_reg_837[2]_i_3/O
                         net (fo=7, routed)           0.325    10.838    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_176_ap_return_1[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I1_O)        0.053    10.891 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_6_i_i_reg_842[2]_i_4/O
                         net (fo=7, routed)           0.493    11.384    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X76Y155        LUT6 (Prop_lut6_I0_O)        0.053    11.437 r  grp_operator_double_div5_fu_173/r_V_ret3_6_i_i_reg_847[0]_i_1/O
                         net (fo=7, routed)           0.505    11.942    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_188_ap_return_1[0]
    SLICE_X77Y156        LUT6 (Prop_lut6_I2_O)        0.053    11.995 r  grp_operator_double_div5_fu_173/ap_return_preg[5]_i_3/O
                         net (fo=6, routed)           0.445    12.440    grp_operator_double_div5_fu_173/call_ret4_14_i_i_lut_div5_chunk_fu_194_ap_return_1[1]
    SLICE_X76Y155        LUT6 (Prop_lut6_I1_O)        0.053    12.493 r  grp_operator_double_div5_fu_173/ap_return_preg[2]_i_2/O
                         net (fo=3, routed)           0.471    12.964    grp_operator_double_div5_fu_173/call_ret4_15_i_i_lut_div5_chunk_fu_200_ap_return_1[2]
    SLICE_X79Y155        LUT6 (Prop_lut6_I0_O)        0.053    13.017 r  grp_operator_double_div5_fu_173/ap_return_preg[2]_i_1/O
                         net (fo=3, routed)           0.261    13.278    grp_operator_double_div5_fu_173/ap_phi_mux_p_Repl2_s_phi_fu_139_p4[2]
    SLICE_X80Y155        LUT3 (Prop_lut3_I0_O)        0.053    13.331 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[2]_i_1/O
                         net (fo=1, routed)           0.000    13.331    grp_operator_double_div5_fu_173_ap_return[2]
    SLICE_X80Y155        FDRE                                         r  tmp_12_reg_471_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.638    10.638    ap_clk
    SLICE_X80Y155        FDRE                                         r  tmp_12_reg_471_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X80Y155        FDRE (Setup_fdre_C_D)        0.035    10.638    tmp_12_reg_471_reg[2]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                         -13.331    
  -------------------------------------------------------------------
                         slack                                 -2.693    

Slack (VIOLATED) :        -2.689ns  (required time - arrival time)
  Source:                 reg_189_reg[55]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_operator_double_div5_fu_173/ap_return_preg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.712ns  (logic 3.103ns (24.410%)  route 9.609ns (75.590%))
  Logic Levels:           36  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.672     0.672    ap_clk
    SLICE_X70Y150        FDRE                                         r  reg_189_reg[55]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y150        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  reg_189_reg[55]_replica/Q
                         net (fo=10, routed)          0.483     1.463    grp_operator_double_div5_fu_173/reg_189[55]_repN_alias
    SLICE_X70Y150        LUT2 (Prop_lut2_I1_O)        0.053     1.516 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7/O
                         net (fo=1, routed)           0.000     1.516    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7_n_4
    SLICE_X70Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.826 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_n_4
    SLICE_X70Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.919 f  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry__0/CO[1]
                         net (fo=15, routed)          0.411     2.330    grp_operator_double_div5_fu_173/tmp_5_fu_380_p2
    SLICE_X67Y151        LUT3 (Prop_lut3_I2_O)        0.153     2.483 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_77/O
                         net (fo=1, routed)           0.127     2.611    grp_operator_double_div5_fu_173/p_0_in1_out__0
    SLICE_X67Y151        LUT5 (Prop_lut5_I1_O)        0.053     2.664 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_46/O
                         net (fo=1, routed)           0.234     2.898    grp_operator_double_div5_fu_173/shift_V_2_fu_432_p3[10]
    SLICE_X69Y151        LUT3 (Prop_lut3_I0_O)        0.053     2.951 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_19/O
                         net (fo=2, routed)           0.451     3.402    grp_operator_double_div5_fu_173/COUNT[10]
    SLICE_X70Y152        LUT5 (Prop_lut5_I2_O)        0.053     3.455 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43/O
                         net (fo=108, routed)         0.595     4.051    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43_n_4
    SLICE_X77Y148        LUT4 (Prop_lut4_I2_O)        0.053     4.104 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31/O
                         net (fo=1, routed)           0.246     4.350    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31_n_4
    SLICE_X75Y149        LUT6 (Prop_lut6_I5_O)        0.053     4.403 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22/O
                         net (fo=4, routed)           0.274     4.677    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22_n_4
    SLICE_X74Y148        LUT6 (Prop_lut6_I5_O)        0.053     4.730 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11/O
                         net (fo=5, routed)           0.601     5.331    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11_n_4
    SLICE_X75Y147        LUT5 (Prop_lut5_I3_O)        0.053     5.384 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_replica/O
                         net (fo=1, routed)           0.379     5.764    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_n_4_repN
    SLICE_X73Y147        LUT5 (Prop_lut5_I0_O)        0.053     5.817 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     5.817    grp_operator_double_div5_fu_173/xf_V_3_fu_512_p3[12]
    SLICE_X73Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.130 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.130    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_n_4
    SLICE_X73Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.188 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.188    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3_n_4
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.246 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.246    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4_n_4
    SLICE_X73Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.304 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.304    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5_n_4
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.362    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6_n_4
    SLICE_X73Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.420    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7_n_4
    SLICE_X73Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.478 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.478    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8_n_4
    SLICE_X73Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.536 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.536    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9_n_4
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.594 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.594    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10_n_4
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.652 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.652    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11_n_4
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.788 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__12/O[2]
                         net (fo=1, routed)           0.285     7.073    grp_operator_double_div5_fu_173/p_1_in[0]
    SLICE_X72Y157        LUT4 (Prop_lut4_I3_O)        0.152     7.225 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[30]_i_7/O
                         net (fo=4, routed)           0.478     7.704    grp_operator_double_div5_fu_173/d_V[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I5_O)        0.053     7.757 r  grp_operator_double_div5_fu_173/tmp_10_reg_907[0]_i_4/O
                         net (fo=6, routed)           0.540     8.296    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_145_ap_return_1[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I2_O)        0.053     8.349 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_1_i_i_reg_817[2]_i_3/O
                         net (fo=7, routed)           0.467     8.816    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_152_ap_return_1[1]
    SLICE_X75Y158        LUT6 (Prop_lut6_I1_O)        0.053     8.869 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_2_i_i_reg_822[2]_i_2/O
                         net (fo=7, routed)           0.446     9.315    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X75Y156        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_3_i_i_reg_827[2]_i_2/O
                         net (fo=7, routed)           0.576     9.944    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X75Y155        LUT6 (Prop_lut6_I0_O)        0.053     9.997 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_4_i_i_reg_832[2]_i_4/O
                         net (fo=7, routed)           0.463    10.460    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_170_ap_return_1[0]
    SLICE_X77Y154        LUT6 (Prop_lut6_I2_O)        0.053    10.513 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_5_i_i_reg_837[2]_i_3/O
                         net (fo=7, routed)           0.325    10.838    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_176_ap_return_1[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I1_O)        0.053    10.891 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_6_i_i_reg_842[2]_i_4/O
                         net (fo=7, routed)           0.493    11.384    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X76Y155        LUT6 (Prop_lut6_I0_O)        0.053    11.437 r  grp_operator_double_div5_fu_173/r_V_ret3_6_i_i_reg_847[0]_i_1/O
                         net (fo=7, routed)           0.505    11.942    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_188_ap_return_1[0]
    SLICE_X77Y156        LUT6 (Prop_lut6_I2_O)        0.053    11.995 r  grp_operator_double_div5_fu_173/ap_return_preg[5]_i_3/O
                         net (fo=6, routed)           0.445    12.440    grp_operator_double_div5_fu_173/call_ret4_14_i_i_lut_div5_chunk_fu_194_ap_return_1[1]
    SLICE_X76Y155        LUT6 (Prop_lut6_I1_O)        0.053    12.493 r  grp_operator_double_div5_fu_173/ap_return_preg[2]_i_2/O
                         net (fo=3, routed)           0.445    12.938    grp_operator_double_div5_fu_173/call_ret4_15_i_i_lut_div5_chunk_fu_200_ap_return_1[2]
    SLICE_X76Y156        LUT6 (Prop_lut6_I0_O)        0.053    12.991 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[0]_i_2/O
                         net (fo=3, routed)           0.337    13.328    grp_operator_double_div5_fu_173/call_ret4_16_i_i_lut_div5_chunk_fu_206_ap_return_0[0]
    SLICE_X76Y156        LUT3 (Prop_lut3_I0_O)        0.056    13.384 r  grp_operator_double_div5_fu_173/ap_return_preg[0]_i_1/O
                         net (fo=1, routed)           0.000    13.384    grp_operator_double_div5_fu_173/ap_phi_mux_p_Repl2_s_phi_fu_139_p4[0]
    SLICE_X76Y156        FDRE                                         r  grp_operator_double_div5_fu_173/ap_return_preg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.638    10.638    grp_operator_double_div5_fu_173/ap_clk
    SLICE_X76Y156        FDRE                                         r  grp_operator_double_div5_fu_173/ap_return_preg_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X76Y156        FDRE (Setup_fdre_C_D)        0.092    10.695    grp_operator_double_div5_fu_173/ap_return_preg_reg[0]
  -------------------------------------------------------------------
                         required time                         10.695    
                         arrival time                         -13.384    
  -------------------------------------------------------------------
                         slack                                 -2.689    

Slack (VIOLATED) :        -2.654ns  (required time - arrival time)
  Source:                 reg_189_reg[55]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tmp_12_reg_471_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.620ns  (logic 3.100ns (24.564%)  route 9.520ns (75.436%))
  Logic Levels:           36  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.672     0.672    ap_clk
    SLICE_X70Y150        FDRE                                         r  reg_189_reg[55]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y150        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  reg_189_reg[55]_replica/Q
                         net (fo=10, routed)          0.483     1.463    grp_operator_double_div5_fu_173/reg_189[55]_repN_alias
    SLICE_X70Y150        LUT2 (Prop_lut2_I1_O)        0.053     1.516 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7/O
                         net (fo=1, routed)           0.000     1.516    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7_n_4
    SLICE_X70Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.826 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_n_4
    SLICE_X70Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.919 f  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry__0/CO[1]
                         net (fo=15, routed)          0.411     2.330    grp_operator_double_div5_fu_173/tmp_5_fu_380_p2
    SLICE_X67Y151        LUT3 (Prop_lut3_I2_O)        0.153     2.483 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_77/O
                         net (fo=1, routed)           0.127     2.611    grp_operator_double_div5_fu_173/p_0_in1_out__0
    SLICE_X67Y151        LUT5 (Prop_lut5_I1_O)        0.053     2.664 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_46/O
                         net (fo=1, routed)           0.234     2.898    grp_operator_double_div5_fu_173/shift_V_2_fu_432_p3[10]
    SLICE_X69Y151        LUT3 (Prop_lut3_I0_O)        0.053     2.951 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_19/O
                         net (fo=2, routed)           0.451     3.402    grp_operator_double_div5_fu_173/COUNT[10]
    SLICE_X70Y152        LUT5 (Prop_lut5_I2_O)        0.053     3.455 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43/O
                         net (fo=108, routed)         0.595     4.051    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43_n_4
    SLICE_X77Y148        LUT4 (Prop_lut4_I2_O)        0.053     4.104 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31/O
                         net (fo=1, routed)           0.246     4.350    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31_n_4
    SLICE_X75Y149        LUT6 (Prop_lut6_I5_O)        0.053     4.403 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22/O
                         net (fo=4, routed)           0.274     4.677    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22_n_4
    SLICE_X74Y148        LUT6 (Prop_lut6_I5_O)        0.053     4.730 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11/O
                         net (fo=5, routed)           0.601     5.331    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11_n_4
    SLICE_X75Y147        LUT5 (Prop_lut5_I3_O)        0.053     5.384 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_replica/O
                         net (fo=1, routed)           0.379     5.764    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_n_4_repN
    SLICE_X73Y147        LUT5 (Prop_lut5_I0_O)        0.053     5.817 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     5.817    grp_operator_double_div5_fu_173/xf_V_3_fu_512_p3[12]
    SLICE_X73Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.130 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.130    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_n_4
    SLICE_X73Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.188 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.188    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3_n_4
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.246 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.246    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4_n_4
    SLICE_X73Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.304 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.304    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5_n_4
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.362    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6_n_4
    SLICE_X73Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.420    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7_n_4
    SLICE_X73Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.478 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.478    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8_n_4
    SLICE_X73Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.536 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.536    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9_n_4
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.594 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.594    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10_n_4
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.652 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.652    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11_n_4
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.788 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__12/O[2]
                         net (fo=1, routed)           0.285     7.073    grp_operator_double_div5_fu_173/p_1_in[0]
    SLICE_X72Y157        LUT4 (Prop_lut4_I3_O)        0.152     7.225 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[30]_i_7/O
                         net (fo=4, routed)           0.478     7.704    grp_operator_double_div5_fu_173/d_V[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I5_O)        0.053     7.757 r  grp_operator_double_div5_fu_173/tmp_10_reg_907[0]_i_4/O
                         net (fo=6, routed)           0.540     8.296    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_145_ap_return_1[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I2_O)        0.053     8.349 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_1_i_i_reg_817[2]_i_3/O
                         net (fo=7, routed)           0.467     8.816    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_152_ap_return_1[1]
    SLICE_X75Y158        LUT6 (Prop_lut6_I1_O)        0.053     8.869 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_2_i_i_reg_822[2]_i_2/O
                         net (fo=7, routed)           0.446     9.315    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X75Y156        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_3_i_i_reg_827[2]_i_2/O
                         net (fo=7, routed)           0.576     9.944    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X75Y155        LUT6 (Prop_lut6_I0_O)        0.053     9.997 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_4_i_i_reg_832[2]_i_4/O
                         net (fo=7, routed)           0.463    10.460    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_170_ap_return_1[0]
    SLICE_X77Y154        LUT6 (Prop_lut6_I2_O)        0.053    10.513 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_5_i_i_reg_837[2]_i_3/O
                         net (fo=7, routed)           0.325    10.838    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_176_ap_return_1[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I1_O)        0.053    10.891 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_6_i_i_reg_842[2]_i_4/O
                         net (fo=7, routed)           0.493    11.384    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X76Y155        LUT6 (Prop_lut6_I0_O)        0.053    11.437 r  grp_operator_double_div5_fu_173/r_V_ret3_6_i_i_reg_847[0]_i_1/O
                         net (fo=7, routed)           0.505    11.942    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_188_ap_return_1[0]
    SLICE_X77Y156        LUT6 (Prop_lut6_I2_O)        0.053    11.995 r  grp_operator_double_div5_fu_173/ap_return_preg[5]_i_3/O
                         net (fo=6, routed)           0.445    12.440    grp_operator_double_div5_fu_173/call_ret4_14_i_i_lut_div5_chunk_fu_194_ap_return_1[1]
    SLICE_X76Y155        LUT6 (Prop_lut6_I1_O)        0.053    12.493 r  grp_operator_double_div5_fu_173/ap_return_preg[2]_i_2/O
                         net (fo=3, routed)           0.445    12.938    grp_operator_double_div5_fu_173/call_ret4_15_i_i_lut_div5_chunk_fu_200_ap_return_1[2]
    SLICE_X76Y156        LUT6 (Prop_lut6_I0_O)        0.053    12.991 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[0]_i_2/O
                         net (fo=3, routed)           0.248    13.239    grp_operator_double_div5_fu_173/call_ret4_16_i_i_lut_div5_chunk_fu_206_ap_return_0[0]
    SLICE_X77Y157        LUT5 (Prop_lut5_I0_O)        0.053    13.292 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[0]_i_1/O
                         net (fo=1, routed)           0.000    13.292    grp_operator_double_div5_fu_173_ap_return[0]
    SLICE_X77Y157        FDRE                                         r  tmp_12_reg_471_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.638    10.638    ap_clk
    SLICE_X77Y157        FDRE                                         r  tmp_12_reg_471_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X77Y157        FDRE (Setup_fdre_C_D)        0.035    10.638    tmp_12_reg_471_reg[0]
  -------------------------------------------------------------------
                         required time                         10.638    
                         arrival time                         -13.292    
  -------------------------------------------------------------------
                         slack                                 -2.654    

Slack (VIOLATED) :        -2.651ns  (required time - arrival time)
  Source:                 reg_189_reg[55]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.655ns  (logic 3.100ns (24.495%)  route 9.555ns (75.505%))
  Logic Levels:           36  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2 LUT5=4 LUT6=13)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.672     0.672    ap_clk
    SLICE_X70Y150        FDRE                                         r  reg_189_reg[55]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y150        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  reg_189_reg[55]_replica/Q
                         net (fo=10, routed)          0.483     1.463    grp_operator_double_div5_fu_173/reg_189[55]_repN_alias
    SLICE_X70Y150        LUT2 (Prop_lut2_I1_O)        0.053     1.516 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7/O
                         net (fo=1, routed)           0.000     1.516    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7_n_4
    SLICE_X70Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.826 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_n_4
    SLICE_X70Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.919 f  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry__0/CO[1]
                         net (fo=15, routed)          0.411     2.330    grp_operator_double_div5_fu_173/tmp_5_fu_380_p2
    SLICE_X67Y151        LUT3 (Prop_lut3_I2_O)        0.153     2.483 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_77/O
                         net (fo=1, routed)           0.127     2.611    grp_operator_double_div5_fu_173/p_0_in1_out__0
    SLICE_X67Y151        LUT5 (Prop_lut5_I1_O)        0.053     2.664 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_46/O
                         net (fo=1, routed)           0.234     2.898    grp_operator_double_div5_fu_173/shift_V_2_fu_432_p3[10]
    SLICE_X69Y151        LUT3 (Prop_lut3_I0_O)        0.053     2.951 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_19/O
                         net (fo=2, routed)           0.451     3.402    grp_operator_double_div5_fu_173/COUNT[10]
    SLICE_X70Y152        LUT5 (Prop_lut5_I2_O)        0.053     3.455 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43/O
                         net (fo=108, routed)         0.595     4.051    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43_n_4
    SLICE_X77Y148        LUT4 (Prop_lut4_I2_O)        0.053     4.104 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31/O
                         net (fo=1, routed)           0.246     4.350    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31_n_4
    SLICE_X75Y149        LUT6 (Prop_lut6_I5_O)        0.053     4.403 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22/O
                         net (fo=4, routed)           0.274     4.677    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22_n_4
    SLICE_X74Y148        LUT6 (Prop_lut6_I5_O)        0.053     4.730 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11/O
                         net (fo=5, routed)           0.601     5.331    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11_n_4
    SLICE_X75Y147        LUT5 (Prop_lut5_I3_O)        0.053     5.384 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_replica/O
                         net (fo=1, routed)           0.379     5.764    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_n_4_repN
    SLICE_X73Y147        LUT5 (Prop_lut5_I0_O)        0.053     5.817 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     5.817    grp_operator_double_div5_fu_173/xf_V_3_fu_512_p3[12]
    SLICE_X73Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.130 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.130    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_n_4
    SLICE_X73Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.188 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.188    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3_n_4
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.246 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.246    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4_n_4
    SLICE_X73Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.304 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.304    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5_n_4
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.362    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6_n_4
    SLICE_X73Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.420    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7_n_4
    SLICE_X73Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.478 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.478    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8_n_4
    SLICE_X73Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.536 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.536    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9_n_4
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.594 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.594    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10_n_4
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.652 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.652    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11_n_4
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.788 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__12/O[2]
                         net (fo=1, routed)           0.285     7.073    grp_operator_double_div5_fu_173/p_1_in[0]
    SLICE_X72Y157        LUT4 (Prop_lut4_I3_O)        0.152     7.225 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[30]_i_7/O
                         net (fo=4, routed)           0.478     7.704    grp_operator_double_div5_fu_173/d_V[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I5_O)        0.053     7.757 r  grp_operator_double_div5_fu_173/tmp_10_reg_907[0]_i_4/O
                         net (fo=6, routed)           0.540     8.296    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_145_ap_return_1[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I2_O)        0.053     8.349 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_1_i_i_reg_817[2]_i_3/O
                         net (fo=7, routed)           0.467     8.816    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_152_ap_return_1[1]
    SLICE_X75Y158        LUT6 (Prop_lut6_I1_O)        0.053     8.869 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_2_i_i_reg_822[2]_i_2/O
                         net (fo=7, routed)           0.446     9.315    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X75Y156        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_3_i_i_reg_827[2]_i_2/O
                         net (fo=7, routed)           0.576     9.944    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X75Y155        LUT6 (Prop_lut6_I0_O)        0.053     9.997 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_4_i_i_reg_832[2]_i_4/O
                         net (fo=7, routed)           0.463    10.460    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_170_ap_return_1[0]
    SLICE_X77Y154        LUT6 (Prop_lut6_I2_O)        0.053    10.513 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_5_i_i_reg_837[2]_i_3/O
                         net (fo=7, routed)           0.325    10.838    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_176_ap_return_1[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I1_O)        0.053    10.891 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_6_i_i_reg_842[2]_i_4/O
                         net (fo=7, routed)           0.493    11.384    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X76Y155        LUT6 (Prop_lut6_I0_O)        0.053    11.437 r  grp_operator_double_div5_fu_173/r_V_ret3_6_i_i_reg_847[0]_i_1/O
                         net (fo=7, routed)           0.505    11.942    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_188_ap_return_1[0]
    SLICE_X77Y156        LUT6 (Prop_lut6_I2_O)        0.053    11.995 r  grp_operator_double_div5_fu_173/ap_return_preg[5]_i_3/O
                         net (fo=6, routed)           0.445    12.440    grp_operator_double_div5_fu_173/call_ret4_14_i_i_lut_div5_chunk_fu_194_ap_return_1[1]
    SLICE_X76Y155        LUT6 (Prop_lut6_I1_O)        0.053    12.493 r  grp_operator_double_div5_fu_173/ap_return_preg[2]_i_2/O
                         net (fo=3, routed)           0.471    12.964    grp_operator_double_div5_fu_173/call_ret4_15_i_i_lut_div5_chunk_fu_200_ap_return_1[2]
    SLICE_X79Y155        LUT6 (Prop_lut6_I0_O)        0.053    13.017 r  grp_operator_double_div5_fu_173/ap_return_preg[2]_i_1/O
                         net (fo=3, routed)           0.258    13.274    grp_operator_double_div5_fu_173/ap_phi_mux_p_Repl2_s_phi_fu_139_p4[2]
    SLICE_X78Y156        LUT3 (Prop_lut3_I1_O)        0.053    13.327 r  grp_operator_double_div5_fu_173/p_Repl2_s_reg_136[2]_i_1/O
                         net (fo=1, routed)           0.000    13.327    grp_operator_double_div5_fu_173/p_Repl2_s_reg_136[2]_i_1_n_4
    SLICE_X78Y156        FDRE                                         r  grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.638    10.638    grp_operator_double_div5_fu_173/ap_clk
    SLICE_X78Y156        FDRE                                         r  grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[2]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X78Y156        FDRE (Setup_fdre_C_D)        0.073    10.676    grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[2]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                         -13.327    
  -------------------------------------------------------------------
                         slack                                 -2.651    

Slack (VIOLATED) :        -2.647ns  (required time - arrival time)
  Source:                 reg_189_reg[55]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_operator_double_div5_fu_173/ap_return_preg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.650ns  (logic 3.100ns (24.507%)  route 9.550ns (75.493%))
  Logic Levels:           36  (CARRY4=13 LUT2=1 LUT3=3 LUT4=2 LUT5=5 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.672     0.672    ap_clk
    SLICE_X70Y150        FDRE                                         r  reg_189_reg[55]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y150        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  reg_189_reg[55]_replica/Q
                         net (fo=10, routed)          0.483     1.463    grp_operator_double_div5_fu_173/reg_189[55]_repN_alias
    SLICE_X70Y150        LUT2 (Prop_lut2_I1_O)        0.053     1.516 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7/O
                         net (fo=1, routed)           0.000     1.516    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7_n_4
    SLICE_X70Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.826 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_n_4
    SLICE_X70Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.919 f  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry__0/CO[1]
                         net (fo=15, routed)          0.411     2.330    grp_operator_double_div5_fu_173/tmp_5_fu_380_p2
    SLICE_X67Y151        LUT3 (Prop_lut3_I2_O)        0.153     2.483 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_77/O
                         net (fo=1, routed)           0.127     2.611    grp_operator_double_div5_fu_173/p_0_in1_out__0
    SLICE_X67Y151        LUT5 (Prop_lut5_I1_O)        0.053     2.664 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_46/O
                         net (fo=1, routed)           0.234     2.898    grp_operator_double_div5_fu_173/shift_V_2_fu_432_p3[10]
    SLICE_X69Y151        LUT3 (Prop_lut3_I0_O)        0.053     2.951 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_19/O
                         net (fo=2, routed)           0.451     3.402    grp_operator_double_div5_fu_173/COUNT[10]
    SLICE_X70Y152        LUT5 (Prop_lut5_I2_O)        0.053     3.455 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43/O
                         net (fo=108, routed)         0.595     4.051    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43_n_4
    SLICE_X77Y148        LUT4 (Prop_lut4_I2_O)        0.053     4.104 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31/O
                         net (fo=1, routed)           0.246     4.350    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31_n_4
    SLICE_X75Y149        LUT6 (Prop_lut6_I5_O)        0.053     4.403 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22/O
                         net (fo=4, routed)           0.274     4.677    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22_n_4
    SLICE_X74Y148        LUT6 (Prop_lut6_I5_O)        0.053     4.730 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11/O
                         net (fo=5, routed)           0.601     5.331    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11_n_4
    SLICE_X75Y147        LUT5 (Prop_lut5_I3_O)        0.053     5.384 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_replica/O
                         net (fo=1, routed)           0.379     5.764    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_n_4_repN
    SLICE_X73Y147        LUT5 (Prop_lut5_I0_O)        0.053     5.817 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     5.817    grp_operator_double_div5_fu_173/xf_V_3_fu_512_p3[12]
    SLICE_X73Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.130 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.130    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_n_4
    SLICE_X73Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.188 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.188    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3_n_4
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.246 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.246    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4_n_4
    SLICE_X73Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.304 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.304    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5_n_4
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.362    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6_n_4
    SLICE_X73Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.420    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7_n_4
    SLICE_X73Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.478 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.478    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8_n_4
    SLICE_X73Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.536 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.536    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9_n_4
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.594 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.594    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10_n_4
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.652 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.652    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11_n_4
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.788 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__12/O[2]
                         net (fo=1, routed)           0.285     7.073    grp_operator_double_div5_fu_173/p_1_in[0]
    SLICE_X72Y157        LUT4 (Prop_lut4_I3_O)        0.152     7.225 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[30]_i_7/O
                         net (fo=4, routed)           0.478     7.704    grp_operator_double_div5_fu_173/d_V[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I5_O)        0.053     7.757 r  grp_operator_double_div5_fu_173/tmp_10_reg_907[0]_i_4/O
                         net (fo=6, routed)           0.540     8.296    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_145_ap_return_1[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I2_O)        0.053     8.349 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_1_i_i_reg_817[2]_i_3/O
                         net (fo=7, routed)           0.467     8.816    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_152_ap_return_1[1]
    SLICE_X75Y158        LUT6 (Prop_lut6_I1_O)        0.053     8.869 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_2_i_i_reg_822[2]_i_2/O
                         net (fo=7, routed)           0.446     9.315    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X75Y156        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_3_i_i_reg_827[2]_i_2/O
                         net (fo=7, routed)           0.576     9.944    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X75Y155        LUT6 (Prop_lut6_I0_O)        0.053     9.997 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_4_i_i_reg_832[2]_i_4/O
                         net (fo=7, routed)           0.463    10.460    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_170_ap_return_1[0]
    SLICE_X77Y154        LUT6 (Prop_lut6_I2_O)        0.053    10.513 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_5_i_i_reg_837[2]_i_3/O
                         net (fo=7, routed)           0.325    10.838    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_176_ap_return_1[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I1_O)        0.053    10.891 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_6_i_i_reg_842[2]_i_4/O
                         net (fo=7, routed)           0.493    11.384    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X76Y155        LUT6 (Prop_lut6_I0_O)        0.053    11.437 r  grp_operator_double_div5_fu_173/r_V_ret3_6_i_i_reg_847[0]_i_1/O
                         net (fo=7, routed)           0.505    11.942    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_188_ap_return_1[0]
    SLICE_X77Y156        LUT6 (Prop_lut6_I2_O)        0.053    11.995 r  grp_operator_double_div5_fu_173/ap_return_preg[5]_i_3/O
                         net (fo=6, routed)           0.445    12.440    grp_operator_double_div5_fu_173/call_ret4_14_i_i_lut_div5_chunk_fu_194_ap_return_1[1]
    SLICE_X76Y155        LUT6 (Prop_lut6_I1_O)        0.053    12.493 r  grp_operator_double_div5_fu_173/ap_return_preg[2]_i_2/O
                         net (fo=3, routed)           0.455    12.947    grp_operator_double_div5_fu_173/call_ret4_15_i_i_lut_div5_chunk_fu_200_ap_return_1[2]
    SLICE_X74Y156        LUT5 (Prop_lut5_I0_O)        0.053    13.000 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[1]_i_2/O
                         net (fo=3, routed)           0.268    13.269    grp_operator_double_div5_fu_173/call_ret4_16_i_i_lut_div5_chunk_fu_206_ap_return_0[1]
    SLICE_X76Y155        LUT3 (Prop_lut3_I0_O)        0.053    13.322 r  grp_operator_double_div5_fu_173/ap_return_preg[1]_i_1/O
                         net (fo=1, routed)           0.000    13.322    grp_operator_double_div5_fu_173/ap_phi_mux_p_Repl2_s_phi_fu_139_p4[1]
    SLICE_X76Y155        FDRE                                         r  grp_operator_double_div5_fu_173/ap_return_preg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.638    10.638    grp_operator_double_div5_fu_173/ap_clk
    SLICE_X76Y155        FDRE                                         r  grp_operator_double_div5_fu_173/ap_return_preg_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X76Y155        FDRE (Setup_fdre_C_D)        0.071    10.674    grp_operator_double_div5_fu_173/ap_return_preg_reg[1]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                         -13.322    
  -------------------------------------------------------------------
                         slack                                 -2.647    

Slack (VIOLATED) :        -2.635ns  (required time - arrival time)
  Source:                 reg_189_reg[55]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.639ns  (logic 3.100ns (24.528%)  route 9.539ns (75.472%))
  Logic Levels:           36  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=14)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.672     0.672    ap_clk
    SLICE_X70Y150        FDRE                                         r  reg_189_reg[55]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y150        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  reg_189_reg[55]_replica/Q
                         net (fo=10, routed)          0.483     1.463    grp_operator_double_div5_fu_173/reg_189[55]_repN_alias
    SLICE_X70Y150        LUT2 (Prop_lut2_I1_O)        0.053     1.516 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7/O
                         net (fo=1, routed)           0.000     1.516    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7_n_4
    SLICE_X70Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.826 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_n_4
    SLICE_X70Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.919 f  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry__0/CO[1]
                         net (fo=15, routed)          0.411     2.330    grp_operator_double_div5_fu_173/tmp_5_fu_380_p2
    SLICE_X67Y151        LUT3 (Prop_lut3_I2_O)        0.153     2.483 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_77/O
                         net (fo=1, routed)           0.127     2.611    grp_operator_double_div5_fu_173/p_0_in1_out__0
    SLICE_X67Y151        LUT5 (Prop_lut5_I1_O)        0.053     2.664 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_46/O
                         net (fo=1, routed)           0.234     2.898    grp_operator_double_div5_fu_173/shift_V_2_fu_432_p3[10]
    SLICE_X69Y151        LUT3 (Prop_lut3_I0_O)        0.053     2.951 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_19/O
                         net (fo=2, routed)           0.451     3.402    grp_operator_double_div5_fu_173/COUNT[10]
    SLICE_X70Y152        LUT5 (Prop_lut5_I2_O)        0.053     3.455 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43/O
                         net (fo=108, routed)         0.595     4.051    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43_n_4
    SLICE_X77Y148        LUT4 (Prop_lut4_I2_O)        0.053     4.104 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31/O
                         net (fo=1, routed)           0.246     4.350    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31_n_4
    SLICE_X75Y149        LUT6 (Prop_lut6_I5_O)        0.053     4.403 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22/O
                         net (fo=4, routed)           0.274     4.677    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22_n_4
    SLICE_X74Y148        LUT6 (Prop_lut6_I5_O)        0.053     4.730 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11/O
                         net (fo=5, routed)           0.601     5.331    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11_n_4
    SLICE_X75Y147        LUT5 (Prop_lut5_I3_O)        0.053     5.384 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_replica/O
                         net (fo=1, routed)           0.379     5.764    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_n_4_repN
    SLICE_X73Y147        LUT5 (Prop_lut5_I0_O)        0.053     5.817 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     5.817    grp_operator_double_div5_fu_173/xf_V_3_fu_512_p3[12]
    SLICE_X73Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.130 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.130    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_n_4
    SLICE_X73Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.188 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.188    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3_n_4
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.246 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.246    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4_n_4
    SLICE_X73Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.304 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.304    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5_n_4
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.362    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6_n_4
    SLICE_X73Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.420    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7_n_4
    SLICE_X73Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.478 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.478    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8_n_4
    SLICE_X73Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.536 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.536    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9_n_4
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.594 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.594    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10_n_4
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.652 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.652    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11_n_4
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.788 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__12/O[2]
                         net (fo=1, routed)           0.285     7.073    grp_operator_double_div5_fu_173/p_1_in[0]
    SLICE_X72Y157        LUT4 (Prop_lut4_I3_O)        0.152     7.225 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[30]_i_7/O
                         net (fo=4, routed)           0.478     7.704    grp_operator_double_div5_fu_173/d_V[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I5_O)        0.053     7.757 r  grp_operator_double_div5_fu_173/tmp_10_reg_907[0]_i_4/O
                         net (fo=6, routed)           0.540     8.296    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_145_ap_return_1[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I2_O)        0.053     8.349 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_1_i_i_reg_817[2]_i_3/O
                         net (fo=7, routed)           0.467     8.816    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_152_ap_return_1[1]
    SLICE_X75Y158        LUT6 (Prop_lut6_I1_O)        0.053     8.869 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_2_i_i_reg_822[2]_i_2/O
                         net (fo=7, routed)           0.446     9.315    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X75Y156        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_3_i_i_reg_827[2]_i_2/O
                         net (fo=7, routed)           0.576     9.944    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X75Y155        LUT6 (Prop_lut6_I0_O)        0.053     9.997 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_4_i_i_reg_832[2]_i_4/O
                         net (fo=7, routed)           0.463    10.460    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_170_ap_return_1[0]
    SLICE_X77Y154        LUT6 (Prop_lut6_I2_O)        0.053    10.513 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_5_i_i_reg_837[2]_i_3/O
                         net (fo=7, routed)           0.325    10.838    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_176_ap_return_1[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I1_O)        0.053    10.891 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_6_i_i_reg_842[2]_i_4/O
                         net (fo=7, routed)           0.493    11.384    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X76Y155        LUT6 (Prop_lut6_I0_O)        0.053    11.437 r  grp_operator_double_div5_fu_173/r_V_ret3_6_i_i_reg_847[0]_i_1/O
                         net (fo=7, routed)           0.505    11.942    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_188_ap_return_1[0]
    SLICE_X77Y156        LUT6 (Prop_lut6_I2_O)        0.053    11.995 r  grp_operator_double_div5_fu_173/ap_return_preg[5]_i_3/O
                         net (fo=6, routed)           0.445    12.440    grp_operator_double_div5_fu_173/call_ret4_14_i_i_lut_div5_chunk_fu_194_ap_return_1[1]
    SLICE_X76Y155        LUT6 (Prop_lut6_I1_O)        0.053    12.493 r  grp_operator_double_div5_fu_173/ap_return_preg[2]_i_2/O
                         net (fo=3, routed)           0.445    12.938    grp_operator_double_div5_fu_173/call_ret4_15_i_i_lut_div5_chunk_fu_200_ap_return_1[2]
    SLICE_X76Y156        LUT6 (Prop_lut6_I0_O)        0.053    12.991 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[0]_i_2/O
                         net (fo=3, routed)           0.267    13.258    grp_operator_double_div5_fu_173/call_ret4_16_i_i_lut_div5_chunk_fu_206_ap_return_0[0]
    SLICE_X76Y158        LUT6 (Prop_lut6_I1_O)        0.053    13.311 r  grp_operator_double_div5_fu_173/p_Repl2_s_reg_136[0]_i_1/O
                         net (fo=1, routed)           0.000    13.311    grp_operator_double_div5_fu_173/p_Repl2_s_reg_136[0]_i_1_n_4
    SLICE_X76Y158        FDRE                                         r  grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.638    10.638    grp_operator_double_div5_fu_173/ap_clk
    SLICE_X76Y158        FDRE                                         r  grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[0]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X76Y158        FDRE (Setup_fdre_C_D)        0.073    10.676    grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[0]
  -------------------------------------------------------------------
                         required time                         10.676    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                 -2.635    

Slack (VIOLATED) :        -2.539ns  (required time - arrival time)
  Source:                 reg_189_reg[55]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.542ns  (logic 3.100ns (24.718%)  route 9.441ns (75.282%))
  Logic Levels:           36  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=5 LUT6=13)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.672     0.672    ap_clk
    SLICE_X70Y150        FDRE                                         r  reg_189_reg[55]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y150        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  reg_189_reg[55]_replica/Q
                         net (fo=10, routed)          0.483     1.463    grp_operator_double_div5_fu_173/reg_189[55]_repN_alias
    SLICE_X70Y150        LUT2 (Prop_lut2_I1_O)        0.053     1.516 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7/O
                         net (fo=1, routed)           0.000     1.516    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7_n_4
    SLICE_X70Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.826 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_n_4
    SLICE_X70Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.919 f  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry__0/CO[1]
                         net (fo=15, routed)          0.411     2.330    grp_operator_double_div5_fu_173/tmp_5_fu_380_p2
    SLICE_X67Y151        LUT3 (Prop_lut3_I2_O)        0.153     2.483 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_77/O
                         net (fo=1, routed)           0.127     2.611    grp_operator_double_div5_fu_173/p_0_in1_out__0
    SLICE_X67Y151        LUT5 (Prop_lut5_I1_O)        0.053     2.664 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_46/O
                         net (fo=1, routed)           0.234     2.898    grp_operator_double_div5_fu_173/shift_V_2_fu_432_p3[10]
    SLICE_X69Y151        LUT3 (Prop_lut3_I0_O)        0.053     2.951 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_19/O
                         net (fo=2, routed)           0.451     3.402    grp_operator_double_div5_fu_173/COUNT[10]
    SLICE_X70Y152        LUT5 (Prop_lut5_I2_O)        0.053     3.455 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43/O
                         net (fo=108, routed)         0.595     4.051    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43_n_4
    SLICE_X77Y148        LUT4 (Prop_lut4_I2_O)        0.053     4.104 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31/O
                         net (fo=1, routed)           0.246     4.350    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31_n_4
    SLICE_X75Y149        LUT6 (Prop_lut6_I5_O)        0.053     4.403 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22/O
                         net (fo=4, routed)           0.274     4.677    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22_n_4
    SLICE_X74Y148        LUT6 (Prop_lut6_I5_O)        0.053     4.730 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11/O
                         net (fo=5, routed)           0.601     5.331    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11_n_4
    SLICE_X75Y147        LUT5 (Prop_lut5_I3_O)        0.053     5.384 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_replica/O
                         net (fo=1, routed)           0.379     5.764    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_n_4_repN
    SLICE_X73Y147        LUT5 (Prop_lut5_I0_O)        0.053     5.817 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     5.817    grp_operator_double_div5_fu_173/xf_V_3_fu_512_p3[12]
    SLICE_X73Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.130 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.130    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_n_4
    SLICE_X73Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.188 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.188    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3_n_4
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.246 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.246    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4_n_4
    SLICE_X73Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.304 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.304    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5_n_4
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.362    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6_n_4
    SLICE_X73Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.420    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7_n_4
    SLICE_X73Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.478 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.478    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8_n_4
    SLICE_X73Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.536 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.536    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9_n_4
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.594 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.594    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10_n_4
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.652 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.652    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11_n_4
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.788 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__12/O[2]
                         net (fo=1, routed)           0.285     7.073    grp_operator_double_div5_fu_173/p_1_in[0]
    SLICE_X72Y157        LUT4 (Prop_lut4_I3_O)        0.152     7.225 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[30]_i_7/O
                         net (fo=4, routed)           0.478     7.704    grp_operator_double_div5_fu_173/d_V[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I5_O)        0.053     7.757 r  grp_operator_double_div5_fu_173/tmp_10_reg_907[0]_i_4/O
                         net (fo=6, routed)           0.540     8.296    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_145_ap_return_1[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I2_O)        0.053     8.349 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_1_i_i_reg_817[2]_i_3/O
                         net (fo=7, routed)           0.467     8.816    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_152_ap_return_1[1]
    SLICE_X75Y158        LUT6 (Prop_lut6_I1_O)        0.053     8.869 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_2_i_i_reg_822[2]_i_2/O
                         net (fo=7, routed)           0.446     9.315    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X75Y156        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_3_i_i_reg_827[2]_i_2/O
                         net (fo=7, routed)           0.576     9.944    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X75Y155        LUT6 (Prop_lut6_I0_O)        0.053     9.997 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_4_i_i_reg_832[2]_i_4/O
                         net (fo=7, routed)           0.463    10.460    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_170_ap_return_1[0]
    SLICE_X77Y154        LUT6 (Prop_lut6_I2_O)        0.053    10.513 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_5_i_i_reg_837[2]_i_3/O
                         net (fo=7, routed)           0.325    10.838    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_176_ap_return_1[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I1_O)        0.053    10.891 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_6_i_i_reg_842[2]_i_4/O
                         net (fo=7, routed)           0.493    11.384    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X76Y155        LUT6 (Prop_lut6_I0_O)        0.053    11.437 r  grp_operator_double_div5_fu_173/r_V_ret3_6_i_i_reg_847[0]_i_1/O
                         net (fo=7, routed)           0.505    11.942    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_188_ap_return_1[0]
    SLICE_X77Y156        LUT6 (Prop_lut6_I2_O)        0.053    11.995 r  grp_operator_double_div5_fu_173/ap_return_preg[5]_i_3/O
                         net (fo=6, routed)           0.445    12.440    grp_operator_double_div5_fu_173/call_ret4_14_i_i_lut_div5_chunk_fu_194_ap_return_1[1]
    SLICE_X76Y155        LUT6 (Prop_lut6_I1_O)        0.053    12.493 r  grp_operator_double_div5_fu_173/ap_return_preg[2]_i_2/O
                         net (fo=3, routed)           0.455    12.947    grp_operator_double_div5_fu_173/call_ret4_15_i_i_lut_div5_chunk_fu_200_ap_return_1[2]
    SLICE_X74Y156        LUT5 (Prop_lut5_I0_O)        0.053    13.000 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[1]_i_2/O
                         net (fo=3, routed)           0.160    13.161    grp_operator_double_div5_fu_173/call_ret4_16_i_i_lut_div5_chunk_fu_206_ap_return_0[1]
    SLICE_X74Y156        LUT6 (Prop_lut6_I1_O)        0.053    13.214 r  grp_operator_double_div5_fu_173/p_Repl2_s_reg_136[1]_i_1/O
                         net (fo=1, routed)           0.000    13.214    grp_operator_double_div5_fu_173/p_Repl2_s_reg_136[1]_i_1_n_4
    SLICE_X74Y156        FDRE                                         r  grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.638    10.638    grp_operator_double_div5_fu_173/ap_clk
    SLICE_X74Y156        FDRE                                         r  grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[1]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X74Y156        FDRE (Setup_fdre_C_D)        0.071    10.674    grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[1]
  -------------------------------------------------------------------
                         required time                         10.674    
                         arrival time                         -13.214    
  -------------------------------------------------------------------
                         slack                                 -2.539    

Slack (VIOLATED) :        -2.396ns  (required time - arrival time)
  Source:                 reg_189_reg[55]_replica/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_operator_double_div5_fu_173/ap_return_preg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        12.318ns  (logic 2.994ns (24.306%)  route 9.324ns (75.694%))
  Logic Levels:           34  (CARRY4=13 LUT2=1 LUT3=2 LUT4=2 LUT5=4 LUT6=12)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.638ns = ( 10.638 - 10.000 ) 
    Source Clock Delay      (SCD):    0.672ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.672     0.672    ap_clk
    SLICE_X70Y150        FDRE                                         r  reg_189_reg[55]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X70Y150        FDRE (Prop_fdre_C_Q)         0.308     0.980 f  reg_189_reg[55]_replica/Q
                         net (fo=10, routed)          0.483     1.463    grp_operator_double_div5_fu_173/reg_189[55]_repN_alias
    SLICE_X70Y150        LUT2 (Prop_lut2_I1_O)        0.053     1.516 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7/O
                         net (fo=1, routed)           0.000     1.516    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_i_7_n_4
    SLICE_X70Y150        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.310     1.826 r  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry/CO[3]
                         net (fo=1, routed)           0.000     1.826    grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry_n_4
    SLICE_X70Y151        CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.093     1.919 f  grp_operator_double_div5_fu_173/sel_tmp8_fu_454_p20_carry__0/CO[1]
                         net (fo=15, routed)          0.411     2.330    grp_operator_double_div5_fu_173/tmp_5_fu_380_p2
    SLICE_X67Y151        LUT3 (Prop_lut3_I2_O)        0.153     2.483 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_77/O
                         net (fo=1, routed)           0.127     2.611    grp_operator_double_div5_fu_173/p_0_in1_out__0
    SLICE_X67Y151        LUT5 (Prop_lut5_I1_O)        0.053     2.664 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_46/O
                         net (fo=1, routed)           0.234     2.898    grp_operator_double_div5_fu_173/shift_V_2_fu_432_p3[10]
    SLICE_X69Y151        LUT3 (Prop_lut3_I0_O)        0.053     2.951 f  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_19/O
                         net (fo=2, routed)           0.451     3.402    grp_operator_double_div5_fu_173/COUNT[10]
    SLICE_X70Y152        LUT5 (Prop_lut5_I2_O)        0.053     3.455 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43/O
                         net (fo=108, routed)         0.595     4.051    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry_i_43_n_4
    SLICE_X77Y148        LUT4 (Prop_lut4_I2_O)        0.053     4.104 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31/O
                         net (fo=1, routed)           0.246     4.350    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_31_n_4
    SLICE_X75Y149        LUT6 (Prop_lut6_I5_O)        0.053     4.403 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22/O
                         net (fo=4, routed)           0.274     4.677    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_22_n_4
    SLICE_X74Y148        LUT6 (Prop_lut6_I5_O)        0.053     4.730 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11/O
                         net (fo=5, routed)           0.601     5.331    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__0_i_11_n_4
    SLICE_X75Y147        LUT5 (Prop_lut5_I3_O)        0.053     5.384 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_replica/O
                         net (fo=1, routed)           0.379     5.764    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_11_n_4_repN
    SLICE_X73Y147        LUT5 (Prop_lut5_I0_O)        0.053     5.817 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_i_4/O
                         net (fo=1, routed)           0.000     5.817    grp_operator_double_div5_fu_173/xf_V_3_fu_512_p3[12]
    SLICE_X73Y147        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.313     6.130 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2/CO[3]
                         net (fo=1, routed)           0.000     6.130    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__2_n_4
    SLICE_X73Y148        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.188 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3/CO[3]
                         net (fo=1, routed)           0.000     6.188    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__3_n_4
    SLICE_X73Y149        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.246 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4/CO[3]
                         net (fo=1, routed)           0.001     6.246    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__4_n_4
    SLICE_X73Y150        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.304 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5/CO[3]
                         net (fo=1, routed)           0.000     6.304    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__5_n_4
    SLICE_X73Y151        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.362 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6/CO[3]
                         net (fo=1, routed)           0.000     6.362    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__6_n_4
    SLICE_X73Y152        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.420 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7/CO[3]
                         net (fo=1, routed)           0.000     6.420    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__7_n_4
    SLICE_X73Y153        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.478 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8/CO[3]
                         net (fo=1, routed)           0.000     6.478    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__8_n_4
    SLICE_X73Y154        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.536 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9/CO[3]
                         net (fo=1, routed)           0.000     6.536    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__9_n_4
    SLICE_X73Y155        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.594 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10/CO[3]
                         net (fo=1, routed)           0.000     6.594    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__10_n_4
    SLICE_X73Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058     6.652 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11/CO[3]
                         net (fo=1, routed)           0.000     6.652    grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__11_n_4
    SLICE_X73Y157        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136     6.788 r  grp_operator_double_div5_fu_173/xf_V_fu_520_p2_carry__12/O[2]
                         net (fo=1, routed)           0.285     7.073    grp_operator_double_div5_fu_173/p_1_in[0]
    SLICE_X72Y157        LUT4 (Prop_lut4_I3_O)        0.152     7.225 r  grp_operator_double_div5_fu_173/tmp_12_reg_471[30]_i_7/O
                         net (fo=4, routed)           0.478     7.704    grp_operator_double_div5_fu_173/d_V[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I5_O)        0.053     7.757 r  grp_operator_double_div5_fu_173/tmp_10_reg_907[0]_i_4/O
                         net (fo=6, routed)           0.540     8.296    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_145_ap_return_1[0]
    SLICE_X76Y157        LUT6 (Prop_lut6_I2_O)        0.053     8.349 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_1_i_i_reg_817[2]_i_3/O
                         net (fo=7, routed)           0.467     8.816    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_152_ap_return_1[1]
    SLICE_X75Y158        LUT6 (Prop_lut6_I1_O)        0.053     8.869 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_2_i_i_reg_822[2]_i_2/O
                         net (fo=7, routed)           0.446     9.315    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_158_ap_return_1[2]
    SLICE_X75Y156        LUT6 (Prop_lut6_I0_O)        0.053     9.368 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_3_i_i_reg_827[2]_i_2/O
                         net (fo=7, routed)           0.576     9.944    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_164_ap_return_1[2]
    SLICE_X75Y155        LUT6 (Prop_lut6_I0_O)        0.053     9.997 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_4_i_i_reg_832[2]_i_4/O
                         net (fo=7, routed)           0.463    10.460    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_170_ap_return_1[0]
    SLICE_X77Y154        LUT6 (Prop_lut6_I2_O)        0.053    10.513 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_5_i_i_reg_837[2]_i_3/O
                         net (fo=7, routed)           0.325    10.838    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_176_ap_return_1[1]
    SLICE_X75Y154        LUT6 (Prop_lut6_I1_O)        0.053    10.891 r  grp_operator_double_div5_fu_173/q_chunk_V_ret2_6_i_i_reg_842[2]_i_4/O
                         net (fo=7, routed)           0.493    11.384    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_182_ap_return_1[2]
    SLICE_X76Y155        LUT6 (Prop_lut6_I0_O)        0.053    11.437 r  grp_operator_double_div5_fu_173/r_V_ret3_6_i_i_reg_847[0]_i_1/O
                         net (fo=7, routed)           0.505    11.942    grp_operator_double_div5_fu_173/grp_lut_div5_chunk_fu_188_ap_return_1[0]
    SLICE_X77Y156        LUT6 (Prop_lut6_I2_O)        0.053    11.995 r  grp_operator_double_div5_fu_173/ap_return_preg[5]_i_3/O
                         net (fo=6, routed)           0.553    12.548    grp_operator_double_div5_fu_173/call_ret4_14_i_i_lut_div5_chunk_fu_194_ap_return_1[1]
    SLICE_X75Y156        LUT6 (Prop_lut6_I1_O)        0.053    12.601 r  grp_operator_double_div5_fu_173/ap_return_preg[5]_i_1/O
                         net (fo=3, routed)           0.389    12.990    grp_operator_double_div5_fu_173/ap_phi_mux_p_Repl2_s_phi_fu_139_p4[5]
    SLICE_X76Y156        FDRE                                         r  grp_operator_double_div5_fu_173/ap_return_preg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.638    10.638    grp_operator_double_div5_fu_173/ap_clk
    SLICE_X76Y156        FDRE                                         r  grp_operator_double_div5_fu_173/ap_return_preg_reg[5]/C
                         clock pessimism              0.000    10.638    
                         clock uncertainty           -0.035    10.603    
    SLICE_X76Y156        FDRE (Setup_fdre_C_D)       -0.009    10.594    grp_operator_double_div5_fu_173/ap_return_preg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.594    
                         arrival time                         -12.990    
  -------------------------------------------------------------------
                         slack                                 -2.396    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 reg_182_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U16/din0_buf1_reg[34]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.128ns (65.840%)  route 0.066ns (34.160%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.283     0.283    ap_clk
    SLICE_X83Y139        FDRE                                         r  reg_182_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y139        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_182_reg[34]/Q
                         net (fo=2, routed)           0.066     0.450    kernel_jacobi_2d_cud_U16/reg_182_reg[63][34]
    SLICE_X82Y139        LUT5 (Prop_lut5_I4_O)        0.028     0.478 r  kernel_jacobi_2d_cud_U16/din0_buf1[34]_i_1/O
                         net (fo=1, routed)           0.000     0.478    kernel_jacobi_2d_cud_U16/din0[34]
    SLICE_X82Y139        FDRE                                         r  kernel_jacobi_2d_cud_U16/din0_buf1_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.298     0.298    kernel_jacobi_2d_cud_U16/ap_clk
    SLICE_X82Y139        FDRE                                         r  kernel_jacobi_2d_cud_U16/din0_buf1_reg[34]/C
                         clock pessimism              0.000     0.298    
    SLICE_X82Y139        FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_jacobi_2d_cud_U16/din0_buf1_reg[34]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.478    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_cud_U16/din0_buf1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.167ns  (logic 0.100ns (59.989%)  route 0.067ns (40.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.283     0.283    kernel_jacobi_2d_cud_U16/ap_clk
    SLICE_X83Y131        FDRE                                         r  kernel_jacobi_2d_cud_U16/din0_buf1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y131        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_2d_cud_U16/din0_buf1_reg[5]/Q
                         net (fo=4, routed)           0.067     0.450    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/s_axis_a_tdata[5]
    SLICE_X83Y131        FDRE                                         r  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.298     0.298    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/aclk
    SLICE_X83Y131        FDRE                                         r  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]/C
                         clock pessimism              0.000     0.298    
    SLICE_X83Y131        FDRE (Hold_fdre_C_D)         0.047     0.345    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/A_IP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.345    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 A_load_1_reg_451_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U16/din1_buf1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.161%)  route 0.081ns (38.839%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.283     0.283    ap_clk
    SLICE_X87Y131        FDRE                                         r  A_load_1_reg_451_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y131        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  A_load_1_reg_451_reg[0]/Q
                         net (fo=1, routed)           0.081     0.465    kernel_jacobi_2d_cud_U16/A_load_1_reg_451_reg[63][0]
    SLICE_X86Y131        LUT5 (Prop_lut5_I4_O)        0.028     0.493 r  kernel_jacobi_2d_cud_U16/din1_buf1[0]_i_1/O
                         net (fo=1, routed)           0.000     0.493    kernel_jacobi_2d_cud_U16/din1[0]
    SLICE_X86Y131        FDRE                                         r  kernel_jacobi_2d_cud_U16/din1_buf1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.298     0.298    kernel_jacobi_2d_cud_U16/ap_clk
    SLICE_X86Y131        FDRE                                         r  kernel_jacobi_2d_cud_U16/din1_buf1_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X86Y131        FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_jacobi_2d_cud_U16/din1_buf1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.493    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 A_load_1_reg_451_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U16/din1_buf1_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.128ns (60.871%)  route 0.082ns (39.129%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.283     0.283    ap_clk
    SLICE_X83Y133        FDRE                                         r  A_load_1_reg_451_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y133        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  A_load_1_reg_451_reg[23]/Q
                         net (fo=1, routed)           0.082     0.466    kernel_jacobi_2d_cud_U16/A_load_1_reg_451_reg[63][23]
    SLICE_X82Y133        LUT5 (Prop_lut5_I4_O)        0.028     0.494 r  kernel_jacobi_2d_cud_U16/din1_buf1[23]_i_1/O
                         net (fo=1, routed)           0.000     0.494    kernel_jacobi_2d_cud_U16/din1[23]
    SLICE_X82Y133        FDRE                                         r  kernel_jacobi_2d_cud_U16/din1_buf1_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.298     0.298    kernel_jacobi_2d_cud_U16/ap_clk
    SLICE_X82Y133        FDRE                                         r  kernel_jacobi_2d_cud_U16/din1_buf1_reg[23]/C
                         clock pessimism              0.000     0.298    
    SLICE_X82Y133        FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_jacobi_2d_cud_U16/din1_buf1_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.494    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            grp_operator_double_div5_fu_173/ap_return_preg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.128ns (57.457%)  route 0.095ns (42.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.283     0.283    grp_operator_double_div5_fu_173/ap_clk
    SLICE_X65Y147        FDRE                                         r  grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y147        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  grp_operator_double_div5_fu_173/p_Repl2_s_reg_136_reg[33]/Q
                         net (fo=3, routed)           0.095     0.478    grp_operator_double_div5_fu_173/p_Repl2_s_reg_136[33]
    SLICE_X64Y147        LUT3 (Prop_lut3_I2_O)        0.028     0.506 r  grp_operator_double_div5_fu_173/ap_return_preg[33]_i_1/O
                         net (fo=1, routed)           0.000     0.506    grp_operator_double_div5_fu_173/ap_phi_mux_p_Repl2_s_phi_fu_139_p4[33]
    SLICE_X64Y147        FDRE                                         r  grp_operator_double_div5_fu_173/ap_return_preg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.298     0.298    grp_operator_double_div5_fu_173/ap_clk
    SLICE_X64Y147        FDRE                                         r  grp_operator_double_div5_fu_173/ap_return_preg_reg[33]/C
                         clock pessimism              0.000     0.298    
    SLICE_X64Y147        FDRE (Hold_fdre_C_D)         0.087     0.385    grp_operator_double_div5_fu_173/ap_return_preg_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.506    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 reg_182_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U16/din0_buf1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.128ns (65.347%)  route 0.068ns (34.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.283     0.283    ap_clk
    SLICE_X85Y135        FDRE                                         r  reg_182_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y135        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  reg_182_reg[16]/Q
                         net (fo=2, routed)           0.068     0.451    kernel_jacobi_2d_cud_U16/reg_182_reg[63][16]
    SLICE_X84Y135        LUT5 (Prop_lut5_I4_O)        0.028     0.479 r  kernel_jacobi_2d_cud_U16/din0_buf1[16]_i_1/O
                         net (fo=1, routed)           0.000     0.479    kernel_jacobi_2d_cud_U16/din0[16]
    SLICE_X84Y135        FDRE                                         r  kernel_jacobi_2d_cud_U16/din0_buf1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.298     0.298    kernel_jacobi_2d_cud_U16/ap_clk
    SLICE_X84Y135        FDRE                                         r  kernel_jacobi_2d_cud_U16/din0_buf1_reg[16]/C
                         clock pessimism              0.000     0.298    
    SLICE_X84Y135        FDRE (Hold_fdre_C_D)         0.060     0.358    kernel_jacobi_2d_cud_U16/din0_buf1_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.358    
                         arrival time                           0.479    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 A_load_1_reg_451_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U16/din1_buf1_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.128ns (56.930%)  route 0.097ns (43.070%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.283     0.283    ap_clk
    SLICE_X81Y141        FDRE                                         r  A_load_1_reg_451_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  A_load_1_reg_451_reg[51]/Q
                         net (fo=1, routed)           0.097     0.480    kernel_jacobi_2d_cud_U16/A_load_1_reg_451_reg[63][51]
    SLICE_X82Y141        LUT5 (Prop_lut5_I4_O)        0.028     0.508 r  kernel_jacobi_2d_cud_U16/din1_buf1[51]_i_1/O
                         net (fo=1, routed)           0.000     0.508    kernel_jacobi_2d_cud_U16/din1[51]
    SLICE_X82Y141        FDRE                                         r  kernel_jacobi_2d_cud_U16/din1_buf1_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.298     0.298    kernel_jacobi_2d_cud_U16/ap_clk
    SLICE_X82Y141        FDRE                                         r  kernel_jacobi_2d_cud_U16/din1_buf1_reg[51]/C
                         clock pessimism              0.000     0.298    
    SLICE_X82Y141        FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_jacobi_2d_cud_U16/din1_buf1_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.508    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.175ns (75.994%)  route 0.055ns (24.006%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.283     0.283    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_EXP_DELAY/i_pipe/aclk
    SLICE_X77Y144        FDRE                                         r  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y144        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/A_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/Q
                         net (fo=1, routed)           0.055     0.439    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/Q[9]
    SLICE_X76Y144        LUT3 (Prop_lut3_I1_O)        0.028     0.467 r  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/B_EXP_DELAY/i_pipe/CHAIN_GEN[9].C_MUX.CARRY_MUX_i_1__0/O
                         net (fo=1, routed)           0.000     0.467    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.STRUCT_ADD/A[9]
    SLICE_X76Y144        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.047     0.514 r  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.STRUCT_ADD/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4/O[1]
                         net (fo=2, routed)           0.000     0.514    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[10]_0[9]
    SLICE_X76Y144        FDRE                                         r  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.298     0.298    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/aclk
    SLICE_X76Y144        FDRE                                         r  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]/C
                         clock pessimism              0.000     0.298    
    SLICE_X76Y144        FDRE (Hold_fdre_C_D)         0.090     0.388    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.388    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 t_1_reg_383_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            t_reg_117_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.146ns  (logic 0.091ns (62.374%)  route 0.055ns (37.626%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.283     0.283    ap_clk
    SLICE_X71Y124        FDRE                                         r  t_1_reg_383_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y124        FDRE (Prop_fdre_C_Q)         0.091     0.374 r  t_1_reg_383_reg[2]/Q
                         net (fo=1, routed)           0.055     0.429    t_1_reg_383[2]
    SLICE_X70Y124        FDRE                                         r  t_reg_117_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.298     0.298    ap_clk
    SLICE_X70Y124        FDRE                                         r  t_reg_117_reg[2]/C
                         clock pessimism              0.000     0.298    
    SLICE_X70Y124        FDRE (Hold_fdre_C_D)         0.002     0.300    t_reg_117_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.300    
                         arrival time                           0.429    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.128ns (55.397%)  route 0.103ns (44.603%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.298ns
    Source Clock Delay      (SCD):    0.283ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.283     0.283    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/aclk
    SLICE_X79Y140        FDRE                                         r  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y140        FDRE (Prop_fdre_C_Q)         0.100     0.383 r  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/Q
                         net (fo=4, routed)           0.103     0.486    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/first_q
    SLICE_X78Y140        LUT4 (Prop_lut4_I0_O)        0.028     0.514 r  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/COND_DET_B/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.514    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/D[0]
    SLICE_X78Y140        FDRE                                         r  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1078, unset)         0.298     0.298    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/aclk
    SLICE_X78Y140        FDRE                                         r  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]/C
                         clock pessimism              0.000     0.298    
    SLICE_X78Y140        FDRE (Hold_fdre_C_D)         0.087     0.385    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.385    
                         arrival time                           0.514    
  -------------------------------------------------------------------
                         slack                                  0.129    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X4Y47    tmp_5_reg_408_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X3Y48    tmp_6_reg_484_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X3Y47    tmp_s_reg_391_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X4Y46    tmp_2_reg_403_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            1.825         10.000      8.175      DSP48_X4Y53    kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/FRAC_ADDSUB/DSP_ADD.FRAC_ADDSUB/DSP48E1_ADD.DSP48E1_ADD/DSP/CLK
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X85Y133  reg_182_reg[11]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X85Y135  reg_182_reg[13]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X85Y135  reg_182_reg[15]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X85Y135  reg_182_reg[17]/C
Min Period        n/a     FDRE/C       n/a            0.750         10.000      9.250      SLICE_X85Y130  reg_182_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X85Y133  reg_182_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X85Y135  reg_182_reg[13]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X85Y135  reg_182_reg[15]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X85Y135  reg_182_reg[17]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X85Y130  reg_182_reg[1]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X85Y135  reg_182_reg[20]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X85Y133  reg_182_reg[21]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X85Y133  reg_182_reg[23]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X85Y138  reg_182_reg[25]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.400         5.000       4.600      SLICE_X85Y138  reg_182_reg[27]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X73Y115  tmp_9_reg_426_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X73Y117  tmp_9_reg_426_reg[10]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X73Y117  tmp_9_reg_426_reg[11]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X73Y118  tmp_9_reg_426_reg[12]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X73Y118  tmp_9_reg_426_reg[13]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X73Y118  tmp_9_reg_426_reg[14]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X73Y118  tmp_9_reg_426_reg[15]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X74Y136  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X74Y136  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[1]/C
High Pulse Width  Slow    FDRE/C       n/a            0.350         5.000       4.650      SLICE_X74Y136  kernel_jacobi_2d_cud_U16/kernel_jacobi_2d_imper_ap_dadd_3_full_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/LOGIC_ADD.ADD_0/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[2]/C



