# 3-Makefile

# Variables
CC = gcc
SRC = $(wildcard *.c)
OBJ = $(SRC:.c=.o)
NAME = school
RM = rm -f

# Rule to build the executable
all: $(NAME)

$(NAME): $(OBJ)
	$(CC) $(OBJ) -o $(NAME)

%.o: %.c
	$(CC) -c -o $@ $<

# Clean rules
clean:
	$(RM) *~ $(NAME)

oclean:
	$(RM) *.o

fclean: clean oclean

re: fclean all

