# soc_design


<details>
<summary>DAY 0</summary>


##Yosys
![yosys](https://github.com/user-attachments/assets/c6e81474-db27-4798-9d64-65802c028e3c)




##IVerilog
![iverilog](https://github.com/user-attachments/assets/f59a239d-7145-4c5b-b0b3-6a7a90934065)




##GTKWave
![gtkwave](https://github.com/user-attachments/assets/3de31f24-7b1a-45ac-9052-0b97d215041b)

</details>

<details>
<summary>Day 1</summary>



##GTKWave Output After Running IVerilog
![good_mux_gtkwave](https://github.com/user-attachments/assets/840a4f95-27bd-4d36-ba19-c790bb52b40f)



##Good MUX and Testbench
![good_mux_gvim](https://github.com/user-attachments/assets/9c820a1b-1329-4cd5-b725-f8c439f1280c)



##Yosys Output
![Screenshot 2024-09-26 084110](https://github.com/user-attachments/assets/398ded47-7516-4b38-b87b-abec3354a0c3)



##Synthesized Netlist
![Screenshot 2024-09-26 084833](https://github.com/user-attachments/assets/8273b602-6642-4c3f-9bb8-2a0b974559b7)


</details>
