#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Mar 24 16:22:59 2021
# Process ID: 15104
# Current directory: C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Project/u200/project_dna_pcie/AXI_DNA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top design_1_wrapper -part xcu200-fsgd2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_AXI_DNA_0_0/design_1_AXI_DNA_0_0.dcp' for cell 'design_1_i/AXI_DNA_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.dcp' for cell 'design_1_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.dcp' for cell 'design_1_i/clk_wiz_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1.dcp' for cell 'design_1_i/util_ds_buf_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_util_vector_logic_0_0/design_1_util_vector_logic_0_0.dcp' for cell 'design_1_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0.dcp' for cell 'design_1_i/xdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0.dcp' for cell 'design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/xdma_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 742 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/clk_wiz_1/inst/clkin1_ibuf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_1/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_board.xdc] for cell 'design_1_i/xdma_0/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/design_1_xdma_0_0_board.xdc] for cell 'design_1_i/xdma_0/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/source/design_1_xdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'design_1_i/xdma_0/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/source/design_1_xdma_0_0_pcie4_uscaleplus_ip.xdc] for cell 'design_1_i/xdma_0/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_gt.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_board.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2278.211 ; gain = 423.824
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.xdc] for cell 'design_1_i/clk_wiz/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_board.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc:57]
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0.xdc] for cell 'design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0_1/design_1_util_ds_buf_0_1_board.xdc] for cell 'design_1_i/util_ds_buf_0/U0'
Parsing XDC File [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc]
WARNING: [Vivado 12-584] No ports matched 'pcie_perstn_rst'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_perstn_rst'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Cannot set PACKAGE_PIN property of ports,  port resetn can not be placed on PACKAGE_PIN BD21 because the PACKAGE_PIN is occupied by port pcie_perstn [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:23]
Finished Parsing XDC File [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc]
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/design_1_xdma_0_0_pcie4_ip_board.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/design_1_xdma_0_0_pcie4_ip_board.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_late.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_late.xdc:63]
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/synth/design_1_xdma_0_0_pcie4_ip_late.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0_clocks.xdc] for cell 'design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2278.211 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 279 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 3 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 20 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 9 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 221 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 10 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances

21 Infos, 8 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:39 ; elapsed = 00:00:41 . Memory (MB): peak = 2278.211 ; gain = 1981.566
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-1540] The version limit for your license is '2020.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.898 . Memory (MB): peak = 2278.211 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Ending Cache Timing Information Task | Checksum: 1c5013d86

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2278.211 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 43 inverter(s) to 4689 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: c7632e13

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2320.395 ; gain = 2.242
INFO: [Opt 31-389] Phase Retarget created 229 cells and removed 655 cells
INFO: [Opt 31-1021] In phase Retarget, 20 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: bea94c14

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2320.395 ; gain = 2.242
INFO: [Opt 31-389] Phase Constant propagation created 805 cells and removed 1440 cells
INFO: [Opt 31-1021] In phase Constant propagation, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1998b75a9

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 2320.395 ; gain = 2.242
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 10007 cells
INFO: [Opt 31-1021] In phase Sweep, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1_0_BUFGCE
INFO: [Opt 31-194] Inserted BUFG design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0_BUFG_inst to drive 0 load(s) on clock net design_1_i/clk_wiz_1/inst/clk_out1_design_1_clk_wiz_1_0_BUFGCE
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: dab9a97f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2320.395 ; gain = 2.242
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
INFO: [Opt 31-1021] In phase BUFG optimization, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 19ea953d8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2320.395 ; gain = 2.242
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1c457228b

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2320.395 ; gain = 2.242
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             229  |             655  |                                             20  |
|  Constant propagation         |             805  |            1440  |                                             15  |
|  Sweep                        |               0  |           10007  |                                             79  |
|  BUFG optimization            |               0  |               0  |                                              1  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             16  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.061 . Memory (MB): peak = 2320.395 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 104dd6ee3

Time (s): cpu = 00:00:24 ; elapsed = 00:00:23 . Memory (MB): peak = 2320.395 ; gain = 2.242

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.332 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for DNA_PORTE2_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 17 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 1fb880596

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.450 . Memory (MB): peak = 4255.449 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1fb880596

Time (s): cpu = 00:00:49 ; elapsed = 00:00:43 . Memory (MB): peak = 4255.449 ; gain = 1935.055

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1fb880596

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4255.449 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.340 . Memory (MB): peak = 4255.449 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 15a72ab4e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.340 . Memory (MB): peak = 4255.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 10 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:21 ; elapsed = 00:01:12 . Memory (MB): peak = 4255.449 ; gain = 1977.238
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4255.449 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.167 . Memory (MB): peak = 4255.449 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4255.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4255.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-1540] The version limit for your license is '2020.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC REQP-1850] BUFG_GT_cascade_from_clock_buf: Cascaded clock buffers exist in the design. This may result in large clock skew and timing violations. Cell BUFG_GT design_1_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk I pin is driven by another clock buffer design_1_i/clk_wiz/inst/clkout1_buf.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4255.449 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1030505b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4255.449 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: afd545bb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 132f6221d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 132f6221d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:15 . Memory (MB): peak = 4255.449 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 132f6221d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-822] Clock net design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK has a user defined clock root in clock region X5Y5. Therefore, clock net design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT will use a clock root in the same clock region, as these nets should have matching clock routes.
Phase 2.1 Floorplanning | Checksum: 15cfb0694

Time (s): cpu = 00:00:39 ; elapsed = 00:00:27 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4255.449 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 13002b35d

Time (s): cpu = 00:02:07 ; elapsed = 00:01:34 . Memory (MB): peak = 4255.449 ; gain = 0.000
Phase 2 Global Placement | Checksum: a5dfbacc

Time (s): cpu = 00:02:13 ; elapsed = 00:01:39 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: c2020e74

Time (s): cpu = 00:02:13 ; elapsed = 00:01:39 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a568d34f

Time (s): cpu = 00:02:19 ; elapsed = 00:01:44 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 128967034

Time (s): cpu = 00:02:20 ; elapsed = 00:01:44 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 197478f52

Time (s): cpu = 00:02:25 ; elapsed = 00:01:48 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 19c2d9a8e

Time (s): cpu = 00:02:27 ; elapsed = 00:01:50 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 1706983ef

Time (s): cpu = 00:02:30 ; elapsed = 00:01:53 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: dc526cb7

Time (s): cpu = 00:02:37 ; elapsed = 00:01:57 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: c4a1b421

Time (s): cpu = 00:02:39 ; elapsed = 00:02:00 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1c0bf7a79

Time (s): cpu = 00:02:39 ; elapsed = 00:02:00 . Memory (MB): peak = 4255.449 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c0bf7a79

Time (s): cpu = 00:02:40 ; elapsed = 00:02:01 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 184442156

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 184442156

Time (s): cpu = 00:02:57 ; elapsed = 00:02:12 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: 184442156

Time (s): cpu = 00:02:57 ; elapsed = 00:02:12 . Memory (MB): peak = 4255.449 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.309. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=1.309. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1b18b23eb

Time (s): cpu = 00:02:57 ; elapsed = 00:02:12 . Memory (MB): peak = 4255.449 ; gain = 0.000
Phase 4.1.1 Post Placement Optimization | Checksum: 1b18b23eb

Time (s): cpu = 00:02:57 ; elapsed = 00:02:12 . Memory (MB): peak = 4255.449 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1b18b23eb

Time (s): cpu = 00:02:57 ; elapsed = 00:02:13 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b18b23eb

Time (s): cpu = 00:02:58 ; elapsed = 00:02:13 . Memory (MB): peak = 4255.449 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 248c9dcc7

Time (s): cpu = 00:03:30 ; elapsed = 00:02:45 . Memory (MB): peak = 4255.449 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4255.449 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 314684dd9

Time (s): cpu = 00:03:30 ; elapsed = 00:02:45 . Memory (MB): peak = 4255.449 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 314684dd9

Time (s): cpu = 00:03:30 ; elapsed = 00:02:46 . Memory (MB): peak = 4255.449 ; gain = 0.000
Ending Placer Task | Checksum: 27617a62a

Time (s): cpu = 00:03:30 ; elapsed = 00:02:46 . Memory (MB): peak = 4255.449 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
83 Infos, 13 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:34 ; elapsed = 00:02:48 . Memory (MB): peak = 4255.449 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4255.449 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4255.449 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 4255.449 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4255.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.225 . Memory (MB): peak = 4255.449 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.129 . Memory (MB): peak = 4255.449 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-1540] The version limit for your license is '2020.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: fce30216 ConstDB: 0 ShapeSum: e1f5eb38 RouteDB: 973eb8dc

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17fe7072e

Time (s): cpu = 00:03:23 ; elapsed = 00:02:24 . Memory (MB): peak = 4674.035 ; gain = 418.586
Post Restoration Checksum: NetGraph: c574907b NumContArr: 7fc13174 Constraints: bc23f74a Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 20159b939

Time (s): cpu = 00:03:23 ; elapsed = 00:02:24 . Memory (MB): peak = 4680.746 ; gain = 425.297

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 20159b939

Time (s): cpu = 00:03:23 ; elapsed = 00:02:24 . Memory (MB): peak = 4722.605 ; gain = 467.156

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 20159b939

Time (s): cpu = 00:03:23 ; elapsed = 00:02:24 . Memory (MB): peak = 4722.605 ; gain = 467.156

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 1b35404c2

Time (s): cpu = 00:03:56 ; elapsed = 00:02:59 . Memory (MB): peak = 5544.965 ; gain = 1289.516

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1ec12238f

Time (s): cpu = 00:04:11 ; elapsed = 00:03:07 . Memory (MB): peak = 5544.965 ; gain = 1289.516
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.475  | TNS=0.000  | WHS=-0.367 | THS=-201.673|

Phase 2 Router Initialization | Checksum: 268aed8ac

Time (s): cpu = 00:04:20 ; elapsed = 00:03:12 . Memory (MB): peak = 5544.965 ; gain = 1289.516

Phase 3 Initial Routing

Phase 3.1 Initial Routing Verification

Post Initial-Routing Verification
---------------------------------
CRITICAL WARNING: [Route 35-54] Net: design_1_i/clk_wiz_1/inst/clk_out1 is not completely routed.
Resolution: Run report_route_status for more information.
CRITICAL WARNING: [Route 35-54] Net: design_1_i/clk_wiz/inst/clk_out1 is not completely routed.
Resolution: Run report_route_status for more information.

Unroutable connection Types: 
----------------------------
Checking all reachable nodes within 5 hops of driver and load 

Unroute Type 1 : Site pin does not reach interconnect fabric

	Type 1BUFGCE.CLK_OUT->BUFG_GT.CLK_IN]
	-----Num Open nets: 1
	-----Representative Net: Net[2] design_1_i/clk_wiz/inst/clk_out1
	-----BUFGCE_X0Y80/CLK_OUT -> BUFG_GT_X0Y239/CLK_IN
	-----Driver Term: design_1_i/clk_wiz/inst/clkout1_buf/O Load Term [8]: design_1_i/xdma_0/inst/pcie4_ip_i/inst/bufg_gt_sysclk/I
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Pins Reached within 5 hops from Driver
	MMCM_X0Y3/CLKIN1 Net on Pin: design_1_i/util_ds_buf_0/U0/BUFG_O[0]  Net Driver: BUFGCE_X0Y86/CLK_OUT
	MMCM_X0Y3/CLKIN2 Net on Pin: 
	PLL_X0Y6/CLKIN Net on Pin: 
	PLL_X0Y7/CLKIN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y78/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y79/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y80/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y81/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y82/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y83/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y75/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y84/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y85/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y86/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y87/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y88/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y89/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y90/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y91/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y76/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y92/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y94/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y95/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y96/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y97/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y98/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y99/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y77/CLK_IN Net on Pin: 
	Type 2BUFGCE.CLK_OUT->GTYE4_CHANNEL.MGTREFCLK0]
	-----Num Open nets: 1
	-----Representative Net: Net[0] design_1_i/clk_wiz_1/inst/clk_out1
	-----BUFGCE_X0Y50/CLK_OUT -> GTYE4_CHANNEL_X1Y35/MGTREFCLK0
	-----Driver Term: design_1_i/clk_wiz_1/inst/clkout1_buf/O Load Term [3]: design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Load Pin does not reach Interconnect fabric within 5 hops 
	Pins Reached within 5 hops from Driver
	MMCM_X0Y2/CLKIN1 Net on Pin: design_1_i/util_ds_buf_0/U0/BUFG_O[0]  Net Driver: BUFGCE_X0Y86/CLK_OUT
	MMCM_X0Y2/CLKIN2 Net on Pin: 
	PLL_X0Y4/CLKIN Net on Pin: 
	PLL_X0Y5/CLKIN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y53/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y54/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y55/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y56/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y57/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y58/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y50/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y59/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y60/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y61/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y62/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y63/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y64/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y65/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y66/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y51/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y67/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y69/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y70/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y71/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y72/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y73/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y74/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y52/CLK_IN Net on Pin: 
	Pins Reached within 5 hops from Load
	GTYE4_COMMON_X1Y8/MGTREFCLK0 Net on Pin: 
	Type 3BUFGCE.CLK_OUT->GTYE4_COMMON.COM0_REFCLKOUT0]
	-----Num Open nets: 1
	-----Representative Net: Net[0] design_1_i/clk_wiz_1/inst/clk_out1
	-----BUFGCE_X0Y50/CLK_OUT -> GTYE4_COMMON_X1Y8/COM0_REFCLKOUT0
	-----Driver Term: design_1_i/clk_wiz_1/inst/clkout1_buf/O Load Term [1]: design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Load Pin does not reach Interconnect fabric within 5 hops 
	Pins Reached within 5 hops from Driver
	MMCM_X0Y2/CLKIN1 Net on Pin: design_1_i/util_ds_buf_0/U0/BUFG_O[0]  Net Driver: BUFGCE_X0Y86/CLK_OUT
	MMCM_X0Y2/CLKIN2 Net on Pin: 
	PLL_X0Y4/CLKIN Net on Pin: 
	PLL_X0Y5/CLKIN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y53/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y54/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y55/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y56/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y57/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y58/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y50/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y59/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y60/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y61/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y62/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y63/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y64/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y65/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y66/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y51/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y67/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y69/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y70/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y71/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y72/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y73/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y74/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y52/CLK_IN Net on Pin: 
	Pins Reached within 5 hops from Load
	GTYE4_COMMON_X1Y8/MGTREFCLK0 Net on Pin: 
	Type 4BUFGCE.CLK_OUT->GTYE4_COMMON.COM2_REFCLKOUT0]
	-----Num Open nets: 1
	-----Representative Net: Net[0] design_1_i/clk_wiz_1/inst/clk_out1
	-----BUFGCE_X0Y50/CLK_OUT -> GTYE4_COMMON_X1Y8/COM2_REFCLKOUT0
	-----Driver Term: design_1_i/clk_wiz_1/inst/clkout1_buf/O Load Term [2]: design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01
	Driver Pin does not reach Interconnect fabric within 5 hops.
	Load Pin does not reach Interconnect fabric within 5 hops 
	Pins Reached within 5 hops from Driver
	MMCM_X0Y2/CLKIN1 Net on Pin: design_1_i/util_ds_buf_0/U0/BUFG_O[0]  Net Driver: BUFGCE_X0Y86/CLK_OUT
	MMCM_X0Y2/CLKIN2 Net on Pin: 
	PLL_X0Y4/CLKIN Net on Pin: 
	PLL_X0Y5/CLKIN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y53/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y54/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y55/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y56/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y57/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y58/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y50/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y59/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y60/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y61/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y62/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y63/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y64/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y65/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y66/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y51/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y67/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y69/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y70/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y71/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y72/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y73/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y74/CLK_IN Net on Pin: 
	GCLK_TEST_BUFE3_X65Y52/CLK_IN Net on Pin: 
	Pins Reached within 5 hops from Load
	GTYE4_COMMON_X1Y8/MGTREFCLK0 Net on Pin: 
Phase 3.1 Initial Routing Verification | Checksum: 1c5801de3

Time (s): cpu = 00:05:02 ; elapsed = 00:03:49 . Memory (MB): peak = 5601.777 ; gain = 1346.328
Phase 3 Initial Routing | Checksum: c4ca749c

Time (s): cpu = 00:05:02 ; elapsed = 00:03:49 . Memory (MB): peak = 5601.777 ; gain = 1346.328

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5916
 Number of Nodes with overlaps = 488
 Number of Nodes with overlaps = 74
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.398  | TNS=0.000  | WHS=-0.018 | THS=-0.239 |

Phase 4.1 Global Iteration 0 | Checksum: 241cc5fe2

Time (s): cpu = 00:05:54 ; elapsed = 00:04:23 . Memory (MB): peak = 5601.777 ; gain = 1346.328

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 30bdfca51

Time (s): cpu = 00:05:54 ; elapsed = 00:04:23 . Memory (MB): peak = 5601.777 ; gain = 1346.328
Phase 4 Rip-up And Reroute | Checksum: 30bdfca51

Time (s): cpu = 00:05:54 ; elapsed = 00:04:24 . Memory (MB): peak = 5601.777 ; gain = 1346.328

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 2dcf18636

Time (s): cpu = 00:06:01 ; elapsed = 00:04:27 . Memory (MB): peak = 5601.777 ; gain = 1346.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.398  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 2dcf18636

Time (s): cpu = 00:06:01 ; elapsed = 00:04:28 . Memory (MB): peak = 5601.777 ; gain = 1346.328

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 2dcf18636

Time (s): cpu = 00:06:01 ; elapsed = 00:04:28 . Memory (MB): peak = 5601.777 ; gain = 1346.328
Phase 5 Delay and Skew Optimization | Checksum: 2dcf18636

Time (s): cpu = 00:06:01 ; elapsed = 00:04:28 . Memory (MB): peak = 5601.777 ; gain = 1346.328

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 25ac59f1e

Time (s): cpu = 00:06:06 ; elapsed = 00:04:31 . Memory (MB): peak = 5601.777 ; gain = 1346.328
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.398  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 232ae193a

Time (s): cpu = 00:06:06 ; elapsed = 00:04:31 . Memory (MB): peak = 5601.777 ; gain = 1346.328
Phase 6 Post Hold Fix | Checksum: 232ae193a

Time (s): cpu = 00:06:06 ; elapsed = 00:04:31 . Memory (MB): peak = 5601.777 ; gain = 1346.328

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.364533 %
  Global Horizontal Routing Utilization  = 0.413925 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2
  Number of Unrouted Nets             = 1
  Number of Partially Routed Nets     = 1
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 23bee0791

Time (s): cpu = 00:06:08 ; elapsed = 00:04:32 . Memory (MB): peak = 5601.777 ; gain = 1346.328

Phase 8 Verifying routed nets
CRITICAL WARNING: [Route 35-535] Clock Net: design_1_i/clk_wiz_1/inst/clk_out1 is not completely routed.
CRITICAL WARNING: [Route 35-535] Clock Net: design_1_i/clk_wiz/inst/clk_out1 is not completely routed.
CRITICAL WARNING: [Route 35-7] Design has 4 unroutable pins, potentially caused by placement issues.

 Verification failed
Phase 8 Verifying routed nets | Checksum: 23bee0791

Time (s): cpu = 00:13:53 ; elapsed = 00:12:19 . Memory (MB): peak = 7716.570 ; gain = 3461.121
CRITICAL WARNING: [Route 35-1] Design is not completely routed. There are  2  nets that are not completely routed.

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 23bee0791

Time (s): cpu = 00:13:56 ; elapsed = 00:12:23 . Memory (MB): peak = 7716.570 ; gain = 3461.121
INFO: [Route 35-77] Router completed with failures. Please check the log file for Critical Warnings and run report_route_status for a summary of routing status.

Time (s): cpu = 00:13:56 ; elapsed = 00:12:23 . Memory (MB): peak = 7716.570 ; gain = 3461.121

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 13 Warnings, 9 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:14:00 ; elapsed = 00:12:26 . Memory (MB): peak = 7716.570 ; gain = 3461.121
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 7716.570 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 7716.570 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 7716.570 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 7716.570 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 7716.570 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_0_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_0_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/TXOUTCLK [See c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc:121] and will prevent any subsequent automatic derivation of generated clocks on that pin. If the user defined clock specifies '-add', any existing auto-derived clocks on that pin are retained.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
112 Infos, 16 Warnings, 9 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 7716.570 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 7716.570 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Mar 24 16:41:24 2021...
