$date
	Sun Oct 23 02:27:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#437055
b10001 !
1"
#437058
b10001 &
b10001 %
1$
#437059
0"
#437062
b110100 &
b110100 %
#437066
b11010 &
b11010 %
#437070
b1101 &
b1101 %
#437074
b101000 &
b101000 %
#437078
b10100 &
b10100 %
#437082
b1010 &
b1010 %
#437086
b101 &
b101 %
#437090
b10000 &
b10000 %
#437094
b1000 &
b1000 %
#437098
b100 &
b100 %
#437102
b10 &
b10 %
#437106
b1 &
b1 %
1#
#437110
b0 &
0#
b0 %
0$
#1428932
b10101 !
1"
#1428934
b10101 &
b10101 %
1$
#1428935
0"
#1428938
b1000000 &
b1000000 %
#1428942
b100000 &
b100000 %
#1428946
b10000 &
b10000 %
#1428950
b1000 &
b1000 %
#1428954
b100 &
b100 %
#1428958
b10 &
b10 %
#1428962
b1 &
b1 %
1#
#1428966
b0 &
0#
b0 %
0$
#2436990
b11010 &
b11010 %
1$
b11010 !
1"
#2436991
0"
#2436994
b1101 &
b1101 %
#2436998
b101000 &
b101000 %
#2437002
b10100 &
b10100 %
#2437006
b1010 &
b1010 %
#2437010
b101 &
b101 %
#2437014
b10000 &
b10000 %
#2437018
b1000 &
b1000 %
#2437022
b100 &
b100 %
#2437026
b10 &
b10 %
#2437030
b1 &
1#
b1 %
#2437034
b0 &
b0 %
0#
0$
#4500012
