vsim -gui work.UART_Tx_tb
# vsim -gui work.UART_Tx_tb 
# Start time: 14:05:48 on Apr 15,2025
# Loading sv_std.std
# Loading work.UART_Tx_tb
# Loading work.UART_Rx
# Loading work.UART_Tx
add wave -position end  sim:/UART_Tx_tb/clk
add wave -position end  sim:/UART_Tx_tb/rst
add wave -position end  sim:/UART_Tx_tb/TX_DV
add wave -position end  sim:/UART_Tx_tb/RX_DV
add wave -position end  sim:/UART_Tx_tb/TX_Active
add wave -position end  sim:/UART_Tx_tb/UART_Line
add wave -position end  sim:/UART_Tx_tb/TX_Serial
add wave -position end  sim:/UART_Tx_tb/TX_Byte
add wave -position end  sim:/UART_Tx_tb/RX_Byte
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Antonio  Hostname: DESKTOP-VG1816S  ProcessID: 17696
#           Attempting to use alternate WLF file "./wlftiesnc2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftiesnc2
add wave -position end  sim:/UART_Tx_tb/UART_TX_INST_l/state_r
run -all
# Test Passed - Correct Byte Received
# ** Note: $finish    : C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Tx_tb.sv(55)
#    Time: 82550 ns  Iteration: 2  Instance: /UART_Tx_tb
# 1
# Break in Module UART_Tx_tb at C:/Users/Antonio/Documents/GitHub/SmartWatchBase/UART/UART_Tx_tb.sv line 55
# End time: 14:49:53 on Apr 15,2025, Elapsed time: 0:44:05
# Errors: 0, Warnings: 3
