C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe  -prodtype  synplify_pro  -encrypt  -pro  -rundir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis   -part M2S010  -package TQ144  -grade STD    -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synlog\report\FFT_Transform_test_fpga_mapper.xml -merge_inferred_clocks 0  -top_level_module  work.FFT_Transform_test  -licensetype  synplifypro_actel  -flow mapping  -mp  1  -prjfile  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\scratchproject.prs  -implementation  synthesis  -multisrs  -ovm  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\FFT_Transform_test.vm   -autoconstraint  -freq 1.000   -tcl  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\designer\FFT_Transform_test\synthesis.fdc  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synwork\FFT_Transform_test_prem.srd  -sap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\FFT_Transform_test.sap  -otap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\FFT_Transform_test.tap  -omap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\FFT_Transform_test.map  -devicelib  C:\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v  -sap  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\FFT_Transform_test.sap  -ologparam  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\syntmp\FFT_Transform_test.plg  -osyn  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\FFT_Transform_test.srm  -prjdir  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\  -prjname  FFT_Transform_test_syn  -log  C:\Users\Phoenix136\Dropbox\FPGA\Microsemi\FFT_Core\synthesis\synlog\FFT_Transform_test_fpga_mapper.srr  -sn  2018.03  -jobname  "fpga_mapper" 
relcom:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part M2S010 -package TQ144 -grade STD -continue_on_error -maxfan 10000 -infer_seqShift -clock_globalthreshold 2 -async_globalthreshold 12 -globalthreshold 5000 -low_power_ram_decomp 0 -seqshift_to_uram 0 -opcond COMTC -report_path 4000 -disable_ramindex 0 -microsemi_enhanced_flow 1 -RWCheckOnRam 0 -summaryfile ..\synlog\report\FFT_Transform_test_fpga_mapper.xml -merge_inferred_clocks 0 -top_level_module work.FFT_Transform_test -licensetype synplifypro_actel -flow mapping -mp 1 -prjfile ..\scratchproject.prs -implementation synthesis -multisrs -ovm ..\FFT_Transform_test.vm -autoconstraint -freq 1.000 -tcl ..\..\designer\FFT_Transform_test\synthesis.fdc ..\synwork\FFT_Transform_test_prem.srd -sap ..\FFT_Transform_test.sap -otap ..\FFT_Transform_test.tap -omap ..\FFT_Transform_test.map -devicelib ..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v -sap ..\FFT_Transform_test.sap -ologparam FFT_Transform_test.plg -osyn ..\FFT_Transform_test.srm -prjdir ..\ -prjname FFT_Transform_test_syn -log ..\synlog\FFT_Transform_test_fpga_mapper.srr -sn 2018.03 -jobname "fpga_mapper"
rc:1 success:1 runtime:6
file:..\scratchproject.prs|io:o|time:1583225518|size:3179|exec:0|csum:
file:..\FFT_Transform_test.vm|io:o|time:1583225526|size:202289|exec:0|csum:
file:..\..\designer\FFT_Transform_test\synthesis.fdc|io:i|time:1583225380|size:54|exec:0|csum:B3F9D88AFF97C388E5853F4DC49CC57E
file:..\synwork\FFT_Transform_test_prem.srd|io:i|time:1583225520|size:37752|exec:0|csum:45146175C1CF293B16DD76E1A62A5F80
file:..\FFT_Transform_test.sap|io:o|time:1583225520|size:1874|exec:0|csum:
file:..\FFT_Transform_test.tap|io:o|time:0|size:-1|exec:0|csum:
file:..\FFT_Transform_test.map|io:o|time:1583225527|size:28|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\lib\generic\smartfusion2.v|io:i|time:1545375133|size:16417|exec:0|csum:6A584D9435DB98E6C5383F587B4BA27F
file:..\FFT_Transform_test.sap|io:o|time:1583225520|size:1874|exec:0|csum:
file:FFT_Transform_test.plg|io:o|time:1583225527|size:761|exec:0|csum:
file:..\FFT_Transform_test.srm|io:o|time:1583225525|size:9726|exec:0|csum:
file:..\synlog\FFT_Transform_test_fpga_mapper.srr|io:o|time:1583225527|size:40999|exec:0|csum:
file:..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v12.1\SynplifyPro\bin64\m_generic.exe|io:i|time:1545375129|size:35620864|exec:1|csum:AFC1D03A121E8E2C0389EDEDDE1E630A
