Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sat Dec 14 22:48:03 2024
| Host         : DESKTOP-DGPTGC1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_timing_summary_routed.rpt -pb TOP_timing_summary_routed.pb -rpx TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    1000        
SYNTH-10   Warning           Wide multiplier                184         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1717)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7937)
5. checking no_input_delay (2)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1717)
---------------------------
 There are 883 register/latch pins with no clock driven by root clock pin: main_clock/clk_out_reg_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: main_vga/horizontal/newline_out_reg/Q (HIGH)

 There are 317 register/latch pins with no clock driven by root clock pin: mic_clock/clk_out_reg_reg/Q (HIGH)

 There are 505 register/latch pins with no clock driven by root clock pin: vga_clock/clk_out_reg_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7937)
---------------------------------------------------
 There are 7937 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.529        0.000                      0                   32        0.164        0.000                      0                   32        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.529        0.000                      0                   32        0.164        0.000                      0                   32        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.529ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.164ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.529ns  (required time - arrival time)
  Source:                 main_clock/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.982ns  (logic 0.704ns (23.612%)  route 2.278ns (76.388%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.625     5.228    main_clock/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  main_clock/clk_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.502    main_clock/clk_counter_reg[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.626 r  main_clock/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.816     7.443    main_clock/clk_counter[0]_i_3_n_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.124     7.567 r  main_clock/clk_counter[0]_i_1__0/O
                         net (fo=9, routed)           0.643     8.209    main_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X52Y96         FDRE                                         r  main_clock/clk_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.927    main_clock/clk_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  main_clock/clk_counter_reg[8]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y96         FDRE (Setup_fdre_C_R)       -0.429    14.738    main_clock/clk_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  6.529    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 main_clock/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.704ns (24.425%)  route 2.178ns (75.575%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.625     5.228    main_clock/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  main_clock/clk_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.502    main_clock/clk_counter_reg[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.626 r  main_clock/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.816     7.443    main_clock/clk_counter[0]_i_3_n_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.124     7.567 r  main_clock/clk_counter[0]_i_1__0/O
                         net (fo=9, routed)           0.543     8.110    main_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.927    main_clock/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[0]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429    14.738    main_clock/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 main_clock/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.704ns (24.425%)  route 2.178ns (75.575%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.625     5.228    main_clock/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  main_clock/clk_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.502    main_clock/clk_counter_reg[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.626 r  main_clock/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.816     7.443    main_clock/clk_counter[0]_i_3_n_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.124     7.567 r  main_clock/clk_counter[0]_i_1__0/O
                         net (fo=9, routed)           0.543     8.110    main_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.927    main_clock/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[1]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429    14.738    main_clock/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 main_clock/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.704ns (24.425%)  route 2.178ns (75.575%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.625     5.228    main_clock/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  main_clock/clk_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.502    main_clock/clk_counter_reg[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.626 r  main_clock/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.816     7.443    main_clock/clk_counter[0]_i_3_n_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.124     7.567 r  main_clock/clk_counter[0]_i_1__0/O
                         net (fo=9, routed)           0.543     8.110    main_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.927    main_clock/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[2]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429    14.738    main_clock/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.628ns  (required time - arrival time)
  Source:                 main_clock/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.882ns  (logic 0.704ns (24.425%)  route 2.178ns (75.575%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.625     5.228    main_clock/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  main_clock/clk_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.502    main_clock/clk_counter_reg[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.626 r  main_clock/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.816     7.443    main_clock/clk_counter[0]_i_3_n_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.124     7.567 r  main_clock/clk_counter[0]_i_1__0/O
                         net (fo=9, routed)           0.543     8.110    main_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.927    main_clock/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[3]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y94         FDRE (Setup_fdre_C_R)       -0.429    14.738    main_clock/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.110    
  -------------------------------------------------------------------
                         slack                                  6.628    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 main_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.704ns (24.818%)  route 2.133ns (75.182%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.625     5.228    main_clock/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  main_clock/clk_counter_reg[3]/Q
                         net (fo=2, routed)           0.812     6.496    main_clock/clk_counter_reg[3]
    SLICE_X53Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.620 r  main_clock/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.816     7.436    main_clock/clk_counter[0]_i_3_n_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.124     7.560 r  main_clock/clk_counter[0]_i_1__0/O
                         net (fo=9, routed)           0.504     8.064    main_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.927    main_clock/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[4]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.429    14.738    main_clock/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 main_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.704ns (24.818%)  route 2.133ns (75.182%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.625     5.228    main_clock/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  main_clock/clk_counter_reg[3]/Q
                         net (fo=2, routed)           0.812     6.496    main_clock/clk_counter_reg[3]
    SLICE_X53Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.620 r  main_clock/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.816     7.436    main_clock/clk_counter[0]_i_3_n_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.124     7.560 r  main_clock/clk_counter[0]_i_1__0/O
                         net (fo=9, routed)           0.504     8.064    main_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.927    main_clock/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[5]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.429    14.738    main_clock/clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 main_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.704ns (24.818%)  route 2.133ns (75.182%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.625     5.228    main_clock/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  main_clock/clk_counter_reg[3]/Q
                         net (fo=2, routed)           0.812     6.496    main_clock/clk_counter_reg[3]
    SLICE_X53Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.620 r  main_clock/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.816     7.436    main_clock/clk_counter[0]_i_3_n_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.124     7.560 r  main_clock/clk_counter[0]_i_1__0/O
                         net (fo=9, routed)           0.504     8.064    main_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.927    main_clock/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[6]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.429    14.738    main_clock/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             6.674ns  (required time - arrival time)
  Source:                 main_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.837ns  (logic 0.704ns (24.818%)  route 2.133ns (75.182%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.625     5.228    main_clock/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  main_clock/clk_counter_reg[3]/Q
                         net (fo=2, routed)           0.812     6.496    main_clock/clk_counter_reg[3]
    SLICE_X53Y95         LUT6 (Prop_lut6_I3_O)        0.124     6.620 r  main_clock/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.816     7.436    main_clock/clk_counter[0]_i_3_n_0
    SLICE_X53Y96         LUT3 (Prop_lut3_I1_O)        0.124     7.560 r  main_clock/clk_counter[0]_i_1__0/O
                         net (fo=9, routed)           0.504     8.064    main_clock/clk_counter[0]_i_1__0_n_0
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.927    main_clock/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[7]/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.429    14.738    main_clock/clk_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.738    
                         arrival time                          -8.064    
  -------------------------------------------------------------------
                         slack                                  6.674    

Slack (MET) :             8.035ns  (required time - arrival time)
  Source:                 main_clock/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.934ns  (logic 0.704ns (36.402%)  route 1.230ns (63.598%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.625     5.228    main_clock/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.456     5.684 r  main_clock/clk_counter_reg[4]/Q
                         net (fo=2, routed)           0.819     6.502    main_clock/clk_counter_reg[4]
    SLICE_X53Y95         LUT6 (Prop_lut6_I1_O)        0.124     6.626 r  main_clock/clk_counter[0]_i_3/O
                         net (fo=2, routed)           0.411     7.038    main_clock/clk_counter[0]_i_3_n_0
    SLICE_X53Y96         LUT4 (Prop_lut4_I1_O)        0.124     7.162 r  main_clock/clk_out_reg_i_1__1/O
                         net (fo=1, routed)           0.000     7.162    main_clock/clk_out_reg_i_1__1_n_0
    SLICE_X53Y96         FDRE                                         r  main_clock/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.504    14.927    main_clock/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  main_clock/clk_out_reg_reg/C
                         clock pessimism              0.276    15.203    
                         clock uncertainty           -0.035    15.167    
    SLICE_X53Y96         FDRE (Setup_fdre_C_D)        0.029    15.196    main_clock/clk_out_reg_reg
  -------------------------------------------------------------------
                         required time                         15.196    
                         arrival time                          -7.162    
  -------------------------------------------------------------------
                         slack                                  8.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.565     1.484    mic_clock/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  mic_clock/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  mic_clock/clk_counter_reg[4]/Q
                         net (fo=7, routed)           0.111     1.737    mic_clock/clk_counter_reg[4]
    SLICE_X50Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.782 r  mic_clock/clk_out_reg_i_1__0/O
                         net (fo=1, routed)           0.000     1.782    mic_clock/clk_out_reg_i_1__0_n_0
    SLICE_X50Y96         FDRE                                         r  mic_clock/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.835     2.000    mic_clock/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  mic_clock/clk_out_reg_reg/C
                         clock pessimism             -0.502     1.497    
    SLICE_X50Y96         FDRE (Hold_fdre_C_D)         0.120     1.617    mic_clock/clk_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.565     1.484    mic_clock/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  mic_clock/clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  mic_clock/clk_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.734    mic_clock/clk_counter_reg_n_0_[3]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  mic_clock/clk_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    mic_clock/clk_counter_reg[0]_i_1_n_4
    SLICE_X51Y95         FDRE                                         r  mic_clock/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.835     2.000    mic_clock/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  mic_clock/clk_counter_reg[3]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    mic_clock/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.565     1.484    mic_clock/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  mic_clock/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  mic_clock/clk_counter_reg[2]/Q
                         net (fo=1, routed)           0.109     1.735    mic_clock/clk_counter_reg_n_0_[2]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.846 r  mic_clock/clk_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    mic_clock/clk_counter_reg[0]_i_1_n_5
    SLICE_X51Y95         FDRE                                         r  mic_clock/clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.835     2.000    mic_clock/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  mic_clock/clk_counter_reg[2]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    mic_clock/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 main_clock/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.564     1.483    main_clock/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  main_clock/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  main_clock/clk_out_reg_reg/Q
                         net (fo=2, routed)           0.168     1.793    main_clock/system_clk
    SLICE_X53Y96         LUT4 (Prop_lut4_I3_O)        0.045     1.838 r  main_clock/clk_out_reg_i_1__1/O
                         net (fo=1, routed)           0.000     1.838    main_clock/clk_out_reg_i_1__1_n_0
    SLICE_X53Y96         FDRE                                         r  main_clock/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.834     1.999    main_clock/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  main_clock/clk_out_reg_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.091     1.574    main_clock/clk_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 main_clock/clk_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.564     1.483    main_clock/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  main_clock/clk_counter_reg[6]/Q
                         net (fo=2, routed)           0.133     1.757    main_clock/clk_counter_reg[6]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.868 r  main_clock/clk_counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.868    main_clock/clk_counter_reg[4]_i_1__0_n_5
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.834     1.999    main_clock/clk_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  main_clock/clk_counter_reg[6]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.588    main_clock/clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 main_clock/clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            main_clock/clk_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.564     1.483    main_clock/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  main_clock/clk_counter_reg[2]/Q
                         net (fo=2, routed)           0.134     1.758    main_clock/clk_counter_reg[2]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.869 r  main_clock/clk_counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.869    main_clock/clk_counter_reg[0]_i_2_n_5
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.834     1.999    main_clock/clk_IBUF_BUFG
    SLICE_X52Y94         FDRE                                         r  main_clock/clk_counter_reg[2]/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.588    main_clock/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.256ns (65.093%)  route 0.137ns (34.907%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.565     1.484    mic_clock/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  mic_clock/clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y96         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  mic_clock/clk_counter_reg[4]/Q
                         net (fo=7, routed)           0.137     1.763    mic_clock/clk_counter_reg[4]
    SLICE_X51Y96         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.878 r  mic_clock/clk_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.878    mic_clock/clk_counter_reg[4]_i_1_n_7
    SLICE_X51Y96         FDRE                                         r  mic_clock/clk_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.835     2.000    mic_clock/clk_IBUF_BUFG
    SLICE_X51Y96         FDRE                                         r  mic_clock/clk_counter_reg[4]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y96         FDRE (Hold_fdre_C_D)         0.105     1.589    mic_clock/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.878    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 vga_clock/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_clock/clk_out_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.646%)  route 0.219ns (54.354%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.564     1.483    vga_clock/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  vga_clock/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  vga_clock/clk_counter_reg[0]/Q
                         net (fo=2, routed)           0.219     1.843    vga_clock/clk_counter_reg[0]
    SLICE_X53Y96         LUT2 (Prop_lut2_I0_O)        0.043     1.886 r  vga_clock/clk_out_reg_i_1/O
                         net (fo=1, routed)           0.000     1.886    vga_clock/clk_out_reg_i_1_n_0
    SLICE_X53Y96         FDRE                                         r  vga_clock/clk_out_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.834     1.999    vga_clock/clk_IBUF_BUFG
    SLICE_X53Y96         FDRE                                         r  vga_clock/clk_out_reg_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X53Y96         FDRE (Hold_fdre_C_D)         0.107     1.590    vga_clock/clk_out_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.256ns (62.120%)  route 0.156ns (37.880%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.565     1.484    mic_clock/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  mic_clock/clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  mic_clock/clk_counter_reg[0]/Q
                         net (fo=1, routed)           0.156     1.781    mic_clock/clk_counter_reg_n_0_[0]
    SLICE_X51Y95         LUT1 (Prop_lut1_I0_O)        0.045     1.826 r  mic_clock/clk_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.826    mic_clock/clk_counter[0]_i_2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.896 r  mic_clock/clk_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.896    mic_clock/clk_counter_reg[0]_i_1_n_7
    SLICE_X51Y95         FDRE                                         r  mic_clock/clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.835     2.000    mic_clock/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  mic_clock/clk_counter_reg[0]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    mic_clock/clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 mic_clock/clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clock/clk_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.415ns  (logic 0.251ns (60.411%)  route 0.164ns (39.589%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.565     1.484    mic_clock/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  mic_clock/clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.141     1.625 r  mic_clock/clk_counter_reg[1]/Q
                         net (fo=1, routed)           0.164     1.790    mic_clock/clk_counter_reg_n_0_[1]
    SLICE_X51Y95         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.900 r  mic_clock/clk_counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.900    mic_clock/clk_counter_reg[0]_i_1_n_6
    SLICE_X51Y95         FDRE                                         r  mic_clock/clk_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.835     2.000    mic_clock/clk_IBUF_BUFG
    SLICE_X51Y95         FDRE                                         r  mic_clock/clk_counter_reg[1]/C
                         clock pessimism             -0.515     1.484    
    SLICE_X51Y95         FDRE (Hold_fdre_C_D)         0.105     1.589    mic_clock/clk_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.900    
  -------------------------------------------------------------------
                         slack                                  0.310    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    main_clock/clk_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    main_clock/clk_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    main_clock/clk_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y94    main_clock/clk_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    main_clock/clk_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    main_clock/clk_counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    main_clock/clk_counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y95    main_clock/clk_counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y96    main_clock/clk_counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    main_clock/clk_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    main_clock/clk_counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y94    main_clock/clk_counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    main_clock/clk_counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y95    main_clock/clk_counter_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7951 Endpoints
Min Delay          7951 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 main_processor/mem15_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU5/A_real_B_real__1/A[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.419ns  (logic 8.100ns (28.502%)  route 20.319ns (71.498%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE                         0.000     0.000 r  main_processor/mem15_reg[24]/C
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/mem15_reg[24]/Q
                         net (fo=23, routed)          3.013     3.469    main_processor/BFU7/A_imag_B_real_i_352_0[20]
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.593 r  main_processor/BFU7/A_real_B_imag__1_i_1116/O
                         net (fo=1, routed)           0.000     3.593    main_processor/BFU7/A_real_B_imag__1_i_1116_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.994 r  main_processor/BFU7/A_real_B_imag__1_i_863/CO[3]
                         net (fo=1, routed)           0.000     3.994    main_processor/BFU7/A_real_B_imag__1_i_863_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.328 r  main_processor/BFU7/A_real_B_imag__1_i_826/O[1]
                         net (fo=1, routed)           0.627     4.955    main_processor/BFU7/A_real_B_imag__1_i_826_n_6
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     5.898 r  main_processor/BFU7/A_real_B_imag__1_i_571/O[3]
                         net (fo=3, routed)           0.633     6.531    main_processor/BFU7/A_real_B_imag__1_i_571_n_4
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.306     6.837 r  main_processor/BFU7/A_real_B_imag__1_i_573/O
                         net (fo=2, routed)           0.675     7.512    main_processor/BFU7/A_real_B_imag__1_i_573_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.148     7.660 r  main_processor/BFU7/A_real_B_imag__1_i_361/O
                         net (fo=2, routed)           0.821     8.480    main_processor/BFU7/A_real_B_imag__1_i_361_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.328     8.808 r  main_processor/BFU7/A_real_B_imag__1_i_365/O
                         net (fo=1, routed)           0.000     8.808    main_processor/BFU7/A_real_B_imag__1_i_365_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.055 r  main_processor/BFU7/A_real_B_imag__1_i_253/O[0]
                         net (fo=1, routed)           1.311    10.366    main_processor/BFU7/A_real_B_imag__1_i_253_n_7
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    10.912 r  main_processor/BFU7/A_real_B_imag__1_i_174/O[0]
                         net (fo=2, routed)           1.181    12.093    main_processor/BFU7/A_real_B_imag__1_i_174_n_7
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.299    12.392 r  main_processor/BFU7/A_real_B_imag__1_i_178/O
                         net (fo=1, routed)           0.000    12.392    main_processor/BFU7/A_real_B_imag__1_i_178_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.644 r  main_processor/BFU7/A_real_B_imag__1_i_133/O[0]
                         net (fo=2, routed)           1.020    13.663    main_processor/BFU7/A_real_B_imag__1_i_133_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.295    13.958 r  main_processor/BFU7/A_real_B_imag__1_i_137/O
                         net (fo=1, routed)           0.000    13.958    main_processor/BFU7/A_real_B_imag__1_i_137_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.210 r  main_processor/BFU7/A_real_B_imag__1_i_99/O[0]
                         net (fo=1, routed)           1.809    16.020    main_processor/BFU7/p_1_in[42]
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.295    16.315 r  main_processor/BFU7/A_real_B_imag__1_i_68/O
                         net (fo=1, routed)           0.000    16.315    main_processor/BFU7/A_real_B_imag__1_i_68_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.895 r  main_processor/BFU7/A_real_B_imag__1_i_35__0/O[2]
                         net (fo=2, routed)           0.845    17.740    BFU7/A_real_B_real__2[43]
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.302    18.042 r  A_real_B_imag__1_i_40__0/O
                         net (fo=1, routed)           0.000    18.042    main_processor/BFU7/A_real_B_imag__1_i_16__4[3]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.418 r  main_processor/BFU7/A_real_B_imag__1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    18.418    main_processor/BFU7/A_real_B_imag__1_i_29__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.637 r  main_processor/BFU7/A_real_B_imag__1_i_28/O[0]
                         net (fo=2, routed)           3.347    21.984    main_processor/p_0_in1_in_12[21]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.295    22.279 r  main_processor/A_real_B_imag__1_i_14/O
                         net (fo=1, routed)           0.000    22.279    main_processor/A_real_B_imag__1_i_14_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.922 r  main_processor/A_real_B_imag__1_i_8/O[3]
                         net (fo=3, routed)           0.642    23.563    main_processor/BFU5/BFU_out14[30]
    SLICE_X35Y86         LUT6 (Prop_lut6_I2_O)        0.307    23.870 r  main_processor/BFU5/A_real_B_imag__1_i_8__3/O
                         net (fo=1, routed)           0.951    24.821    main_processor/BFU5/A_real_B_imag__1_i_8__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.152    24.973 r  main_processor/BFU5/A_real_B_imag__1_i_1__1/O
                         net (fo=23, routed)          3.445    28.419    main_processor/BFU5/samples_reg[13][17][0]
    DSP48_X0Y17          DSP48E1                                      r  main_processor/BFU5/A_real_B_real__1/A[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/mem15_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU5/A_real_B_real__1/A[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.321ns  (logic 8.100ns (28.601%)  route 20.221ns (71.399%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE                         0.000     0.000 r  main_processor/mem15_reg[24]/C
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/mem15_reg[24]/Q
                         net (fo=23, routed)          3.013     3.469    main_processor/BFU7/A_imag_B_real_i_352_0[20]
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.593 r  main_processor/BFU7/A_real_B_imag__1_i_1116/O
                         net (fo=1, routed)           0.000     3.593    main_processor/BFU7/A_real_B_imag__1_i_1116_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.994 r  main_processor/BFU7/A_real_B_imag__1_i_863/CO[3]
                         net (fo=1, routed)           0.000     3.994    main_processor/BFU7/A_real_B_imag__1_i_863_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.328 r  main_processor/BFU7/A_real_B_imag__1_i_826/O[1]
                         net (fo=1, routed)           0.627     4.955    main_processor/BFU7/A_real_B_imag__1_i_826_n_6
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     5.898 r  main_processor/BFU7/A_real_B_imag__1_i_571/O[3]
                         net (fo=3, routed)           0.633     6.531    main_processor/BFU7/A_real_B_imag__1_i_571_n_4
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.306     6.837 r  main_processor/BFU7/A_real_B_imag__1_i_573/O
                         net (fo=2, routed)           0.675     7.512    main_processor/BFU7/A_real_B_imag__1_i_573_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.148     7.660 r  main_processor/BFU7/A_real_B_imag__1_i_361/O
                         net (fo=2, routed)           0.821     8.480    main_processor/BFU7/A_real_B_imag__1_i_361_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.328     8.808 r  main_processor/BFU7/A_real_B_imag__1_i_365/O
                         net (fo=1, routed)           0.000     8.808    main_processor/BFU7/A_real_B_imag__1_i_365_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.055 r  main_processor/BFU7/A_real_B_imag__1_i_253/O[0]
                         net (fo=1, routed)           1.311    10.366    main_processor/BFU7/A_real_B_imag__1_i_253_n_7
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    10.912 r  main_processor/BFU7/A_real_B_imag__1_i_174/O[0]
                         net (fo=2, routed)           1.181    12.093    main_processor/BFU7/A_real_B_imag__1_i_174_n_7
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.299    12.392 r  main_processor/BFU7/A_real_B_imag__1_i_178/O
                         net (fo=1, routed)           0.000    12.392    main_processor/BFU7/A_real_B_imag__1_i_178_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.644 r  main_processor/BFU7/A_real_B_imag__1_i_133/O[0]
                         net (fo=2, routed)           1.020    13.663    main_processor/BFU7/A_real_B_imag__1_i_133_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.295    13.958 r  main_processor/BFU7/A_real_B_imag__1_i_137/O
                         net (fo=1, routed)           0.000    13.958    main_processor/BFU7/A_real_B_imag__1_i_137_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.210 r  main_processor/BFU7/A_real_B_imag__1_i_99/O[0]
                         net (fo=1, routed)           1.809    16.020    main_processor/BFU7/p_1_in[42]
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.295    16.315 r  main_processor/BFU7/A_real_B_imag__1_i_68/O
                         net (fo=1, routed)           0.000    16.315    main_processor/BFU7/A_real_B_imag__1_i_68_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.895 r  main_processor/BFU7/A_real_B_imag__1_i_35__0/O[2]
                         net (fo=2, routed)           0.845    17.740    BFU7/A_real_B_real__2[43]
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.302    18.042 r  A_real_B_imag__1_i_40__0/O
                         net (fo=1, routed)           0.000    18.042    main_processor/BFU7/A_real_B_imag__1_i_16__4[3]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.418 r  main_processor/BFU7/A_real_B_imag__1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    18.418    main_processor/BFU7/A_real_B_imag__1_i_29__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.637 r  main_processor/BFU7/A_real_B_imag__1_i_28/O[0]
                         net (fo=2, routed)           3.347    21.984    main_processor/p_0_in1_in_12[21]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.295    22.279 r  main_processor/A_real_B_imag__1_i_14/O
                         net (fo=1, routed)           0.000    22.279    main_processor/A_real_B_imag__1_i_14_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.922 r  main_processor/A_real_B_imag__1_i_8/O[3]
                         net (fo=3, routed)           0.642    23.563    main_processor/BFU5/BFU_out14[30]
    SLICE_X35Y86         LUT6 (Prop_lut6_I2_O)        0.307    23.870 r  main_processor/BFU5/A_real_B_imag__1_i_8__3/O
                         net (fo=1, routed)           0.951    24.821    main_processor/BFU5/A_real_B_imag__1_i_8__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.152    24.973 r  main_processor/BFU5/A_real_B_imag__1_i_1__1/O
                         net (fo=23, routed)          3.347    28.321    main_processor/BFU5/samples_reg[13][17][0]
    DSP48_X0Y17          DSP48E1                                      r  main_processor/BFU5/A_real_B_real__1/A[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/mem15_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU5/A_real_B_real__1/A[13]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.321ns  (logic 8.100ns (28.601%)  route 20.221ns (71.399%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE                         0.000     0.000 r  main_processor/mem15_reg[24]/C
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/mem15_reg[24]/Q
                         net (fo=23, routed)          3.013     3.469    main_processor/BFU7/A_imag_B_real_i_352_0[20]
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.593 r  main_processor/BFU7/A_real_B_imag__1_i_1116/O
                         net (fo=1, routed)           0.000     3.593    main_processor/BFU7/A_real_B_imag__1_i_1116_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.994 r  main_processor/BFU7/A_real_B_imag__1_i_863/CO[3]
                         net (fo=1, routed)           0.000     3.994    main_processor/BFU7/A_real_B_imag__1_i_863_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.328 r  main_processor/BFU7/A_real_B_imag__1_i_826/O[1]
                         net (fo=1, routed)           0.627     4.955    main_processor/BFU7/A_real_B_imag__1_i_826_n_6
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     5.898 r  main_processor/BFU7/A_real_B_imag__1_i_571/O[3]
                         net (fo=3, routed)           0.633     6.531    main_processor/BFU7/A_real_B_imag__1_i_571_n_4
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.306     6.837 r  main_processor/BFU7/A_real_B_imag__1_i_573/O
                         net (fo=2, routed)           0.675     7.512    main_processor/BFU7/A_real_B_imag__1_i_573_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.148     7.660 r  main_processor/BFU7/A_real_B_imag__1_i_361/O
                         net (fo=2, routed)           0.821     8.480    main_processor/BFU7/A_real_B_imag__1_i_361_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.328     8.808 r  main_processor/BFU7/A_real_B_imag__1_i_365/O
                         net (fo=1, routed)           0.000     8.808    main_processor/BFU7/A_real_B_imag__1_i_365_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.055 r  main_processor/BFU7/A_real_B_imag__1_i_253/O[0]
                         net (fo=1, routed)           1.311    10.366    main_processor/BFU7/A_real_B_imag__1_i_253_n_7
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    10.912 r  main_processor/BFU7/A_real_B_imag__1_i_174/O[0]
                         net (fo=2, routed)           1.181    12.093    main_processor/BFU7/A_real_B_imag__1_i_174_n_7
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.299    12.392 r  main_processor/BFU7/A_real_B_imag__1_i_178/O
                         net (fo=1, routed)           0.000    12.392    main_processor/BFU7/A_real_B_imag__1_i_178_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.644 r  main_processor/BFU7/A_real_B_imag__1_i_133/O[0]
                         net (fo=2, routed)           1.020    13.663    main_processor/BFU7/A_real_B_imag__1_i_133_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.295    13.958 r  main_processor/BFU7/A_real_B_imag__1_i_137/O
                         net (fo=1, routed)           0.000    13.958    main_processor/BFU7/A_real_B_imag__1_i_137_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.210 r  main_processor/BFU7/A_real_B_imag__1_i_99/O[0]
                         net (fo=1, routed)           1.809    16.020    main_processor/BFU7/p_1_in[42]
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.295    16.315 r  main_processor/BFU7/A_real_B_imag__1_i_68/O
                         net (fo=1, routed)           0.000    16.315    main_processor/BFU7/A_real_B_imag__1_i_68_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.895 r  main_processor/BFU7/A_real_B_imag__1_i_35__0/O[2]
                         net (fo=2, routed)           0.845    17.740    BFU7/A_real_B_real__2[43]
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.302    18.042 r  A_real_B_imag__1_i_40__0/O
                         net (fo=1, routed)           0.000    18.042    main_processor/BFU7/A_real_B_imag__1_i_16__4[3]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.418 r  main_processor/BFU7/A_real_B_imag__1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    18.418    main_processor/BFU7/A_real_B_imag__1_i_29__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.637 r  main_processor/BFU7/A_real_B_imag__1_i_28/O[0]
                         net (fo=2, routed)           3.347    21.984    main_processor/p_0_in1_in_12[21]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.295    22.279 r  main_processor/A_real_B_imag__1_i_14/O
                         net (fo=1, routed)           0.000    22.279    main_processor/A_real_B_imag__1_i_14_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.922 r  main_processor/A_real_B_imag__1_i_8/O[3]
                         net (fo=3, routed)           0.642    23.563    main_processor/BFU5/BFU_out14[30]
    SLICE_X35Y86         LUT6 (Prop_lut6_I2_O)        0.307    23.870 r  main_processor/BFU5/A_real_B_imag__1_i_8__3/O
                         net (fo=1, routed)           0.951    24.821    main_processor/BFU5/A_real_B_imag__1_i_8__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.152    24.973 r  main_processor/BFU5/A_real_B_imag__1_i_1__1/O
                         net (fo=23, routed)          3.347    28.321    main_processor/BFU5/samples_reg[13][17][0]
    DSP48_X0Y17          DSP48E1                                      r  main_processor/BFU5/A_real_B_real__1/A[13]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/mem15_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU5/A_real_B_real__1/A[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.279ns  (logic 8.100ns (28.644%)  route 20.179ns (71.356%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE                         0.000     0.000 r  main_processor/mem15_reg[24]/C
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/mem15_reg[24]/Q
                         net (fo=23, routed)          3.013     3.469    main_processor/BFU7/A_imag_B_real_i_352_0[20]
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.593 r  main_processor/BFU7/A_real_B_imag__1_i_1116/O
                         net (fo=1, routed)           0.000     3.593    main_processor/BFU7/A_real_B_imag__1_i_1116_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.994 r  main_processor/BFU7/A_real_B_imag__1_i_863/CO[3]
                         net (fo=1, routed)           0.000     3.994    main_processor/BFU7/A_real_B_imag__1_i_863_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.328 r  main_processor/BFU7/A_real_B_imag__1_i_826/O[1]
                         net (fo=1, routed)           0.627     4.955    main_processor/BFU7/A_real_B_imag__1_i_826_n_6
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     5.898 r  main_processor/BFU7/A_real_B_imag__1_i_571/O[3]
                         net (fo=3, routed)           0.633     6.531    main_processor/BFU7/A_real_B_imag__1_i_571_n_4
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.306     6.837 r  main_processor/BFU7/A_real_B_imag__1_i_573/O
                         net (fo=2, routed)           0.675     7.512    main_processor/BFU7/A_real_B_imag__1_i_573_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.148     7.660 r  main_processor/BFU7/A_real_B_imag__1_i_361/O
                         net (fo=2, routed)           0.821     8.480    main_processor/BFU7/A_real_B_imag__1_i_361_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.328     8.808 r  main_processor/BFU7/A_real_B_imag__1_i_365/O
                         net (fo=1, routed)           0.000     8.808    main_processor/BFU7/A_real_B_imag__1_i_365_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.055 r  main_processor/BFU7/A_real_B_imag__1_i_253/O[0]
                         net (fo=1, routed)           1.311    10.366    main_processor/BFU7/A_real_B_imag__1_i_253_n_7
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    10.912 r  main_processor/BFU7/A_real_B_imag__1_i_174/O[0]
                         net (fo=2, routed)           1.181    12.093    main_processor/BFU7/A_real_B_imag__1_i_174_n_7
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.299    12.392 r  main_processor/BFU7/A_real_B_imag__1_i_178/O
                         net (fo=1, routed)           0.000    12.392    main_processor/BFU7/A_real_B_imag__1_i_178_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.644 r  main_processor/BFU7/A_real_B_imag__1_i_133/O[0]
                         net (fo=2, routed)           1.020    13.663    main_processor/BFU7/A_real_B_imag__1_i_133_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.295    13.958 r  main_processor/BFU7/A_real_B_imag__1_i_137/O
                         net (fo=1, routed)           0.000    13.958    main_processor/BFU7/A_real_B_imag__1_i_137_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.210 r  main_processor/BFU7/A_real_B_imag__1_i_99/O[0]
                         net (fo=1, routed)           1.809    16.020    main_processor/BFU7/p_1_in[42]
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.295    16.315 r  main_processor/BFU7/A_real_B_imag__1_i_68/O
                         net (fo=1, routed)           0.000    16.315    main_processor/BFU7/A_real_B_imag__1_i_68_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.895 r  main_processor/BFU7/A_real_B_imag__1_i_35__0/O[2]
                         net (fo=2, routed)           0.845    17.740    BFU7/A_real_B_real__2[43]
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.302    18.042 r  A_real_B_imag__1_i_40__0/O
                         net (fo=1, routed)           0.000    18.042    main_processor/BFU7/A_real_B_imag__1_i_16__4[3]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.418 r  main_processor/BFU7/A_real_B_imag__1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    18.418    main_processor/BFU7/A_real_B_imag__1_i_29__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.637 r  main_processor/BFU7/A_real_B_imag__1_i_28/O[0]
                         net (fo=2, routed)           3.347    21.984    main_processor/p_0_in1_in_12[21]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.295    22.279 r  main_processor/A_real_B_imag__1_i_14/O
                         net (fo=1, routed)           0.000    22.279    main_processor/A_real_B_imag__1_i_14_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.922 r  main_processor/A_real_B_imag__1_i_8/O[3]
                         net (fo=3, routed)           0.642    23.563    main_processor/BFU5/BFU_out14[30]
    SLICE_X35Y86         LUT6 (Prop_lut6_I2_O)        0.307    23.870 r  main_processor/BFU5/A_real_B_imag__1_i_8__3/O
                         net (fo=1, routed)           0.951    24.821    main_processor/BFU5/A_real_B_imag__1_i_8__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.152    24.973 r  main_processor/BFU5/A_real_B_imag__1_i_1__1/O
                         net (fo=23, routed)          3.305    28.279    main_processor/BFU5/samples_reg[13][17][0]
    DSP48_X0Y17          DSP48E1                                      r  main_processor/BFU5/A_real_B_real__1/A[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/mem15_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU5/A_real_B_imag__1/A[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.270ns  (logic 8.001ns (28.302%)  route 20.269ns (71.698%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=1 LUT4=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE                         0.000     0.000 r  main_processor/mem15_reg[24]/C
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/mem15_reg[24]/Q
                         net (fo=23, routed)          3.013     3.469    main_processor/BFU7/A_imag_B_real_i_352_0[20]
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.593 r  main_processor/BFU7/A_real_B_imag__1_i_1116/O
                         net (fo=1, routed)           0.000     3.593    main_processor/BFU7/A_real_B_imag__1_i_1116_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.994 r  main_processor/BFU7/A_real_B_imag__1_i_863/CO[3]
                         net (fo=1, routed)           0.000     3.994    main_processor/BFU7/A_real_B_imag__1_i_863_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.328 r  main_processor/BFU7/A_real_B_imag__1_i_826/O[1]
                         net (fo=1, routed)           0.627     4.955    main_processor/BFU7/A_real_B_imag__1_i_826_n_6
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     5.898 r  main_processor/BFU7/A_real_B_imag__1_i_571/O[3]
                         net (fo=3, routed)           0.633     6.531    main_processor/BFU7/A_real_B_imag__1_i_571_n_4
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.306     6.837 r  main_processor/BFU7/A_real_B_imag__1_i_573/O
                         net (fo=2, routed)           0.675     7.512    main_processor/BFU7/A_real_B_imag__1_i_573_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.148     7.660 r  main_processor/BFU7/A_real_B_imag__1_i_361/O
                         net (fo=2, routed)           0.821     8.480    main_processor/BFU7/A_real_B_imag__1_i_361_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.328     8.808 r  main_processor/BFU7/A_real_B_imag__1_i_365/O
                         net (fo=1, routed)           0.000     8.808    main_processor/BFU7/A_real_B_imag__1_i_365_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.055 r  main_processor/BFU7/A_real_B_imag__1_i_253/O[0]
                         net (fo=1, routed)           1.311    10.366    main_processor/BFU7/A_real_B_imag__1_i_253_n_7
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    10.912 r  main_processor/BFU7/A_real_B_imag__1_i_174/O[0]
                         net (fo=2, routed)           1.181    12.093    main_processor/BFU7/A_real_B_imag__1_i_174_n_7
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.299    12.392 r  main_processor/BFU7/A_real_B_imag__1_i_178/O
                         net (fo=1, routed)           0.000    12.392    main_processor/BFU7/A_real_B_imag__1_i_178_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.644 r  main_processor/BFU7/A_real_B_imag__1_i_133/O[0]
                         net (fo=2, routed)           1.020    13.663    main_processor/BFU7/A_real_B_imag__1_i_133_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.295    13.958 r  main_processor/BFU7/A_real_B_imag__1_i_137/O
                         net (fo=1, routed)           0.000    13.958    main_processor/BFU7/A_real_B_imag__1_i_137_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.210 r  main_processor/BFU7/A_real_B_imag__1_i_99/O[0]
                         net (fo=1, routed)           1.809    16.020    main_processor/BFU7/p_1_in[42]
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.295    16.315 r  main_processor/BFU7/A_real_B_imag__1_i_68/O
                         net (fo=1, routed)           0.000    16.315    main_processor/BFU7/A_real_B_imag__1_i_68_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.895 r  main_processor/BFU7/A_real_B_imag__1_i_35__0/O[2]
                         net (fo=2, routed)           0.845    17.740    BFU7/A_real_B_real__2[43]
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.302    18.042 r  A_real_B_imag__1_i_40__0/O
                         net (fo=1, routed)           0.000    18.042    main_processor/BFU7/A_real_B_imag__1_i_16__4[3]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.418 r  main_processor/BFU7/A_real_B_imag__1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    18.418    main_processor/BFU7/A_real_B_imag__1_i_29__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.637 r  main_processor/BFU7/A_real_B_imag__1_i_28/O[0]
                         net (fo=2, routed)           3.347    21.984    main_processor/p_0_in1_in_12[21]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.295    22.279 r  main_processor/A_real_B_imag__1_i_14/O
                         net (fo=1, routed)           0.000    22.279    main_processor/A_real_B_imag__1_i_14_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578    22.857 r  main_processor/A_real_B_imag__1_i_8/O[2]
                         net (fo=3, routed)           1.164    24.020    main_processor/BFU5/BFU_out14[29]
    SLICE_X36Y87         LUT4 (Prop_lut4_I3_O)        0.301    24.321 f  main_processor/BFU5/A_real_B_imag__1_i_9__2/O
                         net (fo=1, routed)           0.873    25.194    main_processor/BFU5/A_real_B_imag__1_i_9__2_n_0
    SLICE_X37Y87         LUT5 (Prop_lut5_I0_O)        0.124    25.318 r  main_processor/BFU5/A_real_B_imag__1_i_2/O
                         net (fo=3, routed)           2.952    28.270    main_processor/BFU5/B_t[24]
    DSP48_X1Y14          DSP48E1                                      r  main_processor/BFU5/A_real_B_imag__1/A[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/mem15_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU5/A_real_B_real__1/A[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.235ns  (logic 8.100ns (28.688%)  route 20.135ns (71.312%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE                         0.000     0.000 r  main_processor/mem15_reg[24]/C
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/mem15_reg[24]/Q
                         net (fo=23, routed)          3.013     3.469    main_processor/BFU7/A_imag_B_real_i_352_0[20]
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.593 r  main_processor/BFU7/A_real_B_imag__1_i_1116/O
                         net (fo=1, routed)           0.000     3.593    main_processor/BFU7/A_real_B_imag__1_i_1116_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.994 r  main_processor/BFU7/A_real_B_imag__1_i_863/CO[3]
                         net (fo=1, routed)           0.000     3.994    main_processor/BFU7/A_real_B_imag__1_i_863_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.328 r  main_processor/BFU7/A_real_B_imag__1_i_826/O[1]
                         net (fo=1, routed)           0.627     4.955    main_processor/BFU7/A_real_B_imag__1_i_826_n_6
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     5.898 r  main_processor/BFU7/A_real_B_imag__1_i_571/O[3]
                         net (fo=3, routed)           0.633     6.531    main_processor/BFU7/A_real_B_imag__1_i_571_n_4
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.306     6.837 r  main_processor/BFU7/A_real_B_imag__1_i_573/O
                         net (fo=2, routed)           0.675     7.512    main_processor/BFU7/A_real_B_imag__1_i_573_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.148     7.660 r  main_processor/BFU7/A_real_B_imag__1_i_361/O
                         net (fo=2, routed)           0.821     8.480    main_processor/BFU7/A_real_B_imag__1_i_361_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.328     8.808 r  main_processor/BFU7/A_real_B_imag__1_i_365/O
                         net (fo=1, routed)           0.000     8.808    main_processor/BFU7/A_real_B_imag__1_i_365_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.055 r  main_processor/BFU7/A_real_B_imag__1_i_253/O[0]
                         net (fo=1, routed)           1.311    10.366    main_processor/BFU7/A_real_B_imag__1_i_253_n_7
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    10.912 r  main_processor/BFU7/A_real_B_imag__1_i_174/O[0]
                         net (fo=2, routed)           1.181    12.093    main_processor/BFU7/A_real_B_imag__1_i_174_n_7
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.299    12.392 r  main_processor/BFU7/A_real_B_imag__1_i_178/O
                         net (fo=1, routed)           0.000    12.392    main_processor/BFU7/A_real_B_imag__1_i_178_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.644 r  main_processor/BFU7/A_real_B_imag__1_i_133/O[0]
                         net (fo=2, routed)           1.020    13.663    main_processor/BFU7/A_real_B_imag__1_i_133_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.295    13.958 r  main_processor/BFU7/A_real_B_imag__1_i_137/O
                         net (fo=1, routed)           0.000    13.958    main_processor/BFU7/A_real_B_imag__1_i_137_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.210 r  main_processor/BFU7/A_real_B_imag__1_i_99/O[0]
                         net (fo=1, routed)           1.809    16.020    main_processor/BFU7/p_1_in[42]
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.295    16.315 r  main_processor/BFU7/A_real_B_imag__1_i_68/O
                         net (fo=1, routed)           0.000    16.315    main_processor/BFU7/A_real_B_imag__1_i_68_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.895 r  main_processor/BFU7/A_real_B_imag__1_i_35__0/O[2]
                         net (fo=2, routed)           0.845    17.740    BFU7/A_real_B_real__2[43]
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.302    18.042 r  A_real_B_imag__1_i_40__0/O
                         net (fo=1, routed)           0.000    18.042    main_processor/BFU7/A_real_B_imag__1_i_16__4[3]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.418 r  main_processor/BFU7/A_real_B_imag__1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    18.418    main_processor/BFU7/A_real_B_imag__1_i_29__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.637 r  main_processor/BFU7/A_real_B_imag__1_i_28/O[0]
                         net (fo=2, routed)           3.347    21.984    main_processor/p_0_in1_in_12[21]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.295    22.279 r  main_processor/A_real_B_imag__1_i_14/O
                         net (fo=1, routed)           0.000    22.279    main_processor/A_real_B_imag__1_i_14_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.922 r  main_processor/A_real_B_imag__1_i_8/O[3]
                         net (fo=3, routed)           0.642    23.563    main_processor/BFU5/BFU_out14[30]
    SLICE_X35Y86         LUT6 (Prop_lut6_I2_O)        0.307    23.870 r  main_processor/BFU5/A_real_B_imag__1_i_8__3/O
                         net (fo=1, routed)           0.951    24.821    main_processor/BFU5/A_real_B_imag__1_i_8__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.152    24.973 r  main_processor/BFU5/A_real_B_imag__1_i_1__1/O
                         net (fo=23, routed)          3.262    28.235    main_processor/BFU5/samples_reg[13][17][0]
    DSP48_X0Y17          DSP48E1                                      r  main_processor/BFU5/A_real_B_real__1/A[7]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/mem15_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU5/A_real_B_real__1/A[16]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.140ns  (logic 8.100ns (28.784%)  route 20.040ns (71.216%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE                         0.000     0.000 r  main_processor/mem15_reg[24]/C
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/mem15_reg[24]/Q
                         net (fo=23, routed)          3.013     3.469    main_processor/BFU7/A_imag_B_real_i_352_0[20]
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.593 r  main_processor/BFU7/A_real_B_imag__1_i_1116/O
                         net (fo=1, routed)           0.000     3.593    main_processor/BFU7/A_real_B_imag__1_i_1116_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.994 r  main_processor/BFU7/A_real_B_imag__1_i_863/CO[3]
                         net (fo=1, routed)           0.000     3.994    main_processor/BFU7/A_real_B_imag__1_i_863_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.328 r  main_processor/BFU7/A_real_B_imag__1_i_826/O[1]
                         net (fo=1, routed)           0.627     4.955    main_processor/BFU7/A_real_B_imag__1_i_826_n_6
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     5.898 r  main_processor/BFU7/A_real_B_imag__1_i_571/O[3]
                         net (fo=3, routed)           0.633     6.531    main_processor/BFU7/A_real_B_imag__1_i_571_n_4
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.306     6.837 r  main_processor/BFU7/A_real_B_imag__1_i_573/O
                         net (fo=2, routed)           0.675     7.512    main_processor/BFU7/A_real_B_imag__1_i_573_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.148     7.660 r  main_processor/BFU7/A_real_B_imag__1_i_361/O
                         net (fo=2, routed)           0.821     8.480    main_processor/BFU7/A_real_B_imag__1_i_361_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.328     8.808 r  main_processor/BFU7/A_real_B_imag__1_i_365/O
                         net (fo=1, routed)           0.000     8.808    main_processor/BFU7/A_real_B_imag__1_i_365_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.055 r  main_processor/BFU7/A_real_B_imag__1_i_253/O[0]
                         net (fo=1, routed)           1.311    10.366    main_processor/BFU7/A_real_B_imag__1_i_253_n_7
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    10.912 r  main_processor/BFU7/A_real_B_imag__1_i_174/O[0]
                         net (fo=2, routed)           1.181    12.093    main_processor/BFU7/A_real_B_imag__1_i_174_n_7
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.299    12.392 r  main_processor/BFU7/A_real_B_imag__1_i_178/O
                         net (fo=1, routed)           0.000    12.392    main_processor/BFU7/A_real_B_imag__1_i_178_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.644 r  main_processor/BFU7/A_real_B_imag__1_i_133/O[0]
                         net (fo=2, routed)           1.020    13.663    main_processor/BFU7/A_real_B_imag__1_i_133_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.295    13.958 r  main_processor/BFU7/A_real_B_imag__1_i_137/O
                         net (fo=1, routed)           0.000    13.958    main_processor/BFU7/A_real_B_imag__1_i_137_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.210 r  main_processor/BFU7/A_real_B_imag__1_i_99/O[0]
                         net (fo=1, routed)           1.809    16.020    main_processor/BFU7/p_1_in[42]
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.295    16.315 r  main_processor/BFU7/A_real_B_imag__1_i_68/O
                         net (fo=1, routed)           0.000    16.315    main_processor/BFU7/A_real_B_imag__1_i_68_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.895 r  main_processor/BFU7/A_real_B_imag__1_i_35__0/O[2]
                         net (fo=2, routed)           0.845    17.740    BFU7/A_real_B_real__2[43]
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.302    18.042 r  A_real_B_imag__1_i_40__0/O
                         net (fo=1, routed)           0.000    18.042    main_processor/BFU7/A_real_B_imag__1_i_16__4[3]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.418 r  main_processor/BFU7/A_real_B_imag__1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    18.418    main_processor/BFU7/A_real_B_imag__1_i_29__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.637 r  main_processor/BFU7/A_real_B_imag__1_i_28/O[0]
                         net (fo=2, routed)           3.347    21.984    main_processor/p_0_in1_in_12[21]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.295    22.279 r  main_processor/A_real_B_imag__1_i_14/O
                         net (fo=1, routed)           0.000    22.279    main_processor/A_real_B_imag__1_i_14_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.922 r  main_processor/A_real_B_imag__1_i_8/O[3]
                         net (fo=3, routed)           0.642    23.563    main_processor/BFU5/BFU_out14[30]
    SLICE_X35Y86         LUT6 (Prop_lut6_I2_O)        0.307    23.870 r  main_processor/BFU5/A_real_B_imag__1_i_8__3/O
                         net (fo=1, routed)           0.951    24.821    main_processor/BFU5/A_real_B_imag__1_i_8__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.152    24.973 r  main_processor/BFU5/A_real_B_imag__1_i_1__1/O
                         net (fo=23, routed)          3.167    28.140    main_processor/BFU5/samples_reg[13][17][0]
    DSP48_X0Y17          DSP48E1                                      r  main_processor/BFU5/A_real_B_real__1/A[16]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/mem15_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU5/A_real_B_real__1/A[14]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.120ns  (logic 8.100ns (28.805%)  route 20.020ns (71.195%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE                         0.000     0.000 r  main_processor/mem15_reg[24]/C
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/mem15_reg[24]/Q
                         net (fo=23, routed)          3.013     3.469    main_processor/BFU7/A_imag_B_real_i_352_0[20]
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.593 r  main_processor/BFU7/A_real_B_imag__1_i_1116/O
                         net (fo=1, routed)           0.000     3.593    main_processor/BFU7/A_real_B_imag__1_i_1116_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.994 r  main_processor/BFU7/A_real_B_imag__1_i_863/CO[3]
                         net (fo=1, routed)           0.000     3.994    main_processor/BFU7/A_real_B_imag__1_i_863_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.328 r  main_processor/BFU7/A_real_B_imag__1_i_826/O[1]
                         net (fo=1, routed)           0.627     4.955    main_processor/BFU7/A_real_B_imag__1_i_826_n_6
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     5.898 r  main_processor/BFU7/A_real_B_imag__1_i_571/O[3]
                         net (fo=3, routed)           0.633     6.531    main_processor/BFU7/A_real_B_imag__1_i_571_n_4
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.306     6.837 r  main_processor/BFU7/A_real_B_imag__1_i_573/O
                         net (fo=2, routed)           0.675     7.512    main_processor/BFU7/A_real_B_imag__1_i_573_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.148     7.660 r  main_processor/BFU7/A_real_B_imag__1_i_361/O
                         net (fo=2, routed)           0.821     8.480    main_processor/BFU7/A_real_B_imag__1_i_361_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.328     8.808 r  main_processor/BFU7/A_real_B_imag__1_i_365/O
                         net (fo=1, routed)           0.000     8.808    main_processor/BFU7/A_real_B_imag__1_i_365_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.055 r  main_processor/BFU7/A_real_B_imag__1_i_253/O[0]
                         net (fo=1, routed)           1.311    10.366    main_processor/BFU7/A_real_B_imag__1_i_253_n_7
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    10.912 r  main_processor/BFU7/A_real_B_imag__1_i_174/O[0]
                         net (fo=2, routed)           1.181    12.093    main_processor/BFU7/A_real_B_imag__1_i_174_n_7
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.299    12.392 r  main_processor/BFU7/A_real_B_imag__1_i_178/O
                         net (fo=1, routed)           0.000    12.392    main_processor/BFU7/A_real_B_imag__1_i_178_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.644 r  main_processor/BFU7/A_real_B_imag__1_i_133/O[0]
                         net (fo=2, routed)           1.020    13.663    main_processor/BFU7/A_real_B_imag__1_i_133_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.295    13.958 r  main_processor/BFU7/A_real_B_imag__1_i_137/O
                         net (fo=1, routed)           0.000    13.958    main_processor/BFU7/A_real_B_imag__1_i_137_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.210 r  main_processor/BFU7/A_real_B_imag__1_i_99/O[0]
                         net (fo=1, routed)           1.809    16.020    main_processor/BFU7/p_1_in[42]
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.295    16.315 r  main_processor/BFU7/A_real_B_imag__1_i_68/O
                         net (fo=1, routed)           0.000    16.315    main_processor/BFU7/A_real_B_imag__1_i_68_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.895 r  main_processor/BFU7/A_real_B_imag__1_i_35__0/O[2]
                         net (fo=2, routed)           0.845    17.740    BFU7/A_real_B_real__2[43]
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.302    18.042 r  A_real_B_imag__1_i_40__0/O
                         net (fo=1, routed)           0.000    18.042    main_processor/BFU7/A_real_B_imag__1_i_16__4[3]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.418 r  main_processor/BFU7/A_real_B_imag__1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    18.418    main_processor/BFU7/A_real_B_imag__1_i_29__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.637 r  main_processor/BFU7/A_real_B_imag__1_i_28/O[0]
                         net (fo=2, routed)           3.347    21.984    main_processor/p_0_in1_in_12[21]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.295    22.279 r  main_processor/A_real_B_imag__1_i_14/O
                         net (fo=1, routed)           0.000    22.279    main_processor/A_real_B_imag__1_i_14_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.922 r  main_processor/A_real_B_imag__1_i_8/O[3]
                         net (fo=3, routed)           0.642    23.563    main_processor/BFU5/BFU_out14[30]
    SLICE_X35Y86         LUT6 (Prop_lut6_I2_O)        0.307    23.870 r  main_processor/BFU5/A_real_B_imag__1_i_8__3/O
                         net (fo=1, routed)           0.951    24.821    main_processor/BFU5/A_real_B_imag__1_i_8__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.152    24.973 r  main_processor/BFU5/A_real_B_imag__1_i_1__1/O
                         net (fo=23, routed)          3.146    28.120    main_processor/BFU5/samples_reg[13][17][0]
    DSP48_X0Y17          DSP48E1                                      r  main_processor/BFU5/A_real_B_real__1/A[14]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/mem15_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU5/A_real_B_real__1/A[15]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.120ns  (logic 8.100ns (28.805%)  route 20.020ns (71.195%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE                         0.000     0.000 r  main_processor/mem15_reg[24]/C
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/mem15_reg[24]/Q
                         net (fo=23, routed)          3.013     3.469    main_processor/BFU7/A_imag_B_real_i_352_0[20]
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.593 r  main_processor/BFU7/A_real_B_imag__1_i_1116/O
                         net (fo=1, routed)           0.000     3.593    main_processor/BFU7/A_real_B_imag__1_i_1116_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.994 r  main_processor/BFU7/A_real_B_imag__1_i_863/CO[3]
                         net (fo=1, routed)           0.000     3.994    main_processor/BFU7/A_real_B_imag__1_i_863_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.328 r  main_processor/BFU7/A_real_B_imag__1_i_826/O[1]
                         net (fo=1, routed)           0.627     4.955    main_processor/BFU7/A_real_B_imag__1_i_826_n_6
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     5.898 r  main_processor/BFU7/A_real_B_imag__1_i_571/O[3]
                         net (fo=3, routed)           0.633     6.531    main_processor/BFU7/A_real_B_imag__1_i_571_n_4
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.306     6.837 r  main_processor/BFU7/A_real_B_imag__1_i_573/O
                         net (fo=2, routed)           0.675     7.512    main_processor/BFU7/A_real_B_imag__1_i_573_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.148     7.660 r  main_processor/BFU7/A_real_B_imag__1_i_361/O
                         net (fo=2, routed)           0.821     8.480    main_processor/BFU7/A_real_B_imag__1_i_361_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.328     8.808 r  main_processor/BFU7/A_real_B_imag__1_i_365/O
                         net (fo=1, routed)           0.000     8.808    main_processor/BFU7/A_real_B_imag__1_i_365_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.055 r  main_processor/BFU7/A_real_B_imag__1_i_253/O[0]
                         net (fo=1, routed)           1.311    10.366    main_processor/BFU7/A_real_B_imag__1_i_253_n_7
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    10.912 r  main_processor/BFU7/A_real_B_imag__1_i_174/O[0]
                         net (fo=2, routed)           1.181    12.093    main_processor/BFU7/A_real_B_imag__1_i_174_n_7
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.299    12.392 r  main_processor/BFU7/A_real_B_imag__1_i_178/O
                         net (fo=1, routed)           0.000    12.392    main_processor/BFU7/A_real_B_imag__1_i_178_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.644 r  main_processor/BFU7/A_real_B_imag__1_i_133/O[0]
                         net (fo=2, routed)           1.020    13.663    main_processor/BFU7/A_real_B_imag__1_i_133_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.295    13.958 r  main_processor/BFU7/A_real_B_imag__1_i_137/O
                         net (fo=1, routed)           0.000    13.958    main_processor/BFU7/A_real_B_imag__1_i_137_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.210 r  main_processor/BFU7/A_real_B_imag__1_i_99/O[0]
                         net (fo=1, routed)           1.809    16.020    main_processor/BFU7/p_1_in[42]
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.295    16.315 r  main_processor/BFU7/A_real_B_imag__1_i_68/O
                         net (fo=1, routed)           0.000    16.315    main_processor/BFU7/A_real_B_imag__1_i_68_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.895 r  main_processor/BFU7/A_real_B_imag__1_i_35__0/O[2]
                         net (fo=2, routed)           0.845    17.740    BFU7/A_real_B_real__2[43]
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.302    18.042 r  A_real_B_imag__1_i_40__0/O
                         net (fo=1, routed)           0.000    18.042    main_processor/BFU7/A_real_B_imag__1_i_16__4[3]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.418 r  main_processor/BFU7/A_real_B_imag__1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    18.418    main_processor/BFU7/A_real_B_imag__1_i_29__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.637 r  main_processor/BFU7/A_real_B_imag__1_i_28/O[0]
                         net (fo=2, routed)           3.347    21.984    main_processor/p_0_in1_in_12[21]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.295    22.279 r  main_processor/A_real_B_imag__1_i_14/O
                         net (fo=1, routed)           0.000    22.279    main_processor/A_real_B_imag__1_i_14_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.922 r  main_processor/A_real_B_imag__1_i_8/O[3]
                         net (fo=3, routed)           0.642    23.563    main_processor/BFU5/BFU_out14[30]
    SLICE_X35Y86         LUT6 (Prop_lut6_I2_O)        0.307    23.870 r  main_processor/BFU5/A_real_B_imag__1_i_8__3/O
                         net (fo=1, routed)           0.951    24.821    main_processor/BFU5/A_real_B_imag__1_i_8__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.152    24.973 r  main_processor/BFU5/A_real_B_imag__1_i_1__1/O
                         net (fo=23, routed)          3.146    28.120    main_processor/BFU5/samples_reg[13][17][0]
    DSP48_X0Y17          DSP48E1                                      r  main_processor/BFU5/A_real_B_real__1/A[15]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/mem15_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/BFU5/A_real_B_real__1/A[9]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        28.119ns  (logic 8.100ns (28.806%)  route 20.019ns (71.194%))
  Logic Levels:           23  (CARRY4=11 FDRE=1 LUT2=6 LUT3=2 LUT4=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y81         FDRE                         0.000     0.000 r  main_processor/mem15_reg[24]/C
    SLICE_X28Y81         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  main_processor/mem15_reg[24]/Q
                         net (fo=23, routed)          3.013     3.469    main_processor/BFU7/A_imag_B_real_i_352_0[20]
    SLICE_X31Y47         LUT3 (Prop_lut3_I2_O)        0.124     3.593 r  main_processor/BFU7/A_real_B_imag__1_i_1116/O
                         net (fo=1, routed)           0.000     3.593    main_processor/BFU7/A_real_B_imag__1_i_1116_n_0
    SLICE_X31Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.994 r  main_processor/BFU7/A_real_B_imag__1_i_863/CO[3]
                         net (fo=1, routed)           0.000     3.994    main_processor/BFU7/A_real_B_imag__1_i_863_n_0
    SLICE_X31Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.328 r  main_processor/BFU7/A_real_B_imag__1_i_826/O[1]
                         net (fo=1, routed)           0.627     4.955    main_processor/BFU7/A_real_B_imag__1_i_826_n_6
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.943     5.898 r  main_processor/BFU7/A_real_B_imag__1_i_571/O[3]
                         net (fo=3, routed)           0.633     6.531    main_processor/BFU7/A_real_B_imag__1_i_571_n_4
    SLICE_X34Y51         LUT2 (Prop_lut2_I1_O)        0.306     6.837 r  main_processor/BFU7/A_real_B_imag__1_i_573/O
                         net (fo=2, routed)           0.675     7.512    main_processor/BFU7/A_real_B_imag__1_i_573_n_0
    SLICE_X34Y50         LUT4 (Prop_lut4_I1_O)        0.148     7.660 r  main_processor/BFU7/A_real_B_imag__1_i_361/O
                         net (fo=2, routed)           0.821     8.480    main_processor/BFU7/A_real_B_imag__1_i_361_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.328     8.808 r  main_processor/BFU7/A_real_B_imag__1_i_365/O
                         net (fo=1, routed)           0.000     8.808    main_processor/BFU7/A_real_B_imag__1_i_365_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     9.055 r  main_processor/BFU7/A_real_B_imag__1_i_253/O[0]
                         net (fo=1, routed)           1.311    10.366    main_processor/BFU7/A_real_B_imag__1_i_253_n_7
    SLICE_X24Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.546    10.912 r  main_processor/BFU7/A_real_B_imag__1_i_174/O[0]
                         net (fo=2, routed)           1.181    12.093    main_processor/BFU7/A_real_B_imag__1_i_174_n_7
    SLICE_X14Y49         LUT2 (Prop_lut2_I0_O)        0.299    12.392 r  main_processor/BFU7/A_real_B_imag__1_i_178/O
                         net (fo=1, routed)           0.000    12.392    main_processor/BFU7/A_real_B_imag__1_i_178_n_0
    SLICE_X14Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    12.644 r  main_processor/BFU7/A_real_B_imag__1_i_133/O[0]
                         net (fo=2, routed)           1.020    13.663    main_processor/BFU7/A_real_B_imag__1_i_133_n_7
    SLICE_X14Y45         LUT2 (Prop_lut2_I0_O)        0.295    13.958 r  main_processor/BFU7/A_real_B_imag__1_i_137/O
                         net (fo=1, routed)           0.000    13.958    main_processor/BFU7/A_real_B_imag__1_i_137_n_0
    SLICE_X14Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    14.210 r  main_processor/BFU7/A_real_B_imag__1_i_99/O[0]
                         net (fo=1, routed)           1.809    16.020    main_processor/BFU7/p_1_in[42]
    SLICE_X11Y21         LUT2 (Prop_lut2_I1_O)        0.295    16.315 r  main_processor/BFU7/A_real_B_imag__1_i_68/O
                         net (fo=1, routed)           0.000    16.315    main_processor/BFU7/A_real_B_imag__1_i_68_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    16.895 r  main_processor/BFU7/A_real_B_imag__1_i_35__0/O[2]
                         net (fo=2, routed)           0.845    17.740    BFU7/A_real_B_real__2[43]
    SLICE_X12Y21         LUT2 (Prop_lut2_I0_O)        0.302    18.042 r  A_real_B_imag__1_i_40__0/O
                         net (fo=1, routed)           0.000    18.042    main_processor/BFU7/A_real_B_imag__1_i_16__4[3]
    SLICE_X12Y21         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.418 r  main_processor/BFU7/A_real_B_imag__1_i_29__0/CO[3]
                         net (fo=1, routed)           0.000    18.418    main_processor/BFU7/A_real_B_imag__1_i_29__0_n_0
    SLICE_X12Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    18.637 r  main_processor/BFU7/A_real_B_imag__1_i_28/O[0]
                         net (fo=2, routed)           3.347    21.984    main_processor/p_0_in1_in_12[21]
    SLICE_X30Y86         LUT2 (Prop_lut2_I1_O)        0.295    22.279 r  main_processor/A_real_B_imag__1_i_14/O
                         net (fo=1, routed)           0.000    22.279    main_processor/A_real_B_imag__1_i_14_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    22.922 r  main_processor/A_real_B_imag__1_i_8/O[3]
                         net (fo=3, routed)           0.642    23.563    main_processor/BFU5/BFU_out14[30]
    SLICE_X35Y86         LUT6 (Prop_lut6_I2_O)        0.307    23.870 r  main_processor/BFU5/A_real_B_imag__1_i_8__3/O
                         net (fo=1, routed)           0.951    24.821    main_processor/BFU5/A_real_B_imag__1_i_8__3_n_0
    SLICE_X36Y83         LUT3 (Prop_lut3_I2_O)        0.152    24.973 r  main_processor/BFU5/A_real_B_imag__1_i_1__1/O
                         net (fo=23, routed)          3.146    28.119    main_processor/BFU5/samples_reg[13][17][0]
    DSP48_X0Y17          DSP48E1                                      r  main_processor/BFU5/A_real_B_real__1/A[9]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_reader/samples_reg[1][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem8_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.237ns  (logic 0.186ns (78.504%)  route 0.051ns (21.496%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y80         FDRE                         0.000     0.000 r  mic_reader/samples_reg[1][3]/C
    SLICE_X64Y80         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[1][3]/Q
                         net (fo=1, routed)           0.051     0.192    main_processor/mem8_reg[47]_1[3]
    SLICE_X65Y80         LUT6 (Prop_lut6_I0_O)        0.045     0.237 r  main_processor/mem8[27]_i_1/O
                         net (fo=1, routed)           0.000     0.237    main_processor/mem8[27]_i_1_n_0
    SLICE_X65Y80         FDSE                                         r  main_processor/mem8_reg[27]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[10][14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem5_reg[38]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y82         FDRE                         0.000     0.000 r  mic_reader/samples_reg[10][14]/C
    SLICE_X51Y82         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[10][14]/Q
                         net (fo=1, routed)           0.052     0.193    main_processor/A_real_B_imag__1_2[14]
    SLICE_X50Y82         LUT6 (Prop_lut6_I4_O)        0.045     0.238 r  main_processor/mem5[38]_i_1/O
                         net (fo=1, routed)           0.000     0.238    main_processor/mem5[38]_i_1_n_0
    SLICE_X50Y82         FDRE                                         r  main_processor/mem5_reg[38]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[1][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem8_reg[39]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y85         FDRE                         0.000     0.000 r  mic_reader/samples_reg[1][15]/C
    SLICE_X71Y85         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[1][15]/Q
                         net (fo=1, routed)           0.052     0.193    main_processor/mem8_reg[47]_1[15]
    SLICE_X70Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.238 r  main_processor/mem8[39]_i_1/O
                         net (fo=1, routed)           0.000     0.238    main_processor/mem8[39]_i_1_n_0
    SLICE_X70Y85         FDRE                                         r  main_processor/mem8_reg[39]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[2][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem4_reg[33]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y81         FDRE                         0.000     0.000 r  mic_reader/samples_reg[2][9]/C
    SLICE_X64Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[2][9]/Q
                         net (fo=1, routed)           0.053     0.194    main_processor/mem4_reg[41]_0[9]
    SLICE_X65Y81         LUT5 (Prop_lut5_I3_O)        0.045     0.239 r  main_processor/mem4[33]_i_1/O
                         net (fo=1, routed)           0.000     0.239    main_processor/mem4[33]_i_1_n_0
    SLICE_X65Y81         FDSE                                         r  main_processor/mem4_reg[33]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[12][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem3_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE                         0.000     0.000 r  mic_reader/samples_reg[12][11]/C
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[12][11]/Q
                         net (fo=1, routed)           0.054     0.195    main_processor/A_real_B_imag__1_1[11]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.045     0.240 r  main_processor/mem3[35]_i_1/O
                         net (fo=1, routed)           0.000     0.240    main_processor/mem3[35]_i_1_n_0
    SLICE_X54Y81         FDSE                                         r  main_processor/mem3_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 main_processor/mem12_reg[47]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_vga/f12_reg_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.141ns (58.676%)  route 0.099ns (41.324%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y86         FDRE                         0.000     0.000 r  main_processor/mem12_reg[47]/C
    SLICE_X59Y86         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  main_processor/mem12_reg[47]/Q
                         net (fo=3, routed)           0.099     0.240    main_vga/f12_reg_reg[23]_0[23]
    SLICE_X58Y86         FDRE                                         r  main_vga/f12_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[12][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem3_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE                         0.000     0.000 r  mic_reader/samples_reg[12][6]/C
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[12][6]/Q
                         net (fo=1, routed)           0.056     0.197    main_processor/A_real_B_imag__1_1[6]
    SLICE_X54Y81         LUT5 (Prop_lut5_I3_O)        0.045     0.242 r  main_processor/mem3[30]_i_1/O
                         net (fo=1, routed)           0.000     0.242    main_processor/mem3[30]_i_1_n_0
    SLICE_X54Y81         FDSE                                         r  main_processor/mem3_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[3][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem12_reg[29]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y81         FDRE                         0.000     0.000 r  mic_reader/samples_reg[3][5]/C
    SLICE_X49Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[3][5]/Q
                         net (fo=1, routed)           0.057     0.198    main_processor/mem12_reg[47]_1[5]
    SLICE_X48Y81         LUT5 (Prop_lut5_I3_O)        0.045     0.243 r  main_processor/mem12[29]_i_1/O
                         net (fo=1, routed)           0.000     0.243    main_processor/mem12[29]_i_1_n_0
    SLICE_X48Y81         FDSE                                         r  main_processor/mem12_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[7][12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem14_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.244ns  (logic 0.186ns (76.126%)  route 0.058ns (23.874%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y84         FDRE                         0.000     0.000 r  mic_reader/samples_reg[7][12]/C
    SLICE_X33Y84         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[7][12]/Q
                         net (fo=1, routed)           0.058     0.199    main_processor/mem14_reg[47]_1[12]
    SLICE_X32Y84         LUT5 (Prop_lut5_I3_O)        0.045     0.244 r  main_processor/mem14[36]_i_1/O
                         net (fo=1, routed)           0.000     0.244    main_processor/mem14[36]_i_1_n_0
    SLICE_X32Y84         FDSE                                         r  main_processor/mem14_reg[36]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mic_reader/samples_reg[3][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            main_processor/mem12_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.245ns  (logic 0.186ns (75.768%)  route 0.059ns (24.232%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y83         FDRE                         0.000     0.000 r  mic_reader/samples_reg[3][13]/C
    SLICE_X49Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  mic_reader/samples_reg[3][13]/Q
                         net (fo=1, routed)           0.059     0.200    main_processor/mem12_reg[47]_1[13]
    SLICE_X48Y83         LUT5 (Prop_lut5_I3_O)        0.045     0.245 r  main_processor/mem12[37]_i_1/O
                         net (fo=1, routed)           0.000     0.245    main_processor/mem12[37]_i_1_n_0
    SLICE_X48Y83         FDSE                                         r  main_processor/mem12_reg[37]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_clock/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.867ns  (logic 4.125ns (52.432%)  route 3.742ns (47.568%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.632     5.235    mic_clock/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  mic_clock/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.518     5.753 r  mic_clock/clk_out_reg_reg/Q
                         net (fo=2, routed)           0.720     6.473    mic_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.569 r  mic_clk_OBUF_BUFG_inst/O
                         net (fo=318, routed)         3.022     9.591    mic_clk_OBUF_BUFG
    J5                   OBUF (Prop_obuf_I_O)         3.511    13.101 r  mic_clk_OBUF_inst/O
                         net (fo=0)                   0.000    13.101    mic_clk
    J5                                                                r  mic_clk (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mic_clock/clk_out_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mic_clk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 1.402ns (57.721%)  route 1.027ns (42.279%))
  Logic Levels:           2  (BUFG=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.565     1.484    mic_clock/clk_IBUF_BUFG
    SLICE_X50Y96         FDRE                                         r  mic_clock/clk_out_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y96         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  mic_clock/clk_out_reg_reg/Q
                         net (fo=2, routed)           0.268     1.917    mic_clk_OBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.943 r  mic_clk_OBUF_BUFG_inst/O
                         net (fo=318, routed)         0.758     2.701    mic_clk_OBUF_BUFG
    J5                   OBUF (Prop_obuf_I_O)         1.212     3.913 r  mic_clk_OBUF_inst/O
                         net (fo=0)                   0.000     3.913    mic_clk
    J5                                                                r  mic_clk (OUT)
  -------------------------------------------------------------------    -------------------





