PPA Report for multi_filter_reset_detector.v (Module: multi_filter_reset_detector)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 9
FF Count: 16
IO Count: 14
Cell Count: 70

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 909.92 MHz
Reg-to-Reg Critical Path Delay: 0.901 ns

POWER METRICS:
-------------
Total Power Consumption: 0.451 W
