
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.126517                       # Number of seconds simulated
sim_ticks                                126517202035                       # Number of ticks simulated
final_tick                               1268152537666                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  91652                       # Simulator instruction rate (inst/s)
host_op_rate                                   118002                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3330031                       # Simulator tick rate (ticks/s)
host_mem_usage                               16912120                       # Number of bytes of host memory used
host_seconds                                 37992.80                       # Real time elapsed on the host
sim_insts                                  3482131561                       # Number of instructions simulated
sim_ops                                    4483237224                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1770368                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2607360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1039488                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5422208                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1536                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1449344                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1449344                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        13831                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        20370                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           12                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8121                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 42361                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           11323                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                11323                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14164                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     13993101                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        13152                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20608739                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        12141                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      8216179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                42857476                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14164                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        13152                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        12141                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              39457                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          11455707                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               11455707                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          11455707                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14164                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     13993101                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        13152                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20608739                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        12141                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      8216179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               54313183                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               151881396                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        22320873                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19561714                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1741268                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     11021640                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        10772534                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1553908                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        54262                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    117667259                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             124058676                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           22320873                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     12326442                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25243244                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5704591                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2104833                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         13411016                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1095755                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    148968476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.947530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.316905                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       123725232     83.05%     83.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1270254      0.85%     83.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2327147      1.56%     85.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         1946928      1.31%     86.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3565714      2.39%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3862028      2.59%     91.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          846032      0.57%     92.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          663561      0.45%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10761580      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    148968476                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.146963                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.816813                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       116735297                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3228725                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25030761                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        25724                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3947961                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2399799                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5181                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     140055796                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1301                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3947961                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       117206338                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1589613                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       792804                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         24573992                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       857761                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     139063848                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            6                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         90648                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       519986                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    184687556                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    630996744                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    630996744                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        35791385                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        19861                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9940                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          2707690                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     23154993                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4494178                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        83212                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1001246                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137447019                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19862                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        129079515                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       103856                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     22893705                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     49201256                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    148968476                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.866489                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.477897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     95239681     63.93%     63.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     21890540     14.69%     78.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10982299      7.37%     86.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7205857      4.84%     90.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7505055      5.04%     95.87% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3884137      2.61%     98.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1742767      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       435821      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        82319      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    148968476                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         323440     59.58%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.58% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        138784     25.56%     85.14% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        80672     14.86%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101908304     78.95%     78.95% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1082016      0.84%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.79% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     21617910     16.75%     96.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4461364      3.46%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     129079515                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.849870                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             542896                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.004206                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    407774258                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    160360897                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    126156264                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129622411                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       242893                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      4224922                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           68                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          311                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       140823                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3947961                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        1088041                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        51927                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137466881                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        50130                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     23154993                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4494178                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9940                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         33920                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          189                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          311                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       838635                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1039387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1878022                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127692071                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     21282756                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1387444                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            25743936                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19665938                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4461180                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.840735                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             126269770                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            126156264                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         72871603                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        173083180                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.830624                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.421021                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000003                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611586                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     23856258                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1746034                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    145020515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.783417                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.659572                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    102813971     70.90%     70.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16387252     11.30%     82.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11838505      8.16%     90.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2645448      1.82%     92.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3014034      2.08%     94.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1066469      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      4457210      3.07%     98.07% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       901769      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1895857      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    145020515                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000003                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611586                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789105                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179497                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1895857                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280592502                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          278883730                       # The number of ROB writes
system.switch_cpus0.timesIdled                  40910                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2912920                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000003                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611586                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000003                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.518814                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.518814                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.658409                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.658409                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       590680663                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      165751509                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      146836691                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               151881396                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        25009123                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     20267146                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2165931                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10162709                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9610472                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2674338                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        96616                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109097123                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             137675617                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           25009123                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     12284810                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             30078485                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        7030579                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3446224                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12729752                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1746561                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    147438172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.139964                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.553973                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       117359687     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2820106      1.91%     81.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2162997      1.47%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         5301487      3.60%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1197295      0.81%     87.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1710124      1.16%     88.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1297678      0.88%     89.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          812648      0.55%     89.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        14776150     10.02%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    147438172                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.164662                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.906468                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       107815724                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5116913                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         29614477                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       118966                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4772087                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4316005                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        44265                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     166056630                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        82148                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4772087                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108730099                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1412295                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2142925                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28809291                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1571470                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     164339510                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        22838                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        288924                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       645443                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       177130                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    230899563                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    765455841                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    765455841                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    182374828                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        48524726                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40002                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22338                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          5334485                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15844471                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7740488                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       131071                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1715968                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161467857                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        39987                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        150027859                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       200794                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     29411379                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     63626618                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4659                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    147438172                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.017565                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.564762                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     84597832     57.38%     57.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26407170     17.91%     75.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12346998      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9040818      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8040064      5.45%     95.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3195876      2.17%     97.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3160130      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       490449      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       158835      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    147438172                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         601059     68.83%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     68.83% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        120478     13.80%     82.63% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       151727     17.37%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    125920876     83.93%     83.93% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2256518      1.50%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17663      0.01%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14165944      9.44%     94.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7666858      5.11%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     150027859                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.987796                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             873264                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005821                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    448567948                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    190919667                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    146259227                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150901123                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       370809                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3843300                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1077                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          444                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       235283                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4772087                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         861115                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        97825                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161507844                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        49972                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15844471                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7740488                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22323                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         85273                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          444                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1178415                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1232764                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2411179                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    147330368                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13615580                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2697491                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21280608                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20927794                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7665028                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.970036                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             146450583                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            146259227                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87737852                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        243004611                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.962983                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.361054                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    106838492                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131205943                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     30303599                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        35328                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2169705                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    142666085                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.919672                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.692892                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     88851681     62.28%     62.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25176324     17.65%     79.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11093637      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5821804      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4630642      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1668351      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1409841      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1056876      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2956929      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    142666085                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    106838492                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131205943                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19506376                       # Number of memory references committed
system.switch_cpus1.commit.loads             12001171                       # Number of loads committed
system.switch_cpus1.commit.membars              17664                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          18851299                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118221365                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2670873                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2956929                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           301218698                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          327791456                       # The number of ROB writes
system.switch_cpus1.timesIdled                  75585                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                4443224                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          106838492                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131205943                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    106838492                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.421598                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.421598                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.703434                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.703434                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       664364165                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      203737661                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      155378576                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         35328                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               151881396                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23521738                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19391991                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2092851                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9449438                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9007668                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2464158                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91762                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    114455104                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             129240567                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23521738                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11471826                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             26990927                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6217797                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3545098                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         13276843                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1731258                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    149081086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.064291                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.484809                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       122090159     81.90%     81.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1395719      0.94%     82.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1985133      1.33%     84.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2601056      1.74%     85.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2921726      1.96%     87.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2178596      1.46%     89.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1256412      0.84%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1840057      1.23%     91.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        12812228      8.59%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    149081086                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.154869                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.850931                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       113189539                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5233468                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         26506369                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        61984                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4089725                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3755638                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          237                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     155916504                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1281                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4089725                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       113971436                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1114215                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2709274                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         25789289                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1407146                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     154889672                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          803                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        282429                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       582610                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents          658                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    215987732                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    723613697                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    723613697                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    176349522                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        39638195                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        40947                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23732                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4249921                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14709351                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7645187                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       126605                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1667960                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150582757                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        40917                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        140827613                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        27012                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     21811260                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51595745                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6485                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    149081086                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.944638                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.505420                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     89509653     60.04%     60.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23985430     16.09%     76.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     13277041      8.91%     85.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8578166      5.75%     90.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7881164      5.29%     96.08% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3139426      2.11%     98.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1902359      1.28%     99.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       545113      0.37%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       262734      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    149081086                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          67567     22.70%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     22.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         99464     33.41%     56.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       130645     43.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    118231337     83.95%     83.95% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2154250      1.53%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17215      0.01%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12837950      9.12%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7586861      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     140827613                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.927221                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             297676                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    431060999                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    172435280                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138157792                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     141125289                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       343455                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3072090                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          106                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       186680                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           87                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4089725                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         843373                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       114494                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150623674                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1383988                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14709351                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7645187                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23701                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         87173                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1227730                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1186323                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2414053                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    138941969                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12663190                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1885643                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20248575                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19463340                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7585385                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.914806                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138158045                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138157792                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80929113                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        219875369                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.909643                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.368068                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    103281689                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    126936709                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     23695766                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34432                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2127239                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    144991361                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.875478                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.682842                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     93537424     64.51%     64.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24741074     17.06%     81.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9713590      6.70%     88.28% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5000881      3.45%     91.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4362997      3.01%     94.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2096138      1.45%     96.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1813100      1.25%     97.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       854722      0.59%     98.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2871435      1.98%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    144991361                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    103281689                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     126936709                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19095765                       # Number of memory references committed
system.switch_cpus2.commit.loads             11637258                       # Number of loads committed
system.switch_cpus2.commit.membars              17216                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18206350                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        114415474                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2590047                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2871435                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           292752401                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          305354743                       # The number of ROB writes
system.switch_cpus2.timesIdled                  48022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2800310                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          103281689                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            126936709                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    103281689                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.470555                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.470555                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.680015                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.680015                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       626070880                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      191675972                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      146076007                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34432                       # number of misc regfile writes
system.l20.replacements                         13845                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          214940                       # Total number of references to valid blocks.
system.l20.sampled_refs                         24085                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.924227                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          197.143941                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.874111                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  5364.759341                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          4670.222606                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.019252                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000769                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.523902                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.456076                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        35640                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  35640                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            9377                       # number of Writeback hits
system.l20.Writeback_hits::total                 9377                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        35640                       # number of demand (read+write) hits
system.l20.demand_hits::total                   35640                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        35640                       # number of overall hits
system.l20.overall_hits::total                  35640                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        13831                       # number of ReadReq misses
system.l20.ReadReq_misses::total                13845                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        13831                       # number of demand (read+write) misses
system.l20.demand_misses::total                 13845                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        13831                       # number of overall misses
system.l20.overall_misses::total                13845                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      4432247                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   3985975868                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     3990408115                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      4432247                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   3985975868                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      3990408115                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      4432247                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   3985975868                       # number of overall miss cycles
system.l20.overall_miss_latency::total     3990408115                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49471                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49485                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         9377                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             9377                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49471                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49485                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49471                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49485                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.279578                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.279782                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.279578                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.279782                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.279578                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.279782                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 316589.071429                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 288191.444436                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 288220.159986                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 316589.071429                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 288191.444436                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 288220.159986                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 316589.071429                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 288191.444436                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 288220.159986                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2209                       # number of writebacks
system.l20.writebacks::total                     2209                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        13831                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           13845                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        13831                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            13845                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        13831                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           13845                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      3564600                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3129247006                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3132811606                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      3564600                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3129247006                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3132811606                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      3564600                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3129247006                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3132811606                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.279578                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.279782                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.279578                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.279782                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.279578                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.279782                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 254614.285714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 226248.789386                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 226277.472445                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 254614.285714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 226248.789386                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 226277.472445                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 254614.285714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 226248.789386                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 226277.472445                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         20383                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          767680                       # Total number of references to valid blocks.
system.l21.sampled_refs                         30623                       # Sample count of references to valid blocks.
system.l21.avg_refs                         25.068739                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks          230.496721                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.399124                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3741.886509                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          6259.217647                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.022509                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000820                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.365419                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.611252                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        57710                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  57710                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21188                       # number of Writeback hits
system.l21.Writeback_hits::total                21188                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        57710                       # number of demand (read+write) hits
system.l21.demand_hits::total                   57710                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        57710                       # number of overall hits
system.l21.overall_hits::total                  57710                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        20370                       # number of ReadReq misses
system.l21.ReadReq_misses::total                20383                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        20370                       # number of demand (read+write) misses
system.l21.demand_misses::total                 20383                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        20370                       # number of overall misses
system.l21.overall_misses::total                20383                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3694804                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5791854593                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5795549397                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3694804                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5791854593                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5795549397                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3694804                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5791854593                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5795549397                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        78080                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              78093                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21188                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21188                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        78080                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               78093                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        78080                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              78093                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.260886                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.261009                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.260886                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.261009                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.260886                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.261009                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 284215.692308                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 284332.576976                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 284332.502428                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 284215.692308                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 284332.576976                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 284332.502428                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 284215.692308                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 284332.576976                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 284332.502428                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                3594                       # number of writebacks
system.l21.writebacks::total                     3594                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        20370                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           20383                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        20370                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            20383                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        20370                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           20383                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      2888303                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4530219022                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4533107325                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      2888303                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4530219022                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4533107325                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      2888303                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4530219022                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4533107325                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.260886                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.261009                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.260886                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.261009                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.260886                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.261009                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 222177.153846                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 222396.613746                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 222396.473777                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 222177.153846                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 222396.613746                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 222396.473777                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 222177.153846                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 222396.613746                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 222396.473777                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8134                       # number of replacements
system.l22.tagsinuse                     12287.982125                       # Cycle average of tags in use
system.l22.total_refs                          641376                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20422                       # Sample count of references to valid blocks.
system.l22.avg_refs                         31.406131                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          847.143222                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     8.608634                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3709.608914                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          7722.621354                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.068941                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000701                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.301889                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.628469                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999999                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        45814                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  45814                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           26907                       # number of Writeback hits
system.l22.Writeback_hits::total                26907                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        45814                       # number of demand (read+write) hits
system.l22.demand_hits::total                   45814                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        45814                       # number of overall hits
system.l22.overall_hits::total                  45814                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           12                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8118                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8130                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           12                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8121                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8133                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           12                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8121                       # number of overall misses
system.l22.overall_misses::total                 8133                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3267982                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   2302641767                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     2305909749                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       895666                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       895666                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3267982                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   2303537433                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      2306805415                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3267982                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   2303537433                       # number of overall miss cycles
system.l22.overall_miss_latency::total     2306805415                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           12                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        53932                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              53944                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        26907                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            26907                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           12                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        53935                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               53947                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           12                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        53935                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              53947                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.150523                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.150712                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.150570                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.150759                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.150570                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.150759                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 272331.833333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 283646.435945                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 283629.735424                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 298555.333333                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 298555.333333                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 272331.833333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 283651.943480                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 283635.240993                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 272331.833333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 283651.943480                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 283635.240993                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                5520                       # number of writebacks
system.l22.writebacks::total                     5520                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8118                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8130                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8121                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8133                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8121                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8133                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2523210                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1799714884                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1802238094                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       710266                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       710266                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2523210                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1800425150                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1802948360                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2523210                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1800425150                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1802948360                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.150523                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.150712                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.150570                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.150759                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.150570                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.150759                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 210267.500000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 221694.368564                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 221677.502337                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 236755.333333                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 236755.333333                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 210267.500000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 221699.932274                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 221683.064060                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 210267.500000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 221699.932274                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 221683.064060                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               540.985415                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013443113                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1873277.473198                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.985415                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022413                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.866964                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13410999                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13410999                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13410999                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13410999                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13410999                       # number of overall hits
system.cpu0.icache.overall_hits::total       13410999                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      5578005                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      5578005                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      5578005                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      5578005                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      5578005                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      5578005                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13411016                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13411016                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13411016                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13411016                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13411016                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13411016                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 328117.941176                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 328117.941176                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 328117.941176                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 328117.941176                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 328117.941176                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 328117.941176                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      4548447                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      4548447                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      4548447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      4548447                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      4548447                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      4548447                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 324889.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 324889.071429                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 324889.071429                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 324889.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 324889.071429                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 324889.071429                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49471                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               245034609                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49727                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4927.596859                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.453861                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.546139                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825992                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174008                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     19251841                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       19251841                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     23585333                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        23585333                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     23585333                       # number of overall hits
system.cpu0.dcache.overall_hits::total       23585333                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       184877                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       184877                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       184877                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        184877                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       184877                       # number of overall misses
system.cpu0.dcache.overall_misses::total       184877                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  29267991300                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  29267991300                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  29267991300                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  29267991300                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  29267991300                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  29267991300                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     19436718                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     19436718                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     23770210                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     23770210                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     23770210                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     23770210                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009512                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009512                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007778                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007778                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007778                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007778                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 158310.613543                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 158310.613543                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 158310.613543                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 158310.613543                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 158310.613543                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 158310.613543                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9377                       # number of writebacks
system.cpu0.dcache.writebacks::total             9377                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       135406                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       135406                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       135406                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       135406                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       135406                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       135406                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49471                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49471                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49471                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49471                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49471                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   6422519198                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   6422519198                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   6422519198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   6422519198                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   6422519198                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   6422519198                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002545                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002081                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002081                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002081                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002081                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 129823.921045                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 129823.921045                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 129823.921045                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 129823.921045                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 129823.921045                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 129823.921045                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.997013                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099703149                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2217143.445565                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.997013                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020829                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12729735                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12729735                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12729735                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12729735                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12729735                       # number of overall hits
system.cpu1.icache.overall_hits::total       12729735                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      4811928                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      4811928                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      4811928                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      4811928                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      4811928                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      4811928                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12729752                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12729752                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12729752                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12729752                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12729752                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12729752                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 283054.588235                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 283054.588235                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 283054.588235                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 283054.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 283054.588235                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 283054.588235                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3815904                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3815904                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3815904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3815904                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3815904                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3815904                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 293531.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 293531.076923                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 293531.076923                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 293531.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 293531.076923                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 293531.076923                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 78080                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               193956602                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 78336                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2475.957440                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.247178                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.752822                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.899403                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.100597                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10246303                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10246303                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7469878                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7469878                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22073                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22073                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17664                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17664                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17716181                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17716181                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17716181                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17716181                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       190779                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       190779                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       190779                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        190779                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       190779                       # number of overall misses
system.cpu1.dcache.overall_misses::total       190779                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  25898681187                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  25898681187                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  25898681187                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  25898681187                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  25898681187                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  25898681187                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10437082                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10437082                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7469878                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7469878                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22073                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17664                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17906960                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17906960                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17906960                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17906960                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018279                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018279                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010654                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010654                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010654                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010654                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 135752.264070                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 135752.264070                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 135752.264070                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 135752.264070                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 135752.264070                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 135752.264070                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21188                       # number of writebacks
system.cpu1.dcache.writebacks::total            21188                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       112699                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       112699                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       112699                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       112699                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       112699                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       112699                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        78080                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        78080                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        78080                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        78080                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        78080                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        78080                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   9733357037                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   9733357037                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   9733357037                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9733357037                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   9733357037                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9733357037                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007481                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 124658.773527                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 124658.773527                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 124658.773527                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 124658.773527                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 124658.773527                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 124658.773527                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               494.997210                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1098330023                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2218848.531313                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    11.997210                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.019226                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.793265                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13276828                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13276828                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13276828                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13276828                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13276828                       # number of overall hits
system.cpu2.icache.overall_hits::total       13276828                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.cpu2.icache.overall_misses::total           15                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4115479                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4115479                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4115479                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4115479                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4115479                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4115479                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13276843                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13276843                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13276843                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13276843                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13276843                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13276843                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 274365.266667                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 274365.266667                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 274365.266667                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 274365.266667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 274365.266667                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 274365.266667                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           12                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           12                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           12                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           12                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           12                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3367582                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3367582                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3367582                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3367582                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3367582                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3367582                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 280631.833333                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 280631.833333                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 280631.833333                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 280631.833333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 280631.833333                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 280631.833333                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 53935                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               185966878                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 54191                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3431.693049                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.715727                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.284273                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.912952                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.087048                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9430284                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9430284                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7419959                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7419959                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        18240                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        18240                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17216                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17216                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16850243                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16850243                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16850243                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16850243                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       156373                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       156373                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         3128                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         3128                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       159501                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        159501                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       159501                       # number of overall misses
system.cpu2.dcache.overall_misses::total       159501                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18831277410                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18831277410                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    691349146                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    691349146                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  19522626556                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  19522626556                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  19522626556                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  19522626556                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9586657                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9586657                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7423087                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7423087                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        18240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        18240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17216                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17216                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17009744                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17009744                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17009744                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17009744                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.016312                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.016312                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000421                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000421                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009377                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009377                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009377                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009377                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 120425.376568                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 120425.376568                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 221019.547954                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 221019.547954                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 122398.145190                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 122398.145190                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 122398.145190                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 122398.145190                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets      1299171                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              5                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 259834.200000                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        26907                       # number of writebacks
system.cpu2.dcache.writebacks::total            26907                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       102441                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       102441                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         3125                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         3125                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       105566                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       105566                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       105566                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       105566                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        53932                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        53932                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        53935                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        53935                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        53935                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        53935                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5368018356                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5368018356                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       920566                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       920566                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5368938922                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5368938922                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5368938922                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5368938922                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.005626                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.003171                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.003171                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.003171                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.003171                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 99533.085293                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 99533.085293                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 306855.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 306855.333333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 99544.617076                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 99544.617076                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 99544.617076                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 99544.617076                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
