
L4R5ZI_Base_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000054f0  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000bc  080056ac  080056ac  000156ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08005768  08005768  00015768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08005770  08005770  00015770  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08005774  08005774  00015774  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         0000000c  20000000  08005778  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000170  2000000c  08005784  0002000c  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  2000017c  08005784  0002017c  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 10 .debug_info   00012138  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002130  00000000  00000000  00032174  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000f70  00000000  00000000  000342a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000e88  00000000  00000000  00035218  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000077c7  00000000  00000000  000360a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000051df  00000000  00000000  0003d867  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00042a46  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00004044  00000000  00000000  00042ac4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08005694 	.word	0x08005694

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	08005694 	.word	0x08005694

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b97a 	b.w	8000508 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	468c      	mov	ip, r1
 8000232:	460d      	mov	r5, r1
 8000234:	4604      	mov	r4, r0
 8000236:	9e08      	ldr	r6, [sp, #32]
 8000238:	2b00      	cmp	r3, #0
 800023a:	d151      	bne.n	80002e0 <__udivmoddi4+0xb4>
 800023c:	428a      	cmp	r2, r1
 800023e:	4617      	mov	r7, r2
 8000240:	d96d      	bls.n	800031e <__udivmoddi4+0xf2>
 8000242:	fab2 fe82 	clz	lr, r2
 8000246:	f1be 0f00 	cmp.w	lr, #0
 800024a:	d00b      	beq.n	8000264 <__udivmoddi4+0x38>
 800024c:	f1ce 0c20 	rsb	ip, lr, #32
 8000250:	fa01 f50e 	lsl.w	r5, r1, lr
 8000254:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000258:	fa02 f70e 	lsl.w	r7, r2, lr
 800025c:	ea4c 0c05 	orr.w	ip, ip, r5
 8000260:	fa00 f40e 	lsl.w	r4, r0, lr
 8000264:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000268:	0c25      	lsrs	r5, r4, #16
 800026a:	fbbc f8fa 	udiv	r8, ip, sl
 800026e:	fa1f f987 	uxth.w	r9, r7
 8000272:	fb0a cc18 	mls	ip, sl, r8, ip
 8000276:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800027a:	fb08 f309 	mul.w	r3, r8, r9
 800027e:	42ab      	cmp	r3, r5
 8000280:	d90a      	bls.n	8000298 <__udivmoddi4+0x6c>
 8000282:	19ed      	adds	r5, r5, r7
 8000284:	f108 32ff 	add.w	r2, r8, #4294967295
 8000288:	f080 8123 	bcs.w	80004d2 <__udivmoddi4+0x2a6>
 800028c:	42ab      	cmp	r3, r5
 800028e:	f240 8120 	bls.w	80004d2 <__udivmoddi4+0x2a6>
 8000292:	f1a8 0802 	sub.w	r8, r8, #2
 8000296:	443d      	add	r5, r7
 8000298:	1aed      	subs	r5, r5, r3
 800029a:	b2a4      	uxth	r4, r4
 800029c:	fbb5 f0fa 	udiv	r0, r5, sl
 80002a0:	fb0a 5510 	mls	r5, sl, r0, r5
 80002a4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002a8:	fb00 f909 	mul.w	r9, r0, r9
 80002ac:	45a1      	cmp	r9, r4
 80002ae:	d909      	bls.n	80002c4 <__udivmoddi4+0x98>
 80002b0:	19e4      	adds	r4, r4, r7
 80002b2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002b6:	f080 810a 	bcs.w	80004ce <__udivmoddi4+0x2a2>
 80002ba:	45a1      	cmp	r9, r4
 80002bc:	f240 8107 	bls.w	80004ce <__udivmoddi4+0x2a2>
 80002c0:	3802      	subs	r0, #2
 80002c2:	443c      	add	r4, r7
 80002c4:	eba4 0409 	sub.w	r4, r4, r9
 80002c8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002cc:	2100      	movs	r1, #0
 80002ce:	2e00      	cmp	r6, #0
 80002d0:	d061      	beq.n	8000396 <__udivmoddi4+0x16a>
 80002d2:	fa24 f40e 	lsr.w	r4, r4, lr
 80002d6:	2300      	movs	r3, #0
 80002d8:	6034      	str	r4, [r6, #0]
 80002da:	6073      	str	r3, [r6, #4]
 80002dc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d907      	bls.n	80002f4 <__udivmoddi4+0xc8>
 80002e4:	2e00      	cmp	r6, #0
 80002e6:	d054      	beq.n	8000392 <__udivmoddi4+0x166>
 80002e8:	2100      	movs	r1, #0
 80002ea:	e886 0021 	stmia.w	r6, {r0, r5}
 80002ee:	4608      	mov	r0, r1
 80002f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f4:	fab3 f183 	clz	r1, r3
 80002f8:	2900      	cmp	r1, #0
 80002fa:	f040 808e 	bne.w	800041a <__udivmoddi4+0x1ee>
 80002fe:	42ab      	cmp	r3, r5
 8000300:	d302      	bcc.n	8000308 <__udivmoddi4+0xdc>
 8000302:	4282      	cmp	r2, r0
 8000304:	f200 80fa 	bhi.w	80004fc <__udivmoddi4+0x2d0>
 8000308:	1a84      	subs	r4, r0, r2
 800030a:	eb65 0503 	sbc.w	r5, r5, r3
 800030e:	2001      	movs	r0, #1
 8000310:	46ac      	mov	ip, r5
 8000312:	2e00      	cmp	r6, #0
 8000314:	d03f      	beq.n	8000396 <__udivmoddi4+0x16a>
 8000316:	e886 1010 	stmia.w	r6, {r4, ip}
 800031a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800031e:	b912      	cbnz	r2, 8000326 <__udivmoddi4+0xfa>
 8000320:	2701      	movs	r7, #1
 8000322:	fbb7 f7f2 	udiv	r7, r7, r2
 8000326:	fab7 fe87 	clz	lr, r7
 800032a:	f1be 0f00 	cmp.w	lr, #0
 800032e:	d134      	bne.n	800039a <__udivmoddi4+0x16e>
 8000330:	1beb      	subs	r3, r5, r7
 8000332:	0c3a      	lsrs	r2, r7, #16
 8000334:	fa1f fc87 	uxth.w	ip, r7
 8000338:	2101      	movs	r1, #1
 800033a:	fbb3 f8f2 	udiv	r8, r3, r2
 800033e:	0c25      	lsrs	r5, r4, #16
 8000340:	fb02 3318 	mls	r3, r2, r8, r3
 8000344:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000348:	fb0c f308 	mul.w	r3, ip, r8
 800034c:	42ab      	cmp	r3, r5
 800034e:	d907      	bls.n	8000360 <__udivmoddi4+0x134>
 8000350:	19ed      	adds	r5, r5, r7
 8000352:	f108 30ff 	add.w	r0, r8, #4294967295
 8000356:	d202      	bcs.n	800035e <__udivmoddi4+0x132>
 8000358:	42ab      	cmp	r3, r5
 800035a:	f200 80d1 	bhi.w	8000500 <__udivmoddi4+0x2d4>
 800035e:	4680      	mov	r8, r0
 8000360:	1aed      	subs	r5, r5, r3
 8000362:	b2a3      	uxth	r3, r4
 8000364:	fbb5 f0f2 	udiv	r0, r5, r2
 8000368:	fb02 5510 	mls	r5, r2, r0, r5
 800036c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000370:	fb0c fc00 	mul.w	ip, ip, r0
 8000374:	45a4      	cmp	ip, r4
 8000376:	d907      	bls.n	8000388 <__udivmoddi4+0x15c>
 8000378:	19e4      	adds	r4, r4, r7
 800037a:	f100 33ff 	add.w	r3, r0, #4294967295
 800037e:	d202      	bcs.n	8000386 <__udivmoddi4+0x15a>
 8000380:	45a4      	cmp	ip, r4
 8000382:	f200 80b8 	bhi.w	80004f6 <__udivmoddi4+0x2ca>
 8000386:	4618      	mov	r0, r3
 8000388:	eba4 040c 	sub.w	r4, r4, ip
 800038c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000390:	e79d      	b.n	80002ce <__udivmoddi4+0xa2>
 8000392:	4631      	mov	r1, r6
 8000394:	4630      	mov	r0, r6
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	f1ce 0420 	rsb	r4, lr, #32
 800039e:	fa05 f30e 	lsl.w	r3, r5, lr
 80003a2:	fa07 f70e 	lsl.w	r7, r7, lr
 80003a6:	fa20 f804 	lsr.w	r8, r0, r4
 80003aa:	0c3a      	lsrs	r2, r7, #16
 80003ac:	fa25 f404 	lsr.w	r4, r5, r4
 80003b0:	ea48 0803 	orr.w	r8, r8, r3
 80003b4:	fbb4 f1f2 	udiv	r1, r4, r2
 80003b8:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003bc:	fb02 4411 	mls	r4, r2, r1, r4
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003c8:	fb01 f30c 	mul.w	r3, r1, ip
 80003cc:	42ab      	cmp	r3, r5
 80003ce:	fa00 f40e 	lsl.w	r4, r0, lr
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1bc>
 80003d4:	19ed      	adds	r5, r5, r7
 80003d6:	f101 30ff 	add.w	r0, r1, #4294967295
 80003da:	f080 808a 	bcs.w	80004f2 <__udivmoddi4+0x2c6>
 80003de:	42ab      	cmp	r3, r5
 80003e0:	f240 8087 	bls.w	80004f2 <__udivmoddi4+0x2c6>
 80003e4:	3902      	subs	r1, #2
 80003e6:	443d      	add	r5, r7
 80003e8:	1aeb      	subs	r3, r5, r3
 80003ea:	fa1f f588 	uxth.w	r5, r8
 80003ee:	fbb3 f0f2 	udiv	r0, r3, r2
 80003f2:	fb02 3310 	mls	r3, r2, r0, r3
 80003f6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003fa:	fb00 f30c 	mul.w	r3, r0, ip
 80003fe:	42ab      	cmp	r3, r5
 8000400:	d907      	bls.n	8000412 <__udivmoddi4+0x1e6>
 8000402:	19ed      	adds	r5, r5, r7
 8000404:	f100 38ff 	add.w	r8, r0, #4294967295
 8000408:	d26f      	bcs.n	80004ea <__udivmoddi4+0x2be>
 800040a:	42ab      	cmp	r3, r5
 800040c:	d96d      	bls.n	80004ea <__udivmoddi4+0x2be>
 800040e:	3802      	subs	r0, #2
 8000410:	443d      	add	r5, r7
 8000412:	1aeb      	subs	r3, r5, r3
 8000414:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000418:	e78f      	b.n	800033a <__udivmoddi4+0x10e>
 800041a:	f1c1 0720 	rsb	r7, r1, #32
 800041e:	fa22 f807 	lsr.w	r8, r2, r7
 8000422:	408b      	lsls	r3, r1
 8000424:	fa05 f401 	lsl.w	r4, r5, r1
 8000428:	ea48 0303 	orr.w	r3, r8, r3
 800042c:	fa20 fe07 	lsr.w	lr, r0, r7
 8000430:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000434:	40fd      	lsrs	r5, r7
 8000436:	ea4e 0e04 	orr.w	lr, lr, r4
 800043a:	fbb5 f9fc 	udiv	r9, r5, ip
 800043e:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000442:	fb0c 5519 	mls	r5, ip, r9, r5
 8000446:	fa1f f883 	uxth.w	r8, r3
 800044a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800044e:	fb09 f408 	mul.w	r4, r9, r8
 8000452:	42ac      	cmp	r4, r5
 8000454:	fa02 f201 	lsl.w	r2, r2, r1
 8000458:	fa00 fa01 	lsl.w	sl, r0, r1
 800045c:	d908      	bls.n	8000470 <__udivmoddi4+0x244>
 800045e:	18ed      	adds	r5, r5, r3
 8000460:	f109 30ff 	add.w	r0, r9, #4294967295
 8000464:	d243      	bcs.n	80004ee <__udivmoddi4+0x2c2>
 8000466:	42ac      	cmp	r4, r5
 8000468:	d941      	bls.n	80004ee <__udivmoddi4+0x2c2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	441d      	add	r5, r3
 8000470:	1b2d      	subs	r5, r5, r4
 8000472:	fa1f fe8e 	uxth.w	lr, lr
 8000476:	fbb5 f0fc 	udiv	r0, r5, ip
 800047a:	fb0c 5510 	mls	r5, ip, r0, r5
 800047e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000482:	fb00 f808 	mul.w	r8, r0, r8
 8000486:	45a0      	cmp	r8, r4
 8000488:	d907      	bls.n	800049a <__udivmoddi4+0x26e>
 800048a:	18e4      	adds	r4, r4, r3
 800048c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000490:	d229      	bcs.n	80004e6 <__udivmoddi4+0x2ba>
 8000492:	45a0      	cmp	r8, r4
 8000494:	d927      	bls.n	80004e6 <__udivmoddi4+0x2ba>
 8000496:	3802      	subs	r0, #2
 8000498:	441c      	add	r4, r3
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	eba4 0408 	sub.w	r4, r4, r8
 80004a2:	fba0 8902 	umull	r8, r9, r0, r2
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c6      	mov	lr, r8
 80004aa:	464d      	mov	r5, r9
 80004ac:	d315      	bcc.n	80004da <__udivmoddi4+0x2ae>
 80004ae:	d012      	beq.n	80004d6 <__udivmoddi4+0x2aa>
 80004b0:	b156      	cbz	r6, 80004c8 <__udivmoddi4+0x29c>
 80004b2:	ebba 030e 	subs.w	r3, sl, lr
 80004b6:	eb64 0405 	sbc.w	r4, r4, r5
 80004ba:	fa04 f707 	lsl.w	r7, r4, r7
 80004be:	40cb      	lsrs	r3, r1
 80004c0:	431f      	orrs	r7, r3
 80004c2:	40cc      	lsrs	r4, r1
 80004c4:	6037      	str	r7, [r6, #0]
 80004c6:	6074      	str	r4, [r6, #4]
 80004c8:	2100      	movs	r1, #0
 80004ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004ce:	4618      	mov	r0, r3
 80004d0:	e6f8      	b.n	80002c4 <__udivmoddi4+0x98>
 80004d2:	4690      	mov	r8, r2
 80004d4:	e6e0      	b.n	8000298 <__udivmoddi4+0x6c>
 80004d6:	45c2      	cmp	sl, r8
 80004d8:	d2ea      	bcs.n	80004b0 <__udivmoddi4+0x284>
 80004da:	ebb8 0e02 	subs.w	lr, r8, r2
 80004de:	eb69 0503 	sbc.w	r5, r9, r3
 80004e2:	3801      	subs	r0, #1
 80004e4:	e7e4      	b.n	80004b0 <__udivmoddi4+0x284>
 80004e6:	4628      	mov	r0, r5
 80004e8:	e7d7      	b.n	800049a <__udivmoddi4+0x26e>
 80004ea:	4640      	mov	r0, r8
 80004ec:	e791      	b.n	8000412 <__udivmoddi4+0x1e6>
 80004ee:	4681      	mov	r9, r0
 80004f0:	e7be      	b.n	8000470 <__udivmoddi4+0x244>
 80004f2:	4601      	mov	r1, r0
 80004f4:	e778      	b.n	80003e8 <__udivmoddi4+0x1bc>
 80004f6:	3802      	subs	r0, #2
 80004f8:	443c      	add	r4, r7
 80004fa:	e745      	b.n	8000388 <__udivmoddi4+0x15c>
 80004fc:	4608      	mov	r0, r1
 80004fe:	e708      	b.n	8000312 <__udivmoddi4+0xe6>
 8000500:	f1a8 0802 	sub.w	r8, r8, #2
 8000504:	443d      	add	r5, r7
 8000506:	e72b      	b.n	8000360 <__udivmoddi4+0x134>

08000508 <__aeabi_idiv0>:
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop

0800050c <InitSystem_Display>:
#define X_ORG 			60
#define Y_ORG 			(320-Y_WINDOW)/2
#define LINE_THICK 		10


void InitSystem_Display(){
 800050c:	b5b0      	push	{r4, r5, r7, lr}
 800050e:	b09a      	sub	sp, #104	; 0x68
 8000510:	af00      	add	r7, sp, #0
	//Set up CS and C/D pin in unactive state
	HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin, GPIO_PIN_SET);
 8000512:	2201      	movs	r2, #1
 8000514:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000518:	4876      	ldr	r0, [pc, #472]	; (80006f4 <InitSystem_Display+0x1e8>)
 800051a:	f001 fd29 	bl	8001f70 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, DATA_CMD_LCD_Pin, GPIO_PIN_SET);
 800051e:	2201      	movs	r2, #1
 8000520:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000524:	4873      	ldr	r0, [pc, #460]	; (80006f4 <InitSystem_Display+0x1e8>)
 8000526:	f001 fd23 	bl	8001f70 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800052a:	2064      	movs	r0, #100	; 0x64
 800052c:	f001 fa2c 	bl	8001988 <HAL_Delay>
	//-----------------------------------------------------

	SendCommand(SW_RESET);
 8000530:	2001      	movs	r0, #1
 8000532:	f000 fc89 	bl	8000e48 <SendCommand>

	uint8_t ext_array[3] = {0xFF,0x83,0x57};
 8000536:	4a70      	ldr	r2, [pc, #448]	; (80006f8 <InitSystem_Display+0x1ec>)
 8000538:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800053c:	6812      	ldr	r2, [r2, #0]
 800053e:	4611      	mov	r1, r2
 8000540:	8019      	strh	r1, [r3, #0]
 8000542:	3302      	adds	r3, #2
 8000544:	0c12      	lsrs	r2, r2, #16
 8000546:	701a      	strb	r2, [r3, #0]
	SendCommand(SET_EXT_CMD);
 8000548:	20b9      	movs	r0, #185	; 0xb9
 800054a:	f000 fc7d 	bl	8000e48 <SendCommand>
	SendData(&ext_array[0],3);
 800054e:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8000552:	2103      	movs	r1, #3
 8000554:	4618      	mov	r0, r3
 8000556:	f000 fccd 	bl	8000ef4 <SendData>

	uint8_t inter_array[4] = {0x80,0x00,0x06,0x06};
 800055a:	4b68      	ldr	r3, [pc, #416]	; (80006fc <InitSystem_Display+0x1f0>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	663b      	str	r3, [r7, #96]	; 0x60
	SendCommand(SET_RGB_INTER);
 8000560:	20b3      	movs	r0, #179	; 0xb3
 8000562:	f000 fc71 	bl	8000e48 <SendCommand>
	SendData(&inter_array[0],4);
 8000566:	f107 0360 	add.w	r3, r7, #96	; 0x60
 800056a:	2104      	movs	r1, #4
 800056c:	4618      	mov	r0, r3
 800056e:	f000 fcc1 	bl	8000ef4 <SendData>

	uint8_t vcom_array[1] = {0x25};
 8000572:	2325      	movs	r3, #37	; 0x25
 8000574:	f887 305c 	strb.w	r3, [r7, #92]	; 0x5c
	SendCommand(SET_VCOM);
 8000578:	20b6      	movs	r0, #182	; 0xb6
 800057a:	f000 fc65 	bl	8000e48 <SendCommand>
	SendData(&vcom_array[0],1);
 800057e:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8000582:	2101      	movs	r1, #1
 8000584:	4618      	mov	r0, r3
 8000586:	f000 fcb5 	bl	8000ef4 <SendData>

	uint8_t osc_array[1] = {0x68};
 800058a:	2368      	movs	r3, #104	; 0x68
 800058c:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58
	SendCommand(SET_OSC);
 8000590:	20b0      	movs	r0, #176	; 0xb0
 8000592:	f000 fc59 	bl	8000e48 <SendCommand>
	SendData(&osc_array[0],1);
 8000596:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800059a:	2101      	movs	r1, #1
 800059c:	4618      	mov	r0, r3
 800059e:	f000 fca9 	bl	8000ef4 <SendData>

	uint8_t panel_array[1] = {0x05};
 80005a2:	2305      	movs	r3, #5
 80005a4:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
	SendCommand(SET_PANEL);
 80005a8:	20cc      	movs	r0, #204	; 0xcc
 80005aa:	f000 fc4d 	bl	8000e48 <SendCommand>
	SendData(&panel_array[0],1);
 80005ae:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80005b2:	2101      	movs	r1, #1
 80005b4:	4618      	mov	r0, r3
 80005b6:	f000 fc9d 	bl	8000ef4 <SendData>

	uint8_t pwr_ctrl_array[6] = {0x00, 0x15, 0x1C, 0x1C, 0x83, 0xAA};
 80005ba:	4a51      	ldr	r2, [pc, #324]	; (8000700 <InitSystem_Display+0x1f4>)
 80005bc:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80005c0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005c4:	6018      	str	r0, [r3, #0]
 80005c6:	3304      	adds	r3, #4
 80005c8:	8019      	strh	r1, [r3, #0]
	SendCommand(SET_PWR_CTRL);
 80005ca:	20b1      	movs	r0, #177	; 0xb1
 80005cc:	f000 fc3c 	bl	8000e48 <SendCommand>
	SendData(&pwr_ctrl_array[0],6);
 80005d0:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80005d4:	2106      	movs	r1, #6
 80005d6:	4618      	mov	r0, r3
 80005d8:	f000 fc8c 	bl	8000ef4 <SendData>

	uint8_t source_array[6] = {0x50, 0x50, 0x01, 0x3C, 0x1E, 0x08};
 80005dc:	4a49      	ldr	r2, [pc, #292]	; (8000704 <InitSystem_Display+0x1f8>)
 80005de:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80005e2:	e892 0003 	ldmia.w	r2, {r0, r1}
 80005e6:	6018      	str	r0, [r3, #0]
 80005e8:	3304      	adds	r3, #4
 80005ea:	8019      	strh	r1, [r3, #0]
	SendCommand(SET_SOURCE_OPT);
 80005ec:	20c0      	movs	r0, #192	; 0xc0
 80005ee:	f000 fc2b 	bl	8000e48 <SendCommand>
	SendData(&source_array[0],6);
 80005f2:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80005f6:	2106      	movs	r1, #6
 80005f8:	4618      	mov	r0, r3
 80005fa:	f000 fc7b 	bl	8000ef4 <SendData>

	uint8_t disp_cycle_array[7] = {0x02, 0x40, 0x00, 0x2A, 0x2A, 0x0D, 0x78};
 80005fe:	4a42      	ldr	r2, [pc, #264]	; (8000708 <InitSystem_Display+0x1fc>)
 8000600:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8000604:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000608:	6018      	str	r0, [r3, #0]
 800060a:	3304      	adds	r3, #4
 800060c:	8019      	strh	r1, [r3, #0]
 800060e:	3302      	adds	r3, #2
 8000610:	0c0a      	lsrs	r2, r1, #16
 8000612:	701a      	strb	r2, [r3, #0]
	SendCommand(SET_DISP_CYCLE);
 8000614:	20b4      	movs	r0, #180	; 0xb4
 8000616:	f000 fc17 	bl	8000e48 <SendCommand>
	SendData(&disp_cycle_array[0],7);
 800061a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800061e:	2107      	movs	r1, #7
 8000620:	4618      	mov	r0, r3
 8000622:	f000 fc67 	bl	8000ef4 <SendData>

	uint8_t gamma_array[34] =
 8000626:	4b39      	ldr	r3, [pc, #228]	; (800070c <InitSystem_Display+0x200>)
 8000628:	f107 0418 	add.w	r4, r7, #24
 800062c:	461d      	mov	r5, r3
 800062e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000630:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000632:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000634:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000636:	682b      	ldr	r3, [r5, #0]
 8000638:	8023      	strh	r3, [r4, #0]
	{0x02,0x0A,0x11,0x1D,0x23,0x35,0x41,0x4B,0x4B,0x42,0x3A,0x27,0x1B,0x08,0x09,0x03,0x02,0x0A,0x11,0x1D,0x23,0x35,0x41,0x4B,0x4B,0x42,0x3A,0x27,0x1B,0x08,0x09,0x03,0x00,0x01};
	SendCommand(SET_GAMMA_CURV);
 800063a:	20e0      	movs	r0, #224	; 0xe0
 800063c:	f000 fc04 	bl	8000e48 <SendCommand>
	SendData(&gamma_array[0],34);
 8000640:	f107 0318 	add.w	r3, r7, #24
 8000644:	2122      	movs	r1, #34	; 0x22
 8000646:	4618      	mov	r0, r3
 8000648:	f000 fc54 	bl	8000ef4 <SendData>

	uint8_t pixel_inter_array[1] = {0x55};
 800064c:	2355      	movs	r3, #85	; 0x55
 800064e:	753b      	strb	r3, [r7, #20]
	SendCommand(INTR_PIX_FORM);
 8000650:	203a      	movs	r0, #58	; 0x3a
 8000652:	f000 fbf9 	bl	8000e48 <SendCommand>
	SendData(&pixel_inter_array[0],1);
 8000656:	f107 0314 	add.w	r3, r7, #20
 800065a:	2101      	movs	r1, #1
 800065c:	4618      	mov	r0, r3
 800065e:	f000 fc49 	bl	8000ef4 <SendData>

	uint8_t mem_acc_array[1] = {0xC0};
 8000662:	23c0      	movs	r3, #192	; 0xc0
 8000664:	743b      	strb	r3, [r7, #16]
	SendCommand(MEM_ACC_CTRL);
 8000666:	2036      	movs	r0, #54	; 0x36
 8000668:	f000 fbee 	bl	8000e48 <SendCommand>
	SendData(&mem_acc_array[0],1);
 800066c:	f107 0310 	add.w	r3, r7, #16
 8000670:	2101      	movs	r1, #1
 8000672:	4618      	mov	r0, r3
 8000674:	f000 fc3e 	bl	8000ef4 <SendData>

	uint8_t line_t_array[1] = {0x00};
 8000678:	2300      	movs	r3, #0
 800067a:	733b      	strb	r3, [r7, #12]
	SendCommand(TEAR_LINE_ON);
 800067c:	2035      	movs	r0, #53	; 0x35
 800067e:	f000 fbe3 	bl	8000e48 <SendCommand>
	SendData(&line_t_array[0],1);
 8000682:	f107 030c 	add.w	r3, r7, #12
 8000686:	2101      	movs	r1, #1
 8000688:	4618      	mov	r0, r3
 800068a:	f000 fc33 	bl	8000ef4 <SendData>

	uint8_t set_tear_array[2] = {0x00,0x02};
 800068e:	2300      	movs	r3, #0
 8000690:	723b      	strb	r3, [r7, #8]
 8000692:	2302      	movs	r3, #2
 8000694:	727b      	strb	r3, [r7, #9]
	SendCommand(SET_TEAR_LINE);
 8000696:	2044      	movs	r0, #68	; 0x44
 8000698:	f000 fbd6 	bl	8000e48 <SendCommand>
	SendData(&set_tear_array[0],2);
 800069c:	f107 0308 	add.w	r3, r7, #8
 80006a0:	2102      	movs	r1, #2
 80006a2:	4618      	mov	r0, r3
 80006a4:	f000 fc26 	bl	8000ef4 <SendData>
	HAL_Delay(10);
 80006a8:	200a      	movs	r0, #10
 80006aa:	f001 f96d 	bl	8001988 <HAL_Delay>
	SendCommand(SLEEP_OUT);
 80006ae:	2011      	movs	r0, #17
 80006b0:	f000 fbca 	bl	8000e48 <SendCommand>
	HAL_Delay(10);
 80006b4:	200a      	movs	r0, #10
 80006b6:	f001 f967 	bl	8001988 <HAL_Delay>
	SendCommand(DISP_ON);
 80006ba:	2029      	movs	r0, #41	; 0x29
 80006bc:	f000 fbc4 	bl	8000e48 <SendCommand>
	HAL_Delay(10);
 80006c0:	200a      	movs	r0, #10
 80006c2:	f001 f961 	bl	8001988 <HAL_Delay>
	uint8_t mem_array[1] = {0xA0};
 80006c6:	23a0      	movs	r3, #160	; 0xa0
 80006c8:	713b      	strb	r3, [r7, #4]
	SendCommand(MEM_ACC_CTRL);
 80006ca:	2036      	movs	r0, #54	; 0x36
 80006cc:	f000 fbbc 	bl	8000e48 <SendCommand>
	SendData(&mem_array[0],1);
 80006d0:	1d3b      	adds	r3, r7, #4
 80006d2:	2101      	movs	r1, #1
 80006d4:	4618      	mov	r0, r3
 80006d6:	f000 fc0d 	bl	8000ef4 <SendData>

	//-------------------------------------------
	HAL_Delay(4);
 80006da:	2004      	movs	r0, #4
 80006dc:	f001 f954 	bl	8001988 <HAL_Delay>
	Fill_Display(COLOR_LIGHTBLUE);
 80006e0:	f240 70ff 	movw	r0, #2047	; 0x7ff
 80006e4:	f000 fb4a 	bl	8000d7c <Fill_Display>
	//PartialFill(YELLOW,10,100,10,2);
	//Draw_Picture(GREEN,100,24,100,24,&NORTH_COMP_24[0][0]);
	//Draw_Line(YELLOW, 10, 10, 300,300,5);


	Test_All_Arrows();
 80006e8:	f000 f862 	bl	80007b0 <Test_All_Arrows>


	//Draw_Mag_Pic(2, GREEN, 200, 12, 200, 12, &NORTH_COMP[0][0]);
	//Draw_Mag_Pic(2, GREEN, 200, 5, 200, 5, &SQUR_LINE[0][0]);
	//-----------------------------------------------------
}
 80006ec:	bf00      	nop
 80006ee:	3768      	adds	r7, #104	; 0x68
 80006f0:	46bd      	mov	sp, r7
 80006f2:	bdb0      	pop	{r4, r5, r7, pc}
 80006f4:	48001000 	.word	0x48001000
 80006f8:	080056ac 	.word	0x080056ac
 80006fc:	080056b0 	.word	0x080056b0
 8000700:	080056b4 	.word	0x080056b4
 8000704:	080056bc 	.word	0x080056bc
 8000708:	080056c4 	.word	0x080056c4
 800070c:	080056cc 	.word	0x080056cc

08000710 <Update_Dir_Display>:


void Update_Dir_Display(uint8_t dir){
 8000710:	b580      	push	{r7, lr}
 8000712:	b082      	sub	sp, #8
 8000714:	af00      	add	r7, sp, #0
 8000716:	4603      	mov	r3, r0
 8000718:	71fb      	strb	r3, [r7, #7]

	Delete_Arrow(g_Disp_Direction);
 800071a:	4b24      	ldr	r3, [pc, #144]	; (80007ac <Update_Dir_Display+0x9c>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	4618      	mov	r0, r3
 8000720:	f000 f88d 	bl	800083e <Delete_Arrow>
	g_Disp_Direction = NONE;
 8000724:	4b21      	ldr	r3, [pc, #132]	; (80007ac <Update_Dir_Display+0x9c>)
 8000726:	2208      	movs	r2, #8
 8000728:	701a      	strb	r2, [r3, #0]

	switch(dir){
 800072a:	79fb      	ldrb	r3, [r7, #7]
 800072c:	2b08      	cmp	r3, #8
 800072e:	d030      	beq.n	8000792 <Update_Dir_Display+0x82>
 8000730:	2b08      	cmp	r3, #8
 8000732:	dc06      	bgt.n	8000742 <Update_Dir_Display+0x32>
 8000734:	2b02      	cmp	r3, #2
 8000736:	d024      	beq.n	8000782 <Update_Dir_Display+0x72>
 8000738:	2b04      	cmp	r3, #4
 800073a:	d026      	beq.n	800078a <Update_Dir_Display+0x7a>
 800073c:	2b01      	cmp	r3, #1
 800073e:	d01c      	beq.n	800077a <Update_Dir_Display+0x6a>
 8000740:	e02b      	b.n	800079a <Update_Dir_Display+0x8a>
 8000742:	2b20      	cmp	r3, #32
 8000744:	d00d      	beq.n	8000762 <Update_Dir_Display+0x52>
 8000746:	2b20      	cmp	r3, #32
 8000748:	dc02      	bgt.n	8000750 <Update_Dir_Display+0x40>
 800074a:	2b10      	cmp	r3, #16
 800074c:	d005      	beq.n	800075a <Update_Dir_Display+0x4a>
 800074e:	e024      	b.n	800079a <Update_Dir_Display+0x8a>
 8000750:	2b40      	cmp	r3, #64	; 0x40
 8000752:	d00a      	beq.n	800076a <Update_Dir_Display+0x5a>
 8000754:	2b80      	cmp	r3, #128	; 0x80
 8000756:	d00c      	beq.n	8000772 <Update_Dir_Display+0x62>
 8000758:	e01f      	b.n	800079a <Update_Dir_Display+0x8a>
	case (uint8_t)COMPASS_N:
		g_Disp_Direction = NORTH;
 800075a:	4b14      	ldr	r3, [pc, #80]	; (80007ac <Update_Dir_Display+0x9c>)
 800075c:	2200      	movs	r2, #0
 800075e:	701a      	strb	r2, [r3, #0]
		break;
 8000760:	e01b      	b.n	800079a <Update_Dir_Display+0x8a>
	case COMPASS_NE:
		g_Disp_Direction = NORTH_EAST;
 8000762:	4b12      	ldr	r3, [pc, #72]	; (80007ac <Update_Dir_Display+0x9c>)
 8000764:	2201      	movs	r2, #1
 8000766:	701a      	strb	r2, [r3, #0]
		break;
 8000768:	e017      	b.n	800079a <Update_Dir_Display+0x8a>
	case COMPASS_E:
		g_Disp_Direction = EAST;
 800076a:	4b10      	ldr	r3, [pc, #64]	; (80007ac <Update_Dir_Display+0x9c>)
 800076c:	2202      	movs	r2, #2
 800076e:	701a      	strb	r2, [r3, #0]
		break;
 8000770:	e013      	b.n	800079a <Update_Dir_Display+0x8a>
	case COMPASS_SE:
		g_Disp_Direction = SOUTH_EAST;
 8000772:	4b0e      	ldr	r3, [pc, #56]	; (80007ac <Update_Dir_Display+0x9c>)
 8000774:	2203      	movs	r2, #3
 8000776:	701a      	strb	r2, [r3, #0]
		break;
 8000778:	e00f      	b.n	800079a <Update_Dir_Display+0x8a>
	case COMPASS_S:
		g_Disp_Direction = SOUTH;
 800077a:	4b0c      	ldr	r3, [pc, #48]	; (80007ac <Update_Dir_Display+0x9c>)
 800077c:	2204      	movs	r2, #4
 800077e:	701a      	strb	r2, [r3, #0]
		break;
 8000780:	e00b      	b.n	800079a <Update_Dir_Display+0x8a>
	case COMPASS_SW:
		g_Disp_Direction = SOUTH_WEST;
 8000782:	4b0a      	ldr	r3, [pc, #40]	; (80007ac <Update_Dir_Display+0x9c>)
 8000784:	2205      	movs	r2, #5
 8000786:	701a      	strb	r2, [r3, #0]
		break;
 8000788:	e007      	b.n	800079a <Update_Dir_Display+0x8a>
	case COMPASS_W:
		g_Disp_Direction = WEST;
 800078a:	4b08      	ldr	r3, [pc, #32]	; (80007ac <Update_Dir_Display+0x9c>)
 800078c:	2206      	movs	r2, #6
 800078e:	701a      	strb	r2, [r3, #0]
		break;
 8000790:	e003      	b.n	800079a <Update_Dir_Display+0x8a>
	case COMPASS_NW:
		g_Disp_Direction = NORTH_WEST;
 8000792:	4b06      	ldr	r3, [pc, #24]	; (80007ac <Update_Dir_Display+0x9c>)
 8000794:	2207      	movs	r2, #7
 8000796:	701a      	strb	r2, [r3, #0]
		break;
 8000798:	bf00      	nop
	}
	Draw_Arrow(g_Disp_Direction);
 800079a:	4b04      	ldr	r3, [pc, #16]	; (80007ac <Update_Dir_Display+0x9c>)
 800079c:	781b      	ldrb	r3, [r3, #0]
 800079e:	4618      	mov	r0, r3
 80007a0:	f000 f83e 	bl	8000820 <Draw_Arrow>
}
 80007a4:	bf00      	nop
 80007a6:	3708      	adds	r7, #8
 80007a8:	46bd      	mov	sp, r7
 80007aa:	bd80      	pop	{r7, pc}
 80007ac:	20000174 	.word	0x20000174

080007b0 <Test_All_Arrows>:



//Print all arrows at the same time then erase them
//used as start-up demo
void Test_All_Arrows(){
 80007b0:	b580      	push	{r7, lr}
 80007b2:	af00      	add	r7, sp, #0
	Draw_Arrow(NORTH);
 80007b4:	2000      	movs	r0, #0
 80007b6:	f000 f833 	bl	8000820 <Draw_Arrow>
	Draw_Arrow(NORTH_EAST);
 80007ba:	2001      	movs	r0, #1
 80007bc:	f000 f830 	bl	8000820 <Draw_Arrow>
	Draw_Arrow(EAST);
 80007c0:	2002      	movs	r0, #2
 80007c2:	f000 f82d 	bl	8000820 <Draw_Arrow>
	Draw_Arrow(SOUTH_EAST);
 80007c6:	2003      	movs	r0, #3
 80007c8:	f000 f82a 	bl	8000820 <Draw_Arrow>
	Draw_Arrow(SOUTH);
 80007cc:	2004      	movs	r0, #4
 80007ce:	f000 f827 	bl	8000820 <Draw_Arrow>
	Draw_Arrow(SOUTH_WEST);
 80007d2:	2005      	movs	r0, #5
 80007d4:	f000 f824 	bl	8000820 <Draw_Arrow>
	Draw_Arrow(WEST);
 80007d8:	2006      	movs	r0, #6
 80007da:	f000 f821 	bl	8000820 <Draw_Arrow>
	Draw_Arrow(NORTH_WEST);
 80007de:	2007      	movs	r0, #7
 80007e0:	f000 f81e 	bl	8000820 <Draw_Arrow>
	HAL_Delay(1000);
 80007e4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007e8:	f001 f8ce 	bl	8001988 <HAL_Delay>
	Delete_Arrow(NORTH);
 80007ec:	2000      	movs	r0, #0
 80007ee:	f000 f826 	bl	800083e <Delete_Arrow>
	Delete_Arrow(NORTH_EAST);
 80007f2:	2001      	movs	r0, #1
 80007f4:	f000 f823 	bl	800083e <Delete_Arrow>
	Delete_Arrow(EAST);
 80007f8:	2002      	movs	r0, #2
 80007fa:	f000 f820 	bl	800083e <Delete_Arrow>
	Delete_Arrow(SOUTH_EAST);
 80007fe:	2003      	movs	r0, #3
 8000800:	f000 f81d 	bl	800083e <Delete_Arrow>
	Delete_Arrow(SOUTH);
 8000804:	2004      	movs	r0, #4
 8000806:	f000 f81a 	bl	800083e <Delete_Arrow>
	Delete_Arrow(SOUTH_WEST);
 800080a:	2005      	movs	r0, #5
 800080c:	f000 f817 	bl	800083e <Delete_Arrow>
	Delete_Arrow(WEST);
 8000810:	2006      	movs	r0, #6
 8000812:	f000 f814 	bl	800083e <Delete_Arrow>
	Delete_Arrow(NORTH_WEST);
 8000816:	2007      	movs	r0, #7
 8000818:	f000 f811 	bl	800083e <Delete_Arrow>
}
 800081c:	bf00      	nop
 800081e:	bd80      	pop	{r7, pc}

08000820 <Draw_Arrow>:

//Draw an arrow in the color not equal to the background.
void Draw_Arrow(Direction dir){
 8000820:	b580      	push	{r7, lr}
 8000822:	b082      	sub	sp, #8
 8000824:	af00      	add	r7, sp, #0
 8000826:	4603      	mov	r3, r0
 8000828:	71fb      	strb	r3, [r7, #7]
	Print_Arrow(dir, ARROW_COLOR);
 800082a:	79fb      	ldrb	r3, [r7, #7]
 800082c:	f44f 61fc 	mov.w	r1, #2016	; 0x7e0
 8000830:	4618      	mov	r0, r3
 8000832:	f000 f813 	bl	800085c <Print_Arrow>
}
 8000836:	bf00      	nop
 8000838:	3708      	adds	r7, #8
 800083a:	46bd      	mov	sp, r7
 800083c:	bd80      	pop	{r7, pc}

0800083e <Delete_Arrow>:

//Erase arrow by re-drawing it but using the background color
void Delete_Arrow(Direction dir){
 800083e:	b580      	push	{r7, lr}
 8000840:	b082      	sub	sp, #8
 8000842:	af00      	add	r7, sp, #0
 8000844:	4603      	mov	r3, r0
 8000846:	71fb      	strb	r3, [r7, #7]
	Print_Arrow(dir, BACKGROUND_COLOR);
 8000848:	79fb      	ldrb	r3, [r7, #7]
 800084a:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800084e:	4618      	mov	r0, r3
 8000850:	f000 f804 	bl	800085c <Print_Arrow>
}
 8000854:	bf00      	nop
 8000856:	3708      	adds	r7, #8
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}

0800085c <Print_Arrow>:



//Function that will draw an arrow
//Can be used to erase or draw one, based on what color you use.
void Print_Arrow(Direction dir, uint16_t color){
 800085c:	b580      	push	{r7, lr}
 800085e:	b084      	sub	sp, #16
 8000860:	af02      	add	r7, sp, #8
 8000862:	4603      	mov	r3, r0
 8000864:	460a      	mov	r2, r1
 8000866:	71fb      	strb	r3, [r7, #7]
 8000868:	4613      	mov	r3, r2
 800086a:	80bb      	strh	r3, [r7, #4]
switch(dir){
 800086c:	79fb      	ldrb	r3, [r7, #7]
 800086e:	2b07      	cmp	r3, #7
 8000870:	f200 80f4 	bhi.w	8000a5c <Print_Arrow+0x200>
 8000874:	a201      	add	r2, pc, #4	; (adr r2, 800087c <Print_Arrow+0x20>)
 8000876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800087a:	bf00      	nop
 800087c:	0800089d 	.word	0x0800089d
 8000880:	080008d7 	.word	0x080008d7
 8000884:	0800090d 	.word	0x0800090d
 8000888:	08000947 	.word	0x08000947
 800088c:	0800097d 	.word	0x0800097d
 8000890:	080009b7 	.word	0x080009b7
 8000894:	080009ed 	.word	0x080009ed
 8000898:	08000a27 	.word	0x08000a27
case NORTH:
	//MAIN
	PartialFill(color, X_WIND_CENT-(LINE_THICK/2), LINE_THICK, Y_ORG ,Y_WINDOW);
 800089c:	88b8      	ldrh	r0, [r7, #4]
 800089e:	23a0      	movs	r3, #160	; 0xa0
 80008a0:	9300      	str	r3, [sp, #0]
 80008a2:	2350      	movs	r3, #80	; 0x50
 80008a4:	220a      	movs	r2, #10
 80008a6:	2187      	movs	r1, #135	; 0x87
 80008a8:	f000 f98e 	bl	8000bc8 <PartialFill>
	Draw_Line(X_WIND_CENT-30, Y__MAX-30, color,  X_WIND_CENT, Y__MAX, 8);
 80008ac:	88ba      	ldrh	r2, [r7, #4]
 80008ae:	2308      	movs	r3, #8
 80008b0:	9301      	str	r3, [sp, #4]
 80008b2:	23f0      	movs	r3, #240	; 0xf0
 80008b4:	9300      	str	r3, [sp, #0]
 80008b6:	238c      	movs	r3, #140	; 0x8c
 80008b8:	21d2      	movs	r1, #210	; 0xd2
 80008ba:	206e      	movs	r0, #110	; 0x6e
 80008bc:	f000 f8d4 	bl	8000a68 <Draw_Line>
	Draw_Line(X_WIND_CENT+30, Y__MAX-30, color,  X_WIND_CENT, Y__MAX, 8);
 80008c0:	88ba      	ldrh	r2, [r7, #4]
 80008c2:	2308      	movs	r3, #8
 80008c4:	9301      	str	r3, [sp, #4]
 80008c6:	23f0      	movs	r3, #240	; 0xf0
 80008c8:	9300      	str	r3, [sp, #0]
 80008ca:	238c      	movs	r3, #140	; 0x8c
 80008cc:	21d2      	movs	r1, #210	; 0xd2
 80008ce:	20aa      	movs	r0, #170	; 0xaa
 80008d0:	f000 f8ca 	bl	8000a68 <Draw_Line>
	break;
 80008d4:	e0c3      	b.n	8000a5e <Print_Arrow+0x202>
case NORTH_EAST:
	Draw_Line(X_ORG+25, Y_ORG+25, color,  X__MAX-25, Y__MAX-25, 8);
 80008d6:	88ba      	ldrh	r2, [r7, #4]
 80008d8:	2308      	movs	r3, #8
 80008da:	9301      	str	r3, [sp, #4]
 80008dc:	23d7      	movs	r3, #215	; 0xd7
 80008de:	9300      	str	r3, [sp, #0]
 80008e0:	23c3      	movs	r3, #195	; 0xc3
 80008e2:	2169      	movs	r1, #105	; 0x69
 80008e4:	2055      	movs	r0, #85	; 0x55
 80008e6:	f000 f8bf 	bl	8000a68 <Draw_Line>
	//Horizontal
	PartialFill(color,X__MAX-25-40 , 40 , Y__MAX-25 -(LINE_THICK/2), LINE_THICK);
 80008ea:	88b8      	ldrh	r0, [r7, #4]
 80008ec:	230a      	movs	r3, #10
 80008ee:	9300      	str	r3, [sp, #0]
 80008f0:	23d2      	movs	r3, #210	; 0xd2
 80008f2:	2228      	movs	r2, #40	; 0x28
 80008f4:	219b      	movs	r1, #155	; 0x9b
 80008f6:	f000 f967 	bl	8000bc8 <PartialFill>
	//Vertical
	PartialFill(color,X__MAX-25 -(LINE_THICK/2) , LINE_THICK , Y__MAX-25-40 , 40);
 80008fa:	88b8      	ldrh	r0, [r7, #4]
 80008fc:	2328      	movs	r3, #40	; 0x28
 80008fe:	9300      	str	r3, [sp, #0]
 8000900:	23af      	movs	r3, #175	; 0xaf
 8000902:	220a      	movs	r2, #10
 8000904:	21be      	movs	r1, #190	; 0xbe
 8000906:	f000 f95f 	bl	8000bc8 <PartialFill>
	break;
 800090a:	e0a8      	b.n	8000a5e <Print_Arrow+0x202>
case EAST:
	PartialFill(color, X_ORG, X_WINDOW, Y_WIND_CENT-(LINE_THICK/2), LINE_THICK);
 800090c:	88b8      	ldrh	r0, [r7, #4]
 800090e:	230a      	movs	r3, #10
 8000910:	9300      	str	r3, [sp, #0]
 8000912:	239b      	movs	r3, #155	; 0x9b
 8000914:	22a0      	movs	r2, #160	; 0xa0
 8000916:	213c      	movs	r1, #60	; 0x3c
 8000918:	f000 f956 	bl	8000bc8 <PartialFill>
	Draw_Line(X__MAX, Y_WIND_CENT, color, X__MAX-30, Y_WIND_CENT+30, 8);
 800091c:	88ba      	ldrh	r2, [r7, #4]
 800091e:	2308      	movs	r3, #8
 8000920:	9301      	str	r3, [sp, #4]
 8000922:	23be      	movs	r3, #190	; 0xbe
 8000924:	9300      	str	r3, [sp, #0]
 8000926:	23be      	movs	r3, #190	; 0xbe
 8000928:	21a0      	movs	r1, #160	; 0xa0
 800092a:	20dc      	movs	r0, #220	; 0xdc
 800092c:	f000 f89c 	bl	8000a68 <Draw_Line>
	Draw_Line(X__MAX, Y_WIND_CENT, color, X__MAX-30, Y_WIND_CENT-30, 8);
 8000930:	88ba      	ldrh	r2, [r7, #4]
 8000932:	2308      	movs	r3, #8
 8000934:	9301      	str	r3, [sp, #4]
 8000936:	2382      	movs	r3, #130	; 0x82
 8000938:	9300      	str	r3, [sp, #0]
 800093a:	23be      	movs	r3, #190	; 0xbe
 800093c:	21a0      	movs	r1, #160	; 0xa0
 800093e:	20dc      	movs	r0, #220	; 0xdc
 8000940:	f000 f892 	bl	8000a68 <Draw_Line>
	break;
 8000944:	e08b      	b.n	8000a5e <Print_Arrow+0x202>
case SOUTH_EAST:
	Draw_Line(X_ORG+25, Y__MAX-25, color,  X__MAX-25, Y_ORG+25, 8);
 8000946:	88ba      	ldrh	r2, [r7, #4]
 8000948:	2308      	movs	r3, #8
 800094a:	9301      	str	r3, [sp, #4]
 800094c:	2369      	movs	r3, #105	; 0x69
 800094e:	9300      	str	r3, [sp, #0]
 8000950:	23c3      	movs	r3, #195	; 0xc3
 8000952:	21d7      	movs	r1, #215	; 0xd7
 8000954:	2055      	movs	r0, #85	; 0x55
 8000956:	f000 f887 	bl	8000a68 <Draw_Line>
	//Horizontal
	PartialFill(color,X__MAX-25-40, 40 , Y_ORG+25 -(LINE_THICK/2), LINE_THICK);
 800095a:	88b8      	ldrh	r0, [r7, #4]
 800095c:	230a      	movs	r3, #10
 800095e:	9300      	str	r3, [sp, #0]
 8000960:	2364      	movs	r3, #100	; 0x64
 8000962:	2228      	movs	r2, #40	; 0x28
 8000964:	219b      	movs	r1, #155	; 0x9b
 8000966:	f000 f92f 	bl	8000bc8 <PartialFill>
	//Vertical
	PartialFill(color,X__MAX-25 -(LINE_THICK/2) , LINE_THICK , Y_ORG+25, 40);
 800096a:	88b8      	ldrh	r0, [r7, #4]
 800096c:	2328      	movs	r3, #40	; 0x28
 800096e:	9300      	str	r3, [sp, #0]
 8000970:	2369      	movs	r3, #105	; 0x69
 8000972:	220a      	movs	r2, #10
 8000974:	21be      	movs	r1, #190	; 0xbe
 8000976:	f000 f927 	bl	8000bc8 <PartialFill>
	break;
 800097a:	e070      	b.n	8000a5e <Print_Arrow+0x202>
case SOUTH:
	PartialFill(color, X_WIND_CENT-(LINE_THICK/2), LINE_THICK, Y_ORG ,Y_WINDOW);
 800097c:	88b8      	ldrh	r0, [r7, #4]
 800097e:	23a0      	movs	r3, #160	; 0xa0
 8000980:	9300      	str	r3, [sp, #0]
 8000982:	2350      	movs	r3, #80	; 0x50
 8000984:	220a      	movs	r2, #10
 8000986:	2187      	movs	r1, #135	; 0x87
 8000988:	f000 f91e 	bl	8000bc8 <PartialFill>
	Draw_Line(X_WIND_CENT-30, Y_ORG+30, color,  X_WIND_CENT, Y_ORG, 8);
 800098c:	88ba      	ldrh	r2, [r7, #4]
 800098e:	2308      	movs	r3, #8
 8000990:	9301      	str	r3, [sp, #4]
 8000992:	2350      	movs	r3, #80	; 0x50
 8000994:	9300      	str	r3, [sp, #0]
 8000996:	238c      	movs	r3, #140	; 0x8c
 8000998:	216e      	movs	r1, #110	; 0x6e
 800099a:	206e      	movs	r0, #110	; 0x6e
 800099c:	f000 f864 	bl	8000a68 <Draw_Line>
	Draw_Line(X_WIND_CENT+30, Y_ORG+30, color,  X_WIND_CENT, Y_ORG, 8);
 80009a0:	88ba      	ldrh	r2, [r7, #4]
 80009a2:	2308      	movs	r3, #8
 80009a4:	9301      	str	r3, [sp, #4]
 80009a6:	2350      	movs	r3, #80	; 0x50
 80009a8:	9300      	str	r3, [sp, #0]
 80009aa:	238c      	movs	r3, #140	; 0x8c
 80009ac:	216e      	movs	r1, #110	; 0x6e
 80009ae:	20aa      	movs	r0, #170	; 0xaa
 80009b0:	f000 f85a 	bl	8000a68 <Draw_Line>
	break;
 80009b4:	e053      	b.n	8000a5e <Print_Arrow+0x202>
case SOUTH_WEST:
	Draw_Line(X_ORG+25, Y_ORG+25, color,  X__MAX-25, Y__MAX-25, 8);
 80009b6:	88ba      	ldrh	r2, [r7, #4]
 80009b8:	2308      	movs	r3, #8
 80009ba:	9301      	str	r3, [sp, #4]
 80009bc:	23d7      	movs	r3, #215	; 0xd7
 80009be:	9300      	str	r3, [sp, #0]
 80009c0:	23c3      	movs	r3, #195	; 0xc3
 80009c2:	2169      	movs	r1, #105	; 0x69
 80009c4:	2055      	movs	r0, #85	; 0x55
 80009c6:	f000 f84f 	bl	8000a68 <Draw_Line>
	PartialFill(color,X_ORG+25 , 40 , Y_ORG+25 - (LINE_THICK/2)-1, LINE_THICK);
 80009ca:	88b8      	ldrh	r0, [r7, #4]
 80009cc:	230a      	movs	r3, #10
 80009ce:	9300      	str	r3, [sp, #0]
 80009d0:	2363      	movs	r3, #99	; 0x63
 80009d2:	2228      	movs	r2, #40	; 0x28
 80009d4:	2155      	movs	r1, #85	; 0x55
 80009d6:	f000 f8f7 	bl	8000bc8 <PartialFill>
	PartialFill(color,X_ORG+25-(LINE_THICK/2)-1,LINE_THICK ,Y_ORG+25, 40);// LINE_THICK , Y__MAX-25-40 , 40);
 80009da:	88b8      	ldrh	r0, [r7, #4]
 80009dc:	2328      	movs	r3, #40	; 0x28
 80009de:	9300      	str	r3, [sp, #0]
 80009e0:	2369      	movs	r3, #105	; 0x69
 80009e2:	220a      	movs	r2, #10
 80009e4:	214f      	movs	r1, #79	; 0x4f
 80009e6:	f000 f8ef 	bl	8000bc8 <PartialFill>
	break;
 80009ea:	e038      	b.n	8000a5e <Print_Arrow+0x202>
case WEST:
	PartialFill(color, X_ORG, X_WINDOW, Y_WIND_CENT-(LINE_THICK/2), LINE_THICK);
 80009ec:	88b8      	ldrh	r0, [r7, #4]
 80009ee:	230a      	movs	r3, #10
 80009f0:	9300      	str	r3, [sp, #0]
 80009f2:	239b      	movs	r3, #155	; 0x9b
 80009f4:	22a0      	movs	r2, #160	; 0xa0
 80009f6:	213c      	movs	r1, #60	; 0x3c
 80009f8:	f000 f8e6 	bl	8000bc8 <PartialFill>
	Draw_Line(X_ORG, Y_WIND_CENT, color, X_ORG+30, Y_WIND_CENT+30, 8);
 80009fc:	88ba      	ldrh	r2, [r7, #4]
 80009fe:	2308      	movs	r3, #8
 8000a00:	9301      	str	r3, [sp, #4]
 8000a02:	23be      	movs	r3, #190	; 0xbe
 8000a04:	9300      	str	r3, [sp, #0]
 8000a06:	235a      	movs	r3, #90	; 0x5a
 8000a08:	21a0      	movs	r1, #160	; 0xa0
 8000a0a:	203c      	movs	r0, #60	; 0x3c
 8000a0c:	f000 f82c 	bl	8000a68 <Draw_Line>
	Draw_Line(X_ORG, Y_WIND_CENT, color, X_ORG+30, Y_WIND_CENT-30, 8);
 8000a10:	88ba      	ldrh	r2, [r7, #4]
 8000a12:	2308      	movs	r3, #8
 8000a14:	9301      	str	r3, [sp, #4]
 8000a16:	2382      	movs	r3, #130	; 0x82
 8000a18:	9300      	str	r3, [sp, #0]
 8000a1a:	235a      	movs	r3, #90	; 0x5a
 8000a1c:	21a0      	movs	r1, #160	; 0xa0
 8000a1e:	203c      	movs	r0, #60	; 0x3c
 8000a20:	f000 f822 	bl	8000a68 <Draw_Line>
	break;
 8000a24:	e01b      	b.n	8000a5e <Print_Arrow+0x202>
case NORTH_WEST:
	Draw_Line(X_ORG+25, Y__MAX-25, color,  X__MAX-25, Y_ORG+25, 8);
 8000a26:	88ba      	ldrh	r2, [r7, #4]
 8000a28:	2308      	movs	r3, #8
 8000a2a:	9301      	str	r3, [sp, #4]
 8000a2c:	2369      	movs	r3, #105	; 0x69
 8000a2e:	9300      	str	r3, [sp, #0]
 8000a30:	23c3      	movs	r3, #195	; 0xc3
 8000a32:	21d7      	movs	r1, #215	; 0xd7
 8000a34:	2055      	movs	r0, #85	; 0x55
 8000a36:	f000 f817 	bl	8000a68 <Draw_Line>
	PartialFill(color, X_ORG+25-(LINE_THICK/2)-1, LINE_THICK ,Y__MAX-25-40, 40);
 8000a3a:	88b8      	ldrh	r0, [r7, #4]
 8000a3c:	2328      	movs	r3, #40	; 0x28
 8000a3e:	9300      	str	r3, [sp, #0]
 8000a40:	23af      	movs	r3, #175	; 0xaf
 8000a42:	220a      	movs	r2, #10
 8000a44:	214f      	movs	r1, #79	; 0x4f
 8000a46:	f000 f8bf 	bl	8000bc8 <PartialFill>
	PartialFill(color,X_ORG+25 , 40 , Y__MAX-25 - (LINE_THICK/2)+1, LINE_THICK);
 8000a4a:	88b8      	ldrh	r0, [r7, #4]
 8000a4c:	230a      	movs	r3, #10
 8000a4e:	9300      	str	r3, [sp, #0]
 8000a50:	23d3      	movs	r3, #211	; 0xd3
 8000a52:	2228      	movs	r2, #40	; 0x28
 8000a54:	2155      	movs	r1, #85	; 0x55
 8000a56:	f000 f8b7 	bl	8000bc8 <PartialFill>
	break;
 8000a5a:	e000      	b.n	8000a5e <Print_Arrow+0x202>
default:
	break;
 8000a5c:	bf00      	nop
}
}
 8000a5e:	bf00      	nop
 8000a60:	3708      	adds	r7, #8
 8000a62:	46bd      	mov	sp, r7
 8000a64:	bd80      	pop	{r7, pc}
 8000a66:	bf00      	nop

08000a68 <Draw_Line>:



//Draw a line with two points
void Draw_Line( uint16_t x1, uint16_t y1, uint16_t color, uint16_t x2,uint16_t y2, uint16_t width){
 8000a68:	b590      	push	{r4, r7, lr}
 8000a6a:	b08d      	sub	sp, #52	; 0x34
 8000a6c:	af02      	add	r7, sp, #8
 8000a6e:	4604      	mov	r4, r0
 8000a70:	4608      	mov	r0, r1
 8000a72:	4611      	mov	r1, r2
 8000a74:	461a      	mov	r2, r3
 8000a76:	4623      	mov	r3, r4
 8000a78:	81fb      	strh	r3, [r7, #14]
 8000a7a:	4603      	mov	r3, r0
 8000a7c:	81bb      	strh	r3, [r7, #12]
 8000a7e:	460b      	mov	r3, r1
 8000a80:	817b      	strh	r3, [r7, #10]
 8000a82:	4613      	mov	r3, r2
 8000a84:	813b      	strh	r3, [r7, #8]
	int16_t x_range = x2-x1;
 8000a86:	893a      	ldrh	r2, [r7, #8]
 8000a88:	89fb      	ldrh	r3, [r7, #14]
 8000a8a:	1ad3      	subs	r3, r2, r3
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	847b      	strh	r3, [r7, #34]	; 0x22
	int16_t y_range = y2-y1;
 8000a90:	8f3a      	ldrh	r2, [r7, #56]	; 0x38
 8000a92:	89bb      	ldrh	r3, [r7, #12]
 8000a94:	1ad3      	subs	r3, r2, r3
 8000a96:	b29b      	uxth	r3, r3
 8000a98:	843b      	strh	r3, [r7, #32]

	float slope = y_range/x_range;
 8000a9a:	f9b7 2020 	ldrsh.w	r2, [r7, #32]
 8000a9e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8000aa2:	fb92 f3f3 	sdiv	r3, r2, r3
 8000aa6:	ee07 3a90 	vmov	s15, r3
 8000aaa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000aae:	edc7 7a07 	vstr	s15, [r7, #28]
	float B = -(slope*x1) + y1;
 8000ab2:	89bb      	ldrh	r3, [r7, #12]
 8000ab4:	ee07 3a90 	vmov	s15, r3
 8000ab8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000abc:	89fb      	ldrh	r3, [r7, #14]
 8000abe:	ee07 3a90 	vmov	s15, r3
 8000ac2:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8000ac6:	edd7 7a07 	vldr	s15, [r7, #28]
 8000aca:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ace:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000ad2:	edc7 7a06 	vstr	s15, [r7, #24]

	x_range = abs(x_range);
 8000ad6:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	; 0x22
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	bfb8      	it	lt
 8000ade:	425b      	neglt	r3, r3
 8000ae0:	847b      	strh	r3, [r7, #34]	; 0x22
	y_range = abs(y_range);
 8000ae2:	f9b7 3020 	ldrsh.w	r3, [r7, #32]
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	bfb8      	it	lt
 8000aea:	425b      	neglt	r3, r3
 8000aec:	843b      	strh	r3, [r7, #32]

	for(int i = 0; i < x_range; i++){
 8000aee:	2300      	movs	r3, #0
 8000af0:	627b      	str	r3, [r7, #36]	; 0x24
 8000af2:	e05f      	b.n	8000bb4 <Draw_Line+0x14c>
		//SET Coordinates
		uint16_t YY;
		if(x1<x2){
 8000af4:	89fa      	ldrh	r2, [r7, #14]
 8000af6:	893b      	ldrh	r3, [r7, #8]
 8000af8:	429a      	cmp	r2, r3
 8000afa:	d22c      	bcs.n	8000b56 <Draw_Line+0xee>
			YY = (x1+i)*slope + B;
 8000afc:	89fa      	ldrh	r2, [r7, #14]
 8000afe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b00:	4413      	add	r3, r2
 8000b02:	ee07 3a90 	vmov	s15, r3
 8000b06:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b0a:	edd7 7a07 	vldr	s15, [r7, #28]
 8000b0e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b12:	edd7 7a06 	vldr	s15, [r7, #24]
 8000b16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b1a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b1e:	edc7 7a01 	vstr	s15, [r7, #4]
 8000b22:	88bb      	ldrh	r3, [r7, #4]
 8000b24:	82fb      	strh	r3, [r7, #22]
			PartialFill(color, (x1+i)-(width/2) , width, YY-(width/2) , width);
 8000b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b28:	b29a      	uxth	r2, r3
 8000b2a:	89fb      	ldrh	r3, [r7, #14]
 8000b2c:	4413      	add	r3, r2
 8000b2e:	b29a      	uxth	r2, r3
 8000b30:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000b32:	085b      	lsrs	r3, r3, #1
 8000b34:	b29b      	uxth	r3, r3
 8000b36:	1ad3      	subs	r3, r2, r3
 8000b38:	b299      	uxth	r1, r3
 8000b3a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000b3c:	085b      	lsrs	r3, r3, #1
 8000b3e:	b29b      	uxth	r3, r3
 8000b40:	8afa      	ldrh	r2, [r7, #22]
 8000b42:	1ad3      	subs	r3, r2, r3
 8000b44:	b29c      	uxth	r4, r3
 8000b46:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8000b48:	8978      	ldrh	r0, [r7, #10]
 8000b4a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000b4c:	9300      	str	r3, [sp, #0]
 8000b4e:	4623      	mov	r3, r4
 8000b50:	f000 f83a 	bl	8000bc8 <PartialFill>
 8000b54:	e02b      	b.n	8000bae <Draw_Line+0x146>
		}
		else{
			YY = (x2+i)*slope + B;
 8000b56:	893a      	ldrh	r2, [r7, #8]
 8000b58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b5a:	4413      	add	r3, r2
 8000b5c:	ee07 3a90 	vmov	s15, r3
 8000b60:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000b64:	edd7 7a07 	vldr	s15, [r7, #28]
 8000b68:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000b6c:	edd7 7a06 	vldr	s15, [r7, #24]
 8000b70:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b74:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000b78:	edc7 7a01 	vstr	s15, [r7, #4]
 8000b7c:	88bb      	ldrh	r3, [r7, #4]
 8000b7e:	82fb      	strh	r3, [r7, #22]
			PartialFill(color, (x2+i)-(width/2) , width, YY-(width/2) , width);
 8000b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b82:	b29a      	uxth	r2, r3
 8000b84:	893b      	ldrh	r3, [r7, #8]
 8000b86:	4413      	add	r3, r2
 8000b88:	b29a      	uxth	r2, r3
 8000b8a:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000b8c:	085b      	lsrs	r3, r3, #1
 8000b8e:	b29b      	uxth	r3, r3
 8000b90:	1ad3      	subs	r3, r2, r3
 8000b92:	b299      	uxth	r1, r3
 8000b94:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000b96:	085b      	lsrs	r3, r3, #1
 8000b98:	b29b      	uxth	r3, r3
 8000b9a:	8afa      	ldrh	r2, [r7, #22]
 8000b9c:	1ad3      	subs	r3, r2, r3
 8000b9e:	b29c      	uxth	r4, r3
 8000ba0:	8fba      	ldrh	r2, [r7, #60]	; 0x3c
 8000ba2:	8978      	ldrh	r0, [r7, #10]
 8000ba4:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8000ba6:	9300      	str	r3, [sp, #0]
 8000ba8:	4623      	mov	r3, r4
 8000baa:	f000 f80d 	bl	8000bc8 <PartialFill>
	for(int i = 0; i < x_range; i++){
 8000bae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bb0:	3301      	adds	r3, #1
 8000bb2:	627b      	str	r3, [r7, #36]	; 0x24
 8000bb4:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	; 0x22
 8000bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000bba:	429a      	cmp	r2, r3
 8000bbc:	dc9a      	bgt.n	8000af4 <Draw_Line+0x8c>
		}
	}
}
 8000bbe:	bf00      	nop
 8000bc0:	372c      	adds	r7, #44	; 0x2c
 8000bc2:	46bd      	mov	sp, r7
 8000bc4:	bd90      	pop	{r4, r7, pc}
	...

08000bc8 <PartialFill>:
	SendData_NoCS_8((uint8_t*)&pageVal,4);
}


//Pointing to the Bottom Left of the Rectangle
void PartialFill(uint16_t color, uint16_t x_min, uint16_t x_length, uint16_t y_min, uint16_t y_length){
 8000bc8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8000bcc:	b089      	sub	sp, #36	; 0x24
 8000bce:	af00      	add	r7, sp, #0
 8000bd0:	4606      	mov	r6, r0
 8000bd2:	4608      	mov	r0, r1
 8000bd4:	4611      	mov	r1, r2
 8000bd6:	461a      	mov	r2, r3
 8000bd8:	4633      	mov	r3, r6
 8000bda:	80fb      	strh	r3, [r7, #6]
 8000bdc:	4603      	mov	r3, r0
 8000bde:	80bb      	strh	r3, [r7, #4]
 8000be0:	460b      	mov	r3, r1
 8000be2:	807b      	strh	r3, [r7, #2]
 8000be4:	4613      	mov	r3, r2
 8000be6:	803b      	strh	r3, [r7, #0]
 8000be8:	466b      	mov	r3, sp
 8000bea:	461e      	mov	r6, r3
	uint32_t columnVal,pageVal;

	uint16_t pic_size = (x_length)*(y_length);
 8000bec:	887a      	ldrh	r2, [r7, #2]
 8000bee:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000bf2:	fb12 f303 	smulbb	r3, r2, r3
 8000bf6:	837b      	strh	r3, [r7, #26]
	uint16_t pic_array[pic_size];
 8000bf8:	8b79      	ldrh	r1, [r7, #26]
 8000bfa:	460b      	mov	r3, r1
 8000bfc:	3b01      	subs	r3, #1
 8000bfe:	617b      	str	r3, [r7, #20]
 8000c00:	b28a      	uxth	r2, r1
 8000c02:	f04f 0300 	mov.w	r3, #0
 8000c06:	ea4f 1903 	mov.w	r9, r3, lsl #4
 8000c0a:	ea49 7912 	orr.w	r9, r9, r2, lsr #28
 8000c0e:	ea4f 1802 	mov.w	r8, r2, lsl #4
 8000c12:	b28a      	uxth	r2, r1
 8000c14:	f04f 0300 	mov.w	r3, #0
 8000c18:	011d      	lsls	r5, r3, #4
 8000c1a:	ea45 7512 	orr.w	r5, r5, r2, lsr #28
 8000c1e:	0114      	lsls	r4, r2, #4
 8000c20:	460b      	mov	r3, r1
 8000c22:	005b      	lsls	r3, r3, #1
 8000c24:	3301      	adds	r3, #1
 8000c26:	3307      	adds	r3, #7
 8000c28:	08db      	lsrs	r3, r3, #3
 8000c2a:	00db      	lsls	r3, r3, #3
 8000c2c:	ebad 0d03 	sub.w	sp, sp, r3
 8000c30:	466b      	mov	r3, sp
 8000c32:	3301      	adds	r3, #1
 8000c34:	085b      	lsrs	r3, r3, #1
 8000c36:	005b      	lsls	r3, r3, #1
 8000c38:	613b      	str	r3, [r7, #16]

	//Verify bounds
	if((x_min + x_length)-1 > X_MAX){
 8000c3a:	88ba      	ldrh	r2, [r7, #4]
 8000c3c:	887b      	ldrh	r3, [r7, #2]
 8000c3e:	4413      	add	r3, r2
 8000c40:	3b01      	subs	r3, #1
 8000c42:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8000c46:	f280 808f 	bge.w	8000d68 <PartialFill+0x1a0>
		return; // Error Out of Bounds
	}
	if((y_min + y_length)-1 > Y_MAX){
 8000c4a:	883a      	ldrh	r2, [r7, #0]
 8000c4c:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000c50:	4413      	add	r3, r2
 8000c52:	3b01      	subs	r3, #1
 8000c54:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000c58:	f280 8088 	bge.w	8000d6c <PartialFill+0x1a4>
		return; // Error Out of Bounds
	}

	columnVal 	= (uint32_t)INT32_FLIP( (uint32_t)((x_min<<16)|(x_min + x_length-1)) );
 8000c5c:	88bb      	ldrh	r3, [r7, #4]
 8000c5e:	041a      	lsls	r2, r3, #16
 8000c60:	88b9      	ldrh	r1, [r7, #4]
 8000c62:	887b      	ldrh	r3, [r7, #2]
 8000c64:	440b      	add	r3, r1
 8000c66:	3b01      	subs	r3, #1
 8000c68:	4313      	orrs	r3, r2
 8000c6a:	061a      	lsls	r2, r3, #24
 8000c6c:	88bb      	ldrh	r3, [r7, #4]
 8000c6e:	0419      	lsls	r1, r3, #16
 8000c70:	88b8      	ldrh	r0, [r7, #4]
 8000c72:	887b      	ldrh	r3, [r7, #2]
 8000c74:	4403      	add	r3, r0
 8000c76:	3b01      	subs	r3, #1
 8000c78:	430b      	orrs	r3, r1
 8000c7a:	021b      	lsls	r3, r3, #8
 8000c7c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8000c80:	431a      	orrs	r2, r3
 8000c82:	88bb      	ldrh	r3, [r7, #4]
 8000c84:	0419      	lsls	r1, r3, #16
 8000c86:	88b8      	ldrh	r0, [r7, #4]
 8000c88:	887b      	ldrh	r3, [r7, #2]
 8000c8a:	4403      	add	r3, r0
 8000c8c:	3b01      	subs	r3, #1
 8000c8e:	430b      	orrs	r3, r1
 8000c90:	0a1b      	lsrs	r3, r3, #8
 8000c92:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000c96:	431a      	orrs	r2, r3
 8000c98:	88bb      	ldrh	r3, [r7, #4]
 8000c9a:	0419      	lsls	r1, r3, #16
 8000c9c:	88b8      	ldrh	r0, [r7, #4]
 8000c9e:	887b      	ldrh	r3, [r7, #2]
 8000ca0:	4403      	add	r3, r0
 8000ca2:	3b01      	subs	r3, #1
 8000ca4:	430b      	orrs	r3, r1
 8000ca6:	0e1b      	lsrs	r3, r3, #24
 8000ca8:	4313      	orrs	r3, r2
 8000caa:	60fb      	str	r3, [r7, #12]
	pageVal 	= (uint32_t)INT32_FLIP( (uint32_t)((y_min<<16)|(y_min + y_length-1)) );
 8000cac:	883b      	ldrh	r3, [r7, #0]
 8000cae:	041a      	lsls	r2, r3, #16
 8000cb0:	8839      	ldrh	r1, [r7, #0]
 8000cb2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000cb6:	440b      	add	r3, r1
 8000cb8:	3b01      	subs	r3, #1
 8000cba:	4313      	orrs	r3, r2
 8000cbc:	061a      	lsls	r2, r3, #24
 8000cbe:	883b      	ldrh	r3, [r7, #0]
 8000cc0:	0419      	lsls	r1, r3, #16
 8000cc2:	8838      	ldrh	r0, [r7, #0]
 8000cc4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000cc8:	4403      	add	r3, r0
 8000cca:	3b01      	subs	r3, #1
 8000ccc:	430b      	orrs	r3, r1
 8000cce:	021b      	lsls	r3, r3, #8
 8000cd0:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8000cd4:	431a      	orrs	r2, r3
 8000cd6:	883b      	ldrh	r3, [r7, #0]
 8000cd8:	0419      	lsls	r1, r3, #16
 8000cda:	8838      	ldrh	r0, [r7, #0]
 8000cdc:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000ce0:	4403      	add	r3, r0
 8000ce2:	3b01      	subs	r3, #1
 8000ce4:	430b      	orrs	r3, r1
 8000ce6:	0a1b      	lsrs	r3, r3, #8
 8000ce8:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8000cec:	431a      	orrs	r2, r3
 8000cee:	883b      	ldrh	r3, [r7, #0]
 8000cf0:	0419      	lsls	r1, r3, #16
 8000cf2:	8838      	ldrh	r0, [r7, #0]
 8000cf4:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8000cf8:	4403      	add	r3, r0
 8000cfa:	3b01      	subs	r3, #1
 8000cfc:	430b      	orrs	r3, r1
 8000cfe:	0e1b      	lsrs	r3, r3, #24
 8000d00:	4313      	orrs	r3, r2
 8000d02:	60bb      	str	r3, [r7, #8]


	for(int i = 0; i < pic_size; i++){
 8000d04:	2300      	movs	r3, #0
 8000d06:	61fb      	str	r3, [r7, #28]
 8000d08:	e007      	b.n	8000d1a <PartialFill+0x152>
			pic_array[i] =  color;
 8000d0a:	693b      	ldr	r3, [r7, #16]
 8000d0c:	69fa      	ldr	r2, [r7, #28]
 8000d0e:	88f9      	ldrh	r1, [r7, #6]
 8000d10:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(int i = 0; i < pic_size; i++){
 8000d14:	69fb      	ldr	r3, [r7, #28]
 8000d16:	3301      	adds	r3, #1
 8000d18:	61fb      	str	r3, [r7, #28]
 8000d1a:	8b7a      	ldrh	r2, [r7, #26]
 8000d1c:	69fb      	ldr	r3, [r7, #28]
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	dcf3      	bgt.n	8000d0a <PartialFill+0x142>
	}

	SendCommand(COL_ADD_SET);
 8000d22:	202a      	movs	r0, #42	; 0x2a
 8000d24:	f000 f890 	bl	8000e48 <SendCommand>
	SendData_NoCS_8((uint8_t*)&columnVal,4);
 8000d28:	f107 030c 	add.w	r3, r7, #12
 8000d2c:	2104      	movs	r1, #4
 8000d2e:	4618      	mov	r0, r3
 8000d30:	f000 f8b2 	bl	8000e98 <SendData_NoCS_8>

	SendCommand(PAGE_ADD_SET);
 8000d34:	202b      	movs	r0, #43	; 0x2b
 8000d36:	f000 f887 	bl	8000e48 <SendCommand>
	SendData_NoCS_8((uint8_t*)&pageVal,4);
 8000d3a:	f107 0308 	add.w	r3, r7, #8
 8000d3e:	2104      	movs	r1, #4
 8000d40:	4618      	mov	r0, r3
 8000d42:	f000 f8a9 	bl	8000e98 <SendData_NoCS_8>

	SendCommand(RAM_WRITE);
 8000d46:	202c      	movs	r0, #44	; 0x2c
 8000d48:	f000 f87e 	bl	8000e48 <SendCommand>
	SendData_NoCS_16(&pic_array[0], pic_size);
 8000d4c:	693b      	ldr	r3, [r7, #16]
 8000d4e:	8b7a      	ldrh	r2, [r7, #26]
 8000d50:	4611      	mov	r1, r2
 8000d52:	4618      	mov	r0, r3
 8000d54:	f000 f8ba 	bl	8000ecc <SendData_NoCS_16>

	HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin, GPIO_PIN_SET);
 8000d58:	2201      	movs	r2, #1
 8000d5a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000d5e:	4806      	ldr	r0, [pc, #24]	; (8000d78 <PartialFill+0x1b0>)
 8000d60:	f001 f906 	bl	8001f70 <HAL_GPIO_WritePin>
 8000d64:	46b5      	mov	sp, r6
 8000d66:	e003      	b.n	8000d70 <PartialFill+0x1a8>
		return; // Error Out of Bounds
 8000d68:	bf00      	nop
 8000d6a:	e000      	b.n	8000d6e <PartialFill+0x1a6>
		return; // Error Out of Bounds
 8000d6c:	bf00      	nop
 8000d6e:	46b5      	mov	sp, r6
}
 8000d70:	3724      	adds	r7, #36	; 0x24
 8000d72:	46bd      	mov	sp, r7
 8000d74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8000d78:	48001000 	.word	0x48001000

08000d7c <Fill_Display>:

void Fill_Display(uint16_t color){
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	f5ad 7d76 	sub.w	sp, sp, #984	; 0x3d8
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	4602      	mov	r2, r0
 8000d86:	1dbb      	adds	r3, r7, #6
 8000d88:	801a      	strh	r2, [r3, #0]
	//320 x 480
	uint8_t col_array[4] = {0x00,0x00,0x01,0xDF};
 8000d8a:	4b2c      	ldr	r3, [pc, #176]	; (8000e3c <Fill_Display+0xc0>)
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	f8c7 33cc 	str.w	r3, [r7, #972]	; 0x3cc
	uint8_t page_array[4] = {0x00,0x00,0x01,0x3F};
 8000d92:	4b2b      	ldr	r3, [pc, #172]	; (8000e40 <Fill_Display+0xc4>)
 8000d94:	681b      	ldr	r3, [r3, #0]
 8000d96:	f8c7 33c8 	str.w	r3, [r7, #968]	; 0x3c8

	uint16_t second_Array[HOR_PIXEL];
	for(int i = 0; i < HOR_PIXEL; i++){
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	f8c7 33d4 	str.w	r3, [r7, #980]	; 0x3d4
 8000da0:	e00c      	b.n	8000dbc <Fill_Display+0x40>
		second_Array[i] = color;
 8000da2:	f107 0308 	add.w	r3, r7, #8
 8000da6:	f8d7 23d4 	ldr.w	r2, [r7, #980]	; 0x3d4
 8000daa:	1db9      	adds	r1, r7, #6
 8000dac:	8809      	ldrh	r1, [r1, #0]
 8000dae:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for(int i = 0; i < HOR_PIXEL; i++){
 8000db2:	f8d7 33d4 	ldr.w	r3, [r7, #980]	; 0x3d4
 8000db6:	3301      	adds	r3, #1
 8000db8:	f8c7 33d4 	str.w	r3, [r7, #980]	; 0x3d4
 8000dbc:	f8d7 33d4 	ldr.w	r3, [r7, #980]	; 0x3d4
 8000dc0:	f5b3 7ff0 	cmp.w	r3, #480	; 0x1e0
 8000dc4:	dbed      	blt.n	8000da2 <Fill_Display+0x26>
	}

	SendCommand(COL_ADD_SET);
 8000dc6:	202a      	movs	r0, #42	; 0x2a
 8000dc8:	f000 f83e 	bl	8000e48 <SendCommand>
	SendData_NoCS_8(&col_array[0],4);
 8000dcc:	f507 7373 	add.w	r3, r7, #972	; 0x3cc
 8000dd0:	2104      	movs	r1, #4
 8000dd2:	4618      	mov	r0, r3
 8000dd4:	f000 f860 	bl	8000e98 <SendData_NoCS_8>

	HAL_Delay(1);
 8000dd8:	2001      	movs	r0, #1
 8000dda:	f000 fdd5 	bl	8001988 <HAL_Delay>

	SendCommand(PAGE_ADD_SET);
 8000dde:	202b      	movs	r0, #43	; 0x2b
 8000de0:	f000 f832 	bl	8000e48 <SendCommand>
	SendData_NoCS_8(&page_array[0],4);
 8000de4:	f507 7372 	add.w	r3, r7, #968	; 0x3c8
 8000de8:	2104      	movs	r1, #4
 8000dea:	4618      	mov	r0, r3
 8000dec:	f000 f854 	bl	8000e98 <SendData_NoCS_8>

	HAL_Delay(1);
 8000df0:	2001      	movs	r0, #1
 8000df2:	f000 fdc9 	bl	8001988 <HAL_Delay>

	SendCommand(RAM_WRITE);
 8000df6:	202c      	movs	r0, #44	; 0x2c
 8000df8:	f000 f826 	bl	8000e48 <SendCommand>
	for(int y = 0; y < VER_PIXEL; y++){
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	f8c7 33d0 	str.w	r3, [r7, #976]	; 0x3d0
 8000e02:	e00b      	b.n	8000e1c <Fill_Display+0xa0>
			SendData_NoCS_16(&second_Array[0], HOR_PIXEL);
 8000e04:	f107 0308 	add.w	r3, r7, #8
 8000e08:	f44f 71f0 	mov.w	r1, #480	; 0x1e0
 8000e0c:	4618      	mov	r0, r3
 8000e0e:	f000 f85d 	bl	8000ecc <SendData_NoCS_16>
	for(int y = 0; y < VER_PIXEL; y++){
 8000e12:	f8d7 33d0 	ldr.w	r3, [r7, #976]	; 0x3d0
 8000e16:	3301      	adds	r3, #1
 8000e18:	f8c7 33d0 	str.w	r3, [r7, #976]	; 0x3d0
 8000e1c:	f8d7 33d0 	ldr.w	r3, [r7, #976]	; 0x3d0
 8000e20:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8000e24:	dbee      	blt.n	8000e04 <Fill_Display+0x88>
	}
	HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin, GPIO_PIN_SET);
 8000e26:	2201      	movs	r2, #1
 8000e28:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e2c:	4805      	ldr	r0, [pc, #20]	; (8000e44 <Fill_Display+0xc8>)
 8000e2e:	f001 f89f 	bl	8001f70 <HAL_GPIO_WritePin>
}
 8000e32:	bf00      	nop
 8000e34:	f507 7776 	add.w	r7, r7, #984	; 0x3d8
 8000e38:	46bd      	mov	sp, r7
 8000e3a:	bd80      	pop	{r7, pc}
 8000e3c:	080056f0 	.word	0x080056f0
 8000e40:	080056f4 	.word	0x080056f4
 8000e44:	48001000 	.word	0x48001000

08000e48 <SendCommand>:

//Send SPI uint8_t and RESET C/D pin (indicate that its a cmd)
void SendCommand(uint8_t value){
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	b084      	sub	sp, #16
 8000e4c:	af00      	add	r7, sp, #0
 8000e4e:	4603      	mov	r3, r0
 8000e50:	71fb      	strb	r3, [r7, #7]
	uint8_t stuff = value;
 8000e52:	79fb      	ldrb	r3, [r7, #7]
 8000e54:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin, GPIO_PIN_RESET);
 8000e56:	2200      	movs	r2, #0
 8000e58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e5c:	480c      	ldr	r0, [pc, #48]	; (8000e90 <SendCommand+0x48>)
 8000e5e:	f001 f887 	bl	8001f70 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, DATA_CMD_LCD_Pin, GPIO_PIN_RESET);
 8000e62:	2200      	movs	r2, #0
 8000e64:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e68:	4809      	ldr	r0, [pc, #36]	; (8000e90 <SendCommand+0x48>)
 8000e6a:	f001 f881 	bl	8001f70 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, &stuff, 1, 100);
 8000e6e:	f107 010f 	add.w	r1, r7, #15
 8000e72:	2364      	movs	r3, #100	; 0x64
 8000e74:	2201      	movs	r2, #1
 8000e76:	4807      	ldr	r0, [pc, #28]	; (8000e94 <SendCommand+0x4c>)
 8000e78:	f003 fb67 	bl	800454a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOE, DATA_CMD_LCD_Pin, GPIO_PIN_SET);
 8000e7c:	2201      	movs	r2, #1
 8000e7e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000e82:	4803      	ldr	r0, [pc, #12]	; (8000e90 <SendCommand+0x48>)
 8000e84:	f001 f874 	bl	8001f70 <HAL_GPIO_WritePin>
}
 8000e88:	bf00      	nop
 8000e8a:	3710      	adds	r7, #16
 8000e8c:	46bd      	mov	sp, r7
 8000e8e:	bd80      	pop	{r7, pc}
 8000e90:	48001000 	.word	0x48001000
 8000e94:	2000010c 	.word	0x2000010c

08000e98 <SendData_NoCS_8>:



//Send SPI uint8_t data without the Chip Select at the end of transmission
void SendData_NoCS_8(uint8_t* data, uint16_t length){
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	6078      	str	r0, [r7, #4]
 8000ea0:	460b      	mov	r3, r1
 8000ea2:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(&hspi1, data, length, 100);
 8000ea4:	887a      	ldrh	r2, [r7, #2]
 8000ea6:	2364      	movs	r3, #100	; 0x64
 8000ea8:	6879      	ldr	r1, [r7, #4]
 8000eaa:	4806      	ldr	r0, [pc, #24]	; (8000ec4 <SendData_NoCS_8+0x2c>)
 8000eac:	f003 fb4d 	bl	800454a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOE, DATA_CMD_LCD_Pin, GPIO_PIN_SET);
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000eb6:	4804      	ldr	r0, [pc, #16]	; (8000ec8 <SendData_NoCS_8+0x30>)
 8000eb8:	f001 f85a 	bl	8001f70 <HAL_GPIO_WritePin>
}
 8000ebc:	bf00      	nop
 8000ebe:	3708      	adds	r7, #8
 8000ec0:	46bd      	mov	sp, r7
 8000ec2:	bd80      	pop	{r7, pc}
 8000ec4:	2000010c 	.word	0x2000010c
 8000ec8:	48001000 	.word	0x48001000

08000ecc <SendData_NoCS_16>:


//Send SPI uint16_t data without the Chip Select at the end of transmission
void SendData_NoCS_16(uint16_t* data, uint16_t length){
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b082      	sub	sp, #8
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	6078      	str	r0, [r7, #4]
 8000ed4:	460b      	mov	r3, r1
 8000ed6:	807b      	strh	r3, [r7, #2]
	HAL_SPI_Transmit(&hspi1, (uint8_t*)data, length*2, 100);
 8000ed8:	887b      	ldrh	r3, [r7, #2]
 8000eda:	005b      	lsls	r3, r3, #1
 8000edc:	b29a      	uxth	r2, r3
 8000ede:	2364      	movs	r3, #100	; 0x64
 8000ee0:	6879      	ldr	r1, [r7, #4]
 8000ee2:	4803      	ldr	r0, [pc, #12]	; (8000ef0 <SendData_NoCS_16+0x24>)
 8000ee4:	f003 fb31 	bl	800454a <HAL_SPI_Transmit>
	//HAL_GPIO_WritePin(GPIOE, DATA_CMD_LCD_Pin, GPIO_PIN_SET);
}
 8000ee8:	bf00      	nop
 8000eea:	3708      	adds	r7, #8
 8000eec:	46bd      	mov	sp, r7
 8000eee:	bd80      	pop	{r7, pc}
 8000ef0:	2000010c 	.word	0x2000010c

08000ef4 <SendData>:

//Send SPI data then SET Chip Select pin high
void SendData(uint8_t* data, uint8_t length){
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b082      	sub	sp, #8
 8000ef8:	af00      	add	r7, sp, #0
 8000efa:	6078      	str	r0, [r7, #4]
 8000efc:	460b      	mov	r3, r1
 8000efe:	70fb      	strb	r3, [r7, #3]
	HAL_SPI_Transmit(&hspi1, data, length, 100);
 8000f00:	78fb      	ldrb	r3, [r7, #3]
 8000f02:	b29a      	uxth	r2, r3
 8000f04:	2364      	movs	r3, #100	; 0x64
 8000f06:	6879      	ldr	r1, [r7, #4]
 8000f08:	4809      	ldr	r0, [pc, #36]	; (8000f30 <SendData+0x3c>)
 8000f0a:	f003 fb1e 	bl	800454a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(GPIOE, DATA_CMD_LCD_Pin, GPIO_PIN_SET);
 8000f0e:	2201      	movs	r2, #1
 8000f10:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f14:	4807      	ldr	r0, [pc, #28]	; (8000f34 <SendData+0x40>)
 8000f16:	f001 f82b 	bl	8001f70 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOE, LCD_CS_Pin, GPIO_PIN_SET);
 8000f1a:	2201      	movs	r2, #1
 8000f1c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000f20:	4804      	ldr	r0, [pc, #16]	; (8000f34 <SendData+0x40>)
 8000f22:	f001 f825 	bl	8001f70 <HAL_GPIO_WritePin>
}
 8000f26:	bf00      	nop
 8000f28:	3708      	adds	r7, #8
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bd80      	pop	{r7, pc}
 8000f2e:	bf00      	nop
 8000f30:	2000010c 	.word	0x2000010c
 8000f34:	48001000 	.word	0x48001000

08000f38 <Init_External_GPIO>:
#include "GPIO_Expander.h"
#include "main.h"

extern I2C_HandleTypeDef hi2c2;

void Init_External_GPIO(){
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	b086      	sub	sp, #24
 8000f3c:	af04      	add	r7, sp, #16
	//Set Pins as INPUT
	uint8_t RX_data = 0xFF;
 8000f3e:	23ff      	movs	r3, #255	; 0xff
 8000f40:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, GPIO_IC_ADD, REG_DIR ,1,&RX_data,1,100);
 8000f42:	2364      	movs	r3, #100	; 0x64
 8000f44:	9302      	str	r3, [sp, #8]
 8000f46:	2301      	movs	r3, #1
 8000f48:	9301      	str	r3, [sp, #4]
 8000f4a:	1dfb      	adds	r3, r7, #7
 8000f4c:	9300      	str	r3, [sp, #0]
 8000f4e:	2301      	movs	r3, #1
 8000f50:	2201      	movs	r2, #1
 8000f52:	2140      	movs	r1, #64	; 0x40
 8000f54:	4827      	ldr	r0, [pc, #156]	; (8000ff4 <Init_External_GPIO+0xbc>)
 8000f56:	f001 f8d5 	bl	8002104 <HAL_I2C_Mem_Write>

	//Pull-Up Disabled
	RX_data = 0x00;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, GPIO_IC_ADD, REG_PULLUP ,1,&RX_data,1,100);
 8000f5e:	2364      	movs	r3, #100	; 0x64
 8000f60:	9302      	str	r3, [sp, #8]
 8000f62:	2301      	movs	r3, #1
 8000f64:	9301      	str	r3, [sp, #4]
 8000f66:	1dfb      	adds	r3, r7, #7
 8000f68:	9300      	str	r3, [sp, #0]
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	2202      	movs	r2, #2
 8000f6e:	2140      	movs	r1, #64	; 0x40
 8000f70:	4820      	ldr	r0, [pc, #128]	; (8000ff4 <Init_External_GPIO+0xbc>)
 8000f72:	f001 f8c7 	bl	8002104 <HAL_I2C_Mem_Write>

	//PUll-Down Disabled
	RX_data = 0x00;
 8000f76:	2300      	movs	r3, #0
 8000f78:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, GPIO_IC_ADD, REG_PULLDOWN ,1,&RX_data,1,100);
 8000f7a:	2364      	movs	r3, #100	; 0x64
 8000f7c:	9302      	str	r3, [sp, #8]
 8000f7e:	2301      	movs	r3, #1
 8000f80:	9301      	str	r3, [sp, #4]
 8000f82:	1dfb      	adds	r3, r7, #7
 8000f84:	9300      	str	r3, [sp, #0]
 8000f86:	2301      	movs	r3, #1
 8000f88:	2203      	movs	r2, #3
 8000f8a:	2140      	movs	r1, #64	; 0x40
 8000f8c:	4819      	ldr	r0, [pc, #100]	; (8000ff4 <Init_External_GPIO+0xbc>)
 8000f8e:	f001 f8b9 	bl	8002104 <HAL_I2C_Mem_Write>

	//Disable the ISRs
	RX_data = 0x00; //Enable ISR on all pins//0xFF;
 8000f92:	2300      	movs	r3, #0
 8000f94:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, GPIO_IC_ADD, REG_INTER_MASK ,1,&RX_data,1,100);
 8000f96:	2364      	movs	r3, #100	; 0x64
 8000f98:	9302      	str	r3, [sp, #8]
 8000f9a:	2301      	movs	r3, #1
 8000f9c:	9301      	str	r3, [sp, #4]
 8000f9e:	1dfb      	adds	r3, r7, #7
 8000fa0:	9300      	str	r3, [sp, #0]
 8000fa2:	2301      	movs	r3, #1
 8000fa4:	2205      	movs	r2, #5
 8000fa6:	2140      	movs	r1, #64	; 0x40
 8000fa8:	4812      	ldr	r0, [pc, #72]	; (8000ff4 <Init_External_GPIO+0xbc>)
 8000faa:	f001 f8ab 	bl	8002104 <HAL_I2C_Mem_Write>

	//No Edge Sense (Rising/Falling/Both)
	RX_data = 0x55;//All Rising  //0x00;
 8000fae:	2355      	movs	r3, #85	; 0x55
 8000fb0:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, GPIO_IC_ADD, REG_SENSE_HIGH ,1,&RX_data,1,100);
 8000fb2:	2364      	movs	r3, #100	; 0x64
 8000fb4:	9302      	str	r3, [sp, #8]
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	9301      	str	r3, [sp, #4]
 8000fba:	1dfb      	adds	r3, r7, #7
 8000fbc:	9300      	str	r3, [sp, #0]
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	2206      	movs	r2, #6
 8000fc2:	2140      	movs	r1, #64	; 0x40
 8000fc4:	480b      	ldr	r0, [pc, #44]	; (8000ff4 <Init_External_GPIO+0xbc>)
 8000fc6:	f001 f89d 	bl	8002104 <HAL_I2C_Mem_Write>

	//No Edge Sense (Rising/Falling/Both)
	RX_data = 0x55;//All rising//0x00;
 8000fca:	2355      	movs	r3, #85	; 0x55
 8000fcc:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, GPIO_IC_ADD, REG_SENSE_LOW ,1,&RX_data,1,100);
 8000fce:	2364      	movs	r3, #100	; 0x64
 8000fd0:	9302      	str	r3, [sp, #8]
 8000fd2:	2301      	movs	r3, #1
 8000fd4:	9301      	str	r3, [sp, #4]
 8000fd6:	1dfb      	adds	r3, r7, #7
 8000fd8:	9300      	str	r3, [sp, #0]
 8000fda:	2301      	movs	r3, #1
 8000fdc:	2207      	movs	r2, #7
 8000fde:	2140      	movs	r1, #64	; 0x40
 8000fe0:	4804      	ldr	r0, [pc, #16]	; (8000ff4 <Init_External_GPIO+0xbc>)
 8000fe2:	f001 f88f 	bl	8002104 <HAL_I2C_Mem_Write>
	//HAL_I2C_Mem_Write(&hi2c2, GPIO_IC_ADD, REG_EVENT_STAT ,1,&RX_data,1,100);

	//RX_data =
	//HAL_I2C_Mem_Write(&hi2c2, GPIO_IC_ADD, REG_PLD_MODE ,1,&RX_data,1,100);

	ClearINT();
 8000fe6:	f000 f807 	bl	8000ff8 <ClearINT>
}
 8000fea:	bf00      	nop
 8000fec:	3708      	adds	r7, #8
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bd80      	pop	{r7, pc}
 8000ff2:	bf00      	nop
 8000ff4:	2000002c 	.word	0x2000002c

08000ff8 <ClearINT>:

//Write to reg to clear all Interrupts
void ClearINT(){
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b086      	sub	sp, #24
 8000ffc:	af04      	add	r7, sp, #16
	uint8_t RX_data = 0xFF;
 8000ffe:	23ff      	movs	r3, #255	; 0xff
 8001000:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Write(&hi2c2, GPIO_IC_ADD, REG_INTER_SOURCE ,1,&RX_data,1,100);
 8001002:	2364      	movs	r3, #100	; 0x64
 8001004:	9302      	str	r3, [sp, #8]
 8001006:	2301      	movs	r3, #1
 8001008:	9301      	str	r3, [sp, #4]
 800100a:	1dfb      	adds	r3, r7, #7
 800100c:	9300      	str	r3, [sp, #0]
 800100e:	2301      	movs	r3, #1
 8001010:	2208      	movs	r2, #8
 8001012:	2140      	movs	r1, #64	; 0x40
 8001014:	4803      	ldr	r0, [pc, #12]	; (8001024 <ClearINT+0x2c>)
 8001016:	f001 f875 	bl	8002104 <HAL_I2C_Mem_Write>
}
 800101a:	bf00      	nop
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}
 8001022:	bf00      	nop
 8001024:	2000002c 	.word	0x2000002c

08001028 <ReadPinStatus>:

//Read the status of each of the 8 pins
uint8_t ReadPinStatus(){
 8001028:	b580      	push	{r7, lr}
 800102a:	b086      	sub	sp, #24
 800102c:	af04      	add	r7, sp, #16
	uint8_t pins = 0;
 800102e:	2300      	movs	r3, #0
 8001030:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Mem_Read(&hi2c2, (0x20 << 1), 0x00, 1, &pins, 1, 20);
 8001032:	2314      	movs	r3, #20
 8001034:	9302      	str	r3, [sp, #8]
 8001036:	2301      	movs	r3, #1
 8001038:	9301      	str	r3, [sp, #4]
 800103a:	1dfb      	adds	r3, r7, #7
 800103c:	9300      	str	r3, [sp, #0]
 800103e:	2301      	movs	r3, #1
 8001040:	2200      	movs	r2, #0
 8001042:	2140      	movs	r1, #64	; 0x40
 8001044:	4803      	ldr	r0, [pc, #12]	; (8001054 <ReadPinStatus+0x2c>)
 8001046:	f001 f971 	bl	800232c <HAL_I2C_Mem_Read>
	return pins;
 800104a:	79fb      	ldrb	r3, [r7, #7]
}
 800104c:	4618      	mov	r0, r3
 800104e:	3708      	adds	r7, #8
 8001050:	46bd      	mov	sp, r7
 8001052:	bd80      	pop	{r7, pc}
 8001054:	2000002c 	.word	0x2000002c

08001058 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */

	p_LCD_spi = &hspi1;
 800105e:	4b3f      	ldr	r3, [pc, #252]	; (800115c <main+0x104>)
 8001060:	4a3f      	ldr	r2, [pc, #252]	; (8001160 <main+0x108>)
 8001062:	601a      	str	r2, [r3, #0]
	ButtonActiveFlag = 0;
 8001064:	4b3f      	ldr	r3, [pc, #252]	; (8001164 <main+0x10c>)
 8001066:	2200      	movs	r2, #0
 8001068:	701a      	strb	r2, [r3, #0]
	WindDir_Flag = 0;
 800106a:	4b3f      	ldr	r3, [pc, #252]	; (8001168 <main+0x110>)
 800106c:	2200      	movs	r2, #0
 800106e:	701a      	strb	r2, [r3, #0]
	g_Disp_Direction = NONE;
 8001070:	4b3e      	ldr	r3, [pc, #248]	; (800116c <main+0x114>)
 8001072:	2208      	movs	r2, #8
 8001074:	701a      	strb	r2, [r3, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001076:	f000 fc13 	bl	80018a0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800107a:	f000 f87d 	bl	8001178 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800107e:	f000 f999 	bl	80013b4 <MX_GPIO_Init>
  MX_LPUART1_UART_Init();
 8001082:	f000 f90b 	bl	800129c <MX_LPUART1_UART_Init>
  MX_SPI1_Init();
 8001086:	f000 f957 	bl	8001338 <MX_SPI1_Init>
  MX_I2C2_Init();
 800108a:	f000 f8c7 	bl	800121c <MX_I2C2_Init>
  /* USER CODE BEGIN 2 */


  Init_External_GPIO();
 800108e:	f7ff ff53 	bl	8000f38 <Init_External_GPIO>
  /* USER CODE BEGIN 3 */



  //Flash All On-board LEDs Once
  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_SET);
 8001092:	2201      	movs	r2, #1
 8001094:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001098:	4835      	ldr	r0, [pc, #212]	; (8001170 <main+0x118>)
 800109a:	f000 ff69 	bl	8001f70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 800109e:	2201      	movs	r2, #1
 80010a0:	2180      	movs	r1, #128	; 0x80
 80010a2:	4833      	ldr	r0, [pc, #204]	; (8001170 <main+0x118>)
 80010a4:	f000 ff64 	bl	8001f70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_SET);
 80010a8:	2201      	movs	r2, #1
 80010aa:	2180      	movs	r1, #128	; 0x80
 80010ac:	4831      	ldr	r0, [pc, #196]	; (8001174 <main+0x11c>)
 80010ae:	f000 ff5f 	bl	8001f70 <HAL_GPIO_WritePin>

  HAL_Delay(500);
 80010b2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80010b6:	f000 fc67 	bl	8001988 <HAL_Delay>

  HAL_GPIO_WritePin(RED_LED_GPIO_Port, RED_LED_Pin, GPIO_PIN_RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80010c0:	482b      	ldr	r0, [pc, #172]	; (8001170 <main+0x118>)
 80010c2:	f000 ff55 	bl	8001f70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 80010c6:	2200      	movs	r2, #0
 80010c8:	2180      	movs	r1, #128	; 0x80
 80010ca:	4829      	ldr	r0, [pc, #164]	; (8001170 <main+0x118>)
 80010cc:	f000 ff50 	bl	8001f70 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 80010d0:	2200      	movs	r2, #0
 80010d2:	2180      	movs	r1, #128	; 0x80
 80010d4:	4827      	ldr	r0, [pc, #156]	; (8001174 <main+0x11c>)
 80010d6:	f000 ff4b 	bl	8001f70 <HAL_GPIO_WritePin>

  uint8_t old_pinStatus = 0;
 80010da:	2300      	movs	r3, #0
 80010dc:	71fb      	strb	r3, [r7, #7]
  uint8_t new_pinStatus = 0;
 80010de:	2300      	movs	r3, #0
 80010e0:	71bb      	strb	r3, [r7, #6]

	while(1){

		//Init Display if button if pressed
		if(ButtonActiveFlag == 1){
 80010e2:	4b20      	ldr	r3, [pc, #128]	; (8001164 <main+0x10c>)
 80010e4:	781b      	ldrb	r3, [r3, #0]
 80010e6:	b2db      	uxtb	r3, r3
 80010e8:	2b01      	cmp	r3, #1
 80010ea:	d104      	bne.n	80010f6 <main+0x9e>
			ButtonActiveFlag = 0;
 80010ec:	4b1d      	ldr	r3, [pc, #116]	; (8001164 <main+0x10c>)
 80010ee:	2200      	movs	r2, #0
 80010f0:	701a      	strb	r2, [r3, #0]
			InitSystem_Display();
 80010f2:	f7ff fa0b 	bl	800050c <InitSystem_Display>
		}

		HAL_Delay(10);
 80010f6:	200a      	movs	r0, #10
 80010f8:	f000 fc46 	bl	8001988 <HAL_Delay>

		if (WindDir_Flag == 1) {
 80010fc:	4b1a      	ldr	r3, [pc, #104]	; (8001168 <main+0x110>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	b2db      	uxtb	r3, r3
 8001102:	2b01      	cmp	r3, #1
 8001104:	d11b      	bne.n	800113e <main+0xe6>
			//Disable Wind Dir ISR.
			HAL_NVIC_DisableIRQ(EXTI9_5_IRQn);
 8001106:	2017      	movs	r0, #23
 8001108:	f000 fd85 	bl	8001c16 <HAL_NVIC_DisableIRQ>

			//Reset Flag
			WindDir_Flag = 0;
 800110c:	4b16      	ldr	r3, [pc, #88]	; (8001168 <main+0x110>)
 800110e:	2200      	movs	r2, #0
 8001110:	701a      	strb	r2, [r3, #0]


			HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_SET);
 8001112:	2201      	movs	r2, #1
 8001114:	2180      	movs	r1, #128	; 0x80
 8001116:	4816      	ldr	r0, [pc, #88]	; (8001170 <main+0x118>)
 8001118:	f000 ff2a 	bl	8001f70 <HAL_GPIO_WritePin>
			HAL_Delay(50);
 800111c:	2032      	movs	r0, #50	; 0x32
 800111e:	f000 fc33 	bl	8001988 <HAL_Delay>
			HAL_GPIO_WritePin(BLUE_LED_GPIO_Port, BLUE_LED_Pin, GPIO_PIN_RESET);
 8001122:	2200      	movs	r2, #0
 8001124:	2180      	movs	r1, #128	; 0x80
 8001126:	4812      	ldr	r0, [pc, #72]	; (8001170 <main+0x118>)
 8001128:	f000 ff22 	bl	8001f70 <HAL_GPIO_WritePin>

			//HAL_I2C_Mem_Read(&hi2c2, (0x20 << 1), 0x00, 1, &new_pinStatus, 1, 20);
			new_pinStatus = ReadPinStatus();
 800112c:	f7ff ff7c 	bl	8001028 <ReadPinStatus>
 8001130:	4603      	mov	r3, r0
 8001132:	71bb      	strb	r3, [r7, #6]
			//Clear ISR
			ClearINT();
 8001134:	f7ff ff60 	bl	8000ff8 <ClearINT>

			//Enable Wind Dir ISR.
			HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001138:	2017      	movs	r0, #23
 800113a:	f000 fd5e 	bl	8001bfa <HAL_NVIC_EnableIRQ>
		}
		//Update wind Direction if a change occurred
		if ((new_pinStatus != old_pinStatus) && (new_pinStatus != 0)) {
 800113e:	79ba      	ldrb	r2, [r7, #6]
 8001140:	79fb      	ldrb	r3, [r7, #7]
 8001142:	429a      	cmp	r2, r3
 8001144:	d0cd      	beq.n	80010e2 <main+0x8a>
 8001146:	79bb      	ldrb	r3, [r7, #6]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d0ca      	beq.n	80010e2 <main+0x8a>
			old_pinStatus = new_pinStatus;
 800114c:	79bb      	ldrb	r3, [r7, #6]
 800114e:	71fb      	strb	r3, [r7, #7]
			Update_Dir_Display(old_pinStatus);
 8001150:	79fb      	ldrb	r3, [r7, #7]
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff fadc 	bl	8000710 <Update_Dir_Display>
		if(ButtonActiveFlag == 1){
 8001158:	e7c3      	b.n	80010e2 <main+0x8a>
 800115a:	bf00      	nop
 800115c:	20000170 	.word	0x20000170
 8001160:	2000010c 	.word	0x2000010c
 8001164:	20000108 	.word	0x20000108
 8001168:	20000028 	.word	0x20000028
 800116c:	20000174 	.word	0x20000174
 8001170:	48000400 	.word	0x48000400
 8001174:	48000800 	.word	0x48000800

08001178 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001178:	b580      	push	{r7, lr}
 800117a:	b096      	sub	sp, #88	; 0x58
 800117c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	2244      	movs	r2, #68	; 0x44
 8001184:	2100      	movs	r1, #0
 8001186:	4618      	mov	r0, r3
 8001188:	f004 fa7c 	bl	8005684 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800118c:	463b      	mov	r3, r7
 800118e:	2200      	movs	r2, #0
 8001190:	601a      	str	r2, [r3, #0]
 8001192:	605a      	str	r2, [r3, #4]
 8001194:	609a      	str	r2, [r3, #8]
 8001196:	60da      	str	r2, [r3, #12]
 8001198:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 800119a:	f44f 7000 	mov.w	r0, #512	; 0x200
 800119e:	f001 fcb1 	bl	8002b04 <HAL_PWREx_ControlVoltageScaling>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <SystemClock_Config+0x34>
  {
    Error_Handler();
 80011a8:	f000 f9d4 	bl	8001554 <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 80011ac:	2310      	movs	r3, #16
 80011ae:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80011b0:	2301      	movs	r3, #1
 80011b2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 80011b4:	2300      	movs	r3, #0
 80011b6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 80011b8:	2360      	movs	r3, #96	; 0x60
 80011ba:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011bc:	2302      	movs	r3, #2
 80011be:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80011c0:	2301      	movs	r3, #1
 80011c2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80011c4:	2301      	movs	r3, #1
 80011c6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 20;
 80011c8:	2314      	movs	r3, #20
 80011ca:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011cc:	2302      	movs	r3, #2
 80011ce:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80011d0:	2302      	movs	r3, #2
 80011d2:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80011d4:	2302      	movs	r3, #2
 80011d6:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80011d8:	f107 0314 	add.w	r3, r7, #20
 80011dc:	4618      	mov	r0, r3
 80011de:	f001 fd35 	bl	8002c4c <HAL_RCC_OscConfig>
 80011e2:	4603      	mov	r3, r0
 80011e4:	2b00      	cmp	r3, #0
 80011e6:	d001      	beq.n	80011ec <SystemClock_Config+0x74>
  {
    Error_Handler();
 80011e8:	f000 f9b4 	bl	8001554 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80011ec:	230f      	movs	r3, #15
 80011ee:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80011f0:	2303      	movs	r3, #3
 80011f2:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80011f4:	2300      	movs	r3, #0
 80011f6:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80011f8:	2300      	movs	r3, #0
 80011fa:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80011fc:	2300      	movs	r3, #0
 80011fe:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001200:	463b      	mov	r3, r7
 8001202:	2101      	movs	r1, #1
 8001204:	4618      	mov	r0, r3
 8001206:	f002 f947 	bl	8003498 <HAL_RCC_ClockConfig>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001210:	f000 f9a0 	bl	8001554 <Error_Handler>
  }
}
 8001214:	bf00      	nop
 8001216:	3758      	adds	r7, #88	; 0x58
 8001218:	46bd      	mov	sp, r7
 800121a:	bd80      	pop	{r7, pc}

0800121c <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001220:	4b1b      	ldr	r3, [pc, #108]	; (8001290 <MX_I2C2_Init+0x74>)
 8001222:	4a1c      	ldr	r2, [pc, #112]	; (8001294 <MX_I2C2_Init+0x78>)
 8001224:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x7000F2FF;
 8001226:	4b1a      	ldr	r3, [pc, #104]	; (8001290 <MX_I2C2_Init+0x74>)
 8001228:	4a1b      	ldr	r2, [pc, #108]	; (8001298 <MX_I2C2_Init+0x7c>)
 800122a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800122c:	4b18      	ldr	r3, [pc, #96]	; (8001290 <MX_I2C2_Init+0x74>)
 800122e:	2200      	movs	r2, #0
 8001230:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001232:	4b17      	ldr	r3, [pc, #92]	; (8001290 <MX_I2C2_Init+0x74>)
 8001234:	2201      	movs	r2, #1
 8001236:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001238:	4b15      	ldr	r3, [pc, #84]	; (8001290 <MX_I2C2_Init+0x74>)
 800123a:	2200      	movs	r2, #0
 800123c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800123e:	4b14      	ldr	r3, [pc, #80]	; (8001290 <MX_I2C2_Init+0x74>)
 8001240:	2200      	movs	r2, #0
 8001242:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001244:	4b12      	ldr	r3, [pc, #72]	; (8001290 <MX_I2C2_Init+0x74>)
 8001246:	2200      	movs	r2, #0
 8001248:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800124a:	4b11      	ldr	r3, [pc, #68]	; (8001290 <MX_I2C2_Init+0x74>)
 800124c:	2200      	movs	r2, #0
 800124e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_ENABLE;
 8001250:	4b0f      	ldr	r3, [pc, #60]	; (8001290 <MX_I2C2_Init+0x74>)
 8001252:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001256:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001258:	480d      	ldr	r0, [pc, #52]	; (8001290 <MX_I2C2_Init+0x74>)
 800125a:	f000 fec4 	bl	8001fe6 <HAL_I2C_Init>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d001      	beq.n	8001268 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001264:	f000 f976 	bl	8001554 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001268:	2100      	movs	r1, #0
 800126a:	4809      	ldr	r0, [pc, #36]	; (8001290 <MX_I2C2_Init+0x74>)
 800126c:	f001 fb92 	bl	8002994 <HAL_I2CEx_ConfigAnalogFilter>
 8001270:	4603      	mov	r3, r0
 8001272:	2b00      	cmp	r3, #0
 8001274:	d001      	beq.n	800127a <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001276:	f000 f96d 	bl	8001554 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800127a:	2100      	movs	r1, #0
 800127c:	4804      	ldr	r0, [pc, #16]	; (8001290 <MX_I2C2_Init+0x74>)
 800127e:	f001 fbd4 	bl	8002a2a <HAL_I2CEx_ConfigDigitalFilter>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d001      	beq.n	800128c <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001288:	f000 f964 	bl	8001554 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800128c:	bf00      	nop
 800128e:	bd80      	pop	{r7, pc}
 8001290:	2000002c 	.word	0x2000002c
 8001294:	40005800 	.word	0x40005800
 8001298:	7000f2ff 	.word	0x7000f2ff

0800129c <MX_LPUART1_UART_Init>:
  * @brief LPUART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_LPUART1_UART_Init(void)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 80012a0:	4b23      	ldr	r3, [pc, #140]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 80012a2:	4a24      	ldr	r2, [pc, #144]	; (8001334 <MX_LPUART1_UART_Init+0x98>)
 80012a4:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 80012a6:	4b22      	ldr	r3, [pc, #136]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 80012a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80012ac:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_7B;
 80012ae:	4b20      	ldr	r3, [pc, #128]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 80012b0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80012b4:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 80012b6:	4b1e      	ldr	r3, [pc, #120]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 80012b8:	2200      	movs	r2, #0
 80012ba:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 80012bc:	4b1c      	ldr	r3, [pc, #112]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 80012be:	2200      	movs	r2, #0
 80012c0:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 80012c2:	4b1b      	ldr	r3, [pc, #108]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 80012c4:	220c      	movs	r2, #12
 80012c6:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80012c8:	4b19      	ldr	r3, [pc, #100]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 80012ca:	2200      	movs	r2, #0
 80012cc:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80012ce:	4b18      	ldr	r3, [pc, #96]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80012d4:	4b16      	ldr	r3, [pc, #88]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	625a      	str	r2, [r3, #36]	; 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80012da:	4b15      	ldr	r3, [pc, #84]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 80012dc:	2200      	movs	r2, #0
 80012de:	629a      	str	r2, [r3, #40]	; 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 80012e0:	4b13      	ldr	r3, [pc, #76]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 80012e2:	2200      	movs	r2, #0
 80012e4:	665a      	str	r2, [r3, #100]	; 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 80012e6:	4812      	ldr	r0, [pc, #72]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 80012e8:	f003 fbfc 	bl	8004ae4 <HAL_UART_Init>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <MX_LPUART1_UART_Init+0x5a>
  {
    Error_Handler();
 80012f2:	f000 f92f 	bl	8001554 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80012f6:	2100      	movs	r1, #0
 80012f8:	480d      	ldr	r0, [pc, #52]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 80012fa:	f004 f8ab 	bl	8005454 <HAL_UARTEx_SetTxFifoThreshold>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_LPUART1_UART_Init+0x6c>
  {
    Error_Handler();
 8001304:	f000 f926 	bl	8001554 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001308:	2100      	movs	r1, #0
 800130a:	4809      	ldr	r0, [pc, #36]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 800130c:	f004 f8e0 	bl	80054d0 <HAL_UARTEx_SetRxFifoThreshold>
 8001310:	4603      	mov	r3, r0
 8001312:	2b00      	cmp	r3, #0
 8001314:	d001      	beq.n	800131a <MX_LPUART1_UART_Init+0x7e>
  {
    Error_Handler();
 8001316:	f000 f91d 	bl	8001554 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800131a:	4805      	ldr	r0, [pc, #20]	; (8001330 <MX_LPUART1_UART_Init+0x94>)
 800131c:	f004 f861 	bl	80053e2 <HAL_UARTEx_DisableFifoMode>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d001      	beq.n	800132a <MX_LPUART1_UART_Init+0x8e>
  {
    Error_Handler();
 8001326:	f000 f915 	bl	8001554 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 800132a:	bf00      	nop
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	20000078 	.word	0x20000078
 8001334:	40008000 	.word	0x40008000

08001338 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001338:	b580      	push	{r7, lr}
 800133a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800133c:	4b1b      	ldr	r3, [pc, #108]	; (80013ac <MX_SPI1_Init+0x74>)
 800133e:	4a1c      	ldr	r2, [pc, #112]	; (80013b0 <MX_SPI1_Init+0x78>)
 8001340:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001342:	4b1a      	ldr	r3, [pc, #104]	; (80013ac <MX_SPI1_Init+0x74>)
 8001344:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001348:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800134a:	4b18      	ldr	r3, [pc, #96]	; (80013ac <MX_SPI1_Init+0x74>)
 800134c:	2200      	movs	r2, #0
 800134e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001350:	4b16      	ldr	r3, [pc, #88]	; (80013ac <MX_SPI1_Init+0x74>)
 8001352:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8001356:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001358:	4b14      	ldr	r3, [pc, #80]	; (80013ac <MX_SPI1_Init+0x74>)
 800135a:	2200      	movs	r2, #0
 800135c:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800135e:	4b13      	ldr	r3, [pc, #76]	; (80013ac <MX_SPI1_Init+0x74>)
 8001360:	2200      	movs	r2, #0
 8001362:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001364:	4b11      	ldr	r3, [pc, #68]	; (80013ac <MX_SPI1_Init+0x74>)
 8001366:	f44f 7200 	mov.w	r2, #512	; 0x200
 800136a:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800136c:	4b0f      	ldr	r3, [pc, #60]	; (80013ac <MX_SPI1_Init+0x74>)
 800136e:	2208      	movs	r2, #8
 8001370:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001372:	4b0e      	ldr	r3, [pc, #56]	; (80013ac <MX_SPI1_Init+0x74>)
 8001374:	2200      	movs	r2, #0
 8001376:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001378:	4b0c      	ldr	r3, [pc, #48]	; (80013ac <MX_SPI1_Init+0x74>)
 800137a:	2200      	movs	r2, #0
 800137c:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800137e:	4b0b      	ldr	r3, [pc, #44]	; (80013ac <MX_SPI1_Init+0x74>)
 8001380:	2200      	movs	r2, #0
 8001382:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8001384:	4b09      	ldr	r3, [pc, #36]	; (80013ac <MX_SPI1_Init+0x74>)
 8001386:	2207      	movs	r2, #7
 8001388:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800138a:	4b08      	ldr	r3, [pc, #32]	; (80013ac <MX_SPI1_Init+0x74>)
 800138c:	2200      	movs	r2, #0
 800138e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8001390:	4b06      	ldr	r3, [pc, #24]	; (80013ac <MX_SPI1_Init+0x74>)
 8001392:	2208      	movs	r2, #8
 8001394:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001396:	4805      	ldr	r0, [pc, #20]	; (80013ac <MX_SPI1_Init+0x74>)
 8001398:	f003 f836 	bl	8004408 <HAL_SPI_Init>
 800139c:	4603      	mov	r3, r0
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d001      	beq.n	80013a6 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 80013a2:	f000 f8d7 	bl	8001554 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80013a6:	bf00      	nop
 80013a8:	bd80      	pop	{r7, pc}
 80013aa:	bf00      	nop
 80013ac:	2000010c 	.word	0x2000010c
 80013b0:	40013000 	.word	0x40013000

080013b4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b08a      	sub	sp, #40	; 0x28
 80013b8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013ba:	f107 0314 	add.w	r3, r7, #20
 80013be:	2200      	movs	r2, #0
 80013c0:	601a      	str	r2, [r3, #0]
 80013c2:	605a      	str	r2, [r3, #4]
 80013c4:	609a      	str	r2, [r3, #8]
 80013c6:	60da      	str	r2, [r3, #12]
 80013c8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80013ca:	4a5d      	ldr	r2, [pc, #372]	; (8001540 <MX_GPIO_Init+0x18c>)
 80013cc:	4b5c      	ldr	r3, [pc, #368]	; (8001540 <MX_GPIO_Init+0x18c>)
 80013ce:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d0:	f043 0310 	orr.w	r3, r3, #16
 80013d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013d6:	4b5a      	ldr	r3, [pc, #360]	; (8001540 <MX_GPIO_Init+0x18c>)
 80013d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013da:	f003 0310 	and.w	r3, r3, #16
 80013de:	613b      	str	r3, [r7, #16]
 80013e0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013e2:	4a57      	ldr	r2, [pc, #348]	; (8001540 <MX_GPIO_Init+0x18c>)
 80013e4:	4b56      	ldr	r3, [pc, #344]	; (8001540 <MX_GPIO_Init+0x18c>)
 80013e6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e8:	f043 0304 	orr.w	r3, r3, #4
 80013ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013ee:	4b54      	ldr	r3, [pc, #336]	; (8001540 <MX_GPIO_Init+0x18c>)
 80013f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f2:	f003 0304 	and.w	r3, r3, #4
 80013f6:	60fb      	str	r3, [r7, #12]
 80013f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80013fa:	4a51      	ldr	r2, [pc, #324]	; (8001540 <MX_GPIO_Init+0x18c>)
 80013fc:	4b50      	ldr	r3, [pc, #320]	; (8001540 <MX_GPIO_Init+0x18c>)
 80013fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001400:	f043 0320 	orr.w	r3, r3, #32
 8001404:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001406:	4b4e      	ldr	r3, [pc, #312]	; (8001540 <MX_GPIO_Init+0x18c>)
 8001408:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140a:	f003 0320 	and.w	r3, r3, #32
 800140e:	60bb      	str	r3, [r7, #8]
 8001410:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001412:	4a4b      	ldr	r2, [pc, #300]	; (8001540 <MX_GPIO_Init+0x18c>)
 8001414:	4b4a      	ldr	r3, [pc, #296]	; (8001540 <MX_GPIO_Init+0x18c>)
 8001416:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001418:	f043 0301 	orr.w	r3, r3, #1
 800141c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800141e:	4b48      	ldr	r3, [pc, #288]	; (8001540 <MX_GPIO_Init+0x18c>)
 8001420:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001422:	f003 0301 	and.w	r3, r3, #1
 8001426:	607b      	str	r3, [r7, #4]
 8001428:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800142a:	4a45      	ldr	r2, [pc, #276]	; (8001540 <MX_GPIO_Init+0x18c>)
 800142c:	4b44      	ldr	r3, [pc, #272]	; (8001540 <MX_GPIO_Init+0x18c>)
 800142e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001430:	f043 0302 	orr.w	r3, r3, #2
 8001434:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001436:	4b42      	ldr	r3, [pc, #264]	; (8001540 <MX_GPIO_Init+0x18c>)
 8001438:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800143a:	f003 0302 	and.w	r3, r3, #2
 800143e:	603b      	str	r3, [r7, #0]
 8001440:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI_CLK_GPIO_Port, SPI_CLK_Pin, GPIO_PIN_RESET);
 8001442:	2200      	movs	r2, #0
 8001444:	2101      	movs	r1, #1
 8001446:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800144a:	f000 fd91 	bl	8001f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI_OUT_Pin|RED_LED_Pin|BLUE_LED_Pin, GPIO_PIN_RESET);
 800144e:	2200      	movs	r2, #0
 8001450:	f244 0181 	movw	r1, #16513	; 0x4081
 8001454:	483b      	ldr	r0, [pc, #236]	; (8001544 <MX_GPIO_Init+0x190>)
 8001456:	f000 fd8b 	bl	8001f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DATA_CMD_LCD_Pin|LCD_CS_Pin, GPIO_PIN_RESET);
 800145a:	2200      	movs	r2, #0
 800145c:	f44f 51a0 	mov.w	r1, #5120	; 0x1400
 8001460:	4839      	ldr	r0, [pc, #228]	; (8001548 <MX_GPIO_Init+0x194>)
 8001462:	f000 fd85 	bl	8001f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GREEN_LED_GPIO_Port, GREEN_LED_Pin, GPIO_PIN_RESET);
 8001466:	2200      	movs	r2, #0
 8001468:	2180      	movs	r1, #128	; 0x80
 800146a:	4838      	ldr	r0, [pc, #224]	; (800154c <MX_GPIO_Init+0x198>)
 800146c:	f000 fd80 	bl	8001f70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : WIND_DIR_INT_Pin */
  GPIO_InitStruct.Pin = WIND_DIR_INT_Pin;
 8001470:	2320      	movs	r3, #32
 8001472:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001474:	4b36      	ldr	r3, [pc, #216]	; (8001550 <MX_GPIO_Init+0x19c>)
 8001476:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001478:	2300      	movs	r3, #0
 800147a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(WIND_DIR_INT_GPIO_Port, &GPIO_InitStruct);
 800147c:	f107 0314 	add.w	r3, r7, #20
 8001480:	4619      	mov	r1, r3
 8001482:	4831      	ldr	r0, [pc, #196]	; (8001548 <MX_GPIO_Init+0x194>)
 8001484:	f000 fbe2 	bl	8001c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_BUTTON_Pin */
  GPIO_InitStruct.Pin = USER_BUTTON_Pin;
 8001488:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800148c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800148e:	4b30      	ldr	r3, [pc, #192]	; (8001550 <MX_GPIO_Init+0x19c>)
 8001490:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001492:	2300      	movs	r3, #0
 8001494:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER_BUTTON_GPIO_Port, &GPIO_InitStruct);
 8001496:	f107 0314 	add.w	r3, r7, #20
 800149a:	4619      	mov	r1, r3
 800149c:	482b      	ldr	r0, [pc, #172]	; (800154c <MX_GPIO_Init+0x198>)
 800149e:	f000 fbd5 	bl	8001c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI_CLK_Pin */
  GPIO_InitStruct.Pin = SPI_CLK_Pin;
 80014a2:	2301      	movs	r3, #1
 80014a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014a6:	2301      	movs	r3, #1
 80014a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014aa:	2300      	movs	r3, #0
 80014ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ae:	2300      	movs	r3, #0
 80014b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI_CLK_GPIO_Port, &GPIO_InitStruct);
 80014b2:	f107 0314 	add.w	r3, r7, #20
 80014b6:	4619      	mov	r1, r3
 80014b8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80014bc:	f000 fbc6 	bl	8001c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI_OUT_Pin RED_LED_Pin BLUE_LED_Pin */
  GPIO_InitStruct.Pin = SPI_OUT_Pin|RED_LED_Pin|BLUE_LED_Pin;
 80014c0:	f244 0381 	movw	r3, #16513	; 0x4081
 80014c4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014c6:	2301      	movs	r3, #1
 80014c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ca:	2300      	movs	r3, #0
 80014cc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ce:	2300      	movs	r3, #0
 80014d0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d2:	f107 0314 	add.w	r3, r7, #20
 80014d6:	4619      	mov	r1, r3
 80014d8:	481a      	ldr	r0, [pc, #104]	; (8001544 <MX_GPIO_Init+0x190>)
 80014da:	f000 fbb7 	bl	8001c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : DATA_CMD_LCD_Pin LCD_CS_Pin */
  GPIO_InitStruct.Pin = DATA_CMD_LCD_Pin|LCD_CS_Pin;
 80014de:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80014e2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014e4:	2301      	movs	r3, #1
 80014e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014e8:	2300      	movs	r3, #0
 80014ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014ec:	2300      	movs	r3, #0
 80014ee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014f0:	f107 0314 	add.w	r3, r7, #20
 80014f4:	4619      	mov	r1, r3
 80014f6:	4814      	ldr	r0, [pc, #80]	; (8001548 <MX_GPIO_Init+0x194>)
 80014f8:	f000 fba8 	bl	8001c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : GREEN_LED_Pin */
  GPIO_InitStruct.Pin = GREEN_LED_Pin;
 80014fc:	2380      	movs	r3, #128	; 0x80
 80014fe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001500:	2301      	movs	r3, #1
 8001502:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001504:	2300      	movs	r3, #0
 8001506:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001508:	2300      	movs	r3, #0
 800150a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GREEN_LED_GPIO_Port, &GPIO_InitStruct);
 800150c:	f107 0314 	add.w	r3, r7, #20
 8001510:	4619      	mov	r1, r3
 8001512:	480e      	ldr	r0, [pc, #56]	; (800154c <MX_GPIO_Init+0x198>)
 8001514:	f000 fb9a 	bl	8001c4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001518:	2200      	movs	r2, #0
 800151a:	2100      	movs	r1, #0
 800151c:	2017      	movs	r0, #23
 800151e:	f000 fb50 	bl	8001bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001522:	2017      	movs	r0, #23
 8001524:	f000 fb69 	bl	8001bfa <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8001528:	2200      	movs	r2, #0
 800152a:	2100      	movs	r1, #0
 800152c:	2028      	movs	r0, #40	; 0x28
 800152e:	f000 fb48 	bl	8001bc2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001532:	2028      	movs	r0, #40	; 0x28
 8001534:	f000 fb61 	bl	8001bfa <HAL_NVIC_EnableIRQ>

}
 8001538:	bf00      	nop
 800153a:	3728      	adds	r7, #40	; 0x28
 800153c:	46bd      	mov	sp, r7
 800153e:	bd80      	pop	{r7, pc}
 8001540:	40021000 	.word	0x40021000
 8001544:	48000400 	.word	0x48000400
 8001548:	48001000 	.word	0x48001000
 800154c:	48000800 	.word	0x48000800
 8001550:	10210000 	.word	0x10210000

08001554 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001554:	b480      	push	{r7}
 8001556:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001558:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800155a:	e7fe      	b.n	800155a <Error_Handler+0x6>

0800155c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800155c:	b480      	push	{r7}
 800155e:	b083      	sub	sp, #12
 8001560:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001562:	4a0f      	ldr	r2, [pc, #60]	; (80015a0 <HAL_MspInit+0x44>)
 8001564:	4b0e      	ldr	r3, [pc, #56]	; (80015a0 <HAL_MspInit+0x44>)
 8001566:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001568:	f043 0301 	orr.w	r3, r3, #1
 800156c:	6613      	str	r3, [r2, #96]	; 0x60
 800156e:	4b0c      	ldr	r3, [pc, #48]	; (80015a0 <HAL_MspInit+0x44>)
 8001570:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001572:	f003 0301 	and.w	r3, r3, #1
 8001576:	607b      	str	r3, [r7, #4]
 8001578:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800157a:	4a09      	ldr	r2, [pc, #36]	; (80015a0 <HAL_MspInit+0x44>)
 800157c:	4b08      	ldr	r3, [pc, #32]	; (80015a0 <HAL_MspInit+0x44>)
 800157e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001580:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001584:	6593      	str	r3, [r2, #88]	; 0x58
 8001586:	4b06      	ldr	r3, [pc, #24]	; (80015a0 <HAL_MspInit+0x44>)
 8001588:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800158a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800158e:	603b      	str	r3, [r7, #0]
 8001590:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001592:	bf00      	nop
 8001594:	370c      	adds	r7, #12
 8001596:	46bd      	mov	sp, r7
 8001598:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159c:	4770      	bx	lr
 800159e:	bf00      	nop
 80015a0:	40021000 	.word	0x40021000

080015a4 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b0ae      	sub	sp, #184	; 0xb8
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ac:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
 80015ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80015bc:	f107 0310 	add.w	r3, r7, #16
 80015c0:	2294      	movs	r2, #148	; 0x94
 80015c2:	2100      	movs	r1, #0
 80015c4:	4618      	mov	r0, r3
 80015c6:	f004 f85d 	bl	8005684 <memset>
  if(hi2c->Instance==I2C2)
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	681b      	ldr	r3, [r3, #0]
 80015ce:	4a21      	ldr	r2, [pc, #132]	; (8001654 <HAL_I2C_MspInit+0xb0>)
 80015d0:	4293      	cmp	r3, r2
 80015d2:	d13a      	bne.n	800164a <HAL_I2C_MspInit+0xa6>
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80015d4:	2380      	movs	r3, #128	; 0x80
 80015d6:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80015d8:	2300      	movs	r3, #0
 80015da:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015dc:	f107 0310 	add.w	r3, r7, #16
 80015e0:	4618      	mov	r0, r3
 80015e2:	f002 fa09 	bl	80039f8 <HAL_RCCEx_PeriphCLKConfig>
 80015e6:	4603      	mov	r3, r0
 80015e8:	2b00      	cmp	r3, #0
 80015ea:	d001      	beq.n	80015f0 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 80015ec:	f7ff ffb2 	bl	8001554 <Error_Handler>
    }

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80015f0:	4a19      	ldr	r2, [pc, #100]	; (8001658 <HAL_I2C_MspInit+0xb4>)
 80015f2:	4b19      	ldr	r3, [pc, #100]	; (8001658 <HAL_I2C_MspInit+0xb4>)
 80015f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80015f6:	f043 0320 	orr.w	r3, r3, #32
 80015fa:	64d3      	str	r3, [r2, #76]	; 0x4c
 80015fc:	4b16      	ldr	r3, [pc, #88]	; (8001658 <HAL_I2C_MspInit+0xb4>)
 80015fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001600:	f003 0320 	and.w	r3, r3, #32
 8001604:	60fb      	str	r3, [r7, #12]
 8001606:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PF0     ------> I2C2_SDA
    PF1     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001608:	2303      	movs	r3, #3
 800160a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800160e:	2312      	movs	r3, #18
 8001610:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800161a:	2303      	movs	r3, #3
 800161c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001620:	2304      	movs	r3, #4
 8001622:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001626:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800162a:	4619      	mov	r1, r3
 800162c:	480b      	ldr	r0, [pc, #44]	; (800165c <HAL_I2C_MspInit+0xb8>)
 800162e:	f000 fb0d 	bl	8001c4c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001632:	4a09      	ldr	r2, [pc, #36]	; (8001658 <HAL_I2C_MspInit+0xb4>)
 8001634:	4b08      	ldr	r3, [pc, #32]	; (8001658 <HAL_I2C_MspInit+0xb4>)
 8001636:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001638:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800163c:	6593      	str	r3, [r2, #88]	; 0x58
 800163e:	4b06      	ldr	r3, [pc, #24]	; (8001658 <HAL_I2C_MspInit+0xb4>)
 8001640:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001642:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001646:	60bb      	str	r3, [r7, #8]
 8001648:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800164a:	bf00      	nop
 800164c:	37b8      	adds	r7, #184	; 0xb8
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	40005800 	.word	0x40005800
 8001658:	40021000 	.word	0x40021000
 800165c:	48001400 	.word	0x48001400

08001660 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b0ae      	sub	sp, #184	; 0xb8
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001668:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
 8001670:	605a      	str	r2, [r3, #4]
 8001672:	609a      	str	r2, [r3, #8]
 8001674:	60da      	str	r2, [r3, #12]
 8001676:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001678:	f107 0310 	add.w	r3, r7, #16
 800167c:	2294      	movs	r2, #148	; 0x94
 800167e:	2100      	movs	r1, #0
 8001680:	4618      	mov	r0, r3
 8001682:	f003 ffff 	bl	8005684 <memset>
  if(huart->Instance==LPUART1)
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a21      	ldr	r2, [pc, #132]	; (8001710 <HAL_UART_MspInit+0xb0>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d13b      	bne.n	8001708 <HAL_UART_MspInit+0xa8>
  /* USER CODE BEGIN LPUART1_MspInit 0 */

  /* USER CODE END LPUART1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001690:	2320      	movs	r3, #32
 8001692:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001694:	2300      	movs	r3, #0
 8001696:	663b      	str	r3, [r7, #96]	; 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001698:	f107 0310 	add.w	r3, r7, #16
 800169c:	4618      	mov	r0, r3
 800169e:	f002 f9ab 	bl	80039f8 <HAL_RCCEx_PeriphCLKConfig>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d001      	beq.n	80016ac <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80016a8:	f7ff ff54 	bl	8001554 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 80016ac:	4a19      	ldr	r2, [pc, #100]	; (8001714 <HAL_UART_MspInit+0xb4>)
 80016ae:	4b19      	ldr	r3, [pc, #100]	; (8001714 <HAL_UART_MspInit+0xb4>)
 80016b0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016b2:	f043 0301 	orr.w	r3, r3, #1
 80016b6:	65d3      	str	r3, [r2, #92]	; 0x5c
 80016b8:	4b16      	ldr	r3, [pc, #88]	; (8001714 <HAL_UART_MspInit+0xb4>)
 80016ba:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80016bc:	f003 0301 	and.w	r3, r3, #1
 80016c0:	60fb      	str	r3, [r7, #12]
 80016c2:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80016c4:	4a13      	ldr	r2, [pc, #76]	; (8001714 <HAL_UART_MspInit+0xb4>)
 80016c6:	4b13      	ldr	r3, [pc, #76]	; (8001714 <HAL_UART_MspInit+0xb4>)
 80016c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016ca:	f043 0301 	orr.w	r3, r3, #1
 80016ce:	64d3      	str	r3, [r2, #76]	; 0x4c
 80016d0:	4b10      	ldr	r3, [pc, #64]	; (8001714 <HAL_UART_MspInit+0xb4>)
 80016d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80016d4:	f003 0301 	and.w	r3, r3, #1
 80016d8:	60bb      	str	r3, [r7, #8]
 80016da:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80016dc:	230c      	movs	r3, #12
 80016de:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016e2:	2302      	movs	r3, #2
 80016e4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e8:	2300      	movs	r3, #0
 80016ea:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016ee:	2303      	movs	r3, #3
 80016f0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 80016f4:	2308      	movs	r3, #8
 80016f6:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016fa:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80016fe:	4619      	mov	r1, r3
 8001700:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001704:	f000 faa2 	bl	8001c4c <HAL_GPIO_Init>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }

}
 8001708:	bf00      	nop
 800170a:	37b8      	adds	r7, #184	; 0xb8
 800170c:	46bd      	mov	sp, r7
 800170e:	bd80      	pop	{r7, pc}
 8001710:	40008000 	.word	0x40008000
 8001714:	40021000 	.word	0x40021000

08001718 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	b08a      	sub	sp, #40	; 0x28
 800171c:	af00      	add	r7, sp, #0
 800171e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001720:	f107 0314 	add.w	r3, r7, #20
 8001724:	2200      	movs	r2, #0
 8001726:	601a      	str	r2, [r3, #0]
 8001728:	605a      	str	r2, [r3, #4]
 800172a:	609a      	str	r2, [r3, #8]
 800172c:	60da      	str	r2, [r3, #12]
 800172e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a17      	ldr	r2, [pc, #92]	; (8001794 <HAL_SPI_MspInit+0x7c>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d128      	bne.n	800178c <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800173a:	4a17      	ldr	r2, [pc, #92]	; (8001798 <HAL_SPI_MspInit+0x80>)
 800173c:	4b16      	ldr	r3, [pc, #88]	; (8001798 <HAL_SPI_MspInit+0x80>)
 800173e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001740:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001744:	6613      	str	r3, [r2, #96]	; 0x60
 8001746:	4b14      	ldr	r3, [pc, #80]	; (8001798 <HAL_SPI_MspInit+0x80>)
 8001748:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800174a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800174e:	613b      	str	r3, [r7, #16]
 8001750:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001752:	4a11      	ldr	r2, [pc, #68]	; (8001798 <HAL_SPI_MspInit+0x80>)
 8001754:	4b10      	ldr	r3, [pc, #64]	; (8001798 <HAL_SPI_MspInit+0x80>)
 8001756:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001758:	f043 0310 	orr.w	r3, r3, #16
 800175c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800175e:	4b0e      	ldr	r3, [pc, #56]	; (8001798 <HAL_SPI_MspInit+0x80>)
 8001760:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001762:	f003 0310 	and.w	r3, r3, #16
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PE13     ------> SPI1_SCK
    PE14     ------> SPI1_MISO
    PE15     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 800176a:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800176e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001770:	2302      	movs	r3, #2
 8001772:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2300      	movs	r3, #0
 8001776:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001778:	2303      	movs	r3, #3
 800177a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800177c:	2305      	movs	r3, #5
 800177e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001780:	f107 0314 	add.w	r3, r7, #20
 8001784:	4619      	mov	r1, r3
 8001786:	4805      	ldr	r0, [pc, #20]	; (800179c <HAL_SPI_MspInit+0x84>)
 8001788:	f000 fa60 	bl	8001c4c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800178c:	bf00      	nop
 800178e:	3728      	adds	r7, #40	; 0x28
 8001790:	46bd      	mov	sp, r7
 8001792:	bd80      	pop	{r7, pc}
 8001794:	40013000 	.word	0x40013000
 8001798:	40021000 	.word	0x40021000
 800179c:	48001000 	.word	0x48001000

080017a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017a0:	b480      	push	{r7}
 80017a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80017a4:	e7fe      	b.n	80017a4 <NMI_Handler+0x4>

080017a6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017a6:	b480      	push	{r7}
 80017a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017aa:	e7fe      	b.n	80017aa <HardFault_Handler+0x4>

080017ac <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017b0:	e7fe      	b.n	80017b0 <MemManage_Handler+0x4>

080017b2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017b2:	b480      	push	{r7}
 80017b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017b6:	e7fe      	b.n	80017b6 <BusFault_Handler+0x4>

080017b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017b8:	b480      	push	{r7}
 80017ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017bc:	e7fe      	b.n	80017bc <UsageFault_Handler+0x4>

080017be <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017be:	b480      	push	{r7}
 80017c0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017c2:	bf00      	nop
 80017c4:	46bd      	mov	sp, r7
 80017c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ca:	4770      	bx	lr

080017cc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017d0:	bf00      	nop
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017da:	b480      	push	{r7}
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017ec:	f000 f8ac 	bl	8001948 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017f0:	bf00      	nop
 80017f2:	bd80      	pop	{r7, pc}

080017f4 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80017f4:	b580      	push	{r7, lr}
 80017f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_5);
 80017f8:	2020      	movs	r0, #32
 80017fa:	f000 fbd1 	bl	8001fa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  if(WindDir_Flag == 0){
 80017fe:	4b05      	ldr	r3, [pc, #20]	; (8001814 <EXTI9_5_IRQHandler+0x20>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	b2db      	uxtb	r3, r3
 8001804:	2b00      	cmp	r3, #0
 8001806:	d102      	bne.n	800180e <EXTI9_5_IRQHandler+0x1a>
	  WindDir_Flag = 1;
 8001808:	4b02      	ldr	r3, [pc, #8]	; (8001814 <EXTI9_5_IRQHandler+0x20>)
 800180a:	2201      	movs	r2, #1
 800180c:	701a      	strb	r2, [r3, #0]
  }
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20000028 	.word	0x20000028

08001818 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800181c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001820:	f000 fbbe 	bl	8001fa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  if(ButtonActiveFlag == 0){
 8001824:	4b04      	ldr	r3, [pc, #16]	; (8001838 <EXTI15_10_IRQHandler+0x20>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	b2db      	uxtb	r3, r3
 800182a:	2b00      	cmp	r3, #0
 800182c:	d102      	bne.n	8001834 <EXTI15_10_IRQHandler+0x1c>
	  ButtonActiveFlag = 1;
 800182e:	4b02      	ldr	r3, [pc, #8]	; (8001838 <EXTI15_10_IRQHandler+0x20>)
 8001830:	2201      	movs	r2, #1
 8001832:	701a      	strb	r2, [r3, #0]
  }


  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001834:	bf00      	nop
 8001836:	bd80      	pop	{r7, pc}
 8001838:	20000108 	.word	0x20000108

0800183c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800183c:	b480      	push	{r7}
 800183e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001840:	4a15      	ldr	r2, [pc, #84]	; (8001898 <SystemInit+0x5c>)
 8001842:	4b15      	ldr	r3, [pc, #84]	; (8001898 <SystemInit+0x5c>)
 8001844:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001848:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800184c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001850:	4a12      	ldr	r2, [pc, #72]	; (800189c <SystemInit+0x60>)
 8001852:	4b12      	ldr	r3, [pc, #72]	; (800189c <SystemInit+0x60>)
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f043 0301 	orr.w	r3, r3, #1
 800185a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800185c:	4b0f      	ldr	r3, [pc, #60]	; (800189c <SystemInit+0x60>)
 800185e:	2200      	movs	r2, #0
 8001860:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001862:	4a0e      	ldr	r2, [pc, #56]	; (800189c <SystemInit+0x60>)
 8001864:	4b0d      	ldr	r3, [pc, #52]	; (800189c <SystemInit+0x60>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800186c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001870:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001872:	4b0a      	ldr	r3, [pc, #40]	; (800189c <SystemInit+0x60>)
 8001874:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001878:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800187a:	4a08      	ldr	r2, [pc, #32]	; (800189c <SystemInit+0x60>)
 800187c:	4b07      	ldr	r3, [pc, #28]	; (800189c <SystemInit+0x60>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001884:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001886:	4b05      	ldr	r3, [pc, #20]	; (800189c <SystemInit+0x60>)
 8001888:	2200      	movs	r2, #0
 800188a:	619a      	str	r2, [r3, #24]
}
 800188c:	bf00      	nop
 800188e:	46bd      	mov	sp, r7
 8001890:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001894:	4770      	bx	lr
 8001896:	bf00      	nop
 8001898:	e000ed00 	.word	0xe000ed00
 800189c:	40021000 	.word	0x40021000

080018a0 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80018a6:	2300      	movs	r3, #0
 80018a8:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80018aa:	2003      	movs	r0, #3
 80018ac:	f000 f97e 	bl	8001bac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018b0:	200f      	movs	r0, #15
 80018b2:	f000 f80d 	bl	80018d0 <HAL_InitTick>
 80018b6:	4603      	mov	r3, r0
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d002      	beq.n	80018c2 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80018bc:	2301      	movs	r3, #1
 80018be:	71fb      	strb	r3, [r7, #7]
 80018c0:	e001      	b.n	80018c6 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80018c2:	f7ff fe4b 	bl	800155c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80018c6:	79fb      	ldrb	r3, [r7, #7]
}
 80018c8:	4618      	mov	r0, r3
 80018ca:	3708      	adds	r7, #8
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd80      	pop	{r7, pc}

080018d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80018d8:	2300      	movs	r3, #0
 80018da:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80018dc:	4b17      	ldr	r3, [pc, #92]	; (800193c <HAL_InitTick+0x6c>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	2b00      	cmp	r3, #0
 80018e2:	d023      	beq.n	800192c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80018e4:	4b16      	ldr	r3, [pc, #88]	; (8001940 <HAL_InitTick+0x70>)
 80018e6:	681a      	ldr	r2, [r3, #0]
 80018e8:	4b14      	ldr	r3, [pc, #80]	; (800193c <HAL_InitTick+0x6c>)
 80018ea:	781b      	ldrb	r3, [r3, #0]
 80018ec:	4619      	mov	r1, r3
 80018ee:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80018f2:	fbb3 f3f1 	udiv	r3, r3, r1
 80018f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018fa:	4618      	mov	r0, r3
 80018fc:	f000 f999 	bl	8001c32 <HAL_SYSTICK_Config>
 8001900:	4603      	mov	r3, r0
 8001902:	2b00      	cmp	r3, #0
 8001904:	d10f      	bne.n	8001926 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	2b0f      	cmp	r3, #15
 800190a:	d809      	bhi.n	8001920 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800190c:	2200      	movs	r2, #0
 800190e:	6879      	ldr	r1, [r7, #4]
 8001910:	f04f 30ff 	mov.w	r0, #4294967295
 8001914:	f000 f955 	bl	8001bc2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001918:	4a0a      	ldr	r2, [pc, #40]	; (8001944 <HAL_InitTick+0x74>)
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	6013      	str	r3, [r2, #0]
 800191e:	e007      	b.n	8001930 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001920:	2301      	movs	r3, #1
 8001922:	73fb      	strb	r3, [r7, #15]
 8001924:	e004      	b.n	8001930 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001926:	2301      	movs	r3, #1
 8001928:	73fb      	strb	r3, [r7, #15]
 800192a:	e001      	b.n	8001930 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800192c:	2301      	movs	r3, #1
 800192e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001930:	7bfb      	ldrb	r3, [r7, #15]
}
 8001932:	4618      	mov	r0, r3
 8001934:	3710      	adds	r7, #16
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop
 800193c:	20000008 	.word	0x20000008
 8001940:	20000000 	.word	0x20000000
 8001944:	20000004 	.word	0x20000004

08001948 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001948:	b480      	push	{r7}
 800194a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800194c:	4b06      	ldr	r3, [pc, #24]	; (8001968 <HAL_IncTick+0x20>)
 800194e:	781b      	ldrb	r3, [r3, #0]
 8001950:	461a      	mov	r2, r3
 8001952:	4b06      	ldr	r3, [pc, #24]	; (800196c <HAL_IncTick+0x24>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	4413      	add	r3, r2
 8001958:	4a04      	ldr	r2, [pc, #16]	; (800196c <HAL_IncTick+0x24>)
 800195a:	6013      	str	r3, [r2, #0]
}
 800195c:	bf00      	nop
 800195e:	46bd      	mov	sp, r7
 8001960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001964:	4770      	bx	lr
 8001966:	bf00      	nop
 8001968:	20000008 	.word	0x20000008
 800196c:	20000178 	.word	0x20000178

08001970 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001970:	b480      	push	{r7}
 8001972:	af00      	add	r7, sp, #0
  return uwTick;
 8001974:	4b03      	ldr	r3, [pc, #12]	; (8001984 <HAL_GetTick+0x14>)
 8001976:	681b      	ldr	r3, [r3, #0]
}
 8001978:	4618      	mov	r0, r3
 800197a:	46bd      	mov	sp, r7
 800197c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001980:	4770      	bx	lr
 8001982:	bf00      	nop
 8001984:	20000178 	.word	0x20000178

08001988 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	b084      	sub	sp, #16
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001990:	f7ff ffee 	bl	8001970 <HAL_GetTick>
 8001994:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80019a0:	d005      	beq.n	80019ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80019a2:	4b09      	ldr	r3, [pc, #36]	; (80019c8 <HAL_Delay+0x40>)
 80019a4:	781b      	ldrb	r3, [r3, #0]
 80019a6:	461a      	mov	r2, r3
 80019a8:	68fb      	ldr	r3, [r7, #12]
 80019aa:	4413      	add	r3, r2
 80019ac:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80019ae:	bf00      	nop
 80019b0:	f7ff ffde 	bl	8001970 <HAL_GetTick>
 80019b4:	4602      	mov	r2, r0
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	1ad2      	subs	r2, r2, r3
 80019ba:	68fb      	ldr	r3, [r7, #12]
 80019bc:	429a      	cmp	r2, r3
 80019be:	d3f7      	bcc.n	80019b0 <HAL_Delay+0x28>
  {
  }
}
 80019c0:	bf00      	nop
 80019c2:	3710      	adds	r7, #16
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}
 80019c8:	20000008 	.word	0x20000008

080019cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	f003 0307 	and.w	r3, r3, #7
 80019da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019dc:	4b0c      	ldr	r3, [pc, #48]	; (8001a10 <__NVIC_SetPriorityGrouping+0x44>)
 80019de:	68db      	ldr	r3, [r3, #12]
 80019e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019e2:	68ba      	ldr	r2, [r7, #8]
 80019e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80019e8:	4013      	ands	r3, r2
 80019ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019ec:	68fb      	ldr	r3, [r7, #12]
 80019ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019f0:	68bb      	ldr	r3, [r7, #8]
 80019f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80019f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80019fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019fe:	4a04      	ldr	r2, [pc, #16]	; (8001a10 <__NVIC_SetPriorityGrouping+0x44>)
 8001a00:	68bb      	ldr	r3, [r7, #8]
 8001a02:	60d3      	str	r3, [r2, #12]
}
 8001a04:	bf00      	nop
 8001a06:	3714      	adds	r7, #20
 8001a08:	46bd      	mov	sp, r7
 8001a0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a0e:	4770      	bx	lr
 8001a10:	e000ed00 	.word	0xe000ed00

08001a14 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001a14:	b480      	push	{r7}
 8001a16:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a18:	4b04      	ldr	r3, [pc, #16]	; (8001a2c <__NVIC_GetPriorityGrouping+0x18>)
 8001a1a:	68db      	ldr	r3, [r3, #12]
 8001a1c:	0a1b      	lsrs	r3, r3, #8
 8001a1e:	f003 0307 	and.w	r3, r3, #7
}
 8001a22:	4618      	mov	r0, r3
 8001a24:	46bd      	mov	sp, r7
 8001a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a2a:	4770      	bx	lr
 8001a2c:	e000ed00 	.word	0xe000ed00

08001a30 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001a30:	b480      	push	{r7}
 8001a32:	b083      	sub	sp, #12
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	4603      	mov	r3, r0
 8001a38:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	db0b      	blt.n	8001a5a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a42:	4909      	ldr	r1, [pc, #36]	; (8001a68 <__NVIC_EnableIRQ+0x38>)
 8001a44:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a48:	095b      	lsrs	r3, r3, #5
 8001a4a:	79fa      	ldrb	r2, [r7, #7]
 8001a4c:	f002 021f 	and.w	r2, r2, #31
 8001a50:	2001      	movs	r0, #1
 8001a52:	fa00 f202 	lsl.w	r2, r0, r2
 8001a56:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001a5a:	bf00      	nop
 8001a5c:	370c      	adds	r7, #12
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a64:	4770      	bx	lr
 8001a66:	bf00      	nop
 8001a68:	e000e100 	.word	0xe000e100

08001a6c <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b083      	sub	sp, #12
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	4603      	mov	r3, r0
 8001a74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a7a:	2b00      	cmp	r3, #0
 8001a7c:	db10      	blt.n	8001aa0 <__NVIC_DisableIRQ+0x34>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001a7e:	490b      	ldr	r1, [pc, #44]	; (8001aac <__NVIC_DisableIRQ+0x40>)
 8001a80:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a84:	095b      	lsrs	r3, r3, #5
 8001a86:	79fa      	ldrb	r2, [r7, #7]
 8001a88:	f002 021f 	and.w	r2, r2, #31
 8001a8c:	2001      	movs	r0, #1
 8001a8e:	fa00 f202 	lsl.w	r2, r0, r2
 8001a92:	3320      	adds	r3, #32
 8001a94:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001a98:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb 0xF":::"memory");
 8001a9c:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  }
}
 8001aa0:	bf00      	nop
 8001aa2:	370c      	adds	r7, #12
 8001aa4:	46bd      	mov	sp, r7
 8001aa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001aaa:	4770      	bx	lr
 8001aac:	e000e100 	.word	0xe000e100

08001ab0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	6039      	str	r1, [r7, #0]
 8001aba:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001abc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	db0a      	blt.n	8001ada <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ac4:	490d      	ldr	r1, [pc, #52]	; (8001afc <__NVIC_SetPriority+0x4c>)
 8001ac6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001aca:	683a      	ldr	r2, [r7, #0]
 8001acc:	b2d2      	uxtb	r2, r2
 8001ace:	0112      	lsls	r2, r2, #4
 8001ad0:	b2d2      	uxtb	r2, r2
 8001ad2:	440b      	add	r3, r1
 8001ad4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ad8:	e00a      	b.n	8001af0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ada:	4909      	ldr	r1, [pc, #36]	; (8001b00 <__NVIC_SetPriority+0x50>)
 8001adc:	79fb      	ldrb	r3, [r7, #7]
 8001ade:	f003 030f 	and.w	r3, r3, #15
 8001ae2:	3b04      	subs	r3, #4
 8001ae4:	683a      	ldr	r2, [r7, #0]
 8001ae6:	b2d2      	uxtb	r2, r2
 8001ae8:	0112      	lsls	r2, r2, #4
 8001aea:	b2d2      	uxtb	r2, r2
 8001aec:	440b      	add	r3, r1
 8001aee:	761a      	strb	r2, [r3, #24]
}
 8001af0:	bf00      	nop
 8001af2:	370c      	adds	r7, #12
 8001af4:	46bd      	mov	sp, r7
 8001af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001afa:	4770      	bx	lr
 8001afc:	e000e100 	.word	0xe000e100
 8001b00:	e000ed00 	.word	0xe000ed00

08001b04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b04:	b480      	push	{r7}
 8001b06:	b089      	sub	sp, #36	; 0x24
 8001b08:	af00      	add	r7, sp, #0
 8001b0a:	60f8      	str	r0, [r7, #12]
 8001b0c:	60b9      	str	r1, [r7, #8]
 8001b0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b10:	68fb      	ldr	r3, [r7, #12]
 8001b12:	f003 0307 	and.w	r3, r3, #7
 8001b16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b18:	69fb      	ldr	r3, [r7, #28]
 8001b1a:	f1c3 0307 	rsb	r3, r3, #7
 8001b1e:	2b04      	cmp	r3, #4
 8001b20:	bf28      	it	cs
 8001b22:	2304      	movcs	r3, #4
 8001b24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	3304      	adds	r3, #4
 8001b2a:	2b06      	cmp	r3, #6
 8001b2c:	d902      	bls.n	8001b34 <NVIC_EncodePriority+0x30>
 8001b2e:	69fb      	ldr	r3, [r7, #28]
 8001b30:	3b03      	subs	r3, #3
 8001b32:	e000      	b.n	8001b36 <NVIC_EncodePriority+0x32>
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b38:	2201      	movs	r2, #1
 8001b3a:	69bb      	ldr	r3, [r7, #24]
 8001b3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001b40:	1e5a      	subs	r2, r3, #1
 8001b42:	68bb      	ldr	r3, [r7, #8]
 8001b44:	401a      	ands	r2, r3
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001b4a:	2101      	movs	r1, #1
 8001b4c:	697b      	ldr	r3, [r7, #20]
 8001b4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001b52:	1e59      	subs	r1, r3, #1
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b58:	4313      	orrs	r3, r2
         );
}
 8001b5a:	4618      	mov	r0, r3
 8001b5c:	3724      	adds	r7, #36	; 0x24
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b64:	4770      	bx	lr
	...

08001b68 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	b082      	sub	sp, #8
 8001b6c:	af00      	add	r7, sp, #0
 8001b6e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	3b01      	subs	r3, #1
 8001b74:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001b78:	d301      	bcc.n	8001b7e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e00f      	b.n	8001b9e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001b7e:	4a0a      	ldr	r2, [pc, #40]	; (8001ba8 <SysTick_Config+0x40>)
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	3b01      	subs	r3, #1
 8001b84:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001b86:	210f      	movs	r1, #15
 8001b88:	f04f 30ff 	mov.w	r0, #4294967295
 8001b8c:	f7ff ff90 	bl	8001ab0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001b90:	4b05      	ldr	r3, [pc, #20]	; (8001ba8 <SysTick_Config+0x40>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001b96:	4b04      	ldr	r3, [pc, #16]	; (8001ba8 <SysTick_Config+0x40>)
 8001b98:	2207      	movs	r2, #7
 8001b9a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001b9c:	2300      	movs	r3, #0
}
 8001b9e:	4618      	mov	r0, r3
 8001ba0:	3708      	adds	r7, #8
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bd80      	pop	{r7, pc}
 8001ba6:	bf00      	nop
 8001ba8:	e000e010 	.word	0xe000e010

08001bac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001bb4:	6878      	ldr	r0, [r7, #4]
 8001bb6:	f7ff ff09 	bl	80019cc <__NVIC_SetPriorityGrouping>
}
 8001bba:	bf00      	nop
 8001bbc:	3708      	adds	r7, #8
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	bd80      	pop	{r7, pc}

08001bc2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001bc2:	b580      	push	{r7, lr}
 8001bc4:	b086      	sub	sp, #24
 8001bc6:	af00      	add	r7, sp, #0
 8001bc8:	4603      	mov	r3, r0
 8001bca:	60b9      	str	r1, [r7, #8]
 8001bcc:	607a      	str	r2, [r7, #4]
 8001bce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001bd0:	2300      	movs	r3, #0
 8001bd2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001bd4:	f7ff ff1e 	bl	8001a14 <__NVIC_GetPriorityGrouping>
 8001bd8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001bda:	687a      	ldr	r2, [r7, #4]
 8001bdc:	68b9      	ldr	r1, [r7, #8]
 8001bde:	6978      	ldr	r0, [r7, #20]
 8001be0:	f7ff ff90 	bl	8001b04 <NVIC_EncodePriority>
 8001be4:	4602      	mov	r2, r0
 8001be6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001bea:	4611      	mov	r1, r2
 8001bec:	4618      	mov	r0, r3
 8001bee:	f7ff ff5f 	bl	8001ab0 <__NVIC_SetPriority>
}
 8001bf2:	bf00      	nop
 8001bf4:	3718      	adds	r7, #24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b082      	sub	sp, #8
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	4603      	mov	r3, r0
 8001c02:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001c04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c08:	4618      	mov	r0, r3
 8001c0a:	f7ff ff11 	bl	8001a30 <__NVIC_EnableIRQ>
}
 8001c0e:	bf00      	nop
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b082      	sub	sp, #8
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001c20:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c24:	4618      	mov	r0, r3
 8001c26:	f7ff ff21 	bl	8001a6c <__NVIC_DisableIRQ>
}
 8001c2a:	bf00      	nop
 8001c2c:	3708      	adds	r7, #8
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c32:	b580      	push	{r7, lr}
 8001c34:	b082      	sub	sp, #8
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c3a:	6878      	ldr	r0, [r7, #4]
 8001c3c:	f7ff ff94 	bl	8001b68 <SysTick_Config>
 8001c40:	4603      	mov	r3, r0
}
 8001c42:	4618      	mov	r0, r3
 8001c44:	3708      	adds	r7, #8
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
	...

08001c4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b087      	sub	sp, #28
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
 8001c54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001c56:	2300      	movs	r3, #0
 8001c58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001c5a:	e166      	b.n	8001f2a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	2101      	movs	r1, #1
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	fa01 f303 	lsl.w	r3, r1, r3
 8001c68:	4013      	ands	r3, r2
 8001c6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001c6c:	68fb      	ldr	r3, [r7, #12]
 8001c6e:	2b00      	cmp	r3, #0
 8001c70:	f000 8158 	beq.w	8001f24 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c74:	683b      	ldr	r3, [r7, #0]
 8001c76:	685b      	ldr	r3, [r3, #4]
 8001c78:	2b01      	cmp	r3, #1
 8001c7a:	d00b      	beq.n	8001c94 <HAL_GPIO_Init+0x48>
 8001c7c:	683b      	ldr	r3, [r7, #0]
 8001c7e:	685b      	ldr	r3, [r3, #4]
 8001c80:	2b02      	cmp	r3, #2
 8001c82:	d007      	beq.n	8001c94 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8001c88:	2b11      	cmp	r3, #17
 8001c8a:	d003      	beq.n	8001c94 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001c8c:	683b      	ldr	r3, [r7, #0]
 8001c8e:	685b      	ldr	r3, [r3, #4]
 8001c90:	2b12      	cmp	r3, #18
 8001c92:	d130      	bne.n	8001cf6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	689b      	ldr	r3, [r3, #8]
 8001c98:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	005b      	lsls	r3, r3, #1
 8001c9e:	2203      	movs	r2, #3
 8001ca0:	fa02 f303 	lsl.w	r3, r2, r3
 8001ca4:	43db      	mvns	r3, r3
 8001ca6:	693a      	ldr	r2, [r7, #16]
 8001ca8:	4013      	ands	r3, r2
 8001caa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001cac:	683b      	ldr	r3, [r7, #0]
 8001cae:	68da      	ldr	r2, [r3, #12]
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	005b      	lsls	r3, r3, #1
 8001cb4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cb8:	693a      	ldr	r2, [r7, #16]
 8001cba:	4313      	orrs	r3, r2
 8001cbc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	685b      	ldr	r3, [r3, #4]
 8001cc8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001cca:	2201      	movs	r2, #1
 8001ccc:	697b      	ldr	r3, [r7, #20]
 8001cce:	fa02 f303 	lsl.w	r3, r2, r3
 8001cd2:	43db      	mvns	r3, r3
 8001cd4:	693a      	ldr	r2, [r7, #16]
 8001cd6:	4013      	ands	r3, r2
 8001cd8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	091b      	lsrs	r3, r3, #4
 8001ce0:	f003 0201 	and.w	r2, r3, #1
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cea:	693a      	ldr	r2, [r7, #16]
 8001cec:	4313      	orrs	r3, r2
 8001cee:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	693a      	ldr	r2, [r7, #16]
 8001cf4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	68db      	ldr	r3, [r3, #12]
 8001cfa:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8001cfc:	697b      	ldr	r3, [r7, #20]
 8001cfe:	005b      	lsls	r3, r3, #1
 8001d00:	2203      	movs	r2, #3
 8001d02:	fa02 f303 	lsl.w	r3, r2, r3
 8001d06:	43db      	mvns	r3, r3
 8001d08:	693a      	ldr	r2, [r7, #16]
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001d0e:	683b      	ldr	r3, [r7, #0]
 8001d10:	689a      	ldr	r2, [r3, #8]
 8001d12:	697b      	ldr	r3, [r7, #20]
 8001d14:	005b      	lsls	r3, r3, #1
 8001d16:	fa02 f303 	lsl.w	r3, r2, r3
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	4313      	orrs	r3, r2
 8001d1e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	693a      	ldr	r2, [r7, #16]
 8001d24:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	2b02      	cmp	r3, #2
 8001d2c:	d003      	beq.n	8001d36 <HAL_GPIO_Init+0xea>
 8001d2e:	683b      	ldr	r3, [r7, #0]
 8001d30:	685b      	ldr	r3, [r3, #4]
 8001d32:	2b12      	cmp	r3, #18
 8001d34:	d123      	bne.n	8001d7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001d36:	697b      	ldr	r3, [r7, #20]
 8001d38:	08da      	lsrs	r2, r3, #3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	3208      	adds	r2, #8
 8001d3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001d44:	697b      	ldr	r3, [r7, #20]
 8001d46:	f003 0307 	and.w	r3, r3, #7
 8001d4a:	009b      	lsls	r3, r3, #2
 8001d4c:	220f      	movs	r2, #15
 8001d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d52:	43db      	mvns	r3, r3
 8001d54:	693a      	ldr	r2, [r7, #16]
 8001d56:	4013      	ands	r3, r2
 8001d58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001d5a:	683b      	ldr	r3, [r7, #0]
 8001d5c:	691a      	ldr	r2, [r3, #16]
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	f003 0307 	and.w	r3, r3, #7
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	fa02 f303 	lsl.w	r3, r2, r3
 8001d6a:	693a      	ldr	r2, [r7, #16]
 8001d6c:	4313      	orrs	r3, r2
 8001d6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001d70:	697b      	ldr	r3, [r7, #20]
 8001d72:	08da      	lsrs	r2, r3, #3
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	3208      	adds	r2, #8
 8001d78:	6939      	ldr	r1, [r7, #16]
 8001d7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	681b      	ldr	r3, [r3, #0]
 8001d82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	005b      	lsls	r3, r3, #1
 8001d88:	2203      	movs	r2, #3
 8001d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8e:	43db      	mvns	r3, r3
 8001d90:	693a      	ldr	r2, [r7, #16]
 8001d92:	4013      	ands	r3, r2
 8001d94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f003 0203 	and.w	r2, r3, #3
 8001d9e:	697b      	ldr	r3, [r7, #20]
 8001da0:	005b      	lsls	r3, r3, #1
 8001da2:	fa02 f303 	lsl.w	r3, r2, r3
 8001da6:	693a      	ldr	r2, [r7, #16]
 8001da8:	4313      	orrs	r3, r2
 8001daa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	693a      	ldr	r2, [r7, #16]
 8001db0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001db2:	683b      	ldr	r3, [r7, #0]
 8001db4:	685b      	ldr	r3, [r3, #4]
 8001db6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dba:	2b00      	cmp	r3, #0
 8001dbc:	f000 80b2 	beq.w	8001f24 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dc0:	4a61      	ldr	r2, [pc, #388]	; (8001f48 <HAL_GPIO_Init+0x2fc>)
 8001dc2:	4b61      	ldr	r3, [pc, #388]	; (8001f48 <HAL_GPIO_Init+0x2fc>)
 8001dc4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dc6:	f043 0301 	orr.w	r3, r3, #1
 8001dca:	6613      	str	r3, [r2, #96]	; 0x60
 8001dcc:	4b5e      	ldr	r3, [pc, #376]	; (8001f48 <HAL_GPIO_Init+0x2fc>)
 8001dce:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dd0:	f003 0301 	and.w	r3, r3, #1
 8001dd4:	60bb      	str	r3, [r7, #8]
 8001dd6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001dd8:	4a5c      	ldr	r2, [pc, #368]	; (8001f4c <HAL_GPIO_Init+0x300>)
 8001dda:	697b      	ldr	r3, [r7, #20]
 8001ddc:	089b      	lsrs	r3, r3, #2
 8001dde:	3302      	adds	r3, #2
 8001de0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001de4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8001de6:	697b      	ldr	r3, [r7, #20]
 8001de8:	f003 0303 	and.w	r3, r3, #3
 8001dec:	009b      	lsls	r3, r3, #2
 8001dee:	220f      	movs	r2, #15
 8001df0:	fa02 f303 	lsl.w	r3, r2, r3
 8001df4:	43db      	mvns	r3, r3
 8001df6:	693a      	ldr	r2, [r7, #16]
 8001df8:	4013      	ands	r3, r2
 8001dfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8001e02:	d02b      	beq.n	8001e5c <HAL_GPIO_Init+0x210>
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	4a52      	ldr	r2, [pc, #328]	; (8001f50 <HAL_GPIO_Init+0x304>)
 8001e08:	4293      	cmp	r3, r2
 8001e0a:	d025      	beq.n	8001e58 <HAL_GPIO_Init+0x20c>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	4a51      	ldr	r2, [pc, #324]	; (8001f54 <HAL_GPIO_Init+0x308>)
 8001e10:	4293      	cmp	r3, r2
 8001e12:	d01f      	beq.n	8001e54 <HAL_GPIO_Init+0x208>
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	4a50      	ldr	r2, [pc, #320]	; (8001f58 <HAL_GPIO_Init+0x30c>)
 8001e18:	4293      	cmp	r3, r2
 8001e1a:	d019      	beq.n	8001e50 <HAL_GPIO_Init+0x204>
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	4a4f      	ldr	r2, [pc, #316]	; (8001f5c <HAL_GPIO_Init+0x310>)
 8001e20:	4293      	cmp	r3, r2
 8001e22:	d013      	beq.n	8001e4c <HAL_GPIO_Init+0x200>
 8001e24:	687b      	ldr	r3, [r7, #4]
 8001e26:	4a4e      	ldr	r2, [pc, #312]	; (8001f60 <HAL_GPIO_Init+0x314>)
 8001e28:	4293      	cmp	r3, r2
 8001e2a:	d00d      	beq.n	8001e48 <HAL_GPIO_Init+0x1fc>
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	4a4d      	ldr	r2, [pc, #308]	; (8001f64 <HAL_GPIO_Init+0x318>)
 8001e30:	4293      	cmp	r3, r2
 8001e32:	d007      	beq.n	8001e44 <HAL_GPIO_Init+0x1f8>
 8001e34:	687b      	ldr	r3, [r7, #4]
 8001e36:	4a4c      	ldr	r2, [pc, #304]	; (8001f68 <HAL_GPIO_Init+0x31c>)
 8001e38:	4293      	cmp	r3, r2
 8001e3a:	d101      	bne.n	8001e40 <HAL_GPIO_Init+0x1f4>
 8001e3c:	2307      	movs	r3, #7
 8001e3e:	e00e      	b.n	8001e5e <HAL_GPIO_Init+0x212>
 8001e40:	2308      	movs	r3, #8
 8001e42:	e00c      	b.n	8001e5e <HAL_GPIO_Init+0x212>
 8001e44:	2306      	movs	r3, #6
 8001e46:	e00a      	b.n	8001e5e <HAL_GPIO_Init+0x212>
 8001e48:	2305      	movs	r3, #5
 8001e4a:	e008      	b.n	8001e5e <HAL_GPIO_Init+0x212>
 8001e4c:	2304      	movs	r3, #4
 8001e4e:	e006      	b.n	8001e5e <HAL_GPIO_Init+0x212>
 8001e50:	2303      	movs	r3, #3
 8001e52:	e004      	b.n	8001e5e <HAL_GPIO_Init+0x212>
 8001e54:	2302      	movs	r3, #2
 8001e56:	e002      	b.n	8001e5e <HAL_GPIO_Init+0x212>
 8001e58:	2301      	movs	r3, #1
 8001e5a:	e000      	b.n	8001e5e <HAL_GPIO_Init+0x212>
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	697a      	ldr	r2, [r7, #20]
 8001e60:	f002 0203 	and.w	r2, r2, #3
 8001e64:	0092      	lsls	r2, r2, #2
 8001e66:	4093      	lsls	r3, r2
 8001e68:	693a      	ldr	r2, [r7, #16]
 8001e6a:	4313      	orrs	r3, r2
 8001e6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8001e6e:	4937      	ldr	r1, [pc, #220]	; (8001f4c <HAL_GPIO_Init+0x300>)
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	089b      	lsrs	r3, r3, #2
 8001e74:	3302      	adds	r3, #2
 8001e76:	693a      	ldr	r2, [r7, #16]
 8001e78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001e7c:	4b3b      	ldr	r3, [pc, #236]	; (8001f6c <HAL_GPIO_Init+0x320>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	43db      	mvns	r3, r3
 8001e86:	693a      	ldr	r2, [r7, #16]
 8001e88:	4013      	ands	r3, r2
 8001e8a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e8c:	683b      	ldr	r3, [r7, #0]
 8001e8e:	685b      	ldr	r3, [r3, #4]
 8001e90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d003      	beq.n	8001ea0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8001e98:	693a      	ldr	r2, [r7, #16]
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	4313      	orrs	r3, r2
 8001e9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001ea0:	4a32      	ldr	r2, [pc, #200]	; (8001f6c <HAL_GPIO_Init+0x320>)
 8001ea2:	693b      	ldr	r3, [r7, #16]
 8001ea4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8001ea6:	4b31      	ldr	r3, [pc, #196]	; (8001f6c <HAL_GPIO_Init+0x320>)
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	43db      	mvns	r3, r3
 8001eb0:	693a      	ldr	r2, [r7, #16]
 8001eb2:	4013      	ands	r3, r2
 8001eb4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001eb6:	683b      	ldr	r3, [r7, #0]
 8001eb8:	685b      	ldr	r3, [r3, #4]
 8001eba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d003      	beq.n	8001eca <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8001ec2:	693a      	ldr	r2, [r7, #16]
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	4313      	orrs	r3, r2
 8001ec8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001eca:	4a28      	ldr	r2, [pc, #160]	; (8001f6c <HAL_GPIO_Init+0x320>)
 8001ecc:	693b      	ldr	r3, [r7, #16]
 8001ece:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001ed0:	4b26      	ldr	r3, [pc, #152]	; (8001f6c <HAL_GPIO_Init+0x320>)
 8001ed2:	689b      	ldr	r3, [r3, #8]
 8001ed4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	43db      	mvns	r3, r3
 8001eda:	693a      	ldr	r2, [r7, #16]
 8001edc:	4013      	ands	r3, r2
 8001ede:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ee0:	683b      	ldr	r3, [r7, #0]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d003      	beq.n	8001ef4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8001eec:	693a      	ldr	r2, [r7, #16]
 8001eee:	68fb      	ldr	r3, [r7, #12]
 8001ef0:	4313      	orrs	r3, r2
 8001ef2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001ef4:	4a1d      	ldr	r2, [pc, #116]	; (8001f6c <HAL_GPIO_Init+0x320>)
 8001ef6:	693b      	ldr	r3, [r7, #16]
 8001ef8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001efa:	4b1c      	ldr	r3, [pc, #112]	; (8001f6c <HAL_GPIO_Init+0x320>)
 8001efc:	68db      	ldr	r3, [r3, #12]
 8001efe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f00:	68fb      	ldr	r3, [r7, #12]
 8001f02:	43db      	mvns	r3, r3
 8001f04:	693a      	ldr	r2, [r7, #16]
 8001f06:	4013      	ands	r3, r2
 8001f08:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001f0a:	683b      	ldr	r3, [r7, #0]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d003      	beq.n	8001f1e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	4313      	orrs	r3, r2
 8001f1c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f1e:	4a13      	ldr	r2, [pc, #76]	; (8001f6c <HAL_GPIO_Init+0x320>)
 8001f20:	693b      	ldr	r3, [r7, #16]
 8001f22:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001f24:	697b      	ldr	r3, [r7, #20]
 8001f26:	3301      	adds	r3, #1
 8001f28:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f2a:	683b      	ldr	r3, [r7, #0]
 8001f2c:	681a      	ldr	r2, [r3, #0]
 8001f2e:	697b      	ldr	r3, [r7, #20]
 8001f30:	fa22 f303 	lsr.w	r3, r2, r3
 8001f34:	2b00      	cmp	r3, #0
 8001f36:	f47f ae91 	bne.w	8001c5c <HAL_GPIO_Init+0x10>
  }
}
 8001f3a:	bf00      	nop
 8001f3c:	371c      	adds	r7, #28
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f44:	4770      	bx	lr
 8001f46:	bf00      	nop
 8001f48:	40021000 	.word	0x40021000
 8001f4c:	40010000 	.word	0x40010000
 8001f50:	48000400 	.word	0x48000400
 8001f54:	48000800 	.word	0x48000800
 8001f58:	48000c00 	.word	0x48000c00
 8001f5c:	48001000 	.word	0x48001000
 8001f60:	48001400 	.word	0x48001400
 8001f64:	48001800 	.word	0x48001800
 8001f68:	48001c00 	.word	0x48001c00
 8001f6c:	40010400 	.word	0x40010400

08001f70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f70:	b480      	push	{r7}
 8001f72:	b083      	sub	sp, #12
 8001f74:	af00      	add	r7, sp, #0
 8001f76:	6078      	str	r0, [r7, #4]
 8001f78:	460b      	mov	r3, r1
 8001f7a:	807b      	strh	r3, [r7, #2]
 8001f7c:	4613      	mov	r3, r2
 8001f7e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f80:	787b      	ldrb	r3, [r7, #1]
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d003      	beq.n	8001f8e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8001f86:	887a      	ldrh	r2, [r7, #2]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001f8c:	e002      	b.n	8001f94 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001f8e:	887a      	ldrh	r2, [r7, #2]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001f94:	bf00      	nop
 8001f96:	370c      	adds	r7, #12
 8001f98:	46bd      	mov	sp, r7
 8001f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9e:	4770      	bx	lr

08001fa0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8001faa:	4b08      	ldr	r3, [pc, #32]	; (8001fcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fac:	695a      	ldr	r2, [r3, #20]
 8001fae:	88fb      	ldrh	r3, [r7, #6]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d006      	beq.n	8001fc4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001fb6:	4a05      	ldr	r2, [pc, #20]	; (8001fcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fb8:	88fb      	ldrh	r3, [r7, #6]
 8001fba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001fbc:	88fb      	ldrh	r3, [r7, #6]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f000 f806 	bl	8001fd0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001fc4:	bf00      	nop
 8001fc6:	3708      	adds	r7, #8
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	40010400 	.word	0x40010400

08001fd0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001fda:	bf00      	nop
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr

08001fe6 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fe6:	b580      	push	{r7, lr}
 8001fe8:	b082      	sub	sp, #8
 8001fea:	af00      	add	r7, sp, #0
 8001fec:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d101      	bne.n	8001ff8 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e080      	b.n	80020fa <HAL_I2C_Init+0x114>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	2b00      	cmp	r3, #0
 8002002:	d106      	bne.n	8002012 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	2200      	movs	r2, #0
 8002008:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800200c:	6878      	ldr	r0, [r7, #4]
 800200e:	f7ff fac9 	bl	80015a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	2224      	movs	r2, #36	; 0x24
 8002016:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	6812      	ldr	r2, [r2, #0]
 8002022:	6812      	ldr	r2, [r2, #0]
 8002024:	f022 0201 	bic.w	r2, r2, #1
 8002028:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	687a      	ldr	r2, [r7, #4]
 8002030:	6852      	ldr	r2, [r2, #4]
 8002032:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002036:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	6812      	ldr	r2, [r2, #0]
 8002040:	6892      	ldr	r2, [r2, #8]
 8002042:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002046:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	68db      	ldr	r3, [r3, #12]
 800204c:	2b01      	cmp	r3, #1
 800204e:	d107      	bne.n	8002060 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	687a      	ldr	r2, [r7, #4]
 8002056:	6892      	ldr	r2, [r2, #8]
 8002058:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800205c:	609a      	str	r2, [r3, #8]
 800205e:	e006      	b.n	800206e <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	6892      	ldr	r2, [r2, #8]
 8002068:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800206c:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	68db      	ldr	r3, [r3, #12]
 8002072:	2b02      	cmp	r3, #2
 8002074:	d104      	bne.n	8002080 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800207e:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681a      	ldr	r2, [r3, #0]
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	681b      	ldr	r3, [r3, #0]
 8002088:	685b      	ldr	r3, [r3, #4]
 800208a:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800208e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002092:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	687a      	ldr	r2, [r7, #4]
 800209a:	6812      	ldr	r2, [r2, #0]
 800209c:	68d2      	ldr	r2, [r2, #12]
 800209e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80020a2:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	687a      	ldr	r2, [r7, #4]
 80020aa:	6911      	ldr	r1, [r2, #16]
 80020ac:	687a      	ldr	r2, [r7, #4]
 80020ae:	6952      	ldr	r2, [r2, #20]
 80020b0:	4311      	orrs	r1, r2
 80020b2:	687a      	ldr	r2, [r7, #4]
 80020b4:	6992      	ldr	r2, [r2, #24]
 80020b6:	0212      	lsls	r2, r2, #8
 80020b8:	430a      	orrs	r2, r1
 80020ba:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	687a      	ldr	r2, [r7, #4]
 80020c2:	69d1      	ldr	r1, [r2, #28]
 80020c4:	687a      	ldr	r2, [r7, #4]
 80020c6:	6a12      	ldr	r2, [r2, #32]
 80020c8:	430a      	orrs	r2, r1
 80020ca:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	6812      	ldr	r2, [r2, #0]
 80020d4:	6812      	ldr	r2, [r2, #0]
 80020d6:	f042 0201 	orr.w	r2, r2, #1
 80020da:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2200      	movs	r2, #0
 80020e0:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80020e2:	687b      	ldr	r3, [r7, #4]
 80020e4:	2220      	movs	r2, #32
 80020e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	2200      	movs	r2, #0
 80020ee:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2200      	movs	r2, #0
 80020f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80020f8:	2300      	movs	r3, #0
}
 80020fa:	4618      	mov	r0, r3
 80020fc:	3708      	adds	r7, #8
 80020fe:	46bd      	mov	sp, r7
 8002100:	bd80      	pop	{r7, pc}
	...

08002104 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002104:	b580      	push	{r7, lr}
 8002106:	b088      	sub	sp, #32
 8002108:	af02      	add	r7, sp, #8
 800210a:	60f8      	str	r0, [r7, #12]
 800210c:	4608      	mov	r0, r1
 800210e:	4611      	mov	r1, r2
 8002110:	461a      	mov	r2, r3
 8002112:	4603      	mov	r3, r0
 8002114:	817b      	strh	r3, [r7, #10]
 8002116:	460b      	mov	r3, r1
 8002118:	813b      	strh	r3, [r7, #8]
 800211a:	4613      	mov	r3, r2
 800211c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002124:	b2db      	uxtb	r3, r3
 8002126:	2b20      	cmp	r3, #32
 8002128:	f040 80f9 	bne.w	800231e <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 800212c:	6a3b      	ldr	r3, [r7, #32]
 800212e:	2b00      	cmp	r3, #0
 8002130:	d002      	beq.n	8002138 <HAL_I2C_Mem_Write+0x34>
 8002132:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002134:	2b00      	cmp	r3, #0
 8002136:	d105      	bne.n	8002144 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800213e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002140:	2301      	movs	r3, #1
 8002142:	e0ed      	b.n	8002320 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800214a:	2b01      	cmp	r3, #1
 800214c:	d101      	bne.n	8002152 <HAL_I2C_Mem_Write+0x4e>
 800214e:	2302      	movs	r3, #2
 8002150:	e0e6      	b.n	8002320 <HAL_I2C_Mem_Write+0x21c>
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2201      	movs	r2, #1
 8002156:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800215a:	f7ff fc09 	bl	8001970 <HAL_GetTick>
 800215e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002160:	697b      	ldr	r3, [r7, #20]
 8002162:	9300      	str	r3, [sp, #0]
 8002164:	2319      	movs	r3, #25
 8002166:	2201      	movs	r2, #1
 8002168:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800216c:	68f8      	ldr	r0, [r7, #12]
 800216e:	f000 fac3 	bl	80026f8 <I2C_WaitOnFlagUntilTimeout>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e0d1      	b.n	8002320 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2221      	movs	r2, #33	; 0x21
 8002180:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002184:	68fb      	ldr	r3, [r7, #12]
 8002186:	2240      	movs	r2, #64	; 0x40
 8002188:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2200      	movs	r2, #0
 8002190:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002192:	68fb      	ldr	r3, [r7, #12]
 8002194:	6a3a      	ldr	r2, [r7, #32]
 8002196:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 800219c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	2200      	movs	r2, #0
 80021a2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80021a4:	88f8      	ldrh	r0, [r7, #6]
 80021a6:	893a      	ldrh	r2, [r7, #8]
 80021a8:	8979      	ldrh	r1, [r7, #10]
 80021aa:	697b      	ldr	r3, [r7, #20]
 80021ac:	9301      	str	r3, [sp, #4]
 80021ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021b0:	9300      	str	r3, [sp, #0]
 80021b2:	4603      	mov	r3, r0
 80021b4:	68f8      	ldr	r0, [r7, #12]
 80021b6:	f000 f9d3 	bl	8002560 <I2C_RequestMemoryWrite>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d005      	beq.n	80021cc <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	2200      	movs	r2, #0
 80021c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80021c8:	2301      	movs	r3, #1
 80021ca:	e0a9      	b.n	8002320 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80021cc:	68fb      	ldr	r3, [r7, #12]
 80021ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021d0:	b29b      	uxth	r3, r3
 80021d2:	2bff      	cmp	r3, #255	; 0xff
 80021d4:	d90e      	bls.n	80021f4 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80021d6:	68fb      	ldr	r3, [r7, #12]
 80021d8:	22ff      	movs	r2, #255	; 0xff
 80021da:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80021dc:	68fb      	ldr	r3, [r7, #12]
 80021de:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021e0:	b2da      	uxtb	r2, r3
 80021e2:	8979      	ldrh	r1, [r7, #10]
 80021e4:	2300      	movs	r3, #0
 80021e6:	9300      	str	r3, [sp, #0]
 80021e8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021ec:	68f8      	ldr	r0, [r7, #12]
 80021ee:	f000 fba5 	bl	800293c <I2C_TransferConfig>
 80021f2:	e00f      	b.n	8002214 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021f8:	b29a      	uxth	r2, r3
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002202:	b2da      	uxtb	r2, r3
 8002204:	8979      	ldrh	r1, [r7, #10]
 8002206:	2300      	movs	r3, #0
 8002208:	9300      	str	r3, [sp, #0]
 800220a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800220e:	68f8      	ldr	r0, [r7, #12]
 8002210:	f000 fb94 	bl	800293c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002214:	697a      	ldr	r2, [r7, #20]
 8002216:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002218:	68f8      	ldr	r0, [r7, #12]
 800221a:	f000 faad 	bl	8002778 <I2C_WaitOnTXISFlagUntilTimeout>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e07b      	b.n	8002320 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	68fa      	ldr	r2, [r7, #12]
 800222e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002230:	7812      	ldrb	r2, [r2, #0]
 8002232:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002238:	1c5a      	adds	r2, r3, #1
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002242:	b29b      	uxth	r3, r3
 8002244:	3b01      	subs	r3, #1
 8002246:	b29a      	uxth	r2, r3
 8002248:	68fb      	ldr	r3, [r7, #12]
 800224a:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002250:	3b01      	subs	r3, #1
 8002252:	b29a      	uxth	r2, r3
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800225c:	b29b      	uxth	r3, r3
 800225e:	2b00      	cmp	r3, #0
 8002260:	d034      	beq.n	80022cc <HAL_I2C_Mem_Write+0x1c8>
 8002262:	68fb      	ldr	r3, [r7, #12]
 8002264:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002266:	2b00      	cmp	r3, #0
 8002268:	d130      	bne.n	80022cc <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800226a:	697b      	ldr	r3, [r7, #20]
 800226c:	9300      	str	r3, [sp, #0]
 800226e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002270:	2200      	movs	r2, #0
 8002272:	2180      	movs	r1, #128	; 0x80
 8002274:	68f8      	ldr	r0, [r7, #12]
 8002276:	f000 fa3f 	bl	80026f8 <I2C_WaitOnFlagUntilTimeout>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e04d      	b.n	8002320 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002288:	b29b      	uxth	r3, r3
 800228a:	2bff      	cmp	r3, #255	; 0xff
 800228c:	d90e      	bls.n	80022ac <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	22ff      	movs	r2, #255	; 0xff
 8002292:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002298:	b2da      	uxtb	r2, r3
 800229a:	8979      	ldrh	r1, [r7, #10]
 800229c:	2300      	movs	r3, #0
 800229e:	9300      	str	r3, [sp, #0]
 80022a0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80022a4:	68f8      	ldr	r0, [r7, #12]
 80022a6:	f000 fb49 	bl	800293c <I2C_TransferConfig>
 80022aa:	e00f      	b.n	80022cc <HAL_I2C_Mem_Write+0x1c8>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022b0:	b29a      	uxth	r2, r3
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80022ba:	b2da      	uxtb	r2, r3
 80022bc:	8979      	ldrh	r1, [r7, #10]
 80022be:	2300      	movs	r3, #0
 80022c0:	9300      	str	r3, [sp, #0]
 80022c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022c6:	68f8      	ldr	r0, [r7, #12]
 80022c8:	f000 fb38 	bl	800293c <I2C_TransferConfig>
        }
      }

    } while (hi2c->XferCount > 0U);
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d19e      	bne.n	8002214 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022d6:	697a      	ldr	r2, [r7, #20]
 80022d8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80022da:	68f8      	ldr	r0, [r7, #12]
 80022dc:	f000 fa8c 	bl	80027f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 80022e0:	4603      	mov	r3, r0
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d001      	beq.n	80022ea <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80022e6:	2301      	movs	r3, #1
 80022e8:	e01a      	b.n	8002320 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	2220      	movs	r2, #32
 80022f0:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80022f2:	68fb      	ldr	r3, [r7, #12]
 80022f4:	681a      	ldr	r2, [r3, #0]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	6859      	ldr	r1, [r3, #4]
 80022fc:	4b0a      	ldr	r3, [pc, #40]	; (8002328 <HAL_I2C_Mem_Write+0x224>)
 80022fe:	400b      	ands	r3, r1
 8002300:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	2220      	movs	r2, #32
 8002306:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800230a:	68fb      	ldr	r3, [r7, #12]
 800230c:	2200      	movs	r2, #0
 800230e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	2200      	movs	r2, #0
 8002316:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800231a:	2300      	movs	r3, #0
 800231c:	e000      	b.n	8002320 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800231e:	2302      	movs	r3, #2
  }
}
 8002320:	4618      	mov	r0, r3
 8002322:	3718      	adds	r7, #24
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	fe00e800 	.word	0xfe00e800

0800232c <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b088      	sub	sp, #32
 8002330:	af02      	add	r7, sp, #8
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	4608      	mov	r0, r1
 8002336:	4611      	mov	r1, r2
 8002338:	461a      	mov	r2, r3
 800233a:	4603      	mov	r3, r0
 800233c:	817b      	strh	r3, [r7, #10]
 800233e:	460b      	mov	r3, r1
 8002340:	813b      	strh	r3, [r7, #8]
 8002342:	4613      	mov	r3, r2
 8002344:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800234c:	b2db      	uxtb	r3, r3
 800234e:	2b20      	cmp	r3, #32
 8002350:	f040 80fd 	bne.w	800254e <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8002354:	6a3b      	ldr	r3, [r7, #32]
 8002356:	2b00      	cmp	r3, #0
 8002358:	d002      	beq.n	8002360 <HAL_I2C_Mem_Read+0x34>
 800235a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800235c:	2b00      	cmp	r3, #0
 800235e:	d105      	bne.n	800236c <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002366:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002368:	2301      	movs	r3, #1
 800236a:	e0f1      	b.n	8002550 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002372:	2b01      	cmp	r3, #1
 8002374:	d101      	bne.n	800237a <HAL_I2C_Mem_Read+0x4e>
 8002376:	2302      	movs	r3, #2
 8002378:	e0ea      	b.n	8002550 <HAL_I2C_Mem_Read+0x224>
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	2201      	movs	r2, #1
 800237e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002382:	f7ff faf5 	bl	8001970 <HAL_GetTick>
 8002386:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	9300      	str	r3, [sp, #0]
 800238c:	2319      	movs	r3, #25
 800238e:	2201      	movs	r2, #1
 8002390:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f000 f9af 	bl	80026f8 <I2C_WaitOnFlagUntilTimeout>
 800239a:	4603      	mov	r3, r0
 800239c:	2b00      	cmp	r3, #0
 800239e:	d001      	beq.n	80023a4 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80023a0:	2301      	movs	r3, #1
 80023a2:	e0d5      	b.n	8002550 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	2222      	movs	r2, #34	; 0x22
 80023a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	2240      	movs	r2, #64	; 0x40
 80023b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	2200      	movs	r2, #0
 80023b8:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	6a3a      	ldr	r2, [r7, #32]
 80023be:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80023c4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	2200      	movs	r2, #0
 80023ca:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80023cc:	88f8      	ldrh	r0, [r7, #6]
 80023ce:	893a      	ldrh	r2, [r7, #8]
 80023d0:	8979      	ldrh	r1, [r7, #10]
 80023d2:	697b      	ldr	r3, [r7, #20]
 80023d4:	9301      	str	r3, [sp, #4]
 80023d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	4603      	mov	r3, r0
 80023dc:	68f8      	ldr	r0, [r7, #12]
 80023de:	f000 f913 	bl	8002608 <I2C_RequestMemoryRead>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d005      	beq.n	80023f4 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80023e8:	68fb      	ldr	r3, [r7, #12]
 80023ea:	2200      	movs	r2, #0
 80023ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e0ad      	b.n	8002550 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f8:	b29b      	uxth	r3, r3
 80023fa:	2bff      	cmp	r3, #255	; 0xff
 80023fc:	d90e      	bls.n	800241c <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	22ff      	movs	r2, #255	; 0xff
 8002402:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002408:	b2da      	uxtb	r2, r3
 800240a:	8979      	ldrh	r1, [r7, #10]
 800240c:	4b52      	ldr	r3, [pc, #328]	; (8002558 <HAL_I2C_Mem_Read+0x22c>)
 800240e:	9300      	str	r3, [sp, #0]
 8002410:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002414:	68f8      	ldr	r0, [r7, #12]
 8002416:	f000 fa91 	bl	800293c <I2C_TransferConfig>
 800241a:	e00f      	b.n	800243c <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002420:	b29a      	uxth	r2, r3
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800242a:	b2da      	uxtb	r2, r3
 800242c:	8979      	ldrh	r1, [r7, #10]
 800242e:	4b4a      	ldr	r3, [pc, #296]	; (8002558 <HAL_I2C_Mem_Read+0x22c>)
 8002430:	9300      	str	r3, [sp, #0]
 8002432:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002436:	68f8      	ldr	r0, [r7, #12]
 8002438:	f000 fa80 	bl	800293c <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	9300      	str	r3, [sp, #0]
 8002440:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002442:	2200      	movs	r2, #0
 8002444:	2104      	movs	r1, #4
 8002446:	68f8      	ldr	r0, [r7, #12]
 8002448:	f000 f956 	bl	80026f8 <I2C_WaitOnFlagUntilTimeout>
 800244c:	4603      	mov	r3, r0
 800244e:	2b00      	cmp	r3, #0
 8002450:	d001      	beq.n	8002456 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002452:	2301      	movs	r3, #1
 8002454:	e07c      	b.n	8002550 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	6812      	ldr	r2, [r2, #0]
 800245e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8002460:	b2d2      	uxtb	r2, r2
 8002462:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002468:	1c5a      	adds	r2, r3, #1
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002472:	3b01      	subs	r3, #1
 8002474:	b29a      	uxth	r2, r3
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 800247a:	68fb      	ldr	r3, [r7, #12]
 800247c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800247e:	b29b      	uxth	r3, r3
 8002480:	3b01      	subs	r3, #1
 8002482:	b29a      	uxth	r2, r3
 8002484:	68fb      	ldr	r3, [r7, #12]
 8002486:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800248c:	b29b      	uxth	r3, r3
 800248e:	2b00      	cmp	r3, #0
 8002490:	d034      	beq.n	80024fc <HAL_I2C_Mem_Read+0x1d0>
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002496:	2b00      	cmp	r3, #0
 8002498:	d130      	bne.n	80024fc <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800249a:	697b      	ldr	r3, [r7, #20]
 800249c:	9300      	str	r3, [sp, #0]
 800249e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024a0:	2200      	movs	r2, #0
 80024a2:	2180      	movs	r1, #128	; 0x80
 80024a4:	68f8      	ldr	r0, [r7, #12]
 80024a6:	f000 f927 	bl	80026f8 <I2C_WaitOnFlagUntilTimeout>
 80024aa:	4603      	mov	r3, r0
 80024ac:	2b00      	cmp	r3, #0
 80024ae:	d001      	beq.n	80024b4 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80024b0:	2301      	movs	r3, #1
 80024b2:	e04d      	b.n	8002550 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024b8:	b29b      	uxth	r3, r3
 80024ba:	2bff      	cmp	r3, #255	; 0xff
 80024bc:	d90e      	bls.n	80024dc <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	22ff      	movs	r2, #255	; 0xff
 80024c2:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024c8:	b2da      	uxtb	r2, r3
 80024ca:	8979      	ldrh	r1, [r7, #10]
 80024cc:	2300      	movs	r3, #0
 80024ce:	9300      	str	r3, [sp, #0]
 80024d0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80024d4:	68f8      	ldr	r0, [r7, #12]
 80024d6:	f000 fa31 	bl	800293c <I2C_TransferConfig>
 80024da:	e00f      	b.n	80024fc <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80024e0:	b29a      	uxth	r2, r3
 80024e2:	68fb      	ldr	r3, [r7, #12]
 80024e4:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80024ea:	b2da      	uxtb	r2, r3
 80024ec:	8979      	ldrh	r1, [r7, #10]
 80024ee:	2300      	movs	r3, #0
 80024f0:	9300      	str	r3, [sp, #0]
 80024f2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80024f6:	68f8      	ldr	r0, [r7, #12]
 80024f8:	f000 fa20 	bl	800293c <I2C_TransferConfig>
        }
      }
    } while (hi2c->XferCount > 0U);
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002500:	b29b      	uxth	r3, r3
 8002502:	2b00      	cmp	r3, #0
 8002504:	d19a      	bne.n	800243c <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002506:	697a      	ldr	r2, [r7, #20]
 8002508:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800250a:	68f8      	ldr	r0, [r7, #12]
 800250c:	f000 f974 	bl	80027f8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002516:	2301      	movs	r3, #1
 8002518:	e01a      	b.n	8002550 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	2220      	movs	r2, #32
 8002520:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	6859      	ldr	r1, [r3, #4]
 800252c:	4b0b      	ldr	r3, [pc, #44]	; (800255c <HAL_I2C_Mem_Read+0x230>)
 800252e:	400b      	ands	r3, r1
 8002530:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	2220      	movs	r2, #32
 8002536:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	2200      	movs	r2, #0
 800253e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	2200      	movs	r2, #0
 8002546:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800254a:	2300      	movs	r3, #0
 800254c:	e000      	b.n	8002550 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800254e:	2302      	movs	r3, #2
  }
}
 8002550:	4618      	mov	r0, r3
 8002552:	3718      	adds	r7, #24
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	80002400 	.word	0x80002400
 800255c:	fe00e800 	.word	0xfe00e800

08002560 <I2C_RequestMemoryWrite>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                                uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b086      	sub	sp, #24
 8002564:	af02      	add	r7, sp, #8
 8002566:	60f8      	str	r0, [r7, #12]
 8002568:	4608      	mov	r0, r1
 800256a:	4611      	mov	r1, r2
 800256c:	461a      	mov	r2, r3
 800256e:	4603      	mov	r3, r0
 8002570:	817b      	strh	r3, [r7, #10]
 8002572:	460b      	mov	r3, r1
 8002574:	813b      	strh	r3, [r7, #8]
 8002576:	4613      	mov	r3, r2
 8002578:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 800257a:	88fb      	ldrh	r3, [r7, #6]
 800257c:	b2da      	uxtb	r2, r3
 800257e:	8979      	ldrh	r1, [r7, #10]
 8002580:	4b20      	ldr	r3, [pc, #128]	; (8002604 <I2C_RequestMemoryWrite+0xa4>)
 8002582:	9300      	str	r3, [sp, #0]
 8002584:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002588:	68f8      	ldr	r0, [r7, #12]
 800258a:	f000 f9d7 	bl	800293c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800258e:	69fa      	ldr	r2, [r7, #28]
 8002590:	69b9      	ldr	r1, [r7, #24]
 8002592:	68f8      	ldr	r0, [r7, #12]
 8002594:	f000 f8f0 	bl	8002778 <I2C_WaitOnTXISFlagUntilTimeout>
 8002598:	4603      	mov	r3, r0
 800259a:	2b00      	cmp	r3, #0
 800259c:	d001      	beq.n	80025a2 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	e02c      	b.n	80025fc <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80025a2:	88fb      	ldrh	r3, [r7, #6]
 80025a4:	2b01      	cmp	r3, #1
 80025a6:	d105      	bne.n	80025b4 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	893a      	ldrh	r2, [r7, #8]
 80025ae:	b2d2      	uxtb	r2, r2
 80025b0:	629a      	str	r2, [r3, #40]	; 0x28
 80025b2:	e015      	b.n	80025e0 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	681b      	ldr	r3, [r3, #0]
 80025b8:	893a      	ldrh	r2, [r7, #8]
 80025ba:	0a12      	lsrs	r2, r2, #8
 80025bc:	b292      	uxth	r2, r2
 80025be:	b2d2      	uxtb	r2, r2
 80025c0:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80025c2:	69fa      	ldr	r2, [r7, #28]
 80025c4:	69b9      	ldr	r1, [r7, #24]
 80025c6:	68f8      	ldr	r0, [r7, #12]
 80025c8:	f000 f8d6 	bl	8002778 <I2C_WaitOnTXISFlagUntilTimeout>
 80025cc:	4603      	mov	r3, r0
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d001      	beq.n	80025d6 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80025d2:	2301      	movs	r3, #1
 80025d4:	e012      	b.n	80025fc <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	893a      	ldrh	r2, [r7, #8]
 80025dc:	b2d2      	uxtb	r2, r2
 80025de:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80025e0:	69fb      	ldr	r3, [r7, #28]
 80025e2:	9300      	str	r3, [sp, #0]
 80025e4:	69bb      	ldr	r3, [r7, #24]
 80025e6:	2200      	movs	r2, #0
 80025e8:	2180      	movs	r1, #128	; 0x80
 80025ea:	68f8      	ldr	r0, [r7, #12]
 80025ec:	f000 f884 	bl	80026f8 <I2C_WaitOnFlagUntilTimeout>
 80025f0:	4603      	mov	r3, r0
 80025f2:	2b00      	cmp	r3, #0
 80025f4:	d001      	beq.n	80025fa <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80025f6:	2301      	movs	r3, #1
 80025f8:	e000      	b.n	80025fc <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80025fa:	2300      	movs	r3, #0
}
 80025fc:	4618      	mov	r0, r3
 80025fe:	3710      	adds	r7, #16
 8002600:	46bd      	mov	sp, r7
 8002602:	bd80      	pop	{r7, pc}
 8002604:	80002000 	.word	0x80002000

08002608 <I2C_RequestMemoryRead>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                               uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8002608:	b580      	push	{r7, lr}
 800260a:	b086      	sub	sp, #24
 800260c:	af02      	add	r7, sp, #8
 800260e:	60f8      	str	r0, [r7, #12]
 8002610:	4608      	mov	r0, r1
 8002612:	4611      	mov	r1, r2
 8002614:	461a      	mov	r2, r3
 8002616:	4603      	mov	r3, r0
 8002618:	817b      	strh	r3, [r7, #10]
 800261a:	460b      	mov	r3, r1
 800261c:	813b      	strh	r3, [r7, #8]
 800261e:	4613      	mov	r3, r2
 8002620:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002622:	88fb      	ldrh	r3, [r7, #6]
 8002624:	b2da      	uxtb	r2, r3
 8002626:	8979      	ldrh	r1, [r7, #10]
 8002628:	4b20      	ldr	r3, [pc, #128]	; (80026ac <I2C_RequestMemoryRead+0xa4>)
 800262a:	9300      	str	r3, [sp, #0]
 800262c:	2300      	movs	r3, #0
 800262e:	68f8      	ldr	r0, [r7, #12]
 8002630:	f000 f984 	bl	800293c <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002634:	69fa      	ldr	r2, [r7, #28]
 8002636:	69b9      	ldr	r1, [r7, #24]
 8002638:	68f8      	ldr	r0, [r7, #12]
 800263a:	f000 f89d 	bl	8002778 <I2C_WaitOnTXISFlagUntilTimeout>
 800263e:	4603      	mov	r3, r0
 8002640:	2b00      	cmp	r3, #0
 8002642:	d001      	beq.n	8002648 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e02c      	b.n	80026a2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002648:	88fb      	ldrh	r3, [r7, #6]
 800264a:	2b01      	cmp	r3, #1
 800264c:	d105      	bne.n	800265a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	893a      	ldrh	r2, [r7, #8]
 8002654:	b2d2      	uxtb	r2, r2
 8002656:	629a      	str	r2, [r3, #40]	; 0x28
 8002658:	e015      	b.n	8002686 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	893a      	ldrh	r2, [r7, #8]
 8002660:	0a12      	lsrs	r2, r2, #8
 8002662:	b292      	uxth	r2, r2
 8002664:	b2d2      	uxtb	r2, r2
 8002666:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002668:	69fa      	ldr	r2, [r7, #28]
 800266a:	69b9      	ldr	r1, [r7, #24]
 800266c:	68f8      	ldr	r0, [r7, #12]
 800266e:	f000 f883 	bl	8002778 <I2C_WaitOnTXISFlagUntilTimeout>
 8002672:	4603      	mov	r3, r0
 8002674:	2b00      	cmp	r3, #0
 8002676:	d001      	beq.n	800267c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e012      	b.n	80026a2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800267c:	68fb      	ldr	r3, [r7, #12]
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	893a      	ldrh	r2, [r7, #8]
 8002682:	b2d2      	uxtb	r2, r2
 8002684:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002686:	69fb      	ldr	r3, [r7, #28]
 8002688:	9300      	str	r3, [sp, #0]
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	2200      	movs	r2, #0
 800268e:	2140      	movs	r1, #64	; 0x40
 8002690:	68f8      	ldr	r0, [r7, #12]
 8002692:	f000 f831 	bl	80026f8 <I2C_WaitOnFlagUntilTimeout>
 8002696:	4603      	mov	r3, r0
 8002698:	2b00      	cmp	r3, #0
 800269a:	d001      	beq.n	80026a0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 800269c:	2301      	movs	r3, #1
 800269e:	e000      	b.n	80026a2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80026a0:	2300      	movs	r3, #0
}
 80026a2:	4618      	mov	r0, r3
 80026a4:	3710      	adds	r7, #16
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bd80      	pop	{r7, pc}
 80026aa:	bf00      	nop
 80026ac:	80002000 	.word	0x80002000

080026b0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80026b0:	b480      	push	{r7}
 80026b2:	b083      	sub	sp, #12
 80026b4:	af00      	add	r7, sp, #0
 80026b6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	699b      	ldr	r3, [r3, #24]
 80026be:	f003 0302 	and.w	r3, r3, #2
 80026c2:	2b02      	cmp	r3, #2
 80026c4:	d103      	bne.n	80026ce <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	2200      	movs	r2, #0
 80026cc:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	699b      	ldr	r3, [r3, #24]
 80026d4:	f003 0301 	and.w	r3, r3, #1
 80026d8:	2b01      	cmp	r3, #1
 80026da:	d007      	beq.n	80026ec <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	687a      	ldr	r2, [r7, #4]
 80026e2:	6812      	ldr	r2, [r2, #0]
 80026e4:	6992      	ldr	r2, [r2, #24]
 80026e6:	f042 0201 	orr.w	r2, r2, #1
 80026ea:	619a      	str	r2, [r3, #24]
  }
}
 80026ec:	bf00      	nop
 80026ee:	370c      	adds	r7, #12
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80026f8:	b580      	push	{r7, lr}
 80026fa:	b084      	sub	sp, #16
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	603b      	str	r3, [r7, #0]
 8002704:	4613      	mov	r3, r2
 8002706:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002708:	e022      	b.n	8002750 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800270a:	683b      	ldr	r3, [r7, #0]
 800270c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002710:	d01e      	beq.n	8002750 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002712:	f7ff f92d 	bl	8001970 <HAL_GetTick>
 8002716:	4602      	mov	r2, r0
 8002718:	69bb      	ldr	r3, [r7, #24]
 800271a:	1ad2      	subs	r2, r2, r3
 800271c:	683b      	ldr	r3, [r7, #0]
 800271e:	429a      	cmp	r2, r3
 8002720:	d802      	bhi.n	8002728 <I2C_WaitOnFlagUntilTimeout+0x30>
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	2b00      	cmp	r3, #0
 8002726:	d113      	bne.n	8002750 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800272c:	f043 0220 	orr.w	r2, r3, #32
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	2220      	movs	r2, #32
 8002738:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	2200      	movs	r2, #0
 8002740:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	2200      	movs	r2, #0
 8002748:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 800274c:	2301      	movs	r3, #1
 800274e:	e00f      	b.n	8002770 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002750:	68fb      	ldr	r3, [r7, #12]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	699a      	ldr	r2, [r3, #24]
 8002756:	68bb      	ldr	r3, [r7, #8]
 8002758:	401a      	ands	r2, r3
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	429a      	cmp	r2, r3
 800275e:	bf0c      	ite	eq
 8002760:	2301      	moveq	r3, #1
 8002762:	2300      	movne	r3, #0
 8002764:	b2db      	uxtb	r3, r3
 8002766:	461a      	mov	r2, r3
 8002768:	79fb      	ldrb	r3, [r7, #7]
 800276a:	429a      	cmp	r2, r3
 800276c:	d0cd      	beq.n	800270a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800276e:	2300      	movs	r3, #0
}
 8002770:	4618      	mov	r0, r3
 8002772:	3710      	adds	r7, #16
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}

08002778 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b084      	sub	sp, #16
 800277c:	af00      	add	r7, sp, #0
 800277e:	60f8      	str	r0, [r7, #12]
 8002780:	60b9      	str	r1, [r7, #8]
 8002782:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002784:	e02c      	b.n	80027e0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002786:	687a      	ldr	r2, [r7, #4]
 8002788:	68b9      	ldr	r1, [r7, #8]
 800278a:	68f8      	ldr	r0, [r7, #12]
 800278c:	f000 f870 	bl	8002870 <I2C_IsAcknowledgeFailed>
 8002790:	4603      	mov	r3, r0
 8002792:	2b00      	cmp	r3, #0
 8002794:	d001      	beq.n	800279a <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002796:	2301      	movs	r3, #1
 8002798:	e02a      	b.n	80027f0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800279a:	68bb      	ldr	r3, [r7, #8]
 800279c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a0:	d01e      	beq.n	80027e0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80027a2:	f7ff f8e5 	bl	8001970 <HAL_GetTick>
 80027a6:	4602      	mov	r2, r0
 80027a8:	687b      	ldr	r3, [r7, #4]
 80027aa:	1ad2      	subs	r2, r2, r3
 80027ac:	68bb      	ldr	r3, [r7, #8]
 80027ae:	429a      	cmp	r2, r3
 80027b0:	d802      	bhi.n	80027b8 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80027b2:	68bb      	ldr	r3, [r7, #8]
 80027b4:	2b00      	cmp	r3, #0
 80027b6:	d113      	bne.n	80027e0 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80027bc:	f043 0220 	orr.w	r2, r3, #32
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80027c4:	68fb      	ldr	r3, [r7, #12]
 80027c6:	2220      	movs	r2, #32
 80027c8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80027cc:	68fb      	ldr	r3, [r7, #12]
 80027ce:	2200      	movs	r2, #0
 80027d0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80027dc:	2301      	movs	r3, #1
 80027de:	e007      	b.n	80027f0 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	699b      	ldr	r3, [r3, #24]
 80027e6:	f003 0302 	and.w	r3, r3, #2
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d1cb      	bne.n	8002786 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3710      	adds	r7, #16
 80027f4:	46bd      	mov	sp, r7
 80027f6:	bd80      	pop	{r7, pc}

080027f8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b084      	sub	sp, #16
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	60f8      	str	r0, [r7, #12]
 8002800:	60b9      	str	r1, [r7, #8]
 8002802:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002804:	e028      	b.n	8002858 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8002806:	687a      	ldr	r2, [r7, #4]
 8002808:	68b9      	ldr	r1, [r7, #8]
 800280a:	68f8      	ldr	r0, [r7, #12]
 800280c:	f000 f830 	bl	8002870 <I2C_IsAcknowledgeFailed>
 8002810:	4603      	mov	r3, r0
 8002812:	2b00      	cmp	r3, #0
 8002814:	d001      	beq.n	800281a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002816:	2301      	movs	r3, #1
 8002818:	e026      	b.n	8002868 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800281a:	f7ff f8a9 	bl	8001970 <HAL_GetTick>
 800281e:	4602      	mov	r2, r0
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	1ad2      	subs	r2, r2, r3
 8002824:	68bb      	ldr	r3, [r7, #8]
 8002826:	429a      	cmp	r2, r3
 8002828:	d802      	bhi.n	8002830 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d113      	bne.n	8002858 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002834:	f043 0220 	orr.w	r2, r3, #32
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	2220      	movs	r2, #32
 8002840:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	2200      	movs	r2, #0
 8002848:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	2200      	movs	r2, #0
 8002850:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e007      	b.n	8002868 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	699b      	ldr	r3, [r3, #24]
 800285e:	f003 0320 	and.w	r3, r3, #32
 8002862:	2b20      	cmp	r3, #32
 8002864:	d1cf      	bne.n	8002806 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8002866:	2300      	movs	r3, #0
}
 8002868:	4618      	mov	r0, r3
 800286a:	3710      	adds	r7, #16
 800286c:	46bd      	mov	sp, r7
 800286e:	bd80      	pop	{r7, pc}

08002870 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002870:	b580      	push	{r7, lr}
 8002872:	b084      	sub	sp, #16
 8002874:	af00      	add	r7, sp, #0
 8002876:	60f8      	str	r0, [r7, #12]
 8002878:	60b9      	str	r1, [r7, #8]
 800287a:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	699b      	ldr	r3, [r3, #24]
 8002882:	f003 0310 	and.w	r3, r3, #16
 8002886:	2b10      	cmp	r3, #16
 8002888:	d151      	bne.n	800292e <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800288a:	e022      	b.n	80028d2 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002892:	d01e      	beq.n	80028d2 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002894:	f7ff f86c 	bl	8001970 <HAL_GetTick>
 8002898:	4602      	mov	r2, r0
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	1ad2      	subs	r2, r2, r3
 800289e:	68bb      	ldr	r3, [r7, #8]
 80028a0:	429a      	cmp	r2, r3
 80028a2:	d802      	bhi.n	80028aa <I2C_IsAcknowledgeFailed+0x3a>
 80028a4:	68bb      	ldr	r3, [r7, #8]
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d113      	bne.n	80028d2 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80028aa:	68fb      	ldr	r3, [r7, #12]
 80028ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80028ae:	f043 0220 	orr.w	r2, r3, #32
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	2220      	movs	r2, #32
 80028ba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	2200      	movs	r2, #0
 80028c2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80028c6:	68fb      	ldr	r3, [r7, #12]
 80028c8:	2200      	movs	r2, #0
 80028ca:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80028ce:	2301      	movs	r3, #1
 80028d0:	e02e      	b.n	8002930 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	699b      	ldr	r3, [r3, #24]
 80028d8:	f003 0320 	and.w	r3, r3, #32
 80028dc:	2b20      	cmp	r3, #32
 80028de:	d1d5      	bne.n	800288c <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	2210      	movs	r2, #16
 80028e6:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	2220      	movs	r2, #32
 80028ee:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80028f0:	68f8      	ldr	r0, [r7, #12]
 80028f2:	f7ff fedd 	bl	80026b0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	6859      	ldr	r1, [r3, #4]
 8002900:	4b0d      	ldr	r3, [pc, #52]	; (8002938 <I2C_IsAcknowledgeFailed+0xc8>)
 8002902:	400b      	ands	r3, r1
 8002904:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800290a:	f043 0204 	orr.w	r2, r3, #4
 800290e:	68fb      	ldr	r3, [r7, #12]
 8002910:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002912:	68fb      	ldr	r3, [r7, #12]
 8002914:	2220      	movs	r2, #32
 8002916:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800291a:	68fb      	ldr	r3, [r7, #12]
 800291c:	2200      	movs	r2, #0
 800291e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	2200      	movs	r2, #0
 8002926:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800292a:	2301      	movs	r3, #1
 800292c:	e000      	b.n	8002930 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 800292e:	2300      	movs	r3, #0
}
 8002930:	4618      	mov	r0, r3
 8002932:	3710      	adds	r7, #16
 8002934:	46bd      	mov	sp, r7
 8002936:	bd80      	pop	{r7, pc}
 8002938:	fe00e800 	.word	0xfe00e800

0800293c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800293c:	b480      	push	{r7}
 800293e:	b085      	sub	sp, #20
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	607b      	str	r3, [r7, #4]
 8002946:	460b      	mov	r3, r1
 8002948:	817b      	strh	r3, [r7, #10]
 800294a:	4613      	mov	r3, r2
 800294c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	681a      	ldr	r2, [r3, #0]
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	6859      	ldr	r1, [r3, #4]
 8002958:	69bb      	ldr	r3, [r7, #24]
 800295a:	0d5b      	lsrs	r3, r3, #21
 800295c:	f403 6080 	and.w	r0, r3, #1024	; 0x400
 8002960:	4b0b      	ldr	r3, [pc, #44]	; (8002990 <I2C_TransferConfig+0x54>)
 8002962:	4303      	orrs	r3, r0
 8002964:	43db      	mvns	r3, r3
 8002966:	4019      	ands	r1, r3
 8002968:	897b      	ldrh	r3, [r7, #10]
 800296a:	f3c3 0009 	ubfx	r0, r3, #0, #10
 800296e:	7a7b      	ldrb	r3, [r7, #9]
 8002970:	041b      	lsls	r3, r3, #16
 8002972:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8002976:	4318      	orrs	r0, r3
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	4318      	orrs	r0, r3
 800297c:	69bb      	ldr	r3, [r7, #24]
 800297e:	4303      	orrs	r3, r0
 8002980:	430b      	orrs	r3, r1
 8002982:	6053      	str	r3, [r2, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8002984:	bf00      	nop
 8002986:	3714      	adds	r7, #20
 8002988:	46bd      	mov	sp, r7
 800298a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298e:	4770      	bx	lr
 8002990:	03ff63ff 	.word	0x03ff63ff

08002994 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002994:	b480      	push	{r7}
 8002996:	b083      	sub	sp, #12
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
 800299c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029a4:	b2db      	uxtb	r3, r3
 80029a6:	2b20      	cmp	r3, #32
 80029a8:	d138      	bne.n	8002a1c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d101      	bne.n	80029b8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80029b4:	2302      	movs	r3, #2
 80029b6:	e032      	b.n	8002a1e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	2201      	movs	r2, #1
 80029bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	2224      	movs	r2, #36	; 0x24
 80029c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	687a      	ldr	r2, [r7, #4]
 80029ce:	6812      	ldr	r2, [r2, #0]
 80029d0:	6812      	ldr	r2, [r2, #0]
 80029d2:	f022 0201 	bic.w	r2, r2, #1
 80029d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	6812      	ldr	r2, [r2, #0]
 80029e0:	6812      	ldr	r2, [r2, #0]
 80029e2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80029e6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	6812      	ldr	r2, [r2, #0]
 80029f0:	6811      	ldr	r1, [r2, #0]
 80029f2:	683a      	ldr	r2, [r7, #0]
 80029f4:	430a      	orrs	r2, r1
 80029f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	687a      	ldr	r2, [r7, #4]
 80029fe:	6812      	ldr	r2, [r2, #0]
 8002a00:	6812      	ldr	r2, [r2, #0]
 8002a02:	f042 0201 	orr.w	r2, r2, #1
 8002a06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2220      	movs	r2, #32
 8002a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	2200      	movs	r2, #0
 8002a14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002a18:	2300      	movs	r3, #0
 8002a1a:	e000      	b.n	8002a1e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002a1c:	2302      	movs	r3, #2
  }
}
 8002a1e:	4618      	mov	r0, r3
 8002a20:	370c      	adds	r7, #12
 8002a22:	46bd      	mov	sp, r7
 8002a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a28:	4770      	bx	lr

08002a2a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002a2a:	b480      	push	{r7}
 8002a2c:	b085      	sub	sp, #20
 8002a2e:	af00      	add	r7, sp, #0
 8002a30:	6078      	str	r0, [r7, #4]
 8002a32:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a3a:	b2db      	uxtb	r3, r3
 8002a3c:	2b20      	cmp	r3, #32
 8002a3e:	d139      	bne.n	8002ab4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a46:	2b01      	cmp	r3, #1
 8002a48:	d101      	bne.n	8002a4e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002a4a:	2302      	movs	r3, #2
 8002a4c:	e033      	b.n	8002ab6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	2201      	movs	r2, #1
 8002a52:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	2224      	movs	r2, #36	; 0x24
 8002a5a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	687a      	ldr	r2, [r7, #4]
 8002a64:	6812      	ldr	r2, [r2, #0]
 8002a66:	6812      	ldr	r2, [r2, #0]
 8002a68:	f022 0201 	bic.w	r2, r2, #1
 8002a6c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	681b      	ldr	r3, [r3, #0]
 8002a74:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002a7c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	021b      	lsls	r3, r3, #8
 8002a82:	68fa      	ldr	r2, [r7, #12]
 8002a84:	4313      	orrs	r3, r2
 8002a86:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	68fa      	ldr	r2, [r7, #12]
 8002a8e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	687a      	ldr	r2, [r7, #4]
 8002a96:	6812      	ldr	r2, [r2, #0]
 8002a98:	6812      	ldr	r2, [r2, #0]
 8002a9a:	f042 0201 	orr.w	r2, r2, #1
 8002a9e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	2220      	movs	r2, #32
 8002aa4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	2200      	movs	r2, #0
 8002aac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002ab0:	2300      	movs	r3, #0
 8002ab2:	e000      	b.n	8002ab6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002ab4:	2302      	movs	r3, #2
  }
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3714      	adds	r7, #20
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
	...

08002ac4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002ac4:	b480      	push	{r7}
 8002ac6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ac8:	4b0d      	ldr	r3, [pc, #52]	; (8002b00 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ad0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002ad4:	d102      	bne.n	8002adc <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8002ad6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002ada:	e00b      	b.n	8002af4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8002adc:	4b08      	ldr	r3, [pc, #32]	; (8002b00 <HAL_PWREx_GetVoltageRange+0x3c>)
 8002ade:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002ae6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002aea:	d102      	bne.n	8002af2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8002aec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002af0:	e000      	b.n	8002af4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8002af2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8002af4:	4618      	mov	r0, r3
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	40007000 	.word	0x40007000

08002b04 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d141      	bne.n	8002b96 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b12:	4b4b      	ldr	r3, [pc, #300]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002b1a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b1e:	d131      	bne.n	8002b84 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b20:	4a47      	ldr	r2, [pc, #284]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b22:	4b47      	ldr	r3, [pc, #284]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b24:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b28:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b2c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002b30:	4a43      	ldr	r2, [pc, #268]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b32:	4b43      	ldr	r3, [pc, #268]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002b3a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002b3e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002b40:	4b40      	ldr	r3, [pc, #256]	; (8002c44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	2232      	movs	r2, #50	; 0x32
 8002b46:	fb02 f303 	mul.w	r3, r2, r3
 8002b4a:	4a3f      	ldr	r2, [pc, #252]	; (8002c48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b50:	0c9b      	lsrs	r3, r3, #18
 8002b52:	3301      	adds	r3, #1
 8002b54:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b56:	e002      	b.n	8002b5e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	3b01      	subs	r3, #1
 8002b5c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002b5e:	4b38      	ldr	r3, [pc, #224]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b60:	695b      	ldr	r3, [r3, #20]
 8002b62:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b66:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b6a:	d102      	bne.n	8002b72 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1f2      	bne.n	8002b58 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002b72:	4b33      	ldr	r3, [pc, #204]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b74:	695b      	ldr	r3, [r3, #20]
 8002b76:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002b7a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002b7e:	d158      	bne.n	8002c32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002b80:	2303      	movs	r3, #3
 8002b82:	e057      	b.n	8002c34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002b84:	4a2e      	ldr	r2, [pc, #184]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b86:	4b2e      	ldr	r3, [pc, #184]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002b88:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002b8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002b90:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002b94:	e04d      	b.n	8002c32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002b9c:	d141      	bne.n	8002c22 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002b9e:	4b28      	ldr	r3, [pc, #160]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002ba6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002baa:	d131      	bne.n	8002c10 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002bac:	4a24      	ldr	r2, [pc, #144]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bae:	4b24      	ldr	r3, [pc, #144]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bb0:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002bb4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002bb8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002bbc:	4a20      	ldr	r2, [pc, #128]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bbe:	4b20      	ldr	r3, [pc, #128]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002bc6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002bca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8002bcc:	4b1d      	ldr	r3, [pc, #116]	; (8002c44 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	2232      	movs	r2, #50	; 0x32
 8002bd2:	fb02 f303 	mul.w	r3, r2, r3
 8002bd6:	4a1c      	ldr	r2, [pc, #112]	; (8002c48 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002bd8:	fba2 2303 	umull	r2, r3, r2, r3
 8002bdc:	0c9b      	lsrs	r3, r3, #18
 8002bde:	3301      	adds	r3, #1
 8002be0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002be2:	e002      	b.n	8002bea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	3b01      	subs	r3, #1
 8002be8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002bea:	4b15      	ldr	r3, [pc, #84]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002bf2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002bf6:	d102      	bne.n	8002bfe <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d1f2      	bne.n	8002be4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bfe:	4b10      	ldr	r3, [pc, #64]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c00:	695b      	ldr	r3, [r3, #20]
 8002c02:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c06:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c0a:	d112      	bne.n	8002c32 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002c0c:	2303      	movs	r3, #3
 8002c0e:	e011      	b.n	8002c34 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002c10:	4a0b      	ldr	r2, [pc, #44]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c12:	4b0b      	ldr	r3, [pc, #44]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c14:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8002c18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002c1c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8002c20:	e007      	b.n	8002c32 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002c22:	4a07      	ldr	r2, [pc, #28]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c24:	4b06      	ldr	r3, [pc, #24]	; (8002c40 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002c2c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002c30:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002c32:	2300      	movs	r3, #0
}
 8002c34:	4618      	mov	r0, r3
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	40007000 	.word	0x40007000
 8002c44:	20000000 	.word	0x20000000
 8002c48:	431bde83 	.word	0x431bde83

08002c4c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b088      	sub	sp, #32
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d102      	bne.n	8002c60 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	f000 bc16 	b.w	800348c <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c60:	4ba0      	ldr	r3, [pc, #640]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002c62:	689b      	ldr	r3, [r3, #8]
 8002c64:	f003 030c 	and.w	r3, r3, #12
 8002c68:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c6a:	4b9e      	ldr	r3, [pc, #632]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002c6c:	68db      	ldr	r3, [r3, #12]
 8002c6e:	f003 0303 	and.w	r3, r3, #3
 8002c72:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f003 0310 	and.w	r3, r3, #16
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	f000 80e4 	beq.w	8002e4a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d007      	beq.n	8002c98 <HAL_RCC_OscConfig+0x4c>
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	2b0c      	cmp	r3, #12
 8002c8c:	f040 808b 	bne.w	8002da6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002c90:	697b      	ldr	r3, [r7, #20]
 8002c92:	2b01      	cmp	r3, #1
 8002c94:	f040 8087 	bne.w	8002da6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002c98:	4b92      	ldr	r3, [pc, #584]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d005      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x64>
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	699b      	ldr	r3, [r3, #24]
 8002ca8:	2b00      	cmp	r3, #0
 8002caa:	d101      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8002cac:	2301      	movs	r3, #1
 8002cae:	e3ed      	b.n	800348c <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	6a1a      	ldr	r2, [r3, #32]
 8002cb4:	4b8b      	ldr	r3, [pc, #556]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	f003 0308 	and.w	r3, r3, #8
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d004      	beq.n	8002cca <HAL_RCC_OscConfig+0x7e>
 8002cc0:	4b88      	ldr	r3, [pc, #544]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cc8:	e005      	b.n	8002cd6 <HAL_RCC_OscConfig+0x8a>
 8002cca:	4b86      	ldr	r3, [pc, #536]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002ccc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002cd0:	091b      	lsrs	r3, r3, #4
 8002cd2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002cd6:	429a      	cmp	r2, r3
 8002cd8:	d923      	bls.n	8002d22 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	6a1b      	ldr	r3, [r3, #32]
 8002cde:	4618      	mov	r0, r3
 8002ce0:	f000 fdc8 	bl	8003874 <RCC_SetFlashLatencyFromMSIRange>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d001      	beq.n	8002cee <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8002cea:	2301      	movs	r3, #1
 8002cec:	e3ce      	b.n	800348c <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002cee:	4a7d      	ldr	r2, [pc, #500]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002cf0:	4b7c      	ldr	r3, [pc, #496]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f043 0308 	orr.w	r3, r3, #8
 8002cf8:	6013      	str	r3, [r2, #0]
 8002cfa:	497a      	ldr	r1, [pc, #488]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002cfc:	4b79      	ldr	r3, [pc, #484]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	6a1b      	ldr	r3, [r3, #32]
 8002d08:	4313      	orrs	r3, r2
 8002d0a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d0c:	4975      	ldr	r1, [pc, #468]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002d0e:	4b75      	ldr	r3, [pc, #468]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002d10:	685b      	ldr	r3, [r3, #4]
 8002d12:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	69db      	ldr	r3, [r3, #28]
 8002d1a:	021b      	lsls	r3, r3, #8
 8002d1c:	4313      	orrs	r3, r2
 8002d1e:	604b      	str	r3, [r1, #4]
 8002d20:	e025      	b.n	8002d6e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002d22:	4a70      	ldr	r2, [pc, #448]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002d24:	4b6f      	ldr	r3, [pc, #444]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	f043 0308 	orr.w	r3, r3, #8
 8002d2c:	6013      	str	r3, [r2, #0]
 8002d2e:	496d      	ldr	r1, [pc, #436]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002d30:	4b6c      	ldr	r3, [pc, #432]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	6a1b      	ldr	r3, [r3, #32]
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002d40:	4968      	ldr	r1, [pc, #416]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002d42:	4b68      	ldr	r3, [pc, #416]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002d44:	685b      	ldr	r3, [r3, #4]
 8002d46:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	69db      	ldr	r3, [r3, #28]
 8002d4e:	021b      	lsls	r3, r3, #8
 8002d50:	4313      	orrs	r3, r2
 8002d52:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002d54:	69bb      	ldr	r3, [r7, #24]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d109      	bne.n	8002d6e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	6a1b      	ldr	r3, [r3, #32]
 8002d5e:	4618      	mov	r0, r3
 8002d60:	f000 fd88 	bl	8003874 <RCC_SetFlashLatencyFromMSIRange>
 8002d64:	4603      	mov	r3, r0
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	d001      	beq.n	8002d6e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e38e      	b.n	800348c <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002d6e:	f000 fcbf 	bl	80036f0 <HAL_RCC_GetSysClockFreq>
 8002d72:	4601      	mov	r1, r0
 8002d74:	4b5b      	ldr	r3, [pc, #364]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002d76:	689b      	ldr	r3, [r3, #8]
 8002d78:	091b      	lsrs	r3, r3, #4
 8002d7a:	f003 030f 	and.w	r3, r3, #15
 8002d7e:	4a5a      	ldr	r2, [pc, #360]	; (8002ee8 <HAL_RCC_OscConfig+0x29c>)
 8002d80:	5cd3      	ldrb	r3, [r2, r3]
 8002d82:	f003 031f 	and.w	r3, r3, #31
 8002d86:	fa21 f303 	lsr.w	r3, r1, r3
 8002d8a:	4a58      	ldr	r2, [pc, #352]	; (8002eec <HAL_RCC_OscConfig+0x2a0>)
 8002d8c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002d8e:	4b58      	ldr	r3, [pc, #352]	; (8002ef0 <HAL_RCC_OscConfig+0x2a4>)
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4618      	mov	r0, r3
 8002d94:	f7fe fd9c 	bl	80018d0 <HAL_InitTick>
 8002d98:	4603      	mov	r3, r0
 8002d9a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002d9c:	7bfb      	ldrb	r3, [r7, #15]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d052      	beq.n	8002e48 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8002da2:	7bfb      	ldrb	r3, [r7, #15]
 8002da4:	e372      	b.n	800348c <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	699b      	ldr	r3, [r3, #24]
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d032      	beq.n	8002e14 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002dae:	4a4d      	ldr	r2, [pc, #308]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002db0:	4b4c      	ldr	r3, [pc, #304]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	f043 0301 	orr.w	r3, r3, #1
 8002db8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002dba:	f7fe fdd9 	bl	8001970 <HAL_GetTick>
 8002dbe:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dc0:	e008      	b.n	8002dd4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002dc2:	f7fe fdd5 	bl	8001970 <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d901      	bls.n	8002dd4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e35b      	b.n	800348c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002dd4:	4b43      	ldr	r3, [pc, #268]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0302 	and.w	r3, r3, #2
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d0f0      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002de0:	4a40      	ldr	r2, [pc, #256]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002de2:	4b40      	ldr	r3, [pc, #256]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	f043 0308 	orr.w	r3, r3, #8
 8002dea:	6013      	str	r3, [r2, #0]
 8002dec:	493d      	ldr	r1, [pc, #244]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002dee:	4b3d      	ldr	r3, [pc, #244]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a1b      	ldr	r3, [r3, #32]
 8002dfa:	4313      	orrs	r3, r2
 8002dfc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002dfe:	4939      	ldr	r1, [pc, #228]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002e00:	4b38      	ldr	r3, [pc, #224]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	69db      	ldr	r3, [r3, #28]
 8002e0c:	021b      	lsls	r3, r3, #8
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	604b      	str	r3, [r1, #4]
 8002e12:	e01a      	b.n	8002e4a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002e14:	4a33      	ldr	r2, [pc, #204]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002e16:	4b33      	ldr	r3, [pc, #204]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	f023 0301 	bic.w	r3, r3, #1
 8002e1e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002e20:	f7fe fda6 	bl	8001970 <HAL_GetTick>
 8002e24:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e26:	e008      	b.n	8002e3a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002e28:	f7fe fda2 	bl	8001970 <HAL_GetTick>
 8002e2c:	4602      	mov	r2, r0
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	1ad3      	subs	r3, r2, r3
 8002e32:	2b02      	cmp	r3, #2
 8002e34:	d901      	bls.n	8002e3a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002e36:	2303      	movs	r3, #3
 8002e38:	e328      	b.n	800348c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002e3a:	4b2a      	ldr	r3, [pc, #168]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	f003 0302 	and.w	r3, r3, #2
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d1f0      	bne.n	8002e28 <HAL_RCC_OscConfig+0x1dc>
 8002e46:	e000      	b.n	8002e4a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002e48:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d073      	beq.n	8002f3e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002e56:	69bb      	ldr	r3, [r7, #24]
 8002e58:	2b08      	cmp	r3, #8
 8002e5a:	d005      	beq.n	8002e68 <HAL_RCC_OscConfig+0x21c>
 8002e5c:	69bb      	ldr	r3, [r7, #24]
 8002e5e:	2b0c      	cmp	r3, #12
 8002e60:	d10e      	bne.n	8002e80 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	2b03      	cmp	r3, #3
 8002e66:	d10b      	bne.n	8002e80 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002e68:	4b1e      	ldr	r3, [pc, #120]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d063      	beq.n	8002f3c <HAL_RCC_OscConfig+0x2f0>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d15f      	bne.n	8002f3c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002e7c:	2301      	movs	r3, #1
 8002e7e:	e305      	b.n	800348c <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	685b      	ldr	r3, [r3, #4]
 8002e84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002e88:	d106      	bne.n	8002e98 <HAL_RCC_OscConfig+0x24c>
 8002e8a:	4a16      	ldr	r2, [pc, #88]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002e8c:	4b15      	ldr	r3, [pc, #84]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002e94:	6013      	str	r3, [r2, #0]
 8002e96:	e01d      	b.n	8002ed4 <HAL_RCC_OscConfig+0x288>
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	685b      	ldr	r3, [r3, #4]
 8002e9c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002ea0:	d10c      	bne.n	8002ebc <HAL_RCC_OscConfig+0x270>
 8002ea2:	4a10      	ldr	r2, [pc, #64]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002ea4:	4b0f      	ldr	r3, [pc, #60]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002eac:	6013      	str	r3, [r2, #0]
 8002eae:	4a0d      	ldr	r2, [pc, #52]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002eb0:	4b0c      	ldr	r3, [pc, #48]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002eb8:	6013      	str	r3, [r2, #0]
 8002eba:	e00b      	b.n	8002ed4 <HAL_RCC_OscConfig+0x288>
 8002ebc:	4a09      	ldr	r2, [pc, #36]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002ebe:	4b09      	ldr	r3, [pc, #36]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002ec6:	6013      	str	r3, [r2, #0]
 8002ec8:	4a06      	ldr	r2, [pc, #24]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002eca:	4b06      	ldr	r3, [pc, #24]	; (8002ee4 <HAL_RCC_OscConfig+0x298>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002ed2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d01b      	beq.n	8002f14 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002edc:	f7fe fd48 	bl	8001970 <HAL_GetTick>
 8002ee0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002ee2:	e010      	b.n	8002f06 <HAL_RCC_OscConfig+0x2ba>
 8002ee4:	40021000 	.word	0x40021000
 8002ee8:	080056f8 	.word	0x080056f8
 8002eec:	20000000 	.word	0x20000000
 8002ef0:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ef4:	f7fe fd3c 	bl	8001970 <HAL_GetTick>
 8002ef8:	4602      	mov	r2, r0
 8002efa:	693b      	ldr	r3, [r7, #16]
 8002efc:	1ad3      	subs	r3, r2, r3
 8002efe:	2b64      	cmp	r3, #100	; 0x64
 8002f00:	d901      	bls.n	8002f06 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002f02:	2303      	movs	r3, #3
 8002f04:	e2c2      	b.n	800348c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002f06:	4baf      	ldr	r3, [pc, #700]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d0f0      	beq.n	8002ef4 <HAL_RCC_OscConfig+0x2a8>
 8002f12:	e014      	b.n	8002f3e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f14:	f7fe fd2c 	bl	8001970 <HAL_GetTick>
 8002f18:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f1a:	e008      	b.n	8002f2e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002f1c:	f7fe fd28 	bl	8001970 <HAL_GetTick>
 8002f20:	4602      	mov	r2, r0
 8002f22:	693b      	ldr	r3, [r7, #16]
 8002f24:	1ad3      	subs	r3, r2, r3
 8002f26:	2b64      	cmp	r3, #100	; 0x64
 8002f28:	d901      	bls.n	8002f2e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002f2a:	2303      	movs	r3, #3
 8002f2c:	e2ae      	b.n	800348c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002f2e:	4ba5      	ldr	r3, [pc, #660]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d1f0      	bne.n	8002f1c <HAL_RCC_OscConfig+0x2d0>
 8002f3a:	e000      	b.n	8002f3e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f3c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	f003 0302 	and.w	r3, r3, #2
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d060      	beq.n	800300c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002f4a:	69bb      	ldr	r3, [r7, #24]
 8002f4c:	2b04      	cmp	r3, #4
 8002f4e:	d005      	beq.n	8002f5c <HAL_RCC_OscConfig+0x310>
 8002f50:	69bb      	ldr	r3, [r7, #24]
 8002f52:	2b0c      	cmp	r3, #12
 8002f54:	d119      	bne.n	8002f8a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002f56:	697b      	ldr	r3, [r7, #20]
 8002f58:	2b02      	cmp	r3, #2
 8002f5a:	d116      	bne.n	8002f8a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f5c:	4b99      	ldr	r3, [pc, #612]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d005      	beq.n	8002f74 <HAL_RCC_OscConfig+0x328>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	68db      	ldr	r3, [r3, #12]
 8002f6c:	2b00      	cmp	r3, #0
 8002f6e:	d101      	bne.n	8002f74 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002f70:	2301      	movs	r3, #1
 8002f72:	e28b      	b.n	800348c <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002f74:	4993      	ldr	r1, [pc, #588]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8002f76:	4b93      	ldr	r3, [pc, #588]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8002f78:	685b      	ldr	r3, [r3, #4]
 8002f7a:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	691b      	ldr	r3, [r3, #16]
 8002f82:	061b      	lsls	r3, r3, #24
 8002f84:	4313      	orrs	r3, r2
 8002f86:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002f88:	e040      	b.n	800300c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	68db      	ldr	r3, [r3, #12]
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d023      	beq.n	8002fda <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002f92:	4a8c      	ldr	r2, [pc, #560]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8002f94:	4b8b      	ldr	r3, [pc, #556]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f9e:	f7fe fce7 	bl	8001970 <HAL_GetTick>
 8002fa2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fa4:	e008      	b.n	8002fb8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fa6:	f7fe fce3 	bl	8001970 <HAL_GetTick>
 8002faa:	4602      	mov	r2, r0
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	1ad3      	subs	r3, r2, r3
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d901      	bls.n	8002fb8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e269      	b.n	800348c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002fb8:	4b82      	ldr	r3, [pc, #520]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d0f0      	beq.n	8002fa6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002fc4:	497f      	ldr	r1, [pc, #508]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8002fc6:	4b7f      	ldr	r3, [pc, #508]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8002fc8:	685b      	ldr	r3, [r3, #4]
 8002fca:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	691b      	ldr	r3, [r3, #16]
 8002fd2:	061b      	lsls	r3, r3, #24
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	604b      	str	r3, [r1, #4]
 8002fd8:	e018      	b.n	800300c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002fda:	4a7a      	ldr	r2, [pc, #488]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8002fdc:	4b79      	ldr	r3, [pc, #484]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002fe4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fe6:	f7fe fcc3 	bl	8001970 <HAL_GetTick>
 8002fea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002fec:	e008      	b.n	8003000 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002fee:	f7fe fcbf 	bl	8001970 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	693b      	ldr	r3, [r7, #16]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b02      	cmp	r3, #2
 8002ffa:	d901      	bls.n	8003000 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002ffc:	2303      	movs	r3, #3
 8002ffe:	e245      	b.n	800348c <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8003000:	4b70      	ldr	r3, [pc, #448]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003008:	2b00      	cmp	r3, #0
 800300a:	d1f0      	bne.n	8002fee <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	f003 0308 	and.w	r3, r3, #8
 8003014:	2b00      	cmp	r3, #0
 8003016:	d03c      	beq.n	8003092 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	695b      	ldr	r3, [r3, #20]
 800301c:	2b00      	cmp	r3, #0
 800301e:	d01c      	beq.n	800305a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003020:	4a68      	ldr	r2, [pc, #416]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8003022:	4b68      	ldr	r3, [pc, #416]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8003024:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003028:	f043 0301 	orr.w	r3, r3, #1
 800302c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003030:	f7fe fc9e 	bl	8001970 <HAL_GetTick>
 8003034:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003036:	e008      	b.n	800304a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003038:	f7fe fc9a 	bl	8001970 <HAL_GetTick>
 800303c:	4602      	mov	r2, r0
 800303e:	693b      	ldr	r3, [r7, #16]
 8003040:	1ad3      	subs	r3, r2, r3
 8003042:	2b02      	cmp	r3, #2
 8003044:	d901      	bls.n	800304a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8003046:	2303      	movs	r3, #3
 8003048:	e220      	b.n	800348c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800304a:	4b5e      	ldr	r3, [pc, #376]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 800304c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003050:	f003 0302 	and.w	r3, r3, #2
 8003054:	2b00      	cmp	r3, #0
 8003056:	d0ef      	beq.n	8003038 <HAL_RCC_OscConfig+0x3ec>
 8003058:	e01b      	b.n	8003092 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800305a:	4a5a      	ldr	r2, [pc, #360]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 800305c:	4b59      	ldr	r3, [pc, #356]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 800305e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003062:	f023 0301 	bic.w	r3, r3, #1
 8003066:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800306a:	f7fe fc81 	bl	8001970 <HAL_GetTick>
 800306e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003070:	e008      	b.n	8003084 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003072:	f7fe fc7d 	bl	8001970 <HAL_GetTick>
 8003076:	4602      	mov	r2, r0
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	2b02      	cmp	r3, #2
 800307e:	d901      	bls.n	8003084 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8003080:	2303      	movs	r3, #3
 8003082:	e203      	b.n	800348c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003084:	4b4f      	ldr	r3, [pc, #316]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8003086:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800308a:	f003 0302 	and.w	r3, r3, #2
 800308e:	2b00      	cmp	r3, #0
 8003090:	d1ef      	bne.n	8003072 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0304 	and.w	r3, r3, #4
 800309a:	2b00      	cmp	r3, #0
 800309c:	f000 80a6 	beq.w	80031ec <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80030a0:	2300      	movs	r3, #0
 80030a2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80030a4:	4b47      	ldr	r3, [pc, #284]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 80030a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030a8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d10d      	bne.n	80030cc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80030b0:	4a44      	ldr	r2, [pc, #272]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 80030b2:	4b44      	ldr	r3, [pc, #272]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 80030b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80030ba:	6593      	str	r3, [r2, #88]	; 0x58
 80030bc:	4b41      	ldr	r3, [pc, #260]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 80030be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80030c0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80030c4:	60bb      	str	r3, [r7, #8]
 80030c6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80030c8:	2301      	movs	r3, #1
 80030ca:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030cc:	4b3e      	ldr	r3, [pc, #248]	; (80031c8 <HAL_RCC_OscConfig+0x57c>)
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d118      	bne.n	800310a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80030d8:	4a3b      	ldr	r2, [pc, #236]	; (80031c8 <HAL_RCC_OscConfig+0x57c>)
 80030da:	4b3b      	ldr	r3, [pc, #236]	; (80031c8 <HAL_RCC_OscConfig+0x57c>)
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030e2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80030e4:	f7fe fc44 	bl	8001970 <HAL_GetTick>
 80030e8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030ea:	e008      	b.n	80030fe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030ec:	f7fe fc40 	bl	8001970 <HAL_GetTick>
 80030f0:	4602      	mov	r2, r0
 80030f2:	693b      	ldr	r3, [r7, #16]
 80030f4:	1ad3      	subs	r3, r2, r3
 80030f6:	2b02      	cmp	r3, #2
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e1c6      	b.n	800348c <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80030fe:	4b32      	ldr	r3, [pc, #200]	; (80031c8 <HAL_RCC_OscConfig+0x57c>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003106:	2b00      	cmp	r3, #0
 8003108:	d0f0      	beq.n	80030ec <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	689b      	ldr	r3, [r3, #8]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d108      	bne.n	8003124 <HAL_RCC_OscConfig+0x4d8>
 8003112:	4a2c      	ldr	r2, [pc, #176]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8003114:	4b2b      	ldr	r3, [pc, #172]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8003116:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800311a:	f043 0301 	orr.w	r3, r3, #1
 800311e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8003122:	e024      	b.n	800316e <HAL_RCC_OscConfig+0x522>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	689b      	ldr	r3, [r3, #8]
 8003128:	2b05      	cmp	r3, #5
 800312a:	d110      	bne.n	800314e <HAL_RCC_OscConfig+0x502>
 800312c:	4a25      	ldr	r2, [pc, #148]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 800312e:	4b25      	ldr	r3, [pc, #148]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8003130:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003134:	f043 0304 	orr.w	r3, r3, #4
 8003138:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800313c:	4a21      	ldr	r2, [pc, #132]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 800313e:	4b21      	ldr	r3, [pc, #132]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8003140:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003144:	f043 0301 	orr.w	r3, r3, #1
 8003148:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800314c:	e00f      	b.n	800316e <HAL_RCC_OscConfig+0x522>
 800314e:	4a1d      	ldr	r2, [pc, #116]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8003150:	4b1c      	ldr	r3, [pc, #112]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8003152:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003156:	f023 0301 	bic.w	r3, r3, #1
 800315a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800315e:	4a19      	ldr	r2, [pc, #100]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8003160:	4b18      	ldr	r3, [pc, #96]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8003162:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003166:	f023 0304 	bic.w	r3, r3, #4
 800316a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	689b      	ldr	r3, [r3, #8]
 8003172:	2b00      	cmp	r3, #0
 8003174:	d016      	beq.n	80031a4 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003176:	f7fe fbfb 	bl	8001970 <HAL_GetTick>
 800317a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800317c:	e00a      	b.n	8003194 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800317e:	f7fe fbf7 	bl	8001970 <HAL_GetTick>
 8003182:	4602      	mov	r2, r0
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	f241 3288 	movw	r2, #5000	; 0x1388
 800318c:	4293      	cmp	r3, r2
 800318e:	d901      	bls.n	8003194 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003190:	2303      	movs	r3, #3
 8003192:	e17b      	b.n	800348c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003194:	4b0b      	ldr	r3, [pc, #44]	; (80031c4 <HAL_RCC_OscConfig+0x578>)
 8003196:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d0ed      	beq.n	800317e <HAL_RCC_OscConfig+0x532>
 80031a2:	e01a      	b.n	80031da <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031a4:	f7fe fbe4 	bl	8001970 <HAL_GetTick>
 80031a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031aa:	e00f      	b.n	80031cc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80031ac:	f7fe fbe0 	bl	8001970 <HAL_GetTick>
 80031b0:	4602      	mov	r2, r0
 80031b2:	693b      	ldr	r3, [r7, #16]
 80031b4:	1ad3      	subs	r3, r2, r3
 80031b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031ba:	4293      	cmp	r3, r2
 80031bc:	d906      	bls.n	80031cc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80031be:	2303      	movs	r3, #3
 80031c0:	e164      	b.n	800348c <HAL_RCC_OscConfig+0x840>
 80031c2:	bf00      	nop
 80031c4:	40021000 	.word	0x40021000
 80031c8:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80031cc:	4ba8      	ldr	r3, [pc, #672]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 80031ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80031d2:	f003 0302 	and.w	r3, r3, #2
 80031d6:	2b00      	cmp	r3, #0
 80031d8:	d1e8      	bne.n	80031ac <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80031da:	7ffb      	ldrb	r3, [r7, #31]
 80031dc:	2b01      	cmp	r3, #1
 80031de:	d105      	bne.n	80031ec <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031e0:	4aa3      	ldr	r2, [pc, #652]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 80031e2:	4ba3      	ldr	r3, [pc, #652]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 80031e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031e6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031ea:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0320 	and.w	r3, r3, #32
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d03c      	beq.n	8003272 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d01c      	beq.n	800323a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003200:	4a9b      	ldr	r2, [pc, #620]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 8003202:	4b9b      	ldr	r3, [pc, #620]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 8003204:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003208:	f043 0301 	orr.w	r3, r3, #1
 800320c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003210:	f7fe fbae 	bl	8001970 <HAL_GetTick>
 8003214:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8003216:	e008      	b.n	800322a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003218:	f7fe fbaa 	bl	8001970 <HAL_GetTick>
 800321c:	4602      	mov	r2, r0
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	2b02      	cmp	r3, #2
 8003224:	d901      	bls.n	800322a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8003226:	2303      	movs	r3, #3
 8003228:	e130      	b.n	800348c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800322a:	4b91      	ldr	r3, [pc, #580]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 800322c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	2b00      	cmp	r3, #0
 8003236:	d0ef      	beq.n	8003218 <HAL_RCC_OscConfig+0x5cc>
 8003238:	e01b      	b.n	8003272 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800323a:	4a8d      	ldr	r2, [pc, #564]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 800323c:	4b8c      	ldr	r3, [pc, #560]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 800323e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8003242:	f023 0301 	bic.w	r3, r3, #1
 8003246:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800324a:	f7fe fb91 	bl	8001970 <HAL_GetTick>
 800324e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003250:	e008      	b.n	8003264 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003252:	f7fe fb8d 	bl	8001970 <HAL_GetTick>
 8003256:	4602      	mov	r2, r0
 8003258:	693b      	ldr	r3, [r7, #16]
 800325a:	1ad3      	subs	r3, r2, r3
 800325c:	2b02      	cmp	r3, #2
 800325e:	d901      	bls.n	8003264 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8003260:	2303      	movs	r3, #3
 8003262:	e113      	b.n	800348c <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003264:	4b82      	ldr	r3, [pc, #520]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 8003266:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	2b00      	cmp	r3, #0
 8003270:	d1ef      	bne.n	8003252 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003276:	2b00      	cmp	r3, #0
 8003278:	f000 8107 	beq.w	800348a <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003280:	2b02      	cmp	r3, #2
 8003282:	f040 80cb 	bne.w	800341c <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003286:	4b7a      	ldr	r3, [pc, #488]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 8003288:	68db      	ldr	r3, [r3, #12]
 800328a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800328c:	697b      	ldr	r3, [r7, #20]
 800328e:	f003 0203 	and.w	r2, r3, #3
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003296:	429a      	cmp	r2, r3
 8003298:	d12c      	bne.n	80032f4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800329a:	697b      	ldr	r3, [r7, #20]
 800329c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032a4:	3b01      	subs	r3, #1
 80032a6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80032a8:	429a      	cmp	r2, r3
 80032aa:	d123      	bne.n	80032f4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032ac:	697b      	ldr	r3, [r7, #20]
 80032ae:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032b6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d11b      	bne.n	80032f4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80032bc:	697b      	ldr	r3, [r7, #20]
 80032be:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80032c6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80032c8:	429a      	cmp	r2, r3
 80032ca:	d113      	bne.n	80032f4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032cc:	697b      	ldr	r3, [r7, #20]
 80032ce:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032d6:	085b      	lsrs	r3, r3, #1
 80032d8:	3b01      	subs	r3, #1
 80032da:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80032dc:	429a      	cmp	r2, r3
 80032de:	d109      	bne.n	80032f4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032ea:	085b      	lsrs	r3, r3, #1
 80032ec:	3b01      	subs	r3, #1
 80032ee:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d06d      	beq.n	80033d0 <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80032f4:	69bb      	ldr	r3, [r7, #24]
 80032f6:	2b0c      	cmp	r3, #12
 80032f8:	d068      	beq.n	80033cc <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80032fa:	4b5d      	ldr	r3, [pc, #372]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003302:	2b00      	cmp	r3, #0
 8003304:	d105      	bne.n	8003312 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8003306:	4b5a      	ldr	r3, [pc, #360]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8003312:	2301      	movs	r3, #1
 8003314:	e0ba      	b.n	800348c <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8003316:	4a56      	ldr	r2, [pc, #344]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 8003318:	4b55      	ldr	r3, [pc, #340]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003320:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003322:	f7fe fb25 	bl	8001970 <HAL_GetTick>
 8003326:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003328:	e008      	b.n	800333c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800332a:	f7fe fb21 	bl	8001970 <HAL_GetTick>
 800332e:	4602      	mov	r2, r0
 8003330:	693b      	ldr	r3, [r7, #16]
 8003332:	1ad3      	subs	r3, r2, r3
 8003334:	2b02      	cmp	r3, #2
 8003336:	d901      	bls.n	800333c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8003338:	2303      	movs	r3, #3
 800333a:	e0a7      	b.n	800348c <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800333c:	4b4c      	ldr	r3, [pc, #304]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d1f0      	bne.n	800332a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003348:	4849      	ldr	r0, [pc, #292]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 800334a:	4b49      	ldr	r3, [pc, #292]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 800334c:	68da      	ldr	r2, [r3, #12]
 800334e:	4b49      	ldr	r3, [pc, #292]	; (8003474 <HAL_RCC_OscConfig+0x828>)
 8003350:	4013      	ands	r3, r2
 8003352:	687a      	ldr	r2, [r7, #4]
 8003354:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800335a:	3a01      	subs	r2, #1
 800335c:	0112      	lsls	r2, r2, #4
 800335e:	4311      	orrs	r1, r2
 8003360:	687a      	ldr	r2, [r7, #4]
 8003362:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003364:	0212      	lsls	r2, r2, #8
 8003366:	4311      	orrs	r1, r2
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800336c:	0852      	lsrs	r2, r2, #1
 800336e:	3a01      	subs	r2, #1
 8003370:	0552      	lsls	r2, r2, #21
 8003372:	4311      	orrs	r1, r2
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003378:	0852      	lsrs	r2, r2, #1
 800337a:	3a01      	subs	r2, #1
 800337c:	0652      	lsls	r2, r2, #25
 800337e:	4311      	orrs	r1, r2
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003384:	06d2      	lsls	r2, r2, #27
 8003386:	430a      	orrs	r2, r1
 8003388:	4313      	orrs	r3, r2
 800338a:	60c3      	str	r3, [r0, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800338c:	4a38      	ldr	r2, [pc, #224]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 800338e:	4b38      	ldr	r3, [pc, #224]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003396:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8003398:	4a35      	ldr	r2, [pc, #212]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 800339a:	4b35      	ldr	r3, [pc, #212]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 800339c:	68db      	ldr	r3, [r3, #12]
 800339e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033a2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80033a4:	f7fe fae4 	bl	8001970 <HAL_GetTick>
 80033a8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033aa:	e008      	b.n	80033be <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033ac:	f7fe fae0 	bl	8001970 <HAL_GetTick>
 80033b0:	4602      	mov	r2, r0
 80033b2:	693b      	ldr	r3, [r7, #16]
 80033b4:	1ad3      	subs	r3, r2, r3
 80033b6:	2b02      	cmp	r3, #2
 80033b8:	d901      	bls.n	80033be <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80033ba:	2303      	movs	r3, #3
 80033bc:	e066      	b.n	800348c <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033be:	4b2c      	ldr	r3, [pc, #176]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 80033c0:	681b      	ldr	r3, [r3, #0]
 80033c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d0f0      	beq.n	80033ac <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80033ca:	e05e      	b.n	800348a <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e05d      	b.n	800348c <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033d0:	4b27      	ldr	r3, [pc, #156]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 80033d2:	681b      	ldr	r3, [r3, #0]
 80033d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033d8:	2b00      	cmp	r3, #0
 80033da:	d156      	bne.n	800348a <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80033dc:	4a24      	ldr	r2, [pc, #144]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 80033de:	4b24      	ldr	r3, [pc, #144]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033e6:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80033e8:	4a21      	ldr	r2, [pc, #132]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 80033ea:	4b21      	ldr	r3, [pc, #132]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 80033ec:	68db      	ldr	r3, [r3, #12]
 80033ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80033f2:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80033f4:	f7fe fabc 	bl	8001970 <HAL_GetTick>
 80033f8:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80033fa:	e008      	b.n	800340e <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80033fc:	f7fe fab8 	bl	8001970 <HAL_GetTick>
 8003400:	4602      	mov	r2, r0
 8003402:	693b      	ldr	r3, [r7, #16]
 8003404:	1ad3      	subs	r3, r2, r3
 8003406:	2b02      	cmp	r3, #2
 8003408:	d901      	bls.n	800340e <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 800340a:	2303      	movs	r3, #3
 800340c:	e03e      	b.n	800348c <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800340e:	4b18      	ldr	r3, [pc, #96]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003416:	2b00      	cmp	r3, #0
 8003418:	d0f0      	beq.n	80033fc <HAL_RCC_OscConfig+0x7b0>
 800341a:	e036      	b.n	800348a <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 800341c:	69bb      	ldr	r3, [r7, #24]
 800341e:	2b0c      	cmp	r3, #12
 8003420:	d031      	beq.n	8003486 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003422:	4a13      	ldr	r2, [pc, #76]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 8003424:	4b12      	ldr	r3, [pc, #72]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800342c:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800342e:	4b10      	ldr	r3, [pc, #64]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 8003430:	681b      	ldr	r3, [r3, #0]
 8003432:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 8003436:	2b00      	cmp	r3, #0
 8003438:	d105      	bne.n	8003446 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800343a:	4a0d      	ldr	r2, [pc, #52]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 800343c:	4b0c      	ldr	r3, [pc, #48]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 800343e:	68db      	ldr	r3, [r3, #12]
 8003440:	f023 0303 	bic.w	r3, r3, #3
 8003444:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8003446:	4a0a      	ldr	r2, [pc, #40]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 8003448:	4b09      	ldr	r3, [pc, #36]	; (8003470 <HAL_RCC_OscConfig+0x824>)
 800344a:	68db      	ldr	r3, [r3, #12]
 800344c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003450:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003454:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003456:	f7fe fa8b 	bl	8001970 <HAL_GetTick>
 800345a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800345c:	e00c      	b.n	8003478 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800345e:	f7fe fa87 	bl	8001970 <HAL_GetTick>
 8003462:	4602      	mov	r2, r0
 8003464:	693b      	ldr	r3, [r7, #16]
 8003466:	1ad3      	subs	r3, r2, r3
 8003468:	2b02      	cmp	r3, #2
 800346a:	d905      	bls.n	8003478 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 800346c:	2303      	movs	r3, #3
 800346e:	e00d      	b.n	800348c <HAL_RCC_OscConfig+0x840>
 8003470:	40021000 	.word	0x40021000
 8003474:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003478:	4b06      	ldr	r3, [pc, #24]	; (8003494 <HAL_RCC_OscConfig+0x848>)
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003480:	2b00      	cmp	r3, #0
 8003482:	d1ec      	bne.n	800345e <HAL_RCC_OscConfig+0x812>
 8003484:	e001      	b.n	800348a <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003486:	2301      	movs	r3, #1
 8003488:	e000      	b.n	800348c <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 800348a:	2300      	movs	r3, #0
}
 800348c:	4618      	mov	r0, r3
 800348e:	3720      	adds	r7, #32
 8003490:	46bd      	mov	sp, r7
 8003492:	bd80      	pop	{r7, pc}
 8003494:	40021000 	.word	0x40021000

08003498 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b086      	sub	sp, #24
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
 80034a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80034a2:	2300      	movs	r3, #0
 80034a4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d101      	bne.n	80034b0 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80034ac:	2301      	movs	r3, #1
 80034ae:	e10f      	b.n	80036d0 <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034b0:	4b89      	ldr	r3, [pc, #548]	; (80036d8 <HAL_RCC_ClockConfig+0x240>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	f003 020f 	and.w	r2, r3, #15
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	429a      	cmp	r2, r3
 80034bc:	d210      	bcs.n	80034e0 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034be:	4986      	ldr	r1, [pc, #536]	; (80036d8 <HAL_RCC_ClockConfig+0x240>)
 80034c0:	4b85      	ldr	r3, [pc, #532]	; (80036d8 <HAL_RCC_ClockConfig+0x240>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	f023 020f 	bic.w	r2, r3, #15
 80034c8:	683b      	ldr	r3, [r7, #0]
 80034ca:	4313      	orrs	r3, r2
 80034cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034ce:	4b82      	ldr	r3, [pc, #520]	; (80036d8 <HAL_RCC_ClockConfig+0x240>)
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f003 020f 	and.w	r2, r3, #15
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	429a      	cmp	r2, r3
 80034da:	d001      	beq.n	80034e0 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80034dc:	2301      	movs	r3, #1
 80034de:	e0f7      	b.n	80036d0 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	f003 0301 	and.w	r3, r3, #1
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	f000 8089 	beq.w	8003600 <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	685b      	ldr	r3, [r3, #4]
 80034f2:	2b03      	cmp	r3, #3
 80034f4:	d133      	bne.n	800355e <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034f6:	4b79      	ldr	r3, [pc, #484]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	e0e4      	b.n	80036d0 <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8003506:	f000 fa0f 	bl	8003928 <RCC_GetSysClockFreqFromPLLSource>
 800350a:	4602      	mov	r2, r0
 800350c:	4b74      	ldr	r3, [pc, #464]	; (80036e0 <HAL_RCC_ClockConfig+0x248>)
 800350e:	429a      	cmp	r2, r3
 8003510:	d955      	bls.n	80035be <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8003512:	4b72      	ldr	r3, [pc, #456]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 8003514:	689b      	ldr	r3, [r3, #8]
 8003516:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800351a:	2b00      	cmp	r3, #0
 800351c:	d10a      	bne.n	8003534 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800351e:	4a6f      	ldr	r2, [pc, #444]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 8003520:	4b6e      	ldr	r3, [pc, #440]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800352c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800352e:	2380      	movs	r3, #128	; 0x80
 8003530:	617b      	str	r3, [r7, #20]
 8003532:	e044      	b.n	80035be <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	681b      	ldr	r3, [r3, #0]
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	2b00      	cmp	r3, #0
 800353e:	d03e      	beq.n	80035be <HAL_RCC_ClockConfig+0x126>
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	689b      	ldr	r3, [r3, #8]
 8003544:	2b00      	cmp	r3, #0
 8003546:	d13a      	bne.n	80035be <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8003548:	4a64      	ldr	r2, [pc, #400]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 800354a:	4b64      	ldr	r3, [pc, #400]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 800354c:	689b      	ldr	r3, [r3, #8]
 800354e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003552:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003556:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8003558:	2380      	movs	r3, #128	; 0x80
 800355a:	617b      	str	r3, [r7, #20]
 800355c:	e02f      	b.n	80035be <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	685b      	ldr	r3, [r3, #4]
 8003562:	2b02      	cmp	r3, #2
 8003564:	d107      	bne.n	8003576 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003566:	4b5d      	ldr	r3, [pc, #372]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800356e:	2b00      	cmp	r3, #0
 8003570:	d115      	bne.n	800359e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8003572:	2301      	movs	r3, #1
 8003574:	e0ac      	b.n	80036d0 <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	685b      	ldr	r3, [r3, #4]
 800357a:	2b00      	cmp	r3, #0
 800357c:	d107      	bne.n	800358e <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800357e:	4b57      	ldr	r3, [pc, #348]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	f003 0302 	and.w	r3, r3, #2
 8003586:	2b00      	cmp	r3, #0
 8003588:	d109      	bne.n	800359e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	e0a0      	b.n	80036d0 <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800358e:	4b53      	ldr	r3, [pc, #332]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003596:	2b00      	cmp	r3, #0
 8003598:	d101      	bne.n	800359e <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	e098      	b.n	80036d0 <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800359e:	f000 f8a7 	bl	80036f0 <HAL_RCC_GetSysClockFreq>
 80035a2:	4602      	mov	r2, r0
 80035a4:	4b4e      	ldr	r3, [pc, #312]	; (80036e0 <HAL_RCC_ClockConfig+0x248>)
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d909      	bls.n	80035be <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80035aa:	4a4c      	ldr	r2, [pc, #304]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 80035ac:	4b4b      	ldr	r3, [pc, #300]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 80035ae:	689b      	ldr	r3, [r3, #8]
 80035b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80035b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035b8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80035ba:	2380      	movs	r3, #128	; 0x80
 80035bc:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80035be:	4947      	ldr	r1, [pc, #284]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 80035c0:	4b46      	ldr	r3, [pc, #280]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 80035c2:	689b      	ldr	r3, [r3, #8]
 80035c4:	f023 0203 	bic.w	r2, r3, #3
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	685b      	ldr	r3, [r3, #4]
 80035cc:	4313      	orrs	r3, r2
 80035ce:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035d0:	f7fe f9ce 	bl	8001970 <HAL_GetTick>
 80035d4:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035d6:	e00a      	b.n	80035ee <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035d8:	f7fe f9ca 	bl	8001970 <HAL_GetTick>
 80035dc:	4602      	mov	r2, r0
 80035de:	693b      	ldr	r3, [r7, #16]
 80035e0:	1ad3      	subs	r3, r2, r3
 80035e2:	f241 3288 	movw	r2, #5000	; 0x1388
 80035e6:	4293      	cmp	r3, r2
 80035e8:	d901      	bls.n	80035ee <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 80035ea:	2303      	movs	r3, #3
 80035ec:	e070      	b.n	80036d0 <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ee:	4b3b      	ldr	r3, [pc, #236]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 80035f0:	689b      	ldr	r3, [r3, #8]
 80035f2:	f003 020c 	and.w	r2, r3, #12
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685b      	ldr	r3, [r3, #4]
 80035fa:	009b      	lsls	r3, r3, #2
 80035fc:	429a      	cmp	r2, r3
 80035fe:	d1eb      	bne.n	80035d8 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f003 0302 	and.w	r3, r3, #2
 8003608:	2b00      	cmp	r3, #0
 800360a:	d009      	beq.n	8003620 <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800360c:	4933      	ldr	r1, [pc, #204]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 800360e:	4b33      	ldr	r3, [pc, #204]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 8003610:	689b      	ldr	r3, [r3, #8]
 8003612:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	689b      	ldr	r3, [r3, #8]
 800361a:	4313      	orrs	r3, r2
 800361c:	608b      	str	r3, [r1, #8]
 800361e:	e008      	b.n	8003632 <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	2b80      	cmp	r3, #128	; 0x80
 8003624:	d105      	bne.n	8003632 <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003626:	4a2d      	ldr	r2, [pc, #180]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 8003628:	4b2c      	ldr	r3, [pc, #176]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 800362a:	689b      	ldr	r3, [r3, #8]
 800362c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003630:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003632:	4b29      	ldr	r3, [pc, #164]	; (80036d8 <HAL_RCC_ClockConfig+0x240>)
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f003 020f 	and.w	r2, r3, #15
 800363a:	683b      	ldr	r3, [r7, #0]
 800363c:	429a      	cmp	r2, r3
 800363e:	d910      	bls.n	8003662 <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003640:	4925      	ldr	r1, [pc, #148]	; (80036d8 <HAL_RCC_ClockConfig+0x240>)
 8003642:	4b25      	ldr	r3, [pc, #148]	; (80036d8 <HAL_RCC_ClockConfig+0x240>)
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f023 020f 	bic.w	r2, r3, #15
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	4313      	orrs	r3, r2
 800364e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003650:	4b21      	ldr	r3, [pc, #132]	; (80036d8 <HAL_RCC_ClockConfig+0x240>)
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f003 020f 	and.w	r2, r3, #15
 8003658:	683b      	ldr	r3, [r7, #0]
 800365a:	429a      	cmp	r2, r3
 800365c:	d001      	beq.n	8003662 <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 800365e:	2301      	movs	r3, #1
 8003660:	e036      	b.n	80036d0 <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 0304 	and.w	r3, r3, #4
 800366a:	2b00      	cmp	r3, #0
 800366c:	d008      	beq.n	8003680 <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800366e:	491b      	ldr	r1, [pc, #108]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 8003670:	4b1a      	ldr	r3, [pc, #104]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 8003672:	689b      	ldr	r3, [r3, #8]
 8003674:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	68db      	ldr	r3, [r3, #12]
 800367c:	4313      	orrs	r3, r2
 800367e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	681b      	ldr	r3, [r3, #0]
 8003684:	f003 0308 	and.w	r3, r3, #8
 8003688:	2b00      	cmp	r3, #0
 800368a:	d009      	beq.n	80036a0 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800368c:	4913      	ldr	r1, [pc, #76]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 800368e:	4b13      	ldr	r3, [pc, #76]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 8003690:	689b      	ldr	r3, [r3, #8]
 8003692:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	691b      	ldr	r3, [r3, #16]
 800369a:	00db      	lsls	r3, r3, #3
 800369c:	4313      	orrs	r3, r2
 800369e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80036a0:	f000 f826 	bl	80036f0 <HAL_RCC_GetSysClockFreq>
 80036a4:	4601      	mov	r1, r0
 80036a6:	4b0d      	ldr	r3, [pc, #52]	; (80036dc <HAL_RCC_ClockConfig+0x244>)
 80036a8:	689b      	ldr	r3, [r3, #8]
 80036aa:	091b      	lsrs	r3, r3, #4
 80036ac:	f003 030f 	and.w	r3, r3, #15
 80036b0:	4a0c      	ldr	r2, [pc, #48]	; (80036e4 <HAL_RCC_ClockConfig+0x24c>)
 80036b2:	5cd3      	ldrb	r3, [r2, r3]
 80036b4:	f003 031f 	and.w	r3, r3, #31
 80036b8:	fa21 f303 	lsr.w	r3, r1, r3
 80036bc:	4a0a      	ldr	r2, [pc, #40]	; (80036e8 <HAL_RCC_ClockConfig+0x250>)
 80036be:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80036c0:	4b0a      	ldr	r3, [pc, #40]	; (80036ec <HAL_RCC_ClockConfig+0x254>)
 80036c2:	681b      	ldr	r3, [r3, #0]
 80036c4:	4618      	mov	r0, r3
 80036c6:	f7fe f903 	bl	80018d0 <HAL_InitTick>
 80036ca:	4603      	mov	r3, r0
 80036cc:	73fb      	strb	r3, [r7, #15]

  return status;
 80036ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80036d0:	4618      	mov	r0, r3
 80036d2:	3718      	adds	r7, #24
 80036d4:	46bd      	mov	sp, r7
 80036d6:	bd80      	pop	{r7, pc}
 80036d8:	40022000 	.word	0x40022000
 80036dc:	40021000 	.word	0x40021000
 80036e0:	04c4b400 	.word	0x04c4b400
 80036e4:	080056f8 	.word	0x080056f8
 80036e8:	20000000 	.word	0x20000000
 80036ec:	20000004 	.word	0x20000004

080036f0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80036f0:	b480      	push	{r7}
 80036f2:	b089      	sub	sp, #36	; 0x24
 80036f4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80036f6:	2300      	movs	r3, #0
 80036f8:	61fb      	str	r3, [r7, #28]
 80036fa:	2300      	movs	r3, #0
 80036fc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80036fe:	4b3d      	ldr	r3, [pc, #244]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 030c 	and.w	r3, r3, #12
 8003706:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003708:	4b3a      	ldr	r3, [pc, #232]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x104>)
 800370a:	68db      	ldr	r3, [r3, #12]
 800370c:	f003 0303 	and.w	r3, r3, #3
 8003710:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003712:	693b      	ldr	r3, [r7, #16]
 8003714:	2b00      	cmp	r3, #0
 8003716:	d005      	beq.n	8003724 <HAL_RCC_GetSysClockFreq+0x34>
 8003718:	693b      	ldr	r3, [r7, #16]
 800371a:	2b0c      	cmp	r3, #12
 800371c:	d121      	bne.n	8003762 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800371e:	68fb      	ldr	r3, [r7, #12]
 8003720:	2b01      	cmp	r3, #1
 8003722:	d11e      	bne.n	8003762 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003724:	4b33      	ldr	r3, [pc, #204]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	f003 0308 	and.w	r3, r3, #8
 800372c:	2b00      	cmp	r3, #0
 800372e:	d107      	bne.n	8003740 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8003730:	4b30      	ldr	r3, [pc, #192]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003732:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003736:	0a1b      	lsrs	r3, r3, #8
 8003738:	f003 030f 	and.w	r3, r3, #15
 800373c:	61fb      	str	r3, [r7, #28]
 800373e:	e005      	b.n	800374c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8003740:	4b2c      	ldr	r3, [pc, #176]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	091b      	lsrs	r3, r3, #4
 8003746:	f003 030f 	and.w	r3, r3, #15
 800374a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800374c:	4a2a      	ldr	r2, [pc, #168]	; (80037f8 <HAL_RCC_GetSysClockFreq+0x108>)
 800374e:	69fb      	ldr	r3, [r7, #28]
 8003750:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003754:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003756:	693b      	ldr	r3, [r7, #16]
 8003758:	2b00      	cmp	r3, #0
 800375a:	d10d      	bne.n	8003778 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003760:	e00a      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8003762:	693b      	ldr	r3, [r7, #16]
 8003764:	2b04      	cmp	r3, #4
 8003766:	d102      	bne.n	800376e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003768:	4b24      	ldr	r3, [pc, #144]	; (80037fc <HAL_RCC_GetSysClockFreq+0x10c>)
 800376a:	61bb      	str	r3, [r7, #24]
 800376c:	e004      	b.n	8003778 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	2b08      	cmp	r3, #8
 8003772:	d101      	bne.n	8003778 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003774:	4b22      	ldr	r3, [pc, #136]	; (8003800 <HAL_RCC_GetSysClockFreq+0x110>)
 8003776:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8003778:	693b      	ldr	r3, [r7, #16]
 800377a:	2b0c      	cmp	r3, #12
 800377c:	d133      	bne.n	80037e6 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800377e:	4b1d      	ldr	r3, [pc, #116]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x104>)
 8003780:	68db      	ldr	r3, [r3, #12]
 8003782:	f003 0303 	and.w	r3, r3, #3
 8003786:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	2b02      	cmp	r3, #2
 800378c:	d002      	beq.n	8003794 <HAL_RCC_GetSysClockFreq+0xa4>
 800378e:	2b03      	cmp	r3, #3
 8003790:	d003      	beq.n	800379a <HAL_RCC_GetSysClockFreq+0xaa>
 8003792:	e005      	b.n	80037a0 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003794:	4b19      	ldr	r3, [pc, #100]	; (80037fc <HAL_RCC_GetSysClockFreq+0x10c>)
 8003796:	617b      	str	r3, [r7, #20]
      break;
 8003798:	e005      	b.n	80037a6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800379a:	4b19      	ldr	r3, [pc, #100]	; (8003800 <HAL_RCC_GetSysClockFreq+0x110>)
 800379c:	617b      	str	r3, [r7, #20]
      break;
 800379e:	e002      	b.n	80037a6 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	617b      	str	r3, [r7, #20]
      break;
 80037a4:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80037a6:	4b13      	ldr	r3, [pc, #76]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80037a8:	68db      	ldr	r3, [r3, #12]
 80037aa:	091b      	lsrs	r3, r3, #4
 80037ac:	f003 030f 	and.w	r3, r3, #15
 80037b0:	3301      	adds	r3, #1
 80037b2:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80037b4:	4b0f      	ldr	r3, [pc, #60]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80037b6:	68db      	ldr	r3, [r3, #12]
 80037b8:	0a1b      	lsrs	r3, r3, #8
 80037ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80037be:	697a      	ldr	r2, [r7, #20]
 80037c0:	fb02 f203 	mul.w	r2, r2, r3
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ca:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80037cc:	4b09      	ldr	r3, [pc, #36]	; (80037f4 <HAL_RCC_GetSysClockFreq+0x104>)
 80037ce:	68db      	ldr	r3, [r3, #12]
 80037d0:	0e5b      	lsrs	r3, r3, #25
 80037d2:	f003 0303 	and.w	r3, r3, #3
 80037d6:	3301      	adds	r3, #1
 80037d8:	005b      	lsls	r3, r3, #1
 80037da:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80037dc:	697a      	ldr	r2, [r7, #20]
 80037de:	683b      	ldr	r3, [r7, #0]
 80037e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80037e4:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80037e6:	69bb      	ldr	r3, [r7, #24]
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3724      	adds	r7, #36	; 0x24
 80037ec:	46bd      	mov	sp, r7
 80037ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f2:	4770      	bx	lr
 80037f4:	40021000 	.word	0x40021000
 80037f8:	08005710 	.word	0x08005710
 80037fc:	00f42400 	.word	0x00f42400
 8003800:	007a1200 	.word	0x007a1200

08003804 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003804:	b480      	push	{r7}
 8003806:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003808:	4b03      	ldr	r3, [pc, #12]	; (8003818 <HAL_RCC_GetHCLKFreq+0x14>)
 800380a:	681b      	ldr	r3, [r3, #0]
}
 800380c:	4618      	mov	r0, r3
 800380e:	46bd      	mov	sp, r7
 8003810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003814:	4770      	bx	lr
 8003816:	bf00      	nop
 8003818:	20000000 	.word	0x20000000

0800381c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800381c:	b580      	push	{r7, lr}
 800381e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003820:	f7ff fff0 	bl	8003804 <HAL_RCC_GetHCLKFreq>
 8003824:	4601      	mov	r1, r0
 8003826:	4b06      	ldr	r3, [pc, #24]	; (8003840 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003828:	689b      	ldr	r3, [r3, #8]
 800382a:	0a1b      	lsrs	r3, r3, #8
 800382c:	f003 0307 	and.w	r3, r3, #7
 8003830:	4a04      	ldr	r2, [pc, #16]	; (8003844 <HAL_RCC_GetPCLK1Freq+0x28>)
 8003832:	5cd3      	ldrb	r3, [r2, r3]
 8003834:	f003 031f 	and.w	r3, r3, #31
 8003838:	fa21 f303 	lsr.w	r3, r1, r3
}
 800383c:	4618      	mov	r0, r3
 800383e:	bd80      	pop	{r7, pc}
 8003840:	40021000 	.word	0x40021000
 8003844:	08005708 	.word	0x08005708

08003848 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800384c:	f7ff ffda 	bl	8003804 <HAL_RCC_GetHCLKFreq>
 8003850:	4601      	mov	r1, r0
 8003852:	4b06      	ldr	r3, [pc, #24]	; (800386c <HAL_RCC_GetPCLK2Freq+0x24>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	0adb      	lsrs	r3, r3, #11
 8003858:	f003 0307 	and.w	r3, r3, #7
 800385c:	4a04      	ldr	r2, [pc, #16]	; (8003870 <HAL_RCC_GetPCLK2Freq+0x28>)
 800385e:	5cd3      	ldrb	r3, [r2, r3]
 8003860:	f003 031f 	and.w	r3, r3, #31
 8003864:	fa21 f303 	lsr.w	r3, r1, r3
}
 8003868:	4618      	mov	r0, r3
 800386a:	bd80      	pop	{r7, pc}
 800386c:	40021000 	.word	0x40021000
 8003870:	08005708 	.word	0x08005708

08003874 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003874:	b580      	push	{r7, lr}
 8003876:	b086      	sub	sp, #24
 8003878:	af00      	add	r7, sp, #0
 800387a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800387c:	2300      	movs	r3, #0
 800387e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003880:	4b27      	ldr	r3, [pc, #156]	; (8003920 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003882:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003884:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003888:	2b00      	cmp	r3, #0
 800388a:	d003      	beq.n	8003894 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800388c:	f7ff f91a 	bl	8002ac4 <HAL_PWREx_GetVoltageRange>
 8003890:	6178      	str	r0, [r7, #20]
 8003892:	e014      	b.n	80038be <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003894:	4a22      	ldr	r2, [pc, #136]	; (8003920 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003896:	4b22      	ldr	r3, [pc, #136]	; (8003920 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8003898:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800389a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800389e:	6593      	str	r3, [r2, #88]	; 0x58
 80038a0:	4b1f      	ldr	r3, [pc, #124]	; (8003920 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80038a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038a4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80038a8:	60fb      	str	r3, [r7, #12]
 80038aa:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80038ac:	f7ff f90a 	bl	8002ac4 <HAL_PWREx_GetVoltageRange>
 80038b0:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80038b2:	4a1b      	ldr	r2, [pc, #108]	; (8003920 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80038b4:	4b1a      	ldr	r3, [pc, #104]	; (8003920 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80038b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80038b8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80038bc:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80038be:	697b      	ldr	r3, [r7, #20]
 80038c0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80038c4:	d10b      	bne.n	80038de <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	2b80      	cmp	r3, #128	; 0x80
 80038ca:	d913      	bls.n	80038f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	2ba0      	cmp	r3, #160	; 0xa0
 80038d0:	d902      	bls.n	80038d8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80038d2:	2302      	movs	r3, #2
 80038d4:	613b      	str	r3, [r7, #16]
 80038d6:	e00d      	b.n	80038f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80038d8:	2301      	movs	r3, #1
 80038da:	613b      	str	r3, [r7, #16]
 80038dc:	e00a      	b.n	80038f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2b7f      	cmp	r3, #127	; 0x7f
 80038e2:	d902      	bls.n	80038ea <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80038e4:	2302      	movs	r3, #2
 80038e6:	613b      	str	r3, [r7, #16]
 80038e8:	e004      	b.n	80038f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	2b70      	cmp	r3, #112	; 0x70
 80038ee:	d101      	bne.n	80038f4 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80038f0:	2301      	movs	r3, #1
 80038f2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80038f4:	490b      	ldr	r1, [pc, #44]	; (8003924 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80038f6:	4b0b      	ldr	r3, [pc, #44]	; (8003924 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 80038f8:	681b      	ldr	r3, [r3, #0]
 80038fa:	f023 020f 	bic.w	r2, r3, #15
 80038fe:	693b      	ldr	r3, [r7, #16]
 8003900:	4313      	orrs	r3, r2
 8003902:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003904:	4b07      	ldr	r3, [pc, #28]	; (8003924 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8003906:	681b      	ldr	r3, [r3, #0]
 8003908:	f003 020f 	and.w	r2, r3, #15
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	429a      	cmp	r2, r3
 8003910:	d001      	beq.n	8003916 <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e000      	b.n	8003918 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8003916:	2300      	movs	r3, #0
}
 8003918:	4618      	mov	r0, r3
 800391a:	3718      	adds	r7, #24
 800391c:	46bd      	mov	sp, r7
 800391e:	bd80      	pop	{r7, pc}
 8003920:	40021000 	.word	0x40021000
 8003924:	40022000 	.word	0x40022000

08003928 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003928:	b480      	push	{r7}
 800392a:	b087      	sub	sp, #28
 800392c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800392e:	2300      	movs	r3, #0
 8003930:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 8003932:	4b2d      	ldr	r3, [pc, #180]	; (80039e8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003934:	68db      	ldr	r3, [r3, #12]
 8003936:	f003 0303 	and.w	r3, r3, #3
 800393a:	2b01      	cmp	r3, #1
 800393c:	d118      	bne.n	8003970 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 800393e:	4b2a      	ldr	r3, [pc, #168]	; (80039e8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003940:	681b      	ldr	r3, [r3, #0]
 8003942:	f003 0308 	and.w	r3, r3, #8
 8003946:	2b00      	cmp	r3, #0
 8003948:	d107      	bne.n	800395a <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800394a:	4b27      	ldr	r3, [pc, #156]	; (80039e8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800394c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003950:	0a1b      	lsrs	r3, r3, #8
 8003952:	f003 030f 	and.w	r3, r3, #15
 8003956:	617b      	str	r3, [r7, #20]
 8003958:	e005      	b.n	8003966 <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800395a:	4b23      	ldr	r3, [pc, #140]	; (80039e8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	091b      	lsrs	r3, r3, #4
 8003960:	f003 030f 	and.w	r3, r3, #15
 8003964:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003966:	4a21      	ldr	r2, [pc, #132]	; (80039ec <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800396e:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003970:	4b1d      	ldr	r3, [pc, #116]	; (80039e8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8003972:	68db      	ldr	r3, [r3, #12]
 8003974:	f003 0303 	and.w	r3, r3, #3
 8003978:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	2b02      	cmp	r3, #2
 800397e:	d002      	beq.n	8003986 <RCC_GetSysClockFreqFromPLLSource+0x5e>
 8003980:	2b03      	cmp	r3, #3
 8003982:	d003      	beq.n	800398c <RCC_GetSysClockFreqFromPLLSource+0x64>
 8003984:	e005      	b.n	8003992 <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8003986:	4b1a      	ldr	r3, [pc, #104]	; (80039f0 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8003988:	613b      	str	r3, [r7, #16]
    break;
 800398a:	e005      	b.n	8003998 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800398c:	4b19      	ldr	r3, [pc, #100]	; (80039f4 <RCC_GetSysClockFreqFromPLLSource+0xcc>)
 800398e:	613b      	str	r3, [r7, #16]
    break;
 8003990:	e002      	b.n	8003998 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 8003992:	697b      	ldr	r3, [r7, #20]
 8003994:	613b      	str	r3, [r7, #16]
    break;
 8003996:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003998:	4b13      	ldr	r3, [pc, #76]	; (80039e8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800399a:	68db      	ldr	r3, [r3, #12]
 800399c:	091b      	lsrs	r3, r3, #4
 800399e:	f003 030f 	and.w	r3, r3, #15
 80039a2:	3301      	adds	r3, #1
 80039a4:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80039a6:	4b10      	ldr	r3, [pc, #64]	; (80039e8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80039a8:	68db      	ldr	r3, [r3, #12]
 80039aa:	0a1b      	lsrs	r3, r3, #8
 80039ac:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80039b0:	693a      	ldr	r2, [r7, #16]
 80039b2:	fb02 f203 	mul.w	r2, r2, r3
 80039b6:	68bb      	ldr	r3, [r7, #8]
 80039b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039bc:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80039be:	4b0a      	ldr	r3, [pc, #40]	; (80039e8 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80039c0:	68db      	ldr	r3, [r3, #12]
 80039c2:	0e5b      	lsrs	r3, r3, #25
 80039c4:	f003 0303 	and.w	r3, r3, #3
 80039c8:	3301      	adds	r3, #1
 80039ca:	005b      	lsls	r3, r3, #1
 80039cc:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80039ce:	693a      	ldr	r2, [r7, #16]
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039d6:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80039d8:	683b      	ldr	r3, [r7, #0]
}
 80039da:	4618      	mov	r0, r3
 80039dc:	371c      	adds	r7, #28
 80039de:	46bd      	mov	sp, r7
 80039e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039e4:	4770      	bx	lr
 80039e6:	bf00      	nop
 80039e8:	40021000 	.word	0x40021000
 80039ec:	08005710 	.word	0x08005710
 80039f0:	00f42400 	.word	0x00f42400
 80039f4:	007a1200 	.word	0x007a1200

080039f8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80039f8:	b580      	push	{r7, lr}
 80039fa:	b086      	sub	sp, #24
 80039fc:	af00      	add	r7, sp, #0
 80039fe:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a00:	2300      	movs	r3, #0
 8003a02:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a04:	2300      	movs	r3, #0
 8003a06:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d03d      	beq.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a18:	2b40      	cmp	r3, #64	; 0x40
 8003a1a:	d00b      	beq.n	8003a34 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8003a1c:	2b40      	cmp	r3, #64	; 0x40
 8003a1e:	d804      	bhi.n	8003a2a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d00e      	beq.n	8003a42 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8003a24:	2b20      	cmp	r3, #32
 8003a26:	d015      	beq.n	8003a54 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8003a28:	e01d      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 8003a2a:	2b60      	cmp	r3, #96	; 0x60
 8003a2c:	d01e      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003a2e:	2b80      	cmp	r3, #128	; 0x80
 8003a30:	d01c      	beq.n	8003a6c <HAL_RCCEx_PeriphCLKConfig+0x74>
 8003a32:	e018      	b.n	8003a66 <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003a34:	4a86      	ldr	r2, [pc, #536]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003a36:	4b86      	ldr	r3, [pc, #536]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003a38:	68db      	ldr	r3, [r3, #12]
 8003a3a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a3e:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a40:	e015      	b.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	3304      	adds	r3, #4
 8003a46:	2100      	movs	r1, #0
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f000 fafd 	bl	8004048 <RCCEx_PLLSAI1_Config>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a52:	e00c      	b.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	3320      	adds	r3, #32
 8003a58:	2100      	movs	r1, #0
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f000 fbe4 	bl	8004228 <RCCEx_PLLSAI2_Config>
 8003a60:	4603      	mov	r3, r0
 8003a62:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8003a64:	e003      	b.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003a66:	2301      	movs	r3, #1
 8003a68:	74fb      	strb	r3, [r7, #19]
      break;
 8003a6a:	e000      	b.n	8003a6e <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 8003a6c:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003a6e:	7cfb      	ldrb	r3, [r7, #19]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d10b      	bne.n	8003a8c <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003a74:	4976      	ldr	r1, [pc, #472]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003a76:	4b76      	ldr	r3, [pc, #472]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003a78:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a7c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003a84:	4313      	orrs	r3, r2
 8003a86:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003a8a:	e001      	b.n	8003a90 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003a8c:	7cfb      	ldrb	r3, [r7, #19]
 8003a8e:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a98:	2b00      	cmp	r3, #0
 8003a9a:	d042      	beq.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003aa0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003aa4:	d00f      	beq.n	8003ac6 <HAL_RCCEx_PeriphCLKConfig+0xce>
 8003aa6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003aaa:	d805      	bhi.n	8003ab8 <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d011      	beq.n	8003ad4 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8003ab0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003ab4:	d017      	beq.n	8003ae6 <HAL_RCCEx_PeriphCLKConfig+0xee>
 8003ab6:	e01f      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x100>
 8003ab8:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003abc:	d01f      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003abe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003ac2:	d01c      	beq.n	8003afe <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003ac4:	e018      	b.n	8003af8 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003ac6:	4a62      	ldr	r2, [pc, #392]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ac8:	4b61      	ldr	r3, [pc, #388]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ad0:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ad2:	e015      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	3304      	adds	r3, #4
 8003ad8:	2100      	movs	r1, #0
 8003ada:	4618      	mov	r0, r3
 8003adc:	f000 fab4 	bl	8004048 <RCCEx_PLLSAI1_Config>
 8003ae0:	4603      	mov	r3, r0
 8003ae2:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003ae4:	e00c      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	3320      	adds	r3, #32
 8003aea:	2100      	movs	r1, #0
 8003aec:	4618      	mov	r0, r3
 8003aee:	f000 fb9b 	bl	8004228 <RCCEx_PLLSAI2_Config>
 8003af2:	4603      	mov	r3, r0
 8003af4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003af6:	e003      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8003af8:	2301      	movs	r3, #1
 8003afa:	74fb      	strb	r3, [r7, #19]
      break;
 8003afc:	e000      	b.n	8003b00 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 8003afe:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003b00:	7cfb      	ldrb	r3, [r7, #19]
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d10b      	bne.n	8003b1e <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8003b06:	4952      	ldr	r1, [pc, #328]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003b08:	4b51      	ldr	r3, [pc, #324]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003b0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003b0e:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b16:	4313      	orrs	r3, r2
 8003b18:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8003b1c:	e001      	b.n	8003b22 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b1e:	7cfb      	ldrb	r3, [r7, #19]
 8003b20:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	681b      	ldr	r3, [r3, #0]
 8003b26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	f000 809f 	beq.w	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003b30:	2300      	movs	r3, #0
 8003b32:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003b34:	4b46      	ldr	r3, [pc, #280]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003b36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b38:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b3c:	2b00      	cmp	r3, #0
 8003b3e:	d101      	bne.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 8003b40:	2301      	movs	r3, #1
 8003b42:	e000      	b.n	8003b46 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8003b44:	2300      	movs	r3, #0
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d00d      	beq.n	8003b66 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b4a:	4a41      	ldr	r2, [pc, #260]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003b4c:	4b40      	ldr	r3, [pc, #256]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003b4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b50:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003b54:	6593      	str	r3, [r2, #88]	; 0x58
 8003b56:	4b3e      	ldr	r3, [pc, #248]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003b58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b5e:	60bb      	str	r3, [r7, #8]
 8003b60:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003b62:	2301      	movs	r3, #1
 8003b64:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003b66:	4a3b      	ldr	r2, [pc, #236]	; (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003b68:	4b3a      	ldr	r3, [pc, #232]	; (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003b6a:	681b      	ldr	r3, [r3, #0]
 8003b6c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b70:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003b72:	f7fd fefd 	bl	8001970 <HAL_GetTick>
 8003b76:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b78:	e009      	b.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003b7a:	f7fd fef9 	bl	8001970 <HAL_GetTick>
 8003b7e:	4602      	mov	r2, r0
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	1ad3      	subs	r3, r2, r3
 8003b84:	2b02      	cmp	r3, #2
 8003b86:	d902      	bls.n	8003b8e <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 8003b88:	2303      	movs	r3, #3
 8003b8a:	74fb      	strb	r3, [r7, #19]
        break;
 8003b8c:	e005      	b.n	8003b9a <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003b8e:	4b31      	ldr	r3, [pc, #196]	; (8003c54 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003b96:	2b00      	cmp	r3, #0
 8003b98:	d0ef      	beq.n	8003b7a <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 8003b9a:	7cfb      	ldrb	r3, [r7, #19]
 8003b9c:	2b00      	cmp	r3, #0
 8003b9e:	d15b      	bne.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003ba0:	4b2b      	ldr	r3, [pc, #172]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003ba2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003ba6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003baa:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	2b00      	cmp	r3, #0
 8003bb0:	d01f      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8003bb8:	697b      	ldr	r3, [r7, #20]
 8003bba:	429a      	cmp	r2, r3
 8003bbc:	d019      	beq.n	8003bf2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003bbe:	4b24      	ldr	r3, [pc, #144]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003bc0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bc4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003bc8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003bca:	4a21      	ldr	r2, [pc, #132]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003bcc:	4b20      	ldr	r3, [pc, #128]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003bce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003bd2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003bd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003bda:	4a1d      	ldr	r2, [pc, #116]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003bdc:	4b1c      	ldr	r3, [pc, #112]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003bde:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003be2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003be6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003bea:	4a19      	ldr	r2, [pc, #100]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003bec:	697b      	ldr	r3, [r7, #20]
 8003bee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003bf2:	697b      	ldr	r3, [r7, #20]
 8003bf4:	f003 0301 	and.w	r3, r3, #1
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d016      	beq.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003bfc:	f7fd feb8 	bl	8001970 <HAL_GetTick>
 8003c00:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c02:	e00b      	b.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c04:	f7fd feb4 	bl	8001970 <HAL_GetTick>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	68fb      	ldr	r3, [r7, #12]
 8003c0c:	1ad3      	subs	r3, r2, r3
 8003c0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c12:	4293      	cmp	r3, r2
 8003c14:	d902      	bls.n	8003c1c <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 8003c16:	2303      	movs	r3, #3
 8003c18:	74fb      	strb	r3, [r7, #19]
            break;
 8003c1a:	e006      	b.n	8003c2a <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003c1c:	4b0c      	ldr	r3, [pc, #48]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c22:	f003 0302 	and.w	r3, r3, #2
 8003c26:	2b00      	cmp	r3, #0
 8003c28:	d0ec      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 8003c2a:	7cfb      	ldrb	r3, [r7, #19]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d10c      	bne.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c30:	4907      	ldr	r1, [pc, #28]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003c32:	4b07      	ldr	r3, [pc, #28]	; (8003c50 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8003c34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c38:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003c42:	4313      	orrs	r3, r2
 8003c44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8003c48:	e008      	b.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003c4a:	7cfb      	ldrb	r3, [r7, #19]
 8003c4c:	74bb      	strb	r3, [r7, #18]
 8003c4e:	e005      	b.n	8003c5c <HAL_RCCEx_PeriphCLKConfig+0x264>
 8003c50:	40021000 	.word	0x40021000
 8003c54:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c58:	7cfb      	ldrb	r3, [r7, #19]
 8003c5a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003c5c:	7c7b      	ldrb	r3, [r7, #17]
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d105      	bne.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c62:	4aa0      	ldr	r2, [pc, #640]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c64:	4b9f      	ldr	r3, [pc, #636]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c68:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c6c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	f003 0301 	and.w	r3, r3, #1
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d00a      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003c7a:	499a      	ldr	r1, [pc, #616]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c7c:	4b99      	ldr	r3, [pc, #612]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c82:	f023 0203 	bic.w	r2, r3, #3
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c8a:	4313      	orrs	r3, r2
 8003c8c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0302 	and.w	r3, r3, #2
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d00a      	beq.n	8003cb2 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003c9c:	4991      	ldr	r1, [pc, #580]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003c9e:	4b91      	ldr	r3, [pc, #580]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ca0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ca4:	f023 020c 	bic.w	r2, r3, #12
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003cac:	4313      	orrs	r3, r2
 8003cae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0304 	and.w	r3, r3, #4
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d00a      	beq.n	8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003cbe:	4989      	ldr	r1, [pc, #548]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cc0:	4b88      	ldr	r3, [pc, #544]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003cc6:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cce:	4313      	orrs	r3, r2
 8003cd0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	f003 0308 	and.w	r3, r3, #8
 8003cdc:	2b00      	cmp	r3, #0
 8003cde:	d00a      	beq.n	8003cf6 <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003ce0:	4980      	ldr	r1, [pc, #512]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ce2:	4b80      	ldr	r3, [pc, #512]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ce4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ce8:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003cf0:	4313      	orrs	r3, r2
 8003cf2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0310 	and.w	r3, r3, #16
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d00a      	beq.n	8003d18 <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003d02:	4978      	ldr	r1, [pc, #480]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d04:	4b77      	ldr	r3, [pc, #476]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d0a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d12:	4313      	orrs	r3, r2
 8003d14:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	f003 0320 	and.w	r3, r3, #32
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d00a      	beq.n	8003d3a <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003d24:	496f      	ldr	r1, [pc, #444]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d26:	4b6f      	ldr	r3, [pc, #444]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d2c:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d34:	4313      	orrs	r3, r2
 8003d36:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d00a      	beq.n	8003d5c <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003d46:	4967      	ldr	r1, [pc, #412]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d48:	4b66      	ldr	r3, [pc, #408]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d4e:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003d56:	4313      	orrs	r3, r2
 8003d58:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d00a      	beq.n	8003d7e <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003d68:	495e      	ldr	r1, [pc, #376]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d6a:	4b5e      	ldr	r3, [pc, #376]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d70:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003d78:	4313      	orrs	r3, r2
 8003d7a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003d86:	2b00      	cmp	r3, #0
 8003d88:	d00a      	beq.n	8003da0 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003d8a:	4956      	ldr	r1, [pc, #344]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d8c:	4b55      	ldr	r3, [pc, #340]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003d8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003d92:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d9a:	4313      	orrs	r3, r2
 8003d9c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d00a      	beq.n	8003dc2 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003dac:	494d      	ldr	r1, [pc, #308]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dae:	4b4d      	ldr	r3, [pc, #308]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003db0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003db4:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dbc:	4313      	orrs	r3, r2
 8003dbe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003dc2:	687b      	ldr	r3, [r7, #4]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d00a      	beq.n	8003de4 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003dce:	4945      	ldr	r1, [pc, #276]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dd0:	4b44      	ldr	r3, [pc, #272]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003dd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003dd6:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dde:	4313      	orrs	r3, r2
 8003de0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d00a      	beq.n	8003e06 <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8003df0:	493c      	ldr	r1, [pc, #240]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003df2:	4b3c      	ldr	r3, [pc, #240]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003df4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003df8:	f023 0203 	bic.w	r2, r3, #3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e00:	4313      	orrs	r3, r2
 8003e02:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	d028      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003e12:	4934      	ldr	r1, [pc, #208]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e14:	4b33      	ldr	r3, [pc, #204]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e16:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003e1a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e22:	4313      	orrs	r3, r2
 8003e24:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e2c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003e30:	d106      	bne.n	8003e40 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003e32:	4a2c      	ldr	r2, [pc, #176]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e34:	4b2b      	ldr	r3, [pc, #172]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e36:	68db      	ldr	r3, [r3, #12]
 8003e38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003e3c:	60d3      	str	r3, [r2, #12]
 8003e3e:	e011      	b.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003e44:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003e48:	d10c      	bne.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	3304      	adds	r3, #4
 8003e4e:	2101      	movs	r1, #1
 8003e50:	4618      	mov	r0, r3
 8003e52:	f000 f8f9 	bl	8004048 <RCCEx_PLLSAI1_Config>
 8003e56:	4603      	mov	r3, r0
 8003e58:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003e5a:	7cfb      	ldrb	r3, [r7, #19]
 8003e5c:	2b00      	cmp	r3, #0
 8003e5e:	d001      	beq.n	8003e64 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8003e60:	7cfb      	ldrb	r3, [r7, #19]
 8003e62:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d04d      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003e74:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003e78:	d108      	bne.n	8003e8c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8003e7a:	4a1a      	ldr	r2, [pc, #104]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e7c:	4b19      	ldr	r3, [pc, #100]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e82:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003e86:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003e8a:	e012      	b.n	8003eb2 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8003e8c:	4a15      	ldr	r2, [pc, #84]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e8e:	4b15      	ldr	r3, [pc, #84]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e90:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003e94:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003e98:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8003e9c:	4911      	ldr	r1, [pc, #68]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003e9e:	4b11      	ldr	r3, [pc, #68]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ea4:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003eac:	4313      	orrs	r3, r2
 8003eae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003eb6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003eba:	d106      	bne.n	8003eca <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ebc:	4a09      	ldr	r2, [pc, #36]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ebe:	4b09      	ldr	r3, [pc, #36]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ec0:	68db      	ldr	r3, [r3, #12]
 8003ec2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ec6:	60d3      	str	r3, [r2, #12]
 8003ec8:	e020      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ece:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003ed2:	d109      	bne.n	8003ee8 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8003ed4:	4a03      	ldr	r2, [pc, #12]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ed6:	4b03      	ldr	r3, [pc, #12]	; (8003ee4 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ed8:	68db      	ldr	r3, [r3, #12]
 8003eda:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003ede:	60d3      	str	r3, [r2, #12]
 8003ee0:	e014      	b.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003ee2:	bf00      	nop
 8003ee4:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003eec:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ef0:	d10c      	bne.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	3304      	adds	r3, #4
 8003ef6:	2101      	movs	r1, #1
 8003ef8:	4618      	mov	r0, r3
 8003efa:	f000 f8a5 	bl	8004048 <RCCEx_PLLSAI1_Config>
 8003efe:	4603      	mov	r3, r0
 8003f00:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f02:	7cfb      	ldrb	r3, [r7, #19]
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d001      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003f08:	7cfb      	ldrb	r3, [r7, #19]
 8003f0a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	681b      	ldr	r3, [r3, #0]
 8003f10:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d028      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003f18:	494a      	ldr	r1, [pc, #296]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003f1a:	4b4a      	ldr	r3, [pc, #296]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003f1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f20:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f28:	4313      	orrs	r3, r2
 8003f2a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f32:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003f36:	d106      	bne.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003f38:	4a42      	ldr	r2, [pc, #264]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003f3a:	4b42      	ldr	r3, [pc, #264]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003f42:	60d3      	str	r3, [r2, #12]
 8003f44:	e011      	b.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003f4a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003f4e:	d10c      	bne.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	3304      	adds	r3, #4
 8003f54:	2101      	movs	r1, #1
 8003f56:	4618      	mov	r0, r3
 8003f58:	f000 f876 	bl	8004048 <RCCEx_PLLSAI1_Config>
 8003f5c:	4603      	mov	r3, r0
 8003f5e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003f60:	7cfb      	ldrb	r3, [r7, #19]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d001      	beq.n	8003f6a <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 8003f66:	7cfb      	ldrb	r3, [r7, #19]
 8003f68:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d01e      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003f76:	4933      	ldr	r1, [pc, #204]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003f78:	4b32      	ldr	r3, [pc, #200]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003f7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003f7e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f88:	4313      	orrs	r3, r2
 8003f8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003f94:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f98:	d10c      	bne.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	3304      	adds	r3, #4
 8003f9e:	2102      	movs	r1, #2
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f000 f851 	bl	8004048 <RCCEx_PLLSAI1_Config>
 8003fa6:	4603      	mov	r3, r0
 8003fa8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003faa:	7cfb      	ldrb	r3, [r7, #19]
 8003fac:	2b00      	cmp	r3, #0
 8003fae:	d001      	beq.n	8003fb4 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 8003fb0:	7cfb      	ldrb	r3, [r7, #19]
 8003fb2:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00b      	beq.n	8003fd8 <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003fc0:	4920      	ldr	r1, [pc, #128]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003fc2:	4b20      	ldr	r3, [pc, #128]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003fc4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003fc8:	f023 0204 	bic.w	r2, r3, #4
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	681b      	ldr	r3, [r3, #0]
 8003fdc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d00b      	beq.n	8003ffc <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8003fe4:	4917      	ldr	r1, [pc, #92]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003fe6:	4b17      	ldr	r3, [pc, #92]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003fe8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003fec:	f023 0218 	bic.w	r2, r3, #24
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004004:	2b00      	cmp	r3, #0
 8004006:	d017      	beq.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8004008:	490e      	ldr	r1, [pc, #56]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800400a:	4b0e      	ldr	r3, [pc, #56]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800400c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004010:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800401a:	4313      	orrs	r3, r2
 800401c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004026:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800402a:	d105      	bne.n	8004038 <HAL_RCCEx_PeriphCLKConfig+0x640>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800402c:	4a05      	ldr	r2, [pc, #20]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800402e:	4b05      	ldr	r3, [pc, #20]	; (8004044 <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8004030:	68db      	ldr	r3, [r3, #12]
 8004032:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004036:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8004038:	7cbb      	ldrb	r3, [r7, #18]
}
 800403a:	4618      	mov	r0, r3
 800403c:	3718      	adds	r7, #24
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	40021000 	.word	0x40021000

08004048 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8004048:	b580      	push	{r7, lr}
 800404a:	b084      	sub	sp, #16
 800404c:	af00      	add	r7, sp, #0
 800404e:	6078      	str	r0, [r7, #4]
 8004050:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004052:	2300      	movs	r3, #0
 8004054:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004056:	4b70      	ldr	r3, [pc, #448]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	f003 0303 	and.w	r3, r3, #3
 800405e:	2b00      	cmp	r3, #0
 8004060:	d00e      	beq.n	8004080 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8004062:	4b6d      	ldr	r3, [pc, #436]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004064:	68db      	ldr	r3, [r3, #12]
 8004066:	f003 0203 	and.w	r2, r3, #3
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	429a      	cmp	r2, r3
 8004070:	d103      	bne.n	800407a <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
       ||
 8004076:	2b00      	cmp	r3, #0
 8004078:	d13f      	bne.n	80040fa <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800407a:	2301      	movs	r3, #1
 800407c:	73fb      	strb	r3, [r7, #15]
 800407e:	e03c      	b.n	80040fa <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	2b02      	cmp	r3, #2
 8004086:	d00c      	beq.n	80040a2 <RCCEx_PLLSAI1_Config+0x5a>
 8004088:	2b03      	cmp	r3, #3
 800408a:	d013      	beq.n	80040b4 <RCCEx_PLLSAI1_Config+0x6c>
 800408c:	2b01      	cmp	r3, #1
 800408e:	d120      	bne.n	80040d2 <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004090:	4b61      	ldr	r3, [pc, #388]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004092:	681b      	ldr	r3, [r3, #0]
 8004094:	f003 0302 	and.w	r3, r3, #2
 8004098:	2b00      	cmp	r3, #0
 800409a:	d11d      	bne.n	80040d8 <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 800409c:	2301      	movs	r3, #1
 800409e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040a0:	e01a      	b.n	80040d8 <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80040a2:	4b5d      	ldr	r3, [pc, #372]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d116      	bne.n	80040dc <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 80040ae:	2301      	movs	r3, #1
 80040b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040b2:	e013      	b.n	80040dc <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80040b4:	4b58      	ldr	r3, [pc, #352]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 80040b6:	681b      	ldr	r3, [r3, #0]
 80040b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040bc:	2b00      	cmp	r3, #0
 80040be:	d10f      	bne.n	80040e0 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80040c0:	4b55      	ldr	r3, [pc, #340]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d109      	bne.n	80040e0 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 80040cc:	2301      	movs	r3, #1
 80040ce:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80040d0:	e006      	b.n	80040e0 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	73fb      	strb	r3, [r7, #15]
      break;
 80040d6:	e004      	b.n	80040e2 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 80040d8:	bf00      	nop
 80040da:	e002      	b.n	80040e2 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 80040dc:	bf00      	nop
 80040de:	e000      	b.n	80040e2 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 80040e0:	bf00      	nop
    }

    if(status == HAL_OK)
 80040e2:	7bfb      	ldrb	r3, [r7, #15]
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d108      	bne.n	80040fa <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 80040e8:	494b      	ldr	r1, [pc, #300]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 80040ea:	4b4b      	ldr	r3, [pc, #300]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 80040ec:	68db      	ldr	r3, [r3, #12]
 80040ee:	f023 0203 	bic.w	r2, r3, #3
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80040fa:	7bfb      	ldrb	r3, [r7, #15]
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	f040 8086 	bne.w	800420e <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8004102:	4a45      	ldr	r2, [pc, #276]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004104:	4b44      	ldr	r3, [pc, #272]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004106:	681b      	ldr	r3, [r3, #0]
 8004108:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800410c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800410e:	f7fd fc2f 	bl	8001970 <HAL_GetTick>
 8004112:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8004114:	e009      	b.n	800412a <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8004116:	f7fd fc2b 	bl	8001970 <HAL_GetTick>
 800411a:	4602      	mov	r2, r0
 800411c:	68bb      	ldr	r3, [r7, #8]
 800411e:	1ad3      	subs	r3, r2, r3
 8004120:	2b02      	cmp	r3, #2
 8004122:	d902      	bls.n	800412a <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8004124:	2303      	movs	r3, #3
 8004126:	73fb      	strb	r3, [r7, #15]
        break;
 8004128:	e005      	b.n	8004136 <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800412a:	4b3b      	ldr	r3, [pc, #236]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1ef      	bne.n	8004116 <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8004136:	7bfb      	ldrb	r3, [r7, #15]
 8004138:	2b00      	cmp	r3, #0
 800413a:	d168      	bne.n	800420e <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800413c:	683b      	ldr	r3, [r7, #0]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d113      	bne.n	800416a <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004142:	4835      	ldr	r0, [pc, #212]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004144:	4b34      	ldr	r3, [pc, #208]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004146:	691a      	ldr	r2, [r3, #16]
 8004148:	4b34      	ldr	r3, [pc, #208]	; (800421c <RCCEx_PLLSAI1_Config+0x1d4>)
 800414a:	4013      	ands	r3, r2
 800414c:	687a      	ldr	r2, [r7, #4]
 800414e:	6892      	ldr	r2, [r2, #8]
 8004150:	0211      	lsls	r1, r2, #8
 8004152:	687a      	ldr	r2, [r7, #4]
 8004154:	68d2      	ldr	r2, [r2, #12]
 8004156:	06d2      	lsls	r2, r2, #27
 8004158:	4311      	orrs	r1, r2
 800415a:	687a      	ldr	r2, [r7, #4]
 800415c:	6852      	ldr	r2, [r2, #4]
 800415e:	3a01      	subs	r2, #1
 8004160:	0112      	lsls	r2, r2, #4
 8004162:	430a      	orrs	r2, r1
 8004164:	4313      	orrs	r3, r2
 8004166:	6103      	str	r3, [r0, #16]
 8004168:	e02d      	b.n	80041c6 <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	2b01      	cmp	r3, #1
 800416e:	d115      	bne.n	800419c <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8004170:	4829      	ldr	r0, [pc, #164]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004172:	4b29      	ldr	r3, [pc, #164]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004174:	691a      	ldr	r2, [r3, #16]
 8004176:	4b2a      	ldr	r3, [pc, #168]	; (8004220 <RCCEx_PLLSAI1_Config+0x1d8>)
 8004178:	4013      	ands	r3, r2
 800417a:	687a      	ldr	r2, [r7, #4]
 800417c:	6892      	ldr	r2, [r2, #8]
 800417e:	0211      	lsls	r1, r2, #8
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	6912      	ldr	r2, [r2, #16]
 8004184:	0852      	lsrs	r2, r2, #1
 8004186:	3a01      	subs	r2, #1
 8004188:	0552      	lsls	r2, r2, #21
 800418a:	4311      	orrs	r1, r2
 800418c:	687a      	ldr	r2, [r7, #4]
 800418e:	6852      	ldr	r2, [r2, #4]
 8004190:	3a01      	subs	r2, #1
 8004192:	0112      	lsls	r2, r2, #4
 8004194:	430a      	orrs	r2, r1
 8004196:	4313      	orrs	r3, r2
 8004198:	6103      	str	r3, [r0, #16]
 800419a:	e014      	b.n	80041c6 <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800419c:	481e      	ldr	r0, [pc, #120]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 800419e:	4b1e      	ldr	r3, [pc, #120]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 80041a0:	691a      	ldr	r2, [r3, #16]
 80041a2:	4b20      	ldr	r3, [pc, #128]	; (8004224 <RCCEx_PLLSAI1_Config+0x1dc>)
 80041a4:	4013      	ands	r3, r2
 80041a6:	687a      	ldr	r2, [r7, #4]
 80041a8:	6892      	ldr	r2, [r2, #8]
 80041aa:	0211      	lsls	r1, r2, #8
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	6952      	ldr	r2, [r2, #20]
 80041b0:	0852      	lsrs	r2, r2, #1
 80041b2:	3a01      	subs	r2, #1
 80041b4:	0652      	lsls	r2, r2, #25
 80041b6:	4311      	orrs	r1, r2
 80041b8:	687a      	ldr	r2, [r7, #4]
 80041ba:	6852      	ldr	r2, [r2, #4]
 80041bc:	3a01      	subs	r2, #1
 80041be:	0112      	lsls	r2, r2, #4
 80041c0:	430a      	orrs	r2, r1
 80041c2:	4313      	orrs	r3, r2
 80041c4:	6103      	str	r3, [r0, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80041c6:	4a14      	ldr	r2, [pc, #80]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 80041c8:	4b13      	ldr	r3, [pc, #76]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80041d0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80041d2:	f7fd fbcd 	bl	8001970 <HAL_GetTick>
 80041d6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041d8:	e009      	b.n	80041ee <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80041da:	f7fd fbc9 	bl	8001970 <HAL_GetTick>
 80041de:	4602      	mov	r2, r0
 80041e0:	68bb      	ldr	r3, [r7, #8]
 80041e2:	1ad3      	subs	r3, r2, r3
 80041e4:	2b02      	cmp	r3, #2
 80041e6:	d902      	bls.n	80041ee <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 80041e8:	2303      	movs	r3, #3
 80041ea:	73fb      	strb	r3, [r7, #15]
          break;
 80041ec:	e005      	b.n	80041fa <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80041ee:	4b0a      	ldr	r3, [pc, #40]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d0ef      	beq.n	80041da <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 80041fa:	7bfb      	ldrb	r3, [r7, #15]
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d106      	bne.n	800420e <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8004200:	4905      	ldr	r1, [pc, #20]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004202:	4b05      	ldr	r3, [pc, #20]	; (8004218 <RCCEx_PLLSAI1_Config+0x1d0>)
 8004204:	691a      	ldr	r2, [r3, #16]
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	699b      	ldr	r3, [r3, #24]
 800420a:	4313      	orrs	r3, r2
 800420c:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 800420e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004210:	4618      	mov	r0, r3
 8004212:	3710      	adds	r7, #16
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}
 8004218:	40021000 	.word	0x40021000
 800421c:	07ff800f 	.word	0x07ff800f
 8004220:	ff9f800f 	.word	0xff9f800f
 8004224:	f9ff800f 	.word	0xf9ff800f

08004228 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8004228:	b580      	push	{r7, lr}
 800422a:	b084      	sub	sp, #16
 800422c:	af00      	add	r7, sp, #0
 800422e:	6078      	str	r0, [r7, #4]
 8004230:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8004232:	2300      	movs	r3, #0
 8004234:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8004236:	4b70      	ldr	r3, [pc, #448]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004238:	68db      	ldr	r3, [r3, #12]
 800423a:	f003 0303 	and.w	r3, r3, #3
 800423e:	2b00      	cmp	r3, #0
 8004240:	d00e      	beq.n	8004260 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8004242:	4b6d      	ldr	r3, [pc, #436]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004244:	68db      	ldr	r3, [r3, #12]
 8004246:	f003 0203 	and.w	r2, r3, #3
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	429a      	cmp	r2, r3
 8004250:	d103      	bne.n	800425a <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
       ||
 8004256:	2b00      	cmp	r3, #0
 8004258:	d13f      	bne.n	80042da <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 800425a:	2301      	movs	r3, #1
 800425c:	73fb      	strb	r3, [r7, #15]
 800425e:	e03c      	b.n	80042da <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	2b02      	cmp	r3, #2
 8004266:	d00c      	beq.n	8004282 <RCCEx_PLLSAI2_Config+0x5a>
 8004268:	2b03      	cmp	r3, #3
 800426a:	d013      	beq.n	8004294 <RCCEx_PLLSAI2_Config+0x6c>
 800426c:	2b01      	cmp	r3, #1
 800426e:	d120      	bne.n	80042b2 <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8004270:	4b61      	ldr	r3, [pc, #388]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	f003 0302 	and.w	r3, r3, #2
 8004278:	2b00      	cmp	r3, #0
 800427a:	d11d      	bne.n	80042b8 <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 800427c:	2301      	movs	r3, #1
 800427e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004280:	e01a      	b.n	80042b8 <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8004282:	4b5d      	ldr	r3, [pc, #372]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800428a:	2b00      	cmp	r3, #0
 800428c:	d116      	bne.n	80042bc <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 800428e:	2301      	movs	r3, #1
 8004290:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004292:	e013      	b.n	80042bc <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8004294:	4b58      	ldr	r3, [pc, #352]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800429c:	2b00      	cmp	r3, #0
 800429e:	d10f      	bne.n	80042c0 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80042a0:	4b55      	ldr	r3, [pc, #340]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d109      	bne.n	80042c0 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 80042ac:	2301      	movs	r3, #1
 80042ae:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80042b0:	e006      	b.n	80042c0 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 80042b2:	2301      	movs	r3, #1
 80042b4:	73fb      	strb	r3, [r7, #15]
      break;
 80042b6:	e004      	b.n	80042c2 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 80042b8:	bf00      	nop
 80042ba:	e002      	b.n	80042c2 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 80042bc:	bf00      	nop
 80042be:	e000      	b.n	80042c2 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 80042c0:	bf00      	nop
    }

    if(status == HAL_OK)
 80042c2:	7bfb      	ldrb	r3, [r7, #15]
 80042c4:	2b00      	cmp	r3, #0
 80042c6:	d108      	bne.n	80042da <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80042c8:	494b      	ldr	r1, [pc, #300]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80042ca:	4b4b      	ldr	r3, [pc, #300]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80042cc:	68db      	ldr	r3, [r3, #12]
 80042ce:	f023 0203 	bic.w	r2, r3, #3
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	4313      	orrs	r3, r2
 80042d8:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 80042da:	7bfb      	ldrb	r3, [r7, #15]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	f040 8086 	bne.w	80043ee <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 80042e2:	4a45      	ldr	r2, [pc, #276]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80042e4:	4b44      	ldr	r3, [pc, #272]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80042ee:	f7fd fb3f 	bl	8001970 <HAL_GetTick>
 80042f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 80042f4:	e009      	b.n	800430a <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80042f6:	f7fd fb3b 	bl	8001970 <HAL_GetTick>
 80042fa:	4602      	mov	r2, r0
 80042fc:	68bb      	ldr	r3, [r7, #8]
 80042fe:	1ad3      	subs	r3, r2, r3
 8004300:	2b02      	cmp	r3, #2
 8004302:	d902      	bls.n	800430a <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	73fb      	strb	r3, [r7, #15]
        break;
 8004308:	e005      	b.n	8004316 <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800430a:	4b3b      	ldr	r3, [pc, #236]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8004312:	2b00      	cmp	r3, #0
 8004314:	d1ef      	bne.n	80042f6 <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8004316:	7bfb      	ldrb	r3, [r7, #15]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d168      	bne.n	80043ee <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	2b00      	cmp	r3, #0
 8004320:	d113      	bne.n	800434a <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004322:	4835      	ldr	r0, [pc, #212]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004324:	4b34      	ldr	r3, [pc, #208]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004326:	695a      	ldr	r2, [r3, #20]
 8004328:	4b34      	ldr	r3, [pc, #208]	; (80043fc <RCCEx_PLLSAI2_Config+0x1d4>)
 800432a:	4013      	ands	r3, r2
 800432c:	687a      	ldr	r2, [r7, #4]
 800432e:	6892      	ldr	r2, [r2, #8]
 8004330:	0211      	lsls	r1, r2, #8
 8004332:	687a      	ldr	r2, [r7, #4]
 8004334:	68d2      	ldr	r2, [r2, #12]
 8004336:	06d2      	lsls	r2, r2, #27
 8004338:	4311      	orrs	r1, r2
 800433a:	687a      	ldr	r2, [r7, #4]
 800433c:	6852      	ldr	r2, [r2, #4]
 800433e:	3a01      	subs	r2, #1
 8004340:	0112      	lsls	r2, r2, #4
 8004342:	430a      	orrs	r2, r1
 8004344:	4313      	orrs	r3, r2
 8004346:	6143      	str	r3, [r0, #20]
 8004348:	e02d      	b.n	80043a6 <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	2b01      	cmp	r3, #1
 800434e:	d115      	bne.n	800437c <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8004350:	4829      	ldr	r0, [pc, #164]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004352:	4b29      	ldr	r3, [pc, #164]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004354:	695a      	ldr	r2, [r3, #20]
 8004356:	4b2a      	ldr	r3, [pc, #168]	; (8004400 <RCCEx_PLLSAI2_Config+0x1d8>)
 8004358:	4013      	ands	r3, r2
 800435a:	687a      	ldr	r2, [r7, #4]
 800435c:	6892      	ldr	r2, [r2, #8]
 800435e:	0211      	lsls	r1, r2, #8
 8004360:	687a      	ldr	r2, [r7, #4]
 8004362:	6912      	ldr	r2, [r2, #16]
 8004364:	0852      	lsrs	r2, r2, #1
 8004366:	3a01      	subs	r2, #1
 8004368:	0552      	lsls	r2, r2, #21
 800436a:	4311      	orrs	r1, r2
 800436c:	687a      	ldr	r2, [r7, #4]
 800436e:	6852      	ldr	r2, [r2, #4]
 8004370:	3a01      	subs	r2, #1
 8004372:	0112      	lsls	r2, r2, #4
 8004374:	430a      	orrs	r2, r1
 8004376:	4313      	orrs	r3, r2
 8004378:	6143      	str	r3, [r0, #20]
 800437a:	e014      	b.n	80043a6 <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800437c:	481e      	ldr	r0, [pc, #120]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 800437e:	4b1e      	ldr	r3, [pc, #120]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 8004380:	695a      	ldr	r2, [r3, #20]
 8004382:	4b20      	ldr	r3, [pc, #128]	; (8004404 <RCCEx_PLLSAI2_Config+0x1dc>)
 8004384:	4013      	ands	r3, r2
 8004386:	687a      	ldr	r2, [r7, #4]
 8004388:	6892      	ldr	r2, [r2, #8]
 800438a:	0211      	lsls	r1, r2, #8
 800438c:	687a      	ldr	r2, [r7, #4]
 800438e:	6952      	ldr	r2, [r2, #20]
 8004390:	0852      	lsrs	r2, r2, #1
 8004392:	3a01      	subs	r2, #1
 8004394:	0652      	lsls	r2, r2, #25
 8004396:	4311      	orrs	r1, r2
 8004398:	687a      	ldr	r2, [r7, #4]
 800439a:	6852      	ldr	r2, [r2, #4]
 800439c:	3a01      	subs	r2, #1
 800439e:	0112      	lsls	r2, r2, #4
 80043a0:	430a      	orrs	r2, r1
 80043a2:	4313      	orrs	r3, r2
 80043a4:	6143      	str	r3, [r0, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80043a6:	4a14      	ldr	r2, [pc, #80]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80043a8:	4b13      	ldr	r3, [pc, #76]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043b0:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043b2:	f7fd fadd 	bl	8001970 <HAL_GetTick>
 80043b6:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80043b8:	e009      	b.n	80043ce <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80043ba:	f7fd fad9 	bl	8001970 <HAL_GetTick>
 80043be:	4602      	mov	r2, r0
 80043c0:	68bb      	ldr	r3, [r7, #8]
 80043c2:	1ad3      	subs	r3, r2, r3
 80043c4:	2b02      	cmp	r3, #2
 80043c6:	d902      	bls.n	80043ce <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 80043c8:	2303      	movs	r3, #3
 80043ca:	73fb      	strb	r3, [r7, #15]
          break;
 80043cc:	e005      	b.n	80043da <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80043ce:	4b0a      	ldr	r3, [pc, #40]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d0ef      	beq.n	80043ba <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 80043da:	7bfb      	ldrb	r3, [r7, #15]
 80043dc:	2b00      	cmp	r3, #0
 80043de:	d106      	bne.n	80043ee <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80043e0:	4905      	ldr	r1, [pc, #20]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80043e2:	4b05      	ldr	r3, [pc, #20]	; (80043f8 <RCCEx_PLLSAI2_Config+0x1d0>)
 80043e4:	695a      	ldr	r2, [r3, #20]
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	699b      	ldr	r3, [r3, #24]
 80043ea:	4313      	orrs	r3, r2
 80043ec:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80043ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80043f0:	4618      	mov	r0, r3
 80043f2:	3710      	adds	r7, #16
 80043f4:	46bd      	mov	sp, r7
 80043f6:	bd80      	pop	{r7, pc}
 80043f8:	40021000 	.word	0x40021000
 80043fc:	07ff800f 	.word	0x07ff800f
 8004400:	ff9f800f 	.word	0xff9f800f
 8004404:	f9ff800f 	.word	0xf9ff800f

08004408 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004408:	b580      	push	{r7, lr}
 800440a:	b084      	sub	sp, #16
 800440c:	af00      	add	r7, sp, #0
 800440e:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2b00      	cmp	r3, #0
 8004414:	d101      	bne.n	800441a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004416:	2301      	movs	r3, #1
 8004418:	e093      	b.n	8004542 <HAL_SPI_Init+0x13a>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800441e:	2b00      	cmp	r3, #0
 8004420:	d108      	bne.n	8004434 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	685b      	ldr	r3, [r3, #4]
 8004426:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800442a:	d009      	beq.n	8004440 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	2200      	movs	r2, #0
 8004430:	61da      	str	r2, [r3, #28]
 8004432:	e005      	b.n	8004440 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	2200      	movs	r2, #0
 8004438:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	2200      	movs	r2, #0
 800443e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2200      	movs	r2, #0
 8004444:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 800444c:	b2db      	uxtb	r3, r3
 800444e:	2b00      	cmp	r3, #0
 8004450:	d106      	bne.n	8004460 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2200      	movs	r2, #0
 8004456:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f7fd f95c 	bl	8001718 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2202      	movs	r2, #2
 8004464:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	6812      	ldr	r2, [r2, #0]
 8004470:	6812      	ldr	r2, [r2, #0]
 8004472:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004476:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	68db      	ldr	r3, [r3, #12]
 800447c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004480:	d902      	bls.n	8004488 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8004482:	2300      	movs	r3, #0
 8004484:	60fb      	str	r3, [r7, #12]
 8004486:	e002      	b.n	800448e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8004488:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800448c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	68db      	ldr	r3, [r3, #12]
 8004492:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8004496:	d007      	beq.n	80044a8 <HAL_SPI_Init+0xa0>
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80044a0:	d002      	beq.n	80044a8 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	2200      	movs	r2, #0
 80044a6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	687a      	ldr	r2, [r7, #4]
 80044ae:	6852      	ldr	r2, [r2, #4]
 80044b0:	f402 7182 	and.w	r1, r2, #260	; 0x104
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	6892      	ldr	r2, [r2, #8]
 80044b8:	f402 4204 	and.w	r2, r2, #33792	; 0x8400
 80044bc:	4311      	orrs	r1, r2
 80044be:	687a      	ldr	r2, [r7, #4]
 80044c0:	6912      	ldr	r2, [r2, #16]
 80044c2:	f002 0202 	and.w	r2, r2, #2
 80044c6:	4311      	orrs	r1, r2
 80044c8:	687a      	ldr	r2, [r7, #4]
 80044ca:	6952      	ldr	r2, [r2, #20]
 80044cc:	f002 0201 	and.w	r2, r2, #1
 80044d0:	4311      	orrs	r1, r2
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	6992      	ldr	r2, [r2, #24]
 80044d6:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80044da:	4311      	orrs	r1, r2
 80044dc:	687a      	ldr	r2, [r7, #4]
 80044de:	69d2      	ldr	r2, [r2, #28]
 80044e0:	f002 0238 	and.w	r2, r2, #56	; 0x38
 80044e4:	4311      	orrs	r1, r2
 80044e6:	687a      	ldr	r2, [r7, #4]
 80044e8:	6a12      	ldr	r2, [r2, #32]
 80044ea:	f002 0280 	and.w	r2, r2, #128	; 0x80
 80044ee:	4311      	orrs	r1, r2
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80044f4:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80044f8:	430a      	orrs	r2, r1
 80044fa:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	687a      	ldr	r2, [r7, #4]
 8004502:	6992      	ldr	r2, [r2, #24]
 8004504:	0c12      	lsrs	r2, r2, #16
 8004506:	f002 0104 	and.w	r1, r2, #4
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800450e:	f002 0210 	and.w	r2, r2, #16
 8004512:	4311      	orrs	r1, r2
 8004514:	687a      	ldr	r2, [r7, #4]
 8004516:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004518:	f002 0208 	and.w	r2, r2, #8
 800451c:	4311      	orrs	r1, r2
 800451e:	687a      	ldr	r2, [r7, #4]
 8004520:	68d2      	ldr	r2, [r2, #12]
 8004522:	f402 6270 	and.w	r2, r2, #3840	; 0xf00
 8004526:	4311      	orrs	r1, r2
 8004528:	68fa      	ldr	r2, [r7, #12]
 800452a:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800452e:	430a      	orrs	r2, r1
 8004530:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2200      	movs	r2, #0
 8004536:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8004540:	2300      	movs	r3, #0
}
 8004542:	4618      	mov	r0, r3
 8004544:	3710      	adds	r7, #16
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}

0800454a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800454a:	b580      	push	{r7, lr}
 800454c:	b088      	sub	sp, #32
 800454e:	af00      	add	r7, sp, #0
 8004550:	60f8      	str	r0, [r7, #12]
 8004552:	60b9      	str	r1, [r7, #8]
 8004554:	603b      	str	r3, [r7, #0]
 8004556:	4613      	mov	r3, r2
 8004558:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800455a:	2300      	movs	r3, #0
 800455c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8004564:	2b01      	cmp	r3, #1
 8004566:	d101      	bne.n	800456c <HAL_SPI_Transmit+0x22>
 8004568:	2302      	movs	r3, #2
 800456a:	e156      	b.n	800481a <HAL_SPI_Transmit+0x2d0>
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004574:	f7fd f9fc 	bl	8001970 <HAL_GetTick>
 8004578:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800457a:	88fb      	ldrh	r3, [r7, #6]
 800457c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8004584:	b2db      	uxtb	r3, r3
 8004586:	2b01      	cmp	r3, #1
 8004588:	d002      	beq.n	8004590 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800458a:	2302      	movs	r3, #2
 800458c:	77fb      	strb	r3, [r7, #31]
    goto error;
 800458e:	e13b      	b.n	8004808 <HAL_SPI_Transmit+0x2be>
  }

  if ((pData == NULL) || (Size == 0U))
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d002      	beq.n	800459c <HAL_SPI_Transmit+0x52>
 8004596:	88fb      	ldrh	r3, [r7, #6]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d102      	bne.n	80045a2 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	77fb      	strb	r3, [r7, #31]
    goto error;
 80045a0:	e132      	b.n	8004808 <HAL_SPI_Transmit+0x2be>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80045a2:	68fb      	ldr	r3, [r7, #12]
 80045a4:	2203      	movs	r2, #3
 80045a6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	2200      	movs	r2, #0
 80045ae:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	68ba      	ldr	r2, [r7, #8]
 80045b4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	88fa      	ldrh	r2, [r7, #6]
 80045ba:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	88fa      	ldrh	r2, [r7, #6]
 80045c0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80045c2:	68fb      	ldr	r3, [r7, #12]
 80045c4:	2200      	movs	r2, #0
 80045c6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	2200      	movs	r2, #0
 80045cc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	2200      	movs	r2, #0
 80045d4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	2200      	movs	r2, #0
 80045dc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	2200      	movs	r2, #0
 80045e2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	689b      	ldr	r3, [r3, #8]
 80045e8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80045ec:	d10f      	bne.n	800460e <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	68fa      	ldr	r2, [r7, #12]
 80045f4:	6812      	ldr	r2, [r2, #0]
 80045f6:	6812      	ldr	r2, [r2, #0]
 80045f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80045fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	68fa      	ldr	r2, [r7, #12]
 8004604:	6812      	ldr	r2, [r2, #0]
 8004606:	6812      	ldr	r2, [r2, #0]
 8004608:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800460c:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800460e:	68fb      	ldr	r3, [r7, #12]
 8004610:	681b      	ldr	r3, [r3, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004618:	2b40      	cmp	r3, #64	; 0x40
 800461a:	d007      	beq.n	800462c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	681b      	ldr	r3, [r3, #0]
 8004620:	68fa      	ldr	r2, [r7, #12]
 8004622:	6812      	ldr	r2, [r2, #0]
 8004624:	6812      	ldr	r2, [r2, #0]
 8004626:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800462a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	68db      	ldr	r3, [r3, #12]
 8004630:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8004634:	d94b      	bls.n	80046ce <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	685b      	ldr	r3, [r3, #4]
 800463a:	2b00      	cmp	r3, #0
 800463c:	d002      	beq.n	8004644 <HAL_SPI_Transmit+0xfa>
 800463e:	8afb      	ldrh	r3, [r7, #22]
 8004640:	2b01      	cmp	r3, #1
 8004642:	d13e      	bne.n	80046c2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	68fa      	ldr	r2, [r7, #12]
 800464a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800464c:	8812      	ldrh	r2, [r2, #0]
 800464e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004654:	1c9a      	adds	r2, r3, #2
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800465e:	b29b      	uxth	r3, r3
 8004660:	3b01      	subs	r3, #1
 8004662:	b29a      	uxth	r2, r3
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004668:	e02b      	b.n	80046c2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	689b      	ldr	r3, [r3, #8]
 8004670:	f003 0302 	and.w	r3, r3, #2
 8004674:	2b02      	cmp	r3, #2
 8004676:	d112      	bne.n	800469e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	68fa      	ldr	r2, [r7, #12]
 800467e:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004680:	8812      	ldrh	r2, [r2, #0]
 8004682:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004688:	1c9a      	adds	r2, r3, #2
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004692:	b29b      	uxth	r3, r3
 8004694:	3b01      	subs	r3, #1
 8004696:	b29a      	uxth	r2, r3
 8004698:	68fb      	ldr	r3, [r7, #12]
 800469a:	87da      	strh	r2, [r3, #62]	; 0x3e
 800469c:	e011      	b.n	80046c2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800469e:	f7fd f967 	bl	8001970 <HAL_GetTick>
 80046a2:	4602      	mov	r2, r0
 80046a4:	69bb      	ldr	r3, [r7, #24]
 80046a6:	1ad2      	subs	r2, r2, r3
 80046a8:	683b      	ldr	r3, [r7, #0]
 80046aa:	429a      	cmp	r2, r3
 80046ac:	d303      	bcc.n	80046b6 <HAL_SPI_Transmit+0x16c>
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b4:	d102      	bne.n	80046bc <HAL_SPI_Transmit+0x172>
 80046b6:	683b      	ldr	r3, [r7, #0]
 80046b8:	2b00      	cmp	r3, #0
 80046ba:	d102      	bne.n	80046c2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80046bc:	2303      	movs	r3, #3
 80046be:	77fb      	strb	r3, [r7, #31]
          goto error;
 80046c0:	e0a2      	b.n	8004808 <HAL_SPI_Transmit+0x2be>
    while (hspi->TxXferCount > 0U)
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d1ce      	bne.n	800466a <HAL_SPI_Transmit+0x120>
 80046cc:	e07c      	b.n	80047c8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	685b      	ldr	r3, [r3, #4]
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d002      	beq.n	80046dc <HAL_SPI_Transmit+0x192>
 80046d6:	8afb      	ldrh	r3, [r7, #22]
 80046d8:	2b01      	cmp	r3, #1
 80046da:	d170      	bne.n	80047be <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046e0:	b29b      	uxth	r3, r3
 80046e2:	2b01      	cmp	r3, #1
 80046e4:	d912      	bls.n	800470c <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	68fa      	ldr	r2, [r7, #12]
 80046ec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80046ee:	8812      	ldrh	r2, [r2, #0]
 80046f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80046f6:	1c9a      	adds	r2, r3, #2
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80046fc:	68fb      	ldr	r3, [r7, #12]
 80046fe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004700:	b29b      	uxth	r3, r3
 8004702:	3b02      	subs	r3, #2
 8004704:	b29a      	uxth	r2, r3
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	87da      	strh	r2, [r3, #62]	; 0x3e
 800470a:	e058      	b.n	80047be <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	681b      	ldr	r3, [r3, #0]
 8004710:	330c      	adds	r3, #12
 8004712:	68fa      	ldr	r2, [r7, #12]
 8004714:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004716:	7812      	ldrb	r2, [r2, #0]
 8004718:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800471e:	1c5a      	adds	r2, r3, #1
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8004724:	68fb      	ldr	r3, [r7, #12]
 8004726:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004728:	b29b      	uxth	r3, r3
 800472a:	3b01      	subs	r3, #1
 800472c:	b29a      	uxth	r2, r3
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8004732:	e044      	b.n	80047be <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	f003 0302 	and.w	r3, r3, #2
 800473e:	2b02      	cmp	r3, #2
 8004740:	d12b      	bne.n	800479a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004746:	b29b      	uxth	r3, r3
 8004748:	2b01      	cmp	r3, #1
 800474a:	d912      	bls.n	8004772 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800474c:	68fb      	ldr	r3, [r7, #12]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	68fa      	ldr	r2, [r7, #12]
 8004752:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004754:	8812      	ldrh	r2, [r2, #0]
 8004756:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004758:	68fb      	ldr	r3, [r7, #12]
 800475a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800475c:	1c9a      	adds	r2, r3, #2
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8004762:	68fb      	ldr	r3, [r7, #12]
 8004764:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004766:	b29b      	uxth	r3, r3
 8004768:	3b02      	subs	r3, #2
 800476a:	b29a      	uxth	r2, r3
 800476c:	68fb      	ldr	r3, [r7, #12]
 800476e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004770:	e025      	b.n	80047be <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	330c      	adds	r3, #12
 8004778:	68fa      	ldr	r2, [r7, #12]
 800477a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800477c:	7812      	ldrb	r2, [r2, #0]
 800477e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004780:	68fb      	ldr	r3, [r7, #12]
 8004782:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004784:	1c5a      	adds	r2, r3, #1
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800478e:	b29b      	uxth	r3, r3
 8004790:	3b01      	subs	r3, #1
 8004792:	b29a      	uxth	r2, r3
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004798:	e011      	b.n	80047be <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800479a:	f7fd f8e9 	bl	8001970 <HAL_GetTick>
 800479e:	4602      	mov	r2, r0
 80047a0:	69bb      	ldr	r3, [r7, #24]
 80047a2:	1ad2      	subs	r2, r2, r3
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	429a      	cmp	r2, r3
 80047a8:	d303      	bcc.n	80047b2 <HAL_SPI_Transmit+0x268>
 80047aa:	683b      	ldr	r3, [r7, #0]
 80047ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047b0:	d102      	bne.n	80047b8 <HAL_SPI_Transmit+0x26e>
 80047b2:	683b      	ldr	r3, [r7, #0]
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d102      	bne.n	80047be <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80047b8:	2303      	movs	r3, #3
 80047ba:	77fb      	strb	r3, [r7, #31]
          goto error;
 80047bc:	e024      	b.n	8004808 <HAL_SPI_Transmit+0x2be>
    while (hspi->TxXferCount > 0U)
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80047c2:	b29b      	uxth	r3, r3
 80047c4:	2b00      	cmp	r3, #0
 80047c6:	d1b5      	bne.n	8004734 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80047c8:	69ba      	ldr	r2, [r7, #24]
 80047ca:	6839      	ldr	r1, [r7, #0]
 80047cc:	68f8      	ldr	r0, [r7, #12]
 80047ce:	f000 f943 	bl	8004a58 <SPI_EndRxTxTransaction>
 80047d2:	4603      	mov	r3, r0
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d002      	beq.n	80047de <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	2220      	movs	r2, #32
 80047dc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	689b      	ldr	r3, [r3, #8]
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d10a      	bne.n	80047fc <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80047e6:	2300      	movs	r3, #0
 80047e8:	613b      	str	r3, [r7, #16]
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	613b      	str	r3, [r7, #16]
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	689b      	ldr	r3, [r3, #8]
 80047f8:	613b      	str	r3, [r7, #16]
 80047fa:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004800:	2b00      	cmp	r3, #0
 8004802:	d001      	beq.n	8004808 <HAL_SPI_Transmit+0x2be>
  {
    errorcode = HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	77fb      	strb	r3, [r7, #31]
  }

error:
  hspi->State = HAL_SPI_STATE_READY;
 8004808:	68fb      	ldr	r3, [r7, #12]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	2200      	movs	r2, #0
 8004814:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8004818:	7ffb      	ldrb	r3, [r7, #31]
}
 800481a:	4618      	mov	r0, r3
 800481c:	3720      	adds	r7, #32
 800481e:	46bd      	mov	sp, r7
 8004820:	bd80      	pop	{r7, pc}
	...

08004824 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004824:	b580      	push	{r7, lr}
 8004826:	b088      	sub	sp, #32
 8004828:	af00      	add	r7, sp, #0
 800482a:	60f8      	str	r0, [r7, #12]
 800482c:	60b9      	str	r1, [r7, #8]
 800482e:	603b      	str	r3, [r7, #0]
 8004830:	4613      	mov	r3, r2
 8004832:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004834:	f7fd f89c 	bl	8001970 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800483c:	1a9a      	subs	r2, r3, r2
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	4413      	add	r3, r2
 8004842:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004844:	f7fd f894 	bl	8001970 <HAL_GetTick>
 8004848:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800484a:	4b39      	ldr	r3, [pc, #228]	; (8004930 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	015b      	lsls	r3, r3, #5
 8004850:	0d1b      	lsrs	r3, r3, #20
 8004852:	69fa      	ldr	r2, [r7, #28]
 8004854:	fb02 f303 	mul.w	r3, r2, r3
 8004858:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800485a:	e054      	b.n	8004906 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004862:	d050      	beq.n	8004906 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004864:	f7fd f884 	bl	8001970 <HAL_GetTick>
 8004868:	4602      	mov	r2, r0
 800486a:	69bb      	ldr	r3, [r7, #24]
 800486c:	1ad2      	subs	r2, r2, r3
 800486e:	69fb      	ldr	r3, [r7, #28]
 8004870:	429a      	cmp	r2, r3
 8004872:	d202      	bcs.n	800487a <SPI_WaitFlagStateUntilTimeout+0x56>
 8004874:	69fb      	ldr	r3, [r7, #28]
 8004876:	2b00      	cmp	r3, #0
 8004878:	d13d      	bne.n	80048f6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	68fa      	ldr	r2, [r7, #12]
 8004880:	6812      	ldr	r2, [r2, #0]
 8004882:	6852      	ldr	r2, [r2, #4]
 8004884:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004888:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	685b      	ldr	r3, [r3, #4]
 800488e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004892:	d111      	bne.n	80048b8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	689b      	ldr	r3, [r3, #8]
 8004898:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800489c:	d004      	beq.n	80048a8 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048a6:	d107      	bne.n	80048b8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	68fa      	ldr	r2, [r7, #12]
 80048ae:	6812      	ldr	r2, [r2, #0]
 80048b0:	6812      	ldr	r2, [r2, #0]
 80048b2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80048b6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048bc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80048c0:	d10f      	bne.n	80048e2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	681b      	ldr	r3, [r3, #0]
 80048c6:	68fa      	ldr	r2, [r7, #12]
 80048c8:	6812      	ldr	r2, [r2, #0]
 80048ca:	6812      	ldr	r2, [r2, #0]
 80048cc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80048d0:	601a      	str	r2, [r3, #0]
 80048d2:	68fb      	ldr	r3, [r7, #12]
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	68fa      	ldr	r2, [r7, #12]
 80048d8:	6812      	ldr	r2, [r2, #0]
 80048da:	6812      	ldr	r2, [r2, #0]
 80048dc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80048e0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2201      	movs	r2, #1
 80048e6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 80048f2:	2303      	movs	r3, #3
 80048f4:	e017      	b.n	8004926 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80048f6:	697b      	ldr	r3, [r7, #20]
 80048f8:	2b00      	cmp	r3, #0
 80048fa:	d101      	bne.n	8004900 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 80048fc:	2300      	movs	r3, #0
 80048fe:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004900:	697b      	ldr	r3, [r7, #20]
 8004902:	3b01      	subs	r3, #1
 8004904:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	681b      	ldr	r3, [r3, #0]
 800490a:	689a      	ldr	r2, [r3, #8]
 800490c:	68bb      	ldr	r3, [r7, #8]
 800490e:	401a      	ands	r2, r3
 8004910:	68bb      	ldr	r3, [r7, #8]
 8004912:	429a      	cmp	r2, r3
 8004914:	bf0c      	ite	eq
 8004916:	2301      	moveq	r3, #1
 8004918:	2300      	movne	r3, #0
 800491a:	b2db      	uxtb	r3, r3
 800491c:	461a      	mov	r2, r3
 800491e:	79fb      	ldrb	r3, [r7, #7]
 8004920:	429a      	cmp	r2, r3
 8004922:	d19b      	bne.n	800485c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004924:	2300      	movs	r3, #0
}
 8004926:	4618      	mov	r0, r3
 8004928:	3720      	adds	r7, #32
 800492a:	46bd      	mov	sp, r7
 800492c:	bd80      	pop	{r7, pc}
 800492e:	bf00      	nop
 8004930:	20000000 	.word	0x20000000

08004934 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	b088      	sub	sp, #32
 8004938:	af00      	add	r7, sp, #0
 800493a:	60f8      	str	r0, [r7, #12]
 800493c:	60b9      	str	r1, [r7, #8]
 800493e:	607a      	str	r2, [r7, #4]
 8004940:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004942:	f7fd f815 	bl	8001970 <HAL_GetTick>
 8004946:	4602      	mov	r2, r0
 8004948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800494a:	1a9a      	subs	r2, r3, r2
 800494c:	683b      	ldr	r3, [r7, #0]
 800494e:	4413      	add	r3, r2
 8004950:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004952:	f7fd f80d 	bl	8001970 <HAL_GetTick>
 8004956:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004958:	4b3e      	ldr	r3, [pc, #248]	; (8004a54 <SPI_WaitFifoStateUntilTimeout+0x120>)
 800495a:	681a      	ldr	r2, [r3, #0]
 800495c:	4613      	mov	r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	4413      	add	r3, r2
 8004962:	00da      	lsls	r2, r3, #3
 8004964:	1ad3      	subs	r3, r2, r3
 8004966:	0d1b      	lsrs	r3, r3, #20
 8004968:	69fa      	ldr	r2, [r7, #28]
 800496a:	fb02 f303 	mul.w	r3, r2, r3
 800496e:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8004970:	e062      	b.n	8004a38 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8004978:	d109      	bne.n	800498e <SPI_WaitFifoStateUntilTimeout+0x5a>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2b00      	cmp	r3, #0
 800497e:	d106      	bne.n	800498e <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	681b      	ldr	r3, [r3, #0]
 8004984:	330c      	adds	r3, #12
 8004986:	781b      	ldrb	r3, [r3, #0]
 8004988:	b2db      	uxtb	r3, r3
 800498a:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 800498c:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004994:	d050      	beq.n	8004a38 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004996:	f7fc ffeb 	bl	8001970 <HAL_GetTick>
 800499a:	4602      	mov	r2, r0
 800499c:	69bb      	ldr	r3, [r7, #24]
 800499e:	1ad2      	subs	r2, r2, r3
 80049a0:	69fb      	ldr	r3, [r7, #28]
 80049a2:	429a      	cmp	r2, r3
 80049a4:	d202      	bcs.n	80049ac <SPI_WaitFifoStateUntilTimeout+0x78>
 80049a6:	69fb      	ldr	r3, [r7, #28]
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d13d      	bne.n	8004a28 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	68fa      	ldr	r2, [r7, #12]
 80049b2:	6812      	ldr	r2, [r2, #0]
 80049b4:	6852      	ldr	r2, [r2, #4]
 80049b6:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80049ba:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	685b      	ldr	r3, [r3, #4]
 80049c0:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80049c4:	d111      	bne.n	80049ea <SPI_WaitFifoStateUntilTimeout+0xb6>
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	689b      	ldr	r3, [r3, #8]
 80049ca:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80049ce:	d004      	beq.n	80049da <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	689b      	ldr	r3, [r3, #8]
 80049d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80049d8:	d107      	bne.n	80049ea <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	68fa      	ldr	r2, [r7, #12]
 80049e0:	6812      	ldr	r2, [r2, #0]
 80049e2:	6812      	ldr	r2, [r2, #0]
 80049e4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80049e8:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80049ea:	68fb      	ldr	r3, [r7, #12]
 80049ec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ee:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049f2:	d10f      	bne.n	8004a14 <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	68fa      	ldr	r2, [r7, #12]
 80049fa:	6812      	ldr	r2, [r2, #0]
 80049fc:	6812      	ldr	r2, [r2, #0]
 80049fe:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a02:	601a      	str	r2, [r3, #0]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	68fa      	ldr	r2, [r7, #12]
 8004a0a:	6812      	ldr	r2, [r2, #0]
 8004a0c:	6812      	ldr	r2, [r2, #0]
 8004a0e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a12:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	2201      	movs	r2, #1
 8004a18:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	2200      	movs	r2, #0
 8004a20:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8004a24:	2303      	movs	r3, #3
 8004a26:	e010      	b.n	8004a4a <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004a28:	693b      	ldr	r3, [r7, #16]
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d101      	bne.n	8004a32 <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8004a2e:	2300      	movs	r3, #0
 8004a30:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	3b01      	subs	r3, #1
 8004a36:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	689a      	ldr	r2, [r3, #8]
 8004a3e:	68bb      	ldr	r3, [r7, #8]
 8004a40:	401a      	ands	r2, r3
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d194      	bne.n	8004972 <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8004a48:	2300      	movs	r3, #0
}
 8004a4a:	4618      	mov	r0, r3
 8004a4c:	3720      	adds	r7, #32
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	bf00      	nop
 8004a54:	20000000 	.word	0x20000000

08004a58 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004a58:	b580      	push	{r7, lr}
 8004a5a:	b086      	sub	sp, #24
 8004a5c:	af02      	add	r7, sp, #8
 8004a5e:	60f8      	str	r0, [r7, #12]
 8004a60:	60b9      	str	r1, [r7, #8]
 8004a62:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	9300      	str	r3, [sp, #0]
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	2200      	movs	r2, #0
 8004a6c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8004a70:	68f8      	ldr	r0, [r7, #12]
 8004a72:	f7ff ff5f 	bl	8004934 <SPI_WaitFifoStateUntilTimeout>
 8004a76:	4603      	mov	r3, r0
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d007      	beq.n	8004a8c <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004a80:	f043 0220 	orr.w	r2, r3, #32
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004a88:	2303      	movs	r3, #3
 8004a8a:	e027      	b.n	8004adc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	9300      	str	r3, [sp, #0]
 8004a90:	68bb      	ldr	r3, [r7, #8]
 8004a92:	2200      	movs	r2, #0
 8004a94:	2180      	movs	r1, #128	; 0x80
 8004a96:	68f8      	ldr	r0, [r7, #12]
 8004a98:	f7ff fec4 	bl	8004824 <SPI_WaitFlagStateUntilTimeout>
 8004a9c:	4603      	mov	r3, r0
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d007      	beq.n	8004ab2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004aa6:	f043 0220 	orr.w	r2, r3, #32
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004aae:	2303      	movs	r3, #3
 8004ab0:	e014      	b.n	8004adc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	9300      	str	r3, [sp, #0]
 8004ab6:	68bb      	ldr	r3, [r7, #8]
 8004ab8:	2200      	movs	r2, #0
 8004aba:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8004abe:	68f8      	ldr	r0, [r7, #12]
 8004ac0:	f7ff ff38 	bl	8004934 <SPI_WaitFifoStateUntilTimeout>
 8004ac4:	4603      	mov	r3, r0
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d007      	beq.n	8004ada <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004ace:	f043 0220 	orr.w	r2, r3, #32
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e000      	b.n	8004adc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3710      	adds	r7, #16
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b082      	sub	sp, #8
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	2b00      	cmp	r3, #0
 8004af0:	d101      	bne.n	8004af6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004af2:	2301      	movs	r3, #1
 8004af4:	e042      	b.n	8004b7c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8004af6:	687b      	ldr	r3, [r7, #4]
 8004af8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004afc:	2b00      	cmp	r3, #0
 8004afe:	d106      	bne.n	8004b0e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2200      	movs	r2, #0
 8004b04:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f7fc fda9 	bl	8001660 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	2224      	movs	r2, #36	; 0x24
 8004b12:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	687a      	ldr	r2, [r7, #4]
 8004b1c:	6812      	ldr	r2, [r2, #0]
 8004b1e:	6812      	ldr	r2, [r2, #0]
 8004b20:	f022 0201 	bic.w	r2, r2, #1
 8004b24:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004b26:	6878      	ldr	r0, [r7, #4]
 8004b28:	f000 f82c 	bl	8004b84 <UART_SetConfig>
 8004b2c:	4603      	mov	r3, r0
 8004b2e:	2b01      	cmp	r3, #1
 8004b30:	d101      	bne.n	8004b36 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8004b32:	2301      	movs	r3, #1
 8004b34:	e022      	b.n	8004b7c <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d002      	beq.n	8004b44 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8004b3e:	6878      	ldr	r0, [r7, #4]
 8004b40:	f000 fae2 	bl	8005108 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	687a      	ldr	r2, [r7, #4]
 8004b4a:	6812      	ldr	r2, [r2, #0]
 8004b4c:	6852      	ldr	r2, [r2, #4]
 8004b4e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004b52:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	681b      	ldr	r3, [r3, #0]
 8004b58:	687a      	ldr	r2, [r7, #4]
 8004b5a:	6812      	ldr	r2, [r2, #0]
 8004b5c:	6892      	ldr	r2, [r2, #8]
 8004b5e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004b62:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	687a      	ldr	r2, [r7, #4]
 8004b6a:	6812      	ldr	r2, [r2, #0]
 8004b6c:	6812      	ldr	r2, [r2, #0]
 8004b6e:	f042 0201 	orr.w	r2, r2, #1
 8004b72:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004b74:	6878      	ldr	r0, [r7, #4]
 8004b76:	f000 fb69 	bl	800524c <UART_CheckIdleState>
 8004b7a:	4603      	mov	r3, r0
}
 8004b7c:	4618      	mov	r0, r3
 8004b7e:	3708      	adds	r7, #8
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004b84:	b5b0      	push	{r4, r5, r7, lr}
 8004b86:	b088      	sub	sp, #32
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004b8c:	2300      	movs	r3, #0
 8004b8e:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	689a      	ldr	r2, [r3, #8]
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	691b      	ldr	r3, [r3, #16]
 8004b98:	431a      	orrs	r2, r3
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	695b      	ldr	r3, [r3, #20]
 8004b9e:	431a      	orrs	r2, r3
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	69db      	ldr	r3, [r3, #28]
 8004ba4:	4313      	orrs	r3, r2
 8004ba6:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	681a      	ldr	r2, [r3, #0]
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	681b      	ldr	r3, [r3, #0]
 8004bb0:	6819      	ldr	r1, [r3, #0]
 8004bb2:	4bb2      	ldr	r3, [pc, #712]	; (8004e7c <UART_SetConfig+0x2f8>)
 8004bb4:	400b      	ands	r3, r1
 8004bb6:	69f9      	ldr	r1, [r7, #28]
 8004bb8:	430b      	orrs	r3, r1
 8004bba:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	681b      	ldr	r3, [r3, #0]
 8004bc0:	687a      	ldr	r2, [r7, #4]
 8004bc2:	6812      	ldr	r2, [r2, #0]
 8004bc4:	6852      	ldr	r2, [r2, #4]
 8004bc6:	f422 5140 	bic.w	r1, r2, #12288	; 0x3000
 8004bca:	687a      	ldr	r2, [r7, #4]
 8004bcc:	68d2      	ldr	r2, [r2, #12]
 8004bce:	430a      	orrs	r2, r1
 8004bd0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	699b      	ldr	r3, [r3, #24]
 8004bd6:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4aa8      	ldr	r2, [pc, #672]	; (8004e80 <UART_SetConfig+0x2fc>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d004      	beq.n	8004bec <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6a1b      	ldr	r3, [r3, #32]
 8004be6:	69fa      	ldr	r2, [r7, #28]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681a      	ldr	r2, [r3, #0]
 8004bf0:	687b      	ldr	r3, [r7, #4]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	689b      	ldr	r3, [r3, #8]
 8004bf6:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8004bfa:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8004bfe:	69f9      	ldr	r1, [r7, #28]
 8004c00:	430b      	orrs	r3, r1
 8004c02:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	6812      	ldr	r2, [r2, #0]
 8004c0c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8004c0e:	f022 010f 	bic.w	r1, r2, #15
 8004c12:	687a      	ldr	r2, [r7, #4]
 8004c14:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004c16:	430a      	orrs	r2, r1
 8004c18:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a99      	ldr	r2, [pc, #612]	; (8004e84 <UART_SetConfig+0x300>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d121      	bne.n	8004c68 <UART_SetConfig+0xe4>
 8004c24:	4b98      	ldr	r3, [pc, #608]	; (8004e88 <UART_SetConfig+0x304>)
 8004c26:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c2a:	f003 0303 	and.w	r3, r3, #3
 8004c2e:	2b03      	cmp	r3, #3
 8004c30:	d816      	bhi.n	8004c60 <UART_SetConfig+0xdc>
 8004c32:	a201      	add	r2, pc, #4	; (adr r2, 8004c38 <UART_SetConfig+0xb4>)
 8004c34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c38:	08004c49 	.word	0x08004c49
 8004c3c:	08004c55 	.word	0x08004c55
 8004c40:	08004c4f 	.word	0x08004c4f
 8004c44:	08004c5b 	.word	0x08004c5b
 8004c48:	2301      	movs	r3, #1
 8004c4a:	76fb      	strb	r3, [r7, #27]
 8004c4c:	e0e8      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004c4e:	2302      	movs	r3, #2
 8004c50:	76fb      	strb	r3, [r7, #27]
 8004c52:	e0e5      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004c54:	2304      	movs	r3, #4
 8004c56:	76fb      	strb	r3, [r7, #27]
 8004c58:	e0e2      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004c5a:	2308      	movs	r3, #8
 8004c5c:	76fb      	strb	r3, [r7, #27]
 8004c5e:	e0df      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004c60:	2310      	movs	r3, #16
 8004c62:	76fb      	strb	r3, [r7, #27]
 8004c64:	bf00      	nop
 8004c66:	e0db      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	4a87      	ldr	r2, [pc, #540]	; (8004e8c <UART_SetConfig+0x308>)
 8004c6e:	4293      	cmp	r3, r2
 8004c70:	d134      	bne.n	8004cdc <UART_SetConfig+0x158>
 8004c72:	4b85      	ldr	r3, [pc, #532]	; (8004e88 <UART_SetConfig+0x304>)
 8004c74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004c78:	f003 030c 	and.w	r3, r3, #12
 8004c7c:	2b0c      	cmp	r3, #12
 8004c7e:	d829      	bhi.n	8004cd4 <UART_SetConfig+0x150>
 8004c80:	a201      	add	r2, pc, #4	; (adr r2, 8004c88 <UART_SetConfig+0x104>)
 8004c82:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c86:	bf00      	nop
 8004c88:	08004cbd 	.word	0x08004cbd
 8004c8c:	08004cd5 	.word	0x08004cd5
 8004c90:	08004cd5 	.word	0x08004cd5
 8004c94:	08004cd5 	.word	0x08004cd5
 8004c98:	08004cc9 	.word	0x08004cc9
 8004c9c:	08004cd5 	.word	0x08004cd5
 8004ca0:	08004cd5 	.word	0x08004cd5
 8004ca4:	08004cd5 	.word	0x08004cd5
 8004ca8:	08004cc3 	.word	0x08004cc3
 8004cac:	08004cd5 	.word	0x08004cd5
 8004cb0:	08004cd5 	.word	0x08004cd5
 8004cb4:	08004cd5 	.word	0x08004cd5
 8004cb8:	08004ccf 	.word	0x08004ccf
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	76fb      	strb	r3, [r7, #27]
 8004cc0:	e0ae      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004cc2:	2302      	movs	r3, #2
 8004cc4:	76fb      	strb	r3, [r7, #27]
 8004cc6:	e0ab      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004cc8:	2304      	movs	r3, #4
 8004cca:	76fb      	strb	r3, [r7, #27]
 8004ccc:	e0a8      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004cce:	2308      	movs	r3, #8
 8004cd0:	76fb      	strb	r3, [r7, #27]
 8004cd2:	e0a5      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004cd4:	2310      	movs	r3, #16
 8004cd6:	76fb      	strb	r3, [r7, #27]
 8004cd8:	bf00      	nop
 8004cda:	e0a1      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	681b      	ldr	r3, [r3, #0]
 8004ce0:	4a6b      	ldr	r2, [pc, #428]	; (8004e90 <UART_SetConfig+0x30c>)
 8004ce2:	4293      	cmp	r3, r2
 8004ce4:	d120      	bne.n	8004d28 <UART_SetConfig+0x1a4>
 8004ce6:	4b68      	ldr	r3, [pc, #416]	; (8004e88 <UART_SetConfig+0x304>)
 8004ce8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004cec:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8004cf0:	2b10      	cmp	r3, #16
 8004cf2:	d00f      	beq.n	8004d14 <UART_SetConfig+0x190>
 8004cf4:	2b10      	cmp	r3, #16
 8004cf6:	d802      	bhi.n	8004cfe <UART_SetConfig+0x17a>
 8004cf8:	2b00      	cmp	r3, #0
 8004cfa:	d005      	beq.n	8004d08 <UART_SetConfig+0x184>
 8004cfc:	e010      	b.n	8004d20 <UART_SetConfig+0x19c>
 8004cfe:	2b20      	cmp	r3, #32
 8004d00:	d005      	beq.n	8004d0e <UART_SetConfig+0x18a>
 8004d02:	2b30      	cmp	r3, #48	; 0x30
 8004d04:	d009      	beq.n	8004d1a <UART_SetConfig+0x196>
 8004d06:	e00b      	b.n	8004d20 <UART_SetConfig+0x19c>
 8004d08:	2300      	movs	r3, #0
 8004d0a:	76fb      	strb	r3, [r7, #27]
 8004d0c:	e088      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004d0e:	2302      	movs	r3, #2
 8004d10:	76fb      	strb	r3, [r7, #27]
 8004d12:	e085      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004d14:	2304      	movs	r3, #4
 8004d16:	76fb      	strb	r3, [r7, #27]
 8004d18:	e082      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004d1a:	2308      	movs	r3, #8
 8004d1c:	76fb      	strb	r3, [r7, #27]
 8004d1e:	e07f      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004d20:	2310      	movs	r3, #16
 8004d22:	76fb      	strb	r3, [r7, #27]
 8004d24:	bf00      	nop
 8004d26:	e07b      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	4a59      	ldr	r2, [pc, #356]	; (8004e94 <UART_SetConfig+0x310>)
 8004d2e:	4293      	cmp	r3, r2
 8004d30:	d120      	bne.n	8004d74 <UART_SetConfig+0x1f0>
 8004d32:	4b55      	ldr	r3, [pc, #340]	; (8004e88 <UART_SetConfig+0x304>)
 8004d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d38:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8004d3c:	2b40      	cmp	r3, #64	; 0x40
 8004d3e:	d00f      	beq.n	8004d60 <UART_SetConfig+0x1dc>
 8004d40:	2b40      	cmp	r3, #64	; 0x40
 8004d42:	d802      	bhi.n	8004d4a <UART_SetConfig+0x1c6>
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d005      	beq.n	8004d54 <UART_SetConfig+0x1d0>
 8004d48:	e010      	b.n	8004d6c <UART_SetConfig+0x1e8>
 8004d4a:	2b80      	cmp	r3, #128	; 0x80
 8004d4c:	d005      	beq.n	8004d5a <UART_SetConfig+0x1d6>
 8004d4e:	2bc0      	cmp	r3, #192	; 0xc0
 8004d50:	d009      	beq.n	8004d66 <UART_SetConfig+0x1e2>
 8004d52:	e00b      	b.n	8004d6c <UART_SetConfig+0x1e8>
 8004d54:	2300      	movs	r3, #0
 8004d56:	76fb      	strb	r3, [r7, #27]
 8004d58:	e062      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004d5a:	2302      	movs	r3, #2
 8004d5c:	76fb      	strb	r3, [r7, #27]
 8004d5e:	e05f      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004d60:	2304      	movs	r3, #4
 8004d62:	76fb      	strb	r3, [r7, #27]
 8004d64:	e05c      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004d66:	2308      	movs	r3, #8
 8004d68:	76fb      	strb	r3, [r7, #27]
 8004d6a:	e059      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004d6c:	2310      	movs	r3, #16
 8004d6e:	76fb      	strb	r3, [r7, #27]
 8004d70:	bf00      	nop
 8004d72:	e055      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	681b      	ldr	r3, [r3, #0]
 8004d78:	4a47      	ldr	r2, [pc, #284]	; (8004e98 <UART_SetConfig+0x314>)
 8004d7a:	4293      	cmp	r3, r2
 8004d7c:	d124      	bne.n	8004dc8 <UART_SetConfig+0x244>
 8004d7e:	4b42      	ldr	r3, [pc, #264]	; (8004e88 <UART_SetConfig+0x304>)
 8004d80:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004d88:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d8c:	d012      	beq.n	8004db4 <UART_SetConfig+0x230>
 8004d8e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004d92:	d802      	bhi.n	8004d9a <UART_SetConfig+0x216>
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d007      	beq.n	8004da8 <UART_SetConfig+0x224>
 8004d98:	e012      	b.n	8004dc0 <UART_SetConfig+0x23c>
 8004d9a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004d9e:	d006      	beq.n	8004dae <UART_SetConfig+0x22a>
 8004da0:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004da4:	d009      	beq.n	8004dba <UART_SetConfig+0x236>
 8004da6:	e00b      	b.n	8004dc0 <UART_SetConfig+0x23c>
 8004da8:	2300      	movs	r3, #0
 8004daa:	76fb      	strb	r3, [r7, #27]
 8004dac:	e038      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004dae:	2302      	movs	r3, #2
 8004db0:	76fb      	strb	r3, [r7, #27]
 8004db2:	e035      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004db4:	2304      	movs	r3, #4
 8004db6:	76fb      	strb	r3, [r7, #27]
 8004db8:	e032      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004dba:	2308      	movs	r3, #8
 8004dbc:	76fb      	strb	r3, [r7, #27]
 8004dbe:	e02f      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004dc0:	2310      	movs	r3, #16
 8004dc2:	76fb      	strb	r3, [r7, #27]
 8004dc4:	bf00      	nop
 8004dc6:	e02b      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	4a2c      	ldr	r2, [pc, #176]	; (8004e80 <UART_SetConfig+0x2fc>)
 8004dce:	4293      	cmp	r3, r2
 8004dd0:	d124      	bne.n	8004e1c <UART_SetConfig+0x298>
 8004dd2:	4b2d      	ldr	r3, [pc, #180]	; (8004e88 <UART_SetConfig+0x304>)
 8004dd4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dd8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8004ddc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004de0:	d012      	beq.n	8004e08 <UART_SetConfig+0x284>
 8004de2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004de6:	d802      	bhi.n	8004dee <UART_SetConfig+0x26a>
 8004de8:	2b00      	cmp	r3, #0
 8004dea:	d007      	beq.n	8004dfc <UART_SetConfig+0x278>
 8004dec:	e012      	b.n	8004e14 <UART_SetConfig+0x290>
 8004dee:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004df2:	d006      	beq.n	8004e02 <UART_SetConfig+0x27e>
 8004df4:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004df8:	d009      	beq.n	8004e0e <UART_SetConfig+0x28a>
 8004dfa:	e00b      	b.n	8004e14 <UART_SetConfig+0x290>
 8004dfc:	2300      	movs	r3, #0
 8004dfe:	76fb      	strb	r3, [r7, #27]
 8004e00:	e00e      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004e02:	2302      	movs	r3, #2
 8004e04:	76fb      	strb	r3, [r7, #27]
 8004e06:	e00b      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004e08:	2304      	movs	r3, #4
 8004e0a:	76fb      	strb	r3, [r7, #27]
 8004e0c:	e008      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004e0e:	2308      	movs	r3, #8
 8004e10:	76fb      	strb	r3, [r7, #27]
 8004e12:	e005      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004e14:	2310      	movs	r3, #16
 8004e16:	76fb      	strb	r3, [r7, #27]
 8004e18:	bf00      	nop
 8004e1a:	e001      	b.n	8004e20 <UART_SetConfig+0x29c>
 8004e1c:	2310      	movs	r3, #16
 8004e1e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	4a16      	ldr	r2, [pc, #88]	; (8004e80 <UART_SetConfig+0x2fc>)
 8004e26:	4293      	cmp	r3, r2
 8004e28:	f040 8096 	bne.w	8004f58 <UART_SetConfig+0x3d4>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004e2c:	7efb      	ldrb	r3, [r7, #27]
 8004e2e:	2b08      	cmp	r3, #8
 8004e30:	d836      	bhi.n	8004ea0 <UART_SetConfig+0x31c>
 8004e32:	a201      	add	r2, pc, #4	; (adr r2, 8004e38 <UART_SetConfig+0x2b4>)
 8004e34:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e38:	08004e5d 	.word	0x08004e5d
 8004e3c:	08004ea1 	.word	0x08004ea1
 8004e40:	08004e65 	.word	0x08004e65
 8004e44:	08004ea1 	.word	0x08004ea1
 8004e48:	08004e6b 	.word	0x08004e6b
 8004e4c:	08004ea1 	.word	0x08004ea1
 8004e50:	08004ea1 	.word	0x08004ea1
 8004e54:	08004ea1 	.word	0x08004ea1
 8004e58:	08004e73 	.word	0x08004e73
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004e5c:	f7fe fcde 	bl	800381c <HAL_RCC_GetPCLK1Freq>
 8004e60:	6178      	str	r0, [r7, #20]
        break;
 8004e62:	e022      	b.n	8004eaa <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004e64:	4b0d      	ldr	r3, [pc, #52]	; (8004e9c <UART_SetConfig+0x318>)
 8004e66:	617b      	str	r3, [r7, #20]
        break;
 8004e68:	e01f      	b.n	8004eaa <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004e6a:	f7fe fc41 	bl	80036f0 <HAL_RCC_GetSysClockFreq>
 8004e6e:	6178      	str	r0, [r7, #20]
        break;
 8004e70:	e01b      	b.n	8004eaa <UART_SetConfig+0x326>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004e72:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e76:	617b      	str	r3, [r7, #20]
        break;
 8004e78:	e017      	b.n	8004eaa <UART_SetConfig+0x326>
 8004e7a:	bf00      	nop
 8004e7c:	cfff69f3 	.word	0xcfff69f3
 8004e80:	40008000 	.word	0x40008000
 8004e84:	40013800 	.word	0x40013800
 8004e88:	40021000 	.word	0x40021000
 8004e8c:	40004400 	.word	0x40004400
 8004e90:	40004800 	.word	0x40004800
 8004e94:	40004c00 	.word	0x40004c00
 8004e98:	40005000 	.word	0x40005000
 8004e9c:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	76bb      	strb	r3, [r7, #26]
        break;
 8004ea8:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	f000 8113 	beq.w	80050d8 <UART_SetConfig+0x554>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004eb6:	4a92      	ldr	r2, [pc, #584]	; (8005100 <UART_SetConfig+0x57c>)
 8004eb8:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ebc:	461a      	mov	r2, r3
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	fbb3 f3f2 	udiv	r3, r3, r2
 8004ec4:	613b      	str	r3, [r7, #16]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	685a      	ldr	r2, [r3, #4]
 8004eca:	4613      	mov	r3, r2
 8004ecc:	005b      	lsls	r3, r3, #1
 8004ece:	441a      	add	r2, r3
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d805      	bhi.n	8004ee2 <UART_SetConfig+0x35e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	685b      	ldr	r3, [r3, #4]
 8004eda:	031a      	lsls	r2, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	429a      	cmp	r2, r3
 8004ee0:	d202      	bcs.n	8004ee8 <UART_SetConfig+0x364>
      {
        ret = HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	76bb      	strb	r3, [r7, #26]
 8004ee6:	e0f7      	b.n	80050d8 <UART_SetConfig+0x554>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004ee8:	697b      	ldr	r3, [r7, #20]
 8004eea:	4618      	mov	r0, r3
 8004eec:	f04f 0100 	mov.w	r1, #0
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004ef4:	4a82      	ldr	r2, [pc, #520]	; (8005100 <UART_SetConfig+0x57c>)
 8004ef6:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004efa:	b29a      	uxth	r2, r3
 8004efc:	f04f 0300 	mov.w	r3, #0
 8004f00:	f7fb f97c 	bl	80001fc <__aeabi_uldivmod>
 8004f04:	4602      	mov	r2, r0
 8004f06:	460b      	mov	r3, r1
 8004f08:	021d      	lsls	r5, r3, #8
 8004f0a:	ea45 6512 	orr.w	r5, r5, r2, lsr #24
 8004f0e:	0214      	lsls	r4, r2, #8
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	685b      	ldr	r3, [r3, #4]
 8004f14:	085b      	lsrs	r3, r3, #1
 8004f16:	461a      	mov	r2, r3
 8004f18:	f04f 0300 	mov.w	r3, #0
 8004f1c:	18a0      	adds	r0, r4, r2
 8004f1e:	eb45 0103 	adc.w	r1, r5, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	685b      	ldr	r3, [r3, #4]
 8004f26:	f04f 0400 	mov.w	r4, #0
 8004f2a:	461a      	mov	r2, r3
 8004f2c:	4623      	mov	r3, r4
 8004f2e:	f7fb f965 	bl	80001fc <__aeabi_uldivmod>
 8004f32:	4603      	mov	r3, r0
 8004f34:	460c      	mov	r4, r1
 8004f36:	60fb      	str	r3, [r7, #12]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004f38:	68fb      	ldr	r3, [r7, #12]
 8004f3a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f3e:	d308      	bcc.n	8004f52 <UART_SetConfig+0x3ce>
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004f46:	d204      	bcs.n	8004f52 <UART_SetConfig+0x3ce>
        {
          huart->Instance->BRR = usartdiv;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68fa      	ldr	r2, [r7, #12]
 8004f4e:	60da      	str	r2, [r3, #12]
 8004f50:	e0c2      	b.n	80050d8 <UART_SetConfig+0x554>
        }
        else
        {
          ret = HAL_ERROR;
 8004f52:	2301      	movs	r3, #1
 8004f54:	76bb      	strb	r3, [r7, #26]
 8004f56:	e0bf      	b.n	80050d8 <UART_SetConfig+0x554>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	69db      	ldr	r3, [r3, #28]
 8004f5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004f60:	d165      	bne.n	800502e <UART_SetConfig+0x4aa>
  {
    switch (clocksource)
 8004f62:	7efb      	ldrb	r3, [r7, #27]
 8004f64:	2b08      	cmp	r3, #8
 8004f66:	d828      	bhi.n	8004fba <UART_SetConfig+0x436>
 8004f68:	a201      	add	r2, pc, #4	; (adr r2, 8004f70 <UART_SetConfig+0x3ec>)
 8004f6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f6e:	bf00      	nop
 8004f70:	08004f95 	.word	0x08004f95
 8004f74:	08004f9d 	.word	0x08004f9d
 8004f78:	08004fa5 	.word	0x08004fa5
 8004f7c:	08004fbb 	.word	0x08004fbb
 8004f80:	08004fab 	.word	0x08004fab
 8004f84:	08004fbb 	.word	0x08004fbb
 8004f88:	08004fbb 	.word	0x08004fbb
 8004f8c:	08004fbb 	.word	0x08004fbb
 8004f90:	08004fb3 	.word	0x08004fb3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004f94:	f7fe fc42 	bl	800381c <HAL_RCC_GetPCLK1Freq>
 8004f98:	6178      	str	r0, [r7, #20]
        break;
 8004f9a:	e013      	b.n	8004fc4 <UART_SetConfig+0x440>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004f9c:	f7fe fc54 	bl	8003848 <HAL_RCC_GetPCLK2Freq>
 8004fa0:	6178      	str	r0, [r7, #20]
        break;
 8004fa2:	e00f      	b.n	8004fc4 <UART_SetConfig+0x440>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004fa4:	4b57      	ldr	r3, [pc, #348]	; (8005104 <UART_SetConfig+0x580>)
 8004fa6:	617b      	str	r3, [r7, #20]
        break;
 8004fa8:	e00c      	b.n	8004fc4 <UART_SetConfig+0x440>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004faa:	f7fe fba1 	bl	80036f0 <HAL_RCC_GetSysClockFreq>
 8004fae:	6178      	str	r0, [r7, #20]
        break;
 8004fb0:	e008      	b.n	8004fc4 <UART_SetConfig+0x440>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004fb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004fb6:	617b      	str	r3, [r7, #20]
        break;
 8004fb8:	e004      	b.n	8004fc4 <UART_SetConfig+0x440>
      default:
        pclk = 0U;
 8004fba:	2300      	movs	r3, #0
 8004fbc:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8004fbe:	2301      	movs	r3, #1
 8004fc0:	76bb      	strb	r3, [r7, #26]
        break;
 8004fc2:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004fc4:	697b      	ldr	r3, [r7, #20]
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	f000 8086 	beq.w	80050d8 <UART_SetConfig+0x554>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fd0:	4a4b      	ldr	r2, [pc, #300]	; (8005100 <UART_SetConfig+0x57c>)
 8004fd2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004fd6:	461a      	mov	r2, r3
 8004fd8:	697b      	ldr	r3, [r7, #20]
 8004fda:	fbb3 f3f2 	udiv	r3, r3, r2
 8004fde:	005a      	lsls	r2, r3, #1
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	685b      	ldr	r3, [r3, #4]
 8004fe4:	085b      	lsrs	r3, r3, #1
 8004fe6:	441a      	add	r2, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	685b      	ldr	r3, [r3, #4]
 8004fec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ff0:	b29b      	uxth	r3, r3
 8004ff2:	60fb      	str	r3, [r7, #12]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004ff4:	68fb      	ldr	r3, [r7, #12]
 8004ff6:	2b0f      	cmp	r3, #15
 8004ff8:	d916      	bls.n	8005028 <UART_SetConfig+0x4a4>
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005000:	d212      	bcs.n	8005028 <UART_SetConfig+0x4a4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005002:	68fb      	ldr	r3, [r7, #12]
 8005004:	b29b      	uxth	r3, r3
 8005006:	f023 030f 	bic.w	r3, r3, #15
 800500a:	817b      	strh	r3, [r7, #10]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	085b      	lsrs	r3, r3, #1
 8005010:	b29b      	uxth	r3, r3
 8005012:	f003 0307 	and.w	r3, r3, #7
 8005016:	b29a      	uxth	r2, r3
 8005018:	897b      	ldrh	r3, [r7, #10]
 800501a:	4313      	orrs	r3, r2
 800501c:	817b      	strh	r3, [r7, #10]
        huart->Instance->BRR = brrtemp;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	897a      	ldrh	r2, [r7, #10]
 8005024:	60da      	str	r2, [r3, #12]
 8005026:	e057      	b.n	80050d8 <UART_SetConfig+0x554>
      }
      else
      {
        ret = HAL_ERROR;
 8005028:	2301      	movs	r3, #1
 800502a:	76bb      	strb	r3, [r7, #26]
 800502c:	e054      	b.n	80050d8 <UART_SetConfig+0x554>
      }
    }
  }
  else
  {
    switch (clocksource)
 800502e:	7efb      	ldrb	r3, [r7, #27]
 8005030:	2b08      	cmp	r3, #8
 8005032:	d828      	bhi.n	8005086 <UART_SetConfig+0x502>
 8005034:	a201      	add	r2, pc, #4	; (adr r2, 800503c <UART_SetConfig+0x4b8>)
 8005036:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800503a:	bf00      	nop
 800503c:	08005061 	.word	0x08005061
 8005040:	08005069 	.word	0x08005069
 8005044:	08005071 	.word	0x08005071
 8005048:	08005087 	.word	0x08005087
 800504c:	08005077 	.word	0x08005077
 8005050:	08005087 	.word	0x08005087
 8005054:	08005087 	.word	0x08005087
 8005058:	08005087 	.word	0x08005087
 800505c:	0800507f 	.word	0x0800507f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005060:	f7fe fbdc 	bl	800381c <HAL_RCC_GetPCLK1Freq>
 8005064:	6178      	str	r0, [r7, #20]
        break;
 8005066:	e013      	b.n	8005090 <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005068:	f7fe fbee 	bl	8003848 <HAL_RCC_GetPCLK2Freq>
 800506c:	6178      	str	r0, [r7, #20]
        break;
 800506e:	e00f      	b.n	8005090 <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005070:	4b24      	ldr	r3, [pc, #144]	; (8005104 <UART_SetConfig+0x580>)
 8005072:	617b      	str	r3, [r7, #20]
        break;
 8005074:	e00c      	b.n	8005090 <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005076:	f7fe fb3b 	bl	80036f0 <HAL_RCC_GetSysClockFreq>
 800507a:	6178      	str	r0, [r7, #20]
        break;
 800507c:	e008      	b.n	8005090 <UART_SetConfig+0x50c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800507e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005082:	617b      	str	r3, [r7, #20]
        break;
 8005084:	e004      	b.n	8005090 <UART_SetConfig+0x50c>
      default:
        pclk = 0U;
 8005086:	2300      	movs	r3, #0
 8005088:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800508a:	2301      	movs	r3, #1
 800508c:	76bb      	strb	r3, [r7, #26]
        break;
 800508e:	bf00      	nop
    }

    if (pclk != 0U)
 8005090:	697b      	ldr	r3, [r7, #20]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d020      	beq.n	80050d8 <UART_SetConfig+0x554>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800509a:	4a19      	ldr	r2, [pc, #100]	; (8005100 <UART_SetConfig+0x57c>)
 800509c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80050a0:	461a      	mov	r2, r3
 80050a2:	697b      	ldr	r3, [r7, #20]
 80050a4:	fbb3 f2f2 	udiv	r2, r3, r2
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	685b      	ldr	r3, [r3, #4]
 80050ac:	085b      	lsrs	r3, r3, #1
 80050ae:	441a      	add	r2, r3
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80050b8:	b29b      	uxth	r3, r3
 80050ba:	60fb      	str	r3, [r7, #12]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80050bc:	68fb      	ldr	r3, [r7, #12]
 80050be:	2b0f      	cmp	r3, #15
 80050c0:	d908      	bls.n	80050d4 <UART_SetConfig+0x550>
 80050c2:	68fb      	ldr	r3, [r7, #12]
 80050c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80050c8:	d204      	bcs.n	80050d4 <UART_SetConfig+0x550>
      {
        huart->Instance->BRR = usartdiv;
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	68fa      	ldr	r2, [r7, #12]
 80050d0:	60da      	str	r2, [r3, #12]
 80050d2:	e001      	b.n	80050d8 <UART_SetConfig+0x554>
      }
      else
      {
        ret = HAL_ERROR;
 80050d4:	2301      	movs	r3, #1
 80050d6:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	2201      	movs	r2, #1
 80050dc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 80050f4:	7ebb      	ldrb	r3, [r7, #26]
}
 80050f6:	4618      	mov	r0, r3
 80050f8:	3720      	adds	r7, #32
 80050fa:	46bd      	mov	sp, r7
 80050fc:	bdb0      	pop	{r4, r5, r7, pc}
 80050fe:	bf00      	nop
 8005100:	08005740 	.word	0x08005740
 8005104:	00f42400 	.word	0x00f42400

08005108 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005114:	f003 0301 	and.w	r3, r3, #1
 8005118:	2b00      	cmp	r3, #0
 800511a:	d00a      	beq.n	8005132 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	687a      	ldr	r2, [r7, #4]
 8005122:	6812      	ldr	r2, [r2, #0]
 8005124:	6852      	ldr	r2, [r2, #4]
 8005126:	f422 3100 	bic.w	r1, r2, #131072	; 0x20000
 800512a:	687a      	ldr	r2, [r7, #4]
 800512c:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 800512e:	430a      	orrs	r2, r1
 8005130:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005136:	f003 0302 	and.w	r3, r3, #2
 800513a:	2b00      	cmp	r3, #0
 800513c:	d00a      	beq.n	8005154 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	687a      	ldr	r2, [r7, #4]
 8005144:	6812      	ldr	r2, [r2, #0]
 8005146:	6852      	ldr	r2, [r2, #4]
 8005148:	f422 3180 	bic.w	r1, r2, #65536	; 0x10000
 800514c:	687a      	ldr	r2, [r7, #4]
 800514e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005150:	430a      	orrs	r2, r1
 8005152:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005158:	f003 0304 	and.w	r3, r3, #4
 800515c:	2b00      	cmp	r3, #0
 800515e:	d00a      	beq.n	8005176 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	687a      	ldr	r2, [r7, #4]
 8005166:	6812      	ldr	r2, [r2, #0]
 8005168:	6852      	ldr	r2, [r2, #4]
 800516a:	f422 2180 	bic.w	r1, r2, #262144	; 0x40000
 800516e:	687a      	ldr	r2, [r7, #4]
 8005170:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005172:	430a      	orrs	r2, r1
 8005174:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005176:	687b      	ldr	r3, [r7, #4]
 8005178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800517a:	f003 0308 	and.w	r3, r3, #8
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00a      	beq.n	8005198 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	6812      	ldr	r2, [r2, #0]
 800518a:	6852      	ldr	r2, [r2, #4]
 800518c:	f422 4100 	bic.w	r1, r2, #32768	; 0x8000
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005194:	430a      	orrs	r2, r1
 8005196:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800519c:	f003 0310 	and.w	r3, r3, #16
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d00a      	beq.n	80051ba <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	687a      	ldr	r2, [r7, #4]
 80051aa:	6812      	ldr	r2, [r2, #0]
 80051ac:	6892      	ldr	r2, [r2, #8]
 80051ae:	f422 5180 	bic.w	r1, r2, #4096	; 0x1000
 80051b2:	687a      	ldr	r2, [r7, #4]
 80051b4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80051b6:	430a      	orrs	r2, r1
 80051b8:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051be:	f003 0320 	and.w	r3, r3, #32
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d00a      	beq.n	80051dc <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80051c6:	687b      	ldr	r3, [r7, #4]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	687a      	ldr	r2, [r7, #4]
 80051cc:	6812      	ldr	r2, [r2, #0]
 80051ce:	6892      	ldr	r2, [r2, #8]
 80051d0:	f422 5100 	bic.w	r1, r2, #8192	; 0x2000
 80051d4:	687a      	ldr	r2, [r7, #4]
 80051d6:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80051d8:	430a      	orrs	r2, r1
 80051da:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80051e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80051e4:	2b00      	cmp	r3, #0
 80051e6:	d01a      	beq.n	800521e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	687a      	ldr	r2, [r7, #4]
 80051ee:	6812      	ldr	r2, [r2, #0]
 80051f0:	6852      	ldr	r2, [r2, #4]
 80051f2:	f422 1180 	bic.w	r1, r2, #1048576	; 0x100000
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80051fa:	430a      	orrs	r2, r1
 80051fc:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005202:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005206:	d10a      	bne.n	800521e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	681b      	ldr	r3, [r3, #0]
 800520c:	687a      	ldr	r2, [r7, #4]
 800520e:	6812      	ldr	r2, [r2, #0]
 8005210:	6852      	ldr	r2, [r2, #4]
 8005212:	f422 01c0 	bic.w	r1, r2, #6291456	; 0x600000
 8005216:	687a      	ldr	r2, [r7, #4]
 8005218:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800521a:	430a      	orrs	r2, r1
 800521c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005222:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005226:	2b00      	cmp	r3, #0
 8005228:	d00a      	beq.n	8005240 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	687a      	ldr	r2, [r7, #4]
 8005230:	6812      	ldr	r2, [r2, #0]
 8005232:	6852      	ldr	r2, [r2, #4]
 8005234:	f422 2100 	bic.w	r1, r2, #524288	; 0x80000
 8005238:	687a      	ldr	r2, [r7, #4]
 800523a:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 800523c:	430a      	orrs	r2, r1
 800523e:	605a      	str	r2, [r3, #4]
  }
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b086      	sub	sp, #24
 8005250:	af02      	add	r7, sp, #8
 8005252:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2200      	movs	r2, #0
 8005258:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800525c:	f7fc fb88 	bl	8001970 <HAL_GetTick>
 8005260:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	f003 0308 	and.w	r3, r3, #8
 800526c:	2b08      	cmp	r3, #8
 800526e:	d10e      	bne.n	800528e <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005270:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005274:	9300      	str	r3, [sp, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	2200      	movs	r2, #0
 800527a:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800527e:	6878      	ldr	r0, [r7, #4]
 8005280:	f000 f82f 	bl	80052e2 <UART_WaitOnFlagUntilTimeout>
 8005284:	4603      	mov	r3, r0
 8005286:	2b00      	cmp	r3, #0
 8005288:	d001      	beq.n	800528e <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800528a:	2303      	movs	r3, #3
 800528c:	e025      	b.n	80052da <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	f003 0304 	and.w	r3, r3, #4
 8005298:	2b04      	cmp	r3, #4
 800529a:	d10e      	bne.n	80052ba <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800529c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80052a0:	9300      	str	r3, [sp, #0]
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	2200      	movs	r2, #0
 80052a6:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80052aa:	6878      	ldr	r0, [r7, #4]
 80052ac:	f000 f819 	bl	80052e2 <UART_WaitOnFlagUntilTimeout>
 80052b0:	4603      	mov	r3, r0
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	d001      	beq.n	80052ba <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80052b6:	2303      	movs	r3, #3
 80052b8:	e00f      	b.n	80052da <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	2220      	movs	r2, #32
 80052be:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	2220      	movs	r2, #32
 80052c6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	2200      	movs	r2, #0
 80052d4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80052d8:	2300      	movs	r3, #0
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3710      	adds	r7, #16
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}

080052e2 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80052e2:	b580      	push	{r7, lr}
 80052e4:	b084      	sub	sp, #16
 80052e6:	af00      	add	r7, sp, #0
 80052e8:	60f8      	str	r0, [r7, #12]
 80052ea:	60b9      	str	r1, [r7, #8]
 80052ec:	603b      	str	r3, [r7, #0]
 80052ee:	4613      	mov	r3, r2
 80052f0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052f2:	e062      	b.n	80053ba <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052f4:	69bb      	ldr	r3, [r7, #24]
 80052f6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052fa:	d05e      	beq.n	80053ba <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052fc:	f7fc fb38 	bl	8001970 <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	683b      	ldr	r3, [r7, #0]
 8005304:	1ad2      	subs	r2, r2, r3
 8005306:	69bb      	ldr	r3, [r7, #24]
 8005308:	429a      	cmp	r2, r3
 800530a:	d802      	bhi.n	8005312 <UART_WaitOnFlagUntilTimeout+0x30>
 800530c:	69bb      	ldr	r3, [r7, #24]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d11d      	bne.n	800534e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	68fa      	ldr	r2, [r7, #12]
 8005318:	6812      	ldr	r2, [r2, #0]
 800531a:	6812      	ldr	r2, [r2, #0]
 800531c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005320:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	68fa      	ldr	r2, [r7, #12]
 8005328:	6812      	ldr	r2, [r2, #0]
 800532a:	6892      	ldr	r2, [r2, #8]
 800532c:	f022 0201 	bic.w	r2, r2, #1
 8005330:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	2220      	movs	r2, #32
 8005336:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	2220      	movs	r2, #32
 800533e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8005342:	68fb      	ldr	r3, [r7, #12]
 8005344:	2200      	movs	r2, #0
 8005346:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 800534a:	2303      	movs	r3, #3
 800534c:	e045      	b.n	80053da <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0304 	and.w	r3, r3, #4
 8005358:	2b00      	cmp	r3, #0
 800535a:	d02e      	beq.n	80053ba <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800535c:	68fb      	ldr	r3, [r7, #12]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	69db      	ldr	r3, [r3, #28]
 8005362:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005366:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800536a:	d126      	bne.n	80053ba <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005374:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	68fa      	ldr	r2, [r7, #12]
 800537c:	6812      	ldr	r2, [r2, #0]
 800537e:	6812      	ldr	r2, [r2, #0]
 8005380:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005384:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	68fa      	ldr	r2, [r7, #12]
 800538c:	6812      	ldr	r2, [r2, #0]
 800538e:	6892      	ldr	r2, [r2, #8]
 8005390:	f022 0201 	bic.w	r2, r2, #1
 8005394:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2220      	movs	r2, #32
 800539a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	2220      	movs	r2, #32
 80053a2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	2220      	movs	r2, #32
 80053aa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	2200      	movs	r2, #0
 80053b2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 80053b6:	2303      	movs	r3, #3
 80053b8:	e00f      	b.n	80053da <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	69da      	ldr	r2, [r3, #28]
 80053c0:	68bb      	ldr	r3, [r7, #8]
 80053c2:	401a      	ands	r2, r3
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	429a      	cmp	r2, r3
 80053c8:	bf0c      	ite	eq
 80053ca:	2301      	moveq	r3, #1
 80053cc:	2300      	movne	r3, #0
 80053ce:	b2db      	uxtb	r3, r3
 80053d0:	461a      	mov	r2, r3
 80053d2:	79fb      	ldrb	r3, [r7, #7]
 80053d4:	429a      	cmp	r2, r3
 80053d6:	d08d      	beq.n	80052f4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80053d8:	2300      	movs	r3, #0
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3710      	adds	r7, #16
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}

080053e2 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80053e2:	b480      	push	{r7}
 80053e4:	b085      	sub	sp, #20
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80053f0:	2b01      	cmp	r3, #1
 80053f2:	d101      	bne.n	80053f8 <HAL_UARTEx_DisableFifoMode+0x16>
 80053f4:	2302      	movs	r3, #2
 80053f6:	e027      	b.n	8005448 <HAL_UARTEx_DisableFifoMode+0x66>
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	2201      	movs	r2, #1
 80053fc:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2224      	movs	r2, #36	; 0x24
 8005404:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	687a      	ldr	r2, [r7, #4]
 8005416:	6812      	ldr	r2, [r2, #0]
 8005418:	6812      	ldr	r2, [r2, #0]
 800541a:	f022 0201 	bic.w	r2, r2, #1
 800541e:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8005426:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2200      	movs	r2, #0
 800542c:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800542e:	687b      	ldr	r3, [r7, #4]
 8005430:	681b      	ldr	r3, [r3, #0]
 8005432:	68fa      	ldr	r2, [r7, #12]
 8005434:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	2220      	movs	r2, #32
 800543a:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800543e:	687b      	ldr	r3, [r7, #4]
 8005440:	2200      	movs	r2, #0
 8005442:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005446:	2300      	movs	r3, #0
}
 8005448:	4618      	mov	r0, r3
 800544a:	3714      	adds	r7, #20
 800544c:	46bd      	mov	sp, r7
 800544e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005452:	4770      	bx	lr

08005454 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8005454:	b580      	push	{r7, lr}
 8005456:	b084      	sub	sp, #16
 8005458:	af00      	add	r7, sp, #0
 800545a:	6078      	str	r0, [r7, #4]
 800545c:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8005464:	2b01      	cmp	r3, #1
 8005466:	d101      	bne.n	800546c <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005468:	2302      	movs	r3, #2
 800546a:	e02d      	b.n	80054c8 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2201      	movs	r2, #1
 8005470:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2224      	movs	r2, #36	; 0x24
 8005478:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	687a      	ldr	r2, [r7, #4]
 800548a:	6812      	ldr	r2, [r2, #0]
 800548c:	6812      	ldr	r2, [r2, #0]
 800548e:	f022 0201 	bic.w	r2, r2, #1
 8005492:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	687a      	ldr	r2, [r7, #4]
 800549a:	6812      	ldr	r2, [r2, #0]
 800549c:	6892      	ldr	r2, [r2, #8]
 800549e:	f022 4160 	bic.w	r1, r2, #3758096384	; 0xe0000000
 80054a2:	683a      	ldr	r2, [r7, #0]
 80054a4:	430a      	orrs	r2, r1
 80054a6:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80054a8:	6878      	ldr	r0, [r7, #4]
 80054aa:	f000 f84f 	bl	800554c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	68fa      	ldr	r2, [r7, #12]
 80054b4:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	2220      	movs	r2, #32
 80054ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	2200      	movs	r2, #0
 80054c2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80054c6:	2300      	movs	r3, #0
}
 80054c8:	4618      	mov	r0, r3
 80054ca:	3710      	adds	r7, #16
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}

080054d0 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	b084      	sub	sp, #16
 80054d4:	af00      	add	r7, sp, #0
 80054d6:	6078      	str	r0, [r7, #4]
 80054d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	d101      	bne.n	80054e8 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80054e4:	2302      	movs	r3, #2
 80054e6:	e02d      	b.n	8005544 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2201      	movs	r2, #1
 80054ec:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	2224      	movs	r2, #36	; 0x24
 80054f4:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681b      	ldr	r3, [r3, #0]
 80054fe:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	687a      	ldr	r2, [r7, #4]
 8005506:	6812      	ldr	r2, [r2, #0]
 8005508:	6812      	ldr	r2, [r2, #0]
 800550a:	f022 0201 	bic.w	r2, r2, #1
 800550e:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	681b      	ldr	r3, [r3, #0]
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	6812      	ldr	r2, [r2, #0]
 8005518:	6892      	ldr	r2, [r2, #8]
 800551a:	f022 6160 	bic.w	r1, r2, #234881024	; 0xe000000
 800551e:	683a      	ldr	r2, [r7, #0]
 8005520:	430a      	orrs	r2, r1
 8005522:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005524:	6878      	ldr	r0, [r7, #4]
 8005526:	f000 f811 	bl	800554c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	681b      	ldr	r3, [r3, #0]
 800552e:	68fa      	ldr	r2, [r7, #12]
 8005530:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2220      	movs	r2, #32
 8005536:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	2200      	movs	r2, #0
 800553e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8005542:	2300      	movs	r3, #0
}
 8005544:	4618      	mov	r0, r3
 8005546:	3710      	adds	r7, #16
 8005548:	46bd      	mov	sp, r7
 800554a:	bd80      	pop	{r7, pc}

0800554c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800554c:	b480      	push	{r7}
 800554e:	b085      	sub	sp, #20
 8005550:	af00      	add	r7, sp, #0
 8005552:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005558:	2b00      	cmp	r3, #0
 800555a:	d108      	bne.n	800556e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	2201      	movs	r2, #1
 8005560:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	2201      	movs	r2, #1
 8005568:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800556c:	e031      	b.n	80055d2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800556e:	2308      	movs	r3, #8
 8005570:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8005572:	2308      	movs	r3, #8
 8005574:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	689b      	ldr	r3, [r3, #8]
 800557c:	0e5b      	lsrs	r3, r3, #25
 800557e:	b2db      	uxtb	r3, r3
 8005580:	f003 0307 	and.w	r3, r3, #7
 8005584:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	681b      	ldr	r3, [r3, #0]
 800558a:	689b      	ldr	r3, [r3, #8]
 800558c:	0f5b      	lsrs	r3, r3, #29
 800558e:	b2db      	uxtb	r3, r3
 8005590:	f003 0307 	and.w	r3, r3, #7
 8005594:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005596:	7bbb      	ldrb	r3, [r7, #14]
 8005598:	7b3a      	ldrb	r2, [r7, #12]
 800559a:	4911      	ldr	r1, [pc, #68]	; (80055e0 <UARTEx_SetNbDataToProcess+0x94>)
 800559c:	5c8a      	ldrb	r2, [r1, r2]
 800559e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80055a2:	7b3a      	ldrb	r2, [r7, #12]
 80055a4:	490f      	ldr	r1, [pc, #60]	; (80055e4 <UARTEx_SetNbDataToProcess+0x98>)
 80055a6:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80055a8:	fb93 f3f2 	sdiv	r3, r3, r2
 80055ac:	b29a      	uxth	r2, r3
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80055b4:	7bfb      	ldrb	r3, [r7, #15]
 80055b6:	7b7a      	ldrb	r2, [r7, #13]
 80055b8:	4909      	ldr	r1, [pc, #36]	; (80055e0 <UARTEx_SetNbDataToProcess+0x94>)
 80055ba:	5c8a      	ldrb	r2, [r1, r2]
 80055bc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80055c0:	7b7a      	ldrb	r2, [r7, #13]
 80055c2:	4908      	ldr	r1, [pc, #32]	; (80055e4 <UARTEx_SetNbDataToProcess+0x98>)
 80055c4:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80055c6:	fb93 f3f2 	sdiv	r3, r3, r2
 80055ca:	b29a      	uxth	r2, r3
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80055d2:	bf00      	nop
 80055d4:	3714      	adds	r7, #20
 80055d6:	46bd      	mov	sp, r7
 80055d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055dc:	4770      	bx	lr
 80055de:	bf00      	nop
 80055e0:	08005758 	.word	0x08005758
 80055e4:	08005760 	.word	0x08005760

080055e8 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 80055e8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8005620 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 80055ec:	f7fc f926 	bl	800183c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80055f0:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80055f2:	e003      	b.n	80055fc <LoopCopyDataInit>

080055f4 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80055f4:	4b0b      	ldr	r3, [pc, #44]	; (8005624 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80055f6:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80055f8:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80055fa:	3104      	adds	r1, #4

080055fc <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80055fc:	480a      	ldr	r0, [pc, #40]	; (8005628 <LoopForever+0xa>)
	ldr	r3, =_edata
 80055fe:	4b0b      	ldr	r3, [pc, #44]	; (800562c <LoopForever+0xe>)
	adds	r2, r0, r1
 8005600:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8005602:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8005604:	d3f6      	bcc.n	80055f4 <CopyDataInit>
	ldr	r2, =_sbss
 8005606:	4a0a      	ldr	r2, [pc, #40]	; (8005630 <LoopForever+0x12>)
	b	LoopFillZerobss
 8005608:	e002      	b.n	8005610 <LoopFillZerobss>

0800560a <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800560a:	2300      	movs	r3, #0
	str	r3, [r2], #4
 800560c:	f842 3b04 	str.w	r3, [r2], #4

08005610 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8005610:	4b08      	ldr	r3, [pc, #32]	; (8005634 <LoopForever+0x16>)
	cmp	r2, r3
 8005612:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8005614:	d3f9      	bcc.n	800560a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8005616:	f000 f811 	bl	800563c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800561a:	f7fb fd1d 	bl	8001058 <main>

0800561e <LoopForever>:

LoopForever:
    b LoopForever
 800561e:	e7fe      	b.n	800561e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8005620:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 8005624:	08005778 	.word	0x08005778
	ldr	r0, =_sdata
 8005628:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 800562c:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 8005630:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8005634:	2000017c 	.word	0x2000017c

08005638 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8005638:	e7fe      	b.n	8005638 <ADC1_IRQHandler>
	...

0800563c <__libc_init_array>:
 800563c:	b570      	push	{r4, r5, r6, lr}
 800563e:	4e0d      	ldr	r6, [pc, #52]	; (8005674 <__libc_init_array+0x38>)
 8005640:	4c0d      	ldr	r4, [pc, #52]	; (8005678 <__libc_init_array+0x3c>)
 8005642:	1ba4      	subs	r4, r4, r6
 8005644:	10a4      	asrs	r4, r4, #2
 8005646:	2500      	movs	r5, #0
 8005648:	42a5      	cmp	r5, r4
 800564a:	d109      	bne.n	8005660 <__libc_init_array+0x24>
 800564c:	4e0b      	ldr	r6, [pc, #44]	; (800567c <__libc_init_array+0x40>)
 800564e:	4c0c      	ldr	r4, [pc, #48]	; (8005680 <__libc_init_array+0x44>)
 8005650:	f000 f820 	bl	8005694 <_init>
 8005654:	1ba4      	subs	r4, r4, r6
 8005656:	10a4      	asrs	r4, r4, #2
 8005658:	2500      	movs	r5, #0
 800565a:	42a5      	cmp	r5, r4
 800565c:	d105      	bne.n	800566a <__libc_init_array+0x2e>
 800565e:	bd70      	pop	{r4, r5, r6, pc}
 8005660:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005664:	4798      	blx	r3
 8005666:	3501      	adds	r5, #1
 8005668:	e7ee      	b.n	8005648 <__libc_init_array+0xc>
 800566a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800566e:	4798      	blx	r3
 8005670:	3501      	adds	r5, #1
 8005672:	e7f2      	b.n	800565a <__libc_init_array+0x1e>
 8005674:	08005770 	.word	0x08005770
 8005678:	08005770 	.word	0x08005770
 800567c:	08005770 	.word	0x08005770
 8005680:	08005774 	.word	0x08005774

08005684 <memset>:
 8005684:	4402      	add	r2, r0
 8005686:	4603      	mov	r3, r0
 8005688:	4293      	cmp	r3, r2
 800568a:	d100      	bne.n	800568e <memset+0xa>
 800568c:	4770      	bx	lr
 800568e:	f803 1b01 	strb.w	r1, [r3], #1
 8005692:	e7f9      	b.n	8005688 <memset+0x4>

08005694 <_init>:
 8005694:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005696:	bf00      	nop
 8005698:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800569a:	bc08      	pop	{r3}
 800569c:	469e      	mov	lr, r3
 800569e:	4770      	bx	lr

080056a0 <_fini>:
 80056a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80056a2:	bf00      	nop
 80056a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80056a6:	bc08      	pop	{r3}
 80056a8:	469e      	mov	lr, r3
 80056aa:	4770      	bx	lr
