// Seed: 2344424885
module module_0 (
    output tri0 id_0,
    output supply0 id_1,
    input tri0 id_2,
    input uwire id_3,
    output wand id_4,
    output tri1 id_5
);
  localparam id_7 = 1;
  assign module_1.id_18 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    input wand id_2,
    input tri1 id_3,
    output uwire id_4,
    input wire id_5,
    input uwire id_6,
    input supply1 id_7,
    input wire id_8,
    output supply0 id_9,
    output supply0 id_10,
    output wire id_11,
    input tri1 id_12,
    input supply0 id_13,
    output wire id_14,
    input wor id_15,
    output wire id_16,
    input wand id_17,
    input wor id_18
);
  wire  id_20;
  logic id_21;
  always_latch @(posedge -1 or posedge id_12) begin : LABEL_0
    id_21 <= -1;
  end
  uwire id_22;
  assign id_4 = -1;
  final $signed(62);
  ;
  assign id_22 = -1;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_1,
      id_2,
      id_9,
      id_11
  );
  logic id_23;
  logic id_24 = (id_6), id_25;
endmodule
