Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: F:/yingjian/xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto 01d27565e07e4ea688649f850d4efd06 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot myKeyboardSim_behav xil_defaultlib.myKeyboardSim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.debouncer
Compiling module xil_defaultlib.HexToDecAndOther
Compiling module xil_defaultlib.PS2Receiver
Compiling module xil_defaultlib.seg7Display
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.myKeyboardSim
Compiling module xil_defaultlib.glbl
Built simulation snapshot myKeyboardSim_behav
