{"vcs1":{"timestamp_begin":1730900006.421486285, "rt":1.77, "ut":0.21, "st":0.26}}
{"vcselab":{"timestamp_begin":1730900008.286593504, "rt":1.15, "ut":0.27, "st":0.22}}
{"link":{"timestamp_begin":1730900009.511997224, "rt":0.39, "ut":0.16, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730900005.471500554}
{"VCS_COMP_START_TIME": 1730900005.471500554}
{"VCS_COMP_END_TIME": 1730900011.550847271}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 329656}}
{"stitch_vcselab": {"peak_mem": 215156}}
