#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x55afa507efc0 .scope module, "processor_tb" "processor_tb" 2 1;
 .timescale 0 0;
v0x55afa5105c90_0 .var "clk", 0 0;
v0x55afa5105d50_0 .net "instruction", 31 0, L_0x55afa50d1540;  1 drivers
v0x55afa5105e10_0 .net "mem_write_data_wire", 31 0, L_0x55afa5116f10;  1 drivers
v0x55afa5105eb0_0 .net "offset_wire", 1 0, v0x55afa50ff940_0;  1 drivers
v0x55afa5105f50_0 .net "reg_read_data1_wire", 127 0, L_0x55afa5116fb0;  1 drivers
v0x55afa5106010_0 .net "reg_read_data2_wire", 127 0, L_0x55afa51190c0;  1 drivers
v0x55afa5106120_0 .net "reg_write_data_wire", 127 0, L_0x55afa5116520;  1 drivers
v0x55afa51061e0_0 .var "reset", 0 0;
v0x55afa5106280_0 .net "result", 127 0, v0x55afa50fe1e0_0;  1 drivers
S_0x55afa50d5540 .scope module, "uut" "processor" 2 19, 3 1 0, S_0x55afa507efc0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "instruction";
    .port_info 3 /OUTPUT 128 "result";
    .port_info 4 /OUTPUT 2 "offset_wire";
    .port_info 5 /OUTPUT 128 "reg_read_data1_wire";
    .port_info 6 /OUTPUT 128 "reg_read_data2_wire";
    .port_info 7 /OUTPUT 128 "reg_write_data_wire";
    .port_info 8 /OUTPUT 32 "mem_write_data_wire";
v0x55afa5102ad0_0 .net *"_ivl_0", 127 0, L_0x55afa51063b0;  1 drivers
v0x55afa5102bd0_0 .net *"_ivl_11", 31 0, L_0x55afa51167f0;  1 drivers
v0x55afa5102cb0_0 .net *"_ivl_13", 31 0, L_0x55afa5116920;  1 drivers
v0x55afa5102da0_0 .net *"_ivl_14", 31 0, L_0x55afa5116a00;  1 drivers
v0x55afa5102e80_0 .net *"_ivl_17", 0 0, L_0x55afa5116b40;  1 drivers
v0x55afa5102f60_0 .net *"_ivl_19", 31 0, L_0x55afa5116c30;  1 drivers
v0x55afa5103040_0 .net *"_ivl_21", 31 0, L_0x55afa5116cd0;  1 drivers
v0x55afa5103120_0 .net *"_ivl_22", 31 0, L_0x55afa5116dd0;  1 drivers
v0x55afa5103200_0 .net *"_ivl_29", 7 0, L_0x55afa5117710;  1 drivers
L_0x7fdaa87b7018 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55afa51032e0_0 .net *"_ivl_3", 95 0, L_0x7fdaa87b7018;  1 drivers
v0x55afa51033c0_0 .net *"_ivl_30", 7 0, L_0x55afa5117830;  1 drivers
L_0x7fdaa87b70f0 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x55afa51034a0_0 .net *"_ivl_33", 5 0, L_0x7fdaa87b70f0;  1 drivers
v0x55afa5103580_0 .net *"_ivl_34", 7 0, L_0x55afa5117920;  1 drivers
L_0x7fdaa87b7138 .functor BUFT 1, C4<xxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55afa5103660_0 .net *"_ivl_36", 7 0, L_0x7fdaa87b7138;  1 drivers
v0x55afa5103740_0 .net *"_ivl_41", 0 0, L_0x55afa5117c80;  1 drivers
v0x55afa5103820_0 .net *"_ivl_43", 0 0, L_0x55afa5117dc0;  1 drivers
v0x55afa5103900_0 .net *"_ivl_45", 31 0, L_0x55afa5117e60;  1 drivers
v0x55afa5103af0_0 .net *"_ivl_47", 31 0, L_0x55afa5117d20;  1 drivers
v0x55afa5103bd0_0 .net *"_ivl_48", 31 0, L_0x55afa51180f0;  1 drivers
v0x55afa5103cb0_0 .net *"_ivl_51", 0 0, L_0x55afa5118370;  1 drivers
v0x55afa5103d90_0 .net *"_ivl_53", 31 0, L_0x55afa5118410;  1 drivers
v0x55afa5103e70_0 .net *"_ivl_55", 31 0, L_0x55afa5118580;  1 drivers
v0x55afa5103f50_0 .net *"_ivl_56", 31 0, L_0x55afa5118620;  1 drivers
L_0x7fdaa87b7180 .functor BUFT 1, C4<xxxxxxxx>, C4<0>, C4<0>, C4<0>;
v0x55afa5104030_0 .net *"_ivl_60", 7 0, L_0x7fdaa87b7180;  1 drivers
v0x55afa5104110_0 .net *"_ivl_64", 127 0, L_0x55afa5119180;  1 drivers
L_0x7fdaa87b7258 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55afa51041f0_0 .net *"_ivl_67", 95 0, L_0x7fdaa87b7258;  1 drivers
v0x55afa51042d0_0 .net *"_ivl_7", 0 0, L_0x55afa5116680;  1 drivers
v0x55afa51043b0_0 .net *"_ivl_70", 127 0, L_0x55afa51194e0;  1 drivers
L_0x7fdaa87b72a0 .functor BUFT 1, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x55afa5104490_0 .net *"_ivl_73", 95 0, L_0x7fdaa87b72a0;  1 drivers
v0x55afa5104570_0 .net *"_ivl_9", 0 0, L_0x55afa5116720;  1 drivers
v0x55afa5104650_0 .net "clk", 0 0, v0x55afa5105c90_0;  1 drivers
v0x55afa51046f0_0 .net "immidiate_data_wire", 31 0, v0x55afa50fe850_0;  1 drivers
v0x55afa51047b0_0 .net "immidiate_en_wire", 0 0, v0x55afa50fe950_0;  1 drivers
v0x55afa5104880_0 .net "instruction", 31 0, L_0x55afa50d1540;  alias, 1 drivers
o0x7fdaa8a89cd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x55afa5104920_0 .net "jump_address_wire", 7 0, o0x7fdaa8a89cd8;  0 drivers
o0x7fdaa8a89d08 .functor BUFZ 1, C4<z>; HiZ drive
v0x55afa51049c0_0 .net "jump_en_wire", 0 0, o0x7fdaa8a89d08;  0 drivers
v0x55afa5104a90_0 .net "mem_load_enable", 0 0, v0x55afa50fecc0_0;  1 drivers
v0x55afa5104b30_0 .net "mem_load_select", 1 0, v0x55afa50fed80_0;  1 drivers
v0x55afa5104bd0_0 .net "mem_read_address1_wire", 7 0, v0x55afa5101120_0;  1 drivers
v0x55afa5104cc0_0 .net "mem_read_data2_wire", 31 0, L_0x55afa5117650;  1 drivers
v0x55afa5104d60_0 .net "mem_write_data_wire", 31 0, L_0x55afa5116f10;  alias, 1 drivers
v0x55afa5104e20_0 .net "mem_write_enable", 0 0, v0x55afa50fee60_0;  1 drivers
v0x55afa5104f10_0 .net "offset_wire", 1 0, v0x55afa50ff940_0;  alias, 1 drivers
v0x55afa5105060_0 .net "op_wire", 3 0, v0x55afa50fef20_0;  1 drivers
v0x55afa5105120_0 .net "output_rw_address", 7 0, v0x55afa5083700_0;  1 drivers
v0x55afa51051e0_0 .net "reg_read_address1_wire", 3 0, v0x55afa50fefe0_0;  1 drivers
v0x55afa51052d0_0 .net "reg_read_address2_wire", 3 0, v0x55afa50ff0a0_0;  1 drivers
v0x55afa51053e0_0 .net "reg_read_data1_wire", 127 0, L_0x55afa5116fb0;  alias, 1 drivers
v0x55afa51054f0_0 .net "reg_read_data2_wire", 127 0, L_0x55afa51190c0;  alias, 1 drivers
v0x55afa51055b0_0 .net "reg_write_address_wire", 3 0, v0x55afa50ff180_0;  1 drivers
v0x55afa51056a0_0 .net "reg_write_data_wire", 127 0, L_0x55afa5116520;  alias, 1 drivers
v0x55afa5105780_0 .net "reg_write_enable_wire", 0 0, v0x55afa50ff260_0;  1 drivers
v0x55afa5105870_0 .net "reset", 0 0, v0x55afa51061e0_0;  1 drivers
v0x55afa5105960_0 .net "result", 127 0, v0x55afa50fe1e0_0;  alias, 1 drivers
v0x55afa5105a20_0 .net "vector", 0 0, v0x55afa50ff320_0;  1 drivers
v0x55afa5105ac0_0 .net "zero_flag", 0 0, v0x55afa50fe2c0_0;  1 drivers
L_0x55afa51063b0 .concat [ 32 96 0 0], L_0x55afa5117650, L_0x7fdaa87b7018;
L_0x55afa5116520 .functor MUXZ 128, v0x55afa50fe1e0_0, L_0x55afa51063b0, v0x55afa50fecc0_0, C4<>;
L_0x55afa5116680 .part v0x55afa50ff940_0, 1, 1;
L_0x55afa5116720 .part v0x55afa50ff940_0, 0, 1;
L_0x55afa51167f0 .part L_0x55afa5116fb0, 96, 32;
L_0x55afa5116920 .part L_0x55afa5116fb0, 64, 32;
L_0x55afa5116a00 .functor MUXZ 32, L_0x55afa5116920, L_0x55afa51167f0, L_0x55afa5116720, C4<>;
L_0x55afa5116b40 .part v0x55afa50ff940_0, 0, 1;
L_0x55afa5116c30 .part L_0x55afa5116fb0, 32, 32;
L_0x55afa5116cd0 .part L_0x55afa5116fb0, 0, 32;
L_0x55afa5116dd0 .functor MUXZ 32, L_0x55afa5116cd0, L_0x55afa5116c30, L_0x55afa5116b40, C4<>;
L_0x55afa5116f10 .functor MUXZ 32, L_0x55afa5116dd0, L_0x55afa5116a00, L_0x55afa5116680, C4<>;
L_0x55afa5117160 .part v0x55afa50fe850_0, 0, 8;
L_0x55afa5117710 .part v0x55afa50fe850_0, 0, 8;
L_0x55afa5117830 .concat [ 2 6 0 0], v0x55afa50ff940_0, L_0x7fdaa87b70f0;
L_0x55afa5117920 .arith/sum 8, L_0x55afa5117710, L_0x55afa5117830;
L_0x55afa5117b40 .functor MUXZ 8, L_0x7fdaa87b7138, L_0x55afa5117920, v0x55afa50fee60_0, C4<>;
L_0x55afa5117c80 .part v0x55afa50ff940_0, 1, 1;
L_0x55afa5117dc0 .part v0x55afa50ff940_0, 0, 1;
L_0x55afa5117e60 .part L_0x55afa5116fb0, 96, 32;
L_0x55afa5117d20 .part L_0x55afa5116fb0, 64, 32;
L_0x55afa51180f0 .functor MUXZ 32, L_0x55afa5117d20, L_0x55afa5117e60, L_0x55afa5117dc0, C4<>;
L_0x55afa5118370 .part v0x55afa50ff940_0, 0, 1;
L_0x55afa5118410 .part L_0x55afa5116fb0, 32, 32;
L_0x55afa5118580 .part L_0x55afa5116fb0, 0, 32;
L_0x55afa5118620 .functor MUXZ 32, L_0x55afa5118580, L_0x55afa5118410, L_0x55afa5118370, C4<>;
L_0x55afa51188c0 .functor MUXZ 32, L_0x55afa5118620, L_0x55afa51180f0, L_0x55afa5117c80, C4<>;
L_0x55afa5118a50 .functor MUXZ 8, L_0x7fdaa87b7180, v0x55afa5083700_0, v0x55afa50fecc0_0, C4<>;
L_0x55afa5119180 .concat [ 32 96 0 0], L_0x55afa5117650, L_0x7fdaa87b7258;
L_0x55afa51192b0 .functor MUXZ 128, v0x55afa50fe1e0_0, L_0x55afa5119180, v0x55afa50fecc0_0, C4<>;
L_0x55afa51194e0 .concat [ 32 96 0 0], v0x55afa50fe850_0, L_0x7fdaa87b72a0;
L_0x55afa5119610 .functor MUXZ 128, L_0x55afa51190c0, L_0x55afa51194e0, v0x55afa50fe950_0, C4<>;
S_0x55afa50d2bd0 .scope module, "add_memory_address_connection" "add_memory_address" 3 125, 4 1 0, S_0x55afa50d5540;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "address";
    .port_info 1 /INPUT 2 "offset";
    .port_info 2 /OUTPUT 8 "outputAddress";
v0x55afa50e2fb0_0 .net "address", 7 0, L_0x55afa5117160;  1 drivers
v0x55afa50da430_0 .net "offset", 1 0, v0x55afa50ff940_0;  alias, 1 drivers
v0x55afa5083700_0 .var "outputAddress", 7 0;
E_0x55afa50a2a90 .event edge, v0x55afa50e2fb0_0, v0x55afa50da430_0;
S_0x55afa50fddd0 .scope module, "alu_connection" "alu" 3 232, 5 1 0, S_0x55afa50d5540;
 .timescale 0 0;
    .port_info 0 /INPUT 128 "operand1";
    .port_info 1 /INPUT 128 "operand2";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 128 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
v0x55afa50d1660_0 .net "op", 3 0, v0x55afa50fef20_0;  alias, 1 drivers
v0x55afa50fe040_0 .net "operand1", 127 0, L_0x55afa5116fb0;  alias, 1 drivers
v0x55afa50fe120_0 .net "operand2", 127 0, L_0x55afa5119610;  1 drivers
v0x55afa50fe1e0_0 .var "result", 127 0;
v0x55afa50fe2c0_0 .var "zero_flag", 0 0;
E_0x55afa50a1b20 .event edge, v0x55afa50d1660_0, v0x55afa50fe040_0, v0x55afa50fe120_0, v0x55afa50fe1e0_0;
S_0x55afa50fe470 .scope module, "control_unit_connection" "control_unit" 3 135, 6 1 0, S_0x55afa50d5540;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instruction";
    .port_info 1 /OUTPUT 4 "op";
    .port_info 2 /OUTPUT 4 "reg_read_address1";
    .port_info 3 /OUTPUT 4 "reg_read_address2";
    .port_info 4 /OUTPUT 1 "reg_write_enable";
    .port_info 5 /OUTPUT 4 "reg_write_address";
    .port_info 6 /OUTPUT 1 "immidiate_en";
    .port_info 7 /OUTPUT 32 "immidiate_data";
    .port_info 8 /OUTPUT 1 "jump_en";
    .port_info 9 /OUTPUT 32 "jump_address";
    .port_info 10 /OUTPUT 1 "vector";
    .port_info 11 /OUTPUT 1 "mem_load_enable";
    .port_info 12 /OUTPUT 2 "mem_load_select";
    .port_info 13 /OUTPUT 1 "mem_write_enable";
v0x55afa50fe850_0 .var "immidiate_data", 31 0;
v0x55afa50fe950_0 .var "immidiate_en", 0 0;
v0x55afa50fea10_0 .net "instruction", 31 0, L_0x55afa50d1540;  alias, 1 drivers
v0x55afa50fead0_0 .var "jump_address", 31 0;
v0x55afa50febb0_0 .var "jump_en", 0 0;
v0x55afa50fecc0_0 .var "mem_load_enable", 0 0;
v0x55afa50fed80_0 .var "mem_load_select", 1 0;
v0x55afa50fee60_0 .var "mem_write_enable", 0 0;
v0x55afa50fef20_0 .var "op", 3 0;
v0x55afa50fefe0_0 .var "reg_read_address1", 3 0;
v0x55afa50ff0a0_0 .var "reg_read_address2", 3 0;
v0x55afa50ff180_0 .var "reg_write_address", 3 0;
v0x55afa50ff260_0 .var "reg_write_enable", 0 0;
v0x55afa50ff320_0 .var "vector", 0 0;
E_0x55afa5071030 .event edge, v0x55afa50fea10_0, v0x55afa50d1660_0;
S_0x55afa50ff620 .scope module, "counter_column_connection" "counter_column" 3 116, 7 1 0, S_0x55afa50d5540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 2 "counter_val";
v0x55afa50ff860_0 .net "clk", 0 0, v0x55afa5105c90_0;  alias, 1 drivers
v0x55afa50ff940_0 .var "counter", 1 0;
v0x55afa50ffa20_0 .net "counter_val", 1 0, v0x55afa50ff940_0;  alias, 1 drivers
v0x55afa50ffaf0_0 .net "reset", 0 0, v0x55afa50ff320_0;  alias, 1 drivers
E_0x55afa50e35d0 .event posedge, v0x55afa50ff860_0;
S_0x55afa50ffc00 .scope module, "memory_connection" "memory" 3 168, 8 1 0, S_0x55afa50d5540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "mem_write_enable";
    .port_info 2 /INPUT 8 "write_address";
    .port_info 3 /INPUT 32 "write_data";
    .port_info 4 /INPUT 8 "read_address1";
    .port_info 5 /INPUT 8 "read_address2";
    .port_info 6 /OUTPUT 32 "read_data1";
    .port_info 7 /OUTPUT 32 "read_data2";
L_0x55afa50d1540 .functor BUFZ 32, L_0x55afa5117250, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55afa5117650 .functor BUFZ 32, L_0x55afa5117470, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55afa50fff50_0 .net *"_ivl_0", 31 0, L_0x55afa5117250;  1 drivers
v0x55afa5100030_0 .net *"_ivl_10", 9 0, L_0x55afa5117510;  1 drivers
L_0x7fdaa87b70a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55afa5100110_0 .net *"_ivl_13", 1 0, L_0x7fdaa87b70a8;  1 drivers
v0x55afa51001d0_0 .net *"_ivl_2", 9 0, L_0x55afa51172f0;  1 drivers
L_0x7fdaa87b7060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55afa51002b0_0 .net *"_ivl_5", 1 0, L_0x7fdaa87b7060;  1 drivers
v0x55afa51003e0_0 .net *"_ivl_8", 31 0, L_0x55afa5117470;  1 drivers
v0x55afa51004c0_0 .net "clk", 0 0, v0x55afa5105c90_0;  alias, 1 drivers
v0x55afa5100560 .array "mem", 255 0, 31 0;
v0x55afa5100600_0 .net "mem_write_enable", 0 0, v0x55afa50fee60_0;  alias, 1 drivers
v0x55afa51006d0_0 .net "read_address1", 7 0, v0x55afa5101120_0;  alias, 1 drivers
v0x55afa5100790_0 .net "read_address2", 7 0, L_0x55afa5118a50;  1 drivers
v0x55afa5100870_0 .net "read_data1", 31 0, L_0x55afa50d1540;  alias, 1 drivers
v0x55afa5100960_0 .net "read_data2", 31 0, L_0x55afa5117650;  alias, 1 drivers
v0x55afa5100a20_0 .net "write_address", 7 0, L_0x55afa5117b40;  1 drivers
v0x55afa5100b00_0 .net "write_data", 31 0, L_0x55afa51188c0;  1 drivers
L_0x55afa5117250 .array/port v0x55afa5100560, L_0x55afa51172f0;
L_0x55afa51172f0 .concat [ 8 2 0 0], v0x55afa5101120_0, L_0x7fdaa87b7060;
L_0x55afa5117470 .array/port v0x55afa5100560, L_0x55afa5117510;
L_0x55afa5117510 .concat [ 8 2 0 0], L_0x55afa5118a50, L_0x7fdaa87b70a8;
S_0x55afa5100ce0 .scope module, "program_counter_connection" "program_counter" 3 104, 9 1 0, S_0x55afa50d5540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "vector";
    .port_info 3 /INPUT 2 "offset";
    .port_info 4 /INPUT 1 "jump_enable";
    .port_info 5 /INPUT 8 "jump_address";
    .port_info 6 /OUTPUT 8 "address";
v0x55afa5100f20_0 .net "address", 7 0, v0x55afa5101120_0;  alias, 1 drivers
v0x55afa5101030_0 .net "clk", 0 0, v0x55afa5105c90_0;  alias, 1 drivers
v0x55afa5101120_0 .var "counter", 7 0;
v0x55afa51011c0_0 .net "jump_address", 7 0, o0x7fdaa8a89cd8;  alias, 0 drivers
v0x55afa51012a0_0 .net "jump_enable", 0 0, o0x7fdaa8a89d08;  alias, 0 drivers
v0x55afa51013b0_0 .net "offset", 1 0, v0x55afa50ff940_0;  alias, 1 drivers
v0x55afa51014c0_0 .net "reset", 0 0, v0x55afa51061e0_0;  alias, 1 drivers
v0x55afa5101580_0 .net "vector", 0 0, v0x55afa50ff320_0;  alias, 1 drivers
S_0x55afa5101750 .scope module, "register_set_connection" "RegisterSet2" 3 206, 10 1 0, S_0x55afa50d5540;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "writeEnable";
    .port_info 3 /INPUT 1 "mem_load_enable";
    .port_info 4 /INPUT 4 "writeAddressR";
    .port_info 5 /INPUT 2 "writeAddressC";
    .port_info 6 /INPUT 128 "writeData";
    .port_info 7 /INPUT 4 "readAddress1";
    .port_info 8 /INPUT 4 "readAddress2";
    .port_info 9 /OUTPUT 128 "readData1";
    .port_info 10 /OUTPUT 128 "readData2";
L_0x55afa5116fb0 .functor BUFZ 128, L_0x55afa5118c80, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x55afa51190c0 .functor BUFZ 128, L_0x55afa5118eb0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v0x55afa5101970_0 .net *"_ivl_0", 127 0, L_0x55afa5118c80;  1 drivers
v0x55afa5101a70_0 .net *"_ivl_10", 5 0, L_0x55afa5118f50;  1 drivers
L_0x7fdaa87b7210 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55afa5101b50_0 .net *"_ivl_13", 1 0, L_0x7fdaa87b7210;  1 drivers
v0x55afa5101c10_0 .net *"_ivl_2", 5 0, L_0x55afa5118d20;  1 drivers
L_0x7fdaa87b71c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55afa5101cf0_0 .net *"_ivl_5", 1 0, L_0x7fdaa87b71c8;  1 drivers
v0x55afa5101e20_0 .net *"_ivl_8", 127 0, L_0x55afa5118eb0;  1 drivers
v0x55afa5101f00_0 .net "clk", 0 0, v0x55afa5105c90_0;  alias, 1 drivers
v0x55afa5101fa0_0 .var/i "i", 31 0;
v0x55afa5102080_0 .net "mem_load_enable", 0 0, v0x55afa50fecc0_0;  alias, 1 drivers
v0x55afa51021b0_0 .net "readAddress1", 3 0, v0x55afa50fefe0_0;  alias, 1 drivers
v0x55afa5102250_0 .net "readAddress2", 3 0, v0x55afa50ff0a0_0;  alias, 1 drivers
v0x55afa51022f0_0 .net "readData1", 127 0, L_0x55afa5116fb0;  alias, 1 drivers
v0x55afa51023c0_0 .net "readData2", 127 0, L_0x55afa51190c0;  alias, 1 drivers
v0x55afa5102480 .array "registers", 15 0, 127 0;
v0x55afa5102540_0 .net "reset", 0 0, v0x55afa51061e0_0;  alias, 1 drivers
v0x55afa5102610_0 .net "writeAddressC", 1 0, v0x55afa50ff940_0;  alias, 1 drivers
v0x55afa51026b0_0 .net "writeAddressR", 3 0, v0x55afa50ff180_0;  alias, 1 drivers
v0x55afa51027a0_0 .net "writeData", 127 0, L_0x55afa51192b0;  1 drivers
v0x55afa5102860_0 .net "writeEnable", 0 0, v0x55afa50ff260_0;  alias, 1 drivers
E_0x55afa50e3f90 .event posedge, v0x55afa51014c0_0;
L_0x55afa5118c80 .array/port v0x55afa5102480, L_0x55afa5118d20;
L_0x55afa5118d20 .concat [ 4 2 0 0], v0x55afa50fefe0_0, L_0x7fdaa87b71c8;
L_0x55afa5118eb0 .array/port v0x55afa5102480, L_0x55afa5118f50;
L_0x55afa5118f50 .concat [ 4 2 0 0], v0x55afa50ff0a0_0, L_0x7fdaa87b7210;
    .scope S_0x55afa5100ce0;
T_0 ;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x55afa5101120_0, 0;
    %end;
    .thread T_0;
    .scope S_0x55afa5100ce0;
T_1 ;
    %wait E_0x55afa50e35d0;
    %load/vec4 v0x55afa5101580_0;
    %flag_set/vec4 8;
    %load/vec4 v0x55afa51013b0_0;
    %cmpi/e 3, 0, 2;
    %flag_or 4, 8;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v0x55afa51014c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 15, 0, 8;
    %assign/vec4 v0x55afa5101120_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x55afa51012a0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v0x55afa51011c0_0;
    %assign/vec4 v0x55afa5101120_0, 0;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v0x55afa5101120_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x55afa5101120_0, 0;
T_1.5 ;
T_1.3 ;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55afa50ff620;
T_2 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55afa50ff940_0, 0;
    %end;
    .thread T_2;
    .scope S_0x55afa50ff620;
T_3 ;
    %wait E_0x55afa50e35d0;
    %load/vec4 v0x55afa50ffaf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55afa50ff940_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x55afa50ff940_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x55afa50ff940_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55afa50d2bd0;
T_4 ;
    %wait E_0x55afa50a2a90;
    %load/vec4 v0x55afa50e2fb0_0;
    %load/vec4 v0x55afa50da430_0;
    %pad/u 8;
    %add;
    %store/vec4 v0x55afa5083700_0, 0, 8;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55afa50fe470;
T_5 ;
    %wait E_0x55afa5071030;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 2, 30, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %jmp T_5.4;
T_5.0 ;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 4, 26, 6;
    %store/vec4 v0x55afa50fef20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50febb0_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55afa50fead0_0, 0, 32;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 4, 22, 6;
    %store/vec4 v0x55afa50fefe0_0, 0, 4;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 4, 18, 6;
    %store/vec4 v0x55afa50ff0a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50ff260_0, 0, 1;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 4, 22, 6;
    %store/vec4 v0x55afa50ff180_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50fe950_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55afa50fe850_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50fecc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50fee60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50ff320_0, 0, 1;
    %jmp T_5.4;
T_5.1 ;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 4, 26, 6;
    %store/vec4 v0x55afa50fef20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50febb0_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55afa50fead0_0, 0, 32;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 4, 22, 6;
    %store/vec4 v0x55afa50fefe0_0, 0, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55afa50ff0a0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50ff260_0, 0, 1;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 4, 22, 6;
    %store/vec4 v0x55afa50ff180_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50fe950_0, 0, 1;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 8, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55afa50fe850_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50fecc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50fee60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50ff320_0, 0, 1;
    %jmp T_5.4;
T_5.2 ;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 4, 26, 6;
    %store/vec4 v0x55afa50fef20_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50febb0_0, 0, 1;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 26, 0, 2;
    %pad/u 32;
    %store/vec4 v0x55afa50fead0_0, 0, 32;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55afa50fefe0_0, 0, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55afa50ff0a0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50ff260_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x55afa50ff180_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50fe950_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55afa50fe850_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50ff320_0, 0, 1;
    %jmp T_5.4;
T_5.3 ;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 4, 26, 6;
    %store/vec4 v0x55afa50fef20_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50febb0_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x55afa50fead0_0, 0, 32;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 4, 22, 6;
    %store/vec4 v0x55afa50fefe0_0, 0, 4;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 4, 18, 6;
    %store/vec4 v0x55afa50ff0a0_0, 0, 4;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 4, 22, 6;
    %store/vec4 v0x55afa50ff180_0, 0, 4;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x55afa50fea10_0;
    %parti/s 8, 10, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55afa50fe850_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50ff320_0, 0, 1;
    %load/vec4 v0x55afa50fef20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50ff260_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55afa50fed80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50fecc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50fee60_0, 0, 1;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50ff260_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55afa50fed80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50fecc0_0, 0, 1;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50ff260_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55afa50fed80_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50fecc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50ff320_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50fee60_0, 0, 1;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50ff260_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55afa50fed80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50fecc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50fee60_0, 0, 1;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50ff260_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55afa50fed80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50fecc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50fee60_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50ff260_0, 0, 1;
    %pushi/vec4 3, 3, 2;
    %store/vec4 v0x55afa50fed80_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50fecc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55afa50fee60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa50ff320_0, 0, 1;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5.4;
T_5.4 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x55afa50ffc00;
T_6 ;
    %vpi_call 8 14 "$readmemb", "memory.bin", v0x55afa5100560 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x55afa50ffc00;
T_7 ;
    %wait E_0x55afa50e35d0;
    %load/vec4 v0x55afa5100600_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x55afa5100b00_0;
    %load/vec4 v0x55afa5100a20_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55afa5100560, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55afa5101750;
T_8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55afa5101fa0_0, 0, 32;
T_8.0 ;
    %load/vec4 v0x55afa5101fa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_8.1, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0x55afa5101fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55afa5102480, 0, 4;
    %load/vec4 v0x55afa5101fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55afa5101fa0_0, 0, 32;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x55afa5101750;
T_9 ;
    %wait E_0x55afa50e3f90;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55afa5101fa0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0x55afa5101fa0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_9.1, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 3, v0x55afa5101fa0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55afa5102480, 0, 4;
    %load/vec4 v0x55afa5101fa0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x55afa5101fa0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55afa5101750;
T_10 ;
    %wait E_0x55afa50e35d0;
    %load/vec4 v0x55afa5102860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x55afa5102080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0x55afa5102610_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x55afa51027a0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x55afa51026b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55afa5102480, 4, 5;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x55afa51027a0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x55afa51026b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 32, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55afa5102480, 4, 5;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x55afa51027a0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x55afa51026b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 64, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55afa5102480, 4, 5;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x55afa51027a0_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x55afa51026b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %flag_mov 8, 4;
    %ix/load 5, 96, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0x55afa5102480, 4, 5;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0x55afa51027a0_0;
    %load/vec4 v0x55afa51026b0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x55afa5102480, 4, 0;
T_10.3 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x55afa50fddd0;
T_11 ;
    %wait E_0x55afa50a1b20;
    %load/vec4 v0x55afa50d1660_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x55afa50fe1e0_0, 0, 128;
    %jmp T_11.8;
T_11.0 ;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 0, 2;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 32, 7;
    %and;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 64, 8;
    %and;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 96, 8;
    %and;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %jmp T_11.8;
T_11.1 ;
    %load/vec4 v0x55afa50fe040_0;
    %load/vec4 v0x55afa50fe120_0;
    %or;
    %store/vec4 v0x55afa50fe1e0_0, 0, 128;
    %jmp T_11.8;
T_11.2 ;
    %load/vec4 v0x55afa50fe040_0;
    %load/vec4 v0x55afa50fe120_0;
    %xor;
    %store/vec4 v0x55afa50fe1e0_0, 0, 128;
    %jmp T_11.8;
T_11.3 ;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 0, 2;
    %add;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 32, 7;
    %add;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 64, 8;
    %add;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 96, 8;
    %add;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 0, 2;
    %sub;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 32, 7;
    %sub;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 64, 8;
    %sub;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 96, 8;
    %sub;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 0, 2;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 0, 2;
    %mul;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 32, 7;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 32, 7;
    %mul;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 64, 8;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 64, 8;
    %mul;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %load/vec4 v0x55afa50fe040_0;
    %parti/s 32, 96, 8;
    %load/vec4 v0x55afa50fe120_0;
    %parti/s 32, 96, 8;
    %mul;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x55afa50fe1e0_0, 4, 32;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v0x55afa50fe040_0;
    %load/vec4 v0x55afa50fe120_0;
    %div;
    %store/vec4 v0x55afa50fe1e0_0, 0, 128;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
    %load/vec4 v0x55afa50fe1e0_0;
    %parti/s 32, 0, 2;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55afa50fe2c0_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x55afa507efc0;
T_12 ;
    %wait E_0x55afa50e35d0;
    %vpi_call 2 42 "$display", "CVL = %b", v0x55afa5105eb0_0 {0 0 0};
    %vpi_call 2 43 "$display", "INS = %b", v0x55afa5105d50_0 {0 0 0};
    %vpi_call 2 44 "$display", "RD1 = %d %d %d %d", &PV<v0x55afa5105f50_0, 96, 32>, &PV<v0x55afa5105f50_0, 64, 32>, &PV<v0x55afa5105f50_0, 32, 32>, &PV<v0x55afa5105f50_0, 0, 32> {0 0 0};
    %vpi_call 2 45 "$display", "RD2 = %d %d %d %d", &PV<v0x55afa5106010_0, 96, 32>, &PV<v0x55afa5106010_0, 64, 32>, &PV<v0x55afa5106010_0, 32, 32>, &PV<v0x55afa5106010_0, 0, 32> {0 0 0};
    %vpi_call 2 46 "$display", "RWD = %d %d %d %d", &PV<v0x55afa5106120_0, 96, 32>, &PV<v0x55afa5106120_0, 64, 32>, &PV<v0x55afa5106120_0, 32, 32>, &PV<v0x55afa5106120_0, 0, 32> {0 0 0};
    %vpi_call 2 47 "$display", "RWDM = %d", v0x55afa5105e10_0 {0 0 0};
    %vpi_call 2 48 "$display", "result = %d %d %d %d\012", &PV<v0x55afa5106280_0, 96, 32>, &PV<v0x55afa5106280_0, 64, 32>, &PV<v0x55afa5106280_0, 32, 32>, &PV<v0x55afa5106280_0, 0, 32> {0 0 0};
    %jmp T_12;
    .thread T_12;
    .scope S_0x55afa507efc0;
T_13 ;
    %vpi_call 2 54 "$dumpfile", "processor.vcd" {0 0 0};
    %vpi_call 2 55 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55afa507efc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa5105c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55afa51061e0_0, 0, 1;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %delay 10, 0;
    %vpi_call 2 167 "$finish" {0 0 0};
    %end;
    .thread T_13;
    .scope S_0x55afa507efc0;
T_14 ;
    %delay 5, 0;
    %load/vec4 v0x55afa5105c90_0;
    %inv;
    %store/vec4 v0x55afa5105c90_0, 0, 1;
    %jmp T_14;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "processor_tb.v";
    "processor.v";
    "add_memory_address.v";
    "alu.v";
    "control_unit.v";
    "counter_column.v";
    "memory.v";
    "program_counter.v";
    "RegisterSet2.v";
