Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu May  1 13:14:06 2025
| Host         : The_Prospector running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     20          
TIMING-18  Warning           Missing input or output delay   1           
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (36)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (44)
5. checking no_input_delay (9)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (36)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[10].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[11].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[12].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[13].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[14].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[15].init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: clockinit/genblk1[16].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[1].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[2].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[3].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[4].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[5].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[6].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[7].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[8].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/genblk1[9].init/Q_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: clockinit/initbase/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scaninit/bit_init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scaninit/bit_three_init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scaninit/lsb_init/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: scaninit/msb_init/Q_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (44)
-------------------------------------------------
 There are 44 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.908        0.000                      0                    1        0.263        0.000                      0                    1        4.500        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.908ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.908ns  (required time - arrival time)
  Source:                 clockinit/initbase/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockinit/initbase/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.085ns  (logic 0.580ns (53.444%)  route 0.505ns (46.556%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.558     5.079    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X47Y17         FDCE                                         r  clockinit/initbase/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.456     5.535 f  clockinit/initbase/Q_reg/Q
                         net (fo=2, routed)           0.505     6.041    clockinit/initbase/Q_reg_0
    SLICE_X47Y17         LUT1 (Prop_lut1_I0_O)        0.124     6.165 r  clockinit/initbase/Q_i_1/O
                         net (fo=1, routed)           0.000     6.165    clockinit/initbase/Q_i_1_n_0
    SLICE_X47Y17         FDCE                                         r  clockinit/initbase/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.440    14.781    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X47Y17         FDCE                                         r  clockinit/initbase/Q_reg/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X47Y17         FDCE (Setup_fdce_C_D)        0.029    15.073    clockinit/initbase/Q_reg
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                          -6.165    
  -------------------------------------------------------------------
                         slack                                  8.908    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clockinit/initbase/Q_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clockinit/initbase/Q_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.558     1.441    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X47Y17         FDCE                                         r  clockinit/initbase/Q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y17         FDCE (Prop_fdce_C_Q)         0.141     1.582 f  clockinit/initbase/Q_reg/Q
                         net (fo=2, routed)           0.168     1.750    clockinit/initbase/Q_reg_0
    SLICE_X47Y17         LUT1 (Prop_lut1_I0_O)        0.045     1.795 r  clockinit/initbase/Q_i_1/O
                         net (fo=1, routed)           0.000     1.795    clockinit/initbase/Q_i_1_n_0
    SLICE_X47Y17         FDCE                                         r  clockinit/initbase/Q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.826     1.953    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X47Y17         FDCE                                         r  clockinit/initbase/Q_reg/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y17         FDCE (Hold_fdce_C_D)         0.091     1.532    clockinit/initbase/Q_reg
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X47Y17   clockinit/initbase/Q_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y17   clockinit/initbase/Q_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y17   clockinit/initbase/Q_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y17   clockinit/initbase/Q_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X47Y17   clockinit/initbase/Q_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            55 Endpoints
Min Delay            55 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decodeinit/selected_sig_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.052ns  (logic 4.471ns (55.519%)  route 3.582ns (44.481%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         LDCE                         0.000     0.000 r  decodeinit/selected_sig_reg[3]/G
    SLICE_X45Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  decodeinit/selected_sig_reg[3]/Q
                         net (fo=7, routed)           1.005     1.564    decodeinit/selected_sig[3]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.152     1.716 r  decodeinit/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.577     4.293    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.760     8.052 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.052    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeinit/selected_sig_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.023ns  (logic 4.420ns (55.091%)  route 3.603ns (44.909%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         LDCE                         0.000     0.000 r  decodeinit/selected_sig_reg[3]/G
    SLICE_X45Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  decodeinit/selected_sig_reg[3]/Q
                         net (fo=7, routed)           1.013     1.572    decodeinit/selected_sig[3]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.146     1.718 r  decodeinit/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.590     4.308    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.715     8.023 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.023    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeinit/selected_sig_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.941ns  (logic 4.423ns (55.707%)  route 3.517ns (44.293%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         LDCE                         0.000     0.000 r  decodeinit/selected_sig_reg[0]/G
    SLICE_X45Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  decodeinit/selected_sig_reg[0]/Q
                         net (fo=7, routed)           1.006     1.565    decodeinit/selected_sig[0]
    SLICE_X46Y15         LUT4 (Prop_lut4_I2_O)        0.153     1.718 r  decodeinit/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.512     4.229    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.711     7.941 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.941    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeinit/selected_sig_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.824ns  (logic 4.212ns (53.833%)  route 3.612ns (46.167%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         LDCE                         0.000     0.000 r  decodeinit/selected_sig_reg[3]/G
    SLICE_X45Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  decodeinit/selected_sig_reg[3]/Q
                         net (fo=7, routed)           1.013     1.572    decodeinit/selected_sig[3]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.124     1.696 r  decodeinit/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.599     4.295    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     7.824 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.824    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeinit/selected_sig_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.787ns  (logic 4.218ns (54.173%)  route 3.568ns (45.827%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         LDCE                         0.000     0.000 r  decodeinit/selected_sig_reg[3]/G
    SLICE_X45Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  decodeinit/selected_sig_reg[3]/Q
                         net (fo=7, routed)           1.005     1.564    decodeinit/selected_sig[3]
    SLICE_X46Y15         LUT4 (Prop_lut4_I0_O)        0.124     1.688 r  decodeinit/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.563     4.251    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     7.787 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.787    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeinit/selected_sig_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.773ns  (logic 4.203ns (54.071%)  route 3.570ns (45.929%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         LDCE                         0.000     0.000 r  decodeinit/selected_sig_reg[0]/G
    SLICE_X45Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  decodeinit/selected_sig_reg[0]/Q
                         net (fo=7, routed)           1.006     1.565    decodeinit/selected_sig[0]
    SLICE_X46Y15         LUT4 (Prop_lut4_I3_O)        0.124     1.689 r  decodeinit/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.564     4.253    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     7.773 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.773    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeinit/selected_sig_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.621ns  (logic 4.214ns (55.300%)  route 3.407ns (44.700%))
  Logic Levels:           3  (LDCE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y15         LDCE                         0.000     0.000 r  decodeinit/selected_sig_reg[1]/G
    SLICE_X45Y15         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  decodeinit/selected_sig_reg[1]/Q
                         net (fo=7, routed)           0.850     1.409    decodeinit/selected_sig[1]
    SLICE_X46Y15         LUT4 (Prop_lut4_I3_O)        0.124     1.533 r  decodeinit/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.556     4.090    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     7.621 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     7.621    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaninit/lsb_init/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.130ns  (logic 3.959ns (55.526%)  route 3.171ns (44.474%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE                         0.000     0.000 r  scaninit/lsb_init/Q_reg/C
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  scaninit/lsb_init/Q_reg/Q
                         net (fo=7, routed)           3.171     3.627    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.503     7.130 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.130    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaninit/msb_init/Q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.862ns  (logic 3.966ns (57.797%)  route 2.896ns (42.203%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDPE                         0.000     0.000 r  scaninit/msb_init/Q_reg/C
    SLICE_X43Y18         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  scaninit/msb_init/Q_reg/Q
                         net (fo=7, routed)           2.896     3.352    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         3.510     6.862 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.862    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaninit/bit_init/Q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.828ns  (logic 3.979ns (58.273%)  route 2.849ns (41.727%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDPE                         0.000     0.000 r  scaninit/bit_init/Q_reg/C
    SLICE_X43Y18         FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  scaninit/bit_init/Q_reg/Q
                         net (fo=7, routed)           2.849     3.305    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.523     6.828 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.828    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 scaninit/bit_init/Q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            scaninit/msb_init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.141ns (43.590%)  route 0.182ns (56.410%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDPE                         0.000     0.000 r  scaninit/bit_init/Q_reg/C
    SLICE_X43Y18         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  scaninit/bit_init/Q_reg/Q
                         net (fo=7, routed)           0.182     0.323    scaninit/msb_init/Q_reg_1
    SLICE_X43Y18         FDPE                                         r  scaninit/msb_init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaninit/msb_init/Q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            scaninit/lsb_init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.322%)  route 0.184ns (56.678%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDPE                         0.000     0.000 r  scaninit/msb_init/Q_reg/C
    SLICE_X43Y18         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  scaninit/msb_init/Q_reg/Q
                         net (fo=7, routed)           0.184     0.325    scaninit/lsb_init/Q_reg_1
    SLICE_X43Y18         FDCE                                         r  scaninit/lsb_init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 scaninit/bit_three_init/Q_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            scaninit/bit_init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (40.988%)  route 0.203ns (59.012%))
  Logic Levels:           1  (FDPE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDPE                         0.000     0.000 r  scaninit/bit_three_init/Q_reg/C
    SLICE_X43Y18         FDPE (Prop_fdpe_C_Q)         0.141     0.141 r  scaninit/bit_three_init/Q_reg/Q
                         net (fo=7, routed)           0.203     0.344    scaninit/bit_init/Q_reg_2
    SLICE_X43Y18         FDPE                                         r  scaninit/bit_init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[10].init/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clockinit/genblk1[10].init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y18         FDCE                         0.000     0.000 r  clockinit/genblk1[10].init/Q_reg/C
    SLICE_X47Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clockinit/genblk1[10].init/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    clockinit/genblk1[10].init/Q_reg_0
    SLICE_X47Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clockinit/genblk1[10].init/Q_i_1__9/O
                         net (fo=1, routed)           0.000     0.354    clockinit/genblk1[10].init/Q_i_1__9_n_0
    SLICE_X47Y18         FDCE                                         r  clockinit/genblk1[10].init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[15].init/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clockinit/genblk1[15].init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y18         FDCE                         0.000     0.000 r  clockinit/genblk1[15].init/Q_reg/C
    SLICE_X41Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clockinit/genblk1[15].init/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    clockinit/genblk1[15].init/Q_reg_0
    SLICE_X41Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clockinit/genblk1[15].init/Q_i_1__14/O
                         net (fo=1, routed)           0.000     0.354    clockinit/genblk1[15].init/Q_i_1__14_n_0
    SLICE_X41Y18         FDCE                                         r  clockinit/genblk1[15].init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[4].init/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clockinit/genblk1[4].init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y16         FDCE                         0.000     0.000 r  clockinit/genblk1[4].init/Q_reg/C
    SLICE_X45Y16         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clockinit/genblk1[4].init/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    clockinit/genblk1[4].init/Q_reg_0
    SLICE_X45Y16         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clockinit/genblk1[4].init/Q_i_1__3/O
                         net (fo=1, routed)           0.000     0.354    clockinit/genblk1[4].init/Q_i_1__3_n_0
    SLICE_X45Y16         FDCE                                         r  clockinit/genblk1[4].init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[9].init/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clockinit/genblk1[9].init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y19         FDCE                         0.000     0.000 r  clockinit/genblk1[9].init/Q_reg/C
    SLICE_X47Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clockinit/genblk1[9].init/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    clockinit/genblk1[9].init/Q_reg_0
    SLICE_X47Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clockinit/genblk1[9].init/Q_i_1__8/O
                         net (fo=1, routed)           0.000     0.354    clockinit/genblk1[9].init/Q_i_1__8_n_0
    SLICE_X47Y19         FDCE                                         r  clockinit/genblk1[9].init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[11].init/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clockinit/genblk1[11].init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y18         FDCE                         0.000     0.000 r  clockinit/genblk1[11].init/Q_reg/C
    SLICE_X45Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clockinit/genblk1[11].init/Q_reg/Q
                         net (fo=2, routed)           0.168     0.309    clockinit/genblk1[11].init/Q_reg_0
    SLICE_X45Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.354 r  clockinit/genblk1[11].init/Q_i_1__10/O
                         net (fo=1, routed)           0.000     0.354    clockinit/genblk1[11].init/Q_i_1__10_n_0
    SLICE_X45Y18         FDCE                                         r  clockinit/genblk1[11].init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[13].init/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clockinit/genblk1[13].init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y19         FDCE                         0.000     0.000 r  clockinit/genblk1[13].init/Q_reg/C
    SLICE_X44Y19         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clockinit/genblk1[13].init/Q_reg/Q
                         net (fo=2, routed)           0.185     0.326    clockinit/genblk1[13].init/Q_reg_0
    SLICE_X44Y19         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  clockinit/genblk1[13].init/Q_i_1__12/O
                         net (fo=1, routed)           0.000     0.371    clockinit/genblk1[13].init/Q_i_1__12_n_0
    SLICE_X44Y19         FDCE                                         r  clockinit/genblk1[13].init/Q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clockinit/genblk1[14].init/Q_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            clockinit/genblk1[14].init/Q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.171%)  route 0.185ns (49.829%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y18         FDCE                         0.000     0.000 r  clockinit/genblk1[14].init/Q_reg/C
    SLICE_X44Y18         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  clockinit/genblk1[14].init/Q_reg/Q
                         net (fo=2, routed)           0.185     0.326    clockinit/genblk1[14].init/Q_reg_0
    SLICE_X44Y18         LUT1 (Prop_lut1_I0_O)        0.045     0.371 r  clockinit/genblk1[14].init/Q_i_1__13/O
                         net (fo=1, routed)           0.000     0.371    clockinit/genblk1[14].init/Q_i_1__13_n_0
    SLICE_X44Y18         FDCE                                         r  clockinit/genblk1[14].init/Q_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clockinit/initbase/Q_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.057ns  (logic 1.441ns (35.527%)  route 2.616ns (64.473%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.781ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=21, routed)          2.616     4.057    clockinit/initbase/btnC_IBUF
    SLICE_X47Y17         FDCE                                         f  clockinit/initbase/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.440     4.781    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X47Y17         FDCE                                         r  clockinit/initbase/Q_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            clockinit/initbase/Q_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.365ns  (logic 0.210ns (15.349%)  route 1.156ns (84.651%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.953ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=21, routed)          1.156     1.365    clockinit/initbase/btnC_IBUF
    SLICE_X47Y17         FDCE                                         f  clockinit/initbase/Q_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.826     1.953    clockinit/initbase/clk_IBUF_BUFG
    SLICE_X47Y17         FDCE                                         r  clockinit/initbase/Q_reg/C





