Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 21 18:20:57 2022
| Host         : DESKTOP-L4I6AU1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Level_Hangman_timing_summary_routed.rpt -pb Top_Level_Hangman_timing_summary_routed.pb -rpx Top_Level_Hangman_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Level_Hangman
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: INST_PS2_Keyboard/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.076        0.000                      0                  216        0.058        0.000                      0                  216        3.500        0.000                       0                   111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.076        0.000                      0                  216        0.058        0.000                      0                  216        3.500        0.000                       0                   111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.076ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.058ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.076ns  (required time - arrival time)
  Source:                 INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ascii_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 1.087ns (24.215%)  route 3.402ns (75.785%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.758     5.392    INST_PS2_Keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     5.811 r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.341     7.152    INST_PS2_Keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.296     7.448 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_10/O
                         net (fo=1, routed)           0.670     8.119    INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_10_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.243 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.403     8.646    INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.770 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.416     9.186    INST_PS2_Keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     9.310 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.571     9.881    INST_PS2_Keyboard/ps2_keyboard_0_n_16
    SLICE_X40Y52         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.564    12.922    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[1]/C
                         clock pessimism              0.276    13.198    
                         clock uncertainty           -0.035    13.163    
    SLICE_X40Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.958    INST_PS2_Keyboard/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -9.881    
  -------------------------------------------------------------------
                         slack                                  3.076    

Slack (MET) :             3.123ns  (required time - arrival time)
  Source:                 INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ascii_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 1.087ns (24.467%)  route 3.356ns (75.533%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.758     5.392    INST_PS2_Keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     5.811 r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.341     7.152    INST_PS2_Keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.296     7.448 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_10/O
                         net (fo=1, routed)           0.670     8.119    INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_10_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.243 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.403     8.646    INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.770 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.416     9.186    INST_PS2_Keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     9.310 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.525     9.835    INST_PS2_Keyboard/ps2_keyboard_0_n_16
    SLICE_X41Y50         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.564    12.922    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[0]/C
                         clock pessimism              0.276    13.198    
                         clock uncertainty           -0.035    13.163    
    SLICE_X41Y50         FDRE (Setup_fdre_C_CE)      -0.205    12.958    INST_PS2_Keyboard/ascii_reg[0]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -9.835    
  -------------------------------------------------------------------
                         slack                                  3.123    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ascii_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.087ns (24.540%)  route 3.343ns (75.460%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.758     5.392    INST_PS2_Keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     5.811 r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.341     7.152    INST_PS2_Keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.296     7.448 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_10/O
                         net (fo=1, routed)           0.670     8.119    INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_10_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.243 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.403     8.646    INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.770 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.416     9.186    INST_PS2_Keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     9.310 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.512     9.822    INST_PS2_Keyboard/ps2_keyboard_0_n_16
    SLICE_X38Y50         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.563    12.921    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[5]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.169    12.993    INST_PS2_Keyboard/ascii_reg[5]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.171ns  (required time - arrival time)
  Source:                 INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ascii_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 1.087ns (24.540%)  route 3.343ns (75.460%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.758     5.392    INST_PS2_Keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     5.811 r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.341     7.152    INST_PS2_Keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.296     7.448 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_10/O
                         net (fo=1, routed)           0.670     8.119    INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_10_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.243 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.403     8.646    INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.770 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.416     9.186    INST_PS2_Keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     9.310 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.512     9.822    INST_PS2_Keyboard/ps2_keyboard_0_n_16
    SLICE_X38Y50         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.563    12.921    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[6]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X38Y50         FDRE (Setup_fdre_C_CE)      -0.169    12.993    INST_PS2_Keyboard/ascii_reg[6]
  -------------------------------------------------------------------
                         required time                         12.993    
                         arrival time                          -9.822    
  -------------------------------------------------------------------
                         slack                                  3.171    

Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ascii_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.300ns  (logic 1.087ns (25.281%)  route 3.213ns (74.719%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.758     5.392    INST_PS2_Keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     5.811 r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.341     7.152    INST_PS2_Keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.296     7.448 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_10/O
                         net (fo=1, routed)           0.670     8.119    INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_10_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.243 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.403     8.646    INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.770 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.416     9.186    INST_PS2_Keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     9.310 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.382     9.692    INST_PS2_Keyboard/ps2_keyboard_0_n_16
    SLICE_X41Y52         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.564    12.922    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X41Y52         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[2]/C
                         clock pessimism              0.276    13.198    
                         clock uncertainty           -0.035    13.163    
    SLICE_X41Y52         FDRE (Setup_fdre_C_CE)      -0.205    12.958    INST_PS2_Keyboard/ascii_reg[2]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -9.692    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ascii_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.087ns (25.400%)  route 3.193ns (74.600%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.758     5.392    INST_PS2_Keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     5.811 r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.341     7.152    INST_PS2_Keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.296     7.448 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_10/O
                         net (fo=1, routed)           0.670     8.119    INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_10_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.243 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.403     8.646    INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.770 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.416     9.186    INST_PS2_Keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     9.310 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.362     9.672    INST_PS2_Keyboard/ps2_keyboard_0_n_16
    SLICE_X39Y51         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.563    12.921    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[3]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X39Y51         FDRE (Setup_fdre_C_CE)      -0.205    12.957    INST_PS2_Keyboard/ascii_reg[3]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.285ns  (required time - arrival time)
  Source:                 INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ascii_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 1.087ns (25.400%)  route 3.193ns (74.600%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.758     5.392    INST_PS2_Keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     5.811 r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.341     7.152    INST_PS2_Keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X36Y53         LUT6 (Prop_lut6_I1_O)        0.296     7.448 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_10/O
                         net (fo=1, routed)           0.670     8.119    INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_10_n_0
    SLICE_X36Y53         LUT6 (Prop_lut6_I0_O)        0.124     8.243 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.403     8.646    INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I0_O)        0.124     8.770 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.416     9.186    INST_PS2_Keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y52         LUT2 (Prop_lut2_I0_O)        0.124     9.310 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.362     9.672    INST_PS2_Keyboard/ps2_keyboard_0_n_16
    SLICE_X39Y51         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.563    12.921    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[4]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X39Y51         FDRE (Setup_fdre_C_CE)      -0.205    12.957    INST_PS2_Keyboard/ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         12.957    
                         arrival time                          -9.672    
  -------------------------------------------------------------------
                         slack                                  3.285    

Slack (MET) :             3.454ns  (required time - arrival time)
  Source:                 INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.090ns (26.845%)  route 2.970ns (73.155%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.758     5.392    INST_PS2_Keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[1]/Q
                         net (fo=55, routed)          1.138     6.986    INST_PS2_Keyboard/ps2_keyboard_0/ps2_code[1]
    SLICE_X36Y52         LUT3 (Prop_lut3_I0_O)        0.150     7.136 r  INST_PS2_Keyboard/ps2_keyboard_0/FSM_sequential_state[1]_i_3/O
                         net (fo=1, routed)           0.508     7.644    INST_PS2_Keyboard/ps2_keyboard_0/FSM_sequential_state[1]_i_3_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I2_O)        0.332     7.976 r  INST_PS2_Keyboard/ps2_keyboard_0/FSM_sequential_state[1]_i_2/O
                         net (fo=2, routed)           0.660     8.636    INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[7]_0
    SLICE_X37Y52         LUT4 (Prop_lut4_I0_O)        0.152     8.788 r  INST_PS2_Keyboard/ps2_keyboard_0/FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.665     9.453    INST_PS2_Keyboard/ps2_keyboard_0_n_18
    SLICE_X37Y52         FDRE                                         r  INST_PS2_Keyboard/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.563    12.921    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  INST_PS2_Keyboard/FSM_sequential_state_reg[1]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X37Y52         FDRE (Setup_fdre_C_D)       -0.255    12.907    INST_PS2_Keyboard/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         12.907    
                         arrival time                          -9.453    
  -------------------------------------------------------------------
                         slack                                  3.454    

Slack (MET) :             3.641ns  (required time - arrival time)
  Source:                 INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ascii_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.356ns (32.591%)  route 2.805ns (67.409%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.922ns = ( 12.922 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.758     5.392    INST_PS2_Keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.419     5.811 r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[6]/Q
                         net (fo=53, routed)          1.720     7.531    INST_PS2_Keyboard/ps2_keyboard_0/ps2_code[6]
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.297     7.828 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[1]_i_10/O
                         net (fo=1, routed)           0.000     7.828    INST_PS2_Keyboard/ps2_keyboard_0/ascii[1]_i_10_n_0
    SLICE_X39Y52         MUXF7 (Prop_muxf7_I1_O)      0.217     8.045 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii_reg[1]_i_6/O
                         net (fo=1, routed)           0.658     8.704    INST_PS2_Keyboard/ps2_keyboard_0/ascii_reg[1]_i_6_n_0
    SLICE_X38Y52         LUT6 (Prop_lut6_I5_O)        0.299     9.003 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[1]_i_3/O
                         net (fo=1, routed)           0.426     9.429    INST_PS2_Keyboard/ps2_keyboard_0/ascii[1]_i_3_n_0
    SLICE_X40Y52         LUT4 (Prop_lut4_I3_O)        0.124     9.553 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[1]_i_1/O
                         net (fo=1, routed)           0.000     9.553    INST_PS2_Keyboard/ascii[1]
    SLICE_X40Y52         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.564    12.922    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[1]/C
                         clock pessimism              0.276    13.198    
                         clock uncertainty           -0.035    13.163    
    SLICE_X40Y52         FDRE (Setup_fdre_C_D)        0.031    13.194    INST_PS2_Keyboard/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         13.194    
                         arrival time                          -9.553    
  -------------------------------------------------------------------
                         slack                                  3.641    

Slack (MET) :             3.643ns  (required time - arrival time)
  Source:                 INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ascii_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.204ns  (logic 1.369ns (32.568%)  route 2.835ns (67.432%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.392ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.758     5.392    INST_PS2_Keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.456     5.848 r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[2]/Q
                         net (fo=57, routed)          1.675     7.524    INST_PS2_Keyboard/ps2_keyboard_0/ps2_code[2]
    SLICE_X36Y49         LUT6 (Prop_lut6_I3_O)        0.124     7.648 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[5]_i_15/O
                         net (fo=1, routed)           0.000     7.648    INST_PS2_Keyboard/ps2_keyboard_0/ascii[5]_i_15_n_0
    SLICE_X36Y49         MUXF7 (Prop_muxf7_I1_O)      0.245     7.893 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii_reg[5]_i_8/O
                         net (fo=1, routed)           0.000     7.893    INST_PS2_Keyboard/ps2_keyboard_0/ascii_reg[5]_i_8_n_0
    SLICE_X36Y49         MUXF8 (Prop_muxf8_I0_O)      0.104     7.997 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii_reg[5]_i_5/O
                         net (fo=1, routed)           0.676     8.673    INST_PS2_Keyboard/ps2_keyboard_0/ascii_reg[5]_i_5_n_0
    SLICE_X38Y50         LUT6 (Prop_lut6_I5_O)        0.316     8.989 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[5]_i_2/O
                         net (fo=1, routed)           0.483     9.472    INST_PS2_Keyboard/ps2_keyboard_0/ascii[5]_i_2_n_0
    SLICE_X38Y50         LUT4 (Prop_lut4_I3_O)        0.124     9.596 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[5]_i_1/O
                         net (fo=1, routed)           0.000     9.596    INST_PS2_Keyboard/ascii[5]
    SLICE_X38Y50         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         1.563    12.921    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X38Y50         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[5]/C
                         clock pessimism              0.276    13.197    
                         clock uncertainty           -0.035    13.162    
    SLICE_X38Y50         FDRE (Setup_fdre_C_D)        0.077    13.239    INST_PS2_Keyboard/ascii_reg[5]
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                          -9.596    
  -------------------------------------------------------------------
                         slack                                  3.643    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/shift_l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.226ns (54.806%)  route 0.186ns (45.194%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.595     1.473    INST_PS2_Keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.128     1.601 r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[7]/Q
                         net (fo=20, routed)          0.186     1.787    INST_PS2_Keyboard/ps2_keyboard_0/ps2_code[7]
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.098     1.885 r  INST_PS2_Keyboard/ps2_keyboard_0/shift_l_i_1/O
                         net (fo=1, routed)           0.000     1.885    INST_PS2_Keyboard/ps2_keyboard_0_n_1
    SLICE_X39Y50         FDRE                                         r  INST_PS2_Keyboard/shift_l_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.857     1.982    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  INST_PS2_Keyboard/shift_l_reg/C
                         clock pessimism             -0.247     1.735    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.092     1.827    INST_PS2_Keyboard/shift_l_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 INST_PS2_Keyboard/ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ascii_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.893%)  route 0.116ns (45.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.589     1.467    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X41Y50         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y50         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  INST_PS2_Keyboard/ascii_reg[0]/Q
                         net (fo=1, routed)           0.116     1.724    INST_PS2_Keyboard/ascii_reg_n_0_[0]
    SLICE_X40Y51         FDRE                                         r  INST_PS2_Keyboard/ascii_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     1.984    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  INST_PS2_Keyboard/ascii_code_reg[0]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.070     1.553    INST_PS2_Keyboard/ascii_code_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 INST_PS2_Keyboard/ascii_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ascii_code_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.959%)  route 0.120ns (46.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.481ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.587     1.465    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y51         FDRE (Prop_fdre_C_Q)         0.141     1.606 r  INST_PS2_Keyboard/ascii_reg[3]/Q
                         net (fo=1, routed)           0.120     1.726    INST_PS2_Keyboard/ascii_reg_n_0_[3]
    SLICE_X40Y51         FDRE                                         r  INST_PS2_Keyboard/ascii_code_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     1.984    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  INST_PS2_Keyboard/ascii_code_reg[3]/C
                         clock pessimism             -0.481     1.503    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.047     1.550    INST_PS2_Keyboard/ascii_code_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ascii_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.231ns (42.702%)  route 0.310ns (57.298%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.595     1.473    INST_PS2_Keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[0]/Q
                         net (fo=32, routed)          0.260     1.874    INST_PS2_Keyboard/ps2_keyboard_0/ps2_code[0]
    SLICE_X39Y51         LUT6 (Prop_lut6_I0_O)        0.045     1.919 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[4]_i_2/O
                         net (fo=1, routed)           0.050     1.969    INST_PS2_Keyboard/ps2_keyboard_0/ascii[4]_i_2_n_0
    SLICE_X39Y51         LUT4 (Prop_lut4_I1_O)        0.045     2.014 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii[4]_i_1/O
                         net (fo=1, routed)           0.000     2.014    INST_PS2_Keyboard/ascii[4]
    SLICE_X39Y51         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.857     1.982    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X39Y51         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[4]/C
                         clock pessimism             -0.247     1.735    
    SLICE_X39Y51         FDRE (Hold_fdre_C_D)         0.092     1.827    INST_PS2_Keyboard/ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/shift_r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.231ns (42.420%)  route 0.314ns (57.580%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.595     1.473    INST_PS2_Keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  INST_PS2_Keyboard/ps2_keyboard_0/ps2_code_reg[3]/Q
                         net (fo=61, routed)          0.232     1.846    INST_PS2_Keyboard/ps2_keyboard_0/ps2_code[3]
    SLICE_X39Y50         LUT6 (Prop_lut6_I3_O)        0.045     1.891 r  INST_PS2_Keyboard/ps2_keyboard_0/shift_r_i_2/O
                         net (fo=1, routed)           0.082     1.973    INST_PS2_Keyboard/ps2_keyboard_0/shift_r_i_2_n_0
    SLICE_X39Y50         LUT6 (Prop_lut6_I2_O)        0.045     2.018 r  INST_PS2_Keyboard/ps2_keyboard_0/shift_r_i_1/O
                         net (fo=1, routed)           0.000     2.018    INST_PS2_Keyboard/ps2_keyboard_0_n_2
    SLICE_X39Y50         FDRE                                         r  INST_PS2_Keyboard/shift_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.857     1.982    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X39Y50         FDRE                                         r  INST_PS2_Keyboard/shift_r_reg/C
                         clock pessimism             -0.247     1.735    
    SLICE_X39Y50         FDRE (Hold_fdre_C_D)         0.092     1.827    INST_PS2_Keyboard/shift_r_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 INST_PS2_Keyboard/ps2_keyboard_0/sync_ffs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.032%)  route 0.125ns (46.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.594     1.472    INST_PS2_Keyboard/ps2_keyboard_0/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/sync_ffs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  INST_PS2_Keyboard/ps2_keyboard_0/sync_ffs_reg[1]/Q
                         net (fo=1, routed)           0.125     1.738    INST_PS2_Keyboard/ps2_keyboard_0/debounce_ps2_data/Q[0]
    SLICE_X40Y43         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.863     1.988    INST_PS2_Keyboard/ps2_keyboard_0/debounce_ps2_data/clk_IBUF_BUFG
    SLICE_X40Y43         FDRE                                         r  INST_PS2_Keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]/C
                         clock pessimism             -0.516     1.472    
    SLICE_X40Y43         FDRE (Hold_fdre_C_D)         0.075     1.547    INST_PS2_Keyboard/ps2_keyboard_0/debounce_ps2_data/flipflops_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 INST_PS2_Keyboard/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.207%)  route 0.114ns (44.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.589     1.467    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X40Y52         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y52         FDRE (Prop_fdre_C_Q)         0.141     1.608 r  INST_PS2_Keyboard/ascii_reg[1]/Q
                         net (fo=1, routed)           0.114     1.722    INST_PS2_Keyboard/ascii_reg_n_0_[1]
    SLICE_X40Y51         FDRE                                         r  INST_PS2_Keyboard/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     1.984    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  INST_PS2_Keyboard/ascii_code_reg[1]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.047     1.530    INST_PS2_Keyboard/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tx_data_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_UART/tx_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.233ns  (logic 0.128ns (54.993%)  route 0.105ns (45.007%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.589     1.467    clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  tx_data_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  tx_data_sig_reg[5]/Q
                         net (fo=1, routed)           0.105     1.700    INST_UART/Q[5]
    SLICE_X43Y51         FDRE                                         r  INST_UART/tx_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     1.984    INST_UART/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  INST_UART/tx_reg_reg[5]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.018     1.501    INST_UART/tx_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 INST_PS2_Keyboard/ascii_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_PS2_Keyboard/ascii_new_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.505%)  route 0.121ns (39.495%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.587     1.465    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X37Y52         FDRE                                         r  INST_PS2_Keyboard/ascii_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y52         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  INST_PS2_Keyboard/ascii_reg[7]/Q
                         net (fo=3, routed)           0.121     1.727    INST_PS2_Keyboard/ps2_keyboard_0/ascii_new_reg
    SLICE_X39Y52         LUT6 (Prop_lut6_I0_O)        0.045     1.772 r  INST_PS2_Keyboard/ps2_keyboard_0/ascii_new_i_1/O
                         net (fo=1, routed)           0.000     1.772    INST_PS2_Keyboard/ps2_keyboard_0_n_5
    SLICE_X39Y52         FDRE                                         r  INST_PS2_Keyboard/ascii_new_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.857     1.982    INST_PS2_Keyboard/clk_IBUF_BUFG
    SLICE_X39Y52         FDRE                                         r  INST_PS2_Keyboard/ascii_new_reg/C
                         clock pessimism             -0.501     1.481    
    SLICE_X39Y52         FDRE (Hold_fdre_C_D)         0.092     1.573    INST_PS2_Keyboard/ascii_new_reg
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 tx_data_sig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            INST_UART/tx_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.589     1.467    clk_IBUF_BUFG
    SLICE_X41Y51         FDRE                                         r  tx_data_sig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y51         FDRE (Prop_fdre_C_Q)         0.128     1.595 r  tx_data_sig_reg[4]/Q
                         net (fo=1, routed)           0.106     1.701    INST_UART/Q[4]
    SLICE_X43Y51         FDRE                                         r  INST_UART/tx_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=110, routed)         0.859     1.984    INST_UART/clk_IBUF_BUFG
    SLICE_X43Y51         FDRE                                         r  INST_UART/tx_reg_reg[4]/C
                         clock pessimism             -0.501     1.483    
    SLICE_X43Y51         FDRE (Hold_fdre_C_D)         0.018     1.501    INST_UART/tx_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.200    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y52    INST_PS2_Keyboard/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y52    INST_PS2_Keyboard/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y52    INST_PS2_Keyboard/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y52    INST_PS2_Keyboard/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y52    INST_PS2_Keyboard/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y52    INST_PS2_Keyboard/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y52    INST_PS2_Keyboard/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X37Y52    INST_PS2_Keyboard/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y51    INST_PS2_Keyboard/ascii_code_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X39Y52    INST_PS2_Keyboard/ascii_new_reg/C



