INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 10:35:58 EDT 2022
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command       create_platform done; 4.84 sec.
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.26 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 5.15 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 78.89 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 99.54 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 93.9 seconds. CPU system time: 12.69 seconds. Elapsed time: 99.54 seconds; current allocated memory: 315.431 MB.
Command   ap_source done; error code: 1; 104.76 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 10:55:21 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.58 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.75 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.78 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 20.26 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 27.15 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 23.32 seconds. CPU system time: 1.2 seconds. Elapsed time: 27.15 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; error code: 1; 30.13 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 13:36:01 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.7 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.89 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.91 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.22 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 12.44 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 19.31 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 17.49 seconds. CPU system time: 1.13 seconds. Elapsed time: 19.32 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; error code: 1; 22.49 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 13:38:32 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.6 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.77 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.79 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 17.4 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 25.96 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.92 seconds. CPU system time: 1.09 seconds. Elapsed time: 25.96 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; error code: 1; 28.96 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 13:39:28 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.37 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.55 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.58 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.13 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.19 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 13.22 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 20.59 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.99 seconds. CPU system time: 0.87 seconds. Elapsed time: 20.59 seconds; current allocated memory: 316.163 MB.
Command   ap_source done; error code: 1; 23.47 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 13:42:11 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.73 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.92 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.94 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 106.19 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 114.66 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 74.37 seconds. CPU system time: 1.37 seconds. Elapsed time: 114.66 seconds; current allocated memory: 316.164 MB.
Command   ap_source done; error code: 1; 117.8 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:01:09 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.77 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.95 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.97 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 405.68 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 426.06 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 141.32 seconds. CPU system time: 6.1 seconds. Elapsed time: 426.06 seconds; current allocated memory: 316.163 MB.
Command   ap_source done; error code: 1; 429.24 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:20:44 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.69 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.91 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.94 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 5.37 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.31 seconds. CPU system time: 0.69 seconds. Elapsed time: 5.37 seconds; current allocated memory: 316.131 MB.
Command   ap_source done; error code: 1; 8.5 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:21:26 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.03 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.18 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.2 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 11.66 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 18.2 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 16.92 seconds. CPU system time: 0.97 seconds. Elapsed time: 18.21 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; error code: 1; 20.61 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:28:15 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.73 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.9 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.93 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 5.28 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.41 seconds. CPU system time: 0.62 seconds. Elapsed time: 5.28 seconds; current allocated memory: 316.131 MB.
Command   ap_source done; error code: 1; 8.41 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:29:03 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.16 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.37 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.39 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 11.7 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 18.26 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 16.86 seconds. CPU system time: 0.98 seconds. Elapsed time: 18.26 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; error code: 1; 20.86 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:37:04 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.65 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.83 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.85 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 5.43 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.38 seconds. CPU system time: 0.65 seconds. Elapsed time: 5.43 seconds; current allocated memory: 316.131 MB.
Command   ap_source done; error code: 1; 8.51 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:37:28 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.12 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.29 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.31 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 5.1 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.52 seconds. CPU system time: 0.61 seconds. Elapsed time: 5.1 seconds; current allocated memory: 316.131 MB.
Command   ap_source done; error code: 1; 7.66 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:40:49 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.72 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.89 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.91 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 5.8 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.69 seconds. CPU system time: 0.73 seconds. Elapsed time: 5.8 seconds; current allocated memory: 316.131 MB.
Command   ap_source done; error code: 1; 8.94 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:41:24 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.13 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.29 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.32 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.19 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 16.39 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 23.48 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 22.14 seconds. CPU system time: 0.95 seconds. Elapsed time: 23.48 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; error code: 1; 26.03 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:44:31 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.71 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.93 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.95 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.22 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 17.21 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 24.48 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 22.66 seconds. CPU system time: 0.95 seconds. Elapsed time: 24.48 seconds; current allocated memory: 316.148 MB.
Command   ap_source done; error code: 1; 27.71 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:45:25 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.11 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.27 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.29 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 17.19 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 24.44 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 23.2 seconds. CPU system time: 0.87 seconds. Elapsed time: 24.45 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; error code: 1; 26.96 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:47:35 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.71 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.9 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.92 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 17.05 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 24.29 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 22.7 seconds. CPU system time: 0.84 seconds. Elapsed time: 24.29 seconds; current allocated memory: 316.164 MB.
Command   ap_source done; error code: 1; 27.42 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:49:14 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.84 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 3.01 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 3.03 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 17.12 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 25.1 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 23.2 seconds. CPU system time: 1.05 seconds. Elapsed time: 25.1 seconds; current allocated memory: 316.149 MB.
Command   ap_source done; error code: 1; 28.34 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:53:26 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.7 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.88 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.9 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 6.14 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 5.06 seconds. CPU system time: 0.83 seconds. Elapsed time: 6.14 seconds; current allocated memory: 316.131 MB.
Command   ap_source done; error code: 1; 9.25 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 14:54:19 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.07 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.23 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.26 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.19 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 16.79 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 24.4 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 22.97 seconds. CPU system time: 0.93 seconds. Elapsed time: 24.41 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; error code: 1; 26.88 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:06:39 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.66 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.83 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.85 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 13.48 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 21.14 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.42 seconds. CPU system time: 0.88 seconds. Elapsed time: 21.14 seconds; current allocated memory: 316.148 MB.
Command   ap_source done; error code: 1; 24.2 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:07:18 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.12 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.12 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.28 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.3 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.19 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 13.34 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 20.75 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.46 seconds. CPU system time: 0.91 seconds. Elapsed time: 20.76 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; error code: 1; 23.28 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:08:17 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.75 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.94 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.96 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 13.42 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 21.5 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.69 seconds. CPU system time: 0.94 seconds. Elapsed time: 21.5 seconds; current allocated memory: 316.148 MB.
Command   ap_source done; error code: 1; 24.69 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:10:36 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.6 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.78 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.81 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.21 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 13.85 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 21.58 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.82 seconds. CPU system time: 0.87 seconds. Elapsed time: 21.58 seconds; current allocated memory: 316.148 MB.
Command   ap_source done; error code: 1; 24.63 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:12:00 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.56 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.74 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.76 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 13.31 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 20.77 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.17 seconds. CPU system time: 0.89 seconds. Elapsed time: 20.77 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; error code: 1; 23.79 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:13:30 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.71 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.89 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.92 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.18 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.26 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 13.77 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 20.72 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.81 seconds. CPU system time: 0.92 seconds. Elapsed time: 20.72 seconds; current allocated memory: 316.148 MB.
Command   ap_source done; error code: 1; 23.92 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:13:56 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 1.99 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.16 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.2 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.25 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 13.78 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 20.72 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 19.15 seconds. CPU system time: 0.92 seconds. Elapsed time: 20.73 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; error code: 1; 23.21 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:15:08 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.48 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.66 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.68 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 5.35 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.55 seconds. CPU system time: 0.65 seconds. Elapsed time: 5.35 seconds; current allocated memory: 316.131 MB.
Command   ap_source done; error code: 1; 8.24 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:15:42 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.12 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command           ap_source done; 0.11 sec.
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.32 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.34 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.27 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 13.55 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 20.34 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.87 seconds. CPU system time: 0.92 seconds. Elapsed time: 20.35 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; error code: 1; 23.01 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:17:08 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.66 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.87 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.9 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.17 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 13.77 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 20.2 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.61 seconds. CPU system time: 0.82 seconds. Elapsed time: 20.2 seconds; current allocated memory: 316.147 MB.
Command   ap_source done; error code: 1; 23.31 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:19:22 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.71 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.88 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.91 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.19 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 14 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 21 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.88 seconds. CPU system time: 1.15 seconds. Elapsed time: 21 seconds; current allocated memory: 316.148 MB.
Command   ap_source done; error code: 1; 24.13 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:20:29 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.58 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.76 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.78 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 13.36 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 20.38 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.56 seconds. CPU system time: 1 seconds. Elapsed time: 20.38 seconds; current allocated memory: 316.148 MB.
Command   ap_source done; error code: 1; 23.39 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:22:46 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.73 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.91 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.96 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.15 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.25 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 13.66 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 21.11 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 18.9 seconds. CPU system time: 1.06 seconds. Elapsed time: 21.11 seconds; current allocated memory: 316.148 MB.
Command   ap_source done; error code: 1; 24.36 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:24:27 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.64 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.82 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.84 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.14 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 21.18 sec.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 28.84 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 22.57 seconds. CPU system time: 1.08 seconds. Elapsed time: 28.85 seconds; current allocated memory: 316.148 MB.
Command   ap_source done; error code: 1; 31.92 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:28:53 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.63 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.81 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.84 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 5.5 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.6 seconds. CPU system time: 0.68 seconds. Elapsed time: 5.5 seconds; current allocated memory: 316.131 MB.
Command   ap_source done; error code: 1; 8.54 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:29:10 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.05 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.25 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.27 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.17 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.23 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 5.29 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 4.81 seconds. CPU system time: 0.64 seconds. Elapsed time: 5.29 seconds; current allocated memory: 316.131 MB.
Command   ap_source done; error code: 1; 7.83 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:29:54 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.56 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.72 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.75 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       ap_source done; error code: 1; 107.56 sec.
Command     csim_design done; error code: 1; 114.68 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 113.08 seconds. CPU system time: 1.11 seconds. Elapsed time: 114.68 seconds; current allocated memory: 316.129 MB.
Command   ap_source done; error code: 1; 117.64 sec.
Command vitis_hls_bin done; error code: 1; 117.65 sec.
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:33:58 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.75 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.93 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.96 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.2 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       ap_source done; error code: 1; 55.21 sec.
Command     csim_design done; error code: 1; 62.11 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 22.12 seconds. CPU system time: 1.75 seconds. Elapsed time: 62.11 seconds; current allocated memory: 316.129 MB.
Command   ap_source done; error code: 1; 65.3 sec.
Command vitis_hls_bin done; error code: 1; 65.31 sec.
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:36:21 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.65 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.82 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.84 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       ap_source done; error code: 1; 48.87 sec.
Command     csim_design done; error code: 1; 55.6 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 54.2 seconds. CPU system time: 0.97 seconds. Elapsed time: 55.6 seconds; current allocated memory: 316.129 MB.
Command   ap_source done; error code: 1; 58.65 sec.
Command vitis_hls_bin done; error code: 1; 58.65 sec.
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:44:43 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.61 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.15 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.79 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.81 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.18 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command       ap_source done; error code: 1; 34.38 sec.
Command     csim_design done; error code: 1; 41.35 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 39.98 seconds. CPU system time: 1.16 seconds. Elapsed time: 41.35 seconds; current allocated memory: 316.129 MB.
Command   ap_source done; error code: 1; 44.37 sec.
Command vitis_hls_bin done; error code: 1; 44.37 sec.
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:46:40 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.69 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.14 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.87 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.9 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.13 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.21 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 200.6 sec.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Command     csim_design done; error code: 1; 207.35 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 26.84 seconds. CPU system time: 2.17 seconds. Elapsed time: 207.35 seconds; current allocated memory: 316.146 MB.
Command   ap_source done; error code: 1; 210.49 sec.
Command vitis_hls_bin done; error code: 1; 210.5 sec.
INFO-FLOW: Workspace /nethome/zchen752/Linear/layer/solution1 opened at Mon Oct 31 15:51:07 EDT 2022
Execute       ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       set_part xcvu11p-flga2577-1-e 
Execute         create_platform xcvu11p-flga2577-1-e -board  
DBG:HLSDevice: Trying to load device library: /tools/software/xilinx/Vitis_HLS/2021.1/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/software/xilinx/Vivado/2021.1/data/parts/arch.xml
DBG:HLSDevice: init success
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcvu11p-flga2577-1-e'
Command         create_platform done; 2.53 sec.
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute             source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.13 sec.
Execute         ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute         config_compile -quiet -complex-mul-dsp=0 
Command       set_part done; 2.69 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute       get_config_interface -m_axi_latency 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       get_config_interface -default_interface 
Execute       get_config_rtl -register_reset_num 
Command     open_solution done; 2.72 sec.
Execute     set_part xcvu11p-flga2577-1-e 
INFO: [HLS 200-1510] Running: set_part xcvu11p-flga2577-1-e 
Execute       create_platform xcvu11p-flga2577-1-e -board  
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
Execute       source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/saxilite.gen 
Execute           source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/maxi.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/util.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/software/xilinx/Vitis_HLS/2021.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.12 sec.
Execute       ap_part_info -name xcvu11p-flga2577-1-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 0.16 sec.
Execute     create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     csim_design -clean 
INFO: [HLS 200-1510] Running: csim_design -clean 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       source csim/.lst_opt.tcl 
ERROR: [SIM 211-107] error deleting "csim/build": file already exists
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.06 seconds; current allocated memory: 315.986 MB.
Command   ap_source done; error code: 1; 2.98 sec.
Execute   cleanup_all 
