{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 24 22:42:28 2016 " "Info: Processing started: Thu Nov 24 22:42:28 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ballgame -c ballgame " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ballgame -c ballgame" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/avconf/avconf.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Audio_Controller/avconf/avconf.v" { { "Info" "ISGN_ENTITY_NAME" "1 avconf " "Info: Found entity 1: avconf" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/avconf/I2C_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Audio_Controller/avconf/I2C_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2C_Controller " "Info: Found entity 1: I2C_Controller" {  } { { "Audio_Controller/avconf/I2C_Controller.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/I2C_Controller.v" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/Altera_UP_Audio_Bit_Counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_Audio_Bit_Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Bit_Counter " "Info: Found entity 1: Altera_UP_Audio_Bit_Counter" {  } { { "Audio_Controller/Altera_UP_Audio_Bit_Counter.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Altera_UP_Audio_Bit_Counter.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/Altera_UP_Audio_In_Deserializer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_Audio_In_Deserializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_In_Deserializer " "Info: Found entity 1: Altera_UP_Audio_In_Deserializer" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/Altera_UP_Audio_Out_Serializer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_Audio_Out_Serializer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Audio_Out_Serializer " "Info: Found entity 1: Altera_UP_Audio_Out_Serializer" {  } { { "Audio_Controller/Altera_UP_Audio_Out_Serializer.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Altera_UP_Audio_Out_Serializer.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/Altera_UP_Clock_Edge.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_Clock_Edge.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_Clock_Edge " "Info: Found entity 1: Altera_UP_Clock_Edge" {  } { { "Audio_Controller/Altera_UP_Clock_Edge.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Altera_UP_Clock_Edge.v" 10 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/Altera_UP_SYNC_FIFO.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Audio_Controller/Altera_UP_SYNC_FIFO.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_SYNC_FIFO " "Info: Found entity 1: Altera_UP_SYNC_FIFO" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Altera_UP_SYNC_FIFO.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/Audio_Clock.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Audio_Controller/Audio_Clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Clock " "Info: Found entity 1: Audio_Clock" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Audio_Clock.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Audio_Controller/Audio_Controller.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file Audio_Controller/Audio_Controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Audio_Controller " "Info: Found entity 1: Audio_Controller" {  } { { "Audio_Controller/Audio_Controller.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Audio_Controller.v" 11 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file music.v" { { "Info" "ISGN_ENTITY_NAME" "1 music " "Info: Found entity 1: music" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "music_paly.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file music_paly.v" { { "Info" "ISGN_ENTITY_NAME" "1 music_paly " "Info: Found entity 1: music_paly" {  } { { "music_paly.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music_paly.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_disp.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_disp " "Info: Found entity 1: vga_disp" {  } { { "vga_disp.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/vga_disp.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sys_top.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file sys_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sys_top " "Info: Found entity 1: sys_top" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keyboard.v(67) " "Warning (10268): Verilog HDL information at keyboard.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Info: Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG7_LUT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sig.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_sig.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sig " "Info: Found entity 1: vga_sig" {  } { { "vga_sig.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/vga_sig.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FSM.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FSM.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Info: Found entity 1: FSM" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "disp_sel sys_top.v(110) " "Warning (10236): Verilog HDL Implicit Net warning at sys_top.v(110): created implicit net for \"disp_sel\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "sys_top " "Info: Elaborating entity \"sys_top\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sig vga_sig:u0 " "Info: Elaborating entity \"vga_sig\" for hierarchy \"vga_sig:u0\"" {  } { { "sys_top.v" "u0" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 80 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sig.v(35) " "Warning (10230): Verilog HDL assignment warning at vga_sig.v(35): truncated value with size 32 to match size of target (10)" {  } { { "vga_sig.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/vga_sig.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 vga_sig.v(48) " "Warning (10230): Verilog HDL assignment warning at vga_sig.v(48): truncated value with size 32 to match size of target (10)" {  } { { "vga_sig.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/vga_sig.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:u1 " "Info: Elaborating entity \"keyboard\" for hierarchy \"keyboard:u1\"" {  } { { "sys_top.v" "u1" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 93 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 keyboard.v(79) " "Warning (10230): Verilog HDL assignment warning at keyboard.v(79): truncated value with size 32 to match size of target (4)" {  } { { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "keyboard.v(81) " "Critical Warning (10237): Verilog HDL warning at keyboard.v(81): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "keyboard.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/keyboard.v" 81 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT:u2 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT:u2\"" {  } { { "sys_top.v" "u2" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:u3 " "Info: Elaborating entity \"FSM\" for hierarchy \"FSM:u3\"" {  } { { "sys_top.v" "u3" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 126 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(111) " "Warning (10230): Verilog HDL assignment warning at FSM.v(111): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(112) " "Warning (10230): Verilog HDL assignment warning at FSM.v(112): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(113) " "Warning (10230): Verilog HDL assignment warning at FSM.v(113): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(122) " "Warning (10230): Verilog HDL assignment warning at FSM.v(122): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(123) " "Warning (10230): Verilog HDL assignment warning at FSM.v(123): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(124) " "Warning (10230): Verilog HDL assignment warning at FSM.v(124): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(133) " "Warning (10230): Verilog HDL assignment warning at FSM.v(133): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(134) " "Warning (10230): Verilog HDL assignment warning at FSM.v(134): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(135) " "Warning (10230): Verilog HDL assignment warning at FSM.v(135): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(144) " "Warning (10230): Verilog HDL assignment warning at FSM.v(144): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(145) " "Warning (10230): Verilog HDL assignment warning at FSM.v(145): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(146) " "Warning (10230): Verilog HDL assignment warning at FSM.v(146): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(166) " "Warning (10230): Verilog HDL assignment warning at FSM.v(166): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(167) " "Warning (10230): Verilog HDL assignment warning at FSM.v(167): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(170) " "Warning (10230): Verilog HDL assignment warning at FSM.v(170): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(171) " "Warning (10230): Verilog HDL assignment warning at FSM.v(171): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(174) " "Warning (10230): Verilog HDL assignment warning at FSM.v(174): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(175) " "Warning (10230): Verilog HDL assignment warning at FSM.v(175): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(178) " "Warning (10230): Verilog HDL assignment warning at FSM.v(178): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(179) " "Warning (10230): Verilog HDL assignment warning at FSM.v(179): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(303) " "Warning (10230): Verilog HDL assignment warning at FSM.v(303): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(309) " "Warning (10230): Verilog HDL assignment warning at FSM.v(309): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(315) " "Warning (10230): Verilog HDL assignment warning at FSM.v(315): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 FSM.v(321) " "Warning (10230): Verilog HDL assignment warning at FSM.v(321): truncated value with size 32 to match size of target (10)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(332) " "Warning (10230): Verilog HDL assignment warning at FSM.v(332): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 332 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(336) " "Warning (10230): Verilog HDL assignment warning at FSM.v(336): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 336 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(349) " "Warning (10230): Verilog HDL assignment warning at FSM.v(349): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 FSM.v(353) " "Warning (10230): Verilog HDL assignment warning at FSM.v(353): truncated value with size 32 to match size of target (4)" {  } { { "FSM.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/FSM.v" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_disp vga_disp:u4 " "Info: Elaborating entity \"vga_disp\" for hierarchy \"vga_disp:u4\"" {  } { { "sys_top.v" "u4" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 146 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music_paly music_paly:u5 " "Info: Elaborating entity \"music_paly\" for hierarchy \"music_paly:u5\"" {  } { { "sys_top.v" "u5" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "music music_paly:u5\|music:music " "Info: Elaborating entity \"music\" for hierarchy \"music_paly:u5\|music:music\"" {  } { { "music_paly.v" "music" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music_paly.v" 51 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 music.v(14) " "Warning (10230): Verilog HDL assignment warning at music.v(14): truncated value with size 32 to match size of target (2)" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 24 music.v(25) " "Warning (10230): Verilog HDL assignment warning at music.v(25): truncated value with size 32 to match size of target (24)" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 music.v(68) " "Warning (10230): Verilog HDL assignment warning at music.v(68): truncated value with size 32 to match size of target (14)" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 music.v(103) " "Warning (10230): Verilog HDL assignment warning at music.v(103): truncated value with size 32 to match size of target (8)" {  } { { "music.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Controller music_paly:u5\|Audio_Controller:Audio_Controller " "Info: Elaborating entity \"Audio_Controller\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\"" {  } { { "music_paly.v" "Audio_Controller" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music_paly.v" 95 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Clock_Edge music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges " "Info: Elaborating entity \"Altera_UP_Clock_Edge\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Clock_Edge:Bit_Clock_Edges\"" {  } { { "Audio_Controller/Audio_Controller.v" "Bit_Clock_Edges" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Audio_Controller.v" 182 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_In_Deserializer music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer " "Info: Elaborating entity \"Altera_UP_Audio_In_Deserializer\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_In_Deserializer" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Audio_Controller.v" 237 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Bit_Counter music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter " "Info: Elaborating entity \"Altera_UP_Audio_Bit_Counter\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_Audio_Bit_Counter:Audio_Out_Bit_Counter\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_Out_Bit_Counter" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 159 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_SYNC_FIFO music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO " "Info: Elaborating entity \"Altera_UP_SYNC_FIFO\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\"" {  } { { "Audio_Controller/Altera_UP_Audio_In_Deserializer.v" "Audio_In_Left_Channel_FIFO" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Altera_UP_Audio_In_Deserializer.v" 181 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Info: Elaborating entity \"scfifo\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "Sync_FIFO" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Info: Elaborated megafunction instantiation \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\"" {  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO " "Info: Instantiated megafunction \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Info: Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Info: Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Info: Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Info: Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Info: Parameter \"lpm_width\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Info: Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Info: Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Info: Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Info: Parameter \"use_eab\" = \"ON\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Audio_Controller/Altera_UP_SYNC_FIFO.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Altera_UP_SYNC_FIFO.v" 115 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5041.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/scfifo_5041.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5041 " "Info: Found entity 1: scfifo_5041" {  } { { "db/scfifo_5041.tdf" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/scfifo_5041.tdf" 24 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5041 music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated " "Info: Elaborating entity \"scfifo_5041\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/altera/90/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_on31.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/a_dpfifo_on31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_on31 " "Info: Found entity 1: a_dpfifo_on31" {  } { { "db/a_dpfifo_on31.tdf" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/a_dpfifo_on31.tdf" 32 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_on31 music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo " "Info: Elaborating entity \"a_dpfifo_on31\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\"" {  } { { "db/scfifo_5041.tdf" "dpfifo" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/scfifo_5041.tdf" 37 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rc81.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_rc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rc81 " "Info: Found entity 1: altsyncram_rc81" {  } { { "db/altsyncram_rc81.tdf" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/altsyncram_rc81.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rc81 music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram " "Info: Elaborating entity \"altsyncram_rc81\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|altsyncram_rc81:FIFOram\"" {  } { { "db/a_dpfifo_on31.tdf" "FIFOram" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/a_dpfifo_on31.tdf" 45 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_2o8.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cmpr_2o8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_2o8 " "Info: Found entity 1: cmpr_2o8" {  } { { "db/cmpr_2o8.tdf" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/cmpr_2o8.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:almost_full_comparer " "Info: Elaborating entity \"cmpr_2o8\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:almost_full_comparer\"" {  } { { "db/a_dpfifo_on31.tdf" "almost_full_comparer" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/a_dpfifo_on31.tdf" 54 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_2o8 music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:three_comparison " "Info: Elaborating entity \"cmpr_2o8\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cmpr_2o8:three_comparison\"" {  } { { "db/a_dpfifo_on31.tdf" "three_comparison" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/a_dpfifo_on31.tdf" 55 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d5b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_d5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d5b " "Info: Found entity 1: cntr_d5b" {  } { { "db/cntr_d5b.tdf" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/cntr_d5b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_d5b music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_d5b:rd_ptr_msb " "Info: Elaborating entity \"cntr_d5b\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_d5b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_on31.tdf" "rd_ptr_msb" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/a_dpfifo_on31.tdf" 56 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_q57.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_q57.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_q57 " "Info: Found entity 1: cntr_q57" {  } { { "db/cntr_q57.tdf" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/cntr_q57.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_q57 music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter " "Info: Elaborating entity \"cntr_q57\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_q57:usedw_counter\"" {  } { { "db/a_dpfifo_on31.tdf" "usedw_counter" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/a_dpfifo_on31.tdf" 57 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_e5b.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_e5b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_e5b " "Info: Found entity 1: cntr_e5b" {  } { { "db/cntr_e5b.tdf" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/cntr_e5b.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_e5b music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr " "Info: Elaborating entity \"cntr_e5b\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_In_Deserializer:Audio_In_Deserializer\|Altera_UP_SYNC_FIFO:Audio_In_Left_Channel_FIFO\|scfifo:Sync_FIFO\|scfifo_5041:auto_generated\|a_dpfifo_on31:dpfifo\|cntr_e5b:wr_ptr\"" {  } { { "db/a_dpfifo_on31.tdf" "wr_ptr" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/a_dpfifo_on31.tdf" 58 2 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_Audio_Out_Serializer music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer " "Info: Elaborating entity \"Altera_UP_Audio_Out_Serializer\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Altera_UP_Audio_Out_Serializer:Audio_Out_Serializer\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Out_Serializer" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Audio_Controller.v" 265 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Audio_Clock music_paly:u5\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock " "Info: Elaborating entity \"Audio_Clock\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\"" {  } { { "Audio_Controller/Audio_Controller.v" "Audio_Clock" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Audio_Controller.v" 277 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll music_paly:u5\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"music_paly:u5\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "altpll_component" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "music_paly:u5\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"music_paly:u5\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\"" {  } { { "Audio_Controller/Audio_Clock.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "music_paly:u5\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component " "Info: Instantiated megafunction \"music_paly:u5\|Audio_Controller:Audio_Controller\|Audio_Clock:Audio_Clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 4 " "Info: Parameter \"clk0_divide_by\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Info: Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Info: Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Info: Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Info: Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Audio_Clock " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Audio_Clock\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Info: Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Info: Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Info: Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "Audio_Controller/Audio_Clock.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/Audio_Clock.v" 94 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avconf music_paly:u5\|avconf:avc " "Info: Elaborating entity \"avconf\" for hierarchy \"music_paly:u5\|avconf:avc\"" {  } { { "music_paly.v" "avc" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/music_paly.v" 102 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(68) " "Warning (10230): Verilog HDL assignment warning at avconf.v(68): truncated value with size 32 to match size of target (16)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 avconf.v(119) " "Warning (10230): Verilog HDL assignment warning at avconf.v(119): truncated value with size 32 to match size of target (6)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 avconf.v(136) " "Warning (10230): Verilog HDL assignment warning at avconf.v(136): truncated value with size 32 to match size of target (16)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "avconf.v(130) " "Warning (10270): Verilog HDL Case Statement warning at avconf.v(130): incomplete case statement has no default case item" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LUT_DATA avconf.v(130) " "Warning (10240): Verilog HDL Always Construct warning at avconf.v(130): inferring latch(es) for variable \"LUT_DATA\", which holds its previous value in one or more paths through the always construct" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[0\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[0\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[1\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[1\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[2\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[2\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[3\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[3\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[4\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[4\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[5\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[5\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[6\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[6\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[7\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[7\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[8\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[8\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[9\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[9\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[10\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[10\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[11\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[11\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[12\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[12\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[13\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[13\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[14\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[14\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LUT_DATA\[15\] avconf.v(130) " "Info (10041): Inferred latch for \"LUT_DATA\[15\]\" at avconf.v(130)" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "I2C_Controller music_paly:u5\|avconf:avc\|I2C_Controller:u0 " "Info: Elaborating entity \"I2C_Controller\" for hierarchy \"music_paly:u5\|avconf:avc\|I2C_Controller:u0\"" {  } { { "Audio_Controller/avconf/avconf.v" "u0" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 84 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(78) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(78): truncated value with size 32 to match size of target (1)" {  } { { "Audio_Controller/avconf/I2C_Controller.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/I2C_Controller.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 I2C_Controller.v(77) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(77): truncated value with size 32 to match size of target (1)" {  } { { "Audio_Controller/avconf/I2C_Controller.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/I2C_Controller.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 I2C_Controller.v(90) " "Warning (10230): Verilog HDL assignment warning at I2C_Controller.v(90): truncated value with size 32 to match size of target (6)" {  } { { "Audio_Controller/avconf/I2C_Controller.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/I2C_Controller.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_disp:u4\|Mult0 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_disp:u4\|Mult0\"" {  } { { "vga_disp.v" "Mult0" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/vga_disp.v" 67 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MULT_INFERRED" "vga_disp:u4\|Mult1 lpm_mult " "Info: Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"vga_disp:u4\|Mult1\"" {  } { { "vga_disp.v" "Mult1" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/vga_disp.v" 67 -1 0 } }  } 0 0 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_disp:u4\|lpm_mult:Mult0 " "Info: Elaborated megafunction instantiation \"vga_disp:u4\|lpm_mult:Mult0\"" {  } { { "vga_disp.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/vga_disp.v" 67 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_disp:u4\|lpm_mult:Mult0 " "Info: Instantiated megafunction \"vga_disp:u4\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 11 " "Info: Parameter \"LPM_WIDTHA\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Info: Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 22 " "Info: Parameter \"LPM_WIDTHP\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 22 " "Info: Parameter \"LPM_WIDTHR\" = \"22\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Info: Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Info: Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Info: Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Info: Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "DEDICATED_MULTIPLIER_CIRCUITRY AUTO " "Info: Parameter \"DEDICATED_MULTIPLIER_CIRCUITRY\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "vga_disp.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/vga_disp.v" 67 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_rn01.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mult_rn01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_rn01 " "Info: Found entity 1: mult_rn01" {  } { { "db/mult_rn01.tdf" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/db/mult_rn01.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "Warning: 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 0 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[2\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[8\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[9\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[1\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[7\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[0\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[10\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[4\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[11\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[3\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[6\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[5\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[15\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[13\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[3\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[3\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[14\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[4\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[4\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "music_paly:u5\|avconf:avc\|LUT_DATA\[12\] " "Warning: Latch music_paly:u5\|avconf:avc\|LUT_DATA\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA music_paly:u5\|avconf:avc\|LUT_INDEX\[5\] " "Warning: Ports D and ENA on the latch are fed by the same signal music_paly:u5\|avconf:avc\|LUT_INDEX\[5\]" {  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 97 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "Audio_Controller/avconf/avconf.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/Audio_Controller/avconf/avconf.v" 130 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "VGA_SYNC GND " "Warning (13410): Pin \"VGA_SYNC\" is stuck at GND" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "7 7 " "Info: 7 registers lost all their fanouts during netlist optimizations. The first 7 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music_paly:u5\|avconf:avc\|mSetup_ST~25 " "Info: Register \"music_paly:u5\|avconf:avc\|mSetup_ST~25\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "music_paly:u5\|avconf:avc\|mSetup_ST~26 " "Info: Register \"music_paly:u5\|avconf:avc\|mSetup_ST~26\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM:u3\|ball_dir~81 " "Info: Register \"FSM:u3\|ball_dir~81\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM:u3\|ball_dir~82 " "Info: Register \"FSM:u3\|ball_dir~82\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM:u3\|block_dir~21 " "Info: Register \"FSM:u3\|block_dir~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "FSM:u3\|block_dir~22 " "Info: Register \"FSM:u3\|block_dir~22\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "keyboard:u1\|state~21 " "Info: Register \"keyboard:u1\|state~21\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "ballgame " "Warning: Ignored assignments for entity \"ballgame\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity ballgame -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity ballgame -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ballgame -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity ballgame -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/ballgame.map.smsg " "Info: Generated suppressed messages file F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/ballgame.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Warning: Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "Warning (15610): No output dependent on input pin \"SW\[0\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "Warning (15610): No output dependent on input pin \"SW\[1\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "Warning (15610): No output dependent on input pin \"SW\[2\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "Warning (15610): No output dependent on input pin \"SW\[3\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "Warning (15610): No output dependent on input pin \"SW\[4\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "Warning (15610): No output dependent on input pin \"SW\[5\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "Warning (15610): No output dependent on input pin \"SW\[6\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "Warning (15610): No output dependent on input pin \"SW\[7\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "Warning (15610): No output dependent on input pin \"SW\[8\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "Warning (15610): No output dependent on input pin \"SW\[9\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "Warning (15610): No output dependent on input pin \"SW\[10\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "Warning (15610): No output dependent on input pin \"SW\[11\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "Warning (15610): No output dependent on input pin \"SW\[12\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "Warning (15610): No output dependent on input pin \"SW\[13\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "Warning (15610): No output dependent on input pin \"SW\[14\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "Warning (15610): No output dependent on input pin \"SW\[15\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "Warning (15610): No output dependent on input pin \"SW\[16\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "Warning (15610): No output dependent on input pin \"SW\[17\]\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "Warning (15610): No output dependent on input pin \"CLOCK_27\"" {  } { { "sys_top.v" "" { Text "F:/Taobao/project_ing_2016/verilog009_ball_game/DE2-35/sys_top.v" 20 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2284 " "Info: Implemented 2284 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "52 " "Info: Implemented 52 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Info: Implemented 4 bidirectional pins" {  } {  } 0 0 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2072 " "Info: Implemented 2072 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Info: Implemented 128 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 ClockLock PLLs" {  } {  } 0 0 "Implemented %1!d! ClockLock PLLs" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Info: Implemented 4 DSP elements" {  } {  } 0 0 "Implemented %1!d! DSP elements" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 103 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 103 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "300 " "Info: Peak virtual memory: 300 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 24 22:42:41 2016 " "Info: Processing ended: Thu Nov 24 22:42:41 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Info: Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
