Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Nov 19 20:37:56 2024
| Host         : CSE-P07-2168-47 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (27)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (122)
5. checking no_input_delay (1)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (27)
-------------------------
 There are 27 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (122)
--------------------------------------------------
 There are 122 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  130          inf        0.000                      0                  130           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           130 Endpoints
Min Delay           130 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            W_data[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.840ns  (logic 5.451ns (46.037%)  route 6.389ns (53.963%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.989     1.408    counter/Q[2]
    SLICE_X3Y8           LUT2 (Prop_lut2_I1_O)        0.299     1.707 r  counter/RegFile_reg_r1_0_15_0_5_i_3/O
                         net (fo=24, routed)          1.066     2.773    rf/RegFile_reg_r2_0_15_0_5/ADDRA2
    SLICE_X2Y8           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     2.921 r  rf/RegFile_reg_r2_0_15_0_5/RAMA/O
                         net (fo=2, routed)           0.697     3.618    alu/S[0]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.752     4.370 r  alu/_inferred__1/i__carry/O[1]
                         net (fo=1, routed)           0.983     5.353    counter/data0[1]
    SLICE_X4Y9           LUT6 (Prop_lut6_I0_O)        0.303     5.656 r  counter/W_data_OBUF[1]_inst_i_1/O
                         net (fo=3, routed)           2.654     8.310    W_data_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.840 r  W_data_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.840    W_data[1]
    E19                                                               r  W_data[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            W_data[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.671ns  (logic 5.546ns (47.514%)  route 6.126ns (52.486%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.989     1.408    counter/Q[2]
    SLICE_X3Y8           LUT2 (Prop_lut2_I1_O)        0.299     1.707 r  counter/RegFile_reg_r1_0_15_0_5_i_3/O
                         net (fo=24, routed)          1.066     2.773    rf/RegFile_reg_r2_0_15_0_5/ADDRA2
    SLICE_X2Y8           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.897 r  rf/RegFile_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.974     3.871    counter/B_data[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.124     3.995 r  counter/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.995    alu/S[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.545 r  alu/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.545    alu/_inferred__1/i__carry_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.767 r  alu/_inferred__1/i__carry__0/O[0]
                         net (fo=1, routed)           0.825     5.592    counter/data0[4]
    SLICE_X4Y10          LUT6 (Prop_lut6_I0_O)        0.299     5.891 r  counter/W_data_OBUF[4]_inst_i_1/O
                         net (fo=3, routed)           2.272     8.163    W_data_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         3.509    11.671 r  W_data_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.671    W_data[4]
    W18                                                               r  W_data[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            W_data[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.559ns  (logic 5.563ns (48.130%)  route 5.996ns (51.870%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.989     1.408    counter/Q[2]
    SLICE_X3Y8           LUT2 (Prop_lut2_I1_O)        0.299     1.707 r  counter/RegFile_reg_r1_0_15_0_5_i_3/O
                         net (fo=24, routed)          1.066     2.773    rf/RegFile_reg_r2_0_15_0_5/ADDRA2
    SLICE_X2Y8           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.897 r  rf/RegFile_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.974     3.871    counter/B_data[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.124     3.995 r  counter/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.995    alu/S[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.545 r  alu/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.545    alu/_inferred__1/i__carry_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.784 r  alu/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.809     5.592    counter/data0[6]
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.302     5.894 r  counter/W_data_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           2.158     8.053    W_data_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.506    11.559 r  W_data_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.559    W_data[6]
    U14                                                               r  W_data[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            W_data[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.182ns  (logic 5.421ns (48.478%)  route 5.761ns (51.522%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.989     1.408    counter/Q[2]
    SLICE_X3Y8           LUT2 (Prop_lut2_I1_O)        0.299     1.707 r  counter/RegFile_reg_r1_0_15_0_5_i_3/O
                         net (fo=24, routed)          1.066     2.773    rf/RegFile_reg_r2_0_15_0_5/ADDRA2
    SLICE_X2Y8           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.897 r  rf/RegFile_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.974     3.871    counter/B_data[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.124     3.995 r  counter/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.995    alu/S[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     4.635 r  alu/_inferred__1/i__carry/O[3]
                         net (fo=1, routed)           0.652     5.287    counter/data0[3]
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.306     5.593 r  counter/W_data_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           2.080     7.673    W_data_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         3.509    11.182 r  W_data_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.182    W_data[3]
    V19                                                               r  W_data[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            W_data[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.149ns  (logic 5.667ns (50.834%)  route 5.482ns (49.166%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.989     1.408    counter/Q[2]
    SLICE_X3Y8           LUT2 (Prop_lut2_I1_O)        0.299     1.707 r  counter/RegFile_reg_r1_0_15_0_5_i_3/O
                         net (fo=24, routed)          1.066     2.773    rf/RegFile_reg_r2_0_15_0_5/ADDRA2
    SLICE_X2Y8           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.897 r  rf/RegFile_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.974     3.871    counter/B_data[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.124     3.995 r  counter/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.995    alu/S[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.545 r  alu/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.545    alu/_inferred__1/i__carry_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.879 r  alu/_inferred__1/i__carry__0/O[1]
                         net (fo=1, routed)           0.568     5.447    counter/data0[5]
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.303     5.750 r  counter/W_data_OBUF[5]_inst_i_1/O
                         net (fo=3, routed)           1.885     7.635    W_data_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.514    11.149 r  W_data_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.149    W_data[5]
    U15                                                               r  W_data[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            W_data[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.065ns  (logic 5.349ns (48.340%)  route 5.716ns (51.660%))
  Logic Levels:           7  (CARRY4=1 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.989     1.408    counter/Q[2]
    SLICE_X3Y8           LUT2 (Prop_lut2_I1_O)        0.299     1.707 r  counter/RegFile_reg_r1_0_15_0_5_i_3/O
                         net (fo=24, routed)          1.066     2.773    rf/RegFile_reg_r2_0_15_0_5/ADDRA2
    SLICE_X2Y8           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.897 r  rf/RegFile_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.974     3.871    counter/B_data[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.124     3.995 r  counter/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.995    alu/S[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     4.575 r  alu/_inferred__1/i__carry/O[2]
                         net (fo=1, routed)           0.311     4.886    counter/data0[2]
    SLICE_X4Y9           LUT6 (Prop_lut6_I5_O)        0.302     5.188 r  counter/W_data_OBUF[2]_inst_i_1/O
                         net (fo=3, routed)           2.377     7.564    W_data_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         3.501    11.065 r  W_data_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.065    W_data[2]
    U19                                                               r  W_data[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            W_data[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.012ns  (logic 5.636ns (51.177%)  route 5.376ns (48.823%))
  Logic Levels:           8  (CARRY4=2 FDCE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.989     1.408    counter/Q[2]
    SLICE_X3Y8           LUT2 (Prop_lut2_I1_O)        0.299     1.707 r  counter/RegFile_reg_r1_0_15_0_5_i_3/O
                         net (fo=24, routed)          1.066     2.773    rf/RegFile_reg_r2_0_15_0_5/ADDRA2
    SLICE_X2Y8           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.897 r  rf/RegFile_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.974     3.871    counter/B_data[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.124     3.995 r  counter/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.995    alu/S[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.545 r  alu/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.545    alu/_inferred__1/i__carry_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     4.858 r  alu/_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.429     5.287    counter/data0[7]
    SLICE_X4Y10          LUT6 (Prop_lut6_I5_O)        0.306     5.593 r  counter/W_data_OBUF[7]_inst_i_1/O
                         net (fo=5, routed)           1.918     7.511    W_data_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.501    11.012 r  W_data_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.012    W_data[7]
    V14                                                               r  W_data[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            W_data[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.305ns  (logic 5.245ns (50.895%)  route 5.060ns (49.106%))
  Logic Levels:           6  (CARRY4=1 FDCE=1 LUT2=1 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.989     1.408    counter/Q[2]
    SLICE_X3Y8           LUT2 (Prop_lut2_I1_O)        0.299     1.707 r  counter/RegFile_reg_r1_0_15_0_5_i_3/O
                         net (fo=24, routed)          1.066     2.773    rf/RegFile_reg_r2_0_15_0_5/ADDRA2
    SLICE_X2Y8           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.148     2.921 r  rf/RegFile_reg_r2_0_15_0_5/RAMA/O
                         net (fo=2, routed)           0.697     3.618    alu/S[0]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.575     4.193 r  alu/_inferred__1/i__carry/O[0]
                         net (fo=1, routed)           0.440     4.633    counter/data0[0]
    SLICE_X3Y8           LUT6 (Prop_lut6_I0_O)        0.299     4.932 r  counter/W_data_OBUF[0]_inst_i_1/O
                         net (fo=3, routed)           1.869     6.800    W_data_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.505    10.305 r  W_data_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.305    W_data[0]
    U16                                                               r  W_data[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/RegFile_reg_r1_0_15_6_7/SP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.647ns  (logic 2.057ns (30.945%)  route 4.590ns (69.055%))
  Logic Levels:           7  (CARRY4=2 FDCE=1 LUT2=1 LUT5=1 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.989     1.408    counter/Q[2]
    SLICE_X3Y8           LUT2 (Prop_lut2_I1_O)        0.299     1.707 r  counter/RegFile_reg_r1_0_15_0_5_i_3/O
                         net (fo=24, routed)          1.066     2.773    rf/RegFile_reg_r2_0_15_0_5/ADDRA2
    SLICE_X2Y8           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.897 r  rf/RegFile_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.974     3.871    counter/B_data[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.124     3.995 r  counter/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.995    alu/S[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.545 r  alu/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.545    alu/_inferred__1/i__carry_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.784 r  alu/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.809     5.592    counter/data0[6]
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.302     5.894 r  counter/W_data_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.753     6.647    rf/RegFile_reg_r1_0_15_6_7/D
    SLICE_X2Y10          RAMD32                                       r  rf/RegFile_reg_r1_0_15_6_7/SP/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/RegFile_reg_r2_0_15_6_7/DP/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.647ns  (logic 2.057ns (30.945%)  route 4.590ns (69.055%))
  Logic Levels:           7  (CARRY4=2 FDCE=1 LUT2=1 LUT5=1 LUT6=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.419     0.419 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.989     1.408    counter/Q[2]
    SLICE_X3Y8           LUT2 (Prop_lut2_I1_O)        0.299     1.707 r  counter/RegFile_reg_r1_0_15_0_5_i_3/O
                         net (fo=24, routed)          1.066     2.773    rf/RegFile_reg_r2_0_15_0_5/ADDRA2
    SLICE_X2Y8           RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.124     2.897 r  rf/RegFile_reg_r2_0_15_0_5/RAMA_D1/O
                         net (fo=2, routed)           0.974     3.871    counter/B_data[1]
    SLICE_X3Y9           LUT5 (Prop_lut5_I0_O)        0.124     3.995 r  counter/i__carry_i_4/O
                         net (fo=1, routed)           0.000     3.995    alu/S[1]
    SLICE_X3Y9           CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.545 r  alu/_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.545    alu/_inferred__1/i__carry_n_0
    SLICE_X3Y10          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     4.784 r  alu/_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.809     5.592    counter/data0[6]
    SLICE_X1Y10          LUT6 (Prop_lut6_I5_O)        0.302     5.894 r  counter/W_data_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.753     6.647    rf/RegFile_reg_r2_0_15_6_7/D
    SLICE_X2Y10          RAMD32                                       r  rf/RegFile_reg_r2_0_15_6_7/DP/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.227ns (63.728%)  route 0.129ns (36.272%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.128     0.128 f  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.129     0.257    counter/Q[2]
    SLICE_X1Y10          LUT3 (Prop_lut3_I1_O)        0.099     0.356 r  counter/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.356    counter/count[1]_i_1_n_0
    SLICE_X1Y10          FDCE                                         r  counter/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.387ns  (logic 0.183ns (47.327%)  route 0.204ns (52.673%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[0]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  counter/count_reg[0]/Q
                         net (fo=48, routed)          0.204     0.345    counter/Q[0]
    SLICE_X1Y10          LUT3 (Prop_lut3_I0_O)        0.042     0.387 r  counter/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.387    counter/count[2]_i_1_n_0
    SLICE_X1Y10          FDCE                                         r  counter/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            counter/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[0]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  counter/count_reg[0]/Q
                         net (fo=48, routed)          0.204     0.345    counter/Q[0]
    SLICE_X1Y10          LUT3 (Prop_lut3_I0_O)        0.045     0.390 r  counter/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.390    counter/count[0]_i_1_n_0
    SLICE_X1Y10          FDCE                                         r  counter/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/RegFile_reg_r1_0_15_6_7/DP/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.128ns (31.293%)  route 0.281ns (68.707%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.281     0.409    rf/RegFile_reg_r1_0_15_6_7/A2
    SLICE_X2Y10          RAMD32                                       r  rf/RegFile_reg_r1_0_15_6_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/RegFile_reg_r1_0_15_6_7/SP/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.128ns (31.293%)  route 0.281ns (68.707%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.281     0.409    rf/RegFile_reg_r1_0_15_6_7/A2
    SLICE_X2Y10          RAMD32                                       r  rf/RegFile_reg_r1_0_15_6_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/RegFile_reg_r1_0_15_6_7__0/DP/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.128ns (31.293%)  route 0.281ns (68.707%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.281     0.409    rf/RegFile_reg_r1_0_15_6_7__0/A2
    SLICE_X2Y10          RAMD32                                       r  rf/RegFile_reg_r1_0_15_6_7__0/DP/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/RegFile_reg_r1_0_15_6_7__0/SP/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.128ns (31.293%)  route 0.281ns (68.707%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.281     0.409    rf/RegFile_reg_r1_0_15_6_7__0/A2
    SLICE_X2Y10          RAMD32                                       r  rf/RegFile_reg_r1_0_15_6_7__0/SP/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/RegFile_reg_r2_0_15_6_7/DP/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.128ns (31.293%)  route 0.281ns (68.707%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.281     0.409    rf/RegFile_reg_r2_0_15_6_7/A2
    SLICE_X2Y10          RAMD32                                       r  rf/RegFile_reg_r2_0_15_6_7/DP/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/RegFile_reg_r2_0_15_6_7/SP/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.128ns (31.293%)  route 0.281ns (68.707%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.281     0.409    rf/RegFile_reg_r2_0_15_6_7/A2
    SLICE_X2Y10          RAMD32                                       r  rf/RegFile_reg_r2_0_15_6_7/SP/WADR2
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rf/RegFile_reg_r2_0_15_6_7__0/DP/WADR2
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.128ns (31.293%)  route 0.281ns (68.707%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDCE                         0.000     0.000 r  counter/count_reg[2]/C
    SLICE_X1Y10          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  counter/count_reg[2]/Q
                         net (fo=49, routed)          0.281     0.409    rf/RegFile_reg_r2_0_15_6_7__0/A2
    SLICE_X2Y10          RAMD32                                       r  rf/RegFile_reg_r2_0_15_6_7__0/DP/WADR2
  -------------------------------------------------------------------    -------------------





