
Proiect_Stm32.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ed4  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08003f94  08003f94  00004f94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800405c  0800405c  0000605c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800405c  0800405c  0000505c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004064  08004064  0000605c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004064  08004064  00005064  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004068  08004068  00005068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800406c  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000288  2000005c  080040c8  0000605c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002e4  080040c8  000062e4  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000605c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009e70  00000000  00000000  00006084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b55  00000000  00000000  0000fef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000810  00000000  00000000  00011a50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000062c  00000000  00000000  00012260  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00013e79  00000000  00000000  0001288c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b0dc  00000000  00000000  00026705  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00078d40  00000000  00000000  000317e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000aa521  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002068  00000000  00000000  000aa564  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006d  00000000  00000000  000ac5cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000005c 	.word	0x2000005c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003f7c 	.word	0x08003f7c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000060 	.word	0x20000060
 8000104:	08003f7c 	.word	0x08003f7c

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f806 	bl	8000240 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__aeabi_idiv0>:
 8000240:	4770      	bx	lr
 8000242:	46c0      	nop			@ (mov r8, r8)

08000244 <__aeabi_uldivmod>:
 8000244:	2b00      	cmp	r3, #0
 8000246:	d111      	bne.n	800026c <__aeabi_uldivmod+0x28>
 8000248:	2a00      	cmp	r2, #0
 800024a:	d10f      	bne.n	800026c <__aeabi_uldivmod+0x28>
 800024c:	2900      	cmp	r1, #0
 800024e:	d100      	bne.n	8000252 <__aeabi_uldivmod+0xe>
 8000250:	2800      	cmp	r0, #0
 8000252:	d002      	beq.n	800025a <__aeabi_uldivmod+0x16>
 8000254:	2100      	movs	r1, #0
 8000256:	43c9      	mvns	r1, r1
 8000258:	0008      	movs	r0, r1
 800025a:	b407      	push	{r0, r1, r2}
 800025c:	4802      	ldr	r0, [pc, #8]	@ (8000268 <__aeabi_uldivmod+0x24>)
 800025e:	a102      	add	r1, pc, #8	@ (adr r1, 8000268 <__aeabi_uldivmod+0x24>)
 8000260:	1840      	adds	r0, r0, r1
 8000262:	9002      	str	r0, [sp, #8]
 8000264:	bd03      	pop	{r0, r1, pc}
 8000266:	46c0      	nop			@ (mov r8, r8)
 8000268:	ffffffd9 	.word	0xffffffd9
 800026c:	b403      	push	{r0, r1}
 800026e:	4668      	mov	r0, sp
 8000270:	b501      	push	{r0, lr}
 8000272:	9802      	ldr	r0, [sp, #8]
 8000274:	f000 f806 	bl	8000284 <__udivmoddi4>
 8000278:	9b01      	ldr	r3, [sp, #4]
 800027a:	469e      	mov	lr, r3
 800027c:	b002      	add	sp, #8
 800027e:	bc0c      	pop	{r2, r3}
 8000280:	4770      	bx	lr
 8000282:	46c0      	nop			@ (mov r8, r8)

08000284 <__udivmoddi4>:
 8000284:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000286:	4657      	mov	r7, sl
 8000288:	464e      	mov	r6, r9
 800028a:	4645      	mov	r5, r8
 800028c:	46de      	mov	lr, fp
 800028e:	b5e0      	push	{r5, r6, r7, lr}
 8000290:	0004      	movs	r4, r0
 8000292:	000d      	movs	r5, r1
 8000294:	4692      	mov	sl, r2
 8000296:	4699      	mov	r9, r3
 8000298:	b083      	sub	sp, #12
 800029a:	428b      	cmp	r3, r1
 800029c:	d830      	bhi.n	8000300 <__udivmoddi4+0x7c>
 800029e:	d02d      	beq.n	80002fc <__udivmoddi4+0x78>
 80002a0:	4649      	mov	r1, r9
 80002a2:	4650      	mov	r0, sl
 80002a4:	f000 f8ba 	bl	800041c <__clzdi2>
 80002a8:	0029      	movs	r1, r5
 80002aa:	0006      	movs	r6, r0
 80002ac:	0020      	movs	r0, r4
 80002ae:	f000 f8b5 	bl	800041c <__clzdi2>
 80002b2:	1a33      	subs	r3, r6, r0
 80002b4:	4698      	mov	r8, r3
 80002b6:	3b20      	subs	r3, #32
 80002b8:	d434      	bmi.n	8000324 <__udivmoddi4+0xa0>
 80002ba:	469b      	mov	fp, r3
 80002bc:	4653      	mov	r3, sl
 80002be:	465a      	mov	r2, fp
 80002c0:	4093      	lsls	r3, r2
 80002c2:	4642      	mov	r2, r8
 80002c4:	001f      	movs	r7, r3
 80002c6:	4653      	mov	r3, sl
 80002c8:	4093      	lsls	r3, r2
 80002ca:	001e      	movs	r6, r3
 80002cc:	42af      	cmp	r7, r5
 80002ce:	d83b      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80002d0:	42af      	cmp	r7, r5
 80002d2:	d100      	bne.n	80002d6 <__udivmoddi4+0x52>
 80002d4:	e079      	b.n	80003ca <__udivmoddi4+0x146>
 80002d6:	465b      	mov	r3, fp
 80002d8:	1ba4      	subs	r4, r4, r6
 80002da:	41bd      	sbcs	r5, r7
 80002dc:	2b00      	cmp	r3, #0
 80002de:	da00      	bge.n	80002e2 <__udivmoddi4+0x5e>
 80002e0:	e076      	b.n	80003d0 <__udivmoddi4+0x14c>
 80002e2:	2200      	movs	r2, #0
 80002e4:	2300      	movs	r3, #0
 80002e6:	9200      	str	r2, [sp, #0]
 80002e8:	9301      	str	r3, [sp, #4]
 80002ea:	2301      	movs	r3, #1
 80002ec:	465a      	mov	r2, fp
 80002ee:	4093      	lsls	r3, r2
 80002f0:	9301      	str	r3, [sp, #4]
 80002f2:	2301      	movs	r3, #1
 80002f4:	4642      	mov	r2, r8
 80002f6:	4093      	lsls	r3, r2
 80002f8:	9300      	str	r3, [sp, #0]
 80002fa:	e029      	b.n	8000350 <__udivmoddi4+0xcc>
 80002fc:	4282      	cmp	r2, r0
 80002fe:	d9cf      	bls.n	80002a0 <__udivmoddi4+0x1c>
 8000300:	2200      	movs	r2, #0
 8000302:	2300      	movs	r3, #0
 8000304:	9200      	str	r2, [sp, #0]
 8000306:	9301      	str	r3, [sp, #4]
 8000308:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800030a:	2b00      	cmp	r3, #0
 800030c:	d001      	beq.n	8000312 <__udivmoddi4+0x8e>
 800030e:	601c      	str	r4, [r3, #0]
 8000310:	605d      	str	r5, [r3, #4]
 8000312:	9800      	ldr	r0, [sp, #0]
 8000314:	9901      	ldr	r1, [sp, #4]
 8000316:	b003      	add	sp, #12
 8000318:	bcf0      	pop	{r4, r5, r6, r7}
 800031a:	46bb      	mov	fp, r7
 800031c:	46b2      	mov	sl, r6
 800031e:	46a9      	mov	r9, r5
 8000320:	46a0      	mov	r8, r4
 8000322:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000324:	4642      	mov	r2, r8
 8000326:	469b      	mov	fp, r3
 8000328:	2320      	movs	r3, #32
 800032a:	1a9b      	subs	r3, r3, r2
 800032c:	4652      	mov	r2, sl
 800032e:	40da      	lsrs	r2, r3
 8000330:	4641      	mov	r1, r8
 8000332:	0013      	movs	r3, r2
 8000334:	464a      	mov	r2, r9
 8000336:	408a      	lsls	r2, r1
 8000338:	0017      	movs	r7, r2
 800033a:	4642      	mov	r2, r8
 800033c:	431f      	orrs	r7, r3
 800033e:	4653      	mov	r3, sl
 8000340:	4093      	lsls	r3, r2
 8000342:	001e      	movs	r6, r3
 8000344:	42af      	cmp	r7, r5
 8000346:	d9c3      	bls.n	80002d0 <__udivmoddi4+0x4c>
 8000348:	2200      	movs	r2, #0
 800034a:	2300      	movs	r3, #0
 800034c:	9200      	str	r2, [sp, #0]
 800034e:	9301      	str	r3, [sp, #4]
 8000350:	4643      	mov	r3, r8
 8000352:	2b00      	cmp	r3, #0
 8000354:	d0d8      	beq.n	8000308 <__udivmoddi4+0x84>
 8000356:	07fb      	lsls	r3, r7, #31
 8000358:	0872      	lsrs	r2, r6, #1
 800035a:	431a      	orrs	r2, r3
 800035c:	4646      	mov	r6, r8
 800035e:	087b      	lsrs	r3, r7, #1
 8000360:	e00e      	b.n	8000380 <__udivmoddi4+0xfc>
 8000362:	42ab      	cmp	r3, r5
 8000364:	d101      	bne.n	800036a <__udivmoddi4+0xe6>
 8000366:	42a2      	cmp	r2, r4
 8000368:	d80c      	bhi.n	8000384 <__udivmoddi4+0x100>
 800036a:	1aa4      	subs	r4, r4, r2
 800036c:	419d      	sbcs	r5, r3
 800036e:	2001      	movs	r0, #1
 8000370:	1924      	adds	r4, r4, r4
 8000372:	416d      	adcs	r5, r5
 8000374:	2100      	movs	r1, #0
 8000376:	3e01      	subs	r6, #1
 8000378:	1824      	adds	r4, r4, r0
 800037a:	414d      	adcs	r5, r1
 800037c:	2e00      	cmp	r6, #0
 800037e:	d006      	beq.n	800038e <__udivmoddi4+0x10a>
 8000380:	42ab      	cmp	r3, r5
 8000382:	d9ee      	bls.n	8000362 <__udivmoddi4+0xde>
 8000384:	3e01      	subs	r6, #1
 8000386:	1924      	adds	r4, r4, r4
 8000388:	416d      	adcs	r5, r5
 800038a:	2e00      	cmp	r6, #0
 800038c:	d1f8      	bne.n	8000380 <__udivmoddi4+0xfc>
 800038e:	9800      	ldr	r0, [sp, #0]
 8000390:	9901      	ldr	r1, [sp, #4]
 8000392:	465b      	mov	r3, fp
 8000394:	1900      	adds	r0, r0, r4
 8000396:	4169      	adcs	r1, r5
 8000398:	2b00      	cmp	r3, #0
 800039a:	db24      	blt.n	80003e6 <__udivmoddi4+0x162>
 800039c:	002b      	movs	r3, r5
 800039e:	465a      	mov	r2, fp
 80003a0:	4644      	mov	r4, r8
 80003a2:	40d3      	lsrs	r3, r2
 80003a4:	002a      	movs	r2, r5
 80003a6:	40e2      	lsrs	r2, r4
 80003a8:	001c      	movs	r4, r3
 80003aa:	465b      	mov	r3, fp
 80003ac:	0015      	movs	r5, r2
 80003ae:	2b00      	cmp	r3, #0
 80003b0:	db2a      	blt.n	8000408 <__udivmoddi4+0x184>
 80003b2:	0026      	movs	r6, r4
 80003b4:	409e      	lsls	r6, r3
 80003b6:	0033      	movs	r3, r6
 80003b8:	0026      	movs	r6, r4
 80003ba:	4647      	mov	r7, r8
 80003bc:	40be      	lsls	r6, r7
 80003be:	0032      	movs	r2, r6
 80003c0:	1a80      	subs	r0, r0, r2
 80003c2:	4199      	sbcs	r1, r3
 80003c4:	9000      	str	r0, [sp, #0]
 80003c6:	9101      	str	r1, [sp, #4]
 80003c8:	e79e      	b.n	8000308 <__udivmoddi4+0x84>
 80003ca:	42a3      	cmp	r3, r4
 80003cc:	d8bc      	bhi.n	8000348 <__udivmoddi4+0xc4>
 80003ce:	e782      	b.n	80002d6 <__udivmoddi4+0x52>
 80003d0:	4642      	mov	r2, r8
 80003d2:	2320      	movs	r3, #32
 80003d4:	2100      	movs	r1, #0
 80003d6:	1a9b      	subs	r3, r3, r2
 80003d8:	2200      	movs	r2, #0
 80003da:	9100      	str	r1, [sp, #0]
 80003dc:	9201      	str	r2, [sp, #4]
 80003de:	2201      	movs	r2, #1
 80003e0:	40da      	lsrs	r2, r3
 80003e2:	9201      	str	r2, [sp, #4]
 80003e4:	e785      	b.n	80002f2 <__udivmoddi4+0x6e>
 80003e6:	4642      	mov	r2, r8
 80003e8:	2320      	movs	r3, #32
 80003ea:	1a9b      	subs	r3, r3, r2
 80003ec:	002a      	movs	r2, r5
 80003ee:	4646      	mov	r6, r8
 80003f0:	409a      	lsls	r2, r3
 80003f2:	0023      	movs	r3, r4
 80003f4:	40f3      	lsrs	r3, r6
 80003f6:	4644      	mov	r4, r8
 80003f8:	4313      	orrs	r3, r2
 80003fa:	002a      	movs	r2, r5
 80003fc:	40e2      	lsrs	r2, r4
 80003fe:	001c      	movs	r4, r3
 8000400:	465b      	mov	r3, fp
 8000402:	0015      	movs	r5, r2
 8000404:	2b00      	cmp	r3, #0
 8000406:	dad4      	bge.n	80003b2 <__udivmoddi4+0x12e>
 8000408:	4642      	mov	r2, r8
 800040a:	002f      	movs	r7, r5
 800040c:	2320      	movs	r3, #32
 800040e:	0026      	movs	r6, r4
 8000410:	4097      	lsls	r7, r2
 8000412:	1a9b      	subs	r3, r3, r2
 8000414:	40de      	lsrs	r6, r3
 8000416:	003b      	movs	r3, r7
 8000418:	4333      	orrs	r3, r6
 800041a:	e7cd      	b.n	80003b8 <__udivmoddi4+0x134>

0800041c <__clzdi2>:
 800041c:	b510      	push	{r4, lr}
 800041e:	2900      	cmp	r1, #0
 8000420:	d103      	bne.n	800042a <__clzdi2+0xe>
 8000422:	f000 f807 	bl	8000434 <__clzsi2>
 8000426:	3020      	adds	r0, #32
 8000428:	e002      	b.n	8000430 <__clzdi2+0x14>
 800042a:	0008      	movs	r0, r1
 800042c:	f000 f802 	bl	8000434 <__clzsi2>
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			@ (mov r8, r8)

08000434 <__clzsi2>:
 8000434:	211c      	movs	r1, #28
 8000436:	2301      	movs	r3, #1
 8000438:	041b      	lsls	r3, r3, #16
 800043a:	4298      	cmp	r0, r3
 800043c:	d301      	bcc.n	8000442 <__clzsi2+0xe>
 800043e:	0c00      	lsrs	r0, r0, #16
 8000440:	3910      	subs	r1, #16
 8000442:	0a1b      	lsrs	r3, r3, #8
 8000444:	4298      	cmp	r0, r3
 8000446:	d301      	bcc.n	800044c <__clzsi2+0x18>
 8000448:	0a00      	lsrs	r0, r0, #8
 800044a:	3908      	subs	r1, #8
 800044c:	091b      	lsrs	r3, r3, #4
 800044e:	4298      	cmp	r0, r3
 8000450:	d301      	bcc.n	8000456 <__clzsi2+0x22>
 8000452:	0900      	lsrs	r0, r0, #4
 8000454:	3904      	subs	r1, #4
 8000456:	a202      	add	r2, pc, #8	@ (adr r2, 8000460 <__clzsi2+0x2c>)
 8000458:	5c10      	ldrb	r0, [r2, r0]
 800045a:	1840      	adds	r0, r0, r1
 800045c:	4770      	bx	lr
 800045e:	46c0      	nop			@ (mov r8, r8)
 8000460:	02020304 	.word	0x02020304
 8000464:	01010101 	.word	0x01010101
	...

08000470 <delay_us>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void delay_us(uint16_t us)
{
 8000470:	b580      	push	{r7, lr}
 8000472:	b084      	sub	sp, #16
 8000474:	af00      	add	r7, sp, #0
 8000476:	0002      	movs	r2, r0
 8000478:	1dbb      	adds	r3, r7, #6
 800047a:	801a      	strh	r2, [r3, #0]
  /* Delay aproximativ in microsecunde bazat pe bucla.
     Se bazeaza pe SystemCoreClock (~8 MHz). */
  uint32_t cycles = (SystemCoreClock / 1000000) * us / 4;
 800047c:	4b0c      	ldr	r3, [pc, #48]	@ (80004b0 <delay_us+0x40>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	490c      	ldr	r1, [pc, #48]	@ (80004b4 <delay_us+0x44>)
 8000482:	0018      	movs	r0, r3
 8000484:	f7ff fe52 	bl	800012c <__udivsi3>
 8000488:	0003      	movs	r3, r0
 800048a:	001a      	movs	r2, r3
 800048c:	1dbb      	adds	r3, r7, #6
 800048e:	881b      	ldrh	r3, [r3, #0]
 8000490:	4353      	muls	r3, r2
 8000492:	089b      	lsrs	r3, r3, #2
 8000494:	60fb      	str	r3, [r7, #12]
  while (cycles--)
 8000496:	e000      	b.n	800049a <delay_us+0x2a>
  {
    __NOP();
 8000498:	46c0      	nop			@ (mov r8, r8)
  while (cycles--)
 800049a:	68fb      	ldr	r3, [r7, #12]
 800049c:	1e5a      	subs	r2, r3, #1
 800049e:	60fa      	str	r2, [r7, #12]
 80004a0:	2b00      	cmp	r3, #0
 80004a2:	d1f9      	bne.n	8000498 <delay_us+0x28>
  }
}
 80004a4:	46c0      	nop			@ (mov r8, r8)
 80004a6:	46c0      	nop			@ (mov r8, r8)
 80004a8:	46bd      	mov	sp, r7
 80004aa:	b004      	add	sp, #16
 80004ac:	bd80      	pop	{r7, pc}
 80004ae:	46c0      	nop			@ (mov r8, r8)
 80004b0:	20000000 	.word	0x20000000
 80004b4:	000f4240 	.word	0x000f4240

080004b8 <DHT11_SetPinOutput>:

void DHT11_SetPinOutput(void)
{
 80004b8:	b580      	push	{r7, lr}
 80004ba:	b086      	sub	sp, #24
 80004bc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80004be:	1d3b      	adds	r3, r7, #4
 80004c0:	0018      	movs	r0, r3
 80004c2:	2314      	movs	r3, #20
 80004c4:	001a      	movs	r2, r3
 80004c6:	2100      	movs	r1, #0
 80004c8:	f003 f8de 	bl	8003688 <memset>
  GPIO_InitStruct.Pin = DHT11_PIN;
 80004cc:	1d3b      	adds	r3, r7, #4
 80004ce:	2201      	movs	r2, #1
 80004d0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80004d2:	1d3b      	adds	r3, r7, #4
 80004d4:	2201      	movs	r2, #1
 80004d6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004d8:	1d3b      	adds	r3, r7, #4
 80004da:	2200      	movs	r2, #0
 80004dc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80004de:	1d3b      	adds	r3, r7, #4
 80004e0:	2200      	movs	r2, #0
 80004e2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 80004e4:	1d3a      	adds	r2, r7, #4
 80004e6:	23a0      	movs	r3, #160	@ 0xa0
 80004e8:	05db      	lsls	r3, r3, #23
 80004ea:	0011      	movs	r1, r2
 80004ec:	0018      	movs	r0, r3
 80004ee:	f000 fe3f 	bl	8001170 <HAL_GPIO_Init>
}
 80004f2:	46c0      	nop			@ (mov r8, r8)
 80004f4:	46bd      	mov	sp, r7
 80004f6:	b006      	add	sp, #24
 80004f8:	bd80      	pop	{r7, pc}

080004fa <DHT11_SetPinInput>:

void DHT11_SetPinInput(void)
{
 80004fa:	b580      	push	{r7, lr}
 80004fc:	b086      	sub	sp, #24
 80004fe:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000500:	1d3b      	adds	r3, r7, #4
 8000502:	0018      	movs	r0, r3
 8000504:	2314      	movs	r3, #20
 8000506:	001a      	movs	r2, r3
 8000508:	2100      	movs	r1, #0
 800050a:	f003 f8bd 	bl	8003688 <memset>
  GPIO_InitStruct.Pin = DHT11_PIN;
 800050e:	1d3b      	adds	r3, r7, #4
 8000510:	2201      	movs	r2, #1
 8000512:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000514:	1d3b      	adds	r3, r7, #4
 8000516:	2200      	movs	r2, #0
 8000518:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800051a:	1d3b      	adds	r3, r7, #4
 800051c:	2200      	movs	r2, #0
 800051e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(DHT11_PORT, &GPIO_InitStruct);
 8000520:	1d3a      	adds	r2, r7, #4
 8000522:	23a0      	movs	r3, #160	@ 0xa0
 8000524:	05db      	lsls	r3, r3, #23
 8000526:	0011      	movs	r1, r2
 8000528:	0018      	movs	r0, r3
 800052a:	f000 fe21 	bl	8001170 <HAL_GPIO_Init>
}
 800052e:	46c0      	nop			@ (mov r8, r8)
 8000530:	46bd      	mov	sp, r7
 8000532:	b006      	add	sp, #24
 8000534:	bd80      	pop	{r7, pc}
	...

08000538 <DHT11_Read>:

/* Returneaza 0 daca citirea a reusit */
uint8_t DHT11_Read(uint8_t *temp, uint8_t *hum)
{
 8000538:	b590      	push	{r4, r7, lr}
 800053a:	b087      	sub	sp, #28
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
 8000540:	6039      	str	r1, [r7, #0]
  uint8_t data[5] = {0};
 8000542:	2308      	movs	r3, #8
 8000544:	18fb      	adds	r3, r7, r3
 8000546:	0018      	movs	r0, r3
 8000548:	2305      	movs	r3, #5
 800054a:	001a      	movs	r2, r3
 800054c:	2100      	movs	r1, #0
 800054e:	f003 f89b 	bl	8003688 <memset>
  uint8_t i, j;
  uint32_t timeout;

  /* 1. start signal de la MCU */
  DHT11_SetPinOutput();
 8000552:	f7ff ffb1 	bl	80004b8 <DHT11_SetPinOutput>
  HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_RESET);
 8000556:	23a0      	movs	r3, #160	@ 0xa0
 8000558:	05db      	lsls	r3, r3, #23
 800055a:	2200      	movs	r2, #0
 800055c:	2101      	movs	r1, #1
 800055e:	0018      	movs	r0, r3
 8000560:	f000 ff99 	bl	8001496 <HAL_GPIO_WritePin>
  HAL_Delay(20);                // min 18 ms low
 8000564:	2014      	movs	r0, #20
 8000566:	f000 fc79 	bl	8000e5c <HAL_Delay>

  HAL_GPIO_WritePin(DHT11_PORT, DHT11_PIN, GPIO_PIN_SET);
 800056a:	23a0      	movs	r3, #160	@ 0xa0
 800056c:	05db      	lsls	r3, r3, #23
 800056e:	2201      	movs	r2, #1
 8000570:	2101      	movs	r1, #1
 8000572:	0018      	movs	r0, r3
 8000574:	f000 ff8f 	bl	8001496 <HAL_GPIO_WritePin>
  delay_us(30);                 // 20-40 us high
 8000578:	201e      	movs	r0, #30
 800057a:	f7ff ff79 	bl	8000470 <delay_us>

  DHT11_SetPinInput();
 800057e:	f7ff ffbc 	bl	80004fa <DHT11_SetPinInput>

  /* 2. Raspuns senzor (80us low + 80us high) */
  timeout = 0;
 8000582:	2300      	movs	r3, #0
 8000584:	613b      	str	r3, [r7, #16]
  while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET)
 8000586:	e008      	b.n	800059a <DHT11_Read+0x62>
  {
    if (++timeout > 10000) return 1;
 8000588:	693b      	ldr	r3, [r7, #16]
 800058a:	3301      	adds	r3, #1
 800058c:	613b      	str	r3, [r7, #16]
 800058e:	693b      	ldr	r3, [r7, #16]
 8000590:	4a73      	ldr	r2, [pc, #460]	@ (8000760 <DHT11_Read+0x228>)
 8000592:	4293      	cmp	r3, r2
 8000594:	d901      	bls.n	800059a <DHT11_Read+0x62>
 8000596:	2301      	movs	r3, #1
 8000598:	e0de      	b.n	8000758 <DHT11_Read+0x220>
  while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET)
 800059a:	23a0      	movs	r3, #160	@ 0xa0
 800059c:	05db      	lsls	r3, r3, #23
 800059e:	2101      	movs	r1, #1
 80005a0:	0018      	movs	r0, r3
 80005a2:	f000 ff5b 	bl	800145c <HAL_GPIO_ReadPin>
 80005a6:	0003      	movs	r3, r0
 80005a8:	2b01      	cmp	r3, #1
 80005aa:	d0ed      	beq.n	8000588 <DHT11_Read+0x50>
  }

  timeout = 0;
 80005ac:	2300      	movs	r3, #0
 80005ae:	613b      	str	r3, [r7, #16]
  while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET)
 80005b0:	e008      	b.n	80005c4 <DHT11_Read+0x8c>
  {
    if (++timeout > 10000) return 2;
 80005b2:	693b      	ldr	r3, [r7, #16]
 80005b4:	3301      	adds	r3, #1
 80005b6:	613b      	str	r3, [r7, #16]
 80005b8:	693b      	ldr	r3, [r7, #16]
 80005ba:	4a69      	ldr	r2, [pc, #420]	@ (8000760 <DHT11_Read+0x228>)
 80005bc:	4293      	cmp	r3, r2
 80005be:	d901      	bls.n	80005c4 <DHT11_Read+0x8c>
 80005c0:	2302      	movs	r3, #2
 80005c2:	e0c9      	b.n	8000758 <DHT11_Read+0x220>
  while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET)
 80005c4:	23a0      	movs	r3, #160	@ 0xa0
 80005c6:	05db      	lsls	r3, r3, #23
 80005c8:	2101      	movs	r1, #1
 80005ca:	0018      	movs	r0, r3
 80005cc:	f000 ff46 	bl	800145c <HAL_GPIO_ReadPin>
 80005d0:	1e03      	subs	r3, r0, #0
 80005d2:	d0ee      	beq.n	80005b2 <DHT11_Read+0x7a>
  }

  timeout = 0;
 80005d4:	2300      	movs	r3, #0
 80005d6:	613b      	str	r3, [r7, #16]
  while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET)
 80005d8:	e008      	b.n	80005ec <DHT11_Read+0xb4>
  {
    if (++timeout > 10000) return 3;
 80005da:	693b      	ldr	r3, [r7, #16]
 80005dc:	3301      	adds	r3, #1
 80005de:	613b      	str	r3, [r7, #16]
 80005e0:	693b      	ldr	r3, [r7, #16]
 80005e2:	4a5f      	ldr	r2, [pc, #380]	@ (8000760 <DHT11_Read+0x228>)
 80005e4:	4293      	cmp	r3, r2
 80005e6:	d901      	bls.n	80005ec <DHT11_Read+0xb4>
 80005e8:	2303      	movs	r3, #3
 80005ea:	e0b5      	b.n	8000758 <DHT11_Read+0x220>
  while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET)
 80005ec:	23a0      	movs	r3, #160	@ 0xa0
 80005ee:	05db      	lsls	r3, r3, #23
 80005f0:	2101      	movs	r1, #1
 80005f2:	0018      	movs	r0, r3
 80005f4:	f000 ff32 	bl	800145c <HAL_GPIO_ReadPin>
 80005f8:	0003      	movs	r3, r0
 80005fa:	2b01      	cmp	r3, #1
 80005fc:	d0ed      	beq.n	80005da <DHT11_Read+0xa2>
  }

  /* 3. Citire 5 octeti (40 biti) â€“ metoda "sample la 35us" */
  for (j = 0; j < 5; j++)
 80005fe:	2316      	movs	r3, #22
 8000600:	18fb      	adds	r3, r7, r3
 8000602:	2200      	movs	r2, #0
 8000604:	701a      	strb	r2, [r3, #0]
 8000606:	e067      	b.n	80006d8 <DHT11_Read+0x1a0>
  {
    uint8_t byte = 0;
 8000608:	230f      	movs	r3, #15
 800060a:	18fb      	adds	r3, r7, r3
 800060c:	2200      	movs	r2, #0
 800060e:	701a      	strb	r2, [r3, #0]
    for (i = 0; i < 8; i++)
 8000610:	2317      	movs	r3, #23
 8000612:	18fb      	adds	r3, r7, r3
 8000614:	2200      	movs	r2, #0
 8000616:	701a      	strb	r2, [r3, #0]
 8000618:	e04b      	b.n	80006b2 <DHT11_Read+0x17a>
    {
      /* asteptam inceputul bitului: pin LOW -> HIGH */
      timeout = 0;
 800061a:	2300      	movs	r3, #0
 800061c:	613b      	str	r3, [r7, #16]
      while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET)
 800061e:	e008      	b.n	8000632 <DHT11_Read+0xfa>
      {
        if (++timeout > 10000) return 4;
 8000620:	693b      	ldr	r3, [r7, #16]
 8000622:	3301      	adds	r3, #1
 8000624:	613b      	str	r3, [r7, #16]
 8000626:	693b      	ldr	r3, [r7, #16]
 8000628:	4a4d      	ldr	r2, [pc, #308]	@ (8000760 <DHT11_Read+0x228>)
 800062a:	4293      	cmp	r3, r2
 800062c:	d901      	bls.n	8000632 <DHT11_Read+0xfa>
 800062e:	2304      	movs	r3, #4
 8000630:	e092      	b.n	8000758 <DHT11_Read+0x220>
      while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_RESET)
 8000632:	23a0      	movs	r3, #160	@ 0xa0
 8000634:	05db      	lsls	r3, r3, #23
 8000636:	2101      	movs	r1, #1
 8000638:	0018      	movs	r0, r3
 800063a:	f000 ff0f 	bl	800145c <HAL_GPIO_ReadPin>
 800063e:	1e03      	subs	r3, r0, #0
 8000640:	d0ee      	beq.n	8000620 <DHT11_Read+0xe8>
      }

      /* asteptam ~35us dupa frontul crescator */
      delay_us(35);
 8000642:	2023      	movs	r0, #35	@ 0x23
 8000644:	f7ff ff14 	bl	8000470 <delay_us>

      /* citim nivelul: HIGH = 1, LOW = 0 */
      if (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET)
 8000648:	23a0      	movs	r3, #160	@ 0xa0
 800064a:	05db      	lsls	r3, r3, #23
 800064c:	2101      	movs	r1, #1
 800064e:	0018      	movs	r0, r3
 8000650:	f000 ff04 	bl	800145c <HAL_GPIO_ReadPin>
 8000654:	0003      	movs	r3, r0
 8000656:	2b01      	cmp	r3, #1
 8000658:	d110      	bne.n	800067c <DHT11_Read+0x144>
      {
        byte |= (1 << (7 - i));
 800065a:	2317      	movs	r3, #23
 800065c:	18fb      	adds	r3, r7, r3
 800065e:	781b      	ldrb	r3, [r3, #0]
 8000660:	2207      	movs	r2, #7
 8000662:	1ad3      	subs	r3, r2, r3
 8000664:	2201      	movs	r2, #1
 8000666:	409a      	lsls	r2, r3
 8000668:	0013      	movs	r3, r2
 800066a:	b25a      	sxtb	r2, r3
 800066c:	210f      	movs	r1, #15
 800066e:	187b      	adds	r3, r7, r1
 8000670:	781b      	ldrb	r3, [r3, #0]
 8000672:	b25b      	sxtb	r3, r3
 8000674:	4313      	orrs	r3, r2
 8000676:	b25a      	sxtb	r2, r3
 8000678:	187b      	adds	r3, r7, r1
 800067a:	701a      	strb	r2, [r3, #0]
      }

      /* asteptam sa revina LOW inainte de urmatorul bit */
      timeout = 0;
 800067c:	2300      	movs	r3, #0
 800067e:	613b      	str	r3, [r7, #16]
      while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET)
 8000680:	e006      	b.n	8000690 <DHT11_Read+0x158>
      {
        if (++timeout > 10000) break;
 8000682:	693b      	ldr	r3, [r7, #16]
 8000684:	3301      	adds	r3, #1
 8000686:	613b      	str	r3, [r7, #16]
 8000688:	693b      	ldr	r3, [r7, #16]
 800068a:	4a35      	ldr	r2, [pc, #212]	@ (8000760 <DHT11_Read+0x228>)
 800068c:	4293      	cmp	r3, r2
 800068e:	d809      	bhi.n	80006a4 <DHT11_Read+0x16c>
      while (HAL_GPIO_ReadPin(DHT11_PORT, DHT11_PIN) == GPIO_PIN_SET)
 8000690:	23a0      	movs	r3, #160	@ 0xa0
 8000692:	05db      	lsls	r3, r3, #23
 8000694:	2101      	movs	r1, #1
 8000696:	0018      	movs	r0, r3
 8000698:	f000 fee0 	bl	800145c <HAL_GPIO_ReadPin>
 800069c:	0003      	movs	r3, r0
 800069e:	2b01      	cmp	r3, #1
 80006a0:	d0ef      	beq.n	8000682 <DHT11_Read+0x14a>
 80006a2:	e000      	b.n	80006a6 <DHT11_Read+0x16e>
        if (++timeout > 10000) break;
 80006a4:	46c0      	nop			@ (mov r8, r8)
    for (i = 0; i < 8; i++)
 80006a6:	2117      	movs	r1, #23
 80006a8:	187b      	adds	r3, r7, r1
 80006aa:	781a      	ldrb	r2, [r3, #0]
 80006ac:	187b      	adds	r3, r7, r1
 80006ae:	3201      	adds	r2, #1
 80006b0:	701a      	strb	r2, [r3, #0]
 80006b2:	2317      	movs	r3, #23
 80006b4:	18fb      	adds	r3, r7, r3
 80006b6:	781b      	ldrb	r3, [r3, #0]
 80006b8:	2b07      	cmp	r3, #7
 80006ba:	d9ae      	bls.n	800061a <DHT11_Read+0xe2>
      }
    }
    data[j] = byte;
 80006bc:	2016      	movs	r0, #22
 80006be:	183b      	adds	r3, r7, r0
 80006c0:	781b      	ldrb	r3, [r3, #0]
 80006c2:	2208      	movs	r2, #8
 80006c4:	18ba      	adds	r2, r7, r2
 80006c6:	210f      	movs	r1, #15
 80006c8:	1879      	adds	r1, r7, r1
 80006ca:	7809      	ldrb	r1, [r1, #0]
 80006cc:	54d1      	strb	r1, [r2, r3]
  for (j = 0; j < 5; j++)
 80006ce:	183b      	adds	r3, r7, r0
 80006d0:	781a      	ldrb	r2, [r3, #0]
 80006d2:	183b      	adds	r3, r7, r0
 80006d4:	3201      	adds	r2, #1
 80006d6:	701a      	strb	r2, [r3, #0]
 80006d8:	2316      	movs	r3, #22
 80006da:	18fb      	adds	r3, r7, r3
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	2b04      	cmp	r3, #4
 80006e0:	d992      	bls.n	8000608 <DHT11_Read+0xd0>
  }

  /* 4. Copiem datele in buffer global pentru debug */
  for (i = 0; i < 5; i++)
 80006e2:	2317      	movs	r3, #23
 80006e4:	18fb      	adds	r3, r7, r3
 80006e6:	2200      	movs	r2, #0
 80006e8:	701a      	strb	r2, [r3, #0]
 80006ea:	e00e      	b.n	800070a <DHT11_Read+0x1d2>
  {
    dht_raw[i] = data[i];
 80006ec:	2017      	movs	r0, #23
 80006ee:	183b      	adds	r3, r7, r0
 80006f0:	781a      	ldrb	r2, [r3, #0]
 80006f2:	183b      	adds	r3, r7, r0
 80006f4:	781b      	ldrb	r3, [r3, #0]
 80006f6:	2108      	movs	r1, #8
 80006f8:	1879      	adds	r1, r7, r1
 80006fa:	5c89      	ldrb	r1, [r1, r2]
 80006fc:	4a19      	ldr	r2, [pc, #100]	@ (8000764 <DHT11_Read+0x22c>)
 80006fe:	54d1      	strb	r1, [r2, r3]
  for (i = 0; i < 5; i++)
 8000700:	183b      	adds	r3, r7, r0
 8000702:	781a      	ldrb	r2, [r3, #0]
 8000704:	183b      	adds	r3, r7, r0
 8000706:	3201      	adds	r2, #1
 8000708:	701a      	strb	r2, [r3, #0]
 800070a:	2317      	movs	r3, #23
 800070c:	18fb      	adds	r3, r7, r3
 800070e:	781b      	ldrb	r3, [r3, #0]
 8000710:	2b04      	cmp	r3, #4
 8000712:	d9eb      	bls.n	80006ec <DHT11_Read+0x1b4>
  }

  *hum  = data[0]; // umiditate intreaga
 8000714:	2008      	movs	r0, #8
 8000716:	183b      	adds	r3, r7, r0
 8000718:	781a      	ldrb	r2, [r3, #0]
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	701a      	strb	r2, [r3, #0]
  *temp = data[2]; // temperatura intreaga
 800071e:	183b      	adds	r3, r7, r0
 8000720:	789a      	ldrb	r2, [r3, #2]
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	701a      	strb	r2, [r3, #0]

  uint8_t sum = data[0] + data[1] + data[2] + data[3];
 8000726:	183b      	adds	r3, r7, r0
 8000728:	781a      	ldrb	r2, [r3, #0]
 800072a:	183b      	adds	r3, r7, r0
 800072c:	785b      	ldrb	r3, [r3, #1]
 800072e:	18d3      	adds	r3, r2, r3
 8000730:	b2da      	uxtb	r2, r3
 8000732:	183b      	adds	r3, r7, r0
 8000734:	789b      	ldrb	r3, [r3, #2]
 8000736:	18d3      	adds	r3, r2, r3
 8000738:	b2d9      	uxtb	r1, r3
 800073a:	183b      	adds	r3, r7, r0
 800073c:	78da      	ldrb	r2, [r3, #3]
 800073e:	240e      	movs	r4, #14
 8000740:	193b      	adds	r3, r7, r4
 8000742:	188a      	adds	r2, r1, r2
 8000744:	701a      	strb	r2, [r3, #0]

  if ((uint8_t)sum != data[4])
 8000746:	183b      	adds	r3, r7, r0
 8000748:	791b      	ldrb	r3, [r3, #4]
 800074a:	193a      	adds	r2, r7, r4
 800074c:	7812      	ldrb	r2, [r2, #0]
 800074e:	429a      	cmp	r2, r3
 8000750:	d001      	beq.n	8000756 <DHT11_Read+0x21e>
  {
    // checksum gresit, dar intoarcem totusi datele pentru debug
    return 5;
 8000752:	2305      	movs	r3, #5
 8000754:	e000      	b.n	8000758 <DHT11_Read+0x220>
  }

  return 0;
 8000756:	2300      	movs	r3, #0
}
 8000758:	0018      	movs	r0, r3
 800075a:	46bd      	mov	sp, r7
 800075c:	b007      	add	sp, #28
 800075e:	bd90      	pop	{r4, r7, pc}
 8000760:	00002710 	.word	0x00002710
 8000764:	2000018c 	.word	0x2000018c

08000768 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000768:	b5f0      	push	{r4, r5, r6, r7, lr}
 800076a:	46ce      	mov	lr, r9
 800076c:	4647      	mov	r7, r8
 800076e:	b580      	push	{r7, lr}
 8000770:	b09b      	sub	sp, #108	@ 0x6c
 8000772:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000774:	f000 fb02 	bl	8000d7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000778:	f000 f854 	bl	8000824 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800077c:	f000 f944 	bl	8000a08 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000780:	f000 f912 	bl	80009a8 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8000784:	f000 f8e0 	bl	8000948 <MX_USART1_UART_Init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    status = DHT11_Read(&temperature, &humidity);
 8000788:	2547      	movs	r5, #71	@ 0x47
 800078a:	197c      	adds	r4, r7, r5
 800078c:	4a20      	ldr	r2, [pc, #128]	@ (8000810 <main+0xa8>)
 800078e:	4b21      	ldr	r3, [pc, #132]	@ (8000814 <main+0xac>)
 8000790:	0011      	movs	r1, r2
 8000792:	0018      	movs	r0, r3
 8000794:	f7ff fed0 	bl	8000538 <DHT11_Read>
 8000798:	0003      	movs	r3, r0
 800079a:	7023      	strb	r3, [r4, #0]

    // Formam un mesaj detaliat
    snprintf(msg, sizeof(msg),
 800079c:	197b      	adds	r3, r7, r5
 800079e:	7819      	ldrb	r1, [r3, #0]
 80007a0:	4b1c      	ldr	r3, [pc, #112]	@ (8000814 <main+0xac>)
 80007a2:	781b      	ldrb	r3, [r3, #0]
 80007a4:	001c      	movs	r4, r3
 80007a6:	4b1a      	ldr	r3, [pc, #104]	@ (8000810 <main+0xa8>)
 80007a8:	781b      	ldrb	r3, [r3, #0]
 80007aa:	001d      	movs	r5, r3
             "st=%d T=%dC H=%d%% raw=%d,%d,%d,%d,%d\r\n",
             status,
             temperature,
             humidity,
             dht_raw[0], dht_raw[1], dht_raw[2], dht_raw[3], dht_raw[4]);
 80007ac:	4b1a      	ldr	r3, [pc, #104]	@ (8000818 <main+0xb0>)
 80007ae:	781b      	ldrb	r3, [r3, #0]
    snprintf(msg, sizeof(msg),
 80007b0:	001e      	movs	r6, r3
             dht_raw[0], dht_raw[1], dht_raw[2], dht_raw[3], dht_raw[4]);
 80007b2:	4b19      	ldr	r3, [pc, #100]	@ (8000818 <main+0xb0>)
 80007b4:	785b      	ldrb	r3, [r3, #1]
    snprintf(msg, sizeof(msg),
 80007b6:	469c      	mov	ip, r3
             dht_raw[0], dht_raw[1], dht_raw[2], dht_raw[3], dht_raw[4]);
 80007b8:	4b17      	ldr	r3, [pc, #92]	@ (8000818 <main+0xb0>)
 80007ba:	789b      	ldrb	r3, [r3, #2]
    snprintf(msg, sizeof(msg),
 80007bc:	4698      	mov	r8, r3
             dht_raw[0], dht_raw[1], dht_raw[2], dht_raw[3], dht_raw[4]);
 80007be:	4b16      	ldr	r3, [pc, #88]	@ (8000818 <main+0xb0>)
 80007c0:	78db      	ldrb	r3, [r3, #3]
    snprintf(msg, sizeof(msg),
 80007c2:	4699      	mov	r9, r3
             dht_raw[0], dht_raw[1], dht_raw[2], dht_raw[3], dht_raw[4]);
 80007c4:	4b14      	ldr	r3, [pc, #80]	@ (8000818 <main+0xb0>)
 80007c6:	791b      	ldrb	r3, [r3, #4]
    snprintf(msg, sizeof(msg),
 80007c8:	4a14      	ldr	r2, [pc, #80]	@ (800081c <main+0xb4>)
 80007ca:	1d38      	adds	r0, r7, #4
 80007cc:	9306      	str	r3, [sp, #24]
 80007ce:	464b      	mov	r3, r9
 80007d0:	9305      	str	r3, [sp, #20]
 80007d2:	4643      	mov	r3, r8
 80007d4:	9304      	str	r3, [sp, #16]
 80007d6:	4663      	mov	r3, ip
 80007d8:	9303      	str	r3, [sp, #12]
 80007da:	9602      	str	r6, [sp, #8]
 80007dc:	9501      	str	r5, [sp, #4]
 80007de:	9400      	str	r4, [sp, #0]
 80007e0:	000b      	movs	r3, r1
 80007e2:	2140      	movs	r1, #64	@ 0x40
 80007e4:	f002 ff1a 	bl	800361c <sniprintf>

    HAL_UART_Transmit(&huart1, (uint8_t*)msg, (uint16_t)strlen(msg), HAL_MAX_DELAY);
 80007e8:	1d3b      	adds	r3, r7, #4
 80007ea:	0018      	movs	r0, r3
 80007ec:	f7ff fc8c 	bl	8000108 <strlen>
 80007f0:	0003      	movs	r3, r0
 80007f2:	b29a      	uxth	r2, r3
 80007f4:	2301      	movs	r3, #1
 80007f6:	425b      	negs	r3, r3
 80007f8:	1d39      	adds	r1, r7, #4
 80007fa:	4809      	ldr	r0, [pc, #36]	@ (8000820 <main+0xb8>)
 80007fc:	f001 fe58 	bl	80024b0 <HAL_UART_Transmit>

    HAL_Delay(2000);
 8000800:	23fa      	movs	r3, #250	@ 0xfa
 8000802:	00db      	lsls	r3, r3, #3
 8000804:	0018      	movs	r0, r3
 8000806:	f000 fb29 	bl	8000e5c <HAL_Delay>
    status = DHT11_Read(&temperature, &humidity);
 800080a:	46c0      	nop			@ (mov r8, r8)
 800080c:	e7bc      	b.n	8000788 <main+0x20>
 800080e:	46c0      	nop			@ (mov r8, r8)
 8000810:	20000189 	.word	0x20000189
 8000814:	20000188 	.word	0x20000188
 8000818:	2000018c 	.word	0x2000018c
 800081c:	08003f94 	.word	0x08003f94
 8000820:	20000078 	.word	0x20000078

08000824 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000824:	b590      	push	{r4, r7, lr}
 8000826:	b0a3      	sub	sp, #140	@ 0x8c
 8000828:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800082a:	2450      	movs	r4, #80	@ 0x50
 800082c:	193b      	adds	r3, r7, r4
 800082e:	0018      	movs	r0, r3
 8000830:	2338      	movs	r3, #56	@ 0x38
 8000832:	001a      	movs	r2, r3
 8000834:	2100      	movs	r1, #0
 8000836:	f002 ff27 	bl	8003688 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800083a:	233c      	movs	r3, #60	@ 0x3c
 800083c:	18fb      	adds	r3, r7, r3
 800083e:	0018      	movs	r0, r3
 8000840:	2314      	movs	r3, #20
 8000842:	001a      	movs	r2, r3
 8000844:	2100      	movs	r1, #0
 8000846:	f002 ff1f 	bl	8003688 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800084a:	2318      	movs	r3, #24
 800084c:	18fb      	adds	r3, r7, r3
 800084e:	0018      	movs	r0, r3
 8000850:	2324      	movs	r3, #36	@ 0x24
 8000852:	001a      	movs	r2, r3
 8000854:	2100      	movs	r1, #0
 8000856:	f002 ff17 	bl	8003688 <memset>
  RCC_CRSInitTypeDef RCC_CRSInitStruct = {0};
 800085a:	003b      	movs	r3, r7
 800085c:	0018      	movs	r0, r3
 800085e:	2318      	movs	r3, #24
 8000860:	001a      	movs	r2, r3
 8000862:	2100      	movs	r1, #0
 8000864:	f002 ff10 	bl	8003688 <memset>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000868:	4b33      	ldr	r3, [pc, #204]	@ (8000938 <SystemClock_Config+0x114>)
 800086a:	681b      	ldr	r3, [r3, #0]
 800086c:	4a33      	ldr	r2, [pc, #204]	@ (800093c <SystemClock_Config+0x118>)
 800086e:	401a      	ands	r2, r3
 8000870:	4b31      	ldr	r3, [pc, #196]	@ (8000938 <SystemClock_Config+0x114>)
 8000872:	2180      	movs	r1, #128	@ 0x80
 8000874:	0109      	lsls	r1, r1, #4
 8000876:	430a      	orrs	r2, r1
 8000878:	601a      	str	r2, [r3, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800087a:	193b      	adds	r3, r7, r4
 800087c:	2201      	movs	r2, #1
 800087e:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8000880:	193b      	adds	r3, r7, r4
 8000882:	22a0      	movs	r2, #160	@ 0xa0
 8000884:	02d2      	lsls	r2, r2, #11
 8000886:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000888:	193b      	adds	r3, r7, r4
 800088a:	2200      	movs	r2, #0
 800088c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800088e:	193b      	adds	r3, r7, r4
 8000890:	0018      	movs	r0, r3
 8000892:	f000 fe1d 	bl	80014d0 <HAL_RCC_OscConfig>
 8000896:	1e03      	subs	r3, r0, #0
 8000898:	d001      	beq.n	800089e <SystemClock_Config+0x7a>
  {
    Error_Handler();
 800089a:	f000 f94b 	bl	8000b34 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800089e:	213c      	movs	r1, #60	@ 0x3c
 80008a0:	187b      	adds	r3, r7, r1
 80008a2:	220f      	movs	r2, #15
 80008a4:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80008a6:	187b      	adds	r3, r7, r1
 80008a8:	2202      	movs	r2, #2
 80008aa:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ac:	187b      	adds	r3, r7, r1
 80008ae:	2200      	movs	r2, #0
 80008b0:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008b2:	187b      	adds	r3, r7, r1
 80008b4:	2200      	movs	r2, #0
 80008b6:	60da      	str	r2, [r3, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008b8:	187b      	adds	r3, r7, r1
 80008ba:	2200      	movs	r2, #0
 80008bc:	611a      	str	r2, [r3, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80008be:	187b      	adds	r3, r7, r1
 80008c0:	2100      	movs	r1, #0
 80008c2:	0018      	movs	r0, r3
 80008c4:	f001 f9c8 	bl	8001c58 <HAL_RCC_ClockConfig>
 80008c8:	1e03      	subs	r3, r0, #0
 80008ca:	d001      	beq.n	80008d0 <SystemClock_Config+0xac>
  {
    Error_Handler();
 80008cc:	f000 f932 	bl	8000b34 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2;
 80008d0:	2118      	movs	r1, #24
 80008d2:	187b      	adds	r3, r7, r1
 80008d4:	2203      	movs	r2, #3
 80008d6:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80008d8:	187b      	adds	r3, r7, r1
 80008da:	2200      	movs	r2, #0
 80008dc:	60da      	str	r2, [r3, #12]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80008de:	187b      	adds	r3, r7, r1
 80008e0:	2200      	movs	r2, #0
 80008e2:	611a      	str	r2, [r3, #16]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80008e4:	187b      	adds	r3, r7, r1
 80008e6:	0018      	movs	r0, r3
 80008e8:	f001 fbba 	bl	8002060 <HAL_RCCEx_PeriphCLKConfig>
 80008ec:	1e03      	subs	r3, r0, #0
 80008ee:	d001      	beq.n	80008f4 <SystemClock_Config+0xd0>
  {
    Error_Handler();
 80008f0:	f000 f920 	bl	8000b34 <Error_Handler>
  }

  /** Enable the SYSCFG APB clock
  */
  __HAL_RCC_CRS_CLK_ENABLE();
 80008f4:	4b12      	ldr	r3, [pc, #72]	@ (8000940 <SystemClock_Config+0x11c>)
 80008f6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80008f8:	4b11      	ldr	r3, [pc, #68]	@ (8000940 <SystemClock_Config+0x11c>)
 80008fa:	2180      	movs	r1, #128	@ 0x80
 80008fc:	0509      	lsls	r1, r1, #20
 80008fe:	430a      	orrs	r2, r1
 8000900:	639a      	str	r2, [r3, #56]	@ 0x38

  /** Configures CRS
  */
  RCC_CRSInitStruct.Prescaler = RCC_CRS_SYNC_DIV1;
 8000902:	003b      	movs	r3, r7
 8000904:	2200      	movs	r2, #0
 8000906:	601a      	str	r2, [r3, #0]
  RCC_CRSInitStruct.Source = RCC_CRS_SYNC_SOURCE_GPIO;
 8000908:	003b      	movs	r3, r7
 800090a:	2200      	movs	r2, #0
 800090c:	605a      	str	r2, [r3, #4]
  RCC_CRSInitStruct.Polarity = RCC_CRS_SYNC_POLARITY_RISING;
 800090e:	003b      	movs	r3, r7
 8000910:	2200      	movs	r2, #0
 8000912:	609a      	str	r2, [r3, #8]
  RCC_CRSInitStruct.ReloadValue = __HAL_RCC_CRS_RELOADVALUE_CALCULATE(48000000,1);
 8000914:	003b      	movs	r3, r7
 8000916:	4a0b      	ldr	r2, [pc, #44]	@ (8000944 <SystemClock_Config+0x120>)
 8000918:	60da      	str	r2, [r3, #12]
  RCC_CRSInitStruct.ErrorLimitValue = 34;
 800091a:	003b      	movs	r3, r7
 800091c:	2222      	movs	r2, #34	@ 0x22
 800091e:	611a      	str	r2, [r3, #16]
  RCC_CRSInitStruct.HSI48CalibrationValue = 32;
 8000920:	003b      	movs	r3, r7
 8000922:	2220      	movs	r2, #32
 8000924:	615a      	str	r2, [r3, #20]

  HAL_RCCEx_CRSConfig(&RCC_CRSInitStruct);
 8000926:	003b      	movs	r3, r7
 8000928:	0018      	movs	r0, r3
 800092a:	f001 fd27 	bl	800237c <HAL_RCCEx_CRSConfig>
}
 800092e:	46c0      	nop			@ (mov r8, r8)
 8000930:	46bd      	mov	sp, r7
 8000932:	b023      	add	sp, #140	@ 0x8c
 8000934:	bd90      	pop	{r4, r7, pc}
 8000936:	46c0      	nop			@ (mov r8, r8)
 8000938:	40007000 	.word	0x40007000
 800093c:	ffffe7ff 	.word	0xffffe7ff
 8000940:	40021000 	.word	0x40021000
 8000944:	02dc6bff 	.word	0x02dc6bff

08000948 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000948:	b580      	push	{r7, lr}
 800094a:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 800094c:	4b14      	ldr	r3, [pc, #80]	@ (80009a0 <MX_USART1_UART_Init+0x58>)
 800094e:	4a15      	ldr	r2, [pc, #84]	@ (80009a4 <MX_USART1_UART_Init+0x5c>)
 8000950:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8000952:	4b13      	ldr	r3, [pc, #76]	@ (80009a0 <MX_USART1_UART_Init+0x58>)
 8000954:	2296      	movs	r2, #150	@ 0x96
 8000956:	0192      	lsls	r2, r2, #6
 8000958:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800095a:	4b11      	ldr	r3, [pc, #68]	@ (80009a0 <MX_USART1_UART_Init+0x58>)
 800095c:	2200      	movs	r2, #0
 800095e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000960:	4b0f      	ldr	r3, [pc, #60]	@ (80009a0 <MX_USART1_UART_Init+0x58>)
 8000962:	2200      	movs	r2, #0
 8000964:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000966:	4b0e      	ldr	r3, [pc, #56]	@ (80009a0 <MX_USART1_UART_Init+0x58>)
 8000968:	2200      	movs	r2, #0
 800096a:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 800096c:	4b0c      	ldr	r3, [pc, #48]	@ (80009a0 <MX_USART1_UART_Init+0x58>)
 800096e:	220c      	movs	r2, #12
 8000970:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000972:	4b0b      	ldr	r3, [pc, #44]	@ (80009a0 <MX_USART1_UART_Init+0x58>)
 8000974:	2200      	movs	r2, #0
 8000976:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000978:	4b09      	ldr	r3, [pc, #36]	@ (80009a0 <MX_USART1_UART_Init+0x58>)
 800097a:	2200      	movs	r2, #0
 800097c:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800097e:	4b08      	ldr	r3, [pc, #32]	@ (80009a0 <MX_USART1_UART_Init+0x58>)
 8000980:	2200      	movs	r2, #0
 8000982:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000984:	4b06      	ldr	r3, [pc, #24]	@ (80009a0 <MX_USART1_UART_Init+0x58>)
 8000986:	2200      	movs	r2, #0
 8000988:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800098a:	4b05      	ldr	r3, [pc, #20]	@ (80009a0 <MX_USART1_UART_Init+0x58>)
 800098c:	0018      	movs	r0, r3
 800098e:	f001 fd3b 	bl	8002408 <HAL_UART_Init>
 8000992:	1e03      	subs	r3, r0, #0
 8000994:	d001      	beq.n	800099a <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 8000996:	f000 f8cd 	bl	8000b34 <Error_Handler>
  }
}
 800099a:	46c0      	nop			@ (mov r8, r8)
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	20000078 	.word	0x20000078
 80009a4:	40013800 	.word	0x40013800

080009a8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  huart2.Instance = USART2;
 80009ac:	4b14      	ldr	r3, [pc, #80]	@ (8000a00 <MX_USART2_UART_Init+0x58>)
 80009ae:	4a15      	ldr	r2, [pc, #84]	@ (8000a04 <MX_USART2_UART_Init+0x5c>)
 80009b0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 80009b2:	4b13      	ldr	r3, [pc, #76]	@ (8000a00 <MX_USART2_UART_Init+0x58>)
 80009b4:	2296      	movs	r2, #150	@ 0x96
 80009b6:	0192      	lsls	r2, r2, #6
 80009b8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009ba:	4b11      	ldr	r3, [pc, #68]	@ (8000a00 <MX_USART2_UART_Init+0x58>)
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009c0:	4b0f      	ldr	r3, [pc, #60]	@ (8000a00 <MX_USART2_UART_Init+0x58>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009c6:	4b0e      	ldr	r3, [pc, #56]	@ (8000a00 <MX_USART2_UART_Init+0x58>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009cc:	4b0c      	ldr	r3, [pc, #48]	@ (8000a00 <MX_USART2_UART_Init+0x58>)
 80009ce:	220c      	movs	r2, #12
 80009d0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009d2:	4b0b      	ldr	r3, [pc, #44]	@ (8000a00 <MX_USART2_UART_Init+0x58>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009d8:	4b09      	ldr	r3, [pc, #36]	@ (8000a00 <MX_USART2_UART_Init+0x58>)
 80009da:	2200      	movs	r2, #0
 80009dc:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009de:	4b08      	ldr	r3, [pc, #32]	@ (8000a00 <MX_USART2_UART_Init+0x58>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009e4:	4b06      	ldr	r3, [pc, #24]	@ (8000a00 <MX_USART2_UART_Init+0x58>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009ea:	4b05      	ldr	r3, [pc, #20]	@ (8000a00 <MX_USART2_UART_Init+0x58>)
 80009ec:	0018      	movs	r0, r3
 80009ee:	f001 fd0b 	bl	8002408 <HAL_UART_Init>
 80009f2:	1e03      	subs	r3, r0, #0
 80009f4:	d001      	beq.n	80009fa <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80009f6:	f000 f89d 	bl	8000b34 <Error_Handler>
  }
}
 80009fa:	46c0      	nop			@ (mov r8, r8)
 80009fc:	46bd      	mov	sp, r7
 80009fe:	bd80      	pop	{r7, pc}
 8000a00:	20000100 	.word	0x20000100
 8000a04:	40004400 	.word	0x40004400

08000a08 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a08:	b590      	push	{r4, r7, lr}
 8000a0a:	b08b      	sub	sp, #44	@ 0x2c
 8000a0c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a0e:	2414      	movs	r4, #20
 8000a10:	193b      	adds	r3, r7, r4
 8000a12:	0018      	movs	r0, r3
 8000a14:	2314      	movs	r3, #20
 8000a16:	001a      	movs	r2, r3
 8000a18:	2100      	movs	r1, #0
 8000a1a:	f002 fe35 	bl	8003688 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a1e:	4b42      	ldr	r3, [pc, #264]	@ (8000b28 <MX_GPIO_Init+0x120>)
 8000a20:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a22:	4b41      	ldr	r3, [pc, #260]	@ (8000b28 <MX_GPIO_Init+0x120>)
 8000a24:	2104      	movs	r1, #4
 8000a26:	430a      	orrs	r2, r1
 8000a28:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a2a:	4b3f      	ldr	r3, [pc, #252]	@ (8000b28 <MX_GPIO_Init+0x120>)
 8000a2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a2e:	2204      	movs	r2, #4
 8000a30:	4013      	ands	r3, r2
 8000a32:	613b      	str	r3, [r7, #16]
 8000a34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000a36:	4b3c      	ldr	r3, [pc, #240]	@ (8000b28 <MX_GPIO_Init+0x120>)
 8000a38:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a3a:	4b3b      	ldr	r3, [pc, #236]	@ (8000b28 <MX_GPIO_Init+0x120>)
 8000a3c:	2180      	movs	r1, #128	@ 0x80
 8000a3e:	430a      	orrs	r2, r1
 8000a40:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a42:	4b39      	ldr	r3, [pc, #228]	@ (8000b28 <MX_GPIO_Init+0x120>)
 8000a44:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a46:	2280      	movs	r2, #128	@ 0x80
 8000a48:	4013      	ands	r3, r2
 8000a4a:	60fb      	str	r3, [r7, #12]
 8000a4c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a4e:	4b36      	ldr	r3, [pc, #216]	@ (8000b28 <MX_GPIO_Init+0x120>)
 8000a50:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a52:	4b35      	ldr	r3, [pc, #212]	@ (8000b28 <MX_GPIO_Init+0x120>)
 8000a54:	2101      	movs	r1, #1
 8000a56:	430a      	orrs	r2, r1
 8000a58:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a5a:	4b33      	ldr	r3, [pc, #204]	@ (8000b28 <MX_GPIO_Init+0x120>)
 8000a5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a5e:	2201      	movs	r2, #1
 8000a60:	4013      	ands	r3, r2
 8000a62:	60bb      	str	r3, [r7, #8]
 8000a64:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a66:	4b30      	ldr	r3, [pc, #192]	@ (8000b28 <MX_GPIO_Init+0x120>)
 8000a68:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000a6a:	4b2f      	ldr	r3, [pc, #188]	@ (8000b28 <MX_GPIO_Init+0x120>)
 8000a6c:	2102      	movs	r1, #2
 8000a6e:	430a      	orrs	r2, r1
 8000a70:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000a72:	4b2d      	ldr	r3, [pc, #180]	@ (8000b28 <MX_GPIO_Init+0x120>)
 8000a74:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000a76:	2202      	movs	r2, #2
 8000a78:	4013      	ands	r3, r2
 8000a7a:	607b      	str	r3, [r7, #4]
 8000a7c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3, GPIO_PIN_RESET);
 8000a7e:	4b2b      	ldr	r3, [pc, #172]	@ (8000b2c <MX_GPIO_Init+0x124>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	210b      	movs	r1, #11
 8000a84:	0018      	movs	r0, r3
 8000a86:	f000 fd06 	bl	8001496 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin (buton user) */
  GPIO_InitStruct.Pin = B1_Pin;
 8000a8a:	193b      	adds	r3, r7, r4
 8000a8c:	2280      	movs	r2, #128	@ 0x80
 8000a8e:	0192      	lsls	r2, r2, #6
 8000a90:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000a92:	193b      	adds	r3, r7, r4
 8000a94:	2284      	movs	r2, #132	@ 0x84
 8000a96:	0392      	lsls	r2, r2, #14
 8000a98:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9a:	193b      	adds	r3, r7, r4
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000aa0:	193b      	adds	r3, r7, r4
 8000aa2:	4a23      	ldr	r2, [pc, #140]	@ (8000b30 <MX_GPIO_Init+0x128>)
 8000aa4:	0019      	movs	r1, r3
 8000aa6:	0010      	movs	r0, r2
 8000aa8:	f000 fb62 	bl	8001170 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 (initial input, o vom reconfigura pentru DHT11) */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000aac:	193b      	adds	r3, r7, r4
 8000aae:	2201      	movs	r2, #1
 8000ab0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab2:	193b      	adds	r3, r7, r4
 8000ab4:	2200      	movs	r2, #0
 8000ab6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ab8:	193b      	adds	r3, r7, r4
 8000aba:	2200      	movs	r2, #0
 8000abc:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000abe:	193a      	adds	r2, r7, r4
 8000ac0:	23a0      	movs	r3, #160	@ 0xa0
 8000ac2:	05db      	lsls	r3, r3, #23
 8000ac4:	0011      	movs	r1, r2
 8000ac6:	0018      	movs	r0, r3
 8000ac8:	f000 fb52 	bl	8001170 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB3 (LED, buzzer, LED onboard)*/
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_3;
 8000acc:	193b      	adds	r3, r7, r4
 8000ace:	220b      	movs	r2, #11
 8000ad0:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ad2:	193b      	adds	r3, r7, r4
 8000ad4:	2201      	movs	r2, #1
 8000ad6:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ad8:	193b      	adds	r3, r7, r4
 8000ada:	2200      	movs	r2, #0
 8000adc:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ade:	193b      	adds	r3, r7, r4
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ae4:	193b      	adds	r3, r7, r4
 8000ae6:	4a11      	ldr	r2, [pc, #68]	@ (8000b2c <MX_GPIO_Init+0x124>)
 8000ae8:	0019      	movs	r1, r3
 8000aea:	0010      	movs	r0, r2
 8000aec:	f000 fb40 	bl	8001170 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 (AF_USB - default de la placa) */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000af0:	0021      	movs	r1, r4
 8000af2:	187b      	adds	r3, r7, r1
 8000af4:	2280      	movs	r2, #128	@ 0x80
 8000af6:	0052      	lsls	r2, r2, #1
 8000af8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000afa:	187b      	adds	r3, r7, r1
 8000afc:	2202      	movs	r2, #2
 8000afe:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b00:	187b      	adds	r3, r7, r1
 8000b02:	2200      	movs	r2, #0
 8000b04:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b06:	187b      	adds	r3, r7, r1
 8000b08:	2200      	movs	r2, #0
 8000b0a:	60da      	str	r2, [r3, #12]
  GPIO_InitStruct.Alternate = GPIO_AF2_USB;
 8000b0c:	187b      	adds	r3, r7, r1
 8000b0e:	2202      	movs	r2, #2
 8000b10:	611a      	str	r2, [r3, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b12:	187a      	adds	r2, r7, r1
 8000b14:	23a0      	movs	r3, #160	@ 0xa0
 8000b16:	05db      	lsls	r3, r3, #23
 8000b18:	0011      	movs	r1, r2
 8000b1a:	0018      	movs	r0, r3
 8000b1c:	f000 fb28 	bl	8001170 <HAL_GPIO_Init>
}
 8000b20:	46c0      	nop			@ (mov r8, r8)
 8000b22:	46bd      	mov	sp, r7
 8000b24:	b00b      	add	sp, #44	@ 0x2c
 8000b26:	bd90      	pop	{r4, r7, pc}
 8000b28:	40021000 	.word	0x40021000
 8000b2c:	50000400 	.word	0x50000400
 8000b30:	50000800 	.word	0x50000800

08000b34 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000b38:	b672      	cpsid	i
}
 8000b3a:	46c0      	nop			@ (mov r8, r8)
  __disable_irq();
  while (1)
 8000b3c:	46c0      	nop			@ (mov r8, r8)
 8000b3e:	e7fd      	b.n	8000b3c <Error_Handler+0x8>

08000b40 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b44:	4b07      	ldr	r3, [pc, #28]	@ (8000b64 <HAL_MspInit+0x24>)
 8000b46:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b48:	4b06      	ldr	r3, [pc, #24]	@ (8000b64 <HAL_MspInit+0x24>)
 8000b4a:	2101      	movs	r1, #1
 8000b4c:	430a      	orrs	r2, r1
 8000b4e:	635a      	str	r2, [r3, #52]	@ 0x34
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b50:	4b04      	ldr	r3, [pc, #16]	@ (8000b64 <HAL_MspInit+0x24>)
 8000b52:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000b54:	4b03      	ldr	r3, [pc, #12]	@ (8000b64 <HAL_MspInit+0x24>)
 8000b56:	2180      	movs	r1, #128	@ 0x80
 8000b58:	0549      	lsls	r1, r1, #21
 8000b5a:	430a      	orrs	r2, r1
 8000b5c:	639a      	str	r2, [r3, #56]	@ 0x38
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b5e:	46c0      	nop			@ (mov r8, r8)
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}
 8000b64:	40021000 	.word	0x40021000

08000b68 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b68:	b590      	push	{r4, r7, lr}
 8000b6a:	b08b      	sub	sp, #44	@ 0x2c
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b70:	2414      	movs	r4, #20
 8000b72:	193b      	adds	r3, r7, r4
 8000b74:	0018      	movs	r0, r3
 8000b76:	2314      	movs	r3, #20
 8000b78:	001a      	movs	r2, r3
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	f002 fd84 	bl	8003688 <memset>
  if(huart->Instance==USART1)
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a34      	ldr	r2, [pc, #208]	@ (8000c58 <HAL_UART_MspInit+0xf0>)
 8000b86:	4293      	cmp	r3, r2
 8000b88:	d133      	bne.n	8000bf2 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b8a:	4b34      	ldr	r3, [pc, #208]	@ (8000c5c <HAL_UART_MspInit+0xf4>)
 8000b8c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000b8e:	4b33      	ldr	r3, [pc, #204]	@ (8000c5c <HAL_UART_MspInit+0xf4>)
 8000b90:	2180      	movs	r1, #128	@ 0x80
 8000b92:	01c9      	lsls	r1, r1, #7
 8000b94:	430a      	orrs	r2, r1
 8000b96:	635a      	str	r2, [r3, #52]	@ 0x34

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b98:	4b30      	ldr	r3, [pc, #192]	@ (8000c5c <HAL_UART_MspInit+0xf4>)
 8000b9a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000b9c:	4b2f      	ldr	r3, [pc, #188]	@ (8000c5c <HAL_UART_MspInit+0xf4>)
 8000b9e:	2101      	movs	r1, #1
 8000ba0:	430a      	orrs	r2, r1
 8000ba2:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000ba4:	4b2d      	ldr	r3, [pc, #180]	@ (8000c5c <HAL_UART_MspInit+0xf4>)
 8000ba6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000ba8:	2201      	movs	r2, #1
 8000baa:	4013      	ands	r3, r2
 8000bac:	613b      	str	r3, [r7, #16]
 8000bae:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000bb0:	193b      	adds	r3, r7, r4
 8000bb2:	22c0      	movs	r2, #192	@ 0xc0
 8000bb4:	00d2      	lsls	r2, r2, #3
 8000bb6:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bb8:	0021      	movs	r1, r4
 8000bba:	187b      	adds	r3, r7, r1
 8000bbc:	2202      	movs	r2, #2
 8000bbe:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc0:	187b      	adds	r3, r7, r1
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc6:	187b      	adds	r3, r7, r1
 8000bc8:	2203      	movs	r2, #3
 8000bca:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 8000bcc:	187b      	adds	r3, r7, r1
 8000bce:	2204      	movs	r2, #4
 8000bd0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bd2:	187a      	adds	r2, r7, r1
 8000bd4:	23a0      	movs	r3, #160	@ 0xa0
 8000bd6:	05db      	lsls	r3, r3, #23
 8000bd8:	0011      	movs	r1, r2
 8000bda:	0018      	movs	r0, r3
 8000bdc:	f000 fac8 	bl	8001170 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000be0:	2200      	movs	r2, #0
 8000be2:	2100      	movs	r1, #0
 8000be4:	201b      	movs	r0, #27
 8000be6:	f000 fa09 	bl	8000ffc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000bea:	201b      	movs	r0, #27
 8000bec:	f000 fa1b 	bl	8001026 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8000bf0:	e02e      	b.n	8000c50 <HAL_UART_MspInit+0xe8>
  else if(huart->Instance==USART2)
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	4a1a      	ldr	r2, [pc, #104]	@ (8000c60 <HAL_UART_MspInit+0xf8>)
 8000bf8:	4293      	cmp	r3, r2
 8000bfa:	d129      	bne.n	8000c50 <HAL_UART_MspInit+0xe8>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000bfc:	4b17      	ldr	r3, [pc, #92]	@ (8000c5c <HAL_UART_MspInit+0xf4>)
 8000bfe:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8000c00:	4b16      	ldr	r3, [pc, #88]	@ (8000c5c <HAL_UART_MspInit+0xf4>)
 8000c02:	2180      	movs	r1, #128	@ 0x80
 8000c04:	0289      	lsls	r1, r1, #10
 8000c06:	430a      	orrs	r2, r1
 8000c08:	639a      	str	r2, [r3, #56]	@ 0x38
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c0a:	4b14      	ldr	r3, [pc, #80]	@ (8000c5c <HAL_UART_MspInit+0xf4>)
 8000c0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8000c0e:	4b13      	ldr	r3, [pc, #76]	@ (8000c5c <HAL_UART_MspInit+0xf4>)
 8000c10:	2101      	movs	r1, #1
 8000c12:	430a      	orrs	r2, r1
 8000c14:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000c16:	4b11      	ldr	r3, [pc, #68]	@ (8000c5c <HAL_UART_MspInit+0xf4>)
 8000c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c1a:	2201      	movs	r2, #1
 8000c1c:	4013      	ands	r3, r2
 8000c1e:	60fb      	str	r3, [r7, #12]
 8000c20:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000c22:	2114      	movs	r1, #20
 8000c24:	187b      	adds	r3, r7, r1
 8000c26:	220c      	movs	r2, #12
 8000c28:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c2a:	187b      	adds	r3, r7, r1
 8000c2c:	2202      	movs	r2, #2
 8000c2e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c30:	187b      	adds	r3, r7, r1
 8000c32:	2200      	movs	r2, #0
 8000c34:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c36:	187b      	adds	r3, r7, r1
 8000c38:	2203      	movs	r2, #3
 8000c3a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_USART2;
 8000c3c:	187b      	adds	r3, r7, r1
 8000c3e:	2204      	movs	r2, #4
 8000c40:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c42:	187a      	adds	r2, r7, r1
 8000c44:	23a0      	movs	r3, #160	@ 0xa0
 8000c46:	05db      	lsls	r3, r3, #23
 8000c48:	0011      	movs	r1, r2
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	f000 fa90 	bl	8001170 <HAL_GPIO_Init>
}
 8000c50:	46c0      	nop			@ (mov r8, r8)
 8000c52:	46bd      	mov	sp, r7
 8000c54:	b00b      	add	sp, #44	@ 0x2c
 8000c56:	bd90      	pop	{r4, r7, pc}
 8000c58:	40013800 	.word	0x40013800
 8000c5c:	40021000 	.word	0x40021000
 8000c60:	40004400 	.word	0x40004400

08000c64 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c64:	b580      	push	{r7, lr}
 8000c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c68:	46c0      	nop			@ (mov r8, r8)
 8000c6a:	e7fd      	b.n	8000c68 <NMI_Handler+0x4>

08000c6c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c70:	46c0      	nop			@ (mov r8, r8)
 8000c72:	e7fd      	b.n	8000c70 <HardFault_Handler+0x4>

08000c74 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c74:	b580      	push	{r7, lr}
 8000c76:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c78:	46c0      	nop			@ (mov r8, r8)
 8000c7a:	46bd      	mov	sp, r7
 8000c7c:	bd80      	pop	{r7, pc}

08000c7e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c82:	46c0      	nop			@ (mov r8, r8)
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bd80      	pop	{r7, pc}

08000c88 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c88:	b580      	push	{r7, lr}
 8000c8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c8c:	f000 f8ca 	bl	8000e24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c90:	46c0      	nop			@ (mov r8, r8)
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bd80      	pop	{r7, pc}
	...

08000c98 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8000c98:	b580      	push	{r7, lr}
 8000c9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000c9c:	4b03      	ldr	r3, [pc, #12]	@ (8000cac <USART1_IRQHandler+0x14>)
 8000c9e:	0018      	movs	r0, r3
 8000ca0:	f001 fca6 	bl	80025f0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000ca4:	46c0      	nop			@ (mov r8, r8)
 8000ca6:	46bd      	mov	sp, r7
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	46c0      	nop			@ (mov r8, r8)
 8000cac:	20000078 	.word	0x20000078

08000cb0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000cb0:	b580      	push	{r7, lr}
 8000cb2:	b086      	sub	sp, #24
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000cb8:	4a14      	ldr	r2, [pc, #80]	@ (8000d0c <_sbrk+0x5c>)
 8000cba:	4b15      	ldr	r3, [pc, #84]	@ (8000d10 <_sbrk+0x60>)
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000cc0:	697b      	ldr	r3, [r7, #20]
 8000cc2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000cc4:	4b13      	ldr	r3, [pc, #76]	@ (8000d14 <_sbrk+0x64>)
 8000cc6:	681b      	ldr	r3, [r3, #0]
 8000cc8:	2b00      	cmp	r3, #0
 8000cca:	d102      	bne.n	8000cd2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ccc:	4b11      	ldr	r3, [pc, #68]	@ (8000d14 <_sbrk+0x64>)
 8000cce:	4a12      	ldr	r2, [pc, #72]	@ (8000d18 <_sbrk+0x68>)
 8000cd0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000cd2:	4b10      	ldr	r3, [pc, #64]	@ (8000d14 <_sbrk+0x64>)
 8000cd4:	681a      	ldr	r2, [r3, #0]
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	18d3      	adds	r3, r2, r3
 8000cda:	693a      	ldr	r2, [r7, #16]
 8000cdc:	429a      	cmp	r2, r3
 8000cde:	d207      	bcs.n	8000cf0 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000ce0:	f002 fcda 	bl	8003698 <__errno>
 8000ce4:	0003      	movs	r3, r0
 8000ce6:	220c      	movs	r2, #12
 8000ce8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000cea:	2301      	movs	r3, #1
 8000cec:	425b      	negs	r3, r3
 8000cee:	e009      	b.n	8000d04 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000cf0:	4b08      	ldr	r3, [pc, #32]	@ (8000d14 <_sbrk+0x64>)
 8000cf2:	681b      	ldr	r3, [r3, #0]
 8000cf4:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000cf6:	4b07      	ldr	r3, [pc, #28]	@ (8000d14 <_sbrk+0x64>)
 8000cf8:	681a      	ldr	r2, [r3, #0]
 8000cfa:	687b      	ldr	r3, [r7, #4]
 8000cfc:	18d2      	adds	r2, r2, r3
 8000cfe:	4b05      	ldr	r3, [pc, #20]	@ (8000d14 <_sbrk+0x64>)
 8000d00:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000d02:	68fb      	ldr	r3, [r7, #12]
}
 8000d04:	0018      	movs	r0, r3
 8000d06:	46bd      	mov	sp, r7
 8000d08:	b006      	add	sp, #24
 8000d0a:	bd80      	pop	{r7, pc}
 8000d0c:	20002000 	.word	0x20002000
 8000d10:	00000400 	.word	0x00000400
 8000d14:	20000194 	.word	0x20000194
 8000d18:	200002e8 	.word	0x200002e8

08000d1c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location add offset address ------------------*/
#if defined (USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d20:	46c0      	nop			@ (mov r8, r8)
 8000d22:	46bd      	mov	sp, r7
 8000d24:	bd80      	pop	{r7, pc}
	...

08000d28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   r0, =_estack
 8000d28:	480d      	ldr	r0, [pc, #52]	@ (8000d60 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000d2a:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000d2c:	f7ff fff6 	bl	8000d1c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000d30:	480c      	ldr	r0, [pc, #48]	@ (8000d64 <LoopForever+0x6>)
  ldr r1, =_edata
 8000d32:	490d      	ldr	r1, [pc, #52]	@ (8000d68 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000d34:	4a0d      	ldr	r2, [pc, #52]	@ (8000d6c <LoopForever+0xe>)
  movs r3, #0
 8000d36:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000d38:	e002      	b.n	8000d40 <LoopCopyDataInit>

08000d3a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000d3a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000d3c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000d3e:	3304      	adds	r3, #4

08000d40 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000d40:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000d42:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000d44:	d3f9      	bcc.n	8000d3a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000d46:	4a0a      	ldr	r2, [pc, #40]	@ (8000d70 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000d48:	4c0a      	ldr	r4, [pc, #40]	@ (8000d74 <LoopForever+0x16>)
  movs r3, #0
 8000d4a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000d4c:	e001      	b.n	8000d52 <LoopFillZerobss>

08000d4e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000d4e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000d50:	3204      	adds	r2, #4

08000d52 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000d52:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d54:	d3fb      	bcc.n	8000d4e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000d56:	f002 fca5 	bl	80036a4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000d5a:	f7ff fd05 	bl	8000768 <main>

08000d5e <LoopForever>:

LoopForever:
    b LoopForever
 8000d5e:	e7fe      	b.n	8000d5e <LoopForever>
  ldr   r0, =_estack
 8000d60:	20002000 	.word	0x20002000
  ldr r0, =_sdata
 8000d64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d68:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000d6c:	0800406c 	.word	0x0800406c
  ldr r2, =_sbss
 8000d70:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000d74:	200002e4 	.word	0x200002e4

08000d78 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000d78:	e7fe      	b.n	8000d78 <ADC1_COMP_IRQHandler>
	...

08000d7c <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d82:	1dfb      	adds	r3, r7, #7
 8000d84:	2200      	movs	r2, #0
 8000d86:	701a      	strb	r2, [r3, #0]
#if (BUFFER_CACHE_DISABLE != 0)
  __HAL_FLASH_BUFFER_CACHE_DISABLE();
#endif /* BUFFER_CACHE_DISABLE */

#if (PREREAD_ENABLE != 0)
  __HAL_FLASH_PREREAD_BUFFER_ENABLE();
 8000d88:	4b0b      	ldr	r3, [pc, #44]	@ (8000db8 <HAL_Init+0x3c>)
 8000d8a:	681a      	ldr	r2, [r3, #0]
 8000d8c:	4b0a      	ldr	r3, [pc, #40]	@ (8000db8 <HAL_Init+0x3c>)
 8000d8e:	2140      	movs	r1, #64	@ 0x40
 8000d90:	430a      	orrs	r2, r1
 8000d92:	601a      	str	r2, [r3, #0]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d94:	2000      	movs	r0, #0
 8000d96:	f000 f811 	bl	8000dbc <HAL_InitTick>
 8000d9a:	1e03      	subs	r3, r0, #0
 8000d9c:	d003      	beq.n	8000da6 <HAL_Init+0x2a>
  {
    status = HAL_ERROR;
 8000d9e:	1dfb      	adds	r3, r7, #7
 8000da0:	2201      	movs	r2, #1
 8000da2:	701a      	strb	r2, [r3, #0]
 8000da4:	e001      	b.n	8000daa <HAL_Init+0x2e>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000da6:	f7ff fecb 	bl	8000b40 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000daa:	1dfb      	adds	r3, r7, #7
 8000dac:	781b      	ldrb	r3, [r3, #0]
}
 8000dae:	0018      	movs	r0, r3
 8000db0:	46bd      	mov	sp, r7
 8000db2:	b002      	add	sp, #8
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	46c0      	nop			@ (mov r8, r8)
 8000db8:	40022000 	.word	0x40022000

08000dbc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000dbc:	b590      	push	{r4, r7, lr}
 8000dbe:	b083      	sub	sp, #12
 8000dc0:	af00      	add	r7, sp, #0
 8000dc2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000dc4:	4b14      	ldr	r3, [pc, #80]	@ (8000e18 <HAL_InitTick+0x5c>)
 8000dc6:	681c      	ldr	r4, [r3, #0]
 8000dc8:	4b14      	ldr	r3, [pc, #80]	@ (8000e1c <HAL_InitTick+0x60>)
 8000dca:	781b      	ldrb	r3, [r3, #0]
 8000dcc:	0019      	movs	r1, r3
 8000dce:	23fa      	movs	r3, #250	@ 0xfa
 8000dd0:	0098      	lsls	r0, r3, #2
 8000dd2:	f7ff f9ab 	bl	800012c <__udivsi3>
 8000dd6:	0003      	movs	r3, r0
 8000dd8:	0019      	movs	r1, r3
 8000dda:	0020      	movs	r0, r4
 8000ddc:	f7ff f9a6 	bl	800012c <__udivsi3>
 8000de0:	0003      	movs	r3, r0
 8000de2:	0018      	movs	r0, r3
 8000de4:	f000 f92f 	bl	8001046 <HAL_SYSTICK_Config>
 8000de8:	1e03      	subs	r3, r0, #0
 8000dea:	d001      	beq.n	8000df0 <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000dec:	2301      	movs	r3, #1
 8000dee:	e00f      	b.n	8000e10 <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000df0:	687b      	ldr	r3, [r7, #4]
 8000df2:	2b03      	cmp	r3, #3
 8000df4:	d80b      	bhi.n	8000e0e <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000df6:	6879      	ldr	r1, [r7, #4]
 8000df8:	2301      	movs	r3, #1
 8000dfa:	425b      	negs	r3, r3
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	0018      	movs	r0, r3
 8000e00:	f000 f8fc 	bl	8000ffc <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e04:	4b06      	ldr	r3, [pc, #24]	@ (8000e20 <HAL_InitTick+0x64>)
 8000e06:	687a      	ldr	r2, [r7, #4]
 8000e08:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	e000      	b.n	8000e10 <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000e0e:	2301      	movs	r3, #1
}
 8000e10:	0018      	movs	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	b003      	add	sp, #12
 8000e16:	bd90      	pop	{r4, r7, pc}
 8000e18:	20000000 	.word	0x20000000
 8000e1c:	20000008 	.word	0x20000008
 8000e20:	20000004 	.word	0x20000004

08000e24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e28:	4b05      	ldr	r3, [pc, #20]	@ (8000e40 <HAL_IncTick+0x1c>)
 8000e2a:	781b      	ldrb	r3, [r3, #0]
 8000e2c:	001a      	movs	r2, r3
 8000e2e:	4b05      	ldr	r3, [pc, #20]	@ (8000e44 <HAL_IncTick+0x20>)
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	18d2      	adds	r2, r2, r3
 8000e34:	4b03      	ldr	r3, [pc, #12]	@ (8000e44 <HAL_IncTick+0x20>)
 8000e36:	601a      	str	r2, [r3, #0]
}
 8000e38:	46c0      	nop			@ (mov r8, r8)
 8000e3a:	46bd      	mov	sp, r7
 8000e3c:	bd80      	pop	{r7, pc}
 8000e3e:	46c0      	nop			@ (mov r8, r8)
 8000e40:	20000008 	.word	0x20000008
 8000e44:	20000198 	.word	0x20000198

08000e48 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
  return uwTick;
 8000e4c:	4b02      	ldr	r3, [pc, #8]	@ (8000e58 <HAL_GetTick+0x10>)
 8000e4e:	681b      	ldr	r3, [r3, #0]
}
 8000e50:	0018      	movs	r0, r3
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}
 8000e56:	46c0      	nop			@ (mov r8, r8)
 8000e58:	20000198 	.word	0x20000198

08000e5c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e5c:	b580      	push	{r7, lr}
 8000e5e:	b084      	sub	sp, #16
 8000e60:	af00      	add	r7, sp, #0
 8000e62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e64:	f7ff fff0 	bl	8000e48 <HAL_GetTick>
 8000e68:	0003      	movs	r3, r0
 8000e6a:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e70:	68fb      	ldr	r3, [r7, #12]
 8000e72:	3301      	adds	r3, #1
 8000e74:	d005      	beq.n	8000e82 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e76:	4b0a      	ldr	r3, [pc, #40]	@ (8000ea0 <HAL_Delay+0x44>)
 8000e78:	781b      	ldrb	r3, [r3, #0]
 8000e7a:	001a      	movs	r2, r3
 8000e7c:	68fb      	ldr	r3, [r7, #12]
 8000e7e:	189b      	adds	r3, r3, r2
 8000e80:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000e82:	46c0      	nop			@ (mov r8, r8)
 8000e84:	f7ff ffe0 	bl	8000e48 <HAL_GetTick>
 8000e88:	0002      	movs	r2, r0
 8000e8a:	68bb      	ldr	r3, [r7, #8]
 8000e8c:	1ad3      	subs	r3, r2, r3
 8000e8e:	68fa      	ldr	r2, [r7, #12]
 8000e90:	429a      	cmp	r2, r3
 8000e92:	d8f7      	bhi.n	8000e84 <HAL_Delay+0x28>
  {
  }
}
 8000e94:	46c0      	nop			@ (mov r8, r8)
 8000e96:	46c0      	nop			@ (mov r8, r8)
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	b004      	add	sp, #16
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	46c0      	nop			@ (mov r8, r8)
 8000ea0:	20000008 	.word	0x20000008

08000ea4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	0002      	movs	r2, r0
 8000eac:	1dfb      	adds	r3, r7, #7
 8000eae:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000eb0:	1dfb      	adds	r3, r7, #7
 8000eb2:	781b      	ldrb	r3, [r3, #0]
 8000eb4:	2b7f      	cmp	r3, #127	@ 0x7f
 8000eb6:	d809      	bhi.n	8000ecc <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000eb8:	1dfb      	adds	r3, r7, #7
 8000eba:	781b      	ldrb	r3, [r3, #0]
 8000ebc:	001a      	movs	r2, r3
 8000ebe:	231f      	movs	r3, #31
 8000ec0:	401a      	ands	r2, r3
 8000ec2:	4b04      	ldr	r3, [pc, #16]	@ (8000ed4 <__NVIC_EnableIRQ+0x30>)
 8000ec4:	2101      	movs	r1, #1
 8000ec6:	4091      	lsls	r1, r2
 8000ec8:	000a      	movs	r2, r1
 8000eca:	601a      	str	r2, [r3, #0]
  }
}
 8000ecc:	46c0      	nop			@ (mov r8, r8)
 8000ece:	46bd      	mov	sp, r7
 8000ed0:	b002      	add	sp, #8
 8000ed2:	bd80      	pop	{r7, pc}
 8000ed4:	e000e100 	.word	0xe000e100

08000ed8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ed8:	b590      	push	{r4, r7, lr}
 8000eda:	b083      	sub	sp, #12
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	0002      	movs	r2, r0
 8000ee0:	6039      	str	r1, [r7, #0]
 8000ee2:	1dfb      	adds	r3, r7, #7
 8000ee4:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000ee6:	1dfb      	adds	r3, r7, #7
 8000ee8:	781b      	ldrb	r3, [r3, #0]
 8000eea:	2b7f      	cmp	r3, #127	@ 0x7f
 8000eec:	d828      	bhi.n	8000f40 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000eee:	4a2f      	ldr	r2, [pc, #188]	@ (8000fac <__NVIC_SetPriority+0xd4>)
 8000ef0:	1dfb      	adds	r3, r7, #7
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	b25b      	sxtb	r3, r3
 8000ef6:	089b      	lsrs	r3, r3, #2
 8000ef8:	33c0      	adds	r3, #192	@ 0xc0
 8000efa:	009b      	lsls	r3, r3, #2
 8000efc:	589b      	ldr	r3, [r3, r2]
 8000efe:	1dfa      	adds	r2, r7, #7
 8000f00:	7812      	ldrb	r2, [r2, #0]
 8000f02:	0011      	movs	r1, r2
 8000f04:	2203      	movs	r2, #3
 8000f06:	400a      	ands	r2, r1
 8000f08:	00d2      	lsls	r2, r2, #3
 8000f0a:	21ff      	movs	r1, #255	@ 0xff
 8000f0c:	4091      	lsls	r1, r2
 8000f0e:	000a      	movs	r2, r1
 8000f10:	43d2      	mvns	r2, r2
 8000f12:	401a      	ands	r2, r3
 8000f14:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f16:	683b      	ldr	r3, [r7, #0]
 8000f18:	019b      	lsls	r3, r3, #6
 8000f1a:	22ff      	movs	r2, #255	@ 0xff
 8000f1c:	401a      	ands	r2, r3
 8000f1e:	1dfb      	adds	r3, r7, #7
 8000f20:	781b      	ldrb	r3, [r3, #0]
 8000f22:	0018      	movs	r0, r3
 8000f24:	2303      	movs	r3, #3
 8000f26:	4003      	ands	r3, r0
 8000f28:	00db      	lsls	r3, r3, #3
 8000f2a:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f2c:	481f      	ldr	r0, [pc, #124]	@ (8000fac <__NVIC_SetPriority+0xd4>)
 8000f2e:	1dfb      	adds	r3, r7, #7
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	b25b      	sxtb	r3, r3
 8000f34:	089b      	lsrs	r3, r3, #2
 8000f36:	430a      	orrs	r2, r1
 8000f38:	33c0      	adds	r3, #192	@ 0xc0
 8000f3a:	009b      	lsls	r3, r3, #2
 8000f3c:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000f3e:	e031      	b.n	8000fa4 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f40:	4a1b      	ldr	r2, [pc, #108]	@ (8000fb0 <__NVIC_SetPriority+0xd8>)
 8000f42:	1dfb      	adds	r3, r7, #7
 8000f44:	781b      	ldrb	r3, [r3, #0]
 8000f46:	0019      	movs	r1, r3
 8000f48:	230f      	movs	r3, #15
 8000f4a:	400b      	ands	r3, r1
 8000f4c:	3b08      	subs	r3, #8
 8000f4e:	089b      	lsrs	r3, r3, #2
 8000f50:	3306      	adds	r3, #6
 8000f52:	009b      	lsls	r3, r3, #2
 8000f54:	18d3      	adds	r3, r2, r3
 8000f56:	3304      	adds	r3, #4
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	1dfa      	adds	r2, r7, #7
 8000f5c:	7812      	ldrb	r2, [r2, #0]
 8000f5e:	0011      	movs	r1, r2
 8000f60:	2203      	movs	r2, #3
 8000f62:	400a      	ands	r2, r1
 8000f64:	00d2      	lsls	r2, r2, #3
 8000f66:	21ff      	movs	r1, #255	@ 0xff
 8000f68:	4091      	lsls	r1, r2
 8000f6a:	000a      	movs	r2, r1
 8000f6c:	43d2      	mvns	r2, r2
 8000f6e:	401a      	ands	r2, r3
 8000f70:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	019b      	lsls	r3, r3, #6
 8000f76:	22ff      	movs	r2, #255	@ 0xff
 8000f78:	401a      	ands	r2, r3
 8000f7a:	1dfb      	adds	r3, r7, #7
 8000f7c:	781b      	ldrb	r3, [r3, #0]
 8000f7e:	0018      	movs	r0, r3
 8000f80:	2303      	movs	r3, #3
 8000f82:	4003      	ands	r3, r0
 8000f84:	00db      	lsls	r3, r3, #3
 8000f86:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000f88:	4809      	ldr	r0, [pc, #36]	@ (8000fb0 <__NVIC_SetPriority+0xd8>)
 8000f8a:	1dfb      	adds	r3, r7, #7
 8000f8c:	781b      	ldrb	r3, [r3, #0]
 8000f8e:	001c      	movs	r4, r3
 8000f90:	230f      	movs	r3, #15
 8000f92:	4023      	ands	r3, r4
 8000f94:	3b08      	subs	r3, #8
 8000f96:	089b      	lsrs	r3, r3, #2
 8000f98:	430a      	orrs	r2, r1
 8000f9a:	3306      	adds	r3, #6
 8000f9c:	009b      	lsls	r3, r3, #2
 8000f9e:	18c3      	adds	r3, r0, r3
 8000fa0:	3304      	adds	r3, #4
 8000fa2:	601a      	str	r2, [r3, #0]
}
 8000fa4:	46c0      	nop			@ (mov r8, r8)
 8000fa6:	46bd      	mov	sp, r7
 8000fa8:	b003      	add	sp, #12
 8000faa:	bd90      	pop	{r4, r7, pc}
 8000fac:	e000e100 	.word	0xe000e100
 8000fb0:	e000ed00 	.word	0xe000ed00

08000fb4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fbc:	687b      	ldr	r3, [r7, #4]
 8000fbe:	1e5a      	subs	r2, r3, #1
 8000fc0:	2380      	movs	r3, #128	@ 0x80
 8000fc2:	045b      	lsls	r3, r3, #17
 8000fc4:	429a      	cmp	r2, r3
 8000fc6:	d301      	bcc.n	8000fcc <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fc8:	2301      	movs	r3, #1
 8000fca:	e010      	b.n	8000fee <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fcc:	4b0a      	ldr	r3, [pc, #40]	@ (8000ff8 <SysTick_Config+0x44>)
 8000fce:	687a      	ldr	r2, [r7, #4]
 8000fd0:	3a01      	subs	r2, #1
 8000fd2:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fd4:	2301      	movs	r3, #1
 8000fd6:	425b      	negs	r3, r3
 8000fd8:	2103      	movs	r1, #3
 8000fda:	0018      	movs	r0, r3
 8000fdc:	f7ff ff7c 	bl	8000ed8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000fe0:	4b05      	ldr	r3, [pc, #20]	@ (8000ff8 <SysTick_Config+0x44>)
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000fe6:	4b04      	ldr	r3, [pc, #16]	@ (8000ff8 <SysTick_Config+0x44>)
 8000fe8:	2207      	movs	r2, #7
 8000fea:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000fec:	2300      	movs	r3, #0
}
 8000fee:	0018      	movs	r0, r3
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	b002      	add	sp, #8
 8000ff4:	bd80      	pop	{r7, pc}
 8000ff6:	46c0      	nop			@ (mov r8, r8)
 8000ff8:	e000e010 	.word	0xe000e010

08000ffc <HAL_NVIC_SetPriority>:
  *         with stm32l0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0+ based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000ffc:	b580      	push	{r7, lr}
 8000ffe:	b084      	sub	sp, #16
 8001000:	af00      	add	r7, sp, #0
 8001002:	60b9      	str	r1, [r7, #8]
 8001004:	607a      	str	r2, [r7, #4]
 8001006:	210f      	movs	r1, #15
 8001008:	187b      	adds	r3, r7, r1
 800100a:	1c02      	adds	r2, r0, #0
 800100c:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 800100e:	68ba      	ldr	r2, [r7, #8]
 8001010:	187b      	adds	r3, r7, r1
 8001012:	781b      	ldrb	r3, [r3, #0]
 8001014:	b25b      	sxtb	r3, r3
 8001016:	0011      	movs	r1, r2
 8001018:	0018      	movs	r0, r3
 800101a:	f7ff ff5d 	bl	8000ed8 <__NVIC_SetPriority>

  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

}
 800101e:	46c0      	nop			@ (mov r8, r8)
 8001020:	46bd      	mov	sp, r7
 8001022:	b004      	add	sp, #16
 8001024:	bd80      	pop	{r7, pc}

08001026 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of  IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to stm32l0xx.h file)  
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b082      	sub	sp, #8
 800102a:	af00      	add	r7, sp, #0
 800102c:	0002      	movs	r2, r0
 800102e:	1dfb      	adds	r3, r7, #7
 8001030:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001032:	1dfb      	adds	r3, r7, #7
 8001034:	781b      	ldrb	r3, [r3, #0]
 8001036:	b25b      	sxtb	r3, r3
 8001038:	0018      	movs	r0, r3
 800103a:	f7ff ff33 	bl	8000ea4 <__NVIC_EnableIRQ>
}
 800103e:	46c0      	nop			@ (mov r8, r8)
 8001040:	46bd      	mov	sp, r7
 8001042:	b002      	add	sp, #8
 8001044:	bd80      	pop	{r7, pc}

08001046 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001046:	b580      	push	{r7, lr}
 8001048:	b082      	sub	sp, #8
 800104a:	af00      	add	r7, sp, #0
 800104c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	0018      	movs	r0, r3
 8001052:	f7ff ffaf 	bl	8000fb4 <SysTick_Config>
 8001056:	0003      	movs	r3, r0
}
 8001058:	0018      	movs	r0, r3
 800105a:	46bd      	mov	sp, r7
 800105c:	b002      	add	sp, #8
 800105e:	bd80      	pop	{r7, pc}

08001060 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	b084      	sub	sp, #16
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001068:	230f      	movs	r3, #15
 800106a:	18fb      	adds	r3, r7, r3
 800106c:	2200      	movs	r2, #0
 800106e:	701a      	strb	r2, [r3, #0]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	2225      	movs	r2, #37	@ 0x25
 8001074:	5c9b      	ldrb	r3, [r3, r2]
 8001076:	b2db      	uxtb	r3, r3
 8001078:	2b02      	cmp	r3, #2
 800107a:	d008      	beq.n	800108e <HAL_DMA_Abort+0x2e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	2204      	movs	r2, #4
 8001080:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	2224      	movs	r2, #36	@ 0x24
 8001086:	2100      	movs	r1, #0
 8001088:	5499      	strb	r1, [r3, r2]

    return HAL_ERROR;
 800108a:	2301      	movs	r3, #1
 800108c:	e024      	b.n	80010d8 <HAL_DMA_Abort+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	681a      	ldr	r2, [r3, #0]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	681b      	ldr	r3, [r3, #0]
 8001098:	210e      	movs	r1, #14
 800109a:	438a      	bics	r2, r1
 800109c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2101      	movs	r1, #1
 80010aa:	438a      	bics	r2, r1
 80010ac:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010b2:	221c      	movs	r2, #28
 80010b4:	401a      	ands	r2, r3
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80010ba:	2101      	movs	r1, #1
 80010bc:	4091      	lsls	r1, r2
 80010be:	000a      	movs	r2, r1
 80010c0:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	2225      	movs	r2, #37	@ 0x25
 80010c6:	2101      	movs	r1, #1
 80010c8:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010ca:	687b      	ldr	r3, [r7, #4]
 80010cc:	2224      	movs	r2, #36	@ 0x24
 80010ce:	2100      	movs	r1, #0
 80010d0:	5499      	strb	r1, [r3, r2]

    return status;
 80010d2:	230f      	movs	r3, #15
 80010d4:	18fb      	adds	r3, r7, r3
 80010d6:	781b      	ldrb	r3, [r3, #0]
  }
}
 80010d8:	0018      	movs	r0, r3
 80010da:	46bd      	mov	sp, r7
 80010dc:	b004      	add	sp, #16
 80010de:	bd80      	pop	{r7, pc}

080010e0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b084      	sub	sp, #16
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80010e8:	210f      	movs	r1, #15
 80010ea:	187b      	adds	r3, r7, r1
 80010ec:	2200      	movs	r2, #0
 80010ee:	701a      	strb	r2, [r3, #0]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	2225      	movs	r2, #37	@ 0x25
 80010f4:	5c9b      	ldrb	r3, [r3, r2]
 80010f6:	b2db      	uxtb	r3, r3
 80010f8:	2b02      	cmp	r3, #2
 80010fa:	d006      	beq.n	800110a <HAL_DMA_Abort_IT+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2204      	movs	r2, #4
 8001100:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8001102:	187b      	adds	r3, r7, r1
 8001104:	2201      	movs	r2, #1
 8001106:	701a      	strb	r2, [r3, #0]
 8001108:	e02a      	b.n	8001160 <HAL_DMA_Abort_IT+0x80>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	681a      	ldr	r2, [r3, #0]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	210e      	movs	r1, #14
 8001116:	438a      	bics	r2, r1
 8001118:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	681a      	ldr	r2, [r3, #0]
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	2101      	movs	r1, #1
 8001126:	438a      	bics	r2, r1
 8001128:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800112e:	221c      	movs	r2, #28
 8001130:	401a      	ands	r2, r3
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001136:	2101      	movs	r1, #1
 8001138:	4091      	lsls	r1, r2
 800113a:	000a      	movs	r2, r1
 800113c:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	2225      	movs	r2, #37	@ 0x25
 8001142:	2101      	movs	r1, #1
 8001144:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	2224      	movs	r2, #36	@ 0x24
 800114a:	2100      	movs	r1, #0
 800114c:	5499      	strb	r1, [r3, r2]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001152:	2b00      	cmp	r3, #0
 8001154:	d004      	beq.n	8001160 <HAL_DMA_Abort_IT+0x80>
    {
      hdma->XferAbortCallback(hdma);
 8001156:	687b      	ldr	r3, [r7, #4]
 8001158:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800115a:	687a      	ldr	r2, [r7, #4]
 800115c:	0010      	movs	r0, r2
 800115e:	4798      	blx	r3
    }
  }
  return status;
 8001160:	230f      	movs	r3, #15
 8001162:	18fb      	adds	r3, r7, r3
 8001164:	781b      	ldrb	r3, [r3, #0]
}
 8001166:	0018      	movs	r0, r3
 8001168:	46bd      	mov	sp, r7
 800116a:	b004      	add	sp, #16
 800116c:	bd80      	pop	{r7, pc}
	...

08001170 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *                    the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b086      	sub	sp, #24
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
 8001178:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800117a:	2300      	movs	r3, #0
 800117c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800117e:	2300      	movs	r3, #0
 8001180:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00U;
 8001182:	2300      	movs	r3, #0
 8001184:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, (GPIO_Init->Pin)));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8001186:	e14f      	b.n	8001428 <HAL_GPIO_Init+0x2b8>
  {
    /* Get the IO position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2101      	movs	r1, #1
 800118e:	697a      	ldr	r2, [r7, #20]
 8001190:	4091      	lsls	r1, r2
 8001192:	000a      	movs	r2, r1
 8001194:	4013      	ands	r3, r2
 8001196:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8001198:	68fb      	ldr	r3, [r7, #12]
 800119a:	2b00      	cmp	r3, #0
 800119c:	d100      	bne.n	80011a0 <HAL_GPIO_Init+0x30>
 800119e:	e140      	b.n	8001422 <HAL_GPIO_Init+0x2b2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	2203      	movs	r2, #3
 80011a6:	4013      	ands	r3, r2
 80011a8:	2b01      	cmp	r3, #1
 80011aa:	d005      	beq.n	80011b8 <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011ac:	683b      	ldr	r3, [r7, #0]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	2203      	movs	r2, #3
 80011b2:	4013      	ands	r3, r2
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80011b4:	2b02      	cmp	r3, #2
 80011b6:	d130      	bne.n	800121a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	689b      	ldr	r3, [r3, #8]
 80011bc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEED0 << (position * 2U));
 80011be:	697b      	ldr	r3, [r7, #20]
 80011c0:	005b      	lsls	r3, r3, #1
 80011c2:	2203      	movs	r2, #3
 80011c4:	409a      	lsls	r2, r3
 80011c6:	0013      	movs	r3, r2
 80011c8:	43da      	mvns	r2, r3
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	4013      	ands	r3, r2
 80011ce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011d0:	683b      	ldr	r3, [r7, #0]
 80011d2:	68da      	ldr	r2, [r3, #12]
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	005b      	lsls	r3, r3, #1
 80011d8:	409a      	lsls	r2, r3
 80011da:	0013      	movs	r3, r2
 80011dc:	693a      	ldr	r2, [r7, #16]
 80011de:	4313      	orrs	r3, r2
 80011e0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80011e2:	687b      	ldr	r3, [r7, #4]
 80011e4:	693a      	ldr	r2, [r7, #16]
 80011e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011e8:	687b      	ldr	r3, [r7, #4]
 80011ea:	685b      	ldr	r3, [r3, #4]
 80011ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011ee:	2201      	movs	r2, #1
 80011f0:	697b      	ldr	r3, [r7, #20]
 80011f2:	409a      	lsls	r2, r3
 80011f4:	0013      	movs	r3, r2
 80011f6:	43da      	mvns	r2, r3
 80011f8:	693b      	ldr	r3, [r7, #16]
 80011fa:	4013      	ands	r3, r2
 80011fc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011fe:	683b      	ldr	r3, [r7, #0]
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	091b      	lsrs	r3, r3, #4
 8001204:	2201      	movs	r2, #1
 8001206:	401a      	ands	r2, r3
 8001208:	697b      	ldr	r3, [r7, #20]
 800120a:	409a      	lsls	r2, r3
 800120c:	0013      	movs	r3, r2
 800120e:	693a      	ldr	r2, [r7, #16]
 8001210:	4313      	orrs	r3, r2
 8001212:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	693a      	ldr	r2, [r7, #16]
 8001218:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	2203      	movs	r2, #3
 8001220:	4013      	ands	r3, r2
 8001222:	2b03      	cmp	r3, #3
 8001224:	d017      	beq.n	8001256 <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	68db      	ldr	r3, [r3, #12]
 800122a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800122c:	697b      	ldr	r3, [r7, #20]
 800122e:	005b      	lsls	r3, r3, #1
 8001230:	2203      	movs	r2, #3
 8001232:	409a      	lsls	r2, r3
 8001234:	0013      	movs	r3, r2
 8001236:	43da      	mvns	r2, r3
 8001238:	693b      	ldr	r3, [r7, #16]
 800123a:	4013      	ands	r3, r2
 800123c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	689a      	ldr	r2, [r3, #8]
 8001242:	697b      	ldr	r3, [r7, #20]
 8001244:	005b      	lsls	r3, r3, #1
 8001246:	409a      	lsls	r2, r3
 8001248:	0013      	movs	r3, r2
 800124a:	693a      	ldr	r2, [r7, #16]
 800124c:	4313      	orrs	r3, r2
 800124e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	693a      	ldr	r2, [r7, #16]
 8001254:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001256:	683b      	ldr	r3, [r7, #0]
 8001258:	685b      	ldr	r3, [r3, #4]
 800125a:	2203      	movs	r2, #3
 800125c:	4013      	ands	r3, r2
 800125e:	2b02      	cmp	r3, #2
 8001260:	d123      	bne.n	80012aa <HAL_GPIO_Init+0x13a>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001262:	697b      	ldr	r3, [r7, #20]
 8001264:	08da      	lsrs	r2, r3, #3
 8001266:	687b      	ldr	r3, [r7, #4]
 8001268:	3208      	adds	r2, #8
 800126a:	0092      	lsls	r2, r2, #2
 800126c:	58d3      	ldr	r3, [r2, r3]
 800126e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFUL << ((uint32_t)(position & 0x07UL) * 4U));
 8001270:	697b      	ldr	r3, [r7, #20]
 8001272:	2207      	movs	r2, #7
 8001274:	4013      	ands	r3, r2
 8001276:	009b      	lsls	r3, r3, #2
 8001278:	220f      	movs	r2, #15
 800127a:	409a      	lsls	r2, r3
 800127c:	0013      	movs	r3, r2
 800127e:	43da      	mvns	r2, r3
 8001280:	693b      	ldr	r3, [r7, #16]
 8001282:	4013      	ands	r3, r2
 8001284:	613b      	str	r3, [r7, #16]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07U) * 4U));
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	691a      	ldr	r2, [r3, #16]
 800128a:	697b      	ldr	r3, [r7, #20]
 800128c:	2107      	movs	r1, #7
 800128e:	400b      	ands	r3, r1
 8001290:	009b      	lsls	r3, r3, #2
 8001292:	409a      	lsls	r2, r3
 8001294:	0013      	movs	r3, r2
 8001296:	693a      	ldr	r2, [r7, #16]
 8001298:	4313      	orrs	r3, r2
 800129a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 800129c:	697b      	ldr	r3, [r7, #20]
 800129e:	08da      	lsrs	r2, r3, #3
 80012a0:	687b      	ldr	r3, [r7, #4]
 80012a2:	3208      	adds	r2, #8
 80012a4:	0092      	lsls	r2, r2, #2
 80012a6:	6939      	ldr	r1, [r7, #16]
 80012a8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	681b      	ldr	r3, [r3, #0]
 80012ae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	005b      	lsls	r3, r3, #1
 80012b4:	2203      	movs	r2, #3
 80012b6:	409a      	lsls	r2, r3
 80012b8:	0013      	movs	r3, r2
 80012ba:	43da      	mvns	r2, r3
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	4013      	ands	r3, r2
 80012c0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	2203      	movs	r2, #3
 80012c8:	401a      	ands	r2, r3
 80012ca:	697b      	ldr	r3, [r7, #20]
 80012cc:	005b      	lsls	r3, r3, #1
 80012ce:	409a      	lsls	r2, r3
 80012d0:	0013      	movs	r3, r2
 80012d2:	693a      	ldr	r2, [r7, #16]
 80012d4:	4313      	orrs	r3, r2
 80012d6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	693a      	ldr	r2, [r7, #16]
 80012dc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012de:	683b      	ldr	r3, [r7, #0]
 80012e0:	685a      	ldr	r2, [r3, #4]
 80012e2:	23c0      	movs	r3, #192	@ 0xc0
 80012e4:	029b      	lsls	r3, r3, #10
 80012e6:	4013      	ands	r3, r2
 80012e8:	d100      	bne.n	80012ec <HAL_GPIO_Init+0x17c>
 80012ea:	e09a      	b.n	8001422 <HAL_GPIO_Init+0x2b2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012ec:	4b54      	ldr	r3, [pc, #336]	@ (8001440 <HAL_GPIO_Init+0x2d0>)
 80012ee:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80012f0:	4b53      	ldr	r3, [pc, #332]	@ (8001440 <HAL_GPIO_Init+0x2d0>)
 80012f2:	2101      	movs	r1, #1
 80012f4:	430a      	orrs	r2, r1
 80012f6:	635a      	str	r2, [r3, #52]	@ 0x34

        temp = SYSCFG->EXTICR[position >> 2U];
 80012f8:	4a52      	ldr	r2, [pc, #328]	@ (8001444 <HAL_GPIO_Init+0x2d4>)
 80012fa:	697b      	ldr	r3, [r7, #20]
 80012fc:	089b      	lsrs	r3, r3, #2
 80012fe:	3302      	adds	r3, #2
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	589b      	ldr	r3, [r3, r2]
 8001304:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FUL) << (4U * (position & 0x03U)));
 8001306:	697b      	ldr	r3, [r7, #20]
 8001308:	2203      	movs	r2, #3
 800130a:	4013      	ands	r3, r2
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	220f      	movs	r2, #15
 8001310:	409a      	lsls	r2, r3
 8001312:	0013      	movs	r3, r2
 8001314:	43da      	mvns	r2, r3
 8001316:	693b      	ldr	r3, [r7, #16]
 8001318:	4013      	ands	r3, r2
 800131a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03U)));
 800131c:	687a      	ldr	r2, [r7, #4]
 800131e:	23a0      	movs	r3, #160	@ 0xa0
 8001320:	05db      	lsls	r3, r3, #23
 8001322:	429a      	cmp	r2, r3
 8001324:	d019      	beq.n	800135a <HAL_GPIO_Init+0x1ea>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a47      	ldr	r2, [pc, #284]	@ (8001448 <HAL_GPIO_Init+0x2d8>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d013      	beq.n	8001356 <HAL_GPIO_Init+0x1e6>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a46      	ldr	r2, [pc, #280]	@ (800144c <HAL_GPIO_Init+0x2dc>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d00d      	beq.n	8001352 <HAL_GPIO_Init+0x1e2>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a45      	ldr	r2, [pc, #276]	@ (8001450 <HAL_GPIO_Init+0x2e0>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d007      	beq.n	800134e <HAL_GPIO_Init+0x1de>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a44      	ldr	r2, [pc, #272]	@ (8001454 <HAL_GPIO_Init+0x2e4>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d101      	bne.n	800134a <HAL_GPIO_Init+0x1da>
 8001346:	2305      	movs	r3, #5
 8001348:	e008      	b.n	800135c <HAL_GPIO_Init+0x1ec>
 800134a:	2306      	movs	r3, #6
 800134c:	e006      	b.n	800135c <HAL_GPIO_Init+0x1ec>
 800134e:	2303      	movs	r3, #3
 8001350:	e004      	b.n	800135c <HAL_GPIO_Init+0x1ec>
 8001352:	2302      	movs	r3, #2
 8001354:	e002      	b.n	800135c <HAL_GPIO_Init+0x1ec>
 8001356:	2301      	movs	r3, #1
 8001358:	e000      	b.n	800135c <HAL_GPIO_Init+0x1ec>
 800135a:	2300      	movs	r3, #0
 800135c:	697a      	ldr	r2, [r7, #20]
 800135e:	2103      	movs	r1, #3
 8001360:	400a      	ands	r2, r1
 8001362:	0092      	lsls	r2, r2, #2
 8001364:	4093      	lsls	r3, r2
 8001366:	693a      	ldr	r2, [r7, #16]
 8001368:	4313      	orrs	r3, r2
 800136a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800136c:	4935      	ldr	r1, [pc, #212]	@ (8001444 <HAL_GPIO_Init+0x2d4>)
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	089b      	lsrs	r3, r3, #2
 8001372:	3302      	adds	r3, #2
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	693a      	ldr	r2, [r7, #16]
 8001378:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800137a:	4b37      	ldr	r3, [pc, #220]	@ (8001458 <HAL_GPIO_Init+0x2e8>)
 800137c:	689b      	ldr	r3, [r3, #8]
 800137e:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	43da      	mvns	r2, r3
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	4013      	ands	r3, r2
 8001388:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800138a:	683b      	ldr	r3, [r7, #0]
 800138c:	685a      	ldr	r2, [r3, #4]
 800138e:	2380      	movs	r3, #128	@ 0x80
 8001390:	035b      	lsls	r3, r3, #13
 8001392:	4013      	ands	r3, r2
 8001394:	d003      	beq.n	800139e <HAL_GPIO_Init+0x22e>
        {
          temp |= iocurrent;
 8001396:	693a      	ldr	r2, [r7, #16]
 8001398:	68fb      	ldr	r3, [r7, #12]
 800139a:	4313      	orrs	r3, r2
 800139c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800139e:	4b2e      	ldr	r3, [pc, #184]	@ (8001458 <HAL_GPIO_Init+0x2e8>)
 80013a0:	693a      	ldr	r2, [r7, #16]
 80013a2:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80013a4:	4b2c      	ldr	r3, [pc, #176]	@ (8001458 <HAL_GPIO_Init+0x2e8>)
 80013a6:	68db      	ldr	r3, [r3, #12]
 80013a8:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	43da      	mvns	r2, r3
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	4013      	ands	r3, r2
 80013b2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013b4:	683b      	ldr	r3, [r7, #0]
 80013b6:	685a      	ldr	r2, [r3, #4]
 80013b8:	2380      	movs	r3, #128	@ 0x80
 80013ba:	039b      	lsls	r3, r3, #14
 80013bc:	4013      	ands	r3, r2
 80013be:	d003      	beq.n	80013c8 <HAL_GPIO_Init+0x258>
        {
          temp |= iocurrent;
 80013c0:	693a      	ldr	r2, [r7, #16]
 80013c2:	68fb      	ldr	r3, [r7, #12]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 80013c8:	4b23      	ldr	r3, [pc, #140]	@ (8001458 <HAL_GPIO_Init+0x2e8>)
 80013ca:	693a      	ldr	r2, [r7, #16]
 80013cc:	60da      	str	r2, [r3, #12]

        temp = EXTI->EMR;
 80013ce:	4b22      	ldr	r3, [pc, #136]	@ (8001458 <HAL_GPIO_Init+0x2e8>)
 80013d0:	685b      	ldr	r3, [r3, #4]
 80013d2:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80013d4:	68fb      	ldr	r3, [r7, #12]
 80013d6:	43da      	mvns	r2, r3
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	4013      	ands	r3, r2
 80013dc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013de:	683b      	ldr	r3, [r7, #0]
 80013e0:	685a      	ldr	r2, [r3, #4]
 80013e2:	2380      	movs	r3, #128	@ 0x80
 80013e4:	029b      	lsls	r3, r3, #10
 80013e6:	4013      	ands	r3, r2
 80013e8:	d003      	beq.n	80013f2 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80013ea:	693a      	ldr	r2, [r7, #16]
 80013ec:	68fb      	ldr	r3, [r7, #12]
 80013ee:	4313      	orrs	r3, r2
 80013f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80013f2:	4b19      	ldr	r3, [pc, #100]	@ (8001458 <HAL_GPIO_Init+0x2e8>)
 80013f4:	693a      	ldr	r2, [r7, #16]
 80013f6:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013f8:	4b17      	ldr	r3, [pc, #92]	@ (8001458 <HAL_GPIO_Init+0x2e8>)
 80013fa:	681b      	ldr	r3, [r3, #0]
 80013fc:	613b      	str	r3, [r7, #16]
        temp &= ~((uint32_t)iocurrent);
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	43da      	mvns	r2, r3
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	4013      	ands	r3, r2
 8001406:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	685a      	ldr	r2, [r3, #4]
 800140c:	2380      	movs	r3, #128	@ 0x80
 800140e:	025b      	lsls	r3, r3, #9
 8001410:	4013      	ands	r3, r2
 8001412:	d003      	beq.n	800141c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001414:	693a      	ldr	r2, [r7, #16]
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	4313      	orrs	r3, r2
 800141a:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800141c:	4b0e      	ldr	r3, [pc, #56]	@ (8001458 <HAL_GPIO_Init+0x2e8>)
 800141e:	693a      	ldr	r2, [r7, #16]
 8001420:	601a      	str	r2, [r3, #0]
      }
    }
    position++;
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	3301      	adds	r3, #1
 8001426:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 8001428:	683b      	ldr	r3, [r7, #0]
 800142a:	681a      	ldr	r2, [r3, #0]
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	40da      	lsrs	r2, r3
 8001430:	1e13      	subs	r3, r2, #0
 8001432:	d000      	beq.n	8001436 <HAL_GPIO_Init+0x2c6>
 8001434:	e6a8      	b.n	8001188 <HAL_GPIO_Init+0x18>
  }
}
 8001436:	46c0      	nop			@ (mov r8, r8)
 8001438:	46c0      	nop			@ (mov r8, r8)
 800143a:	46bd      	mov	sp, r7
 800143c:	b006      	add	sp, #24
 800143e:	bd80      	pop	{r7, pc}
 8001440:	40021000 	.word	0x40021000
 8001444:	40010000 	.word	0x40010000
 8001448:	50000400 	.word	0x50000400
 800144c:	50000800 	.word	0x50000800
 8001450:	50000c00 	.word	0x50000c00
 8001454:	50001c00 	.word	0x50001c00
 8001458:	40010400 	.word	0x40010400

0800145c <HAL_GPIO_ReadPin>:
  *                   This parameter can be GPIO_PIN_x where x can be (0..15).
  *                   All port bits are not necessarily available on all GPIOs.
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800145c:	b580      	push	{r7, lr}
 800145e:	b084      	sub	sp, #16
 8001460:	af00      	add	r7, sp, #0
 8001462:	6078      	str	r0, [r7, #4]
 8001464:	000a      	movs	r2, r1
 8001466:	1cbb      	adds	r3, r7, #2
 8001468:	801a      	strh	r2, [r3, #0]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	691b      	ldr	r3, [r3, #16]
 800146e:	1cba      	adds	r2, r7, #2
 8001470:	8812      	ldrh	r2, [r2, #0]
 8001472:	4013      	ands	r3, r2
 8001474:	d004      	beq.n	8001480 <HAL_GPIO_ReadPin+0x24>
  {
    bitstatus = GPIO_PIN_SET;
 8001476:	230f      	movs	r3, #15
 8001478:	18fb      	adds	r3, r7, r3
 800147a:	2201      	movs	r2, #1
 800147c:	701a      	strb	r2, [r3, #0]
 800147e:	e003      	b.n	8001488 <HAL_GPIO_ReadPin+0x2c>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001480:	230f      	movs	r3, #15
 8001482:	18fb      	adds	r3, r7, r3
 8001484:	2200      	movs	r2, #0
 8001486:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8001488:	230f      	movs	r3, #15
 800148a:	18fb      	adds	r3, r7, r3
 800148c:	781b      	ldrb	r3, [r3, #0]
}
 800148e:	0018      	movs	r0, r3
 8001490:	46bd      	mov	sp, r7
 8001492:	b004      	add	sp, #16
 8001494:	bd80      	pop	{r7, pc}

08001496 <HAL_GPIO_WritePin>:
  *                        GPIO_PIN_RESET: to clear the port pin
  *                        GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001496:	b580      	push	{r7, lr}
 8001498:	b082      	sub	sp, #8
 800149a:	af00      	add	r7, sp, #0
 800149c:	6078      	str	r0, [r7, #4]
 800149e:	0008      	movs	r0, r1
 80014a0:	0011      	movs	r1, r2
 80014a2:	1cbb      	adds	r3, r7, #2
 80014a4:	1c02      	adds	r2, r0, #0
 80014a6:	801a      	strh	r2, [r3, #0]
 80014a8:	1c7b      	adds	r3, r7, #1
 80014aa:	1c0a      	adds	r2, r1, #0
 80014ac:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN_AVAILABLE(GPIOx, GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80014ae:	1c7b      	adds	r3, r7, #1
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b00      	cmp	r3, #0
 80014b4:	d004      	beq.n	80014c0 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = GPIO_Pin;
 80014b6:	1cbb      	adds	r3, r7, #2
 80014b8:	881a      	ldrh	r2, [r3, #0]
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = GPIO_Pin ;
  }
}
 80014be:	e003      	b.n	80014c8 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = GPIO_Pin ;
 80014c0:	1cbb      	adds	r3, r7, #2
 80014c2:	881a      	ldrh	r2, [r3, #0]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80014c8:	46c0      	nop			@ (mov r8, r8)
 80014ca:	46bd      	mov	sp, r7
 80014cc:	b002      	add	sp, #8
 80014ce:	bd80      	pop	{r7, pc}

080014d0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014d0:	b5b0      	push	{r4, r5, r7, lr}
 80014d2:	b08a      	sub	sp, #40	@ 0x28
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
  uint32_t hsi_state;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d102      	bne.n	80014e4 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80014de:	2301      	movs	r3, #1
 80014e0:	f000 fbaf 	bl	8001c42 <HAL_RCC_OscConfig+0x772>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014e4:	4bcf      	ldr	r3, [pc, #828]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80014e6:	68db      	ldr	r3, [r3, #12]
 80014e8:	220c      	movs	r2, #12
 80014ea:	4013      	ands	r3, r2
 80014ec:	623b      	str	r3, [r7, #32]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014ee:	4bcd      	ldr	r3, [pc, #820]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80014f0:	68da      	ldr	r2, [r3, #12]
 80014f2:	2380      	movs	r3, #128	@ 0x80
 80014f4:	025b      	lsls	r3, r3, #9
 80014f6:	4013      	ands	r3, r2
 80014f8:	61fb      	str	r3, [r7, #28]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	2201      	movs	r2, #1
 8001500:	4013      	ands	r3, r2
 8001502:	d100      	bne.n	8001506 <HAL_RCC_OscConfig+0x36>
 8001504:	e07e      	b.n	8001604 <HAL_RCC_OscConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001506:	6a3b      	ldr	r3, [r7, #32]
 8001508:	2b08      	cmp	r3, #8
 800150a:	d007      	beq.n	800151c <HAL_RCC_OscConfig+0x4c>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800150c:	6a3b      	ldr	r3, [r7, #32]
 800150e:	2b0c      	cmp	r3, #12
 8001510:	d112      	bne.n	8001538 <HAL_RCC_OscConfig+0x68>
 8001512:	69fa      	ldr	r2, [r7, #28]
 8001514:	2380      	movs	r3, #128	@ 0x80
 8001516:	025b      	lsls	r3, r3, #9
 8001518:	429a      	cmp	r2, r3
 800151a:	d10d      	bne.n	8001538 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800151c:	4bc1      	ldr	r3, [pc, #772]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 800151e:	681a      	ldr	r2, [r3, #0]
 8001520:	2380      	movs	r3, #128	@ 0x80
 8001522:	029b      	lsls	r3, r3, #10
 8001524:	4013      	ands	r3, r2
 8001526:	d100      	bne.n	800152a <HAL_RCC_OscConfig+0x5a>
 8001528:	e06b      	b.n	8001602 <HAL_RCC_OscConfig+0x132>
 800152a:	687b      	ldr	r3, [r7, #4]
 800152c:	685b      	ldr	r3, [r3, #4]
 800152e:	2b00      	cmp	r3, #0
 8001530:	d167      	bne.n	8001602 <HAL_RCC_OscConfig+0x132>
      {
        return HAL_ERROR;
 8001532:	2301      	movs	r3, #1
 8001534:	f000 fb85 	bl	8001c42 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685a      	ldr	r2, [r3, #4]
 800153c:	2380      	movs	r3, #128	@ 0x80
 800153e:	025b      	lsls	r3, r3, #9
 8001540:	429a      	cmp	r2, r3
 8001542:	d107      	bne.n	8001554 <HAL_RCC_OscConfig+0x84>
 8001544:	4bb7      	ldr	r3, [pc, #732]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 8001546:	681a      	ldr	r2, [r3, #0]
 8001548:	4bb6      	ldr	r3, [pc, #728]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 800154a:	2180      	movs	r1, #128	@ 0x80
 800154c:	0249      	lsls	r1, r1, #9
 800154e:	430a      	orrs	r2, r1
 8001550:	601a      	str	r2, [r3, #0]
 8001552:	e027      	b.n	80015a4 <HAL_RCC_OscConfig+0xd4>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685a      	ldr	r2, [r3, #4]
 8001558:	23a0      	movs	r3, #160	@ 0xa0
 800155a:	02db      	lsls	r3, r3, #11
 800155c:	429a      	cmp	r2, r3
 800155e:	d10e      	bne.n	800157e <HAL_RCC_OscConfig+0xae>
 8001560:	4bb0      	ldr	r3, [pc, #704]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 8001562:	681a      	ldr	r2, [r3, #0]
 8001564:	4baf      	ldr	r3, [pc, #700]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 8001566:	2180      	movs	r1, #128	@ 0x80
 8001568:	02c9      	lsls	r1, r1, #11
 800156a:	430a      	orrs	r2, r1
 800156c:	601a      	str	r2, [r3, #0]
 800156e:	4bad      	ldr	r3, [pc, #692]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	4bac      	ldr	r3, [pc, #688]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 8001574:	2180      	movs	r1, #128	@ 0x80
 8001576:	0249      	lsls	r1, r1, #9
 8001578:	430a      	orrs	r2, r1
 800157a:	601a      	str	r2, [r3, #0]
 800157c:	e012      	b.n	80015a4 <HAL_RCC_OscConfig+0xd4>
 800157e:	4ba9      	ldr	r3, [pc, #676]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 8001580:	681a      	ldr	r2, [r3, #0]
 8001582:	4ba8      	ldr	r3, [pc, #672]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 8001584:	49a8      	ldr	r1, [pc, #672]	@ (8001828 <HAL_RCC_OscConfig+0x358>)
 8001586:	400a      	ands	r2, r1
 8001588:	601a      	str	r2, [r3, #0]
 800158a:	4ba6      	ldr	r3, [pc, #664]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 800158c:	681a      	ldr	r2, [r3, #0]
 800158e:	2380      	movs	r3, #128	@ 0x80
 8001590:	025b      	lsls	r3, r3, #9
 8001592:	4013      	ands	r3, r2
 8001594:	60fb      	str	r3, [r7, #12]
 8001596:	68fb      	ldr	r3, [r7, #12]
 8001598:	4ba2      	ldr	r3, [pc, #648]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 800159a:	681a      	ldr	r2, [r3, #0]
 800159c:	4ba1      	ldr	r3, [pc, #644]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 800159e:	49a3      	ldr	r1, [pc, #652]	@ (800182c <HAL_RCC_OscConfig+0x35c>)
 80015a0:	400a      	ands	r2, r1
 80015a2:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80015a4:	687b      	ldr	r3, [r7, #4]
 80015a6:	685b      	ldr	r3, [r3, #4]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d015      	beq.n	80015d8 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015ac:	f7ff fc4c 	bl	8000e48 <HAL_GetTick>
 80015b0:	0003      	movs	r3, r0
 80015b2:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80015b4:	e009      	b.n	80015ca <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015b6:	f7ff fc47 	bl	8000e48 <HAL_GetTick>
 80015ba:	0002      	movs	r2, r0
 80015bc:	69bb      	ldr	r3, [r7, #24]
 80015be:	1ad3      	subs	r3, r2, r3
 80015c0:	2b64      	cmp	r3, #100	@ 0x64
 80015c2:	d902      	bls.n	80015ca <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015c4:	2303      	movs	r3, #3
 80015c6:	f000 fb3c 	bl	8001c42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80015ca:	4b96      	ldr	r3, [pc, #600]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80015cc:	681a      	ldr	r2, [r3, #0]
 80015ce:	2380      	movs	r3, #128	@ 0x80
 80015d0:	029b      	lsls	r3, r3, #10
 80015d2:	4013      	ands	r3, r2
 80015d4:	d0ef      	beq.n	80015b6 <HAL_RCC_OscConfig+0xe6>
 80015d6:	e015      	b.n	8001604 <HAL_RCC_OscConfig+0x134>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015d8:	f7ff fc36 	bl	8000e48 <HAL_GetTick>
 80015dc:	0003      	movs	r3, r0
 80015de:	61bb      	str	r3, [r7, #24]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80015e0:	e008      	b.n	80015f4 <HAL_RCC_OscConfig+0x124>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80015e2:	f7ff fc31 	bl	8000e48 <HAL_GetTick>
 80015e6:	0002      	movs	r2, r0
 80015e8:	69bb      	ldr	r3, [r7, #24]
 80015ea:	1ad3      	subs	r3, r2, r3
 80015ec:	2b64      	cmp	r3, #100	@ 0x64
 80015ee:	d901      	bls.n	80015f4 <HAL_RCC_OscConfig+0x124>
          {
            return HAL_TIMEOUT;
 80015f0:	2303      	movs	r3, #3
 80015f2:	e326      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80015f4:	4b8b      	ldr	r3, [pc, #556]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80015f6:	681a      	ldr	r2, [r3, #0]
 80015f8:	2380      	movs	r3, #128	@ 0x80
 80015fa:	029b      	lsls	r3, r3, #10
 80015fc:	4013      	ands	r3, r2
 80015fe:	d1f0      	bne.n	80015e2 <HAL_RCC_OscConfig+0x112>
 8001600:	e000      	b.n	8001604 <HAL_RCC_OscConfig+0x134>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001602:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	2202      	movs	r2, #2
 800160a:	4013      	ands	r3, r2
 800160c:	d100      	bne.n	8001610 <HAL_RCC_OscConfig+0x140>
 800160e:	e08b      	b.n	8001728 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    hsi_state = RCC_OscInitStruct->HSIState;
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	68db      	ldr	r3, [r3, #12]
 8001614:	617b      	str	r3, [r7, #20]
      hsi_state &= ~RCC_CR_HSIOUTEN;
    }
#endif

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001616:	6a3b      	ldr	r3, [r7, #32]
 8001618:	2b04      	cmp	r3, #4
 800161a:	d005      	beq.n	8001628 <HAL_RCC_OscConfig+0x158>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 800161c:	6a3b      	ldr	r3, [r7, #32]
 800161e:	2b0c      	cmp	r3, #12
 8001620:	d13e      	bne.n	80016a0 <HAL_RCC_OscConfig+0x1d0>
 8001622:	69fb      	ldr	r3, [r7, #28]
 8001624:	2b00      	cmp	r3, #0
 8001626:	d13b      	bne.n	80016a0 <HAL_RCC_OscConfig+0x1d0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (hsi_state == RCC_HSI_OFF))
 8001628:	4b7e      	ldr	r3, [pc, #504]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2204      	movs	r2, #4
 800162e:	4013      	ands	r3, r2
 8001630:	d004      	beq.n	800163c <HAL_RCC_OscConfig+0x16c>
 8001632:	697b      	ldr	r3, [r7, #20]
 8001634:	2b00      	cmp	r3, #0
 8001636:	d101      	bne.n	800163c <HAL_RCC_OscConfig+0x16c>
      {
        return HAL_ERROR;
 8001638:	2301      	movs	r3, #1
 800163a:	e302      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
      }
      /* Otherwise, just the calibration and HSI or HSIdiv4 are allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800163c:	4b79      	ldr	r3, [pc, #484]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 800163e:	685b      	ldr	r3, [r3, #4]
 8001640:	4a7b      	ldr	r2, [pc, #492]	@ (8001830 <HAL_RCC_OscConfig+0x360>)
 8001642:	4013      	ands	r3, r2
 8001644:	0019      	movs	r1, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	691b      	ldr	r3, [r3, #16]
 800164a:	021a      	lsls	r2, r3, #8
 800164c:	4b75      	ldr	r3, [pc, #468]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 800164e:	430a      	orrs	r2, r1
 8001650:	605a      	str	r2, [r3, #4]

        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 8001652:	4b74      	ldr	r3, [pc, #464]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	2209      	movs	r2, #9
 8001658:	4393      	bics	r3, r2
 800165a:	0019      	movs	r1, r3
 800165c:	4b71      	ldr	r3, [pc, #452]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 800165e:	697a      	ldr	r2, [r7, #20]
 8001660:	430a      	orrs	r2, r1
 8001662:	601a      	str	r2, [r3, #0]
      }

      /* Update the SystemCoreClock global variable */
      SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001664:	f000 fc40 	bl	8001ee8 <HAL_RCC_GetSysClockFreq>
 8001668:	0001      	movs	r1, r0
 800166a:	4b6e      	ldr	r3, [pc, #440]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 800166c:	68db      	ldr	r3, [r3, #12]
 800166e:	091b      	lsrs	r3, r3, #4
 8001670:	220f      	movs	r2, #15
 8001672:	4013      	ands	r3, r2
 8001674:	4a6f      	ldr	r2, [pc, #444]	@ (8001834 <HAL_RCC_OscConfig+0x364>)
 8001676:	5cd3      	ldrb	r3, [r2, r3]
 8001678:	000a      	movs	r2, r1
 800167a:	40da      	lsrs	r2, r3
 800167c:	4b6e      	ldr	r3, [pc, #440]	@ (8001838 <HAL_RCC_OscConfig+0x368>)
 800167e:	601a      	str	r2, [r3, #0]

      /* Configure the source of time base considering new system clocks settings*/
      status = HAL_InitTick (uwTickPrio);
 8001680:	4b6e      	ldr	r3, [pc, #440]	@ (800183c <HAL_RCC_OscConfig+0x36c>)
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2513      	movs	r5, #19
 8001686:	197c      	adds	r4, r7, r5
 8001688:	0018      	movs	r0, r3
 800168a:	f7ff fb97 	bl	8000dbc <HAL_InitTick>
 800168e:	0003      	movs	r3, r0
 8001690:	7023      	strb	r3, [r4, #0]
      if(status != HAL_OK)
 8001692:	197b      	adds	r3, r7, r5
 8001694:	781b      	ldrb	r3, [r3, #0]
 8001696:	2b00      	cmp	r3, #0
 8001698:	d046      	beq.n	8001728 <HAL_RCC_OscConfig+0x258>
      {
        return status;
 800169a:	197b      	adds	r3, r7, r5
 800169c:	781b      	ldrb	r3, [r3, #0]
 800169e:	e2d0      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
      }
    }
    else
    {
      /* Check the HSI State */
      if(hsi_state != RCC_HSI_OFF)
 80016a0:	697b      	ldr	r3, [r7, #20]
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d027      	beq.n	80016f6 <HAL_RCC_OscConfig+0x226>
      {
        /* Enable the Internal High Speed oscillator (HSI or HSIdiv4) */
        __HAL_RCC_HSI_CONFIG(hsi_state);
 80016a6:	4b5f      	ldr	r3, [pc, #380]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	2209      	movs	r2, #9
 80016ac:	4393      	bics	r3, r2
 80016ae:	0019      	movs	r1, r3
 80016b0:	4b5c      	ldr	r3, [pc, #368]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80016b2:	697a      	ldr	r2, [r7, #20]
 80016b4:	430a      	orrs	r2, r1
 80016b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016b8:	f7ff fbc6 	bl	8000e48 <HAL_GetTick>
 80016bc:	0003      	movs	r3, r0
 80016be:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016c0:	e008      	b.n	80016d4 <HAL_RCC_OscConfig+0x204>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80016c2:	f7ff fbc1 	bl	8000e48 <HAL_GetTick>
 80016c6:	0002      	movs	r2, r0
 80016c8:	69bb      	ldr	r3, [r7, #24]
 80016ca:	1ad3      	subs	r3, r2, r3
 80016cc:	2b02      	cmp	r3, #2
 80016ce:	d901      	bls.n	80016d4 <HAL_RCC_OscConfig+0x204>
          {
            return HAL_TIMEOUT;
 80016d0:	2303      	movs	r3, #3
 80016d2:	e2b6      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80016d4:	4b53      	ldr	r3, [pc, #332]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	2204      	movs	r2, #4
 80016da:	4013      	ands	r3, r2
 80016dc:	d0f1      	beq.n	80016c2 <HAL_RCC_OscConfig+0x1f2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80016de:	4b51      	ldr	r3, [pc, #324]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80016e0:	685b      	ldr	r3, [r3, #4]
 80016e2:	4a53      	ldr	r2, [pc, #332]	@ (8001830 <HAL_RCC_OscConfig+0x360>)
 80016e4:	4013      	ands	r3, r2
 80016e6:	0019      	movs	r1, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	691b      	ldr	r3, [r3, #16]
 80016ec:	021a      	lsls	r2, r3, #8
 80016ee:	4b4d      	ldr	r3, [pc, #308]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80016f0:	430a      	orrs	r2, r1
 80016f2:	605a      	str	r2, [r3, #4]
 80016f4:	e018      	b.n	8001728 <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80016f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80016f8:	681a      	ldr	r2, [r3, #0]
 80016fa:	4b4a      	ldr	r3, [pc, #296]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80016fc:	2101      	movs	r1, #1
 80016fe:	438a      	bics	r2, r1
 8001700:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001702:	f7ff fba1 	bl	8000e48 <HAL_GetTick>
 8001706:	0003      	movs	r3, r0
 8001708:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800170a:	e008      	b.n	800171e <HAL_RCC_OscConfig+0x24e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800170c:	f7ff fb9c 	bl	8000e48 <HAL_GetTick>
 8001710:	0002      	movs	r2, r0
 8001712:	69bb      	ldr	r3, [r7, #24]
 8001714:	1ad3      	subs	r3, r2, r3
 8001716:	2b02      	cmp	r3, #2
 8001718:	d901      	bls.n	800171e <HAL_RCC_OscConfig+0x24e>
          {
            return HAL_TIMEOUT;
 800171a:	2303      	movs	r3, #3
 800171c:	e291      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800171e:	4b41      	ldr	r3, [pc, #260]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	2204      	movs	r2, #4
 8001724:	4013      	ands	r3, r2
 8001726:	d1f1      	bne.n	800170c <HAL_RCC_OscConfig+0x23c>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	2210      	movs	r2, #16
 800172e:	4013      	ands	r3, r2
 8001730:	d100      	bne.n	8001734 <HAL_RCC_OscConfig+0x264>
 8001732:	e0a1      	b.n	8001878 <HAL_RCC_OscConfig+0x3a8>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001734:	6a3b      	ldr	r3, [r7, #32]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d140      	bne.n	80017bc <HAL_RCC_OscConfig+0x2ec>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800173a:	4b3a      	ldr	r3, [pc, #232]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 800173c:	681a      	ldr	r2, [r3, #0]
 800173e:	2380      	movs	r3, #128	@ 0x80
 8001740:	009b      	lsls	r3, r3, #2
 8001742:	4013      	ands	r3, r2
 8001744:	d005      	beq.n	8001752 <HAL_RCC_OscConfig+0x282>
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	69db      	ldr	r3, [r3, #28]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d101      	bne.n	8001752 <HAL_RCC_OscConfig+0x282>
      {
        return HAL_ERROR;
 800174e:	2301      	movs	r3, #1
 8001750:	e277      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001752:	4b34      	ldr	r3, [pc, #208]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	4a3a      	ldr	r2, [pc, #232]	@ (8001840 <HAL_RCC_OscConfig+0x370>)
 8001758:	4013      	ands	r3, r2
 800175a:	0019      	movs	r1, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001760:	4b30      	ldr	r3, [pc, #192]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 8001762:	430a      	orrs	r2, r1
 8001764:	605a      	str	r2, [r3, #4]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001766:	4b2f      	ldr	r3, [pc, #188]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	021b      	lsls	r3, r3, #8
 800176c:	0a19      	lsrs	r1, r3, #8
 800176e:	687b      	ldr	r3, [r7, #4]
 8001770:	6a1b      	ldr	r3, [r3, #32]
 8001772:	061a      	lsls	r2, r3, #24
 8001774:	4b2b      	ldr	r3, [pc, #172]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 8001776:	430a      	orrs	r2, r1
 8001778:	605a      	str	r2, [r3, #4]


        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800177e:	0b5b      	lsrs	r3, r3, #13
 8001780:	3301      	adds	r3, #1
 8001782:	2280      	movs	r2, #128	@ 0x80
 8001784:	0212      	lsls	r2, r2, #8
 8001786:	409a      	lsls	r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 8001788:	4b26      	ldr	r3, [pc, #152]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 800178a:	68db      	ldr	r3, [r3, #12]
 800178c:	091b      	lsrs	r3, r3, #4
 800178e:	210f      	movs	r1, #15
 8001790:	400b      	ands	r3, r1
 8001792:	4928      	ldr	r1, [pc, #160]	@ (8001834 <HAL_RCC_OscConfig+0x364>)
 8001794:	5ccb      	ldrb	r3, [r1, r3]
 8001796:	40da      	lsrs	r2, r3
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 8001798:	4b27      	ldr	r3, [pc, #156]	@ (8001838 <HAL_RCC_OscConfig+0x368>)
 800179a:	601a      	str	r2, [r3, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick (uwTickPrio);
 800179c:	4b27      	ldr	r3, [pc, #156]	@ (800183c <HAL_RCC_OscConfig+0x36c>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2513      	movs	r5, #19
 80017a2:	197c      	adds	r4, r7, r5
 80017a4:	0018      	movs	r0, r3
 80017a6:	f7ff fb09 	bl	8000dbc <HAL_InitTick>
 80017aa:	0003      	movs	r3, r0
 80017ac:	7023      	strb	r3, [r4, #0]
        if(status != HAL_OK)
 80017ae:	197b      	adds	r3, r7, r5
 80017b0:	781b      	ldrb	r3, [r3, #0]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d060      	beq.n	8001878 <HAL_RCC_OscConfig+0x3a8>
        {
          return status;
 80017b6:	197b      	adds	r3, r7, r5
 80017b8:	781b      	ldrb	r3, [r3, #0]
 80017ba:	e242      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	69db      	ldr	r3, [r3, #28]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d03f      	beq.n	8001844 <HAL_RCC_OscConfig+0x374>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80017c4:	4b17      	ldr	r3, [pc, #92]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80017c6:	681a      	ldr	r2, [r3, #0]
 80017c8:	4b16      	ldr	r3, [pc, #88]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80017ca:	2180      	movs	r1, #128	@ 0x80
 80017cc:	0049      	lsls	r1, r1, #1
 80017ce:	430a      	orrs	r2, r1
 80017d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017d2:	f7ff fb39 	bl	8000e48 <HAL_GetTick>
 80017d6:	0003      	movs	r3, r0
 80017d8:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80017da:	e008      	b.n	80017ee <HAL_RCC_OscConfig+0x31e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80017dc:	f7ff fb34 	bl	8000e48 <HAL_GetTick>
 80017e0:	0002      	movs	r2, r0
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	2b02      	cmp	r3, #2
 80017e8:	d901      	bls.n	80017ee <HAL_RCC_OscConfig+0x31e>
          {
            return HAL_TIMEOUT;
 80017ea:	2303      	movs	r3, #3
 80017ec:	e229      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80017ee:	4b0d      	ldr	r3, [pc, #52]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80017f0:	681a      	ldr	r2, [r3, #0]
 80017f2:	2380      	movs	r3, #128	@ 0x80
 80017f4:	009b      	lsls	r3, r3, #2
 80017f6:	4013      	ands	r3, r2
 80017f8:	d0f0      	beq.n	80017dc <HAL_RCC_OscConfig+0x30c>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80017fa:	4b0a      	ldr	r3, [pc, #40]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 80017fc:	685b      	ldr	r3, [r3, #4]
 80017fe:	4a10      	ldr	r2, [pc, #64]	@ (8001840 <HAL_RCC_OscConfig+0x370>)
 8001800:	4013      	ands	r3, r2
 8001802:	0019      	movs	r1, r3
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8001808:	4b06      	ldr	r3, [pc, #24]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 800180a:	430a      	orrs	r2, r1
 800180c:	605a      	str	r2, [r3, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800180e:	4b05      	ldr	r3, [pc, #20]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	021b      	lsls	r3, r3, #8
 8001814:	0a19      	lsrs	r1, r3, #8
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	6a1b      	ldr	r3, [r3, #32]
 800181a:	061a      	lsls	r2, r3, #24
 800181c:	4b01      	ldr	r3, [pc, #4]	@ (8001824 <HAL_RCC_OscConfig+0x354>)
 800181e:	430a      	orrs	r2, r1
 8001820:	605a      	str	r2, [r3, #4]
 8001822:	e029      	b.n	8001878 <HAL_RCC_OscConfig+0x3a8>
 8001824:	40021000 	.word	0x40021000
 8001828:	fffeffff 	.word	0xfffeffff
 800182c:	fffbffff 	.word	0xfffbffff
 8001830:	ffffe0ff 	.word	0xffffe0ff
 8001834:	08003fbc 	.word	0x08003fbc
 8001838:	20000000 	.word	0x20000000
 800183c:	20000004 	.word	0x20000004
 8001840:	ffff1fff 	.word	0xffff1fff
      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001844:	4bbd      	ldr	r3, [pc, #756]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001846:	681a      	ldr	r2, [r3, #0]
 8001848:	4bbc      	ldr	r3, [pc, #752]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 800184a:	49bd      	ldr	r1, [pc, #756]	@ (8001b40 <HAL_RCC_OscConfig+0x670>)
 800184c:	400a      	ands	r2, r1
 800184e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001850:	f7ff fafa 	bl	8000e48 <HAL_GetTick>
 8001854:	0003      	movs	r3, r0
 8001856:	61bb      	str	r3, [r7, #24]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001858:	e008      	b.n	800186c <HAL_RCC_OscConfig+0x39c>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800185a:	f7ff faf5 	bl	8000e48 <HAL_GetTick>
 800185e:	0002      	movs	r2, r0
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	1ad3      	subs	r3, r2, r3
 8001864:	2b02      	cmp	r3, #2
 8001866:	d901      	bls.n	800186c <HAL_RCC_OscConfig+0x39c>
          {
            return HAL_TIMEOUT;
 8001868:	2303      	movs	r3, #3
 800186a:	e1ea      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800186c:	4bb3      	ldr	r3, [pc, #716]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 800186e:	681a      	ldr	r2, [r3, #0]
 8001870:	2380      	movs	r3, #128	@ 0x80
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	4013      	ands	r3, r2
 8001876:	d1f0      	bne.n	800185a <HAL_RCC_OscConfig+0x38a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2208      	movs	r2, #8
 800187e:	4013      	ands	r3, r2
 8001880:	d036      	beq.n	80018f0 <HAL_RCC_OscConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	695b      	ldr	r3, [r3, #20]
 8001886:	2b00      	cmp	r3, #0
 8001888:	d019      	beq.n	80018be <HAL_RCC_OscConfig+0x3ee>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800188a:	4bac      	ldr	r3, [pc, #688]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 800188c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800188e:	4bab      	ldr	r3, [pc, #684]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001890:	2101      	movs	r1, #1
 8001892:	430a      	orrs	r2, r1
 8001894:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001896:	f7ff fad7 	bl	8000e48 <HAL_GetTick>
 800189a:	0003      	movs	r3, r0
 800189c:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800189e:	e008      	b.n	80018b2 <HAL_RCC_OscConfig+0x3e2>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018a0:	f7ff fad2 	bl	8000e48 <HAL_GetTick>
 80018a4:	0002      	movs	r2, r0
 80018a6:	69bb      	ldr	r3, [r7, #24]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0x3e2>
        {
          return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e1c7      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80018b2:	4ba2      	ldr	r3, [pc, #648]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 80018b4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018b6:	2202      	movs	r2, #2
 80018b8:	4013      	ands	r3, r2
 80018ba:	d0f1      	beq.n	80018a0 <HAL_RCC_OscConfig+0x3d0>
 80018bc:	e018      	b.n	80018f0 <HAL_RCC_OscConfig+0x420>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018be:	4b9f      	ldr	r3, [pc, #636]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 80018c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80018c2:	4b9e      	ldr	r3, [pc, #632]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 80018c4:	2101      	movs	r1, #1
 80018c6:	438a      	bics	r2, r1
 80018c8:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80018ca:	f7ff fabd 	bl	8000e48 <HAL_GetTick>
 80018ce:	0003      	movs	r3, r0
 80018d0:	61bb      	str	r3, [r7, #24]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80018d2:	e008      	b.n	80018e6 <HAL_RCC_OscConfig+0x416>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80018d4:	f7ff fab8 	bl	8000e48 <HAL_GetTick>
 80018d8:	0002      	movs	r2, r0
 80018da:	69bb      	ldr	r3, [r7, #24]
 80018dc:	1ad3      	subs	r3, r2, r3
 80018de:	2b02      	cmp	r3, #2
 80018e0:	d901      	bls.n	80018e6 <HAL_RCC_OscConfig+0x416>
        {
          return HAL_TIMEOUT;
 80018e2:	2303      	movs	r3, #3
 80018e4:	e1ad      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80018e6:	4b95      	ldr	r3, [pc, #596]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 80018e8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80018ea:	2202      	movs	r2, #2
 80018ec:	4013      	ands	r3, r2
 80018ee:	d1f1      	bne.n	80018d4 <HAL_RCC_OscConfig+0x404>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	2204      	movs	r2, #4
 80018f6:	4013      	ands	r3, r2
 80018f8:	d100      	bne.n	80018fc <HAL_RCC_OscConfig+0x42c>
 80018fa:	e0ae      	b.n	8001a5a <HAL_RCC_OscConfig+0x58a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018fc:	2027      	movs	r0, #39	@ 0x27
 80018fe:	183b      	adds	r3, r7, r0
 8001900:	2200      	movs	r2, #0
 8001902:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001904:	4b8d      	ldr	r3, [pc, #564]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001906:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001908:	2380      	movs	r3, #128	@ 0x80
 800190a:	055b      	lsls	r3, r3, #21
 800190c:	4013      	ands	r3, r2
 800190e:	d109      	bne.n	8001924 <HAL_RCC_OscConfig+0x454>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001910:	4b8a      	ldr	r3, [pc, #552]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001912:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001914:	4b89      	ldr	r3, [pc, #548]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001916:	2180      	movs	r1, #128	@ 0x80
 8001918:	0549      	lsls	r1, r1, #21
 800191a:	430a      	orrs	r2, r1
 800191c:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 800191e:	183b      	adds	r3, r7, r0
 8001920:	2201      	movs	r2, #1
 8001922:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001924:	4b87      	ldr	r3, [pc, #540]	@ (8001b44 <HAL_RCC_OscConfig+0x674>)
 8001926:	681a      	ldr	r2, [r3, #0]
 8001928:	2380      	movs	r3, #128	@ 0x80
 800192a:	005b      	lsls	r3, r3, #1
 800192c:	4013      	ands	r3, r2
 800192e:	d11a      	bne.n	8001966 <HAL_RCC_OscConfig+0x496>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001930:	4b84      	ldr	r3, [pc, #528]	@ (8001b44 <HAL_RCC_OscConfig+0x674>)
 8001932:	681a      	ldr	r2, [r3, #0]
 8001934:	4b83      	ldr	r3, [pc, #524]	@ (8001b44 <HAL_RCC_OscConfig+0x674>)
 8001936:	2180      	movs	r1, #128	@ 0x80
 8001938:	0049      	lsls	r1, r1, #1
 800193a:	430a      	orrs	r2, r1
 800193c:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800193e:	f7ff fa83 	bl	8000e48 <HAL_GetTick>
 8001942:	0003      	movs	r3, r0
 8001944:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001946:	e008      	b.n	800195a <HAL_RCC_OscConfig+0x48a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001948:	f7ff fa7e 	bl	8000e48 <HAL_GetTick>
 800194c:	0002      	movs	r2, r0
 800194e:	69bb      	ldr	r3, [r7, #24]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	2b64      	cmp	r3, #100	@ 0x64
 8001954:	d901      	bls.n	800195a <HAL_RCC_OscConfig+0x48a>
        {
          return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e173      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800195a:	4b7a      	ldr	r3, [pc, #488]	@ (8001b44 <HAL_RCC_OscConfig+0x674>)
 800195c:	681a      	ldr	r2, [r3, #0]
 800195e:	2380      	movs	r3, #128	@ 0x80
 8001960:	005b      	lsls	r3, r3, #1
 8001962:	4013      	ands	r3, r2
 8001964:	d0f0      	beq.n	8001948 <HAL_RCC_OscConfig+0x478>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001966:	687b      	ldr	r3, [r7, #4]
 8001968:	689a      	ldr	r2, [r3, #8]
 800196a:	2380      	movs	r3, #128	@ 0x80
 800196c:	005b      	lsls	r3, r3, #1
 800196e:	429a      	cmp	r2, r3
 8001970:	d107      	bne.n	8001982 <HAL_RCC_OscConfig+0x4b2>
 8001972:	4b72      	ldr	r3, [pc, #456]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001974:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001976:	4b71      	ldr	r3, [pc, #452]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001978:	2180      	movs	r1, #128	@ 0x80
 800197a:	0049      	lsls	r1, r1, #1
 800197c:	430a      	orrs	r2, r1
 800197e:	651a      	str	r2, [r3, #80]	@ 0x50
 8001980:	e031      	b.n	80019e6 <HAL_RCC_OscConfig+0x516>
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	689b      	ldr	r3, [r3, #8]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d10c      	bne.n	80019a4 <HAL_RCC_OscConfig+0x4d4>
 800198a:	4b6c      	ldr	r3, [pc, #432]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 800198c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800198e:	4b6b      	ldr	r3, [pc, #428]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001990:	496b      	ldr	r1, [pc, #428]	@ (8001b40 <HAL_RCC_OscConfig+0x670>)
 8001992:	400a      	ands	r2, r1
 8001994:	651a      	str	r2, [r3, #80]	@ 0x50
 8001996:	4b69      	ldr	r3, [pc, #420]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001998:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800199a:	4b68      	ldr	r3, [pc, #416]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 800199c:	496a      	ldr	r1, [pc, #424]	@ (8001b48 <HAL_RCC_OscConfig+0x678>)
 800199e:	400a      	ands	r2, r1
 80019a0:	651a      	str	r2, [r3, #80]	@ 0x50
 80019a2:	e020      	b.n	80019e6 <HAL_RCC_OscConfig+0x516>
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	689a      	ldr	r2, [r3, #8]
 80019a8:	23a0      	movs	r3, #160	@ 0xa0
 80019aa:	00db      	lsls	r3, r3, #3
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d10e      	bne.n	80019ce <HAL_RCC_OscConfig+0x4fe>
 80019b0:	4b62      	ldr	r3, [pc, #392]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 80019b2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019b4:	4b61      	ldr	r3, [pc, #388]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 80019b6:	2180      	movs	r1, #128	@ 0x80
 80019b8:	00c9      	lsls	r1, r1, #3
 80019ba:	430a      	orrs	r2, r1
 80019bc:	651a      	str	r2, [r3, #80]	@ 0x50
 80019be:	4b5f      	ldr	r3, [pc, #380]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 80019c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019c2:	4b5e      	ldr	r3, [pc, #376]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 80019c4:	2180      	movs	r1, #128	@ 0x80
 80019c6:	0049      	lsls	r1, r1, #1
 80019c8:	430a      	orrs	r2, r1
 80019ca:	651a      	str	r2, [r3, #80]	@ 0x50
 80019cc:	e00b      	b.n	80019e6 <HAL_RCC_OscConfig+0x516>
 80019ce:	4b5b      	ldr	r3, [pc, #364]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 80019d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019d2:	4b5a      	ldr	r3, [pc, #360]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 80019d4:	495a      	ldr	r1, [pc, #360]	@ (8001b40 <HAL_RCC_OscConfig+0x670>)
 80019d6:	400a      	ands	r2, r1
 80019d8:	651a      	str	r2, [r3, #80]	@ 0x50
 80019da:	4b58      	ldr	r3, [pc, #352]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 80019dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80019de:	4b57      	ldr	r3, [pc, #348]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 80019e0:	4959      	ldr	r1, [pc, #356]	@ (8001b48 <HAL_RCC_OscConfig+0x678>)
 80019e2:	400a      	ands	r2, r1
 80019e4:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	689b      	ldr	r3, [r3, #8]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d015      	beq.n	8001a1a <HAL_RCC_OscConfig+0x54a>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80019ee:	f7ff fa2b 	bl	8000e48 <HAL_GetTick>
 80019f2:	0003      	movs	r3, r0
 80019f4:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80019f6:	e009      	b.n	8001a0c <HAL_RCC_OscConfig+0x53c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80019f8:	f7ff fa26 	bl	8000e48 <HAL_GetTick>
 80019fc:	0002      	movs	r2, r0
 80019fe:	69bb      	ldr	r3, [r7, #24]
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	4a52      	ldr	r2, [pc, #328]	@ (8001b4c <HAL_RCC_OscConfig+0x67c>)
 8001a04:	4293      	cmp	r3, r2
 8001a06:	d901      	bls.n	8001a0c <HAL_RCC_OscConfig+0x53c>
        {
          return HAL_TIMEOUT;
 8001a08:	2303      	movs	r3, #3
 8001a0a:	e11a      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8001a0c:	4b4b      	ldr	r3, [pc, #300]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001a0e:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a10:	2380      	movs	r3, #128	@ 0x80
 8001a12:	009b      	lsls	r3, r3, #2
 8001a14:	4013      	ands	r3, r2
 8001a16:	d0ef      	beq.n	80019f8 <HAL_RCC_OscConfig+0x528>
 8001a18:	e014      	b.n	8001a44 <HAL_RCC_OscConfig+0x574>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001a1a:	f7ff fa15 	bl	8000e48 <HAL_GetTick>
 8001a1e:	0003      	movs	r3, r0
 8001a20:	61bb      	str	r3, [r7, #24]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a22:	e009      	b.n	8001a38 <HAL_RCC_OscConfig+0x568>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001a24:	f7ff fa10 	bl	8000e48 <HAL_GetTick>
 8001a28:	0002      	movs	r2, r0
 8001a2a:	69bb      	ldr	r3, [r7, #24]
 8001a2c:	1ad3      	subs	r3, r2, r3
 8001a2e:	4a47      	ldr	r2, [pc, #284]	@ (8001b4c <HAL_RCC_OscConfig+0x67c>)
 8001a30:	4293      	cmp	r3, r2
 8001a32:	d901      	bls.n	8001a38 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8001a34:	2303      	movs	r3, #3
 8001a36:	e104      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001a38:	4b40      	ldr	r3, [pc, #256]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001a3a:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8001a3c:	2380      	movs	r3, #128	@ 0x80
 8001a3e:	009b      	lsls	r3, r3, #2
 8001a40:	4013      	ands	r3, r2
 8001a42:	d1ef      	bne.n	8001a24 <HAL_RCC_OscConfig+0x554>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001a44:	2327      	movs	r3, #39	@ 0x27
 8001a46:	18fb      	adds	r3, r7, r3
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	2b01      	cmp	r3, #1
 8001a4c:	d105      	bne.n	8001a5a <HAL_RCC_OscConfig+0x58a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a4e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001a50:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001a52:	4b3a      	ldr	r3, [pc, #232]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001a54:	493e      	ldr	r1, [pc, #248]	@ (8001b50 <HAL_RCC_OscConfig+0x680>)
 8001a56:	400a      	ands	r2, r1
 8001a58:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	2220      	movs	r2, #32
 8001a60:	4013      	ands	r3, r2
 8001a62:	d049      	beq.n	8001af8 <HAL_RCC_OscConfig+0x628>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001a64:	687b      	ldr	r3, [r7, #4]
 8001a66:	699b      	ldr	r3, [r3, #24]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d026      	beq.n	8001aba <HAL_RCC_OscConfig+0x5ea>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 8001a6c:	4b33      	ldr	r3, [pc, #204]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001a6e:	689a      	ldr	r2, [r3, #8]
 8001a70:	4b32      	ldr	r3, [pc, #200]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001a72:	2101      	movs	r1, #1
 8001a74:	430a      	orrs	r2, r1
 8001a76:	609a      	str	r2, [r3, #8]
 8001a78:	4b30      	ldr	r3, [pc, #192]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001a7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001a7c:	4b2f      	ldr	r3, [pc, #188]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001a7e:	2101      	movs	r1, #1
 8001a80:	430a      	orrs	r2, r1
 8001a82:	635a      	str	r2, [r3, #52]	@ 0x34
 8001a84:	4b33      	ldr	r3, [pc, #204]	@ (8001b54 <HAL_RCC_OscConfig+0x684>)
 8001a86:	6a1a      	ldr	r2, [r3, #32]
 8001a88:	4b32      	ldr	r3, [pc, #200]	@ (8001b54 <HAL_RCC_OscConfig+0x684>)
 8001a8a:	2180      	movs	r1, #128	@ 0x80
 8001a8c:	0189      	lsls	r1, r1, #6
 8001a8e:	430a      	orrs	r2, r1
 8001a90:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a92:	f7ff f9d9 	bl	8000e48 <HAL_GetTick>
 8001a96:	0003      	movs	r3, r0
 8001a98:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001a9a:	e008      	b.n	8001aae <HAL_RCC_OscConfig+0x5de>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a9c:	f7ff f9d4 	bl	8000e48 <HAL_GetTick>
 8001aa0:	0002      	movs	r2, r0
 8001aa2:	69bb      	ldr	r3, [r7, #24]
 8001aa4:	1ad3      	subs	r3, r2, r3
 8001aa6:	2b02      	cmp	r3, #2
 8001aa8:	d901      	bls.n	8001aae <HAL_RCC_OscConfig+0x5de>
          {
            return HAL_TIMEOUT;
 8001aaa:	2303      	movs	r3, #3
 8001aac:	e0c9      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8001aae:	4b23      	ldr	r3, [pc, #140]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	2202      	movs	r2, #2
 8001ab4:	4013      	ands	r3, r2
 8001ab6:	d0f1      	beq.n	8001a9c <HAL_RCC_OscConfig+0x5cc>
 8001ab8:	e01e      	b.n	8001af8 <HAL_RCC_OscConfig+0x628>
        }
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001aba:	4b20      	ldr	r3, [pc, #128]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001abc:	689a      	ldr	r2, [r3, #8]
 8001abe:	4b1f      	ldr	r3, [pc, #124]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001ac0:	2101      	movs	r1, #1
 8001ac2:	438a      	bics	r2, r1
 8001ac4:	609a      	str	r2, [r3, #8]
 8001ac6:	4b23      	ldr	r3, [pc, #140]	@ (8001b54 <HAL_RCC_OscConfig+0x684>)
 8001ac8:	6a1a      	ldr	r2, [r3, #32]
 8001aca:	4b22      	ldr	r3, [pc, #136]	@ (8001b54 <HAL_RCC_OscConfig+0x684>)
 8001acc:	4922      	ldr	r1, [pc, #136]	@ (8001b58 <HAL_RCC_OscConfig+0x688>)
 8001ace:	400a      	ands	r2, r1
 8001ad0:	621a      	str	r2, [r3, #32]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ad2:	f7ff f9b9 	bl	8000e48 <HAL_GetTick>
 8001ad6:	0003      	movs	r3, r0
 8001ad8:	61bb      	str	r3, [r7, #24]

        /* Wait till HSI48 is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001ada:	e008      	b.n	8001aee <HAL_RCC_OscConfig+0x61e>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001adc:	f7ff f9b4 	bl	8000e48 <HAL_GetTick>
 8001ae0:	0002      	movs	r2, r0
 8001ae2:	69bb      	ldr	r3, [r7, #24]
 8001ae4:	1ad3      	subs	r3, r2, r3
 8001ae6:	2b02      	cmp	r3, #2
 8001ae8:	d901      	bls.n	8001aee <HAL_RCC_OscConfig+0x61e>
          {
            return HAL_TIMEOUT;
 8001aea:	2303      	movs	r3, #3
 8001aec:	e0a9      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8001aee:	4b13      	ldr	r3, [pc, #76]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001af0:	689b      	ldr	r3, [r3, #8]
 8001af2:	2202      	movs	r2, #2
 8001af4:	4013      	ands	r3, r2
 8001af6:	d1f1      	bne.n	8001adc <HAL_RCC_OscConfig+0x60c>
#endif /* RCC_HSI48_SUPPORT */

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d100      	bne.n	8001b02 <HAL_RCC_OscConfig+0x632>
 8001b00:	e09e      	b.n	8001c40 <HAL_RCC_OscConfig+0x770>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001b02:	6a3b      	ldr	r3, [r7, #32]
 8001b04:	2b0c      	cmp	r3, #12
 8001b06:	d100      	bne.n	8001b0a <HAL_RCC_OscConfig+0x63a>
 8001b08:	e077      	b.n	8001bfa <HAL_RCC_OscConfig+0x72a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001b0e:	2b02      	cmp	r3, #2
 8001b10:	d158      	bne.n	8001bc4 <HAL_RCC_OscConfig+0x6f4>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001b12:	4b0a      	ldr	r3, [pc, #40]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001b14:	681a      	ldr	r2, [r3, #0]
 8001b16:	4b09      	ldr	r3, [pc, #36]	@ (8001b3c <HAL_RCC_OscConfig+0x66c>)
 8001b18:	4910      	ldr	r1, [pc, #64]	@ (8001b5c <HAL_RCC_OscConfig+0x68c>)
 8001b1a:	400a      	ands	r2, r1
 8001b1c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b1e:	f7ff f993 	bl	8000e48 <HAL_GetTick>
 8001b22:	0003      	movs	r3, r0
 8001b24:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b26:	e01b      	b.n	8001b60 <HAL_RCC_OscConfig+0x690>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001b28:	f7ff f98e 	bl	8000e48 <HAL_GetTick>
 8001b2c:	0002      	movs	r2, r0
 8001b2e:	69bb      	ldr	r3, [r7, #24]
 8001b30:	1ad3      	subs	r3, r2, r3
 8001b32:	2b02      	cmp	r3, #2
 8001b34:	d914      	bls.n	8001b60 <HAL_RCC_OscConfig+0x690>
          {
            return HAL_TIMEOUT;
 8001b36:	2303      	movs	r3, #3
 8001b38:	e083      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
 8001b3a:	46c0      	nop			@ (mov r8, r8)
 8001b3c:	40021000 	.word	0x40021000
 8001b40:	fffffeff 	.word	0xfffffeff
 8001b44:	40007000 	.word	0x40007000
 8001b48:	fffffbff 	.word	0xfffffbff
 8001b4c:	00001388 	.word	0x00001388
 8001b50:	efffffff 	.word	0xefffffff
 8001b54:	40010000 	.word	0x40010000
 8001b58:	ffffdfff 	.word	0xffffdfff
 8001b5c:	feffffff 	.word	0xfeffffff
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001b60:	4b3a      	ldr	r3, [pc, #232]	@ (8001c4c <HAL_RCC_OscConfig+0x77c>)
 8001b62:	681a      	ldr	r2, [r3, #0]
 8001b64:	2380      	movs	r3, #128	@ 0x80
 8001b66:	049b      	lsls	r3, r3, #18
 8001b68:	4013      	ands	r3, r2
 8001b6a:	d1dd      	bne.n	8001b28 <HAL_RCC_OscConfig+0x658>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b6c:	4b37      	ldr	r3, [pc, #220]	@ (8001c4c <HAL_RCC_OscConfig+0x77c>)
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	4a37      	ldr	r2, [pc, #220]	@ (8001c50 <HAL_RCC_OscConfig+0x780>)
 8001b72:	4013      	ands	r3, r2
 8001b74:	0019      	movs	r1, r3
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001b7e:	431a      	orrs	r2, r3
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001b84:	431a      	orrs	r2, r3
 8001b86:	4b31      	ldr	r3, [pc, #196]	@ (8001c4c <HAL_RCC_OscConfig+0x77c>)
 8001b88:	430a      	orrs	r2, r1
 8001b8a:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b8c:	4b2f      	ldr	r3, [pc, #188]	@ (8001c4c <HAL_RCC_OscConfig+0x77c>)
 8001b8e:	681a      	ldr	r2, [r3, #0]
 8001b90:	4b2e      	ldr	r3, [pc, #184]	@ (8001c4c <HAL_RCC_OscConfig+0x77c>)
 8001b92:	2180      	movs	r1, #128	@ 0x80
 8001b94:	0449      	lsls	r1, r1, #17
 8001b96:	430a      	orrs	r2, r1
 8001b98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001b9a:	f7ff f955 	bl	8000e48 <HAL_GetTick>
 8001b9e:	0003      	movs	r3, r0
 8001ba0:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001ba2:	e008      	b.n	8001bb6 <HAL_RCC_OscConfig+0x6e6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001ba4:	f7ff f950 	bl	8000e48 <HAL_GetTick>
 8001ba8:	0002      	movs	r2, r0
 8001baa:	69bb      	ldr	r3, [r7, #24]
 8001bac:	1ad3      	subs	r3, r2, r3
 8001bae:	2b02      	cmp	r3, #2
 8001bb0:	d901      	bls.n	8001bb6 <HAL_RCC_OscConfig+0x6e6>
          {
            return HAL_TIMEOUT;
 8001bb2:	2303      	movs	r3, #3
 8001bb4:	e045      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == 0U)
 8001bb6:	4b25      	ldr	r3, [pc, #148]	@ (8001c4c <HAL_RCC_OscConfig+0x77c>)
 8001bb8:	681a      	ldr	r2, [r3, #0]
 8001bba:	2380      	movs	r3, #128	@ 0x80
 8001bbc:	049b      	lsls	r3, r3, #18
 8001bbe:	4013      	ands	r3, r2
 8001bc0:	d0f0      	beq.n	8001ba4 <HAL_RCC_OscConfig+0x6d4>
 8001bc2:	e03d      	b.n	8001c40 <HAL_RCC_OscConfig+0x770>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bc4:	4b21      	ldr	r3, [pc, #132]	@ (8001c4c <HAL_RCC_OscConfig+0x77c>)
 8001bc6:	681a      	ldr	r2, [r3, #0]
 8001bc8:	4b20      	ldr	r3, [pc, #128]	@ (8001c4c <HAL_RCC_OscConfig+0x77c>)
 8001bca:	4922      	ldr	r1, [pc, #136]	@ (8001c54 <HAL_RCC_OscConfig+0x784>)
 8001bcc:	400a      	ands	r2, r1
 8001bce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001bd0:	f7ff f93a 	bl	8000e48 <HAL_GetTick>
 8001bd4:	0003      	movs	r3, r0
 8001bd6:	61bb      	str	r3, [r7, #24]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001bd8:	e008      	b.n	8001bec <HAL_RCC_OscConfig+0x71c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001bda:	f7ff f935 	bl	8000e48 <HAL_GetTick>
 8001bde:	0002      	movs	r2, r0
 8001be0:	69bb      	ldr	r3, [r7, #24]
 8001be2:	1ad3      	subs	r3, r2, r3
 8001be4:	2b02      	cmp	r3, #2
 8001be6:	d901      	bls.n	8001bec <HAL_RCC_OscConfig+0x71c>
          {
            return HAL_TIMEOUT;
 8001be8:	2303      	movs	r3, #3
 8001bea:	e02a      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != 0U)
 8001bec:	4b17      	ldr	r3, [pc, #92]	@ (8001c4c <HAL_RCC_OscConfig+0x77c>)
 8001bee:	681a      	ldr	r2, [r3, #0]
 8001bf0:	2380      	movs	r3, #128	@ 0x80
 8001bf2:	049b      	lsls	r3, r3, #18
 8001bf4:	4013      	ands	r3, r2
 8001bf6:	d1f0      	bne.n	8001bda <HAL_RCC_OscConfig+0x70a>
 8001bf8:	e022      	b.n	8001c40 <HAL_RCC_OscConfig+0x770>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001bfa:	687b      	ldr	r3, [r7, #4]
 8001bfc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001bfe:	2b01      	cmp	r3, #1
 8001c00:	d101      	bne.n	8001c06 <HAL_RCC_OscConfig+0x736>
      {
        return HAL_ERROR;
 8001c02:	2301      	movs	r3, #1
 8001c04:	e01d      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001c06:	4b11      	ldr	r3, [pc, #68]	@ (8001c4c <HAL_RCC_OscConfig+0x77c>)
 8001c08:	68db      	ldr	r3, [r3, #12]
 8001c0a:	61fb      	str	r3, [r7, #28]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c0c:	69fa      	ldr	r2, [r7, #28]
 8001c0e:	2380      	movs	r3, #128	@ 0x80
 8001c10:	025b      	lsls	r3, r3, #9
 8001c12:	401a      	ands	r2, r3
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c18:	429a      	cmp	r2, r3
 8001c1a:	d10f      	bne.n	8001c3c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001c1c:	69fa      	ldr	r2, [r7, #28]
 8001c1e:	23f0      	movs	r3, #240	@ 0xf0
 8001c20:	039b      	lsls	r3, r3, #14
 8001c22:	401a      	ands	r2, r3
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c28:	429a      	cmp	r2, r3
 8001c2a:	d107      	bne.n	8001c3c <HAL_RCC_OscConfig+0x76c>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 8001c2c:	69fa      	ldr	r2, [r7, #28]
 8001c2e:	23c0      	movs	r3, #192	@ 0xc0
 8001c30:	041b      	lsls	r3, r3, #16
 8001c32:	401a      	ands	r2, r3
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001c38:	429a      	cmp	r2, r3
 8001c3a:	d001      	beq.n	8001c40 <HAL_RCC_OscConfig+0x770>
        {
          return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e000      	b.n	8001c42 <HAL_RCC_OscConfig+0x772>
        }
      }
    }
  }
  return HAL_OK;
 8001c40:	2300      	movs	r3, #0
}
 8001c42:	0018      	movs	r0, r3
 8001c44:	46bd      	mov	sp, r7
 8001c46:	b00a      	add	sp, #40	@ 0x28
 8001c48:	bdb0      	pop	{r4, r5, r7, pc}
 8001c4a:	46c0      	nop			@ (mov r8, r8)
 8001c4c:	40021000 	.word	0x40021000
 8001c50:	ff02ffff 	.word	0xff02ffff
 8001c54:	feffffff 	.word	0xfeffffff

08001c58 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c58:	b5b0      	push	{r4, r5, r7, lr}
 8001c5a:	b084      	sub	sp, #16
 8001c5c:	af00      	add	r7, sp, #0
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	2b00      	cmp	r3, #0
 8001c66:	d101      	bne.n	8001c6c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001c68:	2301      	movs	r3, #1
 8001c6a:	e128      	b.n	8001ebe <HAL_RCC_ClockConfig+0x266>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001c6c:	4b96      	ldr	r3, [pc, #600]	@ (8001ec8 <HAL_RCC_ClockConfig+0x270>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2201      	movs	r2, #1
 8001c72:	4013      	ands	r3, r2
 8001c74:	683a      	ldr	r2, [r7, #0]
 8001c76:	429a      	cmp	r2, r3
 8001c78:	d91e      	bls.n	8001cb8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c7a:	4b93      	ldr	r3, [pc, #588]	@ (8001ec8 <HAL_RCC_ClockConfig+0x270>)
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	2201      	movs	r2, #1
 8001c80:	4393      	bics	r3, r2
 8001c82:	0019      	movs	r1, r3
 8001c84:	4b90      	ldr	r3, [pc, #576]	@ (8001ec8 <HAL_RCC_ClockConfig+0x270>)
 8001c86:	683a      	ldr	r2, [r7, #0]
 8001c88:	430a      	orrs	r2, r1
 8001c8a:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001c8c:	f7ff f8dc 	bl	8000e48 <HAL_GetTick>
 8001c90:	0003      	movs	r3, r0
 8001c92:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001c94:	e009      	b.n	8001caa <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c96:	f7ff f8d7 	bl	8000e48 <HAL_GetTick>
 8001c9a:	0002      	movs	r2, r0
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	1ad3      	subs	r3, r2, r3
 8001ca0:	4a8a      	ldr	r2, [pc, #552]	@ (8001ecc <HAL_RCC_ClockConfig+0x274>)
 8001ca2:	4293      	cmp	r3, r2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e109      	b.n	8001ebe <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001caa:	4b87      	ldr	r3, [pc, #540]	@ (8001ec8 <HAL_RCC_ClockConfig+0x270>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	2201      	movs	r2, #1
 8001cb0:	4013      	ands	r3, r2
 8001cb2:	683a      	ldr	r2, [r7, #0]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d1ee      	bne.n	8001c96 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	2202      	movs	r2, #2
 8001cbe:	4013      	ands	r3, r2
 8001cc0:	d009      	beq.n	8001cd6 <HAL_RCC_ClockConfig+0x7e>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001cc2:	4b83      	ldr	r3, [pc, #524]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001cc4:	68db      	ldr	r3, [r3, #12]
 8001cc6:	22f0      	movs	r2, #240	@ 0xf0
 8001cc8:	4393      	bics	r3, r2
 8001cca:	0019      	movs	r1, r3
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	689a      	ldr	r2, [r3, #8]
 8001cd0:	4b7f      	ldr	r3, [pc, #508]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001cd2:	430a      	orrs	r2, r1
 8001cd4:	60da      	str	r2, [r3, #12]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2201      	movs	r2, #1
 8001cdc:	4013      	ands	r3, r2
 8001cde:	d100      	bne.n	8001ce2 <HAL_RCC_ClockConfig+0x8a>
 8001ce0:	e089      	b.n	8001df6 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	685b      	ldr	r3, [r3, #4]
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d107      	bne.n	8001cfa <HAL_RCC_ClockConfig+0xa2>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8001cea:	4b79      	ldr	r3, [pc, #484]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001cec:	681a      	ldr	r2, [r3, #0]
 8001cee:	2380      	movs	r3, #128	@ 0x80
 8001cf0:	029b      	lsls	r3, r3, #10
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	d120      	bne.n	8001d38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001cf6:	2301      	movs	r3, #1
 8001cf8:	e0e1      	b.n	8001ebe <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	2b03      	cmp	r3, #3
 8001d00:	d107      	bne.n	8001d12 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001d02:	4b73      	ldr	r3, [pc, #460]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001d04:	681a      	ldr	r2, [r3, #0]
 8001d06:	2380      	movs	r3, #128	@ 0x80
 8001d08:	049b      	lsls	r3, r3, #18
 8001d0a:	4013      	ands	r3, r2
 8001d0c:	d114      	bne.n	8001d38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001d0e:	2301      	movs	r3, #1
 8001d10:	e0d5      	b.n	8001ebe <HAL_RCC_ClockConfig+0x266>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	685b      	ldr	r3, [r3, #4]
 8001d16:	2b01      	cmp	r3, #1
 8001d18:	d106      	bne.n	8001d28 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001d1a:	4b6d      	ldr	r3, [pc, #436]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2204      	movs	r2, #4
 8001d20:	4013      	ands	r3, r2
 8001d22:	d109      	bne.n	8001d38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001d24:	2301      	movs	r3, #1
 8001d26:	e0ca      	b.n	8001ebe <HAL_RCC_ClockConfig+0x266>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001d28:	4b69      	ldr	r3, [pc, #420]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001d2a:	681a      	ldr	r2, [r3, #0]
 8001d2c:	2380      	movs	r3, #128	@ 0x80
 8001d2e:	009b      	lsls	r3, r3, #2
 8001d30:	4013      	ands	r3, r2
 8001d32:	d101      	bne.n	8001d38 <HAL_RCC_ClockConfig+0xe0>
      {
        return HAL_ERROR;
 8001d34:	2301      	movs	r3, #1
 8001d36:	e0c2      	b.n	8001ebe <HAL_RCC_ClockConfig+0x266>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001d38:	4b65      	ldr	r3, [pc, #404]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	2203      	movs	r2, #3
 8001d3e:	4393      	bics	r3, r2
 8001d40:	0019      	movs	r1, r3
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	685a      	ldr	r2, [r3, #4]
 8001d46:	4b62      	ldr	r3, [pc, #392]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001d48:	430a      	orrs	r2, r1
 8001d4a:	60da      	str	r2, [r3, #12]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001d4c:	f7ff f87c 	bl	8000e48 <HAL_GetTick>
 8001d50:	0003      	movs	r3, r0
 8001d52:	60fb      	str	r3, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d54:	687b      	ldr	r3, [r7, #4]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	2b02      	cmp	r3, #2
 8001d5a:	d111      	bne.n	8001d80 <HAL_RCC_ClockConfig+0x128>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d5c:	e009      	b.n	8001d72 <HAL_RCC_ClockConfig+0x11a>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d5e:	f7ff f873 	bl	8000e48 <HAL_GetTick>
 8001d62:	0002      	movs	r2, r0
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	1ad3      	subs	r3, r2, r3
 8001d68:	4a58      	ldr	r2, [pc, #352]	@ (8001ecc <HAL_RCC_ClockConfig+0x274>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d901      	bls.n	8001d72 <HAL_RCC_ClockConfig+0x11a>
        {
          return HAL_TIMEOUT;
 8001d6e:	2303      	movs	r3, #3
 8001d70:	e0a5      	b.n	8001ebe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001d72:	4b57      	ldr	r3, [pc, #348]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001d74:	68db      	ldr	r3, [r3, #12]
 8001d76:	220c      	movs	r2, #12
 8001d78:	4013      	ands	r3, r2
 8001d7a:	2b08      	cmp	r3, #8
 8001d7c:	d1ef      	bne.n	8001d5e <HAL_RCC_ClockConfig+0x106>
 8001d7e:	e03a      	b.n	8001df6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	685b      	ldr	r3, [r3, #4]
 8001d84:	2b03      	cmp	r3, #3
 8001d86:	d111      	bne.n	8001dac <HAL_RCC_ClockConfig+0x154>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d88:	e009      	b.n	8001d9e <HAL_RCC_ClockConfig+0x146>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d8a:	f7ff f85d 	bl	8000e48 <HAL_GetTick>
 8001d8e:	0002      	movs	r2, r0
 8001d90:	68fb      	ldr	r3, [r7, #12]
 8001d92:	1ad3      	subs	r3, r2, r3
 8001d94:	4a4d      	ldr	r2, [pc, #308]	@ (8001ecc <HAL_RCC_ClockConfig+0x274>)
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_ClockConfig+0x146>
        {
          return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e08f      	b.n	8001ebe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001d9e:	4b4c      	ldr	r3, [pc, #304]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001da0:	68db      	ldr	r3, [r3, #12]
 8001da2:	220c      	movs	r2, #12
 8001da4:	4013      	ands	r3, r2
 8001da6:	2b0c      	cmp	r3, #12
 8001da8:	d1ef      	bne.n	8001d8a <HAL_RCC_ClockConfig+0x132>
 8001daa:	e024      	b.n	8001df6 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	2b01      	cmp	r3, #1
 8001db2:	d11b      	bne.n	8001dec <HAL_RCC_ClockConfig+0x194>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001db4:	e009      	b.n	8001dca <HAL_RCC_ClockConfig+0x172>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001db6:	f7ff f847 	bl	8000e48 <HAL_GetTick>
 8001dba:	0002      	movs	r2, r0
 8001dbc:	68fb      	ldr	r3, [r7, #12]
 8001dbe:	1ad3      	subs	r3, r2, r3
 8001dc0:	4a42      	ldr	r2, [pc, #264]	@ (8001ecc <HAL_RCC_ClockConfig+0x274>)
 8001dc2:	4293      	cmp	r3, r2
 8001dc4:	d901      	bls.n	8001dca <HAL_RCC_ClockConfig+0x172>
        {
          return HAL_TIMEOUT;
 8001dc6:	2303      	movs	r3, #3
 8001dc8:	e079      	b.n	8001ebe <HAL_RCC_ClockConfig+0x266>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001dca:	4b41      	ldr	r3, [pc, #260]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001dcc:	68db      	ldr	r3, [r3, #12]
 8001dce:	220c      	movs	r2, #12
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	2b04      	cmp	r3, #4
 8001dd4:	d1ef      	bne.n	8001db6 <HAL_RCC_ClockConfig+0x15e>
 8001dd6:	e00e      	b.n	8001df6 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001dd8:	f7ff f836 	bl	8000e48 <HAL_GetTick>
 8001ddc:	0002      	movs	r2, r0
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	1ad3      	subs	r3, r2, r3
 8001de2:	4a3a      	ldr	r2, [pc, #232]	@ (8001ecc <HAL_RCC_ClockConfig+0x274>)
 8001de4:	4293      	cmp	r3, r2
 8001de6:	d901      	bls.n	8001dec <HAL_RCC_ClockConfig+0x194>
        {
          return HAL_TIMEOUT;
 8001de8:	2303      	movs	r3, #3
 8001dea:	e068      	b.n	8001ebe <HAL_RCC_ClockConfig+0x266>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001dec:	4b38      	ldr	r3, [pc, #224]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001dee:	68db      	ldr	r3, [r3, #12]
 8001df0:	220c      	movs	r2, #12
 8001df2:	4013      	ands	r3, r2
 8001df4:	d1f0      	bne.n	8001dd8 <HAL_RCC_ClockConfig+0x180>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001df6:	4b34      	ldr	r3, [pc, #208]	@ (8001ec8 <HAL_RCC_ClockConfig+0x270>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	2201      	movs	r2, #1
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	683a      	ldr	r2, [r7, #0]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d21e      	bcs.n	8001e42 <HAL_RCC_ClockConfig+0x1ea>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e04:	4b30      	ldr	r3, [pc, #192]	@ (8001ec8 <HAL_RCC_ClockConfig+0x270>)
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	2201      	movs	r2, #1
 8001e0a:	4393      	bics	r3, r2
 8001e0c:	0019      	movs	r1, r3
 8001e0e:	4b2e      	ldr	r3, [pc, #184]	@ (8001ec8 <HAL_RCC_ClockConfig+0x270>)
 8001e10:	683a      	ldr	r2, [r7, #0]
 8001e12:	430a      	orrs	r2, r1
 8001e14:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e16:	f7ff f817 	bl	8000e48 <HAL_GetTick>
 8001e1a:	0003      	movs	r3, r0
 8001e1c:	60fb      	str	r3, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e1e:	e009      	b.n	8001e34 <HAL_RCC_ClockConfig+0x1dc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e20:	f7ff f812 	bl	8000e48 <HAL_GetTick>
 8001e24:	0002      	movs	r2, r0
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	1ad3      	subs	r3, r2, r3
 8001e2a:	4a28      	ldr	r2, [pc, #160]	@ (8001ecc <HAL_RCC_ClockConfig+0x274>)
 8001e2c:	4293      	cmp	r3, r2
 8001e2e:	d901      	bls.n	8001e34 <HAL_RCC_ClockConfig+0x1dc>
      {
        return HAL_TIMEOUT;
 8001e30:	2303      	movs	r3, #3
 8001e32:	e044      	b.n	8001ebe <HAL_RCC_ClockConfig+0x266>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e34:	4b24      	ldr	r3, [pc, #144]	@ (8001ec8 <HAL_RCC_ClockConfig+0x270>)
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	2201      	movs	r2, #1
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	683a      	ldr	r2, [r7, #0]
 8001e3e:	429a      	cmp	r2, r3
 8001e40:	d1ee      	bne.n	8001e20 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	2204      	movs	r2, #4
 8001e48:	4013      	ands	r3, r2
 8001e4a:	d009      	beq.n	8001e60 <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e4c:	4b20      	ldr	r3, [pc, #128]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001e4e:	68db      	ldr	r3, [r3, #12]
 8001e50:	4a20      	ldr	r2, [pc, #128]	@ (8001ed4 <HAL_RCC_ClockConfig+0x27c>)
 8001e52:	4013      	ands	r3, r2
 8001e54:	0019      	movs	r1, r3
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	68da      	ldr	r2, [r3, #12]
 8001e5a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001e5c:	430a      	orrs	r2, r1
 8001e5e:	60da      	str	r2, [r3, #12]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	2208      	movs	r2, #8
 8001e66:	4013      	ands	r3, r2
 8001e68:	d00a      	beq.n	8001e80 <HAL_RCC_ClockConfig+0x228>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001e6a:	4b19      	ldr	r3, [pc, #100]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001e6c:	68db      	ldr	r3, [r3, #12]
 8001e6e:	4a1a      	ldr	r2, [pc, #104]	@ (8001ed8 <HAL_RCC_ClockConfig+0x280>)
 8001e70:	4013      	ands	r3, r2
 8001e72:	0019      	movs	r1, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	691b      	ldr	r3, [r3, #16]
 8001e78:	00da      	lsls	r2, r3, #3
 8001e7a:	4b15      	ldr	r3, [pc, #84]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001e7c:	430a      	orrs	r2, r1
 8001e7e:	60da      	str	r2, [r3, #12]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001e80:	f000 f832 	bl	8001ee8 <HAL_RCC_GetSysClockFreq>
 8001e84:	0001      	movs	r1, r0
 8001e86:	4b12      	ldr	r3, [pc, #72]	@ (8001ed0 <HAL_RCC_ClockConfig+0x278>)
 8001e88:	68db      	ldr	r3, [r3, #12]
 8001e8a:	091b      	lsrs	r3, r3, #4
 8001e8c:	220f      	movs	r2, #15
 8001e8e:	4013      	ands	r3, r2
 8001e90:	4a12      	ldr	r2, [pc, #72]	@ (8001edc <HAL_RCC_ClockConfig+0x284>)
 8001e92:	5cd3      	ldrb	r3, [r2, r3]
 8001e94:	000a      	movs	r2, r1
 8001e96:	40da      	lsrs	r2, r3
 8001e98:	4b11      	ldr	r3, [pc, #68]	@ (8001ee0 <HAL_RCC_ClockConfig+0x288>)
 8001e9a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001e9c:	4b11      	ldr	r3, [pc, #68]	@ (8001ee4 <HAL_RCC_ClockConfig+0x28c>)
 8001e9e:	681b      	ldr	r3, [r3, #0]
 8001ea0:	250b      	movs	r5, #11
 8001ea2:	197c      	adds	r4, r7, r5
 8001ea4:	0018      	movs	r0, r3
 8001ea6:	f7fe ff89 	bl	8000dbc <HAL_InitTick>
 8001eaa:	0003      	movs	r3, r0
 8001eac:	7023      	strb	r3, [r4, #0]
  if(status != HAL_OK)
 8001eae:	197b      	adds	r3, r7, r5
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d002      	beq.n	8001ebc <HAL_RCC_ClockConfig+0x264>
  {
    return status;
 8001eb6:	197b      	adds	r3, r7, r5
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	e000      	b.n	8001ebe <HAL_RCC_ClockConfig+0x266>
  }

  return HAL_OK;
 8001ebc:	2300      	movs	r3, #0
}
 8001ebe:	0018      	movs	r0, r3
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	b004      	add	sp, #16
 8001ec4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ec6:	46c0      	nop			@ (mov r8, r8)
 8001ec8:	40022000 	.word	0x40022000
 8001ecc:	00001388 	.word	0x00001388
 8001ed0:	40021000 	.word	0x40021000
 8001ed4:	fffff8ff 	.word	0xfffff8ff
 8001ed8:	ffffc7ff 	.word	0xffffc7ff
 8001edc:	08003fbc 	.word	0x08003fbc
 8001ee0:	20000000 	.word	0x20000000
 8001ee4:	20000004 	.word	0x20000004

08001ee8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	b086      	sub	sp, #24
 8001eec:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange;    /* no init needed */
  uint32_t sysclockfreq;

  tmpreg = RCC->CFGR;
 8001eee:	4b3c      	ldr	r3, [pc, #240]	@ (8001fe0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001ef0:	68db      	ldr	r3, [r3, #12]
 8001ef2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	220c      	movs	r2, #12
 8001ef8:	4013      	ands	r3, r2
 8001efa:	2b0c      	cmp	r3, #12
 8001efc:	d013      	beq.n	8001f26 <HAL_RCC_GetSysClockFreq+0x3e>
 8001efe:	d85c      	bhi.n	8001fba <HAL_RCC_GetSysClockFreq+0xd2>
 8001f00:	2b04      	cmp	r3, #4
 8001f02:	d002      	beq.n	8001f0a <HAL_RCC_GetSysClockFreq+0x22>
 8001f04:	2b08      	cmp	r3, #8
 8001f06:	d00b      	beq.n	8001f20 <HAL_RCC_GetSysClockFreq+0x38>
 8001f08:	e057      	b.n	8001fba <HAL_RCC_GetSysClockFreq+0xd2>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001f0a:	4b35      	ldr	r3, [pc, #212]	@ (8001fe0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f0c:	681b      	ldr	r3, [r3, #0]
 8001f0e:	2210      	movs	r2, #16
 8001f10:	4013      	ands	r3, r2
 8001f12:	d002      	beq.n	8001f1a <HAL_RCC_GetSysClockFreq+0x32>
      {
        sysclockfreq =  (HSI_VALUE >> 2);
 8001f14:	4b33      	ldr	r3, [pc, #204]	@ (8001fe4 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001f16:	613b      	str	r3, [r7, #16]
      }
      else
      {
        sysclockfreq =  HSI_VALUE;
      }
      break;
 8001f18:	e05d      	b.n	8001fd6 <HAL_RCC_GetSysClockFreq+0xee>
        sysclockfreq =  HSI_VALUE;
 8001f1a:	4b33      	ldr	r3, [pc, #204]	@ (8001fe8 <HAL_RCC_GetSysClockFreq+0x100>)
 8001f1c:	613b      	str	r3, [r7, #16]
      break;
 8001f1e:	e05a      	b.n	8001fd6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001f20:	4b32      	ldr	r3, [pc, #200]	@ (8001fec <HAL_RCC_GetSysClockFreq+0x104>)
 8001f22:	613b      	str	r3, [r7, #16]
      break;
 8001f24:	e057      	b.n	8001fd6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	0c9b      	lsrs	r3, r3, #18
 8001f2a:	220f      	movs	r2, #15
 8001f2c:	4013      	ands	r3, r2
 8001f2e:	4a30      	ldr	r2, [pc, #192]	@ (8001ff0 <HAL_RCC_GetSysClockFreq+0x108>)
 8001f30:	5cd3      	ldrb	r3, [r2, r3]
 8001f32:	60bb      	str	r3, [r7, #8]
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001f34:	68fb      	ldr	r3, [r7, #12]
 8001f36:	0d9b      	lsrs	r3, r3, #22
 8001f38:	2203      	movs	r2, #3
 8001f3a:	4013      	ands	r3, r2
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	607b      	str	r3, [r7, #4]
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001f40:	4b27      	ldr	r3, [pc, #156]	@ (8001fe0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f42:	68da      	ldr	r2, [r3, #12]
 8001f44:	2380      	movs	r3, #128	@ 0x80
 8001f46:	025b      	lsls	r3, r3, #9
 8001f48:	4013      	ands	r3, r2
 8001f4a:	d00f      	beq.n	8001f6c <HAL_RCC_GetSysClockFreq+0x84>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((HSE_VALUE * pllm) / plld);
 8001f4c:	68b9      	ldr	r1, [r7, #8]
 8001f4e:	000a      	movs	r2, r1
 8001f50:	0152      	lsls	r2, r2, #5
 8001f52:	1a52      	subs	r2, r2, r1
 8001f54:	0193      	lsls	r3, r2, #6
 8001f56:	1a9b      	subs	r3, r3, r2
 8001f58:	00db      	lsls	r3, r3, #3
 8001f5a:	185b      	adds	r3, r3, r1
 8001f5c:	025b      	lsls	r3, r3, #9
 8001f5e:	6879      	ldr	r1, [r7, #4]
 8001f60:	0018      	movs	r0, r3
 8001f62:	f7fe f8e3 	bl	800012c <__udivsi3>
 8001f66:	0003      	movs	r3, r0
 8001f68:	617b      	str	r3, [r7, #20]
 8001f6a:	e023      	b.n	8001fb4 <HAL_RCC_GetSysClockFreq+0xcc>
      }
      else
      {
        if ((RCC->CR & RCC_CR_HSIDIVF) != 0U)
 8001f6c:	4b1c      	ldr	r3, [pc, #112]	@ (8001fe0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	2210      	movs	r2, #16
 8001f72:	4013      	ands	r3, r2
 8001f74:	d00f      	beq.n	8001f96 <HAL_RCC_GetSysClockFreq+0xae>
        {
          pllvco = (uint32_t)((((HSI_VALUE >> 2)) * pllm) / plld);
 8001f76:	68b9      	ldr	r1, [r7, #8]
 8001f78:	000a      	movs	r2, r1
 8001f7a:	0152      	lsls	r2, r2, #5
 8001f7c:	1a52      	subs	r2, r2, r1
 8001f7e:	0193      	lsls	r3, r2, #6
 8001f80:	1a9b      	subs	r3, r3, r2
 8001f82:	00db      	lsls	r3, r3, #3
 8001f84:	185b      	adds	r3, r3, r1
 8001f86:	021b      	lsls	r3, r3, #8
 8001f88:	6879      	ldr	r1, [r7, #4]
 8001f8a:	0018      	movs	r0, r3
 8001f8c:	f7fe f8ce 	bl	800012c <__udivsi3>
 8001f90:	0003      	movs	r3, r0
 8001f92:	617b      	str	r3, [r7, #20]
 8001f94:	e00e      	b.n	8001fb4 <HAL_RCC_GetSysClockFreq+0xcc>
        }
        else
        {
         pllvco = (uint32_t)((HSI_VALUE * pllm) / plld);
 8001f96:	68b9      	ldr	r1, [r7, #8]
 8001f98:	000a      	movs	r2, r1
 8001f9a:	0152      	lsls	r2, r2, #5
 8001f9c:	1a52      	subs	r2, r2, r1
 8001f9e:	0193      	lsls	r3, r2, #6
 8001fa0:	1a9b      	subs	r3, r3, r2
 8001fa2:	00db      	lsls	r3, r3, #3
 8001fa4:	185b      	adds	r3, r3, r1
 8001fa6:	029b      	lsls	r3, r3, #10
 8001fa8:	6879      	ldr	r1, [r7, #4]
 8001faa:	0018      	movs	r0, r3
 8001fac:	f7fe f8be 	bl	800012c <__udivsi3>
 8001fb0:	0003      	movs	r3, r0
 8001fb2:	617b      	str	r3, [r7, #20]
        }
      }
      sysclockfreq = pllvco;
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	613b      	str	r3, [r7, #16]
      break;
 8001fb8:	e00d      	b.n	8001fd6 <HAL_RCC_GetSysClockFreq+0xee>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001fba:	4b09      	ldr	r3, [pc, #36]	@ (8001fe0 <HAL_RCC_GetSysClockFreq+0xf8>)
 8001fbc:	685b      	ldr	r3, [r3, #4]
 8001fbe:	0b5b      	lsrs	r3, r3, #13
 8001fc0:	2207      	movs	r2, #7
 8001fc2:	4013      	ands	r3, r2
 8001fc4:	603b      	str	r3, [r7, #0]
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001fc6:	683b      	ldr	r3, [r7, #0]
 8001fc8:	3301      	adds	r3, #1
 8001fca:	2280      	movs	r2, #128	@ 0x80
 8001fcc:	0212      	lsls	r2, r2, #8
 8001fce:	409a      	lsls	r2, r3
 8001fd0:	0013      	movs	r3, r2
 8001fd2:	613b      	str	r3, [r7, #16]
      break;
 8001fd4:	46c0      	nop			@ (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001fd6:	693b      	ldr	r3, [r7, #16]
}
 8001fd8:	0018      	movs	r0, r3
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	b006      	add	sp, #24
 8001fde:	bd80      	pop	{r7, pc}
 8001fe0:	40021000 	.word	0x40021000
 8001fe4:	003d0900 	.word	0x003d0900
 8001fe8:	00f42400 	.word	0x00f42400
 8001fec:	007a1200 	.word	0x007a1200
 8001ff0:	08003fd4 	.word	0x08003fd4

08001ff4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001ff4:	b580      	push	{r7, lr}
 8001ff6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001ff8:	4b02      	ldr	r3, [pc, #8]	@ (8002004 <HAL_RCC_GetHCLKFreq+0x10>)
 8001ffa:	681b      	ldr	r3, [r3, #0]
}
 8001ffc:	0018      	movs	r0, r3
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bd80      	pop	{r7, pc}
 8002002:	46c0      	nop			@ (mov r8, r8)
 8002004:	20000000 	.word	0x20000000

08002008 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800200c:	f7ff fff2 	bl	8001ff4 <HAL_RCC_GetHCLKFreq>
 8002010:	0001      	movs	r1, r0
 8002012:	4b06      	ldr	r3, [pc, #24]	@ (800202c <HAL_RCC_GetPCLK1Freq+0x24>)
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	0a1b      	lsrs	r3, r3, #8
 8002018:	2207      	movs	r2, #7
 800201a:	4013      	ands	r3, r2
 800201c:	4a04      	ldr	r2, [pc, #16]	@ (8002030 <HAL_RCC_GetPCLK1Freq+0x28>)
 800201e:	5cd3      	ldrb	r3, [r2, r3]
 8002020:	40d9      	lsrs	r1, r3
 8002022:	000b      	movs	r3, r1
}
 8002024:	0018      	movs	r0, r3
 8002026:	46bd      	mov	sp, r7
 8002028:	bd80      	pop	{r7, pc}
 800202a:	46c0      	nop			@ (mov r8, r8)
 800202c:	40021000 	.word	0x40021000
 8002030:	08003fcc 	.word	0x08003fcc

08002034 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002038:	f7ff ffdc 	bl	8001ff4 <HAL_RCC_GetHCLKFreq>
 800203c:	0001      	movs	r1, r0
 800203e:	4b06      	ldr	r3, [pc, #24]	@ (8002058 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002040:	68db      	ldr	r3, [r3, #12]
 8002042:	0adb      	lsrs	r3, r3, #11
 8002044:	2207      	movs	r2, #7
 8002046:	4013      	ands	r3, r2
 8002048:	4a04      	ldr	r2, [pc, #16]	@ (800205c <HAL_RCC_GetPCLK2Freq+0x28>)
 800204a:	5cd3      	ldrb	r3, [r2, r3]
 800204c:	40d9      	lsrs	r1, r3
 800204e:	000b      	movs	r3, r1
}
 8002050:	0018      	movs	r0, r3
 8002052:	46bd      	mov	sp, r7
 8002054:	bd80      	pop	{r7, pc}
 8002056:	46c0      	nop			@ (mov r8, r8)
 8002058:	40021000 	.word	0x40021000
 800205c:	08003fcc 	.word	0x08003fcc

08002060 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  * @note   If HAL_ERROR returned, first switch-OFF HSE clock oscillator with @ref HAL_RCC_OscConfig()
  *         to possibly update HSE divider.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b086      	sub	sp, #24
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_reg;
  FlagStatus       pwrclkchanged = RESET;
 8002068:	2317      	movs	r3, #23
 800206a:	18fb      	adds	r3, r7, r3
 800206c:	2200      	movs	r2, #0
 800206e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	2220      	movs	r2, #32
 8002076:	4013      	ands	r3, r2
 8002078:	d106      	bne.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x28>
#if defined(LCD)
   || (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681a      	ldr	r2, [r3, #0]
 800207e:	2380      	movs	r3, #128	@ 0x80
 8002080:	011b      	lsls	r3, r3, #4
 8002082:	4013      	ands	r3, r2
 8002084:	d100      	bne.n	8002088 <HAL_RCCEx_PeriphCLKConfig+0x28>
 8002086:	e104      	b.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x232>
#endif /* LCD */

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002088:	4bb1      	ldr	r3, [pc, #708]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800208a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800208c:	2380      	movs	r3, #128	@ 0x80
 800208e:	055b      	lsls	r3, r3, #21
 8002090:	4013      	ands	r3, r2
 8002092:	d10a      	bne.n	80020aa <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002094:	4bae      	ldr	r3, [pc, #696]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002096:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002098:	4bad      	ldr	r3, [pc, #692]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800209a:	2180      	movs	r1, #128	@ 0x80
 800209c:	0549      	lsls	r1, r1, #21
 800209e:	430a      	orrs	r2, r1
 80020a0:	639a      	str	r2, [r3, #56]	@ 0x38
      pwrclkchanged = SET;
 80020a2:	2317      	movs	r3, #23
 80020a4:	18fb      	adds	r3, r7, r3
 80020a6:	2201      	movs	r2, #1
 80020a8:	701a      	strb	r2, [r3, #0]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020aa:	4baa      	ldr	r3, [pc, #680]	@ (8002354 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	2380      	movs	r3, #128	@ 0x80
 80020b0:	005b      	lsls	r3, r3, #1
 80020b2:	4013      	ands	r3, r2
 80020b4:	d11a      	bne.n	80020ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80020b6:	4ba7      	ldr	r3, [pc, #668]	@ (8002354 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80020b8:	681a      	ldr	r2, [r3, #0]
 80020ba:	4ba6      	ldr	r3, [pc, #664]	@ (8002354 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80020bc:	2180      	movs	r1, #128	@ 0x80
 80020be:	0049      	lsls	r1, r1, #1
 80020c0:	430a      	orrs	r2, r1
 80020c2:	601a      	str	r2, [r3, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80020c4:	f7fe fec0 	bl	8000e48 <HAL_GetTick>
 80020c8:	0003      	movs	r3, r0
 80020ca:	613b      	str	r3, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020cc:	e008      	b.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80020ce:	f7fe febb 	bl	8000e48 <HAL_GetTick>
 80020d2:	0002      	movs	r2, r0
 80020d4:	693b      	ldr	r3, [r7, #16]
 80020d6:	1ad3      	subs	r3, r2, r3
 80020d8:	2b64      	cmp	r3, #100	@ 0x64
 80020da:	d901      	bls.n	80020e0 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80020dc:	2303      	movs	r3, #3
 80020de:	e133      	b.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80020e0:	4b9c      	ldr	r3, [pc, #624]	@ (8002354 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 80020e2:	681a      	ldr	r2, [r3, #0]
 80020e4:	2380      	movs	r3, #128	@ 0x80
 80020e6:	005b      	lsls	r3, r3, #1
 80020e8:	4013      	ands	r3, r2
 80020ea:	d0f0      	beq.n	80020ce <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }

    /* Check if user wants to change HSE RTC prescaler whereas HSE is enabled */
    temp_reg = (RCC->CR & RCC_CR_RTCPRE);
 80020ec:	4b98      	ldr	r3, [pc, #608]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80020ee:	681a      	ldr	r2, [r3, #0]
 80020f0:	23c0      	movs	r3, #192	@ 0xc0
 80020f2:	039b      	lsls	r3, r3, #14
 80020f4:	4013      	ands	r3, r2
 80020f6:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CR_RTCPRE))
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	23c0      	movs	r3, #192	@ 0xc0
 80020fe:	039b      	lsls	r3, r3, #14
 8002100:	4013      	ands	r3, r2
 8002102:	68fa      	ldr	r2, [r7, #12]
 8002104:	429a      	cmp	r2, r3
 8002106:	d107      	bne.n	8002118 <HAL_RCCEx_PeriphCLKConfig+0xb8>
#if defined (LCD)
     || (temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CR_RTCPRE))
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	689a      	ldr	r2, [r3, #8]
 800210c:	23c0      	movs	r3, #192	@ 0xc0
 800210e:	039b      	lsls	r3, r3, #14
 8002110:	4013      	ands	r3, r2
 8002112:	68fa      	ldr	r2, [r7, #12]
 8002114:	429a      	cmp	r2, r3
 8002116:	d013      	beq.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0xe0>
#endif /* LCD */
       )
    { /* Check HSE State */
      if ((PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL) == RCC_CSR_RTCSEL_HSE)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	23c0      	movs	r3, #192	@ 0xc0
 800211e:	029b      	lsls	r3, r3, #10
 8002120:	401a      	ands	r2, r3
 8002122:	23c0      	movs	r3, #192	@ 0xc0
 8002124:	029b      	lsls	r3, r3, #10
 8002126:	429a      	cmp	r2, r3
 8002128:	d10a      	bne.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0xe0>
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY))
 800212a:	4b89      	ldr	r3, [pc, #548]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	2380      	movs	r3, #128	@ 0x80
 8002130:	029b      	lsls	r3, r3, #10
 8002132:	401a      	ands	r2, r3
 8002134:	2380      	movs	r3, #128	@ 0x80
 8002136:	029b      	lsls	r3, r3, #10
 8002138:	429a      	cmp	r2, r3
 800213a:	d101      	bne.n	8002140 <HAL_RCCEx_PeriphCLKConfig+0xe0>
        {
          /* To update HSE divider, first switch-OFF HSE clock oscillator*/
          return HAL_ERROR;
 800213c:	2301      	movs	r3, #1
 800213e:	e103      	b.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->CSR & RCC_CSR_RTCSEL);
 8002140:	4b83      	ldr	r3, [pc, #524]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002142:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002144:	23c0      	movs	r3, #192	@ 0xc0
 8002146:	029b      	lsls	r3, r3, #10
 8002148:	4013      	ands	r3, r2
 800214a:	60fb      	str	r3, [r7, #12]

    if((temp_reg != 0x00000000U) && (((temp_reg != (PeriphClkInit->RTCClockSelection & RCC_CSR_RTCSEL)) \
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	2b00      	cmp	r3, #0
 8002150:	d049      	beq.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x186>
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	685a      	ldr	r2, [r3, #4]
 8002156:	23c0      	movs	r3, #192	@ 0xc0
 8002158:	029b      	lsls	r3, r3, #10
 800215a:	4013      	ands	r3, r2
 800215c:	68fa      	ldr	r2, [r7, #12]
 800215e:	429a      	cmp	r2, r3
 8002160:	d004      	beq.n	800216c <HAL_RCCEx_PeriphCLKConfig+0x10c>
      && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002162:	687b      	ldr	r3, [r7, #4]
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	2220      	movs	r2, #32
 8002168:	4013      	ands	r3, r2
 800216a:	d10d      	bne.n	8002188 <HAL_RCCEx_PeriphCLKConfig+0x128>
#if defined(LCD)
      || ((temp_reg != (PeriphClkInit->LCDClockSelection & RCC_CSR_RTCSEL)) \
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	689a      	ldr	r2, [r3, #8]
 8002170:	23c0      	movs	r3, #192	@ 0xc0
 8002172:	029b      	lsls	r3, r3, #10
 8002174:	4013      	ands	r3, r2
 8002176:	68fa      	ldr	r2, [r7, #12]
 8002178:	429a      	cmp	r2, r3
 800217a:	d034      	beq.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x186>
       && (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD))
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	2380      	movs	r3, #128	@ 0x80
 8002182:	011b      	lsls	r3, r3, #4
 8002184:	4013      	ands	r3, r2
 8002186:	d02e      	beq.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x186>
#endif /* LCD */
     ))
    {
      /* Store the content of CSR register before the reset of Backup Domain */
      temp_reg = (RCC->CSR & ~(RCC_CSR_RTCSEL));
 8002188:	4b71      	ldr	r3, [pc, #452]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800218a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800218c:	4a72      	ldr	r2, [pc, #456]	@ (8002358 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800218e:	4013      	ands	r3, r2
 8002190:	60fb      	str	r3, [r7, #12]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002192:	4b6f      	ldr	r3, [pc, #444]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002194:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8002196:	4b6e      	ldr	r3, [pc, #440]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002198:	2180      	movs	r1, #128	@ 0x80
 800219a:	0309      	lsls	r1, r1, #12
 800219c:	430a      	orrs	r2, r1
 800219e:	651a      	str	r2, [r3, #80]	@ 0x50
      __HAL_RCC_BACKUPRESET_RELEASE();
 80021a0:	4b6b      	ldr	r3, [pc, #428]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021a2:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80021a4:	4b6a      	ldr	r3, [pc, #424]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021a6:	496d      	ldr	r1, [pc, #436]	@ (800235c <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 80021a8:	400a      	ands	r2, r1
 80021aa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Restore the Content of CSR register */
      RCC->CSR = temp_reg;
 80021ac:	4b68      	ldr	r3, [pc, #416]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021ae:	68fa      	ldr	r2, [r7, #12]
 80021b0:	651a      	str	r2, [r3, #80]	@ 0x50

       /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_CSR_LSEON))
 80021b2:	68fa      	ldr	r2, [r7, #12]
 80021b4:	2380      	movs	r3, #128	@ 0x80
 80021b6:	005b      	lsls	r3, r3, #1
 80021b8:	4013      	ands	r3, r2
 80021ba:	d014      	beq.n	80021e6 <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80021bc:	f7fe fe44 	bl	8000e48 <HAL_GetTick>
 80021c0:	0003      	movs	r3, r0
 80021c2:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80021c4:	e009      	b.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x17a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80021c6:	f7fe fe3f 	bl	8000e48 <HAL_GetTick>
 80021ca:	0002      	movs	r2, r0
 80021cc:	693b      	ldr	r3, [r7, #16]
 80021ce:	1ad3      	subs	r3, r2, r3
 80021d0:	4a63      	ldr	r2, [pc, #396]	@ (8002360 <HAL_RCCEx_PeriphCLKConfig+0x300>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d901      	bls.n	80021da <HAL_RCCEx_PeriphCLKConfig+0x17a>
          {
            return HAL_TIMEOUT;
 80021d6:	2303      	movs	r3, #3
 80021d8:	e0b6      	b.n	8002348 <HAL_RCCEx_PeriphCLKConfig+0x2e8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80021da:	4b5d      	ldr	r3, [pc, #372]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80021dc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80021de:	2380      	movs	r3, #128	@ 0x80
 80021e0:	009b      	lsls	r3, r3, #2
 80021e2:	4013      	ands	r3, r2
 80021e4:	d0ef      	beq.n	80021c6 <HAL_RCCEx_PeriphCLKConfig+0x166>
          }
        }
      }
    }
#if defined(LCD)
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LCD) == RCC_PERIPHCLK_LCD)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681a      	ldr	r2, [r3, #0]
 80021ea:	2380      	movs	r3, #128	@ 0x80
 80021ec:	011b      	lsls	r3, r3, #4
 80021ee:	4013      	ands	r3, r2
 80021f0:	d01f      	beq.n	8002232 <HAL_RCCEx_PeriphCLKConfig+0x1d2>
    {
      __HAL_RCC_LCD_CONFIG(PeriphClkInit->LCDClockSelection);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	689a      	ldr	r2, [r3, #8]
 80021f6:	23c0      	movs	r3, #192	@ 0xc0
 80021f8:	029b      	lsls	r3, r3, #10
 80021fa:	401a      	ands	r2, r3
 80021fc:	23c0      	movs	r3, #192	@ 0xc0
 80021fe:	029b      	lsls	r3, r3, #10
 8002200:	429a      	cmp	r2, r3
 8002202:	d10c      	bne.n	800221e <HAL_RCCEx_PeriphCLKConfig+0x1be>
 8002204:	4b52      	ldr	r3, [pc, #328]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002206:	681b      	ldr	r3, [r3, #0]
 8002208:	4a56      	ldr	r2, [pc, #344]	@ (8002364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 800220a:	4013      	ands	r3, r2
 800220c:	0019      	movs	r1, r3
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	689a      	ldr	r2, [r3, #8]
 8002212:	23c0      	movs	r3, #192	@ 0xc0
 8002214:	039b      	lsls	r3, r3, #14
 8002216:	401a      	ands	r2, r3
 8002218:	4b4d      	ldr	r3, [pc, #308]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800221a:	430a      	orrs	r2, r1
 800221c:	601a      	str	r2, [r3, #0]
 800221e:	4b4c      	ldr	r3, [pc, #304]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002220:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	689a      	ldr	r2, [r3, #8]
 8002226:	23c0      	movs	r3, #192	@ 0xc0
 8002228:	029b      	lsls	r3, r3, #10
 800222a:	401a      	ands	r2, r3
 800222c:	4b48      	ldr	r3, [pc, #288]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800222e:	430a      	orrs	r2, r1
 8002230:	651a      	str	r2, [r3, #80]	@ 0x50
    } 
#endif /* LCD */

    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	2220      	movs	r2, #32
 8002238:	4013      	ands	r3, r2
 800223a:	d01f      	beq.n	800227c <HAL_RCCEx_PeriphCLKConfig+0x21c>
    {
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	685a      	ldr	r2, [r3, #4]
 8002240:	23c0      	movs	r3, #192	@ 0xc0
 8002242:	029b      	lsls	r3, r3, #10
 8002244:	401a      	ands	r2, r3
 8002246:	23c0      	movs	r3, #192	@ 0xc0
 8002248:	029b      	lsls	r3, r3, #10
 800224a:	429a      	cmp	r2, r3
 800224c:	d10c      	bne.n	8002268 <HAL_RCCEx_PeriphCLKConfig+0x208>
 800224e:	4b40      	ldr	r3, [pc, #256]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	4a44      	ldr	r2, [pc, #272]	@ (8002364 <HAL_RCCEx_PeriphCLKConfig+0x304>)
 8002254:	4013      	ands	r3, r2
 8002256:	0019      	movs	r1, r3
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	23c0      	movs	r3, #192	@ 0xc0
 800225e:	039b      	lsls	r3, r3, #14
 8002260:	401a      	ands	r2, r3
 8002262:	4b3b      	ldr	r3, [pc, #236]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002264:	430a      	orrs	r2, r1
 8002266:	601a      	str	r2, [r3, #0]
 8002268:	4b39      	ldr	r3, [pc, #228]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800226a:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	685a      	ldr	r2, [r3, #4]
 8002270:	23c0      	movs	r3, #192	@ 0xc0
 8002272:	029b      	lsls	r3, r3, #10
 8002274:	401a      	ands	r2, r3
 8002276:	4b36      	ldr	r3, [pc, #216]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002278:	430a      	orrs	r2, r1
 800227a:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800227c:	2317      	movs	r3, #23
 800227e:	18fb      	adds	r3, r7, r3
 8002280:	781b      	ldrb	r3, [r3, #0]
 8002282:	2b01      	cmp	r3, #1
 8002284:	d105      	bne.n	8002292 <HAL_RCCEx_PeriphCLKConfig+0x232>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002286:	4b32      	ldr	r3, [pc, #200]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002288:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800228a:	4b31      	ldr	r3, [pc, #196]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800228c:	4936      	ldr	r1, [pc, #216]	@ (8002368 <HAL_RCCEx_PeriphCLKConfig+0x308>)
 800228e:	400a      	ands	r2, r1
 8002290:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

#if defined (RCC_CCIPR_USART1SEL)
  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	681b      	ldr	r3, [r3, #0]
 8002296:	2201      	movs	r2, #1
 8002298:	4013      	ands	r3, r2
 800229a:	d009      	beq.n	80022b0 <HAL_RCCEx_PeriphCLKConfig+0x250>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800229c:	4b2c      	ldr	r3, [pc, #176]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800229e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a0:	2203      	movs	r2, #3
 80022a2:	4393      	bics	r3, r2
 80022a4:	0019      	movs	r1, r3
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	68da      	ldr	r2, [r3, #12]
 80022aa:	4b29      	ldr	r3, [pc, #164]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022ac:	430a      	orrs	r2, r1
 80022ae:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_USART1SEL */

  /*----------------------------- USART2 Configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	2202      	movs	r2, #2
 80022b6:	4013      	ands	r3, r2
 80022b8:	d009      	beq.n	80022ce <HAL_RCCEx_PeriphCLKConfig+0x26e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80022ba:	4b25      	ldr	r3, [pc, #148]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022be:	220c      	movs	r2, #12
 80022c0:	4393      	bics	r3, r2
 80022c2:	0019      	movs	r1, r3
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	691a      	ldr	r2, [r3, #16]
 80022c8:	4b21      	ldr	r3, [pc, #132]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022ca:	430a      	orrs	r2, r1
 80022cc:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ LPUART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	2204      	movs	r2, #4
 80022d4:	4013      	ands	r3, r2
 80022d6:	d009      	beq.n	80022ec <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80022d8:	4b1d      	ldr	r3, [pc, #116]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022dc:	4a23      	ldr	r2, [pc, #140]	@ (800236c <HAL_RCCEx_PeriphCLKConfig+0x30c>)
 80022de:	4013      	ands	r3, r2
 80022e0:	0019      	movs	r1, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	695a      	ldr	r2, [r3, #20]
 80022e6:	4b1a      	ldr	r3, [pc, #104]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022e8:	430a      	orrs	r2, r1
 80022ea:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  /*------------------------------ I2C1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2208      	movs	r2, #8
 80022f2:	4013      	ands	r3, r2
 80022f4:	d009      	beq.n	800230a <HAL_RCCEx_PeriphCLKConfig+0x2aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80022f6:	4b16      	ldr	r3, [pc, #88]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 80022f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022fa:	4a1d      	ldr	r2, [pc, #116]	@ (8002370 <HAL_RCCEx_PeriphCLKConfig+0x310>)
 80022fc:	4013      	ands	r3, r2
 80022fe:	0019      	movs	r1, r3
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	699a      	ldr	r2, [r3, #24]
 8002304:	4b12      	ldr	r3, [pc, #72]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002306:	430a      	orrs	r2, r1
 8002308:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* RCC_CCIPR_I2C3SEL */

#if defined(USB)
 /*---------------------------- USB and RNG configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2240      	movs	r2, #64	@ 0x40
 8002310:	4013      	ands	r3, r2
 8002312:	d009      	beq.n	8002328 <HAL_RCCEx_PeriphCLKConfig+0x2c8>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002314:	4b0e      	ldr	r3, [pc, #56]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002316:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002318:	4a16      	ldr	r2, [pc, #88]	@ (8002374 <HAL_RCCEx_PeriphCLKConfig+0x314>)
 800231a:	4013      	ands	r3, r2
 800231c:	0019      	movs	r1, r3
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	6a1a      	ldr	r2, [r3, #32]
 8002322:	4b0b      	ldr	r3, [pc, #44]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002324:	430a      	orrs	r2, r1
 8002326:	64da      	str	r2, [r3, #76]	@ 0x4c
  }
#endif /* USB */

  /*---------------------------- LPTIM1 configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	2280      	movs	r2, #128	@ 0x80
 800232e:	4013      	ands	r3, r2
 8002330:	d009      	beq.n	8002346 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
  {
    assert_param(IS_RCC_LPTIMCLK(PeriphClkInit->LptimClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->LptimClockSelection);
 8002332:	4b07      	ldr	r3, [pc, #28]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002334:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002336:	4a10      	ldr	r2, [pc, #64]	@ (8002378 <HAL_RCCEx_PeriphCLKConfig+0x318>)
 8002338:	4013      	ands	r3, r2
 800233a:	0019      	movs	r1, r3
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	69da      	ldr	r2, [r3, #28]
 8002340:	4b03      	ldr	r3, [pc, #12]	@ (8002350 <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 8002342:	430a      	orrs	r2, r1
 8002344:	64da      	str	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 8002346:	2300      	movs	r3, #0
}
 8002348:	0018      	movs	r0, r3
 800234a:	46bd      	mov	sp, r7
 800234c:	b006      	add	sp, #24
 800234e:	bd80      	pop	{r7, pc}
 8002350:	40021000 	.word	0x40021000
 8002354:	40007000 	.word	0x40007000
 8002358:	fffcffff 	.word	0xfffcffff
 800235c:	fff7ffff 	.word	0xfff7ffff
 8002360:	00001388 	.word	0x00001388
 8002364:	ffcfffff 	.word	0xffcfffff
 8002368:	efffffff 	.word	0xefffffff
 800236c:	fffff3ff 	.word	0xfffff3ff
 8002370:	ffffcfff 	.word	0xffffcfff
 8002374:	fbffffff 	.word	0xfbffffff
 8002378:	fff3ffff 	.word	0xfff3ffff

0800237c <HAL_RCCEx_CRSConfig>:
  * @brief  Start automatic synchronization for polling mode
  * @param  pInit Pointer on RCC_CRSInitTypeDef structure
  * @retval None
  */
void HAL_RCCEx_CRSConfig(RCC_CRSInitTypeDef *pInit)
{
 800237c:	b580      	push	{r7, lr}
 800237e:	b084      	sub	sp, #16
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_CRS_HSI48CALIBRATION(pInit->HSI48CalibrationValue));

  /* CONFIGURATION */

  /* Before configuration, reset CRS registers to their default values*/
  __HAL_RCC_CRS_FORCE_RESET();
 8002384:	4b1c      	ldr	r3, [pc, #112]	@ (80023f8 <HAL_RCCEx_CRSConfig+0x7c>)
 8002386:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002388:	4b1b      	ldr	r3, [pc, #108]	@ (80023f8 <HAL_RCCEx_CRSConfig+0x7c>)
 800238a:	2180      	movs	r1, #128	@ 0x80
 800238c:	0509      	lsls	r1, r1, #20
 800238e:	430a      	orrs	r2, r1
 8002390:	629a      	str	r2, [r3, #40]	@ 0x28
  __HAL_RCC_CRS_RELEASE_RESET();
 8002392:	4b19      	ldr	r3, [pc, #100]	@ (80023f8 <HAL_RCCEx_CRSConfig+0x7c>)
 8002394:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002396:	4b18      	ldr	r3, [pc, #96]	@ (80023f8 <HAL_RCCEx_CRSConfig+0x7c>)
 8002398:	4918      	ldr	r1, [pc, #96]	@ (80023fc <HAL_RCCEx_CRSConfig+0x80>)
 800239a:	400a      	ands	r2, r1
 800239c:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SYNCDIV[2:0] bits according to Prescaler value */
  /* Set the SYNCSRC[1:0] bits according to Source value */
  /* Set the SYNCSPOL bit according to Polarity value */
  value = (pInit->Prescaler | pInit->Source | pInit->Polarity);
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681a      	ldr	r2, [r3, #0]
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	685b      	ldr	r3, [r3, #4]
 80023a6:	431a      	orrs	r2, r3
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	689b      	ldr	r3, [r3, #8]
 80023ac:	4313      	orrs	r3, r2
 80023ae:	60fb      	str	r3, [r7, #12]
  /* Set the RELOAD[15:0] bits according to ReloadValue value */
  value |= pInit->ReloadValue;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	68db      	ldr	r3, [r3, #12]
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	4313      	orrs	r3, r2
 80023b8:	60fb      	str	r3, [r7, #12]
  /* Set the FELIM[7:0] bits according to ErrorLimitValue value */
  value |= (pInit->ErrorLimitValue << CRS_CFGR_FELIM_Pos);
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	691b      	ldr	r3, [r3, #16]
 80023be:	041b      	lsls	r3, r3, #16
 80023c0:	68fa      	ldr	r2, [r7, #12]
 80023c2:	4313      	orrs	r3, r2
 80023c4:	60fb      	str	r3, [r7, #12]
  WRITE_REG(CRS->CFGR, value);
 80023c6:	4b0e      	ldr	r3, [pc, #56]	@ (8002400 <HAL_RCCEx_CRSConfig+0x84>)
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	605a      	str	r2, [r3, #4]

  /* Adjust HSI48 oscillator smooth trimming */
  /* Set the TRIM[5:0] bits according to RCC_CRS_HSI48CalibrationValue value */
  MODIFY_REG(CRS->CR, CRS_CR_TRIM, (pInit->HSI48CalibrationValue << CRS_CR_TRIM_Pos));
 80023cc:	4b0c      	ldr	r3, [pc, #48]	@ (8002400 <HAL_RCCEx_CRSConfig+0x84>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a0c      	ldr	r2, [pc, #48]	@ (8002404 <HAL_RCCEx_CRSConfig+0x88>)
 80023d2:	4013      	ands	r3, r2
 80023d4:	0019      	movs	r1, r3
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	695b      	ldr	r3, [r3, #20]
 80023da:	021a      	lsls	r2, r3, #8
 80023dc:	4b08      	ldr	r3, [pc, #32]	@ (8002400 <HAL_RCCEx_CRSConfig+0x84>)
 80023de:	430a      	orrs	r2, r1
 80023e0:	601a      	str	r2, [r3, #0]

  /* START AUTOMATIC SYNCHRONIZATION*/

  /* Enable Automatic trimming & Frequency error counter */
  SET_BIT(CRS->CR, CRS_CR_AUTOTRIMEN | CRS_CR_CEN);
 80023e2:	4b07      	ldr	r3, [pc, #28]	@ (8002400 <HAL_RCCEx_CRSConfig+0x84>)
 80023e4:	681a      	ldr	r2, [r3, #0]
 80023e6:	4b06      	ldr	r3, [pc, #24]	@ (8002400 <HAL_RCCEx_CRSConfig+0x84>)
 80023e8:	2160      	movs	r1, #96	@ 0x60
 80023ea:	430a      	orrs	r2, r1
 80023ec:	601a      	str	r2, [r3, #0]
}
 80023ee:	46c0      	nop			@ (mov r8, r8)
 80023f0:	46bd      	mov	sp, r7
 80023f2:	b004      	add	sp, #16
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	46c0      	nop			@ (mov r8, r8)
 80023f8:	40021000 	.word	0x40021000
 80023fc:	f7ffffff 	.word	0xf7ffffff
 8002400:	40006c00 	.word	0x40006c00
 8002404:	ffffc0ff 	.word	0xffffc0ff

08002408 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002408:	b580      	push	{r7, lr}
 800240a:	b082      	sub	sp, #8
 800240c:	af00      	add	r7, sp, #0
 800240e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2b00      	cmp	r3, #0
 8002414:	d101      	bne.n	800241a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002416:	2301      	movs	r3, #1
 8002418:	e044      	b.n	80024a4 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800241e:	2b00      	cmp	r3, #0
 8002420:	d107      	bne.n	8002432 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2278      	movs	r2, #120	@ 0x78
 8002426:	2100      	movs	r1, #0
 8002428:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	0018      	movs	r0, r3
 800242e:	f7fe fb9b 	bl	8000b68 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	2224      	movs	r2, #36	@ 0x24
 8002436:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	2101      	movs	r1, #1
 8002444:	438a      	bics	r2, r1
 8002446:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800244c:	2b00      	cmp	r3, #0
 800244e:	d003      	beq.n	8002458 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	0018      	movs	r0, r3
 8002454:	f000 fe6c 	bl	8003130 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	0018      	movs	r0, r3
 800245c:	f000 fbe4 	bl	8002c28 <UART_SetConfig>
 8002460:	0003      	movs	r3, r0
 8002462:	2b01      	cmp	r3, #1
 8002464:	d101      	bne.n	800246a <HAL_UART_Init+0x62>
  {
    return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e01c      	b.n	80024a4 <HAL_UART_Init+0x9c>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	685a      	ldr	r2, [r3, #4]
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	490d      	ldr	r1, [pc, #52]	@ (80024ac <HAL_UART_Init+0xa4>)
 8002476:	400a      	ands	r2, r1
 8002478:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	689a      	ldr	r2, [r3, #8]
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	212a      	movs	r1, #42	@ 0x2a
 8002486:	438a      	bics	r2, r1
 8002488:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	681a      	ldr	r2, [r3, #0]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2101      	movs	r1, #1
 8002496:	430a      	orrs	r2, r1
 8002498:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	0018      	movs	r0, r3
 800249e:	f000 fefb 	bl	8003298 <UART_CheckIdleState>
 80024a2:	0003      	movs	r3, r0
}
 80024a4:	0018      	movs	r0, r3
 80024a6:	46bd      	mov	sp, r7
 80024a8:	b002      	add	sp, #8
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	ffffb7ff 	.word	0xffffb7ff

080024b0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80024b0:	b580      	push	{r7, lr}
 80024b2:	b08a      	sub	sp, #40	@ 0x28
 80024b4:	af02      	add	r7, sp, #8
 80024b6:	60f8      	str	r0, [r7, #12]
 80024b8:	60b9      	str	r1, [r7, #8]
 80024ba:	603b      	str	r3, [r7, #0]
 80024bc:	1dbb      	adds	r3, r7, #6
 80024be:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80024c4:	2b20      	cmp	r3, #32
 80024c6:	d000      	beq.n	80024ca <HAL_UART_Transmit+0x1a>
 80024c8:	e08c      	b.n	80025e4 <HAL_UART_Transmit+0x134>
  {
    if ((pData == NULL) || (Size == 0U))
 80024ca:	68bb      	ldr	r3, [r7, #8]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d003      	beq.n	80024d8 <HAL_UART_Transmit+0x28>
 80024d0:	1dbb      	adds	r3, r7, #6
 80024d2:	881b      	ldrh	r3, [r3, #0]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d101      	bne.n	80024dc <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80024d8:	2301      	movs	r3, #1
 80024da:	e084      	b.n	80025e6 <HAL_UART_Transmit+0x136>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024dc:	68fb      	ldr	r3, [r7, #12]
 80024de:	689a      	ldr	r2, [r3, #8]
 80024e0:	2380      	movs	r3, #128	@ 0x80
 80024e2:	015b      	lsls	r3, r3, #5
 80024e4:	429a      	cmp	r2, r3
 80024e6:	d109      	bne.n	80024fc <HAL_UART_Transmit+0x4c>
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	691b      	ldr	r3, [r3, #16]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d105      	bne.n	80024fc <HAL_UART_Transmit+0x4c>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 80024f0:	68bb      	ldr	r3, [r7, #8]
 80024f2:	2201      	movs	r2, #1
 80024f4:	4013      	ands	r3, r2
 80024f6:	d001      	beq.n	80024fc <HAL_UART_Transmit+0x4c>
      {
        return  HAL_ERROR;
 80024f8:	2301      	movs	r3, #1
 80024fa:	e074      	b.n	80025e6 <HAL_UART_Transmit+0x136>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	2284      	movs	r2, #132	@ 0x84
 8002500:	2100      	movs	r1, #0
 8002502:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	2221      	movs	r2, #33	@ 0x21
 8002508:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800250a:	f7fe fc9d 	bl	8000e48 <HAL_GetTick>
 800250e:	0003      	movs	r3, r0
 8002510:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	1dba      	adds	r2, r7, #6
 8002516:	2150      	movs	r1, #80	@ 0x50
 8002518:	8812      	ldrh	r2, [r2, #0]
 800251a:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	1dba      	adds	r2, r7, #6
 8002520:	2152      	movs	r1, #82	@ 0x52
 8002522:	8812      	ldrh	r2, [r2, #0]
 8002524:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	689a      	ldr	r2, [r3, #8]
 800252a:	2380      	movs	r3, #128	@ 0x80
 800252c:	015b      	lsls	r3, r3, #5
 800252e:	429a      	cmp	r2, r3
 8002530:	d108      	bne.n	8002544 <HAL_UART_Transmit+0x94>
 8002532:	68fb      	ldr	r3, [r7, #12]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d104      	bne.n	8002544 <HAL_UART_Transmit+0x94>
    {
      pdata8bits  = NULL;
 800253a:	2300      	movs	r3, #0
 800253c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800253e:	68bb      	ldr	r3, [r7, #8]
 8002540:	61bb      	str	r3, [r7, #24]
 8002542:	e003      	b.n	800254c <HAL_UART_Transmit+0x9c>
    }
    else
    {
      pdata8bits  = pData;
 8002544:	68bb      	ldr	r3, [r7, #8]
 8002546:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002548:	2300      	movs	r3, #0
 800254a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800254c:	e02f      	b.n	80025ae <HAL_UART_Transmit+0xfe>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800254e:	697a      	ldr	r2, [r7, #20]
 8002550:	68f8      	ldr	r0, [r7, #12]
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	9300      	str	r3, [sp, #0]
 8002556:	0013      	movs	r3, r2
 8002558:	2200      	movs	r2, #0
 800255a:	2180      	movs	r1, #128	@ 0x80
 800255c:	f000 ff44 	bl	80033e8 <UART_WaitOnFlagUntilTimeout>
 8002560:	1e03      	subs	r3, r0, #0
 8002562:	d004      	beq.n	800256e <HAL_UART_Transmit+0xbe>
      {

        huart->gState = HAL_UART_STATE_READY;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2220      	movs	r2, #32
 8002568:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e03b      	b.n	80025e6 <HAL_UART_Transmit+0x136>
      }
      if (pdata8bits == NULL)
 800256e:	69fb      	ldr	r3, [r7, #28]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d10b      	bne.n	800258c <HAL_UART_Transmit+0xdc>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002574:	69bb      	ldr	r3, [r7, #24]
 8002576:	881b      	ldrh	r3, [r3, #0]
 8002578:	001a      	movs	r2, r3
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	05d2      	lsls	r2, r2, #23
 8002580:	0dd2      	lsrs	r2, r2, #23
 8002582:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8002584:	69bb      	ldr	r3, [r7, #24]
 8002586:	3302      	adds	r3, #2
 8002588:	61bb      	str	r3, [r7, #24]
 800258a:	e007      	b.n	800259c <HAL_UART_Transmit+0xec>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	781a      	ldrb	r2, [r3, #0]
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8002596:	69fb      	ldr	r3, [r7, #28]
 8002598:	3301      	adds	r3, #1
 800259a:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	2252      	movs	r2, #82	@ 0x52
 80025a0:	5a9b      	ldrh	r3, [r3, r2]
 80025a2:	b29b      	uxth	r3, r3
 80025a4:	3b01      	subs	r3, #1
 80025a6:	b299      	uxth	r1, r3
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	2252      	movs	r2, #82	@ 0x52
 80025ac:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	2252      	movs	r2, #82	@ 0x52
 80025b2:	5a9b      	ldrh	r3, [r3, r2]
 80025b4:	b29b      	uxth	r3, r3
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d1c9      	bne.n	800254e <HAL_UART_Transmit+0x9e>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	68f8      	ldr	r0, [r7, #12]
 80025be:	683b      	ldr	r3, [r7, #0]
 80025c0:	9300      	str	r3, [sp, #0]
 80025c2:	0013      	movs	r3, r2
 80025c4:	2200      	movs	r2, #0
 80025c6:	2140      	movs	r1, #64	@ 0x40
 80025c8:	f000 ff0e 	bl	80033e8 <UART_WaitOnFlagUntilTimeout>
 80025cc:	1e03      	subs	r3, r0, #0
 80025ce:	d004      	beq.n	80025da <HAL_UART_Transmit+0x12a>
    {
      huart->gState = HAL_UART_STATE_READY;
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2220      	movs	r2, #32
 80025d4:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80025d6:	2303      	movs	r3, #3
 80025d8:	e005      	b.n	80025e6 <HAL_UART_Transmit+0x136>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2220      	movs	r2, #32
 80025de:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80025e0:	2300      	movs	r3, #0
 80025e2:	e000      	b.n	80025e6 <HAL_UART_Transmit+0x136>
  }
  else
  {
    return HAL_BUSY;
 80025e4:	2302      	movs	r3, #2
  }
}
 80025e6:	0018      	movs	r0, r3
 80025e8:	46bd      	mov	sp, r7
 80025ea:	b008      	add	sp, #32
 80025ec:	bd80      	pop	{r7, pc}
	...

080025f0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80025f0:	b590      	push	{r4, r7, lr}
 80025f2:	b0ab      	sub	sp, #172	@ 0xac
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	681b      	ldr	r3, [r3, #0]
 80025fc:	69db      	ldr	r3, [r3, #28]
 80025fe:	22a4      	movs	r2, #164	@ 0xa4
 8002600:	18b9      	adds	r1, r7, r2
 8002602:	600b      	str	r3, [r1, #0]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	20a0      	movs	r0, #160	@ 0xa0
 800260c:	1839      	adds	r1, r7, r0
 800260e:	600b      	str	r3, [r1, #0]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	689b      	ldr	r3, [r3, #8]
 8002616:	219c      	movs	r1, #156	@ 0x9c
 8002618:	1879      	adds	r1, r7, r1
 800261a:	600b      	str	r3, [r1, #0]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800261c:	0011      	movs	r1, r2
 800261e:	18bb      	adds	r3, r7, r2
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	4a99      	ldr	r2, [pc, #612]	@ (8002888 <HAL_UART_IRQHandler+0x298>)
 8002624:	4013      	ands	r3, r2
 8002626:	2298      	movs	r2, #152	@ 0x98
 8002628:	18bc      	adds	r4, r7, r2
 800262a:	6023      	str	r3, [r4, #0]
  if (errorflags == 0U)
 800262c:	18bb      	adds	r3, r7, r2
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d114      	bne.n	800265e <HAL_UART_IRQHandler+0x6e>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8002634:	187b      	adds	r3, r7, r1
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	2220      	movs	r2, #32
 800263a:	4013      	ands	r3, r2
 800263c:	d00f      	beq.n	800265e <HAL_UART_IRQHandler+0x6e>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800263e:	183b      	adds	r3, r7, r0
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	2220      	movs	r2, #32
 8002644:	4013      	ands	r3, r2
 8002646:	d00a      	beq.n	800265e <HAL_UART_IRQHandler+0x6e>
    {
      if (huart->RxISR != NULL)
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800264c:	2b00      	cmp	r3, #0
 800264e:	d100      	bne.n	8002652 <HAL_UART_IRQHandler+0x62>
 8002650:	e2be      	b.n	8002bd0 <HAL_UART_IRQHandler+0x5e0>
      {
        huart->RxISR(huart);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002656:	687a      	ldr	r2, [r7, #4]
 8002658:	0010      	movs	r0, r2
 800265a:	4798      	blx	r3
      }
      return;
 800265c:	e2b8      	b.n	8002bd0 <HAL_UART_IRQHandler+0x5e0>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800265e:	2398      	movs	r3, #152	@ 0x98
 8002660:	18fb      	adds	r3, r7, r3
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	2b00      	cmp	r3, #0
 8002666:	d100      	bne.n	800266a <HAL_UART_IRQHandler+0x7a>
 8002668:	e114      	b.n	8002894 <HAL_UART_IRQHandler+0x2a4>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800266a:	239c      	movs	r3, #156	@ 0x9c
 800266c:	18fb      	adds	r3, r7, r3
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	2201      	movs	r2, #1
 8002672:	4013      	ands	r3, r2
 8002674:	d106      	bne.n	8002684 <HAL_UART_IRQHandler+0x94>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8002676:	23a0      	movs	r3, #160	@ 0xa0
 8002678:	18fb      	adds	r3, r7, r3
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	4a83      	ldr	r2, [pc, #524]	@ (800288c <HAL_UART_IRQHandler+0x29c>)
 800267e:	4013      	ands	r3, r2
 8002680:	d100      	bne.n	8002684 <HAL_UART_IRQHandler+0x94>
 8002682:	e107      	b.n	8002894 <HAL_UART_IRQHandler+0x2a4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8002684:	23a4      	movs	r3, #164	@ 0xa4
 8002686:	18fb      	adds	r3, r7, r3
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	2201      	movs	r2, #1
 800268c:	4013      	ands	r3, r2
 800268e:	d012      	beq.n	80026b6 <HAL_UART_IRQHandler+0xc6>
 8002690:	23a0      	movs	r3, #160	@ 0xa0
 8002692:	18fb      	adds	r3, r7, r3
 8002694:	681a      	ldr	r2, [r3, #0]
 8002696:	2380      	movs	r3, #128	@ 0x80
 8002698:	005b      	lsls	r3, r3, #1
 800269a:	4013      	ands	r3, r2
 800269c:	d00b      	beq.n	80026b6 <HAL_UART_IRQHandler+0xc6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	2201      	movs	r2, #1
 80026a4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80026a6:	687b      	ldr	r3, [r7, #4]
 80026a8:	2284      	movs	r2, #132	@ 0x84
 80026aa:	589b      	ldr	r3, [r3, r2]
 80026ac:	2201      	movs	r2, #1
 80026ae:	431a      	orrs	r2, r3
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	2184      	movs	r1, #132	@ 0x84
 80026b4:	505a      	str	r2, [r3, r1]
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80026b6:	23a4      	movs	r3, #164	@ 0xa4
 80026b8:	18fb      	adds	r3, r7, r3
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	2202      	movs	r2, #2
 80026be:	4013      	ands	r3, r2
 80026c0:	d011      	beq.n	80026e6 <HAL_UART_IRQHandler+0xf6>
 80026c2:	239c      	movs	r3, #156	@ 0x9c
 80026c4:	18fb      	adds	r3, r7, r3
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	2201      	movs	r2, #1
 80026ca:	4013      	ands	r3, r2
 80026cc:	d00b      	beq.n	80026e6 <HAL_UART_IRQHandler+0xf6>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	2202      	movs	r2, #2
 80026d4:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2284      	movs	r2, #132	@ 0x84
 80026da:	589b      	ldr	r3, [r3, r2]
 80026dc:	2204      	movs	r2, #4
 80026de:	431a      	orrs	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2184      	movs	r1, #132	@ 0x84
 80026e4:	505a      	str	r2, [r3, r1]
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80026e6:	23a4      	movs	r3, #164	@ 0xa4
 80026e8:	18fb      	adds	r3, r7, r3
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	2204      	movs	r2, #4
 80026ee:	4013      	ands	r3, r2
 80026f0:	d011      	beq.n	8002716 <HAL_UART_IRQHandler+0x126>
 80026f2:	239c      	movs	r3, #156	@ 0x9c
 80026f4:	18fb      	adds	r3, r7, r3
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	2201      	movs	r2, #1
 80026fa:	4013      	ands	r3, r2
 80026fc:	d00b      	beq.n	8002716 <HAL_UART_IRQHandler+0x126>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2204      	movs	r2, #4
 8002704:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	2284      	movs	r2, #132	@ 0x84
 800270a:	589b      	ldr	r3, [r3, r2]
 800270c:	2202      	movs	r2, #2
 800270e:	431a      	orrs	r2, r3
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	2184      	movs	r1, #132	@ 0x84
 8002714:	505a      	str	r2, [r3, r1]
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8002716:	23a4      	movs	r3, #164	@ 0xa4
 8002718:	18fb      	adds	r3, r7, r3
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	2208      	movs	r2, #8
 800271e:	4013      	ands	r3, r2
 8002720:	d017      	beq.n	8002752 <HAL_UART_IRQHandler+0x162>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002722:	23a0      	movs	r3, #160	@ 0xa0
 8002724:	18fb      	adds	r3, r7, r3
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	2220      	movs	r2, #32
 800272a:	4013      	ands	r3, r2
 800272c:	d105      	bne.n	800273a <HAL_UART_IRQHandler+0x14a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 800272e:	239c      	movs	r3, #156	@ 0x9c
 8002730:	18fb      	adds	r3, r7, r3
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2201      	movs	r2, #1
 8002736:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8002738:	d00b      	beq.n	8002752 <HAL_UART_IRQHandler+0x162>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	2208      	movs	r2, #8
 8002740:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	2284      	movs	r2, #132	@ 0x84
 8002746:	589b      	ldr	r3, [r3, r2]
 8002748:	2208      	movs	r2, #8
 800274a:	431a      	orrs	r2, r3
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2184      	movs	r1, #132	@ 0x84
 8002750:	505a      	str	r2, [r3, r1]
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8002752:	23a4      	movs	r3, #164	@ 0xa4
 8002754:	18fb      	adds	r3, r7, r3
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	2380      	movs	r3, #128	@ 0x80
 800275a:	011b      	lsls	r3, r3, #4
 800275c:	4013      	ands	r3, r2
 800275e:	d013      	beq.n	8002788 <HAL_UART_IRQHandler+0x198>
 8002760:	23a0      	movs	r3, #160	@ 0xa0
 8002762:	18fb      	adds	r3, r7, r3
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	2380      	movs	r3, #128	@ 0x80
 8002768:	04db      	lsls	r3, r3, #19
 800276a:	4013      	ands	r3, r2
 800276c:	d00c      	beq.n	8002788 <HAL_UART_IRQHandler+0x198>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	2280      	movs	r2, #128	@ 0x80
 8002774:	0112      	lsls	r2, r2, #4
 8002776:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	2284      	movs	r2, #132	@ 0x84
 800277c:	589b      	ldr	r3, [r3, r2]
 800277e:	2220      	movs	r2, #32
 8002780:	431a      	orrs	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	2184      	movs	r1, #132	@ 0x84
 8002786:	505a      	str	r2, [r3, r1]
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2284      	movs	r2, #132	@ 0x84
 800278c:	589b      	ldr	r3, [r3, r2]
 800278e:	2b00      	cmp	r3, #0
 8002790:	d100      	bne.n	8002794 <HAL_UART_IRQHandler+0x1a4>
 8002792:	e21f      	b.n	8002bd4 <HAL_UART_IRQHandler+0x5e4>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8002794:	23a4      	movs	r3, #164	@ 0xa4
 8002796:	18fb      	adds	r3, r7, r3
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	2220      	movs	r2, #32
 800279c:	4013      	ands	r3, r2
 800279e:	d00e      	beq.n	80027be <HAL_UART_IRQHandler+0x1ce>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80027a0:	23a0      	movs	r3, #160	@ 0xa0
 80027a2:	18fb      	adds	r3, r7, r3
 80027a4:	681b      	ldr	r3, [r3, #0]
 80027a6:	2220      	movs	r2, #32
 80027a8:	4013      	ands	r3, r2
 80027aa:	d008      	beq.n	80027be <HAL_UART_IRQHandler+0x1ce>
      {
        if (huart->RxISR != NULL)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d004      	beq.n	80027be <HAL_UART_IRQHandler+0x1ce>
        {
          huart->RxISR(huart);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	0010      	movs	r0, r2
 80027bc:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	2284      	movs	r2, #132	@ 0x84
 80027c2:	589b      	ldr	r3, [r3, r2]
 80027c4:	2194      	movs	r1, #148	@ 0x94
 80027c6:	187a      	adds	r2, r7, r1
 80027c8:	6013      	str	r3, [r2, #0]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	2240      	movs	r2, #64	@ 0x40
 80027d2:	4013      	ands	r3, r2
 80027d4:	2b40      	cmp	r3, #64	@ 0x40
 80027d6:	d004      	beq.n	80027e2 <HAL_UART_IRQHandler+0x1f2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80027d8:	187b      	adds	r3, r7, r1
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	2228      	movs	r2, #40	@ 0x28
 80027de:	4013      	ands	r3, r2
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80027e0:	d047      	beq.n	8002872 <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	0018      	movs	r0, r3
 80027e6:	f000 fe6f 	bl	80034c8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	689b      	ldr	r3, [r3, #8]
 80027f0:	2240      	movs	r2, #64	@ 0x40
 80027f2:	4013      	ands	r3, r2
 80027f4:	2b40      	cmp	r3, #64	@ 0x40
 80027f6:	d137      	bne.n	8002868 <HAL_UART_IRQHandler+0x278>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80027f8:	f3ef 8310 	mrs	r3, PRIMASK
 80027fc:	663b      	str	r3, [r7, #96]	@ 0x60
  return(result);
 80027fe:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8002800:	2090      	movs	r0, #144	@ 0x90
 8002802:	183a      	adds	r2, r7, r0
 8002804:	6013      	str	r3, [r2, #0]
 8002806:	2301      	movs	r3, #1
 8002808:	667b      	str	r3, [r7, #100]	@ 0x64
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800280a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800280c:	f383 8810 	msr	PRIMASK, r3
}
 8002810:	46c0      	nop			@ (mov r8, r8)
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	689a      	ldr	r2, [r3, #8]
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	2140      	movs	r1, #64	@ 0x40
 800281e:	438a      	bics	r2, r1
 8002820:	609a      	str	r2, [r3, #8]
 8002822:	183b      	adds	r3, r7, r0
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	66bb      	str	r3, [r7, #104]	@ 0x68
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002828:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800282a:	f383 8810 	msr	PRIMASK, r3
}
 800282e:	46c0      	nop			@ (mov r8, r8)

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002834:	2b00      	cmp	r3, #0
 8002836:	d012      	beq.n	800285e <HAL_UART_IRQHandler+0x26e>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800283c:	4a14      	ldr	r2, [pc, #80]	@ (8002890 <HAL_UART_IRQHandler+0x2a0>)
 800283e:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002844:	0018      	movs	r0, r3
 8002846:	f7fe fc4b 	bl	80010e0 <HAL_DMA_Abort_IT>
 800284a:	1e03      	subs	r3, r0, #0
 800284c:	d01a      	beq.n	8002884 <HAL_UART_IRQHandler+0x294>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800284e:	687b      	ldr	r3, [r7, #4]
 8002850:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002852:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002858:	0018      	movs	r0, r3
 800285a:	4790      	blx	r2
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800285c:	e012      	b.n	8002884 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	0018      	movs	r0, r3
 8002862:	f000 f9cd 	bl	8002c00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002866:	e00d      	b.n	8002884 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	0018      	movs	r0, r3
 800286c:	f000 f9c8 	bl	8002c00 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002870:	e008      	b.n	8002884 <HAL_UART_IRQHandler+0x294>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	0018      	movs	r0, r3
 8002876:	f000 f9c3 	bl	8002c00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	2284      	movs	r2, #132	@ 0x84
 800287e:	2100      	movs	r1, #0
 8002880:	5099      	str	r1, [r3, r2]
      }
    }
    return;
 8002882:	e1a7      	b.n	8002bd4 <HAL_UART_IRQHandler+0x5e4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002884:	46c0      	nop			@ (mov r8, r8)
    return;
 8002886:	e1a5      	b.n	8002bd4 <HAL_UART_IRQHandler+0x5e4>
 8002888:	0000080f 	.word	0x0000080f
 800288c:	04000120 	.word	0x04000120
 8002890:	08003591 	.word	0x08003591

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002898:	2b01      	cmp	r3, #1
 800289a:	d000      	beq.n	800289e <HAL_UART_IRQHandler+0x2ae>
 800289c:	e159      	b.n	8002b52 <HAL_UART_IRQHandler+0x562>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800289e:	23a4      	movs	r3, #164	@ 0xa4
 80028a0:	18fb      	adds	r3, r7, r3
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2210      	movs	r2, #16
 80028a6:	4013      	ands	r3, r2
 80028a8:	d100      	bne.n	80028ac <HAL_UART_IRQHandler+0x2bc>
 80028aa:	e152      	b.n	8002b52 <HAL_UART_IRQHandler+0x562>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80028ac:	23a0      	movs	r3, #160	@ 0xa0
 80028ae:	18fb      	adds	r3, r7, r3
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	2210      	movs	r2, #16
 80028b4:	4013      	ands	r3, r2
 80028b6:	d100      	bne.n	80028ba <HAL_UART_IRQHandler+0x2ca>
 80028b8:	e14b      	b.n	8002b52 <HAL_UART_IRQHandler+0x562>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	2210      	movs	r2, #16
 80028c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	2240      	movs	r2, #64	@ 0x40
 80028ca:	4013      	ands	r3, r2
 80028cc:	2b40      	cmp	r3, #64	@ 0x40
 80028ce:	d000      	beq.n	80028d2 <HAL_UART_IRQHandler+0x2e2>
 80028d0:	e0bf      	b.n	8002a52 <HAL_UART_IRQHandler+0x462>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	685a      	ldr	r2, [r3, #4]
 80028da:	217e      	movs	r1, #126	@ 0x7e
 80028dc:	187b      	adds	r3, r7, r1
 80028de:	801a      	strh	r2, [r3, #0]
      if ((nb_remaining_rx_data > 0U)
 80028e0:	187b      	adds	r3, r7, r1
 80028e2:	881b      	ldrh	r3, [r3, #0]
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d100      	bne.n	80028ea <HAL_UART_IRQHandler+0x2fa>
 80028e8:	e095      	b.n	8002a16 <HAL_UART_IRQHandler+0x426>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	2258      	movs	r2, #88	@ 0x58
 80028ee:	5a9b      	ldrh	r3, [r3, r2]
 80028f0:	187a      	adds	r2, r7, r1
 80028f2:	8812      	ldrh	r2, [r2, #0]
 80028f4:	429a      	cmp	r2, r3
 80028f6:	d300      	bcc.n	80028fa <HAL_UART_IRQHandler+0x30a>
 80028f8:	e08d      	b.n	8002a16 <HAL_UART_IRQHandler+0x426>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	187a      	adds	r2, r7, r1
 80028fe:	215a      	movs	r1, #90	@ 0x5a
 8002900:	8812      	ldrh	r2, [r2, #0]
 8002902:	525a      	strh	r2, [r3, r1]

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	2220      	movs	r2, #32
 800290e:	4013      	ands	r3, r2
 8002910:	d16f      	bne.n	80029f2 <HAL_UART_IRQHandler+0x402>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002912:	f3ef 8310 	mrs	r3, PRIMASK
 8002916:	633b      	str	r3, [r7, #48]	@ 0x30
  return(result);
 8002918:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800291a:	67bb      	str	r3, [r7, #120]	@ 0x78
 800291c:	2301      	movs	r3, #1
 800291e:	637b      	str	r3, [r7, #52]	@ 0x34
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002920:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002922:	f383 8810 	msr	PRIMASK, r3
}
 8002926:	46c0      	nop			@ (mov r8, r8)
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	681a      	ldr	r2, [r3, #0]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	49ad      	ldr	r1, [pc, #692]	@ (8002be8 <HAL_UART_IRQHandler+0x5f8>)
 8002934:	400a      	ands	r2, r1
 8002936:	601a      	str	r2, [r3, #0]
 8002938:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800293a:	63bb      	str	r3, [r7, #56]	@ 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800293c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800293e:	f383 8810 	msr	PRIMASK, r3
}
 8002942:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002944:	f3ef 8310 	mrs	r3, PRIMASK
 8002948:	63fb      	str	r3, [r7, #60]	@ 0x3c
  return(result);
 800294a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800294c:	677b      	str	r3, [r7, #116]	@ 0x74
 800294e:	2301      	movs	r3, #1
 8002950:	643b      	str	r3, [r7, #64]	@ 0x40
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002952:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002954:	f383 8810 	msr	PRIMASK, r3
}
 8002958:	46c0      	nop			@ (mov r8, r8)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2101      	movs	r1, #1
 8002966:	438a      	bics	r2, r1
 8002968:	609a      	str	r2, [r3, #8]
 800296a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800296c:	647b      	str	r3, [r7, #68]	@ 0x44
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800296e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002970:	f383 8810 	msr	PRIMASK, r3
}
 8002974:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002976:	f3ef 8310 	mrs	r3, PRIMASK
 800297a:	64bb      	str	r3, [r7, #72]	@ 0x48
  return(result);
 800297c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800297e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002980:	2301      	movs	r3, #1
 8002982:	64fb      	str	r3, [r7, #76]	@ 0x4c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002984:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8002986:	f383 8810 	msr	PRIMASK, r3
}
 800298a:	46c0      	nop			@ (mov r8, r8)
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	689a      	ldr	r2, [r3, #8]
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	2140      	movs	r1, #64	@ 0x40
 8002998:	438a      	bics	r2, r1
 800299a:	609a      	str	r2, [r3, #8]
 800299c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800299e:	653b      	str	r3, [r7, #80]	@ 0x50
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029a0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80029a2:	f383 8810 	msr	PRIMASK, r3
}
 80029a6:	46c0      	nop			@ (mov r8, r8)

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	2280      	movs	r2, #128	@ 0x80
 80029ac:	2120      	movs	r1, #32
 80029ae:	5099      	str	r1, [r3, r2]
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	2200      	movs	r2, #0
 80029b4:	661a      	str	r2, [r3, #96]	@ 0x60
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80029b6:	f3ef 8310 	mrs	r3, PRIMASK
 80029ba:	657b      	str	r3, [r7, #84]	@ 0x54
  return(result);
 80029bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80029be:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80029c0:	2301      	movs	r3, #1
 80029c2:	65bb      	str	r3, [r7, #88]	@ 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029c4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80029c6:	f383 8810 	msr	PRIMASK, r3
}
 80029ca:	46c0      	nop			@ (mov r8, r8)
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	681a      	ldr	r2, [r3, #0]
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	2110      	movs	r1, #16
 80029d8:	438a      	bics	r2, r1
 80029da:	601a      	str	r2, [r3, #0]
 80029dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80029de:	65fb      	str	r3, [r7, #92]	@ 0x5c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80029e0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80029e2:	f383 8810 	msr	PRIMASK, r3
}
 80029e6:	46c0      	nop			@ (mov r8, r8)

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80029ec:	0018      	movs	r0, r3
 80029ee:	f7fe fb37 	bl	8001060 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2202      	movs	r2, #2
 80029f6:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	2258      	movs	r2, #88	@ 0x58
 80029fc:	5a9a      	ldrh	r2, [r3, r2]
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	215a      	movs	r1, #90	@ 0x5a
 8002a02:	5a5b      	ldrh	r3, [r3, r1]
 8002a04:	b29b      	uxth	r3, r3
 8002a06:	1ad3      	subs	r3, r2, r3
 8002a08:	b29a      	uxth	r2, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	0011      	movs	r1, r2
 8002a0e:	0018      	movs	r0, r3
 8002a10:	f000 f8fe 	bl	8002c10 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8002a14:	e0e0      	b.n	8002bd8 <HAL_UART_IRQHandler+0x5e8>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	2258      	movs	r2, #88	@ 0x58
 8002a1a:	5a9b      	ldrh	r3, [r3, r2]
 8002a1c:	227e      	movs	r2, #126	@ 0x7e
 8002a1e:	18ba      	adds	r2, r7, r2
 8002a20:	8812      	ldrh	r2, [r2, #0]
 8002a22:	429a      	cmp	r2, r3
 8002a24:	d000      	beq.n	8002a28 <HAL_UART_IRQHandler+0x438>
 8002a26:	e0d7      	b.n	8002bd8 <HAL_UART_IRQHandler+0x5e8>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002a2c:	681b      	ldr	r3, [r3, #0]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2220      	movs	r2, #32
 8002a32:	4013      	ands	r3, r2
 8002a34:	2b20      	cmp	r3, #32
 8002a36:	d000      	beq.n	8002a3a <HAL_UART_IRQHandler+0x44a>
 8002a38:	e0ce      	b.n	8002bd8 <HAL_UART_IRQHandler+0x5e8>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2202      	movs	r2, #2
 8002a3e:	665a      	str	r2, [r3, #100]	@ 0x64
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	2258      	movs	r2, #88	@ 0x58
 8002a44:	5a9a      	ldrh	r2, [r3, r2]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	0011      	movs	r1, r2
 8002a4a:	0018      	movs	r0, r3
 8002a4c:	f000 f8e0 	bl	8002c10 <HAL_UARTEx_RxEventCallback>
      return;
 8002a50:	e0c2      	b.n	8002bd8 <HAL_UART_IRQHandler+0x5e8>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2258      	movs	r2, #88	@ 0x58
 8002a56:	5a99      	ldrh	r1, [r3, r2]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	225a      	movs	r2, #90	@ 0x5a
 8002a5c:	5a9b      	ldrh	r3, [r3, r2]
 8002a5e:	b29a      	uxth	r2, r3
 8002a60:	208e      	movs	r0, #142	@ 0x8e
 8002a62:	183b      	adds	r3, r7, r0
 8002a64:	1a8a      	subs	r2, r1, r2
 8002a66:	801a      	strh	r2, [r3, #0]
      if ((huart->RxXferCount > 0U)
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	225a      	movs	r2, #90	@ 0x5a
 8002a6c:	5a9b      	ldrh	r3, [r3, r2]
 8002a6e:	b29b      	uxth	r3, r3
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d100      	bne.n	8002a76 <HAL_UART_IRQHandler+0x486>
 8002a74:	e0b2      	b.n	8002bdc <HAL_UART_IRQHandler+0x5ec>
          && (nb_rx_data > 0U))
 8002a76:	183b      	adds	r3, r7, r0
 8002a78:	881b      	ldrh	r3, [r3, #0]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d100      	bne.n	8002a80 <HAL_UART_IRQHandler+0x490>
 8002a7e:	e0ad      	b.n	8002bdc <HAL_UART_IRQHandler+0x5ec>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002a80:	f3ef 8310 	mrs	r3, PRIMASK
 8002a84:	60fb      	str	r3, [r7, #12]
  return(result);
 8002a86:	68fb      	ldr	r3, [r7, #12]
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a88:	2488      	movs	r4, #136	@ 0x88
 8002a8a:	193a      	adds	r2, r7, r4
 8002a8c:	6013      	str	r3, [r2, #0]
 8002a8e:	2301      	movs	r3, #1
 8002a90:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002a92:	693b      	ldr	r3, [r7, #16]
 8002a94:	f383 8810 	msr	PRIMASK, r3
}
 8002a98:	46c0      	nop			@ (mov r8, r8)
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	681a      	ldr	r2, [r3, #0]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4951      	ldr	r1, [pc, #324]	@ (8002bec <HAL_UART_IRQHandler+0x5fc>)
 8002aa6:	400a      	ands	r2, r1
 8002aa8:	601a      	str	r2, [r3, #0]
 8002aaa:	193b      	adds	r3, r7, r4
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	f383 8810 	msr	PRIMASK, r3
}
 8002ab6:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002ab8:	f3ef 8310 	mrs	r3, PRIMASK
 8002abc:	61bb      	str	r3, [r7, #24]
  return(result);
 8002abe:	69bb      	ldr	r3, [r7, #24]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002ac0:	2484      	movs	r4, #132	@ 0x84
 8002ac2:	193a      	adds	r2, r7, r4
 8002ac4:	6013      	str	r3, [r2, #0]
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002aca:	69fb      	ldr	r3, [r7, #28]
 8002acc:	f383 8810 	msr	PRIMASK, r3
}
 8002ad0:	46c0      	nop			@ (mov r8, r8)
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	681b      	ldr	r3, [r3, #0]
 8002ad6:	689a      	ldr	r2, [r3, #8]
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2101      	movs	r1, #1
 8002ade:	438a      	bics	r2, r1
 8002ae0:	609a      	str	r2, [r3, #8]
 8002ae2:	193b      	adds	r3, r7, r4
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002ae8:	6a3b      	ldr	r3, [r7, #32]
 8002aea:	f383 8810 	msr	PRIMASK, r3
}
 8002aee:	46c0      	nop			@ (mov r8, r8)

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2280      	movs	r2, #128	@ 0x80
 8002af4:	2120      	movs	r1, #32
 8002af6:	5099      	str	r1, [r3, r2]
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2200      	movs	r2, #0
 8002afc:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2200      	movs	r2, #0
 8002b02:	669a      	str	r2, [r3, #104]	@ 0x68
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8002b04:	f3ef 8310 	mrs	r3, PRIMASK
 8002b08:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8002b0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002b0c:	2480      	movs	r4, #128	@ 0x80
 8002b0e:	193a      	adds	r2, r7, r4
 8002b10:	6013      	str	r3, [r2, #0]
 8002b12:	2301      	movs	r3, #1
 8002b14:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b18:	f383 8810 	msr	PRIMASK, r3
}
 8002b1c:	46c0      	nop			@ (mov r8, r8)
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	681a      	ldr	r2, [r3, #0]
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2110      	movs	r1, #16
 8002b2a:	438a      	bics	r2, r1
 8002b2c:	601a      	str	r2, [r3, #0]
 8002b2e:	193b      	adds	r3, r7, r4
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8002b34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b36:	f383 8810 	msr	PRIMASK, r3
}
 8002b3a:	46c0      	nop			@ (mov r8, r8)

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	2202      	movs	r2, #2
 8002b40:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002b42:	183b      	adds	r3, r7, r0
 8002b44:	881a      	ldrh	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	0011      	movs	r1, r2
 8002b4a:	0018      	movs	r0, r3
 8002b4c:	f000 f860 	bl	8002c10 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8002b50:	e044      	b.n	8002bdc <HAL_UART_IRQHandler+0x5ec>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8002b52:	23a4      	movs	r3, #164	@ 0xa4
 8002b54:	18fb      	adds	r3, r7, r3
 8002b56:	681a      	ldr	r2, [r3, #0]
 8002b58:	2380      	movs	r3, #128	@ 0x80
 8002b5a:	035b      	lsls	r3, r3, #13
 8002b5c:	4013      	ands	r3, r2
 8002b5e:	d010      	beq.n	8002b82 <HAL_UART_IRQHandler+0x592>
 8002b60:	239c      	movs	r3, #156	@ 0x9c
 8002b62:	18fb      	adds	r3, r7, r3
 8002b64:	681a      	ldr	r2, [r3, #0]
 8002b66:	2380      	movs	r3, #128	@ 0x80
 8002b68:	03db      	lsls	r3, r3, #15
 8002b6a:	4013      	ands	r3, r2
 8002b6c:	d009      	beq.n	8002b82 <HAL_UART_IRQHandler+0x592>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	2280      	movs	r2, #128	@ 0x80
 8002b74:	0352      	lsls	r2, r2, #13
 8002b76:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	0018      	movs	r0, r3
 8002b7c:	f000 fd46 	bl	800360c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8002b80:	e02f      	b.n	8002be2 <HAL_UART_IRQHandler+0x5f2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8002b82:	23a4      	movs	r3, #164	@ 0xa4
 8002b84:	18fb      	adds	r3, r7, r3
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	2280      	movs	r2, #128	@ 0x80
 8002b8a:	4013      	ands	r3, r2
 8002b8c:	d00f      	beq.n	8002bae <HAL_UART_IRQHandler+0x5be>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8002b8e:	23a0      	movs	r3, #160	@ 0xa0
 8002b90:	18fb      	adds	r3, r7, r3
 8002b92:	681b      	ldr	r3, [r3, #0]
 8002b94:	2280      	movs	r2, #128	@ 0x80
 8002b96:	4013      	ands	r3, r2
 8002b98:	d009      	beq.n	8002bae <HAL_UART_IRQHandler+0x5be>
  {
    if (huart->TxISR != NULL)
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d01e      	beq.n	8002be0 <HAL_UART_IRQHandler+0x5f0>
    {
      huart->TxISR(huart);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002ba6:	687a      	ldr	r2, [r7, #4]
 8002ba8:	0010      	movs	r0, r2
 8002baa:	4798      	blx	r3
    }
    return;
 8002bac:	e018      	b.n	8002be0 <HAL_UART_IRQHandler+0x5f0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8002bae:	23a4      	movs	r3, #164	@ 0xa4
 8002bb0:	18fb      	adds	r3, r7, r3
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2240      	movs	r2, #64	@ 0x40
 8002bb6:	4013      	ands	r3, r2
 8002bb8:	d013      	beq.n	8002be2 <HAL_UART_IRQHandler+0x5f2>
 8002bba:	23a0      	movs	r3, #160	@ 0xa0
 8002bbc:	18fb      	adds	r3, r7, r3
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	2240      	movs	r2, #64	@ 0x40
 8002bc2:	4013      	ands	r3, r2
 8002bc4:	d00d      	beq.n	8002be2 <HAL_UART_IRQHandler+0x5f2>
  {
    UART_EndTransmit_IT(huart);
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	0018      	movs	r0, r3
 8002bca:	f000 fcf4 	bl	80035b6 <UART_EndTransmit_IT>
    return;
 8002bce:	e008      	b.n	8002be2 <HAL_UART_IRQHandler+0x5f2>
      return;
 8002bd0:	46c0      	nop			@ (mov r8, r8)
 8002bd2:	e006      	b.n	8002be2 <HAL_UART_IRQHandler+0x5f2>
    return;
 8002bd4:	46c0      	nop			@ (mov r8, r8)
 8002bd6:	e004      	b.n	8002be2 <HAL_UART_IRQHandler+0x5f2>
      return;
 8002bd8:	46c0      	nop			@ (mov r8, r8)
 8002bda:	e002      	b.n	8002be2 <HAL_UART_IRQHandler+0x5f2>
      return;
 8002bdc:	46c0      	nop			@ (mov r8, r8)
 8002bde:	e000      	b.n	8002be2 <HAL_UART_IRQHandler+0x5f2>
    return;
 8002be0:	46c0      	nop			@ (mov r8, r8)
  }

}
 8002be2:	46bd      	mov	sp, r7
 8002be4:	b02b      	add	sp, #172	@ 0xac
 8002be6:	bd90      	pop	{r4, r7, pc}
 8002be8:	fffffeff 	.word	0xfffffeff
 8002bec:	fffffedf 	.word	0xfffffedf

08002bf0 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8002bf0:	b580      	push	{r7, lr}
 8002bf2:	b082      	sub	sp, #8
 8002bf4:	af00      	add	r7, sp, #0
 8002bf6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8002bf8:	46c0      	nop			@ (mov r8, r8)
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	b002      	add	sp, #8
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8002c08:	46c0      	nop			@ (mov r8, r8)
 8002c0a:	46bd      	mov	sp, r7
 8002c0c:	b002      	add	sp, #8
 8002c0e:	bd80      	pop	{r7, pc}

08002c10 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
 8002c18:	000a      	movs	r2, r1
 8002c1a:	1cbb      	adds	r3, r7, #2
 8002c1c:	801a      	strh	r2, [r3, #0]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002c1e:	46c0      	nop			@ (mov r8, r8)
 8002c20:	46bd      	mov	sp, r7
 8002c22:	b002      	add	sp, #8
 8002c24:	bd80      	pop	{r7, pc}
	...

08002c28 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002c28:	b5b0      	push	{r4, r5, r7, lr}
 8002c2a:	b08e      	sub	sp, #56	@ 0x38
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	61f8      	str	r0, [r7, #28]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8002c30:	231a      	movs	r3, #26
 8002c32:	2218      	movs	r2, #24
 8002c34:	189b      	adds	r3, r3, r2
 8002c36:	19db      	adds	r3, r3, r7
 8002c38:	2200      	movs	r2, #0
 8002c3a:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8002c3c:	69fb      	ldr	r3, [r7, #28]
 8002c3e:	689a      	ldr	r2, [r3, #8]
 8002c40:	69fb      	ldr	r3, [r7, #28]
 8002c42:	691b      	ldr	r3, [r3, #16]
 8002c44:	431a      	orrs	r2, r3
 8002c46:	69fb      	ldr	r3, [r7, #28]
 8002c48:	695b      	ldr	r3, [r3, #20]
 8002c4a:	431a      	orrs	r2, r3
 8002c4c:	69fb      	ldr	r3, [r7, #28]
 8002c4e:	69db      	ldr	r3, [r3, #28]
 8002c50:	4313      	orrs	r3, r2
 8002c52:	637b      	str	r3, [r7, #52]	@ 0x34
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4ac6      	ldr	r2, [pc, #792]	@ (8002f74 <UART_SetConfig+0x34c>)
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	0019      	movs	r1, r3
 8002c60:	69fb      	ldr	r3, [r7, #28]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c66:	430a      	orrs	r2, r1
 8002c68:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002c6a:	69fb      	ldr	r3, [r7, #28]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	685b      	ldr	r3, [r3, #4]
 8002c70:	4ac1      	ldr	r2, [pc, #772]	@ (8002f78 <UART_SetConfig+0x350>)
 8002c72:	4013      	ands	r3, r2
 8002c74:	0019      	movs	r1, r3
 8002c76:	69fb      	ldr	r3, [r7, #28]
 8002c78:	68da      	ldr	r2, [r3, #12]
 8002c7a:	69fb      	ldr	r3, [r7, #28]
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	430a      	orrs	r2, r1
 8002c80:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8002c82:	69fb      	ldr	r3, [r7, #28]
 8002c84:	699b      	ldr	r3, [r3, #24]
 8002c86:	637b      	str	r3, [r7, #52]	@ 0x34

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8002c88:	69fb      	ldr	r3, [r7, #28]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4abb      	ldr	r2, [pc, #748]	@ (8002f7c <UART_SetConfig+0x354>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d004      	beq.n	8002c9c <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	6a1b      	ldr	r3, [r3, #32]
 8002c96:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002c98:	4313      	orrs	r3, r2
 8002c9a:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8002c9c:	69fb      	ldr	r3, [r7, #28]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	689b      	ldr	r3, [r3, #8]
 8002ca2:	4ab7      	ldr	r2, [pc, #732]	@ (8002f80 <UART_SetConfig+0x358>)
 8002ca4:	4013      	ands	r3, r2
 8002ca6:	0019      	movs	r1, r3
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002cae:	430a      	orrs	r2, r1
 8002cb0:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8002cb2:	69fb      	ldr	r3, [r7, #28]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	4ab3      	ldr	r2, [pc, #716]	@ (8002f84 <UART_SetConfig+0x35c>)
 8002cb8:	4293      	cmp	r3, r2
 8002cba:	d131      	bne.n	8002d20 <UART_SetConfig+0xf8>
 8002cbc:	4bb2      	ldr	r3, [pc, #712]	@ (8002f88 <UART_SetConfig+0x360>)
 8002cbe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cc0:	2203      	movs	r2, #3
 8002cc2:	4013      	ands	r3, r2
 8002cc4:	2b03      	cmp	r3, #3
 8002cc6:	d01d      	beq.n	8002d04 <UART_SetConfig+0xdc>
 8002cc8:	d823      	bhi.n	8002d12 <UART_SetConfig+0xea>
 8002cca:	2b02      	cmp	r3, #2
 8002ccc:	d00c      	beq.n	8002ce8 <UART_SetConfig+0xc0>
 8002cce:	d820      	bhi.n	8002d12 <UART_SetConfig+0xea>
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d002      	beq.n	8002cda <UART_SetConfig+0xb2>
 8002cd4:	2b01      	cmp	r3, #1
 8002cd6:	d00e      	beq.n	8002cf6 <UART_SetConfig+0xce>
 8002cd8:	e01b      	b.n	8002d12 <UART_SetConfig+0xea>
 8002cda:	231b      	movs	r3, #27
 8002cdc:	2218      	movs	r2, #24
 8002cde:	189b      	adds	r3, r3, r2
 8002ce0:	19db      	adds	r3, r3, r7
 8002ce2:	2201      	movs	r2, #1
 8002ce4:	701a      	strb	r2, [r3, #0]
 8002ce6:	e09c      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002ce8:	231b      	movs	r3, #27
 8002cea:	2218      	movs	r2, #24
 8002cec:	189b      	adds	r3, r3, r2
 8002cee:	19db      	adds	r3, r3, r7
 8002cf0:	2202      	movs	r2, #2
 8002cf2:	701a      	strb	r2, [r3, #0]
 8002cf4:	e095      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002cf6:	231b      	movs	r3, #27
 8002cf8:	2218      	movs	r2, #24
 8002cfa:	189b      	adds	r3, r3, r2
 8002cfc:	19db      	adds	r3, r3, r7
 8002cfe:	2204      	movs	r2, #4
 8002d00:	701a      	strb	r2, [r3, #0]
 8002d02:	e08e      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002d04:	231b      	movs	r3, #27
 8002d06:	2218      	movs	r2, #24
 8002d08:	189b      	adds	r3, r3, r2
 8002d0a:	19db      	adds	r3, r3, r7
 8002d0c:	2208      	movs	r2, #8
 8002d0e:	701a      	strb	r2, [r3, #0]
 8002d10:	e087      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002d12:	231b      	movs	r3, #27
 8002d14:	2218      	movs	r2, #24
 8002d16:	189b      	adds	r3, r3, r2
 8002d18:	19db      	adds	r3, r3, r7
 8002d1a:	2210      	movs	r2, #16
 8002d1c:	701a      	strb	r2, [r3, #0]
 8002d1e:	e080      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002d20:	69fb      	ldr	r3, [r7, #28]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	4a99      	ldr	r2, [pc, #612]	@ (8002f8c <UART_SetConfig+0x364>)
 8002d26:	4293      	cmp	r3, r2
 8002d28:	d131      	bne.n	8002d8e <UART_SetConfig+0x166>
 8002d2a:	4b97      	ldr	r3, [pc, #604]	@ (8002f88 <UART_SetConfig+0x360>)
 8002d2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002d2e:	220c      	movs	r2, #12
 8002d30:	4013      	ands	r3, r2
 8002d32:	2b0c      	cmp	r3, #12
 8002d34:	d01d      	beq.n	8002d72 <UART_SetConfig+0x14a>
 8002d36:	d823      	bhi.n	8002d80 <UART_SetConfig+0x158>
 8002d38:	2b08      	cmp	r3, #8
 8002d3a:	d00c      	beq.n	8002d56 <UART_SetConfig+0x12e>
 8002d3c:	d820      	bhi.n	8002d80 <UART_SetConfig+0x158>
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d002      	beq.n	8002d48 <UART_SetConfig+0x120>
 8002d42:	2b04      	cmp	r3, #4
 8002d44:	d00e      	beq.n	8002d64 <UART_SetConfig+0x13c>
 8002d46:	e01b      	b.n	8002d80 <UART_SetConfig+0x158>
 8002d48:	231b      	movs	r3, #27
 8002d4a:	2218      	movs	r2, #24
 8002d4c:	189b      	adds	r3, r3, r2
 8002d4e:	19db      	adds	r3, r3, r7
 8002d50:	2200      	movs	r2, #0
 8002d52:	701a      	strb	r2, [r3, #0]
 8002d54:	e065      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002d56:	231b      	movs	r3, #27
 8002d58:	2218      	movs	r2, #24
 8002d5a:	189b      	adds	r3, r3, r2
 8002d5c:	19db      	adds	r3, r3, r7
 8002d5e:	2202      	movs	r2, #2
 8002d60:	701a      	strb	r2, [r3, #0]
 8002d62:	e05e      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002d64:	231b      	movs	r3, #27
 8002d66:	2218      	movs	r2, #24
 8002d68:	189b      	adds	r3, r3, r2
 8002d6a:	19db      	adds	r3, r3, r7
 8002d6c:	2204      	movs	r2, #4
 8002d6e:	701a      	strb	r2, [r3, #0]
 8002d70:	e057      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002d72:	231b      	movs	r3, #27
 8002d74:	2218      	movs	r2, #24
 8002d76:	189b      	adds	r3, r3, r2
 8002d78:	19db      	adds	r3, r3, r7
 8002d7a:	2208      	movs	r2, #8
 8002d7c:	701a      	strb	r2, [r3, #0]
 8002d7e:	e050      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002d80:	231b      	movs	r3, #27
 8002d82:	2218      	movs	r2, #24
 8002d84:	189b      	adds	r3, r3, r2
 8002d86:	19db      	adds	r3, r3, r7
 8002d88:	2210      	movs	r2, #16
 8002d8a:	701a      	strb	r2, [r3, #0]
 8002d8c:	e049      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002d8e:	69fb      	ldr	r3, [r7, #28]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	4a7a      	ldr	r2, [pc, #488]	@ (8002f7c <UART_SetConfig+0x354>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d13e      	bne.n	8002e16 <UART_SetConfig+0x1ee>
 8002d98:	4b7b      	ldr	r3, [pc, #492]	@ (8002f88 <UART_SetConfig+0x360>)
 8002d9a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8002d9c:	23c0      	movs	r3, #192	@ 0xc0
 8002d9e:	011b      	lsls	r3, r3, #4
 8002da0:	4013      	ands	r3, r2
 8002da2:	22c0      	movs	r2, #192	@ 0xc0
 8002da4:	0112      	lsls	r2, r2, #4
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d027      	beq.n	8002dfa <UART_SetConfig+0x1d2>
 8002daa:	22c0      	movs	r2, #192	@ 0xc0
 8002dac:	0112      	lsls	r2, r2, #4
 8002dae:	4293      	cmp	r3, r2
 8002db0:	d82a      	bhi.n	8002e08 <UART_SetConfig+0x1e0>
 8002db2:	2280      	movs	r2, #128	@ 0x80
 8002db4:	0112      	lsls	r2, r2, #4
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d011      	beq.n	8002dde <UART_SetConfig+0x1b6>
 8002dba:	2280      	movs	r2, #128	@ 0x80
 8002dbc:	0112      	lsls	r2, r2, #4
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d822      	bhi.n	8002e08 <UART_SetConfig+0x1e0>
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d004      	beq.n	8002dd0 <UART_SetConfig+0x1a8>
 8002dc6:	2280      	movs	r2, #128	@ 0x80
 8002dc8:	00d2      	lsls	r2, r2, #3
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d00e      	beq.n	8002dec <UART_SetConfig+0x1c4>
 8002dce:	e01b      	b.n	8002e08 <UART_SetConfig+0x1e0>
 8002dd0:	231b      	movs	r3, #27
 8002dd2:	2218      	movs	r2, #24
 8002dd4:	189b      	adds	r3, r3, r2
 8002dd6:	19db      	adds	r3, r3, r7
 8002dd8:	2200      	movs	r2, #0
 8002dda:	701a      	strb	r2, [r3, #0]
 8002ddc:	e021      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002dde:	231b      	movs	r3, #27
 8002de0:	2218      	movs	r2, #24
 8002de2:	189b      	adds	r3, r3, r2
 8002de4:	19db      	adds	r3, r3, r7
 8002de6:	2202      	movs	r2, #2
 8002de8:	701a      	strb	r2, [r3, #0]
 8002dea:	e01a      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002dec:	231b      	movs	r3, #27
 8002dee:	2218      	movs	r2, #24
 8002df0:	189b      	adds	r3, r3, r2
 8002df2:	19db      	adds	r3, r3, r7
 8002df4:	2204      	movs	r2, #4
 8002df6:	701a      	strb	r2, [r3, #0]
 8002df8:	e013      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002dfa:	231b      	movs	r3, #27
 8002dfc:	2218      	movs	r2, #24
 8002dfe:	189b      	adds	r3, r3, r2
 8002e00:	19db      	adds	r3, r3, r7
 8002e02:	2208      	movs	r2, #8
 8002e04:	701a      	strb	r2, [r3, #0]
 8002e06:	e00c      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002e08:	231b      	movs	r3, #27
 8002e0a:	2218      	movs	r2, #24
 8002e0c:	189b      	adds	r3, r3, r2
 8002e0e:	19db      	adds	r3, r3, r7
 8002e10:	2210      	movs	r2, #16
 8002e12:	701a      	strb	r2, [r3, #0]
 8002e14:	e005      	b.n	8002e22 <UART_SetConfig+0x1fa>
 8002e16:	231b      	movs	r3, #27
 8002e18:	2218      	movs	r2, #24
 8002e1a:	189b      	adds	r3, r3, r2
 8002e1c:	19db      	adds	r3, r3, r7
 8002e1e:	2210      	movs	r2, #16
 8002e20:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8002e22:	69fb      	ldr	r3, [r7, #28]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a55      	ldr	r2, [pc, #340]	@ (8002f7c <UART_SetConfig+0x354>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d000      	beq.n	8002e2e <UART_SetConfig+0x206>
 8002e2c:	e084      	b.n	8002f38 <UART_SetConfig+0x310>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8002e2e:	231b      	movs	r3, #27
 8002e30:	2218      	movs	r2, #24
 8002e32:	189b      	adds	r3, r3, r2
 8002e34:	19db      	adds	r3, r3, r7
 8002e36:	781b      	ldrb	r3, [r3, #0]
 8002e38:	2b08      	cmp	r3, #8
 8002e3a:	d01d      	beq.n	8002e78 <UART_SetConfig+0x250>
 8002e3c:	dc20      	bgt.n	8002e80 <UART_SetConfig+0x258>
 8002e3e:	2b04      	cmp	r3, #4
 8002e40:	d015      	beq.n	8002e6e <UART_SetConfig+0x246>
 8002e42:	dc1d      	bgt.n	8002e80 <UART_SetConfig+0x258>
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d002      	beq.n	8002e4e <UART_SetConfig+0x226>
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d005      	beq.n	8002e58 <UART_SetConfig+0x230>
 8002e4c:	e018      	b.n	8002e80 <UART_SetConfig+0x258>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002e4e:	f7ff f8db 	bl	8002008 <HAL_RCC_GetPCLK1Freq>
 8002e52:	0003      	movs	r3, r0
 8002e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002e56:	e01c      	b.n	8002e92 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002e58:	4b4b      	ldr	r3, [pc, #300]	@ (8002f88 <UART_SetConfig+0x360>)
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	2210      	movs	r2, #16
 8002e5e:	4013      	ands	r3, r2
 8002e60:	d002      	beq.n	8002e68 <UART_SetConfig+0x240>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002e62:	4b4b      	ldr	r3, [pc, #300]	@ (8002f90 <UART_SetConfig+0x368>)
 8002e64:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002e66:	e014      	b.n	8002e92 <UART_SetConfig+0x26a>
          pclk = (uint32_t) HSI_VALUE;
 8002e68:	4b4a      	ldr	r3, [pc, #296]	@ (8002f94 <UART_SetConfig+0x36c>)
 8002e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002e6c:	e011      	b.n	8002e92 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002e6e:	f7ff f83b 	bl	8001ee8 <HAL_RCC_GetSysClockFreq>
 8002e72:	0003      	movs	r3, r0
 8002e74:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002e76:	e00c      	b.n	8002e92 <UART_SetConfig+0x26a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002e78:	2380      	movs	r3, #128	@ 0x80
 8002e7a:	021b      	lsls	r3, r3, #8
 8002e7c:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002e7e:	e008      	b.n	8002e92 <UART_SetConfig+0x26a>
      default:
        pclk = 0U;
 8002e80:	2300      	movs	r3, #0
 8002e82:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002e84:	231a      	movs	r3, #26
 8002e86:	2218      	movs	r2, #24
 8002e88:	189b      	adds	r3, r3, r2
 8002e8a:	19db      	adds	r3, r3, r7
 8002e8c:	2201      	movs	r2, #1
 8002e8e:	701a      	strb	r2, [r3, #0]
        break;
 8002e90:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8002e92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d100      	bne.n	8002e9a <UART_SetConfig+0x272>
 8002e98:	e132      	b.n	8003100 <UART_SetConfig+0x4d8>
    {
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002e9a:	69fb      	ldr	r3, [r7, #28]
 8002e9c:	685a      	ldr	r2, [r3, #4]
 8002e9e:	0013      	movs	r3, r2
 8002ea0:	005b      	lsls	r3, r3, #1
 8002ea2:	189b      	adds	r3, r3, r2
 8002ea4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002ea6:	429a      	cmp	r2, r3
 8002ea8:	d305      	bcc.n	8002eb6 <UART_SetConfig+0x28e>
          (pclk > (4096U * huart->Init.BaudRate)))
 8002eaa:	69fb      	ldr	r3, [r7, #28]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8002eb0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002eb2:	429a      	cmp	r2, r3
 8002eb4:	d906      	bls.n	8002ec4 <UART_SetConfig+0x29c>
      {
        ret = HAL_ERROR;
 8002eb6:	231a      	movs	r3, #26
 8002eb8:	2218      	movs	r2, #24
 8002eba:	189b      	adds	r3, r3, r2
 8002ebc:	19db      	adds	r3, r3, r7
 8002ebe:	2201      	movs	r2, #1
 8002ec0:	701a      	strb	r2, [r3, #0]
 8002ec2:	e11d      	b.n	8003100 <UART_SetConfig+0x4d8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8002ec4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002ec6:	613b      	str	r3, [r7, #16]
 8002ec8:	2300      	movs	r3, #0
 8002eca:	617b      	str	r3, [r7, #20]
 8002ecc:	6939      	ldr	r1, [r7, #16]
 8002ece:	697a      	ldr	r2, [r7, #20]
 8002ed0:	000b      	movs	r3, r1
 8002ed2:	0e1b      	lsrs	r3, r3, #24
 8002ed4:	0010      	movs	r0, r2
 8002ed6:	0205      	lsls	r5, r0, #8
 8002ed8:	431d      	orrs	r5, r3
 8002eda:	000b      	movs	r3, r1
 8002edc:	021c      	lsls	r4, r3, #8
 8002ede:	69fb      	ldr	r3, [r7, #28]
 8002ee0:	685b      	ldr	r3, [r3, #4]
 8002ee2:	085b      	lsrs	r3, r3, #1
 8002ee4:	60bb      	str	r3, [r7, #8]
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	60fb      	str	r3, [r7, #12]
 8002eea:	68b8      	ldr	r0, [r7, #8]
 8002eec:	68f9      	ldr	r1, [r7, #12]
 8002eee:	1900      	adds	r0, r0, r4
 8002ef0:	4169      	adcs	r1, r5
 8002ef2:	69fb      	ldr	r3, [r7, #28]
 8002ef4:	685b      	ldr	r3, [r3, #4]
 8002ef6:	603b      	str	r3, [r7, #0]
 8002ef8:	2300      	movs	r3, #0
 8002efa:	607b      	str	r3, [r7, #4]
 8002efc:	683a      	ldr	r2, [r7, #0]
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	f7fd f9a0 	bl	8000244 <__aeabi_uldivmod>
 8002f04:	0002      	movs	r2, r0
 8002f06:	000b      	movs	r3, r1
 8002f08:	0013      	movs	r3, r2
 8002f0a:	62bb      	str	r3, [r7, #40]	@ 0x28
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8002f0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f0e:	23c0      	movs	r3, #192	@ 0xc0
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	429a      	cmp	r2, r3
 8002f14:	d309      	bcc.n	8002f2a <UART_SetConfig+0x302>
 8002f16:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f18:	2380      	movs	r3, #128	@ 0x80
 8002f1a:	035b      	lsls	r3, r3, #13
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d204      	bcs.n	8002f2a <UART_SetConfig+0x302>
        {
          huart->Instance->BRR = usartdiv;
 8002f20:	69fb      	ldr	r3, [r7, #28]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8002f26:	60da      	str	r2, [r3, #12]
 8002f28:	e0ea      	b.n	8003100 <UART_SetConfig+0x4d8>
        }
        else
        {
          ret = HAL_ERROR;
 8002f2a:	231a      	movs	r3, #26
 8002f2c:	2218      	movs	r2, #24
 8002f2e:	189b      	adds	r3, r3, r2
 8002f30:	19db      	adds	r3, r3, r7
 8002f32:	2201      	movs	r2, #1
 8002f34:	701a      	strb	r2, [r3, #0]
 8002f36:	e0e3      	b.n	8003100 <UART_SetConfig+0x4d8>
        }
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002f38:	69fb      	ldr	r3, [r7, #28]
 8002f3a:	69da      	ldr	r2, [r3, #28]
 8002f3c:	2380      	movs	r3, #128	@ 0x80
 8002f3e:	021b      	lsls	r3, r3, #8
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d000      	beq.n	8002f46 <UART_SetConfig+0x31e>
 8002f44:	e085      	b.n	8003052 <UART_SetConfig+0x42a>
  {
    switch (clocksource)
 8002f46:	231b      	movs	r3, #27
 8002f48:	2218      	movs	r2, #24
 8002f4a:	189b      	adds	r3, r3, r2
 8002f4c:	19db      	adds	r3, r3, r7
 8002f4e:	781b      	ldrb	r3, [r3, #0]
 8002f50:	2b08      	cmp	r3, #8
 8002f52:	d837      	bhi.n	8002fc4 <UART_SetConfig+0x39c>
 8002f54:	009a      	lsls	r2, r3, #2
 8002f56:	4b10      	ldr	r3, [pc, #64]	@ (8002f98 <UART_SetConfig+0x370>)
 8002f58:	18d3      	adds	r3, r2, r3
 8002f5a:	681b      	ldr	r3, [r3, #0]
 8002f5c:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8002f5e:	f7ff f853 	bl	8002008 <HAL_RCC_GetPCLK1Freq>
 8002f62:	0003      	movs	r3, r0
 8002f64:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002f66:	e036      	b.n	8002fd6 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8002f68:	f7ff f864 	bl	8002034 <HAL_RCC_GetPCLK2Freq>
 8002f6c:	0003      	movs	r3, r0
 8002f6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002f70:	e031      	b.n	8002fd6 <UART_SetConfig+0x3ae>
 8002f72:	46c0      	nop			@ (mov r8, r8)
 8002f74:	efff69f3 	.word	0xefff69f3
 8002f78:	ffffcfff 	.word	0xffffcfff
 8002f7c:	40004800 	.word	0x40004800
 8002f80:	fffff4ff 	.word	0xfffff4ff
 8002f84:	40013800 	.word	0x40013800
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	40004400 	.word	0x40004400
 8002f90:	003d0900 	.word	0x003d0900
 8002f94:	00f42400 	.word	0x00f42400
 8002f98:	08003fe0 	.word	0x08003fe0
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8002f9c:	4b60      	ldr	r3, [pc, #384]	@ (8003120 <UART_SetConfig+0x4f8>)
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	2210      	movs	r2, #16
 8002fa2:	4013      	ands	r3, r2
 8002fa4:	d002      	beq.n	8002fac <UART_SetConfig+0x384>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8002fa6:	4b5f      	ldr	r3, [pc, #380]	@ (8003124 <UART_SetConfig+0x4fc>)
 8002fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8002faa:	e014      	b.n	8002fd6 <UART_SetConfig+0x3ae>
          pclk = (uint32_t) HSI_VALUE;
 8002fac:	4b5e      	ldr	r3, [pc, #376]	@ (8003128 <UART_SetConfig+0x500>)
 8002fae:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002fb0:	e011      	b.n	8002fd6 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8002fb2:	f7fe ff99 	bl	8001ee8 <HAL_RCC_GetSysClockFreq>
 8002fb6:	0003      	movs	r3, r0
 8002fb8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002fba:	e00c      	b.n	8002fd6 <UART_SetConfig+0x3ae>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8002fbc:	2380      	movs	r3, #128	@ 0x80
 8002fbe:	021b      	lsls	r3, r3, #8
 8002fc0:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8002fc2:	e008      	b.n	8002fd6 <UART_SetConfig+0x3ae>
      default:
        pclk = 0U;
 8002fc4:	2300      	movs	r3, #0
 8002fc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 8002fc8:	231a      	movs	r3, #26
 8002fca:	2218      	movs	r2, #24
 8002fcc:	189b      	adds	r3, r3, r2
 8002fce:	19db      	adds	r3, r3, r7
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	701a      	strb	r2, [r3, #0]
        break;
 8002fd4:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8002fd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fd8:	2b00      	cmp	r3, #0
 8002fda:	d100      	bne.n	8002fde <UART_SetConfig+0x3b6>
 8002fdc:	e090      	b.n	8003100 <UART_SetConfig+0x4d8>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8002fde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002fe0:	005a      	lsls	r2, r3, #1
 8002fe2:	69fb      	ldr	r3, [r7, #28]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	085b      	lsrs	r3, r3, #1
 8002fe8:	18d2      	adds	r2, r2, r3
 8002fea:	69fb      	ldr	r3, [r7, #28]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	0019      	movs	r1, r3
 8002ff0:	0010      	movs	r0, r2
 8002ff2:	f7fd f89b 	bl	800012c <__udivsi3>
 8002ff6:	0003      	movs	r3, r0
 8002ff8:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8002ffa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ffc:	2b0f      	cmp	r3, #15
 8002ffe:	d921      	bls.n	8003044 <UART_SetConfig+0x41c>
 8003000:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003002:	2380      	movs	r3, #128	@ 0x80
 8003004:	025b      	lsls	r3, r3, #9
 8003006:	429a      	cmp	r2, r3
 8003008:	d21c      	bcs.n	8003044 <UART_SetConfig+0x41c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800300a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800300c:	b29a      	uxth	r2, r3
 800300e:	200e      	movs	r0, #14
 8003010:	2418      	movs	r4, #24
 8003012:	1903      	adds	r3, r0, r4
 8003014:	19db      	adds	r3, r3, r7
 8003016:	210f      	movs	r1, #15
 8003018:	438a      	bics	r2, r1
 800301a:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800301c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800301e:	085b      	lsrs	r3, r3, #1
 8003020:	b29b      	uxth	r3, r3
 8003022:	2207      	movs	r2, #7
 8003024:	4013      	ands	r3, r2
 8003026:	b299      	uxth	r1, r3
 8003028:	1903      	adds	r3, r0, r4
 800302a:	19db      	adds	r3, r3, r7
 800302c:	1902      	adds	r2, r0, r4
 800302e:	19d2      	adds	r2, r2, r7
 8003030:	8812      	ldrh	r2, [r2, #0]
 8003032:	430a      	orrs	r2, r1
 8003034:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003036:	69fb      	ldr	r3, [r7, #28]
 8003038:	681b      	ldr	r3, [r3, #0]
 800303a:	1902      	adds	r2, r0, r4
 800303c:	19d2      	adds	r2, r2, r7
 800303e:	8812      	ldrh	r2, [r2, #0]
 8003040:	60da      	str	r2, [r3, #12]
 8003042:	e05d      	b.n	8003100 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 8003044:	231a      	movs	r3, #26
 8003046:	2218      	movs	r2, #24
 8003048:	189b      	adds	r3, r3, r2
 800304a:	19db      	adds	r3, r3, r7
 800304c:	2201      	movs	r2, #1
 800304e:	701a      	strb	r2, [r3, #0]
 8003050:	e056      	b.n	8003100 <UART_SetConfig+0x4d8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003052:	231b      	movs	r3, #27
 8003054:	2218      	movs	r2, #24
 8003056:	189b      	adds	r3, r3, r2
 8003058:	19db      	adds	r3, r3, r7
 800305a:	781b      	ldrb	r3, [r3, #0]
 800305c:	2b08      	cmp	r3, #8
 800305e:	d822      	bhi.n	80030a6 <UART_SetConfig+0x47e>
 8003060:	009a      	lsls	r2, r3, #2
 8003062:	4b32      	ldr	r3, [pc, #200]	@ (800312c <UART_SetConfig+0x504>)
 8003064:	18d3      	adds	r3, r2, r3
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	469f      	mov	pc, r3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800306a:	f7fe ffcd 	bl	8002008 <HAL_RCC_GetPCLK1Freq>
 800306e:	0003      	movs	r3, r0
 8003070:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003072:	e021      	b.n	80030b8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003074:	f7fe ffde 	bl	8002034 <HAL_RCC_GetPCLK2Freq>
 8003078:	0003      	movs	r3, r0
 800307a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800307c:	e01c      	b.n	80030b8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800307e:	4b28      	ldr	r3, [pc, #160]	@ (8003120 <UART_SetConfig+0x4f8>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	2210      	movs	r2, #16
 8003084:	4013      	ands	r3, r2
 8003086:	d002      	beq.n	800308e <UART_SetConfig+0x466>
        {
          pclk = (uint32_t)(HSI_VALUE >> 2U);
 8003088:	4b26      	ldr	r3, [pc, #152]	@ (8003124 <UART_SetConfig+0x4fc>)
 800308a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800308c:	e014      	b.n	80030b8 <UART_SetConfig+0x490>
          pclk = (uint32_t) HSI_VALUE;
 800308e:	4b26      	ldr	r3, [pc, #152]	@ (8003128 <UART_SetConfig+0x500>)
 8003090:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 8003092:	e011      	b.n	80030b8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003094:	f7fe ff28 	bl	8001ee8 <HAL_RCC_GetSysClockFreq>
 8003098:	0003      	movs	r3, r0
 800309a:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 800309c:	e00c      	b.n	80030b8 <UART_SetConfig+0x490>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800309e:	2380      	movs	r3, #128	@ 0x80
 80030a0:	021b      	lsls	r3, r3, #8
 80030a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
        break;
 80030a4:	e008      	b.n	80030b8 <UART_SetConfig+0x490>
      default:
        pclk = 0U;
 80030a6:	2300      	movs	r3, #0
 80030a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
        ret = HAL_ERROR;
 80030aa:	231a      	movs	r3, #26
 80030ac:	2218      	movs	r2, #24
 80030ae:	189b      	adds	r3, r3, r2
 80030b0:	19db      	adds	r3, r3, r7
 80030b2:	2201      	movs	r2, #1
 80030b4:	701a      	strb	r2, [r3, #0]
        break;
 80030b6:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 80030b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d020      	beq.n	8003100 <UART_SetConfig+0x4d8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80030be:	69fb      	ldr	r3, [r7, #28]
 80030c0:	685b      	ldr	r3, [r3, #4]
 80030c2:	085a      	lsrs	r2, r3, #1
 80030c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80030c6:	18d2      	adds	r2, r2, r3
 80030c8:	69fb      	ldr	r3, [r7, #28]
 80030ca:	685b      	ldr	r3, [r3, #4]
 80030cc:	0019      	movs	r1, r3
 80030ce:	0010      	movs	r0, r2
 80030d0:	f7fd f82c 	bl	800012c <__udivsi3>
 80030d4:	0003      	movs	r3, r0
 80030d6:	62bb      	str	r3, [r7, #40]	@ 0x28
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80030d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030da:	2b0f      	cmp	r3, #15
 80030dc:	d90a      	bls.n	80030f4 <UART_SetConfig+0x4cc>
 80030de:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80030e0:	2380      	movs	r3, #128	@ 0x80
 80030e2:	025b      	lsls	r3, r3, #9
 80030e4:	429a      	cmp	r2, r3
 80030e6:	d205      	bcs.n	80030f4 <UART_SetConfig+0x4cc>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80030e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ea:	b29a      	uxth	r2, r3
 80030ec:	69fb      	ldr	r3, [r7, #28]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	60da      	str	r2, [r3, #12]
 80030f2:	e005      	b.n	8003100 <UART_SetConfig+0x4d8>
      }
      else
      {
        ret = HAL_ERROR;
 80030f4:	231a      	movs	r3, #26
 80030f6:	2218      	movs	r2, #24
 80030f8:	189b      	adds	r3, r3, r2
 80030fa:	19db      	adds	r3, r3, r7
 80030fc:	2201      	movs	r2, #1
 80030fe:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	2200      	movs	r2, #0
 8003104:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8003106:	69fb      	ldr	r3, [r7, #28]
 8003108:	2200      	movs	r2, #0
 800310a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 800310c:	231a      	movs	r3, #26
 800310e:	2218      	movs	r2, #24
 8003110:	189b      	adds	r3, r3, r2
 8003112:	19db      	adds	r3, r3, r7
 8003114:	781b      	ldrb	r3, [r3, #0]
}
 8003116:	0018      	movs	r0, r3
 8003118:	46bd      	mov	sp, r7
 800311a:	b00e      	add	sp, #56	@ 0x38
 800311c:	bdb0      	pop	{r4, r5, r7, pc}
 800311e:	46c0      	nop			@ (mov r8, r8)
 8003120:	40021000 	.word	0x40021000
 8003124:	003d0900 	.word	0x003d0900
 8003128:	00f42400 	.word	0x00f42400
 800312c:	08004004 	.word	0x08004004

08003130 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003130:	b580      	push	{r7, lr}
 8003132:	b082      	sub	sp, #8
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800313c:	2208      	movs	r2, #8
 800313e:	4013      	ands	r3, r2
 8003140:	d00b      	beq.n	800315a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	4a4a      	ldr	r2, [pc, #296]	@ (8003274 <UART_AdvFeatureConfig+0x144>)
 800314a:	4013      	ands	r3, r2
 800314c:	0019      	movs	r1, r3
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	430a      	orrs	r2, r1
 8003158:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315e:	2201      	movs	r2, #1
 8003160:	4013      	ands	r3, r2
 8003162:	d00b      	beq.n	800317c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	4a43      	ldr	r2, [pc, #268]	@ (8003278 <UART_AdvFeatureConfig+0x148>)
 800316c:	4013      	ands	r3, r2
 800316e:	0019      	movs	r1, r3
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	430a      	orrs	r2, r1
 800317a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003180:	2202      	movs	r2, #2
 8003182:	4013      	ands	r3, r2
 8003184:	d00b      	beq.n	800319e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	685b      	ldr	r3, [r3, #4]
 800318c:	4a3b      	ldr	r2, [pc, #236]	@ (800327c <UART_AdvFeatureConfig+0x14c>)
 800318e:	4013      	ands	r3, r2
 8003190:	0019      	movs	r1, r3
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003196:	687b      	ldr	r3, [r7, #4]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	430a      	orrs	r2, r1
 800319c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031a2:	2204      	movs	r2, #4
 80031a4:	4013      	ands	r3, r2
 80031a6:	d00b      	beq.n	80031c0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	685b      	ldr	r3, [r3, #4]
 80031ae:	4a34      	ldr	r2, [pc, #208]	@ (8003280 <UART_AdvFeatureConfig+0x150>)
 80031b0:	4013      	ands	r3, r2
 80031b2:	0019      	movs	r1, r3
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	430a      	orrs	r2, r1
 80031be:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c4:	2210      	movs	r2, #16
 80031c6:	4013      	ands	r3, r2
 80031c8:	d00b      	beq.n	80031e2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	689b      	ldr	r3, [r3, #8]
 80031d0:	4a2c      	ldr	r2, [pc, #176]	@ (8003284 <UART_AdvFeatureConfig+0x154>)
 80031d2:	4013      	ands	r3, r2
 80031d4:	0019      	movs	r1, r3
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	430a      	orrs	r2, r1
 80031e0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031e6:	2220      	movs	r2, #32
 80031e8:	4013      	ands	r3, r2
 80031ea:	d00b      	beq.n	8003204 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	689b      	ldr	r3, [r3, #8]
 80031f2:	4a25      	ldr	r2, [pc, #148]	@ (8003288 <UART_AdvFeatureConfig+0x158>)
 80031f4:	4013      	ands	r3, r2
 80031f6:	0019      	movs	r1, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	430a      	orrs	r2, r1
 8003202:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003208:	2240      	movs	r2, #64	@ 0x40
 800320a:	4013      	ands	r3, r2
 800320c:	d01d      	beq.n	800324a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	685b      	ldr	r3, [r3, #4]
 8003214:	4a1d      	ldr	r2, [pc, #116]	@ (800328c <UART_AdvFeatureConfig+0x15c>)
 8003216:	4013      	ands	r3, r2
 8003218:	0019      	movs	r1, r3
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	430a      	orrs	r2, r1
 8003224:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800322a:	2380      	movs	r3, #128	@ 0x80
 800322c:	035b      	lsls	r3, r3, #13
 800322e:	429a      	cmp	r2, r3
 8003230:	d10b      	bne.n	800324a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	685b      	ldr	r3, [r3, #4]
 8003238:	4a15      	ldr	r2, [pc, #84]	@ (8003290 <UART_AdvFeatureConfig+0x160>)
 800323a:	4013      	ands	r3, r2
 800323c:	0019      	movs	r1, r3
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	430a      	orrs	r2, r1
 8003248:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800324e:	2280      	movs	r2, #128	@ 0x80
 8003250:	4013      	ands	r3, r2
 8003252:	d00b      	beq.n	800326c <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	4a0e      	ldr	r2, [pc, #56]	@ (8003294 <UART_AdvFeatureConfig+0x164>)
 800325c:	4013      	ands	r3, r2
 800325e:	0019      	movs	r1, r3
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	430a      	orrs	r2, r1
 800326a:	605a      	str	r2, [r3, #4]
  }
}
 800326c:	46c0      	nop			@ (mov r8, r8)
 800326e:	46bd      	mov	sp, r7
 8003270:	b002      	add	sp, #8
 8003272:	bd80      	pop	{r7, pc}
 8003274:	ffff7fff 	.word	0xffff7fff
 8003278:	fffdffff 	.word	0xfffdffff
 800327c:	fffeffff 	.word	0xfffeffff
 8003280:	fffbffff 	.word	0xfffbffff
 8003284:	ffffefff 	.word	0xffffefff
 8003288:	ffffdfff 	.word	0xffffdfff
 800328c:	ffefffff 	.word	0xffefffff
 8003290:	ff9fffff 	.word	0xff9fffff
 8003294:	fff7ffff 	.word	0xfff7ffff

08003298 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	b092      	sub	sp, #72	@ 0x48
 800329c:	af02      	add	r7, sp, #8
 800329e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	2284      	movs	r2, #132	@ 0x84
 80032a4:	2100      	movs	r1, #0
 80032a6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80032a8:	f7fd fdce 	bl	8000e48 <HAL_GetTick>
 80032ac:	0003      	movs	r3, r0
 80032ae:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2208      	movs	r2, #8
 80032b8:	4013      	ands	r3, r2
 80032ba:	2b08      	cmp	r3, #8
 80032bc:	d12c      	bne.n	8003318 <UART_CheckIdleState+0x80>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80032be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80032c0:	2280      	movs	r2, #128	@ 0x80
 80032c2:	0391      	lsls	r1, r2, #14
 80032c4:	6878      	ldr	r0, [r7, #4]
 80032c6:	4a46      	ldr	r2, [pc, #280]	@ (80033e0 <UART_CheckIdleState+0x148>)
 80032c8:	9200      	str	r2, [sp, #0]
 80032ca:	2200      	movs	r2, #0
 80032cc:	f000 f88c 	bl	80033e8 <UART_WaitOnFlagUntilTimeout>
 80032d0:	1e03      	subs	r3, r0, #0
 80032d2:	d021      	beq.n	8003318 <UART_CheckIdleState+0x80>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80032d4:	f3ef 8310 	mrs	r3, PRIMASK
 80032d8:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 80032da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80032dc:	63bb      	str	r3, [r7, #56]	@ 0x38
 80032de:	2301      	movs	r3, #1
 80032e0:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032e4:	f383 8810 	msr	PRIMASK, r3
}
 80032e8:	46c0      	nop			@ (mov r8, r8)
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	681b      	ldr	r3, [r3, #0]
 80032ee:	681a      	ldr	r2, [r3, #0]
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2180      	movs	r1, #128	@ 0x80
 80032f6:	438a      	bics	r2, r1
 80032f8:	601a      	str	r2, [r3, #0]
 80032fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80032fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80032fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003300:	f383 8810 	msr	PRIMASK, r3
}
 8003304:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2220      	movs	r2, #32
 800330a:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2278      	movs	r2, #120	@ 0x78
 8003310:	2100      	movs	r1, #0
 8003312:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003314:	2303      	movs	r3, #3
 8003316:	e05f      	b.n	80033d8 <UART_CheckIdleState+0x140>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	681b      	ldr	r3, [r3, #0]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	2204      	movs	r2, #4
 8003320:	4013      	ands	r3, r2
 8003322:	2b04      	cmp	r3, #4
 8003324:	d146      	bne.n	80033b4 <UART_CheckIdleState+0x11c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003326:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003328:	2280      	movs	r2, #128	@ 0x80
 800332a:	03d1      	lsls	r1, r2, #15
 800332c:	6878      	ldr	r0, [r7, #4]
 800332e:	4a2c      	ldr	r2, [pc, #176]	@ (80033e0 <UART_CheckIdleState+0x148>)
 8003330:	9200      	str	r2, [sp, #0]
 8003332:	2200      	movs	r2, #0
 8003334:	f000 f858 	bl	80033e8 <UART_WaitOnFlagUntilTimeout>
 8003338:	1e03      	subs	r3, r0, #0
 800333a:	d03b      	beq.n	80033b4 <UART_CheckIdleState+0x11c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800333c:	f3ef 8310 	mrs	r3, PRIMASK
 8003340:	60fb      	str	r3, [r7, #12]
  return(result);
 8003342:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003344:	637b      	str	r3, [r7, #52]	@ 0x34
 8003346:	2301      	movs	r3, #1
 8003348:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800334a:	693b      	ldr	r3, [r7, #16]
 800334c:	f383 8810 	msr	PRIMASK, r3
}
 8003350:	46c0      	nop			@ (mov r8, r8)
 8003352:	687b      	ldr	r3, [r7, #4]
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	681a      	ldr	r2, [r3, #0]
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	681b      	ldr	r3, [r3, #0]
 800335c:	4921      	ldr	r1, [pc, #132]	@ (80033e4 <UART_CheckIdleState+0x14c>)
 800335e:	400a      	ands	r2, r1
 8003360:	601a      	str	r2, [r3, #0]
 8003362:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003364:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003366:	697b      	ldr	r3, [r7, #20]
 8003368:	f383 8810 	msr	PRIMASK, r3
}
 800336c:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800336e:	f3ef 8310 	mrs	r3, PRIMASK
 8003372:	61bb      	str	r3, [r7, #24]
  return(result);
 8003374:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003376:	633b      	str	r3, [r7, #48]	@ 0x30
 8003378:	2301      	movs	r3, #1
 800337a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800337c:	69fb      	ldr	r3, [r7, #28]
 800337e:	f383 8810 	msr	PRIMASK, r3
}
 8003382:	46c0      	nop			@ (mov r8, r8)
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	681b      	ldr	r3, [r3, #0]
 8003388:	689a      	ldr	r2, [r3, #8]
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	2101      	movs	r1, #1
 8003390:	438a      	bics	r2, r1
 8003392:	609a      	str	r2, [r3, #8]
 8003394:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003396:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003398:	6a3b      	ldr	r3, [r7, #32]
 800339a:	f383 8810 	msr	PRIMASK, r3
}
 800339e:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	2280      	movs	r2, #128	@ 0x80
 80033a4:	2120      	movs	r1, #32
 80033a6:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	2278      	movs	r2, #120	@ 0x78
 80033ac:	2100      	movs	r1, #0
 80033ae:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80033b0:	2303      	movs	r3, #3
 80033b2:	e011      	b.n	80033d8 <UART_CheckIdleState+0x140>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2220      	movs	r2, #32
 80033b8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80033ba:	687b      	ldr	r3, [r7, #4]
 80033bc:	2280      	movs	r2, #128	@ 0x80
 80033be:	2120      	movs	r1, #32
 80033c0:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	2200      	movs	r2, #0
 80033c6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	2200      	movs	r2, #0
 80033cc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80033ce:	687b      	ldr	r3, [r7, #4]
 80033d0:	2278      	movs	r2, #120	@ 0x78
 80033d2:	2100      	movs	r1, #0
 80033d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80033d6:	2300      	movs	r3, #0
}
 80033d8:	0018      	movs	r0, r3
 80033da:	46bd      	mov	sp, r7
 80033dc:	b010      	add	sp, #64	@ 0x40
 80033de:	bd80      	pop	{r7, pc}
 80033e0:	01ffffff 	.word	0x01ffffff
 80033e4:	fffffedf 	.word	0xfffffedf

080033e8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80033e8:	b580      	push	{r7, lr}
 80033ea:	b084      	sub	sp, #16
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	60f8      	str	r0, [r7, #12]
 80033f0:	60b9      	str	r1, [r7, #8]
 80033f2:	603b      	str	r3, [r7, #0]
 80033f4:	1dfb      	adds	r3, r7, #7
 80033f6:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80033f8:	e051      	b.n	800349e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80033fa:	69bb      	ldr	r3, [r7, #24]
 80033fc:	3301      	adds	r3, #1
 80033fe:	d04e      	beq.n	800349e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003400:	f7fd fd22 	bl	8000e48 <HAL_GetTick>
 8003404:	0002      	movs	r2, r0
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	1ad3      	subs	r3, r2, r3
 800340a:	69ba      	ldr	r2, [r7, #24]
 800340c:	429a      	cmp	r2, r3
 800340e:	d302      	bcc.n	8003416 <UART_WaitOnFlagUntilTimeout+0x2e>
 8003410:	69bb      	ldr	r3, [r7, #24]
 8003412:	2b00      	cmp	r3, #0
 8003414:	d101      	bne.n	800341a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e051      	b.n	80034be <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	2204      	movs	r2, #4
 8003422:	4013      	ands	r3, r2
 8003424:	d03b      	beq.n	800349e <UART_WaitOnFlagUntilTimeout+0xb6>
 8003426:	68bb      	ldr	r3, [r7, #8]
 8003428:	2b80      	cmp	r3, #128	@ 0x80
 800342a:	d038      	beq.n	800349e <UART_WaitOnFlagUntilTimeout+0xb6>
 800342c:	68bb      	ldr	r3, [r7, #8]
 800342e:	2b40      	cmp	r3, #64	@ 0x40
 8003430:	d035      	beq.n	800349e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	69db      	ldr	r3, [r3, #28]
 8003438:	2208      	movs	r2, #8
 800343a:	4013      	ands	r3, r2
 800343c:	2b08      	cmp	r3, #8
 800343e:	d111      	bne.n	8003464 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	2208      	movs	r2, #8
 8003446:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	0018      	movs	r0, r3
 800344c:	f000 f83c 	bl	80034c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	2284      	movs	r2, #132	@ 0x84
 8003454:	2108      	movs	r1, #8
 8003456:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	2278      	movs	r2, #120	@ 0x78
 800345c:	2100      	movs	r1, #0
 800345e:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 8003460:	2301      	movs	r3, #1
 8003462:	e02c      	b.n	80034be <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	681b      	ldr	r3, [r3, #0]
 8003468:	69da      	ldr	r2, [r3, #28]
 800346a:	2380      	movs	r3, #128	@ 0x80
 800346c:	011b      	lsls	r3, r3, #4
 800346e:	401a      	ands	r2, r3
 8003470:	2380      	movs	r3, #128	@ 0x80
 8003472:	011b      	lsls	r3, r3, #4
 8003474:	429a      	cmp	r2, r3
 8003476:	d112      	bne.n	800349e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	2280      	movs	r2, #128	@ 0x80
 800347e:	0112      	lsls	r2, r2, #4
 8003480:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	0018      	movs	r0, r3
 8003486:	f000 f81f 	bl	80034c8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800348a:	68fb      	ldr	r3, [r7, #12]
 800348c:	2284      	movs	r2, #132	@ 0x84
 800348e:	2120      	movs	r1, #32
 8003490:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2278      	movs	r2, #120	@ 0x78
 8003496:	2100      	movs	r1, #0
 8003498:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e00f      	b.n	80034be <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	69db      	ldr	r3, [r3, #28]
 80034a4:	68ba      	ldr	r2, [r7, #8]
 80034a6:	4013      	ands	r3, r2
 80034a8:	68ba      	ldr	r2, [r7, #8]
 80034aa:	1ad3      	subs	r3, r2, r3
 80034ac:	425a      	negs	r2, r3
 80034ae:	4153      	adcs	r3, r2
 80034b0:	b2db      	uxtb	r3, r3
 80034b2:	001a      	movs	r2, r3
 80034b4:	1dfb      	adds	r3, r7, #7
 80034b6:	781b      	ldrb	r3, [r3, #0]
 80034b8:	429a      	cmp	r2, r3
 80034ba:	d09e      	beq.n	80033fa <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80034bc:	2300      	movs	r3, #0
}
 80034be:	0018      	movs	r0, r3
 80034c0:	46bd      	mov	sp, r7
 80034c2:	b004      	add	sp, #16
 80034c4:	bd80      	pop	{r7, pc}
	...

080034c8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80034c8:	b580      	push	{r7, lr}
 80034ca:	b08e      	sub	sp, #56	@ 0x38
 80034cc:	af00      	add	r7, sp, #0
 80034ce:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80034d0:	f3ef 8310 	mrs	r3, PRIMASK
 80034d4:	617b      	str	r3, [r7, #20]
  return(result);
 80034d6:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80034d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80034da:	2301      	movs	r3, #1
 80034dc:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034de:	69bb      	ldr	r3, [r7, #24]
 80034e0:	f383 8810 	msr	PRIMASK, r3
}
 80034e4:	46c0      	nop			@ (mov r8, r8)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	681a      	ldr	r2, [r3, #0]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	4926      	ldr	r1, [pc, #152]	@ (800358c <UART_EndRxTransfer+0xc4>)
 80034f2:	400a      	ands	r2, r1
 80034f4:	601a      	str	r2, [r3, #0]
 80034f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80034f8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80034fa:	69fb      	ldr	r3, [r7, #28]
 80034fc:	f383 8810 	msr	PRIMASK, r3
}
 8003500:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003502:	f3ef 8310 	mrs	r3, PRIMASK
 8003506:	623b      	str	r3, [r7, #32]
  return(result);
 8003508:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800350a:	633b      	str	r3, [r7, #48]	@ 0x30
 800350c:	2301      	movs	r3, #1
 800350e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003510:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003512:	f383 8810 	msr	PRIMASK, r3
}
 8003516:	46c0      	nop			@ (mov r8, r8)
 8003518:	687b      	ldr	r3, [r7, #4]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	689a      	ldr	r2, [r3, #8]
 800351e:	687b      	ldr	r3, [r7, #4]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	2101      	movs	r1, #1
 8003524:	438a      	bics	r2, r1
 8003526:	609a      	str	r2, [r3, #8]
 8003528:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800352a:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800352c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800352e:	f383 8810 	msr	PRIMASK, r3
}
 8003532:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003538:	2b01      	cmp	r3, #1
 800353a:	d118      	bne.n	800356e <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800353c:	f3ef 8310 	mrs	r3, PRIMASK
 8003540:	60bb      	str	r3, [r7, #8]
  return(result);
 8003542:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003544:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8003546:	2301      	movs	r3, #1
 8003548:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800354a:	68fb      	ldr	r3, [r7, #12]
 800354c:	f383 8810 	msr	PRIMASK, r3
}
 8003550:	46c0      	nop			@ (mov r8, r8)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	681a      	ldr	r2, [r3, #0]
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2110      	movs	r1, #16
 800355e:	438a      	bics	r2, r1
 8003560:	601a      	str	r2, [r3, #0]
 8003562:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003564:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	f383 8810 	msr	PRIMASK, r3
}
 800356c:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2280      	movs	r2, #128	@ 0x80
 8003572:	2120      	movs	r1, #32
 8003574:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	2200      	movs	r2, #0
 800357a:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2200      	movs	r2, #0
 8003580:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8003582:	46c0      	nop			@ (mov r8, r8)
 8003584:	46bd      	mov	sp, r7
 8003586:	b00e      	add	sp, #56	@ 0x38
 8003588:	bd80      	pop	{r7, pc}
 800358a:	46c0      	nop			@ (mov r8, r8)
 800358c:	fffffedf 	.word	0xfffffedf

08003590 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	b084      	sub	sp, #16
 8003594:	af00      	add	r7, sp, #0
 8003596:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800359c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	225a      	movs	r2, #90	@ 0x5a
 80035a2:	2100      	movs	r1, #0
 80035a4:	5299      	strh	r1, [r3, r2]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80035a6:	68fb      	ldr	r3, [r7, #12]
 80035a8:	0018      	movs	r0, r3
 80035aa:	f7ff fb29 	bl	8002c00 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80035ae:	46c0      	nop			@ (mov r8, r8)
 80035b0:	46bd      	mov	sp, r7
 80035b2:	b004      	add	sp, #16
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b086      	sub	sp, #24
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035be:	f3ef 8310 	mrs	r3, PRIMASK
 80035c2:	60bb      	str	r3, [r7, #8]
  return(result);
 80035c4:	68bb      	ldr	r3, [r7, #8]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80035c6:	617b      	str	r3, [r7, #20]
 80035c8:	2301      	movs	r3, #1
 80035ca:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	f383 8810 	msr	PRIMASK, r3
}
 80035d2:	46c0      	nop			@ (mov r8, r8)
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	681a      	ldr	r2, [r3, #0]
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	2140      	movs	r1, #64	@ 0x40
 80035e0:	438a      	bics	r2, r1
 80035e2:	601a      	str	r2, [r3, #0]
 80035e4:	697b      	ldr	r3, [r7, #20]
 80035e6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035e8:	693b      	ldr	r3, [r7, #16]
 80035ea:	f383 8810 	msr	PRIMASK, r3
}
 80035ee:	46c0      	nop			@ (mov r8, r8)

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	2220      	movs	r2, #32
 80035f4:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	2200      	movs	r2, #0
 80035fa:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	0018      	movs	r0, r3
 8003600:	f7ff faf6 	bl	8002bf0 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003604:	46c0      	nop			@ (mov r8, r8)
 8003606:	46bd      	mov	sp, r7
 8003608:	b006      	add	sp, #24
 800360a:	bd80      	pop	{r7, pc}

0800360c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b082      	sub	sp, #8
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8003614:	46c0      	nop			@ (mov r8, r8)
 8003616:	46bd      	mov	sp, r7
 8003618:	b002      	add	sp, #8
 800361a:	bd80      	pop	{r7, pc}

0800361c <sniprintf>:
 800361c:	b40c      	push	{r2, r3}
 800361e:	b530      	push	{r4, r5, lr}
 8003620:	4b18      	ldr	r3, [pc, #96]	@ (8003684 <sniprintf+0x68>)
 8003622:	000c      	movs	r4, r1
 8003624:	681d      	ldr	r5, [r3, #0]
 8003626:	b09d      	sub	sp, #116	@ 0x74
 8003628:	2900      	cmp	r1, #0
 800362a:	da08      	bge.n	800363e <sniprintf+0x22>
 800362c:	238b      	movs	r3, #139	@ 0x8b
 800362e:	2001      	movs	r0, #1
 8003630:	602b      	str	r3, [r5, #0]
 8003632:	4240      	negs	r0, r0
 8003634:	b01d      	add	sp, #116	@ 0x74
 8003636:	bc30      	pop	{r4, r5}
 8003638:	bc08      	pop	{r3}
 800363a:	b002      	add	sp, #8
 800363c:	4718      	bx	r3
 800363e:	2382      	movs	r3, #130	@ 0x82
 8003640:	466a      	mov	r2, sp
 8003642:	009b      	lsls	r3, r3, #2
 8003644:	8293      	strh	r3, [r2, #20]
 8003646:	2300      	movs	r3, #0
 8003648:	9002      	str	r0, [sp, #8]
 800364a:	931b      	str	r3, [sp, #108]	@ 0x6c
 800364c:	9006      	str	r0, [sp, #24]
 800364e:	4299      	cmp	r1, r3
 8003650:	d000      	beq.n	8003654 <sniprintf+0x38>
 8003652:	1e4b      	subs	r3, r1, #1
 8003654:	9304      	str	r3, [sp, #16]
 8003656:	9307      	str	r3, [sp, #28]
 8003658:	2301      	movs	r3, #1
 800365a:	466a      	mov	r2, sp
 800365c:	425b      	negs	r3, r3
 800365e:	82d3      	strh	r3, [r2, #22]
 8003660:	0028      	movs	r0, r5
 8003662:	ab21      	add	r3, sp, #132	@ 0x84
 8003664:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003666:	a902      	add	r1, sp, #8
 8003668:	9301      	str	r3, [sp, #4]
 800366a:	f000 f99d 	bl	80039a8 <_svfiprintf_r>
 800366e:	1c43      	adds	r3, r0, #1
 8003670:	da01      	bge.n	8003676 <sniprintf+0x5a>
 8003672:	238b      	movs	r3, #139	@ 0x8b
 8003674:	602b      	str	r3, [r5, #0]
 8003676:	2c00      	cmp	r4, #0
 8003678:	d0dc      	beq.n	8003634 <sniprintf+0x18>
 800367a:	2200      	movs	r2, #0
 800367c:	9b02      	ldr	r3, [sp, #8]
 800367e:	701a      	strb	r2, [r3, #0]
 8003680:	e7d8      	b.n	8003634 <sniprintf+0x18>
 8003682:	46c0      	nop			@ (mov r8, r8)
 8003684:	2000000c 	.word	0x2000000c

08003688 <memset>:
 8003688:	0003      	movs	r3, r0
 800368a:	1882      	adds	r2, r0, r2
 800368c:	4293      	cmp	r3, r2
 800368e:	d100      	bne.n	8003692 <memset+0xa>
 8003690:	4770      	bx	lr
 8003692:	7019      	strb	r1, [r3, #0]
 8003694:	3301      	adds	r3, #1
 8003696:	e7f9      	b.n	800368c <memset+0x4>

08003698 <__errno>:
 8003698:	4b01      	ldr	r3, [pc, #4]	@ (80036a0 <__errno+0x8>)
 800369a:	6818      	ldr	r0, [r3, #0]
 800369c:	4770      	bx	lr
 800369e:	46c0      	nop			@ (mov r8, r8)
 80036a0:	2000000c 	.word	0x2000000c

080036a4 <__libc_init_array>:
 80036a4:	b570      	push	{r4, r5, r6, lr}
 80036a6:	2600      	movs	r6, #0
 80036a8:	4c0c      	ldr	r4, [pc, #48]	@ (80036dc <__libc_init_array+0x38>)
 80036aa:	4d0d      	ldr	r5, [pc, #52]	@ (80036e0 <__libc_init_array+0x3c>)
 80036ac:	1b64      	subs	r4, r4, r5
 80036ae:	10a4      	asrs	r4, r4, #2
 80036b0:	42a6      	cmp	r6, r4
 80036b2:	d109      	bne.n	80036c8 <__libc_init_array+0x24>
 80036b4:	2600      	movs	r6, #0
 80036b6:	f000 fc61 	bl	8003f7c <_init>
 80036ba:	4c0a      	ldr	r4, [pc, #40]	@ (80036e4 <__libc_init_array+0x40>)
 80036bc:	4d0a      	ldr	r5, [pc, #40]	@ (80036e8 <__libc_init_array+0x44>)
 80036be:	1b64      	subs	r4, r4, r5
 80036c0:	10a4      	asrs	r4, r4, #2
 80036c2:	42a6      	cmp	r6, r4
 80036c4:	d105      	bne.n	80036d2 <__libc_init_array+0x2e>
 80036c6:	bd70      	pop	{r4, r5, r6, pc}
 80036c8:	00b3      	lsls	r3, r6, #2
 80036ca:	58eb      	ldr	r3, [r5, r3]
 80036cc:	4798      	blx	r3
 80036ce:	3601      	adds	r6, #1
 80036d0:	e7ee      	b.n	80036b0 <__libc_init_array+0xc>
 80036d2:	00b3      	lsls	r3, r6, #2
 80036d4:	58eb      	ldr	r3, [r5, r3]
 80036d6:	4798      	blx	r3
 80036d8:	3601      	adds	r6, #1
 80036da:	e7f2      	b.n	80036c2 <__libc_init_array+0x1e>
 80036dc:	08004064 	.word	0x08004064
 80036e0:	08004064 	.word	0x08004064
 80036e4:	08004068 	.word	0x08004068
 80036e8:	08004064 	.word	0x08004064

080036ec <__retarget_lock_acquire_recursive>:
 80036ec:	4770      	bx	lr

080036ee <__retarget_lock_release_recursive>:
 80036ee:	4770      	bx	lr

080036f0 <_free_r>:
 80036f0:	b570      	push	{r4, r5, r6, lr}
 80036f2:	0005      	movs	r5, r0
 80036f4:	1e0c      	subs	r4, r1, #0
 80036f6:	d010      	beq.n	800371a <_free_r+0x2a>
 80036f8:	3c04      	subs	r4, #4
 80036fa:	6823      	ldr	r3, [r4, #0]
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	da00      	bge.n	8003702 <_free_r+0x12>
 8003700:	18e4      	adds	r4, r4, r3
 8003702:	0028      	movs	r0, r5
 8003704:	f000 f8e0 	bl	80038c8 <__malloc_lock>
 8003708:	4a1d      	ldr	r2, [pc, #116]	@ (8003780 <_free_r+0x90>)
 800370a:	6813      	ldr	r3, [r2, #0]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d105      	bne.n	800371c <_free_r+0x2c>
 8003710:	6063      	str	r3, [r4, #4]
 8003712:	6014      	str	r4, [r2, #0]
 8003714:	0028      	movs	r0, r5
 8003716:	f000 f8df 	bl	80038d8 <__malloc_unlock>
 800371a:	bd70      	pop	{r4, r5, r6, pc}
 800371c:	42a3      	cmp	r3, r4
 800371e:	d908      	bls.n	8003732 <_free_r+0x42>
 8003720:	6820      	ldr	r0, [r4, #0]
 8003722:	1821      	adds	r1, r4, r0
 8003724:	428b      	cmp	r3, r1
 8003726:	d1f3      	bne.n	8003710 <_free_r+0x20>
 8003728:	6819      	ldr	r1, [r3, #0]
 800372a:	685b      	ldr	r3, [r3, #4]
 800372c:	1809      	adds	r1, r1, r0
 800372e:	6021      	str	r1, [r4, #0]
 8003730:	e7ee      	b.n	8003710 <_free_r+0x20>
 8003732:	001a      	movs	r2, r3
 8003734:	685b      	ldr	r3, [r3, #4]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d001      	beq.n	800373e <_free_r+0x4e>
 800373a:	42a3      	cmp	r3, r4
 800373c:	d9f9      	bls.n	8003732 <_free_r+0x42>
 800373e:	6811      	ldr	r1, [r2, #0]
 8003740:	1850      	adds	r0, r2, r1
 8003742:	42a0      	cmp	r0, r4
 8003744:	d10b      	bne.n	800375e <_free_r+0x6e>
 8003746:	6820      	ldr	r0, [r4, #0]
 8003748:	1809      	adds	r1, r1, r0
 800374a:	1850      	adds	r0, r2, r1
 800374c:	6011      	str	r1, [r2, #0]
 800374e:	4283      	cmp	r3, r0
 8003750:	d1e0      	bne.n	8003714 <_free_r+0x24>
 8003752:	6818      	ldr	r0, [r3, #0]
 8003754:	685b      	ldr	r3, [r3, #4]
 8003756:	1841      	adds	r1, r0, r1
 8003758:	6011      	str	r1, [r2, #0]
 800375a:	6053      	str	r3, [r2, #4]
 800375c:	e7da      	b.n	8003714 <_free_r+0x24>
 800375e:	42a0      	cmp	r0, r4
 8003760:	d902      	bls.n	8003768 <_free_r+0x78>
 8003762:	230c      	movs	r3, #12
 8003764:	602b      	str	r3, [r5, #0]
 8003766:	e7d5      	b.n	8003714 <_free_r+0x24>
 8003768:	6820      	ldr	r0, [r4, #0]
 800376a:	1821      	adds	r1, r4, r0
 800376c:	428b      	cmp	r3, r1
 800376e:	d103      	bne.n	8003778 <_free_r+0x88>
 8003770:	6819      	ldr	r1, [r3, #0]
 8003772:	685b      	ldr	r3, [r3, #4]
 8003774:	1809      	adds	r1, r1, r0
 8003776:	6021      	str	r1, [r4, #0]
 8003778:	6063      	str	r3, [r4, #4]
 800377a:	6054      	str	r4, [r2, #4]
 800377c:	e7ca      	b.n	8003714 <_free_r+0x24>
 800377e:	46c0      	nop			@ (mov r8, r8)
 8003780:	200002e0 	.word	0x200002e0

08003784 <sbrk_aligned>:
 8003784:	b570      	push	{r4, r5, r6, lr}
 8003786:	4e0f      	ldr	r6, [pc, #60]	@ (80037c4 <sbrk_aligned+0x40>)
 8003788:	000d      	movs	r5, r1
 800378a:	6831      	ldr	r1, [r6, #0]
 800378c:	0004      	movs	r4, r0
 800378e:	2900      	cmp	r1, #0
 8003790:	d102      	bne.n	8003798 <sbrk_aligned+0x14>
 8003792:	f000 fb95 	bl	8003ec0 <_sbrk_r>
 8003796:	6030      	str	r0, [r6, #0]
 8003798:	0029      	movs	r1, r5
 800379a:	0020      	movs	r0, r4
 800379c:	f000 fb90 	bl	8003ec0 <_sbrk_r>
 80037a0:	1c43      	adds	r3, r0, #1
 80037a2:	d103      	bne.n	80037ac <sbrk_aligned+0x28>
 80037a4:	2501      	movs	r5, #1
 80037a6:	426d      	negs	r5, r5
 80037a8:	0028      	movs	r0, r5
 80037aa:	bd70      	pop	{r4, r5, r6, pc}
 80037ac:	2303      	movs	r3, #3
 80037ae:	1cc5      	adds	r5, r0, #3
 80037b0:	439d      	bics	r5, r3
 80037b2:	42a8      	cmp	r0, r5
 80037b4:	d0f8      	beq.n	80037a8 <sbrk_aligned+0x24>
 80037b6:	1a29      	subs	r1, r5, r0
 80037b8:	0020      	movs	r0, r4
 80037ba:	f000 fb81 	bl	8003ec0 <_sbrk_r>
 80037be:	3001      	adds	r0, #1
 80037c0:	d1f2      	bne.n	80037a8 <sbrk_aligned+0x24>
 80037c2:	e7ef      	b.n	80037a4 <sbrk_aligned+0x20>
 80037c4:	200002dc 	.word	0x200002dc

080037c8 <_malloc_r>:
 80037c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80037ca:	2203      	movs	r2, #3
 80037cc:	1ccb      	adds	r3, r1, #3
 80037ce:	4393      	bics	r3, r2
 80037d0:	3308      	adds	r3, #8
 80037d2:	0005      	movs	r5, r0
 80037d4:	001f      	movs	r7, r3
 80037d6:	2b0c      	cmp	r3, #12
 80037d8:	d234      	bcs.n	8003844 <_malloc_r+0x7c>
 80037da:	270c      	movs	r7, #12
 80037dc:	42b9      	cmp	r1, r7
 80037de:	d833      	bhi.n	8003848 <_malloc_r+0x80>
 80037e0:	0028      	movs	r0, r5
 80037e2:	f000 f871 	bl	80038c8 <__malloc_lock>
 80037e6:	4e37      	ldr	r6, [pc, #220]	@ (80038c4 <_malloc_r+0xfc>)
 80037e8:	6833      	ldr	r3, [r6, #0]
 80037ea:	001c      	movs	r4, r3
 80037ec:	2c00      	cmp	r4, #0
 80037ee:	d12f      	bne.n	8003850 <_malloc_r+0x88>
 80037f0:	0039      	movs	r1, r7
 80037f2:	0028      	movs	r0, r5
 80037f4:	f7ff ffc6 	bl	8003784 <sbrk_aligned>
 80037f8:	0004      	movs	r4, r0
 80037fa:	1c43      	adds	r3, r0, #1
 80037fc:	d15f      	bne.n	80038be <_malloc_r+0xf6>
 80037fe:	6834      	ldr	r4, [r6, #0]
 8003800:	9400      	str	r4, [sp, #0]
 8003802:	9b00      	ldr	r3, [sp, #0]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d14a      	bne.n	800389e <_malloc_r+0xd6>
 8003808:	2c00      	cmp	r4, #0
 800380a:	d052      	beq.n	80038b2 <_malloc_r+0xea>
 800380c:	6823      	ldr	r3, [r4, #0]
 800380e:	0028      	movs	r0, r5
 8003810:	18e3      	adds	r3, r4, r3
 8003812:	9900      	ldr	r1, [sp, #0]
 8003814:	9301      	str	r3, [sp, #4]
 8003816:	f000 fb53 	bl	8003ec0 <_sbrk_r>
 800381a:	9b01      	ldr	r3, [sp, #4]
 800381c:	4283      	cmp	r3, r0
 800381e:	d148      	bne.n	80038b2 <_malloc_r+0xea>
 8003820:	6823      	ldr	r3, [r4, #0]
 8003822:	0028      	movs	r0, r5
 8003824:	1aff      	subs	r7, r7, r3
 8003826:	0039      	movs	r1, r7
 8003828:	f7ff ffac 	bl	8003784 <sbrk_aligned>
 800382c:	3001      	adds	r0, #1
 800382e:	d040      	beq.n	80038b2 <_malloc_r+0xea>
 8003830:	6823      	ldr	r3, [r4, #0]
 8003832:	19db      	adds	r3, r3, r7
 8003834:	6023      	str	r3, [r4, #0]
 8003836:	6833      	ldr	r3, [r6, #0]
 8003838:	685a      	ldr	r2, [r3, #4]
 800383a:	2a00      	cmp	r2, #0
 800383c:	d133      	bne.n	80038a6 <_malloc_r+0xde>
 800383e:	9b00      	ldr	r3, [sp, #0]
 8003840:	6033      	str	r3, [r6, #0]
 8003842:	e019      	b.n	8003878 <_malloc_r+0xb0>
 8003844:	2b00      	cmp	r3, #0
 8003846:	dac9      	bge.n	80037dc <_malloc_r+0x14>
 8003848:	230c      	movs	r3, #12
 800384a:	602b      	str	r3, [r5, #0]
 800384c:	2000      	movs	r0, #0
 800384e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003850:	6821      	ldr	r1, [r4, #0]
 8003852:	1bc9      	subs	r1, r1, r7
 8003854:	d420      	bmi.n	8003898 <_malloc_r+0xd0>
 8003856:	290b      	cmp	r1, #11
 8003858:	d90a      	bls.n	8003870 <_malloc_r+0xa8>
 800385a:	19e2      	adds	r2, r4, r7
 800385c:	6027      	str	r7, [r4, #0]
 800385e:	42a3      	cmp	r3, r4
 8003860:	d104      	bne.n	800386c <_malloc_r+0xa4>
 8003862:	6032      	str	r2, [r6, #0]
 8003864:	6863      	ldr	r3, [r4, #4]
 8003866:	6011      	str	r1, [r2, #0]
 8003868:	6053      	str	r3, [r2, #4]
 800386a:	e005      	b.n	8003878 <_malloc_r+0xb0>
 800386c:	605a      	str	r2, [r3, #4]
 800386e:	e7f9      	b.n	8003864 <_malloc_r+0x9c>
 8003870:	6862      	ldr	r2, [r4, #4]
 8003872:	42a3      	cmp	r3, r4
 8003874:	d10e      	bne.n	8003894 <_malloc_r+0xcc>
 8003876:	6032      	str	r2, [r6, #0]
 8003878:	0028      	movs	r0, r5
 800387a:	f000 f82d 	bl	80038d8 <__malloc_unlock>
 800387e:	0020      	movs	r0, r4
 8003880:	2207      	movs	r2, #7
 8003882:	300b      	adds	r0, #11
 8003884:	1d23      	adds	r3, r4, #4
 8003886:	4390      	bics	r0, r2
 8003888:	1ac2      	subs	r2, r0, r3
 800388a:	4298      	cmp	r0, r3
 800388c:	d0df      	beq.n	800384e <_malloc_r+0x86>
 800388e:	1a1b      	subs	r3, r3, r0
 8003890:	50a3      	str	r3, [r4, r2]
 8003892:	e7dc      	b.n	800384e <_malloc_r+0x86>
 8003894:	605a      	str	r2, [r3, #4]
 8003896:	e7ef      	b.n	8003878 <_malloc_r+0xb0>
 8003898:	0023      	movs	r3, r4
 800389a:	6864      	ldr	r4, [r4, #4]
 800389c:	e7a6      	b.n	80037ec <_malloc_r+0x24>
 800389e:	9c00      	ldr	r4, [sp, #0]
 80038a0:	6863      	ldr	r3, [r4, #4]
 80038a2:	9300      	str	r3, [sp, #0]
 80038a4:	e7ad      	b.n	8003802 <_malloc_r+0x3a>
 80038a6:	001a      	movs	r2, r3
 80038a8:	685b      	ldr	r3, [r3, #4]
 80038aa:	42a3      	cmp	r3, r4
 80038ac:	d1fb      	bne.n	80038a6 <_malloc_r+0xde>
 80038ae:	2300      	movs	r3, #0
 80038b0:	e7da      	b.n	8003868 <_malloc_r+0xa0>
 80038b2:	230c      	movs	r3, #12
 80038b4:	0028      	movs	r0, r5
 80038b6:	602b      	str	r3, [r5, #0]
 80038b8:	f000 f80e 	bl	80038d8 <__malloc_unlock>
 80038bc:	e7c6      	b.n	800384c <_malloc_r+0x84>
 80038be:	6007      	str	r7, [r0, #0]
 80038c0:	e7da      	b.n	8003878 <_malloc_r+0xb0>
 80038c2:	46c0      	nop			@ (mov r8, r8)
 80038c4:	200002e0 	.word	0x200002e0

080038c8 <__malloc_lock>:
 80038c8:	b510      	push	{r4, lr}
 80038ca:	4802      	ldr	r0, [pc, #8]	@ (80038d4 <__malloc_lock+0xc>)
 80038cc:	f7ff ff0e 	bl	80036ec <__retarget_lock_acquire_recursive>
 80038d0:	bd10      	pop	{r4, pc}
 80038d2:	46c0      	nop			@ (mov r8, r8)
 80038d4:	200002d8 	.word	0x200002d8

080038d8 <__malloc_unlock>:
 80038d8:	b510      	push	{r4, lr}
 80038da:	4802      	ldr	r0, [pc, #8]	@ (80038e4 <__malloc_unlock+0xc>)
 80038dc:	f7ff ff07 	bl	80036ee <__retarget_lock_release_recursive>
 80038e0:	bd10      	pop	{r4, pc}
 80038e2:	46c0      	nop			@ (mov r8, r8)
 80038e4:	200002d8 	.word	0x200002d8

080038e8 <__ssputs_r>:
 80038e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038ea:	688e      	ldr	r6, [r1, #8]
 80038ec:	b085      	sub	sp, #20
 80038ee:	001f      	movs	r7, r3
 80038f0:	000c      	movs	r4, r1
 80038f2:	680b      	ldr	r3, [r1, #0]
 80038f4:	9002      	str	r0, [sp, #8]
 80038f6:	9203      	str	r2, [sp, #12]
 80038f8:	42be      	cmp	r6, r7
 80038fa:	d830      	bhi.n	800395e <__ssputs_r+0x76>
 80038fc:	210c      	movs	r1, #12
 80038fe:	5e62      	ldrsh	r2, [r4, r1]
 8003900:	2190      	movs	r1, #144	@ 0x90
 8003902:	00c9      	lsls	r1, r1, #3
 8003904:	420a      	tst	r2, r1
 8003906:	d028      	beq.n	800395a <__ssputs_r+0x72>
 8003908:	2003      	movs	r0, #3
 800390a:	6921      	ldr	r1, [r4, #16]
 800390c:	1a5b      	subs	r3, r3, r1
 800390e:	9301      	str	r3, [sp, #4]
 8003910:	6963      	ldr	r3, [r4, #20]
 8003912:	4343      	muls	r3, r0
 8003914:	9801      	ldr	r0, [sp, #4]
 8003916:	0fdd      	lsrs	r5, r3, #31
 8003918:	18ed      	adds	r5, r5, r3
 800391a:	1c7b      	adds	r3, r7, #1
 800391c:	181b      	adds	r3, r3, r0
 800391e:	106d      	asrs	r5, r5, #1
 8003920:	42ab      	cmp	r3, r5
 8003922:	d900      	bls.n	8003926 <__ssputs_r+0x3e>
 8003924:	001d      	movs	r5, r3
 8003926:	0552      	lsls	r2, r2, #21
 8003928:	d528      	bpl.n	800397c <__ssputs_r+0x94>
 800392a:	0029      	movs	r1, r5
 800392c:	9802      	ldr	r0, [sp, #8]
 800392e:	f7ff ff4b 	bl	80037c8 <_malloc_r>
 8003932:	1e06      	subs	r6, r0, #0
 8003934:	d02c      	beq.n	8003990 <__ssputs_r+0xa8>
 8003936:	9a01      	ldr	r2, [sp, #4]
 8003938:	6921      	ldr	r1, [r4, #16]
 800393a:	f000 fade 	bl	8003efa <memcpy>
 800393e:	89a2      	ldrh	r2, [r4, #12]
 8003940:	4b18      	ldr	r3, [pc, #96]	@ (80039a4 <__ssputs_r+0xbc>)
 8003942:	401a      	ands	r2, r3
 8003944:	2380      	movs	r3, #128	@ 0x80
 8003946:	4313      	orrs	r3, r2
 8003948:	81a3      	strh	r3, [r4, #12]
 800394a:	9b01      	ldr	r3, [sp, #4]
 800394c:	6126      	str	r6, [r4, #16]
 800394e:	18f6      	adds	r6, r6, r3
 8003950:	6026      	str	r6, [r4, #0]
 8003952:	003e      	movs	r6, r7
 8003954:	6165      	str	r5, [r4, #20]
 8003956:	1aed      	subs	r5, r5, r3
 8003958:	60a5      	str	r5, [r4, #8]
 800395a:	42be      	cmp	r6, r7
 800395c:	d900      	bls.n	8003960 <__ssputs_r+0x78>
 800395e:	003e      	movs	r6, r7
 8003960:	0032      	movs	r2, r6
 8003962:	9903      	ldr	r1, [sp, #12]
 8003964:	6820      	ldr	r0, [r4, #0]
 8003966:	f000 fa99 	bl	8003e9c <memmove>
 800396a:	2000      	movs	r0, #0
 800396c:	68a3      	ldr	r3, [r4, #8]
 800396e:	1b9b      	subs	r3, r3, r6
 8003970:	60a3      	str	r3, [r4, #8]
 8003972:	6823      	ldr	r3, [r4, #0]
 8003974:	199b      	adds	r3, r3, r6
 8003976:	6023      	str	r3, [r4, #0]
 8003978:	b005      	add	sp, #20
 800397a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800397c:	002a      	movs	r2, r5
 800397e:	9802      	ldr	r0, [sp, #8]
 8003980:	f000 fac4 	bl	8003f0c <_realloc_r>
 8003984:	1e06      	subs	r6, r0, #0
 8003986:	d1e0      	bne.n	800394a <__ssputs_r+0x62>
 8003988:	6921      	ldr	r1, [r4, #16]
 800398a:	9802      	ldr	r0, [sp, #8]
 800398c:	f7ff feb0 	bl	80036f0 <_free_r>
 8003990:	230c      	movs	r3, #12
 8003992:	2001      	movs	r0, #1
 8003994:	9a02      	ldr	r2, [sp, #8]
 8003996:	4240      	negs	r0, r0
 8003998:	6013      	str	r3, [r2, #0]
 800399a:	89a2      	ldrh	r2, [r4, #12]
 800399c:	3334      	adds	r3, #52	@ 0x34
 800399e:	4313      	orrs	r3, r2
 80039a0:	81a3      	strh	r3, [r4, #12]
 80039a2:	e7e9      	b.n	8003978 <__ssputs_r+0x90>
 80039a4:	fffffb7f 	.word	0xfffffb7f

080039a8 <_svfiprintf_r>:
 80039a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80039aa:	b0a1      	sub	sp, #132	@ 0x84
 80039ac:	9003      	str	r0, [sp, #12]
 80039ae:	001d      	movs	r5, r3
 80039b0:	898b      	ldrh	r3, [r1, #12]
 80039b2:	000f      	movs	r7, r1
 80039b4:	0016      	movs	r6, r2
 80039b6:	061b      	lsls	r3, r3, #24
 80039b8:	d511      	bpl.n	80039de <_svfiprintf_r+0x36>
 80039ba:	690b      	ldr	r3, [r1, #16]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d10e      	bne.n	80039de <_svfiprintf_r+0x36>
 80039c0:	2140      	movs	r1, #64	@ 0x40
 80039c2:	f7ff ff01 	bl	80037c8 <_malloc_r>
 80039c6:	6038      	str	r0, [r7, #0]
 80039c8:	6138      	str	r0, [r7, #16]
 80039ca:	2800      	cmp	r0, #0
 80039cc:	d105      	bne.n	80039da <_svfiprintf_r+0x32>
 80039ce:	230c      	movs	r3, #12
 80039d0:	9a03      	ldr	r2, [sp, #12]
 80039d2:	6013      	str	r3, [r2, #0]
 80039d4:	2001      	movs	r0, #1
 80039d6:	4240      	negs	r0, r0
 80039d8:	e0cf      	b.n	8003b7a <_svfiprintf_r+0x1d2>
 80039da:	2340      	movs	r3, #64	@ 0x40
 80039dc:	617b      	str	r3, [r7, #20]
 80039de:	2300      	movs	r3, #0
 80039e0:	ac08      	add	r4, sp, #32
 80039e2:	6163      	str	r3, [r4, #20]
 80039e4:	3320      	adds	r3, #32
 80039e6:	7663      	strb	r3, [r4, #25]
 80039e8:	3310      	adds	r3, #16
 80039ea:	76a3      	strb	r3, [r4, #26]
 80039ec:	9507      	str	r5, [sp, #28]
 80039ee:	0035      	movs	r5, r6
 80039f0:	782b      	ldrb	r3, [r5, #0]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d001      	beq.n	80039fa <_svfiprintf_r+0x52>
 80039f6:	2b25      	cmp	r3, #37	@ 0x25
 80039f8:	d148      	bne.n	8003a8c <_svfiprintf_r+0xe4>
 80039fa:	1bab      	subs	r3, r5, r6
 80039fc:	9305      	str	r3, [sp, #20]
 80039fe:	42b5      	cmp	r5, r6
 8003a00:	d00b      	beq.n	8003a1a <_svfiprintf_r+0x72>
 8003a02:	0032      	movs	r2, r6
 8003a04:	0039      	movs	r1, r7
 8003a06:	9803      	ldr	r0, [sp, #12]
 8003a08:	f7ff ff6e 	bl	80038e8 <__ssputs_r>
 8003a0c:	3001      	adds	r0, #1
 8003a0e:	d100      	bne.n	8003a12 <_svfiprintf_r+0x6a>
 8003a10:	e0ae      	b.n	8003b70 <_svfiprintf_r+0x1c8>
 8003a12:	6963      	ldr	r3, [r4, #20]
 8003a14:	9a05      	ldr	r2, [sp, #20]
 8003a16:	189b      	adds	r3, r3, r2
 8003a18:	6163      	str	r3, [r4, #20]
 8003a1a:	782b      	ldrb	r3, [r5, #0]
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d100      	bne.n	8003a22 <_svfiprintf_r+0x7a>
 8003a20:	e0a6      	b.n	8003b70 <_svfiprintf_r+0x1c8>
 8003a22:	2201      	movs	r2, #1
 8003a24:	2300      	movs	r3, #0
 8003a26:	4252      	negs	r2, r2
 8003a28:	6062      	str	r2, [r4, #4]
 8003a2a:	a904      	add	r1, sp, #16
 8003a2c:	3254      	adds	r2, #84	@ 0x54
 8003a2e:	1852      	adds	r2, r2, r1
 8003a30:	1c6e      	adds	r6, r5, #1
 8003a32:	6023      	str	r3, [r4, #0]
 8003a34:	60e3      	str	r3, [r4, #12]
 8003a36:	60a3      	str	r3, [r4, #8]
 8003a38:	7013      	strb	r3, [r2, #0]
 8003a3a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8003a3c:	4b54      	ldr	r3, [pc, #336]	@ (8003b90 <_svfiprintf_r+0x1e8>)
 8003a3e:	2205      	movs	r2, #5
 8003a40:	0018      	movs	r0, r3
 8003a42:	7831      	ldrb	r1, [r6, #0]
 8003a44:	9305      	str	r3, [sp, #20]
 8003a46:	f000 fa4d 	bl	8003ee4 <memchr>
 8003a4a:	1c75      	adds	r5, r6, #1
 8003a4c:	2800      	cmp	r0, #0
 8003a4e:	d11f      	bne.n	8003a90 <_svfiprintf_r+0xe8>
 8003a50:	6822      	ldr	r2, [r4, #0]
 8003a52:	06d3      	lsls	r3, r2, #27
 8003a54:	d504      	bpl.n	8003a60 <_svfiprintf_r+0xb8>
 8003a56:	2353      	movs	r3, #83	@ 0x53
 8003a58:	a904      	add	r1, sp, #16
 8003a5a:	185b      	adds	r3, r3, r1
 8003a5c:	2120      	movs	r1, #32
 8003a5e:	7019      	strb	r1, [r3, #0]
 8003a60:	0713      	lsls	r3, r2, #28
 8003a62:	d504      	bpl.n	8003a6e <_svfiprintf_r+0xc6>
 8003a64:	2353      	movs	r3, #83	@ 0x53
 8003a66:	a904      	add	r1, sp, #16
 8003a68:	185b      	adds	r3, r3, r1
 8003a6a:	212b      	movs	r1, #43	@ 0x2b
 8003a6c:	7019      	strb	r1, [r3, #0]
 8003a6e:	7833      	ldrb	r3, [r6, #0]
 8003a70:	2b2a      	cmp	r3, #42	@ 0x2a
 8003a72:	d016      	beq.n	8003aa2 <_svfiprintf_r+0xfa>
 8003a74:	0035      	movs	r5, r6
 8003a76:	2100      	movs	r1, #0
 8003a78:	200a      	movs	r0, #10
 8003a7a:	68e3      	ldr	r3, [r4, #12]
 8003a7c:	782a      	ldrb	r2, [r5, #0]
 8003a7e:	1c6e      	adds	r6, r5, #1
 8003a80:	3a30      	subs	r2, #48	@ 0x30
 8003a82:	2a09      	cmp	r2, #9
 8003a84:	d950      	bls.n	8003b28 <_svfiprintf_r+0x180>
 8003a86:	2900      	cmp	r1, #0
 8003a88:	d111      	bne.n	8003aae <_svfiprintf_r+0x106>
 8003a8a:	e017      	b.n	8003abc <_svfiprintf_r+0x114>
 8003a8c:	3501      	adds	r5, #1
 8003a8e:	e7af      	b.n	80039f0 <_svfiprintf_r+0x48>
 8003a90:	9b05      	ldr	r3, [sp, #20]
 8003a92:	6822      	ldr	r2, [r4, #0]
 8003a94:	1ac0      	subs	r0, r0, r3
 8003a96:	2301      	movs	r3, #1
 8003a98:	4083      	lsls	r3, r0
 8003a9a:	4313      	orrs	r3, r2
 8003a9c:	002e      	movs	r6, r5
 8003a9e:	6023      	str	r3, [r4, #0]
 8003aa0:	e7cc      	b.n	8003a3c <_svfiprintf_r+0x94>
 8003aa2:	9b07      	ldr	r3, [sp, #28]
 8003aa4:	1d19      	adds	r1, r3, #4
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	9107      	str	r1, [sp, #28]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	db01      	blt.n	8003ab2 <_svfiprintf_r+0x10a>
 8003aae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003ab0:	e004      	b.n	8003abc <_svfiprintf_r+0x114>
 8003ab2:	425b      	negs	r3, r3
 8003ab4:	60e3      	str	r3, [r4, #12]
 8003ab6:	2302      	movs	r3, #2
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	6023      	str	r3, [r4, #0]
 8003abc:	782b      	ldrb	r3, [r5, #0]
 8003abe:	2b2e      	cmp	r3, #46	@ 0x2e
 8003ac0:	d10c      	bne.n	8003adc <_svfiprintf_r+0x134>
 8003ac2:	786b      	ldrb	r3, [r5, #1]
 8003ac4:	2b2a      	cmp	r3, #42	@ 0x2a
 8003ac6:	d134      	bne.n	8003b32 <_svfiprintf_r+0x18a>
 8003ac8:	9b07      	ldr	r3, [sp, #28]
 8003aca:	3502      	adds	r5, #2
 8003acc:	1d1a      	adds	r2, r3, #4
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	9207      	str	r2, [sp, #28]
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	da01      	bge.n	8003ada <_svfiprintf_r+0x132>
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	425b      	negs	r3, r3
 8003ada:	9309      	str	r3, [sp, #36]	@ 0x24
 8003adc:	4e2d      	ldr	r6, [pc, #180]	@ (8003b94 <_svfiprintf_r+0x1ec>)
 8003ade:	2203      	movs	r2, #3
 8003ae0:	0030      	movs	r0, r6
 8003ae2:	7829      	ldrb	r1, [r5, #0]
 8003ae4:	f000 f9fe 	bl	8003ee4 <memchr>
 8003ae8:	2800      	cmp	r0, #0
 8003aea:	d006      	beq.n	8003afa <_svfiprintf_r+0x152>
 8003aec:	2340      	movs	r3, #64	@ 0x40
 8003aee:	1b80      	subs	r0, r0, r6
 8003af0:	4083      	lsls	r3, r0
 8003af2:	6822      	ldr	r2, [r4, #0]
 8003af4:	3501      	adds	r5, #1
 8003af6:	4313      	orrs	r3, r2
 8003af8:	6023      	str	r3, [r4, #0]
 8003afa:	7829      	ldrb	r1, [r5, #0]
 8003afc:	2206      	movs	r2, #6
 8003afe:	4826      	ldr	r0, [pc, #152]	@ (8003b98 <_svfiprintf_r+0x1f0>)
 8003b00:	1c6e      	adds	r6, r5, #1
 8003b02:	7621      	strb	r1, [r4, #24]
 8003b04:	f000 f9ee 	bl	8003ee4 <memchr>
 8003b08:	2800      	cmp	r0, #0
 8003b0a:	d038      	beq.n	8003b7e <_svfiprintf_r+0x1d6>
 8003b0c:	4b23      	ldr	r3, [pc, #140]	@ (8003b9c <_svfiprintf_r+0x1f4>)
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d122      	bne.n	8003b58 <_svfiprintf_r+0x1b0>
 8003b12:	2207      	movs	r2, #7
 8003b14:	9b07      	ldr	r3, [sp, #28]
 8003b16:	3307      	adds	r3, #7
 8003b18:	4393      	bics	r3, r2
 8003b1a:	3308      	adds	r3, #8
 8003b1c:	9307      	str	r3, [sp, #28]
 8003b1e:	6963      	ldr	r3, [r4, #20]
 8003b20:	9a04      	ldr	r2, [sp, #16]
 8003b22:	189b      	adds	r3, r3, r2
 8003b24:	6163      	str	r3, [r4, #20]
 8003b26:	e762      	b.n	80039ee <_svfiprintf_r+0x46>
 8003b28:	4343      	muls	r3, r0
 8003b2a:	0035      	movs	r5, r6
 8003b2c:	2101      	movs	r1, #1
 8003b2e:	189b      	adds	r3, r3, r2
 8003b30:	e7a4      	b.n	8003a7c <_svfiprintf_r+0xd4>
 8003b32:	2300      	movs	r3, #0
 8003b34:	200a      	movs	r0, #10
 8003b36:	0019      	movs	r1, r3
 8003b38:	3501      	adds	r5, #1
 8003b3a:	6063      	str	r3, [r4, #4]
 8003b3c:	782a      	ldrb	r2, [r5, #0]
 8003b3e:	1c6e      	adds	r6, r5, #1
 8003b40:	3a30      	subs	r2, #48	@ 0x30
 8003b42:	2a09      	cmp	r2, #9
 8003b44:	d903      	bls.n	8003b4e <_svfiprintf_r+0x1a6>
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	d0c8      	beq.n	8003adc <_svfiprintf_r+0x134>
 8003b4a:	9109      	str	r1, [sp, #36]	@ 0x24
 8003b4c:	e7c6      	b.n	8003adc <_svfiprintf_r+0x134>
 8003b4e:	4341      	muls	r1, r0
 8003b50:	0035      	movs	r5, r6
 8003b52:	2301      	movs	r3, #1
 8003b54:	1889      	adds	r1, r1, r2
 8003b56:	e7f1      	b.n	8003b3c <_svfiprintf_r+0x194>
 8003b58:	aa07      	add	r2, sp, #28
 8003b5a:	9200      	str	r2, [sp, #0]
 8003b5c:	0021      	movs	r1, r4
 8003b5e:	003a      	movs	r2, r7
 8003b60:	4b0f      	ldr	r3, [pc, #60]	@ (8003ba0 <_svfiprintf_r+0x1f8>)
 8003b62:	9803      	ldr	r0, [sp, #12]
 8003b64:	e000      	b.n	8003b68 <_svfiprintf_r+0x1c0>
 8003b66:	bf00      	nop
 8003b68:	9004      	str	r0, [sp, #16]
 8003b6a:	9b04      	ldr	r3, [sp, #16]
 8003b6c:	3301      	adds	r3, #1
 8003b6e:	d1d6      	bne.n	8003b1e <_svfiprintf_r+0x176>
 8003b70:	89bb      	ldrh	r3, [r7, #12]
 8003b72:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8003b74:	065b      	lsls	r3, r3, #25
 8003b76:	d500      	bpl.n	8003b7a <_svfiprintf_r+0x1d2>
 8003b78:	e72c      	b.n	80039d4 <_svfiprintf_r+0x2c>
 8003b7a:	b021      	add	sp, #132	@ 0x84
 8003b7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003b7e:	aa07      	add	r2, sp, #28
 8003b80:	9200      	str	r2, [sp, #0]
 8003b82:	0021      	movs	r1, r4
 8003b84:	003a      	movs	r2, r7
 8003b86:	4b06      	ldr	r3, [pc, #24]	@ (8003ba0 <_svfiprintf_r+0x1f8>)
 8003b88:	9803      	ldr	r0, [sp, #12]
 8003b8a:	f000 f87b 	bl	8003c84 <_printf_i>
 8003b8e:	e7eb      	b.n	8003b68 <_svfiprintf_r+0x1c0>
 8003b90:	08004028 	.word	0x08004028
 8003b94:	0800402e 	.word	0x0800402e
 8003b98:	08004032 	.word	0x08004032
 8003b9c:	00000000 	.word	0x00000000
 8003ba0:	080038e9 	.word	0x080038e9

08003ba4 <_printf_common>:
 8003ba4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003ba6:	0016      	movs	r6, r2
 8003ba8:	9301      	str	r3, [sp, #4]
 8003baa:	688a      	ldr	r2, [r1, #8]
 8003bac:	690b      	ldr	r3, [r1, #16]
 8003bae:	000c      	movs	r4, r1
 8003bb0:	9000      	str	r0, [sp, #0]
 8003bb2:	4293      	cmp	r3, r2
 8003bb4:	da00      	bge.n	8003bb8 <_printf_common+0x14>
 8003bb6:	0013      	movs	r3, r2
 8003bb8:	0022      	movs	r2, r4
 8003bba:	6033      	str	r3, [r6, #0]
 8003bbc:	3243      	adds	r2, #67	@ 0x43
 8003bbe:	7812      	ldrb	r2, [r2, #0]
 8003bc0:	2a00      	cmp	r2, #0
 8003bc2:	d001      	beq.n	8003bc8 <_printf_common+0x24>
 8003bc4:	3301      	adds	r3, #1
 8003bc6:	6033      	str	r3, [r6, #0]
 8003bc8:	6823      	ldr	r3, [r4, #0]
 8003bca:	069b      	lsls	r3, r3, #26
 8003bcc:	d502      	bpl.n	8003bd4 <_printf_common+0x30>
 8003bce:	6833      	ldr	r3, [r6, #0]
 8003bd0:	3302      	adds	r3, #2
 8003bd2:	6033      	str	r3, [r6, #0]
 8003bd4:	6822      	ldr	r2, [r4, #0]
 8003bd6:	2306      	movs	r3, #6
 8003bd8:	0015      	movs	r5, r2
 8003bda:	401d      	ands	r5, r3
 8003bdc:	421a      	tst	r2, r3
 8003bde:	d027      	beq.n	8003c30 <_printf_common+0x8c>
 8003be0:	0023      	movs	r3, r4
 8003be2:	3343      	adds	r3, #67	@ 0x43
 8003be4:	781b      	ldrb	r3, [r3, #0]
 8003be6:	1e5a      	subs	r2, r3, #1
 8003be8:	4193      	sbcs	r3, r2
 8003bea:	6822      	ldr	r2, [r4, #0]
 8003bec:	0692      	lsls	r2, r2, #26
 8003bee:	d430      	bmi.n	8003c52 <_printf_common+0xae>
 8003bf0:	0022      	movs	r2, r4
 8003bf2:	9901      	ldr	r1, [sp, #4]
 8003bf4:	9800      	ldr	r0, [sp, #0]
 8003bf6:	9d08      	ldr	r5, [sp, #32]
 8003bf8:	3243      	adds	r2, #67	@ 0x43
 8003bfa:	47a8      	blx	r5
 8003bfc:	3001      	adds	r0, #1
 8003bfe:	d025      	beq.n	8003c4c <_printf_common+0xa8>
 8003c00:	2206      	movs	r2, #6
 8003c02:	6823      	ldr	r3, [r4, #0]
 8003c04:	2500      	movs	r5, #0
 8003c06:	4013      	ands	r3, r2
 8003c08:	2b04      	cmp	r3, #4
 8003c0a:	d105      	bne.n	8003c18 <_printf_common+0x74>
 8003c0c:	6833      	ldr	r3, [r6, #0]
 8003c0e:	68e5      	ldr	r5, [r4, #12]
 8003c10:	1aed      	subs	r5, r5, r3
 8003c12:	43eb      	mvns	r3, r5
 8003c14:	17db      	asrs	r3, r3, #31
 8003c16:	401d      	ands	r5, r3
 8003c18:	68a3      	ldr	r3, [r4, #8]
 8003c1a:	6922      	ldr	r2, [r4, #16]
 8003c1c:	4293      	cmp	r3, r2
 8003c1e:	dd01      	ble.n	8003c24 <_printf_common+0x80>
 8003c20:	1a9b      	subs	r3, r3, r2
 8003c22:	18ed      	adds	r5, r5, r3
 8003c24:	2600      	movs	r6, #0
 8003c26:	42b5      	cmp	r5, r6
 8003c28:	d120      	bne.n	8003c6c <_printf_common+0xc8>
 8003c2a:	2000      	movs	r0, #0
 8003c2c:	e010      	b.n	8003c50 <_printf_common+0xac>
 8003c2e:	3501      	adds	r5, #1
 8003c30:	68e3      	ldr	r3, [r4, #12]
 8003c32:	6832      	ldr	r2, [r6, #0]
 8003c34:	1a9b      	subs	r3, r3, r2
 8003c36:	42ab      	cmp	r3, r5
 8003c38:	ddd2      	ble.n	8003be0 <_printf_common+0x3c>
 8003c3a:	0022      	movs	r2, r4
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	9901      	ldr	r1, [sp, #4]
 8003c40:	9800      	ldr	r0, [sp, #0]
 8003c42:	9f08      	ldr	r7, [sp, #32]
 8003c44:	3219      	adds	r2, #25
 8003c46:	47b8      	blx	r7
 8003c48:	3001      	adds	r0, #1
 8003c4a:	d1f0      	bne.n	8003c2e <_printf_common+0x8a>
 8003c4c:	2001      	movs	r0, #1
 8003c4e:	4240      	negs	r0, r0
 8003c50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003c52:	2030      	movs	r0, #48	@ 0x30
 8003c54:	18e1      	adds	r1, r4, r3
 8003c56:	3143      	adds	r1, #67	@ 0x43
 8003c58:	7008      	strb	r0, [r1, #0]
 8003c5a:	0021      	movs	r1, r4
 8003c5c:	1c5a      	adds	r2, r3, #1
 8003c5e:	3145      	adds	r1, #69	@ 0x45
 8003c60:	7809      	ldrb	r1, [r1, #0]
 8003c62:	18a2      	adds	r2, r4, r2
 8003c64:	3243      	adds	r2, #67	@ 0x43
 8003c66:	3302      	adds	r3, #2
 8003c68:	7011      	strb	r1, [r2, #0]
 8003c6a:	e7c1      	b.n	8003bf0 <_printf_common+0x4c>
 8003c6c:	0022      	movs	r2, r4
 8003c6e:	2301      	movs	r3, #1
 8003c70:	9901      	ldr	r1, [sp, #4]
 8003c72:	9800      	ldr	r0, [sp, #0]
 8003c74:	9f08      	ldr	r7, [sp, #32]
 8003c76:	321a      	adds	r2, #26
 8003c78:	47b8      	blx	r7
 8003c7a:	3001      	adds	r0, #1
 8003c7c:	d0e6      	beq.n	8003c4c <_printf_common+0xa8>
 8003c7e:	3601      	adds	r6, #1
 8003c80:	e7d1      	b.n	8003c26 <_printf_common+0x82>
	...

08003c84 <_printf_i>:
 8003c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c86:	b08b      	sub	sp, #44	@ 0x2c
 8003c88:	9206      	str	r2, [sp, #24]
 8003c8a:	000a      	movs	r2, r1
 8003c8c:	3243      	adds	r2, #67	@ 0x43
 8003c8e:	9307      	str	r3, [sp, #28]
 8003c90:	9005      	str	r0, [sp, #20]
 8003c92:	9203      	str	r2, [sp, #12]
 8003c94:	7e0a      	ldrb	r2, [r1, #24]
 8003c96:	000c      	movs	r4, r1
 8003c98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8003c9a:	2a78      	cmp	r2, #120	@ 0x78
 8003c9c:	d809      	bhi.n	8003cb2 <_printf_i+0x2e>
 8003c9e:	2a62      	cmp	r2, #98	@ 0x62
 8003ca0:	d80b      	bhi.n	8003cba <_printf_i+0x36>
 8003ca2:	2a00      	cmp	r2, #0
 8003ca4:	d100      	bne.n	8003ca8 <_printf_i+0x24>
 8003ca6:	e0ba      	b.n	8003e1e <_printf_i+0x19a>
 8003ca8:	497a      	ldr	r1, [pc, #488]	@ (8003e94 <_printf_i+0x210>)
 8003caa:	9104      	str	r1, [sp, #16]
 8003cac:	2a58      	cmp	r2, #88	@ 0x58
 8003cae:	d100      	bne.n	8003cb2 <_printf_i+0x2e>
 8003cb0:	e08e      	b.n	8003dd0 <_printf_i+0x14c>
 8003cb2:	0025      	movs	r5, r4
 8003cb4:	3542      	adds	r5, #66	@ 0x42
 8003cb6:	702a      	strb	r2, [r5, #0]
 8003cb8:	e022      	b.n	8003d00 <_printf_i+0x7c>
 8003cba:	0010      	movs	r0, r2
 8003cbc:	3863      	subs	r0, #99	@ 0x63
 8003cbe:	2815      	cmp	r0, #21
 8003cc0:	d8f7      	bhi.n	8003cb2 <_printf_i+0x2e>
 8003cc2:	f7fc fa29 	bl	8000118 <__gnu_thumb1_case_shi>
 8003cc6:	0016      	.short	0x0016
 8003cc8:	fff6001f 	.word	0xfff6001f
 8003ccc:	fff6fff6 	.word	0xfff6fff6
 8003cd0:	001ffff6 	.word	0x001ffff6
 8003cd4:	fff6fff6 	.word	0xfff6fff6
 8003cd8:	fff6fff6 	.word	0xfff6fff6
 8003cdc:	0036009f 	.word	0x0036009f
 8003ce0:	fff6007e 	.word	0xfff6007e
 8003ce4:	00b0fff6 	.word	0x00b0fff6
 8003ce8:	0036fff6 	.word	0x0036fff6
 8003cec:	fff6fff6 	.word	0xfff6fff6
 8003cf0:	0082      	.short	0x0082
 8003cf2:	0025      	movs	r5, r4
 8003cf4:	681a      	ldr	r2, [r3, #0]
 8003cf6:	3542      	adds	r5, #66	@ 0x42
 8003cf8:	1d11      	adds	r1, r2, #4
 8003cfa:	6019      	str	r1, [r3, #0]
 8003cfc:	6813      	ldr	r3, [r2, #0]
 8003cfe:	702b      	strb	r3, [r5, #0]
 8003d00:	2301      	movs	r3, #1
 8003d02:	e09e      	b.n	8003e42 <_printf_i+0x1be>
 8003d04:	6818      	ldr	r0, [r3, #0]
 8003d06:	6809      	ldr	r1, [r1, #0]
 8003d08:	1d02      	adds	r2, r0, #4
 8003d0a:	060d      	lsls	r5, r1, #24
 8003d0c:	d50b      	bpl.n	8003d26 <_printf_i+0xa2>
 8003d0e:	6806      	ldr	r6, [r0, #0]
 8003d10:	601a      	str	r2, [r3, #0]
 8003d12:	2e00      	cmp	r6, #0
 8003d14:	da03      	bge.n	8003d1e <_printf_i+0x9a>
 8003d16:	232d      	movs	r3, #45	@ 0x2d
 8003d18:	9a03      	ldr	r2, [sp, #12]
 8003d1a:	4276      	negs	r6, r6
 8003d1c:	7013      	strb	r3, [r2, #0]
 8003d1e:	4b5d      	ldr	r3, [pc, #372]	@ (8003e94 <_printf_i+0x210>)
 8003d20:	270a      	movs	r7, #10
 8003d22:	9304      	str	r3, [sp, #16]
 8003d24:	e018      	b.n	8003d58 <_printf_i+0xd4>
 8003d26:	6806      	ldr	r6, [r0, #0]
 8003d28:	601a      	str	r2, [r3, #0]
 8003d2a:	0649      	lsls	r1, r1, #25
 8003d2c:	d5f1      	bpl.n	8003d12 <_printf_i+0x8e>
 8003d2e:	b236      	sxth	r6, r6
 8003d30:	e7ef      	b.n	8003d12 <_printf_i+0x8e>
 8003d32:	6808      	ldr	r0, [r1, #0]
 8003d34:	6819      	ldr	r1, [r3, #0]
 8003d36:	c940      	ldmia	r1!, {r6}
 8003d38:	0605      	lsls	r5, r0, #24
 8003d3a:	d402      	bmi.n	8003d42 <_printf_i+0xbe>
 8003d3c:	0640      	lsls	r0, r0, #25
 8003d3e:	d500      	bpl.n	8003d42 <_printf_i+0xbe>
 8003d40:	b2b6      	uxth	r6, r6
 8003d42:	6019      	str	r1, [r3, #0]
 8003d44:	4b53      	ldr	r3, [pc, #332]	@ (8003e94 <_printf_i+0x210>)
 8003d46:	270a      	movs	r7, #10
 8003d48:	9304      	str	r3, [sp, #16]
 8003d4a:	2a6f      	cmp	r2, #111	@ 0x6f
 8003d4c:	d100      	bne.n	8003d50 <_printf_i+0xcc>
 8003d4e:	3f02      	subs	r7, #2
 8003d50:	0023      	movs	r3, r4
 8003d52:	2200      	movs	r2, #0
 8003d54:	3343      	adds	r3, #67	@ 0x43
 8003d56:	701a      	strb	r2, [r3, #0]
 8003d58:	6863      	ldr	r3, [r4, #4]
 8003d5a:	60a3      	str	r3, [r4, #8]
 8003d5c:	2b00      	cmp	r3, #0
 8003d5e:	db06      	blt.n	8003d6e <_printf_i+0xea>
 8003d60:	2104      	movs	r1, #4
 8003d62:	6822      	ldr	r2, [r4, #0]
 8003d64:	9d03      	ldr	r5, [sp, #12]
 8003d66:	438a      	bics	r2, r1
 8003d68:	6022      	str	r2, [r4, #0]
 8003d6a:	4333      	orrs	r3, r6
 8003d6c:	d00c      	beq.n	8003d88 <_printf_i+0x104>
 8003d6e:	9d03      	ldr	r5, [sp, #12]
 8003d70:	0030      	movs	r0, r6
 8003d72:	0039      	movs	r1, r7
 8003d74:	f7fc fa60 	bl	8000238 <__aeabi_uidivmod>
 8003d78:	9b04      	ldr	r3, [sp, #16]
 8003d7a:	3d01      	subs	r5, #1
 8003d7c:	5c5b      	ldrb	r3, [r3, r1]
 8003d7e:	702b      	strb	r3, [r5, #0]
 8003d80:	0033      	movs	r3, r6
 8003d82:	0006      	movs	r6, r0
 8003d84:	429f      	cmp	r7, r3
 8003d86:	d9f3      	bls.n	8003d70 <_printf_i+0xec>
 8003d88:	2f08      	cmp	r7, #8
 8003d8a:	d109      	bne.n	8003da0 <_printf_i+0x11c>
 8003d8c:	6823      	ldr	r3, [r4, #0]
 8003d8e:	07db      	lsls	r3, r3, #31
 8003d90:	d506      	bpl.n	8003da0 <_printf_i+0x11c>
 8003d92:	6862      	ldr	r2, [r4, #4]
 8003d94:	6923      	ldr	r3, [r4, #16]
 8003d96:	429a      	cmp	r2, r3
 8003d98:	dc02      	bgt.n	8003da0 <_printf_i+0x11c>
 8003d9a:	2330      	movs	r3, #48	@ 0x30
 8003d9c:	3d01      	subs	r5, #1
 8003d9e:	702b      	strb	r3, [r5, #0]
 8003da0:	9b03      	ldr	r3, [sp, #12]
 8003da2:	1b5b      	subs	r3, r3, r5
 8003da4:	6123      	str	r3, [r4, #16]
 8003da6:	9b07      	ldr	r3, [sp, #28]
 8003da8:	0021      	movs	r1, r4
 8003daa:	9300      	str	r3, [sp, #0]
 8003dac:	9805      	ldr	r0, [sp, #20]
 8003dae:	9b06      	ldr	r3, [sp, #24]
 8003db0:	aa09      	add	r2, sp, #36	@ 0x24
 8003db2:	f7ff fef7 	bl	8003ba4 <_printf_common>
 8003db6:	3001      	adds	r0, #1
 8003db8:	d148      	bne.n	8003e4c <_printf_i+0x1c8>
 8003dba:	2001      	movs	r0, #1
 8003dbc:	4240      	negs	r0, r0
 8003dbe:	b00b      	add	sp, #44	@ 0x2c
 8003dc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003dc2:	2220      	movs	r2, #32
 8003dc4:	6809      	ldr	r1, [r1, #0]
 8003dc6:	430a      	orrs	r2, r1
 8003dc8:	6022      	str	r2, [r4, #0]
 8003dca:	2278      	movs	r2, #120	@ 0x78
 8003dcc:	4932      	ldr	r1, [pc, #200]	@ (8003e98 <_printf_i+0x214>)
 8003dce:	9104      	str	r1, [sp, #16]
 8003dd0:	0021      	movs	r1, r4
 8003dd2:	3145      	adds	r1, #69	@ 0x45
 8003dd4:	700a      	strb	r2, [r1, #0]
 8003dd6:	6819      	ldr	r1, [r3, #0]
 8003dd8:	6822      	ldr	r2, [r4, #0]
 8003dda:	c940      	ldmia	r1!, {r6}
 8003ddc:	0610      	lsls	r0, r2, #24
 8003dde:	d402      	bmi.n	8003de6 <_printf_i+0x162>
 8003de0:	0650      	lsls	r0, r2, #25
 8003de2:	d500      	bpl.n	8003de6 <_printf_i+0x162>
 8003de4:	b2b6      	uxth	r6, r6
 8003de6:	6019      	str	r1, [r3, #0]
 8003de8:	07d3      	lsls	r3, r2, #31
 8003dea:	d502      	bpl.n	8003df2 <_printf_i+0x16e>
 8003dec:	2320      	movs	r3, #32
 8003dee:	4313      	orrs	r3, r2
 8003df0:	6023      	str	r3, [r4, #0]
 8003df2:	2e00      	cmp	r6, #0
 8003df4:	d001      	beq.n	8003dfa <_printf_i+0x176>
 8003df6:	2710      	movs	r7, #16
 8003df8:	e7aa      	b.n	8003d50 <_printf_i+0xcc>
 8003dfa:	2220      	movs	r2, #32
 8003dfc:	6823      	ldr	r3, [r4, #0]
 8003dfe:	4393      	bics	r3, r2
 8003e00:	6023      	str	r3, [r4, #0]
 8003e02:	e7f8      	b.n	8003df6 <_printf_i+0x172>
 8003e04:	681a      	ldr	r2, [r3, #0]
 8003e06:	680d      	ldr	r5, [r1, #0]
 8003e08:	1d10      	adds	r0, r2, #4
 8003e0a:	6949      	ldr	r1, [r1, #20]
 8003e0c:	6018      	str	r0, [r3, #0]
 8003e0e:	6813      	ldr	r3, [r2, #0]
 8003e10:	062e      	lsls	r6, r5, #24
 8003e12:	d501      	bpl.n	8003e18 <_printf_i+0x194>
 8003e14:	6019      	str	r1, [r3, #0]
 8003e16:	e002      	b.n	8003e1e <_printf_i+0x19a>
 8003e18:	066d      	lsls	r5, r5, #25
 8003e1a:	d5fb      	bpl.n	8003e14 <_printf_i+0x190>
 8003e1c:	8019      	strh	r1, [r3, #0]
 8003e1e:	2300      	movs	r3, #0
 8003e20:	9d03      	ldr	r5, [sp, #12]
 8003e22:	6123      	str	r3, [r4, #16]
 8003e24:	e7bf      	b.n	8003da6 <_printf_i+0x122>
 8003e26:	681a      	ldr	r2, [r3, #0]
 8003e28:	1d11      	adds	r1, r2, #4
 8003e2a:	6019      	str	r1, [r3, #0]
 8003e2c:	6815      	ldr	r5, [r2, #0]
 8003e2e:	2100      	movs	r1, #0
 8003e30:	0028      	movs	r0, r5
 8003e32:	6862      	ldr	r2, [r4, #4]
 8003e34:	f000 f856 	bl	8003ee4 <memchr>
 8003e38:	2800      	cmp	r0, #0
 8003e3a:	d001      	beq.n	8003e40 <_printf_i+0x1bc>
 8003e3c:	1b40      	subs	r0, r0, r5
 8003e3e:	6060      	str	r0, [r4, #4]
 8003e40:	6863      	ldr	r3, [r4, #4]
 8003e42:	6123      	str	r3, [r4, #16]
 8003e44:	2300      	movs	r3, #0
 8003e46:	9a03      	ldr	r2, [sp, #12]
 8003e48:	7013      	strb	r3, [r2, #0]
 8003e4a:	e7ac      	b.n	8003da6 <_printf_i+0x122>
 8003e4c:	002a      	movs	r2, r5
 8003e4e:	6923      	ldr	r3, [r4, #16]
 8003e50:	9906      	ldr	r1, [sp, #24]
 8003e52:	9805      	ldr	r0, [sp, #20]
 8003e54:	9d07      	ldr	r5, [sp, #28]
 8003e56:	47a8      	blx	r5
 8003e58:	3001      	adds	r0, #1
 8003e5a:	d0ae      	beq.n	8003dba <_printf_i+0x136>
 8003e5c:	6823      	ldr	r3, [r4, #0]
 8003e5e:	079b      	lsls	r3, r3, #30
 8003e60:	d415      	bmi.n	8003e8e <_printf_i+0x20a>
 8003e62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003e64:	68e0      	ldr	r0, [r4, #12]
 8003e66:	4298      	cmp	r0, r3
 8003e68:	daa9      	bge.n	8003dbe <_printf_i+0x13a>
 8003e6a:	0018      	movs	r0, r3
 8003e6c:	e7a7      	b.n	8003dbe <_printf_i+0x13a>
 8003e6e:	0022      	movs	r2, r4
 8003e70:	2301      	movs	r3, #1
 8003e72:	9906      	ldr	r1, [sp, #24]
 8003e74:	9805      	ldr	r0, [sp, #20]
 8003e76:	9e07      	ldr	r6, [sp, #28]
 8003e78:	3219      	adds	r2, #25
 8003e7a:	47b0      	blx	r6
 8003e7c:	3001      	adds	r0, #1
 8003e7e:	d09c      	beq.n	8003dba <_printf_i+0x136>
 8003e80:	3501      	adds	r5, #1
 8003e82:	68e3      	ldr	r3, [r4, #12]
 8003e84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8003e86:	1a9b      	subs	r3, r3, r2
 8003e88:	42ab      	cmp	r3, r5
 8003e8a:	dcf0      	bgt.n	8003e6e <_printf_i+0x1ea>
 8003e8c:	e7e9      	b.n	8003e62 <_printf_i+0x1de>
 8003e8e:	2500      	movs	r5, #0
 8003e90:	e7f7      	b.n	8003e82 <_printf_i+0x1fe>
 8003e92:	46c0      	nop			@ (mov r8, r8)
 8003e94:	08004039 	.word	0x08004039
 8003e98:	0800404a 	.word	0x0800404a

08003e9c <memmove>:
 8003e9c:	b510      	push	{r4, lr}
 8003e9e:	4288      	cmp	r0, r1
 8003ea0:	d902      	bls.n	8003ea8 <memmove+0xc>
 8003ea2:	188b      	adds	r3, r1, r2
 8003ea4:	4298      	cmp	r0, r3
 8003ea6:	d308      	bcc.n	8003eba <memmove+0x1e>
 8003ea8:	2300      	movs	r3, #0
 8003eaa:	429a      	cmp	r2, r3
 8003eac:	d007      	beq.n	8003ebe <memmove+0x22>
 8003eae:	5ccc      	ldrb	r4, [r1, r3]
 8003eb0:	54c4      	strb	r4, [r0, r3]
 8003eb2:	3301      	adds	r3, #1
 8003eb4:	e7f9      	b.n	8003eaa <memmove+0xe>
 8003eb6:	5c8b      	ldrb	r3, [r1, r2]
 8003eb8:	5483      	strb	r3, [r0, r2]
 8003eba:	3a01      	subs	r2, #1
 8003ebc:	d2fb      	bcs.n	8003eb6 <memmove+0x1a>
 8003ebe:	bd10      	pop	{r4, pc}

08003ec0 <_sbrk_r>:
 8003ec0:	2300      	movs	r3, #0
 8003ec2:	b570      	push	{r4, r5, r6, lr}
 8003ec4:	4d06      	ldr	r5, [pc, #24]	@ (8003ee0 <_sbrk_r+0x20>)
 8003ec6:	0004      	movs	r4, r0
 8003ec8:	0008      	movs	r0, r1
 8003eca:	602b      	str	r3, [r5, #0]
 8003ecc:	f7fc fef0 	bl	8000cb0 <_sbrk>
 8003ed0:	1c43      	adds	r3, r0, #1
 8003ed2:	d103      	bne.n	8003edc <_sbrk_r+0x1c>
 8003ed4:	682b      	ldr	r3, [r5, #0]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d000      	beq.n	8003edc <_sbrk_r+0x1c>
 8003eda:	6023      	str	r3, [r4, #0]
 8003edc:	bd70      	pop	{r4, r5, r6, pc}
 8003ede:	46c0      	nop			@ (mov r8, r8)
 8003ee0:	200002d4 	.word	0x200002d4

08003ee4 <memchr>:
 8003ee4:	b2c9      	uxtb	r1, r1
 8003ee6:	1882      	adds	r2, r0, r2
 8003ee8:	4290      	cmp	r0, r2
 8003eea:	d101      	bne.n	8003ef0 <memchr+0xc>
 8003eec:	2000      	movs	r0, #0
 8003eee:	4770      	bx	lr
 8003ef0:	7803      	ldrb	r3, [r0, #0]
 8003ef2:	428b      	cmp	r3, r1
 8003ef4:	d0fb      	beq.n	8003eee <memchr+0xa>
 8003ef6:	3001      	adds	r0, #1
 8003ef8:	e7f6      	b.n	8003ee8 <memchr+0x4>

08003efa <memcpy>:
 8003efa:	2300      	movs	r3, #0
 8003efc:	b510      	push	{r4, lr}
 8003efe:	429a      	cmp	r2, r3
 8003f00:	d100      	bne.n	8003f04 <memcpy+0xa>
 8003f02:	bd10      	pop	{r4, pc}
 8003f04:	5ccc      	ldrb	r4, [r1, r3]
 8003f06:	54c4      	strb	r4, [r0, r3]
 8003f08:	3301      	adds	r3, #1
 8003f0a:	e7f8      	b.n	8003efe <memcpy+0x4>

08003f0c <_realloc_r>:
 8003f0c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f0e:	0006      	movs	r6, r0
 8003f10:	000c      	movs	r4, r1
 8003f12:	0015      	movs	r5, r2
 8003f14:	2900      	cmp	r1, #0
 8003f16:	d105      	bne.n	8003f24 <_realloc_r+0x18>
 8003f18:	0011      	movs	r1, r2
 8003f1a:	f7ff fc55 	bl	80037c8 <_malloc_r>
 8003f1e:	0004      	movs	r4, r0
 8003f20:	0020      	movs	r0, r4
 8003f22:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003f24:	2a00      	cmp	r2, #0
 8003f26:	d103      	bne.n	8003f30 <_realloc_r+0x24>
 8003f28:	f7ff fbe2 	bl	80036f0 <_free_r>
 8003f2c:	002c      	movs	r4, r5
 8003f2e:	e7f7      	b.n	8003f20 <_realloc_r+0x14>
 8003f30:	f000 f81c 	bl	8003f6c <_malloc_usable_size_r>
 8003f34:	0007      	movs	r7, r0
 8003f36:	4285      	cmp	r5, r0
 8003f38:	d802      	bhi.n	8003f40 <_realloc_r+0x34>
 8003f3a:	0843      	lsrs	r3, r0, #1
 8003f3c:	42ab      	cmp	r3, r5
 8003f3e:	d3ef      	bcc.n	8003f20 <_realloc_r+0x14>
 8003f40:	0029      	movs	r1, r5
 8003f42:	0030      	movs	r0, r6
 8003f44:	f7ff fc40 	bl	80037c8 <_malloc_r>
 8003f48:	9001      	str	r0, [sp, #4]
 8003f4a:	2800      	cmp	r0, #0
 8003f4c:	d101      	bne.n	8003f52 <_realloc_r+0x46>
 8003f4e:	9c01      	ldr	r4, [sp, #4]
 8003f50:	e7e6      	b.n	8003f20 <_realloc_r+0x14>
 8003f52:	002a      	movs	r2, r5
 8003f54:	42bd      	cmp	r5, r7
 8003f56:	d900      	bls.n	8003f5a <_realloc_r+0x4e>
 8003f58:	003a      	movs	r2, r7
 8003f5a:	0021      	movs	r1, r4
 8003f5c:	9801      	ldr	r0, [sp, #4]
 8003f5e:	f7ff ffcc 	bl	8003efa <memcpy>
 8003f62:	0021      	movs	r1, r4
 8003f64:	0030      	movs	r0, r6
 8003f66:	f7ff fbc3 	bl	80036f0 <_free_r>
 8003f6a:	e7f0      	b.n	8003f4e <_realloc_r+0x42>

08003f6c <_malloc_usable_size_r>:
 8003f6c:	1f0b      	subs	r3, r1, #4
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	1f18      	subs	r0, r3, #4
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	da01      	bge.n	8003f7a <_malloc_usable_size_r+0xe>
 8003f76:	580b      	ldr	r3, [r1, r0]
 8003f78:	18c0      	adds	r0, r0, r3
 8003f7a:	4770      	bx	lr

08003f7c <_init>:
 8003f7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f7e:	46c0      	nop			@ (mov r8, r8)
 8003f80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f82:	bc08      	pop	{r3}
 8003f84:	469e      	mov	lr, r3
 8003f86:	4770      	bx	lr

08003f88 <_fini>:
 8003f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f8a:	46c0      	nop			@ (mov r8, r8)
 8003f8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f8e:	bc08      	pop	{r3}
 8003f90:	469e      	mov	lr, r3
 8003f92:	4770      	bx	lr
