<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Projects\tango9K\lcd_ledCORRECT\impl\gwsynthesis\Tang_nano_9K_LCD.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\Projects\tango9K\lcd_ledCORRECT\src\Tang_nano_9K_LCD.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\Projects\tango9K\lcd_ledCORRECT\src\Tang_nano_9K_LCD.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Sep 26 15:31:09 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>10213</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>10206</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>1</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>XTAL</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>XTAL_IN </td>
</tr>
<tr>
<td>2</td>
<td>LCD_CLK</td>
<td>Base</td>
<td>30.030</td>
<td>33.300
<td>0.000</td>
<td>15.015</td>
<td></td>
<td></td>
<td>LCD_CLK LCD_CLK_d </td>
</tr>
<tr>
<td>3</td>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>7.716</td>
<td>129.600
<td>0.000</td>
<td>3.858</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL</td>
<td>chip_pll/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>4</td>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>7.716</td>
<td>129.600
<td>0.000</td>
<td>3.858</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL</td>
<td>chip_pll/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>5</td>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>23.148</td>
<td>43.200
<td>0.000</td>
<td>11.574</td>
<td>XTAL_IN_ibuf/I</td>
<td>XTAL</td>
<td>chip_pll/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>XTAL</td>
<td>27.000(MHz)</td>
<td>59.921(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>LCD_CLK</td>
<td>33.300(MHz)</td>
<td style="color: #FF0000;" class = "error">22.262(MHz)</td>
<td>14</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUT.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of chip_pll/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>XTAL</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>XTAL</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>LCD_CLK</td>
<td>Setup</td>
<td>-14.888</td>
<td>1</td>
</tr>
<tr>
<td>LCD_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>chip_pll/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;" class = "error">
<td>1</td>
<td>-35.226</td>
<td>D1/string1[114]_2_s0/Q</td>
<td>D1/Data_R_4_s0/D</td>
<td>XTAL:[R]</td>
<td>LCD_CLK:[R]</td>
<td>1.001</td>
<td>2.088</td>
<td>33.709</td>
</tr>
<tr>
<td>2</td>
<td>15.247</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_1_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>14.383</td>
</tr>
<tr>
<td>3</td>
<td>15.418</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_10_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>14.212</td>
</tr>
<tr>
<td>4</td>
<td>15.713</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_7_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>13.917</td>
</tr>
<tr>
<td>5</td>
<td>15.720</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_2_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>13.910</td>
</tr>
<tr>
<td>6</td>
<td>15.750</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_3_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>13.880</td>
</tr>
<tr>
<td>7</td>
<td>15.792</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_0_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>13.838</td>
</tr>
<tr>
<td>8</td>
<td>15.804</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_4_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>13.826</td>
</tr>
<tr>
<td>9</td>
<td>15.804</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_8_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>13.826</td>
</tr>
<tr>
<td>10</td>
<td>15.891</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_9_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>13.739</td>
</tr>
<tr>
<td>11</td>
<td>15.909</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_5_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>13.721</td>
</tr>
<tr>
<td>12</td>
<td>16.232</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_6_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>13.398</td>
</tr>
<tr>
<td>13</td>
<td>16.889</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_15_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>12.741</td>
</tr>
<tr>
<td>14</td>
<td>17.374</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_12_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>12.256</td>
</tr>
<tr>
<td>15</td>
<td>17.374</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_14_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>12.256</td>
</tr>
<tr>
<td>16</td>
<td>17.655</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_11_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>11.975</td>
</tr>
<tr>
<td>17</td>
<td>17.655</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/PixelCount_13_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>11.975</td>
</tr>
<tr>
<td>18</td>
<td>18.345</td>
<td>D1/LineCount_0_s1/Q</td>
<td>D1/LineCount_15_s1/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>11.285</td>
</tr>
<tr>
<td>19</td>
<td>18.345</td>
<td>D1/LineCount_0_s1/Q</td>
<td>D1/LineCount_14_s1/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>11.285</td>
</tr>
<tr>
<td>20</td>
<td>18.577</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/LineCount_0_s1/CE</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>11.410</td>
</tr>
<tr>
<td>21</td>
<td>18.577</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/LineCount_1_s1/CE</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>11.410</td>
</tr>
<tr>
<td>22</td>
<td>18.577</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/LineCount_2_s1/CE</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>11.410</td>
</tr>
<tr>
<td>23</td>
<td>18.577</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/LineCount_4_s1/CE</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>11.410</td>
</tr>
<tr>
<td>24</td>
<td>18.833</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/LineCount_6_s1/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>10.797</td>
</tr>
<tr>
<td>25</td>
<td>18.833</td>
<td>D1/PixelCount_15_s0/Q</td>
<td>D1/LineCount_7_s1/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>30.030</td>
<td>0.000</td>
<td>10.797</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>btn_debouncer_inst/counter_0_s0/Q</td>
<td>btn_debouncer_inst/counter_0_s0/D</td>
<td>XTAL:[R]</td>
<td>XTAL:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.708</td>
<td>D1/LineCount_15_s1/Q</td>
<td>D1/LineCount_15_s1/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>3</td>
<td>0.709</td>
<td>D1/LineCount_0_s1/Q</td>
<td>D1/LineCount_0_s1/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>4</td>
<td>0.709</td>
<td>D1/LineCount_12_s1/Q</td>
<td>D1/LineCount_12_s1/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>5</td>
<td>0.709</td>
<td>D1/PixelCount_4_s0/Q</td>
<td>D1/PixelCount_4_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>6</td>
<td>0.709</td>
<td>D1/PixelCount_10_s0/Q</td>
<td>D1/PixelCount_10_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>7</td>
<td>0.710</td>
<td>D1/LineCount_6_s1/Q</td>
<td>D1/LineCount_6_s1/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>8</td>
<td>0.710</td>
<td>D1/PixelCount_11_s0/Q</td>
<td>D1/PixelCount_11_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>9</td>
<td>0.711</td>
<td>D1/LineCount_4_s1/Q</td>
<td>D1/LineCount_4_s1/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>10</td>
<td>0.711</td>
<td>D1/PixelCount_7_s0/Q</td>
<td>D1/PixelCount_7_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>11</td>
<td>0.711</td>
<td>waddr_0_s2/Q</td>
<td>waddr_0_s2/D</td>
<td>XTAL:[R]</td>
<td>XTAL:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.711</td>
</tr>
<tr>
<td>12</td>
<td>0.712</td>
<td>D1/PixelCount_0_s0/Q</td>
<td>D1/PixelCount_0_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.712</td>
</tr>
<tr>
<td>13</td>
<td>0.715</td>
<td>btn_debouncer_inst/state_s1/Q</td>
<td>btn_debouncer_inst/state_s1/D</td>
<td>XTAL:[R]</td>
<td>XTAL:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.715</td>
</tr>
<tr>
<td>14</td>
<td>0.716</td>
<td>D1/PixelCount_1_s0/Q</td>
<td>D1/PixelCount_1_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.716</td>
</tr>
<tr>
<td>15</td>
<td>0.721</td>
<td>D1/PixelCount_3_s0/Q</td>
<td>D1/PixelCount_3_s0/D</td>
<td>LCD_CLK:[R]</td>
<td>LCD_CLK:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.721</td>
</tr>
<tr>
<td>16</td>
<td>0.729</td>
<td>btn_debouncer_inst/counter_2_s0/Q</td>
<td>btn_debouncer_inst/counter_2_s0/D</td>
<td>XTAL:[R]</td>
<td>XTAL:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.729</td>
</tr>
<tr>
<td>17</td>
<td>0.730</td>
<td>btn_debouncer_inst/counter_6_s0/Q</td>
<td>btn_debouncer_inst/counter_6_s0/D</td>
<td>XTAL:[R]</td>
<td>XTAL:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>18</td>
<td>0.730</td>
<td>btn_debouncer_inst/counter_8_s0/Q</td>
<td>btn_debouncer_inst/counter_8_s0/D</td>
<td>XTAL:[R]</td>
<td>XTAL:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>19</td>
<td>0.730</td>
<td>btn_debouncer_inst/counter_12_s0/Q</td>
<td>btn_debouncer_inst/counter_12_s0/D</td>
<td>XTAL:[R]</td>
<td>XTAL:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>20</td>
<td>0.730</td>
<td>btn_debouncer_inst/counter_14_s0/Q</td>
<td>btn_debouncer_inst/counter_14_s0/D</td>
<td>XTAL:[R]</td>
<td>XTAL:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>21</td>
<td>0.730</td>
<td>btn_debouncer_inst/counter_18_s0/Q</td>
<td>btn_debouncer_inst/counter_18_s0/D</td>
<td>XTAL:[R]</td>
<td>XTAL:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>22</td>
<td>0.730</td>
<td>btn_debouncer_inst/counter_20_s0/Q</td>
<td>btn_debouncer_inst/counter_20_s0/D</td>
<td>XTAL:[R]</td>
<td>XTAL:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>23</td>
<td>0.730</td>
<td>btn_debouncer_inst/counter_24_s0/Q</td>
<td>btn_debouncer_inst/counter_24_s0/D</td>
<td>XTAL:[R]</td>
<td>XTAL:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>24</td>
<td>0.730</td>
<td>waddr_12_s0/Q</td>
<td>waddr_12_s0/D</td>
<td>XTAL:[R]</td>
<td>XTAL:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>25</td>
<td>0.730</td>
<td>waddr_14_s0/Q</td>
<td>waddr_14_s0/D</td>
<td>XTAL:[R]</td>
<td>XTAL:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td>2</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/PixelCount_14_s0</td>
</tr>
<tr>
<td>3</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/PixelCount_13_s0</td>
</tr>
<tr>
<td>4</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/PixelCount_12_s0</td>
</tr>
<tr>
<td>5</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/PixelCount_11_s0</td>
</tr>
<tr>
<td>6</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/Data_R_4_s0</td>
</tr>
<tr>
<td>8</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/LineCount_0_s1</td>
</tr>
<tr>
<td>9</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/LineCount_15_s1</td>
</tr>
<tr>
<td>10</td>
<td>13.687</td>
<td>14.937</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>LCD_CLK</td>
<td>D1/LineCount_14_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-35.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>665.670</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>630.444</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/string1[114]_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/Data_R_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>629.629</td>
<td>629.629</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>629.629</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>631.717</td>
<td>2.088</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>631.961</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td>D1/string1[114]_2_s0/CLK</td>
</tr>
<tr>
<td>632.419</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R8C33[1][A]</td>
<td style=" font-weight:bold;">D1/string1[114]_2_s0/Q</td>
</tr>
<tr>
<td>634.206</td>
<td>1.787</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[3][B]</td>
<td>D1/n29949_s1821/I0</td>
</tr>
<tr>
<td>635.238</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[3][B]</td>
<td style=" background: #97FFFF;">D1/n29949_s1821/F</td>
</tr>
<tr>
<td>635.238</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td>D1/n29949_s1660/I1</td>
</tr>
<tr>
<td>635.387</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[3][A]</td>
<td style=" background: #97FFFF;">D1/n29949_s1660/O</td>
</tr>
<tr>
<td>635.387</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td>D1/n29949_s1580/I0</td>
</tr>
<tr>
<td>635.550</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[2][B]</td>
<td style=" background: #97FFFF;">D1/n29949_s1580/O</td>
</tr>
<tr>
<td>635.550</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td>D1/n29949_s1541/I0</td>
</tr>
<tr>
<td>635.713</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[1][B]</td>
<td style=" background: #97FFFF;">D1/n29949_s1541/O</td>
</tr>
<tr>
<td>635.713</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R9C45[3][B]</td>
<td>D1/n29949_s1506/I1</td>
</tr>
<tr>
<td>635.876</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R9C45[3][B]</td>
<td style=" background: #97FFFF;">D1/n29949_s1506/O</td>
</tr>
<tr>
<td>639.286</td>
<td>3.410</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td>D1/n29949_s2021/I1</td>
</tr>
<tr>
<td>640.319</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][B]</td>
<td style=" background: #97FFFF;">D1/n29949_s2021/F</td>
</tr>
<tr>
<td>640.319</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td>D1/n29949_s1760/I1</td>
</tr>
<tr>
<td>640.468</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[3][A]</td>
<td style=" background: #97FFFF;">D1/n29949_s1760/O</td>
</tr>
<tr>
<td>640.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td>D1/n29949_s1630/I0</td>
</tr>
<tr>
<td>640.631</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C18[2][B]</td>
<td style=" background: #97FFFF;">D1/n29949_s1630/O</td>
</tr>
<tr>
<td>640.631</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C18[1][B]</td>
<td>D1/n29949_s1519/I0</td>
</tr>
<tr>
<td>640.794</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>312</td>
<td>R13C18[1][B]</td>
<td style=" background: #97FFFF;">D1/n29949_s1519/O</td>
</tr>
<tr>
<td>648.162</td>
<td>7.368</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C45[2][A]</td>
<td>D1/n30346_s1466/I1</td>
</tr>
<tr>
<td>648.788</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>21</td>
<td>R21C45[2][A]</td>
<td style=" background: #97FFFF;">D1/n30346_s1466/F</td>
</tr>
<tr>
<td>650.291</td>
<td>1.503</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C43[2][B]</td>
<td>D1/n30346_s1365/I2</td>
</tr>
<tr>
<td>651.113</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C43[2][B]</td>
<td style=" background: #97FFFF;">D1/n30346_s1365/F</td>
</tr>
<tr>
<td>652.583</td>
<td>1.471</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][B]</td>
<td>D1/n30346_s1070/I2</td>
</tr>
<tr>
<td>653.615</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C38[3][B]</td>
<td style=" background: #97FFFF;">D1/n30346_s1070/F</td>
</tr>
<tr>
<td>654.590</td>
<td>0.975</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td>D1/n30346_s732/I0</td>
</tr>
<tr>
<td>655.412</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C38[2][B]</td>
<td style=" background: #97FFFF;">D1/n30346_s732/F</td>
</tr>
<tr>
<td>657.185</td>
<td>1.773</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td>D1/n30346_s395/I3</td>
</tr>
<tr>
<td>658.007</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[1][B]</td>
<td style=" background: #97FFFF;">D1/n30346_s395/F</td>
</tr>
<tr>
<td>658.013</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td>D1/n30346_s236/I0</td>
</tr>
<tr>
<td>659.112</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C39[2][B]</td>
<td style=" background: #97FFFF;">D1/n30346_s236/F</td>
</tr>
<tr>
<td>659.916</td>
<td>0.804</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td>D1/n30346_s173/I3</td>
</tr>
<tr>
<td>661.015</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R21C40[3][A]</td>
<td style=" background: #97FFFF;">D1/n30346_s173/F</td>
</tr>
<tr>
<td>664.081</td>
<td>3.066</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>D1/n30346_s1536/I2</td>
</tr>
<tr>
<td>665.180</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">D1/n30346_s1536/F</td>
</tr>
<tr>
<td>665.180</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td>D1/n30346_s1530/I1</td>
</tr>
<tr>
<td>665.329</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][A]</td>
<td style=" background: #97FFFF;">D1/n30346_s1530/O</td>
</tr>
<tr>
<td>665.329</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td>D1/n30346_s1527/I1</td>
</tr>
<tr>
<td>665.492</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[2][B]</td>
<td style=" background: #97FFFF;">D1/n30346_s1527/O</td>
</tr>
<tr>
<td>665.492</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>D1/n30346_s145/I0</td>
</tr>
<tr>
<td>665.655</td>
<td>0.163</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td style=" background: #97FFFF;">D1/n30346_s145/O</td>
</tr>
<tr>
<td>665.670</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td style=" font-weight:bold;">D1/Data_R_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>630.630</td>
<td>630.630</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>630.630</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>630.874</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>D1/Data_R_4_s0/CLK</td>
</tr>
<tr>
<td>630.844</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>D1/Data_R_4_s0</td>
</tr>
<tr>
<td>630.444</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C34[1][B]</td>
<td>D1/Data_R_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-2.088</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>1.001</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>13</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 2.088, 89.539%; route: 0.244, 10.461%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 11.073, 32.848%; route: 22.178, 65.792%; tC2Q: 0.458, 1.360%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.247</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.627</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>13.528</td>
<td>2.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>D1/n16484_s2/I0</td>
</tr>
<tr>
<td>14.627</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td style=" background: #97FFFF;">D1/n16484_s2/F</td>
</tr>
<tr>
<td>14.627</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>D1/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>D1/PixelCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.250, 43.454%; route: 7.675, 53.359%; tC2Q: 0.458, 3.187%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.418</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.456</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>13.357</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>D1/n16475_s2/I0</td>
</tr>
<tr>
<td>14.456</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">D1/n16475_s2/F</td>
</tr>
<tr>
<td>14.456</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>D1/PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>D1/PixelCount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.250, 43.976%; route: 7.504, 52.799%; tC2Q: 0.458, 3.225%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.713</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.161</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>13.339</td>
<td>2.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>D1/n16478_s2/I0</td>
</tr>
<tr>
<td>14.161</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td style=" background: #97FFFF;">D1/n16478_s2/F</td>
</tr>
<tr>
<td>14.161</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>D1/PixelCount_7_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>D1/PixelCount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.973, 42.918%; route: 7.486, 53.789%; tC2Q: 0.458, 3.293%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.720</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.154</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>13.528</td>
<td>2.995</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>D1/n16483_s2/I2</td>
</tr>
<tr>
<td>14.154</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" background: #97FFFF;">D1/n16483_s2/F</td>
</tr>
<tr>
<td>14.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>D1/PixelCount_2_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C22[0][B]</td>
<td>D1/PixelCount_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.777, 41.531%; route: 7.675, 55.174%; tC2Q: 0.458, 3.295%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.750</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.124</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>13.025</td>
<td>2.492</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>D1/n16482_s2/I2</td>
</tr>
<tr>
<td>14.124</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" background: #97FFFF;">D1/n16482_s2/F</td>
</tr>
<tr>
<td>14.124</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>D1/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>D1/PixelCount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.250, 45.029%; route: 7.172, 51.669%; tC2Q: 0.458, 3.302%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.792</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>13.050</td>
<td>2.517</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>D1/n16485_s3/I1</td>
</tr>
<tr>
<td>14.082</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">D1/n16485_s3/F</td>
</tr>
<tr>
<td>14.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>D1/PixelCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.183, 44.682%; route: 7.196, 52.006%; tC2Q: 0.458, 3.312%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>13.038</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>D1/n16481_s2/I0</td>
</tr>
<tr>
<td>14.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">D1/n16481_s2/F</td>
</tr>
<tr>
<td>14.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>D1/PixelCount_4_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>D1/PixelCount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.183, 44.721%; route: 7.184, 51.964%; tC2Q: 0.458, 3.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>14.070</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>13.038</td>
<td>2.505</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>D1/n16477_s2/I0</td>
</tr>
<tr>
<td>14.070</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" background: #97FFFF;">D1/n16477_s2/F</td>
</tr>
<tr>
<td>14.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>D1/PixelCount_8_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R22C25[0][B]</td>
<td>D1/PixelCount_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.183, 44.721%; route: 7.184, 51.964%; tC2Q: 0.458, 3.315%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.983</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>13.357</td>
<td>2.824</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][B]</td>
<td>D1/n16476_s2/I2</td>
</tr>
<tr>
<td>13.983</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][B]</td>
<td style=" background: #97FFFF;">D1/n16476_s2/F</td>
</tr>
<tr>
<td>13.983</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][B]</td>
<td>D1/PixelCount_9_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C22[0][B]</td>
<td>D1/PixelCount_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.777, 42.047%; route: 7.504, 54.617%; tC2Q: 0.458, 3.336%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>15.909</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.965</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>13.339</td>
<td>2.807</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>D1/n16480_s2/I0</td>
</tr>
<tr>
<td>13.965</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td style=" background: #97FFFF;">D1/n16480_s2/F</td>
</tr>
<tr>
<td>13.965</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>D1/PixelCount_5_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R20C25[0][B]</td>
<td>D1/PixelCount_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.777, 42.102%; route: 7.486, 54.557%; tC2Q: 0.458, 3.340%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.642</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>13.016</td>
<td>2.483</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>D1/n16479_s2/I2</td>
</tr>
<tr>
<td>13.642</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td style=" background: #97FFFF;">D1/n16479_s2/F</td>
</tr>
<tr>
<td>13.642</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>D1/PixelCount_6_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C26[0][B]</td>
<td>D1/PixelCount_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.777, 43.119%; route: 7.163, 53.460%; tC2Q: 0.458, 3.421%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>16.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.985</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.886</td>
<td>1.353</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/n16470_s2/I2</td>
</tr>
<tr>
<td>12.985</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td style=" background: #97FFFF;">D1/n16470_s2/F</td>
</tr>
<tr>
<td>12.985</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.250, 49.055%; route: 6.032, 47.347%; tC2Q: 0.458, 3.597%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.401</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>D1/n16473_s4/I0</td>
</tr>
<tr>
<td>12.500</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" background: #97FFFF;">D1/n16473_s4/F</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>D1/PixelCount_12_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C40[2][A]</td>
<td>D1/PixelCount_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.250, 50.995%; route: 5.548, 45.265%; tC2Q: 0.458, 3.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.374</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.500</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.401</td>
<td>0.868</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>D1/n16471_s2/I0</td>
</tr>
<tr>
<td>12.500</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td style=" background: #97FFFF;">D1/n16471_s2/F</td>
</tr>
<tr>
<td>12.500</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>D1/PixelCount_14_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C40[2][B]</td>
<td>D1/PixelCount_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.250, 50.995%; route: 5.548, 45.265%; tC2Q: 0.458, 3.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.397</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>D1/n16474_s2/I0</td>
</tr>
<tr>
<td>12.219</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">D1/n16474_s2/F</td>
</tr>
<tr>
<td>12.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>D1/PixelCount_11_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>D1/PixelCount_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.973, 49.881%; route: 5.543, 46.292%; tC2Q: 0.458, 3.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>17.655</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.219</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.533</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.397</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>D1/n16472_s2/I2</td>
</tr>
<tr>
<td>12.219</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td style=" background: #97FFFF;">D1/n16472_s2/F</td>
</tr>
<tr>
<td>12.219</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td style=" font-weight:bold;">D1/PixelCount_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>D1/PixelCount_13_s0/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C40[1][B]</td>
<td>D1/PixelCount_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.973, 49.881%; route: 5.543, 46.292%; tC2Q: 0.458, 3.828%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>D1/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_0_s1/Q</td>
</tr>
<tr>
<td>1.075</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>D1/n16451_s2/I0</td>
</tr>
<tr>
<td>2.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">D1/n16451_s2/F</td>
</tr>
<tr>
<td>3.485</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][B]</td>
<td>D1/n16448_s2/I3</td>
</tr>
<tr>
<td>4.307</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C42[0][B]</td>
<td style=" background: #97FFFF;">D1/n16448_s2/F</td>
</tr>
<tr>
<td>5.457</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][B]</td>
<td>D1/n16446_s3/I2</td>
</tr>
<tr>
<td>6.082</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C43[3][B]</td>
<td style=" background: #97FFFF;">D1/n16446_s3/F</td>
</tr>
<tr>
<td>6.511</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td>D1/n16443_s2/I3</td>
</tr>
<tr>
<td>7.333</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R23C43[2][A]</td>
<td style=" background: #97FFFF;">D1/n16443_s2/F</td>
</tr>
<tr>
<td>8.148</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[2][B]</td>
<td>D1/n16442_s2/I1</td>
</tr>
<tr>
<td>9.247</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C42[2][B]</td>
<td style=" background: #97FFFF;">D1/n16442_s2/F</td>
</tr>
<tr>
<td>9.258</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>D1/n16438_s2/I3</td>
</tr>
<tr>
<td>10.284</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">D1/n16438_s2/F</td>
</tr>
<tr>
<td>10.707</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>D1/n16438_s1/I1</td>
</tr>
<tr>
<td>11.529</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" background: #97FFFF;">D1/n16438_s1/F</td>
</tr>
<tr>
<td>11.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>D1/LineCount_15_s1/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>D1/LineCount_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.315, 55.959%; route: 4.512, 39.980%; tC2Q: 0.458, 4.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.529</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>D1/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_0_s1/Q</td>
</tr>
<tr>
<td>1.075</td>
<td>0.373</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[3][B]</td>
<td>D1/n16451_s2/I0</td>
</tr>
<tr>
<td>2.174</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R23C41[3][B]</td>
<td style=" background: #97FFFF;">D1/n16451_s2/F</td>
</tr>
<tr>
<td>3.485</td>
<td>1.311</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][B]</td>
<td>D1/n16448_s2/I3</td>
</tr>
<tr>
<td>4.307</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R24C42[0][B]</td>
<td style=" background: #97FFFF;">D1/n16448_s2/F</td>
</tr>
<tr>
<td>5.457</td>
<td>1.150</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[3][B]</td>
<td>D1/n16446_s3/I2</td>
</tr>
<tr>
<td>6.082</td>
<td>0.625</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R24C43[3][B]</td>
<td style=" background: #97FFFF;">D1/n16446_s3/F</td>
</tr>
<tr>
<td>6.511</td>
<td>0.429</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C43[2][A]</td>
<td>D1/n16443_s2/I3</td>
</tr>
<tr>
<td>7.333</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R23C43[2][A]</td>
<td style=" background: #97FFFF;">D1/n16443_s2/F</td>
</tr>
<tr>
<td>8.148</td>
<td>0.815</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[2][B]</td>
<td>D1/n16442_s2/I1</td>
</tr>
<tr>
<td>9.247</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C42[2][B]</td>
<td style=" background: #97FFFF;">D1/n16442_s2/F</td>
</tr>
<tr>
<td>9.258</td>
<td>0.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[3][A]</td>
<td>D1/n16438_s2/I3</td>
</tr>
<tr>
<td>10.284</td>
<td>1.026</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C42[3][A]</td>
<td style=" background: #97FFFF;">D1/n16438_s2/F</td>
</tr>
<tr>
<td>10.707</td>
<td>0.423</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>D1/n16439_s1/I1</td>
</tr>
<tr>
<td>11.529</td>
<td>0.822</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td style=" background: #97FFFF;">D1/n16439_s1/F</td>
</tr>
<tr>
<td>11.529</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td style=" font-weight:bold;">D1/LineCount_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>D1/LineCount_14_s1/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C41[0][B]</td>
<td>D1/LineCount_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 6.315, 55.959%; route: 4.512, 39.980%; tC2Q: 0.458, 4.061%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.495</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>D1/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>30.231</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>D1/LineCount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 44.813%; route: 5.838, 51.170%; tC2Q: 0.458, 4.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.495</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td style=" font-weight:bold;">D1/LineCount_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[2][A]</td>
<td>D1/LineCount_1_s1/CLK</td>
</tr>
<tr>
<td>30.231</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[2][A]</td>
<td>D1/LineCount_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 44.813%; route: 5.838, 51.170%; tC2Q: 0.458, 4.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.495</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td style=" font-weight:bold;">D1/LineCount_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][B]</td>
<td>D1/LineCount_2_s1/CLK</td>
</tr>
<tr>
<td>30.231</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[1][B]</td>
<td>D1/LineCount_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 44.813%; route: 5.838, 51.170%; tC2Q: 0.458, 4.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.577</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>30.231</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>9.434</td>
<td>2.308</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C42[1][A]</td>
<td>D1/LineCount_14_s3/I3</td>
</tr>
<tr>
<td>10.495</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>32</td>
<td>R23C42[1][A]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s3/F</td>
</tr>
<tr>
<td>11.654</td>
<td>1.159</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_4_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>D1/LineCount_4_s1/CLK</td>
</tr>
<tr>
<td>30.231</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>D1/LineCount_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 5.113, 44.813%; route: 5.838, 51.170%; tC2Q: 0.458, 4.017%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>10.219</td>
<td>3.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>D1/n16447_s1/I3</td>
</tr>
<tr>
<td>11.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td style=" background: #97FFFF;">D1/n16447_s1/F</td>
</tr>
<tr>
<td>11.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>D1/LineCount_6_s1/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>D1/LineCount_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 45.141%; route: 5.465, 50.614%; tC2Q: 0.458, 4.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>18.833</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>11.041</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>29.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.244</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][A]</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
<tr>
<td>0.702</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C39[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_15_s0/Q</td>
</tr>
<tr>
<td>1.125</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td>D1/LCD_DEN_d_s11/I1</td>
</tr>
<tr>
<td>2.157</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C39[0][B]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s11/F</td>
</tr>
<tr>
<td>2.162</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C39[3][A]</td>
<td>D1/LCD_DEN_d_s7/I3</td>
</tr>
<tr>
<td>3.261</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C39[3][A]</td>
<td style=" background: #97FFFF;">D1/LCD_DEN_d_s7/F</td>
</tr>
<tr>
<td>5.200</td>
<td>1.938</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td>D1/LineCount_14_s6/I3</td>
</tr>
<tr>
<td>6.022</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R23C22[1][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s6/F</td>
</tr>
<tr>
<td>6.027</td>
<td>0.005</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C22[0][B]</td>
<td>D1/LineCount_14_s9/I3</td>
</tr>
<tr>
<td>7.126</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>17</td>
<td>R23C22[0][B]</td>
<td style=" background: #97FFFF;">D1/LineCount_14_s9/F</td>
</tr>
<tr>
<td>10.219</td>
<td>3.093</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>D1/n16446_s1/I2</td>
</tr>
<tr>
<td>11.041</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" background: #97FFFF;">D1/n16446_s1/F</td>
</tr>
<tr>
<td>11.041</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td style=" font-weight:bold;">D1/LineCount_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>30.030</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.274</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>D1/LineCount_7_s1/CLK</td>
</tr>
<tr>
<td>29.874</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C43[0][B]</td>
<td>D1/LineCount_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>30.030</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.874, 45.141%; route: 5.465, 50.614%; tC2Q: 0.458, 4.245%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.284</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>btn_debouncer_inst/counter_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>btn_debouncer_inst/counter_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>btn_debouncer_inst/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_0_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>btn_debouncer_inst/n34_s2/I0</td>
</tr>
<tr>
<td>2.284</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" background: #97FFFF;">btn_debouncer_inst/n34_s2/F</td>
</tr>
<tr>
<td>2.284</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>btn_debouncer_inst/counter_0_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C2[0][A]</td>
<td>btn_debouncer_inst/counter_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.892</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_15_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>D1/LineCount_15_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R24C41[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_15_s1/Q</td>
</tr>
<tr>
<td>0.520</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>D1/n16438_s1/I2</td>
</tr>
<tr>
<td>0.892</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" background: #97FFFF;">D1/n16438_s1/F</td>
</tr>
<tr>
<td>0.892</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>D1/LineCount_15_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C41[0][A]</td>
<td>D1/LineCount_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>D1/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_0_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>D1/n16453_s2/I0</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" background: #97FFFF;">D1/n16453_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>D1/LineCount_0_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C41[0][A]</td>
<td>D1/LineCount_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_12_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>D1/LineCount_12_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R24C42[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_12_s1/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>D1/n16441_s1/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td style=" background: #97FFFF;">D1/n16441_s1/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>D1/LineCount_12_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C42[0][A]</td>
<td>D1/LineCount_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>D1/PixelCount_4_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1548</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_4_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>D1/n16481_s2/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" background: #97FFFF;">D1/n16481_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>D1/PixelCount_4_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R22C25[0][A]</td>
<td>D1/PixelCount_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.893</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>D1/PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R24C22[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_10_s0/Q</td>
</tr>
<tr>
<td>0.521</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>D1/n16475_s2/I2</td>
</tr>
<tr>
<td>0.893</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" background: #97FFFF;">D1/n16475_s2/F</td>
</tr>
<tr>
<td>0.893</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>D1/PixelCount_10_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C22[0][A]</td>
<td>D1/PixelCount_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>D1/LineCount_6_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R24C43[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_6_s1/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>D1/n16447_s1/I2</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td style=" background: #97FFFF;">D1/n16447_s1/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td style=" font-weight:bold;">D1/LineCount_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>D1/LineCount_6_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C43[0][A]</td>
<td>D1/LineCount_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.895</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>D1/PixelCount_11_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R24C40[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_11_s0/Q</td>
</tr>
<tr>
<td>0.523</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>D1/n16474_s2/I1</td>
</tr>
<tr>
<td>0.895</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td style=" background: #97FFFF;">D1/n16474_s2/F</td>
</tr>
<tr>
<td>0.895</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>D1/PixelCount_11_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C40[1][A]</td>
<td>D1/PixelCount_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/LineCount_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/LineCount_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>D1/LineCount_4_s1/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R23C41[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_4_s1/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>D1/n16449_s1/I1</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" background: #97FFFF;">D1/n16449_s1/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td style=" font-weight:bold;">D1/LineCount_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>D1/LineCount_4_s1/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R23C41[1][A]</td>
<td>D1/LineCount_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>D1/PixelCount_7_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>229</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_7_s0/Q</td>
</tr>
<tr>
<td>0.524</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>D1/n16478_s2/I2</td>
</tr>
<tr>
<td>0.896</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td style=" background: #97FFFF;">D1/n16478_s2/F</td>
</tr>
<tr>
<td>0.896</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>D1/PixelCount_7_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R20C25[0][A]</td>
<td>D1/PixelCount_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>waddr_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>waddr_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>waddr_0_s2/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>264</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">waddr_0_s2/Q</td>
</tr>
<tr>
<td>1.916</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>n48_s3/I0</td>
</tr>
<tr>
<td>2.288</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" background: #97FFFF;">n48_s3/F</td>
</tr>
<tr>
<td>2.288</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td style=" font-weight:bold;">waddr_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>waddr_0_s2/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R5C13[0][A]</td>
<td>waddr_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.303%; route: 0.006, 0.830%; tC2Q: 0.333, 46.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.897</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>8</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/Q</td>
</tr>
<tr>
<td>0.525</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>D1/n16485_s3/I0</td>
</tr>
<tr>
<td>0.897</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">D1/n16485_s3/F</td>
</tr>
<tr>
<td>0.897</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C26[1][A]</td>
<td>D1/PixelCount_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.217%; route: 0.007, 0.994%; tC2Q: 0.333, 46.789%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.715</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.291</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>btn_debouncer_inst/state_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>btn_debouncer_inst/state_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>btn_debouncer_inst/state_s1/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/state_s1/Q</td>
</tr>
<tr>
<td>1.919</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>btn_debouncer_inst/n36_s1/I0</td>
</tr>
<tr>
<td>2.291</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" background: #97FFFF;">btn_debouncer_inst/n36_s1/F</td>
</tr>
<tr>
<td>2.291</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/state_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>btn_debouncer_inst/state_s1/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R2C2[0][A]</td>
<td>btn_debouncer_inst/state_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.044%; route: 0.009, 1.321%; tC2Q: 0.333, 46.635%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.716</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.901</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>D1/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R27C22[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_1_s0/Q</td>
</tr>
<tr>
<td>0.529</td>
<td>0.011</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>D1/n16484_s2/I2</td>
</tr>
<tr>
<td>0.901</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td style=" background: #97FFFF;">D1/n16484_s2/F</td>
</tr>
<tr>
<td>0.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>D1/PixelCount_1_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C22[0][A]</td>
<td>D1/PixelCount_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.958%; route: 0.011, 1.484%; tC2Q: 0.333, 46.558%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.721</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>0.905</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>0.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>D1/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>D1/PixelCount_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LCD_CLK:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>D1/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>0.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_3_s0/Q</td>
</tr>
<tr>
<td>0.533</td>
<td>0.015</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>D1/n16482_s2/I3</td>
</tr>
<tr>
<td>0.905</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" background: #97FFFF;">D1/n16482_s2/F</td>
</tr>
<tr>
<td>0.905</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td style=" font-weight:bold;">D1/PixelCount_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>34</td>
<td>PLL_R</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.185</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>D1/PixelCount_3_s0/CLK</td>
</tr>
<tr>
<td>0.185</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C26[1][A]</td>
<td>D1/PixelCount_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 51.618%; route: 0.015, 2.130%; tC2Q: 0.333, 46.253%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>btn_debouncer_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>btn_debouncer_inst/counter_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>btn_debouncer_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_2_s0/Q</td>
</tr>
<tr>
<td>1.911</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C4[1][A]</td>
<td>btn_debouncer_inst/n32_s/I1</td>
</tr>
<tr>
<td>2.305</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" background: #97FFFF;">btn_debouncer_inst/n32_s/SUM</td>
</tr>
<tr>
<td>2.305</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>btn_debouncer_inst/counter_2_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C4[1][A]</td>
<td>btn_debouncer_inst/counter_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 54.083%; route: 0.001, 0.162%; tC2Q: 0.333, 45.755%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>btn_debouncer_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>btn_debouncer_inst/counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>btn_debouncer_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_6_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C5[0][A]</td>
<td>btn_debouncer_inst/n28_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" background: #97FFFF;">btn_debouncer_inst/n28_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>btn_debouncer_inst/counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[0][A]</td>
<td>btn_debouncer_inst/counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>btn_debouncer_inst/counter_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>btn_debouncer_inst/counter_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>btn_debouncer_inst/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_8_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C5[1][A]</td>
<td>btn_debouncer_inst/n26_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" background: #97FFFF;">btn_debouncer_inst/n26_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>btn_debouncer_inst/counter_8_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C5[1][A]</td>
<td>btn_debouncer_inst/counter_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>btn_debouncer_inst/counter_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>btn_debouncer_inst/counter_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>btn_debouncer_inst/counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_12_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[0][A]</td>
<td>btn_debouncer_inst/n22_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" background: #97FFFF;">btn_debouncer_inst/n22_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>btn_debouncer_inst/counter_12_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[0][A]</td>
<td>btn_debouncer_inst/counter_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>btn_debouncer_inst/counter_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>btn_debouncer_inst/counter_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>btn_debouncer_inst/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_14_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C6[1][A]</td>
<td>btn_debouncer_inst/n20_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" background: #97FFFF;">btn_debouncer_inst/n20_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>btn_debouncer_inst/counter_14_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C6[1][A]</td>
<td>btn_debouncer_inst/counter_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>btn_debouncer_inst/counter_18_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>btn_debouncer_inst/counter_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>btn_debouncer_inst/counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_18_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C7[0][A]</td>
<td>btn_debouncer_inst/n16_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" background: #97FFFF;">btn_debouncer_inst/n16_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>btn_debouncer_inst/counter_18_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[0][A]</td>
<td>btn_debouncer_inst/counter_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>btn_debouncer_inst/counter_20_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>btn_debouncer_inst/counter_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>btn_debouncer_inst/counter_20_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_20_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C7[1][A]</td>
<td>btn_debouncer_inst/n14_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" background: #97FFFF;">btn_debouncer_inst/n14_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>btn_debouncer_inst/counter_20_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C7[1][A]</td>
<td>btn_debouncer_inst/counter_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>btn_debouncer_inst/counter_24_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>btn_debouncer_inst/counter_24_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>btn_debouncer_inst/counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R3C8[0][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_24_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R3C8[0][A]</td>
<td>btn_debouncer_inst/n10_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td style=" background: #97FFFF;">btn_debouncer_inst/n10_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td style=" font-weight:bold;">btn_debouncer_inst/counter_24_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>btn_debouncer_inst/counter_24_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R3C8[0][A]</td>
<td>btn_debouncer_inst/counter_24_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>waddr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>waddr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>waddr_12_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">waddr_12_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C15[0][A]</td>
<td>n36_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" background: #97FFFF;">n36_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td style=" font-weight:bold;">waddr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>waddr_12_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[0][A]</td>
<td>waddr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.306</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.577</td>
</tr>
<tr>
<td class="label">From</td>
<td>waddr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>waddr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>XTAL:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>XTAL:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>waddr_14_s0/CLK</td>
</tr>
<tr>
<td>1.910</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">waddr_14_s0/Q</td>
</tr>
<tr>
<td>1.912</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R7C15[1][A]</td>
<td>n34_s/I1</td>
</tr>
<tr>
<td>2.306</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" background: #97FFFF;">n34_s/SUM</td>
</tr>
<tr>
<td>2.306</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td style=" font-weight:bold;">waddr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>XTAL</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/I</td>
</tr>
<tr>
<td>1.392</td>
<td>1.392</td>
<td>tINS</td>
<td>RR</td>
<td>3377</td>
<td>IOR17[A]</td>
<td>XTAL_IN_ibuf/O</td>
</tr>
<tr>
<td>1.577</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>waddr_14_s0/CLK</td>
</tr>
<tr>
<td>1.577</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R7C15[1][A]</td>
<td>waddr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 1.392, 88.292%; route: 0.185, 11.708%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCount_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.277</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.215</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCount_15_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCount_14_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.277</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCount_14_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.215</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCount_14_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCount_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.277</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCount_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.215</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCount_13_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCount_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.277</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCount_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.215</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCount_12_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCount_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.277</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCount_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.215</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCount_11_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/PixelCount_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.277</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.215</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/PixelCount_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/Data_R_4_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.277</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/Data_R_4_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.215</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/Data_R_4_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCount_0_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.277</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCount_0_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.215</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCount_0_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCount_15_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.277</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCount_15_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.215</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCount_15_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>13.687</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>14.937</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>LCD_CLK</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>D1/LineCount_14_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>15.015</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>15.277</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>D1/LineCount_14_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td></td>
<td></td>
<td>LCD_CLK</td>
</tr>
<tr>
<td>30.030</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>chip_pll/rpll_inst/CLKOUTD</td>
</tr>
<tr>
<td>30.215</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>D1/LineCount_14_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>3377</td>
<td>XTAL_IN_d</td>
<td>-35.226</td>
<td>0.262</td>
</tr>
<tr>
<td>1548</td>
<td>PixelCount[4]</td>
<td>-8.045</td>
<td>5.475</td>
</tr>
<tr>
<td>903</td>
<td>PixelCount[5]</td>
<td>-7.462</td>
<td>5.790</td>
</tr>
<tr>
<td>513</td>
<td>wdata[1]</td>
<td>22.772</td>
<td>13.407</td>
</tr>
<tr>
<td>513</td>
<td>wdata[2]</td>
<td>27.185</td>
<td>8.994</td>
</tr>
<tr>
<td>513</td>
<td>wdata[5]</td>
<td>25.054</td>
<td>11.124</td>
</tr>
<tr>
<td>513</td>
<td>wdata[6]</td>
<td>27.710</td>
<td>8.468</td>
</tr>
<tr>
<td>513</td>
<td>wdata[3]</td>
<td>26.950</td>
<td>9.229</td>
</tr>
<tr>
<td>513</td>
<td>wdata[4]</td>
<td>26.538</td>
<td>9.641</td>
</tr>
<tr>
<td>453</td>
<td>PixelCount[6]</td>
<td>-14.888</td>
<td>14.055</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R3C12</td>
<td>93.06%</td>
</tr>
<tr>
<td>R7C14</td>
<td>91.67%</td>
</tr>
<tr>
<td>R12C8</td>
<td>90.28%</td>
</tr>
<tr>
<td>R14C9</td>
<td>90.28%</td>
</tr>
<tr>
<td>R6C13</td>
<td>88.89%</td>
</tr>
<tr>
<td>R21C6</td>
<td>88.89%</td>
</tr>
<tr>
<td>R4C30</td>
<td>88.89%</td>
</tr>
<tr>
<td>R9C4</td>
<td>88.89%</td>
</tr>
<tr>
<td>R9C9</td>
<td>88.89%</td>
</tr>
<tr>
<td>R16C7</td>
<td>88.89%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name XTAL -period 37.037 -waveform {0 18.518} [get_ports {XTAL_IN}] -add</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name LCD_CLK -period 30.03 -waveform {0 15.015} [get_ports {LCD_CLK}] -add</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
