# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../../rtl" \
"../../../../steel-core.srcs/sources_1/new/store_unit.v" \
"../../../../steel-core.srcs/sim_1/new/tb_store_unit.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
