

================================================================
== Vivado HLS Report for 'hopfield_vitis'
================================================================
* Date:           Wed Jul 14 12:31:38 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        hopfield_vitis
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.684 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      145|     2385| 1.450 us | 23.850 us |  145|  2385|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1     |      144|     2384| 18 ~ 298 |          -|          -|     8|    no    |
        | + Loop 1.1  |       16|      296|  2 ~ 37  |          -|          -|     8|    no    |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    120|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        0|     12|    1460|   2733|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    234|    -|
|Register         |        -|      -|     231|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     12|    1691|   3087|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      5|       1|      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |             Instance            |             Module            | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |hopfield_vitis_CRTL_BUS_s_axi_U  |hopfield_vitis_CRTL_BUS_s_axi  |        0|      0|   74|  104|    0|
    |hopfield_vitis_fabkb_U1          |hopfield_vitis_fabkb           |        0|      2|  205|  390|    0|
    |hopfield_vitis_fddEe_U3          |hopfield_vitis_fddEe           |        0|      0|  761|  994|    0|
    |hopfield_vitis_feeOg_U4          |hopfield_vitis_feeOg           |        0|      7|  277|  924|    0|
    |hopfield_vitis_fmcud_U2          |hopfield_vitis_fmcud           |        0|      3|  143|  321|    0|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+
    |Total                            |                               |        0|     12| 1460| 2733|    0|
    +---------------------------------+-------------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |add_ln23_fu_167_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln25_fu_200_p2   |     +    |      0|  0|  15|           6|           6|
    |i_fu_188_p2          |     +    |      0|  0|  13|           4|           1|
    |x_fu_149_p2          |     +    |      0|  0|  13|           4|           1|
    |icmp_ln17_fu_143_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln19_fu_182_p2  |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln21_fu_194_p2  |   icmp   |      0|  0|   9|           4|           4|
    |xor_ln25_fu_213_p2   |    xor   |      0|  0|  33|          32|          33|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 120|          64|          61|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |V_Addr_A_orig  |   15|          3|   32|         96|
    |V_Din_A        |   15|          3|   32|         96|
    |V_WEN_A        |    9|          2|    4|          8|
    |ap_NS_fsm      |  177|         40|    1|         40|
    |i_0_reg_108    |    9|          2|    4|          8|
    |x_0_reg_96     |    9|          2|    4|          8|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  234|         52|   77|        256|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |U_1_load_reg_264   |  32|   0|   32|          0|
    |V_addr_reg_237     |   6|   0|    6|          0|
    |ap_CS_fsm          |  39|   0|   39|          0|
    |i_0_reg_108        |   4|   0|    4|          0|
    |i_reg_245          |   4|   0|    4|          0|
    |icmp_ln21_reg_250  |   1|   0|    1|          0|
    |shl_ln_reg_232     |   3|   0|    6|          3|
    |tmp_4_reg_289      |  32|   0|   32|          0|
    |tmp_5_reg_294      |  32|   0|   32|          0|
    |tmp_i_i_reg_284    |  32|   0|   32|          0|
    |x_0_reg_96         |   4|   0|    4|          0|
    |x_assign_reg_279   |  32|   0|   32|          0|
    |x_reg_227          |   4|   0|    4|          0|
    |zext_ln25_reg_254  |   6|   0|   64|         58|
    +-------------------+----+----+-----+-----------+
    |Total              | 231|   0|  292|         61|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+------------------------+-----+-----+------------+----------------+--------------+
|s_axi_CRTL_BUS_AWVALID  |  in |    1|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_AWREADY  | out |    1|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_AWADDR   |  in |    5|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_WVALID   |  in |    1|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_WREADY   | out |    1|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_WDATA    |  in |   32|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_WSTRB    |  in |    4|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_ARVALID  |  in |    1|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_ARREADY  | out |    1|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_ARADDR   |  in |    5|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_RVALID   | out |    1|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_RREADY   |  in |    1|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_RDATA    | out |   32|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_RRESP    | out |    2|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_BVALID   | out |    1|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_BREADY   |  in |    1|    s_axi   |    CRTL_BUS    |    pointer   |
|s_axi_CRTL_BUS_BRESP    | out |    2|    s_axi   |    CRTL_BUS    |    pointer   |
|ap_clk                  |  in |    1| ap_ctrl_hs | hopfield_vitis | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | hopfield_vitis | return value |
|interrupt               | out |    1| ap_ctrl_hs | hopfield_vitis | return value |
|V_Addr_A                | out |   32|    bram    |        V       |     array    |
|V_EN_A                  | out |    1|    bram    |        V       |     array    |
|V_WEN_A                 | out |    4|    bram    |        V       |     array    |
|V_Din_A                 | out |   32|    bram    |        V       |     array    |
|V_Dout_A                |  in |   32|    bram    |        V       |     array    |
|V_Clk_A                 | out |    1|    bram    |        V       |     array    |
|V_Rst_A                 | out |    1|    bram    |        V       |     array    |
|U_1_Addr_A              | out |   32|    bram    |       U_1      |     array    |
|U_1_EN_A                | out |    1|    bram    |       U_1      |     array    |
|U_1_WEN_A               | out |    4|    bram    |       U_1      |     array    |
|U_1_Din_A               | out |   32|    bram    |       U_1      |     array    |
|U_1_Dout_A              |  in |   32|    bram    |       U_1      |     array    |
|U_1_Clk_A               | out |    1|    bram    |       U_1      |     array    |
|U_1_Rst_A               | out |    1|    bram    |       U_1      |     array    |
+------------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 39
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 39 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %V) nounwind, !map !84"   --->   Operation 40 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([64 x float]* %U_1) nounwind, !map !88"   --->   Operation 41 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(float* %l) nounwind, !map !92"   --->   Operation 42 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @hopfield_vitis_str) nounwind"   --->   Operation 43 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hopfield_vitis/hopfield_vitis.cpp:10]   --->   Operation 44 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x float]* %V, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hopfield_vitis/hopfield_vitis.cpp:11]   --->   Operation 45 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %V, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hopfield_vitis/hopfield_vitis.cpp:12]   --->   Operation 46 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([64 x float]* %U_1, [5 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hopfield_vitis/hopfield_vitis.cpp:13]   --->   Operation 47 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([64 x float]* %U_1, [1 x i8]* @p_str1, [12 x i8]* @p_str4, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hopfield_vitis/hopfield_vitis.cpp:14]   --->   Operation 48 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(float* %l, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [hopfield_vitis/hopfield_vitis.cpp:15]   --->   Operation 49 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.76ns)   --->   "br label %.loopexit" [hopfield_vitis/hopfield_vitis.cpp:17]   --->   Operation 50 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%x_0 = phi i4 [ 0, %0 ], [ %x, %.loopexit.loopexit ]"   --->   Operation 51 'phi' 'x_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i4 %x_0 to i6" [hopfield_vitis/hopfield_vitis.cpp:17]   --->   Operation 52 'zext' 'zext_ln17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (1.30ns)   --->   "%icmp_ln17 = icmp eq i4 %x_0, -8" [hopfield_vitis/hopfield_vitis.cpp:17]   --->   Operation 53 'icmp' 'icmp_ln17' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 54 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.73ns)   --->   "%x = add i4 %x_0, 1" [hopfield_vitis/hopfield_vitis.cpp:17]   --->   Operation 55 'add' 'x' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "br i1 %icmp_ln17, label %5, label %.preheader.preheader" [hopfield_vitis/hopfield_vitis.cpp:17]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i4 %x_0 to i3" [hopfield_vitis/hopfield_vitis.cpp:23]   --->   Operation 57 'trunc' 'trunc_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln23, i3 0)" [hopfield_vitis/hopfield_vitis.cpp:23]   --->   Operation 58 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln23 = add i6 %shl_ln, %zext_ln17" [hopfield_vitis/hopfield_vitis.cpp:23]   --->   Operation 59 'add' 'add_ln23' <Predicate = (!icmp_ln17)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln23 = zext i6 %add_ln23 to i64" [hopfield_vitis/hopfield_vitis.cpp:23]   --->   Operation 60 'zext' 'zext_ln23' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%V_addr = getelementptr [64 x float]* %V, i64 0, i64 %zext_ln23" [hopfield_vitis/hopfield_vitis.cpp:23]   --->   Operation 61 'getelementptr' 'V_addr' <Predicate = (!icmp_ln17)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader" [hopfield_vitis/hopfield_vitis.cpp:19]   --->   Operation 62 'br' <Predicate = (!icmp_ln17)> <Delay = 1.76>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "ret void" [hopfield_vitis/hopfield_vitis.cpp:29]   --->   Operation 63 'ret' <Predicate = (icmp_ln17)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.07>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 64 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %i_0 to i6" [hopfield_vitis/hopfield_vitis.cpp:19]   --->   Operation 65 'zext' 'zext_ln19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (1.30ns)   --->   "%icmp_ln19 = icmp eq i4 %i_0, -8" [hopfield_vitis/hopfield_vitis.cpp:19]   --->   Operation 66 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8) nounwind"   --->   Operation 67 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [hopfield_vitis/hopfield_vitis.cpp:19]   --->   Operation 68 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %.loopexit.loopexit, label %1" [hopfield_vitis/hopfield_vitis.cpp:19]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.30ns)   --->   "%icmp_ln21 = icmp eq i4 %x_0, %i_0" [hopfield_vitis/hopfield_vitis.cpp:21]   --->   Operation 70 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln19)> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %icmp_ln21, label %2, label %3" [hopfield_vitis/hopfield_vitis.cpp:21]   --->   Operation 71 'br' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.82ns)   --->   "%add_ln25 = add i6 %zext_ln19, %shl_ln" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 72 'add' 'add_ln25' <Predicate = (!icmp_ln19 & !icmp_ln21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i6 %add_ln25 to i64" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 73 'zext' 'zext_ln25' <Predicate = (!icmp_ln19 & !icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%U_1_addr = getelementptr [64 x float]* %U_1, i64 0, i64 %zext_ln25" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 74 'getelementptr' 'U_1_addr' <Predicate = (!icmp_ln19 & !icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 75 [2/2] (3.25ns)   --->   "%U_1_load = load float* %U_1_addr, align 4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 75 'load' 'U_1_load' <Predicate = (!icmp_ln19 & !icmp_ln21)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 76 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %V_addr, align 4" [hopfield_vitis/hopfield_vitis.cpp:23]   --->   Operation 76 'store' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "br label %4" [hopfield_vitis/hopfield_vitis.cpp:24]   --->   Operation 77 'br' <Predicate = (!icmp_ln19 & icmp_ln21)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 78 'br' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 79 [1/2] (3.25ns)   --->   "%U_1_load = load float* %U_1_addr, align 4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 79 'load' 'U_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 6.70>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%bitcast_ln25 = bitcast float %U_1_load to i32" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 80 'bitcast' 'bitcast_ln25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.99ns)   --->   "%xor_ln25 = xor i32 %bitcast_ln25, -2147483648" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 81 'xor' 'xor_ln25' <Predicate = true> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [1/1] (0.00ns)   --->   "%bitcast_ln25_1 = bitcast i32 %xor_ln25 to float" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 82 'bitcast' 'bitcast_ln25_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (1.00ns)   --->   "%l_read = call float @_ssdm_op_Read.s_axilite.floatP(float* %l) nounwind" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 83 'read' 'l_read' <Predicate = true> <Delay = 1.00> <Core = "s_axilite">   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_5 : Operation 84 [4/4] (5.70ns)   --->   "%x_assign = fmul float %bitcast_ln25_1, %l_read" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 84 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 85 [3/4] (5.70ns)   --->   "%x_assign = fmul float %bitcast_ln25_1, %l_read" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 85 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 86 [2/4] (5.70ns)   --->   "%x_assign = fmul float %bitcast_ln25_1, %l_read" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 86 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.70>
ST_8 : Operation 87 [1/4] (5.70ns)   --->   "%x_assign = fmul float %bitcast_ln25_1, %l_read" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 87 'fmul' 'x_assign' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.68>
ST_9 : Operation 88 [9/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 88 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.68>
ST_10 : Operation 89 [8/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 89 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.68>
ST_11 : Operation 90 [7/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 90 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.68>
ST_12 : Operation 91 [6/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 91 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.68>
ST_13 : Operation 92 [5/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 92 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.68>
ST_14 : Operation 93 [4/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 93 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.68>
ST_15 : Operation 94 [3/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 94 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.68>
ST_16 : Operation 95 [2/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 95 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.68>
ST_17 : Operation 96 [1/9] (7.68ns)   --->   "%tmp_i_i = call float @llvm.exp.f32(float %x_assign) nounwind" [r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/common/hls_exp_float.cpp:16->r:/builds/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c++/expfloat.cpp:20->hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 96 'fexp' 'tmp_i_i' <Predicate = true> <Delay = 7.68> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 8> <II = 1> <Delay = 7.68> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 97 [5/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_i_i, 1.000000e+00" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 97 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 98 [4/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_i_i, 1.000000e+00" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 98 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 99 [3/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_i_i, 1.000000e+00" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 99 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 100 [2/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_i_i, 1.000000e+00" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 100 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 101 [1/5] (7.25ns)   --->   "%tmp_4 = fadd float %tmp_i_i, 1.000000e+00" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 101 'fadd' 'tmp_4' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.07>
ST_23 : Operation 102 [16/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 102 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.07>
ST_24 : Operation 103 [15/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 103 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.07>
ST_25 : Operation 104 [14/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 104 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.07>
ST_26 : Operation 105 [13/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 105 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.07>
ST_27 : Operation 106 [12/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 106 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 6.07>
ST_28 : Operation 107 [11/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 107 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 6.07>
ST_29 : Operation 108 [10/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 108 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 6.07>
ST_30 : Operation 109 [9/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 109 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 6.07>
ST_31 : Operation 110 [8/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 110 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 6.07>
ST_32 : Operation 111 [7/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 111 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 6.07>
ST_33 : Operation 112 [6/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 112 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 6.07>
ST_34 : Operation 113 [5/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 113 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 6.07>
ST_35 : Operation 114 [4/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 114 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 6.07>
ST_36 : Operation 115 [3/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 115 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 6.07>
ST_37 : Operation 116 [2/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 116 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 6.07>
ST_38 : Operation 117 [1/16] (6.07ns)   --->   "%tmp_5 = fdiv float 1.000000e+00, %tmp_4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 117 'fdiv' 'tmp_5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 3.25>
ST_39 : Operation 118 [1/1] (0.00ns)   --->   "%V_addr_1 = getelementptr [64 x float]* %V, i64 0, i64 %zext_ln25" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 118 'getelementptr' 'V_addr_1' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_39 : Operation 119 [1/1] (3.25ns)   --->   "store float %tmp_5, float* %V_addr_1, align 4" [hopfield_vitis/hopfield_vitis.cpp:25]   --->   Operation 119 'store' <Predicate = (!icmp_ln21)> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 46 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 64> <RAM>
ST_39 : Operation 120 [1/1] (0.00ns)   --->   "br label %4"   --->   Operation 120 'br' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_39 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader" [hopfield_vitis/hopfield_vitis.cpp:19]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[0]; IO mode=bram:ce=0
Port [ U_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ l]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 0000000000000000000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 0000000000000000000000000000000000000000]
specinterface_ln10 (specinterface    ) [ 0000000000000000000000000000000000000000]
specinterface_ln11 (specinterface    ) [ 0000000000000000000000000000000000000000]
specmemcore_ln12   (specmemcore      ) [ 0000000000000000000000000000000000000000]
specinterface_ln13 (specinterface    ) [ 0000000000000000000000000000000000000000]
specmemcore_ln14   (specmemcore      ) [ 0000000000000000000000000000000000000000]
specinterface_ln15 (specinterface    ) [ 0000000000000000000000000000000000000000]
br_ln17            (br               ) [ 0111111111111111111111111111111111111111]
x_0                (phi              ) [ 0011111111111111111111111111111111111111]
zext_ln17          (zext             ) [ 0000000000000000000000000000000000000000]
icmp_ln17          (icmp             ) [ 0011111111111111111111111111111111111111]
empty              (speclooptripcount) [ 0000000000000000000000000000000000000000]
x                  (add              ) [ 0111111111111111111111111111111111111111]
br_ln17            (br               ) [ 0000000000000000000000000000000000000000]
trunc_ln23         (trunc            ) [ 0000000000000000000000000000000000000000]
shl_ln             (bitconcatenate   ) [ 0001111111111111111111111111111111111111]
add_ln23           (add              ) [ 0000000000000000000000000000000000000000]
zext_ln23          (zext             ) [ 0000000000000000000000000000000000000000]
V_addr             (getelementptr    ) [ 0001111111111111111111111111111111111111]
br_ln19            (br               ) [ 0011111111111111111111111111111111111111]
ret_ln29           (ret              ) [ 0000000000000000000000000000000000000000]
i_0                (phi              ) [ 0001000000000000000000000000000000000000]
zext_ln19          (zext             ) [ 0000000000000000000000000000000000000000]
icmp_ln19          (icmp             ) [ 0011111111111111111111111111111111111111]
empty_2            (speclooptripcount) [ 0000000000000000000000000000000000000000]
i                  (add              ) [ 0011111111111111111111111111111111111111]
br_ln19            (br               ) [ 0000000000000000000000000000000000000000]
icmp_ln21          (icmp             ) [ 0011111111111111111111111111111111111111]
br_ln21            (br               ) [ 0000000000000000000000000000000000000000]
add_ln25           (add              ) [ 0000000000000000000000000000000000000000]
zext_ln25          (zext             ) [ 0000111111111111111111111111111111111111]
U_1_addr           (getelementptr    ) [ 0000100000000000000000000000000000000000]
store_ln23         (store            ) [ 0000000000000000000000000000000000000000]
br_ln24            (br               ) [ 0000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0111111111111111111111111111111111111111]
U_1_load           (load             ) [ 0000010000000000000000000000000000000000]
bitcast_ln25       (bitcast          ) [ 0000000000000000000000000000000000000000]
xor_ln25           (xor              ) [ 0000000000000000000000000000000000000000]
bitcast_ln25_1     (bitcast          ) [ 0000001110000000000000000000000000000000]
l_read             (read             ) [ 0000001110000000000000000000000000000000]
x_assign           (fmul             ) [ 0000000001111111110000000000000000000000]
tmp_i_i            (fexp             ) [ 0000000000000000001111100000000000000000]
tmp_4              (fadd             ) [ 0000000000000000000000011111111111111110]
tmp_5              (fdiv             ) [ 0011000000000000000000000000000000000001]
V_addr_1           (getelementptr    ) [ 0000000000000000000000000000000000000000]
store_ln25         (store            ) [ 0000000000000000000000000000000000000000]
br_ln0             (br               ) [ 0000000000000000000000000000000000000000]
br_ln19            (br               ) [ 0011111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="U_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="U_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="l">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="l"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hopfield_vitis_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.floatP"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="l_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="0"/>
<pin id="59" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="l_read/5 "/>
</bind>
</comp>

<comp id="62" class="1004" name="V_addr_gep_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="1" slack="0"/>
<pin id="65" dir="0" index="2" bw="6" slack="0"/>
<pin id="66" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr/2 "/>
</bind>
</comp>

<comp id="69" class="1004" name="U_1_addr_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="6" slack="0"/>
<pin id="73" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="U_1_addr/3 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_access_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="6" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="79" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="80" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="U_1_load/3 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="6" slack="0"/>
<pin id="84" dir="0" index="1" bw="32" slack="0"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/3 store_ln25/39 "/>
</bind>
</comp>

<comp id="88" class="1004" name="V_addr_1_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="6" slack="36"/>
<pin id="92" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_1/39 "/>
</bind>
</comp>

<comp id="96" class="1005" name="x_0_reg_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="1"/>
<pin id="98" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="x_0 (phireg) "/>
</bind>
</comp>

<comp id="100" class="1004" name="x_0_phi_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="1"/>
<pin id="102" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="4" slack="0"/>
<pin id="104" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="108" class="1005" name="i_0_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="4" slack="1"/>
<pin id="110" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="i_0_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="4" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="tmp_4/18 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="0" index="1" bw="32" slack="0"/>
<pin id="127" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="x_assign/5 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="32" slack="1"/>
<pin id="132" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_5/23 "/>
</bind>
</comp>

<comp id="134" class="1004" name="grp_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="1"/>
<pin id="137" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp_i_i/9 "/>
</bind>
</comp>

<comp id="139" class="1004" name="zext_ln17_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="4" slack="0"/>
<pin id="141" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="icmp_ln17_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="0"/>
<pin id="145" dir="0" index="1" bw="4" slack="0"/>
<pin id="146" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln17/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="x_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="4" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="trunc_ln23_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="4" slack="0"/>
<pin id="157" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln23/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="shl_ln_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="6" slack="0"/>
<pin id="161" dir="0" index="1" bw="3" slack="0"/>
<pin id="162" dir="0" index="2" bw="1" slack="0"/>
<pin id="163" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="add_ln23_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="4" slack="0"/>
<pin id="170" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="zext_ln23_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="0"/>
<pin id="175" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln23/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln19_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="4" slack="0"/>
<pin id="180" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln19/3 "/>
</bind>
</comp>

<comp id="182" class="1004" name="icmp_ln19_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="0" index="1" bw="4" slack="0"/>
<pin id="185" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="188" class="1004" name="i_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="4" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln21_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="4" slack="1"/>
<pin id="196" dir="0" index="1" bw="4" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="36"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln25_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="4" slack="0"/>
<pin id="202" dir="0" index="1" bw="6" slack="1"/>
<pin id="203" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="zext_ln25_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="bitcast_ln25_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="1"/>
<pin id="212" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25/5 "/>
</bind>
</comp>

<comp id="213" class="1004" name="xor_ln25_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="32" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln25/5 "/>
</bind>
</comp>

<comp id="219" class="1004" name="bitcast_ln25_1_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln25_1/5 "/>
</bind>
</comp>

<comp id="227" class="1005" name="x_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="4" slack="0"/>
<pin id="229" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="232" class="1005" name="shl_ln_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="6" slack="1"/>
<pin id="234" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="shl_ln "/>
</bind>
</comp>

<comp id="237" class="1005" name="V_addr_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="6" slack="1"/>
<pin id="239" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="V_addr "/>
</bind>
</comp>

<comp id="245" class="1005" name="i_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="4" slack="0"/>
<pin id="247" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="250" class="1005" name="icmp_ln21_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="36"/>
<pin id="252" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="254" class="1005" name="zext_ln25_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="64" slack="36"/>
<pin id="256" dir="1" index="1" bw="64" slack="36"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="259" class="1005" name="U_1_addr_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="1"/>
<pin id="261" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="U_1_addr "/>
</bind>
</comp>

<comp id="264" class="1005" name="U_1_load_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="U_1_load "/>
</bind>
</comp>

<comp id="269" class="1005" name="bitcast_ln25_1_reg_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln25_1 "/>
</bind>
</comp>

<comp id="274" class="1005" name="l_read_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="l_read "/>
</bind>
</comp>

<comp id="279" class="1005" name="x_assign_reg_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="1"/>
<pin id="281" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="x_assign "/>
</bind>
</comp>

<comp id="284" class="1005" name="tmp_i_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="1"/>
<pin id="286" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="289" class="1005" name="tmp_4_reg_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="1"/>
<pin id="291" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="294" class="1005" name="tmp_5_reg_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="1"/>
<pin id="296" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="60"><net_src comp="50" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="68"><net_src comp="44" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="74"><net_src comp="2" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="44" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="81"><net_src comp="69" pin="3"/><net_sink comp="76" pin=0"/></net>

<net id="87"><net_src comp="46" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="44" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="95"><net_src comp="88" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="99"><net_src comp="30" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="106"><net_src comp="96" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="100" pin="4"/><net_sink comp="96" pin=0"/></net>

<net id="111"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="123"><net_src comp="54" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="128"><net_src comp="56" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="54" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="100" pin="4"/><net_sink comp="139" pin=0"/></net>

<net id="147"><net_src comp="100" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="148"><net_src comp="32" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="153"><net_src comp="100" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="38" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="158"><net_src comp="100" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="165"><net_src comp="155" pin="1"/><net_sink comp="159" pin=1"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="159" pin=2"/></net>

<net id="171"><net_src comp="159" pin="3"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="139" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="62" pin=2"/></net>

<net id="181"><net_src comp="112" pin="4"/><net_sink comp="178" pin=0"/></net>

<net id="186"><net_src comp="112" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="32" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="192"><net_src comp="112" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="198"><net_src comp="96" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="112" pin="4"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="178" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="208"><net_src comp="200" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="217"><net_src comp="210" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="48" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="213" pin="2"/><net_sink comp="219" pin=0"/></net>

<net id="223"><net_src comp="219" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="230"><net_src comp="149" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="231"><net_src comp="227" pin="1"/><net_sink comp="100" pin=2"/></net>

<net id="235"><net_src comp="159" pin="3"/><net_sink comp="232" pin=0"/></net>

<net id="236"><net_src comp="232" pin="1"/><net_sink comp="200" pin=1"/></net>

<net id="240"><net_src comp="62" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="241"><net_src comp="237" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="248"><net_src comp="188" pin="2"/><net_sink comp="245" pin=0"/></net>

<net id="249"><net_src comp="245" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="253"><net_src comp="194" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="257"><net_src comp="205" pin="1"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="262"><net_src comp="69" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="267"><net_src comp="76" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="268"><net_src comp="264" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="272"><net_src comp="219" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="273"><net_src comp="269" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="277"><net_src comp="56" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="124" pin=1"/></net>

<net id="282"><net_src comp="124" pin="2"/><net_sink comp="279" pin=0"/></net>

<net id="283"><net_src comp="279" pin="1"/><net_sink comp="134" pin=1"/></net>

<net id="287"><net_src comp="134" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="292"><net_src comp="119" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="297"><net_src comp="129" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="298"><net_src comp="294" pin="1"/><net_sink comp="82" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: V | {3 39 }
 - Input state : 
	Port: hopfield_vitis : U_1 | {3 4 }
	Port: hopfield_vitis : l | {5 }
  - Chain level:
	State 1
	State 2
		zext_ln17 : 1
		icmp_ln17 : 1
		x : 1
		br_ln17 : 2
		trunc_ln23 : 1
		shl_ln : 2
		add_ln23 : 3
		zext_ln23 : 4
		V_addr : 5
	State 3
		zext_ln19 : 1
		icmp_ln19 : 1
		i : 1
		br_ln19 : 2
		icmp_ln21 : 1
		br_ln21 : 2
		add_ln25 : 2
		zext_ln25 : 3
		U_1_addr : 4
		U_1_load : 5
	State 4
	State 5
		xor_ln25 : 1
		bitcast_ln25_1 : 1
		x_assign : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
		store_ln25 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|   fdiv   |     grp_fu_129    |    0    |   761   |   994   |
|----------|-------------------|---------|---------|---------|
|   fexp   |     grp_fu_134    |    7    |   277   |   924   |
|----------|-------------------|---------|---------|---------|
|   fadd   |     grp_fu_119    |    2    |   205   |   390   |
|----------|-------------------|---------|---------|---------|
|   fmul   |     grp_fu_124    |    3    |   143   |   321   |
|----------|-------------------|---------|---------|---------|
|          |      x_fu_149     |    0    |    0    |    13   |
|    add   |  add_ln23_fu_167  |    0    |    0    |    15   |
|          |      i_fu_188     |    0    |    0    |    13   |
|          |  add_ln25_fu_200  |    0    |    0    |    15   |
|----------|-------------------|---------|---------|---------|
|    xor   |  xor_ln25_fu_213  |    0    |    0    |    32   |
|----------|-------------------|---------|---------|---------|
|          |  icmp_ln17_fu_143 |    0    |    0    |    9    |
|   icmp   |  icmp_ln19_fu_182 |    0    |    0    |    9    |
|          |  icmp_ln21_fu_194 |    0    |    0    |    9    |
|----------|-------------------|---------|---------|---------|
|   read   | l_read_read_fu_56 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |  zext_ln17_fu_139 |    0    |    0    |    0    |
|   zext   |  zext_ln23_fu_173 |    0    |    0    |    0    |
|          |  zext_ln19_fu_178 |    0    |    0    |    0    |
|          |  zext_ln25_fu_205 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   trunc  | trunc_ln23_fu_155 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|bitconcatenate|   shl_ln_fu_159   |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    12   |   1386  |   2744  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   U_1_addr_reg_259   |    6   |
|   U_1_load_reg_264   |   32   |
|    V_addr_reg_237    |    6   |
|bitcast_ln25_1_reg_269|   32   |
|      i_0_reg_108     |    4   |
|       i_reg_245      |    4   |
|   icmp_ln21_reg_250  |    1   |
|    l_read_reg_274    |   32   |
|    shl_ln_reg_232    |    6   |
|     tmp_4_reg_289    |   32   |
|     tmp_5_reg_294    |   32   |
|    tmp_i_i_reg_284   |   32   |
|      x_0_reg_96      |    4   |
|   x_assign_reg_279   |   32   |
|       x_reg_227      |    4   |
|   zext_ln25_reg_254  |   64   |
+----------------------+--------+
|         Total        |   323  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_76 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_82 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_82 |  p1  |   2  |  32  |   64   ||    9    |
|    x_0_reg_96    |  p0  |   2  |   4  |    8   ||    9    |
|    grp_fu_124    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_124    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   224  ||  10.614 ||    54   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |    -   |  1386  |  2744  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   10   |    -   |   54   |
|  Register |    -   |    -   |   323  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   10   |  1709  |  2798  |
+-----------+--------+--------+--------+--------+
