/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [3:0] celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [4:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [11:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_19z;
  wire [22:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire [8:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  reg [3:0] celloutsig_0_32z;
  wire [8:0] celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire [3:0] celloutsig_0_3z;
  wire [12:0] celloutsig_0_42z;
  reg [4:0] celloutsig_0_48z;
  wire [4:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [12:0] celloutsig_0_6z;
  reg [3:0] celloutsig_0_75z;
  wire [14:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [12:0] celloutsig_0_90z;
  wire [6:0] celloutsig_0_91z;
  wire [24:0] celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire [2:0] celloutsig_1_10z;
  wire [4:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  reg [3:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [19:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_4z = !(celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_2z);
  assign celloutsig_1_8z = !(celloutsig_1_1z ? celloutsig_1_3z[2] : celloutsig_1_7z);
  assign celloutsig_0_29z = !(celloutsig_0_13z[0] ? celloutsig_0_24z : celloutsig_0_8z[3]);
  assign celloutsig_0_36z = !(celloutsig_0_3z[0] ? celloutsig_0_26z : celloutsig_0_33z[6]);
  assign celloutsig_0_21z = ~celloutsig_0_13z[2];
  assign celloutsig_1_1z = ~in_data[134];
  assign celloutsig_1_2z = ~celloutsig_1_0z[16];
  assign celloutsig_1_5z = ~in_data[183];
  assign celloutsig_1_6z = ~celloutsig_1_0z[4];
  assign celloutsig_0_16z = ~celloutsig_0_6z[9];
  assign celloutsig_0_18z = ~celloutsig_0_13z[1];
  assign celloutsig_0_24z = ~celloutsig_0_5z;
  assign celloutsig_0_31z = ~celloutsig_0_3z[0];
  assign celloutsig_0_6z = celloutsig_0_1z[14:2] / { 1'h1, in_data[49:45], celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_7z = { in_data[63:50], celloutsig_0_0z } / { 1'h1, celloutsig_0_3z[2:0], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_0_91z = celloutsig_0_9z[12:6] / { 1'h1, celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[35:14], celloutsig_0_0z } / { 1'h1, in_data[34:13] };
  assign celloutsig_0_12z = celloutsig_0_1z[6:3] / { 1'h1, celloutsig_0_1z[10:8] };
  assign celloutsig_0_3z = celloutsig_0_2z[3:0] / { 1'h1, celloutsig_0_1z[16:14] };
  assign celloutsig_0_0z = | in_data[85:75];
  assign celloutsig_0_5z = | in_data[54:35];
  assign celloutsig_0_10z = | celloutsig_0_1z[11:1];
  assign celloutsig_0_11z = | { celloutsig_0_2z, in_data[59:58] };
  assign celloutsig_0_14z = | celloutsig_0_6z[7:3];
  assign celloutsig_0_22z = | celloutsig_0_19z[5:2];
  assign celloutsig_0_26z = | { celloutsig_0_21z, celloutsig_0_19z[5:2], celloutsig_0_18z, celloutsig_0_16z, celloutsig_0_7z[12:11], celloutsig_0_2z, in_data[59:58] };
  assign celloutsig_1_7z = ~^ { in_data[163:153], celloutsig_1_4z, celloutsig_1_5z };
  assign celloutsig_1_17z = ~^ in_data[129:127];
  assign celloutsig_1_18z = ~^ { celloutsig_1_15z[3:2], celloutsig_1_17z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_8z, celloutsig_1_1z, in_data[134] };
  assign celloutsig_0_42z = { celloutsig_0_17z[4:2], celloutsig_0_19z, celloutsig_0_32z } - { celloutsig_0_27z[8:4], celloutsig_0_22z, celloutsig_0_15z, celloutsig_0_36z, celloutsig_0_11z };
  assign celloutsig_0_8z = celloutsig_0_6z[8:2] - { celloutsig_0_2z[2:0], celloutsig_0_3z };
  assign celloutsig_1_9z = { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_8z } - { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_8z, celloutsig_1_8z, celloutsig_1_7z };
  assign celloutsig_1_10z = { celloutsig_1_9z[16:15], celloutsig_1_8z } - celloutsig_1_9z[3:1];
  assign celloutsig_1_15z = celloutsig_1_9z[15:11] - { celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_13z = celloutsig_0_8z[3:0] - { celloutsig_0_8z[6:4], celloutsig_0_10z };
  assign celloutsig_0_15z = celloutsig_0_7z[4:0] - { celloutsig_0_4z[2:0], celloutsig_0_0z, celloutsig_0_14z };
  assign celloutsig_0_33z = { in_data[51:44], celloutsig_0_29z } - celloutsig_0_1z[9:1];
  assign celloutsig_0_4z = { in_data[8:5], celloutsig_0_0z } ~^ in_data[61:57];
  assign celloutsig_0_90z = { in_data[80:77], celloutsig_0_75z, celloutsig_0_13z, celloutsig_0_31z } ~^ celloutsig_0_6z;
  assign celloutsig_1_0z = in_data[162:146] ~^ in_data[133:117];
  assign celloutsig_1_3z = celloutsig_1_0z[16:2] ~^ celloutsig_1_0z[14:0];
  assign celloutsig_0_9z = { in_data[21:15], celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_2z } ~^ { celloutsig_0_1z[17:6], celloutsig_0_6z };
  assign celloutsig_0_17z = { celloutsig_0_1z[2], celloutsig_0_4z, celloutsig_0_10z, celloutsig_0_15z } ~^ celloutsig_0_9z[21:10];
  assign celloutsig_0_19z = { celloutsig_0_6z[12], celloutsig_0_4z } ~^ { celloutsig_0_9z[22:21], celloutsig_0_12z };
  assign celloutsig_0_2z = celloutsig_0_1z[9:4] ~^ { in_data[62:58], celloutsig_0_0z };
  assign celloutsig_0_27z = { celloutsig_0_11z, celloutsig_0_12z, celloutsig_0_12z } ~^ { celloutsig_0_9z[17:14], celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_21z, celloutsig_0_26z, celloutsig_0_11z };
  always_latch
    if (clkin_data[32]) celloutsig_0_48z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_48z = celloutsig_0_42z[8:4];
  always_latch
    if (clkin_data[32]) celloutsig_0_75z = 4'h0;
    else if (!celloutsig_1_18z) celloutsig_0_75z = { celloutsig_0_48z[3:2], celloutsig_0_16z, celloutsig_0_36z };
  always_latch
    if (clkin_data[64]) celloutsig_1_19z = 4'h0;
    else if (clkin_data[0]) celloutsig_1_19z = { celloutsig_1_0z[16:15], celloutsig_1_5z, celloutsig_1_17z };
  always_latch
    if (clkin_data[32]) celloutsig_0_32z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_32z = { celloutsig_0_19z[5:3], celloutsig_0_22z };
  assign { out_data[128], out_data[99:96], out_data[44:32], out_data[6:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_90z, celloutsig_0_91z };
endmodule
