// Seed: 1762011930
module module_0 (
    output tri id_0,
    output tri0 id_1,
    input tri id_2,
    input wand id_3,
    output supply1 id_4,
    input supply1 id_5,
    output wire id_6,
    output wor id_7,
    output wor id_8,
    output wand id_9,
    output tri id_10,
    input tri0 id_11,
    input tri1 id_12
);
  wire id_14;
endmodule
module module_1 (
    input wire id_0,
    output wire id_1,
    input tri id_2,
    input tri id_3,
    output supply0 id_4,
    output supply1 id_5,
    input uwire id_6,
    input uwire id_7,
    input tri1 id_8,
    output supply1 id_9,
    input tri1 id_10,
    input tri id_11,
    input wand id_12,
    output supply0 id_13,
    output wand id_14,
    output wor id_15,
    output wire id_16,
    input wire id_17,
    input uwire id_18,
    output wor id_19,
    output wor id_20,
    output uwire id_21,
    output uwire id_22,
    input tri id_23,
    input wand id_24,
    input wire id_25,
    input wor id_26,
    output logic id_27,
    output supply0 id_28,
    input supply1 id_29,
    output wand id_30,
    input supply1 id_31,
    input supply0 id_32,
    input supply1 id_33
);
  assign id_4 = 1;
  always_latch begin
    id_27 <= 1'b0;
  end
  nand (
      id_22,
      id_24,
      id_7,
      id_2,
      id_31,
      id_0,
      id_26,
      id_33,
      id_12,
      id_32,
      id_6,
      id_17,
      id_3,
      id_8,
      id_29,
      id_11,
      id_35,
      id_25,
      id_23,
      id_18,
      id_10
  );
  wire id_35;
  module_0(
      id_4, id_22, id_2, id_32, id_4, id_10, id_9, id_4, id_4, id_9, id_19, id_2, id_24
  );
endmodule
