--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Disp7Seg.twx Disp7Seg.ncd -o Disp7Seg.twr Disp7Seg.pcf
-ucf Disp7Seg_ucf.ucf

Design file:              Disp7Seg.ncd
Physical constraint file: Disp7Seg.pcf
Device,package,speed:     xc3s100e,cp132,-4 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Hex<0>         |Seg<0>         |    8.448|
Hex<0>         |Seg<1>         |    8.040|
Hex<0>         |Seg<2>         |    7.608|
Hex<0>         |Seg<3>         |    7.724|
Hex<0>         |Seg<4>         |    8.325|
Hex<0>         |Seg<5>         |    8.349|
Hex<0>         |Seg<6>         |    7.610|
Hex<1>         |Seg<0>         |    8.545|
Hex<1>         |Seg<1>         |    8.301|
Hex<1>         |Seg<2>         |    8.399|
Hex<1>         |Seg<3>         |    8.010|
Hex<1>         |Seg<4>         |    8.952|
Hex<1>         |Seg<5>         |    8.453|
Hex<1>         |Seg<6>         |    8.426|
Hex<2>         |Seg<0>         |    7.732|
Hex<2>         |Seg<1>         |    7.379|
Hex<2>         |Seg<2>         |    7.123|
Hex<2>         |Seg<3>         |    7.128|
Hex<2>         |Seg<4>         |    7.785|
Hex<2>         |Seg<5>         |    7.698|
Hex<2>         |Seg<6>         |    7.190|
Hex<3>         |Seg<0>         |    8.789|
Hex<3>         |Seg<1>         |    8.588|
Hex<3>         |Seg<2>         |    8.346|
Hex<3>         |Seg<3>         |    8.332|
Hex<3>         |Seg<4>         |    8.856|
Hex<3>         |Seg<5>         |    8.728|
Hex<3>         |Seg<6>         |    8.408|
Select_Disp<0> |Anode<0>       |    8.368|
Select_Disp<0> |Anode<1>       |    7.725|
Select_Disp<0> |Anode<2>       |    8.094|
Select_Disp<0> |Anode<3>       |    7.965|
Select_Disp<1> |Anode<0>       |    8.556|
Select_Disp<1> |Anode<1>       |    8.424|
Select_Disp<1> |Anode<2>       |    8.768|
Select_Disp<1> |Anode<3>       |    8.664|
---------------+---------------+---------+


Analysis completed Wed Oct 18 11:12:04 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 154 MB



