[{"DBLP title": "Hierarchical Dynamic Thermal Management Method for High-Performance Many-Core Microprocessors.", "DBLP authors": ["Hai Wang", "Jian Ma", "Sheldon X.-D. Tan", "Chi Zhang", "He Tang", "Keheng Huang", "Zhenghong Zhang"], "year": 2016, "MAG papers": [{"PaperId": 2510850517, "PaperTitle": "hierarchical dynamic thermal management method for high performance many core microprocessors", "Year": 2016, "CitationCount": 39, "EstimatedCitation": 39, "Affiliations": {"university of electronic science and technology of china": 4.0, "southwest research institute": 2.0, "university of california riverside": 1.0}}], "source": "ES"}, {"DBLP title": "Error-Correcting Sample Preparation with Cyberphysical Digital Microfluidic Lab-on-Chip.", "DBLP authors": ["Sudip Poddar", "Sarmishtha Ghoshal", "Krishnendu Chakrabarty", "Bhargab B. Bhattacharya"], "year": 2016, "MAG papers": [{"PaperId": 2510233378, "PaperTitle": "error correcting sample preparation with cyberphysical digital microfluidic lab on chip", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"indian institute of engineering science and technology shibpur": 1.0, "indian statistical institute": 2.0, "duke university": 1.0}}], "source": "ES"}, {"DBLP title": "State Assignment and Optimization of Ultra-High-Speed FSMs Utilizing Tristate Buffers.", "DBLP authors": ["Robert Czerwinski", "Dariusz Kania"], "year": 2016, "MAG papers": [{"PaperId": 2397971382, "PaperTitle": "state assignment and optimization of ultra high speed fsms utilizing tristate buffers", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"silesian university of technology": 2.0}}], "source": "ES"}, {"DBLP title": "A Framework for Block Placement, Migration, and Fast Searching in Tiled-DNUCA Architecture.", "DBLP authors": ["Shirshendu Das", "Hemangee K. Kapoor"], "year": 2016, "MAG papers": [{"PaperId": 2404726111, "PaperTitle": "a framework for block placement migration and fast searching in tiled dnuca architecture", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"indian institute of technology guwahati": 2.0}}], "source": "ES"}, {"DBLP title": "Obstacle-Avoiding Wind Turbine Placement for Power Loss and Wake Effect Optimization.", "DBLP authors": ["Yu-Wei Wu", "Yi-Yu Shi", "Sudip Roy", "Tsung-Yi Ho"], "year": 2016, "MAG papers": [{"PaperId": 2400784593, "PaperTitle": "obstacle avoiding wind turbine placement for power loss and wake effect optimization", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"national tsing hua university": 1.0, "university of notre dame": 1.0, "indian institute of technology roorkee": 1.0, "national cheng kung university": 1.0}}], "source": "ES"}, {"DBLP title": "Hardware Trojans: Lessons Learned after One Decade of Research.", "DBLP authors": ["Kan Xiao", "Domenic Forte", "Yier Jin", "Ramesh Karri", "Swarup Bhunia", "Mark M. Tehranipoor"], "year": 2016, "MAG papers": [{"PaperId": 2464661970, "PaperTitle": "hardware trojans lessons learned after one decade of research", "Year": 2016, "CitationCount": 229, "EstimatedCitation": 321, "Affiliations": {"university of florida": 3.0, "university of central florida": 1.0, "new york university": 1.0, "university of connecticut": 1.0}}], "source": "ES"}, {"DBLP title": "Periodic Scan-In States to Reduce the Input Test Data Volume for Partially Functional Broadside Tests.", "DBLP authors": ["Irith Pomeranz"], "year": 2016, "MAG papers": [{"PaperId": 2403019319, "PaperTitle": "periodic scan in states to reduce the input test data volume for partially functional broadside tests", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Efficient Security Monitoring with the Core Debug Interface in an Embedded Processor.", "DBLP authors": ["Jinyong Lee", "Ingoo Heo", "Yongje Lee", "Yunheung Paek"], "year": 2016, "MAG papers": [{"PaperId": 2461431977, "PaperTitle": "efficient security monitoring with the core debug interface in an embedded processor", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"seoul national university": 4.0}}], "source": "ES"}, {"DBLP title": "Improving PCM Endurance with a Constant-Cost Wear Leveling Design.", "DBLP authors": ["Yu-Ming Chang", "Pi-Cheng Hsiu", "Yuan-Hao Chang", "Chi-Hao Chen", "Tei-Wei Kuo", "Cheng-Yuan Michael Wang"], "year": 2016, "MAG papers": [{"PaperId": 2462134012, "PaperTitle": "improving pcm endurance with a constant cost wear leveling design", "Year": 2016, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"national taiwan university": 2.0, "academia sinica": 2.0}}], "source": "ES"}, {"DBLP title": "Ripple 2.0: Improved Movement of Cells in Routability-Driven Placement.", "DBLP authors": ["Xu He", "Yao Wang", "Yang Guo", "Evangeline F. Y. Young"], "year": 2016, "MAG papers": [{"PaperId": 2516707792, "PaperTitle": "ripple 2 0 improved movement of cells in routability driven placement", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"national university of defense technology": 3.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "A Compact Implementation of Salsa20 and Its Power Analysis Vulnerabilities.", "DBLP authors": ["Bodhisatwa Mazumdar", "Sk Subidh Ali", "Ozgur Sinanoglu"], "year": 2016, "MAG papers": [{"PaperId": 2549819053, "PaperTitle": "a compact implementation of salsa20 and its power analysis vulnerabilities", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"new york university abu dhabi": 3.0}}], "source": "ES"}, {"DBLP title": "Partitioning and Data Mapping in Reconfigurable Cache and Scratchpad Memory-Based Architectures.", "DBLP authors": ["Prasenjit Chakraborty", "Preeti Ranjan Panda", "Sandeep Sen"], "year": 2016, "MAG papers": [{"PaperId": 2513306639, "PaperTitle": "partitioning and data mapping in reconfigurable cache and scratchpad memory based architectures", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"indian institute of technology delhi": 3.0}}], "source": "ES"}, {"DBLP title": "Genetic-Algorithm-Based FPGA Architectural Exploration Using Analytical Models.", "DBLP authors": ["Hossein Mehri", "Bijan Alizadeh"], "year": 2016, "MAG papers": [{"PaperId": 2507388367, "PaperTitle": "genetic algorithm based fpga architectural exploration using analytical models", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tehran": 2.0}}], "source": "ES"}, {"DBLP title": "Hybrid Power Management for Office Equipment.", "DBLP authors": ["Ganesh Gingade", "Wenyi Chen", "Yung-Hsiang Lu", "Jan P. Allebach", "Hernan Ildefonso Gutierrez-Vazquez"], "year": 2016, "MAG papers": [{"PaperId": 2553115009, "PaperTitle": "hybrid power management for office equipment", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 4.0, "hewlett packard": 1.0}}], "source": "ES"}, {"DBLP title": "Probabilistic Model Checking for Uncertain Scenario-Aware Data Flow.", "DBLP authors": ["Joost-Pieter Katoen", "Hao Wu"], "year": 2016, "MAG papers": [{"PaperId": 2514391951, "PaperTitle": "probabilistic model checking for uncertain scenario aware data flow", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"rwth aachen university": 2.0}}], "source": "ES"}, {"DBLP title": "DReAM: An Approach to Estimate per-Task DRAM Energy in Multicore Systems.", "DBLP authors": ["Qixiao Liu", "Miquel Moret\u00f3", "Jaume Abella", "Francisco J. Cazorla", "Mateo Valero"], "year": 2016, "MAG papers": [{"PaperId": 2552510698, "PaperTitle": "dream an approach to estimate per task dram energy in multicore systems", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"polytechnic university of catalonia": 3.0, "spanish national research council": 1.0}}], "source": "ES"}, {"DBLP title": "Non-enumerative Generation of Path Delay Distributions and Its Application to Critical Path Selection.", "DBLP authors": ["Ahish Mysore Somashekar", "Spyros Tragoudas", "Rathish Jayabharathi", "Sreenivas Gangadhar"], "year": 2016, "MAG papers": [{"PaperId": 2404101323, "PaperTitle": "non enumerative generation of path delay distributions and its application to critical path selection", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"southern illinois university carbondale": 2.0, "intel": 2.0}}], "source": "ES"}, {"DBLP title": "An Adaptive Demand-Based Caching Mechanism for NAND Flash Memory Storage Systems.", "DBLP authors": ["Yi Wang", "Zhiwei Qin", "Renhai Chen", "Zili Shao", "Laurence T. Yang"], "year": 2016, "MAG papers": [{"PaperId": 2567395862, "PaperTitle": "an adaptive demand based caching mechanism for nand flash memory storage systems", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"hong kong polytechnic university": 3.0, "capital normal university": 1.0, "st francis xavier university": 1.0}}], "source": "ES"}, {"DBLP title": "ERfair Scheduler with Processor Suspension for Real-Time Multiprocessor Embedded Systems.", "DBLP authors": ["Piyoosh Purushothaman Nair", "Arnab Sarkar", "N. M. Harsha", "Megha Gandhi", "P. P. Chakrabarti", "Sujoy Ghose"], "year": 2016, "MAG papers": [{"PaperId": 2565124321, "PaperTitle": "erfair scheduler with processor suspension for real time multiprocessor embedded systems", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"indian institute of technology guwahati": 4.0, "indian institute of technology kharagpur": 2.0}}], "source": "ES"}, {"DBLP title": "A C2RTL Framework Supporting Partition, Parallelization, and FIFO Sizing for Streaming Applications.", "DBLP authors": ["Daming Zhang", "Shuangchen Li", "Yongpan Liu", "Xiaobo Sharon Hu", "Xinyu He", "Yining Zhang", "Pei Zhang", "Huazhong Yang"], "year": 2016, "MAG papers": [{"PaperId": 2268471718, "PaperTitle": "a c2rtl framework supporting partition parallelization and fifo sizing for streaming applications", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"tsinghua university": 4.0, "university of california santa barbara": 1.0, "university of notre dame": 1.0, "princeton university": 1.0}}], "source": "ES"}, {"DBLP title": "Auxiliary Variables in Temporal Specifications: Semantic and Practical Analysis for System-Level Requirements.", "DBLP authors": ["Laurence Pierre"], "year": 2016, "MAG papers": [{"PaperId": 2253024290, "PaperTitle": "auxiliary variables in temporal specifications semantic and practical analysis for system level requirements", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"university of grenoble": 1.0}}], "source": "ES"}, {"DBLP title": "Performance-Driven Assignment of Buffered I/O Signals in Area-I/O Flip-Chip Designs.", "DBLP authors": ["Jin-Tai Yan"], "year": 2016, "MAG papers": [{"PaperId": 2272169140, "PaperTitle": "performance driven assignment of buffered i o signals in area i o flip chip designs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"chung hua university": 1.0}}], "source": "ES"}, {"DBLP title": "Array Size Computation under Uniform Overlapping and Irregular Accesses.", "DBLP authors": ["Angeliki Kritikakou", "Francky Catthoor", "Vasilios I. Kelefouras", "Costas E. Goutis"], "year": 2016, "MAG papers": [{"PaperId": 2271130898, "PaperTitle": "array size computation under uniform overlapping and irregular accesses", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of patras": 2.0, "university of rennes": 1.0, "the catholic university of america": 1.0}}], "source": "ES"}, {"DBLP title": "Improving Write Performance by Controlling Target Resistance Distributions in MLC PRAM.", "DBLP authors": ["Youngsik Kim", "Sungjoo Yoo", "Sunggu Lee"], "year": 2016, "MAG papers": [{"PaperId": 2269850215, "PaperTitle": "improving write performance by controlling target resistance distributions in mlc pram", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"seoul national university": 1.0, "pohang university of science and technology": 2.0}}], "source": "ES"}, {"DBLP title": "A New Unicast-Based Multicast Scheme for Network-on-Chip Router and Interconnect Testing.", "DBLP authors": ["Dong Xiang", "Kele Shen"], "year": 2016, "MAG papers": [{"PaperId": 2262726216, "PaperTitle": "a new unicast based multicast scheme for network on chip router and interconnect testing", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"tsinghua university": 2.0}}], "source": "ES"}, {"DBLP title": "Optimization of 3D Digital Microfluidic Biochips for the Multiplexed Polymerase Chain Reaction.", "DBLP authors": ["Zipeng Li", "Tsung-Yi Ho", "Krishnendu Chakrabarty"], "year": 2016, "MAG papers": [{"PaperId": 2268424974, "PaperTitle": "optimization of 3d digital microfluidic biochips for the multiplexed polymerase chain reaction", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"national chiao tung university": 1.0, "duke university": 2.0}}], "source": "ES"}, {"DBLP title": "Parallel Power Grid Analysis Based on Enlarged Partitions.", "DBLP authors": ["Le Zhang", "Vivek Sarin"], "year": 2016, "MAG papers": [{"PaperId": 2255308470, "PaperTitle": "parallel power grid analysis based on enlarged partitions", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "A Cost-Effective Energy Optimization Framework of Multicore SoCs Based on Dynamically Reconfigurable Voltage-Frequency Islands.", "DBLP authors": ["Song Jin", "Songwei Pei", "Yinhe Han", "Huawei Li"], "year": 2016, "MAG papers": [{"PaperId": 2263942918, "PaperTitle": "a cost effective energy optimization framework of multicore socs based on dynamically reconfigurable voltage frequency islands", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"chinese academy of sciences": 2.0, "north china electric power university": 1.0, "beijing university of chemical technology": 1.0}}], "source": "ES"}, {"DBLP title": "Yield and Speedup Improvements in Extensible Processors by Allocating Extra Cycles to Some Custom Instructions.", "DBLP authors": ["Mehdi Kamal", "Ali Afzali-Kusha", "Saeed Safari", "Massoud Pedram"], "year": 2016, "MAG papers": [{"PaperId": 2256557278, "PaperTitle": "yield and speedup improvements in extensible processors by allocating extra cycles to some custom instructions", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of tehran": 3.0, "university of southern california": 1.0}}], "source": "ES"}, {"DBLP title": "TSocket: Thermal Sustainable Power Budgeting.", "DBLP authors": ["Guoqing Chen", "Yi Xu", "Xing Hu", "Xiangyang Guo", "Jun Ma", "Yu Hu", "Yuan Xie"], "year": 2016, "MAG papers": [{"PaperId": 2262056517, "PaperTitle": "tsocket thermal sustainable power budgeting", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"chinese academy of sciences": 1.0, "china national petroleum corporation": 1.0, "macau university of science and technology": 1.0, "north carolina state university": 1.0, "huawei": 1.0, "university of california santa barbara": 1.0, "advanced micro devices": 1.0}}], "source": "ES"}, {"DBLP title": "Reliability-Aware Resource Allocation and Binding in High-Level Synthesis.", "DBLP authors": ["Liang Chen", "Mojtaba Ebrahimi", "Mehdi Baradaran Tahoori"], "year": 2016, "MAG papers": [{"PaperId": 2269743125, "PaperTitle": "reliability aware resource allocation and binding in high level synthesis", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"karlsruhe institute of technology": 3.0}}], "source": "ES"}, {"DBLP title": "ECDSA Passive Attacks, Leakage Sources, and Common Design Mistakes.", "DBLP authors": ["Jeremy Dubeuf", "David H\u00e9ly", "Vincent Beroulle"], "year": 2016, "MAG papers": [{"PaperId": 2260005205, "PaperTitle": "ecdsa passive attacks leakage sources and common design mistakes", "Year": 2016, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": {"university of grenoble": 2.0}}], "source": "ES"}, {"DBLP title": "Security-Aware Obfuscated Priority Assignment for Automotive CAN Platforms.", "DBLP authors": ["Martin Lukasiewycz", "Philipp Mundhenk", "Sebastian Steinhorst"], "year": 2016, "MAG papers": [{"PaperId": 2268537092, "PaperTitle": "security aware obfuscated priority assignment for automotive can platforms", "Year": 2016, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "Adapting to Varying Distribution of Unknown Response Bits.", "DBLP authors": ["Chandra K. H. Suresh", "Ozgur Sinanoglu", "Sule Ozev"], "year": 2016, "MAG papers": [{"PaperId": 2261800295, "PaperTitle": "adapting to varying distribution of unknown response bits", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"new york university abu dhabi": 1.0, "arizona state university": 1.0, "new york university": 1.0}}], "source": "ES"}, {"DBLP title": "Exploring Soft-Error Robust and Energy-Efficient Register File in GPGPUs using Resistive Memory.", "DBLP authors": ["Jingweijia Tan", "Zhi Li", "Mingsong Chen", "Xin Fu"], "year": 2016, "MAG papers": [{"PaperId": 2260256017, "PaperTitle": "exploring soft error robust and energy efficient register file in gpgpus using resistive memory", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"university of houston": 2.0, "east china normal university": 1.0, "university of kansas": 1.0}}], "source": "ES"}, {"DBLP title": "Design-for-Testability for Functional Broadside Tests under Primary Input Constraints.", "DBLP authors": ["Irith Pomeranz"], "year": 2016, "MAG papers": [{"PaperId": 2267298653, "PaperTitle": "design for testability for functional broadside tests under primary input constraints", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Preface to Special Section on New Physical Design Techniques for the Next Generation of Integration Technology.", "DBLP authors": ["Evangeline F. Y. Young", "Azadeh Davoodi"], "year": 2016, "MAG papers": [{"PaperId": 2477050703, "PaperTitle": "preface to special section on new physical design techniques for the next generation of integration technology", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"the chinese university of hong kong": 1.0, "university of wisconsin madison": 1.0}}], "source": "ES"}, {"DBLP title": "Eh?Placer: A High-Performance Modern Technology-Driven Placer.", "DBLP authors": ["Nima Karimpour Darav", "Andrew A. Kennings", "Aysa Fakheri Tabrizi", "David T. Westwick", "Laleh Behjat"], "year": 2016, "MAG papers": [{"PaperId": 2336236367, "PaperTitle": "eh placer a high performance modern technology driven placer", "Year": 2016, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": {"university of calgary": 4.0, "university of waterloo": 1.0}}], "source": "ES"}, {"DBLP title": "Clock-Tree-Aware Incremental Timing-Driven Placement.", "DBLP authors": ["Vinicius S. Livramento", "Renan Netto", "Chrystian Guth", "Jos\u00e9 Lu\u00eds G\u00fcntzel", "Luiz Cl\u00e1udio Villar dos Santos"], "year": 2016, "MAG papers": [{"PaperId": 2340959133, "PaperTitle": "clock tree aware incremental timing driven placement", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"universidade federal de santa catarina": 5.0}}], "source": "ES"}, {"DBLP title": "Parasitic-Aware Common-Centroid FinFET Placement and Routing for Current-Ratio Matching.", "DBLP authors": ["Po-Hsun Wu", "Mark Po-Hung Lin", "Xin Li", "Tsung-Yi Ho"], "year": 2016, "MAG papers": [{"PaperId": 2335894895, "PaperTitle": "parasitic aware common centroid finfet placement and routing for current ratio matching", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 1.0, "national cheng kung university": 1.0, "national chung cheng university": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Floorplanning and Topology Synthesis for Application-Specific Network-on-Chips with RF-Interconnect.", "DBLP authors": ["Jinglei Huang", "Song Chen", "Wei Zhong", "Wenchao Zhang", "Shengxi Diao", "Fujiang Lin"], "year": 2016, "MAG papers": [{"PaperId": 2492362241, "PaperTitle": "floorplanning and topology synthesis for application specific network on chips with rf interconnect", "Year": 2016, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": {"university of science and technology of china": 6.0}}], "source": "ES"}, {"DBLP title": "Analytical Clustering Score with Application to Postplacement Register Clustering.", "DBLP authors": ["Chang Xu", "Guojie Luo", "Peixin Li", "Yiyu Shi", "Iris Hui-Ru Jiang"], "year": 2016, "MAG papers": [{"PaperId": 2387618302, "PaperTitle": "analytical clustering score with application to postplacement register clustering", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"peking university": 3.0, "university of notre dame": 1.0, "national chiao tung university": 1.0}}], "source": "ES"}, {"DBLP title": "PARR: Pin-Access Planning and Regular Routing for Self-Aligned Double Patterning.", "DBLP authors": ["Xiaoqing Xu", "Bei Yu", "Jhih-Rong Gao", "Che-Lun Hsu", "David Z. Pan"], "year": 2016, "MAG papers": [{"PaperId": 2406038381, "PaperTitle": "parr pin access planning and regular routing for self aligned double patterning", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 65, "Affiliations": {"university of texas at austin": 4.0, "the chinese university of hong kong": 1.0}}], "source": "ES"}, {"DBLP title": "EBL Overlapping Aware Stencil Planning for MCC System.", "DBLP authors": ["Bei Yu", "Kun Yuan", "Jhih-Rong Gao", "Shiyan Hu", "David Z. Pan"], "year": 2016, "MAG papers": [{"PaperId": 2406393984, "PaperTitle": "ebl overlapping aware stencil planning for mcc system", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"cadence design systems": 1.0, "the chinese university of hong kong": 1.0, "university of texas at austin": 1.0, "michigan technological university": 1.0, "facebook": 1.0}}], "source": "ES"}, {"DBLP title": "Novel Adaptive Power-Gating Strategy and Tapered TSV Structure in Multilayer 3D IC.", "DBLP authors": ["Seungwon Kim", "Seokhyeong Kang", "Ki Jin Han", "Youngmin Kim"], "year": 2016, "MAG papers": [{"PaperId": 2339195741, "PaperTitle": "novel adaptive power gating strategy and tapered tsv structure in multilayer 3d ic", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"ulsan national institute of science and technology": 3.0, "kwangwoon university": 1.0}}], "source": "ES"}, {"DBLP title": "DC Characteristics and Variability on 90nm CMOS Transistor Array-Style Analog Layout.", "DBLP authors": ["Gong Chen", "Toru Fujimura", "Qing Dong", "Shigetoshi Nakatake", "Bo Yang"], "year": 2016, "MAG papers": [{"PaperId": 2357304008, "PaperTitle": "dc characteristics and variability on 90nm cmos transistor array style analog layout", "Year": 2016, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": {"university of kitakyushu": 3.0, "chengdu university of information technology": 1.0}}], "source": "ES"}, {"DBLP title": "Minimizing Stack Memory for Hard Real-Time Applications on Multicore Platforms with Partitioned Fixed-Priority or EDF Scheduling.", "DBLP authors": ["Chao Wang", "Chuansheng Dong", "Haibo Zeng", "Zonghua Gu"], "year": 2016, "MAG papers": [{"PaperId": 2384806434, "PaperTitle": "minimizing stack memory for hard real time applications on multicore platforms with partitioned fixed priority or edf scheduling", "Year": 2016, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"mcgill university": 1.0, "zhejiang university": 2.0, "virginia tech": 1.0}}], "source": "ES"}, {"DBLP title": "Differential Write-Conscious Software Design on Phase-Change Memory: An SQLite Case Study.", "DBLP authors": ["Sungkwang Lee", "Taemin Lee", "Hyunsun Park", "Junwhan Ahn", "Sungjoo Yoo", "Youjip Won", "Sunggu Lee"], "year": 2016, "MAG papers": [{"PaperId": 2337432218, "PaperTitle": "differential write conscious software design on phase change memory an sqlite case study", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"seoul national university": 3.0, "pohang university of science and technology": 3.0, "hanyang university": 1.0}}], "source": "ES"}, {"DBLP title": "FH-OAOS: A Fast Four-Step Heuristic for Obstacle-Avoiding Octilinear Steiner Tree Construction.", "DBLP authors": ["Xing Huang", "Wenzhong Guo", "Genggeng Liu", "Guolong Chen"], "year": 2016, "MAG papers": [{"PaperId": 2336682439, "PaperTitle": "fh oaos a fast four step heuristic for obstacle avoiding octilinear steiner tree construction", "Year": 2016, "CitationCount": 42, "EstimatedCitation": 42, "Affiliations": {}}], "source": "ES"}, {"DBLP title": "A Survey of Techniques for Cache Locking.", "DBLP authors": ["Sparsh Mittal"], "year": 2016, "MAG papers": [{"PaperId": 2269813923, "PaperTitle": "a survey of techniques for cache locking", "Year": 2016, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": {"oak ridge national laboratory": 1.0}}], "source": "ES"}, {"DBLP title": "Process Independent Design Methodology for the Active RC and Single-Inverter-Based Rail Clamp.", "DBLP authors": ["Ramachandran Venkatasubramanian", "Robert Elio", "Sule Ozev"], "year": 2016, "MAG papers": [{"PaperId": 2396076384, "PaperTitle": "process independent design methodology for the active rc and single inverter based rail clamp", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"arizona state university": 1.0, "broadcom": 2.0}}], "source": "ES"}, {"DBLP title": "Synthesis of Dual-Mode Circuits Through Library Design, Gate Sizing, and Clock-Tree Optimization.", "DBLP authors": ["Sangmin Kim", "Seokhyeong Kang", "Youngsoo Shin"], "year": 2016, "MAG papers": [{"PaperId": 2388355420, "PaperTitle": "synthesis of dual mode circuits through library design gate sizing and clock tree optimization", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"ulsan national institute of science and technology": 1.0, "kaist": 2.0}}], "source": "ES"}, {"DBLP title": "Performance Evaluation of NoC-Based Multicore Systems: From Traffic Analysis to NoC Latency Modeling.", "DBLP authors": ["Zhiliang Qian", "Paul Bogdan", "Chi-Ying Tsui", "Radu Marculescu"], "year": 2016, "MAG papers": [{"PaperId": 2375937484, "PaperTitle": "performance evaluation of noc based multicore systems from traffic analysis to noc latency modeling", "Year": 2016, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": {"shanghai jiao tong university": 1.0, "hong kong university of science and technology": 1.0, "university of southern california": 1.0, "carnegie mellon university": 1.0}}], "source": "ES"}, {"DBLP title": "Path Selection for Real-Time Communication on Priority-Aware NoCs.", "DBLP authors": ["Hany Kashif", "Hiren D. Patel", "Sebastian Fischmeister"], "year": 2016, "MAG papers": [{"PaperId": 2482041307, "PaperTitle": "path selection for real time communication on priority aware nocs", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of waterloo": 3.0}}], "source": "ES"}, {"DBLP title": "An Effective Chemical Mechanical Polishing Fill Insertion Approach.", "DBLP authors": ["Chuangwen Liu", "Peishan Tu", "Pangbo Wu", "Haomo Tang", "Yande Jiang", "Jian Kuang", "Evangeline F. Y. Young"], "year": 2016, "MAG papers": [{"PaperId": 2360470654, "PaperTitle": "an effective chemical mechanical polishing fill insertion approach", "Year": 2016, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"the chinese university of hong kong": 7.0}}], "source": "ES"}, {"DBLP title": "Streaming Sorting Networks.", "DBLP authors": ["Marcela Zuluaga", "Peter A. Milder", "Markus P\u00fcschel"], "year": 2016, "MAG papers": [{"PaperId": 2472334012, "PaperTitle": "streaming sorting networks", "Year": 2016, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": {"stony brook university": 1.0, "eth zurich": 2.0}}], "source": "ES"}, {"DBLP title": "Statistical Rare-Event Analysis and Parameter Guidance by Elite Learning Sample Selection.", "DBLP authors": ["Yue Zhao", "Taeyoung Kim", "Hosoon Shin", "Sheldon X.-D. Tan", "Xin Li", "Hai-Bao Chen", "Hai Wang"], "year": 2016, "MAG papers": [{"PaperId": 2398476818, "PaperTitle": "statistical rare event analysis and parameter guidance by elite learning sample selection", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"carnegie mellon university": 1.0, "university of california riverside": 4.0, "university of electronic science and technology of china": 1.0, "shanghai jiao tong university": 1.0}}], "source": "ES"}, {"DBLP title": "Construction of Reconfigurable Clock Trees for MCMM Designs Using Mode Separation and Scenario Compression.", "DBLP authors": ["Rickard Ewetz", "Cheng-Kok Koh"], "year": 2016, "MAG papers": [{"PaperId": 2400862933, "PaperTitle": "construction of reconfigurable clock trees for mcmm designs using mode separation and scenario compression", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"purdue university": 2.0}}], "source": "ES"}, {"DBLP title": "A Hardware-Assisted Energy-Efficient Processing Model for Activity Recognition Using Wearables.", "DBLP authors": ["Hassan Ghasemzadeh", "Ramin Fallahzadeh", "Roozbeh Jafari"], "year": 2016, "MAG papers": [{"PaperId": 2468272042, "PaperTitle": "a hardware assisted energy efficient processing model for activity recognition using wearables", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"texas a m university": 1.0, "washington state university": 2.0}}], "source": "ES"}, {"DBLP title": "Power, Area, and Performance Optimization of Standard Cell Memory Arrays Through Controlled Placement.", "DBLP authors": ["Adam Teman", "Davide Rossi", "Pascal Meinerzhagen", "Luca Benini", "Andreas Burg"], "year": 2016, "MAG papers": [{"PaperId": 2402693132, "PaperTitle": "power area and performance optimization of standard cell memory arrays through controlled placement", "Year": 2016, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"university of bologna": 2.0, "ecole polytechnique federale de lausanne": 2.0, "bar ilan university": 1.0}}], "source": "ES"}, {"DBLP title": "On Battery Recovery Effect in Wireless Sensor Nodes.", "DBLP authors": ["Swaminathan Narayanaswamy", "Steffen Schl\u00fcter", "Sebastian Steinhorst", "Martin Lukasiewycz", "Samarjit Chakraborty", "Harry Ernst Hoster"], "year": 2016, "MAG papers": [{"PaperId": 2396556882, "PaperTitle": "on battery recovery effect in wireless sensor nodes", "Year": 2016, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": {"technische universitat munchen": 1.0, "lancaster university": 1.0}}], "source": "ES"}, {"DBLP title": "Accurate Modeling of Nonideal Low-Power PWM DC-DC Converters Operating in CCM and DCM using Enhanced Circuit-Averaging Techniques.", "DBLP authors": ["Dani A. Tannir", "Ya Wang", "Peng Li"], "year": 2016, "MAG papers": [{"PaperId": 2460053499, "PaperTitle": "accurate modeling of nonideal low power pwm dc dc converters operating in ccm and dcm using enhanced circuit averaging techniques", "Year": 2016, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"lebanese american university": 1.0, "texas a m university": 2.0}}], "source": "ES"}, {"DBLP title": "Cyber-Physical Co-Simulation Framework for Smart Cells in Scalable Battery Packs.", "DBLP authors": ["Sebastian Steinhorst", "Matthias Kauer", "Arne Meeuw", "Swaminathan Narayanaswamy", "Martin Lukasiewycz", "Samarjit Chakraborty"], "year": 2016, "MAG papers": [{"PaperId": 2462786435, "PaperTitle": "cyber physical co simulation framework for smart cells in scalable battery packs", "Year": 2016, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": {"technische universitat munchen": 1.0}}], "source": "ES"}, {"DBLP title": "FORTIS: A Comprehensive Solution for Establishing Forward Trust for Protecting IPs and ICs.", "DBLP authors": ["Ujjwal Guin", "Qihang Shi", "Domenic Forte", "Mark M. Tehranipoor"], "year": 2016, "MAG papers": [{"PaperId": 2400748972, "PaperTitle": "fortis a comprehensive solution for establishing forward trust for protecting ips and ics", "Year": 2016, "CitationCount": 46, "EstimatedCitation": 52, "Affiliations": {"university of florida": 2.0, "university of connecticut": 2.0}}], "source": "ES"}, {"DBLP title": "Timing Path-Driven Cycle Cutting for Sequential Controllers.", "DBLP authors": ["William Lee", "Vikas S. Vij", "Kenneth S. Stevens"], "year": 2016, "MAG papers": [{"PaperId": 2465766305, "PaperTitle": "timing path driven cycle cutting for sequential controllers", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"intel": 1.0, "university of utah": 2.0}}], "source": "ES"}, {"DBLP title": "Hierarchical Statistical Leakage Analysis and Its Application.", "DBLP authors": ["Yang Xu", "J\u00fcrgen Teich"], "year": 2016, "MAG papers": [{"PaperId": 2509992958, "PaperTitle": "hierarchical statistical leakage analysis and its application", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"university of erlangen nuremberg": 2.0}}], "source": "ES"}, {"DBLP title": "Efficient Algorithms for Discrete Gate Sizing and Threshold Voltage Assignment Based on an Accurate Analytical Statistical Yield Gradient.", "DBLP authors": ["Ramprasath S.", "Vinita Vasudevan"], "year": 2016, "MAG papers": [{"PaperId": 2407955805, "PaperTitle": "efficient algorithms for discrete gate sizing and threshold voltage assignment based on an accurate analytical statistical yield gradient", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"indian institute of technology madras": 2.0}}], "source": "ES"}, {"DBLP title": "Ensemble Reduction via Logic Minimization.", "DBLP authors": ["Hongfei Wang", "R. D. (Shawn) Blanton"], "year": 2016, "MAG papers": [{"PaperId": 2402097962, "PaperTitle": "ensemble reduction via logic minimization", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"carnegie mellon university": 2.0}}], "source": "ES"}, {"DBLP title": "N-Detection Test Sets for Circuits with Multiple Independent Scan Chains.", "DBLP authors": ["Irith Pomeranz"], "year": 2016, "MAG papers": [{"PaperId": 2408214455, "PaperTitle": "n detection test sets for circuits with multiple independent scan chains", "Year": 2016, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"purdue university": 1.0}}], "source": "ES"}, {"DBLP title": "Resource Sharing Centric Dynamic Voltage and Frequency Scaling for CMP Cores, Uncore, and Memory.", "DBLP authors": ["Jae-Yeon Won", "Paul V. Gratz", "Srinivas Shakkottai", "Jiang Hu"], "year": 2016, "MAG papers": [{"PaperId": 2407590042, "PaperTitle": "resource sharing centric dynamic voltage and frequency scaling for cmp cores uncore and memory", "Year": 2016, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"texas a m university": 4.0}}], "source": "ES"}, {"DBLP title": "Area-Aware Decomposition for Single-Electron Transistor Arrays.", "DBLP authors": ["Ching-Hsuan Ho", "Yung-Chih Chen", "Chun-Yao Wang", "Ching-Yi Huang", "Suman Datta", "Vijaykrishnan Narayanan"], "year": 2016, "MAG papers": [{"PaperId": 2520542486, "PaperTitle": "area aware decomposition for single electron transistor arrays", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"national tsing hua university": 3.0, "pennsylvania state university": 2.0, "yuan ze university": 1.0}}], "source": "ES"}, {"DBLP title": "Library-Based Placement and Routing in FPGAs with Support of Partial Reconfiguration.", "DBLP authors": ["Fubing Mao", "Yi-Chung Chen", "Wei Zhang", "Hai (Helen) Li", "Bingsheng He"], "year": 2016, "MAG papers": [{"PaperId": 2399946272, "PaperTitle": "library based placement and routing in fpgas with support of partial reconfiguration", "Year": 2016, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"hong kong university of science and technology": 1.0, "university of manchester": 1.0, "nanyang technological university": 2.0, "university of pittsburgh": 1.0}}], "source": "ES"}, {"DBLP title": "Index-Resilient Zero-Suppressed BDDs: Definition and Operations.", "DBLP authors": ["Anna Bernasconi", "Valentina Ciriani"], "year": 2016, "MAG papers": [{"PaperId": 2403791807, "PaperTitle": "index resilient zero suppressed bdds definition and operations", "Year": 2016, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"university of pisa": 1.0, "university of milan": 1.0}}], "source": "ES"}]