#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x135e06380 .scope module, "testbench" "testbench" 2 3;
 .timescale -9 -12;
v0x135e1e9d0_0 .var "clock", 0 0;
v0x135e1ea60_0 .var "reset", 0 0;
S_0x135e064f0 .scope module, "mipsCPU" "MipsCPU" 2 21, 3 1 0, S_0x135e06380;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
v0x135e1cce0_0 .net "ADD_0", 31 0, L_0x135e1fa70;  1 drivers
v0x135e1cd90_0 .net "ALUC", 3 0, v0x135e17220_0;  1 drivers
v0x135e1ce60_0 .net "ALUImm", 0 0, v0x135e172d0_0;  1 drivers
v0x135e1cf30_0 .net "ALU_A", 31 0, v0x135e19af0_0;  1 drivers
v0x135e1d000_0 .net "ALU_B", 31 0, v0x135e195f0_0;  1 drivers
v0x135e1d110_0 .net "Branch", 0 0, v0x135e17360_0;  1 drivers
v0x135e1d1e0_0 .net "Extended32", 31 0, v0x135e1ca60_0;  1 drivers
v0x135e1d270_0 .net "Jump", 0 0, v0x135e174c0_0;  1 drivers
v0x135e1d340_0 .net "Mem2Reg", 0 0, v0x135e175a0_0;  1 drivers
v0x135e1d450_0 .net "MemData", 31 0, L_0x135e202b0;  1 drivers
v0x135e1d520_0 .net "Mux4_Out", 31 0, v0x135e1a230_0;  1 drivers
v0x135e1d5f0_0 .net "Mux5_Out", 31 0, v0x135e1a820_0;  1 drivers
v0x135e1d680_0 .net "Mux6_Out", 31 0, v0x135e1ade0_0;  1 drivers
v0x135e1d750_0 .net "N1", 4 0, L_0x135e1f080;  1 drivers
v0x135e1d7e0_0 .net "N2", 4 0, L_0x135e1f160;  1 drivers
v0x135e1d870_0 .net "ND", 4 0, v0x135e18f80_0;  1 drivers
v0x135e1d940_0 .net "PCin", 31 0, L_0x135e1eb20;  1 drivers
v0x135e1dad0_0 .net "PCout", 31 0, v0x135e1b2f0_0;  1 drivers
v0x135e1db60_0 .net "Q1", 31 0, L_0x135e1f4c0;  1 drivers
v0x135e1dbf0_0 .net "Q2", 31 0, L_0x135e1f750;  1 drivers
v0x135e1dc80_0 .net "REGRT", 0 0, v0x135e176f0_0;  1 drivers
v0x135e1dd10_0 .net "Result", 31 0, v0x135e16bb0_0;  1 drivers
v0x135e1dda0_0 .net "SEXT", 0 0, v0x135e17790_0;  1 drivers
v0x135e1de70_0 .net "Shift", 0 0, v0x135e178a0_0;  1 drivers
v0x135e1df40_0 .net "ShiftOut", 31 0, v0x135e1c710_0;  1 drivers
v0x135e1dfd0_0 .net "Shifted_Addr", 31 0, L_0x135e1fe90;  1 drivers
v0x135e1e060_0 .net "WriteMem", 0 0, v0x135e17930_0;  1 drivers
v0x135e1e130_0 .net "WriteReg", 0 0, v0x135e179d0_0;  1 drivers
v0x135e1e200_0 .net "Zero", 0 0, L_0x135e1f950;  1 drivers
L_0x118040010 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x135e1e2d0_0 .net/2u *"_ivl_0", 31 0, L_0x118040010;  1 drivers
v0x135e1e360_0 .net *"_ivl_23", 25 0, L_0x135e1fbf0;  1 drivers
v0x135e1e3f0_0 .net *"_ivl_24", 31 0, L_0x135e1fc90;  1 drivers
L_0x118040130 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x135e1e480_0 .net *"_ivl_27", 5 0, L_0x118040130;  1 drivers
v0x135e1d9d0_0 .net *"_ivl_30", 29 0, L_0x135e1fdb0;  1 drivers
L_0x118040178 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e1e710_0 .net *"_ivl_32", 1 0, L_0x118040178;  1 drivers
v0x135e1e7a0_0 .net "clock", 0 0, v0x135e1e9d0_0;  1 drivers
v0x135e1e8b0_0 .net "inst", 31 0, v0x135e18ba0_0;  1 drivers
v0x135e1e940_0 .net "reset", 0 0, v0x135e1ea60_0;  1 drivers
L_0x135e1eb20 .arith/sum 32, v0x135e1a820_0, L_0x118040010;
L_0x135e1eca0 .part v0x135e18ba0_0, 26, 6;
L_0x135e1ed80 .part v0x135e18ba0_0, 0, 6;
L_0x135e1ee20 .part v0x135e18ba0_0, 16, 5;
L_0x135e1ef40 .part v0x135e18ba0_0, 11, 5;
L_0x135e1efe0 .part v0x135e18ba0_0, 0, 16;
L_0x135e1f080 .part v0x135e18ba0_0, 21, 5;
L_0x135e1f160 .part v0x135e18ba0_0, 16, 5;
L_0x135e1f840 .part v0x135e18ba0_0, 6, 5;
L_0x135e1fa70 .arith/sum 32, v0x135e1c710_0, v0x135e1b2f0_0;
L_0x135e1fbf0 .part v0x135e18ba0_0, 0, 26;
L_0x135e1fc90 .concat [ 26 6 0 0], L_0x135e1fbf0, L_0x118040130;
L_0x135e1fdb0 .part L_0x135e1fc90, 0, 30;
L_0x135e1fe90 .concat [ 2 30 0 0], L_0x118040178, L_0x135e1fdb0;
S_0x135e066b0 .scope module, "ALU_0" "ALU" 3 96, 4 1 0, S_0x135e064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "ALUC";
    .port_info 3 /OUTPUT 1 "Zero";
    .port_info 4 /OUTPUT 32 "Result";
v0x135e06980_0 .net "A", 31 0, v0x135e19af0_0;  alias, 1 drivers
v0x135e16a40_0 .net "ALUC", 3 0, v0x135e17220_0;  alias, 1 drivers
v0x135e16af0_0 .net "B", 31 0, v0x135e195f0_0;  alias, 1 drivers
v0x135e16bb0_0 .var "Result", 31 0;
v0x135e16c60_0 .net "Zero", 0 0, L_0x135e1f950;  alias, 1 drivers
L_0x1180400e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x135e16d40_0 .net/2u *"_ivl_0", 31 0, L_0x1180400e8;  1 drivers
E_0x135e06930 .event anyedge, v0x135e16af0_0, v0x135e06980_0, v0x135e16a40_0;
L_0x135e1f950 .cmp/eq 32, v0x135e16bb0_0, L_0x1180400e8;
S_0x135e16e70 .scope module, "controlUnit_0" "ControlUnit" 3 33, 5 1 0, S_0x135e064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Zero";
    .port_info 1 /INPUT 6 "OP";
    .port_info 2 /INPUT 6 "Func";
    .port_info 3 /OUTPUT 1 "Jump";
    .port_info 4 /OUTPUT 1 "Branch";
    .port_info 5 /OUTPUT 1 "Mem2Reg";
    .port_info 6 /OUTPUT 1 "WriteMem";
    .port_info 7 /OUTPUT 1 "WriteReg";
    .port_info 8 /OUTPUT 4 "ALUC";
    .port_info 9 /OUTPUT 1 "Shift";
    .port_info 10 /OUTPUT 1 "ALUImm";
    .port_info 11 /OUTPUT 1 "REGRT";
    .port_info 12 /OUTPUT 1 "SEXT";
v0x135e17220_0 .var "ALUC", 3 0;
v0x135e172d0_0 .var "ALUImm", 0 0;
v0x135e17360_0 .var "Branch", 0 0;
v0x135e17410_0 .net "Func", 5 0, L_0x135e1ed80;  1 drivers
v0x135e174c0_0 .var "Jump", 0 0;
v0x135e175a0_0 .var "Mem2Reg", 0 0;
v0x135e17640_0 .net "OP", 5 0, L_0x135e1eca0;  1 drivers
v0x135e176f0_0 .var "REGRT", 0 0;
v0x135e17790_0 .var "SEXT", 0 0;
v0x135e178a0_0 .var "Shift", 0 0;
v0x135e17930_0 .var "WriteMem", 0 0;
v0x135e179d0_0 .var "WriteReg", 0 0;
v0x135e17a70_0 .net "Zero", 0 0, L_0x135e1f950;  alias, 1 drivers
E_0x135e171e0 .event anyedge, v0x135e17640_0, v0x135e17410_0, v0x135e16c60_0;
S_0x135e17c10 .scope module, "data_memory_0" "DataMemory" 3 133, 6 1 0, S_0x135e064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "address";
    .port_info 2 /INPUT 1 "WriteEnable";
    .port_info 3 /INPUT 32 "WriteData";
    .port_info 4 /OUTPUT 32 "MemData";
L_0x135e202b0 .functor BUFZ 32, L_0x135e1fff0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135e17e80 .array "Mem", 10000 0, 31 0;
v0x135e17f30_0 .net "MemData", 31 0, L_0x135e202b0;  alias, 1 drivers
v0x135e17fe0_0 .net "WriteData", 31 0, L_0x135e1f750;  alias, 1 drivers
v0x135e180a0_0 .net "WriteEnable", 0 0, v0x135e17930_0;  alias, 1 drivers
v0x135e18150_0 .net *"_ivl_0", 31 0, L_0x135e1fff0;  1 drivers
v0x135e18230_0 .net *"_ivl_3", 4 0, L_0x135e20090;  1 drivers
v0x135e182e0_0 .net *"_ivl_4", 14 0, L_0x135e20130;  1 drivers
L_0x1180401c0 .functor BUFT 1, C4<0000000000>, C4<0>, C4<0>, C4<0>;
v0x135e18390_0 .net *"_ivl_7", 9 0, L_0x1180401c0;  1 drivers
v0x135e18440_0 .net "address", 31 0, v0x135e16bb0_0;  alias, 1 drivers
v0x135e18570_0 .net "clock", 0 0, v0x135e1e9d0_0;  alias, 1 drivers
v0x135e18600_0 .var/i "i", 31 0;
E_0x135e17060 .event posedge, v0x135e18570_0;
L_0x135e1fff0 .array/port v0x135e17e80, L_0x135e20130;
L_0x135e20090 .part v0x135e16bb0_0, 2, 5;
L_0x135e20130 .concat [ 5 10 0 0], L_0x135e20090, L_0x1180401c0;
S_0x135e186e0 .scope module, "instMem_0" "InstMem" 3 21, 7 3 0, S_0x135e064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 32 "addr";
    .port_info 2 /OUTPUT 32 "inst";
v0x135e18910 .array "Mem", 127 0, 31 0;
v0x135e189c0_0 .net "addr", 31 0, v0x135e1b2f0_0;  alias, 1 drivers
v0x135e18a60_0 .net "clock", 0 0, v0x135e1e9d0_0;  alias, 1 drivers
v0x135e18b10_0 .var/i "i", 31 0;
v0x135e18ba0_0 .var "inst", 31 0;
S_0x135e18cc0 .scope module, "mux1_0" "Mux1" 3 50, 8 1 0, S_0x135e064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "regTar";
    .port_info 1 /INPUT 5 "regDest";
    .port_info 2 /INPUT 1 "REGRT";
    .port_info 3 /OUTPUT 5 "ND";
v0x135e18f80_0 .var "ND", 4 0;
v0x135e19030_0 .net "REGRT", 0 0, v0x135e176f0_0;  alias, 1 drivers
v0x135e190f0_0 .net "regDest", 15 11, L_0x135e1ef40;  1 drivers
v0x135e191a0_0 .net "regTar", 20 16, L_0x135e1ee20;  1 drivers
E_0x135e18f20 .event anyedge, v0x135e190f0_0, v0x135e191a0_0, v0x135e176f0_0;
S_0x135e192a0 .scope module, "mux2_0" "Mux2" 3 80, 9 1 0, S_0x135e064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Q2";
    .port_info 1 /INPUT 32 "Extended32";
    .port_info 2 /INPUT 1 "ALUImm";
    .port_info 3 /OUTPUT 32 "ALU_B";
v0x135e19530_0 .net "ALUImm", 0 0, v0x135e172d0_0;  alias, 1 drivers
v0x135e195f0_0 .var "ALU_B", 31 0;
v0x135e196a0_0 .net "Extended32", 31 0, v0x135e1ca60_0;  alias, 1 drivers
v0x135e19750_0 .net "Q2", 31 0, L_0x135e1f750;  alias, 1 drivers
E_0x135e194c0 .event anyedge, v0x135e172d0_0, v0x135e196a0_0, v0x135e17fe0_0;
S_0x135e19860 .scope module, "mux3_0" "Mux3" 3 88, 10 1 0, S_0x135e064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Q1";
    .port_info 1 /INPUT 5 "SA";
    .port_info 2 /INPUT 1 "SHIFT";
    .port_info 3 /OUTPUT 32 "ALU_A";
v0x135e19af0_0 .var "ALU_A", 31 0;
v0x135e19bc0_0 .net "Q1", 31 0, L_0x135e1f4c0;  alias, 1 drivers
v0x135e19c60_0 .net "SA", 4 0, L_0x135e1f840;  1 drivers
v0x135e19d20_0 .net "SHIFT", 0 0, v0x135e178a0_0;  alias, 1 drivers
E_0x135e19a80 .event anyedge, v0x135e178a0_0, v0x135e19c60_0, v0x135e19bc0_0;
S_0x135e19e20 .scope module, "mux4_0" "Mux4" 3 114, 11 1 0, S_0x135e064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "PC";
    .port_info 1 /INPUT 32 "ADD_0";
    .port_info 2 /INPUT 1 "Jump";
    .port_info 3 /OUTPUT 32 "Mux4_Out";
v0x135e1a0b0_0 .net "ADD_0", 31 0, L_0x135e1fa70;  alias, 1 drivers
v0x135e1a170_0 .net "Jump", 0 0, v0x135e174c0_0;  alias, 1 drivers
v0x135e1a230_0 .var "Mux4_Out", 31 0;
v0x135e1a2e0_0 .net "PC", 31 0, v0x135e1b2f0_0;  alias, 1 drivers
E_0x135e1a040 .event anyedge, v0x135e174c0_0, v0x135e1a0b0_0, v0x135e189c0_0;
S_0x135e1a3e0 .scope module, "mux5_0" "Mux5" 3 125, 12 1 0, S_0x135e064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Shifted_Addr";
    .port_info 1 /INPUT 32 "Mux4_Out";
    .port_info 2 /INPUT 1 "Branch";
    .port_info 3 /OUTPUT 32 "Mux5_Out";
v0x135e1a6b0_0 .net "Branch", 0 0, v0x135e17360_0;  alias, 1 drivers
v0x135e1a770_0 .net "Mux4_Out", 31 0, v0x135e1a230_0;  alias, 1 drivers
v0x135e1a820_0 .var "Mux5_Out", 31 0;
v0x135e1a8d0_0 .net "Shifted_Addr", 31 0, L_0x135e1fe90;  alias, 1 drivers
E_0x135e18e80 .event anyedge, v0x135e17360_0, v0x135e1a230_0, v0x135e1a8d0_0;
S_0x135e1a9e0 .scope module, "mux6_0" "Mux6" 3 142, 13 1 0, S_0x135e064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Mem2Reg";
    .port_info 1 /INPUT 32 "Result";
    .port_info 2 /INPUT 32 "MemData";
    .port_info 3 /OUTPUT 32 "Output";
v0x135e1ac70_0 .net "Mem2Reg", 0 0, v0x135e175a0_0;  alias, 1 drivers
v0x135e1ad30_0 .net "MemData", 31 0, L_0x135e202b0;  alias, 1 drivers
v0x135e1ade0_0 .var "Output", 31 0;
v0x135e1ae90_0 .net "Result", 31 0, v0x135e16bb0_0;  alias, 1 drivers
E_0x135e1ac00 .event anyedge, v0x135e175a0_0, v0x135e16bb0_0, v0x135e17f30_0;
S_0x135e1afb0 .scope module, "pc_0" "PC" 3 13, 14 1 0, S_0x135e064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
v0x135e1b230_0 .net "PCin", 31 0, L_0x135e1eb20;  alias, 1 drivers
v0x135e1b2f0_0 .var "PCout", 31 0;
v0x135e1b3d0_0 .net "clock", 0 0, v0x135e1e9d0_0;  alias, 1 drivers
v0x135e1b4a0_0 .net "reset", 0 0, v0x135e1ea60_0;  alias, 1 drivers
E_0x135e1b1d0 .event posedge, v0x135e1b4a0_0, v0x135e18570_0;
S_0x135e1b570 .scope module, "regfile_0" "RegFile" 3 68, 15 1 0, S_0x135e064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "WriteEnable";
    .port_info 2 /INPUT 5 "ReadReg1";
    .port_info 3 /INPUT 5 "ReadReg2";
    .port_info 4 /INPUT 5 "WriteReg";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /OUTPUT 32 "ReadData1";
    .port_info 7 /OUTPUT 32 "ReadData2";
L_0x135e1f4c0 .functor BUFZ 32, L_0x135e1f340, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x135e1f750 .functor BUFZ 32, L_0x135e1f570, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x135e1b830_0 .net "ReadData1", 31 0, L_0x135e1f4c0;  alias, 1 drivers
v0x135e1b8e0_0 .net "ReadData2", 31 0, L_0x135e1f750;  alias, 1 drivers
v0x135e1b9b0_0 .net "ReadReg1", 4 0, L_0x135e1f080;  alias, 1 drivers
v0x135e1ba50_0 .net "ReadReg2", 4 0, L_0x135e1f160;  alias, 1 drivers
v0x135e1bb00_0 .net "WriteData", 31 0, v0x135e1ade0_0;  alias, 1 drivers
v0x135e1bbe0_0 .net "WriteEnable", 0 0, v0x135e179d0_0;  alias, 1 drivers
v0x135e1bc90_0 .net "WriteReg", 4 0, v0x135e18f80_0;  alias, 1 drivers
v0x135e1bd40_0 .net *"_ivl_0", 31 0, L_0x135e1f340;  1 drivers
v0x135e1bdd0_0 .net *"_ivl_10", 6 0, L_0x135e1f610;  1 drivers
L_0x1180400a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e1bf00_0 .net *"_ivl_13", 1 0, L_0x1180400a0;  1 drivers
v0x135e1bfb0_0 .net *"_ivl_2", 6 0, L_0x135e1f3e0;  1 drivers
L_0x118040058 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x135e1c060_0 .net *"_ivl_5", 1 0, L_0x118040058;  1 drivers
v0x135e1c110_0 .net *"_ivl_8", 31 0, L_0x135e1f570;  1 drivers
v0x135e1c1c0_0 .net "clock", 0 0, v0x135e1e9d0_0;  alias, 1 drivers
v0x135e1c250_0 .var/i "i", 31 0;
v0x135e1c300 .array "reg_mem", 31 0, 31 0;
L_0x135e1f340 .array/port v0x135e1c300, L_0x135e1f3e0;
L_0x135e1f3e0 .concat [ 5 2 0 0], L_0x135e1f080, L_0x118040058;
L_0x135e1f570 .array/port v0x135e1c300, L_0x135e1f610;
L_0x135e1f610 .concat [ 5 2 0 0], L_0x135e1f160, L_0x1180400a0;
S_0x135e1c420 .scope module, "shift_left2_0" "ShiftLeft2" 3 105, 16 1 0, S_0x135e064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "ShiftIn";
    .port_info 1 /OUTPUT 32 "ShiftOut";
v0x135e1c640_0 .net "ShiftIn", 31 0, v0x135e1ca60_0;  alias, 1 drivers
v0x135e1c710_0 .var "ShiftOut", 31 0;
E_0x135e1b730 .event anyedge, v0x135e196a0_0;
S_0x135e1c7e0 .scope module, "sign_extend_0" "SignExtend" 3 58, 17 1 0, S_0x135e064f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "inst15_0";
    .port_info 1 /INPUT 1 "SEXT";
    .port_info 2 /OUTPUT 32 "Extend32";
v0x135e1ca60_0 .var "Extend32", 31 0;
v0x135e1cb50_0 .net "SEXT", 0 0, v0x135e17790_0;  alias, 1 drivers
v0x135e1cbf0_0 .net "inst15_0", 15 0, L_0x135e1efe0;  1 drivers
E_0x135e1ca10 .event anyedge, v0x135e17790_0, v0x135e1cbf0_0;
    .scope S_0x135e1afb0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e1b2f0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x135e1afb0;
T_1 ;
    %wait E_0x135e1b1d0;
    %load/vec4 v0x135e1b4a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x135e1b2f0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x135e1b230_0;
    %assign/vec4 v0x135e1b2f0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x135e186e0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e18b10_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x135e18b10_0;
    %cmpi/s 127, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x135e18b10_0;
    %store/vec4a v0x135e18910, 4, 0;
    %load/vec4 v0x135e18b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135e18b10_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call 7 19 "$display", "[DEBUG] Reading instructions from Instruction.txt" {0 0 0};
    %vpi_call 7 23 "$readmemh", "Instruction.txt", v0x135e18910 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e18b10_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x135e18b10_0;
    %cmpi/s 127, 0, 32;
    %jmp/0xz T_2.3, 5;
    %ix/getv/s 4, v0x135e18b10_0;
    %load/vec4a v0x135e18910, 4;
    %parti/s 6, 26, 6;
    %ix/getv/s 4, v0x135e18b10_0;
    %load/vec4a v0x135e18910, 4;
    %parti/s 5, 21, 6;
    %ix/getv/s 4, v0x135e18b10_0;
    %load/vec4a v0x135e18910, 4;
    %parti/s 5, 16, 6;
    %ix/getv/s 4, v0x135e18b10_0;
    %load/vec4a v0x135e18910, 4;
    %parti/s 5, 11, 5;
    %ix/getv/s 4, v0x135e18b10_0;
    %load/vec4a v0x135e18910, 4;
    %parti/s 5, 6, 4;
    %ix/getv/s 4, v0x135e18b10_0;
    %load/vec4a v0x135e18910, 4;
    %parti/s 6, 0, 2;
    %vpi_call 7 27 "$display", "[DEBUG] InstMem[%d] -> HEX:%h BINARY:%b, %b, %b, %b, %b, %b, %b", v0x135e18b10_0, &A<v0x135e18910, v0x135e18b10_0 >, &A<v0x135e18910, v0x135e18b10_0 >, S<5,vec4,u6>, S<4,vec4,u5>, S<3,vec4,u5>, S<2,vec4,u5>, S<1,vec4,u5>, S<0,vec4,u6> {6 0 0};
    %load/vec4 v0x135e18b10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135e18b10_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .thread T_2;
    .scope S_0x135e186e0;
T_3 ;
    %wait E_0x135e17060;
    %load/vec4 v0x135e189c0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0x135e18910, 4;
    %assign/vec4 v0x135e18ba0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x135e16e70;
T_4 ;
    %wait E_0x135e171e0;
    %load/vec4 v0x135e17640_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %jmp T_4.8;
T_4.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e174c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e175a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e179d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e178a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e176f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17790_0, 0, 1;
    %load/vec4 v0x135e17410_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0x135e17220_0, 0;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v0x135e17a70_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.17, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135e17220_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e176f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e174c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e175a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e179d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e178a0_0, 0, 1;
T_4.17 ;
    %jmp T_4.16;
T_4.10 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135e17220_0, 0, 4;
    %jmp T_4.16;
T_4.11 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x135e17220_0, 0, 4;
    %jmp T_4.16;
T_4.12 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135e17220_0, 0, 4;
    %jmp T_4.16;
T_4.13 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x135e17220_0, 0, 4;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x135e17220_0, 0, 4;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4.8;
T_4.1 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135e17220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e176f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e17790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e174c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e175a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e179d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e178a0_0, 0, 1;
    %jmp T_4.8;
T_4.2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135e17220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e176f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e174c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e175a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e179d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e178a0_0, 0, 1;
    %jmp T_4.8;
T_4.3 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x135e17220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e176f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e174c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e175a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e179d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e178a0_0, 0, 1;
    %jmp T_4.8;
T_4.4 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v0x135e17220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e176f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e17790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e174c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e175a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e179d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e178a0_0, 0, 1;
    %jmp T_4.8;
T_4.5 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x135e17220_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e176f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17790_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e174c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e175a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e179d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e178a0_0, 0, 1;
    %jmp T_4.8;
T_4.6 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135e17220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e176f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e17790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e174c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17360_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e175a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17930_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e179d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e178a0_0, 0, 1;
    %jmp T_4.8;
T_4.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x135e17220_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e176f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e17790_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e174c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e17360_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e175a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e17930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e179d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e172d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e178a0_0, 0, 1;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x135e18cc0;
T_5 ;
    %wait E_0x135e18f20;
    %load/vec4 v0x135e19030_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x135e190f0_0;
    %assign/vec4 v0x135e18f80_0, 0;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x135e191a0_0;
    %assign/vec4 v0x135e18f80_0, 0;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x135e1c7e0;
T_6 ;
    %wait E_0x135e1ca10;
    %load/vec4 v0x135e1cb50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x135e1cbf0_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x135e1ca60_0, 4, 5;
    %load/vec4 v0x135e1cbf0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x135e1ca60_0, 4, 5;
    %jmp T_6.1;
T_6.0 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x135e1ca60_0, 4, 5;
    %load/vec4 v0x135e1cbf0_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x135e1ca60_0, 4, 5;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x135e1b570;
T_7 ;
    %vpi_call 15 22 "$display", "[DEBUG] Initializing register file" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e1c250_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x135e1c250_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x135e1c250_0;
    %store/vec4a v0x135e1c300, 4, 0;
    %load/vec4 v0x135e1c250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135e1c250_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135e1c300, 4, 0;
    %pushi/vec4 8, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135e1c300, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135e1c300, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e1c250_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x135e1c250_0;
    %cmpi/s 31, 0, 32;
    %jmp/0xz T_7.3, 5;
    %vpi_call 15 33 "$display", "[DEBUG] RegMem[%d] -> HEX:%h BINARY:%b", v0x135e1c250_0, &A<v0x135e1c300, v0x135e1c250_0 >, &A<v0x135e1c300, v0x135e1c250_0 > {0 0 0};
    %load/vec4 v0x135e1c250_0;
    %addi 1, 0, 32;
    %store/vec4 v0x135e1c250_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %end;
    .thread T_7;
    .scope S_0x135e1b570;
T_8 ;
    %wait E_0x135e17060;
    %load/vec4 v0x135e1bbe0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x135e1bb00_0;
    %load/vec4 v0x135e1bc90_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x135e1c300, 0, 4;
T_8.0 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x135e192a0;
T_9 ;
    %wait E_0x135e194c0;
    %load/vec4 v0x135e19530_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %jmp T_9.2;
T_9.0 ;
    %load/vec4 v0x135e19750_0;
    %assign/vec4 v0x135e195f0_0, 0;
    %jmp T_9.2;
T_9.1 ;
    %load/vec4 v0x135e196a0_0;
    %assign/vec4 v0x135e195f0_0, 0;
    %jmp T_9.2;
T_9.2 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x135e19860;
T_10 ;
    %wait E_0x135e19a80;
    %load/vec4 v0x135e19d20_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %jmp T_10.2;
T_10.0 ;
    %load/vec4 v0x135e19bc0_0;
    %assign/vec4 v0x135e19af0_0, 0;
    %jmp T_10.2;
T_10.1 ;
    %load/vec4 v0x135e19c60_0;
    %pad/u 32;
    %assign/vec4 v0x135e19af0_0, 0;
    %jmp T_10.2;
T_10.2 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x135e066b0;
T_11 ;
    %wait E_0x135e06930;
    %load/vec4 v0x135e16a40_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e16bb0_0, 0, 32;
    %jmp T_11.7;
T_11.0 ;
    %load/vec4 v0x135e06980_0;
    %load/vec4 v0x135e16af0_0;
    %add;
    %store/vec4 v0x135e16bb0_0, 0, 32;
    %jmp T_11.7;
T_11.1 ;
    %load/vec4 v0x135e06980_0;
    %load/vec4 v0x135e16af0_0;
    %sub;
    %store/vec4 v0x135e16bb0_0, 0, 32;
    %jmp T_11.7;
T_11.2 ;
    %load/vec4 v0x135e06980_0;
    %load/vec4 v0x135e16af0_0;
    %and;
    %store/vec4 v0x135e16bb0_0, 0, 32;
    %jmp T_11.7;
T_11.3 ;
    %load/vec4 v0x135e06980_0;
    %load/vec4 v0x135e16af0_0;
    %or;
    %store/vec4 v0x135e16bb0_0, 0, 32;
    %jmp T_11.7;
T_11.4 ;
    %load/vec4 v0x135e06980_0;
    %load/vec4 v0x135e16af0_0;
    %or;
    %inv;
    %store/vec4 v0x135e16bb0_0, 0, 32;
    %jmp T_11.7;
T_11.5 ;
    %load/vec4 v0x135e06980_0;
    %load/vec4 v0x135e16af0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.9, 8;
T_11.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.9, 8;
 ; End of false expr.
    %blend;
T_11.9;
    %store/vec4 v0x135e16bb0_0, 0, 32;
    %jmp T_11.7;
T_11.7 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x135e1c420;
T_12 ;
    %wait E_0x135e1b730;
    %load/vec4 v0x135e1c640_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x135e1c710_0, 0, 32;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x135e19e20;
T_13 ;
    %wait E_0x135e1a040;
    %load/vec4 v0x135e1a170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x135e1a2e0_0;
    %assign/vec4 v0x135e1a230_0, 0;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0x135e1a0b0_0;
    %assign/vec4 v0x135e1a230_0, 0;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x135e1a3e0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e1a820_0, 0, 32;
    %end;
    .thread T_14;
    .scope S_0x135e1a3e0;
T_15 ;
    %wait E_0x135e18e80;
    %load/vec4 v0x135e1a6b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %jmp T_15.2;
T_15.0 ;
    %load/vec4 v0x135e1a770_0;
    %store/vec4 v0x135e1a820_0, 0, 32;
    %jmp T_15.2;
T_15.1 ;
    %load/vec4 v0x135e1a8d0_0;
    %store/vec4 v0x135e1a820_0, 0, 32;
    %jmp T_15.2;
T_15.2 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x135e17c10;
T_16 ;
    %vpi_call 6 25 "$display", "[DEBUG] Initializing data memory" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e18600_0, 0, 32;
T_16.0 ;
    %load/vec4 v0x135e18600_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_16.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x135e18600_0;
    %store/vec4a v0x135e17e80, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x135e18600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x135e18600_0, 0, 32;
    %jmp T_16.0;
T_16.1 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135e17e80, 4, 0;
    %pushi/vec4 6, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135e17e80, 4, 0;
    %pushi/vec4 7, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x135e17e80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x135e18600_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x135e18600_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_16.3, 5;
    %vpi_call 6 36 "$display", "[DEBUG] DataMem[%d] -> HEX:%h BINARY:%b", v0x135e18600_0, &A<v0x135e17e80, v0x135e18600_0 >, &A<v0x135e17e80, v0x135e18600_0 > {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x135e18600_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x135e18600_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
    %end;
    .thread T_16;
    .scope S_0x135e17c10;
T_17 ;
    %wait E_0x135e17060;
    %load/vec4 v0x135e180a0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v0x135e17fe0_0;
    %load/vec4 v0x135e18440_0;
    %parti/s 5, 2, 3;
    %pad/u 15;
    %ix/vec4 4;
    %store/vec4a v0x135e17e80, 4, 0;
T_17.0 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0x135e1a9e0;
T_18 ;
    %wait E_0x135e1ac00;
    %load/vec4 v0x135e1ac70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %jmp T_18.2;
T_18.0 ;
    %load/vec4 v0x135e1ae90_0;
    %assign/vec4 v0x135e1ade0_0, 0;
    %jmp T_18.2;
T_18.1 ;
    %load/vec4 v0x135e1ad30_0;
    %assign/vec4 v0x135e1ade0_0, 0;
    %jmp T_18.2;
T_18.2 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x135e06380;
T_19 ;
    %vpi_call 2 7 "$dumpfile", "tb_mips_cpu.vcd" {0 0 0};
    %vpi_call 2 8 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x135e06380 {0 0 0};
    %delay 1000000, 0;
    %vpi_call 2 9 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0x135e06380;
T_20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x135e1ea60_0, 0, 1;
    %delay 40000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e1ea60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x135e1e9d0_0, 0, 1;
T_20.0 ;
    %delay 10000, 0;
    %load/vec4 v0x135e1e9d0_0;
    %inv;
    %store/vec4 v0x135e1e9d0_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "testbench.v";
    "MipsCPU.v";
    "ALU.v";
    "ControlUnit.v";
    "DataMemory.v";
    "InstMem.v";
    "Mux1.v";
    "Mux2.v";
    "Mux3.v";
    "Mux4.v";
    "Mux5.v";
    "Mux6.v";
    "PC.v";
    "RegFile.v";
    "ShiftLeft2.v";
    "SignExtend.v";
