Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Nov 11 15:53:13 2024
| Host         : DESKTOP-FCJ5MKD running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.484        0.000                      0                  467        0.068        0.000                      0                  467        4.500        0.000                       0                   208  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.484        0.000                      0                  467        0.068        0.000                      0                  467        4.500        0.000                       0                   208  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.484ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.484ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.518ns  (logic 2.502ns (45.342%)  route 3.016ns (54.658%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.814     5.417    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.456     5.873 r  rate_generator_unit/counter_idle_reg[22]/Q
                         net (fo=3, routed)           1.024     6.897    rate_generator_unit/counter_idle_reg[22]
    SLICE_X11Y148        LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  rate_generator_unit/output_reg[7]_i_10/O
                         net (fo=1, routed)           0.465     7.486    rate_generator_unit/output_reg[7]_i_10_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.610 f  rate_generator_unit/output_reg[7]_i_4/O
                         net (fo=2, routed)           0.746     8.356    rate_generator_unit/output_reg[7]_i_4_n_0
    SLICE_X11Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.780     9.260    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y148         LUT3 (Prop_lut3_I0_O)        0.124     9.384 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.384    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.916 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.916    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.031    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.487 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.487    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.601 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.601    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.935 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.935    rate_generator_unit/counter_idle_reg[28]_i_1_n_6
    SLICE_X9Y155         FDRE                                         r  rate_generator_unit/counter_idle_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685    15.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y155         FDRE                                         r  rate_generator_unit/counter_idle_reg[29]/C
                         clock pessimism              0.284    15.392    
                         clock uncertainty           -0.035    15.356    
    SLICE_X9Y155         FDRE (Setup_fdre_C_D)        0.062    15.418    rate_generator_unit/counter_idle_reg[29]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -10.935    
  -------------------------------------------------------------------
                         slack                                  4.484    

Slack (MET) :             4.505ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.497ns  (logic 2.481ns (45.134%)  route 3.016ns (54.866%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.814     5.417    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.456     5.873 r  rate_generator_unit/counter_idle_reg[22]/Q
                         net (fo=3, routed)           1.024     6.897    rate_generator_unit/counter_idle_reg[22]
    SLICE_X11Y148        LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  rate_generator_unit/output_reg[7]_i_10/O
                         net (fo=1, routed)           0.465     7.486    rate_generator_unit/output_reg[7]_i_10_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.610 f  rate_generator_unit/output_reg[7]_i_4/O
                         net (fo=2, routed)           0.746     8.356    rate_generator_unit/output_reg[7]_i_4_n_0
    SLICE_X11Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.780     9.260    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y148         LUT3 (Prop_lut3_I0_O)        0.124     9.384 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.384    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.916 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.916    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.031    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.487 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.487    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.601 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.601    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.914 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.914    rate_generator_unit/counter_idle_reg[28]_i_1_n_4
    SLICE_X9Y155         FDRE                                         r  rate_generator_unit/counter_idle_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685    15.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y155         FDRE                                         r  rate_generator_unit/counter_idle_reg[31]/C
                         clock pessimism              0.284    15.392    
                         clock uncertainty           -0.035    15.356    
    SLICE_X9Y155         FDRE (Setup_fdre_C_D)        0.062    15.418    rate_generator_unit/counter_idle_reg[31]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -10.914    
  -------------------------------------------------------------------
                         slack                                  4.505    

Slack (MET) :             4.579ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.423ns  (logic 2.407ns (44.385%)  route 3.016ns (55.615%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.814     5.417    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.456     5.873 r  rate_generator_unit/counter_idle_reg[22]/Q
                         net (fo=3, routed)           1.024     6.897    rate_generator_unit/counter_idle_reg[22]
    SLICE_X11Y148        LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  rate_generator_unit/output_reg[7]_i_10/O
                         net (fo=1, routed)           0.465     7.486    rate_generator_unit/output_reg[7]_i_10_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.610 f  rate_generator_unit/output_reg[7]_i_4/O
                         net (fo=2, routed)           0.746     8.356    rate_generator_unit/output_reg[7]_i_4_n_0
    SLICE_X11Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.780     9.260    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y148         LUT3 (Prop_lut3_I0_O)        0.124     9.384 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.384    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.916 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.916    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.031    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.487 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.487    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.601 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.601    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.840 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.840    rate_generator_unit/counter_idle_reg[28]_i_1_n_5
    SLICE_X9Y155         FDRE                                         r  rate_generator_unit/counter_idle_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685    15.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y155         FDRE                                         r  rate_generator_unit/counter_idle_reg[30]/C
                         clock pessimism              0.284    15.392    
                         clock uncertainty           -0.035    15.356    
    SLICE_X9Y155         FDRE (Setup_fdre_C_D)        0.062    15.418    rate_generator_unit/counter_idle_reg[30]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -10.840    
  -------------------------------------------------------------------
                         slack                                  4.579    

Slack (MET) :             4.595ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.407ns  (logic 2.391ns (44.220%)  route 3.016ns (55.780%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.814     5.417    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.456     5.873 r  rate_generator_unit/counter_idle_reg[22]/Q
                         net (fo=3, routed)           1.024     6.897    rate_generator_unit/counter_idle_reg[22]
    SLICE_X11Y148        LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  rate_generator_unit/output_reg[7]_i_10/O
                         net (fo=1, routed)           0.465     7.486    rate_generator_unit/output_reg[7]_i_10_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.610 f  rate_generator_unit/output_reg[7]_i_4/O
                         net (fo=2, routed)           0.746     8.356    rate_generator_unit/output_reg[7]_i_4_n_0
    SLICE_X11Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.780     9.260    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y148         LUT3 (Prop_lut3_I0_O)        0.124     9.384 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.384    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.916 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.916    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.031    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.487 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.487    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.601 r  rate_generator_unit/counter_idle_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.601    rate_generator_unit/counter_idle_reg[24]_i_1_n_0
    SLICE_X9Y155         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.824 r  rate_generator_unit/counter_idle_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.824    rate_generator_unit/counter_idle_reg[28]_i_1_n_7
    SLICE_X9Y155         FDRE                                         r  rate_generator_unit/counter_idle_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685    15.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y155         FDRE                                         r  rate_generator_unit/counter_idle_reg[28]/C
                         clock pessimism              0.284    15.392    
                         clock uncertainty           -0.035    15.356    
    SLICE_X9Y155         FDRE (Setup_fdre_C_D)        0.062    15.418    rate_generator_unit/counter_idle_reg[28]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -10.824    
  -------------------------------------------------------------------
                         slack                                  4.595    

Slack (MET) :             4.598ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.404ns  (logic 2.388ns (44.189%)  route 3.016ns (55.811%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.814     5.417    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.456     5.873 r  rate_generator_unit/counter_idle_reg[22]/Q
                         net (fo=3, routed)           1.024     6.897    rate_generator_unit/counter_idle_reg[22]
    SLICE_X11Y148        LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  rate_generator_unit/output_reg[7]_i_10/O
                         net (fo=1, routed)           0.465     7.486    rate_generator_unit/output_reg[7]_i_10_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.610 f  rate_generator_unit/output_reg[7]_i_4/O
                         net (fo=2, routed)           0.746     8.356    rate_generator_unit/output_reg[7]_i_4_n_0
    SLICE_X11Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.780     9.260    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y148         LUT3 (Prop_lut3_I0_O)        0.124     9.384 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.384    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.916 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.916    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.031    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.487 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.487    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.821 r  rate_generator_unit/counter_idle_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.821    rate_generator_unit/counter_idle_reg[24]_i_1_n_6
    SLICE_X9Y154         FDRE                                         r  rate_generator_unit/counter_idle_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685    15.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y154         FDRE                                         r  rate_generator_unit/counter_idle_reg[25]/C
                         clock pessimism              0.284    15.392    
                         clock uncertainty           -0.035    15.356    
    SLICE_X9Y154         FDRE (Setup_fdre_C_D)        0.062    15.418    rate_generator_unit/counter_idle_reg[25]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -10.821    
  -------------------------------------------------------------------
                         slack                                  4.598    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.383ns  (logic 2.367ns (43.972%)  route 3.016ns (56.028%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.814     5.417    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.456     5.873 r  rate_generator_unit/counter_idle_reg[22]/Q
                         net (fo=3, routed)           1.024     6.897    rate_generator_unit/counter_idle_reg[22]
    SLICE_X11Y148        LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  rate_generator_unit/output_reg[7]_i_10/O
                         net (fo=1, routed)           0.465     7.486    rate_generator_unit/output_reg[7]_i_10_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.610 f  rate_generator_unit/output_reg[7]_i_4/O
                         net (fo=2, routed)           0.746     8.356    rate_generator_unit/output_reg[7]_i_4_n_0
    SLICE_X11Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.780     9.260    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y148         LUT3 (Prop_lut3_I0_O)        0.124     9.384 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.384    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.916 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.916    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.031    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.487 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.487    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.800 r  rate_generator_unit/counter_idle_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.800    rate_generator_unit/counter_idle_reg[24]_i_1_n_4
    SLICE_X9Y154         FDRE                                         r  rate_generator_unit/counter_idle_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685    15.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y154         FDRE                                         r  rate_generator_unit/counter_idle_reg[27]/C
                         clock pessimism              0.284    15.392    
                         clock uncertainty           -0.035    15.356    
    SLICE_X9Y154         FDRE (Setup_fdre_C_D)        0.062    15.418    rate_generator_unit/counter_idle_reg[27]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -10.800    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.693ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 2.293ns (43.191%)  route 3.016ns (56.809%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.814     5.417    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.456     5.873 r  rate_generator_unit/counter_idle_reg[22]/Q
                         net (fo=3, routed)           1.024     6.897    rate_generator_unit/counter_idle_reg[22]
    SLICE_X11Y148        LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  rate_generator_unit/output_reg[7]_i_10/O
                         net (fo=1, routed)           0.465     7.486    rate_generator_unit/output_reg[7]_i_10_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.610 f  rate_generator_unit/output_reg[7]_i_4/O
                         net (fo=2, routed)           0.746     8.356    rate_generator_unit/output_reg[7]_i_4_n_0
    SLICE_X11Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.780     9.260    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y148         LUT3 (Prop_lut3_I0_O)        0.124     9.384 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.384    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.916 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.916    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.031    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.487 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.487    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.726 r  rate_generator_unit/counter_idle_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.726    rate_generator_unit/counter_idle_reg[24]_i_1_n_5
    SLICE_X9Y154         FDRE                                         r  rate_generator_unit/counter_idle_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685    15.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y154         FDRE                                         r  rate_generator_unit/counter_idle_reg[26]/C
                         clock pessimism              0.284    15.392    
                         clock uncertainty           -0.035    15.356    
    SLICE_X9Y154         FDRE (Setup_fdre_C_D)        0.062    15.418    rate_generator_unit/counter_idle_reg[26]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -10.726    
  -------------------------------------------------------------------
                         slack                                  4.693    

Slack (MET) :             4.709ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.293ns  (logic 2.277ns (43.019%)  route 3.016ns (56.981%))
  Logic Levels:           11  (CARRY4=7 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.814     5.417    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.456     5.873 r  rate_generator_unit/counter_idle_reg[22]/Q
                         net (fo=3, routed)           1.024     6.897    rate_generator_unit/counter_idle_reg[22]
    SLICE_X11Y148        LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  rate_generator_unit/output_reg[7]_i_10/O
                         net (fo=1, routed)           0.465     7.486    rate_generator_unit/output_reg[7]_i_10_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.610 f  rate_generator_unit/output_reg[7]_i_4/O
                         net (fo=2, routed)           0.746     8.356    rate_generator_unit/output_reg[7]_i_4_n_0
    SLICE_X11Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.780     9.260    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y148         LUT3 (Prop_lut3_I0_O)        0.124     9.384 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.384    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.916 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.916    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.031    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.487 r  rate_generator_unit/counter_idle_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.487    rate_generator_unit/counter_idle_reg[20]_i_1_n_0
    SLICE_X9Y154         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.710 r  rate_generator_unit/counter_idle_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.710    rate_generator_unit/counter_idle_reg[24]_i_1_n_7
    SLICE_X9Y154         FDRE                                         r  rate_generator_unit/counter_idle_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685    15.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y154         FDRE                                         r  rate_generator_unit/counter_idle_reg[24]/C
                         clock pessimism              0.284    15.392    
                         clock uncertainty           -0.035    15.356    
    SLICE_X9Y154         FDRE (Setup_fdre_C_D)        0.062    15.418    rate_generator_unit/counter_idle_reg[24]
  -------------------------------------------------------------------
                         required time                         15.418    
                         arrival time                         -10.710    
  -------------------------------------------------------------------
                         slack                                  4.709    

Slack (MET) :             4.737ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 2.274ns (42.987%)  route 3.016ns (57.013%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.814     5.417    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.456     5.873 r  rate_generator_unit/counter_idle_reg[22]/Q
                         net (fo=3, routed)           1.024     6.897    rate_generator_unit/counter_idle_reg[22]
    SLICE_X11Y148        LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  rate_generator_unit/output_reg[7]_i_10/O
                         net (fo=1, routed)           0.465     7.486    rate_generator_unit/output_reg[7]_i_10_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.610 f  rate_generator_unit/output_reg[7]_i_4/O
                         net (fo=2, routed)           0.746     8.356    rate_generator_unit/output_reg[7]_i_4_n_0
    SLICE_X11Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.780     9.260    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y148         LUT3 (Prop_lut3_I0_O)        0.124     9.384 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.384    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.916 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.916    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.031    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.707 r  rate_generator_unit/counter_idle_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.707    rate_generator_unit/counter_idle_reg[20]_i_1_n_6
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685    15.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[21]/C
                         clock pessimism              0.309    15.417    
                         clock uncertainty           -0.035    15.381    
    SLICE_X9Y153         FDRE (Setup_fdre_C_D)        0.062    15.443    rate_generator_unit/counter_idle_reg[21]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -10.707    
  -------------------------------------------------------------------
                         slack                                  4.737    

Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 rate_generator_unit/counter_idle_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.269ns  (logic 2.253ns (42.759%)  route 3.016ns (57.241%))
  Logic Levels:           10  (CARRY4=6 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.107ns = ( 15.107 - 10.000 ) 
    Source Clock Delay      (SCD):    5.417ns
    Clock Pessimism Removal (CPR):    0.309ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.814     5.417    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y153         FDRE (Prop_fdre_C_Q)         0.456     5.873 r  rate_generator_unit/counter_idle_reg[22]/Q
                         net (fo=3, routed)           1.024     6.897    rate_generator_unit/counter_idle_reg[22]
    SLICE_X11Y148        LUT4 (Prop_lut4_I0_O)        0.124     7.021 f  rate_generator_unit/output_reg[7]_i_10/O
                         net (fo=1, routed)           0.465     7.486    rate_generator_unit/output_reg[7]_i_10_n_0
    SLICE_X11Y149        LUT6 (Prop_lut6_I0_O)        0.124     7.610 f  rate_generator_unit/output_reg[7]_i_4/O
                         net (fo=2, routed)           0.746     8.356    rate_generator_unit/output_reg[7]_i_4_n_0
    SLICE_X11Y152        LUT6 (Prop_lut6_I0_O)        0.124     8.480 r  rate_generator_unit/counter_idle[0]_i_7/O
                         net (fo=33, routed)          0.780     9.260    rate_generator_unit/counter_idle[0]_i_7_n_0
    SLICE_X9Y148         LUT3 (Prop_lut3_I0_O)        0.124     9.384 r  rate_generator_unit/counter_idle[0]_i_6/O
                         net (fo=1, routed)           0.000     9.384    rate_generator_unit/counter_idle[0]_i_6_n_0
    SLICE_X9Y148         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     9.916 r  rate_generator_unit/counter_idle_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.916    rate_generator_unit/counter_idle_reg[0]_i_1_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.030 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001    10.031    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.145 r  rate_generator_unit/counter_idle_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.145    rate_generator_unit/counter_idle_reg[8]_i_1_n_0
    SLICE_X9Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.259 r  rate_generator_unit/counter_idle_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.259    rate_generator_unit/counter_idle_reg[12]_i_1_n_0
    SLICE_X9Y152         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.373 r  rate_generator_unit/counter_idle_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.373    rate_generator_unit/counter_idle_reg[16]_i_1_n_0
    SLICE_X9Y153         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.686 r  rate_generator_unit/counter_idle_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.686    rate_generator_unit/counter_idle_reg[20]_i_1_n_4
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.685    15.107    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y153         FDRE                                         r  rate_generator_unit/counter_idle_reg[23]/C
                         clock pessimism              0.309    15.417    
                         clock uncertainty           -0.035    15.381    
    SLICE_X9Y153         FDRE (Setup_fdre_C_D)        0.062    15.443    rate_generator_unit/counter_idle_reg[23]
  -------------------------------------------------------------------
                         required time                         15.443    
                         arrival time                         -10.686    
  -------------------------------------------------------------------
                         slack                                  4.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.371ns (66.670%)  route 0.185ns (33.330%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.599     1.518    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y149         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.185     1.867    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.021 r  signal_generate_unit/counter_idle00_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.022    signal_generate_unit/counter_idle00_carry__4_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.075 r  signal_generate_unit/counter_idle00_carry__5/O[0]
                         net (fo=1, routed)           0.000     2.075    signal_generate_unit/data0[25]
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.958     2.123    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[25]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.134     2.007    signal_generate_unit/counter_idle0_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.075    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.384ns (67.430%)  route 0.185ns (32.570%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.599     1.518    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y149         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.185     1.867    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.021 r  signal_generate_unit/counter_idle00_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.022    signal_generate_unit/counter_idle00_carry__4_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.088 r  signal_generate_unit/counter_idle00_carry__5/O[2]
                         net (fo=1, routed)           0.000     2.088    signal_generate_unit/data0[27]
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.958     2.123    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[27]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.134     2.007    signal_generate_unit/counter_idle0_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.392ns (69.884%)  route 0.169ns (30.116%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.570     1.489    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y149         FDRE                                         r  rate_generator_unit/counter_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  rate_generator_unit/counter_idle_reg[4]/Q
                         net (fo=3, routed)           0.168     1.799    rate_generator_unit/counter_idle_reg[4]
    SLICE_X9Y149         LUT4 (Prop_lut4_I1_O)        0.045     1.844 r  rate_generator_unit/counter_idle[4]_i_5/O
                         net (fo=1, routed)           0.000     1.844    rate_generator_unit/counter_idle[4]_i_5_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.996 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.050 r  rate_generator_unit/counter_idle_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.050    rate_generator_unit/counter_idle_reg[8]_i_1_n_7
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.927     2.092    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[8]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.105     1.947    rate_generator_unit/counter_idle_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.050    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.592ns  (logic 0.407ns (68.695%)  route 0.185ns (31.305%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.599     1.518    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y149         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.185     1.867    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.021 r  signal_generate_unit/counter_idle00_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.022    signal_generate_unit/counter_idle00_carry__4_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.111 r  signal_generate_unit/counter_idle00_carry__5/O[1]
                         net (fo=1, routed)           0.000     2.111    signal_generate_unit/data0[26]
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.958     2.123    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[26]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.134     2.007    signal_generate_unit/counter_idle0_reg[26]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.111    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.594ns  (logic 0.409ns (68.800%)  route 0.185ns (31.200%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.599     1.518    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y149         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.185     1.867    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.021 r  signal_generate_unit/counter_idle00_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.022    signal_generate_unit/counter_idle00_carry__4_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.113 r  signal_generate_unit/counter_idle00_carry__5/O[3]
                         net (fo=1, routed)           0.000     2.113    signal_generate_unit/data0[28]
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.958     2.123    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y150         FDRE                                         r  signal_generate_unit/counter_idle0_reg[28]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.134     2.007    signal_generate_unit/counter_idle0_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.113    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.596ns  (logic 0.411ns (68.905%)  route 0.185ns (31.095%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.599     1.518    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y149         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.185     1.867    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.021 r  signal_generate_unit/counter_idle00_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.022    signal_generate_unit/counter_idle00_carry__4_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.062 r  signal_generate_unit/counter_idle00_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.062    signal_generate_unit/counter_idle00_carry__5_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.115 r  signal_generate_unit/counter_idle00_carry__6/O[0]
                         net (fo=1, routed)           0.000     2.115    signal_generate_unit/data0[29]
    SLICE_X2Y151         FDRE                                         r  signal_generate_unit/counter_idle0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.958     2.123    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y151         FDRE                                         r  signal_generate_unit/counter_idle0_reg[29]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y151         FDRE (Hold_fdre_C_D)         0.134     2.007    signal_generate_unit/counter_idle0_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.115    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.403ns (70.463%)  route 0.169ns (29.537%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.570     1.489    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y149         FDRE                                         r  rate_generator_unit/counter_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  rate_generator_unit/counter_idle_reg[4]/Q
                         net (fo=3, routed)           0.168     1.799    rate_generator_unit/counter_idle_reg[4]
    SLICE_X9Y149         LUT4 (Prop_lut4_I1_O)        0.045     1.844 r  rate_generator_unit/counter_idle[4]_i_5/O
                         net (fo=1, routed)           0.000     1.844    rate_generator_unit/counter_idle[4]_i_5_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.996 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.061 r  rate_generator_unit/counter_idle_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.061    rate_generator_unit/counter_idle_reg[8]_i_1_n_5
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.927     2.092    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[10]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.105     1.947    rate_generator_unit/counter_idle_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 signal_generate_unit/counter_idle0_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            signal_generate_unit/counter_idle0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.424ns (69.568%)  route 0.185ns (30.432%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.599     1.518    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y149         FDRE                                         r  signal_generate_unit/counter_idle0_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  signal_generate_unit/counter_idle0_reg[24]/Q
                         net (fo=2, routed)           0.185     1.867    signal_generate_unit/counter_idle0_reg_n_0_[24]
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     2.021 r  signal_generate_unit/counter_idle00_carry__4/CO[3]
                         net (fo=1, routed)           0.001     2.022    signal_generate_unit/counter_idle00_carry__4_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.062 r  signal_generate_unit/counter_idle00_carry__5/CO[3]
                         net (fo=1, routed)           0.000     2.062    signal_generate_unit/counter_idle00_carry__5_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.128 r  signal_generate_unit/counter_idle00_carry__6/O[2]
                         net (fo=1, routed)           0.000     2.128    signal_generate_unit/data0[31]
    SLICE_X2Y151         FDRE                                         r  signal_generate_unit/counter_idle0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.958     2.123    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X2Y151         FDRE                                         r  signal_generate_unit/counter_idle0_reg[31]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y151         FDRE (Hold_fdre_C_D)         0.134     2.007    signal_generate_unit/counter_idle0_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.128    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.570     1.489    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y149         FDRE                                         r  rate_generator_unit/counter_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  rate_generator_unit/counter_idle_reg[4]/Q
                         net (fo=3, routed)           0.168     1.799    rate_generator_unit/counter_idle_reg[4]
    SLICE_X9Y149         LUT4 (Prop_lut4_I1_O)        0.045     1.844 r  rate_generator_unit/counter_idle[4]_i_5/O
                         net (fo=1, routed)           0.000     1.844    rate_generator_unit/counter_idle[4]_i_5_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.996 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.086 r  rate_generator_unit/counter_idle_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.086    rate_generator_unit/counter_idle_reg[8]_i_1_n_4
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.927     2.092    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[11]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.105     1.947    rate_generator_unit/counter_idle_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 rate_generator_unit/counter_idle_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_generator_unit/counter_idle_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.428ns (71.700%)  route 0.169ns (28.300%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.092ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.570     1.489    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y149         FDRE                                         r  rate_generator_unit/counter_idle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y149         FDRE (Prop_fdre_C_Q)         0.141     1.630 r  rate_generator_unit/counter_idle_reg[4]/Q
                         net (fo=3, routed)           0.168     1.799    rate_generator_unit/counter_idle_reg[4]
    SLICE_X9Y149         LUT4 (Prop_lut4_I1_O)        0.045     1.844 r  rate_generator_unit/counter_idle[4]_i_5/O
                         net (fo=1, routed)           0.000     1.844    rate_generator_unit/counter_idle[4]_i_5_n_0
    SLICE_X9Y149         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.996 r  rate_generator_unit/counter_idle_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    rate_generator_unit/counter_idle_reg[4]_i_1_n_0
    SLICE_X9Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.086 r  rate_generator_unit/counter_idle_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.086    rate_generator_unit/counter_idle_reg[8]_i_1_n_6
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.927     2.092    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X9Y150         FDRE                                         r  rate_generator_unit/counter_idle_reg[9]/C
                         clock pessimism             -0.250     1.842    
    SLICE_X9Y150         FDRE (Hold_fdre_C_D)         0.105     1.947    rate_generator_unit/counter_idle_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.947    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y153    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y153    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y151    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y153    Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y153    Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y154    Inst_UART_TX_CTRL/bitIndex_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y154    Inst_UART_TX_CTRL/bitIndex_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y154    Inst_UART_TX_CTRL/bitIndex_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y154    Inst_UART_TX_CTRL/bitIndex_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y153    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y153    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y153    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y153    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y151    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y151    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y153    Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y153    Inst_UART_TX_CTRL/bitIndex_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y153    Inst_UART_TX_CTRL/bitIndex_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y153    Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y153    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y153    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y153    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y153    Inst_UART_TX_CTRL/FSM_sequential_txState_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y151    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y151    Inst_UART_TX_CTRL/bitIndex_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y153    Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y153    Inst_UART_TX_CTRL/bitIndex_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y153    Inst_UART_TX_CTRL/bitIndex_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y153    Inst_UART_TX_CTRL/bitIndex_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.886ns  (logic 3.979ns (67.597%)  route 1.907ns (32.403%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.892     5.495    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y154         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDSE (Prop_fdse_C_Q)         0.456     5.951 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           1.907     7.858    tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         3.523    11.380 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.380    tx
    D10                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_UART_TX_CTRL/txBit_reg/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.804ns  (logic 1.364ns (75.652%)  route 0.439ns (24.348%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.679     1.599    Inst_UART_TX_CTRL/clk_IBUF_BUFG
    SLICE_X4Y154         FDSE                                         r  Inst_UART_TX_CTRL/txBit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y154         FDSE (Prop_fdse_C_Q)         0.141     1.740 r  Inst_UART_TX_CTRL/txBit_reg/Q
                         net (fo=1, routed)           0.439     2.179    tx_OBUF
    D10                  OBUF (Prop_obuf_I_O)         1.223     3.402 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.402    tx
    D10                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.548ns  (logic 1.666ns (25.437%)  route 4.882ns (74.563%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.914     4.455    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.968     6.548    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y155        FDRE                                         r  rate_generator_unit/counter_data_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686     5.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y155        FDRE                                         r  rate_generator_unit/counter_data_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.548ns  (logic 1.666ns (25.437%)  route 4.882ns (74.563%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.914     4.455    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.968     6.548    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y155        FDRE                                         r  rate_generator_unit/counter_data_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686     5.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y155        FDRE                                         r  rate_generator_unit/counter_data_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.548ns  (logic 1.666ns (25.437%)  route 4.882ns (74.563%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.914     4.455    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.968     6.548    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y155        FDRE                                         r  rate_generator_unit/counter_data_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686     5.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y155        FDRE                                         r  rate_generator_unit/counter_data_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.548ns  (logic 1.666ns (25.437%)  route 4.882ns (74.563%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.914     4.455    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.968     6.548    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y155        FDRE                                         r  rate_generator_unit/counter_data_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686     5.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y155        FDRE                                         r  rate_generator_unit/counter_data_reg[29]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.548ns  (logic 1.666ns (25.437%)  route 4.882ns (74.563%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.914     4.455    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.968     6.548    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y155        FDRE                                         r  rate_generator_unit/counter_data_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686     5.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y155        FDRE                                         r  rate_generator_unit/counter_data_reg[30]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.548ns  (logic 1.666ns (25.437%)  route 4.882ns (74.563%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.914     4.455    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.968     6.548    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y155        FDRE                                         r  rate_generator_unit/counter_data_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686     5.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y155        FDRE                                         r  rate_generator_unit/counter_data_reg[31]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.406ns  (logic 1.666ns (26.000%)  route 4.740ns (74.000%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.914     4.455    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.826     6.406    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y154        FDRE                                         r  rate_generator_unit/counter_data_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686     5.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y154        FDRE                                         r  rate_generator_unit/counter_data_reg[27]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.406ns  (logic 1.666ns (26.000%)  route 4.740ns (74.000%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.914     4.455    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.826     6.406    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y154        FDRE                                         r  rate_generator_unit/counter_data_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686     5.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y154        FDRE                                         r  rate_generator_unit/counter_data_reg[28]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.254ns  (logic 1.666ns (26.631%)  route 4.589ns (73.369%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.914     4.455    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.675     6.254    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686     5.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[18]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/counter_data_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.254ns  (logic 1.666ns (26.631%)  route 4.589ns (73.369%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.108ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         1.542     1.542 r  reset_IBUF_inst/O
                         net (fo=49, routed)          2.914     4.455    rate_generator_unit/reset_IBUF
    SLICE_X3Y148         LUT2 (Prop_lut2_I0_O)        0.124     4.579 r  rate_generator_unit/counter_data[31]_i_1/O
                         net (fo=32, routed)          1.675     6.254    rate_generator_unit/counter_data[31]_i_1_n_0
    SLICE_X11Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         1.686     5.108    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X11Y153        FDRE                                         r  rate_generator_unit/counter_data_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 JA[0]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_0_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.603ns  (logic 0.243ns (40.262%)  route 0.360ns (59.738%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G13                                               0.000     0.000 r  JA[0] (IN)
                         net (fo=0)                   0.000     0.000    JA[0]
    G13                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  JA_IBUF[0]_inst/O
                         net (fo=1, routed)           0.360     0.603    signal_generate_unit/JA_IBUF[0]
    SLICE_X0Y147         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.872     2.037    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X0Y147         FDCE                                         r  signal_generate_unit/edge_detect_0_reg[0]/C

Slack:                    inf
  Source:                 JA[1]
                            (input port)
  Destination:            signal_generate_unit/edge_detect_1_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.704ns  (logic 0.277ns (39.392%)  route 0.427ns (60.608%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  JA[1] (IN)
                         net (fo=0)                   0.000     0.000    JA[1]
    B11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  JA_IBUF[1]_inst/O
                         net (fo=1, routed)           0.427     0.704    signal_generate_unit/JA_IBUF[1]
    SLICE_X0Y147         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.872     2.037    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X0Y147         FDCE                                         r  signal_generate_unit/edge_detect_1_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rate_generator_unit/m_tick_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.112ns  (logic 0.354ns (31.803%)  route 0.759ns (68.197%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.759     1.067    rate_generator_unit/reset_IBUF
    SLICE_X6Y153         LUT5 (Prop_lut5_I0_O)        0.045     1.112 r  rate_generator_unit/m_tick_i_1/O
                         net (fo=1, routed)           0.000     1.112    rate_generator_unit/m_tick_i_1_n_0
    SLICE_X6Y153         FDRE                                         r  rate_generator_unit/m_tick_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.956     2.121    rate_generator_unit/clk_IBUF_BUFG
    SLICE_X6Y153         FDRE                                         r  rate_generator_unit/m_tick_reg/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.309ns (26.662%)  route 0.849ns (73.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.849     1.158    signal_generate_unit/reset_IBUF
    SLICE_X7Y153         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.956     2.121    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X7Y153         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.309ns (26.662%)  route 0.849ns (73.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.849     1.158    signal_generate_unit/reset_IBUF
    SLICE_X7Y153         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.956     2.121    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X7Y153         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[4]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.309ns (26.662%)  route 0.849ns (73.338%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.121ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.849     1.158    signal_generate_unit/reset_IBUF
    SLICE_X7Y153         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.956     2.121    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X7Y153         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[0]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.309ns (26.341%)  route 0.863ns (73.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.863     1.172    signal_generate_unit/reset_IBUF
    SLICE_X7Y152         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.957     2.122    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X7Y152         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.309ns (26.341%)  route 0.863ns (73.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.863     1.172    signal_generate_unit/reset_IBUF
    SLICE_X7Y152         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.957     2.122    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X7Y152         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[5]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.309ns (26.341%)  route 0.863ns (73.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.863     1.172    signal_generate_unit/reset_IBUF
    SLICE_X7Y152         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.957     2.122    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X7Y152         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            signal_generate_unit/counter_out_reg_reg[6]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.172ns  (logic 0.309ns (26.341%)  route 0.863ns (73.659%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    A8                   IBUF (Prop_ibuf_I_O)         0.309     0.309 f  reset_IBUF_inst/O
                         net (fo=49, routed)          0.863     1.172    signal_generate_unit/reset_IBUF
    SLICE_X7Y152         FDCE                                         f  signal_generate_unit/counter_out_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=207, routed)         0.957     2.122    signal_generate_unit/clk_IBUF_BUFG
    SLICE_X7Y152         FDCE                                         r  signal_generate_unit/counter_out_reg_reg[6]/C





