// Generated by CIRCT e2b32a42e
module _$paramod5Cbsg_level_shift_up_down_sink5Cwidth_p3Ds322700000000000000000000000000000001(	// design.cleaned.mlir:2:3
  input  v0_data_i,	// design.cleaned.mlir:2:112
         v1_en_i,	// design.cleaned.mlir:2:132
  output v1_data_o	// design.cleaned.mlir:2:151
);

  assign v1_data_o = v1_en_i & v0_data_i;	// design.cleaned.mlir:3:10, :4:5
endmodule

module _$paramod5Cbsg_level_shift_up_down_sink5Cwidth_p3Ds322700000000000000000000000000000101(	// design.cleaned.mlir:6:3
  input  [4:0] v0_data_i,	// design.cleaned.mlir:6:112
  input        v1_en_i,	// design.cleaned.mlir:6:132
  output [4:0] v1_data_o	// design.cleaned.mlir:6:151
);

  assign v1_data_o =
    {v1_en_i & v0_data_i[4],
     v0_data_i[3] & v1_en_i,
     v0_data_i[2] & v1_en_i,
     v0_data_i[1] & v1_en_i,
     v0_data_i[0] & v1_en_i};	// design.cleaned.mlir:7:10, :8:10, :9:10, :10:10, :11:10, :12:10, :13:10, :14:10, :15:10, :16:10, :17:11, :18:5
endmodule

module _$paramod5Cbsg_level_shift_up_down_source5Cwidth_p3Ds322700000000000000000000000000000001(	// design.cleaned.mlir:20:3
  input  v0_en_i,	// design.cleaned.mlir:20:114
         v0_data_i,	// design.cleaned.mlir:20:132
  output v1_data_o	// design.cleaned.mlir:20:153
);

  assign v1_data_o = v0_en_i & v0_data_i;	// design.cleaned.mlir:21:10, :22:5
endmodule

module _$paramod5Cbsg_level_shift_up_down_source5Cwidth_p3Ds322700000000000000000000000000000101(	// design.cleaned.mlir:24:3
  input        v0_en_i,	// design.cleaned.mlir:24:114
  input  [4:0] v0_data_i,	// design.cleaned.mlir:24:132
  output [4:0] v1_data_o	// design.cleaned.mlir:24:153
);

  assign v1_data_o =
    {v0_data_i[4] & v0_en_i,
     v0_data_i[3] & v0_en_i,
     v0_data_i[2] & v0_en_i,
     v0_data_i[1] & v0_en_i,
     v0_en_i & v0_data_i[0]};	// design.cleaned.mlir:25:10, :26:10, :27:10, :28:10, :29:10, :30:10, :31:10, :32:10, :33:10, :34:10, :35:11, :36:5
endmodule

module bsg_fsb_node_level_shift_node_domain(	// design.cleaned.mlir:38:3
  input        en_ls_i,	// design.cleaned.mlir:38:54
               clk_i,	// design.cleaned.mlir:38:72
               reset_i,	// design.cleaned.mlir:38:88
               fsb_yumi_o_i,	// design.cleaned.mlir:38:106
               fsb_v_o_i,	// design.cleaned.mlir:38:129
  input  [4:0] fsb_data_o_i,	// design.cleaned.mlir:38:149
  input        node_ready_o_i,	// design.cleaned.mlir:38:172
               node_v_o_i,	// design.cleaned.mlir:38:197
  input  [4:0] node_data_o_i,	// design.cleaned.mlir:38:218
  output       clk_o,	// design.cleaned.mlir:38:243
               reset_o,	// design.cleaned.mlir:38:259
               fsb_v_i_o,	// design.cleaned.mlir:38:277
  output [4:0] fsb_data_i_o,	// design.cleaned.mlir:38:297
  output       fsb_ready_i_o,	// design.cleaned.mlir:38:320
               node_v_i_o,	// design.cleaned.mlir:38:344
  output [4:0] node_data_i_o,	// design.cleaned.mlir:38:365
  output       node_yumi_i_o	// design.cleaned.mlir:38:389
);

  _$paramod5Cbsg_level_shift_up_down_sink5Cwidth_p3Ds322700000000000000000000000000000001 clk_ls_inst (	// design.cleaned.mlir:40:30
    .v0_data_i (clk_i),
    .v1_en_i   (1'h1),	// design.cleaned.mlir:39:13
    .v1_data_o (clk_o)
  );	// design.cleaned.mlir:40:30
  _$paramod5Cbsg_level_shift_up_down_sink5Cwidth_p3Ds322700000000000000000000000000000101 f2n_data_ls_inst (	// design.cleaned.mlir:41:35
    .v0_data_i (fsb_data_o_i),
    .v1_en_i   (en_ls_i),
    .v1_data_o (node_data_i_o)
  );	// design.cleaned.mlir:41:35
  _$paramod5Cbsg_level_shift_up_down_sink5Cwidth_p3Ds322700000000000000000000000000000001 f2n_v_ls_inst (	// design.cleaned.mlir:42:32
    .v0_data_i (fsb_v_o_i),
    .v1_en_i   (en_ls_i),
    .v1_data_o (node_v_i_o)
  );	// design.cleaned.mlir:42:32
  _$paramod5Cbsg_level_shift_up_down_sink5Cwidth_p3Ds322700000000000000000000000000000001 f2n_yumi_ls_inst (	// design.cleaned.mlir:43:35
    .v0_data_i (fsb_yumi_o_i),
    .v1_en_i   (en_ls_i),
    .v1_data_o (node_yumi_i_o)
  );	// design.cleaned.mlir:43:35
  _$paramod5Cbsg_level_shift_up_down_source5Cwidth_p3Ds322700000000000000000000000000000101 n2f_data_ls_inst (	// design.cleaned.mlir:44:35
    .v0_en_i   (en_ls_i),
    .v0_data_i (node_data_o_i),
    .v1_data_o (fsb_data_i_o)
  );	// design.cleaned.mlir:44:35
  _$paramod5Cbsg_level_shift_up_down_source5Cwidth_p3Ds322700000000000000000000000000000001 n2f_ready_ls_inst (	// design.cleaned.mlir:45:36
    .v0_en_i   (en_ls_i),
    .v0_data_i (node_ready_o_i),
    .v1_data_o (fsb_ready_i_o)
  );	// design.cleaned.mlir:45:36
  _$paramod5Cbsg_level_shift_up_down_source5Cwidth_p3Ds322700000000000000000000000000000001 n2f_v_ls_inst (	// design.cleaned.mlir:46:32
    .v0_en_i   (en_ls_i),
    .v0_data_i (node_v_o_i),
    .v1_data_o (fsb_v_i_o)
  );	// design.cleaned.mlir:46:32
  _$paramod5Cbsg_level_shift_up_down_sink5Cwidth_p3Ds322700000000000000000000000000000001 reset_ls_inst (	// design.cleaned.mlir:47:32
    .v0_data_i (reset_i),
    .v1_en_i   (1'h1),	// design.cleaned.mlir:39:13
    .v1_data_o (reset_o)
  );	// design.cleaned.mlir:47:32
endmodule

