# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do PRODIG_RPM_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Git/PRODIG/prodig/division.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity division
# -- Compiling architecture rtl of division
# vcom -93 -work work {C:/Git/PRODIG/prodig/prescaler.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# -- Compiling architecture behav of prescaler
# vcom -93 -work work {C:/Git/PRODIG/prodig/RPM_counter.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prodig_RPM_counter
# -- Compiling architecture main of prodig_RPM_counter
# vcom -93 -work work {C:/Git/PRODIG/prodig/PRODIG_RPM.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PRODIG_RPM
# -- Compiling architecture code of PRODIG_RPM
# vcom -93 -work work {C:/Git/PRODIG/prodig/prodig_7_seg_decoder.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prodig_7_seg_decoder
# -- Compiling architecture rtl of prodig_7_seg_decoder
# 
# do "C:/Git/PRODIG/prodig/tb_PRODIG_RPM.do"
# Filename : tb_PRODIG_RPM.do
# Filetype : Modelsim Script File
# Date : 20-06-2011
# 
# Set transcript on
# transcript on
# 
# Recreate the work directory and map to work
# if {[file exists rtl_work]} {
#  vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying modelsim.ini
# 
# Compile the Double Dabble VHDL description and testbench
# vcom -93 -work work ../../PRODIG_RPM.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity PRODIG_RPM
# -- Compiling architecture code of PRODIG_RPM
# vcom -93 -work work ../../tb_PRODIG_RPM.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity tb_PRODIG_RPM
# -- Compiling architecture test of tb_PRODIG_RPM
#vcom -93 -work work ../../ontdender.vhd
# vcom -93 -work work ../../prescaler.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity prescaler
# -- Compiling architecture behav of prescaler
# vcom -93 -work work ../../prodig_7_seg_decoder.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prodig_7_seg_decoder
# -- Compiling architecture rtl of prodig_7_seg_decoder
# vcom -93 -work work ../../RPM_counter.vhd
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity prodig_RPM_counter
# -- Compiling architecture main of prodig_RPM_counter
# 
# Start the simulator with 1 ns time resolution
# vsim -t 1ns -L rtl_work -L work -voptargs="+acc" tb_PRODIG_RPM
# vsim -L rtl_work -L work -voptargs=\"+acc\" -t 1ns tb_PRODIG_RPM 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.tb_prodig_rpm(test)
# Loading work.prodig_rpm(code)
# ** Error: (vsim-3732) ../../tb_PRODIG_RPM.vhd(43): No default binding for component instance 'dut'.
# 
#    The following component port is not on the entity:
#           tix_mem1
# 
#         Region: /tb_prodig_rpm/dut
# Loading work.prodig_rpm_counter(main)
# Loading work.prescaler(behav)
# Loading work.prodig_7_seg_decoder(rtl)
# ** Warning: (vsim-3473) Component instance "u3 : division" is not bound.
#    Time: 0 ns  Iteration: 0  Instance: /tb_prodig_rpm/dut File: ../../PRODIG_RPM.vhd
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO C:\Git\PRODIG\prodig\tb_PRODIG_RPM.do PAUSED at line 24
