# Ethernet FMC constraints for Enclustra Mercury XU1 module and PE1 (400) FMC0 connector

# Enable internal termination resistor on LVDS 125MHz ref_clk
set_property DIFF_TERM TRUE [get_ports ref_clk_p]
set_property DIFF_TERM TRUE [get_ports ref_clk_n]

# Define I/O standards
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_fsel[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_0_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_0]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {ref_clk_oe[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_1_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rxc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_rx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[2]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[3]}]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_p]
set_property IOSTANDARD LVDS_25 [get_ports ref_clk_n]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_0_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_0_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_1_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_1_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_1]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_rd[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[0]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_2_txc]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_2_td[3]}]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_2_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_2]
set_property IOSTANDARD LVCMOS25 [get_ports {rgmii_port_3_td[1]}]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_txc]
set_property IOSTANDARD LVCMOS25 [get_ports rgmii_port_3_tx_ctl]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdc]
set_property IOSTANDARD LVCMOS25 [get_ports mdio_io_port_3_mdio_io]
set_property IOSTANDARD LVCMOS25 [get_ports reset_port_3]

# Pin LOCs
set_property PACKAGE_PIN AC2 [get_ports {rgmii_port_1_rd[0]}]
set_property PACKAGE_PIN AD2 [get_ports mdio_io_port_0_mdio_io]
set_property PACKAGE_PIN AE5 [get_ports {rgmii_port_1_rd[2]}]
set_property PACKAGE_PIN AB9 [get_ports {ref_clk_fsel[0]}]
set_property PACKAGE_PIN AC9 [get_ports mdio_io_port_1_mdio_io]
set_property PACKAGE_PIN U8 [get_ports rgmii_port_3_rxc]
set_property PACKAGE_PIN V8 [get_ports rgmii_port_3_rx_ctl]
set_property PACKAGE_PIN T11 [get_ports {rgmii_port_3_rd[1]}]
set_property PACKAGE_PIN U10 [get_ports {rgmii_port_3_rd[3]}]
set_property PACKAGE_PIN AB6 [get_ports rgmii_port_1_rxc]
set_property PACKAGE_PIN AB5 [get_ports rgmii_port_1_rx_ctl]
set_property PACKAGE_PIN AC1 [get_ports mdio_io_port_0_mdc]
set_property PACKAGE_PIN AD1 [get_ports reset_port_0]
set_property PACKAGE_PIN AB4 [get_ports {rgmii_port_1_rd[1]}]
set_property PACKAGE_PIN AC4 [get_ports {rgmii_port_1_rd[3]}]
set_property PACKAGE_PIN AD9 [get_ports {ref_clk_oe[0]}]
set_property PACKAGE_PIN AE9 [get_ports mdio_io_port_1_mdc]
set_property PACKAGE_PIN Y9 [get_ports rgmii_port_2_rxc]
set_property PACKAGE_PIN P11 [get_ports {rgmii_port_2_rd[2]}]
set_property PACKAGE_PIN P10 [get_ports {rgmii_port_2_rd[3]}]
set_property PACKAGE_PIN U11 [get_ports {rgmii_port_3_rd[0]}]
set_property PACKAGE_PIN V11 [get_ports {rgmii_port_3_rd[2]}]
set_property PACKAGE_PIN AC6 [get_ports rgmii_port_0_rxc]
set_property PACKAGE_PIN AD6 [get_ports rgmii_port_0_rx_ctl]
set_property PACKAGE_PIN AA1 [get_ports {rgmii_port_0_rd[2]}]
set_property PACKAGE_PIN AB1 [get_ports {rgmii_port_0_rd[3]}]
set_property PACKAGE_PIN AA6 [get_ports {rgmii_port_0_td[1]}]
set_property PACKAGE_PIN AA5 [get_ports {rgmii_port_0_td[2]}]
set_property PACKAGE_PIN AE10 [get_ports {rgmii_port_1_td[0]}]
set_property PACKAGE_PIN AB11 [get_ports {rgmii_port_1_td[2]}]
set_property PACKAGE_PIN AB10 [get_ports {rgmii_port_1_td[3]}]
set_property PACKAGE_PIN L12 [get_ports rgmii_port_2_rx_ctl]
set_property PACKAGE_PIN L11 [get_ports {rgmii_port_2_rd[0]}]
set_property PACKAGE_PIN N10 [get_ports {rgmii_port_2_td[1]}]
set_property PACKAGE_PIN M10 [get_ports {rgmii_port_2_td[2]}]
set_property PACKAGE_PIN W11 [get_ports rgmii_port_2_tx_ctl]
set_property PACKAGE_PIN W10 [get_ports mdio_io_port_2_mdio_io]
set_property PACKAGE_PIN U6 [get_ports {rgmii_port_3_td[0]}]
set_property PACKAGE_PIN V4 [get_ports {rgmii_port_3_td[2]}]
set_property PACKAGE_PIN W4 [get_ports {rgmii_port_3_td[3]}]
set_property PACKAGE_PIN AB8 [get_ports ref_clk_p]
set_property PACKAGE_PIN AC8 [get_ports ref_clk_n]
set_property PACKAGE_PIN AA3 [get_ports {rgmii_port_0_rd[0]}]
set_property PACKAGE_PIN AA2 [get_ports {rgmii_port_0_rd[1]}]
set_property PACKAGE_PIN AB3 [get_ports {rgmii_port_0_td[0]}]
set_property PACKAGE_PIN AC3 [get_ports rgmii_port_0_txc]
set_property PACKAGE_PIN AE3 [get_ports {rgmii_port_0_td[3]}]
set_property PACKAGE_PIN AE2 [get_ports rgmii_port_0_tx_ctl]
set_property PACKAGE_PIN AD4 [get_ports {rgmii_port_1_td[1]}]
set_property PACKAGE_PIN AE4 [get_ports rgmii_port_1_txc]
set_property PACKAGE_PIN AA8 [get_ports rgmii_port_1_tx_ctl]
set_property PACKAGE_PIN AA7 [get_ports reset_port_1]
set_property PACKAGE_PIN L10 [get_ports {rgmii_port_2_rd[1]}]
set_property PACKAGE_PIN K10 [get_ports {rgmii_port_2_td[0]}]
set_property PACKAGE_PIN N12 [get_ports rgmii_port_2_txc]
set_property PACKAGE_PIN M12 [get_ports {rgmii_port_2_td[3]}]
set_property PACKAGE_PIN R10 [get_ports mdio_io_port_2_mdc]
set_property PACKAGE_PIN T10 [get_ports reset_port_2]
set_property PACKAGE_PIN U9 [get_ports {rgmii_port_3_td[1]}]
set_property PACKAGE_PIN V9 [get_ports rgmii_port_3_txc]
set_property PACKAGE_PIN U5 [get_ports rgmii_port_3_tx_ctl]
set_property PACKAGE_PIN U4 [get_ports mdio_io_port_3_mdc]
set_property PACKAGE_PIN W5 [get_ports mdio_io_port_3_mdio_io]
set_property PACKAGE_PIN Y5 [get_ports reset_port_3]

create_clock -period 8.000 -name ref_clk_clk_p -waveform {0.000 4.000} [get_ports ref_clk_p]
