

================================================================
== Vitis HLS Report for 'aes_encrypt_block_Pipeline_loop_aes_sub_bytes'
================================================================
* Date:           Sat Dec 10 11:47:22 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        pynqrypt-vitis-hls
* Solution:       pynqrypt (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020i-clg400-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.508 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       50|       50|  0.500 us|  0.500 us|   50|   50|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_aes_sub_bytes  |       48|       48|         4|          3|          1|    16|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|   1678|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        1|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     83|    -|
|Register         |        -|    -|     408|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        1|    0|     408|   1761|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |        Memory       |                                    Module                                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |crypto_aes_sbox_V_U  |aes_encrypt_block_Pipeline_loop_aes_sub_bytes_crypto_aes_sbox_V_ROM_AUTO_1R  |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                |                                                                             |        1|  0|   0|    0|   256|    8|     1|         2048|
    +---------------------+-----------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |i_8_fu_97_p2           |         +|   0|  0|   13|           5|           1|
    |and_ln368_fu_156_p2    |       and|   0|  0|  128|         128|         128|
    |icmp_ln64_fu_91_p2     |      icmp|   0|  0|   10|           5|           6|
    |lshr_ln668_fu_122_p2   |      lshr|   0|  0|  423|         128|         128|
    |p_Result_s_fu_171_p2   |        or|   0|  0|  128|         128|         128|
    |shl_ln368_8_fu_165_p2  |       shl|   0|  0|  423|         128|         128|
    |shl_ln368_fu_144_p2    |       shl|   0|  0|  423|           8|         128|
    |ap_enable_pp0          |       xor|   0|  0|    2|           1|           2|
    |xor_ln368_fu_150_p2    |       xor|   0|  0|  128|         128|           2|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0| 1678|         659|         651|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  20|          4|    1|          4|
    |ap_done_int                     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg     |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_Val2_load_1  |   9|          2|  128|        256|
    |i_fu_44                         |   9|          2|    5|         10|
    |p_Val2_s_fu_48                  |   9|          2|  128|        256|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |  83|         18|  266|        534|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |    3|   0|    3|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |i_fu_44                      |    5|   0|    5|          0|
    |icmp_ln64_reg_200            |    1|   0|    1|          0|
    |p_Result_s_reg_224           |  128|   0|  128|          0|
    |p_Val2_load_1_reg_204        |  128|   0|  128|          0|
    |p_Val2_s_fu_48               |  128|   0|  128|          0|
    |shl_ln_reg_209               |    4|   0|    7|          3|
    |trunc_ln668_reg_214          |    8|   0|    8|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  408|   0|  411|          3|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  aes_encrypt_block_Pipeline_loop_aes_sub_bytes|  return value|
|state_promoted_i_reload  |   in|  128|     ap_none|                        state_promoted_i_reload|        scalar|
|t_out                    |  out|  128|      ap_vld|                                          t_out|       pointer|
|t_out_ap_vld             |  out|    1|      ap_vld|                                          t_out|       pointer|
+-------------------------+-----+-----+------------+-----------------------------------------------+--------------+

