`timescale 1ns/10ps

module extend_TB;
	
	reg [15:0] instr;
	wire [31:0] imm;
 
	extend DUT (
		.instr(instr),
		.imm(imm)
	);
	
	initial begin
		instr = 1;
		#100
		instr = instr + 1000;
		#100
		instr = instr + 1000;
		#100
		instr = instr + 1000;
		#100
		instr = instr + 1000;
	end


	initial begin
		#500 $stop;
	end
 
endmodule