// Seed: 323094543
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_4;
  assign id_4 = 1'b0 == 1;
  wire id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16;
  wire id_17;
endmodule
module module_1 (
    input wor id_0,
    input wor id_1
    , id_6,
    output supply1 id_2,
    input tri0 id_3,
    input tri1 id_4
);
  wire id_7;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7
  );
endmodule
