   1              		.cpu cortex-m0
   2              		.fpu softvfp
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 4
  10              		.eabi_attribute 34, 0
  11              		.eabi_attribute 18, 4
  12              		.code	16
  13              		.file	"stm32f0xx_dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.DMA_DeInit,"ax",%progbits
  18              		.align	1
  19              		.global	DMA_DeInit
  20              		.code	16
  21              		.thumb_func
  23              	DMA_DeInit:
  24              	.LFB33:
  25              		.file 1 "../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c"
   1:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
   2:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   ******************************************************************************
   3:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @file    stm32f0xx_dma.c
   4:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @author  MCD Application Team
   5:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @version V1.5.0
   6:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @date    05-December-2014
   7:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @brief   This file provides firmware functions to manage the following 
   8:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *          functionalities of the Direct Memory Access controller (DMA):
   9:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *           + Initialization and Configuration
  10:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *           + Data Counter
  11:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *           + Interrupts and flags management
  12:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *
  13:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *  @verbatim
  14:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   ==============================================================================
  15:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****                       ##### How to use this driver #####
  16:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   ==============================================================================
  17:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     [..]
  18:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     (#) Enable The DMA controller clock using 
  19:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE) function for DMA1.
  20:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     (#) Enable and configure the peripheral to be connected to the DMA channel
  21:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****        (except for internal SRAM / FLASH memories: no initialization is necessary).
  22:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     (#) For a given Channel, program the Source and Destination addresses, 
  23:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         the transfer Direction, the Buffer Size, the Peripheral and Memory 
  24:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         Incrementation mode and Data Size, the Circular or Normal mode, 
  25:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         the channel transfer Priority and the Memory-to-Memory transfer 
  26:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         mode (if needed) using the DMA_Init() function.
  27:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     (#) Enable the NVIC and the corresponding interrupt(s) using the function 
  28:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         DMA_ITConfig() if you need to use DMA interrupts.
  29:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     (#) Enable the DMA channel using the DMA_Cmd() function.
  30:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     (#) Activate the needed channel Request using PPP_DMACmd() function for 
  31:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         any PPP peripheral except internal SRAM and FLASH (ie. SPI, USART ...) 
  32:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         The function allowing this operation is provided in each PPP peripheral 
  33:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         driver (ie. SPI_DMACmd for SPI peripheral).
  34:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     (#) Optionally, you can configure the number of data to be transferred
  35:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         when the channel is disabled (ie. after each Transfer Complete event
  36:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         or when a Transfer Error occurs) using the function DMA_SetCurrDataCounter().
  37:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         And you can get the number of remaining data to be transferred using 
  38:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         the function DMA_GetCurrDataCounter() at run time (when the DMA channel is
  39:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         enabled and running).
  40:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     (#) To control DMA events you can use one of the following two methods:
  41:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         (##) Check on DMA channel flags using the function DMA_GetFlagStatus().
  42:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         (##) Use DMA interrupts through the function DMA_ITConfig() at initialization
  43:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****              phase and DMA_GetITStatus() function into interrupt routines in
  44:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****              communication phase.
  45:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****              After checking on a flag you should clear it using DMA_ClearFlag()
  46:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****              function. And after checking on an interrupt event you should 
  47:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****              clear it using DMA_ClearITPendingBit() function.
  48:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     @endverbatim
  49:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *
  50:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   ******************************************************************************
  51:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @attention
  52:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *
  53:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * <h2><center>&copy; COPYRIGHT 2014 STMicroelectronics</center></h2>
  54:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *
  55:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
  56:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * You may not use this file except in compliance with the License.
  57:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * You may obtain a copy of the License at:
  58:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *
  59:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
  60:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *
  61:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * Unless required by applicable law or agreed to in writing, software 
  62:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
  63:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  64:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * See the License for the specific language governing permissions and
  65:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * limitations under the License.
  66:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *
  67:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   ******************************************************************************
  68:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
  69:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
  70:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /* Includes ------------------------------------------------------------------*/
  71:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #include "stm32f0xx_dma.h"
  72:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
  73:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /** @addtogroup STM32F0xx_StdPeriph_Driver
  74:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @{
  75:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
  76:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
  77:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /** @defgroup DMA 
  78:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @brief DMA driver modules
  79:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @{
  80:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
  81:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
  82:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /* Private typedef -----------------------------------------------------------*/
  83:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /* Private define ------------------------------------------------------------*/
  84:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #define CCR_CLEAR_MASK   ((uint32_t)0xFFFF800F) /* DMA Channel config registers Masks */
  85:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #define FLAG_Mask        ((uint32_t)0x10000000) /* DMA2 FLAG mask */
  86:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
  87:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /* DMA1 Channelx interrupt pending bit masks */
  88:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #define DMA1_CHANNEL1_IT_MASK    ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR
  89:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #define DMA1_CHANNEL2_IT_MASK    ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR
  90:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #define DMA1_CHANNEL3_IT_MASK    ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR
  91:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #define DMA1_CHANNEL4_IT_MASK    ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR
  92:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #define DMA1_CHANNEL5_IT_MASK    ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR
  93:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #define DMA1_CHANNEL6_IT_MASK    ((uint32_t)(DMA_ISR_GIF6 | DMA_ISR_TCIF6 | DMA_ISR_HTIF6 | DMA_ISR
  94:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #define DMA1_CHANNEL7_IT_MASK    ((uint32_t)(DMA_ISR_GIF7 | DMA_ISR_TCIF7 | DMA_ISR_HTIF7 | DMA_ISR
  95:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     
  96:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /* DMA2 Channelx interrupt pending bit masks: Only applicable for STM32F091 devices */
  97:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #define DMA2_CHANNEL1_IT_MASK    ((uint32_t)(DMA_ISR_GIF1 | DMA_ISR_TCIF1 | DMA_ISR_HTIF1 | DMA_ISR
  98:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #define DMA2_CHANNEL2_IT_MASK    ((uint32_t)(DMA_ISR_GIF2 | DMA_ISR_TCIF2 | DMA_ISR_HTIF2 | DMA_ISR
  99:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #define DMA2_CHANNEL3_IT_MASK    ((uint32_t)(DMA_ISR_GIF3 | DMA_ISR_TCIF3 | DMA_ISR_HTIF3 | DMA_ISR
 100:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #define DMA2_CHANNEL4_IT_MASK    ((uint32_t)(DMA_ISR_GIF4 | DMA_ISR_TCIF4 | DMA_ISR_HTIF4 | DMA_ISR
 101:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** #define DMA2_CHANNEL5_IT_MASK    ((uint32_t)(DMA_ISR_GIF5 | DMA_ISR_TCIF5 | DMA_ISR_HTIF5 | DMA_ISR
 102:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 103:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /* Private macro -------------------------------------------------------------*/
 104:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /* Private variables ---------------------------------------------------------*/
 105:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /* Private function prototypes -----------------------------------------------*/
 106:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /* Private functions ---------------------------------------------------------*/
 107:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 108:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /** @defgroup DMA_Private_Functions 
 109:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @{
 110:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 111:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 112:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /** @defgroup DMA_Group1 Initialization and Configuration functions
 113:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****  *  @brief   Initialization and Configuration functions
 114:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****  *
 115:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** @verbatim   
 116:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****  ===============================================================================
 117:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****             ##### Initialization and Configuration functions #####
 118:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****  ===============================================================================
 119:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     [..] This subsection provides functions allowing to initialize the DMA channel 
 120:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          source and destination addresses, incrementation and data sizes, transfer 
 121:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          direction, buffer size, circular/normal mode selection, memory-to-memory 
 122:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          mode selection and channel priority value.
 123:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     [..] The DMA_Init() function follows the DMA configuration procedures as described 
 124:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          in reference manual (RM0091).
 125:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** @endverbatim
 126:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @{
 127:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 128:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     
 129:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
 130:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @brief  Deinitializes the DMAy Channelx registers to their default reset
 131:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         values.
 132:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMAy_Channelx: where y can be 1 to select the DMA and 
 133:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         x can be 1 to 7 for DMA1 to select the DMA Channel.
 134:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   Channel 6 and 7 are available only for STM32F072 devices.
 135:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @retval None
 136:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 137:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** void DMA_DeInit(DMA_Channel_TypeDef* DMAy_Channelx)
 138:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
  26              		.loc 1 138 0
  27              		.cfi_startproc
  28              	.LVL0:
 139:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Check the parameters */
 140:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 141:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 142:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Disable the selected DMAy Channelx */
 143:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR_EN);
  29              		.loc 1 143 0
  30 0000 0268     		ldr	r2, [r0]
  31 0002 2D4B     		ldr	r3, .L20
 138:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
  32              		.loc 1 138 0
  33 0004 00B5     		push	{lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 4
  36              		.cfi_offset 14, -4
  37              		.loc 1 143 0
  38 0006 1340     		and	r3, r2
  39 0008 0360     		str	r3, [r0]
 144:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 145:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Reset DMAy Channelx control register */
 146:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CCR  = 0;
  40              		.loc 1 146 0
  41 000a 0023     		mov	r3, #0
  42 000c 0360     		str	r3, [r0]
 147:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 148:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Reset DMAy Channelx remaining bytes register */
 149:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CNDTR = 0;
  43              		.loc 1 149 0
  44 000e 4360     		str	r3, [r0, #4]
 150:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 151:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Reset DMAy Channelx peripheral address register */
 152:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CPAR  = 0;
  45              		.loc 1 152 0
  46 0010 8360     		str	r3, [r0, #8]
 153:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 154:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Reset DMAy Channelx memory address register */
 155:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CMAR = 0;
  47              		.loc 1 155 0
  48 0012 C360     		str	r3, [r0, #12]
 156:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 157:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   if (DMAy_Channelx == DMA1_Channel1)
  49              		.loc 1 157 0
  50 0014 294B     		ldr	r3, .L20+4
  51 0016 9842     		cmp	r0, r3
  52 0018 01D1     		bne	.L2
 158:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 159:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel1 */
 160:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA1->IFCR |= DMA1_CHANNEL1_IT_MASK;
  53              		.loc 1 160 0
  54 001a 294B     		ldr	r3, .L20+8
  55 001c 27E0     		b	.L16
  56              	.L2:
 161:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 162:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else if (DMAy_Channelx == DMA1_Channel2)
  57              		.loc 1 162 0
  58 001e 294B     		ldr	r3, .L20+12
  59 0020 9842     		cmp	r0, r3
  60 0022 01D1     		bne	.L4
 163:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 164:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel2 */
 165:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA1->IFCR |= DMA1_CHANNEL2_IT_MASK;
  61              		.loc 1 165 0
  62 0024 264B     		ldr	r3, .L20+8
  63 0026 29E0     		b	.L17
  64              	.L4:
 166:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 167:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else if (DMAy_Channelx == DMA1_Channel3)
  65              		.loc 1 167 0
  66 0028 274B     		ldr	r3, .L20+16
  67 002a 9842     		cmp	r0, r3
  68 002c 01D1     		bne	.L5
 168:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 169:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel3 */
 170:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA1->IFCR |= DMA1_CHANNEL3_IT_MASK;
  69              		.loc 1 170 0
  70 002e 244B     		ldr	r3, .L20+8
  71 0030 2BE0     		b	.L18
  72              	.L5:
 171:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 172:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else if (DMAy_Channelx == DMA1_Channel4)
  73              		.loc 1 172 0
  74 0032 264B     		ldr	r3, .L20+20
  75 0034 9842     		cmp	r0, r3
  76 0036 01D1     		bne	.L6
 173:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 174:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel4 */
 175:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA1->IFCR |= DMA1_CHANNEL4_IT_MASK;
  77              		.loc 1 175 0
  78 0038 214B     		ldr	r3, .L20+8
  79 003a 2EE0     		b	.L19
  80              	.L6:
 176:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 177:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else if (DMAy_Channelx == DMA1_Channel5)
  81              		.loc 1 177 0
  82 003c 244B     		ldr	r3, .L20+24
  83 003e 9842     		cmp	r0, r3
  84 0040 01D1     		bne	.L7
 178:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 179:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel5 */
 180:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA1->IFCR |= DMA1_CHANNEL5_IT_MASK;
  85              		.loc 1 180 0
  86 0042 1F4B     		ldr	r3, .L20+8
  87 0044 31E0     		b	.L15
  88              	.L7:
 181:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 182:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else if (DMAy_Channelx == DMA1_Channel6)
  89              		.loc 1 182 0
  90 0046 234B     		ldr	r3, .L20+28
  91 0048 9842     		cmp	r0, r3
  92 004a 04D1     		bne	.L8
 183:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 184:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel6 */
 185:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA1->IFCR |= DMA1_CHANNEL6_IT_MASK;
  93              		.loc 1 185 0
  94 004c 1C4B     		ldr	r3, .L20+8
  95 004e F022     		mov	r2, #240
  96 0050 5968     		ldr	r1, [r3, #4]
  97 0052 1204     		lsl	r2, r2, #16
  98 0054 2CE0     		b	.L14
  99              	.L8:
 186:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 187:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else if (DMAy_Channelx == DMA1_Channel7)
 100              		.loc 1 187 0
 101 0056 204B     		ldr	r3, .L20+32
 102 0058 9842     		cmp	r0, r3
 103 005a 04D1     		bne	.L9
 188:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 189:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Reset interrupt pending bits for DMA1 Channel7 */
 190:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA1->IFCR |= DMA1_CHANNEL7_IT_MASK;
 104              		.loc 1 190 0
 105 005c 184B     		ldr	r3, .L20+8
 106 005e F022     		mov	r2, #240
 107 0060 5968     		ldr	r1, [r3, #4]
 108 0062 1205     		lsl	r2, r2, #20
 109 0064 24E0     		b	.L14
 110              	.L9:
 191:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 192:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else if (DMAy_Channelx == DMA2_Channel1)
 111              		.loc 1 192 0
 112 0066 1D4B     		ldr	r3, .L20+36
 113 0068 9842     		cmp	r0, r3
 114 006a 03D1     		bne	.L10
 193:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 194:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel1 */
 195:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA2->IFCR |= DMA2_CHANNEL1_IT_MASK;
 115              		.loc 1 195 0
 116 006c 1C4B     		ldr	r3, .L20+40
 117              	.L16:
 118 006e 5A68     		ldr	r2, [r3, #4]
 119 0070 0F21     		mov	r1, #15
 120 0072 1DE0     		b	.L14
 121              	.L10:
 196:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 197:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else if (DMAy_Channelx == DMA2_Channel2)
 122              		.loc 1 197 0
 123 0074 1B4B     		ldr	r3, .L20+44
 124 0076 9842     		cmp	r0, r3
 125 0078 03D1     		bne	.L11
 198:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 199:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel2 */
 200:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA2->IFCR |= DMA2_CHANNEL2_IT_MASK;
 126              		.loc 1 200 0
 127 007a 194B     		ldr	r3, .L20+40
 128              	.L17:
 129 007c 5A68     		ldr	r2, [r3, #4]
 130 007e F021     		mov	r1, #240
 131 0080 16E0     		b	.L14
 132              	.L11:
 201:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 202:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else if (DMAy_Channelx == DMA2_Channel3)
 133              		.loc 1 202 0
 134 0082 194B     		ldr	r3, .L20+48
 135 0084 9842     		cmp	r0, r3
 136 0086 04D1     		bne	.L12
 203:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 204:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel3 */
 205:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA2->IFCR |= DMA2_CHANNEL3_IT_MASK;
 137              		.loc 1 205 0
 138 0088 154B     		ldr	r3, .L20+40
 139              	.L18:
 140 008a F022     		mov	r2, #240
 141 008c 5968     		ldr	r1, [r3, #4]
 142 008e 1201     		lsl	r2, r2, #4
 143 0090 0EE0     		b	.L14
 144              	.L12:
 206:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 207:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else if (DMAy_Channelx == DMA2_Channel4)
 145              		.loc 1 207 0
 146 0092 164B     		ldr	r3, .L20+52
 147 0094 9842     		cmp	r0, r3
 148 0096 04D1     		bne	.L13
 208:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 209:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Reset interrupt pending bits for DMA2 Channel4 */
 210:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA2->IFCR |= DMA2_CHANNEL4_IT_MASK;
 149              		.loc 1 210 0
 150 0098 114B     		ldr	r3, .L20+40
 151              	.L19:
 152 009a F022     		mov	r2, #240
 153 009c 5968     		ldr	r1, [r3, #4]
 154 009e 1202     		lsl	r2, r2, #8
 155 00a0 06E0     		b	.L14
 156              	.L13:
 211:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 212:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else
 213:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   { 
 214:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     if (DMAy_Channelx == DMA2_Channel5)
 157              		.loc 1 214 0
 158 00a2 134B     		ldr	r3, .L20+56
 159 00a4 9842     		cmp	r0, r3
 160 00a6 05D1     		bne	.L1
 215:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     {
 216:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****       /* Reset interrupt pending bits for DMA2 Channel5 */
 217:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****       DMA2->IFCR |= DMA2_CHANNEL5_IT_MASK;
 161              		.loc 1 217 0
 162 00a8 0D4B     		ldr	r3, .L20+40
 163              	.L15:
 164 00aa F022     		mov	r2, #240
 165 00ac 5968     		ldr	r1, [r3, #4]
 166 00ae 1203     		lsl	r2, r2, #12
 167              	.L14:
 168 00b0 0A43     		orr	r2, r1
 169 00b2 5A60     		str	r2, [r3, #4]
 170              	.L1:
 218:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     }
 219:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 220:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** }
 171              		.loc 1 220 0
 172              		@ sp needed for prologue
 173 00b4 00BD     		pop	{pc}
 174              	.L21:
 175 00b6 C046     		.align	2
 176              	.L20:
 177 00b8 FEFF0000 		.word	65534
 178 00bc 08000240 		.word	1073872904
 179 00c0 00000240 		.word	1073872896
 180 00c4 1C000240 		.word	1073872924
 181 00c8 30000240 		.word	1073872944
 182 00cc 44000240 		.word	1073872964
 183 00d0 58000240 		.word	1073872984
 184 00d4 6C000240 		.word	1073873004
 185 00d8 80000240 		.word	1073873024
 186 00dc 08040240 		.word	1073873928
 187 00e0 00040240 		.word	1073873920
 188 00e4 1C040240 		.word	1073873948
 189 00e8 30040240 		.word	1073873968
 190 00ec 44040240 		.word	1073873988
 191 00f0 58040240 		.word	1073874008
 192              		.cfi_endproc
 193              	.LFE33:
 195              		.section	.text.DMA_Init,"ax",%progbits
 196              		.align	1
 197              		.global	DMA_Init
 198              		.code	16
 199              		.thumb_func
 201              	DMA_Init:
 202              	.LFB34:
 221:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 222:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
 223:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @brief  Initializes the DMAy Channelx according to the specified parameters 
 224:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         in the DMA_InitStruct.
 225:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMAy_Channelx: where y can be 1 to select the DMA and x can be 1 to 7
 226:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         for DMA1 to select the DMA Channel and 1 to 5 for DMA2 to select the DMA Channel.
 227:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   DMA1 Channel 6 and 7 are available only for STM32F072 and STM32F091 devices. 
 228:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   DMA2 Channel 1 to 5 are available only for STM32F091 devices.   
 229:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure that contains
 230:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         the configuration information for the specified DMA Channel.
 231:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @retval None
 232:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 233:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** void DMA_Init(DMA_Channel_TypeDef* DMAy_Channelx, DMA_InitTypeDef* DMA_InitStruct)
 234:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
 203              		.loc 1 234 0
 204              		.cfi_startproc
 205              	.LVL1:
 235:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   uint32_t tmpreg = 0;
 236:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 237:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Check the parameters */
 238:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 239:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_DIR(DMA_InitStruct->DMA_DIR));
 240:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_BUFFER_SIZE(DMA_InitStruct->DMA_BufferSize));
 241:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_PERIPHERAL_INC_STATE(DMA_InitStruct->DMA_PeripheralInc));
 242:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_MEMORY_INC_STATE(DMA_InitStruct->DMA_MemoryInc));
 243:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(DMA_InitStruct->DMA_PeripheralDataSize));
 244:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_MEMORY_DATA_SIZE(DMA_InitStruct->DMA_MemoryDataSize));
 245:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_MODE(DMA_InitStruct->DMA_Mode));
 246:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_PRIORITY(DMA_InitStruct->DMA_Priority));
 247:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_M2M_STATE(DMA_InitStruct->DMA_M2M));
 248:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 249:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /*--------------------------- DMAy Channelx CCR Configuration ----------------*/
 250:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Get the DMAy_Channelx CCR value */
 251:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   tmpreg = DMAy_Channelx->CCR;
 206              		.loc 1 251 0
 207 0000 0268     		ldr	r2, [r0]
 208              	.LVL2:
 252:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 253:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Clear MEM2MEM, PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
 254:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   tmpreg &= CCR_CLEAR_MASK;
 209              		.loc 1 254 0
 210 0002 0D4B     		ldr	r3, .L23
 234:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
 211              		.loc 1 234 0
 212 0004 10B5     		push	{r4, lr}
 213              	.LCFI1:
 214              		.cfi_def_cfa_offset 8
 215              		.cfi_offset 4, -8
 216              		.cfi_offset 14, -4
 217              		.loc 1 254 0
 218 0006 1A40     		and	r2, r3
 219              	.LVL3:
 255:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 256:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Configure DMAy Channelx: data transfer, data size, priority level and mode */
 257:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Set DIR bit according to DMA_DIR value */
 258:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Set CIRC bit according to DMA_Mode value */
 259:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Set PINC bit according to DMA_PeripheralInc value */
 260:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Set MINC bit according to DMA_MemoryInc value */
 261:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Set PSIZE bits according to DMA_PeripheralDataSize value */
 262:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Set MSIZE bits according to DMA_MemoryDataSize value */
 263:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Set PL bits according to DMA_Priority value */
 264:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Set the MEM2MEM bit according to DMA_M2M value */
 265:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 220              		.loc 1 265 0
 221 0008 8C68     		ldr	r4, [r1, #8]
 222 000a 0B6A     		ldr	r3, [r1, #32]
 266:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 267:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****             DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 268:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****             DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 269:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 270:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Write to DMAy Channelx CCR */
 271:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CCR = tmpreg;
 272:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 273:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /*--------------------------- DMAy Channelx CNDTR Configuration --------------*/
 274:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Write to DMAy Channelx CNDTR */
 275:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 276:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 277:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /*--------------------------- DMAy Channelx CPAR Configuration ---------------*/
 278:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Write to DMAy Channelx CPAR */
 279:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 280:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 281:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /*--------------------------- DMAy Channelx CMAR Configuration ---------------*/
 282:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Write to DMAy Channelx CMAR */
 283:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 284:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** }
 223              		.loc 1 284 0
 224              		@ sp needed for prologue
 265:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 225              		.loc 1 265 0
 226 000c 2343     		orr	r3, r4
 227 000e 0C69     		ldr	r4, [r1, #16]
 228 0010 2343     		orr	r3, r4
 266:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****             DMA_InitStruct->DMA_PeripheralInc | DMA_InitStruct->DMA_MemoryInc |
 229              		.loc 1 266 0
 230 0012 4C69     		ldr	r4, [r1, #20]
 231 0014 2343     		orr	r3, r4
 232 0016 8C69     		ldr	r4, [r1, #24]
 233 0018 2343     		orr	r3, r4
 267:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****             DMA_InitStruct->DMA_PeripheralDataSize | DMA_InitStruct->DMA_MemoryDataSize |
 234              		.loc 1 267 0
 235 001a CC69     		ldr	r4, [r1, #28]
 236 001c 2343     		orr	r3, r4
 237 001e 4C6A     		ldr	r4, [r1, #36]
 238 0020 2343     		orr	r3, r4
 268:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****             DMA_InitStruct->DMA_Priority | DMA_InitStruct->DMA_M2M;
 239              		.loc 1 268 0
 240 0022 8C6A     		ldr	r4, [r1, #40]
 241 0024 2343     		orr	r3, r4
 265:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   tmpreg |= DMA_InitStruct->DMA_DIR | DMA_InitStruct->DMA_Mode |
 242              		.loc 1 265 0
 243 0026 1343     		orr	r3, r2
 244              	.LVL4:
 271:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CCR = tmpreg;
 245              		.loc 1 271 0
 246 0028 0360     		str	r3, [r0]
 275:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 247              		.loc 1 275 0
 248 002a CB68     		ldr	r3, [r1, #12]
 249              	.LVL5:
 279:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 250              		.loc 1 279 0
 251 002c 0C68     		ldr	r4, [r1]
 275:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CNDTR = DMA_InitStruct->DMA_BufferSize;
 252              		.loc 1 275 0
 253 002e 4360     		str	r3, [r0, #4]
 283:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 254              		.loc 1 283 0
 255 0030 4B68     		ldr	r3, [r1, #4]
 279:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CPAR = DMA_InitStruct->DMA_PeripheralBaseAddr;
 256              		.loc 1 279 0
 257 0032 8460     		str	r4, [r0, #8]
 283:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CMAR = DMA_InitStruct->DMA_MemoryBaseAddr;
 258              		.loc 1 283 0
 259 0034 C360     		str	r3, [r0, #12]
 260              		.loc 1 284 0
 261 0036 10BD     		pop	{r4, pc}
 262              	.L24:
 263              		.align	2
 264              	.L23:
 265 0038 0F80FFFF 		.word	-32753
 266              		.cfi_endproc
 267              	.LFE34:
 269              		.section	.text.DMA_StructInit,"ax",%progbits
 270              		.align	1
 271              		.global	DMA_StructInit
 272              		.code	16
 273              		.thumb_func
 275              	DMA_StructInit:
 276              	.LFB35:
 285:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 286:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
 287:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @brief  Fills each DMA_InitStruct member with its default value.
 288:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMA_InitStruct: pointer to a DMA_InitTypeDef structure which will
 289:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         be initialized.
 290:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @retval None
 291:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 292:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** void DMA_StructInit(DMA_InitTypeDef* DMA_InitStruct)
 293:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
 277              		.loc 1 293 0
 278              		.cfi_startproc
 279              	.LVL6:
 294:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /*-------------- Reset DMA init structure parameters values ------------------*/
 295:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Initialize the DMA_PeripheralBaseAddr member */
 296:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMA_InitStruct->DMA_PeripheralBaseAddr = 0;
 280              		.loc 1 296 0
 281 0000 0023     		mov	r3, #0
 282 0002 0360     		str	r3, [r0]
 297:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Initialize the DMA_MemoryBaseAddr member */
 298:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMA_InitStruct->DMA_MemoryBaseAddr = 0;
 283              		.loc 1 298 0
 284 0004 4360     		str	r3, [r0, #4]
 299:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Initialize the DMA_DIR member */
 300:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMA_InitStruct->DMA_DIR = DMA_DIR_PeripheralSRC;
 285              		.loc 1 300 0
 286 0006 8360     		str	r3, [r0, #8]
 301:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Initialize the DMA_BufferSize member */
 302:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMA_InitStruct->DMA_BufferSize = 0;
 287              		.loc 1 302 0
 288 0008 C360     		str	r3, [r0, #12]
 303:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Initialize the DMA_PeripheralInc member */
 304:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMA_InitStruct->DMA_PeripheralInc = DMA_PeripheralInc_Disable;
 289              		.loc 1 304 0
 290 000a 0361     		str	r3, [r0, #16]
 305:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Initialize the DMA_MemoryInc member */
 306:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMA_InitStruct->DMA_MemoryInc = DMA_MemoryInc_Disable;
 291              		.loc 1 306 0
 292 000c 4361     		str	r3, [r0, #20]
 307:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Initialize the DMA_PeripheralDataSize member */
 308:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMA_InitStruct->DMA_PeripheralDataSize = DMA_PeripheralDataSize_Byte;
 293              		.loc 1 308 0
 294 000e 8361     		str	r3, [r0, #24]
 309:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Initialize the DMA_MemoryDataSize member */
 310:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMA_InitStruct->DMA_MemoryDataSize = DMA_MemoryDataSize_Byte;
 295              		.loc 1 310 0
 296 0010 C361     		str	r3, [r0, #28]
 311:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Initialize the DMA_Mode member */
 312:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMA_InitStruct->DMA_Mode = DMA_Mode_Normal;
 297              		.loc 1 312 0
 298 0012 0362     		str	r3, [r0, #32]
 313:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Initialize the DMA_Priority member */
 314:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMA_InitStruct->DMA_Priority = DMA_Priority_Low;
 299              		.loc 1 314 0
 300 0014 4362     		str	r3, [r0, #36]
 315:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Initialize the DMA_M2M member */
 316:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMA_InitStruct->DMA_M2M = DMA_M2M_Disable;
 301              		.loc 1 316 0
 302 0016 8362     		str	r3, [r0, #40]
 317:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** }
 303              		.loc 1 317 0
 304              		@ sp needed for prologue
 305 0018 7047     		bx	lr
 306              		.cfi_endproc
 307              	.LFE35:
 309              		.section	.text.DMA_Cmd,"ax",%progbits
 310              		.align	1
 311              		.global	DMA_Cmd
 312              		.code	16
 313              		.thumb_func
 315              	DMA_Cmd:
 316              	.LFB36:
 318:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 319:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
 320:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @brief  Enables or disables the specified DMAy Channelx.
 321:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMAy_Channelx: where y can be 1 to select the DMA and x can be 1 to 7
 322:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         for DMA1 to select the DMA Channel and 1 to 5 for DMA2 to select the DMA Channel.
 323:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   DMA1 Channel 6 and 7 are available only for STM32F072 and STM32F091 devices. 
 324:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   DMA2 Channel 1 to 5 are available only for STM32F091 devices. 
 325:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  NewState: new state of the DMAy Channelx. 
 326:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         This parameter can be: ENABLE or DISABLE.
 327:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @retval None
 328:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 329:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** void DMA_Cmd(DMA_Channel_TypeDef* DMAy_Channelx, FunctionalState NewState)
 330:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
 317              		.loc 1 330 0
 318              		.cfi_startproc
 319              	.LVL7:
 320 0000 00B5     		push	{lr}
 321              	.LCFI2:
 322              		.cfi_def_cfa_offset 4
 323              		.cfi_offset 14, -4
 331:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Check the parameters */
 332:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 333:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 334:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 335:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   if (NewState != DISABLE)
 324              		.loc 1 335 0
 325 0002 0029     		cmp	r1, #0
 326 0004 03D0     		beq	.L27
 336:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 337:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Enable the selected DMAy Channelx */
 338:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMAy_Channelx->CCR |= DMA_CCR_EN;
 327              		.loc 1 338 0
 328 0006 0368     		ldr	r3, [r0]
 329 0008 0122     		mov	r2, #1
 330 000a 1343     		orr	r3, r2
 331 000c 02E0     		b	.L29
 332              	.L27:
 339:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 340:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else
 341:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 342:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Disable the selected DMAy Channelx */
 343:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMAy_Channelx->CCR &= (uint16_t)(~DMA_CCR_EN);
 333              		.loc 1 343 0
 334 000e 0268     		ldr	r2, [r0]
 335 0010 014B     		ldr	r3, .L30
 336 0012 1340     		and	r3, r2
 337              	.L29:
 338 0014 0360     		str	r3, [r0]
 344:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 345:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** }
 339              		.loc 1 345 0
 340              		@ sp needed for prologue
 341 0016 00BD     		pop	{pc}
 342              	.L31:
 343              		.align	2
 344              	.L30:
 345 0018 FEFF0000 		.word	65534
 346              		.cfi_endproc
 347              	.LFE36:
 349              		.section	.text.DMA_RemapConfig,"ax",%progbits
 350              		.align	1
 351              		.global	DMA_RemapConfig
 352              		.code	16
 353              		.thumb_func
 355              	DMA_RemapConfig:
 356              	.LFB37:
 346:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 347:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
 348:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @brief  Configure the DMAx channels remapping.
 349:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMAy: where x can be 1 or 2 to select the DMA peripheral.    
 350:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMAy_CHx_RemapRequest: where y can be 1 or 2 to select the DMA and x can be 1 to 7
 351:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         for DMA1 to select the DMA1 Channel and can be 1 to 5 for DMA2 to select the DMA2 Chann
 352:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   This function is available only for STM32F091 devices. 
 353:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @retval None
 354:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 355:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** void DMA_RemapConfig(DMA_TypeDef* DMAy, uint32_t DMAx_CHy_RemapRequest)
 356:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
 357              		.loc 1 356 0
 358              		.cfi_startproc
 359              	.LVL8:
 357:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_ALL_LIST(DMAy));
 358:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   
 359:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   if (DMAy == DMA1)
 360:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 361:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     assert_param(IS_DMA1_REMAP(DMAx_CHy_RemapRequest));  
 362:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 363:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else
 364:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 365:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     assert_param(IS_DMA2_REMAP(DMAx_CHy_RemapRequest)); 
 366:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 367:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 368:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy->RMPCR &= ~((uint32_t)0x0F << (uint32_t)((DMAx_CHy_RemapRequest >> 28) * 4)); 
 360              		.loc 1 368 0
 361 0000 A830     		add	r0, r0, #168
 362              	.LVL9:
 363 0002 0A0F     		lsr	r2, r1, #28
 356:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
 364              		.loc 1 356 0
 365 0004 10B5     		push	{r4, lr}
 366              	.LCFI3:
 367              		.cfi_def_cfa_offset 8
 368              		.cfi_offset 4, -8
 369              		.cfi_offset 14, -4
 370              		.loc 1 368 0
 371 0006 0368     		ldr	r3, [r0]
 372 0008 9200     		lsl	r2, r2, #2
 373 000a 0F24     		mov	r4, #15
 374 000c 9440     		lsl	r4, r4, r2
 375 000e A343     		bic	r3, r4
 376 0010 0360     		str	r3, [r0]
 369:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy->RMPCR |= (uint32_t)(DMAx_CHy_RemapRequest & 0x0FFFFFFF);  
 377              		.loc 1 369 0
 378 0012 0368     		ldr	r3, [r0]
 379 0014 0901     		lsl	r1, r1, #4
 380              	.LVL10:
 381 0016 0909     		lsr	r1, r1, #4
 382 0018 1943     		orr	r1, r3
 383 001a 0160     		str	r1, [r0]
 370:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** }
 384              		.loc 1 370 0
 385              		@ sp needed for prologue
 386 001c 10BD     		pop	{r4, pc}
 387              		.cfi_endproc
 388              	.LFE37:
 390              		.section	.text.DMA_SetCurrDataCounter,"ax",%progbits
 391              		.align	1
 392              		.global	DMA_SetCurrDataCounter
 393              		.code	16
 394              		.thumb_func
 396              	DMA_SetCurrDataCounter:
 397              	.LFB38:
 371:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 372:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
 373:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @}
 374:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 375:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 376:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /** @defgroup DMA_Group2 Data Counter functions
 377:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****  *  @brief   Data Counter functions 
 378:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****  *
 379:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** @verbatim
 380:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****  ===============================================================================
 381:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****                       ##### Data Counter functions #####
 382:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****  ===============================================================================
 383:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     [..] This subsection provides function allowing to configure and read the buffer 
 384:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          size (number of data to be transferred).The DMA data counter can be written 
 385:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          only when the DMA channel is disabled (ie. after transfer complete event).
 386:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     [..] The following function can be used to write the Channel data counter value:
 387:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          (+) void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t 
 388:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****              DataNumber).
 389:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     -@- It is advised to use this function rather than DMA_Init() in situations 
 390:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         where only the Data buffer needs to be reloaded.
 391:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     [..] The DMA data counter can be read to indicate the number of remaining transfers 
 392:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          for the relative DMA channel. This counter is decremented at the end of each 
 393:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          data transfer and when the transfer is complete: 
 394:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          (+) If Normal mode is selected: the counter is set to 0.
 395:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          (+) If Circular mode is selected: the counter is reloaded with the initial 
 396:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          value(configured before enabling the DMA channel).
 397:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     [..] The following function can be used to read the Channel data counter value:
 398:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          (+) uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx).
 399:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 400:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** @endverbatim
 401:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @{
 402:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 403:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 404:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
 405:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @brief  Sets the number of data units in the current DMAy Channelx transfer.
 406:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMAy_Channelx: where y can be 1 to select the DMA and x can be 1 to 7
 407:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         for DMA1 to select the DMA Channel and 1 to 5 for DMA2 to select the DMA Channel.
 408:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   DMA1 Channel 6 and 7 are available only for STM32F072 and STM32F091 devices. 
 409:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   DMA2 Channel 1 to 5 are available only for STM32F091 devices. 
 410:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DataNumber: The number of data units in the current DMAy Channelx
 411:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         transfer.
 412:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   This function can only be used when the DMAy_Channelx is disabled.
 413:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @retval None.
 414:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 415:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** void DMA_SetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx, uint16_t DataNumber)
 416:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
 398              		.loc 1 416 0
 399              		.cfi_startproc
 400              	.LVL11:
 417:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Check the parameters */
 418:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 419:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 420:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /*--------------------------- DMAy Channelx CNDTR Configuration --------------*/
 421:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Write to DMAy Channelx CNDTR */
 422:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   DMAy_Channelx->CNDTR = DataNumber;
 401              		.loc 1 422 0
 402 0000 4160     		str	r1, [r0, #4]
 423:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** }
 403              		.loc 1 423 0
 404              		@ sp needed for prologue
 405 0002 7047     		bx	lr
 406              		.cfi_endproc
 407              	.LFE38:
 409              		.section	.text.DMA_GetCurrDataCounter,"ax",%progbits
 410              		.align	1
 411              		.global	DMA_GetCurrDataCounter
 412              		.code	16
 413              		.thumb_func
 415              	DMA_GetCurrDataCounter:
 416              	.LFB39:
 424:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 425:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
 426:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @brief  Returns the number of remaining data units in the current
 427:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         DMAy Channelx transfer.
 428:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMAy_Channelx: where y can be 1 to select the DMA and x can be 1 to 7
 429:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         for DMA1 to select the DMA Channel and 1 to 5 for DMA2 to select the DMA Channel.
 430:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   DMA1 Channel 6 and 7 are available only for STM32F072 and STM32F091 devices. 
 431:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   DMA2 Channel 1 to 5 are available only for STM32F091 devices. 
 432:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @retval The number of remaining data units in the current DMAy Channelx
 433:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         transfer.
 434:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 435:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** uint16_t DMA_GetCurrDataCounter(DMA_Channel_TypeDef* DMAy_Channelx)
 436:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
 417              		.loc 1 436 0
 418              		.cfi_startproc
 419              	.LVL12:
 437:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Check the parameters */
 438:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 439:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Return the number of remaining data units for DMAy Channelx */
 440:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   return ((uint16_t)(DMAy_Channelx->CNDTR));
 420              		.loc 1 440 0
 421 0000 4068     		ldr	r0, [r0, #4]
 422              	.LVL13:
 441:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** }
 423              		.loc 1 441 0
 424              		@ sp needed for prologue
 440:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   return ((uint16_t)(DMAy_Channelx->CNDTR));
 425              		.loc 1 440 0
 426 0002 80B2     		uxth	r0, r0
 427              		.loc 1 441 0
 428 0004 7047     		bx	lr
 429              		.cfi_endproc
 430              	.LFE39:
 432              		.section	.text.DMA_ITConfig,"ax",%progbits
 433              		.align	1
 434              		.global	DMA_ITConfig
 435              		.code	16
 436              		.thumb_func
 438              	DMA_ITConfig:
 439              	.LFB40:
 442:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 443:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
 444:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @}
 445:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 446:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 447:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /** @defgroup DMA_Group3 Interrupts and flags management functions
 448:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****  *  @brief   Interrupts and flags management functions 
 449:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****  *
 450:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** @verbatim
 451:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****  ===============================================================================
 452:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****           ##### Interrupts and flags management functions #####
 453:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****  ===============================================================================
 454:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     [..] This subsection provides functions allowing to configure the DMA Interrupts 
 455:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          sources and check or clear the flags or pending bits status.
 456:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          The user should identify which mode will be used in his application to manage 
 457:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          the DMA controller events: Polling mode or Interrupt mode. 
 458:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *** Polling Mode ***
 459:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   ====================
 460:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     [..] Each DMA channel can be managed through 4 event Flags:(y : DMA Controller 
 461:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          number  x : DMA channel number ).
 462:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          (#) DMAy_FLAG_TCx : to indicate that a Transfer Complete event occurred.
 463:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          (#) DMAy_FLAG_HTx : to indicate that a Half-Transfer Complete event occurred.
 464:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          (#) DMAy_FLAG_TEx : to indicate that a Transfer Error occurred.
 465:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****          (#) DMAy_FLAG_GLx : to indicate that at least one of the events described 
 466:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****              above occurred.
 467:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     -@- Clearing DMAy_FLAG_GLx results in clearing all other pending flags of the 
 468:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         same channel (DMAy_FLAG_TCx, DMAy_FLAG_HTx and DMAy_FLAG_TEx).
 469:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     [..]In this Mode it is advised to use the following functions:
 470:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         (+) FlagStatus DMA_GetFlagStatus(uint32_t DMA_FLAG);
 471:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         (+) void DMA_ClearFlag(uint32_t DMA_FLAG);
 472:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 473:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *** Interrupt Mode ***
 474:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   ======================
 475:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     [..] Each DMA channel can be managed through 4 Interrupts:
 476:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     (+) Interrupt Source
 477:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****        (##) DMA_IT_TC: specifies the interrupt source for the Transfer Complete 
 478:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****             event.
 479:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****        (##) DMA_IT_HT : specifies the interrupt source for the Half-transfer Complete 
 480:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****             event.
 481:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****        (##) DMA_IT_TE : specifies the interrupt source for the transfer errors event.
 482:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****        (##) DMA_IT_GL : to indicate that at least one of the interrupts described 
 483:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****             above occurred.
 484:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     -@@- Clearing DMA_IT_GL interrupt results in clearing all other interrupts of 
 485:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         the same channel (DMA_IT_TCx, DMA_IT_HT and DMA_IT_TE).
 486:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     [..]In this Mode it is advised to use the following functions:
 487:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         (+) void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, 
 488:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****             FunctionalState NewState);
 489:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         (+) ITStatus DMA_GetITStatus(uint32_t DMA_IT);
 490:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****         (+) void DMA_ClearITPendingBit(uint32_t DMA_IT);
 491:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 492:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** @endverbatim
 493:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @{
 494:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 495:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 496:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
 497:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @brief  Enables or disables the specified DMAy Channelx interrupts.
 498:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMAy_Channelx: where y can be 1 to select the DMA and x can be 1 to 7
 499:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         for DMA1 to select the DMA Channel and 1 to 5 for DMA2 to select the DMA Channel.
 500:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   DMA1 Channel 6 and 7 are available only for STM32F072 and STM32F091 devices. 
 501:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   DMA2 Channel 1 to 5 are available only for STM32F091 devices.  
 502:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMA_IT: specifies the DMA interrupts sources to be enabled
 503:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         or disabled. 
 504:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *          This parameter can be any combination of the following values:
 505:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA_IT_TC: Transfer complete interrupt mask
 506:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA_IT_HT: Half transfer interrupt mask
 507:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA_IT_TE: Transfer error interrupt mask
 508:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  NewState: new state of the specified DMA interrupts.
 509:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         This parameter can be: ENABLE or DISABLE.
 510:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @retval None
 511:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 512:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** void DMA_ITConfig(DMA_Channel_TypeDef* DMAy_Channelx, uint32_t DMA_IT, FunctionalState NewState)
 513:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
 440              		.loc 1 513 0
 441              		.cfi_startproc
 442              	.LVL14:
 443 0000 00B5     		push	{lr}
 444              	.LCFI4:
 445              		.cfi_def_cfa_offset 4
 446              		.cfi_offset 14, -4
 514:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Check the parameters */
 515:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_ALL_PERIPH(DMAy_Channelx));
 516:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_CONFIG_IT(DMA_IT));
 517:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 518:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 519:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   if (NewState != DISABLE)
 520:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 521:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Enable the selected DMA interrupts */
 522:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMAy_Channelx->CCR |= DMA_IT;
 447              		.loc 1 522 0
 448 0002 0368     		ldr	r3, [r0]
 519:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   if (NewState != DISABLE)
 449              		.loc 1 519 0
 450 0004 002A     		cmp	r2, #0
 451 0006 02D0     		beq	.L36
 452              		.loc 1 522 0
 453 0008 1943     		orr	r1, r3
 454              	.LVL15:
 455 000a 0160     		str	r1, [r0]
 456 000c 01E0     		b	.L35
 457              	.LVL16:
 458              	.L36:
 523:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 524:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else
 525:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 526:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Disable the selected DMA interrupts */
 527:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMAy_Channelx->CCR &= ~DMA_IT;
 459              		.loc 1 527 0
 460 000e 8B43     		bic	r3, r1
 461 0010 0360     		str	r3, [r0]
 462              	.LVL17:
 463              	.L35:
 528:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 529:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** }
 464              		.loc 1 529 0
 465              		@ sp needed for prologue
 466 0012 00BD     		pop	{pc}
 467              		.cfi_endproc
 468              	.LFE40:
 470              		.section	.text.DMA_GetFlagStatus,"ax",%progbits
 471              		.align	1
 472              		.global	DMA_GetFlagStatus
 473              		.code	16
 474              		.thumb_func
 476              	DMA_GetFlagStatus:
 477              	.LFB41:
 530:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 531:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
 532:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @brief  Checks whether the specified DMAy Channelx flag is set or not.
 533:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMA_FLAG: specifies the flag to check.
 534:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *          This parameter can be one of the following values:
 535:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag.
 536:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag.
 537:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag.
 538:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag.
 539:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag.
 540:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag.
 541:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag.
 542:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag.
 543:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag.
 544:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag.
 545:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag.
 546:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag.
 547:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag.
 548:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag.
 549:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag.
 550:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag.
 551:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag.
 552:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag.
 553:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag.
 554:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag.
 555:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag, applicable only for STM32F072 and STM
 556:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag, applicable only for STM32F
 557:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag, applicable only for STM32F072 
 558:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag, applicable only for STM32F072
 559:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag, applicable only for STM32F072 and STM
 560:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag, applicable only for STM32F
 561:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag, applicable only for STM32F072 
 562:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag, applicable only for STM32F072
 563:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_GL1: DMA2 Channel1 global flag, applicable only for STM32FO91 devices
 564:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag, applicable only for STM32F
 565:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag, applicable only for STM32FO91 
 566:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag, applicable only for STM32FO91
 567:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_GL2: DMA2 Channel2 global flag, applicable only for STM32FO91 devices
 568:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag, applicable only for STM32F
 569:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag, applicable only for STM32FO91 
 570:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag, applicable only for STM32FO91
 571:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_GL3: DMA2 Channel3 global flag, applicable only for STM32FO91 devices
 572:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag, applicable only for STM32F
 573:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag, applicable only for STM32FO91 
 574:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag, applicable only for STM32FO91
 575:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_GL4: DMA2 Channel4 global flag, applicable only for STM32FO91 devices
 576:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag, applicable only for STM32F
 577:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag, applicable only for STM32FO91 
 578:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag, applicable only for STM32FO91
 579:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_GL5: DMA2 Channel5 global flag, applicable only for STM32FO91 devices
 580:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag, applicable only for STM32F
 581:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag, applicable only for STM32FO91 
 582:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag, applicable only for STM32FO91
 583:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   The Global flag (DMAy_FLAG_GLx) is set whenever any of the other flags 
 584:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         relative to the same channel is set (Transfer Complete, Half-transfer 
 585:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         Complete or Transfer Error flags: DMAy_FLAG_TCx, DMAy_FLAG_HTx or 
 586:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         DMAy_FLAG_TEx). 
 587:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *      
 588:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @retval The new state of DMA_FLAG (SET or RESET).
 589:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 590:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** FlagStatus DMA_GetFlagStatus(uint32_t DMAy_FLAG)
 591:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
 478              		.loc 1 591 0
 479              		.cfi_startproc
 480              	.LVL18:
 481 0000 00B5     		push	{lr}
 482              	.LCFI5:
 483              		.cfi_def_cfa_offset 4
 484              		.cfi_offset 14, -4
 592:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   FlagStatus bitstatus = RESET;
 593:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   uint32_t tmpreg = 0;
 594:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   
 595:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Check the parameters */
 596:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_GET_FLAG(DMAy_FLAG));
 597:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 598:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Calculate the used DMAy */
 599:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 485              		.loc 1 599 0
 486 0002 C300     		lsl	r3, r0, #3
 487 0004 01D5     		bpl	.L39
 600:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 601:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Get DMA2 ISR register value */
 602:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     tmpreg = DMA2->ISR ;
 488              		.loc 1 602 0
 489 0006 044B     		ldr	r3, .L42
 490 0008 00E0     		b	.L41
 491              	.L39:
 603:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 604:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else
 605:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 606:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Get DMA1 ISR register value */
 607:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     tmpreg = DMA1->ISR ;
 492              		.loc 1 607 0
 493 000a 044B     		ldr	r3, .L42+4
 494              	.L41:
 495 000c 1B68     		ldr	r3, [r3]
 496              	.LVL19:
 608:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 609:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 610:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Check the status of the specified DMAy flag */
 611:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
 612:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 613:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* DMAy_FLAG is set */
 614:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     bitstatus = SET;
 615:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 616:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else
 617:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 618:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* DMAy_FLAG is reset */
 619:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     bitstatus = RESET;
 620:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 621:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   
 622:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Return the DMAy_FLAG status */
 623:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   return  bitstatus;
 624:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** }
 497              		.loc 1 624 0
 498              		@ sp needed for prologue
 611:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   if ((tmpreg & DMAy_FLAG) != (uint32_t)RESET)
 499              		.loc 1 611 0
 500 000e 1840     		and	r0, r3
 501              	.LVL20:
 623:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   return  bitstatus;
 502              		.loc 1 623 0
 503 0010 431E     		sub	r3, r0, #1
 504 0012 9841     		sbc	r0, r0, r3
 505              	.LVL21:
 506              		.loc 1 624 0
 507 0014 00BD     		pop	{pc}
 508              	.L43:
 509 0016 C046     		.align	2
 510              	.L42:
 511 0018 00040240 		.word	1073873920
 512 001c 00000240 		.word	1073872896
 513              		.cfi_endproc
 514              	.LFE41:
 516              		.section	.text.DMA_ClearFlag,"ax",%progbits
 517              		.align	1
 518              		.global	DMA_ClearFlag
 519              		.code	16
 520              		.thumb_func
 522              	DMA_ClearFlag:
 523              	.LFB42:
 625:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 626:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
 627:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @brief  Clears the DMAy Channelx's pending flags.
 628:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMA_FLAG: specifies the flag to clear.
 629:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *          This parameter can be any combination (for the same DMA) of the following values:
 630:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_GL1: DMA1 Channel1 global flag.
 631:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag.
 632:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag.
 633:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag.
 634:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_GL2: DMA1 Channel2 global flag.
 635:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag.
 636:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag.
 637:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag.
 638:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_GL3: DMA1 Channel3 global flag.
 639:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag.
 640:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag.
 641:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag.
 642:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_GL4: DMA1 Channel4 global flag.
 643:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag.
 644:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag.
 645:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag.
 646:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_GL5: DMA1 Channel5 global flag.
 647:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag.
 648:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag.
 649:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag.
 650:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_GL6: DMA1 Channel6 global flag, applicable only for STM32F072 and STM
 651:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag, applicable only for STM32F
 652:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag, applicable only for STM32F072 
 653:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag, applicable only for STM32F072
 654:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_GL7: DMA1 Channel7 global flag, applicable only for STM32F072 and STM
 655:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag, applicable only for STM32F
 656:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag, applicable only for STM32F072 
 657:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag, applicable only for STM32F072
 658:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_GL1: DMA2 Channel1 global flag, applicable only for STM32FO91 devices
 659:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag, applicable only for STM32F
 660:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag, applicable only for STM32FO91 
 661:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag, applicable only for STM32FO91
 662:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_GL2: DMA2 Channel2 global flag, applicable only for STM32FO91 devices
 663:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag, applicable only for STM32F
 664:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag, applicable only for STM32FO91 
 665:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag, applicable only for STM32FO91
 666:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_GL3: DMA2 Channel3 global flag, applicable only for STM32FO91 devices
 667:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag, applicable only for STM32F
 668:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag, applicable only for STM32FO91 
 669:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag, applicable only for STM32FO91
 670:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_GL4: DMA2 Channel4 global flag, applicable only for STM32FO91 devices
 671:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag, applicable only for STM32F
 672:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag, applicable only for STM32FO91 
 673:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag, applicable only for STM32FO91
 674:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_GL5: DMA2 Channel5 global flag, applicable only for STM32FO91 devices
 675:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag, applicable only for STM32F
 676:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag, applicable only for STM32FO91 
 677:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag, applicable only for STM32FO91
 678:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *              
 679:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   Clearing the Global flag (DMAy_FLAG_GLx) results in clearing all other flags
 680:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         relative to the same channel (Transfer Complete, Half-transfer Complete and
 681:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         Transfer Error flags: DMAy_FLAG_TCx, DMAy_FLAG_HTx and DMAy_FLAG_TEx).
 682:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *
 683:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @retval None
 684:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 685:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** void DMA_ClearFlag(uint32_t DMAy_FLAG)
 686:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
 524              		.loc 1 686 0
 525              		.cfi_startproc
 526              	.LVL22:
 527 0000 00B5     		push	{lr}
 528              	.LCFI6:
 529              		.cfi_def_cfa_offset 4
 530              		.cfi_offset 14, -4
 687:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Check the parameters */
 688:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_CLEAR_FLAG(DMAy_FLAG));
 689:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 690:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /* Calculate the used DMAy */
 691:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   if ((DMAy_FLAG & FLAG_Mask) != (uint32_t)RESET)
 531              		.loc 1 691 0
 532 0002 C300     		lsl	r3, r0, #3
 533 0004 01D5     		bpl	.L45
 692:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 693:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Clear the selected DMAy flags */
 694:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA2->IFCR = DMAy_FLAG;
 534              		.loc 1 694 0
 535 0006 024B     		ldr	r3, .L48
 536 0008 00E0     		b	.L47
 537              	.L45:
 695:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 696:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else
 697:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 698:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Clear the selected DMAy flags */
 699:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA1->IFCR = DMAy_FLAG;
 538              		.loc 1 699 0
 539 000a 024B     		ldr	r3, .L48+4
 540              	.L47:
 541 000c 5860     		str	r0, [r3, #4]
 700:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 701:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** }
 542              		.loc 1 701 0
 543              		@ sp needed for prologue
 544 000e 00BD     		pop	{pc}
 545              	.L49:
 546              		.align	2
 547              	.L48:
 548 0010 00040240 		.word	1073873920
 549 0014 00000240 		.word	1073872896
 550              		.cfi_endproc
 551              	.LFE42:
 553              		.section	.text.DMA_GetITStatus,"ax",%progbits
 554              		.align	1
 555              		.global	DMA_GetITStatus
 556              		.code	16
 557              		.thumb_func
 559              	DMA_GetITStatus:
 560              	.LFB43:
 702:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 703:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
 704:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @brief  Checks whether the specified DMAy Channelx interrupt has occurred or not.
 705:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMA_IT: specifies the DMA interrupt source to check. 
 706:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *          This parameter can be one of the following values:
 707:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_GL1: DMA1 Channel1 global interrupt.
 708:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt.
 709:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt.
 710:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt.
 711:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_GL2: DMA1 Channel2 global interrupt.
 712:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt.
 713:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt.
 714:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt.
 715:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_GL3: DMA1 Channel3 global interrupt.
 716:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt.
 717:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt.
 718:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt.
 719:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_GL4: DMA1 Channel4 global interrupt.
 720:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt.
 721:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt.
 722:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt.
 723:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_GL5: DMA1 Channel5 global interrupt.
 724:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt.
 725:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt.
 726:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt.
 727:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_GL6: DMA1 Channel6 global interrupt, applicable only for STM32F072 and 
 728:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt, applicable only for STM
 729:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt, applicable only for STM32F0
 730:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt, applicable only for STM32F
 731:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_GL7: DMA1 Channel7 global interrupt, applicable only for STM32F072 and 
 732:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt, applicable only for STM
 733:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt, applicable only for STM32F0
 734:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt, applicable only for STM32F
 735:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_GL1: DMA2 Channel1 global interrupt, applicable only for STM32FO91 devi
 736:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt, applicable only for STM
 737:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt, applicable only for STM32FO
 738:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt, applicable only for STM32F
 739:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_GL2: DMA2 Channel2 global interrupt, applicable only for STM32FO91 devi
 740:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt, applicable only for STM
 741:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt, applicable only for STM32FO
 742:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt, applicable only for STM32F
 743:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_GL3: DMA2 Channel3 global interrupt, applicable only for STM32FO91 devi
 744:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt, applicable only for STM
 745:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt, applicable only for STM32FO
 746:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt, applicable only for STM32F
 747:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_GL4: DMA2 Channel4 global interrupt, applicable only for STM32FO91 devi
 748:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt, applicable only for STM
 749:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt, applicable only for STM32FO
 750:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt, applicable only for STM32F
 751:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_GL5: DMA2 Channel5 global interrupt, applicable only for STM32FO91 devi
 752:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt, applicable only for STM
 753:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt, applicable only for STM32FO
 754:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt, applicable only for STM32F
 755:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   The Global interrupt (DMAy_FLAG_GLx) is set whenever any of the other 
 756:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         interrupts relative to the same channel is set (Transfer Complete, 
 757:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         Half-transfer Complete or Transfer Error interrupts: DMAy_IT_TCx, 
 758:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         DMAy_IT_HTx or DMAy_IT_TEx). 
 759:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *      
 760:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @retval The new state of DMA_IT (SET or RESET).
 761:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 762:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** ITStatus DMA_GetITStatus(uint32_t DMAy_IT)
 763:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
 561              		.loc 1 763 0
 562              		.cfi_startproc
 563              	.LVL23:
 564 0000 00B5     		push	{lr}
 565              	.LCFI7:
 566              		.cfi_def_cfa_offset 4
 567              		.cfi_offset 14, -4
 764:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   ITStatus bitstatus = RESET;
 765:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   uint32_t tmpreg = 0;
 766:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 767:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Check the parameters */
 768:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_GET_IT(DMAy_IT));
 769:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 770:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Calculate the used DMA */
 771:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 568              		.loc 1 771 0
 569 0002 C300     		lsl	r3, r0, #3
 570 0004 01D5     		bpl	.L51
 772:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 773:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Get DMA2 ISR register value */
 774:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     tmpreg = DMA2->ISR;
 571              		.loc 1 774 0
 572 0006 044B     		ldr	r3, .L54
 573 0008 00E0     		b	.L53
 574              	.L51:
 775:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 776:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else
 777:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 778:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Get DMA1 ISR register value */
 779:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     tmpreg = DMA1->ISR;
 575              		.loc 1 779 0
 576 000a 044B     		ldr	r3, .L54+4
 577              	.L53:
 578 000c 1B68     		ldr	r3, [r3]
 579              	.LVL24:
 780:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 781:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 782:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Check the status of the specified DMAy interrupt */
 783:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   if ((tmpreg & DMAy_IT) != (uint32_t)RESET)
 784:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 785:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* DMAy_IT is set */
 786:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     bitstatus = SET;
 787:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 788:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else
 789:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 790:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* DMAy_IT is reset */
 791:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     bitstatus = RESET;
 792:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 793:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Return the DMAy_IT status */
 794:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   return  bitstatus;
 795:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** }
 580              		.loc 1 795 0
 581              		@ sp needed for prologue
 783:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   if ((tmpreg & DMAy_IT) != (uint32_t)RESET)
 582              		.loc 1 783 0
 583 000e 1840     		and	r0, r3
 584              	.LVL25:
 794:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   return  bitstatus;
 585              		.loc 1 794 0
 586 0010 431E     		sub	r3, r0, #1
 587 0012 9841     		sbc	r0, r0, r3
 588              	.LVL26:
 589              		.loc 1 795 0
 590 0014 00BD     		pop	{pc}
 591              	.L55:
 592 0016 C046     		.align	2
 593              	.L54:
 594 0018 00040240 		.word	1073873920
 595 001c 00000240 		.word	1073872896
 596              		.cfi_endproc
 597              	.LFE43:
 599              		.section	.text.DMA_ClearITPendingBit,"ax",%progbits
 600              		.align	1
 601              		.global	DMA_ClearITPendingBit
 602              		.code	16
 603              		.thumb_func
 605              	DMA_ClearITPendingBit:
 606              	.LFB44:
 796:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** 
 797:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** /**
 798:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @brief  Clears the DMAy Channelx's interrupt pending bits.
 799:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @param  DMA_IT: specifies the DMA interrupt pending bit to clear.
 800:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *          This parameter can be any combination (for the same DMA) of the following values:
 801:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_GL1: DMA1 Channel1 global interrupt.
 802:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt.
 803:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt.
 804:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt.
 805:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_GL2: DMA1 Channel2 global interrupt.
 806:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt.
 807:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt.
 808:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt.
 809:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_GL3: DMA1 Channel3 global interrupt.
 810:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt.
 811:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt.
 812:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt.
 813:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_GL4: DMA1 Channel4 global interrupt.
 814:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt.
 815:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt.
 816:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt.
 817:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_GL5: DMA1 Channel5 global interrupt.
 818:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt.
 819:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt.
 820:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt.
 821:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_GL6: DMA1 Channel6 global interrupt, applicable only for STM32F072 and 
 822:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt, applicable only for STM
 823:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt, applicable only for STM32F0
 824:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt, applicable only for STM32F
 825:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_GL7: DMA1 Channel7 global interrupt, applicable only for STM32F072 and 
 826:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt, applicable only for STM
 827:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt, applicable only for STM32F0
 828:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt, applicable only for STM32F
 829:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_GL1: DMA2 Channel1 global interrupt, applicable only for STM32FO91 devi
 830:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt, applicable only for STM
 831:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt, applicable only for STM32FO
 832:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt, applicable only for STM32F
 833:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_GL2: DMA2 Channel2 global interrupt, applicable only for STM32FO91 devi
 834:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt, applicable only for STM
 835:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt, applicable only for STM32FO
 836:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt, applicable only for STM32F
 837:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_GL3: DMA2 Channel3 global interrupt, applicable only for STM32FO91 devi
 838:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt, applicable only for STM
 839:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt, applicable only for STM32FO
 840:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt, applicable only for STM32F
 841:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_GL4: DMA2 Channel4 global interrupt, applicable only for STM32FO91 devi
 842:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt, applicable only for STM
 843:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt, applicable only for STM32FO
 844:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt, applicable only for STM32F
 845:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_GL5: DMA2 Channel5 global interrupt, applicable only for STM32FO91 devi
 846:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt, applicable only for STM
 847:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt, applicable only for STM32FO
 848:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *            @arg DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt, applicable only for STM32F
 849:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *     
 850:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @note   Clearing the Global interrupt (DMAy_IT_GLx) results in clearing all other 
 851:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         interrupts relative to the same channel (Transfer Complete, Half-transfer 
 852:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         Complete and Transfer Error interrupts: DMAy_IT_TCx, DMAy_IT_HTx and 
 853:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *         DMAy_IT_TEx).  
 854:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   *        
 855:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   * @retval None
 856:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   */
 857:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** void DMA_ClearITPendingBit(uint32_t DMAy_IT)
 858:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** {
 607              		.loc 1 858 0
 608              		.cfi_startproc
 609              	.LVL27:
 610 0000 00B5     		push	{lr}
 611              	.LCFI8:
 612              		.cfi_def_cfa_offset 4
 613              		.cfi_offset 14, -4
 859:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Check the parameters */
 860:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   assert_param(IS_DMA_CLEAR_IT(DMAy_IT));
 861:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   
 862:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   /* Calculate the used DMAy */
 863:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   if ((DMAy_IT & FLAG_Mask) != (uint32_t)RESET)
 614              		.loc 1 863 0
 615 0002 C300     		lsl	r3, r0, #3
 616 0004 01D5     		bpl	.L57
 864:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 865:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Clear the selected DMAy interrupt pending bits */
 866:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA2->IFCR = DMAy_IT;
 617              		.loc 1 866 0
 618 0006 024B     		ldr	r3, .L60
 619 0008 00E0     		b	.L59
 620              	.L57:
 867:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 868:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   else
 869:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   {
 870:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     /* Clear the selected DMAy interrupt pending bits */
 871:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****     DMA1->IFCR = DMAy_IT;
 621              		.loc 1 871 0
 622 000a 024B     		ldr	r3, .L60+4
 623              	.L59:
 624 000c 5860     		str	r0, [r3, #4]
 872:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c ****   }
 873:../Libraries/STM32F0xx_StdPeriph_Driver/src/stm32f0xx_dma.c **** }
 625              		.loc 1 873 0
 626              		@ sp needed for prologue
 627 000e 00BD     		pop	{pc}
 628              	.L61:
 629              		.align	2
 630              	.L60:
 631 0010 00040240 		.word	1073873920
 632 0014 00000240 		.word	1073872896
 633              		.cfi_endproc
 634              	.LFE44:
 636              		.text
 637              	.Letext0:
 638              		.file 2 "c:\\program files (x86)\\codesourcery\\sourcery_codebench_lite_for_arm_eabi\\bin\\../lib/
 639              		.file 3 "D:\\EclipseIndigo\\workspace\\cam_hub\\scr/stm32f0xx.h"
 640              		.file 4 "D:\\EclipseIndigo\\workspace\\cam_hub\\Libraries\\STM32F0xx_StdPeriph_Driver\\inc/stm32f0
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f0xx_dma.c
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:18     .text.DMA_DeInit:00000000 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:23     .text.DMA_DeInit:00000000 DMA_DeInit
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:177    .text.DMA_DeInit:000000b8 $d
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:196    .text.DMA_Init:00000000 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:201    .text.DMA_Init:00000000 DMA_Init
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:265    .text.DMA_Init:00000038 $d
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:270    .text.DMA_StructInit:00000000 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:275    .text.DMA_StructInit:00000000 DMA_StructInit
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:310    .text.DMA_Cmd:00000000 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:315    .text.DMA_Cmd:00000000 DMA_Cmd
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:345    .text.DMA_Cmd:00000018 $d
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:350    .text.DMA_RemapConfig:00000000 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:355    .text.DMA_RemapConfig:00000000 DMA_RemapConfig
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:391    .text.DMA_SetCurrDataCounter:00000000 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:396    .text.DMA_SetCurrDataCounter:00000000 DMA_SetCurrDataCounter
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:410    .text.DMA_GetCurrDataCounter:00000000 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:415    .text.DMA_GetCurrDataCounter:00000000 DMA_GetCurrDataCounter
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:433    .text.DMA_ITConfig:00000000 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:438    .text.DMA_ITConfig:00000000 DMA_ITConfig
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:471    .text.DMA_GetFlagStatus:00000000 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:476    .text.DMA_GetFlagStatus:00000000 DMA_GetFlagStatus
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:511    .text.DMA_GetFlagStatus:00000018 $d
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:517    .text.DMA_ClearFlag:00000000 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:522    .text.DMA_ClearFlag:00000000 DMA_ClearFlag
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:548    .text.DMA_ClearFlag:00000010 $d
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:554    .text.DMA_GetITStatus:00000000 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:559    .text.DMA_GetITStatus:00000000 DMA_GetITStatus
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:594    .text.DMA_GetITStatus:00000018 $d
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:600    .text.DMA_ClearITPendingBit:00000000 $t
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:605    .text.DMA_ClearITPendingBit:00000000 DMA_ClearITPendingBit
C:\Users\THANGN~1\AppData\Local\Temp\ccse7nda.s:631    .text.DMA_ClearITPendingBit:00000010 $d
                     .debug_frame:00000010 $d
                           .group:00000000 wm4.1.90b54cb79624a05a6a75538133d4ee2f
                           .group:00000000 wm4.stm32f0xx.h.54.2936c65ea497e2b9f6697d244f204f4f
                           .group:00000000 wm4.core_cm0.h.47.022e66414e77714da7c4b30b3ad99fe8
                           .group:00000000 wm4.stdint.h.10.90b695f550ca6cc3fb08fa83baf01e05
                           .group:00000000 wm4.core_cmInstr.h.39.b7b6650bdd2316848d940915272d75b8
                           .group:00000000 wm4.core_cm0.h.135.ca70469f87e143609670bb393bfa6518
                           .group:00000000 wm4.stm32f0xx.h.491.56b995fdd6b34ccece7fa7ee90a03d09
                           .group:00000000 wm4.stm32f0xx_adc.h.31.deffd6417c7f5b0940228cd2f9270807
                           .group:00000000 wm4.stm32f0xx_can.h.31.a43838c2d1a571e6bd63f34d4d38f77a
                           .group:00000000 wm4.stm32f0xx_cec.h.31.cbead9587d6f5205735191e084956263
                           .group:00000000 wm4.stm32f0xx_crc.h.31.657756bbefdf42347508251cbea9a2cc
                           .group:00000000 wm4.stm32f0xx_crs.h.31.22b5372509752121d772a6317b79e691
                           .group:00000000 wm4.stm32f0xx_comp.h.31.505a77c0cb787dfeca9e3c2b1da31ed9
                           .group:00000000 wm4.stm32f0xx_dac.h.31.3d3aa9b22e91ba1b1cfddfa53a7af016
                           .group:00000000 wm4.stm32f0xx_dbgmcu.h.31.43e4f2e77b6aa0d00808044a3e1d0d83
                           .group:00000000 wm4.stm32f0xx_exti.h.31.6d7f5d51fe1eff0809a232d0301b7244
                           .group:00000000 wm4.stm32f0xx_flash.h.31.ff204b27217b5926452ab2f52b527ff3
                           .group:00000000 wm4.stm32f0xx_gpio.h.31.0378cd9a2c4cea0ca3c3e917acce56e1
                           .group:00000000 wm4.stm32f0xx_syscfg.h.31.6e8ab03c61462545bc84446ab81da274
                           .group:00000000 wm4.stm32f0xx_i2c.h.31.83969866ec38bbcc1bff9238f01a1954
                           .group:00000000 wm4.stm32f0xx_iwdg.h.31.bb16f7e18e54df66bf9bd0e2b29bdc93
                           .group:00000000 wm4.stm32f0xx_pwr.h.31.6dd56e642e4a5657857c16e695f196ff
                           .group:00000000 wm4.stm32f0xx_rcc.h.31.02fa02b24c01ae505c73e46ccbb612cf
                           .group:00000000 wm4.stm32f0xx_rtc.h.31.bd5ec8997d6af4752bb55b75cb717765
                           .group:00000000 wm4.stm32f0xx_spi.h.31.6c629d36cb6d36ac31583d2d427e887a
                           .group:00000000 wm4.stm32f0xx_tim.h.31.265cfb150d9b3c280816e67e49205128
                           .group:00000000 wm4.stm32f0xx_usart.h.31.81196cb2de47d9dd879446831830753a
                           .group:00000000 wm4.stm32f0xx_wwdg.h.31.0cf1a9b3d89d147c688025fdd33d9c49
                           .group:00000000 wm4.stm32f0xx_misc.h.31.d5c08c37e69b8a852dbb75e9252454c6
                           .group:00000000 wm4.stm32f0xx_dma.h.95.c9834cb62d164440e07e5ef6d21f8dff

NO UNDEFINED SYMBOLS
