
ubuntu-preinstalled/sg_persist:     file format elf32-littlearm


Disassembly of section .init:

00000ce0 <.init>:
 ce0:	push	{r3, lr}
 ce4:	bl	26c0 <strspn@plt+0x17d0>
 ce8:	pop	{r3, pc}

Disassembly of section .plt:

00000cec <strstr@plt-0x14>:
 cec:	push	{lr}		; (str lr, [sp, #-4]!)
 cf0:	ldr	lr, [pc, #4]	; cfc <strstr@plt-0x4>
 cf4:	add	lr, pc, lr
 cf8:	ldr	pc, [lr, #8]!
 cfc:	andeq	r5, r1, r4, lsr #4

00000d00 <strstr@plt>:
 d00:	add	ip, pc, #0, 12
 d04:	add	ip, ip, #86016	; 0x15000
 d08:	ldr	pc, [ip, #548]!	; 0x224

00000d0c <sg_simple_inquiry@plt>:
 d0c:	add	ip, pc, #0, 12
 d10:	add	ip, ip, #86016	; 0x15000
 d14:	ldr	pc, [ip, #540]!	; 0x21c

00000d18 <__cxa_finalize@plt>:
 d18:	add	ip, pc, #0, 12
 d1c:	add	ip, ip, #86016	; 0x15000
 d20:	ldr	pc, [ip, #532]!	; 0x214

00000d24 <memmove@plt>:
 d24:	add	ip, pc, #0, 12
 d28:	add	ip, ip, #86016	; 0x15000
 d2c:	ldr	pc, [ip, #524]!	; 0x20c

00000d30 <free@plt>:
 d30:	add	ip, pc, #0, 12
 d34:	add	ip, ip, #86016	; 0x15000
 d38:	ldr	pc, [ip, #516]!	; 0x204

00000d3c <fgets@plt>:
 d3c:	add	ip, pc, #0, 12
 d40:	add	ip, ip, #86016	; 0x15000
 d44:	ldr	pc, [ip, #508]!	; 0x1fc

00000d48 <memcpy@plt>:
 d48:	add	ip, pc, #0, 12
 d4c:	add	ip, ip, #86016	; 0x15000
 d50:	ldr	pc, [ip, #500]!	; 0x1f4

00000d54 <sg_cmds_close_device@plt>:
 d54:	add	ip, pc, #0, 12
 d58:	add	ip, ip, #86016	; 0x15000
 d5c:	ldr	pc, [ip, #492]!	; 0x1ec

00000d60 <sg_ll_persistent_reserve_in@plt>:
 d60:	add	ip, pc, #0, 12
 d64:	add	ip, ip, #86016	; 0x15000
 d68:	ldr	pc, [ip, #484]!	; 0x1e4

00000d6c <memcmp@plt>:
 d6c:	add	ip, pc, #0, 12
 d70:	add	ip, ip, #86016	; 0x15000
 d74:	ldr	pc, [ip, #476]!	; 0x1dc

00000d78 <__stack_chk_fail@plt>:
 d78:	add	ip, pc, #0, 12
 d7c:	add	ip, ip, #86016	; 0x15000
 d80:	ldr	pc, [ip, #468]!	; 0x1d4

00000d84 <pr2serr@plt>:
 d84:			; <UNDEFINED> instruction: 0xe7fd4778
 d88:	add	ip, pc, #0, 12
 d8c:	add	ip, ip, #86016	; 0x15000
 d90:	ldr	pc, [ip, #456]!	; 0x1c8

00000d94 <sg_decode_transportid_str@plt>:
 d94:	add	ip, pc, #0, 12
 d98:	add	ip, ip, #86016	; 0x15000
 d9c:	ldr	pc, [ip, #448]!	; 0x1c0

00000da0 <hex2stdout@plt>:
 da0:	add	ip, pc, #0, 12
 da4:	add	ip, ip, #86016	; 0x15000
 da8:	ldr	pc, [ip, #440]!	; 0x1b8

00000dac <getenv@plt>:
 dac:	add	ip, pc, #0, 12
 db0:	add	ip, ip, #86016	; 0x15000
 db4:	ldr	pc, [ip, #432]!	; 0x1b0

00000db8 <puts@plt>:
 db8:	add	ip, pc, #0, 12
 dbc:	add	ip, ip, #86016	; 0x15000
 dc0:	ldr	pc, [ip, #424]!	; 0x1a8

00000dc4 <__libc_start_main@plt>:
 dc4:	add	ip, pc, #0, 12
 dc8:	add	ip, ip, #86016	; 0x15000
 dcc:	ldr	pc, [ip, #416]!	; 0x1a0

00000dd0 <__gmon_start__@plt>:
 dd0:	add	ip, pc, #0, 12
 dd4:	add	ip, ip, #86016	; 0x15000
 dd8:	ldr	pc, [ip, #408]!	; 0x198

00000ddc <getopt_long@plt>:
 ddc:	add	ip, pc, #0, 12
 de0:	add	ip, ip, #86016	; 0x15000
 de4:	ldr	pc, [ip, #400]!	; 0x190

00000de8 <__ctype_b_loc@plt>:
 de8:	add	ip, pc, #0, 12
 dec:	add	ip, ip, #86016	; 0x15000
 df0:	ldr	pc, [ip, #392]!	; 0x188

00000df4 <strlen@plt>:
 df4:	add	ip, pc, #0, 12
 df8:	add	ip, ip, #86016	; 0x15000
 dfc:	ldr	pc, [ip, #384]!	; 0x180

00000e00 <strchr@plt>:
 e00:	add	ip, pc, #0, 12
 e04:	add	ip, ip, #86016	; 0x15000
 e08:	ldr	pc, [ip, #376]!	; 0x178

00000e0c <sg_if_can2stderr@plt>:
 e0c:	add	ip, pc, #0, 12
 e10:	add	ip, ip, #86016	; 0x15000
 e14:	ldr	pc, [ip, #368]!	; 0x170

00000e18 <snprintf@plt>:
 e18:	add	ip, pc, #0, 12
 e1c:	add	ip, ip, #86016	; 0x15000
 e20:	ldr	pc, [ip, #360]!	; 0x168

00000e24 <__isoc99_sscanf@plt>:
 e24:	add	ip, pc, #0, 12
 e28:	add	ip, ip, #86016	; 0x15000
 e2c:	ldr	pc, [ip, #352]!	; 0x160

00000e30 <memset@plt>:
 e30:	add	ip, pc, #0, 12
 e34:	add	ip, ip, #86016	; 0x15000
 e38:	ldr	pc, [ip, #344]!	; 0x158

00000e3c <putchar@plt>:
 e3c:	add	ip, pc, #0, 12
 e40:	add	ip, ip, #86016	; 0x15000
 e44:	ldr	pc, [ip, #336]!	; 0x150

00000e48 <__printf_chk@plt>:
 e48:	add	ip, pc, #0, 12
 e4c:	add	ip, ip, #86016	; 0x15000
 e50:	ldr	pc, [ip, #328]!	; 0x148

00000e54 <sg_ll_persistent_reserve_out@plt>:
 e54:	add	ip, pc, #0, 12
 e58:	add	ip, ip, #86016	; 0x15000
 e5c:	ldr	pc, [ip, #320]!	; 0x140

00000e60 <sg_convert_errno@plt>:
 e60:	add	ip, pc, #0, 12
 e64:	add	ip, ip, #86016	; 0x15000
 e68:	ldr	pc, [ip, #312]!	; 0x138

00000e6c <fclose@plt>:
 e6c:	add	ip, pc, #0, 12
 e70:	add	ip, ip, #86016	; 0x15000
 e74:	ldr	pc, [ip, #304]!	; 0x130

00000e78 <safe_strerror@plt>:
 e78:	add	ip, pc, #0, 12
 e7c:	add	ip, ip, #86016	; 0x15000
 e80:	ldr	pc, [ip, #296]!	; 0x128

00000e84 <fopen64@plt>:
 e84:	add	ip, pc, #0, 12
 e88:	add	ip, ip, #86016	; 0x15000
 e8c:	ldr	pc, [ip, #288]!	; 0x120

00000e90 <strpbrk@plt>:
 e90:	add	ip, pc, #0, 12
 e94:	add	ip, ip, #86016	; 0x15000
 e98:	ldr	pc, [ip, #280]!	; 0x118

00000e9c <sg_get_category_sense_str@plt>:
 e9c:	add	ip, pc, #0, 12
 ea0:	add	ip, ip, #86016	; 0x15000
 ea4:	ldr	pc, [ip, #272]!	; 0x110

00000ea8 <sg_get_num@plt>:
 ea8:	add	ip, pc, #0, 12
 eac:	add	ip, ip, #86016	; 0x15000
 eb0:	ldr	pc, [ip, #264]!	; 0x108

00000eb4 <sg_get_pdt_str@plt>:
 eb4:	add	ip, pc, #0, 12
 eb8:	add	ip, ip, #86016	; 0x15000
 ebc:	ldr	pc, [ip, #256]!	; 0x100

00000ec0 <sg_cmds_open_device@plt>:
 ec0:	add	ip, pc, #0, 12
 ec4:	add	ip, ip, #86016	; 0x15000
 ec8:	ldr	pc, [ip, #248]!	; 0xf8

00000ecc <sg_memalign@plt>:
 ecc:	add	ip, pc, #0, 12
 ed0:	add	ip, ip, #86016	; 0x15000
 ed4:	ldr	pc, [ip, #240]!	; 0xf0

00000ed8 <abort@plt>:
 ed8:	add	ip, pc, #0, 12
 edc:	add	ip, ip, #86016	; 0x15000
 ee0:	ldr	pc, [ip, #232]!	; 0xe8

00000ee4 <__snprintf_chk@plt>:
 ee4:	add	ip, pc, #0, 12
 ee8:	add	ip, ip, #86016	; 0x15000
 eec:	ldr	pc, [ip, #224]!	; 0xe0

00000ef0 <strspn@plt>:
 ef0:	add	ip, pc, #0, 12
 ef4:	add	ip, ip, #86016	; 0x15000
 ef8:	ldr	pc, [ip, #216]!	; 0xd8

Disassembly of section .text:

00000efc <.text>:
     efc:	svcmi	0x00f0e92d
     f00:	andpl	pc, r1, #1325400064	; 0x4f000000
     f04:	blhi	13c3c0 <strspn@plt+0x13b4d0>
     f08:			; <UNDEFINED> instruction: 0xf8df4681
     f0c:	strmi	r6, [pc], -r8, lsl #25
     f10:	stcmi	8, cr15, [r4], {223}	; 0xdf
     f14:	ldrbtmi	r2, [lr], #-256	; 0xffffff00
     f18:	cfldr32pl	mvfx15, [r5, #-692]	; 0xfffffd4c
     f1c:	ldcge	0, cr11, [r4, #-532]!	; 0xfffffdec
     f20:	tstpl	r5, #54525952	; 0x3400000	; <UNPREDICTABLE>
     f24:	bleq	e3d5c0 <strspn@plt+0xe3c6d0>
     f28:	ldmdbpl	r4!, {r1, r3, r8, sl, ip, pc}
     f2c:	ldrbmi	r3, [r8], -ip, lsl #6
     f30:	beq	193d36c <strspn@plt+0x193c47c>
     f34:	andsvs	r6, ip, r4, lsr #16
     f38:	streq	pc, [r0], #-79	; 0xffffffb1
     f3c:	tstls	pc, ip, lsl #12
     f40:	svc	0x0076f7ff
     f44:	tstls	r0, #36, 22	; 0x9000
     f48:	teqeq	lr, #111	; 0x6f	; <UNPREDICTABLE>
     f4c:	movweq	lr, #48035	; 0xbba3
     f50:	vst2.8	{d25-d28}, [pc :64], r1
     f54:			; <UNDEFINED> instruction: 0xf8cb5300
     f58:			; <UNDEFINED> instruction: 0xf04f3020
     f5c:	stmib	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
     f60:	andcs	r3, r1, #335544320	; 0x14000000
     f64:	ldccc	8, cr15, [r4], #-892	; 0xfffffc84
     f68:	ldrbtmi	r9, [fp], #-1032	; 0xfffffbf8
     f6c:	strls	r9, [lr], #-1035	; 0xfffffbf5
     f70:	strmi	lr, [r5], #-2509	; 0xfffff633
     f74:	andcs	pc, r4, fp, lsl #17
     f78:	ldccs	8, cr15, [r8], #-20	; 0xffffffec
     f7c:			; <UNDEFINED> instruction: 0xf8df930c
     f80:	strcs	r3, [r0], #-3104	; 0xfffff3e0
     f84:	ldccs	8, cr15, [ip], {223}	; 0xdf
     f88:			; <UNDEFINED> instruction: 0xf8cd4639
     f8c:	ldrbtmi	sl, [fp], #-0
     f90:	andmi	pc, r0, sl, asr #17
     f94:			; <UNDEFINED> instruction: 0x4648447a
     f98:	svc	0x0020f7ff
     f9c:			; <UNDEFINED> instruction: 0xf0001c44
     fa0:			; <UNDEFINED> instruction: 0xf1a08209
     fa4:	blcs	ec1ca8 <strspn@plt+0xec0db8>
     fa8:	ldm	pc, {r0, r1, r2, r3, r4, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
     fac:	subeq	pc, r5, r3, lsl r0	; <UNPREDICTABLE>
     fb0:	mvnseq	r0, lr, asr r0
     fb4:	mvnseq	r0, lr, asr r0
     fb8:	subseq	r0, lr, lr, asr r0
     fbc:	mvneq	r0, lr, asr r0
     fc0:	mvneq	r0, r8, ror #3
     fc4:	biceq	r0, fp, lr, asr r0
     fc8:			; <UNDEFINED> instruction: 0x01bd01c4
     fcc:	subseq	r0, lr, lr, asr r0
     fd0:			; <UNDEFINED> instruction: 0x019a01b6
     fd4:			; <UNDEFINED> instruction: 0x017e0193
     fd8:	cmneq	r4, r8, ror #2
     fdc:	subseq	r0, lr, r0, ror #2
     fe0:	rsceq	r0, r0, r4, ror #1
     fe4:	ldrsbeq	r0, [lr], #-12
     fe8:	subseq	r0, lr, lr, asr r0
     fec:	subseq	r0, lr, lr, asr r0
     ff0:	subseq	r0, lr, lr, asr r0
     ff4:	sbcseq	r0, r5, lr, asr r0
     ff8:	subseq	r0, lr, lr, asr #1
     ffc:	subseq	r0, lr, lr, asr r0
    1000:	eorseq	r0, pc, sl, asr #1
    1004:	sbceq	r0, r3, lr, asr r0
    1008:	umullseq	r0, sl, sl, r0
    100c:	mlaseq	ip, r6, r0, r0
    1010:	subseq	r0, lr, lr, asr r0
    1014:	addeq	r0, r8, pc, lsl #1
    1018:	subseq	r0, lr, lr, asr r0
    101c:	subseq	r0, lr, pc, ror r0
    1020:	rsbeq	r0, pc, lr, asr r0	; <UNPREDICTABLE>
    1024:	movwcs	r0, #4200	; 0x1068
    1028:	str	r9, [r8, r6, lsl #6]!
    102c:	movwls	r2, #21249	; 0x5301
    1030:	blcs	7aecc <strspn@plt+0x79fdc>
    1034:	ldrthi	pc, [r6], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    1038:	cdp2	0, 5, cr15, cr4, cr1, {0}
    103c:			; <UNDEFINED> instruction: 0xf8df2400
    1040:			; <UNDEFINED> instruction: 0xf50d1b68
    1044:			; <UNDEFINED> instruction: 0xf8df5315
    1048:	movwcc	r2, #52048	; 0xcb50
    104c:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
    1050:	ldmdavs	sl, {r0, r4, fp, sp, lr}
    1054:			; <UNDEFINED> instruction: 0xf0414051
    1058:			; <UNDEFINED> instruction: 0x462081d0
    105c:	cfldr32pl	mvfx15, [r5, #-52]	; 0xffffffcc
    1060:	ldc	0, cr11, [sp], #20
    1064:	pop	{r2, r8, r9, fp, pc}
    1068:			; <UNDEFINED> instruction: 0x46018ff0
    106c:	bleq	f3f3f0 <strspn@plt+0xf3e500>
    1070:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    1074:	mcr	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    1078:	cdp2	0, 3, cr15, cr4, cr1, {0}
    107c:	blls	23b000 <strspn@plt+0x23a110>
    1080:	movwls	r3, #33537	; 0x8301
    1084:			; <UNDEFINED> instruction: 0xf8cb2308
    1088:			; <UNDEFINED> instruction: 0xe7783018
    108c:	mulcc	r6, fp, r8
    1090:			; <UNDEFINED> instruction: 0xf47f2b00
    1094:			; <UNDEFINED> instruction: 0xf89baf74
    1098:	bcs	90b4 <strspn@plt+0x81c4>
    109c:	bicshi	pc, fp, #0
    10a0:	andcc	pc, r5, fp, lsl #17
    10a4:			; <UNDEFINED> instruction: 0xf88b2301
    10a8:	strb	r3, [r8, -r6]!
    10ac:			; <UNDEFINED> instruction: 0x301cf8db
    10b0:			; <UNDEFINED> instruction: 0xf88b2201
    10b4:	ldrmi	r2, [r3], #-7
    10b8:	andscc	pc, ip, fp, asr #17
    10bc:	blls	2fae40 <strspn@plt+0x2f9f50>
    10c0:	movwls	r3, #45825	; 0xb301
    10c4:			; <UNDEFINED> instruction: 0xf8cb2303
    10c8:	smmla	r8, r4, r0, r3
    10cc:	movwcc	r9, #6923	; 0x1b0b
    10d0:	movwcs	r9, #4875	; 0x130b
    10d4:	andscc	pc, r4, fp, asr #17
    10d8:	movwcs	lr, #1873	; 0x751
    10dc:	andcc	pc, r0, fp, lsl #17
    10e0:			; <UNDEFINED> instruction: 0xf8dfe74d
    10e4:	stmdacs	sp!, {r2, r3, r6, r7, r9, fp, ip, sp}^
    10e8:	ldmpl	r3, {r2, r3, r9, fp, ip, pc}^
    10ec:			; <UNDEFINED> instruction: 0xf000681b
    10f0:			; <UNDEFINED> instruction: 0x46188374
    10f4:	bne	fef3f478 <strspn@plt+0xfef3e588>
    10f8:	ldrbtmi	r9, [r9], #-2826	; 0xfffff4f6
    10fc:	andseq	pc, r8, #-1073741784	; 0xc0000028
    1100:	mrc	7, 4, APSR_nzcv, cr0, cr15, {7}
    1104:	bne	fec3f488 <strspn@plt+0xfec3e598>
    1108:	mcrne	4, 2, r4, cr3, cr9, {3}
    110c:	cmpmi	r8, r8, asr r2
    1110:			; <UNDEFINED> instruction: 0xf0002800
    1114:			; <UNDEFINED> instruction: 0xf8db862f
    1118:			; <UNDEFINED> instruction: 0xf5b33020
    111c:			; <UNDEFINED> instruction: 0xf67f5f00
    1120:			; <UNDEFINED> instruction: 0xf8dfaf2e
    1124:	vst1.32	{d16-d17}, [pc :64], r8
    1128:	strcs	r5, [r1], #-512	; 0xfffffe00
    112c:			; <UNDEFINED> instruction: 0xf7ff4478
    1130:	str	lr, [r4, ip, lsr #28]
    1134:	movwcc	r9, #6923	; 0x1b0b
    1138:	movwcs	r9, #779	; 0x30b
    113c:	andscc	pc, r4, fp, asr #17
    1140:	blls	3badbc <strspn@plt+0x3b9ecc>
    1144:	movwls	r3, #58113	; 0xe301
    1148:			; <UNDEFINED> instruction: 0xf8dfe719
    114c:	bls	30fae4 <strspn@plt+0x30ebf4>
    1150:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1154:	ldr	r9, [r2, -pc, lsl #6]
    1158:	movwcc	r9, #6923	; 0x1b0b
    115c:	movwcs	r9, #8971	; 0x230b
    1160:	andscc	pc, r4, fp, asr #17
    1164:	movwcs	lr, #5899	; 0x170b
    1168:	andcc	pc, r2, fp, lsl #17
    116c:	movwcs	lr, #5895	; 0x1707
    1170:	andcc	pc, r1, fp, lsl #17
    1174:	bls	33ad88 <strspn@plt+0x339e98>
    1178:	bcc	d3f4fc <strspn@plt+0xd3e60c>
    117c:	ldmdavs	ip, {r0, r1, r4, r6, r7, fp, ip, lr}
    1180:			; <UNDEFINED> instruction: 0xf7ff4620
    1184:			; <UNDEFINED> instruction: 0x4605ee38
    1188:			; <UNDEFINED> instruction: 0xf0002800
    118c:	stmdavc	r3!, {r4, r5, r8, pc}
    1190:			; <UNDEFINED> instruction: 0xf0002b2d
    1194:			; <UNDEFINED> instruction: 0xf8df8357
    1198:	andcs	r0, r5, #40, 20	; 0x28000
    119c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    11a0:	stcl	7, cr15, [r4, #1020]!	; 0x3fc
    11a4:			; <UNDEFINED> instruction: 0xf0002800
    11a8:			; <UNDEFINED> instruction: 0xf8df8219
    11ac:	andcs	r0, r5, #24, 20	; 0x18000
    11b0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    11b4:	ldcl	7, cr15, [sl, #1020]	; 0x3fc
    11b8:			; <UNDEFINED> instruction: 0xf0002800
    11bc:	blls	2a1a00 <strspn@plt+0x2a0b10>
    11c0:			; <UNDEFINED> instruction: 0xf1034620
    11c4:	strbmi	r0, [r1], -r8, lsl #16
    11c8:	blx	ff7bd1d4 <strspn@plt+0xff7bc2e4>
    11cc:	stmdacs	r0, {r1, r2, r9, sl, lr}
    11d0:	bicshi	pc, fp, #64	; 0x40
    11d4:	ldmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    11d8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    11dc:	mcr	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    11e0:			; <UNDEFINED> instruction: 0xf0404285
    11e4:			; <UNDEFINED> instruction: 0xf8df836a
    11e8:	strbmi	r3, [r2], -r4, ror #19
    11ec:	eorge	pc, r4, sp, asr #17
    11f0:	ldrbtmi	sl, [fp], #-3354	; 0xfffff2e6
    11f4:	andslt	pc, ip, sp, asr #17
    11f8:	bmi	43ca20 <strspn@plt+0x43bb30>
    11fc:	cfmadd32	mvax5, mvfx4, mvfx8, mvfx0
    1200:			; <UNDEFINED> instruction: 0x46927a90
    1204:	mul	ip, fp, r6
    1208:			; <UNDEFINED> instruction: 0xf0002800
    120c:	addmi	r8, r4, #-1543503871	; 0xa4000001
    1210:	msrhi	SPSR_sx, #64, 4
    1214:			; <UNDEFINED> instruction: 0xf1003601
    1218:			; <UNDEFINED> instruction: 0xf5b60801
    121c:			; <UNDEFINED> instruction: 0xf0005f00
    1220:			; <UNDEFINED> instruction: 0x462a863b
    1224:			; <UNDEFINED> instruction: 0x46404659
    1228:	ldcl	7, cr15, [ip, #1020]!	; 0x3fc
    122c:	strmi	r2, [r7], -r1, lsl #16
    1230:	ldrhi	pc, [r1], #64	; 0x40
    1234:	blcs	fffdb2e8 <strspn@plt+0xfffda3f8>
    1238:	ldrhi	pc, [ip], #512	; 0x200
    123c:	strbmi	r2, [r0], -ip, lsr #2
    1240:	blcc	7f270 <strspn@plt+0x7e380>
    1244:	ldcl	7, cr15, [ip, #1020]	; 0x3fc
    1248:	strmi	r2, [r4], -r0, lsr #2
    124c:			; <UNDEFINED> instruction: 0xf7ff4640
    1250:	stccs	13, cr14, [r0], {216}	; 0xd8
    1254:	stmdacs	r0, {r3, r4, r6, r7, r8, ip, lr, pc}
    1258:			; <UNDEFINED> instruction: 0xf8ddd1dc
    125c:			; <UNDEFINED> instruction: 0x463ab01c
    1260:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
    1264:	bvc	fe43cacc <strspn@plt+0xfe43bbdc>
    1268:	andscs	pc, r0, fp, asr #17
    126c:	movwcs	lr, #5767	; 0x1687
    1270:	andcc	pc, r8, fp, lsl #17
    1274:	movwcs	lr, #5763	; 0x1683
    1278:	andcc	pc, r3, fp, lsl #17
    127c:	stmdals	ip, {r0, r1, r2, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    1280:	stmdbcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1284:			; <UNDEFINED> instruction: 0xf8df9a0a
    1288:	stmiapl	r3, {r3, r6, r8, fp, ip}^
    128c:	ldrbtmi	r3, [r9], #-2576	; 0xfffff5f0
    1290:			; <UNDEFINED> instruction: 0xf7ff6818
    1294:	stmdacs	r1, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    1298:	mrcge	4, 3, APSR_nzcv, cr1, cr15, {1}
    129c:	ldmdbeq	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    12a0:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    12a4:	ldcl	7, cr15, [r0, #-1020]!	; 0xfffffc04
    12a8:	stmdals	ip, {r0, r3, r6, r7, r9, sl, sp, lr, pc}
    12ac:	stmdbcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    12b0:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    12b4:	stmiapl	r3, {r1, r3, r9, fp, ip, pc}^
    12b8:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    12bc:	ldc	7, cr15, [r2, #1020]!	; 0x3fc
    12c0:			; <UNDEFINED> instruction: 0xf43f2801
    12c4:			; <UNDEFINED> instruction: 0xf8dfae5c
    12c8:	strcs	r0, [r1], #-2324	; 0xfffff6ec
    12cc:			; <UNDEFINED> instruction: 0xf7ff4478
    12d0:	ssat	lr, #21, ip, asr #26
    12d4:	movwcc	r9, #6920	; 0x1b08
    12d8:	movwcs	r9, #4872	; 0x1308
    12dc:	andscc	pc, r8, fp, asr #17
    12e0:	stmdals	ip, {r0, r2, r3, r6, r9, sl, sp, lr, pc}
    12e4:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    12e8:			; <UNDEFINED> instruction: 0xf8df9a0a
    12ec:	stmiapl	r3, {r2, r4, r5, r6, r7, fp, ip}^
    12f0:	ldrbtmi	r3, [r9], #-2580	; 0xfffff5ec
    12f4:			; <UNDEFINED> instruction: 0xf7ff6818
    12f8:	stmdacs	r1, {r1, r2, r4, r7, r8, sl, fp, sp, lr, pc}
    12fc:	strbhi	pc, [r2, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    1300:	ldrdcc	pc, [r4], -fp	; <UNPREDICTABLE>
    1304:	svccc	0x0080f5b3
    1308:	mrcge	4, 1, APSR_nzcv, cr9, cr15, {7}
    130c:			; <UNDEFINED> instruction: 0xf8df4604
    1310:	ldrbtmi	r0, [r8], #-2260	; 0xfffff72c
    1314:	ldc	7, cr15, [r8, #-1020]!	; 0xfffffc04
    1318:	blls	23ad64 <strspn@plt+0x239e74>
    131c:	movwls	r3, #33537	; 0x8301
    1320:			; <UNDEFINED> instruction: 0xf8cb2304
    1324:			; <UNDEFINED> instruction: 0xe62a3018
    1328:	movwcc	r9, #6920	; 0x1b08
    132c:	movwcs	r9, #29448	; 0x7308
    1330:	andscc	pc, r8, fp, asr #17
    1334:	blls	23abc8 <strspn@plt+0x239cd8>
    1338:	movwls	r3, #33537	; 0x8301
    133c:			; <UNDEFINED> instruction: 0xf8cb2302
    1340:			; <UNDEFINED> instruction: 0xe61c3018
    1344:			; <UNDEFINED> instruction: 0xf8df980c
    1348:	bls	28f4f0 <strspn@plt+0x28e600>
    134c:	ldmne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    1350:	bcc	217664 <strspn@plt+0x216774>
    1354:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    1358:	stcl	7, cr15, [r4, #-1020]!	; 0xfffffc04
    135c:			; <UNDEFINED> instruction: 0xf43f2801
    1360:			; <UNDEFINED> instruction: 0xf8dfae0e
    1364:	strcs	r0, [r1], #-2184	; 0xfffff778
    1368:			; <UNDEFINED> instruction: 0xf7ff4478
    136c:	strbt	lr, [r6], -lr, lsl #26
    1370:	movwcc	r9, #6920	; 0x1b08
    1374:	movwcs	r9, #25352	; 0x6308
    1378:	andscc	pc, r8, fp, asr #17
    137c:			; <UNDEFINED> instruction: 0xf8dbe5ff
    1380:	movwcc	r3, #4108	; 0x100c
    1384:	andcc	pc, ip, fp, asr #17
    1388:	blls	23ab74 <strspn@plt+0x239c84>
    138c:	movwls	r3, #33537	; 0x8301
    1390:			; <UNDEFINED> instruction: 0xf8cb2300
    1394:	ldrb	r3, [r2, #24]!
    1398:	movwcc	r9, #6920	; 0x1b08
    139c:	movwcs	r9, #13064	; 0x3308
    13a0:	andscc	pc, r8, fp, asr #17
    13a4:	blls	23ab58 <strspn@plt+0x239c68>
    13a8:	movwls	r3, #33537	; 0x8301
    13ac:			; <UNDEFINED> instruction: 0xf8cb2305
    13b0:	strb	r3, [r4, #24]!
    13b4:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13b8:	bls	312bd4 <strspn@plt+0x311ce4>
    13bc:	stmdavs	r3!, {r2, r4, r6, r7, fp, ip, lr}
    13c0:	ble	7928f4 <strspn@plt+0x791a04>
    13c4:			; <UNDEFINED> instruction: 0xb1aa9a0f
    13c8:	stmdapl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    13cc:	and	r4, r7, sp, ror r4
    13d0:	eorne	pc, r3, r7, asr r8	; <UNPREDICTABLE>
    13d4:			; <UNDEFINED> instruction: 0xf7ff4628
    13d8:	stmdavs	r3!, {r3, r4, r6, r7, sl, fp, sp, lr, pc}
    13dc:	eorvs	r3, r3, r1, lsl #6
    13e0:	strbmi	r6, [fp, #-2083]	; 0xfffff7dd
    13e4:			; <UNDEFINED> instruction: 0xf001dbf4
    13e8:	strcs	pc, [r1], #-3197	; 0xfffff383
    13ec:			; <UNDEFINED> instruction: 0xf8cbe627
    13f0:			; <UNDEFINED> instruction: 0xe6cc0010
    13f4:			; <UNDEFINED> instruction: 0xf8571c5a
    13f8:	strbmi	r3, [sl, #-35]	; 0xffffffdd
    13fc:	movwls	r6, #61474	; 0xf022
    1400:	blls	3b8390 <strspn@plt+0x3b74a0>
    1404:			; <UNDEFINED> instruction: 0xf47f2b00
    1408:			; <UNDEFINED> instruction: 0xf89bae14
    140c:	blcs	d430 <strspn@plt+0xc540>
    1410:	mvnshi	pc, r0
    1414:	mulcc	r8, fp, r8
    1418:			; <UNDEFINED> instruction: 0xf0402b00
    141c:	blls	3e1bcc <strspn@plt+0x3e0cdc>
    1420:			; <UNDEFINED> instruction: 0xf0002b00
    1424:	blls	162268 <strspn@plt+0x161378>
    1428:			; <UNDEFINED> instruction: 0xf0002b00
    142c:	blls	1a1e98 <strspn@plt+0x1a0fa8>
    1430:			; <UNDEFINED> instruction: 0xf0402b00
    1434:	blls	221d6c <strspn@plt+0x220e7c>
    1438:			; <UNDEFINED> instruction: 0xf0402b00
    143c:	blls	2e2690 <strspn@plt+0x2e17a0>
    1440:			; <UNDEFINED> instruction: 0xf0002b00
    1444:	blls	2e2094 <strspn@plt+0x2e11a4>
    1448:			; <UNDEFINED> instruction: 0xf0402b01
    144c:			; <UNDEFINED> instruction: 0xf89b84ed
    1450:			; <UNDEFINED> instruction: 0xf8db2003
    1454:	bcs	d4bc <strspn@plt+0xc5cc>
    1458:	subhi	pc, r4, #64	; 0x40
    145c:	ldrdcs	pc, [r4], -fp	; <UNPREDICTABLE>
    1460:			; <UNDEFINED> instruction: 0xf0402a00
    1464:	blcs	1e1d68 <strspn@plt+0x1e0e78>
    1468:	eorshi	pc, pc, #0
    146c:	bcs	48ddc <strspn@plt+0x47eec>
    1470:	blcc	137880 <strspn@plt+0x136990>
    1474:	stmdale	r4, {r0, r8, r9, fp, sp}
    1478:	ldrdcc	pc, [r8], -fp	; <UNPREDICTABLE>
    147c:			; <UNDEFINED> instruction: 0xf0002b00
    1480:			; <UNDEFINED> instruction: 0xf8db82ef
    1484:	blcs	8d4fc <strspn@plt+0x8c60c>
    1488:			; <UNDEFINED> instruction: 0xf8dbdd04
    148c:	stmdbcs	r0, {r4, ip}
    1490:	eorshi	pc, r5, #64	; 0x40
    1494:			; <UNDEFINED> instruction: 0xf8139b0a
    1498:	blcs	10580 <strspn@plt+0xf690>
    149c:	rsbshi	pc, sl, #64	; 0x40
    14a0:	mulcc	r6, fp, r8
    14a4:			; <UNDEFINED> instruction: 0xf0002b00
    14a8:	movwcs	r8, #707	; 0x2c3
    14ac:	andcc	pc, r5, fp, lsl #17
    14b0:			; <UNDEFINED> instruction: 0x201cf8db
    14b4:			; <UNDEFINED> instruction: 0xf89b980f
    14b8:			; <UNDEFINED> instruction: 0xf7ff1005
    14bc:	cdpne	13, 0, cr14, cr6, cr2, {0}
    14c0:	sbcshi	pc, fp, #192, 4
    14c4:	mulmi	r4, fp, r8
    14c8:			; <UNDEFINED> instruction: 0xf0402c00
    14cc:			; <UNDEFINED> instruction: 0xf8db82f2
    14d0:			; <UNDEFINED> instruction: 0x46583018
    14d4:	blls	40c0f8 <strspn@plt+0x40b208>
    14d8:	stcmi	8, cr15, [ip], #-268	; 0xfffffef4
    14dc:	mvnhi	pc, #0
    14e0:	blx	feebd4ee <strspn@plt+0xfeebc5fe>
    14e4:	strtmi	r4, [r1], -r3, lsr #12
    14e8:			; <UNDEFINED> instruction: 0x46054652
    14ec:	ldrdeq	pc, [r0], -fp	; <UNPREDICTABLE>
    14f0:	stcl	7, cr15, [ip], #1020	; 0x3fc
    14f4:	stmdacs	r0, {r2, r9, sl, lr}
    14f8:	strhi	pc, [lr, #-0]!
    14fc:	ldmib	fp, {r4, fp, ip, pc}^
    1500:			; <UNDEFINED> instruction: 0xf1a0120c
    1504:	blt	2431ac <strspn@plt+0x2422bc>
    1508:			; <UNDEFINED> instruction: 0x463bba12
    150c:	stccs	8, cr15, [r8], #-256	; 0xffffff00
    1510:	sxtahmi	r6, ip, r9
    1514:	rsbvs	ip, r1, r3, lsl #22
    1518:	eorvs	r9, r0, r0, lsl r9
    151c:	movwcs	lr, #59867	; 0xe9db
    1520:	blt	4afd94 <strspn@plt+0x4aeea4>
    1524:	stccc	8, cr15, [r8], #-260	; 0xfffffefc
    1528:	ldm	ip!, {r1, r3, r4, r5, r6, sp, lr}
    152c:	adcvs	r0, r0, r3
    1530:	mulcc	r1, fp, r8
    1534:	tstlt	fp, r1, ror #1
    1538:			; <UNDEFINED> instruction: 0xf0437d23
    153c:	strvc	r0, [r3, #-772]!	; 0xfffffcfc
    1540:	mulcc	r2, fp, r8
    1544:	stfvcd	f3, [r3, #-108]!	; 0xffffff94
    1548:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    154c:	cfstr32cs	mvfx7, [r0, #-140]	; 0xffffff74
    1550:	ldrhi	pc, [r2], #768	; 0x300
    1554:			; <UNDEFINED> instruction: 0xf8db2518
    1558:	smladcs	r1, ip, r0, r3
    155c:	andcs	r9, r0, #0, 8
    1560:	ldrtmi	r9, [r0], -r1, lsl #10
    1564:	movwvc	lr, #10701	; 0x29cd
    1568:	ldrdcc	pc, [r8], -fp	; <UNPREDICTABLE>
    156c:			; <UNDEFINED> instruction: 0x1018f8db
    1570:	ldcl	7, cr15, [r0], #-1020	; 0xfffffc04
    1574:			; <UNDEFINED> instruction: 0x301cf8db
    1578:	strmi	r4, [r4], -r3, lsl #6
    157c:			; <UNDEFINED> instruction: 0xf8dbd01d
    1580:	stmdacs	r9, {r3, r4}
    1584:	strbthi	pc, [r6], #-768	; 0xfffffd00	; <UNPREDICTABLE>
    1588:			; <UNDEFINED> instruction: 0x366cf8df
    158c:	strpl	pc, [r4, #-1293]	; 0xfffffaf3
    1590:			; <UNDEFINED> instruction: 0xf8df350c
    1594:	ldrbtmi	r2, [fp], #-1640	; 0xfffff998
    1598:	bl	c9aa0 <strspn@plt+0xc8bb0>
    159c:	ldrbtmi	r0, [sl], #-896	; 0xfffffc80
    15a0:	strls	r4, [r9, #-1576]	; 0xfffff9d8
    15a4:			; <UNDEFINED> instruction: 0xf7ff6e1b
    15a8:	stccs	12, cr14, [r0], {56}	; 0x38
    15ac:	strhi	pc, [sp], #64	; 0x40
    15b0:			; <UNDEFINED> instruction: 0x301cf8db
    15b4:			; <UNDEFINED> instruction: 0xf0402b00
    15b8:	blls	422cd8 <strspn@plt+0x421de8>
    15bc:	stceq	8, cr15, [ip], #-332	; 0xfffffeb4
    15c0:			; <UNDEFINED> instruction: 0xf7ffb108
    15c4:			; <UNDEFINED> instruction: 0x2c00ebb6
    15c8:	andshi	pc, ip, #64	; 0x40
    15cc:			; <UNDEFINED> instruction: 0xf7ff4630
    15d0:	stmdacs	r0, {r1, r6, r7, r8, r9, fp, sp, lr, pc}
    15d4:	ldrhi	pc, [r5, #704]	; 0x2c0
    15d8:	ldr	r2, [r0, #-1024]!	; 0xfffffc00
    15dc:			; <UNDEFINED> instruction: 0xf8df1d63
    15e0:	tstls	r6, #32, 12	; 0x2000000
    15e4:			; <UNDEFINED> instruction: 0x46184479
    15e8:	mcrr	7, 15, pc, ip, cr15	; <UNPREDICTABLE>
    15ec:	beq	43ce18 <strspn@plt+0x43bf28>
    15f0:			; <UNDEFINED> instruction: 0xf0002800
    15f4:			; <UNDEFINED> instruction: 0xf50d822d
    15f8:	movwcs	r5, #260	; 0x104
    15fc:	strpl	pc, [r5], -sp, lsl #10
    1600:			; <UNDEFINED> instruction: 0xf8cd310c
    1604:			; <UNDEFINED> instruction: 0x360cb054
    1608:	bls	43ce30 <strspn@plt+0x43bf40>
    160c:	mcr	6, 0, r4, cr8, cr11, {4}
    1610:			; <UNDEFINED> instruction: 0x91097a90
    1614:	movwls	r9, #54034	; 0xd312
    1618:	subsge	pc, ip, sp, asr #17
    161c:	and	r7, r8, fp
    1620:	movwcs	r9, #2569	; 0xa09
    1624:			; <UNDEFINED> instruction: 0xf10b7013
    1628:			; <UNDEFINED> instruction: 0xf5bb0b01
    162c:			; <UNDEFINED> instruction: 0xf0007f00
    1630:	mnfep	f0, f4
    1634:	vst1.8	{d18-d19}, [pc :64], r0
    1638:	ldrtmi	r6, [r0], -r0, lsl #3
    163c:	bl	1fbf640 <strspn@plt+0x1fbe750>
    1640:			; <UNDEFINED> instruction: 0xf0002800
    1644:			; <UNDEFINED> instruction: 0x4630811a
    1648:	bl	ff53f64c <strspn@plt+0xff53e75c>
    164c:	rscle	r2, r7, r0, lsl #16
    1650:	ldcpl	14, cr1, [r3, #-272]!	; 0xfffffef0
    1654:	svclt	0x001c2b0a
    1658:	strcs	r4, [r1, -r4, lsl #12]
    165c:	addshi	pc, r1, r0
    1660:	ldmdavc	fp, {r0, r3, r8, r9, fp, ip, pc}
    1664:			; <UNDEFINED> instruction: 0xf0002b00
    1668:			; <UNDEFINED> instruction: 0xf7ff8097
    166c:	ldmdavc	r2!, {r1, r2, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    1670:	stmdavs	r3, {r0, r2, r4, r9, sl, lr}
    1674:	andscc	pc, r2, r3, lsr r8	; <UNPREDICTABLE>
    1678:			; <UNDEFINED> instruction: 0xf10004d8
    167c:	ldrtmi	r8, [r1], pc, lsl #1
    1680:	movwcs	r9, #2569	; 0xa09
    1684:			; <UNDEFINED> instruction: 0xf8df7013
    1688:			; <UNDEFINED> instruction: 0x4648157c
    168c:			; <UNDEFINED> instruction: 0xf7ff4479
    1690:	adcmi	lr, r0, #48, 24	; 0x3000
    1694:	sbcle	r4, r6, r5, lsl #12
    1698:	andcs	pc, r0, r9, lsl r8	; <UNPREDICTABLE>
    169c:	bcs	8d28a8 <strspn@plt+0x8d19b8>
    16a0:	blls	2b59ac <strspn@plt+0x2b4abc>
    16a4:			; <UNDEFINED> instruction: 0xf1034648
    16a8:	blls	341ad0 <strspn@plt+0x340be0>
    16ac:			; <UNDEFINED> instruction: 0xf0014419
    16b0:	stmdacs	r0, {r0, r1, r3, r5, r6, fp, ip, sp, lr, pc}
    16b4:			; <UNDEFINED> instruction: 0xf8dfd15a
    16b8:			; <UNDEFINED> instruction: 0x46481550
    16bc:	ldrbtmi	r1, [r9], #-2916	; 0xfffff49c
    16c0:	ldc	7, cr15, [r6], {255}	; 0xff
    16c4:	sfmle	f4, 4, [r4, #-528]	; 0xfffffdf0
    16c8:	andcs	pc, r0, r9, lsl r8	; <UNPREDICTABLE>
    16cc:			; <UNDEFINED> instruction: 0xf0402a23
    16d0:	bls	2a246c <strspn@plt+0x2a157c>
    16d4:	blls	36cb44 <strspn@plt+0x36bc54>
    16d8:	bmi	1fdee8 <strspn@plt+0x1fcff8>
    16dc:	strhi	pc, [ip, #-2271]!	; 0xfffff721
    16e0:	ldrteq	pc, [pc], #-259	; 16e8 <strspn@plt+0x7f8>	; <UNPREDICTABLE>
    16e4:	ldrbmi	r9, [r3], #-2581	; 0xfffff5eb
    16e8:	ldrlt	lr, [r3], -sp, asr #19
    16ec:	ldrdge	pc, [r4], #-141	; 0xffffff73
    16f0:	ldrmi	r4, [r4], #-1272	; 0xfffffb08
    16f4:	eor	r4, fp, lr, lsl r6
    16f8:	ldrdlt	pc, [r0], -r5
    16fc:	svceq	0x00fff1bb
    1700:	adchi	pc, lr, r0, lsl #4
    1704:	strbmi	fp, [r8], -r7, asr #2
    1708:	bl	1d3f70c <strspn@plt+0x1d3e81c>
    170c:	svclt	0x00022801
    1710:	mulcs	r0, r9, r8
    1714:	andsvc	r9, sl, r9, lsl #22
    1718:	andeq	lr, r4, #10240	; 0x2800
    171c:	svcpl	0x0000f5b2
    1720:			; <UNDEFINED> instruction: 0xf8dfda7b
    1724:	strbmi	r1, [r8], -ip, ror #9
    1728:	svclt	0x0001f804
    172c:	tstls	r7, r9, ror r4
    1730:	bl	febbf734 <strspn@plt+0xfebbe844>
    1734:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    1738:	stmdbls	r7, {r2, r3, r6, ip, lr, pc}
    173c:	bl	ff63f740 <strspn@plt+0xff63e850>
    1740:	andcc	pc, r0, fp, lsl r8	; <UNPREDICTABLE>
    1744:	stmdbeq	r0, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
    1748:	suble	r2, r3, r0, lsl #22
    174c:	strhle	r4, [r1], #-36	; 0xffffffdc
    1750:	strbmi	r4, [r1], -sl, lsr #12
    1754:			; <UNDEFINED> instruction: 0xf7ff4648
    1758:	stmdacs	r1, {r1, r2, r5, r6, r8, r9, fp, sp, lr, pc}
    175c:			; <UNDEFINED> instruction: 0xf899d0cc
    1760:	ldmib	sp, {sp}^
    1764:	bcs	8eefb8 <strspn@plt+0x8ee0c8>
    1768:	strhi	pc, [r8], -r0, asr #32
    176c:			; <UNDEFINED> instruction: 0xf5039b0d
    1770:	movwls	r7, #54144	; 0xd380
    1774:	svcpl	0x0000f5b3
    1778:	blls	4b80bc <strspn@plt+0x4b71cc>
    177c:	tstls	r2, #67108864	; 0x4000000
    1780:	movwcs	lr, #1873	; 0x751
    1784:	cfstr32cs	mvfx5, [r0], {51}	; 0x33
    1788:	svcge	0x004af43f
    178c:	blls	253010 <strspn@plt+0x252120>
    1790:	blcs	1f804 <strspn@plt+0x1e914>
    1794:	svcge	0x0069f47f
    1798:			; <UNDEFINED> instruction: 0xe77446b1
    179c:	stmdals	r9, {r4, r8, r9, fp, ip, pc}
    17a0:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    17a4:	eoreq	pc, r8, #-1073741784	; 0xc0000028
    17a8:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
    17ac:	addvc	r7, r3, r5, asr #32
    17b0:	bl	e3f7b4 <strspn@plt+0xe3e8c4>
    17b4:			; <UNDEFINED> instruction: 0xf0402801
    17b8:	blls	4224c4 <strspn@plt+0x4215d4>
    17bc:	stmdbpl	r5, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    17c0:			; <UNDEFINED> instruction: 0x3c01990d
    17c4:	stmdbeq	sp, {r0, r3, r8, ip, sp, lr, pc}
    17c8:	stccs	8, cr15, [r8], #-332	; 0xfffffeb4
    17cc:	bicseq	pc, r7, #1073741827	; 0x40000003
    17d0:			; <UNDEFINED> instruction: 0xe755545a
    17d4:			; <UNDEFINED> instruction: 0xb613e9dd
    17d8:	ldrmi	lr, [r8], -r8, asr #15
    17dc:	bl	193f7e0 <strspn@plt+0x193e8f0>
    17e0:	ldrtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    17e4:			; <UNDEFINED> instruction: 0xf8cb4479
    17e8:	andcc	r0, r1, r0, lsr #32
    17ec:	andcs	fp, r1, r8, lsl pc
    17f0:			; <UNDEFINED> instruction: 0xf8dfe48e
    17f4:	ldrbtmi	r0, [r8], #-1064	; 0xfffffbd8
    17f8:	b	ff1bf7fc <strspn@plt+0xff1be90c>
    17fc:	mulcc	r8, fp, r8
    1800:			; <UNDEFINED> instruction: 0xf43f2b00
    1804:			; <UNDEFINED> instruction: 0xf8dfae0c
    1808:	strcs	r1, [r0], #-1048	; 0xfffffbe8
    180c:	ldreq	pc, [r4], #-2271	; 0xfffff721
    1810:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1814:	b	fee3f818 <strspn@plt+0xfee3e928>
    1818:			; <UNDEFINED> instruction: 0xf8dfe411
    181c:			; <UNDEFINED> instruction: 0xf8df140c
    1820:	ldrbtmi	r0, [r9], #-1036	; 0xfffffbf4
    1824:			; <UNDEFINED> instruction: 0xf7ff4478
    1828:	blls	5bc2f0 <strspn@plt+0x5bb400>
    182c:	mrc	1, 0, fp, cr9, cr11, {0}
    1830:			; <UNDEFINED> instruction: 0xf7ff0a10
    1834:	ldmmi	lr!, {r2, r3, r4, r8, r9, fp, sp, lr, pc}^
    1838:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    183c:	b	fe93f840 <strspn@plt+0xfe93e950>
    1840:	bllt	fff7f844 <strspn@plt+0xfff7e954>
    1844:	blmi	ffeca04c <strspn@plt+0xffec915c>
    1848:	bls	3260a8 <strspn@plt+0x3251b8>
    184c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1850:	bcc	43d07c <strspn@plt+0x43c18c>
    1854:	movwcs	lr, #5839	; 0x16cf
    1858:	andcc	pc, r5, fp, lsl #17
    185c:	bllt	fe3ff860 <strspn@plt+0xfe3fe970>
    1860:			; <UNDEFINED> instruction: 0x2613e9dd
    1864:	ldmmi	r5!, {r2, r4, r5, r6, r7, r8, fp, lr}^
    1868:	movweq	lr, #27561	; 0x6ba9
    186c:	movwcc	r3, #4609	; 0x1201
    1870:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1874:	b	fe23f878 <strspn@plt+0xfe23e988>
    1878:	blls	4bb7dc <strspn@plt+0x4ba8ec>
    187c:	ldrsblt	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
    1880:	bls	43d0e8 <strspn@plt+0x43c1f8>
    1884:	bvc	fe43d0ec <strspn@plt+0xfe43c1fc>
    1888:	andscc	pc, r0, fp, asr #17
    188c:			; <UNDEFINED> instruction: 0xf8dd9b16
    1890:	blcs	29a08 <strspn@plt+0x28b18>
    1894:	blge	1cfe998 <strspn@plt+0x1cfdaa8>
    1898:	beq	43d104 <strspn@plt+0x43c214>
    189c:	b	ff9bf8a0 <strspn@plt+0xff9be9b0>
    18a0:	bllt	1b7f8a4 <strspn@plt+0x1b7e9b4>
    18a4:	strcs	r4, [r0], #-2278	; 0xfffff71a
    18a8:			; <UNDEFINED> instruction: 0xf7ff4478
    18ac:	stmiami	r5!, {r1, r2, r3, r5, r6, r9, fp, sp, lr, pc}^
    18b0:			; <UNDEFINED> instruction: 0xf7ff4478
    18b4:			; <UNDEFINED> instruction: 0xf7ffea6a
    18b8:	blmi	ff8f07c8 <strspn@plt+0xff8ef8d8>
    18bc:	stmiami	r3!, {r1, r6, sl, fp, ip}^
    18c0:			; <UNDEFINED> instruction: 0xf103447b
    18c4:	ldrbtmi	r0, [r8], #-276	; 0xfffffeec
    18c8:	b	17bf8cc <strspn@plt+0x17be9dc>
    18cc:	stmiami	r0!, {r0, r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
    18d0:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
    18d4:	b	163f8d8 <strspn@plt+0x163e9e8>
    18d8:	blx	13d8e4 <strspn@plt+0x13c9f4>
    18dc:	bllt	febff8e0 <strspn@plt+0xfebfe9f0>
    18e0:	ldr	r4, [r7], #1568	; 0x620
    18e4:			; <UNDEFINED> instruction: 0xf0402b07
    18e8:			; <UNDEFINED> instruction: 0xf8db8124
    18ec:	stmdbcs	r1, {r4, ip}
    18f0:	rsbhi	pc, r1, #64	; 0x40
    18f4:			; <UNDEFINED> instruction: 0x301cf8db
    18f8:			; <UNDEFINED> instruction: 0xf77f2b02
    18fc:	ldmmi	r5, {r0, r1, r3, r6, r7, r8, sl, fp, sp, pc}^
    1900:	stmdapl	r5, {r0, r2, r3, r8, sl, ip, sp, lr, pc}
    1904:	stmdaeq	ip, {r3, r8, ip, sp, lr, pc}
    1908:	movtls	pc, #51423	; 0xc8df	; <UNPREDICTABLE>
    190c:	svcmi	0x00d34478
    1910:	b	ebf914 <strspn@plt+0xebea24>
    1914:	ldrbtmi	r4, [r9], #2258	; 0x8d2
    1918:	ldrbtmi	r4, [r8], #-1151	; 0xfffffb81
    191c:			; <UNDEFINED> instruction: 0xf7ff2400
    1920:			; <UNDEFINED> instruction: 0x4643ea34
    1924:	ssatmi	r4, #9, r9, asr #12
    1928:	ands	r4, r1, sp, lsl r6
    192c:	cmpcc	r0, r1, lsl #6
    1930:	addvs	pc, r0, #1325400064	; 0x4f000000
    1934:	andls	r4, r0, #72, 12	; 0x4800000
    1938:	addvc	pc, r0, #1325400064	; 0x4f000000
    193c:	ldrmi	r9, [ip], #-1281	; 0xfffffaff
    1940:	b	a3f944 <strspn@plt+0xa3ea54>
    1944:			; <UNDEFINED> instruction: 0x46024639
    1948:			; <UNDEFINED> instruction: 0xf7ff2001
    194c:			; <UNDEFINED> instruction: 0x4631ea7e
    1950:			; <UNDEFINED> instruction: 0x3010f8db
    1954:	strvc	pc, [r0], r1, lsl #10
    1958:	sfmle	f4, 2, [r7], #652	; 0x28c
    195c:	ldr	r4, [r9, #1605]	; 0x645
    1960:	blcs	28580 <strspn@plt+0x27690>
    1964:	cfstrdge	mvd15, [r7, #-252]!	; 0xffffff04
    1968:			; <UNDEFINED> instruction: 0xf88b9b05
    196c:	blls	20d984 <strspn@plt+0x20ca94>
    1970:	tstle	r3, r1, lsl #22
    1974:	blcs	285a8 <strspn@plt+0x276b8>
    1978:	cfstrdge	mvd15, [r9, #-252]!	; 0xffffff04
    197c:	ldrcs	r4, [pc], #-2233	; 1984 <strspn@plt+0xa94>
    1980:			; <UNDEFINED> instruction: 0xf7ff4478
    1984:			; <UNDEFINED> instruction: 0xf7ffea02
    1988:	movwcs	fp, #7002	; 0x1b5a
    198c:	andscc	pc, r0, fp, asr #17
    1990:	blt	ffd7f994 <strspn@plt+0xffd7eaa4>
    1994:			; <UNDEFINED> instruction: 0x201cf8db
    1998:	stmdals	pc, {r0, r8, sp}	; <UNPREDICTABLE>
    199c:	b	fe43f9a0 <strspn@plt+0xfe43eab0>
    19a0:	vmull.p8	<illegal reg q8.5>, d0, d6
    19a4:	blls	422258 <strspn@plt+0x421368>
    19a8:			; <UNDEFINED> instruction: 0xf1a32201
    19ac:			; <UNDEFINED> instruction: 0xf8db0720
    19b0:			; <UNDEFINED> instruction: 0x4639301c
    19b4:	stmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19b8:	stmdacs	r0, {r2, r9, sl, lr}
    19bc:	andhi	pc, sp, #64	; 0x40
    19c0:	andcs	r9, r1, r0, lsl r9
    19c4:	movweq	pc, #61857	; 0xf1a1	; <UNPREDICTABLE>
    19c8:	andls	r1, r0, #35328	; 0x8a00
    19cc:	andseq	pc, r8, #1073741864	; 0x40000028
    19d0:	ldrbtmi	r4, [r9], #-2469	; 0xfffff65b
    19d4:	b	e3f9d8 <strspn@plt+0xe3eae8>
    19d8:			; <UNDEFINED> instruction: 0xf50d787c
    19dc:	teqcs	r0, r3, lsl #4
    19e0:			; <UNDEFINED> instruction: 0x4620321c
    19e4:	b	19bf9e8 <strspn@plt+0x19beaf8>
    19e8:	strmi	r7, [r2], -r3, lsl #16
    19ec:			; <UNDEFINED> instruction: 0xf0002b00
    19f0:	ldmibmi	lr, {r2, r3, r5, r6, r7, r8, pc}
    19f4:	ldrbtmi	r2, [r9], #-1
    19f8:	b	9bf9fc <strspn@plt+0x9beb0c>
    19fc:			; <UNDEFINED> instruction: 0xf7ff4630
    1a00:	strb	lr, [sp, #-2474]	; 0xfffff656
    1a04:			; <UNDEFINED> instruction: 0x301cf8db
    1a08:	ldmmi	r9, {r0, r1, r3, r4, r5, r8, fp, ip, sp, pc}
    1a0c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    1a10:	ldmib	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a14:			; <UNDEFINED> instruction: 0xf0002800
    1a18:			; <UNDEFINED> instruction: 0x4630847e
    1a1c:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a20:	vmlal.s8	q9, d0, d0
    1a24:	sfmcs	f0, 1, [r0], {72}	; 0x48
    1a28:	strbtcs	fp, [r3], #-4024	; 0xfffff048
    1a2c:	bllt	1ffa30 <strspn@plt+0x1feb40>
    1a30:	ldrbtmi	r4, [r8], #-2192	; 0xfffff770
    1a34:	ldmib	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a38:			; <UNDEFINED> instruction: 0xf43f2800
    1a3c:			; <UNDEFINED> instruction: 0xf89bad39
    1a40:	blcs	da58 <strspn@plt+0xcb68>
    1a44:	cfldrsge	mvf15, [r4, #-252]!	; 0xffffff04
    1a48:			; <UNDEFINED> instruction: 0xf88b2301
    1a4c:	str	r3, [pc, #-5]!	; 1a4f <strspn@plt+0xb5f>
    1a50:	stmmi	sl, {r0, r3, r7, r8, fp, lr}
    1a54:	ldrbtmi	r9, [r9], #-2582	; 0xfffff5ea
    1a58:			; <UNDEFINED> instruction: 0xf7ff4478
    1a5c:	usat	lr, #10, r6, lsl #19
    1a60:	ldrbtmi	r4, [r8], #-2183	; 0xfffff779
    1a64:	ldmib	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a68:	stmmi	r6, {r0, r1, r3, r8, sl, sp, lr, pc}
    1a6c:			; <UNDEFINED> instruction: 0xf7ff4478
    1a70:	blls	2fc0a8 <strspn@plt+0x2fb1b8>
    1a74:	andscc	pc, r4, fp, asr #17
    1a78:			; <UNDEFINED> instruction: 0xf89be4e9
    1a7c:	blcs	da98 <strspn@plt+0xcba8>
    1a80:	orrhi	pc, r8, r0, asr #32
    1a84:	ldrbtmi	r4, [ip], #-3200	; 0xfffff380
    1a88:			; <UNDEFINED> instruction: 0x46304276
    1a8c:	ldmib	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a90:			; <UNDEFINED> instruction: 0x4623497e
    1a94:	ldrbtmi	r9, [r9], #-2575	; 0xfffff5f1
    1a98:	ldmdami	sp!, {ip, pc}^
    1a9c:			; <UNDEFINED> instruction: 0xf7ff4478
    1aa0:			; <UNDEFINED> instruction: 0x4630e974
    1aa4:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1aa8:	stmdacs	r0, {r2, r9, sl, lr}
    1aac:	cfldrsge	mvf15, [r4, #252]	; 0xfc
    1ab0:	ldcls	7, cr14, [r0], {185}	; 0xb9
    1ab4:			; <UNDEFINED> instruction: 0xf8db2300
    1ab8:	ldrbmi	r0, [r2], -r0, lsr #32
    1abc:			; <UNDEFINED> instruction: 0xf8444619
    1ac0:			; <UNDEFINED> instruction: 0xf7ff3c2c
    1ac4:	strmi	lr, [r7], -r4, lsl #20
    1ac8:			; <UNDEFINED> instruction: 0xf0002800
    1acc:			; <UNDEFINED> instruction: 0xf8db8344
    1ad0:			; <UNDEFINED> instruction: 0x4602101c
    1ad4:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
    1ad8:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    1adc:			; <UNDEFINED> instruction: 0xf8cd4630
    1ae0:	mrsls	r8, (UNDEF: 1)
    1ae4:			; <UNDEFINED> instruction: 0x1014f8db
    1ae8:	ldmdb	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1aec:	stmdacs	r0, {r2, r9, sl, lr}
    1af0:	andhi	pc, r4, #64	; 0x40
    1af4:			; <UNDEFINED> instruction: 0xa014f8db
    1af8:	svceq	0x0002f1ba
    1afc:	rscshi	pc, r3, #0
    1b00:	ldrdcc	pc, [ip], -fp
    1b04:			; <UNDEFINED> instruction: 0xf8d7683a
    1b08:	blt	4a5b20 <strspn@plt+0x4a4c30>
    1b0c:	blx	fe666728 <strspn@plt+0xfe665838>
    1b10:	blcs	4013c <strspn@plt+0x3f24c>
    1b14:	subshi	pc, r3, #0
    1b18:	vqrdmulh.s<illegal width 8>	d18, d0, d1
    1b1c:	blcs	a2ce4 <strspn@plt+0xa1df4>
    1b20:	tsteq	r8, r9, lsl #2	; <UNPREDICTABLE>
    1b24:	svclt	0x00144638
    1b28:	andcs	r4, r1, #44040192	; 0x2a00000
    1b2c:	ldmdb	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b30:	ldmdami	r8, {r0, r1, r6, r8, sl, sp, lr, pc}^
    1b34:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
    1b38:	stmdb	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b3c:			; <UNDEFINED> instruction: 0xf8d2f001
    1b40:	blt	1f7fb44 <strspn@plt+0x1f7ec54>
    1b44:	strcs	r4, [r1], #-2132	; 0xfffff7ac
    1b48:			; <UNDEFINED> instruction: 0xf7ff4478
    1b4c:			; <UNDEFINED> instruction: 0xf001e91e
    1b50:			; <UNDEFINED> instruction: 0xf7fff8c9
    1b54:			; <UNDEFINED> instruction: 0x4645ba74
    1b58:	bhi	43d3c0 <strspn@plt+0x43c4d0>
    1b5c:	ldmdami	r0, {r0, r1, r2, r3, r6, r8, r9, fp, lr}^
    1b60:			; <UNDEFINED> instruction: 0xf103447b
    1b64:	ldrbtmi	r0, [r8], #-276	; 0xfffffeec
    1b68:	andeq	lr, r8, #168960	; 0x29400
    1b6c:			; <UNDEFINED> instruction: 0xf7ff3201
    1b70:	strbt	lr, [r0], -ip, lsl #18
    1b74:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx5
    1b78:	blmi	12a43c0 <strspn@plt+0x12a34d0>
    1b7c:	ldrbtmi	r4, [fp], #-2122	; 0xfffff7b6
    1b80:	tsteq	r4, r3, lsl #2	; <UNPREDICTABLE>
    1b84:	bl	fe952d6c <strspn@plt+0xfe951e7c>
    1b88:	andcc	r0, r1, #8, 4	; 0x80000000
    1b8c:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1b90:	svclt	0x0000e651
    1b94:	andeq	r5, r1, r6
    1b98:	andeq	r0, r0, r0, asr #1
    1b9c:			; <UNDEFINED> instruction: 0x00014fb2
    1ba0:	andeq	r5, r1, r6, ror r0
    1ba4:	andeq	r2, r0, ip, lsl #12
    1ba8:	ldrdeq	r4, [r1], -r0
    1bac:	andeq	r2, r0, r2, lsl #16
    1bb0:	ldrdeq	r0, [r0], -ip
    1bb4:	andeq	r1, r0, r6, ror #27
    1bb8:	andeq	r2, r0, r0, lsl #9
    1bbc:	andeq	r2, r0, r0, ror #9
    1bc0:	andeq	r2, r0, r2, asr #10
    1bc4:	andeq	r2, r0, r6, lsr r5
    1bc8:	andeq	r2, r0, r6, lsl r6
    1bcc:	andeq	r1, r0, lr, ror #25
    1bd0:	andeq	r1, r0, r2, asr ip
    1bd4:	andeq	r2, r0, lr, lsl r4
    1bd8:	andeq	r2, r0, r4, lsl r3
    1bdc:	ldrdeq	r2, [r0], -r4
    1be0:	andeq	r1, r0, lr, ror #23
    1be4:	andeq	r2, r0, r2, asr r3
    1be8:	andeq	r2, r0, r8, ror r2
    1bec:	andeq	r2, r0, ip, ror #4
    1bf0:	andeq	r0, r0, r4, asr #1
    1bf4:	andeq	r2, r0, ip, asr #9
    1bf8:	strdeq	r4, [r1], -r6
    1bfc:	andeq	r2, r0, lr, ror #24
    1c00:	andeq	r3, r0, r8, lsr #11
    1c04:	andeq	r1, r0, r8, lsl r8
    1c08:	andeq	r2, r0, r6, ror r0
    1c0c:	strdeq	r1, [r0], -r0
    1c10:	muleq	r0, ip, r0
    1c14:	andeq	r1, r0, r6, lsr r7
    1c18:	muleq	r0, ip, sp
    1c1c:	ldrdeq	r2, [r0], -r6
    1c20:	strdeq	r2, [r0], -r0
    1c24:	strdeq	r2, [r0], -lr
    1c28:	andeq	r3, r0, sl, lsl r7
    1c2c:	andeq	r1, r0, r8, lsl #31
    1c30:	andeq	r2, r0, r6, lsl r0
    1c34:	andeq	r0, r0, ip, asr #1
    1c38:	andeq	r3, r0, ip, asr #13
    1c3c:	andeq	r1, r0, r6, lsl #30
    1c40:	andeq	r2, r0, r0, lsl r0
    1c44:	andeq	r2, r0, r4, lsr #9
    1c48:	andeq	r3, r0, ip, ror r6
    1c4c:	andeq	r1, r0, r6, asr #30
    1c50:	andeq	r2, r0, r6, ror #12
    1c54:	muleq	r0, r4, r8
    1c58:	andeq	r2, r0, lr, ror #17
    1c5c:	strdeq	r2, [r0], -r4
    1c60:	andeq	r2, r0, sl, asr #17
    1c64:	andeq	r2, r0, r0, ror #11
    1c68:	andeq	r2, r0, r2, ror r8
    1c6c:	andeq	r2, r0, r6, ror #16
    1c70:	andeq	r3, r0, sl, ror r0
    1c74:	andeq	r2, r0, sl, lsl #17
    1c78:	andeq	r3, r0, r6, ror #9
    1c7c:	muleq	r0, r8, ip
    1c80:	andeq	r2, r0, sl, lsl #14
    1c84:	ldrdeq	r2, [r0], -ip
    1c88:	andeq	r1, r0, r6, lsl fp
    1c8c:	andeq	r2, r0, sl, ror r7
    1c90:	andeq	r2, r0, r8, lsr r8
    1c94:	andeq	r2, r0, sl, lsr #11
    1c98:	ldrdeq	r2, [r0], -r8
    1c9c:	ldrdeq	r3, [r0], -ip
    1ca0:	andeq	r1, r0, r6, lsr #25
    1ca4:			; <UNDEFINED> instruction: 0x000033be
    1ca8:	andeq	r1, r0, r0, lsr #25
    1cac:			; <UNDEFINED> instruction: 0xffd4f000
    1cb0:	strtmi	r4, [r1], -r3, lsr #12
    1cb4:			; <UNDEFINED> instruction: 0x46054652
    1cb8:	ldrdeq	pc, [r0], -fp	; <UNPREDICTABLE>
    1cbc:	stmdb	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1cc0:	stmdacs	r0, {r2, r9, sl, lr}
    1cc4:	movthi	pc, #45056	; 0xb000	; <UNPREDICTABLE>
    1cc8:	ldmib	fp, {r4, fp, ip, pc}^
    1ccc:			; <UNDEFINED> instruction: 0xf1a0120c
    1cd0:	blt	243978 <strspn@plt+0x242a88>
    1cd4:			; <UNDEFINED> instruction: 0x463bba12
    1cd8:	stccs	8, cr15, [r8], #-256	; 0xffffff00
    1cdc:	sxtahmi	r6, ip, r9
    1ce0:	rsbvs	ip, r1, r3, lsl #22
    1ce4:	eorvs	r9, r0, r0, lsl r9
    1ce8:	movwcs	lr, #59867	; 0xe9db
    1cec:	blt	4b0560 <strspn@plt+0x4af670>
    1cf0:	stccc	8, cr15, [r8], #-260	; 0xfffffefc
    1cf4:	ldm	ip!, {r1, r3, r4, r5, r6, sp, lr}
    1cf8:	adcvs	r0, r0, r3
    1cfc:	mulcc	r3, fp, r8
    1d00:	tstlt	fp, r1, ror #1
    1d04:			; <UNDEFINED> instruction: 0xf0437c63
    1d08:	strbtvc	r0, [r3], #-770	; 0xfffffcfe
    1d0c:	mulcc	r2, fp, r8
    1d10:	stfvcp	f3, [r3], #-108	; 0xffffff94
    1d14:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    1d18:			; <UNDEFINED> instruction: 0xf8db7463
    1d1c:	stccs	0, cr3, [r0, #-144]	; 0xffffff70
    1d20:	rsbhi	fp, r3, #372736	; 0x5b000
    1d24:	mrshi	pc, SPSR_irq	; <UNPREDICTABLE>
    1d28:			; <UNDEFINED> instruction: 0xf8db2518
    1d2c:	smladcs	r1, ip, r0, r3
    1d30:	andcs	r9, r0, #0, 8
    1d34:	tstcs	r7, r1, lsl #10
    1d38:	ldrtmi	r9, [r0], -r3, lsl #6
    1d3c:			; <UNDEFINED> instruction: 0xf8db9702
    1d40:			; <UNDEFINED> instruction: 0xf7ff3028
    1d44:	strmi	lr, [r4], -r8, lsl #17
    1d48:			; <UNDEFINED> instruction: 0xf0402800
    1d4c:			; <UNDEFINED> instruction: 0xf8db8116
    1d50:	blcs	ddc8 <strspn@plt+0xced8>
    1d54:	cfldrsge	mvf15, [r1], #-252	; 0xffffff04
    1d58:	sbfxeq	pc, pc, #17, #5
    1d5c:			; <UNDEFINED> instruction: 0xf7ff4478
    1d60:	strt	lr, [sl], #-2068	; 0xfffff7ec
    1d64:			; <UNDEFINED> instruction: 0x079cf8df
    1d68:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
    1d6c:	stmda	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d70:	stmdblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d74:			; <UNDEFINED> instruction: 0x0790f8df
    1d78:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    1d7c:	stmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1d80:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d84:			; <UNDEFINED> instruction: 0x0784f8df
    1d88:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    1d8c:	svc	0x00fcf7fe
    1d90:	ldmdblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1d94:			; <UNDEFINED> instruction: 0x4778f8df
    1d98:			; <UNDEFINED> instruction: 0xe675447c
    1d9c:			; <UNDEFINED> instruction: 0xf8df182b
    1da0:			; <UNDEFINED> instruction: 0xf8df1774
    1da4:			; <UNDEFINED> instruction: 0x465a0774
    1da8:	andcc	r3, r1, #67108864	; 0x4000000
    1dac:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    1db0:	svc	0x00eaf7fe
    1db4:			; <UNDEFINED> instruction: 0xf8dfe539
    1db8:	ldrcs	r0, [pc], #-1892	; 1dc0 <strspn@plt+0xed0>
    1dbc:			; <UNDEFINED> instruction: 0xf7fe4478
    1dc0:			; <UNDEFINED> instruction: 0xf000efe4
    1dc4:			; <UNDEFINED> instruction: 0xf7ffff8f
    1dc8:			; <UNDEFINED> instruction: 0xf8dfb93a
    1dcc:			; <UNDEFINED> instruction: 0x46221754
    1dd0:	ldrbtmi	r2, [r9], #-1
    1dd4:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1dd8:			; <UNDEFINED> instruction: 0xf8dfe610
    1ddc:	andcs	r2, r1, r8, asr #14
    1de0:			; <UNDEFINED> instruction: 0x1744f8df
    1de4:	ldrbtmi	r9, [sl], #-2831	; 0xfffff4f1
    1de8:			; <UNDEFINED> instruction: 0xf7ff4479
    1dec:	stccs	8, cr14, [r0], {46}	; 0x2e
    1df0:	orrshi	pc, r6, r0, asr #5
    1df4:			; <UNDEFINED> instruction: 0xf7ff200a
    1df8:	str	lr, [lr], -r2, lsr #16
    1dfc:			; <UNDEFINED> instruction: 0x46304276
    1e00:	ldmda	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e04:			; <UNDEFINED> instruction: 0x1724f8df
    1e08:	ldrbtmi	r9, [r9], #-2575	; 0xfffff5f1
    1e0c:			; <UNDEFINED> instruction: 0xf8df4603
    1e10:	ldrbtmi	r0, [r8], #-1824	; 0xfffff8e0
    1e14:	svc	0x00b8f7fe
    1e18:			; <UNDEFINED> instruction: 0xf7ff4630
    1e1c:	strmi	lr, [r4], -r2, lsr #16
    1e20:			; <UNDEFINED> instruction: 0xf43f2800
    1e24:	ldrb	sl, [lr, #3033]!	; 0xbd9
    1e28:			; <UNDEFINED> instruction: 0x0708f8df
    1e2c:	ldrbtmi	r2, [r8], #-1055	; 0xfffffbe1
    1e30:	svc	0x00aaf7fe
    1e34:			; <UNDEFINED> instruction: 0xff56f000
    1e38:	stmdblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e3c:	usatne	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    1e40:			; <UNDEFINED> instruction: 0xf8df465b
    1e44:	movwcc	r0, #5880	; 0x16f8
    1e48:	ldrbtmi	r9, [r9], #-2569	; 0xfffff5f7
    1e4c:			; <UNDEFINED> instruction: 0xf7fe4478
    1e50:	strbt	lr, [sl], #3996	; 0xf9c
    1e54:	movwpl	pc, #17677	; 0x450d	; <UNPREDICTABLE>
    1e58:	usatne	pc, #4, pc, asr #17	; <UNPREDICTABLE>
    1e5c:	movwls	r3, #37644	; 0x930c
    1e60:	andls	r4, r1, r9, ror r4
    1e64:	movtcs	r4, #1565	; 0x61d
    1e68:	ldrtmi	r9, [sl], -r0, lsl #2
    1e6c:	ldrmi	r4, [r9], -r8, lsr #12
    1e70:	ldmda	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1e74:	bllt	fe67fe78 <strspn@plt+0xfe67ef88>
    1e78:	strtmi	r7, [sl], -r3, lsr #26
    1e7c:			; <UNDEFINED> instruction: 0xf104990a
    1e80:			; <UNDEFINED> instruction: 0xf043001c
    1e84:	strvc	r0, [r3, #-776]!	; 0xfffffcf8
    1e88:			; <UNDEFINED> instruction: 0xf7fe3108
    1e8c:	blt	afdc0c <strspn@plt+0xafcd1c>
    1e90:			; <UNDEFINED> instruction: 0x61a3351c
    1e94:	bllt	17ffe98 <strspn@plt+0x17fefa8>
    1e98:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
    1e9c:			; <UNDEFINED> instruction: 0xf8dd2301
    1ea0:			; <UNDEFINED> instruction: 0xf8dfb01c
    1ea4:	ldrbtmi	r0, [r9], #-1700	; 0xfffff95c
    1ea8:	ldrbtmi	r3, [r8], #-276	; 0xfffffeec
    1eac:	andscc	pc, r0, fp, asr #17
    1eb0:	svc	0x006af7fe
    1eb4:	submi	lr, r0, #-1090519040	; 0xbf000000
    1eb8:	svc	0x00def7fe
    1ebc:			; <UNDEFINED> instruction: 0xf8df4601
    1ec0:	ldrbtmi	r0, [r8], #-1676	; 0xfffff974
    1ec4:	svc	0x0060f7fe
    1ec8:	cfstr32cs	mvfx14, [r9], {173}	; 0xad
    1ecc:	rsbhi	pc, sl, #0
    1ed0:			; <UNDEFINED> instruction: 0xf0002c05
    1ed4:			; <UNDEFINED> instruction: 0xf50d8260
    1ed8:			; <UNDEFINED> instruction: 0xf8db5205
    1edc:	andcc	r3, ip, #28
    1ee0:			; <UNDEFINED> instruction: 0x46202150
    1ee4:			; <UNDEFINED> instruction: 0xf7fe9205
    1ee8:			; <UNDEFINED> instruction: 0xf8dfefda
    1eec:	bls	143884 <strspn@plt+0x142994>
    1ef0:	ldrbtmi	r9, [r8], #-2313	; 0xfffff6f7
    1ef4:	svc	0x0048f7fe
    1ef8:	bllt	17ffefc <strspn@plt+0x17ff00c>
    1efc:			; <UNDEFINED> instruction: 0x5014f8db
    1f00:	vpadd.f32	d2, d0, d7
    1f04:			; <UNDEFINED> instruction: 0xf50d821d
    1f08:			; <UNDEFINED> instruction: 0xf8df5204
    1f0c:	andcc	r3, ip, #72, 12	; 0x4800000
    1f10:	ldrbtmi	r9, [fp], #-521	; 0xfffffdf7
    1f14:	ldrmi	r2, [r0], -r0, asr #2
    1f18:			; <UNDEFINED> instruction: 0x263cf8df
    1f1c:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    1f20:			; <UNDEFINED> instruction: 0xf7fe447a
    1f24:	stccs	15, cr14, [r9], {122}	; 0x7a
    1f28:	andhi	pc, r3, #0
    1f2c:			; <UNDEFINED> instruction: 0xf0002c05
    1f30:			; <UNDEFINED> instruction: 0xf50d81f9
    1f34:			; <UNDEFINED> instruction: 0xf8db5205
    1f38:	andcc	r3, ip, #28
    1f3c:			; <UNDEFINED> instruction: 0x46202150
    1f40:			; <UNDEFINED> instruction: 0xf7fe9205
    1f44:			; <UNDEFINED> instruction: 0xf8dfefac
    1f48:	bls	1437a0 <strspn@plt+0x1428b0>
    1f4c:	ldrbtmi	r9, [r8], #-2313	; 0xfffff6f7
    1f50:	svc	0x001af7fe
    1f54:	bllt	c7ff58 <strspn@plt+0xc7f068>
    1f58:			; <UNDEFINED> instruction: 0x1604f8df
    1f5c:			; <UNDEFINED> instruction: 0x0604f8df
    1f60:			; <UNDEFINED> instruction: 0xf8db4479
    1f64:	cmpcc	r8, r0, lsr #32
    1f68:			; <UNDEFINED> instruction: 0xf7fe4478
    1f6c:	andcs	lr, ip, lr, lsl #30
    1f70:	svc	0x0076f7fe
    1f74:			; <UNDEFINED> instruction: 0xf7ff4604
    1f78:	stmdacs	r9, {r1, r2, r5, r8, r9, fp, ip, sp, pc}
    1f7c:	andshi	pc, r9, #0
    1f80:			; <UNDEFINED> instruction: 0xf0002805
    1f84:			; <UNDEFINED> instruction: 0xf50d81c2
    1f88:			; <UNDEFINED> instruction: 0xf8db5505
    1f8c:	strcc	r3, [ip, #-28]	; 0xffffffe4
    1f90:			; <UNDEFINED> instruction: 0x462a2150
    1f94:	svc	0x0082f7fe
    1f98:	strbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    1f9c:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    1fa0:	mrc	7, 7, APSR_nzcv, cr2, cr14, {7}
    1fa4:	bllt	27ffa8 <strspn@plt+0x27f0b8>
    1fa8:	strtmi	r9, [sl], -sl, lsl #18
    1fac:	andseq	pc, r8, r4, lsl #2
    1fb0:			; <UNDEFINED> instruction: 0xf7fe3108
    1fb4:	blt	afdae4 <strspn@plt+0xafcbf4>
    1fb8:	cmnvs	r3, r8, lsl r5
    1fbc:			; <UNDEFINED> instruction: 0xf1bae6b5
    1fc0:			; <UNDEFINED> instruction: 0xf0000f00
    1fc4:			; <UNDEFINED> instruction: 0xf1ba80df
    1fc8:			; <UNDEFINED> instruction: 0xf0000f01
    1fcc:			; <UNDEFINED> instruction: 0xf1ba8244
    1fd0:			; <UNDEFINED> instruction: 0xf47f0f03
    1fd4:			; <UNDEFINED> instruction: 0xf8dfaaf2
    1fd8:			; <UNDEFINED> instruction: 0x46401594
    1fdc:			; <UNDEFINED> instruction: 0xf7fe4479
    1fe0:			; <UNDEFINED> instruction: 0xf1b9ef34
    1fe4:			; <UNDEFINED> instruction: 0xf0000f00
    1fe8:			; <UNDEFINED> instruction: 0xf8df8227
    1fec:	strcc	r3, [r8, -r4, lsl #11]
    1ff0:	strge	pc, [r0, #2271]	; 0x8df
    1ff4:	ldrbtmi	r4, [sl], #1147	; 0x47b
    1ff8:	bcc	43d820 <strspn@plt+0x43c930>
    1ffc:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    2000:	mcr	4, 0, r4, cr8, cr11, {3}
    2004:			; <UNDEFINED> instruction: 0x465b3a90
    2008:	ldrmi	r4, [ip], -r3, lsr #13
    200c:			; <UNDEFINED> instruction: 0xf8dfe043
    2010:	ldrbtmi	r0, [r8], #-1388	; 0xfffffa94
    2014:	mrc	7, 6, APSR_nzcv, cr0, cr14, {7}
    2018:			; <UNDEFINED> instruction: 0x07da7b3b
    201c:	adchi	pc, ip, r0, asr #2
    2020:	ldrbeq	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    2024:			; <UNDEFINED> instruction: 0xf7fe4478
    2028:	blvc	1ebdb50 <strspn@plt+0x1ebcc60>
    202c:			; <UNDEFINED> instruction: 0xf0400912
    2030:			; <UNDEFINED> instruction: 0xf8df81ce
    2034:	andcs	r1, r1, r0, asr r5
    2038:			; <UNDEFINED> instruction: 0xf7fe4479
    203c:	blvc	1ebdc5c <strspn@plt+0x1ebcd6c>
    2040:			; <UNDEFINED> instruction: 0xf8df2001
    2044:			; <UNDEFINED> instruction: 0xf0023544
    2048:			; <UNDEFINED> instruction: 0xf8df020f
    204c:	ldrbtmi	r1, [fp], #-1344	; 0xfffffac0
    2050:	orreq	lr, r2, #3072	; 0xc00
    2054:	bvs	693240 <strspn@plt+0x692350>
    2058:	mrc	7, 7, APSR_nzcv, cr6, cr14, {7}
    205c:	ldcle	13, cr2, [r6, #-0]
    2060:	streq	pc, [ip, #-2271]!	; 0xfffff721
    2064:	movwpl	pc, #21773	; 0x550d	; <UNPREDICTABLE>
    2068:	strtmi	r3, [sl], -ip, lsl #6
    206c:	orrvs	pc, r0, pc, asr #8
    2070:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    2074:			; <UNDEFINED> instruction: 0xf1071300
    2078:	movwcs	r0, #4376	; 0x1118
    207c:	mcr	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    2080:	ldrne	pc, [r0, #-2271]	; 0xfffff721
    2084:			; <UNDEFINED> instruction: 0x46024479
    2088:			; <UNDEFINED> instruction: 0xf7fe2001
    208c:	blls	17dc0c <strspn@plt+0x17cd1c>
    2090:	strbmi	r4, [r3], #-1095	; 0xfffffbb9
    2094:	blls	166cb0 <strspn@plt+0x165dc0>
    2098:	vqrshl.u8	d20, d9, d16
    209c:	blls	42271c <strspn@plt+0x42182c>
    20a0:	ldmdavs	r9!, {r3, r4, r5, fp, sp, lr}^
    20a4:	ldmdbvs	sp!, {r3, r5, r8, r9, fp, ip, sp}^
    20a8:	andgt	r4, r3, #27262976	; 0x1a00000
    20ac:	ldmdavs	sl, {r0, r4, r6, r9, sl, lr}^
    20b0:	blls	40a0bc <strspn@plt+0x4091cc>
    20b4:	blt	4b0970 <strspn@plt+0x4afa80>
    20b8:	ldmdaeq	r8, {r0, r2, r8, ip, sp, lr, pc}
    20bc:	stccc	8, cr15, [r8], #-332	; 0xfffffeb4
    20c0:			; <UNDEFINED> instruction: 0xf7feba1b
    20c4:	blvc	efdbd4 <strspn@plt+0xefcce4>
    20c8:	strtle	r0, [r0], #1945	; 0x799
    20cc:	beq	43d934 <strspn@plt+0x43ca44>
    20d0:	mrc	7, 3, APSR_nzcv, cr2, cr14, {7}
    20d4:			; <UNDEFINED> instruction: 0xee188a7a
    20d8:	mulcs	r1, r0, sl
    20dc:	addslt	fp, r2, #335872	; 0x52000
    20e0:	mrc	7, 5, APSR_nzcv, cr2, cr14, {7}
    20e4:	ldmdavc	r9!, {r3, r4, r7, r8, r9, sl, sp, lr, pc}^
    20e8:			; <UNDEFINED> instruction: 0xf0402908
    20ec:			; <UNDEFINED> instruction: 0xf8db8103
    20f0:	blcs	e128 <strspn@plt+0xd238>
    20f4:			; <UNDEFINED> instruction: 0x4642d077
    20f8:			; <UNDEFINED> instruction: 0xf7fe4638
    20fc:			; <UNDEFINED> instruction: 0xf7ffee52
    2100:	submi	fp, r4, #92, 20	; 0x5c000
    2104:			; <UNDEFINED> instruction: 0xf7fe4620
    2108:			; <UNDEFINED> instruction: 0x4601eeb8
    210c:	streq	pc, [r8], #2271	; 0x8df
    2110:			; <UNDEFINED> instruction: 0xf7fe4478
    2114:			; <UNDEFINED> instruction: 0x4620ee3a
    2118:	mcr	7, 5, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    211c:	str	r4, [r2], #1540	; 0x604
    2120:	strtmi	r4, [r0], -r4, ror #4
    2124:	mcr	7, 5, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    2128:	ldrbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    212c:			; <UNDEFINED> instruction: 0x46024479
    2130:			; <UNDEFINED> instruction: 0xf7fe2001
    2134:	strtmi	lr, [r0], -sl, lsl #29
    2138:	mrc	7, 4, APSR_nzcv, cr2, cr14, {7}
    213c:	stmdacs	r0, {r2, r9, sl, lr}
    2140:	bge	113f244 <strspn@plt+0x113e354>
    2144:			; <UNDEFINED> instruction: 0xf8dfe469
    2148:	stmdbls	r9, {r3, r4, r6, sl}
    214c:			; <UNDEFINED> instruction: 0xf7fe4478
    2150:			; <UNDEFINED> instruction: 0xf7ffee1c
    2154:			; <UNDEFINED> instruction: 0xf8dfba32
    2158:			; <UNDEFINED> instruction: 0xf8df144c
    215c:	ldrbtmi	r0, [r9], #-1100	; 0xfffffbb4
    2160:	ldrdcs	pc, [r0], -fp	; <UNPREDICTABLE>
    2164:	ldrbtmi	r3, [r8], #-296	; 0xfffffed8
    2168:	mcr	7, 0, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
    216c:			; <UNDEFINED> instruction: 0xf7fe200c
    2170:			; <UNDEFINED> instruction: 0x4604ee78
    2174:	blt	a00178 <strspn@plt+0x9ff288>
    2178:	ldrteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    217c:			; <UNDEFINED> instruction: 0xf7fe4478
    2180:			; <UNDEFINED> instruction: 0xe76bee1c
    2184:	strtne	pc, [r8], #-2271	; 0xfffff721
    2188:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    218c:	mrc	7, 2, APSR_nzcv, cr12, cr14, {7}
    2190:	svceq	0x0007f1b9
    2194:	msrhi	(UNDEF: 59), r0
    2198:	stmibeq	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
    219c:	svceq	0x0001f1b9
    21a0:	msrhi	CPSR_, r0
    21a4:	strne	pc, [ip], #-2271	; 0xfffff721
    21a8:	strbmi	r4, [sl], -r0, asr #12
    21ac:			; <UNDEFINED> instruction: 0xf7fe4479
    21b0:			; <UNDEFINED> instruction: 0xf8dfee4c
    21b4:	strcc	r5, [r8, -r4, lsl #8]
    21b8:	stmdaeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}^
    21bc:	ldmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
    21c0:	ldmdavs	r9!, {r0, r1, r6, r9, sl, lr}^
    21c4:	beq	7e5f4 <strspn@plt+0x7d704>
    21c8:	movwgt	r3, #14088	; 0x3708
    21cc:			; <UNDEFINED> instruction: 0xf8d84603
    21d0:	blt	6ca1e8 <strspn@plt+0x6c92f8>
    21d4:	andcs	r4, r1, r9, lsr #12
    21d8:			; <UNDEFINED> instruction: 0xf7feba12
    21dc:	ldrbmi	lr, [r1, #3638]	; 0xe36
    21e0:			; <UNDEFINED> instruction: 0xf7ffdced
    21e4:	ldmmi	r5!, {r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}^
    21e8:			; <UNDEFINED> instruction: 0xf7fe4478
    21ec:			; <UNDEFINED> instruction: 0xf997ede6
    21f0:	ldmibmi	r3!, {r1, sp}^
    21f4:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    21f8:			; <UNDEFINED> instruction: 0xf7fe0fd2
    21fc:	ldmvc	sl!, {r1, r2, r5, r9, sl, fp, sp, lr, pc}
    2200:			; <UNDEFINED> instruction: 0x464049f0
    2204:	andne	pc, r0, #134217731	; 0x8000003
    2208:			; <UNDEFINED> instruction: 0xf7fe4479
    220c:	ldmvc	sl!, {r1, r2, r3, r4, r9, sl, fp, sp, lr, pc}
    2210:	strbmi	r4, [r0], -sp, ror #19
    2214:	sbceq	pc, r0, #134217731	; 0x8000003
    2218:			; <UNDEFINED> instruction: 0xf7fe4479
    221c:	ldmvc	sl!, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
    2220:	strbmi	r4, [r0], -sl, ror #19
    2224:	addeq	pc, r0, #134217731	; 0x8000003
    2228:			; <UNDEFINED> instruction: 0xf7fe4479
    222c:	ldmvc	sl!, {r1, r2, r3, r9, sl, fp, sp, lr, pc}
    2230:	strbmi	r4, [r0], -r7, ror #19
    2234:	andeq	pc, r1, #2
    2238:			; <UNDEFINED> instruction: 0xf7fe4479
    223c:			; <UNDEFINED> instruction: 0xf997ee06
    2240:	stmibmi	r4!, {r0, r1, sp}^
    2244:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    2248:			; <UNDEFINED> instruction: 0xf7fe0fd2
    224c:	ldmvc	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    2250:	strbmi	r4, [r0], -r1, ror #19
    2254:	andne	pc, r2, #134217731	; 0x8000003
    2258:			; <UNDEFINED> instruction: 0xf7fe4479
    225c:	ldmvc	sl!, {r1, r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
    2260:			; <UNDEFINED> instruction: 0x464049de
    2264:	andeq	pc, r1, #2
    2268:			; <UNDEFINED> instruction: 0xf7fe4479
    226c:			; <UNDEFINED> instruction: 0xf997edee
    2270:	blcs	e284 <strspn@plt+0xd394>
    2274:	stmibge	r1!, {r0, r1, r2, r3, r4, r5, r7, r9, sl, ip, sp, lr, pc}
    2278:	ldrbtmi	r4, [r8], #-2265	; 0xfffff727
    227c:	ldc	7, cr15, [ip, #1016]	; 0x3f8
    2280:	mulcc	r4, r7, r9
    2284:			; <UNDEFINED> instruction: 0x464049d7
    2288:	ldrbtmi	r4, [r9], #-2775	; 0xfffff529
    228c:	ldrbtmi	r0, [sl], #-4059	; 0xfffff025
    2290:			; <UNDEFINED> instruction: 0xf7fe9105
    2294:	ldmdbvc	fp!, {r1, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    2298:			; <UNDEFINED> instruction: 0x46404ad4
    229c:			; <UNDEFINED> instruction: 0xf3c39905
    22a0:	ldrbtmi	r1, [sl], #-896	; 0xfffffc80
    22a4:	ldcl	7, cr15, [r0, #1016]	; 0x3f8
    22a8:	bmi	ff46079c <strspn@plt+0xff45f8ac>
    22ac:	stmdbls	r5, {r6, r9, sl, lr}
    22b0:	movtne	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    22b4:			; <UNDEFINED> instruction: 0xf7fe447a
    22b8:	ldmdbvc	fp!, {r3, r6, r7, r8, sl, fp, sp, lr, pc}
    22bc:	strbmi	r4, [r0], -sp, asr #21
    22c0:			; <UNDEFINED> instruction: 0xf3c39905
    22c4:	ldrbtmi	r0, [sl], #-960	; 0xfffffc40
    22c8:	ldc	7, cr15, [lr, #1016]!	; 0x3f8
    22cc:	bmi	ff2a07c0 <strspn@plt+0xff29f8d0>
    22d0:	stmdbls	r5, {r6, r9, sl, lr}
    22d4:	movteq	pc, #963	; 0x3c3	; <UNPREDICTABLE>
    22d8:			; <UNDEFINED> instruction: 0xf7fe447a
    22dc:	ldmdbvc	fp!, {r1, r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}^
    22e0:	strbmi	r4, [r0], -r6, asr #21
    22e4:			; <UNDEFINED> instruction: 0xf0039905
    22e8:	ldrbtmi	r0, [sl], #-769	; 0xfffffcff
    22ec:	stc	7, cr15, [ip, #1016]!	; 0x3f8
    22f0:	stmdblt	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    22f4:	ldrbtmi	r4, [r8], #-2242	; 0xfffff73e
    22f8:	stcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    22fc:	ldrdcc	pc, [ip], -fp
    2300:	cmple	ip, r0, lsl #22
    2304:			; <UNDEFINED> instruction: 0xf7ff2461
    2308:	ldmmi	lr!, {r3, r4, r6, r8, fp, ip, sp, pc}
    230c:			; <UNDEFINED> instruction: 0xf7fe4478
    2310:			; <UNDEFINED> instruction: 0xf7ffed3c
    2314:	ldmmi	ip!, {r1, r4, r6, r8, fp, ip, sp, pc}
    2318:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    231c:	ldc	7, cr15, [r4, #-1016]!	; 0xfffffc08
    2320:	bllt	1f00324 <strspn@plt+0x1eff434>
    2324:	stmdbls	r9, {r0, r3, r4, r5, r7, fp, lr}
    2328:			; <UNDEFINED> instruction: 0xf7fe4478
    232c:			; <UNDEFINED> instruction: 0xf7ffed2e
    2330:	ldmmi	r7!, {r2, r6, r8, fp, ip, sp, pc}
    2334:	ldrbtmi	r9, [r8], #-2313	; 0xfffff6f7
    2338:	stc	7, cr15, [r6, #-1016]!	; 0xfffffc08
    233c:	ldmdblt	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2340:	movwpl	pc, #17677	; 0x450d	; <UNPREDICTABLE>
    2344:	movwcc	r4, #51635	; 0xc9b3
    2348:	ldrbtmi	r9, [r9], #-777	; 0xfffffcf7
    234c:	ldrmi	r4, [r8], -r2, asr #12
    2350:	tstls	r0, r0, asr #6
    2354:	strls	r4, [r1, #-1561]	; 0xfffff9e7
    2358:	stcl	7, cr15, [r4, #1016]	; 0x3f8
    235c:	stmibmi	lr!, {r0, r1, r5, r6, r7, r8, sl, sp, lr, pc}
    2360:	ldrbtmi	r4, [r9], #-2222	; 0xfffff752
    2364:	ldrdcs	pc, [r0], -fp	; <UNPREDICTABLE>
    2368:	ldrbtmi	r3, [r8], #-308	; 0xfffffecc
    236c:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    2370:			; <UNDEFINED> instruction: 0xf7fe200c
    2374:			; <UNDEFINED> instruction: 0x4604ed76
    2378:	stmdblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    237c:	bl	fea54a24 <strspn@plt+0xfea53b34>
    2380:	stmiami	r8!, {r1, r2, r8, r9}
    2384:	movwcc	r4, #5722	; 0x165a
    2388:	ldrbtmi	r3, [r9], #-513	; 0xfffffdff
    238c:			; <UNDEFINED> instruction: 0xf7fe4478
    2390:			; <UNDEFINED> instruction: 0xf7ffecfc
    2394:	stmiami	r4!, {r1, r3, r6, r9, fp, ip, sp, pc}
    2398:	ldrbtmi	r9, [r8], #-2313	; 0xfffff6f7
    239c:	ldcl	7, cr15, [r4], #1016	; 0x3f8
    23a0:	stmdblt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    23a4:	stmdbls	r9, {r0, r5, r7, fp, lr}
    23a8:			; <UNDEFINED> instruction: 0xf7fe4478
    23ac:			; <UNDEFINED> instruction: 0xf7ffecee
    23b0:	ldmmi	pc, {r2, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
    23b4:			; <UNDEFINED> instruction: 0xf7fe4478
    23b8:			; <UNDEFINED> instruction: 0xf7ffece8
    23bc:	ldmdavc	r9!, {r1, r2, r3, r4, r5, r6, r7, fp, ip, sp, pc}^
    23c0:	ldrtmi	r4, [r8], -r2, asr #12
    23c4:			; <UNDEFINED> instruction: 0xf7fe2461
    23c8:			; <UNDEFINED> instruction: 0xf7ffecec
    23cc:	ldmibmi	r9, {r1, r2, r4, r5, r6, r7, fp, ip, sp, pc}
    23d0:	ldrbtmi	r2, [r9], #-1
    23d4:	ldc	7, cr15, [r8, #-1016]!	; 0xfffffc08
    23d8:			; <UNDEFINED> instruction: 0x4623e631
    23dc:			; <UNDEFINED> instruction: 0x469b465c
    23e0:	stmialt	fp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    23e4:	ldrbtmi	r4, [r8], #-2196	; 0xfffff76c
    23e8:	stcl	7, cr15, [r6], #1016	; 0x3f8
    23ec:	ldmmi	r3, {r0, r5, r6, r7, r9, sl, sp, lr, pc}
    23f0:			; <UNDEFINED> instruction: 0xf7fe4478
    23f4:			; <UNDEFINED> instruction: 0xf7ffece2
    23f8:			; <UNDEFINED> instruction: 0xf7feb8e0
    23fc:	ldmibmi	r0, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    2400:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
    2404:	stc	7, cr15, [r0, #-1016]!	; 0xfffffc08
    2408:	svceq	0x0000f1b9
    240c:			; <UNDEFINED> instruction: 0xf8dbdd65
    2410:	strcc	r3, [r8, -r0, lsr #32]
    2414:	blcc	213d44 <strspn@plt+0x212e54>
    2418:	ldmdble	r2, {r0, r3, r4, r7, r8, sl, lr}^
    241c:	andcs	r4, r1, r9, lsl #19
    2420:			; <UNDEFINED> instruction: 0xf7fe4479
    2424:			; <UNDEFINED> instruction: 0xf8dbed12
    2428:	ldrtmi	r1, [r8], -r0, lsr #32
    242c:	stmdbcc	r8, {r0, r9, sp}
    2430:	ldc	7, cr15, [r6], #1016	; 0x3f8
    2434:	stmialt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2438:	ldrbtmi	r4, [r8], #-2179	; 0xfffff77d
    243c:	ldc	7, cr15, [ip], #1016	; 0x3f8
    2440:			; <UNDEFINED> instruction: 0x301cf8db
    2444:			; <UNDEFINED> instruction: 0xf43f2b00
    2448:	stmmi	r0, {r3, r4, r5, r7, fp, sp, pc}
    244c:			; <UNDEFINED> instruction: 0xf7fe4478
    2450:			; <UNDEFINED> instruction: 0xf7ffecb4
    2454:	ldmdbmi	lr!, {r1, r4, r5, r7, fp, ip, sp, pc}^
    2458:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    245c:	ldcl	7, cr15, [r4], #1016	; 0x3f8
    2460:	svceq	0x000ff1b9
    2464:	ldmdami	fp!, {r1, r2, r6, r8, sl, fp, ip, lr, pc}^
    2468:			; <UNDEFINED> instruction: 0xf7fe4478
    246c:	ldrtmi	lr, [sl], -r6, lsr #25
    2470:	svceq	0x0008f852
    2474:	ldmdavs	r1, {r4, r8, sl, fp, ip, pc}^
    2478:	strteq	pc, [r8], #-421	; 0xfffffe5b
    247c:	blt	293d10 <strspn@plt+0x292e20>
    2480:	ldrbmi	ip, [r0], -r3, lsl #6
    2484:	stccc	8, cr15, [r8], #-340	; 0xfffffeac
    2488:	blt	6d4a5c <strspn@plt+0x6d3b6c>
    248c:			; <UNDEFINED> instruction: 0xf7fe4479
    2490:	ldclvc	12, cr14, [sl, #-880]!	; 0xfffffc90
    2494:			; <UNDEFINED> instruction: 0xd1270912
    2498:	andcs	r4, r1, r0, ror r9
    249c:			; <UNDEFINED> instruction: 0xf7fe4479
    24a0:	ldclvc	12, cr14, [sl, #-848]!	; 0xfffffcb0
    24a4:	blmi	1b8a4b0 <strspn@plt+0x1b895c0>
    24a8:			; <UNDEFINED> instruction: 0xf0022400
    24ac:	stmdbmi	sp!, {r0, r1, r2, r3, r9}^
    24b0:	bl	d36a4 <strspn@plt+0xd27b4>
    24b4:	ldrbtmi	r0, [r9], #-898	; 0xfffffc7e
    24b8:			; <UNDEFINED> instruction: 0xf7fe6a1a
    24bc:			; <UNDEFINED> instruction: 0xf7ffecc6
    24c0:	stmdbmi	r9!, {r2, r3, r4, r5, r6, fp, ip, sp, pc}^
    24c4:	ldrbtmi	r2, [r9], #-1
    24c8:	ldc	7, cr15, [lr], #1016	; 0x3f8
    24cc:	ldrtmi	r4, [r8], -r9, asr #12
    24d0:			; <UNDEFINED> instruction: 0xf7fe2201
    24d4:			; <UNDEFINED> instruction: 0xf7ffec66
    24d8:	stmdbmi	r4!, {r4, r5, r6, fp, ip, sp, pc}^
    24dc:	strbmi	r4, [sl], -r0, asr #12
    24e0:			; <UNDEFINED> instruction: 0xf7fe4479
    24e4:			; <UNDEFINED> instruction: 0xe792ecb2
    24e8:	andcs	r4, r1, r1, ror #18
    24ec:			; <UNDEFINED> instruction: 0xf7fe4479
    24f0:	ldrb	lr, [r6, ip, lsr #25]
    24f4:	ldrbtmi	r4, [r8], #-2143	; 0xfffff7a1
    24f8:	mrrc	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    24fc:	ldmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2500:	andeq	r2, r0, r8, asr #24
    2504:	andeq	r2, r0, sl, ror #4
    2508:	andeq	r1, r0, sl, ror r8
    250c:	andeq	r1, r0, lr, lsr #17
    2510:	andeq	r1, r0, r0, lsl #16
    2514:	muleq	r0, r0, r1
    2518:	andeq	r1, r0, r2, lsr #19
    251c:	andeq	r2, r0, r8, ror #6
    2520:	andeq	r2, r0, sl, lsr #9
    2524:	andeq	r2, r0, sl, lsr #8
    2528:			; <UNDEFINED> instruction: 0x000024b4
    252c:	andeq	r2, r0, r6, lsl #8
    2530:	andeq	r2, r0, sl, lsl #8
    2534:	andeq	r2, r0, lr, ror r2
    2538:	strdeq	r3, [r0], -r2
    253c:			; <UNDEFINED> instruction: 0x000018bc
    2540:	andeq	r2, r0, r8, asr #9
    2544:	muleq	r0, r6, r0
    2548:	andeq	r1, r0, r2, lsl #18
    254c:	strdeq	r2, [r0], -r6
    2550:	andeq	r2, r0, lr, asr fp
    2554:	andeq	r3, r1, sl, ror lr
    2558:	andeq	r2, r0, ip, ror #5
    255c:	andeq	r2, r0, sl, ror #8
    2560:	ldrdeq	r2, [r0], -ip
    2564:	muleq	r0, r4, r3
    2568:	andeq	r2, r0, r6, ror #19
    256c:	ldrdeq	r2, [r0], -r8
    2570:	andeq	r2, r0, r0, asr #16
    2574:	andeq	r2, r0, sl, asr r7
    2578:	andeq	r2, r0, r8, asr r8
    257c:	andeq	r2, r0, r2, lsl #16
    2580:	andeq	r2, r0, r8, asr r8
    2584:	andeq	r2, r0, r4, ror #16
    2588:	andeq	r3, r1, lr, lsr sp
    258c:	andeq	r2, r0, r4, lsr r7
    2590:	muleq	r0, r4, r1
    2594:	andeq	r2, r0, r8, lsl #3
    2598:	andeq	r2, r0, r8, lsr #19
    259c:	andeq	r0, r0, r8, lsl #28
    25a0:	andeq	r2, r0, r8, lsl r9
    25a4:	ldrdeq	r2, [r0], -lr
    25a8:	muleq	r0, r6, r1
    25ac:	andeq	r2, r0, ip, asr #14
    25b0:	andeq	r2, r0, sl, asr #9
    25b4:	andeq	r2, r0, ip, lsr #10
    25b8:	andeq	r2, r0, r4, asr #10
    25bc:	andeq	r2, r0, r4, lsl r2
    25c0:	andeq	r2, r0, r6, lsr #4
    25c4:	andeq	r2, r0, r4, asr #4
    25c8:	andeq	r2, r0, r0, ror #4
    25cc:	andeq	r2, r0, r0, lsl #5
    25d0:	muleq	r0, r8, r2
    25d4:			; <UNDEFINED> instruction: 0x000022be
    25d8:	andeq	r2, r0, r8, asr #5
    25dc:	ldrdeq	r2, [r0], -r0
    25e0:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    25e4:	andeq	r2, r0, sl, lsr #6
    25e8:	andeq	r2, r0, r2, lsl #6
    25ec:	andeq	r2, r0, r2, lsr #6
    25f0:	andeq	r2, r0, r4, lsr r3
    25f4:	andeq	r2, r0, r6, asr #6
    25f8:	andeq	r2, r0, r8, asr #6
    25fc:	andeq	r2, r0, r6, asr #6
    2600:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2604:	andeq	r2, r0, r0, lsl r6
    2608:	andeq	r2, r0, r2, lsl #15
    260c:	andeq	r2, r0, r8, lsr r0
    2610:	andeq	r2, r0, r6
    2614:	ldrdeq	r1, [r0], -lr
    2618:	ldrdeq	r2, [r0], -sl
    261c:	muleq	r0, r2, pc	; <UNPREDICTABLE>
    2620:			; <UNDEFINED> instruction: 0x00002bb2
    2624:	andeq	r1, r0, r0, asr #8
    2628:	andeq	r2, r0, lr, asr r6
    262c:	andeq	r2, r0, ip, lsr #12
    2630:	andeq	r2, r0, r4, lsr r5
    2634:	andeq	r2, r0, r2, ror #9
    2638:	andeq	r2, r0, sl, asr #5
    263c:	andeq	r2, r0, ip, lsl r3
    2640:	andeq	r2, r0, r2, asr r2
    2644:	andeq	r2, r0, r4, ror #4
    2648:	muleq	r0, r2, r3
    264c:	andeq	r2, r0, r0, lsr #7
    2650:	strdeq	r2, [r0], -sl
    2654:	ldrdeq	r2, [r0], -r0
    2658:	andeq	r2, r0, r4, asr #5
    265c:	andeq	r2, r0, r4, asr #5
    2660:	ldrdeq	r3, [r1], -ip
    2664:	ldrdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    2668:	andeq	r2, r0, r6, lsr #3
    266c:	andeq	r2, r0, ip, lsl #3
    2670:	andeq	r2, r0, ip, lsl #5
    2674:	muleq	r0, lr, r2
    2678:	bleq	3e7bc <strspn@plt+0x3d8cc>
    267c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    2680:	strbtmi	fp, [sl], -r2, lsl #24
    2684:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    2688:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    268c:	ldrmi	sl, [sl], #776	; 0x308
    2690:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    2694:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    2698:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    269c:			; <UNDEFINED> instruction: 0xf85a4b06
    26a0:	stmdami	r6, {r0, r1, ip, sp}
    26a4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    26a8:	bl	fe3406a8 <strspn@plt+0xfe33f7b8>
    26ac:	ldc	7, cr15, [r4], {254}	; 0xfe
    26b0:	andeq	r3, r1, r0, ror r8
    26b4:	strheq	r0, [r0], -r4
    26b8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    26bc:	ldrdeq	r0, [r0], -r4
    26c0:	ldr	r3, [pc, #20]	; 26dc <strspn@plt+0x17ec>
    26c4:	ldr	r2, [pc, #20]	; 26e0 <strspn@plt+0x17f0>
    26c8:	add	r3, pc, r3
    26cc:	ldr	r2, [r3, r2]
    26d0:	cmp	r2, #0
    26d4:	bxeq	lr
    26d8:	b	dd0 <__gmon_start__@plt>
    26dc:	andeq	r3, r1, r0, asr r8
    26e0:	andeq	r0, r0, r8, asr #1
    26e4:	blmi	1d4704 <strspn@plt+0x1d3814>
    26e8:	bmi	1d38d0 <strspn@plt+0x1d29e0>
    26ec:	addmi	r4, r3, #2063597568	; 0x7b000000
    26f0:	andle	r4, r3, sl, ror r4
    26f4:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    26f8:	ldrmi	fp, [r8, -r3, lsl #2]
    26fc:	svclt	0x00004770
    2700:	andeq	r3, r1, ip, ror ip
    2704:	andeq	r3, r1, r8, ror ip
    2708:	andeq	r3, r1, ip, lsr #16
    270c:	strheq	r0, [r0], -ip
    2710:	stmdbmi	r9, {r3, fp, lr}
    2714:	bmi	2538fc <strspn@plt+0x252a0c>
    2718:	bne	253904 <strspn@plt+0x252a14>
    271c:	svceq	0x00cb447a
    2720:			; <UNDEFINED> instruction: 0x01a1eb03
    2724:	andle	r1, r3, r9, asr #32
    2728:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    272c:	ldrmi	fp, [r8, -r3, lsl #2]
    2730:	svclt	0x00004770
    2734:	andeq	r3, r1, r0, asr ip
    2738:	andeq	r3, r1, ip, asr #24
    273c:	andeq	r3, r1, r0, lsl #16
    2740:	ldrdeq	r0, [r0], -r8
    2744:	blmi	2afb6c <strspn@plt+0x2aec7c>
    2748:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    274c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    2750:	blmi	270d04 <strspn@plt+0x26fe14>
    2754:	ldrdlt	r5, [r3, -r3]!
    2758:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    275c:			; <UNDEFINED> instruction: 0xf7fe6818
    2760:			; <UNDEFINED> instruction: 0xf7ffeadc
    2764:	blmi	1c2668 <strspn@plt+0x1c1778>
    2768:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    276c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    2770:	andeq	r3, r1, sl, lsl ip
    2774:	ldrdeq	r3, [r1], -r0
    2778:	strheq	r0, [r0], -r8
    277c:	andeq	r3, r1, r6, lsr #17
    2780:	strdeq	r3, [r1], -sl
    2784:	svclt	0x0000e7c4
    2788:	ldrbtcs	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    278c:	ldrbtcc	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    2790:	push	{r1, r3, r4, r5, r6, sl, lr}
    2794:	strdlt	r4, [r4], r0
    2798:			; <UNDEFINED> instruction: 0x460e58d3
    279c:	ldmdavs	fp, {r2, r9, sl, lr}
    27a0:			; <UNDEFINED> instruction: 0xf04f9303
    27a4:	movwcs	r0, #768	; 0x300
    27a8:	subvs	r6, fp, fp
    27ac:	sbcvs	r6, fp, fp, lsl #1
    27b0:	cmpvs	fp, fp, lsl #2
    27b4:	blcs	1ce07c8 <strspn@plt+0x1cdf8d8>
    27b8:	blcs	14f690c <strspn@plt+0x14f5a1c>
    27bc:	addshi	pc, r0, r0
    27c0:	subsle	r2, r2, r3, ror fp
    27c4:			; <UNDEFINED> instruction: 0xf0002b53
    27c8:	blcs	19a2a1c <strspn@plt+0x19a1b2c>
    27cc:	msrhi	CPSR_sc, r0
    27d0:			; <UNDEFINED> instruction: 0xf0002b46
    27d4:	blcs	1ce2d7c <strspn@plt+0x1ce1e8c>
    27d8:	blcs	14f690c <strspn@plt+0x14f5a1c>
    27dc:	addhi	pc, ip, r0
    27e0:	suble	r2, fp, r3, ror fp
    27e4:			; <UNDEFINED> instruction: 0xf0002b53
    27e8:	blcs	1a62a20 <strspn@plt+0x1a61b30>
    27ec:	stmdavc	r2, {r0, r1, r3, r6, r8, ip, lr, pc}^
    27f0:	bcs	1c49904 <strspn@plt+0x1c48a14>
    27f4:			; <UNDEFINED> instruction: 0xf813d147
    27f8:	bcs	1b8e404 <strspn@plt+0x1b8d514>
    27fc:	ldmdavc	fp, {r0, r1, r6, r8, ip, lr, pc}^
    2800:	cmple	r0, lr, lsr #22
    2804:	strne	pc, [r4], #-2271	; 0xfffff721
    2808:	ldrbtmi	r2, [r9], #-1280	; 0xfffffb00
    280c:	bl	104080c <strspn@plt+0x103f91c>
    2810:	ldrbtmi	r4, [r9], #-2559	; 0xfffff601
    2814:	strtmi	r4, [r0], -r7, lsl #12
    2818:	b	1cc0818 <strspn@plt+0x1cbf928>
    281c:	svccs	0x00004680
    2820:	mvnhi	pc, r0
    2824:			; <UNDEFINED> instruction: 0xf0804287
    2828:	strtmi	r8, [r8], r4, ror #3
    282c:			; <UNDEFINED> instruction: 0xf1b81b3a
    2830:			; <UNDEFINED> instruction: 0xf1020f00
    2834:	svclt	0x00140101
    2838:	movwcs	r2, #21317	; 0x5345
    283c:	eorsvc	r2, r3, r3, lsl r9
    2840:	bicshi	pc, r5, r0, asr #6
    2844:	svclt	0x001c078b
    2848:	tsteq	r3, r1, lsr #32	; <UNPREDICTABLE>
    284c:	ldmibcs	r1!, {r2, r8, ip, sp}^
    2850:	bichi	pc, r8, r0, lsl #6
    2854:	ldcne	0, cr7, [r0, #-964]!	; 0xfffffc3c
    2858:			; <UNDEFINED> instruction: 0xf7fe4621
    285c:	strcs	lr, [r1, #-2678]	; 0xfffff58a
    2860:	stmdavc	r3, {r0, r4, r5, sp, lr, pc}^
    2864:	blcs	1849974 <strspn@plt+0x1848a84>
    2868:	stmdavc	r3!, {r1, r2, r5, r6, ip, lr, pc}^
    286c:	blcs	1c099fc <strspn@plt+0x1c08b0c>
    2870:	stmdavc	r2!, {r3, r4, r5, r6, ip, lr, pc}^
    2874:	bcs	1889a08 <strspn@plt+0x1888b18>
    2878:	msrhi	CPSR_s, r0
    287c:	stclne	8, cr7, [r3], #-392	; 0xfffffe78
    2880:			; <UNDEFINED> instruction: 0xf0002a72
    2884:	stmiami	r3!, {r0, r3, r4, r7, r8, pc}^
    2888:	strtmi	r2, [r1], -r4, lsl #4
    288c:			; <UNDEFINED> instruction: 0xf7fe4478
    2890:	cmplt	r0, lr, ror #20
    2894:	andcs	r4, r4, #224, 16	; 0xe00000
    2898:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    289c:	b	19c089c <strspn@plt+0x19bf9ac>
    28a0:			; <UNDEFINED> instruction: 0xf0402800
    28a4:	ldmibmi	sp, {r0, r4, r7, r8, pc}^
    28a8:	bge	8f8c0 <strspn@plt+0x8e9d0>
    28ac:			; <UNDEFINED> instruction: 0x46204479
    28b0:	b	fee408b0 <strspn@plt+0xfee3f9c0>
    28b4:			; <UNDEFINED> instruction: 0xf0002802
    28b8:	ldmmi	r9, {r1, r2, r3, r7, r8, pc}^
    28bc:	strcs	r4, [r0, #-1569]	; 0xfffff9df
    28c0:			; <UNDEFINED> instruction: 0xf7fe4478
    28c4:	bmi	ff5fd254 <strspn@plt+0xff5fc364>
    28c8:	ldrbtmi	r4, [sl], #-3023	; 0xfffff431
    28cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    28d0:	subsmi	r9, sl, r3, lsl #22
    28d4:	cmnhi	r6, r0, asr #32	; <UNPREDICTABLE>
    28d8:	andlt	r4, r4, r8, lsr #12
    28dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    28e0:	mcrrne	8, 4, r7, r2, cr3
    28e4:	tstle	r3, r1, asr #22
    28e8:	svccc	0x0001f812
    28ec:	subsle	r2, r2, r3, asr fp
    28f0:	stclne	8, cr7, [r2], #-396	; 0xfffffe74
    28f4:	subsle	r2, r2, r0, asr fp
    28f8:	stclne	8, cr7, [r3], #-392	; 0xfffffe78
    28fc:			; <UNDEFINED> instruction: 0xf0002a42
    2900:	stmdavc	r2!, {r0, r4, r6, r8, pc}^
    2904:	bcs	1489a98 <strspn@plt+0x1488ba8>
    2908:			; <UNDEFINED> instruction: 0xf813d1bd
    290c:	bcs	140e518 <strspn@plt+0x140d628>
    2910:	ldmdavc	fp, {r0, r3, r4, r5, r7, r8, ip, lr, pc}^
    2914:			; <UNDEFINED> instruction: 0xd1b62b2c
    2918:			; <UNDEFINED> instruction: 0x1d2549c3
    291c:			; <UNDEFINED> instruction: 0x46284479
    2920:	b	ff9c0920 <strspn@plt+0xff9bfa30>
    2924:			; <UNDEFINED> instruction: 0xf0002810
    2928:	stmiami	r0, {r0, r4, r8, pc}^
    292c:	strcs	r4, [r0, #-1577]	; 0xfffff9d7
    2930:			; <UNDEFINED> instruction: 0xf7fe4478
    2934:	strb	lr, [r6, sl, lsr #20]
    2938:	svccc	0x0001f812
    293c:	orrsle	r2, r4, r3, ror fp
    2940:	blcs	b20a94 <strspn@plt+0xb1fba4>
    2944:	ldmibmi	sl!, {r0, r4, r7, r8, ip, lr, pc}
    2948:	ldrbtmi	r1, [r9], #-3365	; 0xfffff2db
    294c:			; <UNDEFINED> instruction: 0xf7fe4628
    2950:	ldmdacs	r0, {r4, r6, r7, r9, fp, sp, lr, pc}
    2954:	ldmmi	r7!, {r0, r1, r3, r5, ip, lr, pc}
    2958:	strcs	r4, [r0, #-1577]	; 0xfffff9d7
    295c:			; <UNDEFINED> instruction: 0xf7fe4478
    2960:			; <UNDEFINED> instruction: 0xe7b0ea14
    2964:	svccc	0x0001f812
    2968:	orrle	r2, r2, r9, ror #22
    296c:	blcs	b20ac0 <strspn@plt+0xb1fbd0>
    2970:	svcge	0x007ff47f
    2974:	strcc	r4, [r4], #-2480	; 0xfffff650
    2978:	bge	6d588 <strspn@plt+0x6c698>
    297c:			; <UNDEFINED> instruction: 0x46204479
    2980:	b	1440980 <strspn@plt+0x143fa90>
    2984:	eorsle	r2, lr, r2, lsl #16
    2988:	strtmi	r4, [r1], -ip, lsr #17
    298c:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    2990:	ldmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2994:	ldmdavc	r3, {r0, r1, r2, r4, r7, r8, r9, sl, sp, lr, pc}^
    2998:			; <UNDEFINED> instruction: 0xd1a92b2c
    299c:			; <UNDEFINED> instruction: 0xf812e7d3
    29a0:	blcs	12525ac <strspn@plt+0x12516bc>
    29a4:	ldmdavc	r3, {r3, r5, r7, r8, ip, lr, pc}^
    29a8:			; <UNDEFINED> instruction: 0xd1a52b2c
    29ac:	movwcs	lr, #26594	; 0x67e2
    29b0:			; <UNDEFINED> instruction: 0xf7fe7033
    29b4:			; <UNDEFINED> instruction: 0xf64fea1a
    29b8:			; <UNDEFINED> instruction: 0xf6cf7cfd
    29bc:	stclne	12, cr7, [r2], #1020	; 0x3fc
    29c0:			; <UNDEFINED> instruction: 0x0c04ebac
    29c4:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    29c8:			; <UNDEFINED> instruction: 0x46773413
    29cc:	bl	31c9e8 <strspn@plt+0x31baf8>
    29d0:			; <UNDEFINED> instruction: 0xf8120102
    29d4:			; <UNDEFINED> instruction: 0xf8353f01
    29d8:			; <UNDEFINED> instruction: 0xf4155013
    29dc:	svclt	0x00186f00
    29e0:	tstle	r3, r0, lsr fp
    29e4:	svclt	0x004c05ed
    29e8:	blcc	15d16cc <strspn@plt+0x15d07dc>
    29ec:	svclt	0x004307c9
    29f0:	b	13891bc <strspn@plt+0x13882cc>
    29f4:	strcc	r0, [r1, -r3, lsl #6]
    29f8:	vmlsne.f32	s28, s6, s30
    29fc:	tstvc	fp, r8, asr #30
    2a00:	mvnle	r4, r2, lsr #5
    2a04:	bls	7c6b8 <strspn@plt+0x7b7c8>
    2a08:	blls	8ae14 <strspn@plt+0x89f24>
    2a0c:	blt	1494248 <strspn@plt+0x1493358>
    2a10:	blt	16deadc <strspn@plt+0x16ddbec>
    2a14:	rscshi	r8, r3, r2, ror r0
    2a18:	stmdavc	r3, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
    2a1c:	blcs	18c9b2c <strspn@plt+0x18c8c3c>
    2a20:	svcge	0x0031f47f
    2a24:	svccc	0x0001f812
    2a28:			; <UNDEFINED> instruction: 0xf47f2b70
    2a2c:	ldmdavc	r3, {r2, r3, r5, r8, r9, sl, fp, sp, pc}^
    2a30:			; <UNDEFINED> instruction: 0xf47f2b2c
    2a34:	stmibmi	r2, {r3, r5, r8, r9, sl, fp, sp, pc}
    2a38:	ldrbtmi	r1, [r9], #-3365	; 0xfffff2db
    2a3c:			; <UNDEFINED> instruction: 0xf7fe4628
    2a40:	ldmdacs	r0, {r3, r4, r6, r9, fp, sp, lr, pc}
    2a44:	ldmdami	pc!, {r1, r2, ip, lr, pc}^	; <UNPREDICTABLE>
    2a48:	strcs	r4, [r0, #-1577]	; 0xfffff9d7
    2a4c:			; <UNDEFINED> instruction: 0xf7fe4478
    2a50:			; <UNDEFINED> instruction: 0xe738e99c
    2a54:	eorsvc	r2, r7, r0, lsl #14
    2a58:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2a5c:	ldclvc	6, cr15, [sp], #316	; 0x13c
    2a60:	ldclvc	6, cr15, [pc], #828	; 2da4 <strspn@plt+0x1eb4>
    2a64:	bl	feb09df4 <strspn@plt+0xfeb08f04>
    2a68:	ldrcc	r0, [r3], #-3076	; 0xfffff3fc
    2a6c:	stmdavs	r1, {r0, r2, r3, r4, r5, r9, sl, lr}
    2a70:	vmlaeq.f64	d14, d2, d12
    2a74:	svccc	0x0001f812
    2a78:	andsne	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    2a7c:	svcvs	0x0000f411
    2a80:	blcc	c326e8 <strspn@plt+0xc317f8>
    2a84:	strbeq	sp, [r9, #259]	; 0x103
    2a88:	blcc	df27c0 <strspn@plt+0xdf18d0>
    2a8c:			; <UNDEFINED> instruction: 0xf01e3b57
    2a90:	svclt	0x001d0f01
    2a94:	teqmi	fp, #1851392	; 0x1c4000
    2a98:	tsteq	pc, r1, lsl #10
    2a9c:	andvc	fp, fp, #24, 30	; 0x60
    2aa0:			; <UNDEFINED> instruction: 0xd1e44294
    2aa4:	stmdavc	r2, {r0, r1, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
    2aa8:	bcs	10c9bbc <strspn@plt+0x10c8ccc>
    2aac:	mcrge	4, 7, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    2ab0:	svccs	0x0001f813
    2ab4:			; <UNDEFINED> instruction: 0xf47f2a50
    2ab8:	ldmdavc	fp, {r1, r2, r5, r6, r7, r9, sl, fp, sp, pc}^
    2abc:			; <UNDEFINED> instruction: 0xf47f2b2c
    2ac0:	ldr	sl, [r8, r2, ror #29]!
    2ac4:	svccs	0x0001f813
    2ac8:			; <UNDEFINED> instruction: 0xf47f2a70
    2acc:	ldmdavc	fp, {r0, r1, r2, r4, r6, r7, r9, sl, fp, sp, pc}^
    2ad0:			; <UNDEFINED> instruction: 0xf47f2b2c
    2ad4:	ldmdbmi	ip, {r0, r1, r4, r6, r7, r9, sl, fp, sp, pc}^
    2ad8:	ldrbtmi	r1, [r9], #-3365	; 0xfffff2db
    2adc:			; <UNDEFINED> instruction: 0xf7fe4628
    2ae0:	ldmdacs	r0, {r3, r9, fp, sp, lr, pc}
    2ae4:	ldmdami	r9, {r1, r2, ip, lr, pc}^
    2ae8:	strcs	r4, [r0, #-1577]	; 0xfffff9d7
    2aec:			; <UNDEFINED> instruction: 0xf7fe4478
    2af0:	strbt	lr, [r8], ip, asr #18
    2af4:	eorsvc	r2, r3, r3, lsl #6
    2af8:	ldmdb	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2afc:	ldclvc	6, cr15, [sp], #316	; 0x13c
    2b00:	ldclvc	6, cr15, [pc], #828	; 2e44 <strspn@plt+0x1f54>
    2b04:	bl	feb09e94 <strspn@plt+0xfeb08fa4>
    2b08:			; <UNDEFINED> instruction: 0xf04f0c04
    2b0c:	ldrcc	r0, [r3], #-3584	; 0xfffff200
    2b10:	stmdavs	r1, {r0, r1, r2, r4, r5, r6, r9, sl, lr}
    2b14:	streq	lr, [r2, #-2828]	; 0xfffff4f4
    2b18:	svccc	0x0001f812
    2b1c:	andsne	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    2b20:	svcvs	0x0000f411
    2b24:	blcc	c3278c <strspn@plt+0xc3189c>
    2b28:	strbeq	sp, [r9, #259]	; 0x103
    2b2c:	blcc	df2864 <strspn@plt+0xdf1974>
    2b30:	ubfxeq	r3, r7, #22, #10
    2b34:	ldmibne	r1!, {r0, r1, r6, r8, r9, sl, fp, ip, sp, pc}^
    2b38:	movweq	lr, #14926	; 0x3a4e
    2b3c:	b	13d0748 <strspn@plt+0x13cf858>
    2b40:	svclt	0x00481e03
    2b44:	addsmi	r7, r4, #-1342177280	; 0xb0000000
    2b48:	str	sp, [r8], r3, ror #3
    2b4c:	eorsvc	r2, r3, r4, lsl #6
    2b50:	stmdb	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2b54:	ldclvc	6, cr15, [sp], #316	; 0x13c
    2b58:	ldclvc	6, cr15, [pc], #828	; 2e9c <strspn@plt+0x1fac>
    2b5c:	bl	feb09eec <strspn@plt+0xfeb08ffc>
    2b60:			; <UNDEFINED> instruction: 0xf04f0c04
    2b64:	strtcc	r0, [r3], #-3584	; 0xfffff200
    2b68:	stmdavs	r1, {r0, r1, r2, r4, r5, r6, r9, sl, lr}
    2b6c:	streq	lr, [r2, #-2828]	; 0xfffff4f4
    2b70:	svccc	0x0001f812
    2b74:	andsne	pc, r3, r1, lsr r8	; <UNPREDICTABLE>
    2b78:	svcvs	0x0000f411
    2b7c:	blcc	c327e4 <strspn@plt+0xc318f4>
    2b80:	strbeq	sp, [r9, #259]	; 0x103
    2b84:	blcc	df28bc <strspn@plt+0xdf19cc>
    2b88:	ubfxeq	r3, r7, #22, #10
    2b8c:	ldmibne	r1!, {r0, r1, r6, r8, r9, sl, fp, ip, sp, pc}^
    2b90:	movweq	lr, #14926	; 0x3a4e
    2b94:	b	13d07a0 <strspn@plt+0x13cf8b0>
    2b98:	svclt	0x00481e03
    2b9c:	addsmi	r7, r4, #-1342177280	; 0xb0000000
    2ba0:	ldrb	sp, [ip], -r3, ror #3
    2ba4:	svccs	0x0001f813
    2ba8:			; <UNDEFINED> instruction: 0xf47f2a50
    2bac:	ldmdavc	fp, {r1, r3, r5, r7, r9, sl, fp, sp, pc}^
    2bb0:			; <UNDEFINED> instruction: 0xf47f2b2c
    2bb4:	str	sl, [lr, r6, lsr #29]
    2bb8:	svccs	0x0001f813
    2bbc:			; <UNDEFINED> instruction: 0xf47f2a70
    2bc0:	strt	sl, [r6], r2, ror #28
    2bc4:	ldm	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bc8:	strtmi	r4, [r1], -r1, lsr #16
    2bcc:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
    2bd0:	ldm	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bd4:	blls	bc5b8 <strspn@plt+0xbb6c8>
    2bd8:	strcs	r2, [r1, #-522]	; 0xfffffdf6
    2bdc:	blt	16decac <strspn@plt+0x16dddbc>
    2be0:			; <UNDEFINED> instruction: 0xe6708073
    2be4:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    2be8:	stmia	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2bec:	tstcs	r4, fp, ror #12
    2bf0:	svccs	0x0000e630
    2bf4:	mrcge	4, 0, APSR_nzcv, cr10, cr15, {3}
    2bf8:			; <UNDEFINED> instruction: 0xf7fe4620
    2bfc:			; <UNDEFINED> instruction: 0x4602e8fc
    2c00:	svclt	0x0000e615
    2c04:	andeq	r3, r1, ip, lsl #15
    2c08:	andeq	r0, r0, r0, asr #1
    2c0c:	muleq	r0, sl, r6
    2c10:	muleq	r0, r6, r6
    2c14:	andeq	r0, r0, r4, asr #12
    2c18:	andeq	r0, r0, lr, lsr r6
    2c1c:	andeq	r0, r0, r4, lsr r6
    2c20:	andeq	r0, r0, r4, lsr #12
    2c24:	andeq	r3, r1, r2, asr r6
    2c28:	andeq	r0, r0, r4, asr #8
    2c2c:	andeq	r0, r0, r0, asr #10
    2c30:	andeq	r0, r0, r6, lsl r4
    2c34:	andeq	r0, r0, ip, lsl r4
    2c38:	andeq	r0, r0, r8, lsr r4
    2c3c:	andeq	r0, r0, lr, lsr #8
    2c40:	andeq	r0, r0, r6, lsr #6
    2c44:	andeq	r0, r0, ip, lsr #7
    2c48:	andeq	r0, r0, r6, lsl #5
    2c4c:	andeq	r0, r0, r8, asr #6
    2c50:	andeq	r0, r0, r2, asr #6
    2c54:	andeq	r0, r0, sl, asr #5
    2c58:	push	{r1, r8, fp, sp, lr}
    2c5c:	bcs	13c44 <strspn@plt+0x12d54>
    2c60:			; <UNDEFINED> instruction: 0xf100dd3e
    2c64:	strcs	r0, [r0], -r0, asr #18
    2c68:	ldrtmi	r4, [r4], -r0, lsl #13
    2c6c:	and	r4, sl, sp, asr #12
    2c70:	svccs	0x0004ebb6
    2c74:	strcc	sp, [r1], #-2859	; 0xfffff4d5
    2c78:	stccs	6, cr3, [r0], #-96	; 0xffffffa0
    2c7c:	adcmi	fp, r2, #24, 30	; 0x60
    2c80:	strvc	pc, [r0, #1285]	; 0x505
    2c84:	stmdavc	fp!, {r1, r2, r4, r8, sl, fp, ip, lr, pc}
    2c88:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
    2c8c:	mvnle	r2, r5, lsl #22
    2c90:	blt	1fe4e54 <strspn@plt+0x1fe3f64>
    2c94:			; <UNDEFINED> instruction: 0x3704b2bf
    2c98:	svclt	0x00b82f18
    2c9c:	bl	fed8c904 <strspn@plt+0xfed8ba14>
    2ca0:	blle	28e8b8 <strspn@plt+0x28d9c8>
    2ca4:	strcc	r4, [r1], #-1086	; 0xfffffbc2
    2ca8:	strvc	pc, [r0, #1285]	; 0x505
    2cac:	svclt	0x00182c20
    2cb0:	sfmle	f4, 2, [r8], #648	; 0x288
    2cb4:	pop	{r4, r5, r9, sl, lr}
    2cb8:	bl	263ca0 <strspn@plt+0x262db0>
    2cbc:	ldrtmi	r0, [sl], -r6
    2cc0:	ldrtmi	r4, [lr], #-1577	; 0xfffff9d7
    2cc4:	stmda	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2cc8:			; <UNDEFINED> instruction: 0x2010f8d8
    2ccc:	andscs	lr, r8, #61603840	; 0x3ac0000
    2cd0:	andeq	lr, r6, r9, lsl #22
    2cd4:			; <UNDEFINED> instruction: 0xf7fe4629
    2cd8:			; <UNDEFINED> instruction: 0xf8d8e826
    2cdc:	bfi	r2, r0, #0, #11
    2ce0:	strb	r2, [r7, r0, lsl #12]!
    2ce4:	strlt	r4, [r8, #-2053]	; 0xfffff7fb
    2ce8:			; <UNDEFINED> instruction: 0xf7fe4478
    2cec:	stmdami	r4, {r1, r2, r3, r6, fp, sp, lr, pc}
    2cf0:			; <UNDEFINED> instruction: 0x4008e8bd
    2cf4:			; <UNDEFINED> instruction: 0xf7fe4478
    2cf8:	svclt	0x0000b845
    2cfc:	andeq	r0, r0, r4, asr r2
    2d00:	andeq	r0, r0, ip, ror r5
    2d04:	mvnsmi	lr, #737280	; 0xb4000
    2d08:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    2d0c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    2d10:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    2d14:	svc	0x00e4f7fd
    2d18:	blne	1d93f14 <strspn@plt+0x1d93024>
    2d1c:	strhle	r1, [sl], -r6
    2d20:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    2d24:	svccc	0x0004f855
    2d28:	strbmi	r3, [sl], -r1, lsl #8
    2d2c:	ldrtmi	r4, [r8], -r1, asr #12
    2d30:	adcmi	r4, r6, #152, 14	; 0x2600000
    2d34:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    2d38:	svclt	0x000083f8
    2d3c:	andeq	r3, r1, r6, ror r0
    2d40:	andeq	r3, r1, ip, rrx
    2d44:	svclt	0x00004770

Disassembly of section .fini:

00002d48 <.fini>:
    2d48:	push	{r3, lr}
    2d4c:	pop	{r3, pc}
