---
layout: default
title: ğŸ’¡ Proposal CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹
---

---

# ğŸ’¡ CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹ææ¡ˆ  
*Proposal: CMOS-integrated RF Devices*

[![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet)](../../../#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license)

---

## ğŸ“˜ æ¦‚è¦ / Overview  

æœ¬ææ¡ˆã¯ã€ä¸‰æºçœŸä¸€ã«ã‚ˆã‚‹ **æ•™è‚²ç›®çš„ã®ä»®æƒ³ãƒ—ãƒ­ã‚»ã‚¹**ã€Œ0.18 Âµm FeRAMã€ã‚’èµ·ç‚¹ã«ã€  
**CMOSæ··è¼‰å‹RFãƒ‡ãƒã‚¤ã‚¹**ã‚’å®Ÿç¾å¯èƒ½ãªææ¡ˆã¨ã—ã¦å±•é–‹ã™ã‚‹ã‚‚ã®ã§ã™ã€‚  

*This proposal expands the virtual educational 0.18 Âµm FeRAM process into realizable CMOS-integrated RF devices.*  

ğŸ‘‰ å®Ÿåœ¨ã®è£½å“ãƒ»ä¼æ¥­ãƒ»è£½é€ ãƒ—ãƒ­ã‚»ã‚¹ã¨ã¯ç›´æ¥ã®é–¢ä¿‚ã¯ã‚ã‚Šã¾ã›ã‚“ãŒã€å°†æ¥çš„ãªå®Ÿç”¨åŒ–ã‚’è¦‹æ®ãˆã¦ã„ã¾ã™ã€‚  
ğŸ‘‰ The contents are **conceptual but implementation-oriented**, with potential for real deployment.  

---

## ğŸ”„ ææ¡ˆãƒ‡ãƒã‚¤ã‚¹ç¾¤ / Proposed Devices  

| ãƒ‡ãƒã‚¤ã‚¹ / Device | ææ¡ˆå†…å®¹ / Proposal | å·®åˆ¥åŒ–ãƒã‚¤ãƒ³ãƒˆ / Differentiation |
|---|---|---|
| **FeVar (Ferroelectric Varactor)** | HfOâ‚‚ç³»å¼·èª˜é›»ä½“ã‚’ç”¨ã„ãŸä¸æ®ç™ºå¯å¤‰ã‚­ãƒ£ãƒ‘ã‚·ã‚¿ | å†æ§‹æˆå¯èƒ½, ä¸æ®ç™ºè¨­å®šä¿æŒ |
| **FeFET-Switch** | HZOå±€æ‰€ã‚²ãƒ¼ãƒˆã‚¹ã‚¿ãƒƒã‚¯ã‚’åˆ©ç”¨ã—ãŸRFã‚¹ã‚¤ãƒƒãƒ | CMOSäº’æ›, ä½ã‚³ã‚¹ãƒˆé›†ç© |
| **BAW/FBAR (Edu ver.)** | PZT/HfOâ‚‚è–„è†œå…±æŒ¯å™¨ã‚’ç”¨ã„ãŸç°¡æ˜“ãƒ¢ãƒ‡ãƒ« | è–„è†œç©å±¤ã®å…±æŒ¯åˆ©ç”¨, æ•™è‚²èµ·ç‚¹ã‹ã‚‰å®Ÿç”¨å±•é–‹ã¸ |

---

## ğŸ“š ç³»è­œå›³ / Process Lineage  

```mermaid
flowchart TB
  subgraph FE["0.18 Âµm FeRAM (Virtual, Educational)"]
    GATE["Front-end (FEOL) / Dual-VDD CMOS 1.8/3.3 V"] --> SALI["Salicide CoSi2"]
    BEOL["Back-end (BEOL) / AlCu M1-3 + W-Plugs"]
    CAP1["FeRAM Stack A / Pt/PZT/Ti"]
    CAP2["FeRAM Stack B / TiN/HfZrOâ‚‚/TiN (HZO)"]
    GATE --> BEOL --> CAP1
    BEOL --> CAP2
  end

  CAP2 --> FeVar{{"FeVar / Ferroelectric Varactor"}}
  GATE --> RFSW1{{"RF Switch / FET + FeVar Bias"}}
  GATE --> RFSW2{{"RF Switch / FeFET-Switch"}}
  CAP1 --> BAW(("BAW/FBAR Core"))

  subgraph RF["RF Front-End Integration"]
    MATCH["Reconfigurable Matching / Cfixed || FeVar"]
    PATHSEL["Band/Path Selection / with RF Switches"]
    FILTER["BAW/FBAR Filters"]
    LNA["PA/LNA I/O Networks"]
  end

  FeVar --> MATCH --> LNA
  RFSW1 --> PATHSEL --> FILTER
  RFSW2 --> PATHSEL
  BAW --> FILTER
```

---

## ğŸ­ ç”£æ¥­çš„èƒŒæ™¯ / *Industrial Background*  

ç¾è¡Œã®RFãƒ•ãƒ­ãƒ³ãƒˆã‚¨ãƒ³ãƒ‰ã¯ **FBAR/BAW + SOIã‚¹ã‚¤ãƒƒãƒ** ã«ä¾å­˜ã—ã¦ãŠã‚Šã€  
å¤šãƒãƒ³ãƒ‰åŒ–ã«ã‚ˆã‚‹ **éƒ¨å“ç‚¹æ•°ã®çˆ†ç™ºãƒ»ã‚³ã‚¹ãƒˆå¢—** ãŒå¤§ããªèª²é¡Œã§ã™ã€‚  

*Todayâ€™s RF front-ends rely heavily on FBAR/BAW + SOI switches,  
facing major challenges of filter count explosion and cost increase due to multi-band expansion.*  

æ¬§å·ãƒ»ç±³å›½ãƒ»æ—¥æœ¬ã§ã¯ã€**å†æ§‹æˆå¯èƒ½RFï¼ˆReconfigurable RFï¼‰** ãŒæ¬¡ä¸–ä»£6Gã®ç ”ç©¶ãƒ†ãƒ¼ãƒã¨ã—ã¦é€²ã‚ã‚‰ã‚Œã¦ã„ã¾ã™ã€‚  
CMOSå†…ã«å¯å¤‰ç´ å­ã‚’çµ±åˆã™ã‚‹ã‚¢ãƒ—ãƒ­ãƒ¼ãƒã¯ã€**ã‚³ã‚¹ãƒˆå‰Šæ¸›ãƒ»å°å‹åŒ–ãƒ»ä½æ¶ˆè²»é›»åŠ›åŒ–**ã«ã¤ãªãŒã‚Šã¾ã™ã€‚  

---

## ğŸ“‰ éƒ¨å“ç‚¹æ•°å‰Šæ¸›ã®åŠ¹æœ / *Impact of Component Reduction*  

| é …ç›® / Item | å¾“æ¥FEM (BAW+SOI) | ææ¡ˆæ–¹å¼ (FeVar+FeFET) | å‰Šæ¸›åŠ¹æœ / Reduction |
|---|---|---|---|
| ãƒãƒ³ãƒ‰å½“ãŸã‚Šãƒ•ã‚£ãƒ«ã‚¿æ•° | 2â€“3 | 1 | æœ€å¤§ **50%ä»¥ä¸Šå‰Šæ¸›** |
| RFã‚¹ã‚¤ãƒƒãƒ | 8â€“12å€‹ | 3â€“5å€‹ | **60%ä»¥ä¸Šå‰Šæ¸›** |
| å¤–ä»˜ã‘å¯å¤‰C | å¿…è¦ | ä¸è¦ (FeVarå†…è”µ) | **å®Œå…¨å‰Šé™¤** |
| å®Ÿè£…é¢ç© | 100% (åŸºæº–) | 60â€“70% | ç´„ **30â€“40%ç¸®å°** |
| æ¶ˆè²»é›»åŠ› | é«˜ | ä½ (ä¸æ®ç™ºè¨­å®š) | **å¾…æ©Ÿé›»åŠ›ã‚¼ãƒ­åŒ–** |

---

## âš–ï¸ RF CMOSã®ãƒ¡ãƒªãƒƒãƒˆãƒ»ãƒ‡ãƒ¡ãƒªãƒƒãƒˆ / *Pros & Cons of RF CMOS*  

### âœ… ãƒ¡ãƒªãƒƒãƒˆ / Advantages  
- CMOSäº’æ›ã«ã‚ˆã‚‹ **ä½ã‚³ã‚¹ãƒˆé‡ç”£æ€§**  
- **ãƒ­ã‚¸ãƒƒã‚¯+RFçµ±åˆ**ã«ã‚ˆã‚‹SoCåŒ–ãŒå®¹æ˜“  
- **ä¸æ®ç™ºãƒ¡ãƒ¢ãƒªæ©Ÿèƒ½ä»˜ãç´ å­**ã«ã‚ˆã‚‹é›»åŠ›å‰Šæ¸›  
- ãƒ—ãƒ­ã‚»ã‚¹äº’æ›æ€§ãŒé«˜ãã€è¨­è¨ˆè³‡ç”£ã‚’æµç”¨å¯èƒ½  

### âš ï¸ ãƒ‡ãƒ¡ãƒªãƒƒãƒˆ / Challenges  
- é«˜å‘¨æ³¢ç‰¹æ€§ï¼ˆfT, Qå€¤ï¼‰ãŒGaAsã‚„SOIã«åŠ£ã‚‹  
- ç´ å­ã‚µã‚¤ã‚ºãƒ»ã‚ªãƒ³æŠµæŠ—ã®åˆ¶ç´„ã§æå¤±å¢—åŠ   
- å¼·èª˜é›»ä½“ææ–™ï¼ˆPZT, HZOï¼‰ã®ãƒ—ãƒ­ã‚»ã‚¹ä¿¡é ¼æ€§èª²é¡Œ  

### ğŸ”§ æ”¹å–„ã‚¢ãƒ—ãƒ­ãƒ¼ãƒ / Improvement Approaches  
- **HfZrOâ‚‚ (HZO)ç³»ææ–™**ã«ã‚ˆã‚‹é«˜å‘¨æ³¢å¯¾å¿œ  
- **å¤šæŒ‡ã‚²ãƒ¼ãƒˆãƒ»ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆæœ€é©åŒ–**ã§ã‚ªãƒ³æŠµæŠ—ã‚’ä½æ¸›  
- **AlOx/é«˜kä¿è­·è†œ**ã§é•·æœŸä¿¡é ¼æ€§ã‚’ç¢ºä¿  
- **BEOLå…±æŒ¯æ§‹é€ ï¼ˆBAW/FBARï¼‰ã¨ã®ãƒã‚¤ãƒ–ãƒªãƒƒãƒ‰åŒ–**  

---

## ğŸ—“ï¸ å®Ÿç¾å‹ãƒ­ãƒ¼ãƒ‰ãƒãƒƒãƒ— / *Implementation-oriented Roadmap*  

```mermaid
gantt
    title CMOS-integrated RF Devices (Implementation TRL Roadmap)
    dateFormat  YYYY-MM-DD
    section FeVar (HZO)
    Modeling & PDK Templates   :done,    des1, 2025-01-01, 60d
    Layout & Cell Libraries    :active,  des2, 2025-03-01, 90d
    Eval Boards & S-params     :         des3, 2025-06-01, 120d
    section FeFET Switch
    Device Modeling            :done,    sw1,  2025-02-01, 60d
    Test Structures            :active,  sw2,  2025-05-01, 120d
    Small-scale Prototypes     :         sw3,  2025-09-01, 120d
    section BAW/FBAR (HfOâ‚‚-based)
    Resonator Modeling         :         baw1, 2025-07-01, 90d
    Integrated Filter Demos    :         baw2, 2025-11-01, 120d
```

- **TRLç›®å®‰**  
  - FeVarï¼šTRL 5â€“6ï¼ˆåŸºæ¿è©•ä¾¡ã€œå®Ÿè¨¼è©¦ä½œï¼‰  
  - FeFET Switchï¼šTRL 4â€“5ï¼ˆè©¦ä½œæ§‹é€ ã€œéƒ¨åˆ†å‹•ä½œå®Ÿè¨¼ï¼‰  
  - BAW/FBARï¼šTRL 3â€“4ï¼ˆãƒ¢ãƒ‡ãƒªãƒ³ã‚°ã€œãƒ‡ãƒ¢ç´ å­è©¦ä½œï¼‰  

---

## ğŸ‘¤ Author & License  

| é …ç›® / Item | è©³ç´° / Details |
|---|---|
| **è‘—è€… / Author** | ä¸‰æº çœŸä¸€ï¼ˆShinichi Samizoï¼‰ |
| **Email** | [![Email](https://img.shields.io/badge/Email-shin3t72%40gmail.com-red?style=for-the-badge&logo=gmail)](mailto:shin3t72@gmail.com) |
| **X** | [![X](https://img.shields.io/badge/X-@shin3t72-black?style=for-the-badge&logo=x)](https://x.com/shin3t72) |
| **GitHub** | [![GitHub](https://img.shields.io/badge/GitHub-Samizo--AITL-blue?style=for-the-badge&logo=github)](https://github.com/Samizo-AITL) |
| **ãƒ©ã‚¤ã‚»ãƒ³ã‚¹ / License** | [![Hybrid License](https://img.shields.io/badge/license-Hybrid-blueviolet?style=for-the-badge)](../../../#-ãƒ©ã‚¤ã‚»ãƒ³ã‚¹--license) <br> å†é…å¸ƒãƒ»æ”¹å¤‰è‡ªç”±ï¼ˆæ•™è‚²ç›®çš„ï¼‹ç ”ç©¶ææ¡ˆï¼‰ / *Free for educational + research use* <br> å•†ç”¨åˆ©ç”¨ã¯åˆ¥é€”è¨±å¯ / *Commercial use requires separate permission* |
