Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Mon Sep  1 01:06:28 2025
| Host         : hacc-gpu1 running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_utilization -hierarchical -hierarchical_depth 5 -file ./report/spmv_utilization_hierarchical_synth.rpt
| Design       : bd_0_wrapper
| Device       : xc7vx485tffg1761-2
| Speed File   : -2
| Design State : Synthesized
-------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+----------------------------------------------------+--------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
|                      Instance                      |                         Module                         | Total LUTs | Logic LUTs | LUTRAMs | SRLs |  FFs | RAMB36 | RAMB18 | DSP Blocks |
+----------------------------------------------------+--------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+
| bd_0_wrapper                                       |                                                  (top) |       3810 |       3715 |       0 |   95 | 3338 |      0 |      0 |         27 |
|   bd_0_i                                           |                                                   bd_0 |       3810 |       3715 |       0 |   95 | 3338 |      0 |      0 |         27 |
|     hls_inst                                       |                                        bd_0_hls_inst_0 |       3810 |       3715 |       0 |   95 | 3338 |      0 |      0 |         27 |
|       (hls_inst)                                   |                                        bd_0_hls_inst_0 |          0 |          0 |       0 |    0 |    0 |      0 |      0 |          0 |
|       inst                                         |                                   bd_0_hls_inst_0_spmv |       3810 |       3715 |       0 |   95 | 3338 |      0 |      0 |         27 |
|         (inst)                                     |                                   bd_0_hls_inst_0_spmv |         95 |         95 |       0 |    0 |  540 |      0 |      0 |          0 |
|         dadd_64ns_64ns_64_5_full_dsp_1_U1          |    bd_0_hls_inst_0_spmv_dadd_64ns_64ns_64_5_full_dsp_1 |        654 |        654 |       0 |    0 |  395 |      0 |      0 |          3 |
|           (dadd_64ns_64ns_64_5_full_dsp_1_U1)      |    bd_0_hls_inst_0_spmv_dadd_64ns_64ns_64_5_full_dsp_1 |          0 |          0 |       0 |    0 |  128 |      0 |      0 |          0 |
|           spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip_u | bd_0_hls_inst_0_spmv_dadd_64ns_64ns_64_5_full_dsp_1_ip |        654 |        654 |       0 |    0 |  267 |      0 |      0 |          3 |
|         dmul_64ns_64ns_64_5_max_dsp_1_U2           |     bd_0_hls_inst_0_spmv_dmul_64ns_64ns_64_5_max_dsp_1 |         88 |         88 |       0 |    0 |  249 |      0 |      0 |         11 |
|           (dmul_64ns_64ns_64_5_max_dsp_1_U2)       |     bd_0_hls_inst_0_spmv_dmul_64ns_64ns_64_5_max_dsp_1 |          0 |          0 |       0 |    0 |  128 |      0 |      0 |          0 |
|           spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip_u  |  bd_0_hls_inst_0_spmv_dmul_64ns_64ns_64_5_max_dsp_1_ip |         88 |         88 |       0 |    0 |  121 |      0 |      0 |         11 |
|         mul_64ns_66ns_75_2_1_U3                    |              bd_0_hls_inst_0_spmv_mul_64ns_66ns_75_2_1 |         54 |         54 |       0 |    0 |   35 |      0 |      0 |         13 |
|         mux_21_32_1_1_U5                           |                     bd_0_hls_inst_0_spmv_mux_21_32_1_1 |          5 |          5 |       0 |    0 |    0 |      0 |      0 |          0 |
|         urem_64ns_11ns_64_68_1_U4                  |            bd_0_hls_inst_0_spmv_urem_64ns_11ns_64_68_1 |       2914 |       2819 |       0 |   95 | 2119 |      0 |      0 |          0 |
|           (urem_64ns_11ns_64_68_1_U4)              |            bd_0_hls_inst_0_spmv_urem_64ns_11ns_64_68_1 |          0 |          0 |       0 |    0 |   74 |      0 |      0 |          0 |
|           spmv_urem_64ns_11ns_64_68_1_divider_u    |    bd_0_hls_inst_0_spmv_urem_64ns_11ns_64_68_1_divider |       2914 |       2819 |       0 |   95 | 2045 |      0 |      0 |          0 |
+----------------------------------------------------+--------------------------------------------------------+------------+------------+---------+------+------+--------+--------+------------+


