Loading plugins phase: Elapsed time ==> 1s.364ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\lucasiversen\Desktop\PSOC_1_Program\PSOC_1_Program\NeoPixel.cydsn\NeoPixel.cyprj -d CY8C5888LTI-LP097 -s C:\Users\lucasiversen\Desktop\PSOC_1_Program\PSOC_1_Program\NeoPixel.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 6s.672ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.383ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  NeoPixel.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucasiversen\Desktop\PSOC_1_Program\PSOC_1_Program\NeoPixel.cydsn\NeoPixel.cyprj -dcpsoc3 NeoPixel.v -verilog
======================================================================

======================================================================
Compiling:  NeoPixel.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucasiversen\Desktop\PSOC_1_Program\PSOC_1_Program\NeoPixel.cydsn\NeoPixel.cyprj -dcpsoc3 NeoPixel.v -verilog
======================================================================

======================================================================
Compiling:  NeoPixel.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucasiversen\Desktop\PSOC_1_Program\PSOC_1_Program\NeoPixel.cydsn\NeoPixel.cyprj -dcpsoc3 -verilog NeoPixel.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Nov 22 17:54:52 2019


======================================================================
Compiling:  NeoPixel.v
Program  :   vpp
Options  :    -yv2 -q10 NeoPixel.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Nov 22 17:54:52 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'NeoPixel.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  NeoPixel.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucasiversen\Desktop\PSOC_1_Program\PSOC_1_Program\NeoPixel.cydsn\NeoPixel.cyprj -dcpsoc3 -verilog NeoPixel.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Nov 22 17:54:54 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\lucasiversen\Desktop\PSOC_1_Program\PSOC_1_Program\NeoPixel.cydsn\codegentemp\NeoPixel.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\lucasiversen\Desktop\PSOC_1_Program\PSOC_1_Program\NeoPixel.cydsn\codegentemp\NeoPixel.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  NeoPixel.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucasiversen\Desktop\PSOC_1_Program\PSOC_1_Program\NeoPixel.cydsn\NeoPixel.cyprj -dcpsoc3 -verilog NeoPixel.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Nov 22 17:54:56 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\lucasiversen\Desktop\PSOC_1_Program\PSOC_1_Program\NeoPixel.cydsn\codegentemp\NeoPixel.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\lucasiversen\Desktop\PSOC_1_Program\PSOC_1_Program\NeoPixel.cydsn\codegentemp\NeoPixel.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Count7_v1_0\Count7_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\nand_v1_0\nand_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_144
	\pulseCounter:Net_49\
	\pulseCounter:Net_82\
	\pulseCounter:Net_95\
	\pulseCounter:Net_91\
	\pulseCounter:Net_102\
	\pulseCounter:CounterUDB:ctrl_cmod_2\
	\pulseCounter:CounterUDB:ctrl_cmod_1\
	\pulseCounter:CounterUDB:ctrl_cmod_0\
	Net_145
	\pulseCounter:CounterUDB:reload_tc\
	\triggerPWM:PWMUDB:km_run\
	\triggerPWM:PWMUDB:ctrl_cmpmode2_2\
	\triggerPWM:PWMUDB:ctrl_cmpmode2_1\
	\triggerPWM:PWMUDB:ctrl_cmpmode2_0\
	\triggerPWM:PWMUDB:ctrl_cmpmode1_2\
	\triggerPWM:PWMUDB:ctrl_cmpmode1_1\
	\triggerPWM:PWMUDB:ctrl_cmpmode1_0\
	\triggerPWM:PWMUDB:capt_rising\
	\triggerPWM:PWMUDB:capt_falling\
	\triggerPWM:PWMUDB:trig_rise\
	\triggerPWM:PWMUDB:trig_fall\
	\triggerPWM:PWMUDB:sc_kill\
	\triggerPWM:PWMUDB:min_kill\
	\triggerPWM:PWMUDB:km_tc\
	\triggerPWM:PWMUDB:db_tc\
	\triggerPWM:PWMUDB:dith_sel\
	\triggerPWM:PWMUDB:compare2\
	\triggerPWM:Net_101\
	Net_251
	Net_252
	\triggerPWM:PWMUDB:cmp2\
	\triggerPWM:PWMUDB:MODULE_1:b_31\
	\triggerPWM:PWMUDB:MODULE_1:b_30\
	\triggerPWM:PWMUDB:MODULE_1:b_29\
	\triggerPWM:PWMUDB:MODULE_1:b_28\
	\triggerPWM:PWMUDB:MODULE_1:b_27\
	\triggerPWM:PWMUDB:MODULE_1:b_26\
	\triggerPWM:PWMUDB:MODULE_1:b_25\
	\triggerPWM:PWMUDB:MODULE_1:b_24\
	\triggerPWM:PWMUDB:MODULE_1:b_23\
	\triggerPWM:PWMUDB:MODULE_1:b_22\
	\triggerPWM:PWMUDB:MODULE_1:b_21\
	\triggerPWM:PWMUDB:MODULE_1:b_20\
	\triggerPWM:PWMUDB:MODULE_1:b_19\
	\triggerPWM:PWMUDB:MODULE_1:b_18\
	\triggerPWM:PWMUDB:MODULE_1:b_17\
	\triggerPWM:PWMUDB:MODULE_1:b_16\
	\triggerPWM:PWMUDB:MODULE_1:b_15\
	\triggerPWM:PWMUDB:MODULE_1:b_14\
	\triggerPWM:PWMUDB:MODULE_1:b_13\
	\triggerPWM:PWMUDB:MODULE_1:b_12\
	\triggerPWM:PWMUDB:MODULE_1:b_11\
	\triggerPWM:PWMUDB:MODULE_1:b_10\
	\triggerPWM:PWMUDB:MODULE_1:b_9\
	\triggerPWM:PWMUDB:MODULE_1:b_8\
	\triggerPWM:PWMUDB:MODULE_1:b_7\
	\triggerPWM:PWMUDB:MODULE_1:b_6\
	\triggerPWM:PWMUDB:MODULE_1:b_5\
	\triggerPWM:PWMUDB:MODULE_1:b_4\
	\triggerPWM:PWMUDB:MODULE_1:b_3\
	\triggerPWM:PWMUDB:MODULE_1:b_2\
	\triggerPWM:PWMUDB:MODULE_1:b_1\
	\triggerPWM:PWMUDB:MODULE_1:b_0\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:a_31\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:a_30\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:a_29\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:a_28\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:a_27\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:a_26\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:a_25\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:a_24\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_31\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_30\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_29\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_28\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_27\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_26\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_25\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_24\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_23\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_22\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_21\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_20\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_19\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_18\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_17\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_16\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_15\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_14\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_13\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_12\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_11\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_10\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_9\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_8\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_7\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_6\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_5\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_4\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_3\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_2\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_1\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:b_0\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_31\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_30\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_29\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_28\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_27\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_26\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_25\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_24\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_23\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_22\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_21\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_20\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_19\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_18\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_17\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_16\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_15\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_14\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_13\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_12\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_11\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_10\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_9\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_8\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_7\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_6\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_5\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_4\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_3\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_2\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_253
	Net_250
	\triggerPWM:Net_113\
	\triggerPWM:Net_107\
	\triggerPWM:Net_114\
	\motorPWM_1:PWMUDB:km_run\
	\motorPWM_1:PWMUDB:ctrl_cmpmode2_2\
	\motorPWM_1:PWMUDB:ctrl_cmpmode2_1\
	\motorPWM_1:PWMUDB:ctrl_cmpmode2_0\
	\motorPWM_1:PWMUDB:ctrl_cmpmode1_2\
	\motorPWM_1:PWMUDB:ctrl_cmpmode1_1\
	\motorPWM_1:PWMUDB:ctrl_cmpmode1_0\
	\motorPWM_1:PWMUDB:capt_rising\
	\motorPWM_1:PWMUDB:capt_falling\
	\motorPWM_1:PWMUDB:trig_rise\
	\motorPWM_1:PWMUDB:trig_fall\
	\motorPWM_1:PWMUDB:sc_kill\
	\motorPWM_1:PWMUDB:min_kill\
	\motorPWM_1:PWMUDB:km_tc\
	\motorPWM_1:PWMUDB:db_tc\
	\motorPWM_1:PWMUDB:dith_sel\
	\motorPWM_1:PWMUDB:compare2\
	\motorPWM_1:Net_101\
	Net_264
	Net_265
	\motorPWM_1:PWMUDB:MODULE_2:b_31\
	\motorPWM_1:PWMUDB:MODULE_2:b_30\
	\motorPWM_1:PWMUDB:MODULE_2:b_29\
	\motorPWM_1:PWMUDB:MODULE_2:b_28\
	\motorPWM_1:PWMUDB:MODULE_2:b_27\
	\motorPWM_1:PWMUDB:MODULE_2:b_26\
	\motorPWM_1:PWMUDB:MODULE_2:b_25\
	\motorPWM_1:PWMUDB:MODULE_2:b_24\
	\motorPWM_1:PWMUDB:MODULE_2:b_23\
	\motorPWM_1:PWMUDB:MODULE_2:b_22\
	\motorPWM_1:PWMUDB:MODULE_2:b_21\
	\motorPWM_1:PWMUDB:MODULE_2:b_20\
	\motorPWM_1:PWMUDB:MODULE_2:b_19\
	\motorPWM_1:PWMUDB:MODULE_2:b_18\
	\motorPWM_1:PWMUDB:MODULE_2:b_17\
	\motorPWM_1:PWMUDB:MODULE_2:b_16\
	\motorPWM_1:PWMUDB:MODULE_2:b_15\
	\motorPWM_1:PWMUDB:MODULE_2:b_14\
	\motorPWM_1:PWMUDB:MODULE_2:b_13\
	\motorPWM_1:PWMUDB:MODULE_2:b_12\
	\motorPWM_1:PWMUDB:MODULE_2:b_11\
	\motorPWM_1:PWMUDB:MODULE_2:b_10\
	\motorPWM_1:PWMUDB:MODULE_2:b_9\
	\motorPWM_1:PWMUDB:MODULE_2:b_8\
	\motorPWM_1:PWMUDB:MODULE_2:b_7\
	\motorPWM_1:PWMUDB:MODULE_2:b_6\
	\motorPWM_1:PWMUDB:MODULE_2:b_5\
	\motorPWM_1:PWMUDB:MODULE_2:b_4\
	\motorPWM_1:PWMUDB:MODULE_2:b_3\
	\motorPWM_1:PWMUDB:MODULE_2:b_2\
	\motorPWM_1:PWMUDB:MODULE_2:b_1\
	\motorPWM_1:PWMUDB:MODULE_2:b_0\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_31\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_30\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_29\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_28\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_27\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_26\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_25\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_24\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_31\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_30\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_29\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_28\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_27\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_26\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_25\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_24\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_23\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_22\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_21\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_20\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_19\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_18\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_17\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_16\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_15\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_14\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_13\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_12\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_11\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_10\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_9\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_8\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_7\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_6\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_5\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_4\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_3\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_2\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_1\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:b_0\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_31\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_30\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_29\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_28\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_27\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_26\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_25\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_24\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_23\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_22\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_21\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_20\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_19\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_18\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_17\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_16\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_15\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_14\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_13\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_12\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_11\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_10\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_9\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_8\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_7\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_6\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_5\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_4\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_3\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_2\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_266
	Net_263
	\motorPWM_1:Net_113\
	\motorPWM_1:Net_107\
	\motorPWM_1:Net_114\
	\motorPWM_2:PWMUDB:km_run\
	\motorPWM_2:PWMUDB:ctrl_cmpmode2_2\
	\motorPWM_2:PWMUDB:ctrl_cmpmode2_1\
	\motorPWM_2:PWMUDB:ctrl_cmpmode2_0\
	\motorPWM_2:PWMUDB:ctrl_cmpmode1_2\
	\motorPWM_2:PWMUDB:ctrl_cmpmode1_1\
	\motorPWM_2:PWMUDB:ctrl_cmpmode1_0\
	\motorPWM_2:PWMUDB:capt_rising\
	\motorPWM_2:PWMUDB:capt_falling\
	\motorPWM_2:PWMUDB:trig_rise\
	\motorPWM_2:PWMUDB:trig_fall\
	\motorPWM_2:PWMUDB:sc_kill\
	\motorPWM_2:PWMUDB:min_kill\
	\motorPWM_2:PWMUDB:km_tc\
	\motorPWM_2:PWMUDB:db_tc\
	\motorPWM_2:PWMUDB:dith_sel\
	\motorPWM_2:PWMUDB:compare2\
	\motorPWM_2:Net_101\
	Net_276
	Net_277
	\motorPWM_2:PWMUDB:MODULE_3:b_31\
	\motorPWM_2:PWMUDB:MODULE_3:b_30\
	\motorPWM_2:PWMUDB:MODULE_3:b_29\
	\motorPWM_2:PWMUDB:MODULE_3:b_28\
	\motorPWM_2:PWMUDB:MODULE_3:b_27\
	\motorPWM_2:PWMUDB:MODULE_3:b_26\
	\motorPWM_2:PWMUDB:MODULE_3:b_25\
	\motorPWM_2:PWMUDB:MODULE_3:b_24\
	\motorPWM_2:PWMUDB:MODULE_3:b_23\
	\motorPWM_2:PWMUDB:MODULE_3:b_22\
	\motorPWM_2:PWMUDB:MODULE_3:b_21\
	\motorPWM_2:PWMUDB:MODULE_3:b_20\
	\motorPWM_2:PWMUDB:MODULE_3:b_19\
	\motorPWM_2:PWMUDB:MODULE_3:b_18\
	\motorPWM_2:PWMUDB:MODULE_3:b_17\
	\motorPWM_2:PWMUDB:MODULE_3:b_16\
	\motorPWM_2:PWMUDB:MODULE_3:b_15\
	\motorPWM_2:PWMUDB:MODULE_3:b_14\
	\motorPWM_2:PWMUDB:MODULE_3:b_13\
	\motorPWM_2:PWMUDB:MODULE_3:b_12\
	\motorPWM_2:PWMUDB:MODULE_3:b_11\
	\motorPWM_2:PWMUDB:MODULE_3:b_10\
	\motorPWM_2:PWMUDB:MODULE_3:b_9\
	\motorPWM_2:PWMUDB:MODULE_3:b_8\
	\motorPWM_2:PWMUDB:MODULE_3:b_7\
	\motorPWM_2:PWMUDB:MODULE_3:b_6\
	\motorPWM_2:PWMUDB:MODULE_3:b_5\
	\motorPWM_2:PWMUDB:MODULE_3:b_4\
	\motorPWM_2:PWMUDB:MODULE_3:b_3\
	\motorPWM_2:PWMUDB:MODULE_3:b_2\
	\motorPWM_2:PWMUDB:MODULE_3:b_1\
	\motorPWM_2:PWMUDB:MODULE_3:b_0\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_31\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_30\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_29\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_28\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_27\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_26\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_25\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_24\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_31\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_30\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_29\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_28\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_27\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_26\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_25\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_24\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_23\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_22\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_21\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_20\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_19\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_18\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_17\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_16\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_15\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_14\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_13\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_12\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_11\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_10\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_9\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_8\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_7\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_6\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_5\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_4\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_3\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_2\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_1\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:b_0\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_31\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_30\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_29\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_28\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_27\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_26\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_25\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_24\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_23\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_22\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_21\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_20\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_19\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_18\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_17\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_16\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_15\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_14\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_13\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_12\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_11\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_10\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_9\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_8\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_7\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_6\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_5\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_4\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_3\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_2\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_278
	Net_275
	\motorPWM_2:Net_113\
	\motorPWM_2:Net_107\
	\motorPWM_2:Net_114\
	\soundUART:BUART:HalfDuplexSend\
	\soundUART:BUART:FinalAddrMode_2\
	\soundUART:BUART:FinalAddrMode_1\
	\soundUART:BUART:FinalAddrMode_0\
	\soundUART:BUART:reset_sr\
	Net_205
	Net_206

    Synthesized names
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_31\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_30\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_29\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_28\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_27\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_26\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_25\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_24\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_23\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_22\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_21\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_20\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_19\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_18\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_17\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_16\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_15\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_14\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_13\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_12\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_11\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_10\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_9\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_8\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_7\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_6\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_5\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_4\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_3\
	\triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_2\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_31\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_30\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_29\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_28\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_27\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_26\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_25\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_24\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_23\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_22\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_21\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_20\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_19\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_18\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_17\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_16\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_15\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_14\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_13\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_12\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_11\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_10\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_9\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_8\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_7\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_6\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_5\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_4\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_3\
	\motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_2\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_31\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_30\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_29\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_28\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_27\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_26\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_25\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_24\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_23\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_22\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_21\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_20\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_19\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_18\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_17\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_16\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_15\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_14\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_13\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_12\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_11\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_10\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_9\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_8\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_7\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_6\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_5\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_4\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_3\
	\motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_2\

Deleted 421 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Data_net_0
Aliasing \NP:Neo:DPTH_d0_load\ to zero
Aliasing \NP:Neo:DPTH_d1_load\ to zero
Aliasing \NP:Neo:DPTH_f0_load\ to zero
Aliasing \NP:Neo:DPTH_f1_load\ to zero
Aliasing \NP:Neo:DPTH_route_si\ to zero
Aliasing \NP:Neo:DPTH_route_ci\ to zero
Aliasing \NP:Neo:BITCNT_reset\ to zero
Aliasing \NP:Neo:ONTime_reset\ to zero
Aliasing \NP:Neo:OFFTime_en\ to \NP:Neo:ONTime_en\
Aliasing \NP:Neo:OFFTime_load\ to \NP:Neo:ONTime_load\
Aliasing \NP:Neo:OFFTime_reset\ to zero
Aliasing Net_141 to zero
Aliasing tmpOE__trigger_net_0 to tmpOE__Data_net_0
Aliasing tmpOE__echo_2_net_0 to tmpOE__Data_net_0
Aliasing Net_143 to zero
Aliasing \pulseCounter:Net_89\ to tmpOE__Data_net_0
Aliasing \pulseCounter:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \pulseCounter:CounterUDB:ctrl_capmode_0\ to tmpOE__Data_net_0
Aliasing tmpOE__echo_1_net_0 to tmpOE__Data_net_0
Aliasing tmpOE__echo_3_net_0 to tmpOE__Data_net_0
Aliasing tmpOE__echo_4_net_0 to tmpOE__Data_net_0
Aliasing \triggerPWM:PWMUDB:hwCapture\ to zero
Aliasing \triggerPWM:PWMUDB:trig_out\ to tmpOE__Data_net_0
Aliasing \triggerPWM:PWMUDB:runmode_enable\\S\ to zero
Aliasing \triggerPWM:PWMUDB:ltch_kill_reg\\R\ to \triggerPWM:PWMUDB:runmode_enable\\R\
Aliasing \triggerPWM:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \triggerPWM:PWMUDB:min_kill_reg\\R\ to \triggerPWM:PWMUDB:runmode_enable\\R\
Aliasing \triggerPWM:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \triggerPWM:PWMUDB:final_kill\ to tmpOE__Data_net_0
Aliasing \triggerPWM:PWMUDB:dith_count_1\\R\ to \triggerPWM:PWMUDB:runmode_enable\\R\
Aliasing \triggerPWM:PWMUDB:dith_count_1\\S\ to zero
Aliasing \triggerPWM:PWMUDB:dith_count_0\\R\ to \triggerPWM:PWMUDB:runmode_enable\\R\
Aliasing \triggerPWM:PWMUDB:dith_count_0\\S\ to zero
Aliasing \triggerPWM:PWMUDB:cs_addr_0\ to \triggerPWM:PWMUDB:runmode_enable\\R\
Aliasing \triggerPWM:PWMUDB:pwm1_i\ to zero
Aliasing \triggerPWM:PWMUDB:pwm2_i\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_23\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_22\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_21\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_20\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_19\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_18\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_17\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_16\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_15\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_14\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_13\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_12\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_11\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_10\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_9\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_8\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_7\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_6\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_5\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_4\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_3\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_2\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Data_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__Data_net_0
Aliasing tmpOE__Pin1_dir2_net_0 to tmpOE__Data_net_0
Aliasing tmpOE__Pin1_dir1_net_0 to tmpOE__Data_net_0
Aliasing tmpOE__Pin2_dir1_net_0 to tmpOE__Data_net_0
Aliasing tmpOE__Pin2_dir2_net_0 to tmpOE__Data_net_0
Aliasing \motorPWM_1:PWMUDB:hwCapture\ to zero
Aliasing \motorPWM_1:PWMUDB:trig_out\ to tmpOE__Data_net_0
Aliasing \motorPWM_1:PWMUDB:runmode_enable\\R\ to zero
Aliasing \motorPWM_1:PWMUDB:runmode_enable\\S\ to zero
Aliasing \motorPWM_1:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \motorPWM_1:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \motorPWM_1:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \motorPWM_1:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \motorPWM_1:PWMUDB:final_kill\ to tmpOE__Data_net_0
Aliasing \motorPWM_1:PWMUDB:dith_count_1\\R\ to zero
Aliasing \motorPWM_1:PWMUDB:dith_count_1\\S\ to zero
Aliasing \motorPWM_1:PWMUDB:dith_count_0\\R\ to zero
Aliasing \motorPWM_1:PWMUDB:dith_count_0\\S\ to zero
Aliasing \motorPWM_1:PWMUDB:reset\ to zero
Aliasing \motorPWM_1:PWMUDB:status_6\ to zero
Aliasing \motorPWM_1:PWMUDB:status_4\ to zero
Aliasing \motorPWM_1:PWMUDB:cmp2\ to zero
Aliasing \motorPWM_1:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \motorPWM_1:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \motorPWM_1:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \motorPWM_1:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \motorPWM_1:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \motorPWM_1:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \motorPWM_1:PWMUDB:cs_addr_0\ to zero
Aliasing \motorPWM_1:PWMUDB:pwm1_i\ to zero
Aliasing \motorPWM_1:PWMUDB:pwm2_i\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_23\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_22\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_21\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_20\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_19\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_18\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_17\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_16\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_15\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_14\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_13\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_12\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_11\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_10\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_9\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_8\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_7\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_6\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_5\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_4\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_3\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_2\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Data_net_0
Aliasing tmpOE__Pin_pwm1_net_0 to tmpOE__Data_net_0
Aliasing tmpOE__ballsig_net_0 to tmpOE__Data_net_0
Aliasing tmpOE__Pin_rpi_start_stop_net_0 to tmpOE__Data_net_0
Aliasing tmpOE__Pin_score_net_0 to tmpOE__Data_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:Net_383\ to zero
Aliasing tmpOE__Scale_input_net_0 to tmpOE__Data_net_0
Aliasing \motorPWM_2:PWMUDB:hwCapture\ to zero
Aliasing \motorPWM_2:PWMUDB:trig_out\ to tmpOE__Data_net_0
Aliasing \motorPWM_2:PWMUDB:runmode_enable\\R\ to zero
Aliasing \motorPWM_2:PWMUDB:runmode_enable\\S\ to zero
Aliasing \motorPWM_2:PWMUDB:ltch_kill_reg\\R\ to zero
Aliasing \motorPWM_2:PWMUDB:ltch_kill_reg\\S\ to zero
Aliasing \motorPWM_2:PWMUDB:min_kill_reg\\R\ to zero
Aliasing \motorPWM_2:PWMUDB:min_kill_reg\\S\ to zero
Aliasing \motorPWM_2:PWMUDB:final_kill\ to tmpOE__Data_net_0
Aliasing \motorPWM_2:PWMUDB:dith_count_1\\R\ to zero
Aliasing \motorPWM_2:PWMUDB:dith_count_1\\S\ to zero
Aliasing \motorPWM_2:PWMUDB:dith_count_0\\R\ to zero
Aliasing \motorPWM_2:PWMUDB:dith_count_0\\S\ to zero
Aliasing \motorPWM_2:PWMUDB:reset\ to zero
Aliasing \motorPWM_2:PWMUDB:status_6\ to zero
Aliasing \motorPWM_2:PWMUDB:status_4\ to zero
Aliasing \motorPWM_2:PWMUDB:cmp2\ to zero
Aliasing \motorPWM_2:PWMUDB:cmp1_status_reg\\R\ to zero
Aliasing \motorPWM_2:PWMUDB:cmp1_status_reg\\S\ to zero
Aliasing \motorPWM_2:PWMUDB:cmp2_status_reg\\R\ to zero
Aliasing \motorPWM_2:PWMUDB:cmp2_status_reg\\S\ to zero
Aliasing \motorPWM_2:PWMUDB:final_kill_reg\\R\ to zero
Aliasing \motorPWM_2:PWMUDB:final_kill_reg\\S\ to zero
Aliasing \motorPWM_2:PWMUDB:cs_addr_0\ to zero
Aliasing \motorPWM_2:PWMUDB:pwm1_i\ to zero
Aliasing \motorPWM_2:PWMUDB:pwm2_i\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_23\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_22\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_21\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_20\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_19\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_18\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_17\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_16\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_15\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_14\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_13\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_12\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_11\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_10\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_9\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_8\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_7\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_6\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_5\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_4\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_3\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_2\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Data_net_0
Aliasing tmpOE__Pin_pwm2_net_0 to tmpOE__Data_net_0
Aliasing \soundUART:BUART:tx_hd_send_break\ to zero
Aliasing \soundUART:BUART:FinalParityType_1\ to zero
Aliasing \soundUART:BUART:FinalParityType_0\ to zero
Aliasing \soundUART:BUART:tx_ctrl_mark\ to zero
Aliasing \soundUART:BUART:tx_status_6\ to zero
Aliasing \soundUART:BUART:tx_status_5\ to zero
Aliasing \soundUART:BUART:tx_status_4\ to zero
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Data_net_0
Aliasing \pulseCounter:CounterUDB:cmp_out_reg_i\\D\ to \pulseCounter:CounterUDB:prevCompare\\D\
Aliasing \triggerPWM:PWMUDB:min_kill_reg\\D\ to tmpOE__Data_net_0
Aliasing \triggerPWM:PWMUDB:prevCapture\\D\ to zero
Aliasing \triggerPWM:PWMUDB:trig_last\\D\ to zero
Aliasing \triggerPWM:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Data_net_0
Aliasing \motorPWM_1:PWMUDB:min_kill_reg\\D\ to tmpOE__Data_net_0
Aliasing \motorPWM_1:PWMUDB:prevCapture\\D\ to zero
Aliasing \motorPWM_1:PWMUDB:trig_last\\D\ to zero
Aliasing \motorPWM_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Data_net_0
Aliasing \motorPWM_1:PWMUDB:prevCompare1\\D\ to \motorPWM_1:PWMUDB:pwm_temp\
Aliasing \motorPWM_1:PWMUDB:tc_i_reg\\D\ to \motorPWM_1:PWMUDB:status_2\
Aliasing \motorPWM_2:PWMUDB:min_kill_reg\\D\ to tmpOE__Data_net_0
Aliasing \motorPWM_2:PWMUDB:prevCapture\\D\ to zero
Aliasing \motorPWM_2:PWMUDB:trig_last\\D\ to zero
Aliasing \motorPWM_2:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Data_net_0
Aliasing \motorPWM_2:PWMUDB:prevCompare1\\D\ to \motorPWM_2:PWMUDB:pwm_temp\
Aliasing \motorPWM_2:PWMUDB:tc_i_reg\\D\ to \motorPWM_2:PWMUDB:status_2\
Aliasing \soundUART:BUART:reset_reg\\D\ to zero
Removing Lhs of wire one[7] = tmpOE__Data_net_0[1]
Removing Rhs of wire \NP:Net_3\[14] = \NP:Neo:SpaceForData\[15]
Removing Lhs of wire \NP:Neo:DPTH_d0_load\[25] = zero[6]
Removing Lhs of wire \NP:Neo:DPTH_d1_load\[26] = zero[6]
Removing Lhs of wire \NP:Neo:DPTH_f0_load\[27] = zero[6]
Removing Lhs of wire \NP:Neo:DPTH_f1_load\[28] = zero[6]
Removing Lhs of wire \NP:Neo:DPTH_route_si\[29] = zero[6]
Removing Lhs of wire \NP:Neo:DPTH_route_ci\[30] = zero[6]
Removing Lhs of wire \NP:Neo:DPTH_select_0\[31] = \NP:Neo:MainState_0\[13]
Removing Lhs of wire \NP:Neo:DPTH_select_1\[32] = \NP:Neo:MainState_1\[12]
Removing Lhs of wire \NP:Neo:BITCNT_load\[35] = \NP:Neo:LoadCounter\[16]
Removing Lhs of wire \NP:Neo:BITCNT_reset\[36] = zero[6]
Removing Lhs of wire \NP:Neo:ONTime_en\[37] = \NP:Neo:EnablePulseWidthCounters\[24]
Removing Lhs of wire \NP:Neo:ONTime_load\[38] = \NP:Neo:ReloadPulsewidthCounters\[19]
Removing Lhs of wire \NP:Neo:ONTime_reset\[39] = zero[6]
Removing Lhs of wire \NP:Neo:OFFTime_en\[40] = \NP:Neo:EnablePulseWidthCounters\[24]
Removing Lhs of wire \NP:Neo:OFFTime_load\[41] = \NP:Neo:ReloadPulsewidthCounters\[19]
Removing Lhs of wire \NP:Neo:OFFTime_reset\[42] = zero[6]
Removing Lhs of wire Net_141[102] = zero[6]
Removing Lhs of wire tmpOE__trigger_net_0[104] = tmpOE__Data_net_0[1]
Removing Rhs of wire Net_142[105] = \triggerPWM:Net_96\[447]
Removing Rhs of wire Net_142[105] = \triggerPWM:PWMUDB:pwm_i_reg\[439]
Removing Lhs of wire tmpOE__echo_2_net_0[111] = tmpOE__Data_net_0[1]
Removing Rhs of wire Net_181[117] = \pulseCounter:Net_43\[119]
Removing Lhs of wire Net_143[118] = zero[6]
Removing Lhs of wire \pulseCounter:Net_89\[123] = tmpOE__Data_net_0[1]
Removing Lhs of wire \pulseCounter:CounterUDB:ctrl_capmode_1\[133] = zero[6]
Removing Lhs of wire \pulseCounter:CounterUDB:ctrl_capmode_0\[134] = tmpOE__Data_net_0[1]
Removing Lhs of wire \pulseCounter:CounterUDB:ctrl_enable\[146] = \pulseCounter:CounterUDB:control_7\[138]
Removing Rhs of wire Net_395[148] = cydff_1[266]
Removing Lhs of wire \pulseCounter:CounterUDB:final_enable\[154] = \pulseCounter:CounterUDB:control_7\[138]
Removing Lhs of wire \pulseCounter:CounterUDB:counter_enable\[155] = \pulseCounter:CounterUDB:control_7\[138]
Removing Rhs of wire \pulseCounter:CounterUDB:status_0\[156] = \pulseCounter:CounterUDB:cmp_out_status\[157]
Removing Rhs of wire \pulseCounter:CounterUDB:status_1\[158] = \pulseCounter:CounterUDB:per_zero\[159]
Removing Rhs of wire \pulseCounter:CounterUDB:status_2\[160] = \pulseCounter:CounterUDB:overflow_status\[161]
Removing Rhs of wire \pulseCounter:CounterUDB:status_3\[162] = \pulseCounter:CounterUDB:underflow_status\[163]
Removing Lhs of wire \pulseCounter:CounterUDB:status_4\[164] = \pulseCounter:CounterUDB:hwCapture\[152]
Removing Rhs of wire \pulseCounter:CounterUDB:status_5\[165] = \pulseCounter:CounterUDB:fifo_full\[166]
Removing Rhs of wire \pulseCounter:CounterUDB:status_6\[167] = \pulseCounter:CounterUDB:fifo_nempty\[168]
Removing Lhs of wire \pulseCounter:CounterUDB:dp_dir\[171] = tmpOE__Data_net_0[1]
Removing Rhs of wire \pulseCounter:CounterUDB:cmp_out_i\[178] = \pulseCounter:CounterUDB:cmp_less\[179]
Removing Lhs of wire \pulseCounter:CounterUDB:cs_addr_2\[187] = tmpOE__Data_net_0[1]
Removing Lhs of wire \pulseCounter:CounterUDB:cs_addr_1\[188] = \pulseCounter:CounterUDB:count_enable\[185]
Removing Lhs of wire \pulseCounter:CounterUDB:cs_addr_0\[189] = \pulseCounter:CounterUDB:reload\[153]
Removing Lhs of wire tmpOE__echo_1_net_0[269] = tmpOE__Data_net_0[1]
Removing Lhs of wire tmpOE__echo_3_net_0[277] = tmpOE__Data_net_0[1]
Removing Lhs of wire tmpOE__echo_4_net_0[283] = tmpOE__Data_net_0[1]
Removing Lhs of wire \triggerPWM:PWMUDB:ctrl_enable\[312] = \triggerPWM:PWMUDB:control_7\[304]
Removing Lhs of wire \triggerPWM:PWMUDB:hwCapture\[322] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:hwEnable\[323] = \triggerPWM:PWMUDB:control_7\[304]
Removing Lhs of wire \triggerPWM:PWMUDB:trig_out\[327] = tmpOE__Data_net_0[1]
Removing Lhs of wire \triggerPWM:PWMUDB:runmode_enable\\R\[329] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:runmode_enable\\S\[330] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:final_enable\[331] = \triggerPWM:PWMUDB:runmode_enable\[328]
Removing Lhs of wire \triggerPWM:PWMUDB:ltch_kill_reg\\R\[335] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:ltch_kill_reg\\S\[336] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:min_kill_reg\\R\[337] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:min_kill_reg\\S\[338] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:final_kill\[341] = tmpOE__Data_net_0[1]
Removing Lhs of wire \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_1\[345] = \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_1\[611]
Removing Lhs of wire \triggerPWM:PWMUDB:add_vi_vv_MODGEN_1_0\[347] = \triggerPWM:PWMUDB:MODULE_1:g2:a0:s_0\[612]
Removing Lhs of wire \triggerPWM:PWMUDB:dith_count_1\\R\[348] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:dith_count_1\\S\[349] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:dith_count_0\\R\[350] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:dith_count_0\\S\[351] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:cs_addr_2\[353] = \triggerPWM:PWMUDB:tc_i\[333]
Removing Lhs of wire \triggerPWM:PWMUDB:cs_addr_1\[354] = \triggerPWM:PWMUDB:runmode_enable\[328]
Removing Lhs of wire \triggerPWM:PWMUDB:cs_addr_0\[355] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:compare1\[437] = \triggerPWM:PWMUDB:cmp1_less\[407]
Removing Lhs of wire \triggerPWM:PWMUDB:pwm1_i\[442] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:pwm2_i\[444] = zero[6]
Removing Rhs of wire \triggerPWM:PWMUDB:pwm_temp\[450] = \triggerPWM:PWMUDB:cmp1\[451]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_23\[493] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_22\[494] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_21\[495] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_20\[496] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_19\[497] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_18\[498] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_17\[499] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_16\[500] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_15\[501] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_14\[502] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_13\[503] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_12\[504] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_11\[505] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_10\[506] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_9\[507] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_8\[508] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_7\[509] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_6\[510] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_5\[511] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_4\[512] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_3\[513] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_2\[514] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_1\[515] = \triggerPWM:PWMUDB:MODIN1_1\[516]
Removing Lhs of wire \triggerPWM:PWMUDB:MODIN1_1\[516] = \triggerPWM:PWMUDB:dith_count_1\[344]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:a_0\[517] = \triggerPWM:PWMUDB:MODIN1_0\[518]
Removing Lhs of wire \triggerPWM:PWMUDB:MODIN1_0\[518] = \triggerPWM:PWMUDB:dith_count_0\[346]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[650] = tmpOE__Data_net_0[1]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[651] = tmpOE__Data_net_0[1]
Removing Lhs of wire tmpOE__LED_net_0[660] = tmpOE__Data_net_0[1]
Removing Lhs of wire tmpOE__Pin1_dir2_net_0[666] = tmpOE__Data_net_0[1]
Removing Lhs of wire tmpOE__Pin1_dir1_net_0[672] = tmpOE__Data_net_0[1]
Removing Lhs of wire tmpOE__Pin2_dir1_net_0[678] = tmpOE__Data_net_0[1]
Removing Lhs of wire tmpOE__Pin2_dir2_net_0[684] = tmpOE__Data_net_0[1]
Removing Lhs of wire \motorPWM_1:PWMUDB:ctrl_enable\[703] = \motorPWM_1:PWMUDB:control_7\[695]
Removing Lhs of wire \motorPWM_1:PWMUDB:hwCapture\[713] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:hwEnable\[714] = \motorPWM_1:PWMUDB:control_7\[695]
Removing Lhs of wire \motorPWM_1:PWMUDB:trig_out\[718] = tmpOE__Data_net_0[1]
Removing Lhs of wire \motorPWM_1:PWMUDB:runmode_enable\\R\[720] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:runmode_enable\\S\[721] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:final_enable\[722] = \motorPWM_1:PWMUDB:runmode_enable\[719]
Removing Lhs of wire \motorPWM_1:PWMUDB:ltch_kill_reg\\R\[726] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:ltch_kill_reg\\S\[727] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:min_kill_reg\\R\[728] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:min_kill_reg\\S\[729] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:final_kill\[732] = tmpOE__Data_net_0[1]
Removing Lhs of wire \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_1\[736] = \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_1\[976]
Removing Lhs of wire \motorPWM_1:PWMUDB:add_vi_vv_MODGEN_2_0\[738] = \motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_0\[977]
Removing Lhs of wire \motorPWM_1:PWMUDB:dith_count_1\\R\[739] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:dith_count_1\\S\[740] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:dith_count_0\\R\[741] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:dith_count_0\\S\[742] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:reset\[745] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:status_6\[746] = zero[6]
Removing Rhs of wire \motorPWM_1:PWMUDB:status_5\[747] = \motorPWM_1:PWMUDB:final_kill_reg\[761]
Removing Lhs of wire \motorPWM_1:PWMUDB:status_4\[748] = zero[6]
Removing Rhs of wire \motorPWM_1:PWMUDB:status_3\[749] = \motorPWM_1:PWMUDB:fifo_full\[768]
Removing Rhs of wire \motorPWM_1:PWMUDB:status_1\[751] = \motorPWM_1:PWMUDB:cmp2_status_reg\[760]
Removing Rhs of wire \motorPWM_1:PWMUDB:status_0\[752] = \motorPWM_1:PWMUDB:cmp1_status_reg\[759]
Removing Lhs of wire \motorPWM_1:PWMUDB:cmp2_status\[757] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:cmp2\[758] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:cmp1_status_reg\\R\[762] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:cmp1_status_reg\\S\[763] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:cmp2_status_reg\\R\[764] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:cmp2_status_reg\\S\[765] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:final_kill_reg\\R\[766] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:final_kill_reg\\S\[767] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:cs_addr_2\[769] = \motorPWM_1:PWMUDB:tc_i\[724]
Removing Lhs of wire \motorPWM_1:PWMUDB:cs_addr_1\[770] = \motorPWM_1:PWMUDB:runmode_enable\[719]
Removing Lhs of wire \motorPWM_1:PWMUDB:cs_addr_0\[771] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:compare1\[804] = \motorPWM_1:PWMUDB:cmp1_less\[775]
Removing Lhs of wire \motorPWM_1:PWMUDB:pwm1_i\[809] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:pwm2_i\[811] = zero[6]
Removing Rhs of wire \motorPWM_1:Net_96\[814] = \motorPWM_1:PWMUDB:pwm_i_reg\[806]
Removing Lhs of wire \motorPWM_1:PWMUDB:pwm_temp\[817] = \motorPWM_1:PWMUDB:cmp1\[755]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_23\[858] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_22\[859] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_21\[860] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_20\[861] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_19\[862] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_18\[863] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_17\[864] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_16\[865] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_15\[866] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_14\[867] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_13\[868] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_12\[869] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_11\[870] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_10\[871] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_9\[872] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_8\[873] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_7\[874] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_6\[875] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_5\[876] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_4\[877] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_3\[878] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_2\[879] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_1\[880] = \motorPWM_1:PWMUDB:MODIN2_1\[881]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODIN2_1\[881] = \motorPWM_1:PWMUDB:dith_count_1\[735]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:a_0\[882] = \motorPWM_1:PWMUDB:MODIN2_0\[883]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODIN2_0\[883] = \motorPWM_1:PWMUDB:dith_count_0\[737]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[1015] = tmpOE__Data_net_0[1]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[1016] = tmpOE__Data_net_0[1]
Removing Rhs of wire Net_173[1017] = \motorPWM_1:Net_96\[814]
Removing Lhs of wire tmpOE__Pin_pwm1_net_0[1025] = tmpOE__Data_net_0[1]
Removing Lhs of wire tmpOE__ballsig_net_0[1033] = tmpOE__Data_net_0[1]
Removing Lhs of wire tmpOE__Pin_rpi_start_stop_net_0[1040] = tmpOE__Data_net_0[1]
Removing Lhs of wire tmpOE__Pin_score_net_0[1045] = tmpOE__Data_net_0[1]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[1057] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[1058] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[1059] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[1060] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[1061] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[1062] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[1063] = zero[6]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[1064] = zero[6]
Removing Rhs of wire \ADC_SAR_1:Net_188\[1068] = \ADC_SAR_1:Net_221\[1069]
Removing Lhs of wire \ADC_SAR_1:soc\[1075] = zero[6]
Removing Lhs of wire \ADC_SAR_1:Net_383\[1101] = zero[6]
Removing Lhs of wire tmpOE__Scale_input_net_0[1103] = tmpOE__Data_net_0[1]
Removing Lhs of wire \motorPWM_2:PWMUDB:ctrl_enable\[1121] = \motorPWM_2:PWMUDB:control_7\[1113]
Removing Lhs of wire \motorPWM_2:PWMUDB:hwCapture\[1131] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:hwEnable\[1132] = \motorPWM_2:PWMUDB:control_7\[1113]
Removing Lhs of wire \motorPWM_2:PWMUDB:trig_out\[1136] = tmpOE__Data_net_0[1]
Removing Lhs of wire \motorPWM_2:PWMUDB:runmode_enable\\R\[1138] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:runmode_enable\\S\[1139] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:final_enable\[1140] = \motorPWM_2:PWMUDB:runmode_enable\[1137]
Removing Lhs of wire \motorPWM_2:PWMUDB:ltch_kill_reg\\R\[1144] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:ltch_kill_reg\\S\[1145] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:min_kill_reg\\R\[1146] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:min_kill_reg\\S\[1147] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:final_kill\[1150] = tmpOE__Data_net_0[1]
Removing Lhs of wire \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_1\[1154] = \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_1\[1394]
Removing Lhs of wire \motorPWM_2:PWMUDB:add_vi_vv_MODGEN_3_0\[1156] = \motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_0\[1395]
Removing Lhs of wire \motorPWM_2:PWMUDB:dith_count_1\\R\[1157] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:dith_count_1\\S\[1158] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:dith_count_0\\R\[1159] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:dith_count_0\\S\[1160] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:reset\[1163] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:status_6\[1164] = zero[6]
Removing Rhs of wire \motorPWM_2:PWMUDB:status_5\[1165] = \motorPWM_2:PWMUDB:final_kill_reg\[1179]
Removing Lhs of wire \motorPWM_2:PWMUDB:status_4\[1166] = zero[6]
Removing Rhs of wire \motorPWM_2:PWMUDB:status_3\[1167] = \motorPWM_2:PWMUDB:fifo_full\[1186]
Removing Rhs of wire \motorPWM_2:PWMUDB:status_1\[1169] = \motorPWM_2:PWMUDB:cmp2_status_reg\[1178]
Removing Rhs of wire \motorPWM_2:PWMUDB:status_0\[1170] = \motorPWM_2:PWMUDB:cmp1_status_reg\[1177]
Removing Lhs of wire \motorPWM_2:PWMUDB:cmp2_status\[1175] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:cmp2\[1176] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:cmp1_status_reg\\R\[1180] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:cmp1_status_reg\\S\[1181] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:cmp2_status_reg\\R\[1182] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:cmp2_status_reg\\S\[1183] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:final_kill_reg\\R\[1184] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:final_kill_reg\\S\[1185] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:cs_addr_2\[1187] = \motorPWM_2:PWMUDB:tc_i\[1142]
Removing Lhs of wire \motorPWM_2:PWMUDB:cs_addr_1\[1188] = \motorPWM_2:PWMUDB:runmode_enable\[1137]
Removing Lhs of wire \motorPWM_2:PWMUDB:cs_addr_0\[1189] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:compare1\[1222] = \motorPWM_2:PWMUDB:cmp1_less\[1193]
Removing Lhs of wire \motorPWM_2:PWMUDB:pwm1_i\[1227] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:pwm2_i\[1229] = zero[6]
Removing Rhs of wire \motorPWM_2:Net_96\[1232] = \motorPWM_2:PWMUDB:pwm_i_reg\[1224]
Removing Lhs of wire \motorPWM_2:PWMUDB:pwm_temp\[1235] = \motorPWM_2:PWMUDB:cmp1\[1173]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_23\[1276] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_22\[1277] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_21\[1278] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_20\[1279] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_19\[1280] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_18\[1281] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_17\[1282] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_16\[1283] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_15\[1284] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_14\[1285] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_13\[1286] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_12\[1287] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_11\[1288] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_10\[1289] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_9\[1290] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_8\[1291] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_7\[1292] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_6\[1293] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_5\[1294] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_4\[1295] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_3\[1296] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_2\[1297] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_1\[1298] = \motorPWM_2:PWMUDB:MODIN3_1\[1299]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODIN3_1\[1299] = \motorPWM_2:PWMUDB:dith_count_1\[1153]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:a_0\[1300] = \motorPWM_2:PWMUDB:MODIN3_0\[1301]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODIN3_0\[1301] = \motorPWM_2:PWMUDB:dith_count_0\[1155]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[1433] = tmpOE__Data_net_0[1]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[1434] = tmpOE__Data_net_0[1]
Removing Rhs of wire Net_1540[1435] = \motorPWM_2:Net_96\[1232]
Removing Lhs of wire tmpOE__Pin_pwm2_net_0[1442] = tmpOE__Data_net_0[1]
Removing Lhs of wire \soundUART:Net_61\[1449] = \soundUART:Net_9\[1448]
Removing Lhs of wire \soundUART:BUART:tx_hd_send_break\[1453] = zero[6]
Removing Lhs of wire \soundUART:BUART:FinalParityType_1\[1455] = zero[6]
Removing Lhs of wire \soundUART:BUART:FinalParityType_0\[1456] = zero[6]
Removing Lhs of wire \soundUART:BUART:tx_ctrl_mark\[1460] = zero[6]
Removing Rhs of wire \soundUART:BUART:tx_bitclk_enable_pre\[1471] = \soundUART:BUART:tx_bitclk_dp\[1507]
Removing Lhs of wire \soundUART:BUART:tx_counter_tc\[1517] = \soundUART:BUART:tx_counter_dp\[1508]
Removing Lhs of wire \soundUART:BUART:tx_status_6\[1518] = zero[6]
Removing Lhs of wire \soundUART:BUART:tx_status_5\[1519] = zero[6]
Removing Lhs of wire \soundUART:BUART:tx_status_4\[1520] = zero[6]
Removing Lhs of wire \soundUART:BUART:tx_status_1\[1522] = \soundUART:BUART:tx_fifo_empty\[1485]
Removing Lhs of wire \soundUART:BUART:tx_status_3\[1524] = \soundUART:BUART:tx_fifo_notfull\[1484]
Removing Lhs of wire tmpOE__Tx_1_net_0[1532] = tmpOE__Data_net_0[1]
Removing Lhs of wire \pulseCounter:CounterUDB:prevCapture\\D\[1541] = Net_395[148]
Removing Lhs of wire \pulseCounter:CounterUDB:overflow_reg_i\\D\[1542] = \pulseCounter:CounterUDB:overflow\[170]
Removing Lhs of wire \pulseCounter:CounterUDB:underflow_reg_i\\D\[1543] = \pulseCounter:CounterUDB:underflow\[173]
Removing Lhs of wire \pulseCounter:CounterUDB:tc_reg_i\\D\[1544] = \pulseCounter:CounterUDB:tc_i\[176]
Removing Lhs of wire \pulseCounter:CounterUDB:prevCompare\\D\[1545] = \pulseCounter:CounterUDB:cmp_out_i\[178]
Removing Lhs of wire \pulseCounter:CounterUDB:cmp_out_reg_i\\D\[1546] = \pulseCounter:CounterUDB:cmp_out_i\[178]
Removing Lhs of wire \pulseCounter:CounterUDB:count_stored_i\\D\[1547] = Net_670[184]
Removing Lhs of wire cydff_1D[1548] = Net_399[267]
Removing Lhs of wire \triggerPWM:PWMUDB:min_kill_reg\\D\[1549] = tmpOE__Data_net_0[1]
Removing Lhs of wire \triggerPWM:PWMUDB:prevCapture\\D\[1550] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:trig_last\\D\[1551] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:ltch_kill_reg\\D\[1554] = tmpOE__Data_net_0[1]
Removing Lhs of wire \triggerPWM:PWMUDB:pwm_i_reg\\D\[1557] = \triggerPWM:PWMUDB:pwm_i\[440]
Removing Lhs of wire \triggerPWM:PWMUDB:pwm1_i_reg\\D\[1558] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:pwm2_i_reg\\D\[1559] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:min_kill_reg\\D\[1561] = tmpOE__Data_net_0[1]
Removing Lhs of wire \motorPWM_1:PWMUDB:prevCapture\\D\[1562] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:trig_last\\D\[1563] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:ltch_kill_reg\\D\[1566] = tmpOE__Data_net_0[1]
Removing Lhs of wire \motorPWM_1:PWMUDB:prevCompare1\\D\[1569] = \motorPWM_1:PWMUDB:cmp1\[755]
Removing Lhs of wire \motorPWM_1:PWMUDB:cmp1_status_reg\\D\[1570] = \motorPWM_1:PWMUDB:cmp1_status\[756]
Removing Lhs of wire \motorPWM_1:PWMUDB:cmp2_status_reg\\D\[1571] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:pwm_i_reg\\D\[1573] = \motorPWM_1:PWMUDB:pwm_i\[807]
Removing Lhs of wire \motorPWM_1:PWMUDB:pwm1_i_reg\\D\[1574] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:pwm2_i_reg\\D\[1575] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:tc_i_reg\\D\[1576] = \motorPWM_1:PWMUDB:status_2\[750]
Removing Lhs of wire \motorPWM_2:PWMUDB:min_kill_reg\\D\[1577] = tmpOE__Data_net_0[1]
Removing Lhs of wire \motorPWM_2:PWMUDB:prevCapture\\D\[1578] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:trig_last\\D\[1579] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:ltch_kill_reg\\D\[1582] = tmpOE__Data_net_0[1]
Removing Lhs of wire \motorPWM_2:PWMUDB:prevCompare1\\D\[1585] = \motorPWM_2:PWMUDB:cmp1\[1173]
Removing Lhs of wire \motorPWM_2:PWMUDB:cmp1_status_reg\\D\[1586] = \motorPWM_2:PWMUDB:cmp1_status\[1174]
Removing Lhs of wire \motorPWM_2:PWMUDB:cmp2_status_reg\\D\[1587] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:pwm_i_reg\\D\[1589] = \motorPWM_2:PWMUDB:pwm_i\[1225]
Removing Lhs of wire \motorPWM_2:PWMUDB:pwm1_i_reg\\D\[1590] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:pwm2_i_reg\\D\[1591] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:tc_i_reg\\D\[1592] = \motorPWM_2:PWMUDB:status_2\[1168]
Removing Lhs of wire \soundUART:BUART:reset_reg\\D\[1593] = zero[6]

------------------------------------------------------
Aliased 0 equations, 313 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__Data_net_0' (cost = 0):
tmpOE__Data_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for '\NP:Neo:LoadCounter\' (cost = 1):
\NP:Neo:LoadCounter\ <= ((not \NP:Neo:MainState_2\ and not \NP:Neo:MainState_1\ and \NP:Neo:MainState_0\));

Note:  Expanding virtual equation for '\NP:Neo:EnableCounter\' (cost = 1):
\NP:Neo:EnableCounter\ <= ((not \NP:Neo:MainState_1\ and not \NP:Neo:MainState_0\ and \NP:Neo:MainState_2\));

Note:  Expanding virtual equation for '\NP:Neo:TimerActive\' (cost = 1):
\NP:Neo:TimerActive\ <= ((not \NP:Neo:MainState_2\ and \NP:Neo:MainState_1\));

Note:  Expanding virtual equation for '\NP:Neo:ReloadPulsewidthCounters\' (cost = 2):
\NP:Neo:ReloadPulsewidthCounters\ <= ((not \NP:Neo:MainState_1\ and not \NP:Neo:MainState_0\ and \NP:Neo:MainState_2\)
	OR (not \NP:Neo:MainState_2\ and not \NP:Neo:MainState_1\ and \NP:Neo:MainState_0\));

Note:  Expanding virtual equation for '\NP:Neo:Timeout\' (cost = 2):
\NP:Neo:Timeout\ <= ((not \NP:Neo:CurrentBit\ and \NP:Neo:OFFTimeDone\)
	OR (\NP:Neo:ONTimeDone\ and \NP:Neo:CurrentBit\));

Note:  Expanding virtual equation for '\pulseCounter:CounterUDB:capt_rising\' (cost = 2):
\pulseCounter:CounterUDB:capt_rising\ <= ((not \pulseCounter:CounterUDB:prevCapture\ and Net_395));

Note:  Expanding virtual equation for '\pulseCounter:CounterUDB:capt_falling\' (cost = 1):
\pulseCounter:CounterUDB:capt_falling\ <= ((not Net_395 and \pulseCounter:CounterUDB:prevCapture\));

Note:  Expanding virtual equation for '\pulseCounter:CounterUDB:capt_either_edge\' (cost = 0):
\pulseCounter:CounterUDB:capt_either_edge\ <= ((not Net_395 and \pulseCounter:CounterUDB:prevCapture\)
	OR (not \pulseCounter:CounterUDB:prevCapture\ and Net_395));

Note:  Expanding virtual equation for '\pulseCounter:CounterUDB:hwCapture\' (cost = 1):
\pulseCounter:CounterUDB:hwCapture\ <= ((not \pulseCounter:CounterUDB:prevCapture\ and Net_395));

Note:  Expanding virtual equation for '\pulseCounter:CounterUDB:overflow\' (cost = 0):
\pulseCounter:CounterUDB:overflow\ <= (\pulseCounter:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\pulseCounter:CounterUDB:underflow\' (cost = 0):
\pulseCounter:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_496' (cost = 2):
Net_496 <= (Net_1353
	OR Net_479);

Note:  Expanding virtual equation for 'Net_481' (cost = 2):
Net_481 <= (Net_1374
	OR Net_1373);

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:pwm_temp\' (cost = 0):
\triggerPWM:PWMUDB:pwm_temp\ <= (\triggerPWM:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\triggerPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \triggerPWM:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\triggerPWM:PWMUDB:dith_count_1\ and \triggerPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:cmp1\' (cost = 0):
\motorPWM_1:PWMUDB:cmp1\ <= (\motorPWM_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\motorPWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_0\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_0\ <= (not \motorPWM_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\motorPWM_1:PWMUDB:dith_count_1\ and \motorPWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:cmp1\' (cost = 0):
\motorPWM_2:PWMUDB:cmp1\ <= (\motorPWM_2:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\motorPWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_0\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_0\ <= (not \motorPWM_2:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\motorPWM_2:PWMUDB:dith_count_1\ and \motorPWM_2:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'Net_200' (cost = 2):
Net_200 <= (Net_1374
	OR Net_1373
	OR Net_1353
	OR Net_479);

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \triggerPWM:PWMUDB:dith_count_0\ and \triggerPWM:PWMUDB:dith_count_1\)
	OR (not \triggerPWM:PWMUDB:dith_count_1\ and \triggerPWM:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_1\' (cost = 2):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:s_1\ <= ((not \motorPWM_1:PWMUDB:dith_count_0\ and \motorPWM_1:PWMUDB:dith_count_1\)
	OR (not \motorPWM_1:PWMUDB:dith_count_1\ and \motorPWM_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_1\' (cost = 2):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:s_1\ <= ((not \motorPWM_2:PWMUDB:dith_count_0\ and \motorPWM_2:PWMUDB:dith_count_1\)
	OR (not \motorPWM_2:PWMUDB:dith_count_1\ and \motorPWM_2:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_670' (cost = 2):
Net_670 <= (not Net_70
	OR (not Net_479 and not Net_1353 and not Net_1373 and not Net_1374));

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 89 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \NP:Neo:BITCNT_en\ to \NP:Neo:ReloadPulsewidthCounters\
Aliasing \pulseCounter:CounterUDB:reload\ to \pulseCounter:CounterUDB:hwCapture\
Aliasing \pulseCounter:CounterUDB:status_3\ to zero
Aliasing \pulseCounter:CounterUDB:underflow\ to zero
Aliasing \triggerPWM:PWMUDB:final_capture\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \motorPWM_1:PWMUDB:final_capture\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \motorPWM_2:PWMUDB:final_capture\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \motorPWM_1:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \motorPWM_2:PWMUDB:final_kill_reg\\D\ to zero
Removing Lhs of wire \NP:Neo:BITCNT_en\[34] = \NP:Neo:ReloadPulsewidthCounters\[19]
Removing Lhs of wire \pulseCounter:CounterUDB:reload\[153] = \pulseCounter:CounterUDB:hwCapture\[152]
Removing Lhs of wire \pulseCounter:CounterUDB:status_3\[162] = zero[6]
Removing Lhs of wire \pulseCounter:CounterUDB:underflow\[173] = zero[6]
Removing Lhs of wire \pulseCounter:CounterUDB:tc_i\[176] = \pulseCounter:CounterUDB:per_equal\[172]
Removing Lhs of wire \triggerPWM:PWMUDB:final_capture\[357] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[621] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[631] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[641] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:final_capture\[773] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[986] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[996] = zero[6]
Removing Lhs of wire \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\[1006] = zero[6]
Removing Lhs of wire \ADC_SAR_1:Net_188\[1068] = \ADC_SAR_1:Net_385\[1066]
Removing Lhs of wire \motorPWM_2:PWMUDB:final_capture\[1191] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[1404] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[1414] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[1424] = zero[6]
Removing Lhs of wire \triggerPWM:PWMUDB:runmode_enable\\D\[1552] = \triggerPWM:PWMUDB:control_7\[304]
Removing Lhs of wire \motorPWM_1:PWMUDB:runmode_enable\\D\[1564] = \motorPWM_1:PWMUDB:control_7\[695]
Removing Lhs of wire \motorPWM_1:PWMUDB:final_kill_reg\\D\[1572] = zero[6]
Removing Lhs of wire \motorPWM_2:PWMUDB:runmode_enable\\D\[1580] = \motorPWM_2:PWMUDB:control_7\[1113]
Removing Lhs of wire \motorPWM_2:PWMUDB:final_kill_reg\\D\[1588] = zero[6]
Removing Lhs of wire \soundUART:BUART:tx_ctrl_mark_last\\D\[1600] = \soundUART:BUART:tx_ctrl_mark_last\[1528]

------------------------------------------------------
Aliased 0 equations, 24 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucasiversen\Desktop\PSOC_1_Program\PSOC_1_Program\NeoPixel.cydsn\NeoPixel.cyprj -dcpsoc3 NeoPixel.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 6s.186ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 22 November 2019 17:54:57
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\lucasiversen\Desktop\PSOC_1_Program\PSOC_1_Program\NeoPixel.cydsn\NeoPixel.cyprj -d CY8C5888LTI-LP097 NeoPixel.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.036ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \triggerPWM:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \motorPWM_1:PWMUDB:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \motorPWM_2:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \pulseCounter:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \triggerPWM:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \triggerPWM:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \triggerPWM:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \triggerPWM:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM_1:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM_2:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM_2:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM_2:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM_2:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM_2:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \motorPWM_2:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \soundUART:BUART:reset_reg\ from registered to combinatorial
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLK_24MHz'. Fanout=3, Signal=Net_1345
    Digital Clock 1: Automatic-assigning  clock 'Clock_1'. Fanout=8, Signal=Net_49
    Analog  Clock 0: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=2, Signal=\ADC_SAR_1:Net_385\
    Digital Clock 2: Automatic-assigning  clock 'CLK_500kHz'. Fanout=3, Signal=Net_70
    Digital Clock 3: Automatic-assigning  clock 'soundUART_IntClock'. Fanout=1, Signal=\soundUART:Net_9\
    Digital Clock 4: Automatic-assigning  clock 'clock_motor'. Fanout=2, Signal=Net_104
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \pulseCounter:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLK_24MHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_24MHz, EnableOut: Constant 1
    UDB Clk/Enable \pulseCounter:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLK_24MHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_24MHz, EnableOut: Constant 1
    UDB Clk/Enable \triggerPWM:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLK_500kHz was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK_500kHz, EnableOut: Constant 1
    UDB Clk/Enable \motorPWM_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clock_motor was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock_motor, EnableOut: Constant 1
    UDB Clk/Enable \motorPWM_2:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: clock_motor was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: clock_motor, EnableOut: Constant 1
    UDB Clk/Enable \soundUART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: soundUART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: soundUART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \soundUART:BUART:tx_parity_bit\, Duplicate of \soundUART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\soundUART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\soundUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \soundUART:BUART:tx_parity_bit\ (fanout=0)

    Removing \soundUART:BUART:tx_mark\, Duplicate of \soundUART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\soundUART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\soundUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \soundUART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Data(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Data(0)__PA ,
            pin_input => Net_58 ,
            pad => Data(0)_PAD );
        Properties:
        {
        }

    Pin : Name = trigger(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => trigger(0)__PA ,
            pin_input => Net_142 ,
            pad => trigger(0)_PAD );
        Properties:
        {
        }

    Pin : Name = echo_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => echo_2(0)__PA ,
            fb => Net_479 ,
            pad => echo_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = echo_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => echo_1(0)__PA ,
            fb => Net_1353 ,
            pad => echo_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = echo_3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => echo_3(0)__PA ,
            fb => Net_1373 ,
            pad => echo_3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = echo_4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => echo_4(0)__PA ,
            fb => Net_1374 ,
            pad => echo_4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin1_dir2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin1_dir2(0)__PA ,
            pad => Pin1_dir2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin1_dir1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin1_dir1(0)__PA ,
            pad => Pin1_dir1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin2_dir1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin2_dir1(0)__PA ,
            pad => Pin2_dir1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin2_dir2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin2_dir2(0)__PA ,
            pad => Pin2_dir2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_pwm1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_pwm1(0)__PA ,
            pin_input => Net_173 ,
            pad => Pin_pwm1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ballsig(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ballsig(0)__PA ,
            fb => Net_1507 ,
            pad => ballsig(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_rpi_start_stop(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_rpi_start_stop(0)__PA ,
            fb => Net_1510 ,
            pad => Pin_rpi_start_stop(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_score(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_score(0)__PA ,
            pad => Pin_score(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Scale_input(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Scale_input(0)__PA ,
            analog_term => Net_177 ,
            pad => Scale_input(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_pwm2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_pwm2(0)__PA ,
            pin_input => Net_1540 ,
            pad => Pin_pwm2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_198 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_58, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NP:Neo:MainState_2\ * \NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\
        );
        Output = Net_58 (fanout=1)

    MacroCell: Name=\NP:Neo:LoadCounter\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\
        );
        Output = \NP:Neo:LoadCounter\ (fanout=1)

    MacroCell: Name=\NP:Neo:ReloadPulsewidthCounters\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\
            + \NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\
        );
        Output = \NP:Neo:ReloadPulsewidthCounters\ (fanout=3)

    MacroCell: Name=\NP:Neo:EnablePulseWidthCounters\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\
            + !\NP:Neo:MainState_2\ * \NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\
            + \NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\
        );
        Output = \NP:Neo:EnablePulseWidthCounters\ (fanout=2)

    MacroCell: Name=\NP:Neo:DPTH_select_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\
        );
        Output = \NP:Neo:DPTH_select_2\ (fanout=1)

    MacroCell: Name=\pulseCounter:CounterUDB:hwCapture\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pulseCounter:CounterUDB:prevCapture\ * Net_395
        );
        Output = \pulseCounter:CounterUDB:hwCapture\ (fanout=5)

    MacroCell: Name=\pulseCounter:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pulseCounter:CounterUDB:cmp_out_i\ * 
              !\pulseCounter:CounterUDB:prevCompare\
        );
        Output = \pulseCounter:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\pulseCounter:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pulseCounter:CounterUDB:per_equal\ * 
              !\pulseCounter:CounterUDB:overflow_reg_i\
        );
        Output = \pulseCounter:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\pulseCounter:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_479 * \pulseCounter:CounterUDB:control_7\ * 
              !\pulseCounter:CounterUDB:count_stored_i\ * !Net_1353 * 
              !Net_1373 * !Net_1374
            + \pulseCounter:CounterUDB:control_7\ * 
              !\pulseCounter:CounterUDB:count_stored_i\ * !Net_70_local
        );
        Output = \pulseCounter:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=Net_1355, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1353
        );
        Output = Net_1355 (fanout=1)

    MacroCell: Name=Net_1354, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_479
        );
        Output = Net_1354 (fanout=1)

    MacroCell: Name=Net_1356, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1373
        );
        Output = Net_1356 (fanout=1)

    MacroCell: Name=Net_1350, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1374
        );
        Output = Net_1350 (fanout=1)

    MacroCell: Name=\motorPWM_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_1:PWMUDB:runmode_enable\ * \motorPWM_1:PWMUDB:tc_i\
        );
        Output = \motorPWM_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_1514, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1510
        );
        Output = Net_1514 (fanout=1)

    MacroCell: Name=\motorPWM_2:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_2:PWMUDB:runmode_enable\ * \motorPWM_2:PWMUDB:tc_i\
        );
        Output = \motorPWM_2:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_198, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\soundUART:BUART:txn\
        );
        Output = Net_198 (fanout=1)

    MacroCell: Name=\soundUART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_bitclk_enable_pre\
            + !\soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              !\soundUART:BUART:tx_state_2\
        );
        Output = \soundUART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\soundUART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_bitclk_enable_pre\ * 
              \soundUART:BUART:tx_fifo_empty\ * \soundUART:BUART:tx_state_2\
        );
        Output = \soundUART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\soundUART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\soundUART:BUART:tx_fifo_notfull\
        );
        Output = \soundUART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)

    MacroCell: Name=\NP:Neo:MainState_2\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NP:Neo:MainState_2\ * \NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\ * \NP:Neo:CycleTimeout\
        );
        Output = \NP:Neo:MainState_2\ (fanout=9)

    MacroCell: Name=\NP:Neo:MainState_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\
            + !\NP:Neo:MainState_2\ * \NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\
            + !\NP:Neo:MainState_2\ * \NP:Neo:MainState_0\ * 
              !\NP:Neo:CycleTimeout\
            + \NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\ * !\NP:Neo:FinalBit\
        );
        Output = \NP:Neo:MainState_1\ (fanout=10)

    MacroCell: Name=\NP:Neo:MainState_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\ * !\NP:Neo:NoData\
            + !\NP:Neo:MainState_2\ * \NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\ * \NP:Neo:ONTimeDone\ * 
              \NP:Neo:CurrentBit\
            + !\NP:Neo:MainState_2\ * \NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\ * !\NP:Neo:CurrentBit\ * 
              \NP:Neo:OFFTimeDone\
            + !\NP:Neo:MainState_2\ * \NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\ * !\NP:Neo:CycleTimeout\
            + !\NP:Neo:MainState_1\ * !\NP:Neo:MainState_0\ * 
              !\NP:Neo:NoData\ * \NP:Neo:FinalBit\
        );
        Output = \NP:Neo:MainState_0\ (fanout=9)

    MacroCell: Name=\NP:Neo:CurrentBit\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\ * !\NP:Neo:CurrentBit\ * \NP:Neo:ShiftOut\
            + !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\ * \NP:Neo:CurrentBit\ * !\NP:Neo:ShiftOut\
            + \NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\ * !\NP:Neo:CurrentBit\ * 
              \NP:Neo:ShiftOut\
            + \NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\ * \NP:Neo:CurrentBit\ * 
              !\NP:Neo:ShiftOut\
        );
        Output = \NP:Neo:CurrentBit\ (fanout=2)

    MacroCell: Name=\pulseCounter:CounterUDB:prevCapture\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1345) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_395
        );
        Output = \pulseCounter:CounterUDB:prevCapture\ (fanout=1)

    MacroCell: Name=\pulseCounter:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1345) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pulseCounter:CounterUDB:per_equal\
        );
        Output = \pulseCounter:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\pulseCounter:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1345) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pulseCounter:CounterUDB:cmp_out_i\
        );
        Output = \pulseCounter:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\pulseCounter:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1345) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_479 * !Net_1353 * !Net_1373 * !Net_1374
            + !Net_70_local
        );
        Output = \pulseCounter:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_395, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1345) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_479 * !Net_1353 * !Net_1373 * !Net_1374
        );
        Output = Net_395 (fanout=2)

    MacroCell: Name=\triggerPWM:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \triggerPWM:PWMUDB:control_7\
        );
        Output = \triggerPWM:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_142, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \triggerPWM:PWMUDB:runmode_enable\ * 
              \triggerPWM:PWMUDB:cmp1_less\
        );
        Output = Net_142 (fanout=1)

    MacroCell: Name=\motorPWM_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_1:PWMUDB:control_7\
        );
        Output = \motorPWM_1:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\motorPWM_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_1:PWMUDB:cmp1_less\
        );
        Output = \motorPWM_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\motorPWM_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorPWM_1:PWMUDB:prevCompare1\ * 
              \motorPWM_1:PWMUDB:cmp1_less\
        );
        Output = \motorPWM_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_173, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_1:PWMUDB:runmode_enable\ * 
              \motorPWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_173 (fanout=1)

    MacroCell: Name=\motorPWM_2:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_2:PWMUDB:control_7\
        );
        Output = \motorPWM_2:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=\motorPWM_2:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_2:PWMUDB:cmp1_less\
        );
        Output = \motorPWM_2:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\motorPWM_2:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorPWM_2:PWMUDB:prevCompare1\ * 
              \motorPWM_2:PWMUDB:cmp1_less\
        );
        Output = \motorPWM_2:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1540, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_2:PWMUDB:runmode_enable\ * 
              \motorPWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_1540 (fanout=1)

    MacroCell: Name=\soundUART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\soundUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \soundUART:BUART:txn\ * \soundUART:BUART:tx_state_1\ * 
              !\soundUART:BUART:tx_bitclk\
            + \soundUART:BUART:txn\ * \soundUART:BUART:tx_state_2\
            + !\soundUART:BUART:tx_state_1\ * \soundUART:BUART:tx_state_0\ * 
              !\soundUART:BUART:tx_shift_out\ * !\soundUART:BUART:tx_state_2\
            + !\soundUART:BUART:tx_state_1\ * \soundUART:BUART:tx_state_0\ * 
              !\soundUART:BUART:tx_state_2\ * !\soundUART:BUART:tx_bitclk\
            + \soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              !\soundUART:BUART:tx_shift_out\ * !\soundUART:BUART:tx_state_2\ * 
              !\soundUART:BUART:tx_counter_dp\ * \soundUART:BUART:tx_bitclk\
        );
        Output = \soundUART:BUART:txn\ (fanout=2)

    MacroCell: Name=\soundUART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\soundUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \soundUART:BUART:tx_state_1\ * \soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_bitclk_enable_pre\ * 
              \soundUART:BUART:tx_state_2\
            + \soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_2\ * 
              \soundUART:BUART:tx_counter_dp\ * \soundUART:BUART:tx_bitclk\
            + \soundUART:BUART:tx_state_0\ * !\soundUART:BUART:tx_state_2\ * 
              \soundUART:BUART:tx_bitclk\
        );
        Output = \soundUART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\soundUART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\soundUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_bitclk_enable_pre\ * 
              !\soundUART:BUART:tx_fifo_empty\
            + !\soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              !\soundUART:BUART:tx_fifo_empty\ * 
              !\soundUART:BUART:tx_state_2\
            + \soundUART:BUART:tx_state_1\ * \soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_bitclk_enable_pre\ * 
              \soundUART:BUART:tx_fifo_empty\ * \soundUART:BUART:tx_state_2\
            + \soundUART:BUART:tx_state_0\ * !\soundUART:BUART:tx_state_2\ * 
              \soundUART:BUART:tx_bitclk\
        );
        Output = \soundUART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\soundUART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\soundUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_bitclk_enable_pre\ * 
              \soundUART:BUART:tx_state_2\
            + \soundUART:BUART:tx_state_1\ * \soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_bitclk_enable_pre\ * 
              \soundUART:BUART:tx_state_2\
            + \soundUART:BUART:tx_state_1\ * \soundUART:BUART:tx_state_0\ * 
              !\soundUART:BUART:tx_state_2\ * \soundUART:BUART:tx_bitclk\
            + \soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_2\ * 
              \soundUART:BUART:tx_counter_dp\ * \soundUART:BUART:tx_bitclk\
        );
        Output = \soundUART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\soundUART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\soundUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_state_2\
            + !\soundUART:BUART:tx_bitclk_enable_pre\
        );
        Output = \soundUART:BUART:tx_bitclk\ (fanout=4)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\NP:Neo:DPTH:u0\
        PORT MAP (
            clock => Net_49 ,
            cs_addr_2 => \NP:Neo:DPTH_select_2\ ,
            cs_addr_1 => \NP:Neo:MainState_1\ ,
            cs_addr_0 => \NP:Neo:MainState_0\ ,
            z1_comb => \NP:Neo:CycleTimeout\ ,
            so_comb => \NP:Neo:ShiftOut\ ,
            f0_bus_stat_comb => \NP:Net_3\ ,
            f0_blk_stat_comb => \NP:Neo:NoData\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000011110000000000001000000000000000100000000000000010110000000000001000000000101000000010000010100000001000011111111000000001111111111111111001000000000000000000000111100000001000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\pulseCounter:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1345 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \pulseCounter:CounterUDB:count_enable\ ,
            cs_addr_0 => \pulseCounter:CounterUDB:hwCapture\ ,
            f0_load => \pulseCounter:CounterUDB:hwCapture\ ,
            chain_out => \pulseCounter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \pulseCounter:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\pulseCounter:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1345 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \pulseCounter:CounterUDB:count_enable\ ,
            cs_addr_0 => \pulseCounter:CounterUDB:hwCapture\ ,
            f0_load => \pulseCounter:CounterUDB:hwCapture\ ,
            ce0_comb => \pulseCounter:CounterUDB:per_equal\ ,
            z0_comb => \pulseCounter:CounterUDB:status_1\ ,
            cl1_comb => \pulseCounter:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \pulseCounter:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \pulseCounter:CounterUDB:status_5\ ,
            chain_in => \pulseCounter:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \pulseCounter:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\triggerPWM:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => \triggerPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \triggerPWM:PWMUDB:runmode_enable\ ,
            chain_out => \triggerPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \triggerPWM:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\triggerPWM:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_70 ,
            cs_addr_2 => \triggerPWM:PWMUDB:tc_i\ ,
            cs_addr_1 => \triggerPWM:PWMUDB:runmode_enable\ ,
            cl0_comb => \triggerPWM:PWMUDB:cmp1_less\ ,
            z0_comb => \triggerPWM:PWMUDB:tc_i\ ,
            chain_in => \triggerPWM:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \triggerPWM:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\motorPWM_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_104 ,
            cs_addr_2 => \motorPWM_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \motorPWM_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \motorPWM_1:PWMUDB:cmp1_less\ ,
            z0_comb => \motorPWM_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \motorPWM_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\motorPWM_2:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_104 ,
            cs_addr_2 => \motorPWM_2:PWMUDB:tc_i\ ,
            cs_addr_1 => \motorPWM_2:PWMUDB:runmode_enable\ ,
            cl0_comb => \motorPWM_2:PWMUDB:cmp1_less\ ,
            z0_comb => \motorPWM_2:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \motorPWM_2:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\soundUART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \soundUART:Net_9\ ,
            cs_addr_2 => \soundUART:BUART:tx_state_1\ ,
            cs_addr_1 => \soundUART:BUART:tx_state_0\ ,
            cs_addr_0 => \soundUART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \soundUART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \soundUART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \soundUART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \soundUART:Net_9\ ,
            cs_addr_0 => \soundUART:BUART:counter_load_not\ ,
            ce0_reg => \soundUART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \soundUART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\pulseCounter:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_1345 ,
            status_6 => \pulseCounter:CounterUDB:status_6\ ,
            status_5 => \pulseCounter:CounterUDB:status_5\ ,
            status_4 => \pulseCounter:CounterUDB:hwCapture\ ,
            status_2 => \pulseCounter:CounterUDB:status_2\ ,
            status_1 => \pulseCounter:CounterUDB:status_1\ ,
            status_0 => \pulseCounter:CounterUDB:status_0\ ,
            interrupt => Net_181 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\motorPWM_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_104 ,
            status_3 => \motorPWM_1:PWMUDB:status_3\ ,
            status_2 => \motorPWM_1:PWMUDB:status_2\ ,
            status_0 => \motorPWM_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\motorPWM_2:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_104 ,
            status_3 => \motorPWM_2:PWMUDB:status_3\ ,
            status_2 => \motorPWM_2:PWMUDB:status_2\ ,
            status_0 => \motorPWM_2:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\soundUART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \soundUART:Net_9\ ,
            status_3 => \soundUART:BUART:tx_fifo_notfull\ ,
            status_2 => \soundUART:BUART:tx_status_2\ ,
            status_1 => \soundUART:BUART:tx_fifo_empty\ ,
            status_0 => \soundUART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\pulseCounter:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1345 ,
            control_7 => \pulseCounter:CounterUDB:control_7\ ,
            control_6 => \pulseCounter:CounterUDB:control_6\ ,
            control_5 => \pulseCounter:CounterUDB:control_5\ ,
            control_4 => \pulseCounter:CounterUDB:control_4\ ,
            control_3 => \pulseCounter:CounterUDB:control_3\ ,
            control_2 => \pulseCounter:CounterUDB:control_2\ ,
            control_1 => \pulseCounter:CounterUDB:control_1\ ,
            control_0 => \pulseCounter:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\triggerPWM:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_70 ,
            control_7 => \triggerPWM:PWMUDB:control_7\ ,
            control_6 => \triggerPWM:PWMUDB:control_6\ ,
            control_5 => \triggerPWM:PWMUDB:control_5\ ,
            control_4 => \triggerPWM:PWMUDB:control_4\ ,
            control_3 => \triggerPWM:PWMUDB:control_3\ ,
            control_2 => \triggerPWM:PWMUDB:control_2\ ,
            control_1 => \triggerPWM:PWMUDB:control_1\ ,
            control_0 => \triggerPWM:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\motorPWM_1:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_104 ,
            control_7 => \motorPWM_1:PWMUDB:control_7\ ,
            control_6 => \motorPWM_1:PWMUDB:control_6\ ,
            control_5 => \motorPWM_1:PWMUDB:control_5\ ,
            control_4 => \motorPWM_1:PWMUDB:control_4\ ,
            control_3 => \motorPWM_1:PWMUDB:control_3\ ,
            control_2 => \motorPWM_1:PWMUDB:control_2\ ,
            control_1 => \motorPWM_1:PWMUDB:control_1\ ,
            control_0 => \motorPWM_1:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\motorPWM_2:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_104 ,
            control_7 => \motorPWM_2:PWMUDB:control_7\ ,
            control_6 => \motorPWM_2:PWMUDB:control_6\ ,
            control_5 => \motorPWM_2:PWMUDB:control_5\ ,
            control_4 => \motorPWM_2:PWMUDB:control_4\ ,
            control_3 => \motorPWM_2:PWMUDB:control_3\ ,
            control_2 => \motorPWM_2:PWMUDB:control_2\ ,
            control_1 => \motorPWM_2:PWMUDB:control_1\ ,
            control_0 => \motorPWM_2:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\NP:Neo:BITCNT:Counter7\
        PORT MAP (
            clock => Net_49 ,
            load => \NP:Neo:LoadCounter\ ,
            enable => \NP:Neo:ReloadPulsewidthCounters\ ,
            count_6 => \NP:Neo:BITCNT_count_6\ ,
            count_5 => \NP:Neo:BITCNT_count_5\ ,
            count_4 => \NP:Neo:BITCNT_count_4\ ,
            count_3 => \NP:Neo:BITCNT_count_3\ ,
            count_2 => \NP:Neo:BITCNT_count_2\ ,
            count_1 => \NP:Neo:BITCNT_count_1\ ,
            count_0 => \NP:Neo:BITCNT_count_0\ ,
            tc => \NP:Neo:FinalBit\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\NP:Neo:ONTime:Counter7\
        PORT MAP (
            clock => Net_49 ,
            load => \NP:Neo:ReloadPulsewidthCounters\ ,
            enable => \NP:Neo:EnablePulseWidthCounters\ ,
            count_6 => \NP:Neo:ONTime_count_6\ ,
            count_5 => \NP:Neo:ONTime_count_5\ ,
            count_4 => \NP:Neo:ONTime_count_4\ ,
            count_3 => \NP:Neo:ONTime_count_3\ ,
            count_2 => \NP:Neo:ONTime_count_2\ ,
            count_1 => \NP:Neo:ONTime_count_1\ ,
            count_0 => \NP:Neo:ONTime_count_0\ ,
            tc => \NP:Neo:ONTimeDone\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\NP:Neo:OFFTime:Counter7\
        PORT MAP (
            clock => Net_49 ,
            load => \NP:Neo:ReloadPulsewidthCounters\ ,
            enable => \NP:Neo:EnablePulseWidthCounters\ ,
            count_6 => \NP:Neo:OFFTime_count_6\ ,
            count_5 => \NP:Neo:OFFTime_count_5\ ,
            count_4 => \NP:Neo:OFFTime_count_4\ ,
            count_3 => \NP:Neo:OFFTime_count_3\ ,
            count_2 => \NP:Neo:OFFTime_count_2\ ,
            count_1 => \NP:Neo:OFFTime_count_1\ ,
            count_0 => \NP:Neo:OFFTime_count_0\ ,
            tc => \NP:Neo:OFFTimeDone\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1111111"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =\NP:DMA\
        PORT MAP (
            dmareq => \NP:Net_3\ ,
            termin => zero ,
            termout => \NP:Net_13\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =pulseInt
        PORT MAP (
            interrupt => Net_181 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =echoInt_1
        PORT MAP (
            interrupt => Net_1355 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =echoInt_2
        PORT MAP (
            interrupt => Net_1354 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =echoInt_3
        PORT MAP (
            interrupt => Net_1356 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =echoInt_4
        PORT MAP (
            interrupt => Net_1350 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ball_int
        PORT MAP (
            interrupt => Net_1507 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_rpi_start
        PORT MAP (
            interrupt => Net_1510 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =isr_rpi_stop
        PORT MAP (
            interrupt => Net_1514 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_180 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    9 :   23 :   32 : 28.13 %
IO                            :   21 :   27 :   48 : 43.75 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   45 :  147 :  192 : 23.44 %
  Unique P-terms              :   63 :  321 :  384 : 16.41 %
  Total P-terms               :   73 :      :      :        
  Datapath Cells              :    9 :   15 :   24 : 37.50 %
  Status Cells                :    7 :   17 :   24 : 29.17 %
    StatusI Registers         :    4 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :    7 :   17 :   24 : 29.17 %
    Control Registers         :    4 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.160ms
Tech Mapping phase: Elapsed time ==> 0s.256ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : Data(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : LED(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Pin1_dir1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin1_dir2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin2_dir1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin2_dir2(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_pwm1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_pwm2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Pin_rpi_start_stop(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_score(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Scale_input(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : ballsig(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : echo_1(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : echo_2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : echo_3(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : echo_4(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : trigger(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 49% done. (App=cydsfit)
Analog Placement Results:
IO_1@[IOP=(2)][IoId=(1)] : Data(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : LED(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Pin1_dir1(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Pin1_dir2(0) (fixed)
IO_1@[IOP=(0)][IoId=(1)] : Pin2_dir1(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Pin2_dir2(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : Pin_pwm1(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Pin_pwm2(0) (fixed)
IO_4@[IOP=(15)][IoId=(4)] : Pin_rpi_start_stop(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : Pin_score(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : Scale_input(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : ballsig(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : echo_1(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : echo_2(0) (fixed)
IO_2@[IOP=(12)][IoId=(2)] : echo_3(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : echo_4(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : trigger(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.565ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_177 {
    sar_0_vplus
    agl0_x_sar_0_vplus
    agl0
    agl0_x_p2_0
    p2_0
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_1:Net_209\ {
  }
  Net: \ADC_SAR_1:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_177
  agl0_x_sar_0_vplus                               -> Net_177
  agl0                                             -> Net_177
  agl0_x_p2_0                                      -> Net_177
  p2_0                                             -> Net_177
  sar_0_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_0_vref                                       -> \ADC_SAR_1:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.300ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.5 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   20 :   28 :   48 :  41.67%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.30
                   Pterms :            3.65
               Macrocells :            2.25
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.091ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :       6.17 :       3.75
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\soundUART:BUART:txn\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\soundUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \soundUART:BUART:txn\ * \soundUART:BUART:tx_state_1\ * 
              !\soundUART:BUART:tx_bitclk\
            + \soundUART:BUART:txn\ * \soundUART:BUART:tx_state_2\
            + !\soundUART:BUART:tx_state_1\ * \soundUART:BUART:tx_state_0\ * 
              !\soundUART:BUART:tx_shift_out\ * !\soundUART:BUART:tx_state_2\
            + !\soundUART:BUART:tx_state_1\ * \soundUART:BUART:tx_state_0\ * 
              !\soundUART:BUART:tx_state_2\ * !\soundUART:BUART:tx_bitclk\
            + \soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              !\soundUART:BUART:tx_shift_out\ * !\soundUART:BUART:tx_state_2\ * 
              !\soundUART:BUART:tx_counter_dp\ * \soundUART:BUART:tx_bitclk\
        );
        Output = \soundUART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=7, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\soundUART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_bitclk_enable_pre\ * 
              \soundUART:BUART:tx_fifo_empty\ * \soundUART:BUART:tx_state_2\
        );
        Output = \soundUART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\soundUART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\soundUART:BUART:tx_fifo_notfull\
        );
        Output = \soundUART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_198, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\soundUART:BUART:txn\
        );
        Output = Net_198 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\soundUART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \soundUART:Net_9\ ,
        cs_addr_2 => \soundUART:BUART:tx_state_1\ ,
        cs_addr_1 => \soundUART:BUART:tx_state_0\ ,
        cs_addr_0 => \soundUART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \soundUART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \soundUART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \soundUART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\soundUART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \soundUART:Net_9\ ,
        status_3 => \soundUART:BUART:tx_fifo_notfull\ ,
        status_2 => \soundUART:BUART:tx_status_2\ ,
        status_1 => \soundUART:BUART:tx_fifo_empty\ ,
        status_0 => \soundUART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\soundUART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\soundUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_bitclk_enable_pre\ * 
              \soundUART:BUART:tx_state_2\
            + \soundUART:BUART:tx_state_1\ * \soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_bitclk_enable_pre\ * 
              \soundUART:BUART:tx_state_2\
            + \soundUART:BUART:tx_state_1\ * \soundUART:BUART:tx_state_0\ * 
              !\soundUART:BUART:tx_state_2\ * \soundUART:BUART:tx_bitclk\
            + \soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_2\ * 
              \soundUART:BUART:tx_counter_dp\ * \soundUART:BUART:tx_bitclk\
        );
        Output = \soundUART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1514, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1510
        );
        Output = Net_1514 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\NP:Neo:ReloadPulsewidthCounters\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\
            + \NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\
        );
        Output = \NP:Neo:ReloadPulsewidthCounters\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\NP:Neo:EnablePulseWidthCounters\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\
            + !\NP:Neo:MainState_2\ * \NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\
            + \NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\
        );
        Output = \NP:Neo:EnablePulseWidthCounters\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\NP:Neo:MainState_2\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NP:Neo:MainState_2\ * \NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\ * \NP:Neo:CycleTimeout\
        );
        Output = \NP:Neo:MainState_2\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\NP:Neo:ONTime:Counter7\
    PORT MAP (
        clock => Net_49 ,
        load => \NP:Neo:ReloadPulsewidthCounters\ ,
        enable => \NP:Neo:EnablePulseWidthCounters\ ,
        count_6 => \NP:Neo:ONTime_count_6\ ,
        count_5 => \NP:Neo:ONTime_count_5\ ,
        count_4 => \NP:Neo:ONTime_count_4\ ,
        count_3 => \NP:Neo:ONTime_count_3\ ,
        count_2 => \NP:Neo:ONTime_count_2\ ,
        count_1 => \NP:Neo:ONTime_count_1\ ,
        count_0 => \NP:Neo:ONTime_count_0\ ,
        tc => \NP:Neo:ONTimeDone\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\NP:Neo:MainState_0\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\ * !\NP:Neo:NoData\
            + !\NP:Neo:MainState_2\ * \NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\ * \NP:Neo:ONTimeDone\ * 
              \NP:Neo:CurrentBit\
            + !\NP:Neo:MainState_2\ * \NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\ * !\NP:Neo:CurrentBit\ * 
              \NP:Neo:OFFTimeDone\
            + !\NP:Neo:MainState_2\ * \NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\ * !\NP:Neo:CycleTimeout\
            + !\NP:Neo:MainState_1\ * !\NP:Neo:MainState_0\ * 
              !\NP:Neo:NoData\ * \NP:Neo:FinalBit\
        );
        Output = \NP:Neo:MainState_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\NP:Neo:DPTH_select_2\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\
        );
        Output = \NP:Neo:DPTH_select_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=2, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\NP:Neo:MainState_1\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\
            + !\NP:Neo:MainState_2\ * \NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\
            + !\NP:Neo:MainState_2\ * \NP:Neo:MainState_0\ * 
              !\NP:Neo:CycleTimeout\
            + \NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\ * !\NP:Neo:FinalBit\
        );
        Output = \NP:Neo:MainState_1\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\NP:Neo:CurrentBit\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_49) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\ * !\NP:Neo:CurrentBit\ * \NP:Neo:ShiftOut\
            + !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\ * \NP:Neo:CurrentBit\ * !\NP:Neo:ShiftOut\
            + \NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\ * !\NP:Neo:CurrentBit\ * 
              \NP:Neo:ShiftOut\
            + \NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\ * \NP:Neo:CurrentBit\ * 
              !\NP:Neo:ShiftOut\
        );
        Output = \NP:Neo:CurrentBit\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\NP:Neo:DPTH:u0\
    PORT MAP (
        clock => Net_49 ,
        cs_addr_2 => \NP:Neo:DPTH_select_2\ ,
        cs_addr_1 => \NP:Neo:MainState_1\ ,
        cs_addr_0 => \NP:Neo:MainState_0\ ,
        z1_comb => \NP:Neo:CycleTimeout\ ,
        so_comb => \NP:Neo:ShiftOut\ ,
        f0_bus_stat_comb => \NP:Net_3\ ,
        f0_blk_stat_comb => \NP:Neo:NoData\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000011110000000000001000000000000000100000000000000010110000000000001000000000101000000010000010100000001000011111111000000001111111111111111001000000000000000000000111100000001000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\NP:Neo:BITCNT:Counter7\
    PORT MAP (
        clock => Net_49 ,
        load => \NP:Neo:LoadCounter\ ,
        enable => \NP:Neo:ReloadPulsewidthCounters\ ,
        count_6 => \NP:Neo:BITCNT_count_6\ ,
        count_5 => \NP:Neo:BITCNT_count_5\ ,
        count_4 => \NP:Neo:BITCNT_count_4\ ,
        count_3 => \NP:Neo:BITCNT_count_3\ ,
        count_2 => \NP:Neo:BITCNT_count_2\ ,
        count_1 => \NP:Neo:BITCNT_count_1\ ,
        count_0 => \NP:Neo:BITCNT_count_0\ ,
        tc => \NP:Neo:FinalBit\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\triggerPWM:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \triggerPWM:PWMUDB:control_7\
        );
        Output = \triggerPWM:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_142, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_70) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \triggerPWM:PWMUDB:runmode_enable\ * 
              \triggerPWM:PWMUDB:cmp1_less\
        );
        Output = Net_142 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_58, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NP:Neo:MainState_2\ * \NP:Neo:MainState_1\ * 
              !\NP:Neo:MainState_0\
        );
        Output = Net_58 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\NP:Neo:LoadCounter\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\NP:Neo:MainState_2\ * !\NP:Neo:MainState_1\ * 
              \NP:Neo:MainState_0\
        );
        Output = \NP:Neo:LoadCounter\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\triggerPWM:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => \triggerPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \triggerPWM:PWMUDB:runmode_enable\ ,
        cl0_comb => \triggerPWM:PWMUDB:cmp1_less\ ,
        z0_comb => \triggerPWM:PWMUDB:tc_i\ ,
        chain_in => \triggerPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \triggerPWM:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\triggerPWM:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_70 ,
        control_7 => \triggerPWM:PWMUDB:control_7\ ,
        control_6 => \triggerPWM:PWMUDB:control_6\ ,
        control_5 => \triggerPWM:PWMUDB:control_5\ ,
        control_4 => \triggerPWM:PWMUDB:control_4\ ,
        control_3 => \triggerPWM:PWMUDB:control_3\ ,
        control_2 => \triggerPWM:PWMUDB:control_2\ ,
        control_1 => \triggerPWM:PWMUDB:control_1\ ,
        control_0 => \triggerPWM:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\soundUART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\soundUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_bitclk_enable_pre\ * 
              !\soundUART:BUART:tx_fifo_empty\
            + !\soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              !\soundUART:BUART:tx_fifo_empty\ * 
              !\soundUART:BUART:tx_state_2\
            + \soundUART:BUART:tx_state_1\ * \soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_bitclk_enable_pre\ * 
              \soundUART:BUART:tx_fifo_empty\ * \soundUART:BUART:tx_state_2\
            + \soundUART:BUART:tx_state_0\ * !\soundUART:BUART:tx_state_2\ * 
              \soundUART:BUART:tx_bitclk\
        );
        Output = \soundUART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\soundUART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_bitclk_enable_pre\
            + !\soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              !\soundUART:BUART:tx_state_2\
        );
        Output = \soundUART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\soundUART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \soundUART:Net_9\ ,
        cs_addr_0 => \soundUART:BUART:counter_load_not\ ,
        ce0_reg => \soundUART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \soundUART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\soundUART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\soundUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_state_2\
            + !\soundUART:BUART:tx_bitclk_enable_pre\
        );
        Output = \soundUART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1350, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1374
        );
        Output = Net_1350 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\soundUART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\soundUART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \soundUART:BUART:tx_state_1\ * \soundUART:BUART:tx_state_0\ * 
              \soundUART:BUART:tx_bitclk_enable_pre\ * 
              \soundUART:BUART:tx_state_2\
            + \soundUART:BUART:tx_state_1\ * !\soundUART:BUART:tx_state_2\ * 
              \soundUART:BUART:tx_counter_dp\ * \soundUART:BUART:tx_bitclk\
            + \soundUART:BUART:tx_state_0\ * !\soundUART:BUART:tx_state_2\ * 
              \soundUART:BUART:tx_bitclk\
        );
        Output = \soundUART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(1,2)] contents:
count7cell: Name =\NP:Neo:OFFTime:Counter7\
    PORT MAP (
        clock => Net_49 ,
        load => \NP:Neo:ReloadPulsewidthCounters\ ,
        enable => \NP:Neo:EnablePulseWidthCounters\ ,
        count_6 => \NP:Neo:OFFTime_count_6\ ,
        count_5 => \NP:Neo:OFFTime_count_5\ ,
        count_4 => \NP:Neo:OFFTime_count_4\ ,
        count_3 => \NP:Neo:OFFTime_count_3\ ,
        count_2 => \NP:Neo:OFFTime_count_2\ ,
        count_1 => \NP:Neo:OFFTime_count_1\ ,
        count_0 => \NP:Neo:OFFTime_count_0\ ,
        tc => \NP:Neo:OFFTimeDone\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1111111"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] contents:
datapathcell: Name =\triggerPWM:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_70 ,
        cs_addr_2 => \triggerPWM:PWMUDB:tc_i\ ,
        cs_addr_1 => \triggerPWM:PWMUDB:runmode_enable\ ,
        chain_out => \triggerPWM:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \triggerPWM:PWMUDB:sP16:pwmdp:u1\

UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\pulseCounter:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pulseCounter:CounterUDB:cmp_out_i\ * 
              !\pulseCounter:CounterUDB:prevCompare\
        );
        Output = \pulseCounter:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pulseCounter:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pulseCounter:CounterUDB:per_equal\ * 
              !\pulseCounter:CounterUDB:overflow_reg_i\
        );
        Output = \pulseCounter:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\pulseCounter:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1345) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pulseCounter:CounterUDB:cmp_out_i\
        );
        Output = \pulseCounter:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\pulseCounter:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1345) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \pulseCounter:CounterUDB:per_equal\
        );
        Output = \pulseCounter:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\pulseCounter:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1345 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \pulseCounter:CounterUDB:count_enable\ ,
        cs_addr_0 => \pulseCounter:CounterUDB:hwCapture\ ,
        f0_load => \pulseCounter:CounterUDB:hwCapture\ ,
        ce0_comb => \pulseCounter:CounterUDB:per_equal\ ,
        z0_comb => \pulseCounter:CounterUDB:status_1\ ,
        cl1_comb => \pulseCounter:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \pulseCounter:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \pulseCounter:CounterUDB:status_5\ ,
        chain_in => \pulseCounter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \pulseCounter:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\pulseCounter:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_1345 ,
        status_6 => \pulseCounter:CounterUDB:status_6\ ,
        status_5 => \pulseCounter:CounterUDB:status_5\ ,
        status_4 => \pulseCounter:CounterUDB:hwCapture\ ,
        status_2 => \pulseCounter:CounterUDB:status_2\ ,
        status_1 => \pulseCounter:CounterUDB:status_1\ ,
        status_0 => \pulseCounter:CounterUDB:status_0\ ,
        interrupt => Net_181 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\motorPWM_2:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_2:PWMUDB:runmode_enable\ * \motorPWM_2:PWMUDB:tc_i\
        );
        Output = \motorPWM_2:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\motorPWM_2:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_2:PWMUDB:control_7\
        );
        Output = \motorPWM_2:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\motorPWM_2:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_2:PWMUDB:cmp1_less\
        );
        Output = \motorPWM_2:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\motorPWM_2:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorPWM_2:PWMUDB:prevCompare1\ * 
              \motorPWM_2:PWMUDB:cmp1_less\
        );
        Output = \motorPWM_2:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1540, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_2:PWMUDB:runmode_enable\ * 
              \motorPWM_2:PWMUDB:cmp1_less\
        );
        Output = Net_1540 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\motorPWM_2:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_104 ,
        cs_addr_2 => \motorPWM_2:PWMUDB:tc_i\ ,
        cs_addr_1 => \motorPWM_2:PWMUDB:runmode_enable\ ,
        cl0_comb => \motorPWM_2:PWMUDB:cmp1_less\ ,
        z0_comb => \motorPWM_2:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \motorPWM_2:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\motorPWM_2:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_104 ,
        status_3 => \motorPWM_2:PWMUDB:status_3\ ,
        status_2 => \motorPWM_2:PWMUDB:status_2\ ,
        status_0 => \motorPWM_2:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\motorPWM_2:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_104 ,
        control_7 => \motorPWM_2:PWMUDB:control_7\ ,
        control_6 => \motorPWM_2:PWMUDB:control_6\ ,
        control_5 => \motorPWM_2:PWMUDB:control_5\ ,
        control_4 => \motorPWM_2:PWMUDB:control_4\ ,
        control_3 => \motorPWM_2:PWMUDB:control_3\ ,
        control_2 => \motorPWM_2:PWMUDB:control_2\ ,
        control_1 => \motorPWM_2:PWMUDB:control_1\ ,
        control_0 => \motorPWM_2:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\pulseCounter:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_479 * \pulseCounter:CounterUDB:control_7\ * 
              !\pulseCounter:CounterUDB:count_stored_i\ * !Net_1353 * 
              !Net_1373 * !Net_1374
            + \pulseCounter:CounterUDB:control_7\ * 
              !\pulseCounter:CounterUDB:count_stored_i\ * !Net_70_local
        );
        Output = \pulseCounter:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\pulseCounter:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_1345) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_479 * !Net_1353 * !Net_1373 * !Net_1374
            + !Net_70_local
        );
        Output = \pulseCounter:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\pulseCounter:CounterUDB:hwCapture\, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\pulseCounter:CounterUDB:prevCapture\ * Net_395
        );
        Output = \pulseCounter:CounterUDB:hwCapture\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\pulseCounter:CounterUDB:prevCapture\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1345) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_395
        );
        Output = \pulseCounter:CounterUDB:prevCapture\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_395, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1345) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_479 * !Net_1353 * !Net_1373 * !Net_1374
        );
        Output = Net_395 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1355, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1353
        );
        Output = Net_1355 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_1354, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_479
        );
        Output = Net_1354 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\pulseCounter:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1345 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \pulseCounter:CounterUDB:count_enable\ ,
        cs_addr_0 => \pulseCounter:CounterUDB:hwCapture\ ,
        f0_load => \pulseCounter:CounterUDB:hwCapture\ ,
        chain_out => \pulseCounter:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \pulseCounter:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\pulseCounter:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1345 ,
        control_7 => \pulseCounter:CounterUDB:control_7\ ,
        control_6 => \pulseCounter:CounterUDB:control_6\ ,
        control_5 => \pulseCounter:CounterUDB:control_5\ ,
        control_4 => \pulseCounter:CounterUDB:control_4\ ,
        control_3 => \pulseCounter:CounterUDB:control_3\ ,
        control_2 => \pulseCounter:CounterUDB:control_2\ ,
        control_1 => \pulseCounter:CounterUDB:control_1\ ,
        control_0 => \pulseCounter:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\motorPWM_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_1:PWMUDB:control_7\
        );
        Output = \motorPWM_1:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\motorPWM_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_1:PWMUDB:runmode_enable\ * \motorPWM_1:PWMUDB:tc_i\
        );
        Output = \motorPWM_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\motorPWM_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_1:PWMUDB:cmp1_less\
        );
        Output = \motorPWM_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\motorPWM_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\motorPWM_1:PWMUDB:prevCompare1\ * 
              \motorPWM_1:PWMUDB:cmp1_less\
        );
        Output = \motorPWM_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1356, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_1373
        );
        Output = Net_1356 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_173, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_104) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \motorPWM_1:PWMUDB:runmode_enable\ * 
              \motorPWM_1:PWMUDB:cmp1_less\
        );
        Output = Net_173 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\motorPWM_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_104 ,
        cs_addr_2 => \motorPWM_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \motorPWM_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \motorPWM_1:PWMUDB:cmp1_less\ ,
        z0_comb => \motorPWM_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \motorPWM_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\motorPWM_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_104 ,
        status_3 => \motorPWM_1:PWMUDB:status_3\ ,
        status_2 => \motorPWM_1:PWMUDB:status_2\ ,
        status_0 => \motorPWM_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\motorPWM_1:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_104 ,
        control_7 => \motorPWM_1:PWMUDB:control_7\ ,
        control_6 => \motorPWM_1:PWMUDB:control_6\ ,
        control_5 => \motorPWM_1:PWMUDB:control_5\ ,
        control_4 => \motorPWM_1:PWMUDB:control_4\ ,
        control_3 => \motorPWM_1:PWMUDB:control_3\ ,
        control_2 => \motorPWM_1:PWMUDB:control_2\ ,
        control_1 => \motorPWM_1:PWMUDB:control_1\ ,
        control_0 => \motorPWM_1:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_180 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ball_int
        PORT MAP (
            interrupt => Net_1507 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =echoInt_1
        PORT MAP (
            interrupt => Net_1355 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(3)] 
    interrupt: Name =echoInt_2
        PORT MAP (
            interrupt => Net_1354 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(4)] 
    interrupt: Name =echoInt_3
        PORT MAP (
            interrupt => Net_1356 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(5)] 
    interrupt: Name =echoInt_4
        PORT MAP (
            interrupt => Net_1350 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(6)] 
    interrupt: Name =isr_rpi_start
        PORT MAP (
            interrupt => Net_1510 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(7)] 
    interrupt: Name =isr_rpi_stop
        PORT MAP (
            interrupt => Net_1514 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(8)] 
    interrupt: Name =pulseInt
        PORT MAP (
            interrupt => Net_181 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =\NP:DMA\
        PORT MAP (
            dmareq => \NP:Net_3\ ,
            termin => zero ,
            termout => \NP:Net_13\ );
        Properties:
        {
            drq_type = "01"
            num_tds = 0
        }
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Pin1_dir2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin1_dir2(0)__PA ,
        pad => Pin1_dir2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Pin2_dir1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin2_dir1(0)__PA ,
        pad => Pin2_dir1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin2_dir2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin2_dir2(0)__PA ,
        pad => Pin2_dir2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Pin_pwm2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_pwm2(0)__PA ,
        pin_input => Net_1540 ,
        pad => Pin_pwm2(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_pwm1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_pwm1(0)__PA ,
        pin_input => Net_173 ,
        pad => Pin_pwm1(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = ballsig(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ballsig(0)__PA ,
        fb => Net_1507 ,
        pad => ballsig(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = echo_4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => echo_4(0)__PA ,
        fb => Net_1374 ,
        pad => echo_4(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = Scale_input(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Scale_input(0)__PA ,
        analog_term => Net_177 ,
        pad => Scale_input(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Data(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Data(0)__PA ,
        pin_input => Net_58 ,
        pad => Data(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Pin_score(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_score(0)__PA ,
        pad => Pin_score(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = trigger(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => trigger(0)__PA ,
        pin_input => Net_142 ,
        pad => trigger(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = echo_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => echo_1(0)__PA ,
        fb => Net_1353 ,
        pad => echo_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=2]: 
Pin : Name = echo_3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => echo_3(0)__PA ,
        fb => Net_1373 ,
        pad => echo_3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_198 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = echo_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => echo_2(0)__PA ,
        fb => Net_479 ,
        pad => echo_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = Pin_rpi_start_stop(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_rpi_start_stop(0)__PA ,
        fb => Net_1510 ,
        pad => Pin_rpi_start_stop(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Pin1_dir1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin1_dir1(0)__PA ,
        pad => Pin1_dir1(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1345 ,
            dclk_0 => Net_1345_local ,
            dclk_glb_1 => Net_49 ,
            dclk_1 => Net_49_local ,
            aclk_glb_0 => \ADC_SAR_1:Net_385\ ,
            aclk_0 => \ADC_SAR_1:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC_SAR_1:Net_381\ ,
            clk_a_dig_0 => \ADC_SAR_1:Net_381_local\ ,
            dclk_glb_2 => Net_70 ,
            dclk_2 => Net_70_local ,
            dclk_glb_3 => \soundUART:Net_9\ ,
            dclk_3 => \soundUART:Net_9_local\ ,
            dclk_glb_4 => Net_104 ,
            dclk_4 => Net_104_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_177 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_209\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clock => \ADC_SAR_1:Net_385\ ,
            pump_clock => \ADC_SAR_1:Net_385\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_184 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_180 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------
   0 |   0 |     * |      NONE |         CMOS_OUT |          Pin1_dir2(0) | 
     |   1 |     * |      NONE |         CMOS_OUT |          Pin2_dir1(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |          Pin2_dir2(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |           Pin_pwm2(0) | In(Net_1540)
     |   7 |     * |      NONE |         CMOS_OUT |           Pin_pwm1(0) | In(Net_173)
-----+-----+-------+-----------+------------------+-----------------------+----------------
   1 |   5 |     * |      NONE |     HI_Z_DIGITAL |            ballsig(0) | FB(Net_1507)
     |   6 |     * |      NONE |         CMOS_OUT |                LED(0) | 
     |   7 |     * |      NONE |     HI_Z_DIGITAL |             echo_4(0) | FB(Net_1374)
-----+-----+-------+-----------+------------------+-----------------------+----------------
   2 |   0 |     * |      NONE |      HI_Z_ANALOG |        Scale_input(0) | Analog(Net_177)
     |   1 |     * |      NONE |         CMOS_OUT |               Data(0) | In(Net_58)
     |   2 |     * |      NONE |         CMOS_OUT |          Pin_score(0) | 
     |   7 |     * |      NONE |         CMOS_OUT |            trigger(0) | In(Net_142)
-----+-----+-------+-----------+------------------+-----------------------+----------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |             echo_1(0) | FB(Net_1353)
-----+-----+-------+-----------+------------------+-----------------------+----------------
  12 |   2 |     * |      NONE |     HI_Z_DIGITAL |             echo_3(0) | FB(Net_1373)
     |   7 |     * |      NONE |         CMOS_OUT |               Tx_1(0) | In(Net_198)
-----+-----+-------+-----------+------------------+-----------------------+----------------
  15 |   0 |     * |      NONE |     HI_Z_DIGITAL |             echo_2(0) | FB(Net_479)
     |   4 |     * |      NONE |     HI_Z_DIGITAL | Pin_rpi_start_stop(0) | FB(Net_1510)
     |   5 |     * |      NONE |         CMOS_OUT |          Pin1_dir1(0) | 
-------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.058ms
Digital Placement phase: Elapsed time ==> 2s.210ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "NeoPixel_r.vh2" --pcf-path "NeoPixel.pco" --des-name "NeoPixel" --dsf-path "NeoPixel.dsf" --sdc-path "NeoPixel.sdc" --lib-path "NeoPixel_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.224ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.360ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.057ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Warning: sta.M0021: NeoPixel_timing.html: Warning-1350: Asynchronous path(s) exist from "CLK_500kHz(routed)" to "CLK_24MHz". See the timing report for details. (File=C:\Users\lucasiversen\Desktop\PSOC_1_Program\PSOC_1_Program\NeoPixel.cydsn\NeoPixel_timing.html)
Timing report is in NeoPixel_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.247ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.459ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 7s.838ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 7s.843ms
API generation phase: Elapsed time ==> 5s.440ms
Dependency generation phase: Elapsed time ==> 0s.049ms
Cleanup phase: Elapsed time ==> 0s.000ms
