$date
	Tue Jul  4 09:54:15 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module master_test $end
$var wire 8 ! PRDATA [7:0] $end
$var wire 1 " PREADY $end
$var wire 1 # PRESETn $end
$var wire 1 $ READ_WRITE $end
$var wire 9 % apb_read_paddr [8:0] $end
$var wire 8 & apb_write_data [7:0] $end
$var wire 9 ' apb_write_paddr [8:0] $end
$var wire 1 ( transfer $end
$var wire 8 ) apb_read_data_out [7:0] $end
$var wire 1 * PWRITE $end
$var wire 8 + PWDATA [7:0] $end
$var wire 1 , PSLVERR $end
$var wire 1 - PSEL2 $end
$var wire 1 . PSEL1 $end
$var wire 1 / PENABLE $end
$var wire 9 0 PADDR [8:0] $end
$var reg 1 1 PCLK $end
$scope module mas $end
$var wire 1 1 PCLK $end
$var wire 8 2 PRDATA [7:0] $end
$var wire 1 " PREADY $end
$var wire 1 # PRESETn $end
$var wire 1 , PSLVERR $end
$var wire 1 $ READ_WRITE $end
$var wire 9 3 apb_read_paddr [8:0] $end
$var wire 8 4 apb_write_data [7:0] $end
$var wire 9 5 apb_write_paddr [8:0] $end
$var wire 1 ( transfer $end
$var wire 1 - PSEL2 $end
$var wire 1 . PSEL1 $end
$var reg 9 6 PADDR [8:0] $end
$var reg 1 / PENABLE $end
$var reg 8 7 PWDATA [7:0] $end
$var reg 1 * PWRITE $end
$var reg 8 8 apb_read_data_out [7:0] $end
$var reg 1 9 invalid_read_paddr $end
$var reg 1 : invalid_setup_error $end
$var reg 1 ; invalid_write_data $end
$var reg 1 < invalid_write_paddr $end
$var reg 3 = next_state [2:0] $end
$var reg 1 > setup_error $end
$var reg 3 ? state [2:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx ?
0>
b1 =
0<
0;
0:
09
bx 8
bx 7
bx 6
bz 5
bz 4
bz 3
bz 2
01
bx 0
x/
x.
x-
0,
bx +
x*
bx )
z(
bz '
bz &
bz %
z$
1#
z"
bz !
$end
#1000
0#
0-
0.
b10 =
0/
b1 ?
11
#2000
01
#3000
b1100101 %
b1100101 3
1#
11
#4000
01
#5000
0*
b11100 !
b11100 2
1$
1(
0"
0-
1.
0,
0:
0>
b1 =
bz +
bz 7
b1100101 0
b1100101 6
b10 ?
11
#6000
01
#7000
0.
b10 =
b1 ?
11
#8000
01
#9000
b11101 !
b11101 2
1.
b100 =
b10 ?
11
#10000
01
#11000
b11101 )
b11101 8
b10 =
1"
1/
b100 ?
11
#12000
01
#13000
b11110 !
b11110 2
0"
b100 =
0/
b10 ?
11
#14000
01
#15000
b11110 )
b11110 8
b10 =
1"
1/
b100 ?
11
#16000
01
#17000
b11111 !
b11111 2
0"
b100 =
0/
b10 ?
11
#18000
01
#19000
b11111 )
b11111 8
b10 =
1"
1/
b100 ?
11
#20000
01
#21000
b100000 !
b100000 2
0"
b100 =
0/
b10 ?
11
#22000
01
#23000
b100000 )
b100000 8
b10 =
1"
1/
b100 ?
11
#24000
01
#25000
b100001 !
b100001 2
0"
b100 =
0/
b10 ?
11
#26000
01
#27000
b100001 )
b100001 8
b10 =
1"
1/
b100 ?
11
#28000
01
#29000
b100010 !
b100010 2
0"
b100 =
0/
b10 ?
11
#30000
01
#31000
b100010 )
b100010 8
b10 =
1"
1/
b100 ?
11
#32000
01
#33000
b100011 !
b100011 2
0"
b100 =
0/
b10 ?
11
#34000
01
#35000
b100011 )
b100011 8
b10 =
1"
1/
b100 ?
11
#36000
01
#37000
b100100 !
b100100 2
0"
b100 =
0/
b10 ?
11
#38000
01
#39000
b100100 )
b100100 8
b10 =
1"
1/
b100 ?
11
#40000
01
#41000
b100101 !
b100101 2
0"
b100 =
0/
b10 ?
11
#42000
01
#43000
b100101 )
b100101 8
b10 =
1"
1/
b100 ?
11
#44000
01
#45000
0"
b100 =
0/
b10 ?
11
#46000
01
#47000
1/
b100 ?
11
#47001
