#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Apr 18 18:25:03 2018
# Process ID: 13856
# Current directory: R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo
# Command line: vivado.exe -notrace -mode batch -source project.tcl
# Log file: R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/vivado.log
# Journal file: R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo\vivado.jou
#-----------------------------------------------------------
source project.tcl -notrace
create_project: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 245.867 ; gain = 25.922
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
[Wed Apr 18 18:25:22 2018] Launched synth_1...
Run output will be captured here: R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/runme.log
[Wed Apr 18 18:25:22 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
Command: synth_design -top design_1_wrapper -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010-clg400'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10048 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 369.578 ; gain = 74.043
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:62]
INFO: [Synth 8-3491] module 'design_1' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:1390' bound to instance 'design_1_i' of component 'design_1' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:129]
INFO: [Synth 8-638] synthesizing module 'design_1' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:1446]
INFO: [Synth 8-3491] module 'design_1_blink_0_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_blink_0_0_stub.vhdl:5' bound to instance 'blink_0' of component 'design_1_blink_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:1977]
INFO: [Synth 8-638] synthesizing module 'design_1_blink_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_blink_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'design_1_echo_pulse_measurer_0_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_echo_pulse_measurer_0_0_stub.vhdl:5' bound to instance 'echo_pulse_measurer_0' of component 'design_1_echo_pulse_measurer_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:1983]
INFO: [Synth 8-638] synthesizing module 'design_1_echo_pulse_measurer_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_echo_pulse_measurer_0_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_echo_pulse_measurer_1_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_echo_pulse_measurer_1_0_stub.vhdl:5' bound to instance 'echo_pulse_measurer_1' of component 'design_1_echo_pulse_measurer_1_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:1993]
INFO: [Synth 8-638] synthesizing module 'design_1_echo_pulse_measurer_1_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_echo_pulse_measurer_1_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_echo_pulse_measurer_2_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_echo_pulse_measurer_2_0_stub.vhdl:5' bound to instance 'echo_pulse_measurer_2' of component 'design_1_echo_pulse_measurer_2_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:2003]
INFO: [Synth 8-638] synthesizing module 'design_1_echo_pulse_measurer_2_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_echo_pulse_measurer_2_0_stub.vhdl:18]
INFO: [Synth 8-3491] module 'design_1_encoder_reader_top_0_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_encoder_reader_top_0_0_stub.vhdl:5' bound to instance 'encoder_reader_top_0' of component 'design_1_encoder_reader_top_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:2013]
INFO: [Synth 8-638] synthesizing module 'design_1_encoder_reader_top_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_encoder_reader_top_0_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_encoder_reader_top_1_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_encoder_reader_top_1_0_stub.vhdl:5' bound to instance 'encoder_reader_top_1' of component 'design_1_encoder_reader_top_1_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:2022]
INFO: [Synth 8-638] synthesizing module 'design_1_encoder_reader_top_1_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_encoder_reader_top_1_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_encoder_reader_top_2_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_encoder_reader_top_2_0_stub.vhdl:5' bound to instance 'encoder_reader_top_2' of component 'design_1_encoder_reader_top_2_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:2031]
INFO: [Synth 8-638] synthesizing module 'design_1_encoder_reader_top_2_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_encoder_reader_top_2_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_encoder_reader_top_3_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_encoder_reader_top_3_0_stub.vhdl:5' bound to instance 'encoder_reader_top_3' of component 'design_1_encoder_reader_top_3_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:2040]
INFO: [Synth 8-638] synthesizing module 'design_1_encoder_reader_top_3_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_encoder_reader_top_3_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'design_1_imu_wrapper_0_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_imu_wrapper_0_0_stub.vhdl:5' bound to instance 'imu_wrapper_0' of component 'design_1_imu_wrapper_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:2049]
INFO: [Synth 8-638] synthesizing module 'design_1_imu_wrapper_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_imu_wrapper_0_0_stub.vhdl:38]
INFO: [Synth 8-3491] module 'design_1_motor_axi_0_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_motor_axi_0_0_stub.vhdl:5' bound to instance 'motor_axi_0' of component 'design_1_motor_axi_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:2079]
INFO: [Synth 8-638] synthesizing module 'design_1_motor_axi_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_motor_axi_0_0_stub.vhdl:53]
INFO: [Synth 8-3491] module 'design_1_processing_system7_0_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'design_1_processing_system7_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:2124]
INFO: [Synth 8-638] synthesizing module 'design_1_processing_system7_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_processing_system7_0_0_stub.vhdl:76]
INFO: [Synth 8-638] synthesizing module 'design_1_ps7_0_axi_periph_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:773]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_15SPJYW' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:61]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_15SPJYW' (1#1) [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:61]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_XU9C55' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:172]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_XU9C55' (2#1) [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:172]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_14WQB4R' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:283]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_14WQB4R' (3#1) [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:283]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_UYSKKA' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:413]
INFO: [Synth 8-3491] module 'design_1_auto_pc_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'design_1_auto_pc_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:596]
INFO: [Synth 8-638] synthesizing module 'design_1_auto_pc_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_UYSKKA' (4#1) [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:413]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:1304]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_ps7_0_axi_periph_0' (5#1) [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:773]
INFO: [Synth 8-3491] module 'design_1_pwm_generator_0_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_pwm_generator_0_0_stub.vhdl:5' bound to instance 'pwm_generator_0' of component 'design_1_pwm_generator_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:2300]
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_generator_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_pwm_generator_0_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_pwm_generator_1_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_pwm_generator_1_0_stub.vhdl:5' bound to instance 'pwm_generator_1' of component 'design_1_pwm_generator_1_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:2311]
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_generator_1_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_pwm_generator_1_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_pwm_generator_2_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_pwm_generator_2_0_stub.vhdl:5' bound to instance 'pwm_generator_2' of component 'design_1_pwm_generator_2_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:2322]
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_generator_2_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_pwm_generator_2_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_pwm_generator_3_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_pwm_generator_3_0_stub.vhdl:5' bound to instance 'pwm_generator_3' of component 'design_1_pwm_generator_3_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:2333]
INFO: [Synth 8-638] synthesizing module 'design_1_pwm_generator_3_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_pwm_generator_3_0_stub.vhdl:19]
INFO: [Synth 8-3491] module 'design_1_rst_ps7_0_50M_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_rst_ps7_0_50M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_50M' of component 'design_1_rst_ps7_0_50M_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:2344]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_ps7_0_50M_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_rst_ps7_0_50M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_ultrasonic_sensor_axi_0_0' declared at 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_ultrasonic_sensor_axi_0_0_stub.vhdl:5' bound to instance 'ultrasonic_sensor_axi_0' of component 'design_1_ultrasonic_sensor_axi_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:2357]
INFO: [Synth 8-638] synthesizing module 'design_1_ultrasonic_sensor_axi_0_0' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/realtime/design_1_ultrasonic_sensor_axi_0_0_stub.vhdl:41]
INFO: [Synth 8-256] done synthesizing module 'design_1' (6#1) [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/hdl/design_1.vhd:1446]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657' bound to instance 'mpu9250_2_scl_iobuf' of component 'IOBUF' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:179]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (7#1) [C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657]
INFO: [Synth 8-3491] module 'IOBUF' declared at 'C:/Xilinx/Vivado/2017.2/scripts/rt/data/unisim_comp.v:17657' bound to instance 'mpu9250_2_sda_iobuf' of component 'IOBUF' [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (8#1) [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.srcs/sources_1/imports/hdl/design_1_wrapper.vhd:62]
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_UYSKKA has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_14WQB4R has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_XU9C55 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_15SPJYW has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 410.910 ; gain = 115.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 410.910 ; gain = 115.375
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc] for cell 'design_1_i/processing_system7_0'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp41/design_1_blink_0_0_in_context.xdc] for cell 'design_1_i/blink_0'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp41/design_1_blink_0_0_in_context.xdc] for cell 'design_1_i/blink_0'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp43/design_1_ultrasonic_sensor_axi_0_0_in_context.xdc] for cell 'design_1_i/ultrasonic_sensor_axi_0'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp43/design_1_ultrasonic_sensor_axi_0_0_in_context.xdc] for cell 'design_1_i/ultrasonic_sensor_axi_0'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp45/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp45/design_1_rst_ps7_0_50M_0_in_context.xdc] for cell 'design_1_i/rst_ps7_0_50M'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp47/design_1_echo_pulse_measurer_0_0_in_context.xdc] for cell 'design_1_i/echo_pulse_measurer_0'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp47/design_1_echo_pulse_measurer_0_0_in_context.xdc] for cell 'design_1_i/echo_pulse_measurer_0'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp49/design_1_echo_pulse_measurer_1_0_in_context.xdc] for cell 'design_1_i/echo_pulse_measurer_1'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp49/design_1_echo_pulse_measurer_1_0_in_context.xdc] for cell 'design_1_i/echo_pulse_measurer_1'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp51/design_1_echo_pulse_measurer_2_0_in_context.xdc] for cell 'design_1_i/echo_pulse_measurer_2'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp51/design_1_echo_pulse_measurer_2_0_in_context.xdc] for cell 'design_1_i/echo_pulse_measurer_2'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp53/design_1_motor_axi_0_0_in_context.xdc] for cell 'design_1_i/motor_axi_0'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp53/design_1_motor_axi_0_0_in_context.xdc] for cell 'design_1_i/motor_axi_0'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp55/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp55/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/xbar'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp57/design_1_pwm_generator_0_0_in_context.xdc] for cell 'design_1_i/pwm_generator_0'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp57/design_1_pwm_generator_0_0_in_context.xdc] for cell 'design_1_i/pwm_generator_0'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp59/design_1_pwm_generator_1_0_in_context.xdc] for cell 'design_1_i/pwm_generator_1'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp59/design_1_pwm_generator_1_0_in_context.xdc] for cell 'design_1_i/pwm_generator_1'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp61/design_1_pwm_generator_2_0_in_context.xdc] for cell 'design_1_i/pwm_generator_2'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp61/design_1_pwm_generator_2_0_in_context.xdc] for cell 'design_1_i/pwm_generator_2'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp63/design_1_pwm_generator_3_0_in_context.xdc] for cell 'design_1_i/pwm_generator_3'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp63/design_1_pwm_generator_3_0_in_context.xdc] for cell 'design_1_i/pwm_generator_3'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp65/design_1_encoder_reader_top_3_0_in_context.xdc] for cell 'design_1_i/encoder_reader_top_0'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp65/design_1_encoder_reader_top_3_0_in_context.xdc] for cell 'design_1_i/encoder_reader_top_0'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp67/design_1_encoder_reader_top_3_0_in_context.xdc] for cell 'design_1_i/encoder_reader_top_1'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp67/design_1_encoder_reader_top_3_0_in_context.xdc] for cell 'design_1_i/encoder_reader_top_1'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp69/design_1_encoder_reader_top_3_0_in_context.xdc] for cell 'design_1_i/encoder_reader_top_2'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp69/design_1_encoder_reader_top_3_0_in_context.xdc] for cell 'design_1_i/encoder_reader_top_2'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp71/design_1_encoder_reader_top_3_0_in_context.xdc] for cell 'design_1_i/encoder_reader_top_3'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp71/design_1_encoder_reader_top_3_0_in_context.xdc] for cell 'design_1_i/encoder_reader_top_3'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp73/design_1_imu_wrapper_0_0_in_context.xdc] for cell 'design_1_i/imu_wrapper_0'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp73/design_1_imu_wrapper_0_0_in_context.xdc] for cell 'design_1_i/imu_wrapper_0'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp75/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp75/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED2'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:71]
WARNING: [Vivado 12-584] No ports matched 'LED2'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:72]
WARNING: [Vivado 12-584] No ports matched 'LED3'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:75]
WARNING: [Vivado 12-584] No ports matched 'LED3'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:76]
WARNING: [Vivado 12-584] No ports matched 'mpu9250_1_scl_io'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:106]
WARNING: [Vivado 12-584] No ports matched 'mpu9250_1_scl_io'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:107]
WARNING: [Vivado 12-584] No ports matched 'mpu9250_1_sda_io'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:109]
WARNING: [Vivado 12-584] No ports matched 'mpu9250_1_sda_io'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:110]
WARNING: [Vivado 12-584] No ports matched 'RECEIVER'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:122]
WARNING: [Vivado 12-584] No ports matched 'RECEIVER'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:123]
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 680.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 2).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[0]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 3).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[10]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[11]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[12]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[13]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[14]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[1]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 15).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 16).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[2]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 17).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 18).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[3]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 19).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 20).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[4]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 21).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 22).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[5]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 23).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 24).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[6]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 25).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 26).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[7]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 27).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 28).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[8]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 29).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 30).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_addr[9]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 31).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 32).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[0]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 33).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 34).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[1]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 35).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 36).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ba[2]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 37).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 38).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cas_n. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 39).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cke. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 40).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cke. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 41).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 42).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_cs_n. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 43).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 44).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_p. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 45).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 46).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ck_n. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 47).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 48).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[0]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 49).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 50).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[1]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 51).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 52).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[2]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 53).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 54).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dm[3]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 55).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 56).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[0]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 57).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 58).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[1]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 59).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 60).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[2]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 61).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 62).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_p[3]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 63).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 64).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[0]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 65).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 66).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[1]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 67).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 68).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[2]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 69).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 70).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dqs_n[3]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 71).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 72).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[0]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 73).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 74).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[10]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 75).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 76).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[11]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 77).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 78).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[12]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 79).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 80).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[13]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 81).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 82).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[14]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 83).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 84).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[15]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 85).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 86).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[16]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 87).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 88).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[17]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 89).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 90).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[18]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 91).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 92).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[19]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 93).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 94).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[1]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 95).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 96).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[20]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 97).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 98).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[21]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 99).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 100).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[22]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 101).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 102).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[23]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 103).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 104).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[24]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 105).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 106).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[25]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 107).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 108).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[26]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 109).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 110).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[27]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 111).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 112).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[28]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 113).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 114).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[29]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 115).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 116).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[2]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 117).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 118).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[30]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 119).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 120).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[31]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 121).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 122).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[3]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 123).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 124).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[4]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 125).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 126).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[5]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 127).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 128).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[6]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 129).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 130).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[7]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 131).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 132).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[8]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 133).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 134).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_dq[9]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 135).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 136).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_reset_n. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 137).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_odt. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 138).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_odt. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 139).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 140).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_ras_n. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 141).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 142).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrn. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 143).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 144).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ddr_vrp. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 145).
Applied set_property IO_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 146).
Applied set_property CLOCK_BUFFER_TYPE = NONE for DDR_we_n. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 147).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 148).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[0]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 149).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 150).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[10]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 151).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 152).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[11]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 153).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 154).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[12]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 155).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 156).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[13]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 157).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 158).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[14]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 159).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 160).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[15]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 161).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 162).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[16]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 163).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 164).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[17]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 165).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 166).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[18]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 167).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 168).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[19]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 169).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 170).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[1]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 171).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 172).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[20]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 173).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 174).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[21]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 175).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 176).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[22]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 177).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 178).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[23]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 179).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 180).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[24]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 181).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 182).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[25]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 183).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 184).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[26]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 185).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 186).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[27]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 187).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 188).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[28]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 189).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 190).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[29]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 191).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 192).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[2]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 193).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 194).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[30]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 195).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 196).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[31]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 197).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 198).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[32]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 199).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 200).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[33]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 201).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 202).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[34]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 203).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 204).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[35]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 205).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 206).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[36]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 207).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 208).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[37]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 209).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 210).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[38]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 211).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 212).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[39]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 213).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 214).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[3]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 215).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 216).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[40]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 217).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 218).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[41]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 219).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 220).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[42]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 221).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 222).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[43]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 223).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 224).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[44]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 225).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 226).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[45]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 227).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 228).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[46]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 229).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 230).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[47]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 231).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 232).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[48]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 233).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 234).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[49]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 235).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 236).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[4]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 237).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 238).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[50]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 239).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 240).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[51]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 241).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 242).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[52]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 243).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 244).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[53]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 245).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 246).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[5]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 247).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 248).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[6]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 249).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 250).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[7]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 251).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 252).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[8]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 253).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 254).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_mio[9]. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 255).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 256).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_clk. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 257).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 258).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_porb. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 259).
Applied set_property IO_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 260).
Applied set_property CLOCK_BUFFER_TYPE = NONE for FIXED_IO_ps_srstb. (constraint file  {R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/.Xil/Vivado-13056-ECTET-1360-07/dcp39/design_1_processing_system7_0_0_in_context.xdc}, line 261).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/blink_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/echo_pulse_measurer_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/echo_pulse_measurer_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/echo_pulse_measurer_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/encoder_reader_top_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/encoder_reader_top_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/encoder_reader_top_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/encoder_reader_top_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/imu_wrapper_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/motor_axi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/processing_system7_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ps7_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pwm_generator_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pwm_generator_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pwm_generator_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/pwm_generator_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_ps7_0_50M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/ultrasonic_sensor_axi_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:24 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_ps7_0_axi_periph_0 has unconnected port M02_ARESETN
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:25 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'design_1_i/processing_system7_0/FCLK_CLK0' to pin 'design_1_i/processing_system7_0/bbstub_FCLK_CLK0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:33 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------+----------+
|      |BlackBox name                      |Instances |
+------+-----------------------------------+----------+
|1     |design_1_xbar_0                    |         1|
|2     |design_1_auto_pc_0                 |         1|
|3     |design_1_blink_0_0                 |         1|
|4     |design_1_echo_pulse_measurer_0_0   |         1|
|5     |design_1_echo_pulse_measurer_1_0   |         1|
|6     |design_1_echo_pulse_measurer_2_0   |         1|
|7     |design_1_encoder_reader_top_0_0    |         1|
|8     |design_1_encoder_reader_top_1_0    |         1|
|9     |design_1_encoder_reader_top_2_0    |         1|
|10    |design_1_encoder_reader_top_3_0    |         1|
|11    |design_1_imu_wrapper_0_0           |         1|
|12    |design_1_motor_axi_0_0             |         1|
|13    |design_1_processing_system7_0_0    |         1|
|14    |design_1_pwm_generator_0_0         |         1|
|15    |design_1_pwm_generator_1_0         |         1|
|16    |design_1_pwm_generator_2_0         |         1|
|17    |design_1_pwm_generator_3_0         |         1|
|18    |design_1_rst_ps7_0_50M_0           |         1|
|19    |design_1_ultrasonic_sensor_axi_0_0 |         1|
+------+-----------------------------------+----------+

Report Cell Usage: 
+------+----------------------------------------+------+
|      |Cell                                    |Count |
+------+----------------------------------------+------+
|1     |design_1_auto_pc_0_bbox                 |     1|
|2     |design_1_blink_0_0_bbox                 |     1|
|3     |design_1_echo_pulse_measurer_0_0_bbox   |     1|
|4     |design_1_echo_pulse_measurer_1_0_bbox   |     1|
|5     |design_1_echo_pulse_measurer_2_0_bbox   |     1|
|6     |design_1_encoder_reader_top_0_0_bbox    |     1|
|7     |design_1_encoder_reader_top_1_0_bbox    |     1|
|8     |design_1_encoder_reader_top_2_0_bbox    |     1|
|9     |design_1_encoder_reader_top_3_0_bbox    |     1|
|10    |design_1_imu_wrapper_0_0_bbox           |     1|
|11    |design_1_motor_axi_0_0_bbox             |     1|
|12    |design_1_processing_system7_0_0_bbox    |     1|
|13    |design_1_pwm_generator_0_0_bbox         |     1|
|14    |design_1_pwm_generator_1_0_bbox         |     1|
|15    |design_1_pwm_generator_2_0_bbox         |     1|
|16    |design_1_pwm_generator_3_0_bbox         |     1|
|17    |design_1_rst_ps7_0_50M_0_bbox           |     1|
|18    |design_1_ultrasonic_sensor_axi_0_0_bbox |     1|
|19    |design_1_xbar_0_bbox                    |     1|
|20    |IBUF                                    |     8|
|21    |IOBUF                                   |     2|
|22    |OBUF                                    |    12|
+------+----------------------------------------+------+

Report Instance Areas: 
+------+---------------------+----------------------------+------+
|      |Instance             |Module                      |Cells |
+------+---------------------+----------------------------+------+
|1     |top                  |                            |  1454|
|2     |  design_1_i         |design_1                    |  1432|
|3     |    ps7_0_axi_periph |design_1_ps7_0_axi_periph_0 |   551|
|4     |      s00_couplers   |s00_couplers_imp_UYSKKA     |   177|
+------+---------------------+----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:33 . Memory (MB): peak = 680.648 ; gain = 385.113
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 680.648 ; gain = 115.375
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:34 . Memory (MB): peak = 680.648 ; gain = 385.113
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

75 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 680.910 ; gain = 392.328
INFO: [Common 17-1381] The checkpoint 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/synth_1/design_1_wrapper.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 680.910 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Apr 18 18:26:14 2018...
[Wed Apr 18 18:26:19 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:57 . Memory (MB): peak = 304.617 ; gain = 6.512
[Wed Apr 18 18:26:22 2018] Launched impl_1...
Run output will be captured here: R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/impl_1/runme.log
[Wed Apr 18 18:26:22 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'design_1_auto_pc_0' generated file not found 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_auto_pc_0/stats.txt'. Please regenerate to continue.
CRITICAL WARNING: [filemgmt 20-1440] File 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_imu_wrapper_0_0/imu.edn' already exists in the project as a part of sub-design file 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_imu_wrapper_0_0/design_1_imu_wrapper_0_0.xci'. Explicitly adding the file outside the scope of the sub-design can lead to unintended behaviors and is not recommended.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_blink_0_0/design_1_blink_0_0.dcp' for cell 'design_1_i/blink_0'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_echo_pulse_measurer_0_0/design_1_echo_pulse_measurer_0_0.dcp' for cell 'design_1_i/echo_pulse_measurer_0'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_echo_pulse_measurer_1_0/design_1_echo_pulse_measurer_1_0.dcp' for cell 'design_1_i/echo_pulse_measurer_1'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_echo_pulse_measurer_2_0/design_1_echo_pulse_measurer_2_0.dcp' for cell 'design_1_i/echo_pulse_measurer_2'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_encoder_reader_top_0_0/design_1_encoder_reader_top_0_0.dcp' for cell 'design_1_i/encoder_reader_top_0'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_encoder_reader_top_1_0/design_1_encoder_reader_top_1_0.dcp' for cell 'design_1_i/encoder_reader_top_1'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_encoder_reader_top_2_0/design_1_encoder_reader_top_2_0.dcp' for cell 'design_1_i/encoder_reader_top_2'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_encoder_reader_top_3_0/design_1_encoder_reader_top_3_0.dcp' for cell 'design_1_i/encoder_reader_top_3'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_imu_wrapper_0_0/design_1_imu_wrapper_0_0.dcp' for cell 'design_1_i/imu_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_motor_axi_0_0/design_1_motor_axi_0_0.dcp' for cell 'design_1_i/motor_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_pwm_generator_0_0/design_1_pwm_generator_0_0.dcp' for cell 'design_1_i/pwm_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_pwm_generator_1_0/design_1_pwm_generator_1_0.dcp' for cell 'design_1_i/pwm_generator_1'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_pwm_generator_2_0/design_1_pwm_generator_2_0.dcp' for cell 'design_1_i/pwm_generator_2'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_pwm_generator_3_0/design_1_pwm_generator_3_0.dcp' for cell 'design_1_i/pwm_generator_3'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.dcp' for cell 'design_1_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_ultrasonic_sensor_axi_0_0/design_1_ultrasonic_sensor_axi_0_0.dcp' for cell 'design_1_i/ultrasonic_sensor_axi_0'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp' for cell 'design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 259 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/imu_wrapper_0/U0/imu_blackbox_i/m00_iic_scl_i_IBUF_inst, from the path connected to top-level port: mpu9250_2_scl_io 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, design_1_i/imu_wrapper_0/U0/imu_blackbox_i/m00_iic_sda_i_IBUF_inst, from the path connected to top-level port: mpu9250_2_sda_io 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_aclk_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_araddr_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_araddr_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_araddr_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_araddr_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_araddr_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_araddr_IBUF[5]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_araddr_IBUF[6]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_araddr_IBUF[7]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_aresetn_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_arprot_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_arprot_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_arprot_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_arvalid_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_awaddr_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_awaddr_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_awaddr_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_awaddr_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_awaddr_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_awaddr_IBUF[5]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_awaddr_IBUF[6]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_awaddr_IBUF[7]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_awprot_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_awprot_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_awprot_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_awvalid_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_bready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rready_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[10]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[11]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[12]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[13]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[14]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[15]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[16]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[17]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[18]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[19]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[20]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[21]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[22]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[23]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[24]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[25]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[26]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[27]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[28]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[29]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[30]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[31]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[4]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[5]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[6]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[7]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[8]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wdata_IBUF[9]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wstrb_IBUF[0]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wstrb_IBUF[1]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wstrb_IBUF[2]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wstrb_IBUF[3]_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wvalid_IBUF_inst 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[16]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/m00_iic_scl_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/m00_iic_scl_t_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[17]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/m00_iic_sda_o_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/m00_iic_sda_t_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[18]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[19]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_wready_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[20]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[21]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[22]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[23]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[24]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[25]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[26]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[27]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[28]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_arready_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[29]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[2]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[30]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[31]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[3]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[4]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[5]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[6]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[7]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[8]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[9]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rvalid_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_awready_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rresp_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rresp_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_bresp_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_bresp_OBUF[1]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_bvalid_OBUF_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[0]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[10]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[11]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[12]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[13]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[14]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
WARNING: [Opt 31-33] Removing redundant OBUF since it is not driving a top-level port. design_1_i/imu_wrapper_0/U0/imu_blackbox_i/s00_axi_rdata_OBUF[15]_inst 
Resolution: The tool has removed redundant OBUF. To resolve this warning, check for redundant OBUF in the input design.
Parsing XDC File [r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [r:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/ip/design_1_rst_ps7_0_50M_0/design_1_rst_ps7_0_50M_0.xdc] for cell 'design_1_i/rst_ps7_0_50M/U0'
Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'LED2'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED2'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED3'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'LED3'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mpu9250_1_scl_io'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mpu9250_1_scl_io'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mpu9250_1_sda_io'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mpu9250_1_sda_io'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RECEIVER'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:122]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:122]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RECEIVER'. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:123]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc:123]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/src/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances

link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 587.039 ; gain = 298.414
CRITICAL WARNING: [Pfi 67-13] Hardware Handoff file imu_blackbox.hwdef does not exist for instance design_1_i/imu_wrapper_0/U0/imu_blackbox_i/imu_blackbox_i
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.406 . Memory (MB): peak = 595.676 ; gain = 8.637
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 144e7c51f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.273 . Memory (MB): peak = 1094.398 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 380 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 18808d4b0

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.407 . Memory (MB): peak = 1094.398 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 30 cells and removed 38 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1f7fa85ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.751 . Memory (MB): peak = 1094.398 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 253 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1f7fa85ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.844 . Memory (MB): peak = 1094.398 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1f7fa85ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.860 . Memory (MB): peak = 1094.398 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1094.398 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1f7fa85ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.911 . Memory (MB): peak = 1094.398 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14a735fda

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1094.398 ; gain = 0.000
43 Infos, 123 Warnings, 12 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1094.398 ; gain = 507.359
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.426 . Memory (MB): peak = 1094.398 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: report_drc -file design_1_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file R:/CPET-563/groups/newFolder/Vivado/PROJECT LIVES HERE/4-17-18/echo/project/echo.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 2 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1094.398 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1464200f8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1094.398 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1094.398 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (1) is greater than number of available sites (0).
The following Groups of I/O terminals have not sufficient capacity: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 0 sites available on device, but needs 1 sites.
	Term: reset_rtl


ERROR: [Place 30-58] IO placement is infeasible. Number of unplaced terminals (1) is greater than number of available sites (0).
The following Groups of I/O terminals have not sufficient capacity: 
 IO Group: 0 with : SioStd: LVCMOS18   VCCO = 1.8 Termination: 0  TermDir:  In   RangeId: 1  has only 0 sites available on device, but needs 1 sites.
	Term: reset_rtl


ERROR: [Place 30-374] IO placer failed to find a solution
Below is the partial placement that can be analyzed to see if any constraint modifications will make the IO placement problem easier to solve.

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|                                                                     IO Placement : Bank Stats                                                                           |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
| Id | Pins  | Terms |                               Standards                                |                IDelayCtrls               |  VREF  |  VCCO  |   VR   | DCI |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|  0 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 13 |     0 |     0 |                                                                        |                                          |        |        |        |     |
| 34 |    50 |    12 | LVCMOS33(12)                                                           |                                          |        |  +3.30 |    YES |     |
| 35 |    50 |     9 | LVCMOS33(9)                                                            |                                          |        |  +3.30 |    YES |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+
|    |   100 |    21 |                                                                        |                                          |        |        |        |     |
+----+-------+-------+------------------------------------------------------------------------+------------------------------------------+--------+--------+--------+-----+

IO Placement:
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| BankId |             Terminal | Standard        | Site                 | Pin                  | Attributes           |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 34     | ENC_C                | LVCMOS33        | IOB_X0Y11            | R17                  | *                    |
|        | ENC_D                | LVCMOS33        | IOB_X0Y1             | P16                  |                      |
|        | M3_IN1               | LVCMOS33        | IOB_X0Y13            | W16                  |                      |
|        | M3_IN2               | LVCMOS33        | IOB_X0Y14            | V16                  |                      |
|        | M4_IN1               | LVCMOS33        | IOB_X0Y5             | W19                  |                      |
|        | M4_IN2               | LVCMOS33        | IOB_X0Y6             | W18                  |                      |
|        | echo_pulse_a         | LVCMOS33        | IOB_X0Y16            | Y18                  |                      |
|        | echo_pulse_b         | LVCMOS33        | IOB_X0Y24            | N18                  |                      |
|        | mpu9250_2_scl_io     | LVCMOS33        | IOB_X0Y22            | N20                  |                      |
|        | mpu9250_2_sda_io     | LVCMOS33        | IOB_X0Y21            | P20                  |                      |
|        | trigger_pulse_a      | LVCMOS33        | IOB_X0Y15            | Y19                  |                      |
|        | trigger_pulse_b      | LVCMOS33        | IOB_X0Y23            | P19                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+
| 35     | ENC_A                | LVCMOS33        | IOB_X0Y76            | K17                  |                      |
|        | ENC_B                | LVCMOS33        | IOB_X0Y86            | M19                  |                      |
|        | M1_IN1               | LVCMOS33        | IOB_X0Y80            | K19                  |                      |
|        | M1_IN2               | LVCMOS33        | IOB_X0Y79            | J19                  |                      |
|        | M2_IN1               | LVCMOS33        | IOB_X0Y60            | K14                  |                      |
|        | M2_IN2               | LVCMOS33        | IOB_X0Y59            | J14                  |                      |
|        | echo_pulse_c         | LVCMOS33        | IOB_X0Y52            | K16                  |                      |
|        | led                  | LVCMOS33        | IOB_X0Y67            | G18                  |                      |
|        | trigger_pulse_c      | LVCMOS33        | IOB_X0Y51            | J16                  |                      |
+--------+----------------------+-----------------+----------------------+----------------------+----------------------+

INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: eca32da5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1094.398 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: eca32da5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1094.398 ; gain = 0.000
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: eca32da5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1094.398 ; gain = 0.000
58 Infos, 123 Warnings, 12 Critical Warnings and 5 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Wed Apr 18 18:27:11 2018...
[Wed Apr 18 18:27:15 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:52 . Memory (MB): peak = 304.680 ; gain = 0.063
error copying "project/echo.runs/impl_1/design_1_wrapper.bit": no such file or directory
    while executing
"file copy -force project/$projectName.runs/impl_1/design_1_wrapper.bit system.bit"
    invoked from within
"if { $compileProject == 0 } {
  # just close the project
  close_project
} else {
  # compile and create boot.bin

  # start synthesis
  launch_runs s..."
    (file "project.tcl" line 50)
INFO: [Common 17-206] Exiting Vivado at Wed Apr 18 18:27:15 2018...
