-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    start_full_n : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    start_out : OUT STD_LOGIC;
    start_write : OUT STD_LOGIC;
    layer9_out_dout : IN STD_LOGIC_VECTOR (111 downto 0);
    layer9_out_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
    layer9_out_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
    layer9_out_empty_n : IN STD_LOGIC;
    layer9_out_read : OUT STD_LOGIC;
    y0_input_TDATA : IN STD_LOGIC_VECTOR (15 downto 0);
    y0_input_TVALID : IN STD_LOGIC;
    y0_input_TREADY : OUT STD_LOGIC;
    layer12_out_din : OUT STD_LOGIC_VECTOR (687 downto 0);
    layer12_out_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    layer12_out_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    layer12_out_full_n : IN STD_LOGIC;
    layer12_out_write : OUT STD_LOGIC );
end;


architecture behav of myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (5 downto 0) := "001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (5 downto 0) := "010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (5 downto 0) := "100000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";

attribute shreg_extract : string;
    signal real_start : STD_LOGIC;
    signal start_once_reg : STD_LOGIC := '0';
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal internal_ap_ready : STD_LOGIC;
    signal y0_input_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal layer12_out_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal out_data_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_load_reg_707 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_1_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_1_load_reg_712 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_2_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_2_load_reg_717 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_3_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_3_load_reg_722 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_4_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_4_load_reg_727 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_5_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_5_load_reg_732 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_6_q1 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_6_load_reg_737 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_load_1_reg_742 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_1_load_1_reg_747 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_2_load_1_reg_752 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_3_load_1_reg_757 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_4_load_1_reg_762 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_5_load_1_reg_767 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_6_load_1_reg_772 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal out_data_load_2_reg_847 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_1_load_2_reg_852 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_2_load_2_reg_857 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_3_load_2_reg_862 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_4_load_2_reg_867 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_5_load_2_reg_872 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_6_load_2_reg_877 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_load_3_reg_882 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_1_load_3_reg_887 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_2_load_3_reg_892 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_3_load_3_reg_897 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_4_load_3_reg_902 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_5_load_3_reg_907 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_6_load_3_reg_912 : STD_LOGIC_VECTOR (15 downto 0);
    signal out_data_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_ce0 : STD_LOGIC;
    signal out_data_we0 : STD_LOGIC;
    signal out_data_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_ce1 : STD_LOGIC;
    signal out_data_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_1_ce0 : STD_LOGIC;
    signal out_data_1_we0 : STD_LOGIC;
    signal out_data_1_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_1_ce1 : STD_LOGIC;
    signal out_data_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_2_ce0 : STD_LOGIC;
    signal out_data_2_we0 : STD_LOGIC;
    signal out_data_2_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_2_ce1 : STD_LOGIC;
    signal out_data_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_3_ce0 : STD_LOGIC;
    signal out_data_3_we0 : STD_LOGIC;
    signal out_data_3_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_3_ce1 : STD_LOGIC;
    signal out_data_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_4_ce0 : STD_LOGIC;
    signal out_data_4_we0 : STD_LOGIC;
    signal out_data_4_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_4_ce1 : STD_LOGIC;
    signal out_data_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_5_ce0 : STD_LOGIC;
    signal out_data_5_we0 : STD_LOGIC;
    signal out_data_5_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_5_ce1 : STD_LOGIC;
    signal out_data_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_6_ce0 : STD_LOGIC;
    signal out_data_6_we0 : STD_LOGIC;
    signal out_data_6_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal out_data_6_ce1 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_start : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_done : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_idle : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_ready : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_layer9_out_read : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_ce0 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_we0 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_ce0 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_we0 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_ce0 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_we0 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_ce0 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_we0 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_ce0 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_we0 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_ce0 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_we0 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_ce0 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_we0 : STD_LOGIC;
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_d0 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_start_reg : STD_LOGIC := '0';
    signal ap_block_state1_ignore_call18 : BOOLEAN;
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_block_state6 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal regslice_both_y0_input_U_apdone_blk : STD_LOGIC;
    signal y0_input_TDATA_int_regslice : STD_LOGIC_VECTOR (15 downto 0);
    signal y0_input_TVALID_int_regslice : STD_LOGIC;
    signal y0_input_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_y0_input_U_ack_in : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component myproject_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        layer9_out_dout : IN STD_LOGIC_VECTOR (111 downto 0);
        layer9_out_num_data_valid : IN STD_LOGIC_VECTOR (3 downto 0);
        layer9_out_fifo_cap : IN STD_LOGIC_VECTOR (3 downto 0);
        layer9_out_empty_n : IN STD_LOGIC;
        layer9_out_read : OUT STD_LOGIC;
        out_data_6_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_data_6_ce0 : OUT STD_LOGIC;
        out_data_6_we0 : OUT STD_LOGIC;
        out_data_6_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_data_5_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_data_5_ce0 : OUT STD_LOGIC;
        out_data_5_we0 : OUT STD_LOGIC;
        out_data_5_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_data_4_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_data_4_ce0 : OUT STD_LOGIC;
        out_data_4_we0 : OUT STD_LOGIC;
        out_data_4_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_data_3_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_data_3_ce0 : OUT STD_LOGIC;
        out_data_3_we0 : OUT STD_LOGIC;
        out_data_3_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_data_2_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_data_2_ce0 : OUT STD_LOGIC;
        out_data_2_we0 : OUT STD_LOGIC;
        out_data_2_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_data_1_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_data_1_ce0 : OUT STD_LOGIC;
        out_data_1_we0 : OUT STD_LOGIC;
        out_data_1_d0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        out_data_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        out_data_ce0 : OUT STD_LOGIC;
        out_data_we0 : OUT STD_LOGIC;
        out_data_d0 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s_out_data_RAem IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (15 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component myproject_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    out_data_U : component myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s_out_data_RAem
    generic map (
        DataWidth => 16,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_data_address0,
        ce0 => out_data_ce0,
        we0 => out_data_we0,
        d0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_d0,
        q0 => out_data_q0,
        address1 => out_data_address1,
        ce1 => out_data_ce1,
        q1 => out_data_q1);

    out_data_1_U : component myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s_out_data_RAem
    generic map (
        DataWidth => 16,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_data_1_address0,
        ce0 => out_data_1_ce0,
        we0 => out_data_1_we0,
        d0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_d0,
        q0 => out_data_1_q0,
        address1 => out_data_1_address1,
        ce1 => out_data_1_ce1,
        q1 => out_data_1_q1);

    out_data_2_U : component myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s_out_data_RAem
    generic map (
        DataWidth => 16,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_data_2_address0,
        ce0 => out_data_2_ce0,
        we0 => out_data_2_we0,
        d0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_d0,
        q0 => out_data_2_q0,
        address1 => out_data_2_address1,
        ce1 => out_data_2_ce1,
        q1 => out_data_2_q1);

    out_data_3_U : component myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s_out_data_RAem
    generic map (
        DataWidth => 16,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_data_3_address0,
        ce0 => out_data_3_ce0,
        we0 => out_data_3_we0,
        d0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_d0,
        q0 => out_data_3_q0,
        address1 => out_data_3_address1,
        ce1 => out_data_3_ce1,
        q1 => out_data_3_q1);

    out_data_4_U : component myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s_out_data_RAem
    generic map (
        DataWidth => 16,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_data_4_address0,
        ce0 => out_data_4_ce0,
        we0 => out_data_4_we0,
        d0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_d0,
        q0 => out_data_4_q0,
        address1 => out_data_4_address1,
        ce1 => out_data_4_ce1,
        q1 => out_data_4_q1);

    out_data_5_U : component myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s_out_data_RAem
    generic map (
        DataWidth => 16,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_data_5_address0,
        ce0 => out_data_5_ce0,
        we0 => out_data_5_we0,
        d0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_d0,
        q0 => out_data_5_q0,
        address1 => out_data_5_address1,
        ce1 => out_data_5_ce1,
        q1 => out_data_5_q1);

    out_data_6_U : component myproject_concatenate1d_array_array_array_ap_fixed_16_6_5_3_0_43u_config12_s_out_data_RAem
    generic map (
        DataWidth => 16,
        AddressRange => 7,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => out_data_6_address0,
        ce0 => out_data_6_ce0,
        we0 => out_data_6_we0,
        d0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_d0,
        q0 => out_data_6_q0,
        address1 => out_data_6_address1,
        ce1 => out_data_6_ce1,
        q1 => out_data_6_q1);

    grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484 : component myproject_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_start,
        ap_done => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_done,
        ap_idle => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_idle,
        ap_ready => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_ready,
        layer9_out_dout => layer9_out_dout,
        layer9_out_num_data_valid => ap_const_lv4_0,
        layer9_out_fifo_cap => ap_const_lv4_0,
        layer9_out_empty_n => layer9_out_empty_n,
        layer9_out_read => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_layer9_out_read,
        out_data_6_address0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_address0,
        out_data_6_ce0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_ce0,
        out_data_6_we0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_we0,
        out_data_6_d0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_d0,
        out_data_5_address0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_address0,
        out_data_5_ce0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_ce0,
        out_data_5_we0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_we0,
        out_data_5_d0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_d0,
        out_data_4_address0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_address0,
        out_data_4_ce0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_ce0,
        out_data_4_we0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_we0,
        out_data_4_d0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_d0,
        out_data_3_address0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_address0,
        out_data_3_ce0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_ce0,
        out_data_3_we0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_we0,
        out_data_3_d0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_d0,
        out_data_2_address0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_address0,
        out_data_2_ce0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_ce0,
        out_data_2_we0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_we0,
        out_data_2_d0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_d0,
        out_data_1_address0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_address0,
        out_data_1_ce0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_ce0,
        out_data_1_we0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_we0,
        out_data_1_d0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_d0,
        out_data_address0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_address0,
        out_data_ce0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_ce0,
        out_data_we0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_we0,
        out_data_d0 => grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_d0);

    regslice_both_y0_input_U : component myproject_regslice_both
    generic map (
        DataWidth => 16)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        data_in => y0_input_TDATA,
        vld_in => y0_input_TVALID,
        ack_in => regslice_both_y0_input_U_ack_in,
        data_out => y0_input_TDATA_int_regslice,
        vld_out => y0_input_TVALID_int_regslice,
        ack_out => y0_input_TREADY_int_regslice,
        apdone_blk => regslice_both_y0_input_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif ((not(((layer12_out_full_n = ap_const_logic_0) or (y0_input_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_start_reg <= ap_const_logic_0;
            else
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                    grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_ready = ap_const_logic_1)) then 
                    grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    start_once_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                start_once_reg <= ap_const_logic_0;
            else
                if (((internal_ap_ready = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
                    start_once_reg <= ap_const_logic_1;
                elsif ((internal_ap_ready = ap_const_logic_1)) then 
                    start_once_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                out_data_1_load_1_reg_747 <= out_data_1_q0;
                out_data_1_load_reg_712 <= out_data_1_q1;
                out_data_2_load_1_reg_752 <= out_data_2_q0;
                out_data_2_load_reg_717 <= out_data_2_q1;
                out_data_3_load_1_reg_757 <= out_data_3_q0;
                out_data_3_load_reg_722 <= out_data_3_q1;
                out_data_4_load_1_reg_762 <= out_data_4_q0;
                out_data_4_load_reg_727 <= out_data_4_q1;
                out_data_5_load_1_reg_767 <= out_data_5_q0;
                out_data_5_load_reg_732 <= out_data_5_q1;
                out_data_6_load_1_reg_772 <= out_data_6_q0;
                out_data_6_load_reg_737 <= out_data_6_q1;
                out_data_load_1_reg_742 <= out_data_q0;
                out_data_load_reg_707 <= out_data_q1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                out_data_1_load_2_reg_852 <= out_data_1_q1;
                out_data_1_load_3_reg_887 <= out_data_1_q0;
                out_data_2_load_2_reg_857 <= out_data_2_q1;
                out_data_2_load_3_reg_892 <= out_data_2_q0;
                out_data_3_load_2_reg_862 <= out_data_3_q1;
                out_data_3_load_3_reg_897 <= out_data_3_q0;
                out_data_4_load_2_reg_867 <= out_data_4_q1;
                out_data_4_load_3_reg_902 <= out_data_4_q0;
                out_data_5_load_2_reg_872 <= out_data_5_q1;
                out_data_5_load_3_reg_907 <= out_data_5_q0;
                out_data_6_load_2_reg_877 <= out_data_6_q1;
                out_data_6_load_3_reg_912 <= out_data_6_q0;
                out_data_load_2_reg_847 <= out_data_q1;
                out_data_load_3_reg_882 <= out_data_q0;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (real_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, layer12_out_full_n, ap_CS_fsm_state6, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_done, ap_CS_fsm_state2, y0_input_TVALID_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                if ((not(((layer12_out_full_n = ap_const_logic_0) or (y0_input_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);

    ap_ST_fsm_state1_blk_assign_proc : process(real_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_done)
    begin
        if ((grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state3_blk <= ap_const_logic_0;
    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(layer12_out_full_n, y0_input_TVALID_int_regslice)
    begin
        if (((layer12_out_full_n = ap_const_logic_0) or (y0_input_TVALID_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state1_ignore_call18_assign_proc : process(real_start, ap_done_reg)
    begin
                ap_block_state1_ignore_call18 <= ((ap_done_reg = ap_const_logic_1) or (real_start = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(layer12_out_full_n, y0_input_TVALID_int_regslice)
    begin
                ap_block_state6 <= ((layer12_out_full_n = ap_const_logic_0) or (y0_input_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, layer12_out_full_n, ap_CS_fsm_state6, y0_input_TVALID_int_regslice)
    begin
        if ((not(((layer12_out_full_n = ap_const_logic_0) or (y0_input_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(real_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (real_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;

    ap_ready <= internal_ap_ready;
    grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_start <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_ap_start_reg;

    internal_ap_ready_assign_proc : process(layer12_out_full_n, ap_CS_fsm_state6, y0_input_TVALID_int_regslice)
    begin
        if ((not(((layer12_out_full_n = ap_const_logic_0) or (y0_input_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            internal_ap_ready <= ap_const_logic_1;
        else 
            internal_ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    layer12_out_blk_n_assign_proc : process(layer12_out_full_n, ap_CS_fsm_state6)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            layer12_out_blk_n <= layer12_out_full_n;
        else 
            layer12_out_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    layer12_out_din <= ((((((((((((((((((((((((((((((((((((((((((y0_input_TDATA_int_regslice & out_data_6_q0) & out_data_5_q0) & out_data_4_q0) & out_data_3_q0) & out_data_2_q0) & out_data_1_q0) & out_data_q0) & out_data_6_q1) & out_data_5_q1) & out_data_4_q1) & out_data_3_q1) & out_data_2_q1) & out_data_1_q1) & out_data_q1) & out_data_6_load_3_reg_912) & out_data_5_load_3_reg_907) & out_data_4_load_3_reg_902) & out_data_3_load_3_reg_897) & out_data_2_load_3_reg_892) & out_data_1_load_3_reg_887) & out_data_load_3_reg_882) & out_data_6_load_2_reg_877) & out_data_5_load_2_reg_872) & out_data_4_load_2_reg_867) & out_data_3_load_2_reg_862) & out_data_2_load_2_reg_857) & out_data_1_load_2_reg_852) & out_data_load_2_reg_847) & out_data_6_load_1_reg_772) & out_data_5_load_1_reg_767) & out_data_4_load_1_reg_762) & out_data_3_load_1_reg_757) & out_data_2_load_1_reg_752) & out_data_1_load_1_reg_747) & out_data_load_1_reg_742) & out_data_6_load_reg_737) & out_data_5_load_reg_732) & out_data_4_load_reg_727) & out_data_3_load_reg_722) & out_data_2_load_reg_717) 
    & out_data_1_load_reg_712) & out_data_load_reg_707);

    layer12_out_write_assign_proc : process(layer12_out_full_n, ap_CS_fsm_state6, y0_input_TVALID_int_regslice)
    begin
        if ((not(((layer12_out_full_n = ap_const_logic_0) or (y0_input_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            layer12_out_write <= ap_const_logic_1;
        else 
            layer12_out_write <= ap_const_logic_0;
        end if; 
    end process;


    layer9_out_read_assign_proc : process(grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_layer9_out_read, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            layer9_out_read <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_layer9_out_read;
        else 
            layer9_out_read <= ap_const_logic_0;
        end if; 
    end process;


    out_data_1_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_1_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_1_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_data_1_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_1_address0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_address0;
        else 
            out_data_1_address0 <= "XXX";
        end if; 
    end process;


    out_data_1_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_1_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_1_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_data_1_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            out_data_1_address1 <= "XXX";
        end if; 
    end process;


    out_data_1_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_data_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_1_ce0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_ce0;
        else 
            out_data_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_1_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_data_1_ce1 <= ap_const_logic_1;
        else 
            out_data_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_1_we0_assign_proc : process(grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_1_we0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_1_we0;
        else 
            out_data_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_2_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_2_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_2_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_data_2_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_2_address0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_address0;
        else 
            out_data_2_address0 <= "XXX";
        end if; 
    end process;


    out_data_2_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_2_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_2_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_data_2_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            out_data_2_address1 <= "XXX";
        end if; 
    end process;


    out_data_2_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_data_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_2_ce0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_ce0;
        else 
            out_data_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_2_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_data_2_ce1 <= ap_const_logic_1;
        else 
            out_data_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_2_we0_assign_proc : process(grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_2_we0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_2_we0;
        else 
            out_data_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_3_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_3_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_3_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_data_3_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_3_address0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_address0;
        else 
            out_data_3_address0 <= "XXX";
        end if; 
    end process;


    out_data_3_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_3_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_3_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_data_3_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            out_data_3_address1 <= "XXX";
        end if; 
    end process;


    out_data_3_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_data_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_3_ce0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_ce0;
        else 
            out_data_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_3_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_data_3_ce1 <= ap_const_logic_1;
        else 
            out_data_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_3_we0_assign_proc : process(grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_3_we0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_3_we0;
        else 
            out_data_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_4_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_4_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_4_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_data_4_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_4_address0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_address0;
        else 
            out_data_4_address0 <= "XXX";
        end if; 
    end process;


    out_data_4_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_4_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_4_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_data_4_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            out_data_4_address1 <= "XXX";
        end if; 
    end process;


    out_data_4_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_data_4_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_4_ce0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_ce0;
        else 
            out_data_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_4_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_data_4_ce1 <= ap_const_logic_1;
        else 
            out_data_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_4_we0_assign_proc : process(grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_4_we0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_4_we0;
        else 
            out_data_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_5_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_5_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_5_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_data_5_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_5_address0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_address0;
        else 
            out_data_5_address0 <= "XXX";
        end if; 
    end process;


    out_data_5_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_5_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_5_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_data_5_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            out_data_5_address1 <= "XXX";
        end if; 
    end process;


    out_data_5_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_data_5_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_5_ce0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_ce0;
        else 
            out_data_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_5_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_data_5_ce1 <= ap_const_logic_1;
        else 
            out_data_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_5_we0_assign_proc : process(grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_5_we0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_5_we0;
        else 
            out_data_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_6_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_6_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_6_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_data_6_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_6_address0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_address0;
        else 
            out_data_6_address0 <= "XXX";
        end if; 
    end process;


    out_data_6_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_6_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_6_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_data_6_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            out_data_6_address1 <= "XXX";
        end if; 
    end process;


    out_data_6_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_data_6_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_6_ce0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_ce0;
        else 
            out_data_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_6_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_data_6_ce1 <= ap_const_logic_1;
        else 
            out_data_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_6_we0_assign_proc : process(grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_6_we0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_6_we0;
        else 
            out_data_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_address0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_address0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_address0 <= ap_const_lv64_5(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_address0 <= ap_const_lv64_3(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_data_address0 <= ap_const_lv64_1(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_address0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_address0;
        else 
            out_data_address0 <= "XXX";
        end if; 
    end process;


    out_data_address1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            out_data_address1 <= ap_const_lv64_4(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            out_data_address1 <= ap_const_lv64_2(3 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            out_data_address1 <= ap_const_lv64_0(3 - 1 downto 0);
        else 
            out_data_address1 <= "XXX";
        end if; 
    end process;


    out_data_ce0_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_ce0, ap_CS_fsm_state2)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_data_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_ce0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_ce0;
        else 
            out_data_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_ce1_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            out_data_ce1 <= ap_const_logic_1;
        else 
            out_data_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    out_data_we0_assign_proc : process(grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_we0, ap_CS_fsm_state2)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            out_data_we0 <= grp_concatenate1d_array_array_array_ap_fixed_43u_config12_Pipeline_ConcatLoop1_fu_484_out_data_we0;
        else 
            out_data_we0 <= ap_const_logic_0;
        end if; 
    end process;


    real_start_assign_proc : process(ap_start, start_full_n, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (start_full_n = ap_const_logic_0))) then 
            real_start <= ap_const_logic_0;
        else 
            real_start <= ap_start;
        end if; 
    end process;

    start_out <= real_start;

    start_write_assign_proc : process(real_start, start_once_reg)
    begin
        if (((start_once_reg = ap_const_logic_0) and (real_start = ap_const_logic_1))) then 
            start_write <= ap_const_logic_1;
        else 
            start_write <= ap_const_logic_0;
        end if; 
    end process;


    y0_input_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state6, y0_input_TVALID_int_regslice)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
            y0_input_TDATA_blk_n <= y0_input_TVALID_int_regslice;
        else 
            y0_input_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    y0_input_TREADY <= regslice_both_y0_input_U_ack_in;

    y0_input_TREADY_int_regslice_assign_proc : process(layer12_out_full_n, ap_CS_fsm_state6, y0_input_TVALID_int_regslice)
    begin
        if ((not(((layer12_out_full_n = ap_const_logic_0) or (y0_input_TVALID_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
            y0_input_TREADY_int_regslice <= ap_const_logic_1;
        else 
            y0_input_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

end behav;
