;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @121, 103
	SUB @-721, 103
	ADD @127, 106
	SUB @121, 103
	DJN -1, @-20
	SLT 210, 36
	SUB @121, 103
	SUB @121, 103
	MOV -7, <-20
	MOV -7, <-20
	SUB @127, 106
	SUB @121, 106
	SUB @127, 100
	SUB #12, @200
	SUB 12, @10
	SLT <300, 90
	JMP -207, @-120
	SUB @121, 103
	SUB @0, @2
	SUB @-127, 100
	MOV -7, <-20
	SUB @-127, 102
	ADD 270, 60
	MOV -7, <-20
	JMN -1, @-20
	SUB @-127, 100
	MOV <102, -105
	SUB 12, @10
	MOV 221, 600
	SPL 0, <332
	SUB 1, <1
	SUB @128, 103
	MOV @127, 100
	MOV -7, <-20
	SUB @-127, 102
	SPL 0, <332
	SUB @121, 103
	MOV -7, <-20
	ADD -1, <-20
	DJN -1, @-20
	SUB @-127, 100
	ADD #270, <1
	ADD #270, <1
	SPL 0, <332
	SUB @0, @2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
