#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Jul 31 16:46:30 2020
# Process ID: 12896
# Current directory: C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1
# Command line: vivado.exe -log Lab_13.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Lab_13.tcl
# Log file: C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/Lab_13.vds
# Journal file: C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Lab_13.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/QQ_File/FPGA/SEA-Tutorial/IP_Core/HDMI-IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/QQ_File/FPGA/SEA-Tutorial/IP_Core/Frequency-Divider-IP'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/Ñ¸À×ÏÂÔØ/SEA-master/SEA-master/Examples/FPGA-IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/sdk/Vivado/2019.1/data/ip'.
Command: synth_design -top Lab_13 -part xc7s15ftgb196-1
Starting synth_design
WARNING: [Vivado_Tcl 4-393] The 'Synthesis' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci
C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0.xci
C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/Driver_HDMI_0/Driver_HDMI_0.xci
C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/apple_R/apple_R.xci
C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/apple_B/apple_B.xci
C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/apple_G/apple_G.xci
C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/snake_R/snake_R.xci
C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/snake_B/snake_B.xci
C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/snake_G/snake_G.xci
C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/body_R/body_R.xci
C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/body_B/body_B.xci
C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/body_G/body_G.xci

WARNING: [Vivado_Tcl 4-393] The 'Implementation' target of the following IPs are stale, please generate the output products using the generate_target or synth_ip command before running synth_design.
C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci

INFO: [IP_Flow 19-2162] IP 'clk_wiz_0' is locked:
* IP definition 'Clocking Wizard (6.0)' for IP 'clk_wiz_0' (customized with software release 2018.2) has a different revision in the IP Catalog. * Current project part 'xc7s15ftgb196-1' and the part 'xc7s25ftgb196-1' used to customize the IP 'clk_wiz_0' do not match.
INFO: [IP_Flow 19-2162] IP 'rgb2dvi_0' is locked:
* Current project part 'xc7s15ftgb196-1' and the part 'xc7s25ftgb196-1' used to customize the IP 'rgb2dvi_0' do not match.
INFO: [IP_Flow 19-2162] IP 'Driver_HDMI_0' is locked:
* Current project part 'xc7s15ftgb196-1' and the part 'xc7s25ftgb196-1' used to customize the IP 'Driver_HDMI_0' do not match.
INFO: [IP_Flow 19-2162] IP 'apple_R' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'apple_R' (customized with software release 2018.2) has a different revision in the IP Catalog. * Current project part 'xc7s15ftgb196-1' and the part 'xc7s25ftgb196-1' used to customize the IP 'apple_R' do not match.
INFO: [IP_Flow 19-2162] IP 'apple_B' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'apple_B' (customized with software release 2018.2) has a different revision in the IP Catalog. * Current project part 'xc7s15ftgb196-1' and the part 'xc7s25ftgb196-1' used to customize the IP 'apple_B' do not match.
INFO: [IP_Flow 19-2162] IP 'apple_G' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'apple_G' (customized with software release 2018.2) has a different revision in the IP Catalog. * Current project part 'xc7s15ftgb196-1' and the part 'xc7s25ftgb196-1' used to customize the IP 'apple_G' do not match.
INFO: [IP_Flow 19-2162] IP 'snake_R' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'snake_R' (customized with software release 2018.2) has a different revision in the IP Catalog. * Current project part 'xc7s15ftgb196-1' and the part 'xc7s25ftgb196-1' used to customize the IP 'snake_R' do not match.
INFO: [IP_Flow 19-2162] IP 'snake_B' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'snake_B' (customized with software release 2018.2) has a different revision in the IP Catalog. * Current project part 'xc7s15ftgb196-1' and the part 'xc7s25ftgb196-1' used to customize the IP 'snake_B' do not match.
INFO: [IP_Flow 19-2162] IP 'snake_G' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'snake_G' (customized with software release 2018.2) has a different revision in the IP Catalog. * Current project part 'xc7s15ftgb196-1' and the part 'xc7s25ftgb196-1' used to customize the IP 'snake_G' do not match.
INFO: [IP_Flow 19-2162] IP 'body_R' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'body_R' (customized with software release 2018.2) has a different revision in the IP Catalog. * Current project part 'xc7s15ftgb196-1' and the part 'xc7s25ftgb196-1' used to customize the IP 'body_R' do not match.
INFO: [IP_Flow 19-2162] IP 'body_B' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'body_B' (customized with software release 2018.2) has a different revision in the IP Catalog. * Current project part 'xc7s15ftgb196-1' and the part 'xc7s25ftgb196-1' used to customize the IP 'body_B' do not match.
INFO: [IP_Flow 19-2162] IP 'body_G' is locked:
* IP definition 'Block Memory Generator (8.4)' for IP 'body_G' (customized with software release 2018.2) has a different revision in the IP Catalog. * Current project part 'xc7s15ftgb196-1' and the part 'xc7s25ftgb196-1' used to customize the IP 'body_G' do not match.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s15'
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13376 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 779.602 ; gain = 177.254
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Lab_13' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Lab_13.v:23]
INFO: [Synth 8-6157] synthesizing module 'clk_wiz_0' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'rgb2dvi_0' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'rgb2dvi_0' (2#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/rgb2dvi_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Driver_HDMI_0' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/Driver_HDMI_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Driver_HDMI_0' (3#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/Driver_HDMI_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'Game_Ctrl_Unit' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/game_control.v:3]
	Parameter RESTART bound to: 2'b00 
	Parameter START bound to: 2'b01 
	Parameter PLAY bound to: 2'b10 
	Parameter DIE bound to: 2'b11 
INFO: [Synth 8-6155] done synthesizing module 'Game_Ctrl_Unit' (4#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/game_control.v:3]
INFO: [Synth 8-6157] synthesizing module 'Snake_Eatting_Apple' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/eating_apple.v:2]
INFO: [Synth 8-6155] done synthesizing module 'Snake_Eatting_Apple' (5#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/eating_apple.v:2]
INFO: [Synth 8-6157] synthesizing module 'move' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/move.v:2]
	Parameter UP bound to: 2'b00 
	Parameter DOWN bound to: 2'b01 
	Parameter LEFT bound to: 2'b10 
	Parameter RIGHT bound to: 2'b11 
	Parameter NONE bound to: 2'b00 
	Parameter HEAD bound to: 2'b01 
	Parameter BODY bound to: 2'b10 
	Parameter WALL bound to: 2'b11 
	Parameter RESTART bound to: 2'b00 
	Parameter PLAY bound to: 2'b10 
	Parameter NORMALSPEED bound to: 20000000 - type: integer 
	Parameter CRAZYSPEED bound to: 10000000 - type: integer 
WARNING: [Synth 8-567] referenced signal 'cube_x' should be on the sensitivity list [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/move.v:400]
WARNING: [Synth 8-567] referenced signal 'cube_y' should be on the sensitivity list [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/move.v:400]
WARNING: [Synth 8-567] referenced signal 'is_exist' should be on the sensitivity list [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/move.v:400]
WARNING: [Synth 8-567] referenced signal 'die_flash' should be on the sensitivity list [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/move.v:400]
INFO: [Synth 8-6155] done synthesizing module 'move' (6#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/move.v:2]
WARNING: [Synth 8-7023] instance 'U3' of module 'move' has 18 connections declared, but only 17 given [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Lab_13.v:116]
INFO: [Synth 8-6157] synthesizing module 'blue' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/blue.v:24]
	Parameter bps_t bound to: 20'b00000010100010110000 
INFO: [Synth 8-6155] done synthesizing module 'blue' (7#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/blue.v:24]
INFO: [Synth 8-6157] synthesizing module 'Wave_Generator' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:23]
	Parameter NONE bound to: 2'b00 
	Parameter HEAD bound to: 2'b01 
	Parameter BODY bound to: 2'b10 
	Parameter WALL bound to: 2'b11 
	Parameter HEAD_COLOR bound to: 24'b000000001111111100000000 
	Parameter BODY_COLOR bound to: 24'b000000001111111111111111 
	Parameter char_line0 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter char_line1 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000011100000000000000000000000000000000000000000 
	Parameter char_line2 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter char_line3 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000000000000000000 
	Parameter char_line4 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110001111100001111000111111100000000000010000001110001111111011101110011110000111011 
	Parameter char_line5 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001001000010010000101001001000000000000010000010001010010010010011000100001001000110 
	Parameter char_line6 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001001000010010000101001001000000000000010000011000010010010000001000100001001000010 
	Parameter char_line7 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111001000010010000101001001000000000000010000010110010010010000001000100001001000010 
	Parameter char_line8 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001001000010010000101001001000000000000010000010001010010010000001000100001001000010 
	Parameter char_line9 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100001001100010010000101001001000000000000010000011001010010010000001000100001001000010 
	Parameter char_line10 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011110011011100001111001011011100000000001111100110110010110111000111110011110011100111 
	Parameter char_line00 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_line01 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_line02 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_line03 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_line04 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter char_line05 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100011111000011110001111111000000001110011101111110000111000111011100111000 
	Parameter char_line06 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000010010000100100001010010010000000000100001000100010001000100100110001000100 
	Parameter char_line07 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000010010000100100001010010010000000000010010000010000001100000000010000000010 
	Parameter char_line08 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111110010000100100001010010010000000000010010000001000001011000000010000000010 
	Parameter char_line09 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010010000100100001010010010000000000001100000001000001000100000010000000010 
	Parameter char_line010 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000010011000100100001010010010000000000001100001000100001100100000010001000100 
	Parameter char_line011 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111100110111000011110010110111000000000000100001111110011011000001111100111000 
	Parameter char_line012 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000 
	Parameter char_line013 bound to: 192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000000000000000000000000000000 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:137]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:291]
INFO: [Synth 8-6157] synthesizing module 'apple_R' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/apple_R_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'apple_R' (8#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/apple_R_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (10) of module 'apple_R' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:358]
INFO: [Synth 8-6157] synthesizing module 'apple_B' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/apple_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'apple_B' (9#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/apple_B_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (10) of module 'apple_B' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:364]
INFO: [Synth 8-6157] synthesizing module 'apple_G' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/apple_G_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'apple_G' (10#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/apple_G_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (10) of module 'apple_G' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:370]
INFO: [Synth 8-6157] synthesizing module 'snake_R' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/snake_R_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'snake_R' (11#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/snake_R_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (10) of module 'snake_R' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:377]
INFO: [Synth 8-6157] synthesizing module 'snake_B' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/snake_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'snake_B' (12#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/snake_B_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (10) of module 'snake_B' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:383]
INFO: [Synth 8-6157] synthesizing module 'snake_G' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/snake_G_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'snake_G' (13#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/snake_G_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (10) of module 'snake_G' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:389]
INFO: [Synth 8-6157] synthesizing module 'body_R' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/body_R_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'body_R' (14#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/body_R_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (10) of module 'body_R' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:395]
INFO: [Synth 8-6157] synthesizing module 'body_B' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/body_B_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'body_B' (15#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/body_B_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (10) of module 'body_B' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:401]
INFO: [Synth 8-6157] synthesizing module 'body_G' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/body_G_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'body_G' (16#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/.Xil/Vivado-12896-DESKTOP-11DC5S0/realtime/body_G_stub.v:6]
WARNING: [Synth 8-689] width (14) of port connection 'addra' does not match port width (10) of module 'body_G' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:407]
INFO: [Synth 8-6155] done synthesizing module 'Wave_Generator' (17#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:23]
INFO: [Synth 8-6157] synthesizing module 'game_ctrol' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/game_ctrol.v:23]
	Parameter START bound to: 2'b00 
	Parameter READY bound to: 2'b01 
	Parameter PLAY bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/game_ctrol.v:53]
WARNING: [Synth 8-5788] Register ready_flash_reg in module game_ctrol is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/game_ctrol.v:56]
INFO: [Synth 8-6155] done synthesizing module 'game_ctrol' (18#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/game_ctrol.v:23]
INFO: [Synth 8-6155] done synthesizing module 'Lab_13' (19#1) [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Lab_13.v:23]
WARNING: [Synth 8-3331] design game_ctrol has unconnected port key1_press
WARNING: [Synth 8-3331] design Wave_Generator has unconnected port RGB_VDE
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 847.094 ; gain = 244.746
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 847.094 ; gain = 244.746
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 847.094 ; gain = 244.746
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Finished Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc] for cell 'clk_10'
Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi'
Finished Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc] for cell 'rgb2dvi'
Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/Driver_HDMI_0/Driver_HDMI_0/Driver_HDMI_0_in_context.xdc] for cell 'Driver_HDMI0'
Finished Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/Driver_HDMI_0/Driver_HDMI_0/Driver_HDMI_0_in_context.xdc] for cell 'Driver_HDMI0'
Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/apple_R/apple_R/apple_R_in_context.xdc] for cell 'U6/R_ROM'
Finished Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/apple_R/apple_R/apple_R_in_context.xdc] for cell 'U6/R_ROM'
Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/apple_B/apple_B/apple_B_in_context.xdc] for cell 'U6/B_ROM'
Finished Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/apple_B/apple_B/apple_B_in_context.xdc] for cell 'U6/B_ROM'
Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/apple_G/apple_G/apple_G_in_context.xdc] for cell 'U6/G_ROM'
Finished Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/apple_G/apple_G/apple_G_in_context.xdc] for cell 'U6/G_ROM'
Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/snake_R/snake_R/snake_R_in_context.xdc] for cell 'U6/R_ROM2'
Finished Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/snake_R/snake_R/snake_R_in_context.xdc] for cell 'U6/R_ROM2'
Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/snake_B/snake_B/snake_B_in_context.xdc] for cell 'U6/B_ROM2'
Finished Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/snake_B/snake_B/snake_B_in_context.xdc] for cell 'U6/B_ROM2'
Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/snake_G/snake_G/snake_G_in_context.xdc] for cell 'U6/G_ROM2'
Finished Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/snake_G/snake_G/snake_G_in_context.xdc] for cell 'U6/G_ROM2'
Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/body_R/body_R/body_R_in_context.xdc] for cell 'U6/R_ROM3'
Finished Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/body_R/body_R/body_R_in_context.xdc] for cell 'U6/R_ROM3'
Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/body_B/body_B/body_B_in_context.xdc] for cell 'U6/B_ROM3'
Finished Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/body_B/body_B/body_B_in_context.xdc] for cell 'U6/B_ROM3'
Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/body_G/body_G/body_G_in_context.xdc] for cell 'U6/G_ROM3'
Finished Parsing XDC File [c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/body_G/body_G/body_G_in_context.xdc] for cell 'U6/G_ROM3'
Parsing XDC File [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/constrs_1/new/system.xdc]
Finished Parsing XDC File [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/constrs_1/new/system.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/constrs_1/new/system.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Lab_13_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Lab_13_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 986.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 986.738 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U6/B_ROM' at clock pin 'clka' is different from the actual clock period '6.734', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U6/B_ROM2' at clock pin 'clka' is different from the actual clock period '6.734', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U6/B_ROM3' at clock pin 'clka' is different from the actual clock period '6.734', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U6/G_ROM' at clock pin 'clka' is different from the actual clock period '6.734', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U6/G_ROM2' at clock pin 'clka' is different from the actual clock period '6.734', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U6/G_ROM3' at clock pin 'clka' is different from the actual clock period '6.734', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U6/R_ROM' at clock pin 'clka' is different from the actual clock period '6.734', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U6/R_ROM2' at clock pin 'clka' is different from the actual clock period '6.734', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'U6/R_ROM3' at clock pin 'clka' is different from the actual clock period '6.734', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 988.910 ; gain = 386.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s15ftgb196-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 988.910 ; gain = 386.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_100MHz. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0/clk_wiz_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 1).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_N. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 2).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Clk_P. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 4).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 5).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[0]. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 6).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[1]. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_N[2]. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[0]. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[1]. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for TMDS_Tx_Data_P[2]. (constraint file  c:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/ip/rgb2dvi_0/rgb2dvi_0/rgb2dvi_0_in_context.xdc, line 16).
Applied set_property DONT_TOUCH = true for clk_10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rgb2dvi. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for Driver_HDMI0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U6/R_ROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U6/B_ROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U6/G_ROM. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U6/R_ROM2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U6/B_ROM2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U6/G_ROM2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U6/R_ROM3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U6/B_ROM3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U6/G_ROM3. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 988.910 ; gain = 386.563
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'game_status_reg' in module 'Game_Ctrl_Unit'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/move.v:255]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/move.v:255]
INFO: [Synth 8-802] inferred FSM for state register 'direct_r_reg' in module 'move'
INFO: [Synth 8-4471] merging register 'bps_start_reg' into 'rx_int_reg' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/blue.v:74]
INFO: [Synth 8-802] inferred FSM for state register 'status_reg' in module 'game_ctrol'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    PLAY |                               00 |                               10
                     DIE |                               01 |                               11
                 RESTART |                               10 |                               00
                   START |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'game_status_reg' using encoding 'sequential' in module 'Game_Ctrl_Unit'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                               00 |                               11
                 iSTATE2 |                               01 |                               01
                  iSTATE |                               10 |                               10
                 iSTATE0 |                               11 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'direct_r_reg' using encoding 'sequential' in module 'move'
WARNING: [Synth 8-327] inferring latch for variable 'snake_reg' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/move.v:403]
WARNING: [Synth 8-327] inferring latch for variable 'color_out_reg' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:108]
WARNING: [Synth 8-327] inferring latch for variable 'Address_reg' [C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.srcs/sources_1/new/Wave_Generator.v:106]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   START |                              001 |                               00
                   READY |                              010 |                               01
                    PLAY |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'status_reg' using encoding 'one-hot' in module 'game_ctrol'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 988.910 ; gain = 386.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     30 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 33    
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 5     
	   4 Input     32 Bit        Muxes := 1     
	   3 Input     32 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 36    
	   3 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 4     
	   5 Input     24 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     14 Bit        Muxes := 2     
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 34    
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 7     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 11    
	   6 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 7     
	   7 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 41    
	   6 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Game_Ctrl_Unit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   4 Input     32 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 2     
	   8 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   7 Input      1 Bit        Muxes := 1     
Module Snake_Eatting_Apple 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     11 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
Module move 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 32    
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 32    
	   2 Input      2 Bit        Muxes := 7     
	   6 Input      2 Bit        Muxes := 1     
	  13 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 30    
	   4 Input      1 Bit        Muxes := 3     
Module blue 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	  11 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module Wave_Generator 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     14 Bit       Adders := 2     
	   2 Input     12 Bit       Adders := 4     
	   2 Input      4 Bit       Adders := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 36    
	   3 Input     24 Bit        Muxes := 2     
	   4 Input     24 Bit        Muxes := 4     
	   5 Input     24 Bit        Muxes := 2     
	   2 Input     14 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
	   8 Input      1 Bit        Muxes := 1     
Module game_ctrol 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     32 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 20 (col length:20)
BRAMs: 20 (col length: RAMB18 20 RAMB36 10)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design game_ctrol has unconnected port key1_press
WARNING: [Synth 8-3331] design Wave_Generator has unconnected port RGB_VDE
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U3/\is_exist_reg[0] )
INFO: [Synth 8-3886] merging instance 'U7/clk_cnt_reg[30]' (FDCE) to 'U7/clk_cnt_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\clk_cnt_reg[31] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U3/\is_exist_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (U3/\is_exist_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (U7/\ready_flash_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Address_reg[13]) is unused and will be removed from module Wave_Generator.
WARNING: [Synth 8-3332] Sequential element (Address_reg[12]) is unused and will be removed from module Wave_Generator.
WARNING: [Synth 8-3332] Sequential element (Address_reg[11]) is unused and will be removed from module Wave_Generator.
WARNING: [Synth 8-3332] Sequential element (Address_reg[10]) is unused and will be removed from module Wave_Generator.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 988.910 ; gain = 386.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out1' to pin 'clk_10/bbstub_clk_out1/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk_10/clk_out2' to pin 'clk_10/bbstub_clk_out2/O'
INFO: [Synth 8-5819] Moved 2 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 988.910 ; gain = 386.563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:50 . Memory (MB): peak = 988.910 ; gain = 386.563
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 989.973 ; gain = 387.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 995.199 ; gain = 392.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 995.199 ; gain = 392.852
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 995.199 ; gain = 392.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 995.199 ; gain = 392.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 995.199 ; gain = 392.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 995.199 ; gain = 392.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |clk_wiz_0     |         1|
|2     |rgb2dvi_0     |         1|
|3     |Driver_HDMI_0 |         1|
|4     |apple_R       |         1|
|5     |apple_B       |         1|
|6     |apple_G       |         1|
|7     |snake_R       |         1|
|8     |snake_B       |         1|
|9     |snake_G       |         1|
|10    |body_R        |         1|
|11    |body_B        |         1|
|12    |body_G        |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |Driver_HDMI_0 |     1|
|2     |apple_B       |     1|
|3     |apple_G       |     1|
|4     |apple_R       |     1|
|5     |body_B        |     1|
|6     |body_G        |     1|
|7     |body_R        |     1|
|8     |clk_wiz_0     |     1|
|9     |rgb2dvi_0     |     1|
|10    |snake_B       |     1|
|11    |snake_G       |     1|
|12    |snake_R       |     1|
|13    |CARRY4        |    53|
|14    |LUT1          |     4|
|15    |LUT2          |   325|
|16    |LUT3          |    69|
|17    |LUT4          |    98|
|18    |LUT5          |   152|
|19    |LUT6          |   372|
|20    |MUXF7         |     3|
|21    |FDCE          |   368|
|22    |FDPE          |    23|
|23    |FDRE          |    18|
|24    |LD            |    36|
|25    |IBUF          |     2|
|26    |OBUF          |     2|
+------+--------------+------+

Report Instance Areas: 
+------+---------+--------------------+------+
|      |Instance |Module              |Cells |
+------+---------+--------------------+------+
|1     |top      |                    |  1658|
|2     |  U1     |Game_Ctrl_Unit      |   163|
|3     |  U2     |Snake_Eatting_Apple |   147|
|4     |  U3     |move                |   744|
|5     |  U5     |blue                |    61|
|6     |  U6     |Wave_Generator      |   229|
|7     |  U7     |game_ctrol          |   229|
+------+---------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:52 ; elapsed = 00:00:53 . Memory (MB): peak = 995.199 ; gain = 392.852
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 9 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 995.199 ; gain = 251.035
Synthesis Optimization Complete : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 995.199 ; gain = 392.852
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 92 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1011.270 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LD => LDCE: 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:01:00 . Memory (MB): peak = 1011.270 ; gain = 610.922
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1011.270 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/DELL/Desktop/xilinx_uart/xilinx_uart_final/drawsnake/Lab_13.runs/synth_1/Lab_13.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Lab_13_utilization_synth.rpt -pb Lab_13_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul 31 16:47:39 2020...
