// Seed: 1385305339
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always @(posedge -1 or posedge -1) force id_4 = id_3;
endmodule
module module_0 #(
    parameter id_2 = 32'd82,
    parameter id_4 = 32'd55
) (
    input supply1 id_0,
    input wire id_1,
    input uwire _id_2,
    output uwire id_3,
    input tri0 _id_4,
    input wor id_5,
    input wor id_6,
    output uwire id_7
);
  wire [id_4  ==  1 : id_2] id_9;
  assign id_3 = module_1[-1] == -1;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
  xnor primCall (id_3, id_0, id_5, id_1, id_6, id_9);
endmodule
