
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_unsigned.all;

entity cnt_down3 is
	port (en, ld, resetn, clock: in std_logic;
			sal: out std_logic_vector(4 downto 0));
end cnt_up5; 
architecture comp of cnt_down3 is	
signal temp: std_logic_vector(4 downto 0); 
begin
	process (resetn ,clock, temp)
	begin
		if (resetn = '0') then temp <= "00000"; 
		elsif (clock'event and clock='1') then
			if (ld = '1') then temp <= "100";
			elsif (en = '1') then temp <= temp + 1;
			end if;
		end if;
	sal <= temp;
	end process;
end comp;