question,A,B,C,D,E,answer,explanation
"<p>A gated S-R flip-flop goes into the SET condition when <i>S</i> is HIGH, <i>R</i> is LOW, and <i>EN</i> is HIGH.</p>",True,False,,,,A,
<p>VHDL <i>does</i> require a special designation for an output with a feedback.</p>,True,False,,,,A,
<p>A negative edge-triggered flip-flop will accept inputs only when the clock is LOW.</p>,True,False,,,,B,
"<p>The term CLEAR always means that <img src=""/_files/images/digital-electronics/digital-systems/tfq5_1018_1.gif""/>.</p>",True,False,,,,A,
<p>PRESET and CLEAR inputs are normally synchronous.</p>,True,False,,,,B,
<p>VHDL was created as a very flexible language and it allows us to define the operation of clocked devices in the code without relying on logic primitives.</p>,True,False,,,,A,
"<p>The <i>Q</i> output of a flip-flop is normally HIGH when the device is in the ""CLEAR"" or ""RESET"" state.</p>",True,False,,,,B,
<p>An astable multivibrator is sometimes referred to as a clock.</p>,True,False,,,,A,
<p>The 7476 and 74LS76 are both dual flip-flops.</p>,True,False,,,,A,
<p>The 7475 is an example of an IC <i>D</i> latch (also called a bistable latch) that contains four transparent <i>D</i> latches.</p>,True,False,,,,A,
"<p>In VHDL, each instance of a component is given a name followed by a semicolon and the name of the library primitive.</p>",True,False,,,,B,
<p>The 555 timer can be used in either the astable or monostable modes.</p>,True,False,,,,A,
"<p>ICs can perform sequential operations, including counting and data shifting.</p>",True,False,,,,A,
<p>An input which can only be accepted when an enable or trigger is present is called asynchronous.</p>,True,False,,,,B,
"<p><p>A J-K flip-flop and associated waveforms are shown below. The circuit is operating properly.</p>
<p><img src=""/_files/images/digital-electronics/digital-systems/tfq5_1016_1.gif""/></p></p>",True,False,,,,B,
<p>All multivibrators require feedback.</p>,True,False,,,,A,
<p>The propagation delay time t<sub>PLH</sub> is measured from the triggering edge of the clock pulse to the LOW-to-HIGH transition of the output.</p>,True,False,,,,A,
<p>The J-K flip-flop is a standard building block of clocked (sequential) logic circuits known as logic standard primitives.</p>,True,False,,,,B,
<p>A latch can act as a contact-bounce eliminator.</p>,True,False,,,,A,
<p>Connecting components together using HDL is not difficult.</p>,True,False,,,,A,
<p>A flip-flop's normal starting state when power is first applied to a circuit is always the SET state.</p>,True,False,,,,B,
<p>Latches are tristate devices whose state normally depends on asynchronous inputs.</p>,True,False,,,,B,
"<p>Using knowledge from previous chapters, an <i>S-R</i> flip-flop circuit is easy to design.</p>",True,False,,,,A,
<p>Inputs that cause the output of a flip-flop to change instantaneously are asynchronous.</p>,True,False,,,,A,
<p>A one-shot is a special type of multivibrator that must be triggered to produce each output pulse.</p>,True,False,,,,A,
"<p>Generally, a flip-flop's hold time is short enough so that its output will go to a state determined by the logic levels present at its synchronous control inputs just prior to the active clock transition.</p>",True,False,,,,A,
<p>The J-K flip-flop eliminates the invalid state by toggling when both inputs are high and the clock transitions.</p>,True,False,,,,A,
"<p>A D-type latch is able to change states and ""follow"" the <i>D</i> input regardless of the level of the ENABLE input.</p>",True,False,,,,B,
<p>A positive edge-triggered flip-flop changes states with a HIGH-to-LOW transition on the clock input.</p>,True,False,,,,B,
"<p>When using edge-triggered flip-flops, the data is entered into the flip-flop on the leading edge of the clock, but the output does not change until the trailing edge of the clock.</p>",True,False,,,,B,
<p>A D latch has one data-input line.</p>,True,False,,,,A,
<p>The 7474 has two distinct types of inputs: synchronous and asynchronous.</p>,True,False,,,,A,
<p>Most basic latches and flip-flops are available in IC packages of eight latches or flip-flops with a common clock.</p>,True,False,,,,A,
<p>Edge-triggered flip-flops can be identified by the triangle on the clock input.</p>,True,False,,,,A,
<p>Parallel data transfers between two different sets of registers require more than one shift pulse.</p>,True,False,,,,B,
"<p>A TOGGLE input to a J-K flip-flop causes the <i>Q</i> and <img src=""/_files/images/digital-electronics/digital-systems/tfq5_1022_1.gif""/> outputs to switch to their opposite state.</p>",True,False,,,,A,
"<p>When the output of the NOR gate S-R flip-flop is <img src=""/_files/images/digital-electronics/digital-systems/tfq5_1017_1.gif""/> and <img src=""/_files/images/digital-electronics/digital-systems/tfq5_1017_2.gif""/>, the inputs are <img src=""/_files/images/digital-electronics/digital-systems/tfq5_1017_3.gif""/>.</p>",True,False,,,,B,
<p>Edge-triggered <i>J-K</i> flip-flops make it hard for design engineers to know when to accept input data.</p>,True,False,,,,B,
<p>A one-shot circuit is also known as a timer.</p>,True,False,,,,B,
<p>The S-R flip-flop has no invalid or unused state.</p>,True,False,,,,B,
<p>Pulse-triggered flip-flops are identified by a bubble on the <i>Q</i> output terminal.</p>,True,False,,,,B,
<p>Some flip-flops have invalid states.</p>,True,False,,,,A,
<p>Multivibrators must be level-triggered.</p>,True,False,,,,B,
"<p>Simple gate circuits, combinational logic, and transparent <i>S-R</i> flip-flops are synchronous.</p>",True,False,,,,B,
"<p>A flip-flop is in the CLEAR condition when <img src=""/_files/images/digital-electronics/digital-systems/tfq5_1024_1.jpeg""/>.</p>",True,False,,,,B,
<p>Pulse-triggered or level-triggered devices are the same.</p>,True,False,,,,A,
<p>A D flip-flop is constructed by connecting an inverter between the SET and clock terminals.</p>,True,False,,,,B,
<p>It takes four flip-flops to act as a divide-by-4 frequency divider.</p>,True,False,,,,B,
<p>The gated <i>S-R</i> flip-flop is asynchronous.</p>,True,False,,,,B,
