{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 13 16:16:47 2017 " "Info: Processing started: Mon Feb 13 16:16:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off AtividadeULA -c AtividadeULA " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off AtividadeULA -c AtividadeULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 288 -152 16 304 "clk" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "25 " "Warning: Found 25 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst1 " "Info: Detected ripple clock \"Divisor:inst4\|inst1\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 312 376 128 "inst1" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst2 " "Info: Detected ripple clock \"Divisor:inst4\|inst2\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 416 480 128 "inst2" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst3 " "Info: Detected ripple clock \"Divisor:inst4\|inst3\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 528 592 128 "inst3" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst5 " "Info: Detected ripple clock \"Divisor:inst4\|inst5\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 632 696 128 "inst5" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst6 " "Info: Detected ripple clock \"Divisor:inst4\|inst6\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 736 800 128 "inst6" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst6" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst7 " "Info: Detected ripple clock \"Divisor:inst4\|inst7\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 840 904 128 "inst7" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst7" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst8 " "Info: Detected ripple clock \"Divisor:inst4\|inst8\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 952 1016 128 "inst8" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst9 " "Info: Detected ripple clock \"Divisor:inst4\|inst9\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 208 272 256 "inst9" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst9" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst10 " "Info: Detected ripple clock \"Divisor:inst4\|inst10\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 312 376 256 "inst10" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst10" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst11 " "Info: Detected ripple clock \"Divisor:inst4\|inst11\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 416 480 256 "inst11" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst11" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst12 " "Info: Detected ripple clock \"Divisor:inst4\|inst12\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 528 592 256 "inst12" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst12" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Debouncer:inst6\|inst3 " "Info: Detected ripple clock \"Debouncer:inst6\|inst3\" as buffer" {  } { { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 200 360 424 280 "inst3" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debouncer:inst6\|inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Debouncer:inst6\|74294:inst6\|56 " "Info: Detected ripple clock \"Debouncer:inst6\|74294:inst6\|56\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 952 784 848 1032 "56" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debouncer:inst6\|74294:inst6\|56" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Debouncer:inst6\|74294:inst6\|154~0 " "Info: Detected gated clock \"Debouncer:inst6\|74294:inst6\|154~0\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 80 416 480 120 "154" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debouncer:inst6\|74294:inst6\|154~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Debouncer:inst6\|74294:inst6\|104 " "Info: Detected ripple clock \"Debouncer:inst6\|74294:inst6\|104\" as buffer" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 1592 784 848 1672 "104" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debouncer:inst6\|74294:inst6\|104" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst13 " "Info: Detected ripple clock \"Divisor:inst4\|inst13\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 632 696 256 "inst13" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst13" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74139m:inst17\|33~0 " "Info: Detected gated clock \"74139m:inst17\|33~0\" as buffer" {  } { { "74139m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74139m.bdf" { { 40 600 664 80 "33" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "74139m:inst17\|33~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74139m:inst17\|33~1 " "Info: Detected gated clock \"74139m:inst17\|33~1\" as buffer" {  } { { "74139m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74139m.bdf" { { 40 600 664 80 "33" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "74139m:inst17\|33~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Debouncer:inst6\|inst8 " "Info: Detected ripple clock \"Debouncer:inst6\|inst8\" as buffer" {  } { { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 312 216 280 392 "inst8" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Debouncer:inst6\|inst8" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74139m:inst17\|33~2 " "Info: Detected gated clock \"74139m:inst17\|33~2\" as buffer" {  } { { "74139m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74139m.bdf" { { 40 600 664 80 "33" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "74139m:inst17\|33~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Contador:inst15\|inst2 " "Info: Detected ripple clock \"Contador:inst15\|inst2\" as buffer" {  } { { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Contador:inst15\|inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Contador:inst15\|inst " "Info: Detected ripple clock \"Contador:inst15\|inst\" as buffer" {  } { { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { { 0 288 352 80 "inst" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Contador:inst15\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst14 " "Info: Detected ripple clock \"Divisor:inst4\|inst14\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 736 800 256 "inst14" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst14" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "Divisor:inst4\|inst15 " "Info: Detected ripple clock \"Divisor:inst4\|inst15\" as buffer" {  } { { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 840 904 256 "inst15" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "Divisor:inst4\|inst15" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "74139m:inst17\|33~3 " "Info: Detected gated clock \"74139m:inst17\|33~3\" as buffer" {  } { { "74139m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74139m.bdf" { { 40 600 664 80 "33" "" } } } } { "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/opt/altera/9.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "74139m:inst17\|33~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register Debouncer:inst6\|74294:inst6\|8 register Debouncer:inst6\|74294:inst6\|104 59.88 MHz 16.7 ns Internal " "Info: Clock \"clk\" has Internal fmax of 59.88 MHz between source register \"Debouncer:inst6\|74294:inst6\|8\" and destination register \"Debouncer:inst6\|74294:inst6\|104\" (period= 16.7 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.900 ns + Longest register register " "Info: + Longest register to register delay is 14.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Debouncer:inst6\|74294:inst6\|8 1 REG LC7_H36 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_H36; Fanout = 5; REG Node = 'Debouncer:inst6\|74294:inst6\|8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Debouncer:inst6|74294:inst6|8 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 120 784 848 200 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.900 ns) 2.100 ns Debouncer:inst6\|74294:inst6\|13 2 COMB LC8_H36 2 " "Info: 2: + IC(0.200 ns) + CELL(1.900 ns) = 2.100 ns; Loc. = LC8_H36; Fanout = 2; COMB Node = 'Debouncer:inst6\|74294:inst6\|13'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.100 ns" { Debouncer:inst6|74294:inst6|8 Debouncer:inst6|74294:inst6|13 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 328 528 592 368 "13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 4.500 ns Debouncer:inst6\|74294:inst6\|136 3 COMB LC1_H36 2 " "Info: 3: + IC(0.200 ns) + CELL(2.200 ns) = 4.500 ns; Loc. = LC1_H36; Fanout = 2; COMB Node = 'Debouncer:inst6\|74294:inst6\|136'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.400 ns" { Debouncer:inst6|74294:inst6|13 Debouncer:inst6|74294:inst6|136 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 640 528 592 680 "136" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.200 ns) 7.800 ns Debouncer:inst6\|74294:inst6\|142 4 COMB LC1_H37 2 " "Info: 4: + IC(1.100 ns) + CELL(2.200 ns) = 7.800 ns; Loc. = LC1_H37; Fanout = 2; COMB Node = 'Debouncer:inst6\|74294:inst6\|142'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.300 ns" { Debouncer:inst6|74294:inst6|136 Debouncer:inst6|74294:inst6|142 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 952 528 592 992 "142" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(2.200 ns) 11.100 ns Debouncer:inst6\|74294:inst6\|148 5 COMB LC6_H38 2 " "Info: 5: + IC(1.100 ns) + CELL(2.200 ns) = 11.100 ns; Loc. = LC6_H38; Fanout = 2; COMB Node = 'Debouncer:inst6\|74294:inst6\|148'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.300 ns" { Debouncer:inst6|74294:inst6|142 Debouncer:inst6|74294:inst6|148 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 1272 528 592 1312 "148" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.200 ns) 13.500 ns Debouncer:inst6\|74294:inst6\|153 6 COMB LC1_H38 1 " "Info: 6: + IC(0.200 ns) + CELL(2.200 ns) = 13.500 ns; Loc. = LC1_H38; Fanout = 1; COMB Node = 'Debouncer:inst6\|74294:inst6\|153'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.400 ns" { Debouncer:inst6|74294:inst6|148 Debouncer:inst6|74294:inst6|153 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 1600 528 592 1640 "153" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 14.900 ns Debouncer:inst6\|74294:inst6\|104 7 REG LC5_H39 3 " "Info: 7: + IC(1.100 ns) + CELL(0.300 ns) = 14.900 ns; Loc. = LC5_H39; Fanout = 3; REG Node = 'Debouncer:inst6\|74294:inst6\|104'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.400 ns" { Debouncer:inst6|74294:inst6|153 Debouncer:inst6|74294:inst6|104 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 1592 784 848 1672 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 73.83 % ) " "Info: Total cell delay = 11.000 ns ( 73.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 26.17 % ) " "Info: Total interconnect delay = 3.900 ns ( 26.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "14.900 ns" { Debouncer:inst6|74294:inst6|8 Debouncer:inst6|74294:inst6|13 Debouncer:inst6|74294:inst6|136 Debouncer:inst6|74294:inst6|142 Debouncer:inst6|74294:inst6|148 Debouncer:inst6|74294:inst6|153 Debouncer:inst6|74294:inst6|104 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "14.900 ns" { Debouncer:inst6|74294:inst6|8 {} Debouncer:inst6|74294:inst6|13 {} Debouncer:inst6|74294:inst6|136 {} Debouncer:inst6|74294:inst6|142 {} Debouncer:inst6|74294:inst6|148 {} Debouncer:inst6|74294:inst6|153 {} Debouncer:inst6|74294:inst6|104 {} } { 0.000ns 0.200ns 0.200ns 1.100ns 1.100ns 0.200ns 1.100ns } { 0.000ns 1.900ns 2.200ns 2.200ns 2.200ns 2.200ns 0.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.900 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'clk'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 288 -152 16 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Debouncer:inst6\|inst3 2 REG LC1_H17 3 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_H17; Fanout = 3; REG Node = 'Debouncer:inst6\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { clk Debouncer:inst6|inst3 } "NODE_NAME" } } { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 200 360 424 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.700 ns) 6.800 ns Debouncer:inst6\|74294:inst6\|154~0 3 COMB LC1_H39 15 " "Info: 3: + IC(2.100 ns) + CELL(1.700 ns) = 6.800 ns; Loc. = LC1_H39; Fanout = 15; COMB Node = 'Debouncer:inst6\|74294:inst6\|154~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.800 ns" { Debouncer:inst6|inst3 Debouncer:inst6|74294:inst6|154~0 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 80 416 480 120 "154" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 10.900 ns Debouncer:inst6\|74294:inst6\|104 4 REG LC5_H39 3 " "Info: 4: + IC(4.100 ns) + CELL(0.000 ns) = 10.900 ns; Loc. = LC5_H39; Fanout = 3; REG Node = 'Debouncer:inst6\|74294:inst6\|104'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.100 ns" { Debouncer:inst6|74294:inst6|154~0 Debouncer:inst6|74294:inst6|104 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 1592 784 848 1672 "104" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 30.28 % ) " "Info: Total cell delay = 3.300 ns ( 30.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.600 ns ( 69.72 % ) " "Info: Total interconnect delay = 7.600 ns ( 69.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.900 ns" { clk Debouncer:inst6|inst3 Debouncer:inst6|74294:inst6|154~0 Debouncer:inst6|74294:inst6|104 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} Debouncer:inst6|inst3 {} Debouncer:inst6|74294:inst6|154~0 {} Debouncer:inst6|74294:inst6|104 {} } { 0.000ns 0.000ns 1.400ns 2.100ns 4.100ns } { 0.000ns 0.500ns 1.100ns 1.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 10.900 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 10.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'clk'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 288 -152 16 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Debouncer:inst6\|inst3 2 REG LC1_H17 3 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_H17; Fanout = 3; REG Node = 'Debouncer:inst6\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { clk Debouncer:inst6|inst3 } "NODE_NAME" } } { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 200 360 424 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(1.700 ns) 6.800 ns Debouncer:inst6\|74294:inst6\|154~0 3 COMB LC1_H39 15 " "Info: 3: + IC(2.100 ns) + CELL(1.700 ns) = 6.800 ns; Loc. = LC1_H39; Fanout = 15; COMB Node = 'Debouncer:inst6\|74294:inst6\|154~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.800 ns" { Debouncer:inst6|inst3 Debouncer:inst6|74294:inst6|154~0 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 80 416 480 120 "154" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(0.000 ns) 10.900 ns Debouncer:inst6\|74294:inst6\|8 4 REG LC7_H36 5 " "Info: 4: + IC(4.100 ns) + CELL(0.000 ns) = 10.900 ns; Loc. = LC7_H36; Fanout = 5; REG Node = 'Debouncer:inst6\|74294:inst6\|8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.100 ns" { Debouncer:inst6|74294:inst6|154~0 Debouncer:inst6|74294:inst6|8 } "NODE_NAME" } } { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 120 784 848 200 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.300 ns ( 30.28 % ) " "Info: Total cell delay = 3.300 ns ( 30.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.600 ns ( 69.72 % ) " "Info: Total interconnect delay = 7.600 ns ( 69.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.900 ns" { clk Debouncer:inst6|inst3 Debouncer:inst6|74294:inst6|154~0 Debouncer:inst6|74294:inst6|8 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} Debouncer:inst6|inst3 {} Debouncer:inst6|74294:inst6|154~0 {} Debouncer:inst6|74294:inst6|8 {} } { 0.000ns 0.000ns 1.400ns 2.100ns 4.100ns } { 0.000ns 0.500ns 1.100ns 1.700ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.900 ns" { clk Debouncer:inst6|inst3 Debouncer:inst6|74294:inst6|154~0 Debouncer:inst6|74294:inst6|104 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} Debouncer:inst6|inst3 {} Debouncer:inst6|74294:inst6|154~0 {} Debouncer:inst6|74294:inst6|104 {} } { 0.000ns 0.000ns 1.400ns 2.100ns 4.100ns } { 0.000ns 0.500ns 1.100ns 1.700ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.900 ns" { clk Debouncer:inst6|inst3 Debouncer:inst6|74294:inst6|154~0 Debouncer:inst6|74294:inst6|8 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} Debouncer:inst6|inst3 {} Debouncer:inst6|74294:inst6|154~0 {} Debouncer:inst6|74294:inst6|8 {} } { 0.000ns 0.000ns 1.400ns 2.100ns 4.100ns } { 0.000ns 0.500ns 1.100ns 1.700ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 120 784 848 200 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "74294.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74294.bdf" { { 1592 784 848 1672 "104" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "14.900 ns" { Debouncer:inst6|74294:inst6|8 Debouncer:inst6|74294:inst6|13 Debouncer:inst6|74294:inst6|136 Debouncer:inst6|74294:inst6|142 Debouncer:inst6|74294:inst6|148 Debouncer:inst6|74294:inst6|153 Debouncer:inst6|74294:inst6|104 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "14.900 ns" { Debouncer:inst6|74294:inst6|8 {} Debouncer:inst6|74294:inst6|13 {} Debouncer:inst6|74294:inst6|136 {} Debouncer:inst6|74294:inst6|142 {} Debouncer:inst6|74294:inst6|148 {} Debouncer:inst6|74294:inst6|153 {} Debouncer:inst6|74294:inst6|104 {} } { 0.000ns 0.200ns 0.200ns 1.100ns 1.100ns 0.200ns 1.100ns } { 0.000ns 1.900ns 2.200ns 2.200ns 2.200ns 2.200ns 0.300ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.900 ns" { clk Debouncer:inst6|inst3 Debouncer:inst6|74294:inst6|154~0 Debouncer:inst6|74294:inst6|104 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} Debouncer:inst6|inst3 {} Debouncer:inst6|74294:inst6|154~0 {} Debouncer:inst6|74294:inst6|104 {} } { 0.000ns 0.000ns 1.400ns 2.100ns 4.100ns } { 0.000ns 0.500ns 1.100ns 1.700ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "10.900 ns" { clk Debouncer:inst6|inst3 Debouncer:inst6|74294:inst6|154~0 Debouncer:inst6|74294:inst6|8 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "10.900 ns" { clk {} clk~out {} Debouncer:inst6|inst3 {} Debouncer:inst6|74294:inst6|154~0 {} Debouncer:inst6|74294:inst6|8 {} } { 0.000ns 0.000ns 1.400ns 2.100ns 4.100ns } { 0.000ns 0.500ns 1.100ns 1.700ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Debouncer:inst6\|inst B0 clk 7.100 ns register " "Info: tsu for register \"Debouncer:inst6\|inst\" (data pin = \"B0\", clock pin = \"clk\") is 7.100 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.300 ns + Longest pin register " "Info: + Longest pin to register delay is 8.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns B0 1 PIN PIN_87 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_87; Fanout = 1; PIN Node = 'B0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { B0 } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 432 -152 16 448 "B0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(1.000 ns) 8.300 ns Debouncer:inst6\|inst 2 REG LC7_H39 2 " "Info: 2: + IC(4.200 ns) + CELL(1.000 ns) = 8.300 ns; Loc. = LC7_H39; Fanout = 2; REG Node = 'Debouncer:inst6\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.200 ns" { B0 Debouncer:inst6|inst } "NODE_NAME" } } { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 88 144 208 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 49.40 % ) " "Info: Total cell delay = 4.100 ns ( 49.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.200 ns ( 50.60 % ) " "Info: Total interconnect delay = 4.200 ns ( 50.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.300 ns" { B0 Debouncer:inst6|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "8.300 ns" { B0 {} B0~out {} Debouncer:inst6|inst {} } { 0.000ns 0.000ns 4.200ns } { 0.000ns 3.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.700 ns + " "Info: + Micro setup delay of destination is 0.700 ns" {  } { { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 88 144 208 168 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.900 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 1.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'clk'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 288 -152 16 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(0.000 ns) 1.900 ns Debouncer:inst6\|inst 2 REG LC7_H39 2 " "Info: 2: + IC(1.400 ns) + CELL(0.000 ns) = 1.900 ns; Loc. = LC7_H39; Fanout = 2; REG Node = 'Debouncer:inst6\|inst'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.400 ns" { clk Debouncer:inst6|inst } "NODE_NAME" } } { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 88 144 208 168 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.500 ns ( 26.32 % ) " "Info: Total cell delay = 0.500 ns ( 26.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.400 ns ( 73.68 % ) " "Info: Total interconnect delay = 1.400 ns ( 73.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { clk Debouncer:inst6|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "1.900 ns" { clk {} clk~out {} Debouncer:inst6|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.300 ns" { B0 Debouncer:inst6|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "8.300 ns" { B0 {} B0~out {} Debouncer:inst6|inst {} } { 0.000ns 0.000ns 4.200ns } { 0.000ns 3.100ns 1.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { clk Debouncer:inst6|inst } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "1.900 ns" { clk {} clk~out {} Debouncer:inst6|inst {} } { 0.000ns 0.000ns 1.400ns } { 0.000ns 0.500ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk OG Display:inst2\|Contador:inst3\|inst2 79.400 ns register " "Info: tco from clock \"clk\" to destination pin \"OG\" through register \"Display:inst2\|Contador:inst3\|inst2\" is 79.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 51.100 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 51.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'clk'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 288 -152 16 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Debouncer:inst6\|inst3 2 REG LC1_H17 3 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC1_H17; Fanout = 3; REG Node = 'Debouncer:inst6\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { clk Debouncer:inst6|inst3 } "NODE_NAME" } } { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 200 360 424 280 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(1.100 ns) 5.300 ns Divisor:inst4\|inst1 3 REG LC1_H6 2 " "Info: 3: + IC(1.200 ns) + CELL(1.100 ns) = 5.300 ns; Loc. = LC1_H6; Fanout = 2; REG Node = 'Divisor:inst4\|inst1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.300 ns" { Debouncer:inst6|inst3 Divisor:inst4|inst1 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 312 376 128 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.100 ns) 8.600 ns Divisor:inst4\|inst2 4 REG LC2_H17 2 " "Info: 4: + IC(2.200 ns) + CELL(1.100 ns) = 8.600 ns; Loc. = LC2_H17; Fanout = 2; REG Node = 'Divisor:inst4\|inst2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.300 ns" { Divisor:inst4|inst1 Divisor:inst4|inst2 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 416 480 128 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 11.500 ns Divisor:inst4\|inst3 5 REG LC2_H14 2 " "Info: 5: + IC(1.800 ns) + CELL(1.100 ns) = 11.500 ns; Loc. = LC2_H14; Fanout = 2; REG Node = 'Divisor:inst4\|inst3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst4|inst2 Divisor:inst4|inst3 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 528 592 128 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(1.100 ns) 14.900 ns Divisor:inst4\|inst5 6 REG LC1_H43 2 " "Info: 6: + IC(2.300 ns) + CELL(1.100 ns) = 14.900 ns; Loc. = LC1_H43; Fanout = 2; REG Node = 'Divisor:inst4\|inst5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.400 ns" { Divisor:inst4|inst3 Divisor:inst4|inst5 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 632 696 128 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.100 ns) 19.600 ns Divisor:inst4\|inst6 7 REG LC1_J44 2 " "Info: 7: + IC(3.600 ns) + CELL(1.100 ns) = 19.600 ns; Loc. = LC1_J44; Fanout = 2; REG Node = 'Divisor:inst4\|inst6'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.700 ns" { Divisor:inst4|inst5 Divisor:inst4|inst6 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 736 800 128 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 22.500 ns Divisor:inst4\|inst7 8 REG LC1_J37 2 " "Info: 8: + IC(1.800 ns) + CELL(1.100 ns) = 22.500 ns; Loc. = LC1_J37; Fanout = 2; REG Node = 'Divisor:inst4\|inst7'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst4|inst6 Divisor:inst4|inst7 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 840 904 128 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.100 ns) 25.400 ns Divisor:inst4\|inst8 9 REG LC2_J43 2 " "Info: 9: + IC(1.800 ns) + CELL(1.100 ns) = 25.400 ns; Loc. = LC2_J43; Fanout = 2; REG Node = 'Divisor:inst4\|inst8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.900 ns" { Divisor:inst4|inst7 Divisor:inst4|inst8 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 48 952 1016 128 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.600 ns) + CELL(1.100 ns) 30.100 ns Divisor:inst4\|inst9 10 REG LC1_L49 2 " "Info: 10: + IC(3.600 ns) + CELL(1.100 ns) = 30.100 ns; Loc. = LC1_L49; Fanout = 2; REG Node = 'Divisor:inst4\|inst9'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "4.700 ns" { Divisor:inst4|inst8 Divisor:inst4|inst9 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 208 272 256 "inst9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 33.100 ns Divisor:inst4\|inst10 11 REG LC1_L36 2 " "Info: 11: + IC(1.900 ns) + CELL(1.100 ns) = 33.100 ns; Loc. = LC1_L36; Fanout = 2; REG Node = 'Divisor:inst4\|inst10'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst9 Divisor:inst4|inst10 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 312 376 256 "inst10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.100 ns) 36.100 ns Divisor:inst4\|inst11 12 REG LC1_L48 2 " "Info: 12: + IC(1.900 ns) + CELL(1.100 ns) = 36.100 ns; Loc. = LC1_L48; Fanout = 2; REG Node = 'Divisor:inst4\|inst11'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.000 ns" { Divisor:inst4|inst10 Divisor:inst4|inst11 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 416 480 256 "inst11" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.100 ns) 39.200 ns Divisor:inst4\|inst12 13 REG LC1_L30 2 " "Info: 13: + IC(2.000 ns) + CELL(1.100 ns) = 39.200 ns; Loc. = LC1_L30; Fanout = 2; REG Node = 'Divisor:inst4\|inst12'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.100 ns" { Divisor:inst4|inst11 Divisor:inst4|inst12 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 528 592 256 "inst12" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(1.100 ns) 41.600 ns Divisor:inst4\|inst13 14 REG LC1_L44 2 " "Info: 14: + IC(1.300 ns) + CELL(1.100 ns) = 41.600 ns; Loc. = LC1_L44; Fanout = 2; REG Node = 'Divisor:inst4\|inst13'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.400 ns" { Divisor:inst4|inst12 Divisor:inst4|inst13 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 632 696 256 "inst13" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 44.400 ns Divisor:inst4\|inst14 15 REG LC1_L45 2 " "Info: 15: + IC(1.700 ns) + CELL(1.100 ns) = 44.400 ns; Loc. = LC1_L45; Fanout = 2; REG Node = 'Divisor:inst4\|inst14'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst4|inst13 Divisor:inst4|inst14 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 736 800 256 "inst14" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(1.100 ns) 47.200 ns Divisor:inst4\|inst15 16 REG LC1_L42 3 " "Info: 16: + IC(1.700 ns) + CELL(1.100 ns) = 47.200 ns; Loc. = LC1_L42; Fanout = 3; REG Node = 'Divisor:inst4\|inst15'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.800 ns" { Divisor:inst4|inst14 Divisor:inst4|inst15 } "NODE_NAME" } } { "Divisor.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Divisor.bdf" { { 176 840 904 256 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.900 ns) + CELL(0.000 ns) 51.100 ns Display:inst2\|Contador:inst3\|inst2 17 REG LC4_I32 10 " "Info: 17: + IC(3.900 ns) + CELL(0.000 ns) = 51.100 ns; Loc. = LC4_I32; Fanout = 10; REG Node = 'Display:inst2\|Contador:inst3\|inst2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.900 ns" { Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.000 ns ( 33.27 % ) " "Info: Total cell delay = 17.000 ns ( 33.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "34.100 ns ( 66.73 % ) " "Info: Total interconnect delay = 34.100 ns ( 66.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "51.100 ns" { clk Debouncer:inst6|inst3 Divisor:inst4|inst1 Divisor:inst4|inst2 Divisor:inst4|inst3 Divisor:inst4|inst5 Divisor:inst4|inst6 Divisor:inst4|inst7 Divisor:inst4|inst8 Divisor:inst4|inst9 Divisor:inst4|inst10 Divisor:inst4|inst11 Divisor:inst4|inst12 Divisor:inst4|inst13 Divisor:inst4|inst14 Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "51.100 ns" { clk {} clk~out {} Debouncer:inst6|inst3 {} Divisor:inst4|inst1 {} Divisor:inst4|inst2 {} Divisor:inst4|inst3 {} Divisor:inst4|inst5 {} Divisor:inst4|inst6 {} Divisor:inst4|inst7 {} Divisor:inst4|inst8 {} Divisor:inst4|inst9 {} Divisor:inst4|inst10 {} Divisor:inst4|inst11 {} Divisor:inst4|inst12 {} Divisor:inst4|inst13 {} Divisor:inst4|inst14 {} Divisor:inst4|inst15 {} Display:inst2|Contador:inst3|inst2 {} } { 0.000ns 0.000ns 1.400ns 1.200ns 2.200ns 1.800ns 2.300ns 3.600ns 1.800ns 1.800ns 3.600ns 1.900ns 1.900ns 2.000ns 1.300ns 1.700ns 1.700ns 3.900ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.200 ns + Longest register pin " "Info: + Longest register to pin delay is 27.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Display:inst2\|Contador:inst3\|inst2 1 REG LC4_I32 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_I32; Fanout = 10; REG Node = 'Display:inst2\|Contador:inst3\|inst2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(1.900 ns) 3.900 ns Display:inst2\|Multiplexador:inst2\|74153m:inst2\|2~0 2 COMB LC5_I43 4 " "Info: 2: + IC(2.000 ns) + CELL(1.900 ns) = 3.900 ns; Loc. = LC5_I43; Fanout = 4; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst2\|2~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.900 ns" { Display:inst2|Contador:inst3|inst2 Display:inst2|Multiplexador:inst2|74153m:inst2|2~0 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 160 464 528 232 "2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.900 ns) 7.600 ns Display:inst2\|Multiplexador:inst2\|74153m:inst3\|9~0 3 COMB LC5_I36 1 " "Info: 3: + IC(1.800 ns) + CELL(1.900 ns) = 7.600 ns; Loc. = LC5_I36; Fanout = 1; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst3\|9~0'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.700 ns" { Display:inst2|Multiplexador:inst2|74153m:inst2|2~0 Display:inst2|Multiplexador:inst2|74153m:inst3|9~0 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.700 ns) 9.500 ns Display:inst2\|Multiplexador:inst2\|74153m:inst3\|9~1 4 COMB LC7_I36 1 " "Info: 4: + IC(0.200 ns) + CELL(1.700 ns) = 9.500 ns; Loc. = LC7_I36; Fanout = 1; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst3\|9~1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { Display:inst2|Multiplexador:inst2|74153m:inst3|9~0 Display:inst2|Multiplexador:inst2|74153m:inst3|9~1 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.900 ns) 11.600 ns Display:inst2\|Multiplexador:inst2\|74153m:inst3\|9~2 5 COMB LC1_I36 7 " "Info: 5: + IC(0.200 ns) + CELL(1.900 ns) = 11.600 ns; Loc. = LC1_I36; Fanout = 7; COMB Node = 'Display:inst2\|Multiplexador:inst2\|74153m:inst3\|9~2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.100 ns" { Display:inst2|Multiplexador:inst2|74153m:inst3|9~1 Display:inst2|Multiplexador:inst2|74153m:inst3|9~2 } "NODE_NAME" } } { "74153m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74153m.bdf" { { 200 600 664 272 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(2.000 ns) 17.400 ns Display:inst2\|7447:inst\|87 6 COMB LC1_J51 1 " "Info: 6: + IC(3.800 ns) + CELL(2.000 ns) = 17.400 ns; Loc. = LC1_J51; Fanout = 1; COMB Node = 'Display:inst2\|7447:inst\|87'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.800 ns" { Display:inst2|Multiplexador:inst2|74153m:inst3|9~2 Display:inst2|7447:inst|87 } "NODE_NAME" } } { "7447.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/7447.bdf" { { 1016 680 744 1056 "87" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(8.500 ns) 27.200 ns OG 7 PIN PIN_54 0 " "Info: 7: + IC(1.300 ns) + CELL(8.500 ns) = 27.200 ns; Loc. = PIN_54; Fanout = 0; PIN Node = 'OG'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "9.800 ns" { Display:inst2|7447:inst|87 OG } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 128 800 976 144 "OG" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "17.900 ns ( 65.81 % ) " "Info: Total cell delay = 17.900 ns ( 65.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.300 ns ( 34.19 % ) " "Info: Total interconnect delay = 9.300 ns ( 34.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "27.200 ns" { Display:inst2|Contador:inst3|inst2 Display:inst2|Multiplexador:inst2|74153m:inst2|2~0 Display:inst2|Multiplexador:inst2|74153m:inst3|9~0 Display:inst2|Multiplexador:inst2|74153m:inst3|9~1 Display:inst2|Multiplexador:inst2|74153m:inst3|9~2 Display:inst2|7447:inst|87 OG } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "27.200 ns" { Display:inst2|Contador:inst3|inst2 {} Display:inst2|Multiplexador:inst2|74153m:inst2|2~0 {} Display:inst2|Multiplexador:inst2|74153m:inst3|9~0 {} Display:inst2|Multiplexador:inst2|74153m:inst3|9~1 {} Display:inst2|Multiplexador:inst2|74153m:inst3|9~2 {} Display:inst2|7447:inst|87 {} OG {} } { 0.000ns 2.000ns 1.800ns 0.200ns 0.200ns 3.800ns 1.300ns } { 0.000ns 1.900ns 1.900ns 1.700ns 1.900ns 2.000ns 8.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "51.100 ns" { clk Debouncer:inst6|inst3 Divisor:inst4|inst1 Divisor:inst4|inst2 Divisor:inst4|inst3 Divisor:inst4|inst5 Divisor:inst4|inst6 Divisor:inst4|inst7 Divisor:inst4|inst8 Divisor:inst4|inst9 Divisor:inst4|inst10 Divisor:inst4|inst11 Divisor:inst4|inst12 Divisor:inst4|inst13 Divisor:inst4|inst14 Divisor:inst4|inst15 Display:inst2|Contador:inst3|inst2 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "51.100 ns" { clk {} clk~out {} Debouncer:inst6|inst3 {} Divisor:inst4|inst1 {} Divisor:inst4|inst2 {} Divisor:inst4|inst3 {} Divisor:inst4|inst5 {} Divisor:inst4|inst6 {} Divisor:inst4|inst7 {} Divisor:inst4|inst8 {} Divisor:inst4|inst9 {} Divisor:inst4|inst10 {} Divisor:inst4|inst11 {} Divisor:inst4|inst12 {} Divisor:inst4|inst13 {} Divisor:inst4|inst14 {} Divisor:inst4|inst15 {} Display:inst2|Contador:inst3|inst2 {} } { 0.000ns 0.000ns 1.400ns 1.200ns 2.200ns 1.800ns 2.300ns 3.600ns 1.800ns 1.800ns 3.600ns 1.900ns 1.900ns 2.000ns 1.300ns 1.700ns 1.700ns 3.900ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 1.100ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "27.200 ns" { Display:inst2|Contador:inst3|inst2 Display:inst2|Multiplexador:inst2|74153m:inst2|2~0 Display:inst2|Multiplexador:inst2|74153m:inst3|9~0 Display:inst2|Multiplexador:inst2|74153m:inst3|9~1 Display:inst2|Multiplexador:inst2|74153m:inst3|9~2 Display:inst2|7447:inst|87 OG } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "27.200 ns" { Display:inst2|Contador:inst3|inst2 {} Display:inst2|Multiplexador:inst2|74153m:inst2|2~0 {} Display:inst2|Multiplexador:inst2|74153m:inst3|9~0 {} Display:inst2|Multiplexador:inst2|74153m:inst3|9~1 {} Display:inst2|Multiplexador:inst2|74153m:inst3|9~2 {} Display:inst2|7447:inst|87 {} OG {} } { 0.000ns 2.000ns 1.800ns 0.200ns 0.200ns 3.800ns 1.300ns } { 0.000ns 1.900ns 1.900ns 1.700ns 1.900ns 2.000ns 8.500ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ULAquefunciona:inst13\|Registrador:inst9\|inst5 DIP3 clk 5.100 ns register " "Info: th for register \"ULAquefunciona:inst13\|Registrador:inst9\|inst5\" (data pin = \"DIP3\", clock pin = \"clk\") is 5.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.700 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 12.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns clk 1 CLK PIN_79 4 " "Info: 1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = PIN_79; Fanout = 4; CLK Node = 'clk'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 288 -152 16 304 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.400 ns) + CELL(1.100 ns) 3.000 ns Debouncer:inst6\|inst8 2 REG LC4_H39 2 " "Info: 2: + IC(1.400 ns) + CELL(1.100 ns) = 3.000 ns; Loc. = LC4_H39; Fanout = 2; REG Node = 'Debouncer:inst6\|inst8'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.500 ns" { clk Debouncer:inst6|inst8 } "NODE_NAME" } } { "Debouncer.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Debouncer.bdf" { { 312 216 280 392 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(1.100 ns) 8.700 ns Contador:inst15\|inst2 3 REG LC3_B9 5 " "Info: 3: + IC(4.600 ns) + CELL(1.100 ns) = 8.700 ns; Loc. = LC3_B9; Fanout = 5; REG Node = 'Contador:inst15\|inst2'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.700 ns" { Debouncer:inst6|inst8 Contador:inst15|inst2 } "NODE_NAME" } } { "Contador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Contador.bdf" { { 0 400 464 80 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.900 ns) 10.800 ns 74139m:inst17\|33~1 4 COMB LC1_B9 9 " "Info: 4: + IC(0.200 ns) + CELL(1.900 ns) = 10.800 ns; Loc. = LC1_B9; Fanout = 9; COMB Node = '74139m:inst17\|33~1'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.100 ns" { Contador:inst15|inst2 74139m:inst17|33~1 } "NODE_NAME" } } { "74139m.bdf" "" { Schematic "/opt/altera/9.0/quartus/libraries/others/maxplus2/74139m.bdf" { { 40 600 664 80 "33" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(0.000 ns) 12.700 ns ULAquefunciona:inst13\|Registrador:inst9\|inst5 5 REG LC6_B2 2 " "Info: 5: + IC(1.900 ns) + CELL(0.000 ns) = 12.700 ns; Loc. = LC6_B2; Fanout = 2; REG Node = 'ULAquefunciona:inst13\|Registrador:inst9\|inst5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.900 ns" { 74139m:inst17|33~1 ULAquefunciona:inst13|Registrador:inst9|inst5 } "NODE_NAME" } } { "Registrador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Registrador.bdf" { { 456 272 336 536 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.600 ns ( 36.22 % ) " "Info: Total cell delay = 4.600 ns ( 36.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.100 ns ( 63.78 % ) " "Info: Total interconnect delay = 8.100 ns ( 63.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "12.700 ns" { clk Debouncer:inst6|inst8 Contador:inst15|inst2 74139m:inst17|33~1 ULAquefunciona:inst13|Registrador:inst9|inst5 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "12.700 ns" { clk {} clk~out {} Debouncer:inst6|inst8 {} Contador:inst15|inst2 {} 74139m:inst17|33~1 {} ULAquefunciona:inst13|Registrador:inst9|inst5 {} } { 0.000ns 0.000ns 1.400ns 4.600ns 0.200ns 1.900ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.900 ns + " "Info: + Micro hold delay of destination is 0.900 ns" {  } { { "Registrador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Registrador.bdf" { { 456 272 336 536 "inst5" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns DIP3 1 PIN PIN_103 2 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_103; Fanout = 2; PIN Node = 'DIP3'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { DIP3 } "NODE_NAME" } } { "PRINCIPAL.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/PRINCIPAL.bdf" { { 112 104 272 128 "DIP3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.400 ns) + CELL(1.000 ns) 8.500 ns ULAquefunciona:inst13\|Registrador:inst9\|inst5 2 REG LC6_B2 2 " "Info: 2: + IC(4.400 ns) + CELL(1.000 ns) = 8.500 ns; Loc. = LC6_B2; Fanout = 2; REG Node = 'ULAquefunciona:inst13\|Registrador:inst9\|inst5'" {  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "5.400 ns" { DIP3 ULAquefunciona:inst13|Registrador:inst9|inst5 } "NODE_NAME" } } { "Registrador.bdf" "" { Schematic "/home/aluno/Área de trabalho/AtividadeULA/AtividadeULA/Registrador.bdf" { { 456 272 336 536 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.100 ns ( 48.24 % ) " "Info: Total cell delay = 4.100 ns ( 48.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.400 ns ( 51.76 % ) " "Info: Total interconnect delay = 4.400 ns ( 51.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.500 ns" { DIP3 ULAquefunciona:inst13|Registrador:inst9|inst5 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "8.500 ns" { DIP3 {} DIP3~out {} ULAquefunciona:inst13|Registrador:inst9|inst5 {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.100ns 1.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "12.700 ns" { clk Debouncer:inst6|inst8 Contador:inst15|inst2 74139m:inst17|33~1 ULAquefunciona:inst13|Registrador:inst9|inst5 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "12.700 ns" { clk {} clk~out {} Debouncer:inst6|inst8 {} Contador:inst15|inst2 {} 74139m:inst17|33~1 {} ULAquefunciona:inst13|Registrador:inst9|inst5 {} } { 0.000ns 0.000ns 1.400ns 4.600ns 0.200ns 1.900ns } { 0.000ns 0.500ns 1.100ns 1.100ns 1.900ns 0.000ns } "" } } { "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/9.0/quartus/linux/TimingClosureFloorplan.fld" "" "8.500 ns" { DIP3 ULAquefunciona:inst13|Registrador:inst9|inst5 } "NODE_NAME" } } { "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/opt/altera/9.0/quartus/linux/Technology_Viewer.qrui" "8.500 ns" { DIP3 {} DIP3~out {} ULAquefunciona:inst13|Registrador:inst9|inst5 {} } { 0.000ns 0.000ns 4.400ns } { 0.000ns 3.100ns 1.000ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "142 " "Info: Peak virtual memory: 142 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 13 16:16:49 2017 " "Info: Processing ended: Mon Feb 13 16:16:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
