/*
 * stm32f30x6.h
 *
 *  Created on: Nov 6, 2022
 *      Author: rafik
 */

#ifndef INC_STM32F30X6_H_
#define INC_STM32F30X6_H_

//----------------------------
//Includes
//----------------------------

#include "stdlib.h"
#include <stdint.h>

//----------------------------
//Base addresses for memories
//----------------------------

#define FLASH_Memory_BASE							0x08000000UL
#define System_Memory_BASE							0x1FFFF000UL
#define SRAM_Memory_BASE							0x20000000UL

#define Peripherals_BASE							0x40000000UL

#define Cortex_M3_Internal_Peripherals_BASE			0xE0000000UL

//----------------------------
//Base addresses for AHB Peripherals
//----------------------------
//RCC

#define RCC_BASE									0x40021000UL

//----------------------------
//Base addresses for APB2 Peripherals
//----------------------------
//GPIO
#define GPIOA_BASE									0x40010800UL
#define GPIOB_BASE									0x40010C00UL
#define GPIOC_BASE									0x40011000UL
#define GPIOD_BASE									0x40011400UL
#define GPIOE_BASE									0x40011800UL

//EXTI
#define EXTI_BASE									0x40010400UL

//AFIO
#define AFIO_BASE									0x40010000UL


//=============================================================

//-------------------------------
//Peripheral register
//-------------------------------

//-------------------------------
//Peripheral register: GPIO
//-------------------------------

typedef struct
{
	volatile uint32_t CRL;
	volatile uint32_t CRH;
	volatile uint32_t IDR;
	volatile uint32_t ODR;
	volatile uint32_t BSRR;
	volatile uint32_t BRR;
	volatile uint32_t LCKR;
}GPIO_TypeDef;


//-------------------------------
//Peripheral register: RCC
//-------------------------------

typedef struct
{
	volatile uint32_t CR;
	volatile uint32_t CFGR;
	volatile uint32_t CIR;
	volatile uint32_t APB2RSTR;
	volatile uint32_t APB1RSTR;
	volatile uint32_t AHBENR;
	volatile uint32_t APB2ENR;
	volatile uint32_t APB1ENR;
	volatile uint32_t BDCR;
	volatile uint32_t CSR;
}RCC_TypeDef;


#endif /* INC_STM32F30X6_H_ */
