<!-- HTML header for doxygen 1.8.9.1-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.12"/>
<title>MSP432E4 DriverLib API Guide: hw_hibernate.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link id="favicon" rel="shortcut icon" type="image/x-icon" href="favicon.ico"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="tiapistylesheet.css" rel="stylesheet" type="text/css" />
</head>
<body>
<table width="100%">
<tr>
  <td bgcolor="black" width="1"><a href="http://www.ti.com"><img border="0" src="tilogo.gif" /></a></td>
  <td bgcolor="red"><img src="titagline.gif" /></td>
</tr>
</table>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MSP432E4 DriverLib API Guide
   &#160;<span id="projectnumber">1.11.00.03</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.12 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_8af83c0dc83a45a35ca6968cdc29a7af.html">tmp</a></li><li class="navelem"><a class="el" href="dir_90140c32fc9edc734902adeac82f5126.html">bazel_docapi.z9EuJc</a></li><li class="navelem"><a class="el" href="dir_582f67035d13454332c96fa2a9d28795.html">source</a></li><li class="navelem"><a class="el" href="dir_07e5b87f48f4320347001f82c85f4e84.html">ti</a></li><li class="navelem"><a class="el" href="dir_43e4c3706e9fa2b4c33e3262f8af0c15.html">devices</a></li><li class="navelem"><a class="el" href="dir_2bedc7ddcfead1e35ef6a2ee214c390d.html">msp432e4</a></li><li class="navelem"><a class="el" href="dir_7b1c26a06c9db619344d1b1808fc2b83.html">driverlib</a></li><li class="navelem"><a class="el" href="dir_1aef2308e4b202c538b2d6e8a0dd67b0.html">inc</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">hw_hibernate.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__hibernate_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// hw_hibernate.h - Defines and Macros for the Hibernation module.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// Copyright (c) 2007-2017 Texas Instruments Incorporated.  All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// Software License Agreement</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//   modification, are permitted provided that the following conditions</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//   are met:</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//   Redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment">//   documentation and/or other materials provided with the</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment">//   distribution.</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment">//   its contributors may be used to endorse or promote products derived</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">//   from this software without specific prior written permission.</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#ifndef __HW_HIBERNATE_H__</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#define __HW_HIBERNATE_H__</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">// The following are defines for the Hibernation module register addresses.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a8d0530a283092d023319ad3279a46170">   46</a></span>&#160;<span class="preprocessor">#define HIB_RTCC                0x400FC000  // Hibernation RTC Counter</span></div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a62d9def30c20bf9f4853f3bf5784d3a8">   47</a></span>&#160;<span class="preprocessor">#define HIB_RTCM0               0x400FC004  // Hibernation RTC Match 0</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aef591acb85267d16406a4745c746b30c">   48</a></span>&#160;<span class="preprocessor">#define HIB_RTCLD               0x400FC00C  // Hibernation RTC Load</span></div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a5317808fcabfc37eb02f721654f9e609">   49</a></span>&#160;<span class="preprocessor">#define HIB_CTL                 0x400FC010  // Hibernation Control</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a8fd402ba4d99b50543047aa4a81f10cc">   50</a></span>&#160;<span class="preprocessor">#define HIB_IM                  0x400FC014  // Hibernation Interrupt Mask</span></div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aafd15c12752f543315748eb053b94b91">   51</a></span>&#160;<span class="preprocessor">#define HIB_RIS                 0x400FC018  // Hibernation Raw Interrupt Status</span></div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ac45bb1fcce996bec373094d6fefcbe42">   52</a></span>&#160;<span class="preprocessor">#define HIB_MIS                 0x400FC01C  // Hibernation Masked Interrupt</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ac6ff8d1fbabf8e9c1b8b387cf4c928b5">   54</a></span>&#160;<span class="preprocessor">#define HIB_IC                  0x400FC020  // Hibernation Interrupt Clear</span></div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#abc38f5846cf6770177301d2bab410789">   55</a></span>&#160;<span class="preprocessor">#define HIB_RTCT                0x400FC024  // Hibernation RTC Trim</span></div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a6b6be0248753e939b3d743f9a1e6e79a">   56</a></span>&#160;<span class="preprocessor">#define HIB_RTCSS               0x400FC028  // Hibernation RTC Sub Seconds</span></div><div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ac9b9f0974e956ce72537319dc39b83f1">   57</a></span>&#160;<span class="preprocessor">#define HIB_IO                  0x400FC02C  // Hibernation IO Configuration</span></div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a688d47de630c29a2c443c0c3809eda73">   58</a></span>&#160;<span class="preprocessor">#define HIB_DATA                0x400FC030  // Hibernation Data</span></div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a803cc1c797a8ddb083cfa37d5ff2f0c8">   59</a></span>&#160;<span class="preprocessor">#define HIB_CALCTL              0x400FC300  // Hibernation Calendar Control</span></div><div class="line"><a name="l00060"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a035e02d5b42921f4df70cd715a199b7f">   60</a></span>&#160;<span class="preprocessor">#define HIB_CAL0                0x400FC310  // Hibernation Calendar 0</span></div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ae38ee45cbabf7bd70e9b72a75b6375a8">   61</a></span>&#160;<span class="preprocessor">#define HIB_CAL1                0x400FC314  // Hibernation Calendar 1</span></div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a9472de915e0aa975fc1390a2c25b6a50">   62</a></span>&#160;<span class="preprocessor">#define HIB_CALLD0              0x400FC320  // Hibernation Calendar Load 0</span></div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aadf50eb4e4df8611ce925566e896a003">   63</a></span>&#160;<span class="preprocessor">#define HIB_CALLD1              0x400FC324  // Hibernation Calendar Load</span></div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ad32decc54faeb08aba5d10ad72bc0bc5">   64</a></span>&#160;<span class="preprocessor">#define HIB_CALM0               0x400FC330  // Hibernation Calendar Match 0</span></div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aea06f45356b463c10b7eacbfcb2bfcb2">   65</a></span>&#160;<span class="preprocessor">#define HIB_CALM1               0x400FC334  // Hibernation Calendar Match 1</span></div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a165260caddf143d9ab15d90cf0e09ee3">   66</a></span>&#160;<span class="preprocessor">#define HIB_LOCK                0x400FC360  // Hibernation Lock</span></div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a3e794e9655e234c4bb3621a892558c1f">   67</a></span>&#160;<span class="preprocessor">#define HIB_TPCTL               0x400FC400  // HIB Tamper Control</span></div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a8035de21781e107241e8eafd4f11aa49">   68</a></span>&#160;<span class="preprocessor">#define HIB_TPSTAT              0x400FC404  // HIB Tamper Status</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a2de427c1cbdab0197f88bbd93d6a6bb3">   69</a></span>&#160;<span class="preprocessor">#define HIB_TPIO                0x400FC410  // HIB Tamper I/O Control</span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a6083e73fe274575596ef17e4afb1f732">   70</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG0              0x400FC4E0  // HIB Tamper Log 0</span></div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#acc076959c57e9976e8e8625b376cdaad">   71</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG1              0x400FC4E4  // HIB Tamper Log 1</span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aa654d49faa1128644f4e851dddc27b04">   72</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG2              0x400FC4E8  // HIB Tamper Log 2</span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a462ad26fcad1fdfc05b1dc6ab91bfc82">   73</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG3              0x400FC4EC  // HIB Tamper Log 3</span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ac7a2c262771830cfe1df047d593e322a">   74</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG4              0x400FC4F0  // HIB Tamper Log 4</span></div><div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a228b14dbba6fe70da653d38bb7bbad89">   75</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG5              0x400FC4F4  // HIB Tamper Log 5</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a6f984d504c550d8d02c03ac15030718b">   76</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG6              0x400FC4F8  // HIB Tamper Log 6</span></div><div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a06bb19bafdfcc7d5a4c24867d8842d3e">   77</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG7              0x400FC4FC  // HIB Tamper Log 7</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#afd99790b288b4583873e06d06c028464">   78</a></span>&#160;<span class="preprocessor">#define HIB_PP                  0x400FCFC0  // Hibernation Peripheral</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                                            <span class="comment">// Properties</span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#adbac8152413f0597ba63d3c96091ed71">   80</a></span>&#160;<span class="preprocessor">#define HIB_CC                  0x400FCFC8  // Hibernation Clock Control</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCC register.</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#abf0d4dfb2645386117fc37f95ce544ff">   87</a></span>&#160;<span class="preprocessor">#define HIB_RTCC_M              0xFFFFFFFF  // RTC Counter</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a8db8f88ce498feb11defc5099cc97930">   88</a></span>&#160;<span class="preprocessor">#define HIB_RTCC_S              0</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCM0 register.</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a7fee153663a462e493271d85e86ffaa3">   95</a></span>&#160;<span class="preprocessor">#define HIB_RTCM0_M             0xFFFFFFFF  // RTC Match 0</span></div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a92d69915f7f90c7ea0e5cfd04f216202">   96</a></span>&#160;<span class="preprocessor">#define HIB_RTCM0_S             0</span></div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCLD register.</span></div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a0ca146e64ab793adbca0f92a70a4e06a">  103</a></span>&#160;<span class="preprocessor">#define HIB_RTCLD_M             0xFFFFFFFF  // RTC Load</span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a28e2953f7f95ef3a874d992e292bf043">  104</a></span>&#160;<span class="preprocessor">#define HIB_RTCLD_S             0</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_CTL register.</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a1c49e46b1954c1cff00b6332317e5025">  111</a></span>&#160;<span class="preprocessor">#define HIB_CTL_WRC             0x80000000  // Write Complete/Capable</span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ab16080d8549959f03f844f768ad0bc0d">  112</a></span>&#160;<span class="preprocessor">#define HIB_CTL_RETCLR          0x40000000  // GPIO Retention/Clear</span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a570f178f92b453a75f903b4c0e4b119b">  113</a></span>&#160;<span class="preprocessor">#define HIB_CTL_OSCSEL          0x00080000  // Oscillator Select</span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a36a40e9e73502b90450267255b53d20d">  114</a></span>&#160;<span class="preprocessor">#define HIB_CTL_OSCDRV          0x00020000  // Oscillator Drive Capability</span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a9e6a20d13bcb526191c629520c2d1b90">  115</a></span>&#160;<span class="preprocessor">#define HIB_CTL_OSCBYP          0x00010000  // Oscillator Bypass</span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a0c02fcc9e48a99fcfb99ec671ba8a7b3">  116</a></span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_M       0x00006000  // Select for Low-Battery</span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;                                            <span class="comment">// Comparator</span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a49221b619ecfaea194e228de31b60380">  118</a></span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_1_9V    0x00000000  // 1.9 Volts</span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aac7ddb63e3aedd7986f4bf890ae78db3">  119</a></span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_2_1V    0x00002000  // 2.1 Volts (default)</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a48d2289252a83c605c41d4406fb6299a">  120</a></span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_2_3V    0x00004000  // 2.3 Volts</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a2d20bd8b6687180a6d6f0dd0606d6b8e">  121</a></span>&#160;<span class="preprocessor">#define HIB_CTL_VBATSEL_2_5V    0x00006000  // 2.5 Volts</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a68aecd0e3644788e2c046e95b42ca1b6">  122</a></span>&#160;<span class="preprocessor">#define HIB_CTL_BATCHK          0x00000400  // Check Battery Status</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a5a32c692aa86b641cfe4d46d5095c569">  123</a></span>&#160;<span class="preprocessor">#define HIB_CTL_BATWKEN         0x00000200  // Wake on Low Battery</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#acee9eab87b2bc6c61eeb1367e575a5f0">  124</a></span>&#160;<span class="preprocessor">#define HIB_CTL_VDD3ON          0x00000100  // VDD Powered</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a7edc33841545c5e9a806811aef6336ec">  125</a></span>&#160;<span class="preprocessor">#define HIB_CTL_VABORT          0x00000080  // Power Cut Abort Enable</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a389a116460787f9e251e4a5bbbe5478a">  126</a></span>&#160;<span class="preprocessor">#define HIB_CTL_CLK32EN         0x00000040  // Clocking Enable</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#abfc80b3664a581e32beb337da088a784">  127</a></span>&#160;<span class="preprocessor">#define HIB_CTL_PINWEN          0x00000010  // External Wake Pin Enable</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a506295272e647cee680ec8ae3f78b916">  128</a></span>&#160;<span class="preprocessor">#define HIB_CTL_RTCWEN          0x00000008  // RTC Wake-up Enable</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a19c01a0bb333aee45c343e682d52b17e">  129</a></span>&#160;<span class="preprocessor">#define HIB_CTL_HIBREQ          0x00000002  // Hibernation Request</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a151ee0f4b57deab25eea1ec0bc441f10">  130</a></span>&#160;<span class="preprocessor">#define HIB_CTL_RTCEN           0x00000001  // RTC Timer Enable</span></div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_IM register.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a36145640287f60807e6988073cc53137">  137</a></span>&#160;<span class="preprocessor">#define HIB_IM_VDDFAIL          0x00000080  // VDD Fail Interrupt Mask</span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a1a3f3643461936b653470951f8fe14b9">  138</a></span>&#160;<span class="preprocessor">#define HIB_IM_RSTWK            0x00000040  // Reset Pad I/O Wake-Up Interrupt</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#af2fdee257b9770818bf8d4c8bae6a8a9">  140</a></span>&#160;<span class="preprocessor">#define HIB_IM_PADIOWK          0x00000020  // Pad I/O Wake-Up Interrupt Mask</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a9be53fade7ea8b4120e1d0375cce3dcf">  141</a></span>&#160;<span class="preprocessor">#define HIB_IM_WC               0x00000010  // External Write Complete/Capable</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                            <span class="comment">// Interrupt Mask</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a4a5348c9700a495d3ce842065bbf3c03">  143</a></span>&#160;<span class="preprocessor">#define HIB_IM_EXTW             0x00000008  // External Wake-Up Interrupt Mask</span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a1f179d1fc536a903056cf0b1d6193656">  144</a></span>&#160;<span class="preprocessor">#define HIB_IM_LOWBAT           0x00000004  // Low Battery Voltage Interrupt</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ac860f5ffa4bbb8c2aad78e26e31b7dbe">  146</a></span>&#160;<span class="preprocessor">#define HIB_IM_RTCALT0          0x00000001  // RTC Alert 0 Interrupt Mask</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RIS register.</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#adfc84fa573993284691f2be3eef8b141">  153</a></span>&#160;<span class="preprocessor">#define HIB_RIS_VDDFAIL         0x00000080  // VDD Fail Raw Interrupt Status</span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a95bf02892bbd4f10c2ef83ba81e00ce8">  154</a></span>&#160;<span class="preprocessor">#define HIB_RIS_RSTWK           0x00000040  // Reset Pad I/O Wake-Up Raw</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aa272b1436ededb45e21b934f6634cea5">  156</a></span>&#160;<span class="preprocessor">#define HIB_RIS_PADIOWK         0x00000020  // Pad I/O Wake-Up Raw Interrupt</span></div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ae4fbcb1b11e0152276fae2bf72e1adc7">  158</a></span>&#160;<span class="preprocessor">#define HIB_RIS_WC              0x00000010  // Write Complete/Capable Raw</span></div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a2e7bd1033f53f9974d01b80e85e6a62b">  160</a></span>&#160;<span class="preprocessor">#define HIB_RIS_EXTW            0x00000008  // External Wake-Up Raw Interrupt</span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a4ae80bd3fdec7d8b9b7fc45ccf0ac60b">  162</a></span>&#160;<span class="preprocessor">#define HIB_RIS_LOWBAT          0x00000004  // Low Battery Voltage Raw</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a339e29023b3098b76698f5a4b36d9b2c">  164</a></span>&#160;<span class="preprocessor">#define HIB_RIS_RTCALT0         0x00000001  // RTC Alert 0 Raw Interrupt Status</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_MIS register.</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a5be5c63fb64399ff3b4f4dbd3f0e665d">  171</a></span>&#160;<span class="preprocessor">#define HIB_MIS_VDDFAIL         0x00000080  // VDD Fail Interrupt Mask</span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ac080593791fb47be22d89e8819c78ca7">  172</a></span>&#160;<span class="preprocessor">#define HIB_MIS_RSTWK           0x00000040  // Reset Pad I/O Wake-Up Interrupt</span></div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                            <span class="comment">// Mask</span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aa02b898b1f319d2194fc32cbe3b8f705">  174</a></span>&#160;<span class="preprocessor">#define HIB_MIS_PADIOWK         0x00000020  // Pad I/O Wake-Up Interrupt Mask</span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a4d4b8d0f1d8bbac5c8793f986ee51108">  175</a></span>&#160;<span class="preprocessor">#define HIB_MIS_WC              0x00000010  // Write Complete/Capable Masked</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a7508450bd7ac78026a6f2457c46ef0fb">  177</a></span>&#160;<span class="preprocessor">#define HIB_MIS_EXTW            0x00000008  // External Wake-Up Masked</span></div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a18b109f31add40dc48699da47f52447c">  179</a></span>&#160;<span class="preprocessor">#define HIB_MIS_LOWBAT          0x00000004  // Low Battery Voltage Masked</span></div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;                                            <span class="comment">// Interrupt Status</span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ad8aa3cac13ddc54d281a28e3a1eb4155">  181</a></span>&#160;<span class="preprocessor">#define HIB_MIS_RTCALT0         0x00000001  // RTC Alert 0 Masked Interrupt</span></div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                                            <span class="comment">// Status</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_IC register.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ad675552ece552deacad01ab335b93685">  189</a></span>&#160;<span class="preprocessor">#define HIB_IC_VDDFAIL          0x00000080  // VDD Fail Interrupt Clear</span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#afedbbcefaaf5fc058cbd9cc6397b6b65">  190</a></span>&#160;<span class="preprocessor">#define HIB_IC_RSTWK            0x00000040  // Reset Pad I/O Wake-Up Interrupt</span></div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a064201b5f0469735bbe6322727ef2714">  192</a></span>&#160;<span class="preprocessor">#define HIB_IC_PADIOWK          0x00000020  // Pad I/O Wake-Up Interrupt Clear</span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a76a50c2d951f26d157ca0e52a54960c2">  193</a></span>&#160;<span class="preprocessor">#define HIB_IC_WC               0x00000010  // Write Complete/Capable Interrupt</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#abc145e1ea496a1e40762b7709589426e">  195</a></span>&#160;<span class="preprocessor">#define HIB_IC_EXTW             0x00000008  // External Wake-Up Interrupt Clear</span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a449c3f3b696e60e2d18c23016bfd9342">  196</a></span>&#160;<span class="preprocessor">#define HIB_IC_LOWBAT           0x00000004  // Low Battery Voltage Interrupt</span></div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aa6ac685f8d22742c21cf46d3b49ed1f7">  198</a></span>&#160;<span class="preprocessor">#define HIB_IC_RTCALT0          0x00000001  // RTC Alert0 Masked Interrupt</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                            <span class="comment">// Clear</span></div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCT register.</span></div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#af16748b79165040f312f17865656c7a6">  206</a></span>&#160;<span class="preprocessor">#define HIB_RTCT_TRIM_M         0x0000FFFF  // RTC Trim Value</span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a9894869d67e729b79c3f930c254da311">  207</a></span>&#160;<span class="preprocessor">#define HIB_RTCT_TRIM_S         0</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_RTCSS register.</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a3286809cff9f948810b69a3c44b912f4">  214</a></span>&#160;<span class="preprocessor">#define HIB_RTCSS_RTCSSM_M      0x7FFF0000  // RTC Sub Seconds Match</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ab3118db236965e8b9031de78f44b92f4">  215</a></span>&#160;<span class="preprocessor">#define HIB_RTCSS_RTCSSC_M      0x00007FFF  // RTC Sub Seconds Count</span></div><div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a6fa1023eafd3f7767e4d769018b06a4d">  216</a></span>&#160;<span class="preprocessor">#define HIB_RTCSS_RTCSSM_S      16</span></div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a5b7d11c05c2005626d6ea471b90ee64e">  217</a></span>&#160;<span class="preprocessor">#define HIB_RTCSS_RTCSSC_S      0</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_IO register.</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a05c902400c12220e8701cd4df198f5b7">  224</a></span>&#160;<span class="preprocessor">#define HIB_IO_IOWRC            0x80000000  // I/O Write Complete</span></div><div class="line"><a name="l00225"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ab4af2ada4a830bced205e3d43182bbd8">  225</a></span>&#160;<span class="preprocessor">#define HIB_IO_WURSTEN          0x00000010  // Reset Wake Source Enable</span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ad757d141ab0549aa180092f91abfb73e">  226</a></span>&#160;<span class="preprocessor">#define HIB_IO_WUUNLK           0x00000001  // I/O Wake Pad Configuration</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_DATA register.</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a2a7aca69c08a30303a97495f0ba71554">  234</a></span>&#160;<span class="preprocessor">#define HIB_DATA_RTD_M          0xFFFFFFFF  // Hibernation Module NV Data</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a4bba7e38cccf2eca23aa15bdc03cac05">  235</a></span>&#160;<span class="preprocessor">#define HIB_DATA_RTD_S          0</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_CALCTL register.</span></div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a22bf0b2e1f8ee8964bb68a924071b1b5">  242</a></span>&#160;<span class="preprocessor">#define HIB_CALCTL_CAL24        0x00000004  // Calendar Mode</span></div><div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#abf3db8325a59b23bd057f6a31f6704fb">  243</a></span>&#160;<span class="preprocessor">#define HIB_CALCTL_CALEN        0x00000001  // RTC Calendar/Counter Mode Select</span></div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_CAL0 register.</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ac7f151281eb7977244b52567c2331210">  250</a></span>&#160;<span class="preprocessor">#define HIB_CAL0_VALID          0x80000000  // Valid Calendar Load</span></div><div class="line"><a name="l00251"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aa8f6b78c53eb198ccd143f86ff7b1782">  251</a></span>&#160;<span class="preprocessor">#define HIB_CAL0_AMPM           0x00400000  // AM/PM Designation</span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a343717e21f529e985e5efc8091f041f9">  252</a></span>&#160;<span class="preprocessor">#define HIB_CAL0_HR_M           0x001F0000  // Hours</span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a4a90ce3189d238f895a52e124f9f501c">  253</a></span>&#160;<span class="preprocessor">#define HIB_CAL0_MIN_M          0x00003F00  // Minutes</span></div><div class="line"><a name="l00254"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a3b0d83ca7dae48440aed395380f453e1">  254</a></span>&#160;<span class="preprocessor">#define HIB_CAL0_SEC_M          0x0000003F  // Seconds</span></div><div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#af0c36bca08f6856d96cd56c76ba73a29">  255</a></span>&#160;<span class="preprocessor">#define HIB_CAL0_HR_S           16</span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aedd1742f64e3df6e18725e5b05cf8df7">  256</a></span>&#160;<span class="preprocessor">#define HIB_CAL0_MIN_S          8</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a2900f48f2fa5146afa87fd61ac7688a3">  257</a></span>&#160;<span class="preprocessor">#define HIB_CAL0_SEC_S          0</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_CAL1 register.</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aea21a8155cb10bfdd4908a3e4bd3e7c5">  264</a></span>&#160;<span class="preprocessor">#define HIB_CAL1_VALID          0x80000000  // Valid Calendar Load</span></div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a163594d9044843b67d5c70e1887d6f99">  265</a></span>&#160;<span class="preprocessor">#define HIB_CAL1_DOW_M          0x07000000  // Day of Week</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#adac36cb630e30490c3e831dff63b361e">  266</a></span>&#160;<span class="preprocessor">#define HIB_CAL1_YEAR_M         0x007F0000  // Year Value</span></div><div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a2fcb8afc3c08ae10a51ed27cd2e2249d">  267</a></span>&#160;<span class="preprocessor">#define HIB_CAL1_MON_M          0x00000F00  // Month</span></div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aa09d3556f1b951fc8626e3ac086f70a6">  268</a></span>&#160;<span class="preprocessor">#define HIB_CAL1_DOM_M          0x0000001F  // Day of Month</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ab7018bc996f4c7b4c4c9f9be8c38faa1">  269</a></span>&#160;<span class="preprocessor">#define HIB_CAL1_DOW_S          24</span></div><div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a9ead15cd7697ca0d19c3c3fd90585766">  270</a></span>&#160;<span class="preprocessor">#define HIB_CAL1_YEAR_S         16</span></div><div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a7c250299b1d395a0cb9e06ed57210a5f">  271</a></span>&#160;<span class="preprocessor">#define HIB_CAL1_MON_S          8</span></div><div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a275b6cc04c569c3b96af9a4d35114604">  272</a></span>&#160;<span class="preprocessor">#define HIB_CAL1_DOM_S          0</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_CALLD0 register.</span></div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a7ea3902614ffcd674ffa14818d7e0c4b">  279</a></span>&#160;<span class="preprocessor">#define HIB_CALLD0_AMPM         0x00400000  // AM/PM Designation</span></div><div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a105d4cb0cf7541a00a34dfec9f964f3f">  280</a></span>&#160;<span class="preprocessor">#define HIB_CALLD0_HR_M         0x001F0000  // Hours</span></div><div class="line"><a name="l00281"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aab73d66dc9f9b2b96b275484d4561de8">  281</a></span>&#160;<span class="preprocessor">#define HIB_CALLD0_MIN_M        0x00003F00  // Minutes</span></div><div class="line"><a name="l00282"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ae160c4a7d1cfb8646a184c5a4a042047">  282</a></span>&#160;<span class="preprocessor">#define HIB_CALLD0_SEC_M        0x0000003F  // Seconds</span></div><div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a9f2f6034aaa1fe29907458eb66a739d3">  283</a></span>&#160;<span class="preprocessor">#define HIB_CALLD0_HR_S         16</span></div><div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#afe4295f396d0e2f63b161fe927c9b855">  284</a></span>&#160;<span class="preprocessor">#define HIB_CALLD0_MIN_S        8</span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a72338944f968439e4a254daebcbc80e3">  285</a></span>&#160;<span class="preprocessor">#define HIB_CALLD0_SEC_S        0</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_CALLD1 register.</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a4d6d86add4f6ad0ef49ef975fff48acd">  292</a></span>&#160;<span class="preprocessor">#define HIB_CALLD1_DOW_M        0x07000000  // Day of Week</span></div><div class="line"><a name="l00293"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a19eabcda41ac973f58058539e19a35c4">  293</a></span>&#160;<span class="preprocessor">#define HIB_CALLD1_YEAR_M       0x007F0000  // Year Value</span></div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aafa6037f835ad8513dfe1c7344d7a2eb">  294</a></span>&#160;<span class="preprocessor">#define HIB_CALLD1_MON_M        0x00000F00  // Month</span></div><div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a88057706a8f9d83e54a468428e909277">  295</a></span>&#160;<span class="preprocessor">#define HIB_CALLD1_DOM_M        0x0000001F  // Day of Month</span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a639bc413b8c575097d368b58ce159155">  296</a></span>&#160;<span class="preprocessor">#define HIB_CALLD1_DOW_S        24</span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a9d5a5ad870fdc451a719b1c802ab5f81">  297</a></span>&#160;<span class="preprocessor">#define HIB_CALLD1_YEAR_S       16</span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#adcaa264b7733d95b09b519f7439dde0c">  298</a></span>&#160;<span class="preprocessor">#define HIB_CALLD1_MON_S        8</span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a069fc953169593e4de8d868925cb8d8a">  299</a></span>&#160;<span class="preprocessor">#define HIB_CALLD1_DOM_S        0</span></div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_CALM0 register.</span></div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00306"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a39d70d5e1341ad1f546167b91f41b53a">  306</a></span>&#160;<span class="preprocessor">#define HIB_CALM0_AMPM          0x00400000  // AM/PM Designation</span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aca6d4b3291744ee7fe01727a6e429ec4">  307</a></span>&#160;<span class="preprocessor">#define HIB_CALM0_HR_M          0x001F0000  // Hours</span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aa5229d0b91d473f834cbb872f5ad524d">  308</a></span>&#160;<span class="preprocessor">#define HIB_CALM0_MIN_M         0x00003F00  // Minutes</span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a9a2413b5844b331ca4f983e2a546e98b">  309</a></span>&#160;<span class="preprocessor">#define HIB_CALM0_SEC_M         0x0000003F  // Seconds</span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ad0a613e94e6c1b4dbc6bf73757201613">  310</a></span>&#160;<span class="preprocessor">#define HIB_CALM0_HR_S          16</span></div><div class="line"><a name="l00311"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ad8576d89f2e23cb3cfafda823e43ad73">  311</a></span>&#160;<span class="preprocessor">#define HIB_CALM0_MIN_S         8</span></div><div class="line"><a name="l00312"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a4ce362c15f95ff584e58db058b6e1b35">  312</a></span>&#160;<span class="preprocessor">#define HIB_CALM0_SEC_S         0</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_CALM1 register.</span></div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a71f087ca6037a9f834300d698244854e">  319</a></span>&#160;<span class="preprocessor">#define HIB_CALM1_DOM_M         0x0000001F  // Day of Month</span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a48b07c04768c545e5a9a5f3aad131b90">  320</a></span>&#160;<span class="preprocessor">#define HIB_CALM1_DOM_S         0</span></div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_LOCK register.</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ae1c94fbc5d363450d60b78d537f5037b">  327</a></span>&#160;<span class="preprocessor">#define HIB_LOCK_HIBLOCK_M      0xFFFFFFFF  // HIbernate Lock</span></div><div class="line"><a name="l00328"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ab17175a770538f4aabaac6f393d12601">  328</a></span>&#160;<span class="preprocessor">#define HIB_LOCK_HIBLOCK_KEY    0xA3359554  // Hibernate Lock Key</span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a3fce754f02696e7770fd811b2a1baf01">  329</a></span>&#160;<span class="preprocessor">#define HIB_LOCK_HIBLOCK_S      0</span></div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_TPCTL register.</span></div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ab95a389fc2800c7bfc1536951d380ae2">  336</a></span>&#160;<span class="preprocessor">#define HIB_TPCTL_WAKE          0x00000800  // Wake from Hibernate on a Tamper</span></div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;                                            <span class="comment">// Event</span></div><div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ae80a279d967e5c86265b4acf2929b155">  338</a></span>&#160;<span class="preprocessor">#define HIB_TPCTL_MEMCLR_M      0x00000300  // HIB Memory Clear on Tamper Event</span></div><div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#af7f499a0bcf8132429f36c723fa265f8">  339</a></span>&#160;<span class="preprocessor">#define HIB_TPCTL_MEMCLR_NONE   0x00000000  // Do not Clear HIB memory on</span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;                                            <span class="comment">// tamper event</span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a5c261dc50de0f655870b16a69ce61405">  341</a></span>&#160;<span class="preprocessor">#define HIB_TPCTL_MEMCLR_LOW32  0x00000100  // Clear Lower 32 Bytes of HIB</span></div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;                                            <span class="comment">// memory on tamper event</span></div><div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ac5c1e1fb4d45ed97bfd59debaa490f4d">  343</a></span>&#160;<span class="preprocessor">#define HIB_TPCTL_MEMCLR_HIGH32 0x00000200  // Clear upper 32 Bytes of HIB</span></div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                                            <span class="comment">// memory on tamper event</span></div><div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a5bb1a210ea7c060e1609c4fbd7dea243">  345</a></span>&#160;<span class="preprocessor">#define HIB_TPCTL_MEMCLR_ALL    0x00000300  // Clear all HIB memory on tamper</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                                            <span class="comment">// event</span></div><div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a0a3f0f5d8e6b21670342db3c90061a43">  347</a></span>&#160;<span class="preprocessor">#define HIB_TPCTL_TPCLR         0x00000010  // Tamper Event Clear</span></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a9c6e5ada43dcaeb96e72655681fd4dff">  348</a></span>&#160;<span class="preprocessor">#define HIB_TPCTL_TPEN          0x00000001  // Tamper Module Enable</span></div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_TPSTAT register.</span></div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ae5a2bd1128c870e48cc53fec9198b50c">  355</a></span>&#160;<span class="preprocessor">#define HIB_TPSTAT_STATE_M      0x0000000C  // Tamper Module Status</span></div><div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a0daab090701510674db3b5dc599258ca">  356</a></span>&#160;<span class="preprocessor">#define HIB_TPSTAT_STATE_DISABLED                                             \</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<span class="preprocessor">                                0x00000000  // Tamper disabled</span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#af8e8fd3a4564e0b5e6ab867b5e5082dd">  358</a></span>&#160;<span class="preprocessor">#define HIB_TPSTAT_STATE_CONFIGED                                             \</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;<span class="preprocessor">                                0x00000004  // Tamper configured</span></div><div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a34fd6eb9b99ef3fbb6362533f3267a86">  360</a></span>&#160;<span class="preprocessor">#define HIB_TPSTAT_STATE_ERROR  0x00000008  // Tamper pin event occurred</span></div><div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a8bf9d3437982557262480129a632a1bd">  361</a></span>&#160;<span class="preprocessor">#define HIB_TPSTAT_XOSCST       0x00000002  // External Oscillator Status</span></div><div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ab3ca03dfd3e6f31e1df976f5cf99c646">  362</a></span>&#160;<span class="preprocessor">#define HIB_TPSTAT_XOSCFAIL     0x00000001  // External Oscillator Failure</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_TPIO register.</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a0777571f68646766b52602848d479c22">  369</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_GFLTR3         0x08000000  // TMPR3 Glitch Filtering</span></div><div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ae4bcdd98abfb7c84336ee95ccc2bd908">  370</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_PUEN3          0x04000000  // TMPR3 Internal Weak Pull-up</span></div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#af5ad1dcee54c7d59622b80ccc1c4a43d">  372</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_LEV3           0x02000000  // TMPR3 Trigger Level</span></div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a72b3ebd657eaaa0f8836ca4fc79ef75e">  373</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_EN3            0x01000000  // TMPR3 Enable</span></div><div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aa38e758e7c411e5d8ed0834167d839df">  374</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_GFLTR2         0x00080000  // TMPR2 Glitch Filtering</span></div><div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a6d20c0e0839c345329e747ea128962cb">  375</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_PUEN2          0x00040000  // TMPR2 Internal Weak Pull-up</span></div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a0cabd773367ab03b2c8fbfbcf38101a8">  377</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_LEV2           0x00020000  // TMPR2 Trigger Level</span></div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a584c66a0db68e860a271a19abdbe6742">  378</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_EN2            0x00010000  // TMPR2 Enable</span></div><div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a6d38a471866d26e3bcfdd83223120ea1">  379</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_GFLTR1         0x00000800  // TMPR1 Glitch Filtering</span></div><div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aa875d39aa6d70f27ca4e7753d52ebe3e">  380</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_PUEN1          0x00000400  // TMPR1 Internal Weak Pull-up</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a6a6ddaa8bf1fb32f3e8c517c88409480">  382</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_LEV1           0x00000200  // TMPR1 Trigger Level</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a5b5004aa3dbee79efc088a1964c4d685">  383</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_EN1            0x00000100  // TMPR1Enable</span></div><div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aa58011d06c36a45cff247038b0736118">  384</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_GFLTR0         0x00000008  // TMPR0 Glitch Filtering</span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#abee663cb898bd0ba9ea57252b1876113">  385</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_PUEN0          0x00000004  // TMPR0 Internal Weak Pull-up</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                            <span class="comment">// Enable</span></div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ab3a5a42c3a3e5e509a76e23b9c605f10">  387</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_LEV0           0x00000002  // TMPR0 Trigger Level</span></div><div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a6a0195da1cd5835de3cbf35d329f0065">  388</a></span>&#160;<span class="preprocessor">#define HIB_TPIO_EN0            0x00000001  // TMPR0 Enable</span></div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_TPLOG0 register.</span></div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aebbcffe66f16c644190562a8e3379c55">  395</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG0_TIME_M       0xFFFFFFFF  // Tamper Log Calendar Information</span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a1877a0bb8948592fdaf16076f920c7ac">  396</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG0_TIME_S       0</span></div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_TPLOG1 register.</span></div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ac49be543692c14852ffb74ec49f663ef">  403</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG1_XOSC         0x00010000  // Status of external 32</span></div><div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a2ab4d2bacc113397da0d3a2ff67f949b">  404</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG1_TRIG3        0x00000008  // Status of TMPR[3] Trigger</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#af08361c4d85bf21f576b26f627b91835">  405</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG1_TRIG2        0x00000004  // Status of TMPR[2] Trigger</span></div><div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#adade6919cc711a9cfdb4321849790a07">  406</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG1_TRIG1        0x00000002  // Status of TMPR[1] Trigger</span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a084b9af0f5d41261410cb387f879bc94">  407</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG1_TRIG0        0x00000001  // Status of TMPR[0] Trigger</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_TPLOG2 register.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#acf835e0d512b07cc8245faaab1c53ff5">  414</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG2_TIME_M       0xFFFFFFFF  // Tamper Log Calendar Information</span></div><div class="line"><a name="l00415"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a68e95ff65e02f9776fc53a6db1963dbb">  415</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG2_TIME_S       0</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_TPLOG3 register.</span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#afdaebb49dc0c39e3173934b814903408">  422</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG3_XOSC         0x00010000  // Status of external 32</span></div><div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a50dbed2c0ec35e975fa2557acb3cd5f9">  423</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG3_TRIG3        0x00000008  // Status of TMPR[3] Trigger</span></div><div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a1ad8a9a6fa69e69420365846d30a309c">  424</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG3_TRIG2        0x00000004  // Status of TMPR[2] Trigger</span></div><div class="line"><a name="l00425"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a5f0f7b523187a877cc5095d9c5cd97d6">  425</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG3_TRIG1        0x00000002  // Status of TMPR[1] Trigger</span></div><div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a739af8815e47ddcfeb9032d07fda56e2">  426</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG3_TRIG0        0x00000001  // Status of TMPR[0] Trigger</span></div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_TPLOG4 register.</span></div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a747be349ef3367f94db3d22d763d4e24">  433</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG4_TIME_M       0xFFFFFFFF  // Tamper Log Calendar Information</span></div><div class="line"><a name="l00434"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a4a98ac93426b09f05435e0b8a0118c7b">  434</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG4_TIME_S       0</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_TPLOG5 register.</span></div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aafacf331769a90c686a910f1de31a382">  441</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG5_XOSC         0x00010000  // Status of external 32</span></div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#afbe56d65d485d8cbfe4900f993a5f5d0">  442</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG5_TRIG3        0x00000008  // Status of TMPR[3] Trigger</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a9197a7b3e2709a4f3a5dc49f498bb7b8">  443</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG5_TRIG2        0x00000004  // Status of TMPR[2] Trigger</span></div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#aeaac773ff013bbd61a8be70c0cbd61b5">  444</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG5_TRIG1        0x00000002  // Status of TMPR[1] Trigger</span></div><div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a0aecd691ef182f929154b0b01333f9fb">  445</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG5_TRIG0        0x00000001  // Status of TMPR[0] Trigger</span></div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_TPLOG6 register.</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ae8f12fbac94d33b1ef7cda49f088f894">  452</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG6_TIME_M       0xFFFFFFFF  // Tamper Log Calendar Information</span></div><div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ab6cfa614a9dc0fd3cdc6c8a1f35c8ba0">  453</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG6_TIME_S       0</span></div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_TPLOG7 register.</span></div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a73665e9a7a0ee1a6508f55ab6e478a27">  460</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG7_XOSC         0x00010000  // Status of external 32</span></div><div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a182aab3d1737e43038d49e514ae7b442">  461</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG7_TRIG3        0x00000008  // Status of TMPR[3] Trigger</span></div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a70d6763f0b585cf7c1b818599706115f">  462</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG7_TRIG2        0x00000004  // Status of TMPR[2] Trigger</span></div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a690ba6ba59e9993b35f76a8db5f4ce69">  463</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG7_TRIG1        0x00000002  // Status of TMPR[1] Trigger</span></div><div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ac2c68e11543650753b001c4b697869cb">  464</a></span>&#160;<span class="preprocessor">#define HIB_TPLOG7_TRIG0        0x00000001  // Status of TMPR[0] Trigger</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_PP register.</span></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#a7892b2ffdba95626630807682c8c092d">  471</a></span>&#160;<span class="preprocessor">#define HIB_PP_TAMPER           0x00000002  // Tamper Pin Presence</span></div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ad01b19c22a7ef611dd0e47053122cdc4">  472</a></span>&#160;<span class="preprocessor">#define HIB_PP_WAKENC           0x00000001  // Wake Pin Presence</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;<span class="comment">// The following are defines for the bit fields in the HIB_CC register.</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment">//*****************************************************************************</span></div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="hw__hibernate_8h.html#ad63b6b6072d950bf7648983d0e7a707a">  479</a></span>&#160;<span class="preprocessor">#define HIB_CC_SYSCLKEN         0x00000001  // RTCOSC to System Clock Enable</span></div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="preprocessor">#endif // __HW_HIBERNATE_H__</span></div></div><!-- fragment --></div><!-- contents -->
<!-- HTML footer for doxygen 1.8.9.1-->
<!-- start footer part -->
<hr class="footer"/><small>
  <a href="http://www.ti.com/corp/docs/legal/copyright.shtml">&copy; Copyright 1995-2019</a>, Texas Instruments Incorporated. All rights reserved. <br>
  <a href="http://www.ti.com/corp/docs/legal/trademark/trademrk.htm">Trademarks</a> | <a href="http://www.ti.com/corp/docs/legal/privacy.shtml">Privacy policy</a> | <a href="http://www.ti.com/corp/docs/legal/termsofuse.shtml">Terms of use</a> | <a href="http://www.ti.com/lsds/ti/legal/termsofsale.page">Terms of sale</a>
</small>
</body>
</html>
