INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/Button_debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Button_debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/acc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module acc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/arithmetic_logic_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/instruction_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/interrupt_controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module interrupt_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/program_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/psw.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module psw
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/register_bank.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_bank
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/rom.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rom
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/timer0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2458] undeclared symbol ISR_req, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:60]
INFO: [VRFC 10-2458] undeclared symbol ram_rd_en_reg, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:62]
INFO: [VRFC 10-2458] undeclared symbol ram_wr_en_reg, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:63]
INFO: [VRFC 10-2458] undeclared symbol ram_rd_en_data, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:66]
INFO: [VRFC 10-2458] undeclared symbol ram_wr_en_data, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:67]
INFO: [VRFC 10-2458] undeclared symbol rom_en, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:68]
INFO: [VRFC 10-2458] undeclared symbol pc_inc, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:69]
INFO: [VRFC 10-2458] undeclared symbol pc_set, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:70]
INFO: [VRFC 10-2458] undeclared symbol pc_isr, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:71]
INFO: [VRFC 10-2458] undeclared symbol ir_load_high, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:72]
INFO: [VRFC 10-2458] undeclared symbol ir_load_low, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:73]
INFO: [VRFC 10-2458] undeclared symbol acc_load, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:74]
INFO: [VRFC 10-2458] undeclared symbol stack_push_pc, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:75]
INFO: [VRFC 10-2458] undeclared symbol stack_pop_pc, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:76]
INFO: [VRFC 10-2458] undeclared symbol psw_load, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:77]
INFO: [VRFC 10-2458] undeclared symbol TF0_i, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:124]
INFO: [VRFC 10-2458] undeclared symbol TF0_clr, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:150]
INFO: [VRFC 10-2458] undeclared symbol EI0_i, assumed default net type wire [/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sources_1/new/top.v:160]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/fabiooliveira/Downloads/8051_micro/8051_micro.srcs/sim_1/new/tb_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_top
