Timing Analyzer report for PiLC
Wed May 19 10:18:03 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 15. Slow 1200mV 85C Model Setup: 'dram_clk'
 16. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 17. Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 18. Slow 1200mV 85C Model Hold: 'dram_clk'
 19. Slow 1200mV 85C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 20. Slow 1200mV 85C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 21. Slow 1200mV 85C Model Metastability Summary
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 29. Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 30. Slow 1200mV 0C Model Setup: 'dram_clk'
 31. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 32. Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Hold: 'dram_clk'
 34. Slow 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 35. Slow 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 36. Slow 1200mV 0C Model Metastability Summary
 37. Fast 1200mV 0C Model Setup Summary
 38. Fast 1200mV 0C Model Hold Summary
 39. Fast 1200mV 0C Model Recovery Summary
 40. Fast 1200mV 0C Model Removal Summary
 41. Fast 1200mV 0C Model Minimum Pulse Width Summary
 42. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 43. Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 44. Fast 1200mV 0C Model Setup: 'dram_clk'
 45. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 46. Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'
 47. Fast 1200mV 0C Model Hold: 'dram_clk'
 48. Fast 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 49. Fast 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'
 50. Fast 1200mV 0C Model Metastability Summary
 51. Multicorner Timing Analysis Summary
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Signal Integrity Metrics (Slow 1200mv 0c Model)
 55. Signal Integrity Metrics (Slow 1200mv 85c Model)
 56. Signal Integrity Metrics (Fast 1200mv 0c Model)
 57. Setup Transfers
 58. Hold Transfers
 59. Recovery Transfers
 60. Removal Transfers
 61. Report TCCS
 62. Report RSKM
 63. Unconstrained Paths Summary
 64. Clock Status Summary
 65. Unconstrained Input Ports
 66. Unconstrained Output Ports
 67. Unconstrained Input Ports
 68. Unconstrained Output Ports
 69. Timing Analyzer Messages
 70. Timing Analyzer Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; PiLC                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.26        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.1%      ;
;     Processor 3            ;   7.6%      ;
;     Processor 4            ;   5.8%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; PILC.sdc      ; OK     ; Wed May 19 10:18:01 2021 ;
+---------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+
; Clock Name                                        ; Type      ; Period ; Frequency  ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master                                            ; Source                                              ; Targets                                               ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+
; clk                                               ; Base      ; 20.000 ; 50.0 MHz   ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;                                                   ;                                                     ; { clk }                                               ;
; dram_clk                                          ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ;            ; 1         ; 1           ;       ;        ;           ;            ; false    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1]   ; { DRAM_CLK }                                          ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 6.666  ; 150.02 MHz ; 0.000 ; 3.333  ; 50.00      ; 1         ; 3           ;       ;        ;           ;            ; false    ; clk                                               ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[0] } ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 10.000 ; 100.0 MHz  ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clk                                               ; inst2|altpll_component|auto_generated|pll1|inclk[0] ; { inst2|altpll_component|auto_generated|pll1|clk[1] } ;
+---------------------------------------------------+-----------+--------+------------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+---------------------------------------------------+-----------------------------------------------------+-------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                      ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 115.82 MHz ; 115.82 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 164.34 MHz ; 164.34 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.581 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.685 ; 0.000         ;
; dram_clk                                          ; 3.723 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.298 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.320 ; 0.000         ;
; dram_clk                                          ; 1.660 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                    ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 5.938 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 2.960 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 2.992 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.741 ; 0.000         ;
; dram_clk                                          ; 6.000 ; 0.000         ;
; clk                                               ; 9.835 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                          ;
+-------+-------------------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.581 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[30]_OTERM65      ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.304      ; 6.384      ;
; 0.581 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[30]_OTERM65      ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.304      ; 6.384      ;
; 0.621 ; PiLC_Firmware_1_3:inst1|Adr_Data[4]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.306      ; 6.346      ;
; 0.736 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.071     ; 5.854      ;
; 0.770 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[18]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.914      ;
; 0.770 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[19]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.914      ;
; 0.770 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[20]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.914      ;
; 0.770 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[21]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.914      ;
; 0.770 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[22]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.914      ;
; 0.770 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[23]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.914      ;
; 0.770 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[24]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.914      ;
; 0.770 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[25]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.914      ;
; 0.770 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[26]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.914      ;
; 0.770 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[27]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.914      ;
; 0.770 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[28]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.914      ;
; 0.770 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[29]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.914      ;
; 0.770 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[30]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.914      ;
; 0.776 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.070     ; 5.815      ;
; 0.777 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.306      ; 6.190      ;
; 0.790 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[18]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.270      ;
; 0.790 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[19]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.270      ;
; 0.790 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[20]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.270      ;
; 0.790 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[21]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.270      ;
; 0.790 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[22]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.270      ;
; 0.790 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[23]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.270      ;
; 0.790 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[24]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.270      ;
; 0.790 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[25]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.270      ;
; 0.790 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[26]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.270      ;
; 0.790 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[27]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.270      ;
; 0.790 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[28]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.270      ;
; 0.790 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[29]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.270      ;
; 0.790 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[30]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.270      ;
; 0.791 ; PiLC_Firmware_1_3:inst1|Adr_Data[1]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.307      ; 6.177      ;
; 0.806 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[18]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.254      ;
; 0.806 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[19]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.254      ;
; 0.806 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[20]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.254      ;
; 0.806 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[21]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.254      ;
; 0.806 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[22]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.254      ;
; 0.806 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[23]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.254      ;
; 0.806 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[24]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.254      ;
; 0.806 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[25]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.254      ;
; 0.806 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[26]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.254      ;
; 0.806 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[27]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.254      ;
; 0.806 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[28]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.254      ;
; 0.806 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[29]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.254      ;
; 0.806 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[30]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.399      ; 6.254      ;
; 0.814 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[18]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.870      ;
; 0.814 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[19]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.870      ;
; 0.814 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[20]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.870      ;
; 0.814 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[21]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.870      ;
; 0.814 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[22]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.870      ;
; 0.814 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[23]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.870      ;
; 0.814 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[24]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.870      ;
; 0.814 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[25]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.870      ;
; 0.814 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[26]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.870      ;
; 0.814 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[27]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.870      ;
; 0.814 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[28]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.870      ;
; 0.814 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[29]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.870      ;
; 0.814 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[30]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.023      ; 5.870      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[0]            ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[1]            ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[2]            ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[3]            ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[4]            ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[5]            ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[6]            ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[7]            ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[8]            ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[9]            ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[10]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[11]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[12]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[13]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[14]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[15]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[16]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.834 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[17]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.410      ; 6.237      ;
; 0.838 ; Delay_Gategenerator:inst4|Delay[21]_OTERM139_OTERM551 ; Delay_Gategenerator:inst4|Delay[5]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.061     ; 5.762      ;
; 0.847 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[18]           ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.189      ;
; 0.847 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[19]           ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.189      ;
; 0.847 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[20]           ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.189      ;
; 0.847 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[21]           ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.189      ;
; 0.847 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[22]           ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.189      ;
; 0.847 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[23]           ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.189      ;
; 0.847 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[24]           ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.189      ;
; 0.847 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[25]           ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.189      ;
; 0.847 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[26]           ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.189      ;
; 0.847 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[27]           ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.189      ;
; 0.847 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[28]           ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.189      ;
; 0.847 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[29]           ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.189      ;
; 0.847 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[30]           ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.375      ; 6.189      ;
; 0.857 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.070     ; 5.734      ;
; 0.864 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.070     ; 5.727      ;
; 0.877 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[0]_OTERM67       ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.306      ; 6.090      ;
; 0.877 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[0]_OTERM67       ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.306      ; 6.090      ;
; 0.901 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.304      ; 6.064      ;
; 0.902 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[0]_OTERM7        ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.305      ; 6.064      ;
; 0.902 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[0]_OTERM7        ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.305      ; 6.064      ;
; 0.907 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.071     ; 5.683      ;
; 0.918 ; PiLC_Firmware_1_3:inst1|Adr_Data[4]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.293      ; 6.036      ;
+-------+-------------------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.685 ; DRAM_DQ[1]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[1]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.826     ; 0.891      ;
; 0.685 ; DRAM_DQ[0]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[0]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.826     ; 0.891      ;
; 0.707 ; DRAM_DQ[3]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[3]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.804     ; 0.891      ;
; 0.713 ; DRAM_DQ[15]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[15]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.798     ; 0.891      ;
; 0.713 ; DRAM_DQ[4]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[4]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.798     ; 0.891      ;
; 0.715 ; DRAM_DQ[6]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[6]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.796     ; 0.891      ;
; 0.715 ; DRAM_DQ[5]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[5]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.796     ; 0.891      ;
; 0.737 ; DRAM_DQ[12]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[12]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.777     ; 0.888      ;
; 0.738 ; DRAM_DQ[7]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[7]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.776     ; 0.888      ;
; 0.738 ; DRAM_DQ[2]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[2]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.776     ; 0.888      ;
; 0.740 ; DRAM_DQ[9]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[9]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.774     ; 0.888      ;
; 0.740 ; DRAM_DQ[8]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[8]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.774     ; 0.888      ;
; 0.741 ; DRAM_DQ[14]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[14]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.773     ; 0.888      ;
; 0.741 ; DRAM_DQ[13]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[13]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.773     ; 0.888      ;
; 0.741 ; DRAM_DQ[11]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[11]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.773     ; 0.888      ;
; 0.741 ; DRAM_DQ[10]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[10]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.773     ; 0.888      ;
; 1.366 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 8.664      ;
; 1.367 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 8.663      ;
; 1.367 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 8.663      ;
; 1.407 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 8.623      ;
; 1.478 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.540      ;
; 1.479 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.539      ;
; 1.479 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.539      ;
; 1.519 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.499      ;
; 1.574 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.319     ; 8.102      ;
; 1.574 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.319     ; 8.102      ;
; 1.574 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.319     ; 8.102      ;
; 1.575 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.319     ; 8.101      ;
; 1.575 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.319     ; 8.101      ;
; 1.596 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.320     ; 8.079      ;
; 1.621 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.319     ; 8.055      ;
; 1.650 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.002      ; 8.347      ;
; 1.675 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.320     ; 8.000      ;
; 1.677 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.320     ; 7.998      ;
; 1.677 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.320     ; 7.998      ;
; 1.679 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.320     ; 7.996      ;
; 1.680 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.320     ; 7.995      ;
; 1.686 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.331     ; 7.978      ;
; 1.686 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.331     ; 7.978      ;
; 1.686 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.331     ; 7.978      ;
; 1.687 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.331     ; 7.977      ;
; 1.687 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.331     ; 7.977      ;
; 1.691 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.035      ; 8.339      ;
; 1.708 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.332     ; 7.955      ;
; 1.725 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.002      ; 8.272      ;
; 1.726 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.002      ; 8.271      ;
; 1.732 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.002      ; 8.265      ;
; 1.733 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.002      ; 8.264      ;
; 1.733 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.331     ; 7.931      ;
; 1.762 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.010     ; 8.223      ;
; 1.768 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.320     ; 7.907      ;
; 1.769 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.320     ; 7.906      ;
; 1.786 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.332     ; 7.877      ;
; 1.788 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.332     ; 7.875      ;
; 1.788 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.332     ; 7.875      ;
; 1.789 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.000      ; 8.206      ;
; 1.790 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.000      ; 8.205      ;
; 1.790 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.332     ; 7.873      ;
; 1.791 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.000      ; 8.204      ;
; 1.791 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.332     ; 7.872      ;
; 1.802 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.277      ; 8.470      ;
; 1.803 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.277      ; 8.469      ;
; 1.803 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.277      ; 8.469      ;
; 1.803 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.023      ; 8.215      ;
; 1.822 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.029      ; 8.202      ;
; 1.823 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.029      ; 8.201      ;
; 1.825 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.287      ; 8.457      ;
; 1.826 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.287      ; 8.456      ;
; 1.826 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.287      ; 8.456      ;
; 1.836 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.010     ; 8.149      ;
; 1.837 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.010     ; 8.148      ;
; 1.843 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.277      ; 8.429      ;
; 1.843 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.010     ; 8.142      ;
; 1.844 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.010     ; 8.141      ;
; 1.851 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.287      ; 8.431      ;
; 1.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.287      ; 8.430      ;
; 1.852 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.287      ; 8.430      ;
; 1.866 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.287      ; 8.416      ;
; 1.866 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.332     ; 7.797      ;
; 1.868 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.IDLE   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.313     ; 7.814      ;
; 1.868 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.332     ; 7.795      ;
; 1.892 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.287      ; 8.390      ;
; 1.901 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.012     ; 8.082      ;
; 1.902 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.012     ; 8.081      ;
; 1.903 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.012     ; 8.080      ;
; 1.934 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.017      ; 8.078      ;
; 1.935 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.017      ; 8.077      ;
; 1.938 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.029      ; 8.086      ;
; 1.965 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.029      ; 8.059      ;
; 1.980 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.IDLE   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.325     ; 7.690      ;
; 2.010 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 7.908      ;
; 2.010 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 7.908      ;
; 2.010 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 7.908      ;
; 2.011 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 7.907      ;
; 2.011 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.077     ; 7.907      ;
; 2.032 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.078     ; 7.885      ;
; 2.033 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.895      ;
; 2.033 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.895      ;
; 2.033 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.895      ;
; 2.034 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.067     ; 7.894      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'dram_clk'                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node       ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 3.723 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.579      ; 7.246      ;
; 3.866 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.580      ; 7.104      ;
; 4.003 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.580      ; 6.967      ;
; 4.009 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.580      ; 6.961      ;
; 4.134 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.580      ; 6.836      ;
; 4.137 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.580      ; 6.833      ;
; 4.143 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.580      ; 6.827      ;
; 4.145 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.580      ; 6.825      ;
; 4.156 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.477      ;
; 4.156 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.477      ;
; 4.163 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.580      ; 6.807      ;
; 4.169 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.580      ; 6.801      ;
; 4.174 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.459      ;
; 4.174 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.459      ;
; 4.199 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.577      ; 6.768      ;
; 4.204 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.429      ;
; 4.204 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.429      ;
; 4.204 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.429      ;
; 4.204 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.429      ;
; 4.210 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.423      ;
; 4.211 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.422      ;
; 4.230 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.577      ; 6.737      ;
; 4.239 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.577      ; 6.728      ;
; 4.258 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.579      ; 6.711      ;
; 4.283 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.580      ; 6.687      ;
; 4.310 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.580      ; 6.660      ;
; 4.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.299      ;
; 4.353 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.574      ; 6.611      ;
; 4.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.574      ; 6.527      ;
; 4.445 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.188      ;
; 4.447 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.580      ; 6.523      ;
; 4.451 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.182      ;
; 4.461 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.172      ;
; 4.513 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.577      ; 6.454      ;
; 4.515 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.574      ; 6.449      ;
; 4.522 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.574      ; 6.442      ;
; 4.572 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.560      ; 6.378      ;
; 4.618 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.015      ;
; 4.618 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.243      ; 6.015      ;
; 4.695 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM177                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.560      ; 6.255      ;
; 4.790 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM175                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.560      ; 6.160      ;
; 4.921 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[0]                                                                                                                              ; DRAM_WE_N     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.576      ; 6.045      ;
; 4.939 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.560      ; 6.011      ;
; 4.940 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM173                                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.560      ; 6.010      ;
; 5.090 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[12]                                                                                                                                  ; DRAM_ADDR[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.576      ; 5.876      ;
; 5.108 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[10]                                                                                                                                  ; DRAM_ADDR[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.581      ; 5.863      ;
; 5.145 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[9]                                                                                                                                   ; DRAM_ADDR[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.583      ; 5.828      ;
; 5.154 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[6]                                                                                                                                   ; DRAM_ADDR[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.577      ; 5.813      ;
; 5.159 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[1]                                                                                                                              ; DRAM_CAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.576      ; 5.807      ;
; 5.198 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[2]                                                                                                                                   ; DRAM_ADDR[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.577      ; 5.769      ;
; 5.201 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[2]                                                                                                                              ; DRAM_RAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.576      ; 5.765      ;
; 5.229 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[10]                                                                                                                         ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.488      ;
; 5.241 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[1]                                                                                                                                   ; DRAM_ADDR[1]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.576      ; 5.725      ;
; 5.242 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[1]                                                                                                                                    ; DRAM_DQM[1]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.579      ; 5.727      ;
; 5.247 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[7]                                                                                                                                   ; DRAM_ADDR[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.577      ; 5.720      ;
; 5.251 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[0]                                                                                                                                     ; DRAM_BA[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.581      ; 5.720      ;
; 5.252 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[5]                                                                                                                                   ; DRAM_ADDR[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.576      ; 5.714      ;
; 5.254 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[1]                                                                                                                          ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.463      ;
; 5.254 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[14]                                                                                                                         ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.463      ;
; 5.255 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[9]                                                                                                                          ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.462      ;
; 5.266 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[3]                                                                                                                          ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.451      ;
; 5.268 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[15]                                                                                                                         ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.449      ;
; 5.275 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[3]                                                                                                                                   ; DRAM_ADDR[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.576      ; 5.691      ;
; 5.276 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[0]                                                                                                                                   ; DRAM_ADDR[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.576      ; 5.690      ;
; 5.277 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[8]                                                                                                                                   ; DRAM_ADDR[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.577      ; 5.690      ;
; 5.317 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[11]                                                                                                                                  ; DRAM_ADDR[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.576      ; 5.649      ;
; 5.324 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[0]                                                                                                                          ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.393      ;
; 5.327 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[2]                                                                                                                          ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.390      ;
; 5.331 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[1]                                                                                                                                     ; DRAM_BA[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.581      ; 5.640      ;
; 5.347 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[7]                                                                                                                          ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.370      ;
; 5.351 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[4]                                                                                                                                   ; DRAM_ADDR[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.576      ; 5.615      ;
; 5.375 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[5]                                                                                                                          ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.342      ;
; 5.375 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[13]                                                                                                                         ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.342      ;
; 5.376 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[12]                                                                                                                         ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.341      ;
; 5.389 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[11]                                                                                                                         ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.328      ;
; 5.395 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[4]                                                                                                                          ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.322      ;
; 5.419 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[6]                                                                                                                          ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.298      ;
; 5.448 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[8]                                                                                                                          ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.327      ; 5.269      ;
; 5.508 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[0]                                                                                                                                    ; DRAM_DQM[0]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.579      ; 5.461      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.298 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[19]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.871      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[11]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.872      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[6]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.881      ;
; 0.302 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[17]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.883      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[14]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.893      ;
; 0.317 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[8]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.890      ;
; 0.320 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[7]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.893      ;
; 0.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[13]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.907      ;
; 0.328 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[5]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_datain_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.901      ;
; 0.331 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[20]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.904      ;
; 0.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[0]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.915      ;
; 0.340 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[4]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_datain_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.913      ;
; 0.341 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[12]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.395      ; 0.923      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.381      ; 0.910      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[18]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.923      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE1                                                                                                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE1                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.076      ; 0.577      ;
; 0.345 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[16]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.926      ;
; 0.345 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.577      ;
; 0.345 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.075      ; 0.577      ;
; 0.353 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[2]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.386      ; 0.926      ;
; 0.355 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[4]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.382      ; 0.924      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD1                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD1                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_WAIT                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_WAIT                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_FINISHED                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_FINISHED                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_done                                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_done                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR1                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR1                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[3]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[3]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[1]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[1]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[0]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[0]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[2]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[2]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF5                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF5                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF6                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF6                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_MRS                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_MRS                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT1                                                                                                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT1                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.359 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_first_ref_done                                                                                                                            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_first_ref_done                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.577      ;
; 0.364 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[21]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.394      ; 0.945      ;
; 0.371 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.590      ;
; 0.372 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[12]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[12]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.591      ;
; 0.372 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[14]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[14]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.591      ;
; 0.373 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[3]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[3]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[9]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[9]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[18]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[18]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.373 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[19]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[19]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.592      ;
; 0.374 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[5]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[5]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[0]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[0]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[1]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[1]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[10]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[10]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[11]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[11]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[15]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[15]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[2]                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3]                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[0]                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[1]                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.593      ;
; 0.374 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.592      ;
; 0.375 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[17]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[17]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[1]                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[2]                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 0.594      ;
; 0.375 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.593      ;
; 0.375 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.593      ;
; 0.376 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|start_rd_burst_q1                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|start_rd_burst_q2                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.061      ; 0.594      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.320 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[2]                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.884      ;
; 0.324 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[1]                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.888      ;
; 0.341 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[0]                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.377      ; 0.905      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[3]                                                                                                                               ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[3]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[17]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[17]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[18]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[18]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[22]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[22]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[21]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[21]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[23]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[23]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[31]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[31]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[17]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[17]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[18]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[18]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[19]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[19]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[21]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[21]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[22]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[22]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[23]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[23]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[5]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[5]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.078      ; 0.577      ;
; 0.343 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Reset                                                                                                                  ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Reset                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[2]                                                                                                                               ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[2]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[4]                                                                                                                               ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[4]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[11]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[11]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[25]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[25]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[26]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[26]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[20]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[20]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[24]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[24]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[20]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[20]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[24]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[24]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[25]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[25]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[0]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[0]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[0]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[0]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[1]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[1]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[1]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[1]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[2]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[2]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[3]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[3]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[29]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[29]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[27]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[27]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.344 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[28]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[28]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.577      ;
; 0.346 ; Delay_Gategenerator:inst4|Quantity[0]                                                                                                                                ; Delay_Gategenerator:inst4|Quantity[0]                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.580      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|SDRAM_Read.RD_ADDR_Data_1_H                                                                                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_Read.RD_ADDR_Data_1_H                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_RD_St_H                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_RD_St_H                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_Start                                                                                                                        ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_Start                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_RD_St_L                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_RD_St_L                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|SDRAM_Read_Data_Single_Update                                                                                                                ; PiLC_Firmware_1_3:inst1|SDRAM_Read_Data_Single_Update                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|IO_Status_counter[0]                                                                                                                         ; PiLC_Firmware_1_3:inst1|IO_Status_counter[0]                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Time1[0]                                                                                                                                   ; Delay_Gategenerator:inst4|Time1[0]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[31]_OTERM1                                                                                                                           ; Delay_Gategenerator:inst4|Delay[31]_OTERM1                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[24]_OTERM83                                                                                                                          ; Delay_Gategenerator:inst4|Delay[24]_OTERM83                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[23]_OTERM113                                                                                                                         ; Delay_Gategenerator:inst4|Delay[23]_OTERM113                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[22]_OTERM125                                                                                                                         ; Delay_Gategenerator:inst4|Delay[22]_OTERM125                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[21]_OTERM137                                                                                                                         ; Delay_Gategenerator:inst4|Delay[21]_OTERM137                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[20]_OTERM149                                                                                                                         ; Delay_Gategenerator:inst4|Delay[20]_OTERM149                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[19]_OTERM145                                                                                                                         ; Delay_Gategenerator:inst4|Delay[19]_OTERM145                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst4|Delay[18]_OTERM571                                                                                                                         ; Delay_Gategenerator:inst4|Delay[18]_OTERM571                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst|Gate                                                                                                                                        ; Delay_Gategenerator:inst|Gate                                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst|Gate_State.Wait_For_Start                                                                                                                   ; Delay_Gategenerator:inst|Gate_State.Wait_For_Start                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst|Delay[0]                                                                                                                                    ; Delay_Gategenerator:inst|Delay[0]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst|Delay[1]                                                                                                                                    ; Delay_Gategenerator:inst|Delay[1]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|EEPROM_EN                                                                                                                                    ; PiLC_Firmware_1_3:inst1|EEPROM_EN                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|Adr_Data[0]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|Adr_Data[0]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[6]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|NTP_Time[6]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[7]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|NTP_Time[7]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[8]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|NTP_Time[8]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[9]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|NTP_Time[9]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[10]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[10]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[11]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[11]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[12]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[12]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[13]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[13]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[14]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[14]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[15]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[15]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[16]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[16]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[17]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[17]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[18]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[18]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[19]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[19]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[20]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[20]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[21]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[21]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[23]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[23]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[24]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[24]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[25]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[25]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|NTP_Time[28]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[28]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|State_counter.WT_F_SPI_Trans                                                                                                                 ; PiLC_Firmware_1_3:inst1|State_counter.WT_F_SPI_Trans                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|Adr_Data[1]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|Adr_Data[1]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|Burst_Data[0]                                                                                                                                ; PiLC_Firmware_1_3:inst1|Burst_Data[0]                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|State_counter.S_B_Config                                                                                                                     ; PiLC_Firmware_1_3:inst1|State_counter.S_B_Config                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|Burst_FiFO_Counter[2]                                                                                                                        ; PiLC_Firmware_1_3:inst1|Burst_FiFO_Counter[2]                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|Burst_FiFO_Counter[1]                                                                                                                        ; PiLC_Firmware_1_3:inst1|Burst_FiFO_Counter[1]                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|Data_Ready                                                                                                                                   ; PiLC_Firmware_1_3:inst1|Data_Ready                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; Delay_Gategenerator:inst|Time1[0]                                                                                                                                    ; Delay_Gategenerator:inst|Time1[0]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[9]                                                                                                                               ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[9]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[10]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[10]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[12]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[12]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[9]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[9]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[10]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[10]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[12]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[12]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|PI_CMD_RDY                                                                                                                                   ; PiLC_Firmware_1_3:inst1|PI_CMD_RDY                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a0      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a0                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a4      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a4                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a3      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a3                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a1      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a1                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a2      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a2                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.062      ; 0.577      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'dram_clk'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node       ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.660 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[0]                                                                                                                                    ; DRAM_DQM[0]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 5.276      ;
; 1.709 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[8]                                                                                                                          ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.067      ;
; 1.725 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[4]                                                                                                                                   ; DRAM_ADDR[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.702      ; 5.337      ;
; 1.746 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[11]                                                                                                                         ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.104      ;
; 1.754 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[6]                                                                                                                          ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.112      ;
; 1.767 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[13]                                                                                                                         ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.125      ;
; 1.769 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[0]                                                                                                                                   ; DRAM_ADDR[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.702      ; 5.381      ;
; 1.779 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[12]                                                                                                                         ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.137      ;
; 1.787 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[1]                                                                                                                                   ; DRAM_ADDR[1]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.702      ; 5.399      ;
; 1.790 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[3]                                                                                                                                   ; DRAM_ADDR[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.702      ; 5.402      ;
; 1.792 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[4]                                                                                                                          ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.150      ;
; 1.794 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[0]                                                                                                                          ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.152      ;
; 1.796 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[1]                                                                                                                                    ; DRAM_DQM[1]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 5.412      ;
; 1.796 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[7]                                                                                                                                   ; DRAM_ADDR[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.703      ; 5.409      ;
; 1.798 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[11]                                                                                                                                  ; DRAM_ADDR[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.702      ; 5.410      ;
; 1.805 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[9]                                                                                                                          ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.163      ;
; 1.807 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[10]                                                                                                                         ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.165      ;
; 1.811 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[3]                                                                                                                          ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.169      ;
; 1.811 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[5]                                                                                                                          ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.169      ;
; 1.813 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[6]                                                                                                                                   ; DRAM_ADDR[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.703      ; 5.426      ;
; 1.814 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[1]                                                                                                                                     ; DRAM_BA[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.707      ; 5.431      ;
; 1.815 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[2]                                                                                                                              ; DRAM_RAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.702      ; 5.427      ;
; 1.825 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[2]                                                                                                                                   ; DRAM_ADDR[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.703      ; 5.438      ;
; 1.826 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[8]                                                                                                                                   ; DRAM_ADDR[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.703      ; 5.439      ;
; 1.827 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[7]                                                                                                                          ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.185      ;
; 1.838 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[1]                                                                                                                              ; DRAM_CAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.702      ; 5.450      ;
; 1.848 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[2]                                                                                                                          ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.206      ;
; 1.848 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[5]                                                                                                                                   ; DRAM_ADDR[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.702      ; 5.460      ;
; 1.850 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[1]                                                                                                                          ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.208      ;
; 1.872 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[0]                                                                                                                                     ; DRAM_BA[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.707      ; 5.489      ;
; 1.877 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[15]                                                                                                                         ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.235      ;
; 1.878 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[12]                                                                                                                                  ; DRAM_ADDR[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.702      ; 5.490      ;
; 1.883 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[10]                                                                                                                                  ; DRAM_ADDR[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.707      ; 5.500      ;
; 1.890 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[14]                                                                                                                         ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.448      ; 5.248      ;
; 1.900 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[9]                                                                                                                                   ; DRAM_ADDR[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.709      ; 5.519      ;
; 2.044 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[0]                                                                                                                              ; DRAM_WE_N     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.702      ; 5.656      ;
; 2.074 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.700      ; 5.684      ;
; 2.114 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.700      ; 5.724      ;
; 2.117 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM173                                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.688      ; 5.715      ;
; 2.165 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.688      ; 5.763      ;
; 2.173 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.700      ; 5.783      ;
; 2.219 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.512      ;
; 2.219 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.512      ;
; 2.229 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM175                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.688      ; 5.827      ;
; 2.248 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.700      ; 5.858      ;
; 2.304 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.597      ;
; 2.307 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM177                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.688      ; 5.905      ;
; 2.314 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.607      ;
; 2.319 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.612      ;
; 2.441 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.687      ; 6.038      ;
; 2.466 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.759      ;
; 2.548 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.841      ;
; 2.549 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.842      ;
; 2.553 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.846      ;
; 2.553 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.846      ;
; 2.553 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.846      ;
; 2.553 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.846      ;
; 2.567 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 6.183      ;
; 2.588 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.704      ; 6.202      ;
; 2.597 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.890      ;
; 2.597 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.890      ;
; 2.600 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.893      ;
; 2.600 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.383      ; 5.893      ;
; 2.673 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 6.289      ;
; 2.687 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 6.303      ;
; 2.741 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 6.357      ;
; 2.757 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 6.373      ;
; 2.798 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 6.414      ;
; 2.807 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 6.423      ;
; 2.807 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 6.423      ;
; 2.820 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 6.436      ;
; 2.822 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.704      ; 6.436      ;
; 2.823 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 6.439      ;
; 2.832 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.704      ; 6.446      ;
; 2.874 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.703      ; 6.487      ;
; 2.877 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 6.493      ;
; 2.877 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 6.493      ;
; 3.000 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 6.616      ;
; 3.176 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.706      ; 6.792      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                   ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 5.938 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram|ram_block11a0~portb_address_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.197      ; 4.287      ;
; 5.938 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.203      ; 4.293      ;
; 5.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.215      ; 4.294      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.886      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.886      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.886      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.886      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.886      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.886      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.886      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.886      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.886      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.889      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.889      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.889      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.886      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.886      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.889      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.889      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.889      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.886      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[4]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.895      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.895      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[3]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.895      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[2]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.895      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[1]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.895      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.889      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.889      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.889      ;
; 6.045 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.886      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.055     ; 3.894      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.064     ; 3.885      ;
; 6.046 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.061     ; 3.888      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM173                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.895      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM175                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.895      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.894      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.895      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.894      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.894      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.894      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.894      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.894      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.894      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.894      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.894      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.894      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.894      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.894      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.895      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.894      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.895      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.894      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.896      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[6]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.045     ; 3.896      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~0_OTERM183                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.895      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM177                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.895      ;
; 6.054 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.046     ; 3.895      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.960 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 3.562      ;
; 2.960 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 3.562      ;
; 2.960 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 3.562      ;
; 2.960 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 3.562      ;
; 2.960 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 3.562      ;
; 2.960 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 3.562      ;
; 2.960 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.445      ; 3.562      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM173                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.561      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM175                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.561      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.561      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.561      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.561      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~0_OTERM183                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.561      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM177                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.561      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.561      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~2_OTERM181                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.561      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.562      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.562      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.562      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.562      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.562      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.562      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.562      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.080      ; 3.562      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[5]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.561      ;
; 3.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.553      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.560      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.560      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.560      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.560      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.560      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.560      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.560      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.560      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.560      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.560      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.560      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.560      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.560      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 3.560      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.562      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[6]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.562      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.562      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.562      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.562      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.562      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.562      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.562      ;
; 3.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.079      ; 3.562      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.069      ; 3.560      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.551      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.552      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.552      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.552      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.552      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.552      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.552      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.552      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.552      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.552      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.551      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.551      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.551      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.551      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.551      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.551      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.555      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.554      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.554      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.554      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.554      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.554      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.554      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.554      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.554      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.555      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.555      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.554      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.554      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.552      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.551      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.060      ; 3.552      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.551      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.551      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.059      ; 3.551      ;
; 3.335 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.554      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
Worst Case Available Settling Time: 8.380 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-----------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                       ;
+------------+-----------------+---------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                        ; Note ;
+------------+-----------------+---------------------------------------------------+------+
; 129.02 MHz ; 129.02 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[1] ;      ;
; 184.37 MHz ; 184.37 MHz      ; inst2|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+---------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 1.099 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 1.242 ; 0.000         ;
; dram_clk                                          ; 4.148 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.292 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.297 ; 0.000         ;
; dram_clk                                          ; 1.448 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 6.364 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 2.671 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 3.019 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.738 ; 0.000         ;
; dram_clk                                          ; 6.000 ; 0.000         ;
; clk                                               ; 9.818 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                              ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.099 ; DRAM_DQ[1]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[1]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.479     ; 0.829      ;
; 1.099 ; DRAM_DQ[0]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[0]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.479     ; 0.829      ;
; 1.120 ; DRAM_DQ[3]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[3]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.458     ; 0.829      ;
; 1.126 ; DRAM_DQ[15]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[15]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.452     ; 0.829      ;
; 1.126 ; DRAM_DQ[4]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[4]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.452     ; 0.829      ;
; 1.129 ; DRAM_DQ[6]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[6]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.449     ; 0.829      ;
; 1.129 ; DRAM_DQ[5]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[5]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.449     ; 0.829      ;
; 1.144 ; DRAM_DQ[12]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[12]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.433     ; 0.830      ;
; 1.144 ; DRAM_DQ[7]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[7]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.433     ; 0.830      ;
; 1.145 ; DRAM_DQ[2]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[2]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.432     ; 0.830      ;
; 1.147 ; DRAM_DQ[14]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[14]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.430     ; 0.830      ;
; 1.147 ; DRAM_DQ[13]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[13]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.430     ; 0.830      ;
; 1.147 ; DRAM_DQ[11]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[11]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.430     ; 0.830      ;
; 1.147 ; DRAM_DQ[10]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[10]        ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.430     ; 0.830      ;
; 1.147 ; DRAM_DQ[9]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[9]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.430     ; 0.830      ;
; 1.147 ; DRAM_DQ[8]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[8]         ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -2.430     ; 0.830      ;
; 2.249 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.033      ; 7.779      ;
; 2.250 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.033      ; 7.778      ;
; 2.251 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.033      ; 7.777      ;
; 2.277 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.033      ; 7.751      ;
; 2.345 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.674      ;
; 2.346 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.673      ;
; 2.347 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.672      ;
; 2.373 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.646      ;
; 2.427 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.283     ; 7.285      ;
; 2.427 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.283     ; 7.285      ;
; 2.428 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.283     ; 7.284      ;
; 2.433 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.283     ; 7.279      ;
; 2.433 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.283     ; 7.279      ;
; 2.452 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.284     ; 7.259      ;
; 2.470 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.283     ; 7.242      ;
; 2.491 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.002      ; 7.506      ;
; 2.523 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.292     ; 7.180      ;
; 2.523 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.292     ; 7.180      ;
; 2.524 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.284     ; 7.187      ;
; 2.524 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.292     ; 7.179      ;
; 2.525 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.284     ; 7.186      ;
; 2.526 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.284     ; 7.185      ;
; 2.528 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.284     ; 7.183      ;
; 2.529 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.284     ; 7.182      ;
; 2.529 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.292     ; 7.174      ;
; 2.529 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.292     ; 7.174      ;
; 2.539 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.033      ; 7.489      ;
; 2.548 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.293     ; 7.154      ;
; 2.559 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.002      ; 7.438      ;
; 2.561 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.002      ; 7.436      ;
; 2.566 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.002      ; 7.431      ;
; 2.566 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.002      ; 7.431      ;
; 2.566 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.292     ; 7.137      ;
; 2.567 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.001     ; 7.427      ;
; 2.569 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.001     ; 7.425      ;
; 2.569 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.001     ; 7.425      ;
; 2.579 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.284     ; 7.132      ;
; 2.580 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.284     ; 7.131      ;
; 2.587 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.007     ; 7.401      ;
; 2.597 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.293     ; 7.105      ;
; 2.598 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.293     ; 7.104      ;
; 2.599 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.293     ; 7.103      ;
; 2.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.293     ; 7.101      ;
; 2.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.293     ; 7.100      ;
; 2.632 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.007     ; 7.356      ;
; 2.634 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.007     ; 7.354      ;
; 2.635 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.024      ; 7.384      ;
; 2.639 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.007     ; 7.349      ;
; 2.639 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.007     ; 7.349      ;
; 2.651 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 7.372      ;
; 2.652 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.028      ; 7.371      ;
; 2.656 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.256      ; 7.595      ;
; 2.657 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.256      ; 7.594      ;
; 2.658 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.256      ; 7.593      ;
; 2.663 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.010     ; 7.322      ;
; 2.665 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.010     ; 7.320      ;
; 2.665 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.010     ; 7.320      ;
; 2.666 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 7.575      ;
; 2.667 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 7.574      ;
; 2.668 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 7.573      ;
; 2.673 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.293     ; 7.029      ;
; 2.675 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.293     ; 7.027      ;
; 2.679 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.256      ; 7.572      ;
; 2.680 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.256      ; 7.571      ;
; 2.681 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.256      ; 7.570      ;
; 2.684 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.256      ; 7.567      ;
; 2.689 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.IDLE   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.278     ; 7.028      ;
; 2.694 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.246      ; 7.547      ;
; 2.707 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.256      ; 7.544      ;
; 2.720 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.027      ; 7.302      ;
; 2.747 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.019      ; 7.267      ;
; 2.748 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[18]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.019      ; 7.266      ;
; 2.765 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.IDLE   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.287     ; 6.943      ;
; 2.777 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.027      ; 7.245      ;
; 2.816 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.018      ; 7.197      ;
; 2.833 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.020      ; 7.182      ;
; 2.833 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.020      ; 7.182      ;
; 2.833 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.020      ; 7.182      ;
; 2.834 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 7.101      ;
; 2.834 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 7.101      ;
; 2.835 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 7.100      ;
; 2.840 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 7.095      ;
; 2.840 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.060     ; 7.095      ;
; 2.844 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.070     ; 7.081      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                           ;
+-------+-------------------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.242 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[30]_OTERM65      ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.273      ; 5.692      ;
; 1.243 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[30]_OTERM65      ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.273      ; 5.691      ;
; 1.255 ; PiLC_Firmware_1_3:inst1|Adr_Data[4]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.279      ; 5.685      ;
; 1.318 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.279      ; 5.622      ;
; 1.345 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.061     ; 5.255      ;
; 1.362 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.060     ; 5.239      ;
; 1.404 ; PiLC_Firmware_1_3:inst1|Adr_Data[1]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.281      ; 5.538      ;
; 1.453 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[18]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.578      ;
; 1.453 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[19]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.578      ;
; 1.453 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[20]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.578      ;
; 1.453 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[21]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.578      ;
; 1.453 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[22]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.578      ;
; 1.453 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[23]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.578      ;
; 1.453 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[24]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.578      ;
; 1.453 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[25]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.578      ;
; 1.453 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[26]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.578      ;
; 1.453 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[27]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.578      ;
; 1.453 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[28]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.578      ;
; 1.453 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[29]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.578      ;
; 1.453 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[30]           ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.578      ;
; 1.459 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[18]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.572      ;
; 1.459 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[19]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.572      ;
; 1.459 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[20]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.572      ;
; 1.459 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[21]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.572      ;
; 1.459 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[22]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.572      ;
; 1.459 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[23]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.572      ;
; 1.459 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[24]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.572      ;
; 1.459 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[25]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.572      ;
; 1.459 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[26]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.572      ;
; 1.459 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[27]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.572      ;
; 1.459 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[28]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.572      ;
; 1.459 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[29]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.572      ;
; 1.459 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[30]           ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.572      ;
; 1.461 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[18]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.231      ;
; 1.461 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[19]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.231      ;
; 1.461 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[20]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.231      ;
; 1.461 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[21]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.231      ;
; 1.461 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[22]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.231      ;
; 1.461 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[23]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.231      ;
; 1.461 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[24]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.231      ;
; 1.461 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[25]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.231      ;
; 1.461 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[26]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.231      ;
; 1.461 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[27]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.231      ;
; 1.461 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[28]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.231      ;
; 1.461 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[29]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.231      ;
; 1.461 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[30]           ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.031      ; 5.231      ;
; 1.462 ; Delay_Gategenerator:inst4|Delay[21]_OTERM139_OTERM551 ; Delay_Gategenerator:inst4|Delay[5]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.055     ; 5.144      ;
; 1.466 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.060     ; 5.135      ;
; 1.471 ; PiLC_Firmware_1_3:inst1|Adr_Data[3]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.279      ; 5.469      ;
; 1.471 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.060     ; 5.130      ;
; 1.474 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.060     ; 5.127      ;
; 1.476 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[18]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.217      ;
; 1.476 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[19]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.217      ;
; 1.476 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[20]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.217      ;
; 1.476 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[21]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.217      ;
; 1.476 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[22]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.217      ;
; 1.476 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[23]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.217      ;
; 1.476 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[24]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.217      ;
; 1.476 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[25]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.217      ;
; 1.476 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[26]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.217      ;
; 1.476 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[27]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.217      ;
; 1.476 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[28]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.217      ;
; 1.476 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[29]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.217      ;
; 1.476 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[30]           ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.032      ; 5.217      ;
; 1.484 ; Delay_Gategenerator:inst4|Time1[24]_OTERM503          ; Delay_Gategenerator:inst4|Quantity[4]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.059     ; 5.118      ;
; 1.495 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[17] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.061     ; 5.105      ;
; 1.499 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.061     ; 5.101      ;
; 1.500 ; Delay_Gategenerator:inst4|Time1[24]_OTERM503          ; Delay_Gategenerator:inst4|Quantity[12]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.059     ; 5.102      ;
; 1.500 ; Delay_Gategenerator:inst4|Time1[24]_OTERM503          ; Delay_Gategenerator:inst4|Quantity[13]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.059     ; 5.102      ;
; 1.500 ; Delay_Gategenerator:inst4|Time1[24]_OTERM503          ; Delay_Gategenerator:inst4|Quantity[14]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.059     ; 5.102      ;
; 1.500 ; Delay_Gategenerator:inst4|Time1[24]_OTERM503          ; Delay_Gategenerator:inst4|Quantity[15]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.059     ; 5.102      ;
; 1.500 ; Delay_Gategenerator:inst4|Time1[24]_OTERM503          ; Delay_Gategenerator:inst4|Quantity[24]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.059     ; 5.102      ;
; 1.500 ; Delay_Gategenerator:inst4|Time1[24]_OTERM503          ; Delay_Gategenerator:inst4|Quantity[27]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.059     ; 5.102      ;
; 1.500 ; Delay_Gategenerator:inst4|Time1[24]_OTERM503          ; Delay_Gategenerator:inst4|Quantity[25]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.059     ; 5.102      ;
; 1.500 ; Delay_Gategenerator:inst4|Time1[24]_OTERM503          ; Delay_Gategenerator:inst4|Quantity[26]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.059     ; 5.102      ;
; 1.500 ; Delay_Gategenerator:inst4|Time1[24]_OTERM503          ; Delay_Gategenerator:inst4|Quantity[30]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.059     ; 5.102      ;
; 1.500 ; Delay_Gategenerator:inst4|Time1[24]_OTERM503          ; Delay_Gategenerator:inst4|Quantity[28]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.059     ; 5.102      ;
; 1.500 ; Delay_Gategenerator:inst4|Time1[24]_OTERM503          ; Delay_Gategenerator:inst4|Quantity[29]   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.059     ; 5.102      ;
; 1.509 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.061     ; 5.091      ;
; 1.511 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[0]_OTERM67       ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.274      ; 5.424      ;
; 1.512 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[0]_OTERM67       ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.274      ; 5.423      ;
; 1.512 ; PiLC_Firmware_1_3:inst1|Adr_Data[1]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.281      ; 5.430      ;
; 1.524 ; PiLC_Firmware_1_3:inst1|Adr_Data[4]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.264      ; 5.401      ;
; 1.526 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[25] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.060     ; 5.075      ;
; 1.526 ; PiLC_Firmware_1_3:inst1|Adr_Data[4]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.061     ; 5.074      ;
; 1.533 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.232      ; 5.360      ;
; 1.535 ; PiLC_Firmware_1_3:inst1|PiLC_Time_Flow.Init           ; PiLC_Firmware_1_3:inst1|Add7~62_OTERM973 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.083     ; 5.043      ;
; 1.543 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.274      ; 5.392      ;
; 1.543 ; PiLC_Firmware_1_3:inst1|Adr_Data[4]                   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.060     ; 5.058      ;
; 1.547 ; Delay_Gategenerator:inst4|Time1[30]                   ; Delay_Gategenerator:inst4|Quantity[4]    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.387     ; 4.727      ;
; 1.556 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[18]           ; Delay_Gategenerator:inst|Time1[29]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.475      ;
; 1.556 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[19]           ; Delay_Gategenerator:inst|Time1[29]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.475      ;
; 1.556 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[20]           ; Delay_Gategenerator:inst|Time1[29]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.475      ;
; 1.556 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[21]           ; Delay_Gategenerator:inst|Time1[29]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.475      ;
; 1.556 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[22]           ; Delay_Gategenerator:inst|Time1[29]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.475      ;
; 1.556 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[23]           ; Delay_Gategenerator:inst|Time1[29]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.475      ;
; 1.556 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[24]           ; Delay_Gategenerator:inst|Time1[29]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.475      ;
; 1.556 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[25]           ; Delay_Gategenerator:inst|Time1[29]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.475      ;
; 1.556 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[26]           ; Delay_Gategenerator:inst|Time1[29]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.475      ;
; 1.556 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[27]           ; Delay_Gategenerator:inst|Time1[29]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.370      ; 5.475      ;
+-------+-------------------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'dram_clk'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node       ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 4.148 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.253      ; 6.495      ;
; 4.269 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.254      ; 6.375      ;
; 4.387 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.254      ; 6.257      ;
; 4.392 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.254      ; 6.252      ;
; 4.508 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.254      ; 6.136      ;
; 4.511 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.254      ; 6.133      ;
; 4.515 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.254      ; 6.129      ;
; 4.518 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.254      ; 6.126      ;
; 4.535 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.254      ; 6.109      ;
; 4.540 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.254      ; 6.104      ;
; 4.547 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.249      ; 6.092      ;
; 4.596 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.249      ; 6.043      ;
; 4.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.249      ; 6.032      ;
; 4.618 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.725      ;
; 4.618 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.725      ;
; 4.623 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.253      ; 6.020      ;
; 4.635 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.254      ; 6.009      ;
; 4.637 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.706      ;
; 4.637 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.706      ;
; 4.660 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.683      ;
; 4.660 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.683      ;
; 4.660 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.683      ;
; 4.660 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.683      ;
; 4.660 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.254      ; 5.984      ;
; 4.665 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.678      ;
; 4.666 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.677      ;
; 4.742 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.245      ; 5.893      ;
; 4.787 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.254      ; 5.857      ;
; 4.801 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.542      ;
; 4.823 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.249      ; 5.816      ;
; 4.825 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.245      ; 5.810      ;
; 4.876 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.467      ;
; 4.881 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.462      ;
; 4.881 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.245      ; 5.754      ;
; 4.890 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.453      ;
; 4.918 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.245      ; 5.717      ;
; 4.923 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.232      ; 5.699      ;
; 5.023 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.320      ;
; 5.023 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.953      ; 5.320      ;
; 5.071 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM177                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.232      ; 5.551      ;
; 5.149 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM175                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.232      ; 5.473      ;
; 5.221 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[0]                                                                                                                              ; DRAM_WE_N     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.247      ; 5.416      ;
; 5.237 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.232      ; 5.385      ;
; 5.281 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM173                                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.232      ; 5.341      ;
; 5.435 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[12]                                                                                                                                  ; DRAM_ADDR[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.247      ; 5.202      ;
; 5.451 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[10]                                                                                                                                  ; DRAM_ADDR[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.255      ; 5.194      ;
; 5.453 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[6]                                                                                                                                   ; DRAM_ADDR[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.249      ; 5.186      ;
; 5.454 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[9]                                                                                                                                   ; DRAM_ADDR[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.257      ; 5.193      ;
; 5.493 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[1]                                                                                                                              ; DRAM_CAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.247      ; 5.144      ;
; 5.506 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[2]                                                                                                                              ; DRAM_RAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.247      ; 5.131      ;
; 5.511 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[1]                                                                                                                                   ; DRAM_ADDR[1]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.247      ; 5.126      ;
; 5.523 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[0]                                                                                                                                     ; DRAM_BA[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.255      ; 5.122      ;
; 5.524 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[15]                                                                                                                         ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.897      ;
; 5.533 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[2]                                                                                                                                   ; DRAM_ADDR[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.249      ; 5.106      ;
; 5.534 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[14]                                                                                                                         ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.887      ;
; 5.534 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[8]                                                                                                                                   ; DRAM_ADDR[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.249      ; 5.105      ;
; 5.537 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[5]                                                                                                                                   ; DRAM_ADDR[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.247      ; 5.100      ;
; 5.549 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[10]                                                                                                                         ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.872      ;
; 5.556 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[11]                                                                                                                                  ; DRAM_ADDR[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.247      ; 5.081      ;
; 5.557 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[9]                                                                                                                          ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.864      ;
; 5.558 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[1]                                                                                                                          ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.863      ;
; 5.563 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[7]                                                                                                                                   ; DRAM_ADDR[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.249      ; 5.076      ;
; 5.569 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[3]                                                                                                                                   ; DRAM_ADDR[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.247      ; 5.068      ;
; 5.573 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[2]                                                                                                                          ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.848      ;
; 5.577 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[1]                                                                                                                                    ; DRAM_DQM[1]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.251      ; 5.064      ;
; 5.583 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[1]                                                                                                                                     ; DRAM_BA[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.255      ; 5.062      ;
; 5.586 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[5]                                                                                                                          ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.835      ;
; 5.592 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[0]                                                                                                                                   ; DRAM_ADDR[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.247      ; 5.045      ;
; 5.595 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[7]                                                                                                                          ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.826      ;
; 5.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[3]                                                                                                                          ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.820      ;
; 5.605 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[0]                                                                                                                          ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.816      ;
; 5.609 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[4]                                                                                                                          ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.812      ;
; 5.624 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[6]                                                                                                                          ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.797      ;
; 5.644 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[4]                                                                                                                                   ; DRAM_ADDR[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.247      ; 4.993      ;
; 5.646 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[12]                                                                                                                         ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.775      ;
; 5.648 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[13]                                                                                                                         ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.773      ;
; 5.662 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[11]                                                                                                                         ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.759      ;
; 5.694 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[8]                                                                                                                          ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.031      ; 4.727      ;
; 5.719 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[0]                                                                                                                                    ; DRAM_DQM[0]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 2.251      ; 4.922      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.292 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[6]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 0.815      ;
; 0.292 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[19]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 0.807      ;
; 0.293 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[11]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 0.808      ;
; 0.294 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[17]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 0.817      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.068      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE1                                                                                                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE1                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.300 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.067      ; 0.511      ;
; 0.302 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[14]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 0.825      ;
; 0.310 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[8]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 0.825      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_WAIT                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_WAIT                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_FINISHED                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_FINISHED                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_done                                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_done                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[7]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 0.828      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD1                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD1                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR1                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR1                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[3]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[3]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[1]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[1]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[0]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[0]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[2]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[2]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF5                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF5                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF6                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF6                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_MRS                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_MRS                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT1                                                                                                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT1                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.313 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_first_ref_done                                                                                                                            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_first_ref_done                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.511      ;
; 0.315 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[13]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 0.838      ;
; 0.317 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[5]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_datain_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.345      ; 0.831      ;
; 0.322 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[20]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 0.837      ;
; 0.323 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[0]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 0.846      ;
; 0.329 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[12]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 0.852      ;
; 0.330 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[18]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 0.853      ;
; 0.331 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 0.531      ;
; 0.331 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.530      ;
; 0.331 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.530      ;
; 0.332 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[4]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_datain_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 0.847      ;
; 0.333 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.340      ; 0.842      ;
; 0.334 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[16]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.354      ; 0.857      ;
; 0.338 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[14]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[14]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.338 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[19]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[19]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.537      ;
; 0.339 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[9]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[9]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[10]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[10]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[12]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[12]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.537      ;
; 0.339 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[18]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[18]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.339 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[0]                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[1]                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.538      ;
; 0.340 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[5]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[5]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[0]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[0]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[3]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[3]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[11]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[11]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[15]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[15]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[17]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[17]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|start_rd_burst_q1                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|start_rd_burst_q2                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[2]                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3]                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[1]                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[2]                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.055      ; 0.539      ;
; 0.340 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.340 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.538      ;
; 0.341 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[1]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[1]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.539      ;
; 0.341 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.539      ;
; 0.342 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF5                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.540      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[2]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.346      ; 0.858      ;
; 0.343 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF5                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF6                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.054      ; 0.541      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.297 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[3]                                                                                                                               ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[3]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[31]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[31]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.511      ;
; 0.298 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Reset                                                                                                                  ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Reset                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[25]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[25]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[26]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[26]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[20]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[20]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[17]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[17]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[18]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[18]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[24]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[24]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[22]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[22]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[21]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[21]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[23]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[23]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[17]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[17]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[18]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[18]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[19]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[19]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[20]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[20]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[21]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[21]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[22]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[22]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[23]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[23]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[24]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[24]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[25]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[25]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.298 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[5]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[5]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[0]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[0]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[0]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[0]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[1]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[1]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[1]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[1]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[2]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[2]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[3]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[3]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[2]                                                                                                                               ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[2]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[4]                                                                                                                               ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[4]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[11]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[11]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[29]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[29]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[27]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[27]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.299 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[28]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[28]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.511      ;
; 0.307 ; Delay_Gategenerator:inst4|Quantity[0]                                                                                                                                ; Delay_Gategenerator:inst4|Quantity[0]                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.519      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[2]                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.337      ; 0.817      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|SDRAM_Read_ADDR_In[31]                                                                                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_Read_ADDR_In[31]                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|IO_Event_Out                                                                                                                                 ; PiLC_Firmware_1_3:inst1|IO_Event_Out                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Start                                                                                                                  ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Start                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Gate_Delay                                                                                                             ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Gate_Delay                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Time                                                                                                                   ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Time                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst4|Delay[0]                                                                                                                                   ; Delay_Gategenerator:inst4|Delay[0]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst4|Delay[1]                                                                                                                                   ; Delay_Gategenerator:inst4|Delay[1]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst4|Delay[23]_OTERM113                                                                                                                         ; Delay_Gategenerator:inst4|Delay[23]_OTERM113                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst4|Delay[22]_OTERM125                                                                                                                         ; Delay_Gategenerator:inst4|Delay[22]_OTERM125                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst4|Delay[21]_OTERM137                                                                                                                         ; Delay_Gategenerator:inst4|Delay[21]_OTERM137                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst4|Delay[20]_OTERM149                                                                                                                         ; Delay_Gategenerator:inst4|Delay[20]_OTERM149                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst|Gate_State.Wait_For_Gate_Delay                                                                                                              ; Delay_Gategenerator:inst|Gate_State.Wait_For_Gate_Delay                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst|Gate_State.Wait_For_Time                                                                                                                    ; Delay_Gategenerator:inst|Gate_State.Wait_For_Time                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst4|Freerun_Gate_Start                                                                                                                         ; Delay_Gategenerator:inst4|Freerun_Gate_Start                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst4|Trigger_Gate_Start                                                                                                                         ; Delay_Gategenerator:inst4|Trigger_Gate_Start                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|EEPROM_EN                                                                                                                                    ; PiLC_Firmware_1_3:inst1|EEPROM_EN                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|Adr_Data[0]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|Adr_Data[0]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[12]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[12]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[15]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[15]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[16]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[16]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[17]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[17]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[18]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[18]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[19]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[19]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[20]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[20]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[21]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[21]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[22]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[22]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[23]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[23]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[24]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[24]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[25]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[25]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[26]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[26]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[28]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[28]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|NTP_Time[29]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[29]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|Burst_Data[0]                                                                                                                                ; PiLC_Firmware_1_3:inst1|Burst_Data[0]                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|State_counter.S_B_Config                                                                                                                     ; PiLC_Firmware_1_3:inst1|State_counter.S_B_Config                                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|Burst_FiFO_Counter[2]                                                                                                                        ; PiLC_Firmware_1_3:inst1|Burst_FiFO_Counter[2]                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|Burst_FiFO_Counter[1]                                                                                                                        ; PiLC_Firmware_1_3:inst1|Burst_FiFO_Counter[1]                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; Delay_Gategenerator:inst|Time1[0]                                                                                                                                    ; Delay_Gategenerator:inst|Time1[0]                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.311 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[4]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[4]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.056      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|PI_CMD_RDY                                                                                                                                   ; PiLC_Firmware_1_3:inst1|PI_CMD_RDY                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a0      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a0                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a4      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a4                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a3      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a3                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a1      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a1                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a2      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_ljc:wrptr_g1p|counter8a2                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[5]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[5]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[8]                                                                                                                               ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[8]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[9]                                                                                                                               ; PiLC_Firmware_1_3:inst1|PiLC_Time_e[9]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[10]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[10]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[10]                                                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[10]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[12]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[12]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[12]                                                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[12]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[13]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[13]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[13]                                                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[13]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[14]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[14]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[14]                                                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[14]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[15]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[15]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[15]                                                                                                                          ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[15]                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.055      ; 0.511      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'dram_clk'                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node       ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 1.448 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[0]                                                                                                                                    ; DRAM_DQM[0]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.364      ; 4.722      ;
; 1.465 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[8]                                                                                                                          ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.515      ;
; 1.503 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[12]                                                                                                                         ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.553      ;
; 1.504 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[6]                                                                                                                          ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.554      ;
; 1.512 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[11]                                                                                                                         ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.562      ;
; 1.521 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[13]                                                                                                                         ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.571      ;
; 1.523 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[4]                                                                                                                          ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.573      ;
; 1.529 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[4]                                                                                                                                   ; DRAM_ADDR[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.359      ; 4.798      ;
; 1.544 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[0]                                                                                                                          ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.594      ;
; 1.546 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[1]                                                                                                                                     ; DRAM_BA[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.367      ; 4.823      ;
; 1.560 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[5]                                                                                                                          ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.610      ;
; 1.581 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[11]                                                                                                                                  ; DRAM_ADDR[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.359      ; 4.850      ;
; 1.584 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[1]                                                                                                                                   ; DRAM_ADDR[1]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.359      ; 4.853      ;
; 1.587 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[7]                                                                                                                                   ; DRAM_ADDR[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.362      ; 4.859      ;
; 1.588 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[3]                                                                                                                          ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.638      ;
; 1.588 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[1]                                                                                                                                    ; DRAM_DQM[1]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.364      ; 4.862      ;
; 1.589 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[9]                                                                                                                          ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.639      ;
; 1.595 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[7]                                                                                                                          ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.645      ;
; 1.595 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[0]                                                                                                                                   ; DRAM_ADDR[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.359      ; 4.864      ;
; 1.596 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[10]                                                                                                                         ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.646      ;
; 1.596 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[3]                                                                                                                                   ; DRAM_ADDR[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.359      ; 4.865      ;
; 1.597 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[2]                                                                                                                          ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.647      ;
; 1.608 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[1]                                                                                                                          ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.658      ;
; 1.615 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[6]                                                                                                                                   ; DRAM_ADDR[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.361      ; 4.886      ;
; 1.623 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[2]                                                                                                                                   ; DRAM_ADDR[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.362      ; 4.895      ;
; 1.623 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[8]                                                                                                                                   ; DRAM_ADDR[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.362      ; 4.895      ;
; 1.637 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[5]                                                                                                                                   ; DRAM_ADDR[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.359      ; 4.906      ;
; 1.640 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[2]                                                                                                                              ; DRAM_RAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.359      ; 4.909      ;
; 1.642 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[15]                                                                                                                         ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.692      ;
; 1.659 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[0]                                                                                                                                     ; DRAM_BA[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.367      ; 4.936      ;
; 1.661 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[14]                                                                                                                         ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.140      ; 4.711      ;
; 1.668 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[1]                                                                                                                              ; DRAM_CAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.359      ; 4.937      ;
; 1.680 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[12]                                                                                                                                  ; DRAM_ADDR[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.359      ; 4.949      ;
; 1.690 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[10]                                                                                                                                  ; DRAM_ADDR[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.367      ; 4.967      ;
; 1.714 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[9]                                                                                                                                   ; DRAM_ADDR[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.369      ; 4.993      ;
; 1.832 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.358      ; 5.100      ;
; 1.845 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[0]                                                                                                                              ; DRAM_WE_N     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.359      ; 5.114      ;
; 1.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.358      ; 5.121      ;
; 1.886 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM173                                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.345      ; 5.141      ;
; 1.891 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.345      ; 5.146      ;
; 1.921 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.358      ; 5.189      ;
; 1.973 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 4.961      ;
; 1.973 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 4.961      ;
; 1.991 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.358      ; 5.259      ;
; 1.992 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM175                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.345      ; 5.247      ;
; 2.059 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM177                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.345      ; 5.314      ;
; 2.069 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 5.057      ;
; 2.079 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 5.067      ;
; 2.084 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 5.072      ;
; 2.144 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.345      ; 5.399      ;
; 2.212 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 5.200      ;
; 2.230 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.366      ; 5.506      ;
; 2.250 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.362      ; 5.522      ;
; 2.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 5.287      ;
; 2.299 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 5.287      ;
; 2.304 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 5.292      ;
; 2.304 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 5.292      ;
; 2.304 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 5.292      ;
; 2.304 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 5.292      ;
; 2.324 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.366      ; 5.600      ;
; 2.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 5.314      ;
; 2.326 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 5.314      ;
; 2.327 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 5.315      ;
; 2.327 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.078      ; 5.315      ;
; 2.343 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.366      ; 5.619      ;
; 2.401 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.366      ; 5.677      ;
; 2.403 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.366      ; 5.679      ;
; 2.441 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.366      ; 5.717      ;
; 2.444 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.366      ; 5.720      ;
; 2.444 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.366      ; 5.720      ;
; 2.462 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.366      ; 5.738      ;
; 2.464 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.366      ; 5.740      ;
; 2.482 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.362      ; 5.754      ;
; 2.491 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.362      ; 5.763      ;
; 2.512 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.366      ; 5.788      ;
; 2.513 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.366      ; 5.789      ;
; 2.515 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.361      ; 5.786      ;
; 2.621 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.366      ; 5.897      ;
; 2.786 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 2.366      ; 6.062      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 6.364 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram|ram_block11a0~portb_address_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.169      ; 3.825      ;
; 6.366 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.178      ; 3.832      ;
; 6.375 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.187      ; 3.832      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.462      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.462      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.462      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.462      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.462      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.462      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.462      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.462      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.462      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.462      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.462      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.462      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.465      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.462      ;
; 6.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.056     ; 3.465      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 3.472      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.059     ; 3.461      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.466      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.465      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.465      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.465      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.465      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.465      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.465      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.465      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.465      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.466      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.466      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.465      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.465      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.465      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.465      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.466      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.466      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.466      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[4]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.472      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.472      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[3]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.472      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[2]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.472      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[1]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.472      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.466      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.466      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.053     ; 3.466      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.465      ;
; 6.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.054     ; 3.465      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.471      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.471      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.471      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.471      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.471      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.471      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.471      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.471      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.471      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.471      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.471      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.471      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.471      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.040     ; 3.471      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.473      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[6]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.473      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.473      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.473      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.473      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.473      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.473      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.473      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.038     ; 3.473      ;
; 6.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 3.464      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 2.671 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 3.214      ;
; 2.671 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 3.214      ;
; 2.671 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 3.214      ;
; 2.671 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 3.214      ;
; 2.671 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 3.214      ;
; 2.671 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 3.214      ;
; 2.671 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.399      ; 3.214      ;
; 2.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.212      ;
; 2.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.212      ;
; 2.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.212      ;
; 2.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.212      ;
; 2.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.212      ;
; 2.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.212      ;
; 2.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.212      ;
; 2.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.212      ;
; 2.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.212      ;
; 2.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.212      ;
; 2.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.212      ;
; 2.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.212      ;
; 2.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.212      ;
; 2.997 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.071      ; 3.212      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM173                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM175                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[6]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~0_OTERM183                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM177                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~2_OTERM181                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.998 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[5]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.214      ;
; 2.999 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.215      ;
; 2.999 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.215      ;
; 2.999 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.215      ;
; 2.999 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.215      ;
; 2.999 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.215      ;
; 2.999 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.215      ;
; 2.999 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.215      ;
; 2.999 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 3.215      ;
; 2.999 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.063      ; 3.206      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 3.202      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.203      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.203      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.203      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.203      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.203      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.203      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.203      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.203      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.203      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 3.202      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 3.202      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 3.202      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 3.202      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 3.202      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 3.202      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.214      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.214      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.214      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.214      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.214      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.203      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 3.202      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.051      ; 3.203      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 3.202      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 3.202      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 3.202      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.056      ; 3.208      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.214      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.214      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.214      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.214      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.062      ; 3.214      ;
; 3.008 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 3.202      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
Worst Case Available Settling Time: 8.861 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 1.977 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 3.108 ; 0.000         ;
; dram_clk                                          ; 5.748 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                         ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.140 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.156 ; 0.000         ;
; dram_clk                                          ; 0.522 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                     ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 7.557 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                      ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 1.746 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+---------------------------------------------------+-------+---------------+
; Clock                                             ; Slack ; End Point TNS ;
+---------------------------------------------------+-------+---------------+
; inst2|altpll_component|auto_generated|pll1|clk[0] ; 3.084 ; 0.000         ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; 4.750 ; 0.000         ;
; dram_clk                                          ; 6.000 ; 0.000         ;
; clk                                               ; 9.587 ; 0.000         ;
+---------------------------------------------------+-------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                            ; To Node                                                           ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.977 ; DRAM_DQ[1]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[1]      ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.737     ; 0.734      ;
; 1.977 ; DRAM_DQ[0]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[0]      ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.737     ; 0.734      ;
; 1.991 ; DRAM_DQ[3]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[3]      ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.723     ; 0.734      ;
; 1.996 ; DRAM_DQ[15]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[15]     ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 0.734      ;
; 1.996 ; DRAM_DQ[4]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[4]      ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.718     ; 0.734      ;
; 1.999 ; DRAM_DQ[6]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[6]      ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.715     ; 0.734      ;
; 1.999 ; DRAM_DQ[5]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[5]      ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.715     ; 0.734      ;
; 2.003 ; DRAM_DQ[12]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[12]     ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.710     ; 0.734      ;
; 2.005 ; DRAM_DQ[7]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[7]      ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.708     ; 0.734      ;
; 2.005 ; DRAM_DQ[2]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[2]      ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.708     ; 0.734      ;
; 2.006 ; DRAM_DQ[8]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[8]      ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.707     ; 0.734      ;
; 2.007 ; DRAM_DQ[14]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[14]     ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.706     ; 0.734      ;
; 2.007 ; DRAM_DQ[13]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[13]     ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.706     ; 0.734      ;
; 2.007 ; DRAM_DQ[11]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[11]     ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.706     ; 0.734      ;
; 2.007 ; DRAM_DQ[10]                                                                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[10]     ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.706     ; 0.734      ;
; 2.007 ; DRAM_DQ[9]                                                                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|dram_data_in_q[9]      ; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -1.706     ; 0.734      ;
; 5.288 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.008      ; 4.707      ;
; 5.288 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.008      ; 4.707      ;
; 5.289 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.008      ; 4.706      ;
; 5.291 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 4.840      ;
; 5.291 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 4.840      ;
; 5.292 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 4.839      ;
; 5.318 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.008      ; 4.677      ;
; 5.321 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 4.810      ;
; 5.347 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.001      ; 4.641      ;
; 5.347 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.001      ; 4.641      ;
; 5.348 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.001      ; 4.640      ;
; 5.368 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.769      ;
; 5.368 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.769      ;
; 5.369 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.768      ;
; 5.377 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.001      ; 4.611      ;
; 5.383 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.754      ;
; 5.383 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.754      ;
; 5.384 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.753      ;
; 5.398 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.739      ;
; 5.413 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.724      ;
; 5.424 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.183     ; 4.380      ;
; 5.425 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.183     ; 4.379      ;
; 5.426 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.183     ; 4.378      ;
; 5.427 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.183     ; 4.377      ;
; 5.427 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 4.513      ;
; 5.428 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.183     ; 4.376      ;
; 5.428 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 4.512      ;
; 5.429 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 4.511      ;
; 5.430 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 4.510      ;
; 5.431 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.011     ; 4.545      ;
; 5.431 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 4.509      ;
; 5.434 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.125      ; 4.678      ;
; 5.435 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 4.368      ;
; 5.438 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 4.501      ;
; 5.448 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.183     ; 4.356      ;
; 5.451 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.047     ; 4.489      ;
; 5.463 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.011     ; 4.513      ;
; 5.465 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.011     ; 4.511      ;
; 5.465 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.011     ; 4.511      ;
; 5.466 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.125      ; 4.646      ;
; 5.468 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.125      ; 4.644      ;
; 5.468 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.125      ; 4.644      ;
; 5.471 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.011     ; 4.505      ;
; 5.472 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 4.331      ;
; 5.473 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.008      ; 4.522      ;
; 5.474 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[16] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.125      ; 4.638      ;
; 5.475 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[13] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 4.464      ;
; 5.476 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.144      ; 4.655      ;
; 5.477 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 4.326      ;
; 5.477 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 4.326      ;
; 5.477 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 4.326      ;
; 5.478 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.184     ; 4.325      ;
; 5.480 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[14] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 4.459      ;
; 5.480 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 4.459      ;
; 5.480 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 4.459      ;
; 5.481 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[15] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.048     ; 4.458      ;
; 5.483 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.314      ;
; 5.484 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.313      ;
; 5.485 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.312      ;
; 5.486 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.311      ;
; 5.487 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.310      ;
; 5.490 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.018     ; 4.479      ;
; 5.494 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.191     ; 4.302      ;
; 5.504 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 4.442      ;
; 5.505 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 4.441      ;
; 5.506 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[19] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 4.440      ;
; 5.507 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 4.439      ;
; 5.507 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.190     ; 4.290      ;
; 5.508 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.041     ; 4.438      ;
; 5.511 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[17] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.131      ; 4.607      ;
; 5.512 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.018     ; 4.457      ;
; 5.514 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.157      ; 4.630      ;
; 5.514 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.157      ; 4.630      ;
; 5.514 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.018     ; 4.455      ;
; 5.514 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.018     ; 4.455      ;
; 5.515 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.157      ; 4.629      ;
; 5.515 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|next_user_cmd_addr[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.042     ; 4.430      ;
; 5.516 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.621      ;
; 5.516 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.621      ;
; 5.516 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.157      ; 4.628      ;
; 5.516 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.157      ; 4.628      ;
; 5.517 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.150      ; 4.620      ;
; 5.517 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.156      ; 4.626      ;
; 5.517 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.156      ; 4.626      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                      ;
+-------+--------------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                  ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 3.108 ; PiLC_Firmware_1_3:inst1|Adr_Data[4]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.162      ; 3.707      ;
; 3.204 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.162      ; 3.611      ;
; 3.207 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[30]_OTERM65 ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.163      ; 3.609      ;
; 3.210 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[30]_OTERM65 ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.163      ; 3.606      ;
; 3.224 ; PiLC_Firmware_1_3:inst1|Adr_Data[1]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.162      ; 3.591      ;
; 3.233 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.038     ; 3.382      ;
; 3.235 ; PiLC_Firmware_1_3:inst1|Adr_Data[3]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.162      ; 3.580      ;
; 3.238 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.376      ;
; 3.274 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[18]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.584      ;
; 3.274 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[19]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.584      ;
; 3.274 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[20]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.584      ;
; 3.274 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[21]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.584      ;
; 3.274 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[22]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.584      ;
; 3.274 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[23]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.584      ;
; 3.274 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[24]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.584      ;
; 3.274 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[25]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.584      ;
; 3.274 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[26]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.584      ;
; 3.274 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[27]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.584      ;
; 3.274 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[28]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.584      ;
; 3.274 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[29]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.584      ;
; 3.274 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[30]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.584      ;
; 3.274 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.038     ; 3.341      ;
; 3.275 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[24] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.038     ; 3.340      ;
; 3.297 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[18]      ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.005      ; 3.361      ;
; 3.297 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[19]      ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.005      ; 3.361      ;
; 3.297 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[20]      ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.005      ; 3.361      ;
; 3.297 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[21]      ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.005      ; 3.361      ;
; 3.297 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[22]      ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.005      ; 3.361      ;
; 3.297 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[23]      ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.005      ; 3.361      ;
; 3.297 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[24]      ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.005      ; 3.361      ;
; 3.297 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[25]      ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.005      ; 3.361      ;
; 3.297 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[26]      ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.005      ; 3.361      ;
; 3.297 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[27]      ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.005      ; 3.361      ;
; 3.297 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[28]      ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.005      ; 3.361      ;
; 3.297 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[29]      ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.005      ; 3.361      ;
; 3.297 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[30]      ; Delay_Gategenerator:inst4|Time1[28]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.005      ; 3.361      ;
; 3.299 ; PiLC_Firmware_1_3:inst1|Adr_Data[1]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[3]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.162      ; 3.516      ;
; 3.304 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[11] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.165      ; 3.514      ;
; 3.306 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[29] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.038     ; 3.309      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[0]       ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[1]       ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[2]       ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[3]       ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[4]       ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[5]       ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[6]       ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[7]       ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[8]       ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[9]       ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[10]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[11]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[12]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[13]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[14]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[15]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[16]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.318 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[17]      ; Delay_Gategenerator:inst|Time1[30]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.212      ; 3.547      ;
; 3.328 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[16] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.286      ;
; 3.330 ; PiLC_Firmware_1_3:inst1|Adr_Data[4]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[2]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.158      ; 3.481      ;
; 3.331 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[18]      ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.195      ; 3.517      ;
; 3.331 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[19]      ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.195      ; 3.517      ;
; 3.331 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[20]      ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.195      ; 3.517      ;
; 3.331 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[21]      ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.195      ; 3.517      ;
; 3.331 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[22]      ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.195      ; 3.517      ;
; 3.331 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[23]      ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.195      ; 3.517      ;
; 3.331 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[24]      ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.195      ; 3.517      ;
; 3.331 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[25]      ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.195      ; 3.517      ;
; 3.331 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[26]      ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.195      ; 3.517      ;
; 3.331 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[27]      ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.195      ; 3.517      ;
; 3.331 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[28]      ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.195      ; 3.517      ;
; 3.331 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[29]      ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.195      ; 3.517      ;
; 3.331 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_5[30]      ; Delay_Gategenerator:inst4|Time1[30]      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.195      ; 3.517      ;
; 3.337 ; PiLC_Firmware_1_3:inst1|Adr_Data[4]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[9]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.162      ; 3.478      ;
; 3.342 ; PiLC_Firmware_1_3:inst1|PiLC_Time_Flow.Init      ; PiLC_Firmware_1_3:inst1|Add7~62_OTERM973 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.056     ; 3.255      ;
; 3.345 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[18]      ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.513      ;
; 3.345 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[19]      ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.513      ;
; 3.345 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[20]      ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.513      ;
; 3.345 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[21]      ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.513      ;
; 3.345 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[22]      ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.513      ;
; 3.345 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[23]      ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.513      ;
; 3.345 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[24]      ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.513      ;
; 3.345 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[25]      ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.513      ;
; 3.345 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[26]      ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.513      ;
; 3.345 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[27]      ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.513      ;
; 3.345 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[28]      ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.513      ;
; 3.345 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[29]      ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.513      ;
; 3.345 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[30]      ; Delay_Gategenerator:inst|Time1[31]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.205      ; 3.513      ;
; 3.347 ; PiLC_Firmware_1_3:inst1|Adr_Data[1]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[23] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.038     ; 3.268      ;
; 3.347 ; PiLC_Firmware_1_3:inst1|Adr_Data[4]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[28] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.038     ; 3.268      ;
; 3.348 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[7]  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.139      ; 3.444      ;
; 3.351 ; PiLC_Firmware_1_3:inst1|Adr_Data[0]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[12] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.158      ; 3.460      ;
; 3.352 ; PiLC_Firmware_1_3:inst1|Adr_Data[4]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[19] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.262      ;
; 3.354 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[0]_OTERM7   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[31] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.165      ; 3.464      ;
; 3.357 ; PiLC_Firmware_1_3:inst1|PiLC_Time_eF[0]_OTERM7   ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[30] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.165      ; 3.461      ;
; 3.363 ; PiLC_Firmware_1_3:inst1|Adr_Data[2]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[18] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.039     ; 3.251      ;
; 3.368 ; PiLC_Firmware_1_3:inst1|Adr_Data[3]              ; PiLC_Firmware_1_3:inst1|SPI_Data_OUT[22] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; -0.038     ; 3.247      ;
; 3.369 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[18]      ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.288      ;
; 3.369 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[19]      ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.288      ;
; 3.369 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[20]      ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.288      ;
; 3.369 ; PiLC_Firmware_1_3:inst1|Data_from_RPi_2[21]      ; Delay_Gategenerator:inst|Time1[27]       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 6.666        ; 0.004      ; 3.288      ;
+-------+--------------------------------------------------+------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'dram_clk'                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node       ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 5.748 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.593      ; 4.235      ;
; 5.828 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.593      ; 4.155      ;
; 5.836 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.964      ;
; 5.836 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.964      ;
; 5.836 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.964      ;
; 5.836 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.964      ;
; 5.839 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.961      ;
; 5.841 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.959      ;
; 5.842 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.958      ;
; 5.842 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.958      ;
; 5.854 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.946      ;
; 5.854 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.946      ;
; 5.882 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.589      ; 4.097      ;
; 5.882 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.593      ; 4.101      ;
; 5.884 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.593      ; 4.099      ;
; 5.907 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.590      ; 4.073      ;
; 5.914 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.590      ; 4.066      ;
; 5.947 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.853      ;
; 5.967 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.593      ; 4.016      ;
; 5.969 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.593      ; 4.014      ;
; 5.970 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.593      ; 4.013      ;
; 5.973 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.593      ; 4.010      ;
; 5.984 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.816      ;
; 5.989 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.811      ;
; 5.989 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.811      ;
; 5.999 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.587      ; 3.978      ;
; 6.002 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.593      ; 3.981      ;
; 6.002 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.593      ; 3.981      ;
; 6.016 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.593      ; 3.967      ;
; 6.049 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.593      ; 3.934      ;
; 6.050 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.587      ; 3.927      ;
; 6.066 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.590      ; 3.914      ;
; 6.081 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.593      ; 3.902      ;
; 6.089 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.587      ; 3.888      ;
; 6.091 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.576      ; 3.875      ;
; 6.101 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.587      ; 3.876      ;
; 6.128 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.672      ;
; 6.128 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.410      ; 3.672      ;
; 6.143 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.593      ; 3.840      ;
; 6.167 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[0]                                                                                                                              ; DRAM_WE_N     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.588      ; 3.811      ;
; 6.174 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM177                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.577      ; 3.793      ;
; 6.236 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM175                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.577      ; 3.731      ;
; 6.301 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.577      ; 3.666      ;
; 6.315 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM173                                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.577      ; 3.652      ;
; 6.322 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[9]                                                                                                                                   ; DRAM_ADDR[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.596      ; 3.664      ;
; 6.352 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[12]                                                                                                                                  ; DRAM_ADDR[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.588      ; 3.626      ;
; 6.374 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[6]                                                                                                                                   ; DRAM_ADDR[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.589      ; 3.605      ;
; 6.378 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[10]                                                                                                                                  ; DRAM_ADDR[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.594      ; 3.606      ;
; 6.384 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[1]                                                                                                                              ; DRAM_CAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.588      ; 3.594      ;
; 6.392 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[1]                                                                                                                                   ; DRAM_ADDR[1]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.588      ; 3.586      ;
; 6.394 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[2]                                                                                                                              ; DRAM_RAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.588      ; 3.584      ;
; 6.402 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[5]                                                                                                                                   ; DRAM_ADDR[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.588      ; 3.576      ;
; 6.403 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[0]                                                                                                                                     ; DRAM_BA[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.594      ; 3.581      ;
; 6.411 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[7]                                                                                                                                   ; DRAM_ADDR[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.590      ; 3.569      ;
; 6.427 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[1]                                                                                                                                    ; DRAM_DQM[1]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.592      ; 3.555      ;
; 6.436 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[9]                                                                                                                          ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.403      ;
; 6.436 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[8]                                                                                                                                   ; DRAM_ADDR[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.590      ; 3.544      ;
; 6.437 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[10]                                                                                                                         ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.402      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[14]                                                                                                                         ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.400      ;
; 6.439 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[2]                                                                                                                                   ; DRAM_ADDR[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.590      ; 3.541      ;
; 6.444 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[15]                                                                                                                         ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.395      ;
; 6.454 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[1]                                                                                                                          ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.385      ;
; 6.456 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[0]                                                                                                                                   ; DRAM_ADDR[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.588      ; 3.522      ;
; 6.460 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[5]                                                                                                                          ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.379      ;
; 6.471 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[11]                                                                                                                                  ; DRAM_ADDR[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.588      ; 3.507      ;
; 6.472 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[7]                                                                                                                          ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.367      ;
; 6.479 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[3]                                                                                                                          ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.360      ;
; 6.480 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[2]                                                                                                                          ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.359      ;
; 6.486 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[0]                                                                                                                          ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.353      ;
; 6.487 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[3]                                                                                                                                   ; DRAM_ADDR[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.588      ; 3.491      ;
; 6.490 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[4]                                                                                                                                   ; DRAM_ADDR[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.588      ; 3.488      ;
; 6.494 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[1]                                                                                                                                     ; DRAM_BA[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.594      ; 3.490      ;
; 6.515 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[6]                                                                                                                          ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.324      ;
; 6.515 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[12]                                                                                                                         ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.324      ;
; 6.534 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[4]                                                                                                                          ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.305      ;
; 6.552 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[11]                                                                                                                         ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.287      ;
; 6.553 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[13]                                                                                                                         ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.286      ;
; 6.580 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[0]                                                                                                                                    ; DRAM_DQM[0]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.592      ; 3.402      ;
; 6.589 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[8]                                                                                                                          ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 10.000       ; 1.449      ; 3.250      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.140 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[19]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.470      ;
; 0.144 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[11]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.474      ;
; 0.145 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[6]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.481      ;
; 0.147 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[17]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.483      ;
; 0.150 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[8]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.480      ;
; 0.152 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[14]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.488      ;
; 0.153 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[7]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.483      ;
; 0.158 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[13]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.494      ;
; 0.158 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[20]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.488      ;
; 0.158 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[5]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_datain_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.225      ; 0.487      ;
; 0.160 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[12]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.496      ;
; 0.161 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[4]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a20~porta_datain_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.491      ;
; 0.163 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[0]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.499      ;
; 0.168 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[2]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.223      ; 0.495      ;
; 0.168 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[16]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.504      ;
; 0.170 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[2]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.226      ; 0.500      ;
; 0.170 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[18]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.506      ;
; 0.175 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[4]                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_address_reg0    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.224      ; 0.503      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[3]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[2]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[1]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|command_record[0]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[21]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|altsyncram_ho41:fifo_ram|ram_block5a0~porta_datain_reg0     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.232      ; 0.515      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR1                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR2                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD2WR3                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE1                                                                                                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.PRE1                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[0]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|pending_bank_q[1]                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD1                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.RD1                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_WAIT                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_WAIT                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR1                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.WR1                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[3]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[3]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[1]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[1]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[0]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[0]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[2]                                                                                                                           ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_active_banks[2]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF5                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF5                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF6                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF6                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_MRS                                                                                                                    ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_MRS                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_FINISHED                                                                                                               ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.INIT_FINISHED                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT1                                                                                                                        ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.ACT1                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_done                                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_done                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_first_ref_done                                                                                                                            ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|init_first_ref_done                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[12]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[12]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[14]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[14]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.193 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[19]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[19]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.313      ;
; 0.194 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]     ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[5]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[5]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[3]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[3]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[9]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[9]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[15]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[15]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[18]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[18]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[0]                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[1]                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF1                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF2                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF3                                                                                                                   ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|control_curr_state.AUTO_REF4                                                                                                                   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]      ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[0]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[0]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[1]                                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[1]                                                                                                                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[10]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[10]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[11]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[11]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|start_rd_burst_q1                                                                                                                              ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|start_rd_burst_q2                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.316      ;
; 0.195 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[2]                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3]                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[1]                                                                                                          ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[2]                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.196 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_user_cmd_addr[17]                                                                                                                         ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_cmd_addr_out[17]                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.316      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'inst2|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                            ; To Node                                                                                                                                                                            ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 0.156 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[2]                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.479      ;
; 0.159 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[1]                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.482      ;
; 0.167 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|wrptr_g[0]                                  ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~porta_address_reg0 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.490      ;
; 0.178 ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Reset                                                                                                                  ; Delay_Gategenerator:inst4|Gate_State.Wait_For_Reset                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[3]                                                                                                                               ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[3]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[25]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[25]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[26]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[26]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[20]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[20]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[17]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[17]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[18]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[18]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[24]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[24]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[22]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[22]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[21]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[21]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[23]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[23]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[31]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[31]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[17]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[17]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[18]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[18]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[19]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[19]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[20]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[20]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[21]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[21]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[22]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[22]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[23]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[23]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[24]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[24]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[25]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_esum[25]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[5]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[5]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[0]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[0]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[0]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[0]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[1]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[1]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[1]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[1]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[2]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[2]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[3]                                                                                                                            ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt[3]                                                                                                                                          ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[2]                                                                                                                               ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[2]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[4]                                                                                                                               ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[4]                                                                                                                                             ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[11]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[11]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[29]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[29]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[27]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[27]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[28]                                                                                                                              ; PiLC_Firmware_1_3:inst1|PiLC_Time_y[28]                                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.307      ;
; 0.185 ; Delay_Gategenerator:inst4|Quantity[0]                                                                                                                                ; Delay_Gategenerator:inst4|Quantity[0]                                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.314      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|PI_CMD_RDY                                                                                                                                   ; PiLC_Firmware_1_3:inst1|PI_CMD_RDY                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[0]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[0]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[2]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt2[2]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[3]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[3]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[4]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[4]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[2]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[2]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[1]                                                                                                                           ; PiLC_Firmware_1_3:inst1|PiLC_Time_ealt3[1]                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_Read.RD_ADDR_Data_1_H                                                                                                                  ; PiLC_Firmware_1_3:inst1|SDRAM_Read.RD_ADDR_Data_1_H                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_RD_St_H                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_RD_St_H                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_Start                                                                                                                        ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_Start                                                                                                                                      ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_RD_St_L                                                                                                                      ; PiLC_Firmware_1_3:inst1|SDRAM_Read.Wait_RD_St_L                                                                                                                                    ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_Read_ADDR_In[31]                                                                                                                       ; PiLC_Firmware_1_3:inst1|SDRAM_Read_ADDR_In[31]                                                                                                                                     ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|SDRAM_Read_Data_Single_Update                                                                                                                ; PiLC_Firmware_1_3:inst1|SDRAM_Read_Data_Single_Update                                                                                                                              ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|IO_Event_Out                                                                                                                                 ; PiLC_Firmware_1_3:inst1|IO_Event_Out                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|IO_Status_counter[0]                                                                                                                         ; PiLC_Firmware_1_3:inst1|IO_Status_counter[0]                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Time1[0]                                                                                                                                   ; Delay_Gategenerator:inst4|Time1[0]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[0]                                                                                                                                   ; Delay_Gategenerator:inst4|Delay[0]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[1]                                                                                                                                   ; Delay_Gategenerator:inst4|Delay[1]                                                                                                                                                 ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[31]_OTERM1                                                                                                                           ; Delay_Gategenerator:inst4|Delay[31]_OTERM1                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[24]_OTERM83                                                                                                                          ; Delay_Gategenerator:inst4|Delay[24]_OTERM83                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[23]_OTERM113                                                                                                                         ; Delay_Gategenerator:inst4|Delay[23]_OTERM113                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[22]_OTERM125                                                                                                                         ; Delay_Gategenerator:inst4|Delay[22]_OTERM125                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[21]_OTERM137                                                                                                                         ; Delay_Gategenerator:inst4|Delay[21]_OTERM137                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[20]_OTERM149                                                                                                                         ; Delay_Gategenerator:inst4|Delay[20]_OTERM149                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[19]_OTERM145                                                                                                                         ; Delay_Gategenerator:inst4|Delay[19]_OTERM145                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Delay[18]_OTERM571                                                                                                                         ; Delay_Gategenerator:inst4|Delay[18]_OTERM571                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Gate_State.Wait_For_Gate_Delay                                                                                                              ; Delay_Gategenerator:inst|Gate_State.Wait_For_Gate_Delay                                                                                                                            ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Gate_State.Wait_For_Time                                                                                                                    ; Delay_Gategenerator:inst|Gate_State.Wait_For_Time                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[27]_OTERM87                                                                                                                           ; Delay_Gategenerator:inst|Delay[27]_OTERM87                                                                                                                                         ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[26]_OTERM105                                                                                                                          ; Delay_Gategenerator:inst|Delay[26]_OTERM105                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[25]_OTERM109                                                                                                                          ; Delay_Gategenerator:inst|Delay[25]_OTERM109                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[24]_OTERM129                                                                                                                          ; Delay_Gategenerator:inst|Delay[24]_OTERM129                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[21]_OTERM161                                                                                                                          ; Delay_Gategenerator:inst|Delay[21]_OTERM161                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[20]_OTERM165                                                                                                                          ; Delay_Gategenerator:inst|Delay[20]_OTERM165                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[19]_OTERM169                                                                                                                          ; Delay_Gategenerator:inst|Delay[19]_OTERM169                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst|Delay[18]_OTERM657                                                                                                                          ; Delay_Gategenerator:inst|Delay[18]_OTERM657                                                                                                                                        ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Freerun_Gate_Start                                                                                                                         ; Delay_Gategenerator:inst4|Freerun_Gate_Start                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Delay_Gategenerator:inst4|Trigger_Gate_Start                                                                                                                         ; Delay_Gategenerator:inst4|Trigger_Gate_Start                                                                                                                                       ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|Spi_MISO_En                                                                                                                                  ; PiLC_Firmware_1_3:inst1|Spi_MISO_En                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|EEPROM_EN                                                                                                                                    ; PiLC_Firmware_1_3:inst1|EEPROM_EN                                                                                                                                                  ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|Adr_Data[0]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|Adr_Data[0]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[6]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|NTP_Time[6]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[7]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|NTP_Time[7]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[8]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|NTP_Time[8]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[9]                                                                                                                                  ; PiLC_Firmware_1_3:inst1|NTP_Time[9]                                                                                                                                                ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[10]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[10]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[11]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[11]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[12]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[12]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[13]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[13]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[14]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[14]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[15]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[15]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[16]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[16]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[17]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[17]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[18]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[18]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; PiLC_Firmware_1_3:inst1|NTP_Time[19]                                                                                                                                 ; PiLC_Firmware_1_3:inst1|NTP_Time[19]                                                                                                                                               ; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'dram_clk'                                                                                                                                                                                                                                                                                        ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node       ; Launch Clock                                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+
; 0.522 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[0]                                                                                                                                    ; DRAM_DQM[0]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.667      ; 3.099      ;
; 0.534 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[8]                                                                                                                          ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 2.966      ;
; 0.557 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[11]                                                                                                                         ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 2.989      ;
; 0.574 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[4]                                                                                                                          ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 3.006      ;
; 0.578 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[13]                                                                                                                         ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 3.010      ;
; 0.588 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[6]                                                                                                                          ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 3.020      ;
; 0.590 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[3]                                                                                                                                   ; DRAM_ADDR[3]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.663      ; 3.163      ;
; 0.592 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[1]                                                                                                                                     ; DRAM_BA[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.669      ; 3.171      ;
; 0.597 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[0]                                                                                                                                   ; DRAM_ADDR[0]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.663      ; 3.170      ;
; 0.598 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[4]                                                                                                                                   ; DRAM_ADDR[4]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.663      ; 3.171      ;
; 0.599 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[11]                                                                                                                                  ; DRAM_ADDR[11] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.663      ; 3.172      ;
; 0.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[2]                                                                                                                                   ; DRAM_ADDR[2]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.665      ; 3.177      ;
; 0.606 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[3]                                                                                                                          ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 3.038      ;
; 0.613 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[0]                                                                                                                          ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 3.045      ;
; 0.614 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[12]                                                                                                                         ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 3.046      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[5]                                                                                                                          ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 3.059      ;
; 0.627 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[8]                                                                                                                                   ; DRAM_ADDR[8]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.665      ; 3.202      ;
; 0.638 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[15]                                                                                                                         ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 3.070      ;
; 0.638 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[1]                                                                                                                              ; DRAM_CAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.663      ; 3.211      ;
; 0.639 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[7]                                                                                                                          ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 3.071      ;
; 0.639 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[1]                                                                                                                                   ; DRAM_ADDR[1]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.663      ; 3.212      ;
; 0.641 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[2]                                                                                                                          ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 3.073      ;
; 0.643 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[10]                                                                                                                         ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 3.075      ;
; 0.643 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[2]                                                                                                                              ; DRAM_RAS_N    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.663      ; 3.216      ;
; 0.644 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_dqm[1]                                                                                                                                    ; DRAM_DQM[1]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.667      ; 3.221      ;
; 0.645 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[9]                                                                                                                          ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 3.077      ;
; 0.645 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[10]                                                                                                                                  ; DRAM_ADDR[10] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.669      ; 3.224      ;
; 0.648 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[1]                                                                                                                          ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 3.080      ;
; 0.650 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[6]                                                                                                                                   ; DRAM_ADDR[6]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.664      ; 3.224      ;
; 0.651 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_ba[0]                                                                                                                                     ; DRAM_BA[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.669      ; 3.230      ;
; 0.653 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[7]                                                                                                                                   ; DRAM_ADDR[7]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.665      ; 3.228      ;
; 0.656 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[5]                                                                                                                                   ; DRAM_ADDR[5]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.663      ; 3.229      ;
; 0.665 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|user_wr_data_out_q[14]                                                                                                                         ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.522      ; 3.097      ;
; 0.665 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[12]                                                                                                                                  ; DRAM_ADDR[12] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.663      ; 3.238      ;
; 0.699 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_addr[9]                                                                                                                                   ; DRAM_ADDR[9]  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.671      ; 3.280      ;
; 0.708 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.280      ;
; 0.711 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.283      ;
; 0.746 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM173                                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.652      ; 3.308      ;
; 0.749 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.321      ;
; 0.760 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.652      ; 3.322      ;
; 0.801 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|rd_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.662      ; 3.373      ;
; 0.802 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|curr_sdram_cmd[0]                                                                                                                              ; DRAM_WE_N     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.663      ; 3.375      ;
; 0.809 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM175                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.652      ; 3.371      ;
; 0.853 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM177                                             ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.652      ; 3.415      ;
; 0.882 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[0]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.285      ;
; 0.882 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[1]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.285      ;
; 0.905 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.652      ; 3.467      ;
; 0.966 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[2]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.369      ;
; 0.966 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[12]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.369      ;
; 0.969 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[2]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.665      ; 3.544      ;
; 0.970 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[7]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.373      ;
; 1.012 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[3]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.415      ;
; 1.052 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.668      ; 3.630      ;
; 1.098 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[8]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.501      ;
; 1.100 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[9]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.503      ;
; 1.101 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[3]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.665      ; 3.676      ;
; 1.103 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[10]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.506      ;
; 1.103 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[11]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.506      ;
; 1.103 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[13]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.506      ;
; 1.103 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[14]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.506      ;
; 1.107 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[4]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.510      ;
; 1.107 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[15]   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.510      ;
; 1.110 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[1]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.665      ; 3.685      ;
; 1.115 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[5]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.518      ;
; 1.115 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|in_wr_burst_q                                                                                                                                  ; DRAM_DQ[6]    ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.493      ; 3.518      ;
; 1.117 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|wr_burst_shift[0]                                                                                                                              ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.664      ; 3.691      ;
; 1.123 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.668      ; 3.701      ;
; 1.127 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.668      ; 3.705      ;
; 1.133 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.668      ; 3.711      ;
; 1.163 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.668      ; 3.741      ;
; 1.176 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.668      ; 3.754      ;
; 1.200 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.668      ; 3.778      ;
; 1.202 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.668      ; 3.780      ;
; 1.205 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.668      ; 3.783      ;
; 1.210 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.668      ; 3.788      ;
; 1.246 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.668      ; 3.824      ;
; 1.247 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.668      ; 3.825      ;
; 1.325 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.668      ; 3.903      ;
; 1.380 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; DRAM_CKE      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk    ; 0.000        ; 1.668      ; 3.958      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+---------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                    ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 7.557 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|altsyncram_9o41:fifo_ram|ram_block11a0~portb_address_reg0   ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.107      ; 2.559      ;
; 7.557 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.113      ; 2.565      ;
; 7.563 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|altsyncram_vn41:fifo_ram|ram_block11a0~portb_address_reg0        ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; 0.120      ; 2.566      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.351      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.351      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.351      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.351      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.351      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.351      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[4]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 2.356      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[0]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 2.356      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[3]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 2.356      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[2]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 2.356      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[1]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.030     ; 2.356      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.351      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.351      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.035     ; 2.351      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.039     ; 2.347      ;
; 7.601 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.036     ; 2.350      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.602 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.029     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM173                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 2.357      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM175                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 2.357      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 2.357      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 2.357      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 2.357      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.024     ; 2.356      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 2.357      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[6]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 2.357      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~0_OTERM183                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 2.357      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM177                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 2.357      ;
; 7.607 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 10.000       ; -0.023     ; 2.357      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'inst2|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                        ; To Node                                                                                                                                                                                   ; Launch Clock                                      ; Latch Clock                                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+
; 1.746 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.077      ;
; 1.746 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.077      ;
; 1.746 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.077      ;
; 1.746 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.077      ;
; 1.746 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.077      ;
; 1.746 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.077      ;
; 1.746 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.247      ; 2.077      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~10_OTERM173                                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~8_OTERM175                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|parity9                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[0]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|counter8a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|a_graycounter_njc:wrptr_g1p|sub_parity10a[1]                ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|wrptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|dffpipe_8d9:wrfull_reg|dffe9a[0]                            ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.077      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[6]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.077      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~0_OTERM183                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~6_OTERM177                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~4_OTERM179                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|op_1~2_OTERM181                                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[5] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.077      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[2] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.077      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.077      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.077      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.077      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.077      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|alt_synch_pipe_1ol:ws_dgrp|dffpipe_jd9:dffpipe11|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.077      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|READ_DATA_FIFO:FIFO_RD_DATA_OUT|dcfifo:dcfifo_component|dcfifo_iam1:auto_generated|delayed_wrptr_g[5]                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.049      ; 2.076      ;
; 1.943 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.042      ; 2.069      ;
; 1.944 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.078      ;
; 1.944 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                              ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.078      ;
; 1.944 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.078      ;
; 1.944 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.078      ;
; 1.944 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.078      ;
; 1.944 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.078      ;
; 1.944 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                           ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.078      ;
; 1.944 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.050      ; 2.078      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                       ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[0]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[3]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[1]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[2]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.949 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_READ|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a[4]      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.043      ; 2.076      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[5]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a4                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a3                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a6                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a5                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|parity6                         ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[0]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a0                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a1                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|sub_parity7a[1]                 ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[2]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[0]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[3]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[6]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[4]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|rdptr_g[1]                                                  ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[1]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.071      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a3                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.070      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a4                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.070      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|parity6                             ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.070      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[0]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.070      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a2                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.070      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a1                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.070      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|counter5a0                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.070      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|a_graycounter_p57:rdptr_g1p|sub_parity7a[1]                     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.070      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[3]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.071      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[0]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 2.071      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[4]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.070      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|rdptr_g[2]                                                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.070      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|a_graycounter_r57:rdptr_g1p|counter5a2                      ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[6] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[4] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[3] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|WRITE_DATA_FIFO:FIFO_WR_DATA_IN|dcfifo:dcfifo_component|dcfifo_63k1:auto_generated|alt_synch_pipe_unl:rs_dgwp|dffpipe_fd9:dffpipe12|dffe14a[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.033      ; 2.067      ;
; 1.950 ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|RESET_SYNCH:RESET_SYNCH_DRAM|synch[3] ; PiLC_Firmware_1_3:inst1|SDRAM_CONTROL:DRAM|COMMAND_FIFO:FIFO_CMD_WRITE|dcfifo:dcfifo_component|dcfifo_p2k1:auto_generated|alt_synch_pipe_snl:rs_dgwp|dffpipe_dd9:dffpipe12|dffe14a[2]     ; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 2.070      ;
+-------+----------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+---------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
Worst Case Available Settling Time: 10.456 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+---------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                           ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                              ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                   ; 0.581 ; 0.140 ; 5.938    ; 1.746   ; 2.992               ;
;  clk                                               ; N/A   ; N/A   ; N/A      ; N/A     ; 9.587               ;
;  dram_clk                                          ; 3.723 ; 0.522 ; N/A      ; N/A     ; 6.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.581 ; 0.156 ; N/A      ; N/A     ; 2.992               ;
;  inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.685 ; 0.140 ; 5.938    ; 1.746   ; 4.738               ;
; Design-wide TNS                                    ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk                                               ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  dram_clk                                          ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  inst2|altpll_component|auto_generated|pll1|clk[1] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; DCLK          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DATAIN        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; NSCO          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO_Event_Out  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADXL345_CS    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADCL345_clk   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SPI_MISO      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Event_Out[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO1           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO2           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO3           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO4           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO5           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO6           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO7           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO8           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO9           ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO10          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO11          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO12          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO13          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO14          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO15          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; IO16          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ADXL345_SDIO  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-----------------------------------------------------------------+
; Input Transition Times                                          ;
+--------------+--------------+-----------------+-----------------+
; Pin          ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+--------------+--------------+-----------------+-----------------+
; IO1          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO2          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO3          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO4          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO5          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO6          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO7          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO8          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO9          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO10         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO11         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO12         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO13         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO14         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO15         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; IO16         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADXL345_SDIO ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[15]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[14]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[13]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[12]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[11]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[10]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[9]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[8]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[7]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[6]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[5]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[4]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[3]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[2]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[1]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DRAM_DQ[0]   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_CLK      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_MOSI     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ADXL345_Int  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATAOUT      ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SPI_EN       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+--------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; DATAIN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.22e-09 V                   ; 2.36 V              ; -0.00931 V          ; 0.166 V                              ; 0.052 V                              ; 8.88e-10 s                  ; 8.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.22e-09 V                  ; 2.36 V             ; -0.00931 V         ; 0.166 V                             ; 0.052 V                             ; 8.88e-10 s                 ; 8.92e-10 s                 ; No                        ; Yes                       ;
; NSCO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 8.22e-09 V                   ; 2.36 V              ; -0.00931 V          ; 0.166 V                              ; 0.052 V                              ; 8.88e-10 s                  ; 8.92e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 8.22e-09 V                  ; 2.36 V             ; -0.00931 V         ; 0.166 V                             ; 0.052 V                             ; 8.88e-10 s                 ; 8.92e-10 s                 ; No                        ; Yes                       ;
; IO_Event_Out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; ADXL345_CS    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; ADCL345_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; SPI_MISO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; Event_Out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Event_Out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; IO2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO3           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO4           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO5           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO6           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO7           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO8           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO9           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO10          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; IO11          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; IO12          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; IO13          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; IO14          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; IO15          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; IO16          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; ADXL345_SDIO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.39 V              ; -0.0265 V           ; 0.2 V                                ; 0.033 V                              ; 2.94e-10 s                  ; 3.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.39 V             ; -0.0265 V          ; 0.2 V                               ; 0.033 V                             ; 2.94e-10 s                 ; 3.12e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; DATAIN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.36e-06 V                   ; 2.34 V              ; -0.00419 V          ; 0.147 V                              ; 0.03 V                               ; 1.09e-09 s                  ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.36e-06 V                  ; 2.34 V             ; -0.00419 V         ; 0.147 V                             ; 0.03 V                              ; 1.09e-09 s                 ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; NSCO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.36e-06 V                   ; 2.34 V              ; -0.00419 V          ; 0.147 V                              ; 0.03 V                               ; 1.09e-09 s                  ; 1.09e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.36e-06 V                  ; 2.34 V             ; -0.00419 V         ; 0.147 V                             ; 0.03 V                              ; 1.09e-09 s                 ; 1.09e-09 s                 ; Yes                       ; Yes                       ;
; IO_Event_Out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; ADXL345_CS    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; ADCL345_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; SPI_MISO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; Event_Out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; IO2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO3           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO4           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO5           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO6           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO7           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO8           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO9           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO10          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; IO11          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; IO12          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; IO13          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; IO14          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; IO15          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; IO16          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; ADXL345_SDIO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.36 V              ; -0.00476 V          ; 0.096 V                              ; 0.013 V                              ; 4.39e-10 s                  ; 4.15e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.36 V             ; -0.00476 V         ; 0.096 V                             ; 0.013 V                             ; 4.39e-10 s                 ; 4.15e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; DCLK          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; DATAIN        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; NSCO          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.2e-08 V                    ; 2.68 V              ; -0.0184 V           ; 0.22 V                               ; 0.08 V                               ; 6.93e-10 s                  ; 7.4e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 5.2e-08 V                   ; 2.68 V             ; -0.0184 V          ; 0.22 V                              ; 0.08 V                              ; 6.93e-10 s                 ; 7.4e-10 s                  ; No                        ; Yes                       ;
; IO_Event_Out  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_RAS_N    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_CS_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; ADXL345_CS    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ADCL345_clk   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SPI_MISO      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_BA[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_BA[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQM[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; Event_Out[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Event_Out[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO1           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO2           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO3           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO4           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO5           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO6           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO7           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO8           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO9           ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO10          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO11          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO12          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO13          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; IO14          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; IO15          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; IO16          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ADXL345_SDIO  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                     ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk                                          ; 83         ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 114919     ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 16         ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 257919     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                      ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; dram_clk                                          ; 83         ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; 114919     ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; dram_clk                                          ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 16         ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; false path ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 257919     ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                  ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 125        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                   ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; From Clock                                        ; To Clock                                          ; RR Paths   ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; false path ; 0        ; 0        ; 0        ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; 125        ; 0        ; 0        ; 0        ;
+---------------------------------------------------+---------------------------------------------------+------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 19    ; 19   ;
; Unconstrained Input Port Paths  ; 1227  ; 1227 ;
; Unconstrained Output Ports      ; 22    ; 22   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                              ;
+---------------------------------------------------+---------------------------------------------------+-----------+---------------+
; Target                                            ; Clock                                             ; Type      ; Status        ;
+---------------------------------------------------+---------------------------------------------------+-----------+---------------+
; DRAM_CLK                                          ; dram_clk                                          ; Generated ; Constrained   ;
; PiLC_Firmware_1_3:inst1|Spi_MISO_En               ;                                                   ; Base      ; Unconstrained ;
; SPI_CLK                                           ;                                                   ; Base      ; Unconstrained ;
; clk                                               ; clk                                               ; Base      ; Constrained   ;
; inst2|altpll_component|auto_generated|pll1|clk[0] ; inst2|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained   ;
; inst2|altpll_component|auto_generated|pll1|clk[1] ; inst2|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained   ;
+---------------------------------------------------+---------------------------------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ADXL345_Int ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATAOUT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO1         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO3         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO5         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO6         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO7         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO8         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO9         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO10        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO11        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO12        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO13        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO14        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO15        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO16        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_CLK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_EN      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MOSI    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ADCL345_clk  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATAIN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DCLK         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO8          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO9          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO10         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO11         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO12         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO13         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO14         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO15         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO16         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO_Event_Out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NSCO         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MISO     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                          ;
+-------------+--------------------------------------------------------------------------------------+
; Input Port  ; Comment                                                                              ;
+-------------+--------------------------------------------------------------------------------------+
; ADXL345_Int ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATAOUT     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO1         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO3         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO5         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO6         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO7         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO8         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO9         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO10        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO11        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO12        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO13        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO14        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO15        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO16        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_CLK     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_EN      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MOSI    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+--------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                           ;
+--------------+---------------------------------------------------------------------------------------+
; Output Port  ; Comment                                                                               ;
+--------------+---------------------------------------------------------------------------------------+
; ADCL345_clk  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATAIN       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DCLK         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO1          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO2          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO3          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO4          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO5          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO6          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO7          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO8          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO9          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO10         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO11         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO12         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO13         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO14         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO15         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO16         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; IO_Event_Out ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; NSCO         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SPI_MISO     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Wed May 19 10:17:59 2021
Info: Command: quartus_sta PiLC -c PiLC
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 33 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_63k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_fd9:dffpipe12|dffe13a* 
    Info (332165): Entity dcfifo_iam1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_jd9:dffpipe11|dffe12a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_hd9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_p2k1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_ed9:dffpipe15|dffe16a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_dd9:dffpipe12|dffe13a* 
Warning (332174): Ignored filter at qsta_default_script.tcl(1297): *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* could not be matched with a clock or keeper or register or port or pin or cell or partition File: C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Warning (332049): Ignored set_false_path at qsta_default_script.tcl(1297): Argument <to> is not an object ID File: C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
    Info (332050): read_sdc File: C:/intelFPGA_lite/20.1/quartus/common/tcl/internal/qsta_default_script.tcl Line: 1297
Info (332104): Reading SDC File: 'PILC.sdc'
Warning (332174): Ignored filter at PILC.sdc(213): *ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a* could not be matched with a keeper File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PILC.sdc Line: 213
Warning (332049): Ignored set_false_path at PILC.sdc(213): Argument <to> is an empty collection File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PILC.sdc Line: 213
    Info (332050): set_false_path -from [get_keepers {*rdptr_g*}] -to [get_keepers {*ws_dgrp|dffpipe_gd9:dffpipe15|dffe16a*}] File: D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/PILC.sdc Line: 213
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.581
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.581               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.685               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.723               0.000 dram_clk 
Info (332146): Worst-case hold slack is 0.298
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.298               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.320               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.660               0.000 dram_clk 
Info (332146): Worst-case recovery slack is 5.938
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.938               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.960
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.960               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 2.992
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.992               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.741               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.000               0.000 dram_clk 
    Info (332119):     9.835               0.000 clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
    Info (332114): Worst Case Available Settling Time: 8.380 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 1.099
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.099               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     1.242               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.148               0.000 dram_clk 
Info (332146): Worst-case hold slack is 0.292
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.292               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.297               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     1.448               0.000 dram_clk 
Info (332146): Worst-case recovery slack is 6.364
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.364               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 2.671
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.671               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 3.019
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.019               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.738               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.000               0.000 dram_clk 
    Info (332119):     9.818               0.000 clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
    Info (332114): Worst Case Available Settling Time: 8.861 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 1.977
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.977               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.108               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     5.748               0.000 dram_clk 
Info (332146): Worst-case hold slack is 0.140
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.140               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.156               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.522               0.000 dram_clk 
Info (332146): Worst-case recovery slack is 7.557
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.557               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case removal slack is 1.746
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.746               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
Info (332146): Worst-case minimum pulse width slack is 3.084
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.084               0.000 inst2|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     4.750               0.000 inst2|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     6.000               0.000 dram_clk 
    Info (332119):     9.587               0.000 clk 
Warning (18330): Ignoring Synchronizer Identification setting Off, and using Auto instead.
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
    Info (332114): Worst Case Available Settling Time: 10.456 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info (144001): Generated suppressed messages file D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/output_files/PiLC.sta.smsg
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 760 megabytes
    Info: Processing ended: Wed May 19 10:18:03 2021
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


+-------------------------------------+
; Timing Analyzer Suppressed Messages ;
+-------------------------------------+
The suppressed messages can be found in D:/PiLC/PiLC/SXR_Delay_Gate/FPGA Software V1.1/output_files/PiLC.sta.smsg.


