<?xml version="1.0"?>
<tool_log>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _of_ctrl2 has of_cnt_max as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>211</source_line>
		<phase>sched</phase>
		<order>1</order>
	</message>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _oy_ctrl has oy_cnt_max2 as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>191</source_line>
		<phase>sched</phase>
		<order>2</order>
	</message>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _ox_ctrl has ox_cnt_max2 as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>175</source_line>
		<phase>sched</phase>
		<order>3</order>
	</message>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _if_ctrl has if_cnt_max as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>160</source_line>
		<phase>sched</phase>
		<order>4</order>
	</message>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _iy_ctrl has iy_cnt_max as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>144</source_line>
		<phase>sched</phase>
		<order>5</order>
	</message>
	<message>
		<code_num>1290</code_num>
		<severity>WARNING</severity>
		<message_text>SC_METHOD _ix_ctrl has ix_cnt_max as an input, but is not sensitive to it. It will be added to the sensitivity list.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>129</source_line>
		<phase>sched</phase>
		<order>6</order>
	</message>
	<message>
		<code_num>1037</code_num>
		<severity>NOTE</severity>
		<message_text>Characterizing multiplexors up to 32 bits by 33 inputs.</message_text>
		<phase>sched</phase>
		<order>31</order>
	</message>
	<message>
		<code_num>1641</code_num>
		<severity>NOTE</severity>
		<message_text>Part st_weight_addr_gen_Mul_16Ux16U_32U_4 missed timing. Its delay, 1.366ns, is greater than its maximum allowable delay, 1.259ns.</message_text>
		<phase>sched</phase>
		<order>35</order>
	</message>
	<resource>
		<res_id>65</res_id>
		<opcode>72</opcode>
		<latency>0</latency>
		<delay>0.2363</delay>
		<module_name>st_weight_addr_gen_N_Mux_16_3_21_1</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>205.7985</unit_area>
		<comb_area>205.7985</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>63</res_id>
		<opcode>70</opcode>
		<latency>0</latency>
		<delay>0.2346</delay>
		<module_name>st_weight_addr_gen_Add2i1u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>101.7108</unit_area>
		<comb_area>101.7108</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_cnt_max2</thread>
		<source_loc>
			<id>2922</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>3394,2378,2379</sub_loc>
		</source_loc>
		<source_loc>
			<id>2924</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>3395,2377,3394,2378,2379</sub_loc>
		</source_loc>
		<source_loc>
			<id>4028</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3756,2922,2924,2342,2352</sub_loc>
		</source_loc>
		<op>
			<id>4029</id>
			<opcode>72</opcode>
			<source_loc>3756,2922,2924,2342,2352</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="14">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="15">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>4030</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2364,2363</sub_loc>
		</source_loc>
		<op>
			<id>4031</id>
			<opcode>70</opcode>
			<source_loc>2364,2363</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>2921</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>3391,2374,2375</sub_loc>
		</source_loc>
		<source_loc>
			<id>2923</id>
			<loc_kind>COMPOUND</loc_kind>
			<sub_loc>3392,2373,3391,2374,2375</sub_loc>
		</source_loc>
		<source_loc>
			<id>4032</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3755,2921,2923,2306,2316</sub_loc>
		</source_loc>
		<op>
			<id>4033</id>
			<opcode>72</opcode>
			<source_loc>3755,2921,2923,2306,2316</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="14">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="15">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>4034</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2328,2327</sub_loc>
		</source_loc>
		<op>
			<id>4035</id>
			<opcode>70</opcode>
			<source_loc>2328,2327</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>67</res_id>
		<opcode>74</opcode>
		<latency>0</latency>
		<delay>0.8943</delay>
		<module_name>st_weight_addr_gen_Mul_16Ux16U_16U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>1199.8899</unit_area>
		<comb_area>1199.8899</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>57</res_id>
		<opcode>64</opcode>
		<latency>0</latency>
		<delay>0.6243</delay>
		<module_name>st_weight_addr_gen_Add3u8u8Subu16u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( d - c ) + (b + a))</label>
		<unit_area>344.7360</unit_area>
		<comb_area>344.7360</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_set_max_num</thread>
		<op>
			<id>4038</id>
			<opcode>74</opcode>
			<source_loc>2279</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>4039</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2272,2271,2268</sub_loc>
		</source_loc>
		<op>
			<id>4040</id>
			<opcode>64</opcode>
			<source_loc>2272,2271,2268</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_int</datatype>
			</port>
		</op>
		<source_loc>
			<id>4041</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2263,2262,2259</sub_loc>
		</source_loc>
		<op>
			<id>4042</id>
			<opcode>64</opcode>
			<source_loc>2263,2262,2259</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_st_weight_data_valid</thread>
	</pm_ops>
	<pm_ops>
		<thread>_cache_en</thread>
	</pm_ops>
	<pm_ops>
		<thread>_st_weight_addr_valid</thread>
	</pm_ops>
	<pm_ops>
		<thread>_delay</thread>
	</pm_ops>
	<pm_ops>
		<thread>_st_weight_addr</thread>
	</pm_ops>
	<resource>
		<res_id>73</res_id>
		<opcode>80</opcode>
		<latency>0</latency>
		<delay>0.3978</delay>
		<module_name>st_weight_addr_gen_Add_32Ux32U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>519.6690</unit_area>
		<comb_area>519.6690</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>52</res_id>
		<opcode>59</opcode>
		<latency>0</latency>
		<delay>0.5738</delay>
		<module_name>st_weight_addr_gen_Add3u32u32u32_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>((c + b) + a)</label>
		<unit_area>690.2244</unit_area>
		<comb_area>690.2244</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_tmp_st_weight_addr</thread>
		<op>
			<id>4043</id>
			<opcode>80</opcode>
			<source_loc>2081</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>4044</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>2085,2083</sub_loc>
		</source_loc>
		<op>
			<id>4045</id>
			<opcode>59</opcode>
			<source_loc>2085,2083</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>51</res_id>
		<opcode>58</opcode>
		<latency>0</latency>
		<delay>1.0973</delay>
		<module_name>st_weight_addr_gen_Mul_16Ux16U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>2538.5634</unit_area>
		<comb_area>2538.5634</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>74</res_id>
		<opcode>81</opcode>
		<latency>0</latency>
		<delay>0.3529</delay>
		<module_name>st_weight_addr_gen_Add_32Ux16U_32U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>429.8085</unit_area>
		<comb_area>429.8085</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_org_pos</thread>
		<op>
			<id>4047</id>
			<opcode>58</opcode>
			<source_loc>2061</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4048</id>
			<opcode>58</opcode>
			<source_loc>2056</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4049</id>
			<opcode>58</opcode>
			<source_loc>2051</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4050</id>
			<opcode>81</opcode>
			<source_loc>2046</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_of_pos</thread>
	</pm_ops>
	<pm_ops>
		<thread>_if_pos</thread>
	</pm_ops>
	<pm_ops>
		<thread>_iy_pos</thread>
	</pm_ops>
	<pm_ops>
		<thread>_ix_pos</thread>
	</pm_ops>
	<resource>
		<res_id>53</res_id>
		<opcode>60</opcode>
		<latency>0</latency>
		<delay>0.2653</delay>
		<module_name>st_weight_addr_gen_MuxAdd2i32u16u16u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 32ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>127.4805</unit_area>
		<comb_area>127.4805</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>59</res_id>
		<opcode>66</opcode>
		<latency>0</latency>
		<delay>0.0394</delay>
		<module_name>st_weight_addr_gen_Muxi0u16u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>114.9120</unit_area>
		<comb_area>114.9120</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_of_counter</thread>
		<source_loc>
			<id>4051</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3766,1973,1972</sub_loc>
		</source_loc>
		<op>
			<id>4052</id>
			<opcode>60</opcode>
			<source_loc>3766,1973,1972</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>4053</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3767,1967</sub_loc>
		</source_loc>
		<op>
			<id>4054</id>
			<opcode>66</opcode>
			<source_loc>3767,1967</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>56</res_id>
		<opcode>63</opcode>
		<latency>0</latency>
		<delay>0.4220</delay>
		<module_name>st_weight_addr_gen_EqSubi32u16u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b == a - 32ULL)</label>
		<unit_area>134.6625</unit_area>
		<comb_area>134.6625</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>80</res_id>
		<opcode>87</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>st_weight_addr_gen_And_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_of_ctrl2</thread>
		<source_loc>
			<id>4056</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1955,1954,1953</sub_loc>
		</source_loc>
		<op>
			<id>4057</id>
			<opcode>63</opcode>
			<source_loc>1955,1954,1953</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4058</id>
			<opcode>87</opcode>
			<source_loc>1956</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_of_ctrl</thread>
	</pm_ops>
	<resource>
		<res_id>60</res_id>
		<opcode>67</opcode>
		<latency>0</latency>
		<delay>0.2828</delay>
		<module_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>154.0881</unit_area>
		<comb_area>154.0881</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_oy_counter</thread>
		<source_loc>
			<id>4060</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3768,1935,1934</sub_loc>
		</source_loc>
		<op>
			<id>4061</id>
			<opcode>67</opcode>
			<source_loc>3768,1935,1934</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>4062</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3769,1929</sub_loc>
		</source_loc>
		<op>
			<id>4063</id>
			<opcode>66</opcode>
			<source_loc>3769,1929</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>62</res_id>
		<opcode>69</opcode>
		<latency>0</latency>
		<delay>0.4209</delay>
		<module_name>st_weight_addr_gen_EqSubi1u16u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(b == a - 1ULL)</label>
		<unit_area>171.6498</unit_area>
		<comb_area>171.6498</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_oy_ctrl</thread>
		<source_loc>
			<id>4065</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1916,1915,1914</sub_loc>
		</source_loc>
		<op>
			<id>4066</id>
			<opcode>69</opcode>
			<source_loc>1916,1915,1914</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4067</id>
			<opcode>87</opcode>
			<source_loc>1917</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_ox_counter</thread>
		<source_loc>
			<id>4069</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3770,1898,1897</sub_loc>
		</source_loc>
		<op>
			<id>4070</id>
			<opcode>67</opcode>
			<source_loc>3770,1898,1897</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>4071</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3771,1892</sub_loc>
		</source_loc>
		<op>
			<id>4072</id>
			<opcode>66</opcode>
			<source_loc>3771,1892</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_ox_ctrl</thread>
		<source_loc>
			<id>4074</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1879,1878,1877</sub_loc>
		</source_loc>
		<op>
			<id>4075</id>
			<opcode>69</opcode>
			<source_loc>1879,1878,1877</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4076</id>
			<opcode>87</opcode>
			<source_loc>1880</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_if_counter</thread>
		<source_loc>
			<id>4078</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3772,1861,1860</sub_loc>
		</source_loc>
		<op>
			<id>4079</id>
			<opcode>67</opcode>
			<source_loc>3772,1861,1860</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>4080</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3773,1855</sub_loc>
		</source_loc>
		<op>
			<id>4081</id>
			<opcode>66</opcode>
			<source_loc>3773,1855</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_if_ctrl</thread>
		<source_loc>
			<id>4083</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1842,1841,1840</sub_loc>
		</source_loc>
		<op>
			<id>4084</id>
			<opcode>69</opcode>
			<source_loc>1842,1841,1840</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4085</id>
			<opcode>87</opcode>
			<source_loc>1843</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_iy_counter</thread>
		<source_loc>
			<id>4087</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3774,1824,1823</sub_loc>
		</source_loc>
		<op>
			<id>4088</id>
			<opcode>67</opcode>
			<source_loc>3774,1824,1823</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>4089</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3775,1818</sub_loc>
		</source_loc>
		<op>
			<id>4090</id>
			<opcode>66</opcode>
			<source_loc>3775,1818</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_iy_ctrl</thread>
		<source_loc>
			<id>4092</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1805,1804,1803</sub_loc>
		</source_loc>
		<op>
			<id>4093</id>
			<opcode>69</opcode>
			<source_loc>1805,1804,1803</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4094</id>
			<opcode>87</opcode>
			<source_loc>1806</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_ix_counter</thread>
		<source_loc>
			<id>4096</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3776,1787,1786</sub_loc>
		</source_loc>
		<op>
			<id>4097</id>
			<opcode>67</opcode>
			<source_loc>3776,1787,1786</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>4098</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>3777,1781</sub_loc>
		</source_loc>
		<op>
			<id>4099</id>
			<opcode>66</opcode>
			<source_loc>3777,1781</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<pm_ops>
		<thread>_ix_ctrl</thread>
		<source_loc>
			<id>4101</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1767,1766,1765</sub_loc>
		</source_loc>
		<op>
			<id>4102</id>
			<opcode>69</opcode>
			<source_loc>1767,1766,1765</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4103</id>
			<opcode>87</opcode>
			<source_loc>1768</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>82</res_id>
		<opcode>89</opcode>
		<latency>0</latency>
		<delay>0.0194</delay>
		<module_name>st_weight_addr_gen_Not_1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>4.1040</unit_area>
		<comb_area>4.1040</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_run</thread>
		<op>
			<id>4105</id>
			<opcode>89</opcode>
			<source_loc>3778</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4106</id>
			<opcode>87</opcode>
			<source_loc>3778</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>58</res_id>
		<opcode>65</opcode>
		<latency>0</latency>
		<delay>0.1609</delay>
		<module_name>st_weight_addr_gen_Nei1u16_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>!=</label>
		<unit_area>25.3080</unit_area>
		<comb_area>25.3080</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>84</res_id>
		<opcode>91</opcode>
		<latency>0</latency>
		<delay>0.0515</delay>
		<module_name>st_weight_addr_gen_Or_1Ux1U_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>4.4460</unit_area>
		<comb_area>4.4460</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_enable</thread>
		<op>
			<id>4108</id>
			<opcode>89</opcode>
			<source_loc>3779</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4109</id>
			<opcode>87</opcode>
			<source_loc>3779</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>4110</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1721,1720</sub_loc>
		</source_loc>
		<op>
			<id>4111</id>
			<opcode>65</opcode>
			<source_loc>1721,1720</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<source_loc>
			<id>4112</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>1718,1717</sub_loc>
		</source_loc>
		<op>
			<id>4113</id>
			<opcode>65</opcode>
			<source_loc>1718,1717</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4114</id>
			<opcode>87</opcode>
			<source_loc>1722</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4115</id>
			<opcode>87</opcode>
			<source_loc>1723</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4116</id>
			<opcode>91</opcode>
			<source_loc>3780</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<resource>
		<res_id>85</res_id>
		<opcode>92</opcode>
		<latency>0</latency>
		<delay>0.0687</delay>
		<module_name>st_weight_addr_gen_AndReduction_4S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>and_reduce</label>
		<unit_area>11.4741</unit_area>
		<comb_area>11.4741</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>86</res_id>
		<opcode>93</opcode>
		<latency>0</latency>
		<delay>0.0456</delay>
		<module_name>st_weight_addr_gen_AndReduction_2S_1U_1</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>and_reduce</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>1</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_finish</thread>
		<op>
			<id>4123</id>
			<opcode>92</opcode>
			<source_loc>1704</source_loc>
			<port>
				<name>in1</name>
				<datatype W="4">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4124</id>
			<opcode>93</opcode>
			<source_loc>1704</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4125</id>
			<opcode>93</opcode>
			<source_loc>1704</source_loc>
			<port>
				<name>in1</name>
				<datatype W="2">sc_int</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<phase_complete>pm</phase_complete>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>377</source_line>
		<phase>sched</phase>
		<order>36</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>363</source_line>
		<phase>sched</phase>
		<order>37</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>353</source_line>
		<phase>sched</phase>
		<order>38</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>343</source_line>
		<phase>sched</phase>
		<order>39</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>335</source_line>
		<phase>sched</phase>
		<order>40</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>294</source_line>
		<phase>sched</phase>
		<order>41</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>286</source_line>
		<phase>sched</phase>
		<order>42</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>277</source_line>
		<phase>sched</phase>
		<order>43</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>260</source_line>
		<phase>sched</phase>
		<order>44</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>251</source_line>
		<phase>sched</phase>
		<order>45</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>244</source_line>
		<phase>sched</phase>
		<order>46</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>237</source_line>
		<phase>sched</phase>
		<order>47</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>230</source_line>
		<phase>sched</phase>
		<order>48</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>219</source_line>
		<phase>sched</phase>
		<order>49</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>197</source_line>
		<phase>sched</phase>
		<order>50</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>181</source_line>
		<phase>sched</phase>
		<order>51</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>165</source_line>
		<phase>sched</phase>
		<order>52</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>149</source_line>
		<phase>sched</phase>
		<order>53</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>134</source_line>
		<phase>sched</phase>
		<order>54</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>119</source_line>
		<phase>sched</phase>
		<order>55</order>
	</message>
	<message>
		<code_num>1437</code_num>
		<severity>NOTE</severity>
		<message_text>Using global default input delay value of 0.100ns.</message_text>
		<source_path>st_weight_addr_gen.h</source_path>
		<source_line>108</source_line>
		<phase>sched</phase>
		<order>56</order>
	</message>
	<sched_order>
		<thread>_cnt_max2</thread>
		<value>1</value>
	</sched_order>
	<sched_order>
		<thread>_set_max_num</thread>
		<value>2</value>
	</sched_order>
	<sched_order>
		<thread>_st_weight_data_valid</thread>
		<value>3</value>
	</sched_order>
	<sched_order>
		<thread>_cache_en</thread>
		<value>4</value>
	</sched_order>
	<sched_order>
		<thread>_st_weight_addr_valid</thread>
		<value>5</value>
	</sched_order>
	<sched_order>
		<thread>_delay</thread>
		<value>6</value>
	</sched_order>
	<sched_order>
		<thread>_st_weight_addr</thread>
		<value>7</value>
	</sched_order>
	<sched_order>
		<thread>_tmp_st_weight_addr</thread>
		<value>8</value>
	</sched_order>
	<sched_order>
		<thread>_org_pos</thread>
		<value>9</value>
	</sched_order>
	<sched_order>
		<thread>_of_pos</thread>
		<value>10</value>
	</sched_order>
	<sched_order>
		<thread>_if_pos</thread>
		<value>11</value>
	</sched_order>
	<sched_order>
		<thread>_iy_pos</thread>
		<value>12</value>
	</sched_order>
	<sched_order>
		<thread>_ix_pos</thread>
		<value>13</value>
	</sched_order>
	<sched_order>
		<thread>_run</thread>
		<value>14</value>
	</sched_order>
	<sched_order>
		<thread>_ix_ctrl</thread>
		<value>15</value>
	</sched_order>
	<sched_order>
		<thread>_ix_counter</thread>
		<value>16</value>
	</sched_order>
	<sched_order>
		<thread>_iy_ctrl</thread>
		<value>17</value>
	</sched_order>
	<sched_order>
		<thread>_iy_counter</thread>
		<value>18</value>
	</sched_order>
	<sched_order>
		<thread>_if_ctrl</thread>
		<value>19</value>
	</sched_order>
	<sched_order>
		<thread>_if_counter</thread>
		<value>20</value>
	</sched_order>
	<sched_order>
		<thread>_ox_ctrl</thread>
		<value>21</value>
	</sched_order>
	<sched_order>
		<thread>_ox_counter</thread>
		<value>22</value>
	</sched_order>
	<sched_order>
		<thread>_oy_ctrl</thread>
		<value>23</value>
	</sched_order>
	<sched_order>
		<thread>_oy_counter</thread>
		<value>24</value>
	</sched_order>
	<sched_order>
		<thread>_of_ctrl</thread>
		<value>25</value>
	</sched_order>
	<sched_order>
		<thread>_of_ctrl2</thread>
		<value>26</value>
	</sched_order>
	<sched_order>
		<thread>_of_counter</thread>
		<value>27</value>
	</sched_order>
	<sched_order>
		<thread>_finish</thread>
		<value>28</value>
	</sched_order>
	<sched_order>
		<thread>_enable</thread>
		<value>29</value>
	</sched_order>
	<source_loc>
		<id>2983</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>839,2291</sub_loc>
	</source_loc>
	<source_loc>
		<id>2984</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>841,2294</sub_loc>
	</source_loc>
	<source_loc>
		<id>2982</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>840,3760</sub_loc>
	</source_loc>
	<source_loc>
		<id>2979</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>692,3757</sub_loc>
	</source_loc>
	<source_loc>
		<id>2985</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>841,2361</sub_loc>
	</source_loc>
	<source_loc>
		<id>4128</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2985,2361</sub_loc>
	</source_loc>
	<source_loc>
		<id>4129</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10257</opcode>
		<sub_loc>2985,2361</sub_loc>
	</source_loc>
	<source_loc>
		<id>2981</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>838,3759</sub_loc>
	</source_loc>
	<source_loc>
		<id>2980</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>691,3758</sub_loc>
	</source_loc>
	<source_loc>
		<id>2990</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>839,2325</sub_loc>
	</source_loc>
	<source_loc>
		<id>4130</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>2990,2325</sub_loc>
	</source_loc>
	<source_loc>
		<id>4131</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10256</opcode>
		<sub_loc>2990,2325</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr</path>
		<name>pre_sched</name>
		<thread>_cnt_max2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_cnt_max2</thread>
		<value>12</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_cnt_max2</thread>
		<value>8</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_cnt_max2</thread>
		<value>410</value>
	</intrinsic_muxing>
	<resource>
		<res_id>28</res_id>
		<opcode>35</opcode>
		<latency>0</latency>
		<delay>0.5156</delay>
		<module_name>st_weight_addr_gen_N_Mux_16_3_21_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>MUX(3)</label>
		<unit_area>113.5440</unit_area>
		<comb_area>113.5440</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>13</res_id>
		<opcode>13</opcode>
		<latency>0</latency>
		<delay>0.7470</delay>
		<module_name>st_weight_addr_gen_Add2i1u16_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>+</label>
		<unit_area>60.8760</unit_area>
		<comb_area>60.8760</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_cnt_max2</thread>
		<op>
			<id>4144</id>
			<opcode>35</opcode>
			<source_loc>3756,2922,2924,2342,2352</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="14">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="15">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4146</id>
			<opcode>35</opcode>
			<source_loc>3755,2921,2923,2306,2316</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="14">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="15">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4148</id>
			<opcode>13</opcode>
			<source_loc>2364,2363</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4152</id>
			<opcode>70</opcode>
			<source_loc>2364,2363</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4150</id>
			<opcode>13</opcode>
			<source_loc>2328,2327</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4153</id>
			<opcode>70</opcode>
			<source_loc>2328,2327</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_cnt_max2</thread>
		<io_op>
			<id>4132</id>
			<source_loc>2983</source_loc>
			<order>1</order>
			<sig_name>ox_cnt_max2</sig_name>
			<label>ox_cnt_max2:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>0</id>
				<op_kind>output</op_kind>
				<object>ox_cnt_max2</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4133</id>
			<source_loc>2984</source_loc>
			<order>2</order>
			<sig_name>oy_cnt_max2</sig_name>
			<label>oy_cnt_max2:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>1</id>
				<op_kind>output</op_kind>
				<object>oy_cnt_max2</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4134</id>
			<source_loc>2979</source_loc>
			<order>3</order>
			<sig_name>stride_y</sig_name>
			<label>stride_y:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>2</id>
				<op_kind>input</op_kind>
				<object>stride_y</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4135</id>
			<source_loc>2980</source_loc>
			<order>4</order>
			<sig_name>stride_x</sig_name>
			<label>stride_x:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>3</id>
				<op_kind>input</op_kind>
				<object>stride_x</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4136</id>
			<source_loc>2981</source_loc>
			<order>5</order>
			<sig_name>ox_cnt_max</sig_name>
			<label>ox_cnt_max:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>4</id>
				<op_kind>input</op_kind>
				<object>ox_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4137</id>
			<source_loc>2982</source_loc>
			<order>6</order>
			<sig_name>oy_cnt_max</sig_name>
			<label>oy_cnt_max:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>5</id>
				<op_kind>input</op_kind>
				<object>oy_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4138</id>
			<source_loc>4029</source_loc>
			<order>7</order>
			<instance_name>st_weight_addr_gen_N_Mux_16_3_21_4_1</instance_name>
			<opcode>35</opcode>
			<label>MUX(3)</label>
			<op>
				<id>6</id>
				<op_kind>mux</op_kind>
				<in_widths>16 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6296000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4141</id>
			<source_loc>4033</source_loc>
			<order>8</order>
			<instance_name>st_weight_addr_gen_N_Mux_16_3_21_4_2</instance_name>
			<opcode>35</opcode>
			<label>MUX(3)</label>
			<op>
				<id>9</id>
				<op_kind>mux</op_kind>
				<in_widths>16 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6296000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4139</id>
			<source_loc>4031</source_loc>
			<order>9</order>
			<instance_name>st_weight_addr_gen_Add2i1u16_1_3</instance_name>
			<opcode>70</opcode>
			<label>+</label>
			<op>
				<id>7</id>
				<op_kind>add</op_kind>
				<in_widths>16</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.8642000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4140</id>
			<source_loc>4129</source_loc>
			<order>10</order>
			<sig_name>oy_cnt_max2</sig_name>
			<label>oy_cnt_max2:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>8</id>
				<op_kind>output</op_kind>
				<object>oy_cnt_max2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9297000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4142</id>
			<source_loc>4035</source_loc>
			<order>11</order>
			<instance_name>st_weight_addr_gen_Add2i1u16_1_4</instance_name>
			<opcode>70</opcode>
			<label>+</label>
			<op>
				<id>10</id>
				<op_kind>add</op_kind>
				<in_widths>16</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.8642000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4143</id>
			<source_loc>4131</source_loc>
			<order>12</order>
			<sig_name>ox_cnt_max2</sig_name>
			<label>ox_cnt_max2:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>11</id>
				<op_kind>output</op_kind>
				<object>ox_cnt_max2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9297000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr</path>
		<name>post_sched</name>
		<thread>_cnt_max2</thread>
	</cdfg>
	<timing_paths>
		<thread>_cnt_max2</thread>
		<timing_path>
			<name>_cnt_max2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_cnt_max2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max</port_name>
				<state>3</state>
				<source_loc>4137</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_cnt_max2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_cnt_max2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max</port_name>
				<state>3</state>
				<source_loc>4136</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_cnt_max2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_cnt_max2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max2</port_name>
				<state>3</state>
				<source_loc>4143</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_cnt_max2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_cnt_max2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max2</port_name>
				<state>3</state>
				<source_loc>4140</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_cnt_max2_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_cnt_max2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max2</port_name>
				<state>1</state>
				<source_loc>4133</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_cnt_max2_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_cnt_max2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max2</port_name>
				<state>1</state>
				<source_loc>4132</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_cnt_max2</thread>
		<timing_path>
			<name>_cnt_max2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_cnt_max2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_cnt_max2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_cnt_max2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_cnt_max2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_cnt_max2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max2</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_cnt_max2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_cnt_max2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max2</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_cnt_max2_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_cnt_max2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max2</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_cnt_max2_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_cnt_max2</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max2</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_cnt_max2</thread>
		<reg_op>
			<id>4157</id>
			<source_loc>4132</source_loc>
			<name>ox_cnt_max2</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>ox_cnt_max2</instance_name>
			<op>
				<id>0</id>
				<op_kind>reg</op_kind>
				<object>ox_cnt_max2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4158</id>
			<source_loc>4143</source_loc>
			<name>ox_cnt_max2</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>ox_cnt_max2</instance_name>
			<op>
				<id>11</id>
				<op_kind>reg</op_kind>
				<object>ox_cnt_max2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4160</id>
			<source_loc>4133</source_loc>
			<name>oy_cnt_max2</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>oy_cnt_max2</instance_name>
			<op>
				<id>1</id>
				<op_kind>reg</op_kind>
				<object>oy_cnt_max2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4161</id>
			<source_loc>4140</source_loc>
			<name>oy_cnt_max2</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>oy_cnt_max2</instance_name>
			<op>
				<id>8</id>
				<op_kind>reg</op_kind>
				<object>oy_cnt_max2</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_cnt_max2</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>3</id>
			<thread>_cnt_max2</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>377</source_line>
			<source_loc>2380</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_cnt_max2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>3</id>
			<thread>_cnt_max2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>2369</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2997</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>688,3764</sub_loc>
	</source_loc>
	<source_loc>
		<id>2996</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>689,3763</sub_loc>
	</source_loc>
	<source_loc>
		<id>3007</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>843,2276</sub_loc>
	</source_loc>
	<source_loc>
		<id>4166</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3007,2276</sub_loc>
	</source_loc>
	<source_loc>
		<id>4167</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10264</opcode>
		<sub_loc>3007,2276</sub_loc>
	</source_loc>
	<source_loc>
		<id>3006</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>687,2275</sub_loc>
	</source_loc>
	<source_loc>
		<id>3008</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>842,2274</sub_loc>
	</source_loc>
	<source_loc>
		<id>4172</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3008</sub_loc>
	</source_loc>
	<source_loc>
		<id>3003</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>683,2266</sub_loc>
	</source_loc>
	<source_loc>
		<id>3004</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>693,2269</sub_loc>
	</source_loc>
	<source_loc>
		<id>3005</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>694,2270</sub_loc>
	</source_loc>
	<source_loc>
		<id>3009</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>840,2265</sub_loc>
	</source_loc>
	<source_loc>
		<id>4168</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3009,2265</sub_loc>
	</source_loc>
	<source_loc>
		<id>4169</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10259</opcode>
		<sub_loc>3009,2265</sub_loc>
	</source_loc>
	<source_loc>
		<id>3000</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>682,2257</sub_loc>
	</source_loc>
	<source_loc>
		<id>3001</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>695,2260</sub_loc>
	</source_loc>
	<source_loc>
		<id>3002</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>696,2261</sub_loc>
	</source_loc>
	<source_loc>
		<id>3010</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>838,2256</sub_loc>
	</source_loc>
	<source_loc>
		<id>4170</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3010,2256</sub_loc>
	</source_loc>
	<source_loc>
		<id>4171</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10258</opcode>
		<sub_loc>3010,2256</sub_loc>
	</source_loc>
	<source_loc>
		<id>2999</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>690,2255</sub_loc>
	</source_loc>
	<source_loc>
		<id>3011</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>837,2254</sub_loc>
	</source_loc>
	<source_loc>
		<id>4173</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3011</sub_loc>
	</source_loc>
	<source_loc>
		<id>3012</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>836,2252</sub_loc>
	</source_loc>
	<source_loc>
		<id>3013</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>835,2250</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.1</path>
		<name>pre_sched</name>
		<thread>_set_max_num</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_set_max_num</thread>
		<value>20</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_set_max_num</thread>
		<value>17</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_set_max_num</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>30</res_id>
		<opcode>37</opcode>
		<latency>0</latency>
		<delay>1.2418</delay>
		<module_name>st_weight_addr_gen_Mul_16Ux16U_16U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>*</label>
		<unit_area>790.4304</unit_area>
		<comb_area>790.4304</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>7</res_id>
		<opcode>7</opcode>
		<latency>0</latency>
		<delay>1.1261</delay>
		<module_name>st_weight_addr_gen_Add3u8u8Subu16u16_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(( d - c ) + (b + a))</label>
		<unit_area>244.8720</unit_area>
		<comb_area>244.8720</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_set_max_num</thread>
		<op>
			<id>4194</id>
			<opcode>37</opcode>
			<source_loc>2279</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4196</id>
			<opcode>74</opcode>
			<source_loc>2279</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4197</id>
			<opcode>7</opcode>
			<source_loc>2272,2271,2268</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4201</id>
			<opcode>64</opcode>
			<source_loc>2272,2271,2268</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4199</id>
			<opcode>7</opcode>
			<source_loc>2263,2262,2259</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_int</datatype>
			</port>
		</op>
		<op>
			<id>4202</id>
			<opcode>64</opcode>
			<source_loc>2263,2262,2259</source_loc>
			<port>
				<name>in4</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="8">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_int</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_set_max_num</thread>
		<io_op>
			<id>4174</id>
			<source_loc>2996</source_loc>
			<order>1</order>
			<sig_name>filter_height</sig_name>
			<label>filter_height:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>22</id>
				<op_kind>input</op_kind>
				<object>filter_height</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4175</id>
			<source_loc>2997</source_loc>
			<order>2</order>
			<sig_name>filter_width</sig_name>
			<label>filter_width:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>23</id>
				<op_kind>input</op_kind>
				<object>filter_width</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4177</id>
			<source_loc>3000</source_loc>
			<order>3</order>
			<sig_name>feature_width</sig_name>
			<label>feature_width:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>25</id>
				<op_kind>input</op_kind>
				<object>feature_width</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4178</id>
			<source_loc>3001</source_loc>
			<order>4</order>
			<sig_name>pad_left_size</sig_name>
			<label>pad_left_size:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>26</id>
				<op_kind>input</op_kind>
				<object>pad_left_size</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4179</id>
			<source_loc>3002</source_loc>
			<order>5</order>
			<sig_name>pad_right_size</sig_name>
			<label>pad_right_size:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>27</id>
				<op_kind>input</op_kind>
				<object>pad_right_size</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4180</id>
			<source_loc>3003</source_loc>
			<order>6</order>
			<sig_name>feature_height</sig_name>
			<label>feature_height:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>28</id>
				<op_kind>input</op_kind>
				<object>feature_height</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4181</id>
			<source_loc>3004</source_loc>
			<order>7</order>
			<sig_name>pad_top_size</sig_name>
			<label>pad_top_size:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>29</id>
				<op_kind>input</op_kind>
				<object>pad_top_size</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4182</id>
			<source_loc>3005</source_loc>
			<order>8</order>
			<sig_name>pad_bottom_size</sig_name>
			<label>pad_bottom_size:read</label>
			<datatype W="8">sc_uint</datatype>
			<input_read/>
			<op>
				<id>30</id>
				<op_kind>input</op_kind>
				<object>pad_bottom_size</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4176</id>
			<source_loc>2999</source_loc>
			<order>9</order>
			<sig_name>filter_channel</sig_name>
			<label>filter_channel:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>24</id>
				<op_kind>input</op_kind>
				<object>filter_channel</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4183</id>
			<source_loc>3006</source_loc>
			<order>10</order>
			<sig_name>out_feature_channel</sig_name>
			<label>out_feature_channel:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>31</id>
				<op_kind>input</op_kind>
				<object>out_feature_channel</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4186</id>
			<source_loc>4172</source_loc>
			<order>11</order>
			<sig_name>of_cnt_max</sig_name>
			<label>of_cnt_max:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>34</id>
				<op_kind>output</op_kind>
				<object>of_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4191</id>
			<source_loc>4173</source_loc>
			<order>12</order>
			<sig_name>if_cnt_max</sig_name>
			<label>if_cnt_max:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>39</id>
				<op_kind>output</op_kind>
				<object>if_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4192</id>
			<source_loc>3012</source_loc>
			<order>13</order>
			<sig_name>iy_cnt_max</sig_name>
			<label>iy_cnt_max:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>40</id>
				<op_kind>output</op_kind>
				<object>iy_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4193</id>
			<source_loc>3013</source_loc>
			<order>14</order>
			<sig_name>ix_cnt_max</sig_name>
			<label>ix_cnt_max:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>41</id>
				<op_kind>output</op_kind>
				<object>ix_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1655000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4184</id>
			<source_loc>4038</source_loc>
			<order>15</order>
			<instance_name>st_weight_addr_gen_Mul_16Ux16U_16U_4_5</instance_name>
			<opcode>74</opcode>
			<label>*</label>
			<op>
				<id>32</id>
				<op_kind>mul</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9943000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4185</id>
			<source_loc>4167</source_loc>
			<order>16</order>
			<sig_name>cnt_max</sig_name>
			<label>cnt_max:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>33</id>
				<op_kind>output</op_kind>
				<object>cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.0598000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4187</id>
			<source_loc>4040</source_loc>
			<order>17</order>
			<instance_name>st_weight_addr_gen_Add3u8u8Subu16u16_4_6</instance_name>
			<opcode>64</opcode>
			<label>
d - c + (b + a)			</label>
			<op>
				<id>35</id>
				<op_kind>add</op_kind>
				<in_widths>16 16 8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7243000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4188</id>
			<source_loc>4169</source_loc>
			<order>18</order>
			<sig_name>oy_cnt_max</sig_name>
			<label>oy_cnt_max:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>36</id>
				<op_kind>output</op_kind>
				<object>oy_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7898000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4189</id>
			<source_loc>4042</source_loc>
			<order>19</order>
			<instance_name>st_weight_addr_gen_Add3u8u8Subu16u16_4_7</instance_name>
			<opcode>64</opcode>
			<label>
d - c + (b + a)			</label>
			<op>
				<id>37</id>
				<op_kind>add</op_kind>
				<in_widths>16 16 8 8</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7243000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4190</id>
			<source_loc>4171</source_loc>
			<order>20</order>
			<sig_name>ox_cnt_max</sig_name>
			<label>ox_cnt_max:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>38</id>
				<op_kind>output</op_kind>
				<object>ox_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7898000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.1</path>
		<name>post_sched</name>
		<thread>_set_max_num</thread>
	</cdfg>
	<timing_paths>
		<thread>_set_max_num</thread>
		<timing_path>
			<name>_set_max_num_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max</port_name>
				<state>2</state>
				<source_loc>4190</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max</port_name>
				<state>2</state>
				<source_loc>4188</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>cnt_max</port_name>
				<state>2</state>
				<source_loc>4185</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt_max</port_name>
				<state>2</state>
				<source_loc>4193</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt_max</port_name>
				<state>2</state>
				<source_loc>4192</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt_max</port_name>
				<state>2</state>
				<source_loc>4191</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt_max</port_name>
				<state>2</state>
				<source_loc>4186</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_set_max_num</thread>
		<timing_path>
			<name>_set_max_num_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>cnt_max</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt_max</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt_max</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt_max</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_set_max_num_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_set_max_num</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt_max</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_set_max_num</thread>
		<reg_op>
			<id>4206</id>
			<source_loc>4185</source_loc>
			<name>cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>cnt_max</instance_name>
			<op>
				<id>33</id>
				<op_kind>reg</op_kind>
				<object>cnt_max</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4208</id>
			<source_loc>4191</source_loc>
			<name>if_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>if_cnt_max</instance_name>
			<op>
				<id>39</id>
				<op_kind>reg</op_kind>
				<object>if_cnt_max</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4210</id>
			<source_loc>4193</source_loc>
			<name>ix_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>ix_cnt_max</instance_name>
			<op>
				<id>41</id>
				<op_kind>reg</op_kind>
				<object>ix_cnt_max</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4212</id>
			<source_loc>4192</source_loc>
			<name>iy_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>iy_cnt_max</instance_name>
			<op>
				<id>40</id>
				<op_kind>reg</op_kind>
				<object>iy_cnt_max</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4214</id>
			<source_loc>4186</source_loc>
			<name>of_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_cnt_max</instance_name>
			<op>
				<id>34</id>
				<op_kind>reg</op_kind>
				<object>of_cnt_max</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4216</id>
			<source_loc>4190</source_loc>
			<name>ox_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>ox_cnt_max</instance_name>
			<op>
				<id>38</id>
				<op_kind>reg</op_kind>
				<object>ox_cnt_max</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4218</id>
			<source_loc>4188</source_loc>
			<name>oy_cnt_max</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>oy_cnt_max</instance_name>
			<op>
				<id>36</id>
				<op_kind>reg</op_kind>
				<object>oy_cnt_max</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_set_max_num</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>5</id>
			<thread>_set_max_num</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>363</source_line>
			<source_loc>2288</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_set_max_num</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>5</id>
			<thread>_set_max_num</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>2281</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3024</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>772,2242</sub_loc>
	</source_loc>
	<source_loc>
		<id>3023</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>796,2245</sub_loc>
	</source_loc>
	<source_loc>
		<id>3025</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>772,2244</sub_loc>
	</source_loc>
	<source_loc>
		<id>4225</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3025</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.2</path>
		<name>pre_sched</name>
		<thread>_st_weight_data_valid</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_st_weight_data_valid</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_st_weight_data_valid</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_st_weight_data_valid</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_st_weight_data_valid</thread>
	</pm_ops>
	<sched_ops>
		<thread>_st_weight_data_valid</thread>
		<io_op>
			<id>4226</id>
			<source_loc>3024</source_loc>
			<order>1</order>
			<sig_name>st_weight_data_valid</sig_name>
			<label>st_weight_data_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>52</id>
				<op_kind>output</op_kind>
				<object>st_weight_data_valid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4227</id>
			<source_loc>3023</source_loc>
			<order>2</order>
			<sig_name>st_weight_addr_valid_6d</sig_name>
			<label>st_weight_addr_valid_6d:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>53</id>
				<op_kind>input</op_kind>
				<object>st_weight_addr_valid_6d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4228</id>
			<source_loc>4225</source_loc>
			<order>3</order>
			<sig_name>st_weight_data_valid</sig_name>
			<label>st_weight_data_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>54</id>
				<op_kind>output</op_kind>
				<object>st_weight_data_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.2</path>
		<name>post_sched</name>
		<thread>_st_weight_data_valid</thread>
	</cdfg>
	<timing_paths>
		<thread>_st_weight_data_valid</thread>
		<timing_path>
			<name>_st_weight_data_valid_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_st_weight_data_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_data_valid</port_name>
				<state>3</state>
				<source_loc>4228</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_st_weight_data_valid_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_st_weight_data_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr_valid_6d</port_name>
				<state>3</state>
				<source_loc>4227</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_st_weight_data_valid_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_st_weight_data_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_data_valid</port_name>
				<state>1</state>
				<source_loc>4226</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_st_weight_data_valid</thread>
		<timing_path>
			<name>_st_weight_data_valid_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_st_weight_data_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr_valid_6d</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_st_weight_data_valid_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_st_weight_data_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_data_valid</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_st_weight_data_valid_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_st_weight_data_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_data_valid</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_st_weight_data_valid</thread>
		<reg_op>
			<id>4231</id>
			<source_loc>4226</source_loc>
			<name>st_weight_data_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>st_weight_data_valid</instance_name>
			<op>
				<id>52</id>
				<op_kind>reg</op_kind>
				<object>st_weight_data_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4232</id>
			<source_loc>4228</source_loc>
			<name>st_weight_data_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>st_weight_data_valid</instance_name>
			<op>
				<id>54</id>
				<op_kind>reg</op_kind>
				<object>st_weight_data_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_st_weight_data_valid</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>7</id>
			<thread>_st_weight_data_valid</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>353</source_line>
			<source_loc>2249</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_st_weight_data_valid</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>7</id>
			<thread>_st_weight_data_valid</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>2246</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3030</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>773,2231</sub_loc>
	</source_loc>
	<source_loc>
		<id>3029</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>881,2235</sub_loc>
	</source_loc>
	<source_loc>
		<id>3031</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>773,2234</sub_loc>
	</source_loc>
	<source_loc>
		<id>4233</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3031</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.3</path>
		<name>pre_sched</name>
		<thread>_cache_en</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_cache_en</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_cache_en</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_cache_en</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_cache_en</thread>
	</pm_ops>
	<sched_ops>
		<thread>_cache_en</thread>
		<io_op>
			<id>4234</id>
			<source_loc>3030</source_loc>
			<order>1</order>
			<sig_name>cache_en</sig_name>
			<label>cache_en:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>55</id>
				<op_kind>output</op_kind>
				<object>cache_en</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4235</id>
			<source_loc>3029</source_loc>
			<order>2</order>
			<sig_name>run_10d</sig_name>
			<label>run_10d:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>56</id>
				<op_kind>input</op_kind>
				<object>run_10d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4236</id>
			<source_loc>4233</source_loc>
			<order>3</order>
			<sig_name>cache_en</sig_name>
			<label>cache_en:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>57</id>
				<op_kind>output</op_kind>
				<object>cache_en</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.3</path>
		<name>post_sched</name>
		<thread>_cache_en</thread>
	</cdfg>
	<timing_paths>
		<thread>_cache_en</thread>
		<timing_path>
			<name>_cache_en_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_cache_en</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>cache_en</port_name>
				<state>3</state>
				<source_loc>4236</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_cache_en_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_cache_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_10d</port_name>
				<state>3</state>
				<source_loc>4235</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_cache_en_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_cache_en</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>cache_en</port_name>
				<state>1</state>
				<source_loc>4234</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_cache_en</thread>
		<timing_path>
			<name>_cache_en_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_cache_en</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_10d</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_cache_en_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_cache_en</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>cache_en</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_cache_en_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_cache_en</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>cache_en</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_cache_en</thread>
		<reg_op>
			<id>4239</id>
			<source_loc>4234</source_loc>
			<name>cache_en</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>cache_en</instance_name>
			<op>
				<id>55</id>
				<op_kind>reg</op_kind>
				<object>cache_en</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4240</id>
			<source_loc>4236</source_loc>
			<name>cache_en</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>cache_en</instance_name>
			<op>
				<id>57</id>
				<op_kind>reg</op_kind>
				<object>cache_en</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_cache_en</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>9</id>
			<thread>_cache_en</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>343</source_line>
			<source_loc>2239</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_cache_en</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>9</id>
			<thread>_cache_en</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>2236</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3036</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>771,2220</sub_loc>
	</source_loc>
	<source_loc>
		<id>3035</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>874,2224</sub_loc>
	</source_loc>
	<source_loc>
		<id>3037</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>771,2223</sub_loc>
	</source_loc>
	<source_loc>
		<id>4241</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3037</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.4</path>
		<name>pre_sched</name>
		<thread>_st_weight_addr_valid</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_st_weight_addr_valid</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_st_weight_addr_valid</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_st_weight_addr_valid</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_st_weight_addr_valid</thread>
	</pm_ops>
	<sched_ops>
		<thread>_st_weight_addr_valid</thread>
		<io_op>
			<id>4242</id>
			<source_loc>3036</source_loc>
			<order>1</order>
			<sig_name>st_weight_addr_valid</sig_name>
			<label>st_weight_addr_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>58</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4243</id>
			<source_loc>3035</source_loc>
			<order>2</order>
			<sig_name>run_3d</sig_name>
			<label>run_3d:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>59</id>
				<op_kind>input</op_kind>
				<object>run_3d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4244</id>
			<source_loc>4241</source_loc>
			<order>3</order>
			<sig_name>st_weight_addr_valid</sig_name>
			<label>st_weight_addr_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>60</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.4</path>
		<name>post_sched</name>
		<thread>_st_weight_addr_valid</thread>
	</cdfg>
	<timing_paths>
		<thread>_st_weight_addr_valid</thread>
		<timing_path>
			<name>_st_weight_addr_valid_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_st_weight_addr_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr_valid</port_name>
				<state>3</state>
				<source_loc>4244</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_st_weight_addr_valid_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_st_weight_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_3d</port_name>
				<state>3</state>
				<source_loc>4243</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_st_weight_addr_valid_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_st_weight_addr_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr_valid</port_name>
				<state>1</state>
				<source_loc>4242</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_st_weight_addr_valid</thread>
		<timing_path>
			<name>_st_weight_addr_valid_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_st_weight_addr_valid</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_3d</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_st_weight_addr_valid_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_st_weight_addr_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr_valid</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_st_weight_addr_valid_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_st_weight_addr_valid</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr_valid</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_st_weight_addr_valid</thread>
		<reg_op>
			<id>4247</id>
			<source_loc>4242</source_loc>
			<name>st_weight_addr_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>st_weight_addr_valid</instance_name>
			<op>
				<id>58</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4248</id>
			<source_loc>4244</source_loc>
			<name>st_weight_addr_valid</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>st_weight_addr_valid</instance_name>
			<op>
				<id>60</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_st_weight_addr_valid</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>11</id>
			<thread>_st_weight_addr_valid</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>335</source_line>
			<source_loc>2228</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_st_weight_addr_valid</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>11</id>
			<thread>_st_weight_addr_valid</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>2225</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>2103</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>297</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3046</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>872,2103</sub_loc>
	</source_loc>
	<source_loc>
		<id>2106</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>298</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3047</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>873,2106</sub_loc>
	</source_loc>
	<source_loc>
		<id>3043</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>874,2110</sub_loc>
	</source_loc>
	<source_loc>
		<id>2112</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>300</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3048</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>875,2112</sub_loc>
	</source_loc>
	<source_loc>
		<id>2115</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>301</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3049</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>876,2115</sub_loc>
	</source_loc>
	<source_loc>
		<id>2118</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>302</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3050</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>877,2118</sub_loc>
	</source_loc>
	<source_loc>
		<id>2121</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>303</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3051</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>878,2121</sub_loc>
	</source_loc>
	<source_loc>
		<id>2124</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>304</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3052</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>879,2124</sub_loc>
	</source_loc>
	<source_loc>
		<id>2127</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>305</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3053</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>880,2127</sub_loc>
	</source_loc>
	<source_loc>
		<id>3044</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>881,2131</sub_loc>
	</source_loc>
	<source_loc>
		<id>2133</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>307</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3054</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>791,2133</sub_loc>
	</source_loc>
	<source_loc>
		<id>2136</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>308</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3055</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>792,2136</sub_loc>
	</source_loc>
	<source_loc>
		<id>2138</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>309</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3056</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>793,2138</sub_loc>
	</source_loc>
	<source_loc>
		<id>2140</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>310</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3057</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>794,2140</sub_loc>
	</source_loc>
	<source_loc>
		<id>2142</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>311</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3058</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>795,2142</sub_loc>
	</source_loc>
	<source_loc>
		<id>3045</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>796,2144</sub_loc>
	</source_loc>
	<source_loc>
		<id>2146</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>313</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3059</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>797,2146</sub_loc>
	</source_loc>
	<source_loc>
		<id>2148</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>316</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>4250</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>872,2148</sub_loc>
	</source_loc>
	<source_loc>
		<id>3062</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>872,2148</sub_loc>
	</source_loc>
	<source_loc>
		<id>4329</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3062</sub_loc>
	</source_loc>
	<source_loc>
		<id>4251</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4250</sub_loc>
	</source_loc>
	<source_loc>
		<id>4249</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4250</sub_loc>
	</source_loc>
	<source_loc>
		<id>2150</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>317</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>4253</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>873,2150</sub_loc>
	</source_loc>
	<source_loc>
		<id>3063</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>873,2150</sub_loc>
	</source_loc>
	<source_loc>
		<id>4328</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3063</sub_loc>
	</source_loc>
	<source_loc>
		<id>4255</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4253</sub_loc>
	</source_loc>
	<source_loc>
		<id>4254</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4253</sub_loc>
	</source_loc>
	<source_loc>
		<id>4257</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3035,2152</sub_loc>
	</source_loc>
	<source_loc>
		<id>3065</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>874,2152</sub_loc>
	</source_loc>
	<source_loc>
		<id>4327</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3065</sub_loc>
	</source_loc>
	<source_loc>
		<id>4259</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4257</sub_loc>
	</source_loc>
	<source_loc>
		<id>4258</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4257</sub_loc>
	</source_loc>
	<source_loc>
		<id>2154</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>319</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>4261</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>875,2154</sub_loc>
	</source_loc>
	<source_loc>
		<id>3091</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>875,2154</sub_loc>
	</source_loc>
	<source_loc>
		<id>4263</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4261</sub_loc>
	</source_loc>
	<source_loc>
		<id>4262</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4261</sub_loc>
	</source_loc>
	<source_loc>
		<id>2156</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>320</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>4265</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>876,2156</sub_loc>
	</source_loc>
	<source_loc>
		<id>3067</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>876,2156</sub_loc>
	</source_loc>
	<source_loc>
		<id>4326</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3067</sub_loc>
	</source_loc>
	<source_loc>
		<id>4267</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4265</sub_loc>
	</source_loc>
	<source_loc>
		<id>4266</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4265</sub_loc>
	</source_loc>
	<source_loc>
		<id>2158</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>321</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>4269</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>877,2158</sub_loc>
	</source_loc>
	<source_loc>
		<id>3069</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>877,2158</sub_loc>
	</source_loc>
	<source_loc>
		<id>4325</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3069</sub_loc>
	</source_loc>
	<source_loc>
		<id>4271</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4269</sub_loc>
	</source_loc>
	<source_loc>
		<id>4270</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4269</sub_loc>
	</source_loc>
	<source_loc>
		<id>2160</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>322</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>4273</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>878,2160</sub_loc>
	</source_loc>
	<source_loc>
		<id>3071</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>878,2160</sub_loc>
	</source_loc>
	<source_loc>
		<id>4324</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3071</sub_loc>
	</source_loc>
	<source_loc>
		<id>4275</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4273</sub_loc>
	</source_loc>
	<source_loc>
		<id>4274</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4273</sub_loc>
	</source_loc>
	<source_loc>
		<id>2162</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>323</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>4277</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>879,2162</sub_loc>
	</source_loc>
	<source_loc>
		<id>3073</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>879,2162</sub_loc>
	</source_loc>
	<source_loc>
		<id>4323</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3073</sub_loc>
	</source_loc>
	<source_loc>
		<id>4279</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4277</sub_loc>
	</source_loc>
	<source_loc>
		<id>4278</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4277</sub_loc>
	</source_loc>
	<source_loc>
		<id>2164</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>324</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>4281</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>880,2164</sub_loc>
	</source_loc>
	<source_loc>
		<id>3075</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>880,2164</sub_loc>
	</source_loc>
	<source_loc>
		<id>4322</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3075</sub_loc>
	</source_loc>
	<source_loc>
		<id>4283</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4281</sub_loc>
	</source_loc>
	<source_loc>
		<id>4282</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4281</sub_loc>
	</source_loc>
	<source_loc>
		<id>2168</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>326</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>4285</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>791,2168</sub_loc>
	</source_loc>
	<source_loc>
		<id>3090</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>791,2168</sub_loc>
	</source_loc>
	<source_loc>
		<id>4287</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4285</sub_loc>
	</source_loc>
	<source_loc>
		<id>4286</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4285</sub_loc>
	</source_loc>
	<source_loc>
		<id>2170</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>327</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>4289</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>792,2170</sub_loc>
	</source_loc>
	<source_loc>
		<id>3079</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>792,2170</sub_loc>
	</source_loc>
	<source_loc>
		<id>4320</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3079</sub_loc>
	</source_loc>
	<source_loc>
		<id>4291</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4289</sub_loc>
	</source_loc>
	<source_loc>
		<id>4290</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4289</sub_loc>
	</source_loc>
	<source_loc>
		<id>2172</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>328</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>4293</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>793,2172</sub_loc>
	</source_loc>
	<source_loc>
		<id>3081</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>793,2172</sub_loc>
	</source_loc>
	<source_loc>
		<id>4319</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3081</sub_loc>
	</source_loc>
	<source_loc>
		<id>4295</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4293</sub_loc>
	</source_loc>
	<source_loc>
		<id>4294</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4293</sub_loc>
	</source_loc>
	<source_loc>
		<id>2174</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>329</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>4297</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>794,2174</sub_loc>
	</source_loc>
	<source_loc>
		<id>3083</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>794,2174</sub_loc>
	</source_loc>
	<source_loc>
		<id>4318</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3083</sub_loc>
	</source_loc>
	<source_loc>
		<id>4299</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4297</sub_loc>
	</source_loc>
	<source_loc>
		<id>4298</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4297</sub_loc>
	</source_loc>
	<source_loc>
		<id>2176</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>330</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>4301</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>795,2176</sub_loc>
	</source_loc>
	<source_loc>
		<id>3085</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>795,2176</sub_loc>
	</source_loc>
	<source_loc>
		<id>4317</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3085</sub_loc>
	</source_loc>
	<source_loc>
		<id>4303</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4301</sub_loc>
	</source_loc>
	<source_loc>
		<id>4302</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4301</sub_loc>
	</source_loc>
	<source_loc>
		<id>4305</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3023,2178</sub_loc>
	</source_loc>
	<source_loc>
		<id>3087</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>796,2178</sub_loc>
	</source_loc>
	<source_loc>
		<id>4316</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3087</sub_loc>
	</source_loc>
	<source_loc>
		<id>4307</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4305</sub_loc>
	</source_loc>
	<source_loc>
		<id>4306</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4305</sub_loc>
	</source_loc>
	<source_loc>
		<id>4245</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4242,4244</sub_loc>
	</source_loc>
	<source_loc>
		<id>4246</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4245,4247,4248</sub_loc>
	</source_loc>
	<source_loc>
		<id>4309</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4246,2217</sub_loc>
	</source_loc>
	<source_loc>
		<id>4311</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4309</sub_loc>
	</source_loc>
	<source_loc>
		<id>4310</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4309</sub_loc>
	</source_loc>
	<source_loc>
		<id>4312</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4311,4310</sub_loc>
	</source_loc>
	<source_loc>
		<id>2181</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>332</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>3060</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>796,2181</sub_loc>
	</source_loc>
	<source_loc>
		<id>4313</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3060</sub_loc>
	</source_loc>
	<source_loc>
		<id>3041</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>771,2169</sub_loc>
	</source_loc>
	<source_loc>
		<id>4314</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3041</sub_loc>
	</source_loc>
	<source_loc>
		<id>2155</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>319</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>3061</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>874,2155</sub_loc>
	</source_loc>
	<source_loc>
		<id>4315</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3061</sub_loc>
	</source_loc>
	<source_loc>
		<id>2151</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>317</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>3064</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>872,2151</sub_loc>
	</source_loc>
	<source_loc>
		<id>2153</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>318</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>3066</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>873,2153</sub_loc>
	</source_loc>
	<source_loc>
		<id>2157</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>320</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>3068</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>875,2157</sub_loc>
	</source_loc>
	<source_loc>
		<id>2159</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>321</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>3070</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>876,2159</sub_loc>
	</source_loc>
	<source_loc>
		<id>2161</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>322</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>3072</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>877,2161</sub_loc>
	</source_loc>
	<source_loc>
		<id>2163</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>323</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>3074</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>878,2163</sub_loc>
	</source_loc>
	<source_loc>
		<id>2165</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>324</line>
		<col>16</col>
	</source_loc>
	<source_loc>
		<id>3076</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>879,2165</sub_loc>
	</source_loc>
	<source_loc>
		<id>2167</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>325</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>3078</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>880,2167</sub_loc>
	</source_loc>
	<source_loc>
		<id>2171</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>327</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>3080</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>791,2171</sub_loc>
	</source_loc>
	<source_loc>
		<id>2173</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>328</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>3082</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>792,2173</sub_loc>
	</source_loc>
	<source_loc>
		<id>2175</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>329</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>3084</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>793,2175</sub_loc>
	</source_loc>
	<source_loc>
		<id>2177</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>330</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>3086</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>794,2177</sub_loc>
	</source_loc>
	<source_loc>
		<id>2179</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>331</line>
		<col>33</col>
	</source_loc>
	<source_loc>
		<id>3088</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>795,2179</sub_loc>
	</source_loc>
	<source_loc>
		<id>2180</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>332</line>
		<col>7</col>
	</source_loc>
	<source_loc>
		<id>3089</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>797,2180</sub_loc>
	</source_loc>
	<source_loc>
		<id>3077</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>881,2166</sub_loc>
	</source_loc>
	<source_loc>
		<id>4321</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3077</sub_loc>
	</source_loc>
	<source_loc>
		<id>3042</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>871,2149</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.5</path>
		<name>pre_sched</name>
		<thread>_delay</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_delay</thread>
		<value>67</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_delay</thread>
		<value>67</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_delay</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_delay</thread>
	</pm_ops>
	<sched_ops>
		<thread>_delay</thread>
		<io_op>
			<id>4330</id>
			<source_loc>3046</source_loc>
			<order>1</order>
			<sig_name>run_1d</sig_name>
			<label>run_1d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>61</id>
				<op_kind>output</op_kind>
				<object>run_1d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4331</id>
			<source_loc>3047</source_loc>
			<order>2</order>
			<sig_name>run_2d</sig_name>
			<label>run_2d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>62</id>
				<op_kind>output</op_kind>
				<object>run_2d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4332</id>
			<source_loc>3043</source_loc>
			<order>3</order>
			<sig_name>run_3d</sig_name>
			<label>run_3d:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>63</id>
				<op_kind>output</op_kind>
				<object>run_3d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4333</id>
			<source_loc>3048</source_loc>
			<order>4</order>
			<sig_name>run_4d</sig_name>
			<label>run_4d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>64</id>
				<op_kind>output</op_kind>
				<object>run_4d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4334</id>
			<source_loc>3049</source_loc>
			<order>5</order>
			<sig_name>run_5d</sig_name>
			<label>run_5d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>65</id>
				<op_kind>output</op_kind>
				<object>run_5d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4335</id>
			<source_loc>3050</source_loc>
			<order>6</order>
			<sig_name>run_6d</sig_name>
			<label>run_6d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>66</id>
				<op_kind>output</op_kind>
				<object>run_6d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4336</id>
			<source_loc>3051</source_loc>
			<order>7</order>
			<sig_name>run_7d</sig_name>
			<label>run_7d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>67</id>
				<op_kind>output</op_kind>
				<object>run_7d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4337</id>
			<source_loc>3052</source_loc>
			<order>8</order>
			<sig_name>run_8d</sig_name>
			<label>run_8d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>68</id>
				<op_kind>output</op_kind>
				<object>run_8d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4338</id>
			<source_loc>3053</source_loc>
			<order>9</order>
			<sig_name>run_9d</sig_name>
			<label>run_9d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>69</id>
				<op_kind>output</op_kind>
				<object>run_9d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4339</id>
			<source_loc>3044</source_loc>
			<order>10</order>
			<sig_name>run_10d</sig_name>
			<label>run_10d:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>70</id>
				<op_kind>output</op_kind>
				<object>run_10d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4340</id>
			<source_loc>3054</source_loc>
			<order>11</order>
			<sig_name>st_weight_addr_valid_1d</sig_name>
			<label>st_weight_addr_valid_1d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>71</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_1d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4341</id>
			<source_loc>3055</source_loc>
			<order>12</order>
			<sig_name>st_weight_addr_valid_2d</sig_name>
			<label>st_weight_addr_valid_2d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>72</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_2d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4342</id>
			<source_loc>3056</source_loc>
			<order>13</order>
			<sig_name>st_weight_addr_valid_3d</sig_name>
			<label>st_weight_addr_valid_3d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>73</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_3d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4343</id>
			<source_loc>3057</source_loc>
			<order>14</order>
			<sig_name>st_weight_addr_valid_4d</sig_name>
			<label>st_weight_addr_valid_4d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>74</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_4d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4344</id>
			<source_loc>3058</source_loc>
			<order>15</order>
			<sig_name>st_weight_addr_valid_5d</sig_name>
			<label>st_weight_addr_valid_5d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>75</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_5d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4345</id>
			<source_loc>3045</source_loc>
			<order>16</order>
			<sig_name>st_weight_addr_valid_6d</sig_name>
			<label>st_weight_addr_valid_6d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>76</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_6d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4346</id>
			<source_loc>3059</source_loc>
			<order>17</order>
			<sig_name>st_weight_addr_valid_7d</sig_name>
			<label>st_weight_addr_valid_7d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>77</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_7d</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4347</id>
			<source_loc>4250</source_loc>
			<order>18</order>
			<sig_name>run_1d</sig_name>
			<label>run_1d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>78</id>
				<op_kind>output</op_kind>
				<object>run_1d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4348</id>
			<source_loc>4253</source_loc>
			<order>19</order>
			<sig_name>run_2d</sig_name>
			<label>run_2d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>79</id>
				<op_kind>output</op_kind>
				<object>run_2d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4349</id>
			<source_loc>4257</source_loc>
			<order>20</order>
			<sig_name>run_3d</sig_name>
			<label>run_3d:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>80</id>
				<op_kind>output</op_kind>
				<object>run_3d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4350</id>
			<source_loc>4261</source_loc>
			<order>21</order>
			<sig_name>run_4d</sig_name>
			<label>run_4d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>81</id>
				<op_kind>output</op_kind>
				<object>run_4d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4351</id>
			<source_loc>4265</source_loc>
			<order>22</order>
			<sig_name>run_5d</sig_name>
			<label>run_5d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>82</id>
				<op_kind>output</op_kind>
				<object>run_5d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4352</id>
			<source_loc>4269</source_loc>
			<order>23</order>
			<sig_name>run_6d</sig_name>
			<label>run_6d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>83</id>
				<op_kind>output</op_kind>
				<object>run_6d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4353</id>
			<source_loc>4273</source_loc>
			<order>24</order>
			<sig_name>run_7d</sig_name>
			<label>run_7d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>84</id>
				<op_kind>output</op_kind>
				<object>run_7d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4354</id>
			<source_loc>4277</source_loc>
			<order>25</order>
			<sig_name>run_8d</sig_name>
			<label>run_8d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>85</id>
				<op_kind>output</op_kind>
				<object>run_8d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4355</id>
			<source_loc>4281</source_loc>
			<order>26</order>
			<sig_name>run_9d</sig_name>
			<label>run_9d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>86</id>
				<op_kind>output</op_kind>
				<object>run_9d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4356</id>
			<source_loc>4285</source_loc>
			<order>27</order>
			<sig_name>st_weight_addr_valid_1d</sig_name>
			<label>st_weight_addr_valid_1d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>87</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_1d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4357</id>
			<source_loc>4289</source_loc>
			<order>28</order>
			<sig_name>st_weight_addr_valid_2d</sig_name>
			<label>st_weight_addr_valid_2d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>88</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_2d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4358</id>
			<source_loc>4293</source_loc>
			<order>29</order>
			<sig_name>st_weight_addr_valid_3d</sig_name>
			<label>st_weight_addr_valid_3d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>89</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_3d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4359</id>
			<source_loc>4297</source_loc>
			<order>30</order>
			<sig_name>st_weight_addr_valid_4d</sig_name>
			<label>st_weight_addr_valid_4d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>90</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_4d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4360</id>
			<source_loc>4301</source_loc>
			<order>31</order>
			<sig_name>st_weight_addr_valid_5d</sig_name>
			<label>st_weight_addr_valid_5d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>91</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_5d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4361</id>
			<source_loc>4305</source_loc>
			<order>32</order>
			<sig_name>st_weight_addr_valid_6d</sig_name>
			<label>st_weight_addr_valid_6d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>92</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_6d</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4362</id>
			<source_loc>4309</source_loc>
			<order>33</order>
			<sig_name>st_weight_addr_valid</sig_name>
			<label>st_weight_addr_valid:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>93</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4363</id>
			<source_loc>4313</source_loc>
			<order>34</order>
			<sig_name>udelay_st_weight_addr_valid_6d_prev</sig_name>
			<label>st_weight_addr_valid_6d:udelay_st_weight_addr_valid_6d_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>94</id>
				<op_kind>output</op_kind>
				<object>udelay_st_weight_addr_valid_6d_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4364</id>
			<source_loc>4314</source_loc>
			<order>35</order>
			<sig_name>udelay_st_weight_addr_valid_prev</sig_name>
			<label>st_weight_addr_valid:udelay_st_weight_addr_valid_prev:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>95</id>
				<op_kind>output</op_kind>
				<object>udelay_st_weight_addr_valid_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4365</id>
			<source_loc>4315</source_loc>
			<order>36</order>
			<sig_name>udelay_run_3d_prev</sig_name>
			<label>run_3d:udelay_run_3d_prev:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>96</id>
				<op_kind>output</op_kind>
				<object>udelay_run_3d_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4366</id>
			<source_loc>3042</source_loc>
			<order>37</order>
			<sig_name>run</sig_name>
			<label>run:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>97</id>
				<op_kind>input</op_kind>
				<object>run</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4367</id>
			<source_loc>3064</source_loc>
			<order>38</order>
			<sig_name>run_1d</sig_name>
			<label>run_1d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>98</id>
				<op_kind>input</op_kind>
				<object>run_1d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4368</id>
			<source_loc>3066</source_loc>
			<order>39</order>
			<sig_name>run_2d</sig_name>
			<label>run_2d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>99</id>
				<op_kind>input</op_kind>
				<object>run_2d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4369</id>
			<source_loc>3068</source_loc>
			<order>40</order>
			<sig_name>run_4d</sig_name>
			<label>run_4d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>100</id>
				<op_kind>input</op_kind>
				<object>run_4d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4370</id>
			<source_loc>3070</source_loc>
			<order>41</order>
			<sig_name>run_5d</sig_name>
			<label>run_5d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>101</id>
				<op_kind>input</op_kind>
				<object>run_5d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4371</id>
			<source_loc>3072</source_loc>
			<order>42</order>
			<sig_name>run_6d</sig_name>
			<label>run_6d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>102</id>
				<op_kind>input</op_kind>
				<object>run_6d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4372</id>
			<source_loc>3074</source_loc>
			<order>43</order>
			<sig_name>run_7d</sig_name>
			<label>run_7d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>103</id>
				<op_kind>input</op_kind>
				<object>run_7d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4373</id>
			<source_loc>3076</source_loc>
			<order>44</order>
			<sig_name>run_8d</sig_name>
			<label>run_8d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>104</id>
				<op_kind>input</op_kind>
				<object>run_8d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4374</id>
			<source_loc>3078</source_loc>
			<order>45</order>
			<sig_name>run_9d</sig_name>
			<label>run_9d:read</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>105</id>
				<op_kind>input</op_kind>
				<object>run_9d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4375</id>
			<source_loc>3080</source_loc>
			<order>46</order>
			<sig_name>st_weight_addr_valid_1d</sig_name>
			<label>st_weight_addr_valid_1d:read</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>106</id>
				<op_kind>input</op_kind>
				<object>st_weight_addr_valid_1d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4376</id>
			<source_loc>3082</source_loc>
			<order>47</order>
			<sig_name>st_weight_addr_valid_2d</sig_name>
			<label>st_weight_addr_valid_2d:read</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>107</id>
				<op_kind>input</op_kind>
				<object>st_weight_addr_valid_2d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4377</id>
			<source_loc>3084</source_loc>
			<order>48</order>
			<sig_name>st_weight_addr_valid_3d</sig_name>
			<label>st_weight_addr_valid_3d:read</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>108</id>
				<op_kind>input</op_kind>
				<object>st_weight_addr_valid_3d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4378</id>
			<source_loc>3086</source_loc>
			<order>49</order>
			<sig_name>st_weight_addr_valid_4d</sig_name>
			<label>st_weight_addr_valid_4d:read</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>109</id>
				<op_kind>input</op_kind>
				<object>st_weight_addr_valid_4d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4379</id>
			<source_loc>3088</source_loc>
			<order>50</order>
			<sig_name>st_weight_addr_valid_5d</sig_name>
			<label>st_weight_addr_valid_5d:read</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>110</id>
				<op_kind>input</op_kind>
				<object>st_weight_addr_valid_5d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4380</id>
			<source_loc>3089</source_loc>
			<order>51</order>
			<sig_name>st_weight_addr_valid_7d</sig_name>
			<label>st_weight_addr_valid_7d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>111</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_7d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4381</id>
			<source_loc>4316</source_loc>
			<order>52</order>
			<sig_name>st_weight_addr_valid_6d</sig_name>
			<label>st_weight_addr_valid_6d:write</label>
			<datatype W="1">bool</datatype>
			<output_write/>
			<op>
				<id>112</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_6d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4382</id>
			<source_loc>4317</source_loc>
			<order>53</order>
			<sig_name>st_weight_addr_valid_5d</sig_name>
			<label>st_weight_addr_valid_5d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>113</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_5d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4383</id>
			<source_loc>4318</source_loc>
			<order>54</order>
			<sig_name>st_weight_addr_valid_4d</sig_name>
			<label>st_weight_addr_valid_4d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>114</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_4d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4384</id>
			<source_loc>4319</source_loc>
			<order>55</order>
			<sig_name>st_weight_addr_valid_3d</sig_name>
			<label>st_weight_addr_valid_3d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>115</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_3d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4385</id>
			<source_loc>4320</source_loc>
			<order>56</order>
			<sig_name>st_weight_addr_valid_2d</sig_name>
			<label>st_weight_addr_valid_2d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>116</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_2d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4386</id>
			<source_loc>3090</source_loc>
			<order>57</order>
			<sig_name>st_weight_addr_valid_1d</sig_name>
			<label>st_weight_addr_valid_1d:write</label>
			<datatype W="1">bool</datatype>
			<op>
				<id>117</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr_valid_1d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4387</id>
			<source_loc>4321</source_loc>
			<order>58</order>
			<sig_name>run_10d</sig_name>
			<label>run_10d:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>118</id>
				<op_kind>output</op_kind>
				<object>run_10d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4388</id>
			<source_loc>4322</source_loc>
			<order>59</order>
			<sig_name>run_9d</sig_name>
			<label>run_9d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>119</id>
				<op_kind>output</op_kind>
				<object>run_9d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4389</id>
			<source_loc>4323</source_loc>
			<order>60</order>
			<sig_name>run_8d</sig_name>
			<label>run_8d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>120</id>
				<op_kind>output</op_kind>
				<object>run_8d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4390</id>
			<source_loc>4324</source_loc>
			<order>61</order>
			<sig_name>run_7d</sig_name>
			<label>run_7d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>121</id>
				<op_kind>output</op_kind>
				<object>run_7d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4391</id>
			<source_loc>4325</source_loc>
			<order>62</order>
			<sig_name>run_6d</sig_name>
			<label>run_6d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>122</id>
				<op_kind>output</op_kind>
				<object>run_6d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4392</id>
			<source_loc>4326</source_loc>
			<order>63</order>
			<sig_name>run_5d</sig_name>
			<label>run_5d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>123</id>
				<op_kind>output</op_kind>
				<object>run_5d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4393</id>
			<source_loc>3091</source_loc>
			<order>64</order>
			<sig_name>run_4d</sig_name>
			<label>run_4d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>124</id>
				<op_kind>output</op_kind>
				<object>run_4d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4394</id>
			<source_loc>4327</source_loc>
			<order>65</order>
			<sig_name>run_3d</sig_name>
			<label>run_3d:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>125</id>
				<op_kind>output</op_kind>
				<object>run_3d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4395</id>
			<source_loc>4328</source_loc>
			<order>66</order>
			<sig_name>run_2d</sig_name>
			<label>run_2d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>126</id>
				<op_kind>output</op_kind>
				<object>run_2d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2935000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4396</id>
			<source_loc>4329</source_loc>
			<order>67</order>
			<sig_name>run_1d</sig_name>
			<label>run_1d:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>127</id>
				<op_kind>output</op_kind>
				<object>run_1d</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.5</path>
		<name>post_sched</name>
		<thread>_delay</thread>
	</cdfg>
	<timing_paths>
		<thread>_delay</thread>
		<timing_path>
			<name>_delay_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_1d</port_name>
				<state>3</state>
				<source_loc>4396</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_2d</port_name>
				<state>3</state>
				<source_loc>4395</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_3d</port_name>
				<state>3</state>
				<source_loc>4394</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_4d</port_name>
				<state>3</state>
				<source_loc>4393</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_5d</port_name>
				<state>3</state>
				<source_loc>4392</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_6d</port_name>
				<state>3</state>
				<source_loc>4391</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_7d</port_name>
				<state>3</state>
				<source_loc>4390</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_8d</port_name>
				<state>3</state>
				<source_loc>4389</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_9d</port_name>
				<state>3</state>
				<source_loc>4388</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_10d</port_name>
				<state>3</state>
				<source_loc>4387</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_delay</thread>
		<timing_path>
			<name>_delay_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr_valid_5d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr_valid_4d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr_valid_3d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr_valid_2d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr_valid_1d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_9d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_8d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_7d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_6d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_delay_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_delay</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run_5d</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_delay</thread>
		<reg_op>
			<id>4415</id>
			<source_loc>4339</source_loc>
			<name>run_10d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>run_10d</instance_name>
			<op>
				<id>70</id>
				<op_kind>reg</op_kind>
				<object>run_10d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4416</id>
			<source_loc>4387</source_loc>
			<name>run_10d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>run_10d</instance_name>
			<op>
				<id>118</id>
				<op_kind>reg</op_kind>
				<object>run_10d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4418</id>
			<source_loc>4330</source_loc>
			<name>run_1d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>run_1d</instance_name>
			<op>
				<id>61</id>
				<op_kind>reg</op_kind>
				<object>run_1d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4419</id>
			<source_loc>4396</source_loc>
			<name>run_1d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>run_1d</instance_name>
			<op>
				<id>127</id>
				<op_kind>reg</op_kind>
				<object>run_1d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4421</id>
			<source_loc>4331</source_loc>
			<name>run_2d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>run_2d</instance_name>
			<op>
				<id>62</id>
				<op_kind>reg</op_kind>
				<object>run_2d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4422</id>
			<source_loc>4395</source_loc>
			<name>run_2d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>run_2d</instance_name>
			<op>
				<id>126</id>
				<op_kind>reg</op_kind>
				<object>run_2d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4424</id>
			<source_loc>4332</source_loc>
			<name>run_3d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>run_3d</instance_name>
			<op>
				<id>63</id>
				<op_kind>reg</op_kind>
				<object>run_3d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4425</id>
			<source_loc>4394</source_loc>
			<name>run_3d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>run_3d</instance_name>
			<op>
				<id>125</id>
				<op_kind>reg</op_kind>
				<object>run_3d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4427</id>
			<source_loc>4333</source_loc>
			<name>run_4d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>run_4d</instance_name>
			<op>
				<id>64</id>
				<op_kind>reg</op_kind>
				<object>run_4d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4428</id>
			<source_loc>4393</source_loc>
			<name>run_4d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>run_4d</instance_name>
			<op>
				<id>124</id>
				<op_kind>reg</op_kind>
				<object>run_4d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4430</id>
			<source_loc>4334</source_loc>
			<name>run_5d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>run_5d</instance_name>
			<op>
				<id>65</id>
				<op_kind>reg</op_kind>
				<object>run_5d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4431</id>
			<source_loc>4392</source_loc>
			<name>run_5d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>run_5d</instance_name>
			<op>
				<id>123</id>
				<op_kind>reg</op_kind>
				<object>run_5d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4433</id>
			<source_loc>4335</source_loc>
			<name>run_6d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>run_6d</instance_name>
			<op>
				<id>66</id>
				<op_kind>reg</op_kind>
				<object>run_6d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4434</id>
			<source_loc>4391</source_loc>
			<name>run_6d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>run_6d</instance_name>
			<op>
				<id>122</id>
				<op_kind>reg</op_kind>
				<object>run_6d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4436</id>
			<source_loc>4336</source_loc>
			<name>run_7d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>run_7d</instance_name>
			<op>
				<id>67</id>
				<op_kind>reg</op_kind>
				<object>run_7d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4437</id>
			<source_loc>4390</source_loc>
			<name>run_7d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>run_7d</instance_name>
			<op>
				<id>121</id>
				<op_kind>reg</op_kind>
				<object>run_7d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4439</id>
			<source_loc>4337</source_loc>
			<name>run_8d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>run_8d</instance_name>
			<op>
				<id>68</id>
				<op_kind>reg</op_kind>
				<object>run_8d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4440</id>
			<source_loc>4389</source_loc>
			<name>run_8d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>run_8d</instance_name>
			<op>
				<id>120</id>
				<op_kind>reg</op_kind>
				<object>run_8d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4442</id>
			<source_loc>4338</source_loc>
			<name>run_9d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>run_9d</instance_name>
			<op>
				<id>69</id>
				<op_kind>reg</op_kind>
				<object>run_9d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4443</id>
			<source_loc>4388</source_loc>
			<name>run_9d</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>run_9d</instance_name>
			<op>
				<id>119</id>
				<op_kind>reg</op_kind>
				<object>run_9d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4445</id>
			<source_loc>4340</source_loc>
			<name>st_weight_addr_valid_1d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>st_weight_addr_valid_1d</instance_name>
			<op>
				<id>71</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid_1d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4446</id>
			<source_loc>4386</source_loc>
			<name>st_weight_addr_valid_1d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>st_weight_addr_valid_1d</instance_name>
			<op>
				<id>117</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid_1d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4448</id>
			<source_loc>4341</source_loc>
			<name>st_weight_addr_valid_2d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>st_weight_addr_valid_2d</instance_name>
			<op>
				<id>72</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid_2d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4449</id>
			<source_loc>4385</source_loc>
			<name>st_weight_addr_valid_2d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>st_weight_addr_valid_2d</instance_name>
			<op>
				<id>116</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid_2d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4451</id>
			<source_loc>4342</source_loc>
			<name>st_weight_addr_valid_3d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>st_weight_addr_valid_3d</instance_name>
			<op>
				<id>73</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid_3d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4452</id>
			<source_loc>4384</source_loc>
			<name>st_weight_addr_valid_3d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>st_weight_addr_valid_3d</instance_name>
			<op>
				<id>115</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid_3d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4454</id>
			<source_loc>4343</source_loc>
			<name>st_weight_addr_valid_4d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>st_weight_addr_valid_4d</instance_name>
			<op>
				<id>74</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid_4d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4455</id>
			<source_loc>4383</source_loc>
			<name>st_weight_addr_valid_4d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>st_weight_addr_valid_4d</instance_name>
			<op>
				<id>114</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid_4d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4457</id>
			<source_loc>4344</source_loc>
			<name>st_weight_addr_valid_5d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>st_weight_addr_valid_5d</instance_name>
			<op>
				<id>75</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid_5d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4458</id>
			<source_loc>4382</source_loc>
			<name>st_weight_addr_valid_5d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>st_weight_addr_valid_5d</instance_name>
			<op>
				<id>113</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid_5d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4460</id>
			<source_loc>4345</source_loc>
			<name>st_weight_addr_valid_6d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>st_weight_addr_valid_6d</instance_name>
			<op>
				<id>76</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid_6d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4461</id>
			<source_loc>4381</source_loc>
			<name>st_weight_addr_valid_6d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>st_weight_addr_valid_6d</instance_name>
			<op>
				<id>112</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid_6d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4463</id>
			<source_loc>4346</source_loc>
			<name>st_weight_addr_valid_7d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>st_weight_addr_valid_7d</instance_name>
			<op>
				<id>77</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid_7d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4464</id>
			<source_loc>4380</source_loc>
			<name>st_weight_addr_valid_7d</name>
			<datatype W="1">bool</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>st_weight_addr_valid_7d</instance_name>
			<op>
				<id>111</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr_valid_7d</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_delay</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>13</id>
			<thread>_delay</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>294</source_line>
			<source_loc>2217</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_delay</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>13</id>
			<thread>_delay</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>2182</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3096</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>757,2093</sub_loc>
	</source_loc>
	<source_loc>
		<id>3095</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>808,2097</sub_loc>
	</source_loc>
	<source_loc>
		<id>3097</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>757,2096</sub_loc>
	</source_loc>
	<source_loc>
		<id>4465</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3097</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.6</path>
		<name>pre_sched</name>
		<thread>_st_weight_addr</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_st_weight_addr</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_st_weight_addr</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_st_weight_addr</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_st_weight_addr</thread>
	</pm_ops>
	<sched_ops>
		<thread>_st_weight_addr</thread>
		<io_op>
			<id>4466</id>
			<source_loc>3096</source_loc>
			<order>1</order>
			<sig_name>st_weight_addr</sig_name>
			<label>st_weight_addr:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>128</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4467</id>
			<source_loc>3095</source_loc>
			<order>2</order>
			<sig_name>tmp_st_weight_addr</sig_name>
			<label>tmp_st_weight_addr:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>129</id>
				<op_kind>input</op_kind>
				<object>tmp_st_weight_addr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4468</id>
			<source_loc>4465</source_loc>
			<order>3</order>
			<sig_name>st_weight_addr</sig_name>
			<label>st_weight_addr:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>130</id>
				<op_kind>output</op_kind>
				<object>st_weight_addr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.6</path>
		<name>post_sched</name>
		<thread>_st_weight_addr</thread>
	</cdfg>
	<timing_paths>
		<thread>_st_weight_addr</thread>
		<timing_path>
			<name>_st_weight_addr_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_st_weight_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr</port_name>
				<state>3</state>
				<source_loc>4468</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_st_weight_addr_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_st_weight_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>tmp_st_weight_addr</port_name>
				<state>3</state>
				<source_loc>4467</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_st_weight_addr_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_st_weight_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr</port_name>
				<state>1</state>
				<source_loc>4466</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_st_weight_addr</thread>
		<timing_path>
			<name>_st_weight_addr_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_st_weight_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>tmp_st_weight_addr</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_st_weight_addr_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_st_weight_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_st_weight_addr_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_st_weight_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>st_weight_addr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_st_weight_addr</thread>
		<reg_op>
			<id>4471</id>
			<source_loc>4466</source_loc>
			<name>st_weight_addr</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>st_weight_addr</instance_name>
			<op>
				<id>128</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4472</id>
			<source_loc>4468</source_loc>
			<name>st_weight_addr</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>st_weight_addr</instance_name>
			<op>
				<id>130</id>
				<op_kind>reg</op_kind>
				<object>st_weight_addr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_st_weight_addr</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>15</id>
			<thread>_st_weight_addr</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>286</source_line>
			<source_loc>2101</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_st_weight_addr</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>15</id>
			<thread>_st_weight_addr</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>2098</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3105</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>808,2075</sub_loc>
	</source_loc>
	<source_loc>
		<id>3101</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>866,2079</sub_loc>
	</source_loc>
	<source_loc>
		<id>3102</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>867,2080</sub_loc>
	</source_loc>
	<source_loc>
		<id>3103</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>868,2082</sub_loc>
	</source_loc>
	<source_loc>
		<id>3104</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>869,2084</sub_loc>
	</source_loc>
	<source_loc>
		<id>3106</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>808,2078</sub_loc>
	</source_loc>
	<source_loc>
		<id>4473</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3106,2078</sub_loc>
	</source_loc>
	<source_loc>
		<id>4474</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10283</opcode>
		<sub_loc>3106,2078</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.7</path>
		<name>pre_sched</name>
		<thread>_tmp_st_weight_addr</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_tmp_st_weight_addr</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_tmp_st_weight_addr</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_tmp_st_weight_addr</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>36</res_id>
		<opcode>43</opcode>
		<latency>0</latency>
		<delay>1.1638</delay>
		<module_name>st_weight_addr_gen_Add_32Ux32U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>290.3580</unit_area>
		<comb_area>290.3580</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>1</res_id>
		<opcode>1</opcode>
		<latency>0</latency>
		<delay>1.1315</delay>
		<module_name>st_weight_addr_gen_Add3u32u32u32_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>((c + b) + a)</label>
		<unit_area>448.0200</unit_area>
		<comb_area>448.0200</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_tmp_st_weight_addr</thread>
		<op>
			<id>4486</id>
			<opcode>43</opcode>
			<source_loc>2081</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4488</id>
			<opcode>80</opcode>
			<source_loc>2081</source_loc>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4483</id>
			<opcode>1</opcode>
			<source_loc>2085,2083</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4485</id>
			<opcode>59</opcode>
			<source_loc>2085,2083</source_loc>
			<port>
				<name>in3</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="32">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_tmp_st_weight_addr</thread>
		<io_op>
			<id>4475</id>
			<source_loc>3105</source_loc>
			<order>1</order>
			<sig_name>tmp_st_weight_addr</sig_name>
			<label>tmp_st_weight_addr:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>131</id>
				<op_kind>output</op_kind>
				<object>tmp_st_weight_addr</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4476</id>
			<source_loc>3101</source_loc>
			<order>2</order>
			<sig_name>org_ix_pos</sig_name>
			<label>org_ix_pos:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>132</id>
				<op_kind>input</op_kind>
				<object>org_ix_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4477</id>
			<source_loc>3102</source_loc>
			<order>3</order>
			<sig_name>org_iy_pos</sig_name>
			<label>org_iy_pos:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>133</id>
				<op_kind>input</op_kind>
				<object>org_iy_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4478</id>
			<source_loc>3103</source_loc>
			<order>4</order>
			<sig_name>org_if_pos</sig_name>
			<label>org_if_pos:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>134</id>
				<op_kind>input</op_kind>
				<object>org_if_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4479</id>
			<source_loc>3104</source_loc>
			<order>5</order>
			<sig_name>org_of_pos</sig_name>
			<label>org_of_pos:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>135</id>
				<op_kind>input</op_kind>
				<object>org_of_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4480</id>
			<source_loc>4043</source_loc>
			<order>6</order>
			<instance_name>st_weight_addr_gen_Add_32Ux32U_32U_1_8</instance_name>
			<opcode>80</opcode>
			<label>+</label>
			<op>
				<id>136</id>
				<op_kind>add</op_kind>
				<in_widths>32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5118000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4481</id>
			<source_loc>4045</source_loc>
			<order>7</order>
			<instance_name>st_weight_addr_gen_Add3u32u32u32_1_9</instance_name>
			<opcode>59</opcode>
			<label>
c + b + a			</label>
			<op>
				<id>137</id>
				<op_kind>add</op_kind>
				<in_widths>32 32 32</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.0856000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4482</id>
			<source_loc>4474</source_loc>
			<order>8</order>
			<sig_name>tmp_st_weight_addr</sig_name>
			<label>tmp_st_weight_addr:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>138</id>
				<op_kind>output</op_kind>
				<object>tmp_st_weight_addr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.1511000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.7</path>
		<name>post_sched</name>
		<thread>_tmp_st_weight_addr</thread>
	</cdfg>
	<timing_paths>
		<thread>_tmp_st_weight_addr</thread>
		<timing_path>
			<name>_tmp_st_weight_addr_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_tmp_st_weight_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_iy_pos</port_name>
				<state>3</state>
				<source_loc>4477</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_tmp_st_weight_addr_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_tmp_st_weight_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_ix_pos</port_name>
				<state>3</state>
				<source_loc>4476</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_tmp_st_weight_addr_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_tmp_st_weight_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_of_pos</port_name>
				<state>3</state>
				<source_loc>4479</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_tmp_st_weight_addr_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_tmp_st_weight_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_if_pos</port_name>
				<state>3</state>
				<source_loc>4478</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_tmp_st_weight_addr_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_tmp_st_weight_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>tmp_st_weight_addr</port_name>
				<state>3</state>
				<source_loc>4482</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_tmp_st_weight_addr_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_tmp_st_weight_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>tmp_st_weight_addr</port_name>
				<state>1</state>
				<source_loc>4475</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_tmp_st_weight_addr</thread>
		<timing_path>
			<name>_tmp_st_weight_addr_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_tmp_st_weight_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_iy_pos</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_tmp_st_weight_addr_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_tmp_st_weight_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_ix_pos</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_tmp_st_weight_addr_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_tmp_st_weight_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_of_pos</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_tmp_st_weight_addr_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_tmp_st_weight_addr</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_if_pos</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_tmp_st_weight_addr_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_tmp_st_weight_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>tmp_st_weight_addr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_tmp_st_weight_addr_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_tmp_st_weight_addr</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>tmp_st_weight_addr</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_tmp_st_weight_addr</thread>
		<reg_op>
			<id>4491</id>
			<source_loc>4475</source_loc>
			<name>tmp_st_weight_addr</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>tmp_st_weight_addr</instance_name>
			<op>
				<id>131</id>
				<op_kind>reg</op_kind>
				<object>tmp_st_weight_addr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4492</id>
			<source_loc>4482</source_loc>
			<name>tmp_st_weight_addr</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>tmp_st_weight_addr</instance_name>
			<op>
				<id>138</id>
				<op_kind>reg</op_kind>
				<object>tmp_st_weight_addr</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_tmp_st_weight_addr</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>17</id>
			<thread>_tmp_st_weight_addr</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>277</source_line>
			<source_loc>2090</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_tmp_st_weight_addr</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>17</id>
			<thread>_tmp_st_weight_addr</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>2087</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3117</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>866,2031</sub_loc>
	</source_loc>
	<source_loc>
		<id>3118</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>867,2034</sub_loc>
	</source_loc>
	<source_loc>
		<id>3119</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>868,2037</sub_loc>
	</source_loc>
	<source_loc>
		<id>3120</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>869,2040</sub_loc>
	</source_loc>
	<source_loc>
		<id>3116</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>865,2059</sub_loc>
	</source_loc>
	<source_loc>
		<id>3110</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>843,3765</sub_loc>
	</source_loc>
	<source_loc>
		<id>3121</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>869,2058</sub_loc>
	</source_loc>
	<source_loc>
		<id>4495</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3121,2058</sub_loc>
	</source_loc>
	<source_loc>
		<id>4496</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10284</opcode>
		<sub_loc>3121,2058</sub_loc>
	</source_loc>
	<source_loc>
		<id>3115</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>855,2054</sub_loc>
	</source_loc>
	<source_loc>
		<id>3123</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>868,2053</sub_loc>
	</source_loc>
	<source_loc>
		<id>4497</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3123,2053</sub_loc>
	</source_loc>
	<source_loc>
		<id>4498</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10285</opcode>
		<sub_loc>3123,2053</sub_loc>
	</source_loc>
	<source_loc>
		<id>3113</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>851,2049</sub_loc>
	</source_loc>
	<source_loc>
		<id>3114</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>688,2050</sub_loc>
	</source_loc>
	<source_loc>
		<id>3125</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>867,2048</sub_loc>
	</source_loc>
	<source_loc>
		<id>4499</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3125,2048</sub_loc>
	</source_loc>
	<source_loc>
		<id>4500</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10286</opcode>
		<sub_loc>3125,2048</sub_loc>
	</source_loc>
	<source_loc>
		<id>3112</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>718,2045</sub_loc>
	</source_loc>
	<source_loc>
		<id>3111</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>847,2044</sub_loc>
	</source_loc>
	<source_loc>
		<id>3126</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>866,2043</sub_loc>
	</source_loc>
	<source_loc>
		<id>4501</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3126,2043</sub_loc>
	</source_loc>
	<source_loc>
		<id>4502</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10287</opcode>
		<sub_loc>3126,2043</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.8</path>
		<name>pre_sched</name>
		<thread>_org_pos</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_org_pos</thread>
		<value>19</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_org_pos</thread>
		<value>15</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_org_pos</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>38</res_id>
		<opcode>45</opcode>
		<latency>0</latency>
		<delay>1.1990</delay>
		<module_name>st_weight_addr_gen_Add_32Ux16U_32U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>+</label>
		<unit_area>211.6980</unit_area>
		<comb_area>211.6980</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_org_pos</thread>
	</pm_ops>
	<sched_ops>
		<thread>_org_pos</thread>
		<io_op>
			<id>4503</id>
			<source_loc>3117</source_loc>
			<order>1</order>
			<sig_name>org_ix_pos</sig_name>
			<label>org_ix_pos:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>144</id>
				<op_kind>output</op_kind>
				<object>org_ix_pos</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4504</id>
			<source_loc>3118</source_loc>
			<order>2</order>
			<sig_name>org_iy_pos</sig_name>
			<label>org_iy_pos:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>145</id>
				<op_kind>output</op_kind>
				<object>org_iy_pos</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4505</id>
			<source_loc>3119</source_loc>
			<order>3</order>
			<sig_name>org_if_pos</sig_name>
			<label>org_if_pos:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>146</id>
				<op_kind>output</op_kind>
				<object>org_if_pos</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4506</id>
			<source_loc>3120</source_loc>
			<order>4</order>
			<sig_name>org_of_pos</sig_name>
			<label>org_of_pos:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>147</id>
				<op_kind>output</op_kind>
				<object>org_of_pos</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4507</id>
			<source_loc>3110</source_loc>
			<order>5</order>
			<sig_name>cnt_max</sig_name>
			<label>cnt_max:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>148</id>
				<op_kind>input</op_kind>
				<object>cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4508</id>
			<source_loc>3111</source_loc>
			<order>6</order>
			<sig_name>ix_pos</sig_name>
			<label>ix_pos:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>149</id>
				<op_kind>input</op_kind>
				<object>ix_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4509</id>
			<source_loc>3112</source_loc>
			<order>7</order>
			<sig_name>read_weight_base_addr</sig_name>
			<label>read_weight_base_addr:read</label>
			<datatype W="32">sc_uint</datatype>
			<input_read/>
			<op>
				<id>150</id>
				<op_kind>input</op_kind>
				<object>read_weight_base_addr</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4510</id>
			<source_loc>3113</source_loc>
			<order>8</order>
			<sig_name>iy_pos</sig_name>
			<label>iy_pos:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>151</id>
				<op_kind>input</op_kind>
				<object>iy_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4511</id>
			<source_loc>3114</source_loc>
			<order>9</order>
			<sig_name>filter_width</sig_name>
			<label>filter_width:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>152</id>
				<op_kind>input</op_kind>
				<object>filter_width</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4512</id>
			<source_loc>3115</source_loc>
			<order>10</order>
			<sig_name>if_pos</sig_name>
			<label>if_pos:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>153</id>
				<op_kind>input</op_kind>
				<object>if_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4513</id>
			<source_loc>3116</source_loc>
			<order>11</order>
			<sig_name>of_pos</sig_name>
			<label>of_pos:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>154</id>
				<op_kind>input</op_kind>
				<object>of_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4514</id>
			<source_loc>4047</source_loc>
			<order>12</order>
			<instance_name>st_weight_addr_gen_Mul_16Ux16U_32U_1_10</instance_name>
			<opcode>58</opcode>
			<label>*</label>
			<op>
				<id>155</id>
				<op_kind>mul</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.2113000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4515</id>
			<source_loc>4496</source_loc>
			<order>13</order>
			<sig_name>org_of_pos</sig_name>
			<label>org_of_pos:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>156</id>
				<op_kind>output</op_kind>
				<object>org_of_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.2768000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4516</id>
			<source_loc>4048</source_loc>
			<order>14</order>
			<instance_name>st_weight_addr_gen_Mul_16Ux16U_32U_1_11</instance_name>
			<opcode>58</opcode>
			<label>*</label>
			<op>
				<id>157</id>
				<op_kind>mul</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.2113000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4517</id>
			<source_loc>4498</source_loc>
			<order>15</order>
			<sig_name>org_if_pos</sig_name>
			<label>org_if_pos:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>158</id>
				<op_kind>output</op_kind>
				<object>org_if_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.2768000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4518</id>
			<source_loc>4049</source_loc>
			<order>16</order>
			<instance_name>st_weight_addr_gen_Mul_16Ux16U_32U_1_12</instance_name>
			<opcode>58</opcode>
			<label>*</label>
			<op>
				<id>159</id>
				<op_kind>mul</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.2113000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4519</id>
			<source_loc>4500</source_loc>
			<order>17</order>
			<sig_name>org_iy_pos</sig_name>
			<label>org_iy_pos:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>160</id>
				<op_kind>output</op_kind>
				<object>org_iy_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.2768000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4520</id>
			<source_loc>4050</source_loc>
			<order>18</order>
			<instance_name>st_weight_addr_gen_Add_32Ux16U_32U_4_13</instance_name>
			<opcode>81</opcode>
			<label>+</label>
			<op>
				<id>161</id>
				<op_kind>add</op_kind>
				<in_widths>32 16</in_widths>
				<out_widths>32</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4669000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4521</id>
			<source_loc>4502</source_loc>
			<order>19</order>
			<sig_name>org_ix_pos</sig_name>
			<label>org_ix_pos:write</label>
			<datatype W="32">sc_uint</datatype>
			<output_write/>
			<op>
				<id>162</id>
				<op_kind>output</op_kind>
				<object>org_ix_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5324000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.8</path>
		<name>post_sched</name>
		<thread>_org_pos</thread>
	</cdfg>
	<timing_paths>
		<thread>_org_pos</thread>
		<timing_path>
			<name>_org_pos_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_pos</port_name>
				<state>3</state>
				<source_loc>4513</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_pos</port_name>
				<state>3</state>
				<source_loc>4512</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_pos</port_name>
				<state>3</state>
				<source_loc>4510</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>cnt_max</port_name>
				<state>3</state>
				<source_loc>4507</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_pos</port_name>
				<state>3</state>
				<source_loc>4508</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_ix_pos</port_name>
				<state>3</state>
				<source_loc>4521</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_iy_pos</port_name>
				<state>3</state>
				<source_loc>4519</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_if_pos</port_name>
				<state>3</state>
				<source_loc>4517</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_of_pos</port_name>
				<state>3</state>
				<source_loc>4515</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_of_pos</port_name>
				<state>1</state>
				<source_loc>4506</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_org_pos</thread>
		<timing_path>
			<name>_org_pos_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_pos</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_pos</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_pos</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_pos</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>cnt_max</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_ix_pos</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_iy_pos</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_if_pos</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_of_pos</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_org_pos_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_org_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>org_of_pos</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_org_pos</thread>
		<reg_op>
			<id>4528</id>
			<source_loc>4505</source_loc>
			<name>org_if_pos</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>org_if_pos</instance_name>
			<op>
				<id>146</id>
				<op_kind>reg</op_kind>
				<object>org_if_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4529</id>
			<source_loc>4517</source_loc>
			<name>org_if_pos</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>org_if_pos</instance_name>
			<op>
				<id>158</id>
				<op_kind>reg</op_kind>
				<object>org_if_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4531</id>
			<source_loc>4503</source_loc>
			<name>org_ix_pos</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>org_ix_pos</instance_name>
			<op>
				<id>144</id>
				<op_kind>reg</op_kind>
				<object>org_ix_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4532</id>
			<source_loc>4521</source_loc>
			<name>org_ix_pos</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>org_ix_pos</instance_name>
			<op>
				<id>162</id>
				<op_kind>reg</op_kind>
				<object>org_ix_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4534</id>
			<source_loc>4504</source_loc>
			<name>org_iy_pos</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>org_iy_pos</instance_name>
			<op>
				<id>145</id>
				<op_kind>reg</op_kind>
				<object>org_iy_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4535</id>
			<source_loc>4519</source_loc>
			<name>org_iy_pos</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>org_iy_pos</instance_name>
			<op>
				<id>160</id>
				<op_kind>reg</op_kind>
				<object>org_iy_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4537</id>
			<source_loc>4506</source_loc>
			<name>org_of_pos</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>org_of_pos</instance_name>
			<op>
				<id>147</id>
				<op_kind>reg</op_kind>
				<object>org_of_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4538</id>
			<source_loc>4515</source_loc>
			<name>org_of_pos</name>
			<datatype W="32">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>org_of_pos</instance_name>
			<op>
				<id>156</id>
				<op_kind>reg</op_kind>
				<object>org_of_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_org_pos</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>19</id>
			<thread>_org_pos</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>260</source_line>
			<source_loc>2072</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_org_pos</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>19</id>
			<thread>_org_pos</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>2063</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3131</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>865,2017</sub_loc>
	</source_loc>
	<source_loc>
		<id>3130</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>863,2021</sub_loc>
	</source_loc>
	<source_loc>
		<id>3132</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>865,2020</sub_loc>
	</source_loc>
	<source_loc>
		<id>4545</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3132</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.9</path>
		<name>pre_sched</name>
		<thread>_of_pos</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_of_pos</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_of_pos</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_of_pos</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_of_pos</thread>
	</pm_ops>
	<sched_ops>
		<thread>_of_pos</thread>
		<io_op>
			<id>4546</id>
			<source_loc>3131</source_loc>
			<order>1</order>
			<sig_name>of_pos</sig_name>
			<label>of_pos:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>171</id>
				<op_kind>output</op_kind>
				<object>of_pos</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4547</id>
			<source_loc>3130</source_loc>
			<order>2</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>172</id>
				<op_kind>input</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4548</id>
			<source_loc>4545</source_loc>
			<order>3</order>
			<sig_name>of_pos</sig_name>
			<label>of_pos:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>173</id>
				<op_kind>output</op_kind>
				<object>of_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.9</path>
		<name>post_sched</name>
		<thread>_of_pos</thread>
	</cdfg>
	<timing_paths>
		<thread>_of_pos</thread>
		<timing_path>
			<name>_of_pos_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_pos</port_name>
				<state>3</state>
				<source_loc>4548</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_of_pos_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>3</state>
				<source_loc>4547</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_of_pos_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_pos</port_name>
				<state>1</state>
				<source_loc>4546</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_of_pos</thread>
		<timing_path>
			<name>_of_pos_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_of_pos_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_pos</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_of_pos_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_pos</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_of_pos</thread>
		<reg_op>
			<id>4551</id>
			<source_loc>4546</source_loc>
			<name>of_pos</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_pos</instance_name>
			<op>
				<id>171</id>
				<op_kind>reg</op_kind>
				<object>of_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4552</id>
			<source_loc>4548</source_loc>
			<name>of_pos</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_pos</instance_name>
			<op>
				<id>173</id>
				<op_kind>reg</op_kind>
				<object>of_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_of_pos</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>21</id>
			<thread>_of_pos</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>251</source_line>
			<source_loc>2028</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_of_pos</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>21</id>
			<thread>_of_pos</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>2025</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3137</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>855,2006</sub_loc>
	</source_loc>
	<source_loc>
		<id>3136</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>853,2010</sub_loc>
	</source_loc>
	<source_loc>
		<id>3138</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>855,2009</sub_loc>
	</source_loc>
	<source_loc>
		<id>4553</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3138</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.10</path>
		<name>pre_sched</name>
		<thread>_if_pos</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_if_pos</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_if_pos</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_if_pos</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_if_pos</thread>
	</pm_ops>
	<sched_ops>
		<thread>_if_pos</thread>
		<io_op>
			<id>4554</id>
			<source_loc>3137</source_loc>
			<order>1</order>
			<sig_name>if_pos</sig_name>
			<label>if_pos:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>174</id>
				<op_kind>output</op_kind>
				<object>if_pos</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4555</id>
			<source_loc>3136</source_loc>
			<order>2</order>
			<sig_name>if_cnt</sig_name>
			<label>if_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>175</id>
				<op_kind>input</op_kind>
				<object>if_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4556</id>
			<source_loc>4553</source_loc>
			<order>3</order>
			<sig_name>if_pos</sig_name>
			<label>if_pos:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>176</id>
				<op_kind>output</op_kind>
				<object>if_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.10</path>
		<name>post_sched</name>
		<thread>_if_pos</thread>
	</cdfg>
	<timing_paths>
		<thread>_if_pos</thread>
		<timing_path>
			<name>_if_pos_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_pos</port_name>
				<state>3</state>
				<source_loc>4556</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_if_pos_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt</port_name>
				<state>3</state>
				<source_loc>4555</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_if_pos_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_pos</port_name>
				<state>1</state>
				<source_loc>4554</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_if_pos</thread>
		<timing_path>
			<name>_if_pos_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_if_pos_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_pos</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_if_pos_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_pos</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_if_pos</thread>
		<reg_op>
			<id>4559</id>
			<source_loc>4554</source_loc>
			<name>if_pos</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>if_pos</instance_name>
			<op>
				<id>174</id>
				<op_kind>reg</op_kind>
				<object>if_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4560</id>
			<source_loc>4556</source_loc>
			<name>if_pos</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>if_pos</instance_name>
			<op>
				<id>176</id>
				<op_kind>reg</op_kind>
				<object>if_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_if_pos</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>23</id>
			<thread>_if_pos</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>244</source_line>
			<source_loc>2014</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_if_pos</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>23</id>
			<thread>_if_pos</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>2011</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3143</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>851,1995</sub_loc>
	</source_loc>
	<source_loc>
		<id>3142</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>849,1999</sub_loc>
	</source_loc>
	<source_loc>
		<id>3144</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>851,1998</sub_loc>
	</source_loc>
	<source_loc>
		<id>4561</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3144</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.11</path>
		<name>pre_sched</name>
		<thread>_iy_pos</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_iy_pos</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_iy_pos</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_iy_pos</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_iy_pos</thread>
	</pm_ops>
	<sched_ops>
		<thread>_iy_pos</thread>
		<io_op>
			<id>4562</id>
			<source_loc>3143</source_loc>
			<order>1</order>
			<sig_name>iy_pos</sig_name>
			<label>iy_pos:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>177</id>
				<op_kind>output</op_kind>
				<object>iy_pos</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4563</id>
			<source_loc>3142</source_loc>
			<order>2</order>
			<sig_name>iy_cnt</sig_name>
			<label>iy_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>178</id>
				<op_kind>input</op_kind>
				<object>iy_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4564</id>
			<source_loc>4561</source_loc>
			<order>3</order>
			<sig_name>iy_pos</sig_name>
			<label>iy_pos:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>179</id>
				<op_kind>output</op_kind>
				<object>iy_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.11</path>
		<name>post_sched</name>
		<thread>_iy_pos</thread>
	</cdfg>
	<timing_paths>
		<thread>_iy_pos</thread>
		<timing_path>
			<name>_iy_pos_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_pos</port_name>
				<state>3</state>
				<source_loc>4564</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_iy_pos_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt</port_name>
				<state>3</state>
				<source_loc>4563</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_iy_pos_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_pos</port_name>
				<state>1</state>
				<source_loc>4562</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_iy_pos</thread>
		<timing_path>
			<name>_iy_pos_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_iy_pos_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_pos</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_iy_pos_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_pos</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_iy_pos</thread>
		<reg_op>
			<id>4567</id>
			<source_loc>4562</source_loc>
			<name>iy_pos</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>iy_pos</instance_name>
			<op>
				<id>177</id>
				<op_kind>reg</op_kind>
				<object>iy_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4568</id>
			<source_loc>4564</source_loc>
			<name>iy_pos</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>iy_pos</instance_name>
			<op>
				<id>179</id>
				<op_kind>reg</op_kind>
				<object>iy_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_iy_pos</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>25</id>
			<thread>_iy_pos</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>237</source_line>
			<source_loc>2003</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_iy_pos</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>25</id>
			<thread>_iy_pos</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>2000</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3149</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>847,1984</sub_loc>
	</source_loc>
	<source_loc>
		<id>3148</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>845,1988</sub_loc>
	</source_loc>
	<source_loc>
		<id>3150</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>847,1987</sub_loc>
	</source_loc>
	<source_loc>
		<id>4569</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3150</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.12</path>
		<name>pre_sched</name>
		<thread>_ix_pos</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_ix_pos</thread>
		<value>3</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_ix_pos</thread>
		<value>3</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_ix_pos</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_ix_pos</thread>
	</pm_ops>
	<sched_ops>
		<thread>_ix_pos</thread>
		<io_op>
			<id>4570</id>
			<source_loc>3149</source_loc>
			<order>1</order>
			<sig_name>ix_pos</sig_name>
			<label>ix_pos:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>180</id>
				<op_kind>output</op_kind>
				<object>ix_pos</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4571</id>
			<source_loc>3148</source_loc>
			<order>2</order>
			<sig_name>ix_cnt</sig_name>
			<label>ix_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>181</id>
				<op_kind>input</op_kind>
				<object>ix_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4572</id>
			<source_loc>4569</source_loc>
			<order>3</order>
			<sig_name>ix_pos</sig_name>
			<label>ix_pos:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>182</id>
				<op_kind>output</op_kind>
				<object>ix_pos</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.12</path>
		<name>post_sched</name>
		<thread>_ix_pos</thread>
	</cdfg>
	<timing_paths>
		<thread>_ix_pos</thread>
		<timing_path>
			<name>_ix_pos_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_pos</port_name>
				<state>3</state>
				<source_loc>4572</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ix_pos_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt</port_name>
				<state>3</state>
				<source_loc>4571</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ix_pos_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_pos</port_name>
				<state>1</state>
				<source_loc>4570</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_ix_pos</thread>
		<timing_path>
			<name>_ix_pos_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_pos</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ix_pos_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_pos</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ix_pos_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_pos</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_pos</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_ix_pos</thread>
		<reg_op>
			<id>4575</id>
			<source_loc>4570</source_loc>
			<name>ix_pos</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>ix_pos</instance_name>
			<op>
				<id>180</id>
				<op_kind>reg</op_kind>
				<object>ix_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4576</id>
			<source_loc>4572</source_loc>
			<name>ix_pos</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>ix_pos</instance_name>
			<op>
				<id>182</id>
				<op_kind>reg</op_kind>
				<object>ix_pos</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_ix_pos</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>27</id>
			<thread>_ix_pos</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>230</source_line>
			<source_loc>1992</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_ix_pos</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>27</id>
			<thread>_ix_pos</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1989</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3269</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>871,1742</sub_loc>
	</source_loc>
	<source_loc>
		<id>3267</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>620,1745</sub_loc>
	</source_loc>
	<source_loc>
		<id>3268</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>883,1752</sub_loc>
	</source_loc>
	<source_loc>
		<id>3270</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>871,1751</sub_loc>
	</source_loc>
	<source_loc>
		<id>4577</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3270,1751</sub_loc>
	</source_loc>
	<source_loc>
		<id>4578</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10282</opcode>
		<sub_loc>3270,1751</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.13</path>
		<name>pre_sched</name>
		<thread>_run</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_run</thread>
		<value>6</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_run</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_run</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>46</res_id>
		<opcode>53</opcode>
		<latency>0</latency>
		<delay>0.0288</delay>
		<module_name>st_weight_addr_gen_Not_1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>!</label>
		<unit_area>0.6840</unit_area>
		<comb_area>0.6840</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>44</res_id>
		<opcode>51</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>st_weight_addr_gen_And_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>&amp;</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_run</thread>
		<op>
			<id>4587</id>
			<opcode>53</opcode>
			<source_loc>3778</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4585</id>
			<opcode>51</opcode>
			<source_loc>3778</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_run</thread>
		<io_op>
			<id>4579</id>
			<source_loc>3269</source_loc>
			<order>1</order>
			<sig_name>run</sig_name>
			<label>run:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>183</id>
				<op_kind>output</op_kind>
				<object>run</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4580</id>
			<source_loc>3267</source_loc>
			<order>2</order>
			<sig_name>stop</sig_name>
			<label>stop:read</label>
			<datatype W="1">bool</datatype>
			<input_read/>
			<op>
				<id>184</id>
				<op_kind>input</op_kind>
				<object>stop</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4581</id>
			<source_loc>3268</source_loc>
			<order>3</order>
			<sig_name>enable</sig_name>
			<label>enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>185</id>
				<op_kind>input</op_kind>
				<object>enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4582</id>
			<source_loc>4105</source_loc>
			<order>4</order>
			<instance_name>st_weight_addr_gen_Not_1U_1U_4_14</instance_name>
			<opcode>53</opcode>
			<label>!</label>
			<op>
				<id>186</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1288000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4583</id>
			<source_loc>4106</source_loc>
			<order>5</order>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_4_15</instance_name>
			<opcode>51</opcode>
			<label>&amp;</label>
			<op>
				<id>187</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2002000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4584</id>
			<source_loc>4578</source_loc>
			<order>6</order>
			<sig_name>run</sig_name>
			<label>run:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>188</id>
				<op_kind>output</op_kind>
				<object>run</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2657000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.13</path>
		<name>post_sched</name>
		<thread>_run</thread>
	</cdfg>
	<timing_paths>
		<thread>_run</thread>
		<timing_path>
			<name>_run_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_run</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>enable</port_name>
				<state>3</state>
				<source_loc>4581</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_run_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_run</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run</port_name>
				<state>3</state>
				<source_loc>4584</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_run_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_run</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run</port_name>
				<state>1</state>
				<source_loc>4579</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_run</thread>
		<timing_path>
			<name>_run_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_run</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>enable</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_run_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_run</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_run_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_run</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_run</thread>
		<reg_op>
			<id>4591</id>
			<source_loc>4579</source_loc>
			<name>run</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>run</instance_name>
			<op>
				<id>183</id>
				<op_kind>reg</op_kind>
				<object>run</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4592</id>
			<source_loc>4584</source_loc>
			<name>run</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>run</instance_name>
			<op>
				<id>188</id>
				<op_kind>reg</op_kind>
				<object>run</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_run</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>55</id>
			<thread>_run</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>119</source_line>
			<source_loc>1758</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_run</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>55</id>
			<thread>_run</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1754</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3259</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>845,1763</sub_loc>
	</source_loc>
	<source_loc>
		<id>3260</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>835,1764</sub_loc>
	</source_loc>
	<source_loc>
		<id>1640</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>132</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>3263</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>844,1640</sub_loc>
	</source_loc>
	<source_loc>
		<id>4597</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3263</sub_loc>
	</source_loc>
	<source_loc>
		<id>3261</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>846,1761</sub_loc>
	</source_loc>
	<source_loc>
		<id>4595</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3261,1761</sub_loc>
	</source_loc>
	<source_loc>
		<id>4596</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10308</opcode>
		<sub_loc>3261,1761</sub_loc>
	</source_loc>
	<source_loc>
		<id>3258</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>871,1760</sub_loc>
	</source_loc>
	<source_loc>
		<id>3262</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>844,1759</sub_loc>
	</source_loc>
	<source_loc>
		<id>4598</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3262</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.14</path>
		<name>pre_sched</name>
		<thread>_ix_ctrl</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_ix_ctrl</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_ix_ctrl</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_ix_ctrl</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_ix_ctrl</thread>
	</pm_ops>
	<sched_ops>
		<thread>_ix_ctrl</thread>
		<io_op>
			<id>4601</id>
			<source_loc>3259</source_loc>
			<order>1</order>
			<sig_name>ix_cnt</sig_name>
			<label>ix_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>194</id>
				<op_kind>input</op_kind>
				<object>ix_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4602</id>
			<source_loc>3260</source_loc>
			<order>2</order>
			<sig_name>ix_cnt_max</sig_name>
			<label>ix_cnt_max:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>195</id>
				<op_kind>input</op_kind>
				<object>ix_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4599</id>
			<source_loc>4597</source_loc>
			<order>3</order>
			<sig_name>uix_ctrl_ix_enable_prev</sig_name>
			<label>ix_enable:uix_ctrl_ix_enable_prev:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>192</id>
				<op_kind>output</op_kind>
				<object>uix_ctrl_ix_enable_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4600</id>
			<source_loc>3258</source_loc>
			<order>4</order>
			<sig_name>run</sig_name>
			<label>run:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>193</id>
				<op_kind>input</op_kind>
				<object>run</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4606</id>
			<source_loc>4598</source_loc>
			<order>5</order>
			<sig_name>ix_enable</sig_name>
			<label>ix_enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>199</id>
				<op_kind>output</op_kind>
				<object>ix_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1795000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4603</id>
			<source_loc>4102</source_loc>
			<order>6</order>
			<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_16</instance_name>
			<opcode>69</opcode>
			<label>
b == a - 1			</label>
			<op>
				<id>196</id>
				<op_kind>eq</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5349000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4604</id>
			<source_loc>4103</source_loc>
			<order>7</order>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_17</instance_name>
			<opcode>87</opcode>
			<label>&amp;</label>
			<op>
				<id>197</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4605</id>
			<source_loc>4596</source_loc>
			<order>8</order>
			<sig_name>ix_clear</sig_name>
			<label>ix_clear:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>198</id>
				<op_kind>output</op_kind>
				<object>ix_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6460000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.14</path>
		<name>post_sched</name>
		<thread>_ix_ctrl</thread>
	</cdfg>
	<timing_paths>
		<thread>_ix_ctrl</thread>
		<timing_path>
			<name>_ix_ctrl_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ix_cnt_max</port_name>
				<state>2</state>
				<source_loc>4602</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_clear</port_name>
				<state>2</state>
				<source_loc>4605</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ix_ctrl_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ix_cnt</port_name>
				<state>2</state>
				<source_loc>4601</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_clear</port_name>
				<state>2</state>
				<source_loc>4605</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ix_ctrl_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>run</port_name>
				<state>2</state>
				<source_loc>4600</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>ix_enable</port_name>
				<state>2</state>
				<source_loc>3263</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_clear</port_name>
				<state>2</state>
				<source_loc>4605</source_loc>
			</path_node>
			<delay>0.2251</delay>
		</timing_path>
		<timing_path>
			<name>_ix_ctrl_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt_max</port_name>
				<state>2</state>
				<source_loc>4602</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ix_ctrl_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt</port_name>
				<state>2</state>
				<source_loc>4601</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ix_ctrl_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run</port_name>
				<state>2</state>
				<source_loc>4600</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ix_ctrl_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>run</port_name>
				<state>2</state>
				<source_loc>4600</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_enable</port_name>
				<state>2</state>
				<source_loc>3263</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ix_ctrl_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>run</port_name>
				<state>2</state>
				<source_loc>4600</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_enable</port_name>
				<state>2</state>
				<source_loc>4606</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_ix_ctrl</thread>
		<timing_path>
			<name>_ix_ctrl_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ix_cnt_max</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ix_ctrl_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ix_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_16</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ix_ctrl_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>run</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>ix_enable</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_17</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_clear</port_name>
			</path_node>
			<delay>0.2251</delay>
		</timing_path>
		<timing_path>
			<name>_ix_ctrl_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt_max</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ix_ctrl_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ix_ctrl_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>run</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ix_ctrl_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>run</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_enable</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ix_ctrl_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>run</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_enable</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_ix_ctrl</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_ix_ctrl</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>53</id>
			<thread>_ix_ctrl</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>129</source_line>
			<source_loc>1773</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_ix_ctrl</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>53</id>
			<thread>_ix_ctrl</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1771</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3251</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>845,1776</sub_loc>
	</source_loc>
	<source_loc>
		<id>4607</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4571,4601</sub_loc>
	</source_loc>
	<source_loc>
		<id>4612</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4607,1784</sub_loc>
	</source_loc>
	<source_loc>
		<id>3252</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>845,1784</sub_loc>
	</source_loc>
	<source_loc>
		<id>4610</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3252,1784</sub_loc>
	</source_loc>
	<source_loc>
		<id>4611</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10295</opcode>
		<sub_loc>3252,1784</sub_loc>
	</source_loc>
	<source_loc>
		<id>4614</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4612</sub_loc>
	</source_loc>
	<source_loc>
		<id>4613</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4612</sub_loc>
	</source_loc>
	<source_loc>
		<id>4616</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3252</sub_loc>
	</source_loc>
	<source_loc>
		<id>3250</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>844,1783</sub_loc>
	</source_loc>
	<source_loc>
		<id>3249</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>846,1779</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.15</path>
		<name>pre_sched</name>
		<thread>_ix_counter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_ix_counter</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_ix_counter</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_ix_counter</thread>
		<value>114</value>
	</intrinsic_muxing>
	<resource>
		<res_id>10</res_id>
		<opcode>10</opcode>
		<latency>0</latency>
		<delay>0.8628</delay>
		<module_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 1ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>99.1800</unit_area>
		<comb_area>99.1800</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>9</res_id>
		<opcode>9</opcode>
		<latency>0</latency>
		<delay>0.0629</delay>
		<module_name>st_weight_addr_gen_Muxi0u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>MUX(2)</label>
		<unit_area>21.8880</unit_area>
		<comb_area>21.8880</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_ix_counter</thread>
		<op>
			<id>4626</id>
			<opcode>10</opcode>
			<source_loc>3776,1787,1786</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4628</id>
			<opcode>67</opcode>
			<source_loc>3776,1787,1786</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4629</id>
			<opcode>9</opcode>
			<source_loc>3777,1781</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_ix_counter</thread>
		<io_op>
			<id>4618</id>
			<source_loc>3251</source_loc>
			<order>1</order>
			<sig_name>ix_cnt</sig_name>
			<label>ix_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>204</id>
				<op_kind>output</op_kind>
				<object>ix_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4619</id>
			<source_loc>4612</source_loc>
			<order>2</order>
			<sig_name>ix_cnt</sig_name>
			<label>ix_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>205</id>
				<op_kind>output</op_kind>
				<object>ix_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4621</id>
			<source_loc>3249</source_loc>
			<order>3</order>
			<sig_name>ix_clear</sig_name>
			<label>ix_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>207</id>
				<op_kind>input</op_kind>
				<object>ix_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4620</id>
			<source_loc>4616</source_loc>
			<order>4</order>
			<sig_name>uix_counter_ix_cnt_next</sig_name>
			<label>ix_cnt:uix_counter_ix_cnt_next:write</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>206</id>
				<op_kind>output</op_kind>
				<object>uix_counter_ix_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4622</id>
			<source_loc>3250</source_loc>
			<order>5</order>
			<sig_name>ix_enable</sig_name>
			<label>ix_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>208</id>
				<op_kind>input</op_kind>
				<object>ix_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4623</id>
			<source_loc>4097</source_loc>
			<order>6</order>
			<instance_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_4_18</instance_name>
			<opcode>67</opcode>
			<label>
(c ? a + 1 : b)			</label>
			<op>
				<id>209</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.3968000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4624</id>
			<source_loc>4099</source_loc>
			<order>7</order>
			<instance_name>st_weight_addr_gen_Muxi0u16u1_4_19</instance_name>
			<opcode>9</opcode>
			<label>MUX(2)</label>
			<op>
				<id>210</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6434000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4625</id>
			<source_loc>4611</source_loc>
			<order>8</order>
			<sig_name>ix_cnt</sig_name>
			<label>ix_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>211</id>
				<op_kind>output</op_kind>
				<object>ix_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7089000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.15</path>
		<name>post_sched</name>
		<thread>_ix_counter</thread>
	</cdfg>
	<timing_paths>
		<thread>_ix_counter</thread>
		<timing_path>
			<name>_ix_counter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9195</delay>
				<port_name>ix_clear</port_name>
				<state>3</state>
				<source_loc>4621</source_loc>
			</path_node>
			<delay>0.9195</delay>
		</timing_path>
		<timing_path>
			<name>_ix_counter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.3860</delay>
				<port_name>ix_enable</port_name>
				<state>3</state>
				<source_loc>4622</source_loc>
			</path_node>
			<delay>1.3860</delay>
		</timing_path>
		<timing_path>
			<name>_ix_counter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt</port_name>
				<state>3</state>
				<source_loc>3252</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ix_counter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt</port_name>
				<state>3</state>
				<source_loc>4625</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ix_counter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt</port_name>
				<state>2</state>
				<source_loc>4615</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ix_counter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ix_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt</port_name>
				<state>1</state>
				<source_loc>4618</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_ix_counter</thread>
		<timing_path>
			<name>_ix_counter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9195</delay>
				<port_name>ix_clear</port_name>
			</path_node>
			<delay>0.9195</delay>
		</timing_path>
		<timing_path>
			<name>_ix_counter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>1.3860</delay>
				<port_name>ix_enable</port_name>
			</path_node>
			<delay>1.3860</delay>
		</timing_path>
		<timing_path>
			<name>_ix_counter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ix_counter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ix_counter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ix_counter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ix_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ix_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_ix_counter</thread>
		<reg_op>
			<id>4635</id>
			<source_loc>4618</source_loc>
			<name>ix_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>ix_cnt</instance_name>
			<op>
				<id>204</id>
				<op_kind>reg</op_kind>
				<object>ix_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4636</id>
			<source_loc>4625</source_loc>
			<name>ix_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>ix_cnt</instance_name>
			<op>
				<id>211</id>
				<op_kind>reg</op_kind>
				<object>ix_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_ix_counter</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>51</id>
			<thread>_ix_counter</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>134</source_line>
			<source_loc>1795</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_ix_counter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>51</id>
			<thread>_ix_counter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1791</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3241</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>849,1801</sub_loc>
	</source_loc>
	<source_loc>
		<id>3242</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>836,1802</sub_loc>
	</source_loc>
	<source_loc>
		<id>1671</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>147</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>3245</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>848,1671</sub_loc>
	</source_loc>
	<source_loc>
		<id>4642</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3245</sub_loc>
	</source_loc>
	<source_loc>
		<id>3243</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>850,1798</sub_loc>
	</source_loc>
	<source_loc>
		<id>4640</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3243,1798</sub_loc>
	</source_loc>
	<source_loc>
		<id>4641</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10306</opcode>
		<sub_loc>3243,1798</sub_loc>
	</source_loc>
	<source_loc>
		<id>3240</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>846,1797</sub_loc>
	</source_loc>
	<source_loc>
		<id>3244</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>848,1796</sub_loc>
	</source_loc>
	<source_loc>
		<id>4643</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3244</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.16</path>
		<name>pre_sched</name>
		<thread>_iy_ctrl</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_iy_ctrl</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_iy_ctrl</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_iy_ctrl</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_iy_ctrl</thread>
	</pm_ops>
	<sched_ops>
		<thread>_iy_ctrl</thread>
		<io_op>
			<id>4646</id>
			<source_loc>3241</source_loc>
			<order>1</order>
			<sig_name>iy_cnt</sig_name>
			<label>iy_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>219</id>
				<op_kind>input</op_kind>
				<object>iy_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4647</id>
			<source_loc>3242</source_loc>
			<order>2</order>
			<sig_name>iy_cnt_max</sig_name>
			<label>iy_cnt_max:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>220</id>
				<op_kind>input</op_kind>
				<object>iy_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4644</id>
			<source_loc>4642</source_loc>
			<order>3</order>
			<sig_name>uiy_ctrl_iy_enable_prev</sig_name>
			<label>iy_enable:uiy_ctrl_iy_enable_prev:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>217</id>
				<op_kind>output</op_kind>
				<object>uiy_ctrl_iy_enable_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4645</id>
			<source_loc>3240</source_loc>
			<order>4</order>
			<sig_name>ix_clear</sig_name>
			<label>ix_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>218</id>
				<op_kind>input</op_kind>
				<object>ix_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4651</id>
			<source_loc>4643</source_loc>
			<order>5</order>
			<sig_name>iy_enable</sig_name>
			<label>iy_enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>224</id>
				<op_kind>output</op_kind>
				<object>iy_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6460000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4648</id>
			<source_loc>4093</source_loc>
			<order>6</order>
			<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_20</instance_name>
			<opcode>69</opcode>
			<label>
b == a - 1			</label>
			<op>
				<id>221</id>
				<op_kind>eq</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5349000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4649</id>
			<source_loc>4094</source_loc>
			<order>7</order>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_21</instance_name>
			<opcode>87</opcode>
			<label>&amp;</label>
			<op>
				<id>222</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4650</id>
			<source_loc>4641</source_loc>
			<order>8</order>
			<sig_name>iy_clear</sig_name>
			<label>iy_clear:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>223</id>
				<op_kind>output</op_kind>
				<object>iy_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6460000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.16</path>
		<name>post_sched</name>
		<thread>_iy_ctrl</thread>
	</cdfg>
	<timing_paths>
		<thread>_iy_ctrl</thread>
		<timing_path>
			<name>_iy_ctrl_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9195</delay>
				<port_name>ix_clear</port_name>
				<state>2</state>
				<source_loc>4645</source_loc>
			</path_node>
			<delay>0.9195</delay>
		</timing_path>
		<timing_path>
			<name>_iy_ctrl_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ix_clear</port_name>
				<state>2</state>
				<source_loc>4645</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>iy_enable</port_name>
				<state>2</state>
				<source_loc>3245</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_clear</port_name>
				<state>2</state>
				<source_loc>4650</source_loc>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_iy_ctrl_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>iy_cnt_max</port_name>
				<state>2</state>
				<source_loc>4647</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_clear</port_name>
				<state>2</state>
				<source_loc>4650</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_iy_ctrl_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>iy_cnt</port_name>
				<state>2</state>
				<source_loc>4646</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_clear</port_name>
				<state>2</state>
				<source_loc>4650</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_iy_ctrl_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ix_clear</port_name>
				<state>2</state>
				<source_loc>4645</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_enable</port_name>
				<state>2</state>
				<source_loc>3245</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_iy_ctrl_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ix_clear</port_name>
				<state>2</state>
				<source_loc>4645</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_enable</port_name>
				<state>2</state>
				<source_loc>4651</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_iy_ctrl_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt_max</port_name>
				<state>2</state>
				<source_loc>4647</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_iy_ctrl_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt</port_name>
				<state>2</state>
				<source_loc>4646</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_iy_ctrl</thread>
		<timing_path>
			<name>_iy_ctrl_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9195</delay>
				<port_name>ix_clear</port_name>
			</path_node>
			<delay>0.9195</delay>
		</timing_path>
		<timing_path>
			<name>_iy_ctrl_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ix_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>iy_enable</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_clear</port_name>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_iy_ctrl_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>iy_cnt_max</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_iy_ctrl_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>iy_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_20</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_21</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_iy_ctrl_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ix_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_enable</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_iy_ctrl_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5805</delay>
				<port_name>ix_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_enable</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_iy_ctrl_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt_max</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_iy_ctrl_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_iy_ctrl</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_iy_ctrl</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>49</id>
			<thread>_iy_ctrl</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>144</source_line>
			<source_loc>1810</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_iy_ctrl</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>49</id>
			<thread>_iy_ctrl</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1808</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3232</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>849,1813</sub_loc>
	</source_loc>
	<source_loc>
		<id>4652</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4563,4646</sub_loc>
	</source_loc>
	<source_loc>
		<id>4657</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4652,1821</sub_loc>
	</source_loc>
	<source_loc>
		<id>3233</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>849,1821</sub_loc>
	</source_loc>
	<source_loc>
		<id>4655</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3233,1821</sub_loc>
	</source_loc>
	<source_loc>
		<id>4656</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10294</opcode>
		<sub_loc>3233,1821</sub_loc>
	</source_loc>
	<source_loc>
		<id>4659</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4657</sub_loc>
	</source_loc>
	<source_loc>
		<id>4658</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4657</sub_loc>
	</source_loc>
	<source_loc>
		<id>4661</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3233</sub_loc>
	</source_loc>
	<source_loc>
		<id>3231</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>848,1820</sub_loc>
	</source_loc>
	<source_loc>
		<id>3230</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>850,1816</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.17</path>
		<name>pre_sched</name>
		<thread>_iy_counter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_iy_counter</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_iy_counter</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_iy_counter</thread>
		<value>114</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_iy_counter</thread>
		<op>
			<id>4671</id>
			<opcode>10</opcode>
			<source_loc>3774,1824,1823</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4673</id>
			<opcode>67</opcode>
			<source_loc>3774,1824,1823</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4674</id>
			<opcode>9</opcode>
			<source_loc>3775,1818</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_iy_counter</thread>
		<io_op>
			<id>4663</id>
			<source_loc>3232</source_loc>
			<order>1</order>
			<sig_name>iy_cnt</sig_name>
			<label>iy_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>229</id>
				<op_kind>output</op_kind>
				<object>iy_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4664</id>
			<source_loc>4657</source_loc>
			<order>2</order>
			<sig_name>iy_cnt</sig_name>
			<label>iy_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>230</id>
				<op_kind>output</op_kind>
				<object>iy_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4666</id>
			<source_loc>3230</source_loc>
			<order>3</order>
			<sig_name>iy_clear</sig_name>
			<label>iy_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>232</id>
				<op_kind>input</op_kind>
				<object>iy_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6261000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4665</id>
			<source_loc>4661</source_loc>
			<order>4</order>
			<sig_name>uiy_counter_iy_cnt_next</sig_name>
			<label>iy_cnt:uiy_counter_iy_cnt_next:write</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>231</id>
				<op_kind>output</op_kind>
				<object>uiy_counter_iy_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4667</id>
			<source_loc>3231</source_loc>
			<order>5</order>
			<sig_name>iy_enable</sig_name>
			<label>iy_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>233</id>
				<op_kind>input</op_kind>
				<object>iy_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4668</id>
			<source_loc>4088</source_loc>
			<order>6</order>
			<instance_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_22</instance_name>
			<opcode>67</opcode>
			<label>
(c ? a + 1 : b)			</label>
			<op>
				<id>234</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.8633000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4669</id>
			<source_loc>4090</source_loc>
			<order>7</order>
			<instance_name>st_weight_addr_gen_Muxi0u16u1_4_23</instance_name>
			<opcode>9</opcode>
			<label>MUX(2)</label>
			<op>
				<id>235</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9262000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4670</id>
			<source_loc>4656</source_loc>
			<order>8</order>
			<sig_name>iy_cnt</sig_name>
			<label>iy_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>236</id>
				<op_kind>output</op_kind>
				<object>iy_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9917000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.17</path>
		<name>post_sched</name>
		<thread>_iy_counter</thread>
	</cdfg>
	<timing_paths>
		<thread>_iy_counter</thread>
		<timing_path>
			<name>_iy_counter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9195</delay>
				<port_name>iy_enable</port_name>
				<state>3</state>
				<source_loc>4667</source_loc>
			</path_node>
			<delay>0.9195</delay>
		</timing_path>
		<timing_path>
			<name>_iy_counter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>iy_clear</port_name>
				<state>3</state>
				<source_loc>4666</source_loc>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_iy_counter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt</port_name>
				<state>3</state>
				<source_loc>3233</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_iy_counter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt</port_name>
				<state>3</state>
				<source_loc>4670</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_iy_counter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt</port_name>
				<state>2</state>
				<source_loc>4660</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_iy_counter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_iy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt</port_name>
				<state>1</state>
				<source_loc>4663</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_iy_counter</thread>
		<timing_path>
			<name>_iy_counter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9195</delay>
				<port_name>iy_enable</port_name>
			</path_node>
			<delay>0.9195</delay>
		</timing_path>
		<timing_path>
			<name>_iy_counter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>iy_clear</port_name>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_iy_counter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_iy_counter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_iy_counter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_iy_counter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_iy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>iy_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_iy_counter</thread>
		<reg_op>
			<id>4680</id>
			<source_loc>4663</source_loc>
			<name>iy_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>iy_cnt</instance_name>
			<op>
				<id>229</id>
				<op_kind>reg</op_kind>
				<object>iy_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4681</id>
			<source_loc>4670</source_loc>
			<name>iy_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>iy_cnt</instance_name>
			<op>
				<id>236</id>
				<op_kind>reg</op_kind>
				<object>iy_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_iy_counter</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>47</id>
			<thread>_iy_counter</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>149</source_line>
			<source_loc>1832</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_iy_counter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>47</id>
			<thread>_iy_counter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1828</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3222</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>853,1838</sub_loc>
	</source_loc>
	<source_loc>
		<id>3223</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>837,1839</sub_loc>
	</source_loc>
	<source_loc>
		<id>1732</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>163</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>3226</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>852,1732</sub_loc>
	</source_loc>
	<source_loc>
		<id>4686</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3226</sub_loc>
	</source_loc>
	<source_loc>
		<id>3224</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>854,1835</sub_loc>
	</source_loc>
	<source_loc>
		<id>4684</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3224,1835</sub_loc>
	</source_loc>
	<source_loc>
		<id>4685</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10304</opcode>
		<sub_loc>3224,1835</sub_loc>
	</source_loc>
	<source_loc>
		<id>3221</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>850,1834</sub_loc>
	</source_loc>
	<source_loc>
		<id>3225</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>852,1833</sub_loc>
	</source_loc>
	<source_loc>
		<id>4687</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3225</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.18</path>
		<name>pre_sched</name>
		<thread>_if_ctrl</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_if_ctrl</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_if_ctrl</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_if_ctrl</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_if_ctrl</thread>
	</pm_ops>
	<sched_ops>
		<thread>_if_ctrl</thread>
		<io_op>
			<id>4690</id>
			<source_loc>3222</source_loc>
			<order>1</order>
			<sig_name>if_cnt</sig_name>
			<label>if_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>244</id>
				<op_kind>input</op_kind>
				<object>if_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4691</id>
			<source_loc>3223</source_loc>
			<order>2</order>
			<sig_name>if_cnt_max</sig_name>
			<label>if_cnt_max:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>245</id>
				<op_kind>input</op_kind>
				<object>if_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4688</id>
			<source_loc>4686</source_loc>
			<order>3</order>
			<sig_name>uif_ctrl_if_enable_prev</sig_name>
			<label>if_enable:uif_ctrl_if_enable_prev:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>242</id>
				<op_kind>output</op_kind>
				<object>uif_ctrl_if_enable_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4689</id>
			<source_loc>3221</source_loc>
			<order>4</order>
			<sig_name>iy_clear</sig_name>
			<label>iy_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>243</id>
				<op_kind>input</op_kind>
				<object>iy_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6261000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4695</id>
			<source_loc>4687</source_loc>
			<order>5</order>
			<sig_name>if_enable</sig_name>
			<label>if_enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>249</id>
				<op_kind>output</op_kind>
				<object>if_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6916000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4692</id>
			<source_loc>4084</source_loc>
			<order>6</order>
			<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_24</instance_name>
			<opcode>69</opcode>
			<label>
b == a - 1			</label>
			<op>
				<id>246</id>
				<op_kind>eq</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5349000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4693</id>
			<source_loc>4085</source_loc>
			<order>7</order>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_25</instance_name>
			<opcode>87</opcode>
			<label>&amp;</label>
			<op>
				<id>247</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4694</id>
			<source_loc>4685</source_loc>
			<order>8</order>
			<sig_name>if_clear</sig_name>
			<label>if_clear:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>248</id>
				<op_kind>output</op_kind>
				<object>if_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6460000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.18</path>
		<name>post_sched</name>
		<thread>_if_ctrl</thread>
	</cdfg>
	<timing_paths>
		<thread>_if_ctrl</thread>
		<timing_path>
			<name>_if_ctrl_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>iy_clear</port_name>
				<state>2</state>
				<source_loc>4689</source_loc>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_if_ctrl_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>iy_clear</port_name>
				<state>2</state>
				<source_loc>4689</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>if_enable</port_name>
				<state>2</state>
				<source_loc>3226</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_clear</port_name>
				<state>2</state>
				<source_loc>4694</source_loc>
			</path_node>
			<delay>0.7372</delay>
		</timing_path>
		<timing_path>
			<name>_if_ctrl_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>iy_clear</port_name>
				<state>2</state>
				<source_loc>4689</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_enable</port_name>
				<state>2</state>
				<source_loc>3226</source_loc>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_if_ctrl_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>iy_clear</port_name>
				<state>2</state>
				<source_loc>4689</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_enable</port_name>
				<state>2</state>
				<source_loc>4695</source_loc>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_if_ctrl_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>if_cnt_max</port_name>
				<state>2</state>
				<source_loc>4691</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_clear</port_name>
				<state>2</state>
				<source_loc>4694</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_if_ctrl_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>if_cnt</port_name>
				<state>2</state>
				<source_loc>4690</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_clear</port_name>
				<state>2</state>
				<source_loc>4694</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_if_ctrl_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt_max</port_name>
				<state>2</state>
				<source_loc>4691</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_if_ctrl_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt</port_name>
				<state>2</state>
				<source_loc>4690</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_if_ctrl</thread>
		<timing_path>
			<name>_if_ctrl_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>iy_clear</port_name>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_if_ctrl_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>iy_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>if_enable</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_25</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_clear</port_name>
			</path_node>
			<delay>0.7372</delay>
		</timing_path>
		<timing_path>
			<name>_if_ctrl_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>iy_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_enable</port_name>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_if_ctrl_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6261</delay>
				<port_name>iy_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_enable</port_name>
			</path_node>
			<delay>0.6916</delay>
		</timing_path>
		<timing_path>
			<name>_if_ctrl_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>if_cnt_max</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_25</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_if_ctrl_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>if_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_24</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_25</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_if_ctrl_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt_max</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_if_ctrl_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_if_ctrl</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_if_ctrl</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>45</id>
			<thread>_if_ctrl</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>160</source_line>
			<source_loc>1847</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_if_ctrl</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>45</id>
			<thread>_if_ctrl</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1845</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3213</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>853,1850</sub_loc>
	</source_loc>
	<source_loc>
		<id>4696</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4555,4690</sub_loc>
	</source_loc>
	<source_loc>
		<id>4701</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4696,1858</sub_loc>
	</source_loc>
	<source_loc>
		<id>3214</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>853,1858</sub_loc>
	</source_loc>
	<source_loc>
		<id>4699</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3214,1858</sub_loc>
	</source_loc>
	<source_loc>
		<id>4700</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10293</opcode>
		<sub_loc>3214,1858</sub_loc>
	</source_loc>
	<source_loc>
		<id>4703</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4701</sub_loc>
	</source_loc>
	<source_loc>
		<id>4702</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4701</sub_loc>
	</source_loc>
	<source_loc>
		<id>4705</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3214</sub_loc>
	</source_loc>
	<source_loc>
		<id>3212</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>852,1857</sub_loc>
	</source_loc>
	<source_loc>
		<id>3211</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>854,1853</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.19</path>
		<name>pre_sched</name>
		<thread>_if_counter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_if_counter</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_if_counter</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_if_counter</thread>
		<value>114</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_if_counter</thread>
		<op>
			<id>4715</id>
			<opcode>10</opcode>
			<source_loc>3772,1861,1860</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4717</id>
			<opcode>67</opcode>
			<source_loc>3772,1861,1860</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4718</id>
			<opcode>9</opcode>
			<source_loc>3773,1855</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_if_counter</thread>
		<io_op>
			<id>4707</id>
			<source_loc>3213</source_loc>
			<order>1</order>
			<sig_name>if_cnt</sig_name>
			<label>if_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>254</id>
				<op_kind>output</op_kind>
				<object>if_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4708</id>
			<source_loc>4701</source_loc>
			<order>2</order>
			<sig_name>if_cnt</sig_name>
			<label>if_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>255</id>
				<op_kind>output</op_kind>
				<object>if_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4710</id>
			<source_loc>3211</source_loc>
			<order>3</order>
			<sig_name>if_clear</sig_name>
			<label>if_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>257</id>
				<op_kind>input</op_kind>
				<object>if_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6717000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4709</id>
			<source_loc>4705</source_loc>
			<order>4</order>
			<sig_name>uif_counter_if_cnt_next</sig_name>
			<label>if_cnt:uif_counter_if_cnt_next:write</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>256</id>
				<op_kind>output</op_kind>
				<object>uif_counter_if_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4711</id>
			<source_loc>3212</source_loc>
			<order>5</order>
			<sig_name>if_enable</sig_name>
			<label>if_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>258</id>
				<op_kind>input</op_kind>
				<object>if_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6261000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4712</id>
			<source_loc>4079</source_loc>
			<order>6</order>
			<instance_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_26</instance_name>
			<opcode>67</opcode>
			<label>
(c ? a + 1 : b)			</label>
			<op>
				<id>259</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9089000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4713</id>
			<source_loc>4081</source_loc>
			<order>7</order>
			<instance_name>st_weight_addr_gen_Muxi0u16u1_4_27</instance_name>
			<opcode>9</opcode>
			<label>MUX(2)</label>
			<op>
				<id>260</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9718000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4714</id>
			<source_loc>4700</source_loc>
			<order>8</order>
			<sig_name>if_cnt</sig_name>
			<label>if_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>261</id>
				<op_kind>output</op_kind>
				<object>if_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.0373000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.19</path>
		<name>post_sched</name>
		<thread>_if_counter</thread>
	</cdfg>
	<timing_paths>
		<thread>_if_counter</thread>
		<timing_path>
			<name>_if_counter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>if_enable</port_name>
				<state>3</state>
				<source_loc>4711</source_loc>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_if_counter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8283</delay>
				<port_name>if_clear</port_name>
				<state>3</state>
				<source_loc>4710</source_loc>
			</path_node>
			<delay>0.8283</delay>
		</timing_path>
		<timing_path>
			<name>_if_counter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt</port_name>
				<state>3</state>
				<source_loc>3214</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_if_counter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt</port_name>
				<state>3</state>
				<source_loc>4714</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_if_counter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt</port_name>
				<state>2</state>
				<source_loc>4704</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_if_counter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_if_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt</port_name>
				<state>1</state>
				<source_loc>4707</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_if_counter</thread>
		<timing_path>
			<name>_if_counter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>if_enable</port_name>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_if_counter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8283</delay>
				<port_name>if_clear</port_name>
			</path_node>
			<delay>0.8283</delay>
		</timing_path>
		<timing_path>
			<name>_if_counter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_if_counter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_if_counter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_if_counter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_if_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>if_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_if_counter</thread>
		<reg_op>
			<id>4724</id>
			<source_loc>4707</source_loc>
			<name>if_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>if_cnt</instance_name>
			<op>
				<id>254</id>
				<op_kind>reg</op_kind>
				<object>if_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4725</id>
			<source_loc>4714</source_loc>
			<name>if_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>if_cnt</instance_name>
			<op>
				<id>261</id>
				<op_kind>reg</op_kind>
				<object>if_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_if_counter</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>43</id>
			<thread>_if_counter</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>165</source_line>
			<source_loc>1869</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_if_counter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>43</id>
			<thread>_if_counter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1865</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3203</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>857,1875</sub_loc>
	</source_loc>
	<source_loc>
		<id>3204</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>839,1876</sub_loc>
	</source_loc>
	<source_loc>
		<id>1856</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>179</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>3207</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>856,1856</sub_loc>
	</source_loc>
	<source_loc>
		<id>4730</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3207</sub_loc>
	</source_loc>
	<source_loc>
		<id>3205</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,1872</sub_loc>
	</source_loc>
	<source_loc>
		<id>4728</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3205,1872</sub_loc>
	</source_loc>
	<source_loc>
		<id>4729</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10301</opcode>
		<sub_loc>3205,1872</sub_loc>
	</source_loc>
	<source_loc>
		<id>3202</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>854,1871</sub_loc>
	</source_loc>
	<source_loc>
		<id>3206</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>856,1870</sub_loc>
	</source_loc>
	<source_loc>
		<id>4731</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3206</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.20</path>
		<name>pre_sched</name>
		<thread>_ox_ctrl</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_ox_ctrl</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_ox_ctrl</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_ox_ctrl</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_ox_ctrl</thread>
	</pm_ops>
	<sched_ops>
		<thread>_ox_ctrl</thread>
		<io_op>
			<id>4734</id>
			<source_loc>3203</source_loc>
			<order>1</order>
			<sig_name>ox_cnt</sig_name>
			<label>ox_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>269</id>
				<op_kind>input</op_kind>
				<object>ox_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4735</id>
			<source_loc>3204</source_loc>
			<order>2</order>
			<sig_name>ox_cnt_max2</sig_name>
			<label>ox_cnt_max2:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>270</id>
				<op_kind>input</op_kind>
				<object>ox_cnt_max2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4732</id>
			<source_loc>4730</source_loc>
			<order>3</order>
			<sig_name>uox_ctrl_ox_enable_prev</sig_name>
			<label>ox_enable:uox_ctrl_ox_enable_prev:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>267</id>
				<op_kind>output</op_kind>
				<object>uox_ctrl_ox_enable_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4733</id>
			<source_loc>3202</source_loc>
			<order>4</order>
			<sig_name>if_clear</sig_name>
			<label>if_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>268</id>
				<op_kind>input</op_kind>
				<object>if_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6717000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4739</id>
			<source_loc>4731</source_loc>
			<order>5</order>
			<sig_name>ox_enable</sig_name>
			<label>ox_enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>274</id>
				<op_kind>output</op_kind>
				<object>ox_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7372000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4736</id>
			<source_loc>4075</source_loc>
			<order>6</order>
			<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_28</instance_name>
			<opcode>69</opcode>
			<label>
b == a - 1			</label>
			<op>
				<id>271</id>
				<op_kind>eq</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5349000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4737</id>
			<source_loc>4076</source_loc>
			<order>7</order>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_29</instance_name>
			<opcode>87</opcode>
			<label>&amp;</label>
			<op>
				<id>272</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4738</id>
			<source_loc>4729</source_loc>
			<order>8</order>
			<sig_name>ox_clear</sig_name>
			<label>ox_clear:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>273</id>
				<op_kind>output</op_kind>
				<object>ox_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6460000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.20</path>
		<name>post_sched</name>
		<thread>_ox_ctrl</thread>
	</cdfg>
	<timing_paths>
		<thread>_ox_ctrl</thread>
		<timing_path>
			<name>_ox_ctrl_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8283</delay>
				<port_name>if_clear</port_name>
				<state>2</state>
				<source_loc>4733</source_loc>
			</path_node>
			<delay>0.8283</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6717</delay>
				<port_name>if_clear</port_name>
				<state>2</state>
				<source_loc>4733</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>ox_enable</port_name>
				<state>2</state>
				<source_loc>3207</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>4738</source_loc>
			</path_node>
			<delay>0.7828</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6717</delay>
				<port_name>if_clear</port_name>
				<state>2</state>
				<source_loc>4733</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
				<state>2</state>
				<source_loc>3207</source_loc>
			</path_node>
			<delay>0.7372</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6717</delay>
				<port_name>if_clear</port_name>
				<state>2</state>
				<source_loc>4733</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
				<state>2</state>
				<source_loc>4739</source_loc>
			</path_node>
			<delay>0.7372</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ox_cnt_max2</port_name>
				<state>2</state>
				<source_loc>4735</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>4738</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ox_cnt</port_name>
				<state>2</state>
				<source_loc>4734</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>4738</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max2</port_name>
				<state>2</state>
				<source_loc>4735</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
				<state>2</state>
				<source_loc>4734</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_ox_ctrl</thread>
		<timing_path>
			<name>_ox_ctrl_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8283</delay>
				<port_name>if_clear</port_name>
			</path_node>
			<delay>0.8283</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6717</delay>
				<port_name>if_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_29</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.7828</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6717</delay>
				<port_name>if_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<delay>0.7372</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6717</delay>
				<port_name>if_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<delay>0.7372</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ox_cnt_max2</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_29</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_28</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_29</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt_max2</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ox_ctrl_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_ox_ctrl</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_ox_ctrl</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>41</id>
			<thread>_ox_ctrl</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>175</source_line>
			<source_loc>1884</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_ox_ctrl</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>41</id>
			<thread>_ox_ctrl</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1882</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3194</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>857,1887</sub_loc>
	</source_loc>
	<source_loc>
		<id>4744</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3203,1895</sub_loc>
	</source_loc>
	<source_loc>
		<id>3195</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>857,1895</sub_loc>
	</source_loc>
	<source_loc>
		<id>4742</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3195,1895</sub_loc>
	</source_loc>
	<source_loc>
		<id>4743</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10302</opcode>
		<sub_loc>3195,1895</sub_loc>
	</source_loc>
	<source_loc>
		<id>4746</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4744</sub_loc>
	</source_loc>
	<source_loc>
		<id>4745</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4744</sub_loc>
	</source_loc>
	<source_loc>
		<id>4748</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3195</sub_loc>
	</source_loc>
	<source_loc>
		<id>3193</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>856,1894</sub_loc>
	</source_loc>
	<source_loc>
		<id>3192</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,1890</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.21</path>
		<name>pre_sched</name>
		<thread>_ox_counter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_ox_counter</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_ox_counter</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_ox_counter</thread>
		<value>114</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_ox_counter</thread>
		<op>
			<id>4758</id>
			<opcode>10</opcode>
			<source_loc>3770,1898,1897</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4760</id>
			<opcode>67</opcode>
			<source_loc>3770,1898,1897</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4761</id>
			<opcode>9</opcode>
			<source_loc>3771,1892</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_ox_counter</thread>
		<io_op>
			<id>4750</id>
			<source_loc>3194</source_loc>
			<order>1</order>
			<sig_name>ox_cnt</sig_name>
			<label>ox_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>279</id>
				<op_kind>output</op_kind>
				<object>ox_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4751</id>
			<source_loc>4744</source_loc>
			<order>2</order>
			<sig_name>ox_cnt</sig_name>
			<label>ox_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>280</id>
				<op_kind>output</op_kind>
				<object>ox_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4753</id>
			<source_loc>3192</source_loc>
			<order>3</order>
			<sig_name>ox_clear</sig_name>
			<label>ox_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>282</id>
				<op_kind>input</op_kind>
				<object>ox_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7173000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4752</id>
			<source_loc>4748</source_loc>
			<order>4</order>
			<sig_name>uox_counter_ox_cnt_next</sig_name>
			<label>ox_cnt:uox_counter_ox_cnt_next:write</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>281</id>
				<op_kind>output</op_kind>
				<object>uox_counter_ox_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4754</id>
			<source_loc>3193</source_loc>
			<order>5</order>
			<sig_name>ox_enable</sig_name>
			<label>ox_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>283</id>
				<op_kind>input</op_kind>
				<object>ox_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6717000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4755</id>
			<source_loc>4070</source_loc>
			<order>6</order>
			<instance_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_30</instance_name>
			<opcode>67</opcode>
			<label>
(c ? a + 1 : b)			</label>
			<op>
				<id>284</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9545000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4756</id>
			<source_loc>4072</source_loc>
			<order>7</order>
			<instance_name>st_weight_addr_gen_Muxi0u16u1_4_31</instance_name>
			<opcode>9</opcode>
			<label>MUX(2)</label>
			<op>
				<id>285</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.0174000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4757</id>
			<source_loc>4743</source_loc>
			<order>8</order>
			<sig_name>ox_cnt</sig_name>
			<label>ox_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>286</id>
				<op_kind>output</op_kind>
				<object>ox_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.0829000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.21</path>
		<name>post_sched</name>
		<thread>_ox_counter</thread>
	</cdfg>
	<timing_paths>
		<thread>_ox_counter</thread>
		<timing_path>
			<name>_ox_counter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8283</delay>
				<port_name>ox_enable</port_name>
				<state>3</state>
				<source_loc>4754</source_loc>
			</path_node>
			<delay>0.8283</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7827</delay>
				<port_name>ox_clear</port_name>
				<state>3</state>
				<source_loc>4753</source_loc>
			</path_node>
			<delay>0.7827</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
				<state>3</state>
				<source_loc>3195</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
				<state>3</state>
				<source_loc>4757</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
				<state>2</state>
				<source_loc>4747</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
				<state>1</state>
				<source_loc>4750</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_ox_counter</thread>
		<timing_path>
			<name>_ox_counter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8283</delay>
				<port_name>ox_enable</port_name>
			</path_node>
			<delay>0.8283</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7827</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.7827</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_ox_counter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_ox_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>ox_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_ox_counter</thread>
		<reg_op>
			<id>4767</id>
			<source_loc>4750</source_loc>
			<name>ox_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>ox_cnt</instance_name>
			<op>
				<id>279</id>
				<op_kind>reg</op_kind>
				<object>ox_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4768</id>
			<source_loc>4757</source_loc>
			<name>ox_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>ox_cnt</instance_name>
			<op>
				<id>286</id>
				<op_kind>reg</op_kind>
				<object>ox_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_ox_counter</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>39</id>
			<thread>_ox_counter</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>181</source_line>
			<source_loc>1906</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_ox_counter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>39</id>
			<thread>_ox_counter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1902</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3184</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>860,1912</sub_loc>
	</source_loc>
	<source_loc>
		<id>3185</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>841,1913</sub_loc>
	</source_loc>
	<source_loc>
		<id>1910</id>
		<loc_kind>OP</loc_kind>
		<file_id>2</file_id>
		<line>195</line>
		<col>17</col>
	</source_loc>
	<source_loc>
		<id>3188</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>859,1910</sub_loc>
	</source_loc>
	<source_loc>
		<id>4773</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3188</sub_loc>
	</source_loc>
	<source_loc>
		<id>3186</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>861,1909</sub_loc>
	</source_loc>
	<source_loc>
		<id>4771</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3186,1909</sub_loc>
	</source_loc>
	<source_loc>
		<id>4772</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10298</opcode>
		<sub_loc>3186,1909</sub_loc>
	</source_loc>
	<source_loc>
		<id>3183</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,1908</sub_loc>
	</source_loc>
	<source_loc>
		<id>3187</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>859,1907</sub_loc>
	</source_loc>
	<source_loc>
		<id>4774</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3187</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.22</path>
		<name>pre_sched</name>
		<thread>_oy_ctrl</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_oy_ctrl</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_oy_ctrl</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_oy_ctrl</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_oy_ctrl</thread>
	</pm_ops>
	<sched_ops>
		<thread>_oy_ctrl</thread>
		<io_op>
			<id>4777</id>
			<source_loc>3184</source_loc>
			<order>1</order>
			<sig_name>oy_cnt</sig_name>
			<label>oy_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>294</id>
				<op_kind>input</op_kind>
				<object>oy_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4778</id>
			<source_loc>3185</source_loc>
			<order>2</order>
			<sig_name>oy_cnt_max2</sig_name>
			<label>oy_cnt_max2:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>295</id>
				<op_kind>input</op_kind>
				<object>oy_cnt_max2</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4775</id>
			<source_loc>4773</source_loc>
			<order>3</order>
			<sig_name>uoy_ctrl_oy_enable_prev</sig_name>
			<label>oy_enable:uoy_ctrl_oy_enable_prev:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>292</id>
				<op_kind>output</op_kind>
				<object>uoy_ctrl_oy_enable_prev</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4776</id>
			<source_loc>3183</source_loc>
			<order>4</order>
			<sig_name>ox_clear</sig_name>
			<label>ox_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>293</id>
				<op_kind>input</op_kind>
				<object>ox_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7173000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4782</id>
			<source_loc>4774</source_loc>
			<order>5</order>
			<sig_name>oy_enable</sig_name>
			<label>oy_enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>299</id>
				<op_kind>output</op_kind>
				<object>oy_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7828000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4779</id>
			<source_loc>4066</source_loc>
			<order>6</order>
			<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_32</instance_name>
			<opcode>69</opcode>
			<label>
b == a - 1			</label>
			<op>
				<id>296</id>
				<op_kind>eq</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5349000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4780</id>
			<source_loc>4067</source_loc>
			<order>7</order>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_33</instance_name>
			<opcode>87</opcode>
			<label>&amp;</label>
			<op>
				<id>297</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4781</id>
			<source_loc>4772</source_loc>
			<order>8</order>
			<sig_name>oy_clear</sig_name>
			<label>oy_clear:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>298</id>
				<op_kind>output</op_kind>
				<object>oy_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6460000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.22</path>
		<name>post_sched</name>
		<thread>_oy_ctrl</thread>
	</cdfg>
	<timing_paths>
		<thread>_oy_ctrl</thread>
		<timing_path>
			<name>_oy_ctrl_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7827</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>4776</source_loc>
			</path_node>
			<delay>0.7827</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7173</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>4776</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>oy_enable</port_name>
				<state>2</state>
				<source_loc>3188</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>4781</source_loc>
			</path_node>
			<delay>0.8284</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7173</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>4776</source_loc>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_enable</port_name>
				<state>2</state>
				<source_loc>3188</source_loc>
			</path_node>
			<delay>0.7828</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7173</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>4776</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_enable</port_name>
				<state>2</state>
				<source_loc>4782</source_loc>
			</path_node>
			<delay>0.7828</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>oy_cnt_max2</port_name>
				<state>2</state>
				<source_loc>4778</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>4781</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>oy_cnt</port_name>
				<state>2</state>
				<source_loc>4777</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4209</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>4781</source_loc>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max2</port_name>
				<state>2</state>
				<source_loc>4778</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>2</state>
				<source_loc>4777</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_oy_ctrl</thread>
		<timing_path>
			<name>_oy_ctrl_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7827</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.7827</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7173</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0000</delay>
				<port_name>oy_enable</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>0.8284</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7173</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_enable</port_name>
			</path_node>
			<delay>0.7828</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7173</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_enable</port_name>
			</path_node>
			<delay>0.7828</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>oy_cnt_max2</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4209</delay>
				<instance_name>st_weight_addr_gen_EqSubi1u16u16_1_32</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_33</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>0.6460</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt_max2</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_oy_ctrl_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_oy_ctrl</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_oy_ctrl</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>37</id>
			<thread>_oy_ctrl</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>191</source_line>
			<source_loc>1921</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_oy_ctrl</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>37</id>
			<thread>_oy_ctrl</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1919</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3175</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>860,1924</sub_loc>
	</source_loc>
	<source_loc>
		<id>4787</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3184,1932</sub_loc>
	</source_loc>
	<source_loc>
		<id>3176</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>860,1932</sub_loc>
	</source_loc>
	<source_loc>
		<id>4785</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3176,1932</sub_loc>
	</source_loc>
	<source_loc>
		<id>4786</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10299</opcode>
		<sub_loc>3176,1932</sub_loc>
	</source_loc>
	<source_loc>
		<id>4789</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4787</sub_loc>
	</source_loc>
	<source_loc>
		<id>4788</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4787</sub_loc>
	</source_loc>
	<source_loc>
		<id>4791</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3176</sub_loc>
	</source_loc>
	<source_loc>
		<id>3174</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>859,1931</sub_loc>
	</source_loc>
	<source_loc>
		<id>3173</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>861,1927</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.23</path>
		<name>pre_sched</name>
		<thread>_oy_counter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_oy_counter</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_oy_counter</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_oy_counter</thread>
		<value>114</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_oy_counter</thread>
		<op>
			<id>4801</id>
			<opcode>10</opcode>
			<source_loc>3768,1935,1934</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4803</id>
			<opcode>67</opcode>
			<source_loc>3768,1935,1934</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4804</id>
			<opcode>9</opcode>
			<source_loc>3769,1929</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_oy_counter</thread>
		<io_op>
			<id>4793</id>
			<source_loc>3175</source_loc>
			<order>1</order>
			<sig_name>oy_cnt</sig_name>
			<label>oy_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>304</id>
				<op_kind>output</op_kind>
				<object>oy_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4794</id>
			<source_loc>4787</source_loc>
			<order>2</order>
			<sig_name>oy_cnt</sig_name>
			<label>oy_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>305</id>
				<op_kind>output</op_kind>
				<object>oy_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4796</id>
			<source_loc>3173</source_loc>
			<order>3</order>
			<sig_name>oy_clear</sig_name>
			<label>oy_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>307</id>
				<op_kind>input</op_kind>
				<object>oy_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7629000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4795</id>
			<source_loc>4791</source_loc>
			<order>4</order>
			<sig_name>uoy_counter_oy_cnt_next</sig_name>
			<label>oy_cnt:uoy_counter_oy_cnt_next:write</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>306</id>
				<op_kind>output</op_kind>
				<object>uoy_counter_oy_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4797</id>
			<source_loc>3174</source_loc>
			<order>5</order>
			<sig_name>oy_enable</sig_name>
			<label>oy_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>308</id>
				<op_kind>input</op_kind>
				<object>oy_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7173000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4798</id>
			<source_loc>4061</source_loc>
			<order>6</order>
			<instance_name>st_weight_addr_gen_MuxAdd2i1u16u16u1_1_34</instance_name>
			<opcode>67</opcode>
			<label>
(c ? a + 1 : b)			</label>
			<op>
				<id>309</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.0001000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4799</id>
			<source_loc>4063</source_loc>
			<order>7</order>
			<instance_name>st_weight_addr_gen_Muxi0u16u1_4_35</instance_name>
			<opcode>9</opcode>
			<label>MUX(2)</label>
			<op>
				<id>310</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.0630000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4800</id>
			<source_loc>4786</source_loc>
			<order>8</order>
			<sig_name>oy_cnt</sig_name>
			<label>oy_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>311</id>
				<op_kind>output</op_kind>
				<object>oy_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.1285000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.23</path>
		<name>post_sched</name>
		<thread>_oy_counter</thread>
	</cdfg>
	<timing_paths>
		<thread>_oy_counter</thread>
		<timing_path>
			<name>_oy_counter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7827</delay>
				<port_name>oy_enable</port_name>
				<state>3</state>
				<source_loc>4797</source_loc>
			</path_node>
			<delay>0.7827</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7371</delay>
				<port_name>oy_clear</port_name>
				<state>3</state>
				<source_loc>4796</source_loc>
			</path_node>
			<delay>0.7371</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>3</state>
				<source_loc>3176</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>3</state>
				<source_loc>4800</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>2</state>
				<source_loc>4790</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
				<state>1</state>
				<source_loc>4793</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_oy_counter</thread>
		<timing_path>
			<name>_oy_counter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7827</delay>
				<port_name>oy_enable</port_name>
			</path_node>
			<delay>0.7827</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7371</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>0.7371</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_oy_counter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_oy_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>oy_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_oy_counter</thread>
		<reg_op>
			<id>4810</id>
			<source_loc>4793</source_loc>
			<name>oy_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>oy_cnt</instance_name>
			<op>
				<id>304</id>
				<op_kind>reg</op_kind>
				<object>oy_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4811</id>
			<source_loc>4800</source_loc>
			<name>oy_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>oy_cnt</instance_name>
			<op>
				<id>311</id>
				<op_kind>reg</op_kind>
				<object>oy_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_oy_counter</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>35</id>
			<thread>_oy_counter</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>197</source_line>
			<source_loc>1943</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_oy_counter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>35</id>
			<thread>_oy_counter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1939</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3168</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>861,1945</sub_loc>
	</source_loc>
	<source_loc>
		<id>3169</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>862,1944</sub_loc>
	</source_loc>
	<source_loc>
		<id>4814</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3169</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.24</path>
		<name>pre_sched</name>
		<thread>_of_ctrl</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_of_ctrl</thread>
		<value>2</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_of_ctrl</thread>
		<value>2</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_of_ctrl</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_of_ctrl</thread>
	</pm_ops>
	<sched_ops>
		<thread>_of_ctrl</thread>
		<io_op>
			<id>4815</id>
			<source_loc>3168</source_loc>
			<order>1</order>
			<sig_name>oy_clear</sig_name>
			<label>oy_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>317</id>
				<op_kind>input</op_kind>
				<object>oy_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7629000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4816</id>
			<source_loc>4814</source_loc>
			<order>2</order>
			<sig_name>of_enable</sig_name>
			<label>of_enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>318</id>
				<op_kind>output</op_kind>
				<object>of_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.8284000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.24</path>
		<name>post_sched</name>
		<thread>_of_ctrl</thread>
	</cdfg>
	<timing_paths>
		<thread>_of_ctrl</thread>
		<timing_path>
			<name>_of_ctrl_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7371</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>4815</source_loc>
			</path_node>
			<delay>0.7371</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7629</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>4815</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable</port_name>
				<state>2</state>
				<source_loc>4816</source_loc>
			</path_node>
			<delay>0.8284</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_of_ctrl</thread>
		<timing_path>
			<name>_of_ctrl_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7371</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>0.7371</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7629</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_enable</port_name>
			</path_node>
			<delay>0.8284</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_of_ctrl</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_of_ctrl</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>33</id>
			<thread>_of_ctrl</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>207</source_line>
			<source_loc>1947</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_of_ctrl</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>33</id>
			<thread>_of_ctrl</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1946</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3164</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>863,1951</sub_loc>
	</source_loc>
	<source_loc>
		<id>3165</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>842,1952</sub_loc>
	</source_loc>
	<source_loc>
		<id>3163</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>862,1950</sub_loc>
	</source_loc>
	<source_loc>
		<id>3166</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>864,1948</sub_loc>
	</source_loc>
	<source_loc>
		<id>4817</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3166,1948</sub_loc>
	</source_loc>
	<source_loc>
		<id>4818</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10296</opcode>
		<sub_loc>3166,1948</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.25</path>
		<name>pre_sched</name>
		<thread>_of_ctrl2</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_of_ctrl2</thread>
		<value>6</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_of_ctrl2</thread>
		<value>4</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_of_ctrl2</thread>
		<value>0</value>
	</intrinsic_muxing>
	<pm_ops>
		<thread>_of_ctrl2</thread>
	</pm_ops>
	<sched_ops>
		<thread>_of_ctrl2</thread>
		<io_op>
			<id>4820</id>
			<source_loc>3164</source_loc>
			<order>1</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>320</id>
				<op_kind>input</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4821</id>
			<source_loc>3165</source_loc>
			<order>2</order>
			<sig_name>of_cnt_max</sig_name>
			<label>of_cnt_max:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>321</id>
				<op_kind>input</op_kind>
				<object>of_cnt_max</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4819</id>
			<source_loc>3163</source_loc>
			<order>3</order>
			<sig_name>of_enable</sig_name>
			<label>of_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>319</id>
				<op_kind>input</op_kind>
				<object>of_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7629000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4822</id>
			<source_loc>4057</source_loc>
			<order>4</order>
			<instance_name>st_weight_addr_gen_EqSubi32u16u16_1_36</instance_name>
			<opcode>63</opcode>
			<label>
b == a - 32			</label>
			<op>
				<id>322</id>
				<op_kind>eq</op_kind>
				<in_widths>16 16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5360000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4823</id>
			<source_loc>4058</source_loc>
			<order>5</order>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_37</instance_name>
			<opcode>87</opcode>
			<label>&amp;</label>
			<op>
				<id>323</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.8085000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4824</id>
			<source_loc>4818</source_loc>
			<order>6</order>
			<sig_name>of_clear</sig_name>
			<label>of_clear:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>324</id>
				<op_kind>output</op_kind>
				<object>of_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.8740000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.25</path>
		<name>post_sched</name>
		<thread>_of_ctrl2</thread>
	</cdfg>
	<timing_paths>
		<thread>_of_ctrl2</thread>
		<timing_path>
			<name>_of_ctrl2_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7371</delay>
				<port_name>of_enable</port_name>
				<state>2</state>
				<source_loc>4819</source_loc>
			</path_node>
			<delay>0.7371</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl2_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7629</delay>
				<port_name>of_enable</port_name>
				<state>2</state>
				<source_loc>4819</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
				<state>2</state>
				<source_loc>4824</source_loc>
			</path_node>
			<delay>0.8740</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl2_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>of_cnt_max</port_name>
				<state>2</state>
				<source_loc>4821</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4220</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
				<state>2</state>
				<source_loc>4824</source_loc>
			</path_node>
			<delay>0.6471</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl2_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>of_cnt</port_name>
				<state>2</state>
				<source_loc>4820</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.4220</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
				<state>2</state>
				<source_loc>4824</source_loc>
			</path_node>
			<delay>0.6471</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl2_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt_max</port_name>
				<state>2</state>
				<source_loc>4821</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl2_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_ctrl2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>2</state>
				<source_loc>4820</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_of_ctrl2</thread>
		<timing_path>
			<name>_of_ctrl2_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7371</delay>
				<port_name>of_enable</port_name>
			</path_node>
			<delay>0.7371</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl2_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7629</delay>
				<port_name>of_enable</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_37</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
			</path_node>
			<delay>0.8740</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl2_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>of_cnt_max</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4220</delay>
				<instance_name>st_weight_addr_gen_EqSubi32u16u16_1_36</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_37</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
			</path_node>
			<delay>0.6471</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl2_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.1140</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.4220</delay>
				<instance_name>st_weight_addr_gen_EqSubi32u16u16_1_36</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_And_1Ux1U_1U_1_37</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_clear</port_name>
			</path_node>
			<delay>0.6471</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl2_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt_max</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_of_ctrl2_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_ctrl2</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_of_ctrl2</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_of_ctrl2</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>31</id>
			<thread>_of_ctrl2</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>211</source_line>
			<source_loc>1959</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_of_ctrl2</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>31</id>
			<thread>_of_ctrl2</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1958</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3156</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>863,1962</sub_loc>
	</source_loc>
	<source_loc>
		<id>4825</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>4547,4820</sub_loc>
	</source_loc>
	<source_loc>
		<id>4831</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>4825,1970</sub_loc>
	</source_loc>
	<source_loc>
		<id>3157</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>863,1970</sub_loc>
	</source_loc>
	<source_loc>
		<id>4829</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3157,1970</sub_loc>
	</source_loc>
	<source_loc>
		<id>4830</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10292</opcode>
		<sub_loc>3157,1970</sub_loc>
	</source_loc>
	<source_loc>
		<id>4833</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4831</sub_loc>
	</source_loc>
	<source_loc>
		<id>4832</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4831</sub_loc>
	</source_loc>
	<source_loc>
		<id>4835</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3157</sub_loc>
	</source_loc>
	<source_loc>
		<id>3155</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>862,1969</sub_loc>
	</source_loc>
	<source_loc>
		<id>3154</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>864,1965</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.26</path>
		<name>pre_sched</name>
		<thread>_of_counter</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_of_counter</thread>
		<value>8</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_of_counter</thread>
		<value>6</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_of_counter</thread>
		<value>114</value>
	</intrinsic_muxing>
	<resource>
		<res_id>2</res_id>
		<opcode>2</opcode>
		<latency>0</latency>
		<delay>0.5938</delay>
		<module_name>st_weight_addr_gen_MuxAdd2i32u16u16u1_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>(c ? (sc_uint&lt;16&gt; )
  ((a + 32ULL)) : (sc_uint&lt;16&gt; )
  (b))</label>
		<unit_area>78.3180</unit_area>
		<comb_area>78.3180</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_of_counter</thread>
		<op>
			<id>4845</id>
			<opcode>2</opcode>
			<source_loc>3766,1973,1972</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4847</id>
			<opcode>60</opcode>
			<source_loc>3766,1973,1972</source_loc>
			<port>
				<name>in3</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4848</id>
			<opcode>9</opcode>
			<source_loc>3767,1967</source_loc>
			<port>
				<name>in2</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>ctrl1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_of_counter</thread>
		<io_op>
			<id>4837</id>
			<source_loc>3156</source_loc>
			<order>1</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>329</id>
				<op_kind>output</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4838</id>
			<source_loc>4831</source_loc>
			<order>2</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>330</id>
				<op_kind>output</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4840</id>
			<source_loc>3154</source_loc>
			<order>3</order>
			<sig_name>of_clear</sig_name>
			<label>of_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>332</id>
				<op_kind>input</op_kind>
				<object>of_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.8085000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4839</id>
			<source_loc>4835</source_loc>
			<order>4</order>
			<sig_name>uof_counter_of_cnt_next</sig_name>
			<label>of_cnt:uof_counter_of_cnt_next:write</label>
			<datatype W="16">sc_uint</datatype>
			<op>
				<id>331</id>
				<op_kind>output</op_kind>
				<object>uof_counter_of_cnt_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4841</id>
			<source_loc>3155</source_loc>
			<order>5</order>
			<sig_name>of_enable</sig_name>
			<label>of_enable:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>333</id>
				<op_kind>input</op_kind>
				<object>of_enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7629000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4842</id>
			<source_loc>4052</source_loc>
			<order>6</order>
			<instance_name>st_weight_addr_gen_MuxAdd2i32u16u16u1_1_38</instance_name>
			<opcode>60</opcode>
			<label>
(c ? a + 32 : b)			</label>
			<op>
				<id>334</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.0282000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4843</id>
			<source_loc>4054</source_loc>
			<order>7</order>
			<instance_name>st_weight_addr_gen_Muxi0u16u1_4_39</instance_name>
			<opcode>9</opcode>
			<label>MUX(2)</label>
			<op>
				<id>335</id>
				<op_kind>mux</op_kind>
				<in_widths>16 1</in_widths>
				<out_widths>16</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.0911000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4844</id>
			<source_loc>4830</source_loc>
			<order>8</order>
			<sig_name>of_cnt</sig_name>
			<label>of_cnt:write</label>
			<datatype W="16">sc_uint</datatype>
			<output_write/>
			<op>
				<id>336</id>
				<op_kind>output</op_kind>
				<object>of_cnt</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.1566000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.26</path>
		<name>post_sched</name>
		<thread>_of_counter</thread>
	</cdfg>
	<timing_paths>
		<thread>_of_counter</thread>
		<timing_path>
			<name>_of_counter_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7371</delay>
				<port_name>of_enable</port_name>
				<state>3</state>
				<source_loc>4841</source_loc>
			</path_node>
			<delay>0.7371</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6915</delay>
				<port_name>of_clear</port_name>
				<state>3</state>
				<source_loc>4840</source_loc>
			</path_node>
			<delay>0.6915</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>3</state>
				<source_loc>3157</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>3</state>
				<source_loc>4844</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>2</state>
				<source_loc>4834</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
				<state>1</state>
				<source_loc>4837</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_of_counter</thread>
		<timing_path>
			<name>_of_counter_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7371</delay>
				<port_name>of_enable</port_name>
			</path_node>
			<delay>0.7371</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6915</delay>
				<port_name>of_clear</port_name>
			</path_node>
			<delay>0.6915</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_of_counter_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_of_counter</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>of_cnt</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_of_counter</thread>
		<reg_op>
			<id>4853</id>
			<source_loc>4837</source_loc>
			<name>of_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>of_cnt</instance_name>
			<op>
				<id>329</id>
				<op_kind>reg</op_kind>
				<object>of_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4854</id>
			<source_loc>4844</source_loc>
			<name>of_cnt</name>
			<datatype W="16">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>of_cnt</instance_name>
			<op>
				<id>336</id>
				<op_kind>reg</op_kind>
				<object>of_cnt</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_of_counter</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>29</id>
			<thread>_of_counter</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>219</source_line>
			<source_loc>1981</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_of_counter</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>29</id>
			<thread>_of_counter</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1977</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3292</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>864,1703</sub_loc>
	</source_loc>
	<source_loc>
		<id>3291</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>861,1701</sub_loc>
	</source_loc>
	<source_loc>
		<id>3290</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>858,1699</sub_loc>
	</source_loc>
	<source_loc>
		<id>3289</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>854,1697</sub_loc>
	</source_loc>
	<source_loc>
		<id>3288</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>850,1695</sub_loc>
	</source_loc>
	<source_loc>
		<id>3287</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>846,1694</sub_loc>
	</source_loc>
	<source_loc>
		<id>3293</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>882,1693</sub_loc>
	</source_loc>
	<source_loc>
		<id>4857</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3293,1693</sub_loc>
	</source_loc>
	<source_loc>
		<id>4858</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10311</opcode>
		<sub_loc>3293,1693</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.27</path>
		<name>pre_sched</name>
		<thread>_finish</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_finish</thread>
		<value>10</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_finish</thread>
		<value>7</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_finish</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>50</res_id>
		<opcode>57</opcode>
		<latency>0</latency>
		<delay>0.0714</delay>
		<module_name>st_weight_addr_gen_AndReduction_2S_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>and_reduce</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_finish</thread>
	</pm_ops>
	<sched_ops>
		<thread>_finish</thread>
		<io_op>
			<id>4859</id>
			<source_loc>3287</source_loc>
			<order>1</order>
			<sig_name>ix_clear</sig_name>
			<label>ix_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>342</id>
				<op_kind>input</op_kind>
				<object>ix_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5805000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4860</id>
			<source_loc>3288</source_loc>
			<order>2</order>
			<sig_name>iy_clear</sig_name>
			<label>iy_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>343</id>
				<op_kind>input</op_kind>
				<object>iy_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6261000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4861</id>
			<source_loc>3289</source_loc>
			<order>3</order>
			<sig_name>if_clear</sig_name>
			<label>if_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>344</id>
				<op_kind>input</op_kind>
				<object>if_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6717000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4862</id>
			<source_loc>3290</source_loc>
			<order>4</order>
			<sig_name>ox_clear</sig_name>
			<label>ox_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>345</id>
				<op_kind>input</op_kind>
				<object>ox_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7173000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4863</id>
			<source_loc>3291</source_loc>
			<order>5</order>
			<sig_name>oy_clear</sig_name>
			<label>oy_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>346</id>
				<op_kind>input</op_kind>
				<object>oy_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.7629000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4864</id>
			<source_loc>3292</source_loc>
			<order>6</order>
			<sig_name>of_clear</sig_name>
			<label>of_clear:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>347</id>
				<op_kind>input</op_kind>
				<object>of_clear</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.8085000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4865</id>
			<source_loc>4123</source_loc>
			<order>7</order>
			<instance_name>st_weight_addr_gen_AndReduction_4S_1U_1_40</instance_name>
			<opcode>92</opcode>
			<label>and_reduce</label>
			<op>
				<id>348</id>
				<op_kind>and</op_kind>
				<in_widths>1 1 1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.8772000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4866</id>
			<source_loc>4124</source_loc>
			<order>8</order>
			<instance_name>st_weight_addr_gen_AndReduction_2S_1U_4_41</instance_name>
			<opcode>93</opcode>
			<label>and_reduce</label>
			<op>
				<id>349</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.6717000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4867</id>
			<source_loc>4125</source_loc>
			<order>9</order>
			<instance_name>st_weight_addr_gen_AndReduction_2S_1U_1_42</instance_name>
			<opcode>93</opcode>
			<label>and_reduce</label>
			<op>
				<id>350</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9228000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4868</id>
			<source_loc>4858</source_loc>
			<order>10</order>
			<sig_name>finish</sig_name>
			<label>finish:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>351</id>
				<op_kind>output</op_kind>
				<object>finish</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9883000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.27</path>
		<name>post_sched</name>
		<thread>_finish</thread>
	</cdfg>
	<timing_paths>
		<thread>_finish</thread>
		<timing_path>
			<name>_finish_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9195</delay>
				<port_name>ix_clear</port_name>
				<state>2</state>
				<source_loc>4859</source_loc>
			</path_node>
			<delay>0.9195</delay>
		</timing_path>
		<timing_path>
			<name>_finish_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>iy_clear</port_name>
				<state>2</state>
				<source_loc>4860</source_loc>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_finish_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8283</delay>
				<port_name>if_clear</port_name>
				<state>2</state>
				<source_loc>4861</source_loc>
			</path_node>
			<delay>0.8283</delay>
		</timing_path>
		<timing_path>
			<name>_finish_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7827</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>4862</source_loc>
			</path_node>
			<delay>0.7827</delay>
		</timing_path>
		<timing_path>
			<name>_finish_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7371</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>4863</source_loc>
			</path_node>
			<delay>0.7371</delay>
		</timing_path>
		<timing_path>
			<name>_finish_6</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6915</delay>
				<port_name>of_clear</port_name>
				<state>2</state>
				<source_loc>4864</source_loc>
			</path_node>
			<delay>0.6915</delay>
		</timing_path>
		<timing_path>
			<name>_finish_7</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8085</delay>
				<port_name>of_clear</port_name>
				<state>2</state>
				<source_loc>4864</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0687</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>finish</port_name>
				<state>2</state>
				<source_loc>4868</source_loc>
			</path_node>
			<delay>0.9883</delay>
		</timing_path>
		<timing_path>
			<name>_finish_8</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7629</delay>
				<port_name>oy_clear</port_name>
				<state>2</state>
				<source_loc>4863</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0687</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>finish</port_name>
				<state>2</state>
				<source_loc>4868</source_loc>
			</path_node>
			<delay>0.9427</delay>
		</timing_path>
		<timing_path>
			<name>_finish_9</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7173</delay>
				<port_name>ox_clear</port_name>
				<state>2</state>
				<source_loc>4862</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0687</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>finish</port_name>
				<state>2</state>
				<source_loc>4868</source_loc>
			</path_node>
			<delay>0.8971</delay>
		</timing_path>
		<timing_path>
			<name>_finish_10</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6717</delay>
				<port_name>if_clear</port_name>
				<state>2</state>
				<source_loc>4861</source_loc>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0687</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>SCHED_OP</node_kind>
				<delay>0.0456</delay>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>finish</port_name>
				<state>2</state>
				<source_loc>4868</source_loc>
			</path_node>
			<delay>0.8515</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_finish</thread>
		<timing_path>
			<name>_finish_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.9195</delay>
				<port_name>ix_clear</port_name>
			</path_node>
			<delay>0.9195</delay>
		</timing_path>
		<timing_path>
			<name>_finish_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8739</delay>
				<port_name>iy_clear</port_name>
			</path_node>
			<delay>0.8739</delay>
		</timing_path>
		<timing_path>
			<name>_finish_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8283</delay>
				<port_name>if_clear</port_name>
			</path_node>
			<delay>0.8283</delay>
		</timing_path>
		<timing_path>
			<name>_finish_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7827</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<delay>0.7827</delay>
		</timing_path>
		<timing_path>
			<name>_finish_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7371</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<delay>0.7371</delay>
		</timing_path>
		<timing_path>
			<name>_finish_6</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6915</delay>
				<port_name>of_clear</port_name>
			</path_node>
			<delay>0.6915</delay>
		</timing_path>
		<timing_path>
			<name>_finish_7</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.8085</delay>
				<port_name>of_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0687</delay>
				<instance_name>st_weight_addr_gen_AndReduction_4S_1U_1_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_AndReduction_2S_1U_1_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>finish</port_name>
			</path_node>
			<delay>0.9883</delay>
		</timing_path>
		<timing_path>
			<name>_finish_8</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7629</delay>
				<port_name>oy_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0687</delay>
				<instance_name>st_weight_addr_gen_AndReduction_4S_1U_1_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_AndReduction_2S_1U_1_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>finish</port_name>
			</path_node>
			<delay>0.9427</delay>
		</timing_path>
		<timing_path>
			<name>_finish_9</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.7173</delay>
				<port_name>ox_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0687</delay>
				<instance_name>st_weight_addr_gen_AndReduction_4S_1U_1_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_AndReduction_2S_1U_1_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>finish</port_name>
			</path_node>
			<delay>0.8971</delay>
		</timing_path>
		<timing_path>
			<name>_finish_10</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_finish</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.6717</delay>
				<port_name>if_clear</port_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0687</delay>
				<instance_name>st_weight_addr_gen_AndReduction_4S_1U_1_40</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>INSTANCE</node_kind>
				<delay>0.0456</delay>
				<instance_name>st_weight_addr_gen_AndReduction_2S_1U_1_42</instance_name>
			</path_node>
			<path_node>
				<node_kind>MUX</node_kind>
				<delay>0.0000</delay>
				<number_inputs>1</number_inputs>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>finish</port_name>
			</path_node>
			<delay>0.8515</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_finish</thread>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_finish</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>59</id>
			<thread>_finish</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>104</source_line>
			<source_loc>1707</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_finish</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>59</id>
			<thread>_finish</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1706</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<source_loc>
		<id>3278</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>883,1710</sub_loc>
	</source_loc>
	<source_loc>
		<id>4876</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>3268,1730</sub_loc>
	</source_loc>
	<source_loc>
		<id>3279</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>883,1730</sub_loc>
	</source_loc>
	<source_loc>
		<id>4874</id>
		<loc_kind>ARRAY</loc_kind>
		<sub_loc>3279,1730</sub_loc>
	</source_loc>
	<source_loc>
		<id>4875</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>10310</opcode>
		<sub_loc>3279,1730</sub_loc>
	</source_loc>
	<source_loc>
		<id>4878</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4876</sub_loc>
	</source_loc>
	<source_loc>
		<id>4877</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>4876</sub_loc>
	</source_loc>
	<source_loc>
		<id>4880</id>
		<loc_kind>MAPPED</loc_kind>
		<loc_map_kind>pm</loc_map_kind>
		<opcode>0</opcode>
		<sub_loc>3279</sub_loc>
	</source_loc>
	<source_loc>
		<id>3277</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>882,1727</sub_loc>
	</source_loc>
	<source_loc>
		<id>3276</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>688,1719</sub_loc>
	</source_loc>
	<source_loc>
		<id>3275</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>689,1716</sub_loc>
	</source_loc>
	<source_loc>
		<id>3274</id>
		<loc_kind>HIER</loc_kind>
		<sub_loc>660,1713</sub_loc>
	</source_loc>
	<cdfg>
		<path>bdr/pre_sched.snapshot.bdr.28</path>
		<name>pre_sched</name>
		<thread>_enable</thread>
	</cdfg>
	<sched_ops_fu>
		<thread>_enable</thread>
		<value>15</value>
	</sched_ops_fu>
	<sched_ops_wire>
		<thread>_enable</thread>
		<value>8</value>
	</sched_ops_wire>
	<intrinsic_muxing>
		<thread>_enable</thread>
		<value>0</value>
	</intrinsic_muxing>
	<resource>
		<res_id>8</res_id>
		<opcode>8</opcode>
		<latency>0</latency>
		<delay>0.3371</delay>
		<module_name>st_weight_addr_gen_Nei1u16_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<label>!=</label>
		<unit_area>8.8920</unit_area>
		<comb_area>8.8920</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<res_id>48</res_id>
		<opcode>55</opcode>
		<latency>0</latency>
		<delay>0.0696</delay>
		<module_name>st_weight_addr_gen_Or_1Ux1U_1U_4</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>CYN_AUTO</module_origin>
		<label>|</label>
		<unit_area>1.3680</unit_area>
		<comb_area>1.3680</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<pm_ops>
		<thread>_enable</thread>
		<op>
			<id>4897</id>
			<opcode>8</opcode>
			<source_loc>1721,1720</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4899</id>
			<opcode>8</opcode>
			<source_loc>1718,1717</source_loc>
			<port>
				<name>in1</name>
				<datatype W="16">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4909</id>
			<opcode>53</opcode>
			<source_loc>3779</source_loc>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4903</id>
			<opcode>51</opcode>
			<source_loc>1722</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4901</id>
			<opcode>51</opcode>
			<source_loc>3779</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4905</id>
			<opcode>51</opcode>
			<source_loc>1723</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
		<op>
			<id>4907</id>
			<opcode>55</opcode>
			<source_loc>3780</source_loc>
			<port>
				<name>in2</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>in1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
			<port>
				<name>out1</name>
				<datatype W="1">sc_uint</datatype>
			</port>
		</op>
	</pm_ops>
	<sched_ops>
		<thread>_enable</thread>
		<io_op>
			<id>4882</id>
			<source_loc>3278</source_loc>
			<order>1</order>
			<sig_name>enable</sig_name>
			<label>enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>355</id>
				<op_kind>output</op_kind>
				<object>enable</object>
			</op>
			<cycle_id>2</cycle_id>
			<chain_time>0.0670000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4883</id>
			<source_loc>4876</source_loc>
			<order>2</order>
			<sig_name>enable</sig_name>
			<label>enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>356</id>
				<op_kind>output</op_kind>
				<object>enable</object>
			</op>
			<cycle_id>2</cycle_id>
			<cycle_id>1</cycle_id>
			<chain_time>0.1140000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4886</id>
			<source_loc>3275</source_loc>
			<order>3</order>
			<sig_name>filter_height</sig_name>
			<label>filter_height:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>359</id>
				<op_kind>input</op_kind>
				<object>filter_height</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4887</id>
			<source_loc>3276</source_loc>
			<order>4</order>
			<sig_name>filter_width</sig_name>
			<label>filter_width:read</label>
			<datatype W="16">sc_uint</datatype>
			<input_read/>
			<op>
				<id>360</id>
				<op_kind>input</op_kind>
				<object>filter_width</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4888</id>
			<source_loc>3277</source_loc>
			<order>5</order>
			<sig_name>finish</sig_name>
			<label>finish:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>361</id>
				<op_kind>input</op_kind>
				<object>finish</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9228000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4884</id>
			<source_loc>4880</source_loc>
			<order>6</order>
			<sig_name>uenable_enable_next</sig_name>
			<label>enable:uenable_enable_next:write</label>
			<datatype W="1">sc_uint</datatype>
			<op>
				<id>357</id>
				<op_kind>output</op_kind>
				<object>uenable_enable_next</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.2280000000</chain_time>
			<guard>true</guard>
		</io_op>
		<io_op>
			<id>4885</id>
			<source_loc>3274</source_loc>
			<order>7</order>
			<sig_name>start_rising</sig_name>
			<label>start_rising:read</label>
			<datatype W="1">sc_uint</datatype>
			<input_read/>
			<op>
				<id>358</id>
				<op_kind>input</op_kind>
				<object>start_rising</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.1000000000</chain_time>
			<guard>true</guard>
		</io_op>
		<op>
			<id>4891</id>
			<source_loc>4111</source_loc>
			<order>8</order>
			<instance_name>st_weight_addr_gen_Nei1u16_4_43</instance_name>
			<opcode>8</opcode>
			<label>!=</label>
			<op>
				<id>364</id>
				<op_kind>ne</op_kind>
				<in_widths>16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4371000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4892</id>
			<source_loc>4113</source_loc>
			<order>9</order>
			<instance_name>st_weight_addr_gen_Nei1u16_4_44</instance_name>
			<opcode>8</opcode>
			<label>!=</label>
			<op>
				<id>365</id>
				<op_kind>ne</op_kind>
				<in_widths>16</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.4371000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4889</id>
			<source_loc>4108</source_loc>
			<order>10</order>
			<instance_name>st_weight_addr_gen_Not_1U_1U_4_45</instance_name>
			<opcode>53</opcode>
			<label>!</label>
			<op>
				<id>362</id>
				<op_kind>not</op_kind>
				<in_widths>1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.9516000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4893</id>
			<source_loc>4114</source_loc>
			<order>11</order>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_4_46</instance_name>
			<opcode>51</opcode>
			<label>&amp;</label>
			<op>
				<id>366</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5085000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4890</id>
			<source_loc>4109</source_loc>
			<order>12</order>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_4_47</instance_name>
			<opcode>51</opcode>
			<label>&amp;</label>
			<op>
				<id>363</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.0230000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4894</id>
			<source_loc>4115</source_loc>
			<order>13</order>
			<instance_name>st_weight_addr_gen_And_1Ux1U_1U_4_48</instance_name>
			<opcode>51</opcode>
			<label>&amp;</label>
			<op>
				<id>367</id>
				<op_kind>and</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>0.5799000000</chain_time>
			<guard>true</guard>
		</op>
		<op>
			<id>4895</id>
			<source_loc>4116</source_loc>
			<order>14</order>
			<instance_name>st_weight_addr_gen_Or_1Ux1U_1U_4_49</instance_name>
			<opcode>55</opcode>
			<label>|</label>
			<op>
				<id>368</id>
				<op_kind>or</op_kind>
				<in_widths>1 1</in_widths>
				<out_widths>1</out_widths>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.0926000000</chain_time>
			<guard>true</guard>
		</op>
		<io_op>
			<id>4896</id>
			<source_loc>4875</source_loc>
			<order>15</order>
			<sig_name>enable</sig_name>
			<label>enable:write</label>
			<datatype W="1">sc_uint</datatype>
			<output_write/>
			<op>
				<id>369</id>
				<op_kind>output</op_kind>
				<object>enable</object>
			</op>
			<cycle_id>1</cycle_id>
			<chain_time>1.1581000000</chain_time>
			<guard>true</guard>
		</io_op>
	</sched_ops>
	<cdfg>
		<path>bdr/post_sched.snapshot.bdr.28</path>
		<name>post_sched</name>
		<thread>_enable</thread>
	</cdfg>
	<timing_paths>
		<thread>_enable</thread>
		<timing_path>
			<name>_enable_1</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_enable</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5772</delay>
				<port_name>finish</port_name>
				<state>3</state>
				<source_loc>4888</source_loc>
			</path_node>
			<delay>0.5772</delay>
		</timing_path>
		<timing_path>
			<name>_enable_2</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_enable</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>enable</port_name>
				<state>3</state>
				<source_loc>3279</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_enable_3</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_enable</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>enable</port_name>
				<state>3</state>
				<source_loc>4896</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_enable_4</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_enable</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>enable</port_name>
				<state>2</state>
				<source_loc>4879</source_loc>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_enable_5</name>
			<path_kind>SchedLongNetlist</path_kind>
			<thread>_enable</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>enable</port_name>
				<state>1</state>
				<source_loc>4882</source_loc>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<timing_paths>
		<thread>_enable</thread>
		<timing_path>
			<name>_enable_1</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_enable</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.5772</delay>
				<port_name>finish</port_name>
			</path_node>
			<delay>0.5772</delay>
		</timing_path>
		<timing_path>
			<name>_enable_2</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_enable</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>enable</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_enable_3</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_enable</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>enable</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
		<timing_path>
			<name>_enable_4</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_enable</thread>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>enable</port_name>
			</path_node>
			<delay>0.0655</delay>
		</timing_path>
		<timing_path>
			<name>_enable_5</name>
			<path_kind>TrueCritical</path_kind>
			<thread>_enable</thread>
			<path_node>
				<node_kind>REG</node_kind>
				<delay>0.1140</delay>
			</path_node>
			<path_node>
				<node_kind>IO</node_kind>
				<delay>0.0655</delay>
				<port_name>enable</port_name>
			</path_node>
			<delay>0.1795</delay>
		</timing_path>
	</timing_paths>
	<reg_ops>
		<thread>_enable</thread>
		<reg_op>
			<id>4915</id>
			<source_loc>4882</source_loc>
			<name>enable</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed/>
			<instance_name>enable</instance_name>
			<op>
				<id>355</id>
				<op_kind>reg</op_kind>
				<object>enable</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
		<reg_op>
			<id>4916</id>
			<source_loc>4896</source_loc>
			<name>enable</name>
			<datatype W="1">sc_uint</datatype>
			<livein>1</livein>
			<liveout>1</liveout>
			<reg_deffed>1</reg_deffed>
			<instance_name>enable</instance_name>
			<op>
				<id>369</id>
				<op_kind>reg</op_kind>
				<object>enable</object>
			</op>
			<reg_purpose>output</reg_purpose>
		</reg_op>
	</reg_ops>
	<loop>
		<id>1</id>
		<thread>_enable</thread>
		<source_path>/usr/cadence/installs/Stratus/tools.lnx86/stratus/systemc/2.3.1/include/sysc/kernel/sc_ver.h</source_path>
		<source_line>166</source_line>
		<source_loc>2998</source_loc>
		<loop>
			<id>57</id>
			<thread>_enable</thread>
			<source_path>st_weight_addr_gen.h</source_path>
			<source_line>108</source_line>
			<source_loc>1739</source_loc>
			<start_cycle>0</start_cycle>
			<max_path>1</max_path>
			<latency>1</latency>
		</loop>
	</loop>
	<loop>
		<id>1</id>
		<thread>_enable</thread>
		<pre_loop_waits>2147483647</pre_loop_waits>
		<pipe_io_span>-2147483646</pipe_io_span>
		<loop>
			<id>57</id>
			<thread>_enable</thread>
			<pre_loop_waits>2147483647</pre_loop_waits>
			<pipe_io_span>-2147483646</pipe_io_span>
			<cycle>
				<cycle_id>1</cycle_id>
				<cyn_protocol/>
				<source_loc>1735</source_loc>
				<start_cycle>0</start_cycle>
				<latency>1</latency>
			</cycle>
		</loop>
	</loop>
	<snapshot>
		<path>bdr/sched.snapshot.bdr</path>
		<name>sched</name>
	</snapshot>
	<stable_time>
		<name>ox_cnt_max2</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>oy_cnt_max2</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>stride_y</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>stride_y</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>stride_x</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>stride_x</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>ox_cnt_max</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>oy_cnt_max</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>rstn</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>rstn</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>filter_height</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>filter_height</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>filter_width</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>filter_width</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>filter_channel</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>filter_channel</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>feature_width</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>feature_width</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>pad_left_size</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>pad_left_size</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>pad_right_size</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>pad_right_size</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>feature_height</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>feature_height</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>pad_top_size</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>pad_top_size</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>pad_bottom_size</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>pad_bottom_size</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>out_feature_channel</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>out_feature_channel</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>cnt_max</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>of_cnt_max</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>if_cnt_max</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>iy_cnt_max</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>ix_cnt_max</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>st_weight_data_valid</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>st_weight_addr_valid_6d</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>cache_en</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>run_10d</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>st_weight_addr_valid</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>run_3d</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>run</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>st_weight_addr</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>tmp_st_weight_addr</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>org_ix_pos</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>org_iy_pos</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>org_if_pos</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>org_of_pos</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>ix_pos</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>read_weight_base_addr</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>read_weight_base_addr</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>iy_pos</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>if_pos</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>of_pos</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>of_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>if_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>iy_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>ix_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>of_clear</name>
		<time> 0.808</time>
	</stable_time>
	<stable_time>
		<name>of_enable</name>
		<time> 0.763</time>
	</stable_time>
	<stable_time>
		<name>oy_clear</name>
		<time> 0.763</time>
	</stable_time>
	<stable_time>
		<name>oy_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>oy_enable</name>
		<time> 0.717</time>
	</stable_time>
	<stable_time>
		<name>ox_clear</name>
		<time> 0.717</time>
	</stable_time>
	<stable_time>
		<name>ox_cnt</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>ox_enable</name>
		<time> 0.672</time>
	</stable_time>
	<stable_time>
		<name>if_clear</name>
		<time> 0.672</time>
	</stable_time>
	<stable_time>
		<name>if_enable</name>
		<time> 0.626</time>
	</stable_time>
	<stable_time>
		<name>iy_clear</name>
		<time> 0.626</time>
	</stable_time>
	<stable_time>
		<name>iy_enable</name>
		<time> 0.581</time>
	</stable_time>
	<stable_time>
		<name>ix_clear</name>
		<time> 0.581</time>
	</stable_time>
	<stable_time>
		<name>ix_enable</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>stop</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>stop</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>enable</name>
		<time> 0.114</time>
	</stable_time>
	<stable_time>
		<name>start_rising</name>
		<time> 0.100</time>
	</stable_time>
	<input_delay>
		<name>start_rising</name>
		<time> 0.100</time>
	</input_delay>
	<stable_time>
		<name>finish</name>
		<time> 0.923</time>
	</stable_time>
	<phase_complete>sched</phase_complete>
	<phase_summary>
		<phase_complete>sched</phase_complete>
		<summary>Scheduling and allocation complete: 29 threads, 277 ops.</summary>
	</phase_summary>
</tool_log>
