; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_convolution_div_max_pool2d_with_indices_relu_sub_52(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, i32 %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 asm "mov.u32 $0, %ctaid.y;", "=r"() #1, !dbg !10
  %7 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !11
  %8 = shl i32 %7, 10, !dbg !12
  %9 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !13
  %10 = shl i32 %9, 2, !dbg !13
  %11 = and i32 %10, 508, !dbg !13
  %12 = or disjoint i32 %11, 1, !dbg !13
  %13 = or disjoint i32 %11, 2, !dbg !13
  %14 = or disjoint i32 %11, 3, !dbg !13
  %15 = or disjoint i32 %11, 513, !dbg !13
  %16 = or disjoint i32 %11, 514, !dbg !13
  %17 = or disjoint i32 %11, 515, !dbg !13
  %18 = or disjoint i32 %8, %11, !dbg !14
  %19 = or disjoint i32 %8, %12, !dbg !14
  %20 = or disjoint i32 %8, %13, !dbg !14
  %21 = or disjoint i32 %8, %14, !dbg !14
  %22 = or disjoint i32 %18, 512, !dbg !14
  %23 = or disjoint i32 %8, %15, !dbg !14
  %24 = or disjoint i32 %8, %16, !dbg !14
  %25 = or disjoint i32 %8, %17, !dbg !14
  %26 = icmp slt i32 %18, 1024, !dbg !15
  %27 = icmp slt i32 %22, 1024, !dbg !15
  %.frozen = freeze i32 %6, !dbg !16
  %28 = sdiv i32 %.frozen, 512, !dbg !16
  %29 = mul i32 %28, 512, !dbg !17
  %.decomposed = sub i32 %.frozen, %29, !dbg !17
  %30 = shl i32 %18, 9, !dbg !18
  %31 = shl i32 %19, 9, !dbg !18
  %32 = shl i32 %20, 9, !dbg !18
  %33 = shl i32 %21, 9, !dbg !18
  %34 = shl i32 %22, 9, !dbg !18
  %35 = shl i32 %23, 9, !dbg !18
  %36 = shl i32 %24, 9, !dbg !18
  %37 = shl i32 %25, 9, !dbg !18
  %38 = shl i32 %28, 19, !dbg !19
  %39 = add i32 %38, %.decomposed, !dbg !20
  %40 = add i32 %39, %30, !dbg !21
  %41 = add i32 %39, %31, !dbg !21
  %42 = add i32 %39, %32, !dbg !21
  %43 = add i32 %39, %33, !dbg !21
  %44 = add i32 %39, %34, !dbg !21
  %45 = add i32 %39, %35, !dbg !21
  %46 = add i32 %39, %36, !dbg !21
  %47 = add i32 %39, %37, !dbg !21
  %48 = sext i32 %40 to i64, !dbg !22
  %49 = getelementptr float, ptr addrspace(1) %0, i64 %48, !dbg !22
  %50 = sext i32 %41 to i64, !dbg !22
  %51 = getelementptr float, ptr addrspace(1) %0, i64 %50, !dbg !22
  %52 = sext i32 %42 to i64, !dbg !22
  %53 = getelementptr float, ptr addrspace(1) %0, i64 %52, !dbg !22
  %54 = sext i32 %43 to i64, !dbg !22
  %55 = getelementptr float, ptr addrspace(1) %0, i64 %54, !dbg !22
  %56 = sext i32 %44 to i64, !dbg !22
  %57 = getelementptr float, ptr addrspace(1) %0, i64 %56, !dbg !22
  %58 = sext i32 %45 to i64, !dbg !22
  %59 = getelementptr float, ptr addrspace(1) %0, i64 %58, !dbg !22
  %60 = sext i32 %46 to i64, !dbg !22
  %61 = getelementptr float, ptr addrspace(1) %0, i64 %60, !dbg !22
  %62 = sext i32 %47 to i64, !dbg !22
  %63 = getelementptr float, ptr addrspace(1) %0, i64 %62, !dbg !22
  %64 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %49, i1 %26) #1, !dbg !23
  %65 = bitcast i32 %64 to float, !dbg !23
  %66 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %51, i1 %26) #1, !dbg !23
  %67 = bitcast i32 %66 to float, !dbg !23
  %68 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %53, i1 %26) #1, !dbg !23
  %69 = bitcast i32 %68 to float, !dbg !23
  %70 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %55, i1 %26) #1, !dbg !23
  %71 = bitcast i32 %70 to float, !dbg !23
  %72 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %57, i1 %27) #1, !dbg !23
  %73 = bitcast i32 %72 to float, !dbg !23
  %74 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %59, i1 %27) #1, !dbg !23
  %75 = bitcast i32 %74 to float, !dbg !23
  %76 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %61, i1 %27) #1, !dbg !23
  %77 = bitcast i32 %76 to float, !dbg !23
  %78 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %63, i1 %27) #1, !dbg !23
  %79 = bitcast i32 %78 to float, !dbg !23
  %80 = sext i32 %.decomposed to i64, !dbg !24
  %81 = getelementptr float, ptr addrspace(1) %1, i64 %80, !dbg !24
  %82 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %81, i1 true) #1, !dbg !25
  %83 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %81, i1 true) #1, !dbg !25
  %84 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %81, i1 true) #1, !dbg !25
  %85 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];", "=r,l,b"(ptr addrspace(1) %81, i1 true) #1, !dbg !25
  %86 = bitcast i32 %85 to float, !dbg !25
  %87 = fadd float %65, %86, !dbg !26
  %88 = fadd float %67, %86, !dbg !26
  %89 = fadd float %69, %86, !dbg !26
  %90 = fadd float %71, %86, !dbg !26
  %91 = fadd float %73, %86, !dbg !26
  %92 = fadd float %75, %86, !dbg !26
  %93 = fadd float %77, %86, !dbg !26
  %94 = fadd float %79, %86, !dbg !26
  %95 = shl i32 %6, 10, !dbg !27
  %96 = add i32 %18, %95, !dbg !28
  %97 = add i32 %95, %22, !dbg !28
  %98 = sext i32 %96 to i64, !dbg !29
  %99 = getelementptr float, ptr addrspace(1) %2, i64 %98, !dbg !29
  %100 = sext i32 %97 to i64, !dbg !29
  %101 = getelementptr float, ptr addrspace(1) %2, i64 %100, !dbg !29
  %102 = bitcast float %87 to i32, !dbg !30
  %103 = bitcast float %88 to i32, !dbg !30
  %104 = bitcast float %89 to i32, !dbg !30
  %105 = bitcast float %90 to i32, !dbg !30
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %102, i32 %103, i32 %104, i32 %105, ptr addrspace(1) %99, i1 %26) #1, !dbg !30
  %106 = bitcast float %91 to i32, !dbg !30
  %107 = bitcast float %92 to i32, !dbg !30
  %108 = bitcast float %93 to i32, !dbg !30
  %109 = bitcast float %94 to i32, !dbg !30
  tail call void asm sideeffect "@$5 st.global.v4.b32 [ $4 + 0 ], { $0, $1, $2, $3 };", "r,r,r,r,l,b"(i32 %106, i32 %107, i32 %108, i32 %109, ptr addrspace(1) %101, i1 %27) #1, !dbg !30
  ret void, !dbg !31
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "cpurrsc5vq4nye5jwox3u7t6jxacoj2yeqkdwkkzgv3uqttiy6ll.py", directory: "inductor_cache/pu")
!4 = !{ptr @triton_poi_fused_convolution_div_max_pool2d_with_indices_relu_sub_52, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_convolution_div_max_pool2d_with_indices_relu_sub_52, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_convolution_div_max_pool2d_with_indices_relu_sub_52", linkageName: "triton_poi_fused_convolution_div_max_pool2d_with_indices_relu_sub_52", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 22, column: 28, scope: !7)
!11 = !DILocation(line: 25, column: 28, scope: !7)
!12 = !DILocation(line: 25, column: 33, scope: !7)
!13 = !DILocation(line: 26, column: 44, scope: !7)
!14 = !DILocation(line: 26, column: 23, scope: !7)
!15 = !DILocation(line: 27, column: 21, scope: !7)
!16 = !DILocation(line: 30, column: 19, scope: !7)
!17 = !DILocation(line: 29, column: 19, scope: !7)
!18 = !DILocation(line: 32, column: 39, scope: !7)
!19 = !DILocation(line: 32, column: 51, scope: !7)
!20 = !DILocation(line: 32, column: 35, scope: !7)
!21 = !DILocation(line: 32, column: 44, scope: !7)
!22 = !DILocation(line: 32, column: 30, scope: !7)
!23 = !DILocation(line: 32, column: 56, scope: !7)
!24 = !DILocation(line: 33, column: 30, scope: !7)
!25 = !DILocation(line: 33, column: 35, scope: !7)
!26 = !DILocation(line: 34, column: 18, scope: !7)
!27 = !DILocation(line: 35, column: 35, scope: !7)
!28 = !DILocation(line: 35, column: 30, scope: !7)
!29 = !DILocation(line: 35, column: 25, scope: !7)
!30 = !DILocation(line: 35, column: 46, scope: !7)
!31 = !DILocation(line: 35, column: 4, scope: !7)
