// Seed: 1472688173
module module_0 (
    output wor id_0,
    output wire id_1,
    input supply0 id_2
);
  wire id_4;
  module_2 modCall_1 (id_2);
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input supply0 id_2,
    input wor id_3,
    input wand id_4,
    input wor id_5
);
  id_7(
      .id_0(1), .id_1(id_5), .id_2()
  );
  module_0 modCall_1 (
      id_0,
      id_0,
      id_5
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input uwire id_0
);
  module_3 modCall_1 ();
  assign module_0.id_2 = 0;
endmodule
module module_3 ();
  wire id_1;
  assign id_1 = 1'b0;
  assign id_1 = 1'h0;
  assign id_1 = 1;
  timeunit 1ps / 1ps;
  final disable id_2;
  wire id_4;
endmodule
