m255
cModel Technology
dC:\Modeltech_5.7f\examples
vadder
ISNekllGP^IIQbSLjZ]`Km0
VhNiXJlYc[jb4RQDTAA5JU0
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707329922
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/MIPS_SCP.v
Fdatapath.v
Fadder.v
L2 3
OE;L;5.7f;17
r1
31
o-work work
vadder_tb
IP>I51m73@OTionz[o2]k<3
VC7G]E4;7^FE4gmR=<R2g53
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707334874
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/adder_tb.v
L0 3
OE;L;5.7f;17
r1
31
o-work work
valu32
INCL7Eg8ed7MGm8Th`OCXT0
VBRiODn[31RXHbJ_;X6=E]0
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707329922
Fdatapath.v
Falu32.v
L1 3
OE;L;5.7f;17
r1
31
o-work work
vControlunit
ID3[i[k04L4hW^1MAz7o060
Veh@2PGc7AVWZQVchkY:j=0
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707329922
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/MIPS_SCP.v
Fcontrol.v
L1 3
OE;L;5.7f;17
r1
31
o-work work
n@controlunit
vDatapath
I@Wi_]_[ha8^3Do9=jONPW3
V2kkB4lNK?Uog2M]8o;2Ai1
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707329922
Fdatapath.v
L0 12
OE;L;5.7f;17
r1
31
o-work work
n@datapath
vdecoder4
ISiigmY_<hN?i2PcH@=4KU2
V`]leA:_8cO3lg]6b6_`OU1
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707329922
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/decoder4.v
L0 3
OE;L;5.7f;17
r1
31
o-work work
vFA
IXhYWO?7kfin1=a[9a3EFV3
V3fK7=3^zzlV6;hC9HJm4H1
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707329922
Fadder.v
L0 20
OE;L;5.7f;17
r1
31
o-work work
n@f@a
vflopr_param
IP1`]ENM9lM_l39=[PDWF[2
VHN[KXDFU6OkLgF?K4Mmh>1
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707329922
Fdatapath.v
Fflopr_param.v
L1 3
OE;L;5.7f;17
r1
31
o-work work
vMIPS_SCP
I4@`?Z9d>FZNN`gz_TfGf12
VXnEM1^dTeQ6K?Ug6V?P@A2
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707329922
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/MIPS_SCP.v
L0 9
OE;L;5.7f;17
r1
31
o-work work
n@m@i@p@s_@s@c@p
vMIPS_SCP_tb
I?zmJAPMfjSIJljnN[K[?i1
V=deZMnDaOnPXdIRM32R9o1
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707357586
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/MIPS_SCP_tb.v
L0 3
OE;L;5.7f;17
r1
31
o-work work
n@m@i@p@s_@s@c@p_tb
vmux2
I4ND@9WY3UDN`allOfnTGC2
Vm[M^AL:[8b][OEhk:h>fV0
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707329922
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/mux2.v
L0 3
OE;L;5.7f;17
r1
31
o-work work
vmux4
Ie;WMUAJzAo9Y1E`l50=PP0
VUk8DHVYKg`ceZiD6BJ?aO2
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707329922
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/mux4.v
L0 3
OE;L;5.7f;17
r1
31
o-work work
vram
IiY=g0[S4`3co3<2J3`Pj:3
VD9:joCM?o9@2LmHn5mzGX0
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707329922
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/ram.v
L0 3
OE;L;5.7f;17
r1
31
o-work work
vregisterfile32
I?WXCC1=mmFiYkoTCReL922
V20i06;A2iNS82`h:8Wi0J1
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707329922
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/regfile32.v
L0 3
OE;L;5.7f;17
r1
31
o-work work
vregisterfile32_tb
I3JM>bDRJVefnmNRnMJIOQ0
VhSDlM8^:;4d;ONU][2d`30
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707335946
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/regfile32_tb.v
L0 3
OE;L;5.7f;17
r1
31
o-work work
vrom
Ig>;m2WGJlJQ:Y>UlCOVDB2
V_kQR9m@T1hTgA2N8mN:0n3
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707779871
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/rom.v
L0 3
OE;L;5.7f;17
r1
31
o-work work
vsignext
ICFff0NB=hzo?^<fO7@5`60
VzXjEl4X;;[WhS@=1HjFT41
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707343989
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/signext.v
L0 3
OE;L;5.7f;17
r1
31
o-work work
vsignext_tb
I[E>ZU^o5CafYJnfW_H05n2
VBXNPRB5:LzG]HIeM4]PfY1
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707342923
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/signext_tb.v
L0 3
OE;L;5.7f;17
r1
31
o-work work
vslt2
IPR?Hlc_d<48NoYWDJT`;B2
V:cz68I<3Wd3kEii<m7T1l0
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707329922
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/sl2.v
L0 3
OE;L;5.7f;17
r1
31
o-work work
vslt2_tb
I_YARfekcFJ52dCg?izklE1
V<h;;4LO4?=lU7jHGEoWSJ3
dC:\Users\user\Desktop\Computer organization\RISC_Processor\HDL_Implementation\MIPS_1_Single_Cycle_Implementation
w1707344075
FC:/Users/user/Desktop/Computer organization/RISC_Processor/HDL_Implementation/MIPS_1_Single_Cycle_Implementation/sl2_tb.v
L0 3
OE;L;5.7f;17
r1
31
o-work work
