
*** Running vivado
    with args -log EX.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source EX.tcl


****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Wed May 21 22:58:25 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Sat Dec  6 22:46:28 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source EX.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/voidknight/RISCV/synth_1/IFU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/voidknight/RISCV/synth_1/IFU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top EX -part xc7a35tcpg236-2L -directive PerformanceOptimized -fsm_extraction one_hot -keep_equivalent_registers -resource_sharing off -no_lc -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 18878
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2097.258 ; gain = 439.828 ; free physical = 3659 ; free virtual = 13708
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'EX' [/home/voidknight/RISCV/RISCV.srcs/sources_1/new/EX.sv:5]
INFO: [Synth 8-6157] synthesizing module 'alu' [/home/voidknight/RISCV/RISCV.srcs/sources_1/new/alu.sv:2]
INFO: [Synth 8-155] case statement is not full and has no default [/home/voidknight/RISCV/RISCV.srcs/sources_1/new/alu.sv:18]
INFO: [Synth 8-6155] done synthesizing module 'alu' (0#1) [/home/voidknight/RISCV/RISCV.srcs/sources_1/new/alu.sv:2]
WARNING: [Synth 8-7071] port 'result' of module 'alu' is unconnected for instance 'ALU' [/home/voidknight/RISCV/RISCV.srcs/sources_1/new/EX.sv:92]
WARNING: [Synth 8-7023] instance 'ALU' of module 'alu' has 8 connections declared, but only 7 given [/home/voidknight/RISCV/RISCV.srcs/sources_1/new/EX.sv:92]
INFO: [Synth 8-6157] synthesizing module 'branch_alu' [/home/voidknight/RISCV/RISCV.srcs/sources_1/new/branch_alu.sv:11]
INFO: [Synth 8-155] case statement is not full and has no default [/home/voidknight/RISCV/RISCV.srcs/sources_1/new/branch_alu.sv:43]
INFO: [Synth 8-6155] done synthesizing module 'branch_alu' (0#1) [/home/voidknight/RISCV/RISCV.srcs/sources_1/new/branch_alu.sv:11]
WARNING: [Synth 8-324] index 4 out of range [/home/voidknight/RISCV/RISCV.srcs/sources_1/new/EX.sv:112]
ERROR: [Synth 8-524] part-select [6:5] out of range of prefix 'branch_mode' [/home/voidknight/RISCV/RISCV.srcs/sources_1/new/EX.sv:114]
ERROR: [Synth 8-6156] failed synthesizing module 'EX' [/home/voidknight/RISCV/RISCV.srcs/sources_1/new/EX.sv:5]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2173.195 ; gain = 515.766 ; free physical = 3595 ; free virtual = 13642
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
15 Infos, 3 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sat Dec  6 22:46:40 2025...
