{
	"author": ["Keni Qiu", "Qing'an Li", "Chun Jason Xue"],
	"booktitle": "DAC",
	"crossref": "conf/dac/2014",
	"dblpkey": "conf/dac/QiuLX14",
	"doi": "10.1145/2593069.2593244",
	"ee": "http://doi.acm.org/10.1145/2593069.2593244",
	"pages": "106:1-106:6",
	"publisher": "ACM",
	"stemmed": ["write", "mode", "awar", "loop", "tile", "for", "high", "perform", "low", "power", "volatil", "pcm"],
	"tag": ["performance", "power management"],
	"title": "Write Mode Aware Loop Tiling for High Performance Low Power Volatile PCM",
	"type": "inproceedings",
	"venue": "DAC",
	"year": 2014
}