; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=riscv32 -mattr=+v,+zfh,+zvfh,+m \
; RUN:     -regalloc=fast -verify-machineinstrs < %s | FileCheck %s

; This test previously crashed with an error "ran out of registers during register allocation"

declare void @llvm.riscv.vsseg2.mask.triscv_m4x2_i8_i8_5_2t(target("riscv_m4x2", i8, i8, 5, 2), ptr, <vscale x 16 x i1>, i32, i32)

define void @test_vsseg2_mask_nxv16i16(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i1> %mask, i32 %vl) {
; CHECK-LABEL: test_vsseg2_mask_nxv16i16:
; CHECK:       # %bb.0: # %entry
; CHECK-NEXT:    vsetvli zero, a1, e16, m4, ta, ma
; CHECK-NEXT:    vsseg2e16.v v8, (a0), v0.t
; CHECK-NEXT:    ret
entry:
  tail call void @llvm.riscv.vsseg2.mask.triscv_m4x2_i8_i8_5_2t(target("riscv_m4x2", i8, i8, 5, 2) %val, ptr %base, <vscale x 16 x i1> %mask, i32 %vl, i32 4)
  ret void
}
