
project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d8f0  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00003b5c  0800daa0  0800daa0  0000eaa0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080115fc  080115fc  00013234  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080115fc  080115fc  000125fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011604  08011604  00013234  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011604  08011604  00012604  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011608  08011608  00012608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000234  20000000  0801160c  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00013234  2**0
                  CONTENTS
 10 .bss          00000704  20000234  20000234  00013234  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000938  20000938  00013234  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00013234  2**0
                  CONTENTS, READONLY
 13 .debug_info   000220aa  00000000  00000000  00013264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000510b  00000000  00000000  0003530e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f18  00000000  00000000  0003a420  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000017e6  00000000  00000000  0003c338  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002c3d1  00000000  00000000  0003db1e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000282a3  00000000  00000000  00069eef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fe0b8  00000000  00000000  00092192  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0019024a  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000093bc  00000000  00000000  00190290  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000049  00000000  00000000  0019964c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000234 	.word	0x20000234
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0800da88 	.word	0x0800da88

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000238 	.word	0x20000238
 80001ec:	0800da88 	.word	0x0800da88

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b988 	b.w	8000ef0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	468e      	mov	lr, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	4688      	mov	r8, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d962      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 f806 	lsl.w	r8, r1, r6
 8000c1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	ea43 0808 	orr.w	r8, r3, r8
 8000c26:	40b4      	lsls	r4, r6
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	f080 80ea 	bcs.w	8000e24 <__udivmoddi4+0x22c>
 8000c50:	429a      	cmp	r2, r3
 8000c52:	f240 80e7 	bls.w	8000e24 <__udivmoddi4+0x22c>
 8000c56:	3902      	subs	r1, #2
 8000c58:	443b      	add	r3, r7
 8000c5a:	1a9a      	subs	r2, r3, r2
 8000c5c:	b2a3      	uxth	r3, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6e:	459c      	cmp	ip, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c78:	f080 80d6 	bcs.w	8000e28 <__udivmoddi4+0x230>
 8000c7c:	459c      	cmp	ip, r3
 8000c7e:	f240 80d3 	bls.w	8000e28 <__udivmoddi4+0x230>
 8000c82:	443b      	add	r3, r7
 8000c84:	3802      	subs	r0, #2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba3 030c 	sub.w	r3, r3, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f3      	lsrs	r3, r6
 8000c94:	2200      	movs	r2, #0
 8000c96:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d146      	bne.n	8000d44 <__udivmoddi4+0x14c>
 8000cb6:	4573      	cmp	r3, lr
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xc8>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 8105 	bhi.w	8000eca <__udivmoddi4+0x2d2>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	4690      	mov	r8, r2
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e5      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd2:	e7e2      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f000 8090 	beq.w	8000dfa <__udivmoddi4+0x202>
 8000cda:	fab2 f682 	clz	r6, r2
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	f040 80a4 	bne.w	8000e2c <__udivmoddi4+0x234>
 8000ce4:	1a8a      	subs	r2, r1, r2
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	b2bc      	uxth	r4, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cf6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x11e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x11c>
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f200 80e0 	bhi.w	8000ed4 <__udivmoddi4+0x2dc>
 8000d14:	46c4      	mov	ip, r8
 8000d16:	1a9b      	subs	r3, r3, r2
 8000d18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d24:	fb02 f404 	mul.w	r4, r2, r4
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x144>
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x142>
 8000d34:	429c      	cmp	r4, r3
 8000d36:	f200 80ca 	bhi.w	8000ece <__udivmoddi4+0x2d6>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d42:	e7a5      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d44:	f1c1 0620 	rsb	r6, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	fa0e f401 	lsl.w	r4, lr, r1
 8000d54:	fa20 f306 	lsr.w	r3, r0, r6
 8000d58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	fa1f fc87 	uxth.w	ip, r7
 8000d6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x1a0>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d8a:	f080 809c 	bcs.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f240 8099 	bls.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d94:	3802      	subs	r0, #2
 8000d96:	443c      	add	r4, r7
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	fa1f fe83 	uxth.w	lr, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db0:	45a4      	cmp	ip, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1ce>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dba:	f080 8082 	bcs.w	8000ec2 <__udivmoddi4+0x2ca>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d97f      	bls.n	8000ec2 <__udivmoddi4+0x2ca>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	443c      	add	r4, r7
 8000dc6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dca:	eba4 040c 	sub.w	r4, r4, ip
 8000dce:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	4673      	mov	r3, lr
 8000dd6:	46e1      	mov	r9, ip
 8000dd8:	d362      	bcc.n	8000ea0 <__udivmoddi4+0x2a8>
 8000dda:	d05f      	beq.n	8000e9c <__udivmoddi4+0x2a4>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x1fe>
 8000dde:	ebb8 0203 	subs.w	r2, r8, r3
 8000de2:	eb64 0409 	sbc.w	r4, r4, r9
 8000de6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dea:	fa22 f301 	lsr.w	r3, r2, r1
 8000dee:	431e      	orrs	r6, r3
 8000df0:	40cc      	lsrs	r4, r1
 8000df2:	e9c5 6400 	strd	r6, r4, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	e74f      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000dfa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dfe:	0c01      	lsrs	r1, r0, #16
 8000e00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e04:	b280      	uxth	r0, r0
 8000e06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	463c      	mov	r4, r7
 8000e10:	46b8      	mov	r8, r7
 8000e12:	46be      	mov	lr, r7
 8000e14:	2620      	movs	r6, #32
 8000e16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1a:	eba2 0208 	sub.w	r2, r2, r8
 8000e1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e22:	e766      	b.n	8000cf2 <__udivmoddi4+0xfa>
 8000e24:	4601      	mov	r1, r0
 8000e26:	e718      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e72c      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000e2c:	f1c6 0220 	rsb	r2, r6, #32
 8000e30:	fa2e f302 	lsr.w	r3, lr, r2
 8000e34:	40b7      	lsls	r7, r6
 8000e36:	40b1      	lsls	r1, r6
 8000e38:	fa20 f202 	lsr.w	r2, r0, r2
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e46:	b2bc      	uxth	r4, r7
 8000e48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb08 f904 	mul.w	r9, r8, r4
 8000e56:	40b0      	lsls	r0, r6
 8000e58:	4589      	cmp	r9, r1
 8000e5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	d93e      	bls.n	8000ee0 <__udivmoddi4+0x2e8>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e68:	d201      	bcs.n	8000e6e <__udivmoddi4+0x276>
 8000e6a:	4589      	cmp	r9, r1
 8000e6c:	d81f      	bhi.n	8000eae <__udivmoddi4+0x2b6>
 8000e6e:	eba1 0109 	sub.w	r1, r1, r9
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fb09 f804 	mul.w	r8, r9, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	b292      	uxth	r2, r2
 8000e80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d229      	bcs.n	8000edc <__udivmoddi4+0x2e4>
 8000e88:	18ba      	adds	r2, r7, r2
 8000e8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e8e:	d2c4      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e90:	4542      	cmp	r2, r8
 8000e92:	d2c2      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e94:	f1a9 0102 	sub.w	r1, r9, #2
 8000e98:	443a      	add	r2, r7
 8000e9a:	e7be      	b.n	8000e1a <__udivmoddi4+0x222>
 8000e9c:	45f0      	cmp	r8, lr
 8000e9e:	d29d      	bcs.n	8000ddc <__udivmoddi4+0x1e4>
 8000ea0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	46e1      	mov	r9, ip
 8000eac:	e796      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000eae:	eba7 0909 	sub.w	r9, r7, r9
 8000eb2:	4449      	add	r1, r9
 8000eb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebc:	fb09 f804 	mul.w	r8, r9, r4
 8000ec0:	e7db      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ec2:	4673      	mov	r3, lr
 8000ec4:	e77f      	b.n	8000dc6 <__udivmoddi4+0x1ce>
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	e766      	b.n	8000d98 <__udivmoddi4+0x1a0>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e6fd      	b.n	8000cca <__udivmoddi4+0xd2>
 8000ece:	443b      	add	r3, r7
 8000ed0:	3a02      	subs	r2, #2
 8000ed2:	e733      	b.n	8000d3c <__udivmoddi4+0x144>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	443b      	add	r3, r7
 8000eda:	e71c      	b.n	8000d16 <__udivmoddi4+0x11e>
 8000edc:	4649      	mov	r1, r9
 8000ede:	e79c      	b.n	8000e1a <__udivmoddi4+0x222>
 8000ee0:	eba1 0109 	sub.w	r1, r1, r9
 8000ee4:	46c4      	mov	ip, r8
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	e7c4      	b.n	8000e7a <__udivmoddi4+0x282>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <ADC_GetRawValue>:

#include "adc_drv.h"

extern ADC_HandleTypeDef hadc1;

uint32_t ADC_GetRawValue() {
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0
	uint32_t sum = 0;
 8000efa:	2300      	movs	r3, #0
 8000efc:	60fb      	str	r3, [r7, #12]
	const uint8_t samples = 16;
 8000efe:	2310      	movs	r3, #16
 8000f00:	71fb      	strb	r3, [r7, #7]

	for (int i = 0; i < samples; i++) {
 8000f02:	2300      	movs	r3, #0
 8000f04:	60bb      	str	r3, [r7, #8]
 8000f06:	e016      	b.n	8000f36 <ADC_GetRawValue+0x42>
		HAL_ADC_Start(&hadc1);
 8000f08:	4811      	ldr	r0, [pc, #68]	@ (8000f50 <ADC_GetRawValue+0x5c>)
 8000f0a:	f004 fde1 	bl	8005ad0 <HAL_ADC_Start>
		if (HAL_ADC_PollForConversion(&hadc1, 10) == HAL_OK) {
 8000f0e:	210a      	movs	r1, #10
 8000f10:	480f      	ldr	r0, [pc, #60]	@ (8000f50 <ADC_GetRawValue+0x5c>)
 8000f12:	f004 fee2 	bl	8005cda <HAL_ADC_PollForConversion>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d106      	bne.n	8000f2a <ADC_GetRawValue+0x36>
			sum += HAL_ADC_GetValue(&hadc1);
 8000f1c:	480c      	ldr	r0, [pc, #48]	@ (8000f50 <ADC_GetRawValue+0x5c>)
 8000f1e:	f004 ff67 	bl	8005df0 <HAL_ADC_GetValue>
 8000f22:	4602      	mov	r2, r0
 8000f24:	68fb      	ldr	r3, [r7, #12]
 8000f26:	4413      	add	r3, r2
 8000f28:	60fb      	str	r3, [r7, #12]
		}
		HAL_ADC_Stop(&hadc1);
 8000f2a:	4809      	ldr	r0, [pc, #36]	@ (8000f50 <ADC_GetRawValue+0x5c>)
 8000f2c:	f004 fea2 	bl	8005c74 <HAL_ADC_Stop>
	for (int i = 0; i < samples; i++) {
 8000f30:	68bb      	ldr	r3, [r7, #8]
 8000f32:	3301      	adds	r3, #1
 8000f34:	60bb      	str	r3, [r7, #8]
 8000f36:	79fb      	ldrb	r3, [r7, #7]
 8000f38:	68ba      	ldr	r2, [r7, #8]
 8000f3a:	429a      	cmp	r2, r3
 8000f3c:	dbe4      	blt.n	8000f08 <ADC_GetRawValue+0x14>
	}

	return sum / samples;
 8000f3e:	79fb      	ldrb	r3, [r7, #7]
 8000f40:	68fa      	ldr	r2, [r7, #12]
 8000f42:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8000f46:	4618      	mov	r0, r3
 8000f48:	3710      	adds	r7, #16
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	20000270 	.word	0x20000270

08000f54 <ADC_GetPercentage>:
float ADC_GetVoltage(float vref) {
	uint32_t raw = ADC_GetRawValue(&hadc1);
	return (float) raw * vref / ADC_MAX_VALUE;
}

uint8_t ADC_GetPercentage() {
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b082      	sub	sp, #8
 8000f58:	af00      	add	r7, sp, #0
	uint32_t raw = ADC_GetRawValue(&hadc1);
 8000f5a:	480a      	ldr	r0, [pc, #40]	@ (8000f84 <ADC_GetPercentage+0x30>)
 8000f5c:	f7ff ffca 	bl	8000ef4 <ADC_GetRawValue>
 8000f60:	6078      	str	r0, [r7, #4]
	return (uint8_t) ((raw * 100) / (uint32_t) ADC_MAX_VALUE);
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	2264      	movs	r2, #100	@ 0x64
 8000f66:	fb03 f202 	mul.w	r2, r3, r2
 8000f6a:	4b07      	ldr	r3, [pc, #28]	@ (8000f88 <ADC_GetPercentage+0x34>)
 8000f6c:	fba3 1302 	umull	r1, r3, r3, r2
 8000f70:	1ad2      	subs	r2, r2, r3
 8000f72:	0852      	lsrs	r2, r2, #1
 8000f74:	4413      	add	r3, r2
 8000f76:	0adb      	lsrs	r3, r3, #11
 8000f78:	b2db      	uxtb	r3, r3
}
 8000f7a:	4618      	mov	r0, r3
 8000f7c:	3708      	adds	r7, #8
 8000f7e:	46bd      	mov	sp, r7
 8000f80:	bd80      	pop	{r7, pc}
 8000f82:	bf00      	nop
 8000f84:	20000270 	.word	0x20000270
 8000f88:	00100101 	.word	0x00100101

08000f8c <Video_Init>:
extern RNG_HandleTypeDef hrng;

uint32_t current_buffer = LCD_FOREGROUND_LAYER;
volatile uint8_t LTDC_ReadyToSwap = 0;

void Video_Init() {
 8000f8c:	b580      	push	{r7, lr}
 8000f8e:	af00      	add	r7, sp, #0
	BSP_LCD_Init();
 8000f90:	f003 f962 	bl	8004258 <BSP_LCD_Init>

	BSP_LCD_LayerDefaultInit(LCD_BACKGROUND_LAYER, LCD_FRAME_BUFFER);
 8000f94:	f04f 4150 	mov.w	r1, #3489660928	@ 0xd0000000
 8000f98:	2000      	movs	r0, #0
 8000f9a:	f003 f9df 	bl	800435c <BSP_LCD_LayerDefaultInit>
	BSP_LCD_LayerDefaultInit(LCD_FOREGROUND_LAYER,
 8000f9e:	4911      	ldr	r1, [pc, #68]	@ (8000fe4 <Video_Init+0x58>)
 8000fa0:	2001      	movs	r0, #1
 8000fa2:	f003 f9db 	bl	800435c <BSP_LCD_LayerDefaultInit>
			LCD_FRAME_BUFFER + (240 * 320 * 4));

	BSP_LCD_SelectLayer(LCD_BACKGROUND_LAYER);
 8000fa6:	2000      	movs	r0, #0
 8000fa8:	f003 fa3c 	bl	8004424 <BSP_LCD_SelectLayer>
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000fac:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000fb0:	f003 fad2 	bl	8004558 <BSP_LCD_Clear>
	BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER);
 8000fb4:	2001      	movs	r0, #1
 8000fb6:	f003 fa35 	bl	8004424 <BSP_LCD_SelectLayer>
	BSP_LCD_Clear(LCD_COLOR_BLACK);
 8000fba:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 8000fbe:	f003 facb 	bl	8004558 <BSP_LCD_Clear>

	BSP_LCD_SetLayerVisible(LCD_BACKGROUND_LAYER, ENABLE);
 8000fc2:	2101      	movs	r1, #1
 8000fc4:	2000      	movs	r0, #0
 8000fc6:	f003 fa3d 	bl	8004444 <BSP_LCD_SetLayerVisible>
	BSP_LCD_SetLayerVisible(LCD_FOREGROUND_LAYER, DISABLE);
 8000fca:	2100      	movs	r1, #0
 8000fcc:	2001      	movs	r0, #1
 8000fce:	f003 fa39 	bl	8004444 <BSP_LCD_SetLayerVisible>

	BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER);
 8000fd2:	2001      	movs	r0, #1
 8000fd4:	f003 fa26 	bl	8004424 <BSP_LCD_SelectLayer>
	current_buffer = LCD_BACKGROUND_LAYER;
 8000fd8:	4b03      	ldr	r3, [pc, #12]	@ (8000fe8 <Video_Init+0x5c>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	601a      	str	r2, [r3, #0]
}
 8000fde:	bf00      	nop
 8000fe0:	bd80      	pop	{r7, pc}
 8000fe2:	bf00      	nop
 8000fe4:	d004b000 	.word	0xd004b000
 8000fe8:	20000000 	.word	0x20000000

08000fec <SwapBuffers>:

void SwapBuffers() {
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b082      	sub	sp, #8
 8000ff0:	af00      	add	r7, sp, #0
	HAL_DMA2D_PollForTransfer(&hdma2d, 100);
 8000ff2:	2164      	movs	r1, #100	@ 0x64
 8000ff4:	4820      	ldr	r0, [pc, #128]	@ (8001078 <SwapBuffers+0x8c>)
 8000ff6:	f005 fd45 	bl	8006a84 <HAL_DMA2D_PollForTransfer>
	HAL_LTDC_ProgramLineEvent(&hltdc, 0);
 8000ffa:	2100      	movs	r1, #0
 8000ffc:	481f      	ldr	r0, [pc, #124]	@ (800107c <SwapBuffers+0x90>)
 8000ffe:	f006 fdd7 	bl	8007bb0 <HAL_LTDC_ProgramLineEvent>

	uint32_t timeout = 100000;
 8001002:	4b1f      	ldr	r3, [pc, #124]	@ (8001080 <SwapBuffers+0x94>)
 8001004:	607b      	str	r3, [r7, #4]
	while (LTDC_ReadyToSwap == 0 && timeout > 0) timeout--;
 8001006:	e002      	b.n	800100e <SwapBuffers+0x22>
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	3b01      	subs	r3, #1
 800100c:	607b      	str	r3, [r7, #4]
 800100e:	4b1d      	ldr	r3, [pc, #116]	@ (8001084 <SwapBuffers+0x98>)
 8001010:	781b      	ldrb	r3, [r3, #0]
 8001012:	b2db      	uxtb	r3, r3
 8001014:	2b00      	cmp	r3, #0
 8001016:	d102      	bne.n	800101e <SwapBuffers+0x32>
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2b00      	cmp	r3, #0
 800101c:	d1f4      	bne.n	8001008 <SwapBuffers+0x1c>
	LTDC_ReadyToSwap = 0;
 800101e:	4b19      	ldr	r3, [pc, #100]	@ (8001084 <SwapBuffers+0x98>)
 8001020:	2200      	movs	r2, #0
 8001022:	701a      	strb	r2, [r3, #0]

	if (current_buffer == LCD_FOREGROUND_LAYER) {
 8001024:	4b18      	ldr	r3, [pc, #96]	@ (8001088 <SwapBuffers+0x9c>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	2b01      	cmp	r3, #1
 800102a:	d10e      	bne.n	800104a <SwapBuffers+0x5e>
		BSP_LCD_SetLayerVisible(LCD_BACKGROUND_LAYER, ENABLE);
 800102c:	2101      	movs	r1, #1
 800102e:	2000      	movs	r0, #0
 8001030:	f003 fa08 	bl	8004444 <BSP_LCD_SetLayerVisible>
		BSP_LCD_SetLayerVisible(LCD_FOREGROUND_LAYER, DISABLE);
 8001034:	2100      	movs	r1, #0
 8001036:	2001      	movs	r0, #1
 8001038:	f003 fa04 	bl	8004444 <BSP_LCD_SetLayerVisible>
		BSP_LCD_SelectLayer(LCD_FOREGROUND_LAYER);
 800103c:	2001      	movs	r0, #1
 800103e:	f003 f9f1 	bl	8004424 <BSP_LCD_SelectLayer>
		current_buffer = LCD_BACKGROUND_LAYER;
 8001042:	4b11      	ldr	r3, [pc, #68]	@ (8001088 <SwapBuffers+0x9c>)
 8001044:	2200      	movs	r2, #0
 8001046:	601a      	str	r2, [r3, #0]
 8001048:	e00d      	b.n	8001066 <SwapBuffers+0x7a>
	} else {
		BSP_LCD_SetLayerVisible(LCD_FOREGROUND_LAYER, ENABLE);
 800104a:	2101      	movs	r1, #1
 800104c:	2001      	movs	r0, #1
 800104e:	f003 f9f9 	bl	8004444 <BSP_LCD_SetLayerVisible>
		BSP_LCD_SetLayerVisible(LCD_BACKGROUND_LAYER, DISABLE);
 8001052:	2100      	movs	r1, #0
 8001054:	2000      	movs	r0, #0
 8001056:	f003 f9f5 	bl	8004444 <BSP_LCD_SetLayerVisible>
		BSP_LCD_SelectLayer(LCD_BACKGROUND_LAYER);
 800105a:	2000      	movs	r0, #0
 800105c:	f003 f9e2 	bl	8004424 <BSP_LCD_SelectLayer>
		current_buffer = LCD_FOREGROUND_LAYER;
 8001060:	4b09      	ldr	r3, [pc, #36]	@ (8001088 <SwapBuffers+0x9c>)
 8001062:	2201      	movs	r2, #1
 8001064:	601a      	str	r2, [r3, #0]
	}

	HAL_LTDC_Reload(&hltdc, LTDC_RELOAD_VERTICAL_BLANKING);
 8001066:	2102      	movs	r1, #2
 8001068:	4804      	ldr	r0, [pc, #16]	@ (800107c <SwapBuffers+0x90>)
 800106a:	f006 fdd9 	bl	8007c20 <HAL_LTDC_Reload>
}
 800106e:	bf00      	nop
 8001070:	3708      	adds	r7, #8
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
 8001076:	bf00      	nop
 8001078:	200002d4 	.word	0x200002d4
 800107c:	20000368 	.word	0x20000368
 8001080:	000186a0 	.word	0x000186a0
 8001084:	20000250 	.word	0x20000250
 8001088:	20000000 	.word	0x20000000

0800108c <Anim_Run>:

void Anim_Run(uint32_t frames, void *ctx, Anim_UpdateCallback_t onUpdate,
		Anim_DrawCallback_t onDraw) {
 800108c:	b580      	push	{r7, lr}
 800108e:	b086      	sub	sp, #24
 8001090:	af00      	add	r7, sp, #0
 8001092:	60f8      	str	r0, [r7, #12]
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	607a      	str	r2, [r7, #4]
 8001098:	603b      	str	r3, [r7, #0]
	//SwapBuffers();
	for (uint32_t f = 0; f < frames; f++) {
 800109a:	2300      	movs	r3, #0
 800109c:	617b      	str	r3, [r7, #20]
 800109e:	e014      	b.n	80010ca <Anim_Run+0x3e>
		BSP_LCD_Clear(LCD_COLOR_BLACK);
 80010a0:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80010a4:	f003 fa58 	bl	8004558 <BSP_LCD_Clear>
		if (onUpdate)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d002      	beq.n	80010b4 <Anim_Run+0x28>
			onUpdate(ctx);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	68b8      	ldr	r0, [r7, #8]
 80010b2:	4798      	blx	r3
		if (onDraw) {
 80010b4:	683b      	ldr	r3, [r7, #0]
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d004      	beq.n	80010c4 <Anim_Run+0x38>
			onDraw(ctx);
 80010ba:	683b      	ldr	r3, [r7, #0]
 80010bc:	68b8      	ldr	r0, [r7, #8]
 80010be:	4798      	blx	r3
			SwapBuffers();
 80010c0:	f7ff ff94 	bl	8000fec <SwapBuffers>
	for (uint32_t f = 0; f < frames; f++) {
 80010c4:	697b      	ldr	r3, [r7, #20]
 80010c6:	3301      	adds	r3, #1
 80010c8:	617b      	str	r3, [r7, #20]
 80010ca:	697a      	ldr	r2, [r7, #20]
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	429a      	cmp	r2, r3
 80010d0:	d3e6      	bcc.n	80010a0 <Anim_Run+0x14>
		}
	}
	//SwapBuffers();
}
 80010d2:	bf00      	nop
 80010d4:	bf00      	nop
 80010d6:	3718      	adds	r7, #24
 80010d8:	46bd      	mov	sp, r7
 80010da:	bd80      	pop	{r7, pc}

080010dc <HAL_LTDC_LineEventCallback>:

void HAL_LTDC_LineEventCallback(LTDC_HandleTypeDef *hltdc) {
 80010dc:	b480      	push	{r7}
 80010de:	b083      	sub	sp, #12
 80010e0:	af00      	add	r7, sp, #0
 80010e2:	6078      	str	r0, [r7, #4]
	LTDC_ReadyToSwap = 1;
 80010e4:	4b04      	ldr	r3, [pc, #16]	@ (80010f8 <HAL_LTDC_LineEventCallback+0x1c>)
 80010e6:	2201      	movs	r2, #1
 80010e8:	701a      	strb	r2, [r3, #0]
}
 80010ea:	bf00      	nop
 80010ec:	370c      	adds	r7, #12
 80010ee:	46bd      	mov	sp, r7
 80010f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f4:	4770      	bx	lr
 80010f6:	bf00      	nop
 80010f8:	20000250 	.word	0x20000250

080010fc <Audio_Init>:
static uint32_t _melodySize = 0;
static uint32_t _melodyIndex = 0;

AudioState_t _audioState = AUDIO_IDLE;

void Audio_Init(TIM_HandleTypeDef *htim, uint32_t channel) {
 80010fc:	b480      	push	{r7}
 80010fe:	b083      	sub	sp, #12
 8001100:	af00      	add	r7, sp, #0
 8001102:	6078      	str	r0, [r7, #4]
 8001104:	6039      	str	r1, [r7, #0]
	_audioHtim = htim;
 8001106:	4a06      	ldr	r2, [pc, #24]	@ (8001120 <Audio_Init+0x24>)
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	6013      	str	r3, [r2, #0]
	_audioChannel = channel;
 800110c:	4a05      	ldr	r2, [pc, #20]	@ (8001124 <Audio_Init+0x28>)
 800110e:	683b      	ldr	r3, [r7, #0]
 8001110:	6013      	str	r3, [r2, #0]
}
 8001112:	bf00      	nop
 8001114:	370c      	adds	r7, #12
 8001116:	46bd      	mov	sp, r7
 8001118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800111c:	4770      	bx	lr
 800111e:	bf00      	nop
 8001120:	20000254 	.word	0x20000254
 8001124:	20000258 	.word	0x20000258

08001128 <_Audio_SetFrequency>:

static void _Audio_SetFrequency(uint32_t freq_hz) {
 8001128:	b480      	push	{r7}
 800112a:	b085      	sub	sp, #20
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
	if (freq_hz == 0)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	2b00      	cmp	r3, #0
 8001134:	d044      	beq.n	80011c0 <_Audio_SetFrequency+0x98>
		return;

	uint32_t period = (7200000 / freq_hz) - 1;
 8001136:	4a25      	ldr	r2, [pc, #148]	@ (80011cc <_Audio_SetFrequency+0xa4>)
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	fbb2 f3f3 	udiv	r3, r2, r3
 800113e:	3b01      	subs	r3, #1
 8001140:	60fb      	str	r3, [r7, #12]

	if (period > 65535)
 8001142:	68fb      	ldr	r3, [r7, #12]
 8001144:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001148:	d302      	bcc.n	8001150 <_Audio_SetFrequency+0x28>
		period = 65535;
 800114a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800114e:	60fb      	str	r3, [r7, #12]

	uint32_t pulse = (period * _audioVolume) / 100;
 8001150:	4b1f      	ldr	r3, [pc, #124]	@ (80011d0 <_Audio_SetFrequency+0xa8>)
 8001152:	781b      	ldrb	r3, [r3, #0]
 8001154:	461a      	mov	r2, r3
 8001156:	68fb      	ldr	r3, [r7, #12]
 8001158:	fb02 f303 	mul.w	r3, r2, r3
 800115c:	4a1d      	ldr	r2, [pc, #116]	@ (80011d4 <_Audio_SetFrequency+0xac>)
 800115e:	fba2 2303 	umull	r2, r3, r2, r3
 8001162:	095b      	lsrs	r3, r3, #5
 8001164:	60bb      	str	r3, [r7, #8]
	__HAL_TIM_SET_AUTORELOAD(_audioHtim, period);
 8001166:	4b1c      	ldr	r3, [pc, #112]	@ (80011d8 <_Audio_SetFrequency+0xb0>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	68fa      	ldr	r2, [r7, #12]
 800116e:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001170:	4b19      	ldr	r3, [pc, #100]	@ (80011d8 <_Audio_SetFrequency+0xb0>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	68fa      	ldr	r2, [r7, #12]
 8001176:	60da      	str	r2, [r3, #12]
	__HAL_TIM_SET_COMPARE(_audioHtim, _audioChannel, pulse);
 8001178:	4b18      	ldr	r3, [pc, #96]	@ (80011dc <_Audio_SetFrequency+0xb4>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	2b00      	cmp	r3, #0
 800117e:	d105      	bne.n	800118c <_Audio_SetFrequency+0x64>
 8001180:	4b15      	ldr	r3, [pc, #84]	@ (80011d8 <_Audio_SetFrequency+0xb0>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	68ba      	ldr	r2, [r7, #8]
 8001188:	635a      	str	r2, [r3, #52]	@ 0x34
 800118a:	e01a      	b.n	80011c2 <_Audio_SetFrequency+0x9a>
 800118c:	4b13      	ldr	r3, [pc, #76]	@ (80011dc <_Audio_SetFrequency+0xb4>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	2b04      	cmp	r3, #4
 8001192:	d105      	bne.n	80011a0 <_Audio_SetFrequency+0x78>
 8001194:	4b10      	ldr	r3, [pc, #64]	@ (80011d8 <_Audio_SetFrequency+0xb0>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	68bb      	ldr	r3, [r7, #8]
 800119c:	6393      	str	r3, [r2, #56]	@ 0x38
 800119e:	e010      	b.n	80011c2 <_Audio_SetFrequency+0x9a>
 80011a0:	4b0e      	ldr	r3, [pc, #56]	@ (80011dc <_Audio_SetFrequency+0xb4>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	2b08      	cmp	r3, #8
 80011a6:	d105      	bne.n	80011b4 <_Audio_SetFrequency+0x8c>
 80011a8:	4b0b      	ldr	r3, [pc, #44]	@ (80011d8 <_Audio_SetFrequency+0xb0>)
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	681a      	ldr	r2, [r3, #0]
 80011ae:	68bb      	ldr	r3, [r7, #8]
 80011b0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80011b2:	e006      	b.n	80011c2 <_Audio_SetFrequency+0x9a>
 80011b4:	4b08      	ldr	r3, [pc, #32]	@ (80011d8 <_Audio_SetFrequency+0xb0>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	681a      	ldr	r2, [r3, #0]
 80011ba:	68bb      	ldr	r3, [r7, #8]
 80011bc:	6413      	str	r3, [r2, #64]	@ 0x40
 80011be:	e000      	b.n	80011c2 <_Audio_SetFrequency+0x9a>
		return;
 80011c0:	bf00      	nop
}
 80011c2:	3714      	adds	r7, #20
 80011c4:	46bd      	mov	sp, r7
 80011c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011ca:	4770      	bx	lr
 80011cc:	006ddd00 	.word	0x006ddd00
 80011d0:	20000004 	.word	0x20000004
 80011d4:	51eb851f 	.word	0x51eb851f
 80011d8:	20000254 	.word	0x20000254
 80011dc:	20000258 	.word	0x20000258

080011e0 <Audio_Tick>:

void Audio_Tick(void) {
 80011e0:	b580      	push	{r7, lr}
 80011e2:	b082      	sub	sp, #8
 80011e4:	af00      	add	r7, sp, #0
	if (_audioTimer > 0) {
 80011e6:	4b59      	ldr	r3, [pc, #356]	@ (800134c <Audio_Tick+0x16c>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d005      	beq.n	80011fa <Audio_Tick+0x1a>
		_audioTimer--;
 80011ee:	4b57      	ldr	r3, [pc, #348]	@ (800134c <Audio_Tick+0x16c>)
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	3b01      	subs	r3, #1
 80011f4:	4a55      	ldr	r2, [pc, #340]	@ (800134c <Audio_Tick+0x16c>)
 80011f6:	6013      	str	r3, [r2, #0]
		return;
 80011f8:	e0a5      	b.n	8001346 <Audio_Tick+0x166>
	}

	if (_audioState == AUDIO_PLAYING) {
 80011fa:	4b55      	ldr	r3, [pc, #340]	@ (8001350 <Audio_Tick+0x170>)
 80011fc:	781b      	ldrb	r3, [r3, #0]
 80011fe:	2b01      	cmp	r3, #1
 8001200:	d129      	bne.n	8001256 <Audio_Tick+0x76>
		// Zamiast STOP, tylko zerujemy wypenienie, by nie restartowa caego peryferium
		__HAL_TIM_SET_COMPARE(_audioHtim, _audioChannel, 0);
 8001202:	4b54      	ldr	r3, [pc, #336]	@ (8001354 <Audio_Tick+0x174>)
 8001204:	681b      	ldr	r3, [r3, #0]
 8001206:	2b00      	cmp	r3, #0
 8001208:	d105      	bne.n	8001216 <Audio_Tick+0x36>
 800120a:	4b53      	ldr	r3, [pc, #332]	@ (8001358 <Audio_Tick+0x178>)
 800120c:	681b      	ldr	r3, [r3, #0]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	2200      	movs	r2, #0
 8001212:	635a      	str	r2, [r3, #52]	@ 0x34
 8001214:	e018      	b.n	8001248 <Audio_Tick+0x68>
 8001216:	4b4f      	ldr	r3, [pc, #316]	@ (8001354 <Audio_Tick+0x174>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2b04      	cmp	r3, #4
 800121c:	d105      	bne.n	800122a <Audio_Tick+0x4a>
 800121e:	4b4e      	ldr	r3, [pc, #312]	@ (8001358 <Audio_Tick+0x178>)
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	681a      	ldr	r2, [r3, #0]
 8001224:	2300      	movs	r3, #0
 8001226:	6393      	str	r3, [r2, #56]	@ 0x38
 8001228:	e00e      	b.n	8001248 <Audio_Tick+0x68>
 800122a:	4b4a      	ldr	r3, [pc, #296]	@ (8001354 <Audio_Tick+0x174>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	2b08      	cmp	r3, #8
 8001230:	d105      	bne.n	800123e <Audio_Tick+0x5e>
 8001232:	4b49      	ldr	r3, [pc, #292]	@ (8001358 <Audio_Tick+0x178>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	681a      	ldr	r2, [r3, #0]
 8001238:	2300      	movs	r3, #0
 800123a:	63d3      	str	r3, [r2, #60]	@ 0x3c
 800123c:	e004      	b.n	8001248 <Audio_Tick+0x68>
 800123e:	4b46      	ldr	r3, [pc, #280]	@ (8001358 <Audio_Tick+0x178>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	681a      	ldr	r2, [r3, #0]
 8001244:	2300      	movs	r3, #0
 8001246:	6413      	str	r3, [r2, #64]	@ 0x40
		_audioTimer = 5;
 8001248:	4b40      	ldr	r3, [pc, #256]	@ (800134c <Audio_Tick+0x16c>)
 800124a:	2205      	movs	r2, #5
 800124c:	601a      	str	r2, [r3, #0]
		_audioState = AUDIO_GAP;
 800124e:	4b40      	ldr	r3, [pc, #256]	@ (8001350 <Audio_Tick+0x170>)
 8001250:	2202      	movs	r2, #2
 8001252:	701a      	strb	r2, [r3, #0]
		return;
 8001254:	e077      	b.n	8001346 <Audio_Tick+0x166>
	}

	if (_audioState == AUDIO_GAP || _audioState == AUDIO_IDLE) {
 8001256:	4b3e      	ldr	r3, [pc, #248]	@ (8001350 <Audio_Tick+0x170>)
 8001258:	781b      	ldrb	r3, [r3, #0]
 800125a:	2b02      	cmp	r3, #2
 800125c:	d003      	beq.n	8001266 <Audio_Tick+0x86>
 800125e:	4b3c      	ldr	r3, [pc, #240]	@ (8001350 <Audio_Tick+0x170>)
 8001260:	781b      	ldrb	r3, [r3, #0]
 8001262:	2b00      	cmp	r3, #0
 8001264:	d16f      	bne.n	8001346 <Audio_Tick+0x166>
		if (_melodyPtr == NULL || _melodyIndex >= _melodySize) {
 8001266:	4b3d      	ldr	r3, [pc, #244]	@ (800135c <Audio_Tick+0x17c>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	2b00      	cmp	r3, #0
 800126c:	d005      	beq.n	800127a <Audio_Tick+0x9a>
 800126e:	4b3c      	ldr	r3, [pc, #240]	@ (8001360 <Audio_Tick+0x180>)
 8001270:	681a      	ldr	r2, [r3, #0]
 8001272:	4b3c      	ldr	r3, [pc, #240]	@ (8001364 <Audio_Tick+0x184>)
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	429a      	cmp	r2, r3
 8001278:	d30f      	bcc.n	800129a <Audio_Tick+0xba>
			if (_audioState != AUDIO_IDLE) {
 800127a:	4b35      	ldr	r3, [pc, #212]	@ (8001350 <Audio_Tick+0x170>)
 800127c:	781b      	ldrb	r3, [r3, #0]
 800127e:	2b00      	cmp	r3, #0
 8001280:	d060      	beq.n	8001344 <Audio_Tick+0x164>
				// Pene wyczenie tylko gdy faktycznie koczymy melodi
				HAL_TIM_PWM_Stop(_audioHtim, _audioChannel);
 8001282:	4b35      	ldr	r3, [pc, #212]	@ (8001358 <Audio_Tick+0x178>)
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4a33      	ldr	r2, [pc, #204]	@ (8001354 <Audio_Tick+0x174>)
 8001288:	6812      	ldr	r2, [r2, #0]
 800128a:	4611      	mov	r1, r2
 800128c:	4618      	mov	r0, r3
 800128e:	f009 f819 	bl	800a2c4 <HAL_TIM_PWM_Stop>
				_audioState = AUDIO_IDLE;
 8001292:	4b2f      	ldr	r3, [pc, #188]	@ (8001350 <Audio_Tick+0x170>)
 8001294:	2200      	movs	r2, #0
 8001296:	701a      	strb	r2, [r3, #0]
			}
			return;
 8001298:	e054      	b.n	8001344 <Audio_Tick+0x164>
		}

		uint32_t freq = _melodyPtr[_melodyIndex];
 800129a:	4b30      	ldr	r3, [pc, #192]	@ (800135c <Audio_Tick+0x17c>)
 800129c:	681a      	ldr	r2, [r3, #0]
 800129e:	4b30      	ldr	r3, [pc, #192]	@ (8001360 <Audio_Tick+0x180>)
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	009b      	lsls	r3, r3, #2
 80012a4:	4413      	add	r3, r2
 80012a6:	681b      	ldr	r3, [r3, #0]
 80012a8:	607b      	str	r3, [r7, #4]
		uint32_t duration = _melodyPtr[_melodyIndex + 1];
 80012aa:	4b2c      	ldr	r3, [pc, #176]	@ (800135c <Audio_Tick+0x17c>)
 80012ac:	681a      	ldr	r2, [r3, #0]
 80012ae:	4b2c      	ldr	r3, [pc, #176]	@ (8001360 <Audio_Tick+0x180>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	3301      	adds	r3, #1
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	4413      	add	r3, r2
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	603b      	str	r3, [r7, #0]

		if (freq > 0) {
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d011      	beq.n	80012e6 <Audio_Tick+0x106>
			_Audio_SetFrequency(freq);
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	f7ff ff30 	bl	8001128 <_Audio_SetFrequency>
			_audioTimer = duration;
 80012c8:	4a20      	ldr	r2, [pc, #128]	@ (800134c <Audio_Tick+0x16c>)
 80012ca:	683b      	ldr	r3, [r7, #0]
 80012cc:	6013      	str	r3, [r2, #0]
			_audioState = AUDIO_PLAYING;
 80012ce:	4b20      	ldr	r3, [pc, #128]	@ (8001350 <Audio_Tick+0x170>)
 80012d0:	2201      	movs	r2, #1
 80012d2:	701a      	strb	r2, [r3, #0]
			// Uruchamiamy PWM tylko jeli by wyczony
			HAL_TIM_PWM_Start(_audioHtim, _audioChannel);
 80012d4:	4b20      	ldr	r3, [pc, #128]	@ (8001358 <Audio_Tick+0x178>)
 80012d6:	681b      	ldr	r3, [r3, #0]
 80012d8:	4a1e      	ldr	r2, [pc, #120]	@ (8001354 <Audio_Tick+0x174>)
 80012da:	6812      	ldr	r2, [r2, #0]
 80012dc:	4611      	mov	r1, r2
 80012de:	4618      	mov	r0, r3
 80012e0:	f008 ff28 	bl	800a134 <HAL_TIM_PWM_Start>
 80012e4:	e028      	b.n	8001338 <Audio_Tick+0x158>
		} else {
			__HAL_TIM_SET_COMPARE(_audioHtim, _audioChannel, 0);
 80012e6:	4b1b      	ldr	r3, [pc, #108]	@ (8001354 <Audio_Tick+0x174>)
 80012e8:	681b      	ldr	r3, [r3, #0]
 80012ea:	2b00      	cmp	r3, #0
 80012ec:	d105      	bne.n	80012fa <Audio_Tick+0x11a>
 80012ee:	4b1a      	ldr	r3, [pc, #104]	@ (8001358 <Audio_Tick+0x178>)
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	2200      	movs	r2, #0
 80012f6:	635a      	str	r2, [r3, #52]	@ 0x34
 80012f8:	e018      	b.n	800132c <Audio_Tick+0x14c>
 80012fa:	4b16      	ldr	r3, [pc, #88]	@ (8001354 <Audio_Tick+0x174>)
 80012fc:	681b      	ldr	r3, [r3, #0]
 80012fe:	2b04      	cmp	r3, #4
 8001300:	d105      	bne.n	800130e <Audio_Tick+0x12e>
 8001302:	4b15      	ldr	r3, [pc, #84]	@ (8001358 <Audio_Tick+0x178>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	681a      	ldr	r2, [r3, #0]
 8001308:	2300      	movs	r3, #0
 800130a:	6393      	str	r3, [r2, #56]	@ 0x38
 800130c:	e00e      	b.n	800132c <Audio_Tick+0x14c>
 800130e:	4b11      	ldr	r3, [pc, #68]	@ (8001354 <Audio_Tick+0x174>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	2b08      	cmp	r3, #8
 8001314:	d105      	bne.n	8001322 <Audio_Tick+0x142>
 8001316:	4b10      	ldr	r3, [pc, #64]	@ (8001358 <Audio_Tick+0x178>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	681a      	ldr	r2, [r3, #0]
 800131c:	2300      	movs	r3, #0
 800131e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8001320:	e004      	b.n	800132c <Audio_Tick+0x14c>
 8001322:	4b0d      	ldr	r3, [pc, #52]	@ (8001358 <Audio_Tick+0x178>)
 8001324:	681b      	ldr	r3, [r3, #0]
 8001326:	681a      	ldr	r2, [r3, #0]
 8001328:	2300      	movs	r3, #0
 800132a:	6413      	str	r3, [r2, #64]	@ 0x40
			_audioTimer = duration;
 800132c:	4a07      	ldr	r2, [pc, #28]	@ (800134c <Audio_Tick+0x16c>)
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	6013      	str	r3, [r2, #0]
			_audioState = AUDIO_GAP;
 8001332:	4b07      	ldr	r3, [pc, #28]	@ (8001350 <Audio_Tick+0x170>)
 8001334:	2202      	movs	r2, #2
 8001336:	701a      	strb	r2, [r3, #0]
		}
		_melodyIndex += 2;
 8001338:	4b09      	ldr	r3, [pc, #36]	@ (8001360 <Audio_Tick+0x180>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	3302      	adds	r3, #2
 800133e:	4a08      	ldr	r2, [pc, #32]	@ (8001360 <Audio_Tick+0x180>)
 8001340:	6013      	str	r3, [r2, #0]
 8001342:	e000      	b.n	8001346 <Audio_Tick+0x166>
			return;
 8001344:	bf00      	nop
	}
}
 8001346:	3708      	adds	r7, #8
 8001348:	46bd      	mov	sp, r7
 800134a:	bd80      	pop	{r7, pc}
 800134c:	2000025c 	.word	0x2000025c
 8001350:	2000026c 	.word	0x2000026c
 8001354:	20000258 	.word	0x20000258
 8001358:	20000254 	.word	0x20000254
 800135c:	20000260 	.word	0x20000260
 8001360:	20000268 	.word	0x20000268
 8001364:	20000264 	.word	0x20000264

08001368 <Audio_Play>:

	_audioTimer = duration_ms;
	_audioState = AUDIO_PLAYING;
}

void Audio_Play(const uint32_t* melody, uint32_t size) {
 8001368:	b580      	push	{r7, lr}
 800136a:	b082      	sub	sp, #8
 800136c:	af00      	add	r7, sp, #0
 800136e:	6078      	str	r0, [r7, #4]
 8001370:	6039      	str	r1, [r7, #0]
	if (_audioHtim == NULL)
 8001372:	4b10      	ldr	r3, [pc, #64]	@ (80013b4 <Audio_Play+0x4c>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	2b00      	cmp	r3, #0
 8001378:	d017      	beq.n	80013aa <Audio_Play+0x42>
		return;

	HAL_TIM_PWM_Stop(_audioHtim, _audioChannel);
 800137a:	4b0e      	ldr	r3, [pc, #56]	@ (80013b4 <Audio_Play+0x4c>)
 800137c:	681b      	ldr	r3, [r3, #0]
 800137e:	4a0e      	ldr	r2, [pc, #56]	@ (80013b8 <Audio_Play+0x50>)
 8001380:	6812      	ldr	r2, [r2, #0]
 8001382:	4611      	mov	r1, r2
 8001384:	4618      	mov	r0, r3
 8001386:	f008 ff9d 	bl	800a2c4 <HAL_TIM_PWM_Stop>

	_melodyPtr = melody;
 800138a:	4a0c      	ldr	r2, [pc, #48]	@ (80013bc <Audio_Play+0x54>)
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	6013      	str	r3, [r2, #0]
	_melodySize = size;
 8001390:	4a0b      	ldr	r2, [pc, #44]	@ (80013c0 <Audio_Play+0x58>)
 8001392:	683b      	ldr	r3, [r7, #0]
 8001394:	6013      	str	r3, [r2, #0]
	_melodyIndex = 0;
 8001396:	4b0b      	ldr	r3, [pc, #44]	@ (80013c4 <Audio_Play+0x5c>)
 8001398:	2200      	movs	r2, #0
 800139a:	601a      	str	r2, [r3, #0]
	_audioTimer = 0;
 800139c:	4b0a      	ldr	r3, [pc, #40]	@ (80013c8 <Audio_Play+0x60>)
 800139e:	2200      	movs	r2, #0
 80013a0:	601a      	str	r2, [r3, #0]
	_audioState = AUDIO_IDLE;
 80013a2:	4b0a      	ldr	r3, [pc, #40]	@ (80013cc <Audio_Play+0x64>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	701a      	strb	r2, [r3, #0]
 80013a8:	e000      	b.n	80013ac <Audio_Play+0x44>
		return;
 80013aa:	bf00      	nop
}
 80013ac:	3708      	adds	r7, #8
 80013ae:	46bd      	mov	sp, r7
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000254 	.word	0x20000254
 80013b8:	20000258 	.word	0x20000258
 80013bc:	20000260 	.word	0x20000260
 80013c0:	20000264 	.word	0x20000264
 80013c4:	20000268 	.word	0x20000268
 80013c8:	2000025c 	.word	0x2000025c
 80013cc:	2000026c 	.word	0x2000026c

080013d0 <CRC_Calculate>:
 *      Author: Student
 */

#include "crc_drv.h"

uint32_t CRC_Calculate(uint32_t pBuffer[], uint32_t bufferLength) {
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b082      	sub	sp, #8
 80013d4:	af00      	add	r7, sp, #0
 80013d6:	6078      	str	r0, [r7, #4]
 80013d8:	6039      	str	r1, [r7, #0]
    return HAL_CRC_Calculate(&hcrc, pBuffer, bufferLength);
 80013da:	683a      	ldr	r2, [r7, #0]
 80013dc:	6879      	ldr	r1, [r7, #4]
 80013de:	4804      	ldr	r0, [pc, #16]	@ (80013f0 <CRC_Calculate+0x20>)
 80013e0:	f005 f86f 	bl	80064c2 <HAL_CRC_Calculate>
 80013e4:	4603      	mov	r3, r0
}
 80013e6:	4618      	mov	r0, r3
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	200002b8 	.word	0x200002b8

080013f4 <CRC_CheckData>:

uint8_t CRC_CheckData(uint32_t pBuffer[], uint32_t totalLength) {
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b084      	sub	sp, #16
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6039      	str	r1, [r7, #0]
    if (totalLength < 2) return 0;
 80013fe:	683b      	ldr	r3, [r7, #0]
 8001400:	2b01      	cmp	r3, #1
 8001402:	d801      	bhi.n	8001408 <CRC_CheckData+0x14>
 8001404:	2300      	movs	r3, #0
 8001406:	e017      	b.n	8001438 <CRC_CheckData+0x44>

    uint32_t expectedCRC = pBuffer[totalLength - 1];
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800140e:	3b01      	subs	r3, #1
 8001410:	009b      	lsls	r3, r3, #2
 8001412:	687a      	ldr	r2, [r7, #4]
 8001414:	4413      	add	r3, r2
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	60fb      	str	r3, [r7, #12]
    uint32_t calculatedCRC = HAL_CRC_Calculate(&hcrc, pBuffer, totalLength - 1);
 800141a:	683b      	ldr	r3, [r7, #0]
 800141c:	3b01      	subs	r3, #1
 800141e:	461a      	mov	r2, r3
 8001420:	6879      	ldr	r1, [r7, #4]
 8001422:	4807      	ldr	r0, [pc, #28]	@ (8001440 <CRC_CheckData+0x4c>)
 8001424:	f005 f84d 	bl	80064c2 <HAL_CRC_Calculate>
 8001428:	60b8      	str	r0, [r7, #8]

    if (calculatedCRC == expectedCRC) {
 800142a:	68ba      	ldr	r2, [r7, #8]
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	429a      	cmp	r2, r3
 8001430:	d101      	bne.n	8001436 <CRC_CheckData+0x42>
        return 1;
 8001432:	2301      	movs	r3, #1
 8001434:	e000      	b.n	8001438 <CRC_CheckData+0x44>
    } else {
        return 0;
 8001436:	2300      	movs	r3, #0
    }
}
 8001438:	4618      	mov	r0, r3
 800143a:	3710      	adds	r7, #16
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	200002b8 	.word	0x200002b8

08001444 <Dice_Init>:

extern RNG_HandleTypeDef hrng;
extern DMA2D_HandleTypeDef hdma2d;

void Dice_Init(Dice_t *me, uint16_t x, uint16_t y, uint16_t size,
		uint32_t bgCol, uint32_t dotCol) {
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	60f8      	str	r0, [r7, #12]
 800144c:	4608      	mov	r0, r1
 800144e:	4611      	mov	r1, r2
 8001450:	461a      	mov	r2, r3
 8001452:	4603      	mov	r3, r0
 8001454:	817b      	strh	r3, [r7, #10]
 8001456:	460b      	mov	r3, r1
 8001458:	813b      	strh	r3, [r7, #8]
 800145a:	4613      	mov	r3, r2
 800145c:	80fb      	strh	r3, [r7, #6]
	me->x = x;
 800145e:	68fb      	ldr	r3, [r7, #12]
 8001460:	897a      	ldrh	r2, [r7, #10]
 8001462:	801a      	strh	r2, [r3, #0]
	me->y = y;
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	893a      	ldrh	r2, [r7, #8]
 8001468:	805a      	strh	r2, [r3, #2]
	me->size = size;
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	88fa      	ldrh	r2, [r7, #6]
 800146e:	809a      	strh	r2, [r3, #4]
	me->bgColor = bgCol;
 8001470:	68fb      	ldr	r3, [r7, #12]
 8001472:	69ba      	ldr	r2, [r7, #24]
 8001474:	609a      	str	r2, [r3, #8]
	me->dotColor = dotCol;
 8001476:	68fb      	ldr	r3, [r7, #12]
 8001478:	69fa      	ldr	r2, [r7, #28]
 800147a:	60da      	str	r2, [r3, #12]
	me->value = 1;
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	2201      	movs	r2, #1
 8001480:	741a      	strb	r2, [r3, #16]
	me->_dotRadius = size / 10;
 8001482:	88fb      	ldrh	r3, [r7, #6]
 8001484:	4a07      	ldr	r2, [pc, #28]	@ (80014a4 <Dice_Init+0x60>)
 8001486:	fba2 2303 	umull	r2, r3, r2, r3
 800148a:	08db      	lsrs	r3, r3, #3
 800148c:	b29a      	uxth	r2, r3
 800148e:	68fb      	ldr	r3, [r7, #12]
 8001490:	825a      	strh	r2, [r3, #18]
	me->isLocked = 0;
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	2200      	movs	r2, #0
 8001496:	745a      	strb	r2, [r3, #17]
}
 8001498:	bf00      	nop
 800149a:	3714      	adds	r7, #20
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	cccccccd 	.word	0xcccccccd

080014a8 <Dice_SetValue>:

void Dice_SetValue(Dice_t *me, uint8_t value) {
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	6078      	str	r0, [r7, #4]
 80014b0:	460b      	mov	r3, r1
 80014b2:	70fb      	strb	r3, [r7, #3]
	if (value >= 1 && value <= 6)
 80014b4:	78fb      	ldrb	r3, [r7, #3]
 80014b6:	2b00      	cmp	r3, #0
 80014b8:	d005      	beq.n	80014c6 <Dice_SetValue+0x1e>
 80014ba:	78fb      	ldrb	r3, [r7, #3]
 80014bc:	2b06      	cmp	r3, #6
 80014be:	d802      	bhi.n	80014c6 <Dice_SetValue+0x1e>
		me->value = value;
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	78fa      	ldrb	r2, [r7, #3]
 80014c4:	741a      	strb	r2, [r3, #16]
}
 80014c6:	bf00      	nop
 80014c8:	370c      	adds	r7, #12
 80014ca:	46bd      	mov	sp, r7
 80014cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014d0:	4770      	bx	lr

080014d2 <DrawDot>:

static void DrawDot(uint16_t x, uint16_t y, uint16_t r, uint32_t col) {
 80014d2:	b580      	push	{r7, lr}
 80014d4:	b084      	sub	sp, #16
 80014d6:	af00      	add	r7, sp, #0
 80014d8:	607b      	str	r3, [r7, #4]
 80014da:	4603      	mov	r3, r0
 80014dc:	81fb      	strh	r3, [r7, #14]
 80014de:	460b      	mov	r3, r1
 80014e0:	81bb      	strh	r3, [r7, #12]
 80014e2:	4613      	mov	r3, r2
 80014e4:	817b      	strh	r3, [r7, #10]
	BSP_LCD_SetTextColor(col);
 80014e6:	6878      	ldr	r0, [r7, #4]
 80014e8:	f002 ffea 	bl	80044c0 <BSP_LCD_SetTextColor>
	BSP_LCD_FillCircle(x, y, r);
 80014ec:	897a      	ldrh	r2, [r7, #10]
 80014ee:	89b9      	ldrh	r1, [r7, #12]
 80014f0:	89fb      	ldrh	r3, [r7, #14]
 80014f2:	4618      	mov	r0, r3
 80014f4:	f003 fc1a 	bl	8004d2c <BSP_LCD_FillCircle>
}
 80014f8:	bf00      	nop
 80014fa:	3710      	adds	r7, #16
 80014fc:	46bd      	mov	sp, r7
 80014fe:	bd80      	pop	{r7, pc}

08001500 <DrawLifeIndicator>:

void DrawLifeIndicator(uint16_t x, uint16_t y, int8_t livesCount) {
 8001500:	b580      	push	{r7, lr}
 8001502:	b088      	sub	sp, #32
 8001504:	af00      	add	r7, sp, #0
 8001506:	4603      	mov	r3, r0
 8001508:	80fb      	strh	r3, [r7, #6]
 800150a:	460b      	mov	r3, r1
 800150c:	80bb      	strh	r3, [r7, #4]
 800150e:	4613      	mov	r3, r2
 8001510:	70fb      	strb	r3, [r7, #3]
	uint16_t size = 32;
 8001512:	2320      	movs	r3, #32
 8001514:	83fb      	strh	r3, [r7, #30]
	uint16_t radius = size / 4;
 8001516:	8bfb      	ldrh	r3, [r7, #30]
 8001518:	089b      	lsrs	r3, r3, #2
 800151a:	83bb      	strh	r3, [r7, #28]
	char buf[5];
	sprintf(buf, "%d", livesCount);
 800151c:	f997 2003 	ldrsb.w	r2, [r7, #3]
 8001520:	f107 0314 	add.w	r3, r7, #20
 8001524:	493d      	ldr	r1, [pc, #244]	@ (800161c <DrawLifeIndicator+0x11c>)
 8001526:	4618      	mov	r0, r3
 8001528:	f00a f97a 	bl	800b820 <siprintf>

	BSP_LCD_SetTextColor(LCD_COLOR_RED);
 800152c:	483c      	ldr	r0, [pc, #240]	@ (8001620 <DrawLifeIndicator+0x120>)
 800152e:	f002 ffc7 	bl	80044c0 <BSP_LCD_SetTextColor>
	BSP_LCD_FillCircle(x + size / 4, y + size / 4, size / 4);
 8001532:	8bfb      	ldrh	r3, [r7, #30]
 8001534:	089b      	lsrs	r3, r3, #2
 8001536:	b29a      	uxth	r2, r3
 8001538:	88fb      	ldrh	r3, [r7, #6]
 800153a:	4413      	add	r3, r2
 800153c:	b298      	uxth	r0, r3
 800153e:	8bfb      	ldrh	r3, [r7, #30]
 8001540:	089b      	lsrs	r3, r3, #2
 8001542:	b29a      	uxth	r2, r3
 8001544:	88bb      	ldrh	r3, [r7, #4]
 8001546:	4413      	add	r3, r2
 8001548:	b299      	uxth	r1, r3
 800154a:	8bfb      	ldrh	r3, [r7, #30]
 800154c:	089b      	lsrs	r3, r3, #2
 800154e:	b29b      	uxth	r3, r3
 8001550:	461a      	mov	r2, r3
 8001552:	f003 fbeb 	bl	8004d2c <BSP_LCD_FillCircle>
	BSP_LCD_FillCircle(x + 3 * size / 4, y + size / 4, size / 4);
 8001556:	8bfa      	ldrh	r2, [r7, #30]
 8001558:	4613      	mov	r3, r2
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	4413      	add	r3, r2
 800155e:	2b00      	cmp	r3, #0
 8001560:	da00      	bge.n	8001564 <DrawLifeIndicator+0x64>
 8001562:	3303      	adds	r3, #3
 8001564:	109b      	asrs	r3, r3, #2
 8001566:	b29a      	uxth	r2, r3
 8001568:	88fb      	ldrh	r3, [r7, #6]
 800156a:	4413      	add	r3, r2
 800156c:	b298      	uxth	r0, r3
 800156e:	8bfb      	ldrh	r3, [r7, #30]
 8001570:	089b      	lsrs	r3, r3, #2
 8001572:	b29a      	uxth	r2, r3
 8001574:	88bb      	ldrh	r3, [r7, #4]
 8001576:	4413      	add	r3, r2
 8001578:	b299      	uxth	r1, r3
 800157a:	8bfb      	ldrh	r3, [r7, #30]
 800157c:	089b      	lsrs	r3, r3, #2
 800157e:	b29b      	uxth	r3, r3
 8001580:	461a      	mov	r2, r3
 8001582:	f003 fbd3 	bl	8004d2c <BSP_LCD_FillCircle>
	Point points[3];
	points[0].X = x;
 8001586:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800158a:	813b      	strh	r3, [r7, #8]
	points[0].Y = y + radius + 2;
 800158c:	88ba      	ldrh	r2, [r7, #4]
 800158e:	8bbb      	ldrh	r3, [r7, #28]
 8001590:	4413      	add	r3, r2
 8001592:	b29b      	uxth	r3, r3
 8001594:	3302      	adds	r3, #2
 8001596:	b29b      	uxth	r3, r3
 8001598:	b21b      	sxth	r3, r3
 800159a:	817b      	strh	r3, [r7, #10]

	points[1].X = x + size;
 800159c:	88fa      	ldrh	r2, [r7, #6]
 800159e:	8bfb      	ldrh	r3, [r7, #30]
 80015a0:	4413      	add	r3, r2
 80015a2:	b29b      	uxth	r3, r3
 80015a4:	b21b      	sxth	r3, r3
 80015a6:	81bb      	strh	r3, [r7, #12]
	points[1].Y = y + radius + 2;
 80015a8:	88ba      	ldrh	r2, [r7, #4]
 80015aa:	8bbb      	ldrh	r3, [r7, #28]
 80015ac:	4413      	add	r3, r2
 80015ae:	b29b      	uxth	r3, r3
 80015b0:	3302      	adds	r3, #2
 80015b2:	b29b      	uxth	r3, r3
 80015b4:	b21b      	sxth	r3, r3
 80015b6:	81fb      	strh	r3, [r7, #14]

	points[2].X = x + size / 2;
 80015b8:	8bfb      	ldrh	r3, [r7, #30]
 80015ba:	085b      	lsrs	r3, r3, #1
 80015bc:	b29a      	uxth	r2, r3
 80015be:	88fb      	ldrh	r3, [r7, #6]
 80015c0:	4413      	add	r3, r2
 80015c2:	b29b      	uxth	r3, r3
 80015c4:	b21b      	sxth	r3, r3
 80015c6:	823b      	strh	r3, [r7, #16]
	points[2].Y = y + size;
 80015c8:	88ba      	ldrh	r2, [r7, #4]
 80015ca:	8bfb      	ldrh	r3, [r7, #30]
 80015cc:	4413      	add	r3, r2
 80015ce:	b29b      	uxth	r3, r3
 80015d0:	b21b      	sxth	r3, r3
 80015d2:	827b      	strh	r3, [r7, #18]

	BSP_LCD_FillPolygon(points, 3);
 80015d4:	f107 0308 	add.w	r3, r7, #8
 80015d8:	2103      	movs	r1, #3
 80015da:	4618      	mov	r0, r3
 80015dc:	f003 fd04 	bl	8004fe8 <BSP_LCD_FillPolygon>

	BSP_LCD_SetFont(&Font16);
 80015e0:	4810      	ldr	r0, [pc, #64]	@ (8001624 <DrawLifeIndicator+0x124>)
 80015e2:	f002 ff9f 	bl	8004524 <BSP_LCD_SetFont>
	BSP_LCD_SetTextColor(LCD_COLOR_WHITE);
 80015e6:	f04f 30ff 	mov.w	r0, #4294967295
 80015ea:	f002 ff69 	bl	80044c0 <BSP_LCD_SetTextColor>
	BSP_LCD_SetBackColor(LCD_COLOR_RED);
 80015ee:	480c      	ldr	r0, [pc, #48]	@ (8001620 <DrawLifeIndicator+0x120>)
 80015f0:	f002 ff7e 	bl	80044f0 <BSP_LCD_SetBackColor>
	BSP_LCD_DisplayStringAt(x + 11, y + 9, (uint8_t*) buf, LEFT_MODE);
 80015f4:	88fb      	ldrh	r3, [r7, #6]
 80015f6:	330b      	adds	r3, #11
 80015f8:	b298      	uxth	r0, r3
 80015fa:	88bb      	ldrh	r3, [r7, #4]
 80015fc:	3309      	adds	r3, #9
 80015fe:	b299      	uxth	r1, r3
 8001600:	f107 0214 	add.w	r2, r7, #20
 8001604:	2303      	movs	r3, #3
 8001606:	f003 f813 	bl	8004630 <BSP_LCD_DisplayStringAt>
	BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 800160a:	f04f 30ff 	mov.w	r0, #4294967295
 800160e:	f002 ff6f 	bl	80044f0 <BSP_LCD_SetBackColor>
}
 8001612:	bf00      	nop
 8001614:	3720      	adds	r7, #32
 8001616:	46bd      	mov	sp, r7
 8001618:	bd80      	pop	{r7, pc}
 800161a:	bf00      	nop
 800161c:	0800daa0 	.word	0x0800daa0
 8001620:	ffff0000 	.word	0xffff0000
 8001624:	20000058 	.word	0x20000058

08001628 <Dice_Draw>:

void Dice_Draw(Dice_t *me) {
 8001628:	b580      	push	{r7, lr}
 800162a:	b088      	sub	sp, #32
 800162c:	af00      	add	r7, sp, #0
 800162e:	6078      	str	r0, [r7, #4]
	BSP_LCD_SetTextColor(LCD_COLOR_DARKGRAY);
 8001630:	4864      	ldr	r0, [pc, #400]	@ (80017c4 <Dice_Draw+0x19c>)
 8001632:	f002 ff45 	bl	80044c0 <BSP_LCD_SetTextColor>
	BSP_LCD_FillRect(me->x + 4, me->y + 4, me->size, me->size);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	881b      	ldrh	r3, [r3, #0]
 800163a:	3304      	adds	r3, #4
 800163c:	b298      	uxth	r0, r3
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	885b      	ldrh	r3, [r3, #2]
 8001642:	3304      	adds	r3, #4
 8001644:	b299      	uxth	r1, r3
 8001646:	687b      	ldr	r3, [r7, #4]
 8001648:	889a      	ldrh	r2, [r3, #4]
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	889b      	ldrh	r3, [r3, #4]
 800164e:	f003 fb13 	bl	8004c78 <BSP_LCD_FillRect>

	if (me->isLocked) {
 8001652:	687b      	ldr	r3, [r7, #4]
 8001654:	7c5b      	ldrb	r3, [r3, #17]
 8001656:	2b00      	cmp	r3, #0
 8001658:	d003      	beq.n	8001662 <Dice_Draw+0x3a>
		BSP_LCD_SetTextColor(LCD_COLOR_LIGHTGRAY);
 800165a:	485b      	ldr	r0, [pc, #364]	@ (80017c8 <Dice_Draw+0x1a0>)
 800165c:	f002 ff30 	bl	80044c0 <BSP_LCD_SetTextColor>
 8001660:	e004      	b.n	800166c <Dice_Draw+0x44>
	} else {
		BSP_LCD_SetTextColor(me->bgColor);
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	689b      	ldr	r3, [r3, #8]
 8001666:	4618      	mov	r0, r3
 8001668:	f002 ff2a 	bl	80044c0 <BSP_LCD_SetTextColor>
	}
	BSP_LCD_FillRect(me->x, me->y, me->size, me->size);
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	8818      	ldrh	r0, [r3, #0]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	8859      	ldrh	r1, [r3, #2]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	889a      	ldrh	r2, [r3, #4]
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	889b      	ldrh	r3, [r3, #4]
 800167c:	f003 fafc 	bl	8004c78 <BSP_LCD_FillRect>

	if (me->isLocked) {
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	7c5b      	ldrb	r3, [r3, #17]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d003      	beq.n	8001690 <Dice_Draw+0x68>
		BSP_LCD_SetTextColor(LCD_COLOR_DARKGRAY);
 8001688:	484e      	ldr	r0, [pc, #312]	@ (80017c4 <Dice_Draw+0x19c>)
 800168a:	f002 ff19 	bl	80044c0 <BSP_LCD_SetTextColor>
 800168e:	e004      	b.n	800169a <Dice_Draw+0x72>
	} else {
		BSP_LCD_SetTextColor(me->dotColor);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	68db      	ldr	r3, [r3, #12]
 8001694:	4618      	mov	r0, r3
 8001696:	f002 ff13 	bl	80044c0 <BSP_LCD_SetTextColor>
	}
	BSP_LCD_DrawRect(me->x, me->y, me->size, me->size);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	8818      	ldrh	r0, [r3, #0]
 800169e:	687b      	ldr	r3, [r7, #4]
 80016a0:	8859      	ldrh	r1, [r3, #2]
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	889a      	ldrh	r2, [r3, #4]
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	889b      	ldrh	r3, [r3, #4]
 80016aa:	f003 f9c9 	bl	8004a40 <BSP_LCD_DrawRect>

	uint16_t cx = me->x + me->size / 2;
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	881a      	ldrh	r2, [r3, #0]
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	889b      	ldrh	r3, [r3, #4]
 80016b6:	085b      	lsrs	r3, r3, #1
 80016b8:	b29b      	uxth	r3, r3
 80016ba:	4413      	add	r3, r2
 80016bc:	83fb      	strh	r3, [r7, #30]
	uint16_t cy = me->y + me->size / 2;
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	885a      	ldrh	r2, [r3, #2]
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	889b      	ldrh	r3, [r3, #4]
 80016c6:	085b      	lsrs	r3, r3, #1
 80016c8:	b29b      	uxth	r3, r3
 80016ca:	4413      	add	r3, r2
 80016cc:	83bb      	strh	r3, [r7, #28]

	uint16_t lx = me->x + me->size / 4;
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	881a      	ldrh	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	889b      	ldrh	r3, [r3, #4]
 80016d6:	089b      	lsrs	r3, r3, #2
 80016d8:	b29b      	uxth	r3, r3
 80016da:	4413      	add	r3, r2
 80016dc:	837b      	strh	r3, [r7, #26]
	uint16_t rx = me->x + me->size * 3 / 4;
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	881a      	ldrh	r2, [r3, #0]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	889b      	ldrh	r3, [r3, #4]
 80016e6:	4619      	mov	r1, r3
 80016e8:	460b      	mov	r3, r1
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	440b      	add	r3, r1
 80016ee:	2b00      	cmp	r3, #0
 80016f0:	da00      	bge.n	80016f4 <Dice_Draw+0xcc>
 80016f2:	3303      	adds	r3, #3
 80016f4:	109b      	asrs	r3, r3, #2
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	4413      	add	r3, r2
 80016fa:	833b      	strh	r3, [r7, #24]

	uint16_t ty = me->y + me->size / 4;
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	885a      	ldrh	r2, [r3, #2]
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	889b      	ldrh	r3, [r3, #4]
 8001704:	089b      	lsrs	r3, r3, #2
 8001706:	b29b      	uxth	r3, r3
 8001708:	4413      	add	r3, r2
 800170a:	82fb      	strh	r3, [r7, #22]
	uint16_t by = me->y + me->size * 3 / 4;
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	885a      	ldrh	r2, [r3, #2]
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	889b      	ldrh	r3, [r3, #4]
 8001714:	4619      	mov	r1, r3
 8001716:	460b      	mov	r3, r1
 8001718:	005b      	lsls	r3, r3, #1
 800171a:	440b      	add	r3, r1
 800171c:	2b00      	cmp	r3, #0
 800171e:	da00      	bge.n	8001722 <Dice_Draw+0xfa>
 8001720:	3303      	adds	r3, #3
 8001722:	109b      	asrs	r3, r3, #2
 8001724:	b29b      	uxth	r3, r3
 8001726:	4413      	add	r3, r2
 8001728:	82bb      	strh	r3, [r7, #20]

	uint16_t r = me->_dotRadius;
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	8a5b      	ldrh	r3, [r3, #18]
 800172e:	827b      	strh	r3, [r7, #18]
	uint32_t col = me->isLocked ? LCD_COLOR_DARKGRAY : me->dotColor;
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	7c5b      	ldrb	r3, [r3, #17]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d102      	bne.n	800173e <Dice_Draw+0x116>
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	68db      	ldr	r3, [r3, #12]
 800173c:	e000      	b.n	8001740 <Dice_Draw+0x118>
 800173e:	4b21      	ldr	r3, [pc, #132]	@ (80017c4 <Dice_Draw+0x19c>)
 8001740:	60fb      	str	r3, [r7, #12]

	if (me->value % 2 != 0)
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	7c1b      	ldrb	r3, [r3, #16]
 8001746:	f003 0301 	and.w	r3, r3, #1
 800174a:	b2db      	uxtb	r3, r3
 800174c:	2b00      	cmp	r3, #0
 800174e:	d005      	beq.n	800175c <Dice_Draw+0x134>
		DrawDot(cx, cy, r, col); // 1, 3, 5
 8001750:	8a7a      	ldrh	r2, [r7, #18]
 8001752:	8bb9      	ldrh	r1, [r7, #28]
 8001754:	8bf8      	ldrh	r0, [r7, #30]
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	f7ff febb 	bl	80014d2 <DrawDot>
	if (me->value >= 2) {
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	7c1b      	ldrb	r3, [r3, #16]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d90b      	bls.n	800177c <Dice_Draw+0x154>
		DrawDot(lx, ty, r, col);
 8001764:	8a7a      	ldrh	r2, [r7, #18]
 8001766:	8af9      	ldrh	r1, [r7, #22]
 8001768:	8b78      	ldrh	r0, [r7, #26]
 800176a:	68fb      	ldr	r3, [r7, #12]
 800176c:	f7ff feb1 	bl	80014d2 <DrawDot>
		DrawDot(rx, by, r, col);
 8001770:	8a7a      	ldrh	r2, [r7, #18]
 8001772:	8ab9      	ldrh	r1, [r7, #20]
 8001774:	8b38      	ldrh	r0, [r7, #24]
 8001776:	68fb      	ldr	r3, [r7, #12]
 8001778:	f7ff feab 	bl	80014d2 <DrawDot>
	}
	if (me->value >= 4) {
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	7c1b      	ldrb	r3, [r3, #16]
 8001780:	2b03      	cmp	r3, #3
 8001782:	d90b      	bls.n	800179c <Dice_Draw+0x174>
		DrawDot(rx, ty, r, col);
 8001784:	8a7a      	ldrh	r2, [r7, #18]
 8001786:	8af9      	ldrh	r1, [r7, #22]
 8001788:	8b38      	ldrh	r0, [r7, #24]
 800178a:	68fb      	ldr	r3, [r7, #12]
 800178c:	f7ff fea1 	bl	80014d2 <DrawDot>
		DrawDot(lx, by, r, col);
 8001790:	8a7a      	ldrh	r2, [r7, #18]
 8001792:	8ab9      	ldrh	r1, [r7, #20]
 8001794:	8b78      	ldrh	r0, [r7, #26]
 8001796:	68fb      	ldr	r3, [r7, #12]
 8001798:	f7ff fe9b 	bl	80014d2 <DrawDot>
	}
	if (me->value == 6) {
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	7c1b      	ldrb	r3, [r3, #16]
 80017a0:	2b06      	cmp	r3, #6
 80017a2:	d10b      	bne.n	80017bc <Dice_Draw+0x194>
		DrawDot(lx, cy, r, col);
 80017a4:	8a7a      	ldrh	r2, [r7, #18]
 80017a6:	8bb9      	ldrh	r1, [r7, #28]
 80017a8:	8b78      	ldrh	r0, [r7, #26]
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	f7ff fe91 	bl	80014d2 <DrawDot>
		DrawDot(rx, cy, r, col);
 80017b0:	8a7a      	ldrh	r2, [r7, #18]
 80017b2:	8bb9      	ldrh	r1, [r7, #28]
 80017b4:	8b38      	ldrh	r0, [r7, #24]
 80017b6:	68fb      	ldr	r3, [r7, #12]
 80017b8:	f7ff fe8b 	bl	80014d2 <DrawDot>
	}
}
 80017bc:	bf00      	nop
 80017be:	3720      	adds	r7, #32
 80017c0:	46bd      	mov	sp, r7
 80017c2:	bd80      	pop	{r7, pc}
 80017c4:	ff404040 	.word	0xff404040
 80017c8:	ffd3d3d3 	.word	0xffd3d3d3

080017cc <Dice_UpdateLogic>:

void Dice_UpdateLogic(void *ctx) {
 80017cc:	b590      	push	{r4, r7, lr}
 80017ce:	b089      	sub	sp, #36	@ 0x24
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
	DiceContext_t *data = (DiceContext_t*) ctx;
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	617b      	str	r3, [r7, #20]
	for (int i = 0; i < data->count; i++) {
 80017d8:	2300      	movs	r3, #0
 80017da:	61fb      	str	r3, [r7, #28]
 80017dc:	e08b      	b.n	80018f6 <Dice_UpdateLogic+0x12a>
		if (data->dices[i]->isLocked)
 80017de:	697b      	ldr	r3, [r7, #20]
 80017e0:	681a      	ldr	r2, [r3, #0]
 80017e2:	69fb      	ldr	r3, [r7, #28]
 80017e4:	009b      	lsls	r3, r3, #2
 80017e6:	4413      	add	r3, r2
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	7c5b      	ldrb	r3, [r3, #17]
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d17e      	bne.n	80018ee <Dice_UpdateLogic+0x122>
			continue;

		int32_t jitterX = RNG_GetValue(-6, 6);
 80017f0:	2106      	movs	r1, #6
 80017f2:	f06f 0005 	mvn.w	r0, #5
 80017f6:	f001 fb43 	bl	8002e80 <RNG_GetValue>
 80017fa:	6138      	str	r0, [r7, #16]
		int32_t jitterY = RNG_GetValue(-6, 6);
 80017fc:	2106      	movs	r1, #6
 80017fe:	f06f 0005 	mvn.w	r0, #5
 8001802:	f001 fb3d 	bl	8002e80 <RNG_GetValue>
 8001806:	60f8      	str	r0, [r7, #12]

		int16_t newX = data->origX[i] + jitterX;
 8001808:	697b      	ldr	r3, [r7, #20]
 800180a:	689a      	ldr	r2, [r3, #8]
 800180c:	69fb      	ldr	r3, [r7, #28]
 800180e:	005b      	lsls	r3, r3, #1
 8001810:	4413      	add	r3, r2
 8001812:	881a      	ldrh	r2, [r3, #0]
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	b29b      	uxth	r3, r3
 8001818:	4413      	add	r3, r2
 800181a:	b29b      	uxth	r3, r3
 800181c:	837b      	strh	r3, [r7, #26]
		int16_t newY = data->origY[i] + jitterY;
 800181e:	697b      	ldr	r3, [r7, #20]
 8001820:	68da      	ldr	r2, [r3, #12]
 8001822:	69fb      	ldr	r3, [r7, #28]
 8001824:	005b      	lsls	r3, r3, #1
 8001826:	4413      	add	r3, r2
 8001828:	881a      	ldrh	r2, [r3, #0]
 800182a:	68fb      	ldr	r3, [r7, #12]
 800182c:	b29b      	uxth	r3, r3
 800182e:	4413      	add	r3, r2
 8001830:	b29b      	uxth	r3, r3
 8001832:	833b      	strh	r3, [r7, #24]

		if (newX < 0)
 8001834:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8001838:	2b00      	cmp	r3, #0
 800183a:	da01      	bge.n	8001840 <Dice_UpdateLogic+0x74>
			newX = 0;
 800183c:	2300      	movs	r3, #0
 800183e:	837b      	strh	r3, [r7, #26]
		if (newY < 0)
 8001840:	f9b7 3018 	ldrsh.w	r3, [r7, #24]
 8001844:	2b00      	cmp	r3, #0
 8001846:	da01      	bge.n	800184c <Dice_UpdateLogic+0x80>
			newY = 0;
 8001848:	2300      	movs	r3, #0
 800184a:	833b      	strh	r3, [r7, #24]

		if (newX > 240 - data->dices[i]->size)
 800184c:	f9b7 201a 	ldrsh.w	r2, [r7, #26]
 8001850:	697b      	ldr	r3, [r7, #20]
 8001852:	6819      	ldr	r1, [r3, #0]
 8001854:	69fb      	ldr	r3, [r7, #28]
 8001856:	009b      	lsls	r3, r3, #2
 8001858:	440b      	add	r3, r1
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	889b      	ldrh	r3, [r3, #4]
 800185e:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001862:	429a      	cmp	r2, r3
 8001864:	dd0a      	ble.n	800187c <Dice_UpdateLogic+0xb0>
			newX = 240 - data->dices[i]->size;
 8001866:	697b      	ldr	r3, [r7, #20]
 8001868:	681a      	ldr	r2, [r3, #0]
 800186a:	69fb      	ldr	r3, [r7, #28]
 800186c:	009b      	lsls	r3, r3, #2
 800186e:	4413      	add	r3, r2
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	889b      	ldrh	r3, [r3, #4]
 8001874:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001878:	b29b      	uxth	r3, r3
 800187a:	837b      	strh	r3, [r7, #26]
		if (newY > 320 - data->dices[i]->size)
 800187c:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8001880:	697b      	ldr	r3, [r7, #20]
 8001882:	6819      	ldr	r1, [r3, #0]
 8001884:	69fb      	ldr	r3, [r7, #28]
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	440b      	add	r3, r1
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	889b      	ldrh	r3, [r3, #4]
 800188e:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8001892:	429a      	cmp	r2, r3
 8001894:	dd0a      	ble.n	80018ac <Dice_UpdateLogic+0xe0>
			newY = 320 - data->dices[i]->size;
 8001896:	697b      	ldr	r3, [r7, #20]
 8001898:	681a      	ldr	r2, [r3, #0]
 800189a:	69fb      	ldr	r3, [r7, #28]
 800189c:	009b      	lsls	r3, r3, #2
 800189e:	4413      	add	r3, r2
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	889b      	ldrh	r3, [r3, #4]
 80018a4:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 80018a8:	b29b      	uxth	r3, r3
 80018aa:	833b      	strh	r3, [r7, #24]

		data->dices[i]->x = newX;
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	681a      	ldr	r2, [r3, #0]
 80018b0:	69fb      	ldr	r3, [r7, #28]
 80018b2:	009b      	lsls	r3, r3, #2
 80018b4:	4413      	add	r3, r2
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	8b7a      	ldrh	r2, [r7, #26]
 80018ba:	801a      	strh	r2, [r3, #0]
		data->dices[i]->y = newY;
 80018bc:	697b      	ldr	r3, [r7, #20]
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	69fb      	ldr	r3, [r7, #28]
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	8b3a      	ldrh	r2, [r7, #24]
 80018ca:	805a      	strh	r2, [r3, #2]

		Dice_SetValue(data->dices[i], RNG_GetValue(1, 6));
 80018cc:	697b      	ldr	r3, [r7, #20]
 80018ce:	681a      	ldr	r2, [r3, #0]
 80018d0:	69fb      	ldr	r3, [r7, #28]
 80018d2:	009b      	lsls	r3, r3, #2
 80018d4:	4413      	add	r3, r2
 80018d6:	681c      	ldr	r4, [r3, #0]
 80018d8:	2106      	movs	r1, #6
 80018da:	2001      	movs	r0, #1
 80018dc:	f001 fad0 	bl	8002e80 <RNG_GetValue>
 80018e0:	4603      	mov	r3, r0
 80018e2:	b2db      	uxtb	r3, r3
 80018e4:	4619      	mov	r1, r3
 80018e6:	4620      	mov	r0, r4
 80018e8:	f7ff fdde 	bl	80014a8 <Dice_SetValue>
 80018ec:	e000      	b.n	80018f0 <Dice_UpdateLogic+0x124>
			continue;
 80018ee:	bf00      	nop
	for (int i = 0; i < data->count; i++) {
 80018f0:	69fb      	ldr	r3, [r7, #28]
 80018f2:	3301      	adds	r3, #1
 80018f4:	61fb      	str	r3, [r7, #28]
 80018f6:	697b      	ldr	r3, [r7, #20]
 80018f8:	791b      	ldrb	r3, [r3, #4]
 80018fa:	461a      	mov	r2, r3
 80018fc:	69fb      	ldr	r3, [r7, #28]
 80018fe:	4293      	cmp	r3, r2
 8001900:	f6ff af6d 	blt.w	80017de <Dice_UpdateLogic+0x12>
	}

//	if (_audioState == AUDIO_IDLE) {
//	    Audio_PlayTone(550 + RNG_GetValue(-50, 50), 20);
//	}
}
 8001904:	bf00      	nop
 8001906:	bf00      	nop
 8001908:	3724      	adds	r7, #36	@ 0x24
 800190a:	46bd      	mov	sp, r7
 800190c:	bd90      	pop	{r4, r7, pc}

0800190e <Dice_DrawLogic>:

void Dice_DrawLogic(void *ctx) {
 800190e:	b580      	push	{r7, lr}
 8001910:	b084      	sub	sp, #16
 8001912:	af00      	add	r7, sp, #0
 8001914:	6078      	str	r0, [r7, #4]
	DiceContext_t *data = (DiceContext_t*) ctx;
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < data->count; i++) {
 800191a:	2300      	movs	r3, #0
 800191c:	60fb      	str	r3, [r7, #12]
 800191e:	e014      	b.n	800194a <Dice_DrawLogic+0x3c>
		//HAL_DMA2D_PollForTransfer(&hdma2d, 10);
		Dice_Draw(data->dices[i]);
 8001920:	68bb      	ldr	r3, [r7, #8]
 8001922:	681a      	ldr	r2, [r3, #0]
 8001924:	68fb      	ldr	r3, [r7, #12]
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	4413      	add	r3, r2
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff fe7b 	bl	8001628 <Dice_Draw>
		Dice_Draw(data->dices[i]);
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	681a      	ldr	r2, [r3, #0]
 8001936:	68fb      	ldr	r3, [r7, #12]
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	4413      	add	r3, r2
 800193c:	681b      	ldr	r3, [r3, #0]
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff fe72 	bl	8001628 <Dice_Draw>
	for (int i = 0; i < data->count; i++) {
 8001944:	68fb      	ldr	r3, [r7, #12]
 8001946:	3301      	adds	r3, #1
 8001948:	60fb      	str	r3, [r7, #12]
 800194a:	68bb      	ldr	r3, [r7, #8]
 800194c:	791b      	ldrb	r3, [r3, #4]
 800194e:	461a      	mov	r2, r3
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	4293      	cmp	r3, r2
 8001954:	dbe4      	blt.n	8001920 <Dice_DrawLogic+0x12>
	}
}
 8001956:	bf00      	nop
 8001958:	bf00      	nop
 800195a:	3710      	adds	r7, #16
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}

08001960 <Dice_RestoreOrigin>:

void Dice_RestoreOrigin(void *ctx) {
 8001960:	b480      	push	{r7}
 8001962:	b085      	sub	sp, #20
 8001964:	af00      	add	r7, sp, #0
 8001966:	6078      	str	r0, [r7, #4]
	DiceContext_t *data = (DiceContext_t*) ctx;
 8001968:	687b      	ldr	r3, [r7, #4]
 800196a:	60bb      	str	r3, [r7, #8]
	for (int i = 0; i < data->count; i++) {
 800196c:	2300      	movs	r3, #0
 800196e:	60fb      	str	r3, [r7, #12]
 8001970:	e01c      	b.n	80019ac <Dice_RestoreOrigin+0x4c>
		data->dices[i]->x = data->origX[i];
 8001972:	68bb      	ldr	r3, [r7, #8]
 8001974:	689a      	ldr	r2, [r3, #8]
 8001976:	68fb      	ldr	r3, [r7, #12]
 8001978:	005b      	lsls	r3, r3, #1
 800197a:	441a      	add	r2, r3
 800197c:	68bb      	ldr	r3, [r7, #8]
 800197e:	6819      	ldr	r1, [r3, #0]
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	009b      	lsls	r3, r3, #2
 8001984:	440b      	add	r3, r1
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	8812      	ldrh	r2, [r2, #0]
 800198a:	801a      	strh	r2, [r3, #0]
		data->dices[i]->y = data->origY[i];
 800198c:	68bb      	ldr	r3, [r7, #8]
 800198e:	68da      	ldr	r2, [r3, #12]
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	005b      	lsls	r3, r3, #1
 8001994:	441a      	add	r2, r3
 8001996:	68bb      	ldr	r3, [r7, #8]
 8001998:	6819      	ldr	r1, [r3, #0]
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	009b      	lsls	r3, r3, #2
 800199e:	440b      	add	r3, r1
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	8812      	ldrh	r2, [r2, #0]
 80019a4:	805a      	strh	r2, [r3, #2]
	for (int i = 0; i < data->count; i++) {
 80019a6:	68fb      	ldr	r3, [r7, #12]
 80019a8:	3301      	adds	r3, #1
 80019aa:	60fb      	str	r3, [r7, #12]
 80019ac:	68bb      	ldr	r3, [r7, #8]
 80019ae:	791b      	ldrb	r3, [r3, #4]
 80019b0:	461a      	mov	r2, r3
 80019b2:	68fb      	ldr	r3, [r7, #12]
 80019b4:	4293      	cmp	r3, r2
 80019b6:	dbdc      	blt.n	8001972 <Dice_RestoreOrigin+0x12>
	}
}
 80019b8:	bf00      	nop
 80019ba:	bf00      	nop
 80019bc:	3714      	adds	r7, #20
 80019be:	46bd      	mov	sp, r7
 80019c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019c4:	4770      	bx	lr
	...

080019c8 <Dice_CalculateScore>:

ScoreResult_t Dice_CalculateScore(void *ctx) {
 80019c8:	b480      	push	{r7}
 80019ca:	b08f      	sub	sp, #60	@ 0x3c
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	6078      	str	r0, [r7, #4]
 80019d0:	6039      	str	r1, [r7, #0]
	DiceContext_t *data = (DiceContext_t*) ctx;
 80019d2:	683b      	ldr	r3, [r7, #0]
 80019d4:	61bb      	str	r3, [r7, #24]
	uint8_t counts[7] = { 0 };
 80019d6:	f107 0310 	add.w	r3, r7, #16
 80019da:	2200      	movs	r2, #0
 80019dc:	601a      	str	r2, [r3, #0]
 80019de:	f8c3 2003 	str.w	r2, [r3, #3]
	uint32_t totalSum = 0;
 80019e2:	2300      	movs	r3, #0
 80019e4:	637b      	str	r3, [r7, #52]	@ 0x34
	ScoreResult_t result = { 0, "NONE" };
 80019e6:	2300      	movs	r3, #0
 80019e8:	60bb      	str	r3, [r7, #8]
 80019ea:	4b6f      	ldr	r3, [pc, #444]	@ (8001ba8 <Dice_CalculateScore+0x1e0>)
 80019ec:	60fb      	str	r3, [r7, #12]

	for (int i = 0; i < data->count; i++) {
 80019ee:	2300      	movs	r3, #0
 80019f0:	633b      	str	r3, [r7, #48]	@ 0x30
 80019f2:	e020      	b.n	8001a36 <Dice_CalculateScore+0x6e>
		uint8_t val = data->dices[i]->value;
 80019f4:	69bb      	ldr	r3, [r7, #24]
 80019f6:	681a      	ldr	r2, [r3, #0]
 80019f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80019fa:	009b      	lsls	r3, r3, #2
 80019fc:	4413      	add	r3, r2
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	7c1b      	ldrb	r3, [r3, #16]
 8001a02:	75fb      	strb	r3, [r7, #23]
		if (val >= 1 && val <= 6) {
 8001a04:	7dfb      	ldrb	r3, [r7, #23]
 8001a06:	2b00      	cmp	r3, #0
 8001a08:	d00e      	beq.n	8001a28 <Dice_CalculateScore+0x60>
 8001a0a:	7dfb      	ldrb	r3, [r7, #23]
 8001a0c:	2b06      	cmp	r3, #6
 8001a0e:	d80b      	bhi.n	8001a28 <Dice_CalculateScore+0x60>
			counts[val]++;
 8001a10:	7dfb      	ldrb	r3, [r7, #23]
 8001a12:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8001a16:	443a      	add	r2, r7
 8001a18:	f812 2c28 	ldrb.w	r2, [r2, #-40]
 8001a1c:	3201      	adds	r2, #1
 8001a1e:	b2d2      	uxtb	r2, r2
 8001a20:	3338      	adds	r3, #56	@ 0x38
 8001a22:	443b      	add	r3, r7
 8001a24:	f803 2c28 	strb.w	r2, [r3, #-40]
		}
		totalSum += val;
 8001a28:	7dfb      	ldrb	r3, [r7, #23]
 8001a2a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001a2c:	4413      	add	r3, r2
 8001a2e:	637b      	str	r3, [r7, #52]	@ 0x34
	for (int i = 0; i < data->count; i++) {
 8001a30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a32:	3301      	adds	r3, #1
 8001a34:	633b      	str	r3, [r7, #48]	@ 0x30
 8001a36:	69bb      	ldr	r3, [r7, #24]
 8001a38:	791b      	ldrb	r3, [r3, #4]
 8001a3a:	461a      	mov	r2, r3
 8001a3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001a3e:	4293      	cmp	r3, r2
 8001a40:	dbd8      	blt.n	80019f4 <Dice_CalculateScore+0x2c>
	}

	for (int i = 1; i <= 6; i++) {
 8001a42:	2301      	movs	r3, #1
 8001a44:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a46:	e016      	b.n	8001a76 <Dice_CalculateScore+0xae>
		if (counts[i] == 5) {
 8001a48:	f107 0210 	add.w	r2, r7, #16
 8001a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a4e:	4413      	add	r3, r2
 8001a50:	781b      	ldrb	r3, [r3, #0]
 8001a52:	2b05      	cmp	r3, #5
 8001a54:	d10c      	bne.n	8001a70 <Dice_CalculateScore+0xa8>
			result.points = SCORE_YAHTZEE;
 8001a56:	2332      	movs	r3, #50	@ 0x32
 8001a58:	60bb      	str	r3, [r7, #8]
			result.name = "GENERAL";
 8001a5a:	4b54      	ldr	r3, [pc, #336]	@ (8001bac <Dice_CalculateScore+0x1e4>)
 8001a5c:	60fb      	str	r3, [r7, #12]
			return result;
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	461a      	mov	r2, r3
 8001a62:	f107 0308 	add.w	r3, r7, #8
 8001a66:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001a6a:	e882 0003 	stmia.w	r2, {r0, r1}
 8001a6e:	e094      	b.n	8001b9a <Dice_CalculateScore+0x1d2>
	for (int i = 1; i <= 6; i++) {
 8001a70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a72:	3301      	adds	r3, #1
 8001a74:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001a76:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001a78:	2b06      	cmp	r3, #6
 8001a7a:	dde5      	ble.n	8001a48 <Dice_CalculateScore+0x80>
		}
	}

	uint8_t hasThree = 0, hasTwo = 0;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8001a82:	2300      	movs	r3, #0
 8001a84:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	for (int i = 1; i <= 6; i++) {
 8001a88:	2301      	movs	r3, #1
 8001a8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8001a8c:	e016      	b.n	8001abc <Dice_CalculateScore+0xf4>
		if (counts[i] == 3)
 8001a8e:	f107 0210 	add.w	r2, r7, #16
 8001a92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001a94:	4413      	add	r3, r2
 8001a96:	781b      	ldrb	r3, [r3, #0]
 8001a98:	2b03      	cmp	r3, #3
 8001a9a:	d102      	bne.n	8001aa2 <Dice_CalculateScore+0xda>
			hasThree = 1;
 8001a9c:	2301      	movs	r3, #1
 8001a9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
		if (counts[i] == 2)
 8001aa2:	f107 0210 	add.w	r2, r7, #16
 8001aa6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001aa8:	4413      	add	r3, r2
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d102      	bne.n	8001ab6 <Dice_CalculateScore+0xee>
			hasTwo = 1;
 8001ab0:	2301      	movs	r3, #1
 8001ab2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
	for (int i = 1; i <= 6; i++) {
 8001ab6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ab8:	3301      	adds	r3, #1
 8001aba:	627b      	str	r3, [r7, #36]	@ 0x24
 8001abc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001abe:	2b06      	cmp	r3, #6
 8001ac0:	dde5      	ble.n	8001a8e <Dice_CalculateScore+0xc6>
	}
	if (hasThree && hasTwo) {
 8001ac2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d010      	beq.n	8001aec <Dice_CalculateScore+0x124>
 8001aca:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d00c      	beq.n	8001aec <Dice_CalculateScore+0x124>
		result.points = SCORE_FULL;
 8001ad2:	2319      	movs	r3, #25
 8001ad4:	60bb      	str	r3, [r7, #8]
		result.name = "FULL";
 8001ad6:	4b36      	ldr	r3, [pc, #216]	@ (8001bb0 <Dice_CalculateScore+0x1e8>)
 8001ad8:	60fb      	str	r3, [r7, #12]
		return result;
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	461a      	mov	r2, r3
 8001ade:	f107 0308 	add.w	r3, r7, #8
 8001ae2:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001ae6:	e882 0003 	stmia.w	r2, {r0, r1}
 8001aea:	e056      	b.n	8001b9a <Dice_CalculateScore+0x1d2>
	}

	uint8_t consecutive = 0;
 8001aec:	2300      	movs	r3, #0
 8001aee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	uint8_t maxConsecutive = 0;
 8001af2:	2300      	movs	r3, #0
 8001af4:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
	for (int i = 1; i <= 6; i++) {
 8001af8:	2301      	movs	r3, #1
 8001afa:	61fb      	str	r3, [r7, #28]
 8001afc:	e01c      	b.n	8001b38 <Dice_CalculateScore+0x170>
		if (counts[i] > 0) {
 8001afe:	f107 0210 	add.w	r2, r7, #16
 8001b02:	69fb      	ldr	r3, [r7, #28]
 8001b04:	4413      	add	r3, r2
 8001b06:	781b      	ldrb	r3, [r3, #0]
 8001b08:	2b00      	cmp	r3, #0
 8001b0a:	d00f      	beq.n	8001b2c <Dice_CalculateScore+0x164>
			consecutive++;
 8001b0c:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001b10:	3301      	adds	r3, #1
 8001b12:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
			if (consecutive > maxConsecutive)
 8001b16:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8001b1a:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001b1e:	429a      	cmp	r2, r3
 8001b20:	d907      	bls.n	8001b32 <Dice_CalculateScore+0x16a>
				maxConsecutive = consecutive;
 8001b22:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8001b26:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8001b2a:	e002      	b.n	8001b32 <Dice_CalculateScore+0x16a>
		} else {
			consecutive = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
	for (int i = 1; i <= 6; i++) {
 8001b32:	69fb      	ldr	r3, [r7, #28]
 8001b34:	3301      	adds	r3, #1
 8001b36:	61fb      	str	r3, [r7, #28]
 8001b38:	69fb      	ldr	r3, [r7, #28]
 8001b3a:	2b06      	cmp	r3, #6
 8001b3c:	dddf      	ble.n	8001afe <Dice_CalculateScore+0x136>
		}
	}

	if (maxConsecutive == 5) {
 8001b3e:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001b42:	2b05      	cmp	r3, #5
 8001b44:	d10c      	bne.n	8001b60 <Dice_CalculateScore+0x198>
		result.points = SCORE_LARGE_S;
 8001b46:	2328      	movs	r3, #40	@ 0x28
 8001b48:	60bb      	str	r3, [r7, #8]
		result.name = "BIG STREET";
 8001b4a:	4b1a      	ldr	r3, [pc, #104]	@ (8001bb4 <Dice_CalculateScore+0x1ec>)
 8001b4c:	60fb      	str	r3, [r7, #12]
		return result;
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	461a      	mov	r2, r3
 8001b52:	f107 0308 	add.w	r3, r7, #8
 8001b56:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001b5a:	e882 0003 	stmia.w	r2, {r0, r1}
 8001b5e:	e01c      	b.n	8001b9a <Dice_CalculateScore+0x1d2>
	}
	if (maxConsecutive == 4) {
 8001b60:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 8001b64:	2b04      	cmp	r3, #4
 8001b66:	d10c      	bne.n	8001b82 <Dice_CalculateScore+0x1ba>
		result.points = SCORE_SMALL_S;
 8001b68:	231e      	movs	r3, #30
 8001b6a:	60bb      	str	r3, [r7, #8]
		result.name = "SMALL STREET";
 8001b6c:	4b12      	ldr	r3, [pc, #72]	@ (8001bb8 <Dice_CalculateScore+0x1f0>)
 8001b6e:	60fb      	str	r3, [r7, #12]
		return result;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	461a      	mov	r2, r3
 8001b74:	f107 0308 	add.w	r3, r7, #8
 8001b78:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001b7c:	e882 0003 	stmia.w	r2, {r0, r1}
 8001b80:	e00b      	b.n	8001b9a <Dice_CalculateScore+0x1d2>
	}

	result.points = totalSum;
 8001b82:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001b84:	60bb      	str	r3, [r7, #8]
	result.name = "SUM";
 8001b86:	4b0d      	ldr	r3, [pc, #52]	@ (8001bbc <Dice_CalculateScore+0x1f4>)
 8001b88:	60fb      	str	r3, [r7, #12]
	return result;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	461a      	mov	r2, r3
 8001b8e:	f107 0308 	add.w	r3, r7, #8
 8001b92:	e893 0003 	ldmia.w	r3, {r0, r1}
 8001b96:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8001b9a:	6878      	ldr	r0, [r7, #4]
 8001b9c:	373c      	adds	r7, #60	@ 0x3c
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
 8001ba6:	bf00      	nop
 8001ba8:	0800daa4 	.word	0x0800daa4
 8001bac:	0800daac 	.word	0x0800daac
 8001bb0:	0800dab4 	.word	0x0800dab4
 8001bb4:	0800dabc 	.word	0x0800dabc
 8001bb8:	0800dac8 	.word	0x0800dac8
 8001bbc:	0800dad8 	.word	0x0800dad8

08001bc0 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001bc0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bc4:	b0e0      	sub	sp, #384	@ 0x180
 8001bc6:	af02      	add	r7, sp, #8
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001bc8:	f003 fea8 	bl	800591c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001bcc:	f000 fcf6 	bl	80025bc <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001bd0:	f001 f892 	bl	8002cf8 <MX_GPIO_Init>
	MX_RNG_Init();
 8001bd4:	f000 ff1a 	bl	8002a0c <MX_RNG_Init>
	MX_DMA2D_Init();
 8001bd8:	f000 fdee 	bl	80027b8 <MX_DMA2D_Init>
	MX_FMC_Init();
 8001bdc:	f001 f83e 	bl	8002c5c <MX_FMC_Init>
	MX_I2C3_Init();
 8001be0:	f000 fe1c 	bl	800281c <MX_I2C3_Init>
	MX_LTDC_Init();
 8001be4:	f000 fe5a 	bl	800289c <MX_LTDC_Init>
	MX_SPI5_Init();
 8001be8:	f000 ff7e 	bl	8002ae8 <MX_SPI5_Init>
	MX_ADC1_Init();
 8001bec:	f000 fd54 	bl	8002698 <MX_ADC1_Init>
	MX_CRC_Init();
 8001bf0:	f000 fda4 	bl	800273c <MX_CRC_Init>
	MX_DAC_Init();
 8001bf4:	f000 fdb6 	bl	8002764 <MX_DAC_Init>
	MX_RTC_Init();
 8001bf8:	f000 ff1c 	bl	8002a34 <MX_RTC_Init>
	MX_TIM1_Init();
 8001bfc:	f000 ffaa 	bl	8002b54 <MX_TIM1_Init>
	/* USER CODE BEGIN 2 */
	// Time initialization
	RTC_SetTime(0, 0, 0);
 8001c00:	2200      	movs	r2, #0
 8001c02:	2100      	movs	r1, #0
 8001c04:	2000      	movs	r0, #0
 8001c06:	f001 f95f 	bl	8002ec8 <RTC_SetTime>
	RTC_SetDate(0, 0, 0, 0);
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	2100      	movs	r1, #0
 8001c10:	2000      	movs	r0, #0
 8001c12:	f001 f981 	bl	8002f18 <RTC_SetDate>

	//Video and Audio initialization
	Video_Init();
 8001c16:	f7ff f9b9 	bl	8000f8c <Video_Init>
	Audio_Init(&htim1, TIM_CHANNEL_2);
 8001c1a:	2104      	movs	r1, #4
 8001c1c:	4879      	ldr	r0, [pc, #484]	@ (8001e04 <main+0x244>)
 8001c1e:	f7ff fa6d 	bl	80010fc <Audio_Init>

	// Dice initialization
	const uint16_t count = 5;
 8001c22:	2305      	movs	r3, #5
 8001c24:	f8a7 3136 	strh.w	r3, [r7, #310]	@ 0x136
	const uint16_t diceSize = 60;
 8001c28:	233c      	movs	r3, #60	@ 0x3c
 8001c2a:	f8a7 3134 	strh.w	r3, [r7, #308]	@ 0x134

	Dice_t *diceArray[count];
 8001c2e:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001c32:	3b01      	subs	r3, #1
 8001c34:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
 8001c38:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	613b      	str	r3, [r7, #16]
 8001c40:	617a      	str	r2, [r7, #20]
 8001c42:	f04f 0200 	mov.w	r2, #0
 8001c46:	f04f 0300 	mov.w	r3, #0
 8001c4a:	6979      	ldr	r1, [r7, #20]
 8001c4c:	014b      	lsls	r3, r1, #5
 8001c4e:	6939      	ldr	r1, [r7, #16]
 8001c50:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 8001c54:	6939      	ldr	r1, [r7, #16]
 8001c56:	014a      	lsls	r2, r1, #5
 8001c58:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	60bb      	str	r3, [r7, #8]
 8001c60:	60fa      	str	r2, [r7, #12]
 8001c62:	f04f 0200 	mov.w	r2, #0
 8001c66:	f04f 0300 	mov.w	r3, #0
 8001c6a:	68f9      	ldr	r1, [r7, #12]
 8001c6c:	014b      	lsls	r3, r1, #5
 8001c6e:	68b9      	ldr	r1, [r7, #8]
 8001c70:	ea43 63d1 	orr.w	r3, r3, r1, lsr #27
 8001c74:	68b9      	ldr	r1, [r7, #8]
 8001c76:	014a      	lsls	r2, r1, #5
 8001c78:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	3307      	adds	r3, #7
 8001c80:	08db      	lsrs	r3, r3, #3
 8001c82:	00db      	lsls	r3, r3, #3
 8001c84:	ebad 0d03 	sub.w	sp, sp, r3
 8001c88:	ab02      	add	r3, sp, #8
 8001c8a:	3303      	adds	r3, #3
 8001c8c:	089b      	lsrs	r3, r3, #2
 8001c8e:	009b      	lsls	r3, r3, #2
 8001c90:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
	uint16_t originsX[count];
 8001c94:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001c98:	3b01      	subs	r3, #1
 8001c9a:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 8001c9e:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001ca2:	2200      	movs	r2, #0
 8001ca4:	603b      	str	r3, [r7, #0]
 8001ca6:	607a      	str	r2, [r7, #4]
 8001ca8:	f04f 0200 	mov.w	r2, #0
 8001cac:	f04f 0300 	mov.w	r3, #0
 8001cb0:	6879      	ldr	r1, [r7, #4]
 8001cb2:	010b      	lsls	r3, r1, #4
 8001cb4:	6839      	ldr	r1, [r7, #0]
 8001cb6:	ea43 7311 	orr.w	r3, r3, r1, lsr #28
 8001cba:	6839      	ldr	r1, [r7, #0]
 8001cbc:	010a      	lsls	r2, r1, #4
 8001cbe:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	469a      	mov	sl, r3
 8001cc6:	4693      	mov	fp, r2
 8001cc8:	f04f 0200 	mov.w	r2, #0
 8001ccc:	f04f 0300 	mov.w	r3, #0
 8001cd0:	ea4f 130b 	mov.w	r3, fp, lsl #4
 8001cd4:	ea43 731a 	orr.w	r3, r3, sl, lsr #28
 8001cd8:	ea4f 120a 	mov.w	r2, sl, lsl #4
 8001cdc:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001ce0:	005b      	lsls	r3, r3, #1
 8001ce2:	3307      	adds	r3, #7
 8001ce4:	08db      	lsrs	r3, r3, #3
 8001ce6:	00db      	lsls	r3, r3, #3
 8001ce8:	ebad 0d03 	sub.w	sp, sp, r3
 8001cec:	ab02      	add	r3, sp, #8
 8001cee:	3301      	adds	r3, #1
 8001cf0:	085b      	lsrs	r3, r3, #1
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
	uint16_t originsY[count];
 8001cf8:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001cfc:	3b01      	subs	r3, #1
 8001cfe:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 8001d02:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001d06:	2200      	movs	r2, #0
 8001d08:	4698      	mov	r8, r3
 8001d0a:	4691      	mov	r9, r2
 8001d0c:	f04f 0200 	mov.w	r2, #0
 8001d10:	f04f 0300 	mov.w	r3, #0
 8001d14:	ea4f 1309 	mov.w	r3, r9, lsl #4
 8001d18:	ea43 7318 	orr.w	r3, r3, r8, lsr #28
 8001d1c:	ea4f 1208 	mov.w	r2, r8, lsl #4
 8001d20:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001d24:	2200      	movs	r2, #0
 8001d26:	461c      	mov	r4, r3
 8001d28:	4615      	mov	r5, r2
 8001d2a:	f04f 0200 	mov.w	r2, #0
 8001d2e:	f04f 0300 	mov.w	r3, #0
 8001d32:	012b      	lsls	r3, r5, #4
 8001d34:	ea43 7314 	orr.w	r3, r3, r4, lsr #28
 8001d38:	0122      	lsls	r2, r4, #4
 8001d3a:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001d3e:	005b      	lsls	r3, r3, #1
 8001d40:	3307      	adds	r3, #7
 8001d42:	08db      	lsrs	r3, r3, #3
 8001d44:	00db      	lsls	r3, r3, #3
 8001d46:	ebad 0d03 	sub.w	sp, sp, r3
 8001d4a:	ab02      	add	r3, sp, #8
 8001d4c:	3301      	adds	r3, #1
 8001d4e:	085b      	lsrs	r3, r3, #1
 8001d50:	005b      	lsls	r3, r3, #1
 8001d52:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c

	static Dice_t diceObjects[5];
	for (int i = 0; i < count; i++) {
 8001d56:	2300      	movs	r3, #0
 8001d58:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8001d5c:	e08d      	b.n	8001e7a <main+0x2ba>
		diceArray[i] = &diceObjects[i];
 8001d5e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001d62:	4613      	mov	r3, r2
 8001d64:	009b      	lsls	r3, r3, #2
 8001d66:	4413      	add	r3, r2
 8001d68:	009b      	lsls	r3, r3, #2
 8001d6a:	4a27      	ldr	r2, [pc, #156]	@ (8001e08 <main+0x248>)
 8001d6c:	1899      	adds	r1, r3, r2
 8001d6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001d72:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001d76:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

		if (i == 0 || i == 1) {
 8001d7a:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d003      	beq.n	8001d8a <main+0x1ca>
 8001d82:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001d86:	2b01      	cmp	r3, #1
 8001d88:	d114      	bne.n	8001db4 <main+0x1f4>
			originsY[i] = 70;
 8001d8a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001d8e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001d92:	2146      	movs	r1, #70	@ 0x46
 8001d94:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			originsX[i] = (i == 0) ? 40 : 140;
 8001d98:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <main+0x1e4>
 8001da0:	2128      	movs	r1, #40	@ 0x28
 8001da2:	e000      	b.n	8001da6 <main+0x1e6>
 8001da4:	218c      	movs	r1, #140	@ 0x8c
 8001da6:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001daa:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001dae:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8001db2:	e032      	b.n	8001e1a <main+0x25a>
		} else if (i == 2) {
 8001db4:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001db8:	2b02      	cmp	r3, #2
 8001dba:	d115      	bne.n	8001de8 <main+0x228>
			originsY[i] = 135;
 8001dbc:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001dc0:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001dc4:	2187      	movs	r1, #135	@ 0x87
 8001dc6:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			originsX[i] = (240 - diceSize) / 2;
 8001dca:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8001dce:	f1c3 03f0 	rsb	r3, r3, #240	@ 0xf0
 8001dd2:	0fda      	lsrs	r2, r3, #31
 8001dd4:	4413      	add	r3, r2
 8001dd6:	105b      	asrs	r3, r3, #1
 8001dd8:	b299      	uxth	r1, r3
 8001dda:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001dde:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001de2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 8001de6:	e018      	b.n	8001e1a <main+0x25a>
		} else {
			originsY[i] = 200;
 8001de8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001dec:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001df0:	21c8      	movs	r1, #200	@ 0xc8
 8001df2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			originsX[i] = (i == 3) ? 40 : 140;
 8001df6:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001dfa:	2b03      	cmp	r3, #3
 8001dfc:	d106      	bne.n	8001e0c <main+0x24c>
 8001dfe:	2128      	movs	r1, #40	@ 0x28
 8001e00:	e005      	b.n	8001e0e <main+0x24e>
 8001e02:	bf00      	nop
 8001e04:	20000498 	.word	0x20000498
 8001e08:	20000518 	.word	0x20000518
 8001e0c:	218c      	movs	r1, #140	@ 0x8c
 8001e0e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001e12:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001e16:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
		}

		Dice_Init(diceArray[i], originsX[i], originsY[i], diceSize,
 8001e1a:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e1e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001e22:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8001e26:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001e2a:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001e2e:	f833 1012 	ldrh.w	r1, [r3, r2, lsl #1]
 8001e32:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001e36:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001e3a:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8001e3e:	f8b7 3134 	ldrh.w	r3, [r7, #308]	@ 0x134
 8001e42:	4cd5      	ldr	r4, [pc, #852]	@ (8002198 <main+0x5d8>)
 8001e44:	9401      	str	r4, [sp, #4]
 8001e46:	f04f 34ff 	mov.w	r4, #4294967295
 8001e4a:	9400      	str	r4, [sp, #0]
 8001e4c:	f7ff fafa 	bl	8001444 <Dice_Init>
		LCD_COLOR_WHITE, LCD_COLOR_RED);
		Dice_SetValue(diceArray[i], RNG_GetValue(1, 6));
 8001e50:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e54:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001e58:	f853 4022 	ldr.w	r4, [r3, r2, lsl #2]
 8001e5c:	2106      	movs	r1, #6
 8001e5e:	2001      	movs	r0, #1
 8001e60:	f001 f80e 	bl	8002e80 <RNG_GetValue>
 8001e64:	4603      	mov	r3, r0
 8001e66:	b2db      	uxtb	r3, r3
 8001e68:	4619      	mov	r1, r3
 8001e6a:	4620      	mov	r0, r4
 8001e6c:	f7ff fb1c 	bl	80014a8 <Dice_SetValue>
	for (int i = 0; i < count; i++) {
 8001e70:	f8d7 3174 	ldr.w	r3, [r7, #372]	@ 0x174
 8001e74:	3301      	adds	r3, #1
 8001e76:	f8c7 3174 	str.w	r3, [r7, #372]	@ 0x174
 8001e7a:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001e7e:	f8d7 2174 	ldr.w	r2, [r7, #372]	@ 0x174
 8001e82:	429a      	cmp	r2, r3
 8001e84:	f6ff af6b 	blt.w	8001d5e <main+0x19e>
	}

	DiceContext_t diceCtx;
	diceCtx.dices = diceArray;
 8001e88:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8001e8c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
	diceCtx.count = count;
 8001e90:	f8b7 3136 	ldrh.w	r3, [r7, #310]	@ 0x136
 8001e94:	b2db      	uxtb	r3, r3
 8001e96:	f887 30fc 	strb.w	r3, [r7, #252]	@ 0xfc
	diceCtx.origX = originsX;
 8001e9a:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8001e9e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
	diceCtx.origY = originsY;
 8001ea2:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 8001ea6:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

	// Score initialization
	ScoreResult_t res = Dice_CalculateScore(&diceCtx);
 8001eaa:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8001eae:	f107 02f8 	add.w	r2, r7, #248	@ 0xf8
 8001eb2:	4611      	mov	r1, r2
 8001eb4:	4618      	mov	r0, r3
 8001eb6:	f7ff fd87 	bl	80019c8 <Dice_CalculateScore>
	Score_LoadFromBackup();
 8001eba:	f001 f8d9 	bl	8003070 <Score_LoadFromBackup>
	if (!IsHighScoreValid()) {
 8001ebe:	f001 f8a1 	bl	8003004 <IsHighScoreValid>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	2b00      	cmp	r3, #0
 8001ec6:	d105      	bne.n	8001ed4 <main+0x314>
		UpdateHighScore(0, 0);
 8001ec8:	2100      	movs	r1, #0
 8001eca:	2000      	movs	r0, #0
 8001ecc:	f001 f87a 	bl	8002fc4 <UpdateHighScore>
		Score_SaveToBackup();
 8001ed0:	f001 f8b0 	bl	8003034 <Score_SaveToBackup>
	}

	uint32_t highScore = 0;
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
	uint32_t maxTurns = g_HighScoreProtected.maxTurns;
 8001eda:	4bb0      	ldr	r3, [pc, #704]	@ (800219c <main+0x5dc>)
 8001edc:	685b      	ldr	r3, [r3, #4]
 8001ede:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
	uint32_t currentTurns = 0;
 8001ee2:	2300      	movs	r3, #0
 8001ee4:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
	uint32_t currentScore = 0;
 8001ee8:	2300      	movs	r3, #0
 8001eea:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
	char turnsBuffer[32];
	char currentBuffer[32];
	char combinationBuffer[32];

	//Reroll mechanism
	uint8_t selectedDiceIndex = 0;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
	uint8_t lastPotPercent = 0;
 8001ef4:	2300      	movs	r3, #0
 8001ef6:	f887 3162 	strb.w	r3, [r7, #354]	@ 0x162
	uint32_t lastActivityTick = 0;
 8001efa:	2300      	movs	r3, #0
 8001efc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
	uint8_t isSelectionActive = 0;
 8001f00:	2300      	movs	r3, #0
 8001f02:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b

	//Audio test
	//Audio_PlayTone(NOTE_D4, 10);
	uint32_t lastRTCUpdate = 0;
 8001f06:	2300      	movs	r3, #0
 8001f08:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154

	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	state = GAME_START;
 8001f0c:	4ba4      	ldr	r3, [pc, #656]	@ (80021a0 <main+0x5e0>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	701a      	strb	r2, [r3, #0]
	int8_t lives = 3;
 8001f12:	2303      	movs	r3, #3
 8001f14:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
	uint8_t scoringProcessed = 0;
 8001f18:	2300      	movs	r3, #0
 8001f1a:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

	uint32_t btnPressStart = 0;
 8001f1e:	2300      	movs	r3, #0
 8001f20:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
	uint8_t btnState = 0;
 8001f24:	2300      	movs	r3, #0
 8001f26:	f887 314b 	strb.w	r3, [r7, #331]	@ 0x14b
	const uint32_t LONG_PRESS_MS = 800;
 8001f2a:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8001f2e:	f8c7 3118 	str.w	r3, [r7, #280]	@ 0x118

	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		uint32_t currentTick = HAL_GetTick();
 8001f32:	f003 fd59 	bl	80059e8 <HAL_GetTick>
 8001f36:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
		uint8_t currentPotPercent = ADC_GetPercentage();
 8001f3a:	f7ff f80b 	bl	8000f54 <ADC_GetPercentage>
 8001f3e:	4603      	mov	r3, r0
 8001f40:	f887 3113 	strb.w	r3, [r7, #275]	@ 0x113
		uint8_t needsRedraw = 0;
 8001f44:	2300      	movs	r3, #0
 8001f46:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a

		sprintf(highBuffer, "BEST: %lu", highScore);
 8001f4a:	f107 03bc 	add.w	r3, r7, #188	@ 0xbc
 8001f4e:	f8d7 2170 	ldr.w	r2, [r7, #368]	@ 0x170
 8001f52:	4994      	ldr	r1, [pc, #592]	@ (80021a4 <main+0x5e4>)
 8001f54:	4618      	mov	r0, r3
 8001f56:	f009 fc63 	bl	800b820 <siprintf>
		sprintf(currentBuffer, "SCORE: %lu", currentScore);
 8001f5a:	f107 037c 	add.w	r3, r7, #124	@ 0x7c
 8001f5e:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8001f62:	4991      	ldr	r1, [pc, #580]	@ (80021a8 <main+0x5e8>)
 8001f64:	4618      	mov	r0, r3
 8001f66:	f009 fc5b 	bl	800b820 <siprintf>
		sprintf(combinationBuffer, "COMBO: %s", res.name);
 8001f6a:	f8d7 20f4 	ldr.w	r2, [r7, #244]	@ 0xf4
 8001f6e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001f72:	498e      	ldr	r1, [pc, #568]	@ (80021ac <main+0x5ec>)
 8001f74:	4618      	mov	r0, r3
 8001f76:	f009 fc53 	bl	800b820 <siprintf>
		sprintf(turnsBuffer, "%lu/%lu", currentTurns, maxTurns);
 8001f7a:	f107 009c 	add.w	r0, r7, #156	@ 0x9c
 8001f7e:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 8001f82:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8001f86:	498a      	ldr	r1, [pc, #552]	@ (80021b0 <main+0x5f0>)
 8001f88:	f009 fc4a 	bl	800b820 <siprintf>
		RTC_GetTimeStr(timeBuffer);
 8001f8c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001f90:	4618      	mov	r0, r3
 8001f92:	f000 ffe7 	bl	8002f64 <RTC_GetTimeStr>

		if (state
				== SELECTING&& abs((int) currentPotPercent - (int) lastPotPercent) > ADC_THRESHOLD) {
 8001f96:	4b82      	ldr	r3, [pc, #520]	@ (80021a0 <main+0x5e0>)
 8001f98:	781b      	ldrb	r3, [r3, #0]
		if (state
 8001f9a:	2b02      	cmp	r3, #2
 8001f9c:	d126      	bne.n	8001fec <main+0x42c>
				== SELECTING&& abs((int) currentPotPercent - (int) lastPotPercent) > ADC_THRESHOLD) {
 8001f9e:	f897 2113 	ldrb.w	r2, [r7, #275]	@ 0x113
 8001fa2:	f897 3162 	ldrb.w	r3, [r7, #354]	@ 0x162
 8001fa6:	1ad3      	subs	r3, r2, r3
 8001fa8:	2b00      	cmp	r3, #0
 8001faa:	bfb8      	it	lt
 8001fac:	425b      	neglt	r3, r3
 8001fae:	2b05      	cmp	r3, #5
 8001fb0:	dd1c      	ble.n	8001fec <main+0x42c>
			isSelectionActive = 1;
 8001fb2:	2301      	movs	r3, #1
 8001fb4:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
			lastActivityTick = currentTick;
 8001fb8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8001fbc:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
			lastPotPercent = currentPotPercent;
 8001fc0:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8001fc4:	f887 3162 	strb.w	r3, [r7, #354]	@ 0x162

			selectedDiceIndex =
 8001fc8:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8001fcc:	2b63      	cmp	r3, #99	@ 0x63
 8001fce:	d807      	bhi.n	8001fe0 <main+0x420>
 8001fd0:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8001fd4:	4a77      	ldr	r2, [pc, #476]	@ (80021b4 <main+0x5f4>)
 8001fd6:	fba2 2303 	umull	r2, r3, r2, r3
 8001fda:	091b      	lsrs	r3, r3, #4
 8001fdc:	b2db      	uxtb	r3, r3
 8001fde:	e000      	b.n	8001fe2 <main+0x422>
 8001fe0:	2304      	movs	r3, #4
 8001fe2:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
					(currentPotPercent >= 100) ? 4 : (currentPotPercent / 20);

			needsRedraw = 1;
 8001fe6:	2301      	movs	r3, #1
 8001fe8:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a
		}

		if (currentTick - lastRTCUpdate >= 1000) {
 8001fec:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8001ff0:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 8001ff4:	1ad3      	subs	r3, r2, r3
 8001ff6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8001ffa:	d30b      	bcc.n	8002014 <main+0x454>
			RTC_GetTimeStr(timeBuffer);
 8001ffc:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8002000:	4618      	mov	r0, r3
 8002002:	f000 ffaf 	bl	8002f64 <RTC_GetTimeStr>
			lastRTCUpdate = currentTick;
 8002006:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800200a:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
			needsRedraw = 1;
 800200e:	2301      	movs	r3, #1
 8002010:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a
		}

		if (isSelectionActive
 8002014:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 8002018:	2b00      	cmp	r3, #0
 800201a:	d00e      	beq.n	800203a <main+0x47a>
				&& (currentTick - lastActivityTick > SELECTION_TIMEOUT)) {
 800201c:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 8002020:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 8002024:	1ad3      	subs	r3, r2, r3
 8002026:	f241 3288 	movw	r2, #5000	@ 0x1388
 800202a:	4293      	cmp	r3, r2
 800202c:	d905      	bls.n	800203a <main+0x47a>
			isSelectionActive = 0;
 800202e:	2300      	movs	r3, #0
 8002030:	f887 315b 	strb.w	r3, [r7, #347]	@ 0x15b
			needsRedraw = 1;
 8002034:	2301      	movs	r3, #1
 8002036:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a
		}

		if (_audioState == AUDIO_IDLE && g_StartRoll == 0) {
 800203a:	4b5f      	ldr	r3, [pc, #380]	@ (80021b8 <main+0x5f8>)
 800203c:	781b      	ldrb	r3, [r3, #0]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d108      	bne.n	8002054 <main+0x494>
 8002042:	4b5e      	ldr	r3, [pc, #376]	@ (80021bc <main+0x5fc>)
 8002044:	781b      	ldrb	r3, [r3, #0]
 8002046:	b2db      	uxtb	r3, r3
 8002048:	2b00      	cmp	r3, #0
 800204a:	d103      	bne.n	8002054 <main+0x494>
			Audio_Play(startMelody, sizeof(startMelody) / sizeof(uint32_t));
 800204c:	2120      	movs	r1, #32
 800204e:	485c      	ldr	r0, [pc, #368]	@ (80021c0 <main+0x600>)
 8002050:	f7ff f98a 	bl	8001368 <Audio_Play>
		}

		switch (state) {
 8002054:	4b52      	ldr	r3, [pc, #328]	@ (80021a0 <main+0x5e0>)
 8002056:	781b      	ldrb	r3, [r3, #0]
 8002058:	2b04      	cmp	r3, #4
 800205a:	f200 8222 	bhi.w	80024a2 <main+0x8e2>
 800205e:	a201      	add	r2, pc, #4	@ (adr r2, 8002064 <main+0x4a4>)
 8002060:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002064:	08002079 	.word	0x08002079
 8002068:	0800209f 	.word	0x0800209f
 800206c:	0800212b 	.word	0x0800212b
 8002070:	0800223f 	.word	0x0800223f
 8002074:	08002343 	.word	0x08002343
		case GAME_START:
			if (g_StartRoll) {
 8002078:	4b50      	ldr	r3, [pc, #320]	@ (80021bc <main+0x5fc>)
 800207a:	781b      	ldrb	r3, [r3, #0]
 800207c:	b2db      	uxtb	r3, r3
 800207e:	2b00      	cmp	r3, #0
 8002080:	f000 81fa 	beq.w	8002478 <main+0x8b8>
				g_StartRoll = 0;
 8002084:	4b4d      	ldr	r3, [pc, #308]	@ (80021bc <main+0x5fc>)
 8002086:	2200      	movs	r2, #0
 8002088:	701a      	strb	r2, [r3, #0]
				lives = 3;
 800208a:	2303      	movs	r3, #3
 800208c:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153

				state = FIRST_ROLL;
 8002090:	4b43      	ldr	r3, [pc, #268]	@ (80021a0 <main+0x5e0>)
 8002092:	2201      	movs	r2, #1
 8002094:	701a      	strb	r2, [r3, #0]
				needsRedraw = 1;
 8002096:	2301      	movs	r3, #1
 8002098:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a
			}
			break;
 800209c:	e1ec      	b.n	8002478 <main+0x8b8>

		case FIRST_ROLL:
			for (int i = 0; i < 5; i++)
 800209e:	2300      	movs	r3, #0
 80020a0:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80020a4:	e00c      	b.n	80020c0 <main+0x500>
				diceArray[i]->isLocked = 0;
 80020a6:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80020aa:	f8d7 2144 	ldr.w	r2, [r7, #324]	@ 0x144
 80020ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020b2:	2200      	movs	r2, #0
 80020b4:	745a      	strb	r2, [r3, #17]
			for (int i = 0; i < 5; i++)
 80020b6:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80020ba:	3301      	adds	r3, #1
 80020bc:	f8c7 3144 	str.w	r3, [r7, #324]	@ 0x144
 80020c0:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80020c4:	2b04      	cmp	r3, #4
 80020c6:	ddee      	ble.n	80020a6 <main+0x4e6>

			Audio_Play(rollMelody, sizeof(rollMelody) / sizeof(uint32_t));
 80020c8:	2124      	movs	r1, #36	@ 0x24
 80020ca:	483e      	ldr	r0, [pc, #248]	@ (80021c4 <main+0x604>)
 80020cc:	f7ff f94c 	bl	8001368 <Audio_Play>
			Anim_Run(15, &diceCtx, Dice_UpdateLogic, Dice_DrawLogic);
 80020d0:	f107 01f8 	add.w	r1, r7, #248	@ 0xf8
 80020d4:	4b3c      	ldr	r3, [pc, #240]	@ (80021c8 <main+0x608>)
 80020d6:	4a3d      	ldr	r2, [pc, #244]	@ (80021cc <main+0x60c>)
 80020d8:	200f      	movs	r0, #15
 80020da:	f7fe ffd7 	bl	800108c <Anim_Run>
			Dice_RestoreOrigin(&diceCtx);
 80020de:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 80020e2:	4618      	mov	r0, r3
 80020e4:	f7ff fc3c 	bl	8001960 <Dice_RestoreOrigin>

			res = Dice_CalculateScore(&diceCtx);
 80020e8:	f107 0318 	add.w	r3, r7, #24
 80020ec:	f107 02f8 	add.w	r2, r7, #248	@ 0xf8
 80020f0:	4611      	mov	r1, r2
 80020f2:	4618      	mov	r0, r3
 80020f4:	f7ff fc68 	bl	80019c8 <Dice_CalculateScore>
 80020f8:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80020fc:	f5a3 72b0 	sub.w	r2, r3, #352	@ 0x160
 8002100:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8002104:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002108:	e883 0003 	stmia.w	r3, {r0, r1}
			currentScore = res.points;
 800210c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8002110:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164

			lastActivityTick = HAL_GetTick();
 8002114:	f003 fc68 	bl	80059e8 <HAL_GetTick>
 8002118:	f8c7 015c 	str.w	r0, [r7, #348]	@ 0x15c
			state = SELECTING;
 800211c:	4b20      	ldr	r3, [pc, #128]	@ (80021a0 <main+0x5e0>)
 800211e:	2202      	movs	r2, #2
 8002120:	701a      	strb	r2, [r3, #0]
			needsRedraw = 1;
 8002122:	2301      	movs	r3, #1
 8002124:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a
			break;
 8002128:	e1bb      	b.n	80024a2 <main+0x8e2>

		case SELECTING:
			int newIndex =
					(currentPotPercent >= 100) ? 4 : (currentPotPercent / 20);
 800212a:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 800212e:	2b63      	cmp	r3, #99	@ 0x63
 8002130:	d807      	bhi.n	8002142 <main+0x582>
 8002132:	f897 3113 	ldrb.w	r3, [r7, #275]	@ 0x113
 8002136:	4a1f      	ldr	r2, [pc, #124]	@ (80021b4 <main+0x5f4>)
 8002138:	fba2 2303 	umull	r2, r3, r2, r3
 800213c:	091b      	lsrs	r3, r3, #4
 800213e:	b2db      	uxtb	r3, r3
 8002140:	e000      	b.n	8002144 <main+0x584>
 8002142:	2304      	movs	r3, #4
			int newIndex =
 8002144:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
			if (newIndex != selectedDiceIndex) {
 8002148:	f897 3163 	ldrb.w	r3, [r7, #355]	@ 0x163
 800214c:	f8d7 210c 	ldr.w	r2, [r7, #268]	@ 0x10c
 8002150:	429a      	cmp	r2, r3
 8002152:	d00a      	beq.n	800216a <main+0x5aa>
				selectedDiceIndex = newIndex;
 8002154:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8002158:	f887 3163 	strb.w	r3, [r7, #355]	@ 0x163
				lastActivityTick = currentTick;
 800215c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002160:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
				needsRedraw = 1;
 8002164:	2301      	movs	r3, #1
 8002166:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a
			}

			g_StartRoll = 0;
 800216a:	4b14      	ldr	r3, [pc, #80]	@ (80021bc <main+0x5fc>)
 800216c:	2200      	movs	r2, #0
 800216e:	701a      	strb	r2, [r3, #0]

			if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_0) == GPIO_PIN_SET) {
 8002170:	2101      	movs	r1, #1
 8002172:	4817      	ldr	r0, [pc, #92]	@ (80021d0 <main+0x610>)
 8002174:	f005 f956 	bl	8007424 <HAL_GPIO_ReadPin>
 8002178:	4603      	mov	r3, r0
 800217a:	2b01      	cmp	r3, #1
 800217c:	d140      	bne.n	8002200 <main+0x640>
				if (btnState == 0) {
 800217e:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 8002182:	2b00      	cmp	r3, #0
 8002184:	d126      	bne.n	80021d4 <main+0x614>
					btnState = 1;
 8002186:	2301      	movs	r3, #1
 8002188:	f887 314b 	strb.w	r3, [r7, #331]	@ 0x14b
					btnPressStart = currentTick;
 800218c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8002190:	f8c7 314c 	str.w	r3, [r7, #332]	@ 0x14c
					needsRedraw = 1;
				}
				btnState = 0;
			}

			break;
 8002194:	e172      	b.n	800247c <main+0x8bc>
 8002196:	bf00      	nop
 8002198:	ffff0000 	.word	0xffff0000
 800219c:	20000580 	.word	0x20000580
 80021a0:	20000515 	.word	0x20000515
 80021a4:	0800dadc 	.word	0x0800dadc
 80021a8:	0800dae8 	.word	0x0800dae8
 80021ac:	0800daf4 	.word	0x0800daf4
 80021b0:	0800db00 	.word	0x0800db00
 80021b4:	cccccccd 	.word	0xcccccccd
 80021b8:	2000026c 	.word	0x2000026c
 80021bc:	20000514 	.word	0x20000514
 80021c0:	0800db18 	.word	0x0800db18
 80021c4:	0800db98 	.word	0x0800db98
 80021c8:	0800190f 	.word	0x0800190f
 80021cc:	080017cd 	.word	0x080017cd
 80021d0:	40020000 	.word	0x40020000
				} else if (btnState == 1) {
 80021d4:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 80021d8:	2b01      	cmp	r3, #1
 80021da:	f040 814f 	bne.w	800247c <main+0x8bc>
					if ((currentTick - btnPressStart) > LONG_PRESS_MS) {
 80021de:	f8d7 2114 	ldr.w	r2, [r7, #276]	@ 0x114
 80021e2:	f8d7 314c 	ldr.w	r3, [r7, #332]	@ 0x14c
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 80021ec:	429a      	cmp	r2, r3
 80021ee:	f080 8145 	bcs.w	800247c <main+0x8bc>
						state = REROLL;
 80021f2:	4ba3      	ldr	r3, [pc, #652]	@ (8002480 <main+0x8c0>)
 80021f4:	2203      	movs	r2, #3
 80021f6:	701a      	strb	r2, [r3, #0]
						btnState = 2;
 80021f8:	2302      	movs	r3, #2
 80021fa:	f887 314b 	strb.w	r3, [r7, #331]	@ 0x14b
			break;
 80021fe:	e13d      	b.n	800247c <main+0x8bc>
				if (btnState == 1) {
 8002200:	f897 314b 	ldrb.w	r3, [r7, #331]	@ 0x14b
 8002204:	2b01      	cmp	r3, #1
 8002206:	d116      	bne.n	8002236 <main+0x676>
							!diceArray[selectedDiceIndex]->isLocked;
 8002208:	f897 2163 	ldrb.w	r2, [r7, #355]	@ 0x163
 800220c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002214:	7c5b      	ldrb	r3, [r3, #17]
 8002216:	2b00      	cmp	r3, #0
 8002218:	bf0c      	ite	eq
 800221a:	2301      	moveq	r3, #1
 800221c:	2300      	movne	r3, #0
 800221e:	b2d9      	uxtb	r1, r3
					diceArray[selectedDiceIndex]->isLocked =
 8002220:	f897 2163 	ldrb.w	r2, [r7, #355]	@ 0x163
 8002224:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002228:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
							!diceArray[selectedDiceIndex]->isLocked;
 800222c:	460a      	mov	r2, r1
					diceArray[selectedDiceIndex]->isLocked =
 800222e:	745a      	strb	r2, [r3, #17]
					needsRedraw = 1;
 8002230:	2301      	movs	r3, #1
 8002232:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a
				btnState = 0;
 8002236:	2300      	movs	r3, #0
 8002238:	f887 314b 	strb.w	r3, [r7, #331]	@ 0x14b
			break;
 800223c:	e11e      	b.n	800247c <main+0x8bc>

		case REROLL:
			Dice_t *rerollArray[5];
			uint16_t rerollOrigX[5];
			uint16_t rerollOrigY[5];
			uint8_t rerollCount = 0;
 800223e:	2300      	movs	r3, #0
 8002240:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143

			for (int i = 0; i < 5; i++) {
 8002244:	2300      	movs	r3, #0
 8002246:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 800224a:	e03c      	b.n	80022c6 <main+0x706>
				if (!diceArray[i]->isLocked) {
 800224c:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002250:	f8d7 213c 	ldr.w	r2, [r7, #316]	@ 0x13c
 8002254:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002258:	7c5b      	ldrb	r3, [r3, #17]
 800225a:	2b00      	cmp	r3, #0
 800225c:	d12e      	bne.n	80022bc <main+0x6fc>
					rerollArray[rerollCount] = diceArray[i];
 800225e:	f897 2143 	ldrb.w	r2, [r7, #323]	@ 0x143
 8002262:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8002266:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 800226a:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 800226e:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8002272:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8002276:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
					rerollOrigX[rerollCount] = originsX[i];
 800227a:	f897 2143 	ldrb.w	r2, [r7, #323]	@ 0x143
 800227e:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8002282:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 8002286:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 800228a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800228e:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 8002292:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					rerollOrigY[rerollCount] = originsY[i];
 8002296:	f897 2143 	ldrb.w	r2, [r7, #323]	@ 0x143
 800229a:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 800229e:	f8d7 113c 	ldr.w	r1, [r7, #316]	@ 0x13c
 80022a2:	f833 1011 	ldrh.w	r1, [r3, r1, lsl #1]
 80022a6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80022aa:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 80022ae:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
					rerollCount++;
 80022b2:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80022b6:	3301      	adds	r3, #1
 80022b8:	f887 3143 	strb.w	r3, [r7, #323]	@ 0x143
			for (int i = 0; i < 5; i++) {
 80022bc:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80022c0:	3301      	adds	r3, #1
 80022c2:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
 80022c6:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80022ca:	2b04      	cmp	r3, #4
 80022cc:	ddbe      	ble.n	800224c <main+0x68c>
				}
			}

			if (rerollCount > 0) {
 80022ce:	f897 3143 	ldrb.w	r3, [r7, #323]	@ 0x143
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d02b      	beq.n	800232e <main+0x76e>
				DiceContext_t rerollCtx =
 80022d6:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80022da:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80022de:	f107 0248 	add.w	r2, r7, #72	@ 0x48
 80022e2:	601a      	str	r2, [r3, #0]
 80022e4:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80022e8:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80022ec:	f897 2143 	ldrb.w	r2, [r7, #323]	@ 0x143
 80022f0:	711a      	strb	r2, [r3, #4]
 80022f2:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 80022f6:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80022fa:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 80022fe:	609a      	str	r2, [r3, #8]
 8002300:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 8002304:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 8002308:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 800230c:	60da      	str	r2, [r3, #12]
						{ .dices = rerollArray, .count = rerollCount, .origX =
								rerollOrigX, .origY = rerollOrigY };

				Audio_Play(rollMelody, sizeof(rollMelody) / sizeof(uint32_t));
 800230e:	2124      	movs	r1, #36	@ 0x24
 8002310:	485c      	ldr	r0, [pc, #368]	@ (8002484 <main+0x8c4>)
 8002312:	f7ff f829 	bl	8001368 <Audio_Play>
				Anim_Run(20, &rerollCtx, Dice_UpdateLogic, Dice_DrawLogic);
 8002316:	f107 0120 	add.w	r1, r7, #32
 800231a:	4b5b      	ldr	r3, [pc, #364]	@ (8002488 <main+0x8c8>)
 800231c:	4a5b      	ldr	r2, [pc, #364]	@ (800248c <main+0x8cc>)
 800231e:	2014      	movs	r0, #20
 8002320:	f7fe feb4 	bl	800108c <Anim_Run>
				Dice_RestoreOrigin(&rerollCtx);
 8002324:	f107 0320 	add.w	r3, r7, #32
 8002328:	4618      	mov	r0, r3
 800232a:	f7ff fb19 	bl	8001960 <Dice_RestoreOrigin>
			}
			state = SCORING;
 800232e:	4b54      	ldr	r3, [pc, #336]	@ (8002480 <main+0x8c0>)
 8002330:	2204      	movs	r2, #4
 8002332:	701a      	strb	r2, [r3, #0]
			scoringProcessed = 0;
 8002334:	2300      	movs	r3, #0
 8002336:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152
			needsRedraw = 1;
 800233a:	2301      	movs	r3, #1
 800233c:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a
			break;
 8002340:	e0af      	b.n	80024a2 <main+0x8e2>

		case SCORING:
			if (!scoringProcessed) {
 8002342:	f897 3152 	ldrb.w	r3, [r7, #338]	@ 0x152
 8002346:	2b00      	cmp	r3, #0
 8002348:	d176      	bne.n	8002438 <main+0x878>
				res = Dice_CalculateScore(&diceCtx);
 800234a:	f107 0318 	add.w	r3, r7, #24
 800234e:	f107 02f8 	add.w	r2, r7, #248	@ 0xf8
 8002352:	4611      	mov	r1, r2
 8002354:	4618      	mov	r0, r3
 8002356:	f7ff fb37 	bl	80019c8 <Dice_CalculateScore>
 800235a:	f507 73bc 	add.w	r3, r7, #376	@ 0x178
 800235e:	f5a3 72b0 	sub.w	r2, r3, #352	@ 0x160
 8002362:	f107 03f0 	add.w	r3, r7, #240	@ 0xf0
 8002366:	e892 0003 	ldmia.w	r2, {r0, r1}
 800236a:	e883 0003 	stmia.w	r3, {r0, r1}
				needsRedraw = 1;
 800236e:	2301      	movs	r3, #1
 8002370:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a
				scoringProcessed = 1;
 8002374:	2301      	movs	r3, #1
 8002376:	f887 3152 	strb.w	r3, [r7, #338]	@ 0x152

				currentTurns++;
 800237a:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 800237e:	3301      	adds	r3, #1
 8002380:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
				if (currentTurns > maxTurns) {
 8002384:	f8d7 2168 	ldr.w	r2, [r7, #360]	@ 0x168
 8002388:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 800238c:	429a      	cmp	r2, r3
 800238e:	d903      	bls.n	8002398 <main+0x7d8>
					maxTurns = currentTurns;
 8002390:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
 8002394:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
				}

				if (currentScore > highScore) {
 8002398:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 800239c:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 80023a0:	429a      	cmp	r2, r3
 80023a2:	d910      	bls.n	80023c6 <main+0x806>
					highScore = currentScore;
 80023a4:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 80023a8:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
					UpdateHighScore(highScore, maxTurns);
 80023ac:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80023b0:	f8d7 0170 	ldr.w	r0, [r7, #368]	@ 0x170
 80023b4:	f000 fe06 	bl	8002fc4 <UpdateHighScore>
					Score_SaveToBackup();
 80023b8:	f000 fe3c 	bl	8003034 <Score_SaveToBackup>

					Audio_Play(winMelody, sizeof(winMelody) / sizeof(uint32_t));
 80023bc:	2110      	movs	r1, #16
 80023be:	4834      	ldr	r0, [pc, #208]	@ (8002490 <main+0x8d0>)
 80023c0:	f7fe ffd2 	bl	8001368 <Audio_Play>
 80023c4:	e023      	b.n	800240e <main+0x84e>
				} else {
					lives--;
 80023c6:	f997 3153 	ldrsb.w	r3, [r7, #339]	@ 0x153
 80023ca:	b2db      	uxtb	r3, r3
 80023cc:	3b01      	subs	r3, #1
 80023ce:	b2db      	uxtb	r3, r3
 80023d0:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
					if (lives <= 0) {
 80023d4:	f997 3153 	ldrsb.w	r3, [r7, #339]	@ 0x153
 80023d8:	2b00      	cmp	r3, #0
 80023da:	dc11      	bgt.n	8002400 <main+0x840>
						Audio_Play(gameOverMelody,
 80023dc:	211c      	movs	r1, #28
 80023de:	482d      	ldr	r0, [pc, #180]	@ (8002494 <main+0x8d4>)
 80023e0:	f7fe ffc2 	bl	8001368 <Audio_Play>
								sizeof(gameOverMelody) / sizeof(uint32_t));

						highScore = 0;
 80023e4:	2300      	movs	r3, #0
 80023e6:	f8c7 3170 	str.w	r3, [r7, #368]	@ 0x170
						currentTurns = 0;
 80023ea:	2300      	movs	r3, #0
 80023ec:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
						UpdateHighScore(0, maxTurns);
 80023f0:	f8d7 116c 	ldr.w	r1, [r7, #364]	@ 0x16c
 80023f4:	2000      	movs	r0, #0
 80023f6:	f000 fde5 	bl	8002fc4 <UpdateHighScore>
						Score_SaveToBackup();
 80023fa:	f000 fe1b 	bl	8003034 <Score_SaveToBackup>
 80023fe:	e003      	b.n	8002408 <main+0x848>
					} else {
						Audio_Play(loseLifeMelody,
 8002400:	2108      	movs	r1, #8
 8002402:	4825      	ldr	r0, [pc, #148]	@ (8002498 <main+0x8d8>)
 8002404:	f7fe ffb0 	bl	8001368 <Audio_Play>
								sizeof(loseLifeMelody) / sizeof(uint32_t));
					}
					needsRedraw = 1;
 8002408:	2301      	movs	r3, #1
 800240a:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a
				}

				for (int i = 0; i < 5; i++)
 800240e:	2300      	movs	r3, #0
 8002410:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002414:	e00c      	b.n	8002430 <main+0x870>
					diceArray[i]->isLocked = 0;
 8002416:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 800241a:	f8d7 2138 	ldr.w	r2, [r7, #312]	@ 0x138
 800241e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002422:	2200      	movs	r2, #0
 8002424:	745a      	strb	r2, [r3, #17]
				for (int i = 0; i < 5; i++)
 8002426:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 800242a:	3301      	adds	r3, #1
 800242c:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
 8002430:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
 8002434:	2b04      	cmp	r3, #4
 8002436:	ddee      	ble.n	8002416 <main+0x856>
			}

			if (g_StartRoll) {
 8002438:	4b18      	ldr	r3, [pc, #96]	@ (800249c <main+0x8dc>)
 800243a:	781b      	ldrb	r3, [r3, #0]
 800243c:	b2db      	uxtb	r3, r3
 800243e:	2b00      	cmp	r3, #0
 8002440:	d02e      	beq.n	80024a0 <main+0x8e0>
				g_StartRoll = 0;
 8002442:	4b16      	ldr	r3, [pc, #88]	@ (800249c <main+0x8dc>)
 8002444:	2200      	movs	r2, #0
 8002446:	701a      	strb	r2, [r3, #0]

				if (lives <= 0 || currentScore > highScore) {
 8002448:	f997 3153 	ldrsb.w	r3, [r7, #339]	@ 0x153
 800244c:	2b00      	cmp	r3, #0
 800244e:	dd05      	ble.n	800245c <main+0x89c>
 8002450:	f8d7 2164 	ldr.w	r2, [r7, #356]	@ 0x164
 8002454:	f8d7 3170 	ldr.w	r3, [r7, #368]	@ 0x170
 8002458:	429a      	cmp	r2, r3
 800245a:	d906      	bls.n	800246a <main+0x8aa>
					lives = 3;
 800245c:	2303      	movs	r3, #3
 800245e:	f887 3153 	strb.w	r3, [r7, #339]	@ 0x153
					state = GAME_START;
 8002462:	4b07      	ldr	r3, [pc, #28]	@ (8002480 <main+0x8c0>)
 8002464:	2200      	movs	r2, #0
 8002466:	701a      	strb	r2, [r3, #0]
 8002468:	e002      	b.n	8002470 <main+0x8b0>
				} else {
					state = FIRST_ROLL;
 800246a:	4b05      	ldr	r3, [pc, #20]	@ (8002480 <main+0x8c0>)
 800246c:	2201      	movs	r2, #1
 800246e:	701a      	strb	r2, [r3, #0]
				}
				needsRedraw = 1;
 8002470:	2301      	movs	r3, #1
 8002472:	f887 314a 	strb.w	r3, [r7, #330]	@ 0x14a
			}

			break;
 8002476:	e013      	b.n	80024a0 <main+0x8e0>
			break;
 8002478:	bf00      	nop
 800247a:	e012      	b.n	80024a2 <main+0x8e2>
			break;
 800247c:	bf00      	nop
 800247e:	e010      	b.n	80024a2 <main+0x8e2>
 8002480:	20000515 	.word	0x20000515
 8002484:	0800db98 	.word	0x0800db98
 8002488:	0800190f 	.word	0x0800190f
 800248c:	080017cd 	.word	0x080017cd
 8002490:	0800dc48 	.word	0x0800dc48
 8002494:	0800dc88 	.word	0x0800dc88
 8002498:	0800dc28 	.word	0x0800dc28
 800249c:	20000514 	.word	0x20000514
			break;
 80024a0:	bf00      	nop
		}

		if (needsRedraw) {
 80024a2:	f897 314a 	ldrb.w	r3, [r7, #330]	@ 0x14a
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	f43f ad43 	beq.w	8001f32 <main+0x372>
			BSP_LCD_Clear(LCD_COLOR_BLACK);
 80024ac:	f04f 407f 	mov.w	r0, #4278190080	@ 0xff000000
 80024b0:	f002 f852 	bl	8004558 <BSP_LCD_Clear>
			Dice_DrawLogic(&diceCtx);
 80024b4:	f107 03f8 	add.w	r3, r7, #248	@ 0xf8
 80024b8:	4618      	mov	r0, r3
 80024ba:	f7ff fa28 	bl	800190e <Dice_DrawLogic>

			if (isSelectionActive) {
 80024be:	f897 315b 	ldrb.w	r3, [r7, #347]	@ 0x15b
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d020      	beq.n	8002508 <main+0x948>
				Dice_t *sel = diceArray[selectedDiceIndex];
 80024c6:	f897 2163 	ldrb.w	r2, [r7, #355]	@ 0x163
 80024ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 80024ce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80024d2:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
				BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 80024d6:	4833      	ldr	r0, [pc, #204]	@ (80025a4 <main+0x9e4>)
 80024d8:	f001 fff2 	bl	80044c0 <BSP_LCD_SetTextColor>
				BSP_LCD_DrawRect(sel->x - 2, sel->y - 2, sel->size + 4,
 80024dc:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80024e0:	881b      	ldrh	r3, [r3, #0]
 80024e2:	3b02      	subs	r3, #2
 80024e4:	b298      	uxth	r0, r3
 80024e6:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80024ea:	885b      	ldrh	r3, [r3, #2]
 80024ec:	3b02      	subs	r3, #2
 80024ee:	b299      	uxth	r1, r3
 80024f0:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80024f4:	889b      	ldrh	r3, [r3, #4]
 80024f6:	3304      	adds	r3, #4
 80024f8:	b29a      	uxth	r2, r3
						sel->size + 4);
 80024fa:	f8d7 3108 	ldr.w	r3, [r7, #264]	@ 0x108
 80024fe:	889b      	ldrh	r3, [r3, #4]
				BSP_LCD_DrawRect(sel->x - 2, sel->y - 2, sel->size + 4,
 8002500:	3304      	adds	r3, #4
 8002502:	b29b      	uxth	r3, r3
 8002504:	f002 fa9c 	bl	8004a40 <BSP_LCD_DrawRect>
			}

			DrawLifeIndicator(10, 10, lives);
 8002508:	f997 3153 	ldrsb.w	r3, [r7, #339]	@ 0x153
 800250c:	461a      	mov	r2, r3
 800250e:	210a      	movs	r1, #10
 8002510:	200a      	movs	r0, #10
 8002512:	f7fe fff5 	bl	8001500 <DrawLifeIndicator>

			BSP_LCD_SetFont(&Font16);
 8002516:	4824      	ldr	r0, [pc, #144]	@ (80025a8 <main+0x9e8>)
 8002518:	f002 f804 	bl	8004524 <BSP_LCD_SetFont>
			BSP_LCD_SetBackColor(LCD_COLOR_DARKMAGENTA);
 800251c:	4823      	ldr	r0, [pc, #140]	@ (80025ac <main+0x9ec>)
 800251e:	f001 ffe7 	bl	80044f0 <BSP_LCD_SetBackColor>
			BSP_LCD_SetTextColor(LCD_COLOR_YELLOW);
 8002522:	f06f 00ff 	mvn.w	r0, #255	@ 0xff
 8002526:	f001 ffcb 	bl	80044c0 <BSP_LCD_SetTextColor>
			BSP_LCD_DisplayStringAt(0, 10, (uint8_t*) turnsBuffer, RIGHT_MODE);
 800252a:	f107 029c 	add.w	r2, r7, #156	@ 0x9c
 800252e:	2302      	movs	r3, #2
 8002530:	210a      	movs	r1, #10
 8002532:	2000      	movs	r0, #0
 8002534:	f002 f87c 	bl	8004630 <BSP_LCD_DisplayStringAt>
			BSP_LCD_SetBackColor(LCD_COLOR_WHITE);
 8002538:	f04f 30ff 	mov.w	r0, #4294967295
 800253c:	f001 ffd8 	bl	80044f0 <BSP_LCD_SetBackColor>

			BSP_LCD_SetFont(&Font20);
 8002540:	481b      	ldr	r0, [pc, #108]	@ (80025b0 <main+0x9f0>)
 8002542:	f001 ffef 	bl	8004524 <BSP_LCD_SetFont>
			BSP_LCD_SetTextColor(LCD_COLOR_BLUE);
 8002546:	4817      	ldr	r0, [pc, #92]	@ (80025a4 <main+0x9e4>)
 8002548:	f001 ffba 	bl	80044c0 <BSP_LCD_SetTextColor>
			BSP_LCD_DisplayStringAt(0, 10, (uint8_t*) highBuffer, CENTER_MODE);
 800254c:	f107 02bc 	add.w	r2, r7, #188	@ 0xbc
 8002550:	2301      	movs	r3, #1
 8002552:	210a      	movs	r1, #10
 8002554:	2000      	movs	r0, #0
 8002556:	f002 f86b 	bl	8004630 <BSP_LCD_DisplayStringAt>
			BSP_LCD_DisplayStringAt(0, 35, (uint8_t*) currentBuffer,
 800255a:	f107 027c 	add.w	r2, r7, #124	@ 0x7c
 800255e:	2301      	movs	r3, #1
 8002560:	2123      	movs	r1, #35	@ 0x23
 8002562:	2000      	movs	r0, #0
 8002564:	f002 f864 	bl	8004630 <BSP_LCD_DisplayStringAt>
					CENTER_MODE);
			BSP_LCD_DisplayStringAt(0, 290, (uint8_t*) timeBuffer, CENTER_MODE);
 8002568:	f107 02dc 	add.w	r2, r7, #220	@ 0xdc
 800256c:	2301      	movs	r3, #1
 800256e:	f44f 7191 	mov.w	r1, #290	@ 0x122
 8002572:	2000      	movs	r0, #0
 8002574:	f002 f85c 	bl	8004630 <BSP_LCD_DisplayStringAt>

			if (state == SCORING) {
 8002578:	4b0e      	ldr	r3, [pc, #56]	@ (80025b4 <main+0x9f4>)
 800257a:	781b      	ldrb	r3, [r3, #0]
 800257c:	2b04      	cmp	r3, #4
 800257e:	d10d      	bne.n	800259c <main+0x9dc>
				BSP_LCD_SetFont(&Font16);
 8002580:	4809      	ldr	r0, [pc, #36]	@ (80025a8 <main+0x9e8>)
 8002582:	f001 ffcf 	bl	8004524 <BSP_LCD_SetFont>
				BSP_LCD_SetTextColor(LCD_COLOR_RED);
 8002586:	480c      	ldr	r0, [pc, #48]	@ (80025b8 <main+0x9f8>)
 8002588:	f001 ff9a 	bl	80044c0 <BSP_LCD_SetTextColor>
				BSP_LCD_DisplayStringAt(0, 270, (uint8_t*) combinationBuffer,
 800258c:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8002590:	2301      	movs	r3, #1
 8002592:	f44f 7187 	mov.w	r1, #270	@ 0x10e
 8002596:	2000      	movs	r0, #0
 8002598:	f002 f84a 	bl	8004630 <BSP_LCD_DisplayStringAt>
						CENTER_MODE);
			}

			SwapBuffers();
 800259c:	f7fe fd26 	bl	8000fec <SwapBuffers>
	while (1) {
 80025a0:	e4c7      	b.n	8001f32 <main+0x372>
 80025a2:	bf00      	nop
 80025a4:	ff0000ff 	.word	0xff0000ff
 80025a8:	20000058 	.word	0x20000058
 80025ac:	ff800080 	.word	0xff800080
 80025b0:	20000050 	.word	0x20000050
 80025b4:	20000515 	.word	0x20000515
 80025b8:	ffff0000 	.word	0xffff0000

080025bc <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80025bc:	b580      	push	{r7, lr}
 80025be:	b094      	sub	sp, #80	@ 0x50
 80025c0:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80025c2:	f107 0320 	add.w	r3, r7, #32
 80025c6:	2230      	movs	r2, #48	@ 0x30
 80025c8:	2100      	movs	r1, #0
 80025ca:	4618      	mov	r0, r3
 80025cc:	f009 f98d 	bl	800b8ea <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80025d0:	f107 030c 	add.w	r3, r7, #12
 80025d4:	2200      	movs	r2, #0
 80025d6:	601a      	str	r2, [r3, #0]
 80025d8:	605a      	str	r2, [r3, #4]
 80025da:	609a      	str	r2, [r3, #8]
 80025dc:	60da      	str	r2, [r3, #12]
 80025de:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80025e0:	2300      	movs	r3, #0
 80025e2:	60bb      	str	r3, [r7, #8]
 80025e4:	4b2a      	ldr	r3, [pc, #168]	@ (8002690 <SystemClock_Config+0xd4>)
 80025e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025e8:	4a29      	ldr	r2, [pc, #164]	@ (8002690 <SystemClock_Config+0xd4>)
 80025ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80025ee:	6413      	str	r3, [r2, #64]	@ 0x40
 80025f0:	4b27      	ldr	r3, [pc, #156]	@ (8002690 <SystemClock_Config+0xd4>)
 80025f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025f4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80025f8:	60bb      	str	r3, [r7, #8]
 80025fa:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80025fc:	2300      	movs	r3, #0
 80025fe:	607b      	str	r3, [r7, #4]
 8002600:	4b24      	ldr	r3, [pc, #144]	@ (8002694 <SystemClock_Config+0xd8>)
 8002602:	681b      	ldr	r3, [r3, #0]
 8002604:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8002608:	4a22      	ldr	r2, [pc, #136]	@ (8002694 <SystemClock_Config+0xd8>)
 800260a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800260e:	6013      	str	r3, [r2, #0]
 8002610:	4b20      	ldr	r3, [pc, #128]	@ (8002694 <SystemClock_Config+0xd8>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8002618:	607b      	str	r3, [r7, #4]
 800261a:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI
 800261c:	2309      	movs	r3, #9
 800261e:	623b      	str	r3, [r7, #32]
			| RCC_OSCILLATORTYPE_HSE;
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002620:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002624:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8002626:	2301      	movs	r3, #1
 8002628:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800262a:	2302      	movs	r3, #2
 800262c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800262e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002632:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 16;
 8002634:	2310      	movs	r3, #16
 8002636:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 8002638:	23b4      	movs	r3, #180	@ 0xb4
 800263a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800263c:	2302      	movs	r3, #2
 800263e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8002640:	2304      	movs	r3, #4
 8002642:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8002644:	f107 0320 	add.w	r3, r7, #32
 8002648:	4618      	mov	r0, r3
 800264a:	f005 fc8b 	bl	8007f64 <HAL_RCC_OscConfig>
 800264e:	4603      	mov	r3, r0
 8002650:	2b00      	cmp	r3, #0
 8002652:	d001      	beq.n	8002658 <SystemClock_Config+0x9c>
		Error_Handler();
 8002654:	f000 fc0e 	bl	8002e74 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8002658:	230f      	movs	r3, #15
 800265a:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800265c:	2302      	movs	r3, #2
 800265e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002660:	2300      	movs	r3, #0
 8002662:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002664:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002668:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800266a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800266e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK) {
 8002670:	f107 030c 	add.w	r3, r7, #12
 8002674:	2101      	movs	r1, #1
 8002676:	4618      	mov	r0, r3
 8002678:	f005 feec 	bl	8008454 <HAL_RCC_ClockConfig>
 800267c:	4603      	mov	r3, r0
 800267e:	2b00      	cmp	r3, #0
 8002680:	d001      	beq.n	8002686 <SystemClock_Config+0xca>
		Error_Handler();
 8002682:	f000 fbf7 	bl	8002e74 <Error_Handler>
	}
}
 8002686:	bf00      	nop
 8002688:	3750      	adds	r7, #80	@ 0x50
 800268a:	46bd      	mov	sp, r7
 800268c:	bd80      	pop	{r7, pc}
 800268e:	bf00      	nop
 8002690:	40023800 	.word	0x40023800
 8002694:	40007000 	.word	0x40007000

08002698 <MX_ADC1_Init>:
/**
 * @brief ADC1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_ADC1_Init(void) {
 8002698:	b580      	push	{r7, lr}
 800269a:	b084      	sub	sp, #16
 800269c:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN ADC1_Init 0 */

	/* USER CODE END ADC1_Init 0 */

	ADC_ChannelConfTypeDef sConfig = { 0 };
 800269e:	463b      	mov	r3, r7
 80026a0:	2200      	movs	r2, #0
 80026a2:	601a      	str	r2, [r3, #0]
 80026a4:	605a      	str	r2, [r3, #4]
 80026a6:	609a      	str	r2, [r3, #8]
 80026a8:	60da      	str	r2, [r3, #12]

	/* USER CODE END ADC1_Init 1 */

	/** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
	 */
	hadc1.Instance = ADC1;
 80026aa:	4b21      	ldr	r3, [pc, #132]	@ (8002730 <MX_ADC1_Init+0x98>)
 80026ac:	4a21      	ldr	r2, [pc, #132]	@ (8002734 <MX_ADC1_Init+0x9c>)
 80026ae:	601a      	str	r2, [r3, #0]
	hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80026b0:	4b1f      	ldr	r3, [pc, #124]	@ (8002730 <MX_ADC1_Init+0x98>)
 80026b2:	2200      	movs	r2, #0
 80026b4:	605a      	str	r2, [r3, #4]
	hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80026b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002730 <MX_ADC1_Init+0x98>)
 80026b8:	2200      	movs	r2, #0
 80026ba:	609a      	str	r2, [r3, #8]
	hadc1.Init.ScanConvMode = DISABLE;
 80026bc:	4b1c      	ldr	r3, [pc, #112]	@ (8002730 <MX_ADC1_Init+0x98>)
 80026be:	2200      	movs	r2, #0
 80026c0:	611a      	str	r2, [r3, #16]
	hadc1.Init.ContinuousConvMode = DISABLE;
 80026c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002730 <MX_ADC1_Init+0x98>)
 80026c4:	2200      	movs	r2, #0
 80026c6:	761a      	strb	r2, [r3, #24]
	hadc1.Init.DiscontinuousConvMode = DISABLE;
 80026c8:	4b19      	ldr	r3, [pc, #100]	@ (8002730 <MX_ADC1_Init+0x98>)
 80026ca:	2200      	movs	r2, #0
 80026cc:	f883 2020 	strb.w	r2, [r3, #32]
	hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80026d0:	4b17      	ldr	r3, [pc, #92]	@ (8002730 <MX_ADC1_Init+0x98>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	62da      	str	r2, [r3, #44]	@ 0x2c
	hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80026d6:	4b16      	ldr	r3, [pc, #88]	@ (8002730 <MX_ADC1_Init+0x98>)
 80026d8:	4a17      	ldr	r2, [pc, #92]	@ (8002738 <MX_ADC1_Init+0xa0>)
 80026da:	629a      	str	r2, [r3, #40]	@ 0x28
	hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80026dc:	4b14      	ldr	r3, [pc, #80]	@ (8002730 <MX_ADC1_Init+0x98>)
 80026de:	2200      	movs	r2, #0
 80026e0:	60da      	str	r2, [r3, #12]
	hadc1.Init.NbrOfConversion = 1;
 80026e2:	4b13      	ldr	r3, [pc, #76]	@ (8002730 <MX_ADC1_Init+0x98>)
 80026e4:	2201      	movs	r2, #1
 80026e6:	61da      	str	r2, [r3, #28]
	hadc1.Init.DMAContinuousRequests = DISABLE;
 80026e8:	4b11      	ldr	r3, [pc, #68]	@ (8002730 <MX_ADC1_Init+0x98>)
 80026ea:	2200      	movs	r2, #0
 80026ec:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
	hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80026f0:	4b0f      	ldr	r3, [pc, #60]	@ (8002730 <MX_ADC1_Init+0x98>)
 80026f2:	2201      	movs	r2, #1
 80026f4:	615a      	str	r2, [r3, #20]
	if (HAL_ADC_Init(&hadc1) != HAL_OK) {
 80026f6:	480e      	ldr	r0, [pc, #56]	@ (8002730 <MX_ADC1_Init+0x98>)
 80026f8:	f003 f9a6 	bl	8005a48 <HAL_ADC_Init>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <MX_ADC1_Init+0x6e>
		Error_Handler();
 8002702:	f000 fbb7 	bl	8002e74 <Error_Handler>
	}

	/** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
	 */
	sConfig.Channel = ADC_CHANNEL_7;
 8002706:	2307      	movs	r3, #7
 8002708:	603b      	str	r3, [r7, #0]
	sConfig.Rank = 1;
 800270a:	2301      	movs	r3, #1
 800270c:	607b      	str	r3, [r7, #4]
	sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800270e:	2300      	movs	r3, #0
 8002710:	60bb      	str	r3, [r7, #8]
	if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) {
 8002712:	463b      	mov	r3, r7
 8002714:	4619      	mov	r1, r3
 8002716:	4806      	ldr	r0, [pc, #24]	@ (8002730 <MX_ADC1_Init+0x98>)
 8002718:	f003 fb78 	bl	8005e0c <HAL_ADC_ConfigChannel>
 800271c:	4603      	mov	r3, r0
 800271e:	2b00      	cmp	r3, #0
 8002720:	d001      	beq.n	8002726 <MX_ADC1_Init+0x8e>
		Error_Handler();
 8002722:	f000 fba7 	bl	8002e74 <Error_Handler>
	}
	/* USER CODE BEGIN ADC1_Init 2 */

	/* USER CODE END ADC1_Init 2 */

}
 8002726:	bf00      	nop
 8002728:	3710      	adds	r7, #16
 800272a:	46bd      	mov	sp, r7
 800272c:	bd80      	pop	{r7, pc}
 800272e:	bf00      	nop
 8002730:	20000270 	.word	0x20000270
 8002734:	40012000 	.word	0x40012000
 8002738:	0f000001 	.word	0x0f000001

0800273c <MX_CRC_Init>:
/**
 * @brief CRC Initialization Function
 * @param None
 * @retval None
 */
static void MX_CRC_Init(void) {
 800273c:	b580      	push	{r7, lr}
 800273e:	af00      	add	r7, sp, #0
	/* USER CODE END CRC_Init 0 */

	/* USER CODE BEGIN CRC_Init 1 */

	/* USER CODE END CRC_Init 1 */
	hcrc.Instance = CRC;
 8002740:	4b06      	ldr	r3, [pc, #24]	@ (800275c <MX_CRC_Init+0x20>)
 8002742:	4a07      	ldr	r2, [pc, #28]	@ (8002760 <MX_CRC_Init+0x24>)
 8002744:	601a      	str	r2, [r3, #0]
	if (HAL_CRC_Init(&hcrc) != HAL_OK) {
 8002746:	4805      	ldr	r0, [pc, #20]	@ (800275c <MX_CRC_Init+0x20>)
 8002748:	f003 fe9f 	bl	800648a <HAL_CRC_Init>
 800274c:	4603      	mov	r3, r0
 800274e:	2b00      	cmp	r3, #0
 8002750:	d001      	beq.n	8002756 <MX_CRC_Init+0x1a>
		Error_Handler();
 8002752:	f000 fb8f 	bl	8002e74 <Error_Handler>
	}
	/* USER CODE BEGIN CRC_Init 2 */

	/* USER CODE END CRC_Init 2 */

}
 8002756:	bf00      	nop
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	200002b8 	.word	0x200002b8
 8002760:	40023000 	.word	0x40023000

08002764 <MX_DAC_Init>:
/**
 * @brief DAC Initialization Function
 * @param None
 * @retval None
 */
static void MX_DAC_Init(void) {
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN DAC_Init 0 */

	/* USER CODE END DAC_Init 0 */

	DAC_ChannelConfTypeDef sConfig = { 0 };
 800276a:	463b      	mov	r3, r7
 800276c:	2200      	movs	r2, #0
 800276e:	601a      	str	r2, [r3, #0]
 8002770:	605a      	str	r2, [r3, #4]

	/* USER CODE END DAC_Init 1 */

	/** DAC Initialization
	 */
	hdac.Instance = DAC;
 8002772:	4b0f      	ldr	r3, [pc, #60]	@ (80027b0 <MX_DAC_Init+0x4c>)
 8002774:	4a0f      	ldr	r2, [pc, #60]	@ (80027b4 <MX_DAC_Init+0x50>)
 8002776:	601a      	str	r2, [r3, #0]
	if (HAL_DAC_Init(&hdac) != HAL_OK) {
 8002778:	480d      	ldr	r0, [pc, #52]	@ (80027b0 <MX_DAC_Init+0x4c>)
 800277a:	f003 fed5 	bl	8006528 <HAL_DAC_Init>
 800277e:	4603      	mov	r3, r0
 8002780:	2b00      	cmp	r3, #0
 8002782:	d001      	beq.n	8002788 <MX_DAC_Init+0x24>
		Error_Handler();
 8002784:	f000 fb76 	bl	8002e74 <Error_Handler>
	}

	/** DAC channel OUT2 config
	 */
	sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002788:	2300      	movs	r3, #0
 800278a:	603b      	str	r3, [r7, #0]
	sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 800278c:	2300      	movs	r3, #0
 800278e:	607b      	str	r3, [r7, #4]
	if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_2) != HAL_OK) {
 8002790:	463b      	mov	r3, r7
 8002792:	2210      	movs	r2, #16
 8002794:	4619      	mov	r1, r3
 8002796:	4806      	ldr	r0, [pc, #24]	@ (80027b0 <MX_DAC_Init+0x4c>)
 8002798:	f003 fee8 	bl	800656c <HAL_DAC_ConfigChannel>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d001      	beq.n	80027a6 <MX_DAC_Init+0x42>
		Error_Handler();
 80027a2:	f000 fb67 	bl	8002e74 <Error_Handler>
	}
	/* USER CODE BEGIN DAC_Init 2 */

	/* USER CODE END DAC_Init 2 */

}
 80027a6:	bf00      	nop
 80027a8:	3708      	adds	r7, #8
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bd80      	pop	{r7, pc}
 80027ae:	bf00      	nop
 80027b0:	200002c0 	.word	0x200002c0
 80027b4:	40007400 	.word	0x40007400

080027b8 <MX_DMA2D_Init>:
/**
 * @brief DMA2D Initialization Function
 * @param None
 * @retval None
 */
static void MX_DMA2D_Init(void) {
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
	/* USER CODE END DMA2D_Init 0 */

	/* USER CODE BEGIN DMA2D_Init 1 */

	/* USER CODE END DMA2D_Init 1 */
	hdma2d.Instance = DMA2D;
 80027bc:	4b15      	ldr	r3, [pc, #84]	@ (8002814 <MX_DMA2D_Init+0x5c>)
 80027be:	4a16      	ldr	r2, [pc, #88]	@ (8002818 <MX_DMA2D_Init+0x60>)
 80027c0:	601a      	str	r2, [r3, #0]
	hdma2d.Init.Mode = DMA2D_M2M;
 80027c2:	4b14      	ldr	r3, [pc, #80]	@ (8002814 <MX_DMA2D_Init+0x5c>)
 80027c4:	2200      	movs	r2, #0
 80027c6:	605a      	str	r2, [r3, #4]
	hdma2d.Init.ColorMode = DMA2D_OUTPUT_ARGB8888;
 80027c8:	4b12      	ldr	r3, [pc, #72]	@ (8002814 <MX_DMA2D_Init+0x5c>)
 80027ca:	2200      	movs	r2, #0
 80027cc:	609a      	str	r2, [r3, #8]
	hdma2d.Init.OutputOffset = 0;
 80027ce:	4b11      	ldr	r3, [pc, #68]	@ (8002814 <MX_DMA2D_Init+0x5c>)
 80027d0:	2200      	movs	r2, #0
 80027d2:	60da      	str	r2, [r3, #12]
	hdma2d.LayerCfg[1].InputOffset = 0;
 80027d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002814 <MX_DMA2D_Init+0x5c>)
 80027d6:	2200      	movs	r2, #0
 80027d8:	629a      	str	r2, [r3, #40]	@ 0x28
	hdma2d.LayerCfg[1].InputColorMode = DMA2D_INPUT_ARGB8888;
 80027da:	4b0e      	ldr	r3, [pc, #56]	@ (8002814 <MX_DMA2D_Init+0x5c>)
 80027dc:	2200      	movs	r2, #0
 80027de:	62da      	str	r2, [r3, #44]	@ 0x2c
	hdma2d.LayerCfg[1].AlphaMode = DMA2D_NO_MODIF_ALPHA;
 80027e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002814 <MX_DMA2D_Init+0x5c>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	631a      	str	r2, [r3, #48]	@ 0x30
	hdma2d.LayerCfg[1].InputAlpha = 0;
 80027e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002814 <MX_DMA2D_Init+0x5c>)
 80027e8:	2200      	movs	r2, #0
 80027ea:	635a      	str	r2, [r3, #52]	@ 0x34
	if (HAL_DMA2D_Init(&hdma2d) != HAL_OK) {
 80027ec:	4809      	ldr	r0, [pc, #36]	@ (8002814 <MX_DMA2D_Init+0x5c>)
 80027ee:	f004 f8d5 	bl	800699c <HAL_DMA2D_Init>
 80027f2:	4603      	mov	r3, r0
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d001      	beq.n	80027fc <MX_DMA2D_Init+0x44>
		Error_Handler();
 80027f8:	f000 fb3c 	bl	8002e74 <Error_Handler>
	}
	if (HAL_DMA2D_ConfigLayer(&hdma2d, 1) != HAL_OK) {
 80027fc:	2101      	movs	r1, #1
 80027fe:	4805      	ldr	r0, [pc, #20]	@ (8002814 <MX_DMA2D_Init+0x5c>)
 8002800:	f004 fa2a 	bl	8006c58 <HAL_DMA2D_ConfigLayer>
 8002804:	4603      	mov	r3, r0
 8002806:	2b00      	cmp	r3, #0
 8002808:	d001      	beq.n	800280e <MX_DMA2D_Init+0x56>
		Error_Handler();
 800280a:	f000 fb33 	bl	8002e74 <Error_Handler>
	}
	/* USER CODE BEGIN DMA2D_Init 2 */

	/* USER CODE END DMA2D_Init 2 */

}
 800280e:	bf00      	nop
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	200002d4 	.word	0x200002d4
 8002818:	4002b000 	.word	0x4002b000

0800281c <MX_I2C3_Init>:
/**
 * @brief I2C3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C3_Init(void) {
 800281c:	b580      	push	{r7, lr}
 800281e:	af00      	add	r7, sp, #0
	/* USER CODE END I2C3_Init 0 */

	/* USER CODE BEGIN I2C3_Init 1 */

	/* USER CODE END I2C3_Init 1 */
	hi2c3.Instance = I2C3;
 8002820:	4b1b      	ldr	r3, [pc, #108]	@ (8002890 <MX_I2C3_Init+0x74>)
 8002822:	4a1c      	ldr	r2, [pc, #112]	@ (8002894 <MX_I2C3_Init+0x78>)
 8002824:	601a      	str	r2, [r3, #0]
	hi2c3.Init.ClockSpeed = 100000;
 8002826:	4b1a      	ldr	r3, [pc, #104]	@ (8002890 <MX_I2C3_Init+0x74>)
 8002828:	4a1b      	ldr	r2, [pc, #108]	@ (8002898 <MX_I2C3_Init+0x7c>)
 800282a:	605a      	str	r2, [r3, #4]
	hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800282c:	4b18      	ldr	r3, [pc, #96]	@ (8002890 <MX_I2C3_Init+0x74>)
 800282e:	2200      	movs	r2, #0
 8002830:	609a      	str	r2, [r3, #8]
	hi2c3.Init.OwnAddress1 = 0;
 8002832:	4b17      	ldr	r3, [pc, #92]	@ (8002890 <MX_I2C3_Init+0x74>)
 8002834:	2200      	movs	r2, #0
 8002836:	60da      	str	r2, [r3, #12]
	hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002838:	4b15      	ldr	r3, [pc, #84]	@ (8002890 <MX_I2C3_Init+0x74>)
 800283a:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800283e:	611a      	str	r2, [r3, #16]
	hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002840:	4b13      	ldr	r3, [pc, #76]	@ (8002890 <MX_I2C3_Init+0x74>)
 8002842:	2200      	movs	r2, #0
 8002844:	615a      	str	r2, [r3, #20]
	hi2c3.Init.OwnAddress2 = 0;
 8002846:	4b12      	ldr	r3, [pc, #72]	@ (8002890 <MX_I2C3_Init+0x74>)
 8002848:	2200      	movs	r2, #0
 800284a:	619a      	str	r2, [r3, #24]
	hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800284c:	4b10      	ldr	r3, [pc, #64]	@ (8002890 <MX_I2C3_Init+0x74>)
 800284e:	2200      	movs	r2, #0
 8002850:	61da      	str	r2, [r3, #28]
	hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002852:	4b0f      	ldr	r3, [pc, #60]	@ (8002890 <MX_I2C3_Init+0x74>)
 8002854:	2200      	movs	r2, #0
 8002856:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c3) != HAL_OK) {
 8002858:	480d      	ldr	r0, [pc, #52]	@ (8002890 <MX_I2C3_Init+0x74>)
 800285a:	f004 fe2d 	bl	80074b8 <HAL_I2C_Init>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d001      	beq.n	8002868 <MX_I2C3_Init+0x4c>
		Error_Handler();
 8002864:	f000 fb06 	bl	8002e74 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE)
 8002868:	2100      	movs	r1, #0
 800286a:	4809      	ldr	r0, [pc, #36]	@ (8002890 <MX_I2C3_Init+0x74>)
 800286c:	f004 ff68 	bl	8007740 <HAL_I2CEx_ConfigAnalogFilter>
 8002870:	4603      	mov	r3, r0
 8002872:	2b00      	cmp	r3, #0
 8002874:	d001      	beq.n	800287a <MX_I2C3_Init+0x5e>
			!= HAL_OK) {
		Error_Handler();
 8002876:	f000 fafd 	bl	8002e74 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK) {
 800287a:	2100      	movs	r1, #0
 800287c:	4804      	ldr	r0, [pc, #16]	@ (8002890 <MX_I2C3_Init+0x74>)
 800287e:	f004 ff9b 	bl	80077b8 <HAL_I2CEx_ConfigDigitalFilter>
 8002882:	4603      	mov	r3, r0
 8002884:	2b00      	cmp	r3, #0
 8002886:	d001      	beq.n	800288c <MX_I2C3_Init+0x70>
		Error_Handler();
 8002888:	f000 faf4 	bl	8002e74 <Error_Handler>
	}
	/* USER CODE BEGIN I2C3_Init 2 */

	/* USER CODE END I2C3_Init 2 */

}
 800288c:	bf00      	nop
 800288e:	bd80      	pop	{r7, pc}
 8002890:	20000314 	.word	0x20000314
 8002894:	40005c00 	.word	0x40005c00
 8002898:	000186a0 	.word	0x000186a0

0800289c <MX_LTDC_Init>:
/**
 * @brief LTDC Initialization Function
 * @param None
 * @retval None
 */
static void MX_LTDC_Init(void) {
 800289c:	b580      	push	{r7, lr}
 800289e:	b09a      	sub	sp, #104	@ 0x68
 80028a0:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN LTDC_Init 0 */

	/* USER CODE END LTDC_Init 0 */

	LTDC_LayerCfgTypeDef pLayerCfg = { 0 };
 80028a2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80028a6:	2234      	movs	r2, #52	@ 0x34
 80028a8:	2100      	movs	r1, #0
 80028aa:	4618      	mov	r0, r3
 80028ac:	f009 f81d 	bl	800b8ea <memset>
	LTDC_LayerCfgTypeDef pLayerCfg1 = { 0 };
 80028b0:	463b      	mov	r3, r7
 80028b2:	2234      	movs	r2, #52	@ 0x34
 80028b4:	2100      	movs	r1, #0
 80028b6:	4618      	mov	r0, r3
 80028b8:	f009 f817 	bl	800b8ea <memset>

	/* USER CODE BEGIN LTDC_Init 1 */

	/* USER CODE END LTDC_Init 1 */
	hltdc.Instance = LTDC;
 80028bc:	4b50      	ldr	r3, [pc, #320]	@ (8002a00 <MX_LTDC_Init+0x164>)
 80028be:	4a51      	ldr	r2, [pc, #324]	@ (8002a04 <MX_LTDC_Init+0x168>)
 80028c0:	601a      	str	r2, [r3, #0]
	hltdc.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80028c2:	4b4f      	ldr	r3, [pc, #316]	@ (8002a00 <MX_LTDC_Init+0x164>)
 80028c4:	2200      	movs	r2, #0
 80028c6:	605a      	str	r2, [r3, #4]
	hltdc.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80028c8:	4b4d      	ldr	r3, [pc, #308]	@ (8002a00 <MX_LTDC_Init+0x164>)
 80028ca:	2200      	movs	r2, #0
 80028cc:	609a      	str	r2, [r3, #8]
	hltdc.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80028ce:	4b4c      	ldr	r3, [pc, #304]	@ (8002a00 <MX_LTDC_Init+0x164>)
 80028d0:	2200      	movs	r2, #0
 80028d2:	60da      	str	r2, [r3, #12]
	hltdc.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80028d4:	4b4a      	ldr	r3, [pc, #296]	@ (8002a00 <MX_LTDC_Init+0x164>)
 80028d6:	2200      	movs	r2, #0
 80028d8:	611a      	str	r2, [r3, #16]
	hltdc.Init.HorizontalSync = 7;
 80028da:	4b49      	ldr	r3, [pc, #292]	@ (8002a00 <MX_LTDC_Init+0x164>)
 80028dc:	2207      	movs	r2, #7
 80028de:	615a      	str	r2, [r3, #20]
	hltdc.Init.VerticalSync = 3;
 80028e0:	4b47      	ldr	r3, [pc, #284]	@ (8002a00 <MX_LTDC_Init+0x164>)
 80028e2:	2203      	movs	r2, #3
 80028e4:	619a      	str	r2, [r3, #24]
	hltdc.Init.AccumulatedHBP = 14;
 80028e6:	4b46      	ldr	r3, [pc, #280]	@ (8002a00 <MX_LTDC_Init+0x164>)
 80028e8:	220e      	movs	r2, #14
 80028ea:	61da      	str	r2, [r3, #28]
	hltdc.Init.AccumulatedVBP = 5;
 80028ec:	4b44      	ldr	r3, [pc, #272]	@ (8002a00 <MX_LTDC_Init+0x164>)
 80028ee:	2205      	movs	r2, #5
 80028f0:	621a      	str	r2, [r3, #32]
	hltdc.Init.AccumulatedActiveW = 254;
 80028f2:	4b43      	ldr	r3, [pc, #268]	@ (8002a00 <MX_LTDC_Init+0x164>)
 80028f4:	22fe      	movs	r2, #254	@ 0xfe
 80028f6:	625a      	str	r2, [r3, #36]	@ 0x24
	hltdc.Init.AccumulatedActiveH = 325;
 80028f8:	4b41      	ldr	r3, [pc, #260]	@ (8002a00 <MX_LTDC_Init+0x164>)
 80028fa:	f240 1245 	movw	r2, #325	@ 0x145
 80028fe:	629a      	str	r2, [r3, #40]	@ 0x28
	hltdc.Init.TotalWidth = 260;
 8002900:	4b3f      	ldr	r3, [pc, #252]	@ (8002a00 <MX_LTDC_Init+0x164>)
 8002902:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002906:	62da      	str	r2, [r3, #44]	@ 0x2c
	hltdc.Init.TotalHeigh = 327;
 8002908:	4b3d      	ldr	r3, [pc, #244]	@ (8002a00 <MX_LTDC_Init+0x164>)
 800290a:	f240 1247 	movw	r2, #327	@ 0x147
 800290e:	631a      	str	r2, [r3, #48]	@ 0x30
	hltdc.Init.Backcolor.Blue = 0;
 8002910:	4b3b      	ldr	r3, [pc, #236]	@ (8002a00 <MX_LTDC_Init+0x164>)
 8002912:	2200      	movs	r2, #0
 8002914:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	hltdc.Init.Backcolor.Green = 0;
 8002918:	4b39      	ldr	r3, [pc, #228]	@ (8002a00 <MX_LTDC_Init+0x164>)
 800291a:	2200      	movs	r2, #0
 800291c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
	hltdc.Init.Backcolor.Red = 0;
 8002920:	4b37      	ldr	r3, [pc, #220]	@ (8002a00 <MX_LTDC_Init+0x164>)
 8002922:	2200      	movs	r2, #0
 8002924:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
	if (HAL_LTDC_Init(&hltdc) != HAL_OK) {
 8002928:	4835      	ldr	r0, [pc, #212]	@ (8002a00 <MX_LTDC_Init+0x164>)
 800292a:	f004 ff84 	bl	8007836 <HAL_LTDC_Init>
 800292e:	4603      	mov	r3, r0
 8002930:	2b00      	cmp	r3, #0
 8002932:	d001      	beq.n	8002938 <MX_LTDC_Init+0x9c>
		Error_Handler();
 8002934:	f000 fa9e 	bl	8002e74 <Error_Handler>
	}
	pLayerCfg.WindowX0 = 0;
 8002938:	2300      	movs	r3, #0
 800293a:	637b      	str	r3, [r7, #52]	@ 0x34
	pLayerCfg.WindowX1 = 240;
 800293c:	23f0      	movs	r3, #240	@ 0xf0
 800293e:	63bb      	str	r3, [r7, #56]	@ 0x38
	pLayerCfg.WindowY0 = 0;
 8002940:	2300      	movs	r3, #0
 8002942:	63fb      	str	r3, [r7, #60]	@ 0x3c
	pLayerCfg.WindowY1 = 320;
 8002944:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002948:	643b      	str	r3, [r7, #64]	@ 0x40
	pLayerCfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 800294a:	2300      	movs	r3, #0
 800294c:	647b      	str	r3, [r7, #68]	@ 0x44
	pLayerCfg.Alpha = 255;
 800294e:	23ff      	movs	r3, #255	@ 0xff
 8002950:	64bb      	str	r3, [r7, #72]	@ 0x48
	pLayerCfg.Alpha0 = 0;
 8002952:	2300      	movs	r3, #0
 8002954:	64fb      	str	r3, [r7, #76]	@ 0x4c
	pLayerCfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 8002956:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800295a:	653b      	str	r3, [r7, #80]	@ 0x50
	pLayerCfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 800295c:	2305      	movs	r3, #5
 800295e:	657b      	str	r3, [r7, #84]	@ 0x54
	pLayerCfg.FBStartAdress = LCD_FRAME_BUFFER;
 8002960:	f04f 4350 	mov.w	r3, #3489660928	@ 0xd0000000
 8002964:	65bb      	str	r3, [r7, #88]	@ 0x58
	pLayerCfg.ImageWidth = 240;
 8002966:	23f0      	movs	r3, #240	@ 0xf0
 8002968:	65fb      	str	r3, [r7, #92]	@ 0x5c
	pLayerCfg.ImageHeight = 320;
 800296a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800296e:	663b      	str	r3, [r7, #96]	@ 0x60
	pLayerCfg.Backcolor.Blue = 0;
 8002970:	2300      	movs	r3, #0
 8002972:	f887 3064 	strb.w	r3, [r7, #100]	@ 0x64
	pLayerCfg.Backcolor.Green = 0;
 8002976:	2300      	movs	r3, #0
 8002978:	f887 3065 	strb.w	r3, [r7, #101]	@ 0x65
	pLayerCfg.Backcolor.Red = 0;
 800297c:	2300      	movs	r3, #0
 800297e:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg, 0) != HAL_OK) {
 8002982:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8002986:	2200      	movs	r2, #0
 8002988:	4619      	mov	r1, r3
 800298a:	481d      	ldr	r0, [pc, #116]	@ (8002a00 <MX_LTDC_Init+0x164>)
 800298c:	f005 f8a8 	bl	8007ae0 <HAL_LTDC_ConfigLayer>
 8002990:	4603      	mov	r3, r0
 8002992:	2b00      	cmp	r3, #0
 8002994:	d001      	beq.n	800299a <MX_LTDC_Init+0xfe>
		Error_Handler();
 8002996:	f000 fa6d 	bl	8002e74 <Error_Handler>
	}
	pLayerCfg1.WindowX0 = 0;
 800299a:	2300      	movs	r3, #0
 800299c:	603b      	str	r3, [r7, #0]
	pLayerCfg1.WindowX1 = 240;
 800299e:	23f0      	movs	r3, #240	@ 0xf0
 80029a0:	607b      	str	r3, [r7, #4]
	pLayerCfg1.WindowY0 = 0;
 80029a2:	2300      	movs	r3, #0
 80029a4:	60bb      	str	r3, [r7, #8]
	pLayerCfg1.WindowY1 = 320;
 80029a6:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80029aa:	60fb      	str	r3, [r7, #12]
	pLayerCfg1.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 80029ac:	2300      	movs	r3, #0
 80029ae:	613b      	str	r3, [r7, #16]
	pLayerCfg1.Alpha = 255;
 80029b0:	23ff      	movs	r3, #255	@ 0xff
 80029b2:	617b      	str	r3, [r7, #20]
	pLayerCfg1.Alpha0 = 0;
 80029b4:	2300      	movs	r3, #0
 80029b6:	61bb      	str	r3, [r7, #24]
	pLayerCfg1.BlendingFactor1 = LTDC_BLENDING_FACTOR1_CA;
 80029b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80029bc:	61fb      	str	r3, [r7, #28]
	pLayerCfg1.BlendingFactor2 = LTDC_BLENDING_FACTOR2_CA;
 80029be:	2305      	movs	r3, #5
 80029c0:	623b      	str	r3, [r7, #32]
	pLayerCfg1.FBStartAdress = LCD_FRAME_BUFFER + (240 * 320 * 4);
 80029c2:	4b11      	ldr	r3, [pc, #68]	@ (8002a08 <MX_LTDC_Init+0x16c>)
 80029c4:	627b      	str	r3, [r7, #36]	@ 0x24
	pLayerCfg1.ImageWidth = 240;
 80029c6:	23f0      	movs	r3, #240	@ 0xf0
 80029c8:	62bb      	str	r3, [r7, #40]	@ 0x28
	pLayerCfg1.ImageHeight = 320;
 80029ca:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80029ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
	pLayerCfg1.Backcolor.Blue = 0;
 80029d0:	2300      	movs	r3, #0
 80029d2:	f887 3030 	strb.w	r3, [r7, #48]	@ 0x30
	pLayerCfg1.Backcolor.Green = 0;
 80029d6:	2300      	movs	r3, #0
 80029d8:	f887 3031 	strb.w	r3, [r7, #49]	@ 0x31
	pLayerCfg1.Backcolor.Red = 0;
 80029dc:	2300      	movs	r3, #0
 80029de:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
	if (HAL_LTDC_ConfigLayer(&hltdc, &pLayerCfg1, 1) != HAL_OK) {
 80029e2:	463b      	mov	r3, r7
 80029e4:	2201      	movs	r2, #1
 80029e6:	4619      	mov	r1, r3
 80029e8:	4805      	ldr	r0, [pc, #20]	@ (8002a00 <MX_LTDC_Init+0x164>)
 80029ea:	f005 f879 	bl	8007ae0 <HAL_LTDC_ConfigLayer>
 80029ee:	4603      	mov	r3, r0
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d001      	beq.n	80029f8 <MX_LTDC_Init+0x15c>
		Error_Handler();
 80029f4:	f000 fa3e 	bl	8002e74 <Error_Handler>
	}
	/* USER CODE BEGIN LTDC_Init 2 */

	/* USER CODE END LTDC_Init 2 */

}
 80029f8:	bf00      	nop
 80029fa:	3768      	adds	r7, #104	@ 0x68
 80029fc:	46bd      	mov	sp, r7
 80029fe:	bd80      	pop	{r7, pc}
 8002a00:	20000368 	.word	0x20000368
 8002a04:	40016800 	.word	0x40016800
 8002a08:	d004b000 	.word	0xd004b000

08002a0c <MX_RNG_Init>:
/**
 * @brief RNG Initialization Function
 * @param None
 * @retval None
 */
static void MX_RNG_Init(void) {
 8002a0c:	b580      	push	{r7, lr}
 8002a0e:	af00      	add	r7, sp, #0
	/* USER CODE END RNG_Init 0 */

	/* USER CODE BEGIN RNG_Init 1 */

	/* USER CODE END RNG_Init 1 */
	hrng.Instance = RNG;
 8002a10:	4b06      	ldr	r3, [pc, #24]	@ (8002a2c <MX_RNG_Init+0x20>)
 8002a12:	4a07      	ldr	r2, [pc, #28]	@ (8002a30 <MX_RNG_Init+0x24>)
 8002a14:	601a      	str	r2, [r3, #0]
	if (HAL_RNG_Init(&hrng) != HAL_OK) {
 8002a16:	4805      	ldr	r0, [pc, #20]	@ (8002a2c <MX_RNG_Init+0x20>)
 8002a18:	f006 f8e8 	bl	8008bec <HAL_RNG_Init>
 8002a1c:	4603      	mov	r3, r0
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d001      	beq.n	8002a26 <MX_RNG_Init+0x1a>
		Error_Handler();
 8002a22:	f000 fa27 	bl	8002e74 <Error_Handler>
	}
	/* USER CODE BEGIN RNG_Init 2 */

	/* USER CODE END RNG_Init 2 */

}
 8002a26:	bf00      	nop
 8002a28:	bd80      	pop	{r7, pc}
 8002a2a:	bf00      	nop
 8002a2c:	20000410 	.word	0x20000410
 8002a30:	50060800 	.word	0x50060800

08002a34 <MX_RTC_Init>:
/**
 * @brief RTC Initialization Function
 * @param None
 * @retval None
 */
static void MX_RTC_Init(void) {
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN RTC_Init 0 */

	/* USER CODE END RTC_Init 0 */

	RTC_TimeTypeDef sTime = { 0 };
 8002a3a:	1d3b      	adds	r3, r7, #4
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	601a      	str	r2, [r3, #0]
 8002a40:	605a      	str	r2, [r3, #4]
 8002a42:	609a      	str	r2, [r3, #8]
 8002a44:	60da      	str	r2, [r3, #12]
 8002a46:	611a      	str	r2, [r3, #16]
	RTC_DateTypeDef sDate = { 0 };
 8002a48:	2300      	movs	r3, #0
 8002a4a:	603b      	str	r3, [r7, #0]

	/* USER CODE END RTC_Init 1 */

	/** Initialize RTC Only
	 */
	hrtc.Instance = RTC;
 8002a4c:	4b24      	ldr	r3, [pc, #144]	@ (8002ae0 <MX_RTC_Init+0xac>)
 8002a4e:	4a25      	ldr	r2, [pc, #148]	@ (8002ae4 <MX_RTC_Init+0xb0>)
 8002a50:	601a      	str	r2, [r3, #0]
	hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002a52:	4b23      	ldr	r3, [pc, #140]	@ (8002ae0 <MX_RTC_Init+0xac>)
 8002a54:	2200      	movs	r2, #0
 8002a56:	605a      	str	r2, [r3, #4]
	hrtc.Init.AsynchPrediv = 127;
 8002a58:	4b21      	ldr	r3, [pc, #132]	@ (8002ae0 <MX_RTC_Init+0xac>)
 8002a5a:	227f      	movs	r2, #127	@ 0x7f
 8002a5c:	609a      	str	r2, [r3, #8]
	hrtc.Init.SynchPrediv = 255;
 8002a5e:	4b20      	ldr	r3, [pc, #128]	@ (8002ae0 <MX_RTC_Init+0xac>)
 8002a60:	22ff      	movs	r2, #255	@ 0xff
 8002a62:	60da      	str	r2, [r3, #12]
	hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8002a64:	4b1e      	ldr	r3, [pc, #120]	@ (8002ae0 <MX_RTC_Init+0xac>)
 8002a66:	2200      	movs	r2, #0
 8002a68:	611a      	str	r2, [r3, #16]
	hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8002a6a:	4b1d      	ldr	r3, [pc, #116]	@ (8002ae0 <MX_RTC_Init+0xac>)
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	615a      	str	r2, [r3, #20]
	hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8002a70:	4b1b      	ldr	r3, [pc, #108]	@ (8002ae0 <MX_RTC_Init+0xac>)
 8002a72:	2200      	movs	r2, #0
 8002a74:	619a      	str	r2, [r3, #24]
	if (HAL_RTC_Init(&hrtc) != HAL_OK) {
 8002a76:	481a      	ldr	r0, [pc, #104]	@ (8002ae0 <MX_RTC_Init+0xac>)
 8002a78:	f006 f938 	bl	8008cec <HAL_RTC_Init>
 8002a7c:	4603      	mov	r3, r0
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d001      	beq.n	8002a86 <MX_RTC_Init+0x52>
		Error_Handler();
 8002a82:	f000 f9f7 	bl	8002e74 <Error_Handler>

	/* USER CODE END Check_RTC_BKUP */

	/** Initialize RTC and set the Time and Date
	 */
	sTime.Hours = 0x10;
 8002a86:	2310      	movs	r3, #16
 8002a88:	713b      	strb	r3, [r7, #4]
	sTime.Minutes = 0x15;
 8002a8a:	2315      	movs	r3, #21
 8002a8c:	717b      	strb	r3, [r7, #5]
	sTime.Seconds = 0x0;
 8002a8e:	2300      	movs	r3, #0
 8002a90:	71bb      	strb	r3, [r7, #6]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002a92:	2300      	movs	r3, #0
 8002a94:	613b      	str	r3, [r7, #16]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002a96:	2300      	movs	r3, #0
 8002a98:	617b      	str	r3, [r7, #20]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK) {
 8002a9a:	1d3b      	adds	r3, r7, #4
 8002a9c:	2201      	movs	r2, #1
 8002a9e:	4619      	mov	r1, r3
 8002aa0:	480f      	ldr	r0, [pc, #60]	@ (8002ae0 <MX_RTC_Init+0xac>)
 8002aa2:	f006 f9a4 	bl	8008dee <HAL_RTC_SetTime>
 8002aa6:	4603      	mov	r3, r0
 8002aa8:	2b00      	cmp	r3, #0
 8002aaa:	d001      	beq.n	8002ab0 <MX_RTC_Init+0x7c>
		Error_Handler();
 8002aac:	f000 f9e2 	bl	8002e74 <Error_Handler>
	}
	sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002ab0:	2301      	movs	r3, #1
 8002ab2:	703b      	strb	r3, [r7, #0]
	sDate.Month = RTC_MONTH_JANUARY;
 8002ab4:	2301      	movs	r3, #1
 8002ab6:	707b      	strb	r3, [r7, #1]
	sDate.Date = 0x1;
 8002ab8:	2301      	movs	r3, #1
 8002aba:	70bb      	strb	r3, [r7, #2]
	sDate.Year = 0x0;
 8002abc:	2300      	movs	r3, #0
 8002abe:	70fb      	strb	r3, [r7, #3]

	if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK) {
 8002ac0:	463b      	mov	r3, r7
 8002ac2:	2201      	movs	r2, #1
 8002ac4:	4619      	mov	r1, r3
 8002ac6:	4806      	ldr	r0, [pc, #24]	@ (8002ae0 <MX_RTC_Init+0xac>)
 8002ac8:	f006 fa89 	bl	8008fde <HAL_RTC_SetDate>
 8002acc:	4603      	mov	r3, r0
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d001      	beq.n	8002ad6 <MX_RTC_Init+0xa2>
		Error_Handler();
 8002ad2:	f000 f9cf 	bl	8002e74 <Error_Handler>
	}
	/* USER CODE BEGIN RTC_Init 2 */

	/* USER CODE END RTC_Init 2 */

}
 8002ad6:	bf00      	nop
 8002ad8:	3718      	adds	r7, #24
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	20000420 	.word	0x20000420
 8002ae4:	40002800 	.word	0x40002800

08002ae8 <MX_SPI5_Init>:
/**
 * @brief SPI5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI5_Init(void) {
 8002ae8:	b580      	push	{r7, lr}
 8002aea:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI5_Init 1 */

	/* USER CODE END SPI5_Init 1 */
	/* SPI5 parameter configuration*/
	hspi5.Instance = SPI5;
 8002aec:	4b17      	ldr	r3, [pc, #92]	@ (8002b4c <MX_SPI5_Init+0x64>)
 8002aee:	4a18      	ldr	r2, [pc, #96]	@ (8002b50 <MX_SPI5_Init+0x68>)
 8002af0:	601a      	str	r2, [r3, #0]
	hspi5.Init.Mode = SPI_MODE_MASTER;
 8002af2:	4b16      	ldr	r3, [pc, #88]	@ (8002b4c <MX_SPI5_Init+0x64>)
 8002af4:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002af8:	605a      	str	r2, [r3, #4]
	hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8002afa:	4b14      	ldr	r3, [pc, #80]	@ (8002b4c <MX_SPI5_Init+0x64>)
 8002afc:	2200      	movs	r2, #0
 8002afe:	609a      	str	r2, [r3, #8]
	hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8002b00:	4b12      	ldr	r3, [pc, #72]	@ (8002b4c <MX_SPI5_Init+0x64>)
 8002b02:	2200      	movs	r2, #0
 8002b04:	60da      	str	r2, [r3, #12]
	hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b06:	4b11      	ldr	r3, [pc, #68]	@ (8002b4c <MX_SPI5_Init+0x64>)
 8002b08:	2200      	movs	r2, #0
 8002b0a:	611a      	str	r2, [r3, #16]
	hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002b0c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b4c <MX_SPI5_Init+0x64>)
 8002b0e:	2200      	movs	r2, #0
 8002b10:	615a      	str	r2, [r3, #20]
	hspi5.Init.NSS = SPI_NSS_SOFT;
 8002b12:	4b0e      	ldr	r3, [pc, #56]	@ (8002b4c <MX_SPI5_Init+0x64>)
 8002b14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002b18:	619a      	str	r2, [r3, #24]
	hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b1a:	4b0c      	ldr	r3, [pc, #48]	@ (8002b4c <MX_SPI5_Init+0x64>)
 8002b1c:	2200      	movs	r2, #0
 8002b1e:	61da      	str	r2, [r3, #28]
	hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002b20:	4b0a      	ldr	r3, [pc, #40]	@ (8002b4c <MX_SPI5_Init+0x64>)
 8002b22:	2200      	movs	r2, #0
 8002b24:	621a      	str	r2, [r3, #32]
	hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8002b26:	4b09      	ldr	r3, [pc, #36]	@ (8002b4c <MX_SPI5_Init+0x64>)
 8002b28:	2200      	movs	r2, #0
 8002b2a:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b2c:	4b07      	ldr	r3, [pc, #28]	@ (8002b4c <MX_SPI5_Init+0x64>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi5.Init.CRCPolynomial = 10;
 8002b32:	4b06      	ldr	r3, [pc, #24]	@ (8002b4c <MX_SPI5_Init+0x64>)
 8002b34:	220a      	movs	r2, #10
 8002b36:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi5) != HAL_OK) {
 8002b38:	4804      	ldr	r0, [pc, #16]	@ (8002b4c <MX_SPI5_Init+0x64>)
 8002b3a:	f006 fca4 	bl	8009486 <HAL_SPI_Init>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d001      	beq.n	8002b48 <MX_SPI5_Init+0x60>
		Error_Handler();
 8002b44:	f000 f996 	bl	8002e74 <Error_Handler>
	}
	/* USER CODE BEGIN SPI5_Init 2 */

	/* USER CODE END SPI5_Init 2 */

}
 8002b48:	bf00      	nop
 8002b4a:	bd80      	pop	{r7, pc}
 8002b4c:	20000440 	.word	0x20000440
 8002b50:	40015000 	.word	0x40015000

08002b54 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b092      	sub	sp, #72	@ 0x48
 8002b58:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8002b5a:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002b5e:	2200      	movs	r2, #0
 8002b60:	601a      	str	r2, [r3, #0]
 8002b62:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8002b64:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002b68:	2200      	movs	r2, #0
 8002b6a:	601a      	str	r2, [r3, #0]
 8002b6c:	605a      	str	r2, [r3, #4]
 8002b6e:	609a      	str	r2, [r3, #8]
 8002b70:	60da      	str	r2, [r3, #12]
 8002b72:	611a      	str	r2, [r3, #16]
 8002b74:	615a      	str	r2, [r3, #20]
 8002b76:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8002b78:	1d3b      	adds	r3, r7, #4
 8002b7a:	2220      	movs	r2, #32
 8002b7c:	2100      	movs	r1, #0
 8002b7e:	4618      	mov	r0, r3
 8002b80:	f008 feb3 	bl	800b8ea <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8002b84:	4b33      	ldr	r3, [pc, #204]	@ (8002c54 <MX_TIM1_Init+0x100>)
 8002b86:	4a34      	ldr	r2, [pc, #208]	@ (8002c58 <MX_TIM1_Init+0x104>)
 8002b88:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 24;
 8002b8a:	4b32      	ldr	r3, [pc, #200]	@ (8002c54 <MX_TIM1_Init+0x100>)
 8002b8c:	2218      	movs	r2, #24
 8002b8e:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b90:	4b30      	ldr	r3, [pc, #192]	@ (8002c54 <MX_TIM1_Init+0x100>)
 8002b92:	2200      	movs	r2, #0
 8002b94:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 1000;
 8002b96:	4b2f      	ldr	r3, [pc, #188]	@ (8002c54 <MX_TIM1_Init+0x100>)
 8002b98:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002b9c:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b9e:	4b2d      	ldr	r3, [pc, #180]	@ (8002c54 <MX_TIM1_Init+0x100>)
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8002ba4:	4b2b      	ldr	r3, [pc, #172]	@ (8002c54 <MX_TIM1_Init+0x100>)
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002baa:	4b2a      	ldr	r3, [pc, #168]	@ (8002c54 <MX_TIM1_Init+0x100>)
 8002bac:	2200      	movs	r2, #0
 8002bae:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8002bb0:	4828      	ldr	r0, [pc, #160]	@ (8002c54 <MX_TIM1_Init+0x100>)
 8002bb2:	f007 fa6f 	bl	800a094 <HAL_TIM_PWM_Init>
 8002bb6:	4603      	mov	r3, r0
 8002bb8:	2b00      	cmp	r3, #0
 8002bba:	d001      	beq.n	8002bc0 <MX_TIM1_Init+0x6c>
		Error_Handler();
 8002bbc:	f000 f95a 	bl	8002e74 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002bc0:	2300      	movs	r3, #0
 8002bc2:	643b      	str	r3, [r7, #64]	@ 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002bc4:	2300      	movs	r3, #0
 8002bc6:	647b      	str	r3, [r7, #68]	@ 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8002bc8:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8002bcc:	4619      	mov	r1, r3
 8002bce:	4821      	ldr	r0, [pc, #132]	@ (8002c54 <MX_TIM1_Init+0x100>)
 8002bd0:	f007 ff26 	bl	800aa20 <HAL_TIMEx_MasterConfigSynchronization>
 8002bd4:	4603      	mov	r3, r0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d001      	beq.n	8002bde <MX_TIM1_Init+0x8a>
			!= HAL_OK) {
		Error_Handler();
 8002bda:	f000 f94b 	bl	8002e74 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002bde:	2360      	movs	r3, #96	@ 0x60
 8002be0:	627b      	str	r3, [r7, #36]	@ 0x24
	sConfigOC.Pulse = 0;
 8002be2:	2300      	movs	r3, #0
 8002be4:	62bb      	str	r3, [r7, #40]	@ 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002be6:	2300      	movs	r3, #0
 8002be8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002bea:	2300      	movs	r3, #0
 8002bec:	633b      	str	r3, [r7, #48]	@ 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	637b      	str	r3, [r7, #52]	@ 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	63bb      	str	r3, [r7, #56]	@ 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	63fb      	str	r3, [r7, #60]	@ 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2)
 8002bfa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002bfe:	2204      	movs	r2, #4
 8002c00:	4619      	mov	r1, r3
 8002c02:	4814      	ldr	r0, [pc, #80]	@ (8002c54 <MX_TIM1_Init+0x100>)
 8002c04:	f007 fbce 	bl	800a3a4 <HAL_TIM_PWM_ConfigChannel>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <MX_TIM1_Init+0xbe>
			!= HAL_OK) {
		Error_Handler();
 8002c0e:	f000 f931 	bl	8002e74 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002c12:	2300      	movs	r3, #0
 8002c14:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002c16:	2300      	movs	r3, #0
 8002c18:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8002c1a:	2300      	movs	r3, #0
 8002c1c:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8002c1e:	2300      	movs	r3, #0
 8002c20:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002c22:	2300      	movs	r3, #0
 8002c24:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002c26:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002c2a:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002c2c:	2300      	movs	r3, #0
 8002c2e:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8002c30:	1d3b      	adds	r3, r7, #4
 8002c32:	4619      	mov	r1, r3
 8002c34:	4807      	ldr	r0, [pc, #28]	@ (8002c54 <MX_TIM1_Init+0x100>)
 8002c36:	f007 ff6f 	bl	800ab18 <HAL_TIMEx_ConfigBreakDeadTime>
 8002c3a:	4603      	mov	r3, r0
 8002c3c:	2b00      	cmp	r3, #0
 8002c3e:	d001      	beq.n	8002c44 <MX_TIM1_Init+0xf0>
			!= HAL_OK) {
		Error_Handler();
 8002c40:	f000 f918 	bl	8002e74 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8002c44:	4803      	ldr	r0, [pc, #12]	@ (8002c54 <MX_TIM1_Init+0x100>)
 8002c46:	f000 fd93 	bl	8003770 <HAL_TIM_MspPostInit>

}
 8002c4a:	bf00      	nop
 8002c4c:	3748      	adds	r7, #72	@ 0x48
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}
 8002c52:	bf00      	nop
 8002c54:	20000498 	.word	0x20000498
 8002c58:	40010000 	.word	0x40010000

08002c5c <MX_FMC_Init>:

/* FMC initialization function */
static void MX_FMC_Init(void) {
 8002c5c:	b580      	push	{r7, lr}
 8002c5e:	b088      	sub	sp, #32
 8002c60:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN FMC_Init 0 */

	/* USER CODE END FMC_Init 0 */

	FMC_SDRAM_TimingTypeDef SdramTiming = { 0 };
 8002c62:	1d3b      	adds	r3, r7, #4
 8002c64:	2200      	movs	r2, #0
 8002c66:	601a      	str	r2, [r3, #0]
 8002c68:	605a      	str	r2, [r3, #4]
 8002c6a:	609a      	str	r2, [r3, #8]
 8002c6c:	60da      	str	r2, [r3, #12]
 8002c6e:	611a      	str	r2, [r3, #16]
 8002c70:	615a      	str	r2, [r3, #20]
 8002c72:	619a      	str	r2, [r3, #24]

	/* USER CODE END FMC_Init 1 */

	/** Perform the SDRAM1 memory initialization sequence
	 */
	hsdram1.Instance = FMC_SDRAM_DEVICE;
 8002c74:	4b1e      	ldr	r3, [pc, #120]	@ (8002cf0 <MX_FMC_Init+0x94>)
 8002c76:	4a1f      	ldr	r2, [pc, #124]	@ (8002cf4 <MX_FMC_Init+0x98>)
 8002c78:	601a      	str	r2, [r3, #0]
	/* hsdram1.Init */
	hsdram1.Init.SDBank = FMC_SDRAM_BANK2;
 8002c7a:	4b1d      	ldr	r3, [pc, #116]	@ (8002cf0 <MX_FMC_Init+0x94>)
 8002c7c:	2201      	movs	r2, #1
 8002c7e:	605a      	str	r2, [r3, #4]
	hsdram1.Init.ColumnBitsNumber = FMC_SDRAM_COLUMN_BITS_NUM_8;
 8002c80:	4b1b      	ldr	r3, [pc, #108]	@ (8002cf0 <MX_FMC_Init+0x94>)
 8002c82:	2200      	movs	r2, #0
 8002c84:	609a      	str	r2, [r3, #8]
	hsdram1.Init.RowBitsNumber = FMC_SDRAM_ROW_BITS_NUM_12;
 8002c86:	4b1a      	ldr	r3, [pc, #104]	@ (8002cf0 <MX_FMC_Init+0x94>)
 8002c88:	2204      	movs	r2, #4
 8002c8a:	60da      	str	r2, [r3, #12]
	hsdram1.Init.MemoryDataWidth = FMC_SDRAM_MEM_BUS_WIDTH_16;
 8002c8c:	4b18      	ldr	r3, [pc, #96]	@ (8002cf0 <MX_FMC_Init+0x94>)
 8002c8e:	2210      	movs	r2, #16
 8002c90:	611a      	str	r2, [r3, #16]
	hsdram1.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 8002c92:	4b17      	ldr	r3, [pc, #92]	@ (8002cf0 <MX_FMC_Init+0x94>)
 8002c94:	2240      	movs	r2, #64	@ 0x40
 8002c96:	615a      	str	r2, [r3, #20]
	hsdram1.Init.CASLatency = FMC_SDRAM_CAS_LATENCY_1;
 8002c98:	4b15      	ldr	r3, [pc, #84]	@ (8002cf0 <MX_FMC_Init+0x94>)
 8002c9a:	2280      	movs	r2, #128	@ 0x80
 8002c9c:	619a      	str	r2, [r3, #24]
	hsdram1.Init.WriteProtection = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 8002c9e:	4b14      	ldr	r3, [pc, #80]	@ (8002cf0 <MX_FMC_Init+0x94>)
 8002ca0:	2200      	movs	r2, #0
 8002ca2:	61da      	str	r2, [r3, #28]
	hsdram1.Init.SDClockPeriod = FMC_SDRAM_CLOCK_DISABLE;
 8002ca4:	4b12      	ldr	r3, [pc, #72]	@ (8002cf0 <MX_FMC_Init+0x94>)
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	621a      	str	r2, [r3, #32]
	hsdram1.Init.ReadBurst = FMC_SDRAM_RBURST_DISABLE;
 8002caa:	4b11      	ldr	r3, [pc, #68]	@ (8002cf0 <MX_FMC_Init+0x94>)
 8002cac:	2200      	movs	r2, #0
 8002cae:	625a      	str	r2, [r3, #36]	@ 0x24
	hsdram1.Init.ReadPipeDelay = FMC_SDRAM_RPIPE_DELAY_0;
 8002cb0:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf0 <MX_FMC_Init+0x94>)
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	629a      	str	r2, [r3, #40]	@ 0x28
	/* SdramTiming */
	SdramTiming.LoadToActiveDelay = 16;
 8002cb6:	2310      	movs	r3, #16
 8002cb8:	607b      	str	r3, [r7, #4]
	SdramTiming.ExitSelfRefreshDelay = 16;
 8002cba:	2310      	movs	r3, #16
 8002cbc:	60bb      	str	r3, [r7, #8]
	SdramTiming.SelfRefreshTime = 16;
 8002cbe:	2310      	movs	r3, #16
 8002cc0:	60fb      	str	r3, [r7, #12]
	SdramTiming.RowCycleDelay = 16;
 8002cc2:	2310      	movs	r3, #16
 8002cc4:	613b      	str	r3, [r7, #16]
	SdramTiming.WriteRecoveryTime = 16;
 8002cc6:	2310      	movs	r3, #16
 8002cc8:	617b      	str	r3, [r7, #20]
	SdramTiming.RPDelay = 16;
 8002cca:	2310      	movs	r3, #16
 8002ccc:	61bb      	str	r3, [r7, #24]
	SdramTiming.RCDDelay = 16;
 8002cce:	2310      	movs	r3, #16
 8002cd0:	61fb      	str	r3, [r7, #28]

	if (HAL_SDRAM_Init(&hsdram1, &SdramTiming) != HAL_OK) {
 8002cd2:	1d3b      	adds	r3, r7, #4
 8002cd4:	4619      	mov	r1, r3
 8002cd6:	4806      	ldr	r0, [pc, #24]	@ (8002cf0 <MX_FMC_Init+0x94>)
 8002cd8:	f006 fb44 	bl	8009364 <HAL_SDRAM_Init>
 8002cdc:	4603      	mov	r3, r0
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d001      	beq.n	8002ce6 <MX_FMC_Init+0x8a>
		Error_Handler();
 8002ce2:	f000 f8c7 	bl	8002e74 <Error_Handler>
	}

	/* USER CODE BEGIN FMC_Init 2 */

	/* USER CODE END FMC_Init 2 */
}
 8002ce6:	bf00      	nop
 8002ce8:	3720      	adds	r7, #32
 8002cea:	46bd      	mov	sp, r7
 8002cec:	bd80      	pop	{r7, pc}
 8002cee:	bf00      	nop
 8002cf0:	200004e0 	.word	0x200004e0
 8002cf4:	a0000140 	.word	0xa0000140

08002cf8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b08e      	sub	sp, #56	@ 0x38
 8002cfc:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8002cfe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002d02:	2200      	movs	r2, #0
 8002d04:	601a      	str	r2, [r3, #0]
 8002d06:	605a      	str	r2, [r3, #4]
 8002d08:	609a      	str	r2, [r3, #8]
 8002d0a:	60da      	str	r2, [r3, #12]
 8002d0c:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOF_CLK_ENABLE();
 8002d0e:	2300      	movs	r3, #0
 8002d10:	623b      	str	r3, [r7, #32]
 8002d12:	4b43      	ldr	r3, [pc, #268]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d16:	4a42      	ldr	r2, [pc, #264]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d18:	f043 0320 	orr.w	r3, r3, #32
 8002d1c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d1e:	4b40      	ldr	r3, [pc, #256]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d22:	f003 0320 	and.w	r3, r3, #32
 8002d26:	623b      	str	r3, [r7, #32]
 8002d28:	6a3b      	ldr	r3, [r7, #32]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	61fb      	str	r3, [r7, #28]
 8002d2e:	4b3c      	ldr	r3, [pc, #240]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d32:	4a3b      	ldr	r2, [pc, #236]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002d38:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d3a:	4b39      	ldr	r3, [pc, #228]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002d42:	61fb      	str	r3, [r7, #28]
 8002d44:	69fb      	ldr	r3, [r7, #28]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002d46:	2300      	movs	r3, #0
 8002d48:	61bb      	str	r3, [r7, #24]
 8002d4a:	4b35      	ldr	r3, [pc, #212]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d4e:	4a34      	ldr	r2, [pc, #208]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d50:	f043 0304 	orr.w	r3, r3, #4
 8002d54:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d56:	4b32      	ldr	r3, [pc, #200]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d5a:	f003 0304 	and.w	r3, r3, #4
 8002d5e:	61bb      	str	r3, [r7, #24]
 8002d60:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8002d62:	2300      	movs	r3, #0
 8002d64:	617b      	str	r3, [r7, #20]
 8002d66:	4b2e      	ldr	r3, [pc, #184]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d6a:	4a2d      	ldr	r2, [pc, #180]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d6c:	f043 0301 	orr.w	r3, r3, #1
 8002d70:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d72:	4b2b      	ldr	r3, [pc, #172]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d76:	f003 0301 	and.w	r3, r3, #1
 8002d7a:	617b      	str	r3, [r7, #20]
 8002d7c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002d7e:	2300      	movs	r3, #0
 8002d80:	613b      	str	r3, [r7, #16]
 8002d82:	4b27      	ldr	r3, [pc, #156]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d86:	4a26      	ldr	r2, [pc, #152]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d88:	f043 0302 	orr.w	r3, r3, #2
 8002d8c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002d8e:	4b24      	ldr	r3, [pc, #144]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002d90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002d92:	f003 0302 	and.w	r3, r3, #2
 8002d96:	613b      	str	r3, [r7, #16]
 8002d98:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOG_CLK_ENABLE();
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	60fb      	str	r3, [r7, #12]
 8002d9e:	4b20      	ldr	r3, [pc, #128]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da2:	4a1f      	ldr	r2, [pc, #124]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002da4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002da8:	6313      	str	r3, [r2, #48]	@ 0x30
 8002daa:	4b1d      	ldr	r3, [pc, #116]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dae:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002db2:	60fb      	str	r3, [r7, #12]
 8002db4:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002db6:	2300      	movs	r3, #0
 8002db8:	60bb      	str	r3, [r7, #8]
 8002dba:	4b19      	ldr	r3, [pc, #100]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dbe:	4a18      	ldr	r2, [pc, #96]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002dc0:	f043 0310 	orr.w	r3, r3, #16
 8002dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dc6:	4b16      	ldr	r3, [pc, #88]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dca:	f003 0310 	and.w	r3, r3, #16
 8002dce:	60bb      	str	r3, [r7, #8]
 8002dd0:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002dd2:	2300      	movs	r3, #0
 8002dd4:	607b      	str	r3, [r7, #4]
 8002dd6:	4b12      	ldr	r3, [pc, #72]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dda:	4a11      	ldr	r2, [pc, #68]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002ddc:	f043 0308 	orr.w	r3, r3, #8
 8002de0:	6313      	str	r3, [r2, #48]	@ 0x30
 8002de2:	4b0f      	ldr	r3, [pc, #60]	@ (8002e20 <MX_GPIO_Init+0x128>)
 8002de4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002de6:	f003 0308 	and.w	r3, r3, #8
 8002dea:	607b      	str	r3, [r7, #4]
 8002dec:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002dee:	2301      	movs	r3, #1
 8002df0:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002df2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002df6:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df8:	2300      	movs	r3, #0
 8002dfa:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002dfc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002e00:	4619      	mov	r1, r3
 8002e02:	4808      	ldr	r0, [pc, #32]	@ (8002e24 <MX_GPIO_Init+0x12c>)
 8002e04:	f004 f856 	bl	8006eb4 <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 14, 0);
 8002e08:	2200      	movs	r2, #0
 8002e0a:	210e      	movs	r1, #14
 8002e0c:	2006      	movs	r0, #6
 8002e0e:	f003 fb06 	bl	800641e <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8002e12:	2006      	movs	r0, #6
 8002e14:	f003 fb1f 	bl	8006456 <HAL_NVIC_EnableIRQ>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8002e18:	bf00      	nop
 8002e1a:	3738      	adds	r7, #56	@ 0x38
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	bd80      	pop	{r7, pc}
 8002e20:	40023800 	.word	0x40023800
 8002e24:	40020000 	.word	0x40020000

08002e28 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8002e28:	b580      	push	{r7, lr}
 8002e2a:	b084      	sub	sp, #16
 8002e2c:	af00      	add	r7, sp, #0
 8002e2e:	4603      	mov	r3, r0
 8002e30:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == GPIO_PIN_0 && state != SELECTING) // Sprawdzamy, czy to nasz User Button (PA0)
 8002e32:	88fb      	ldrh	r3, [r7, #6]
 8002e34:	2b01      	cmp	r3, #1
 8002e36:	d112      	bne.n	8002e5e <HAL_GPIO_EXTI_Callback+0x36>
 8002e38:	4b0b      	ldr	r3, [pc, #44]	@ (8002e68 <HAL_GPIO_EXTI_Callback+0x40>)
 8002e3a:	781b      	ldrb	r3, [r3, #0]
 8002e3c:	2b02      	cmp	r3, #2
 8002e3e:	d00e      	beq.n	8002e5e <HAL_GPIO_EXTI_Callback+0x36>
	{
		static uint32_t last_tick = 0;
		uint32_t current_tick = HAL_GetTick();
 8002e40:	f002 fdd2 	bl	80059e8 <HAL_GetTick>
 8002e44:	60f8      	str	r0, [r7, #12]

		// Prosty debouncing: ignoruj nacinicia czstsze ni co 200ms
		if ((current_tick - last_tick) > 200) {
 8002e46:	4b09      	ldr	r3, [pc, #36]	@ (8002e6c <HAL_GPIO_EXTI_Callback+0x44>)
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	68fa      	ldr	r2, [r7, #12]
 8002e4c:	1ad3      	subs	r3, r2, r3
 8002e4e:	2bc8      	cmp	r3, #200	@ 0xc8
 8002e50:	d905      	bls.n	8002e5e <HAL_GPIO_EXTI_Callback+0x36>
			g_StartRoll = 1; // Ustawiamy flag - "Hej, ptlo gwna, czas na rzut!"
 8002e52:	4b07      	ldr	r3, [pc, #28]	@ (8002e70 <HAL_GPIO_EXTI_Callback+0x48>)
 8002e54:	2201      	movs	r2, #1
 8002e56:	701a      	strb	r2, [r3, #0]
			last_tick = current_tick;
 8002e58:	4a04      	ldr	r2, [pc, #16]	@ (8002e6c <HAL_GPIO_EXTI_Callback+0x44>)
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	6013      	str	r3, [r2, #0]
		}
	}
}
 8002e5e:	bf00      	nop
 8002e60:	3710      	adds	r7, #16
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	20000515 	.word	0x20000515
 8002e6c:	2000057c 	.word	0x2000057c
 8002e70:	20000514 	.word	0x20000514

08002e74 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8002e74:	b480      	push	{r7}
 8002e76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002e78:	b672      	cpsid	i
}
 8002e7a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8002e7c:	bf00      	nop
 8002e7e:	e7fd      	b.n	8002e7c <Error_Handler+0x8>

08002e80 <RNG_GetValue>:

#include "rng_utils.h"

extern RNG_HandleTypeDef hrng;

int32_t RNG_GetValue(int32_t min, int32_t max) {
 8002e80:	b580      	push	{r7, lr}
 8002e82:	b084      	sub	sp, #16
 8002e84:	af00      	add	r7, sp, #0
 8002e86:	6078      	str	r0, [r7, #4]
 8002e88:	6039      	str	r1, [r7, #0]
	uint32_t randomNum = 0;
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	60fb      	str	r3, [r7, #12]

    if (HAL_RNG_GenerateRandomNumber(&hrng, &randomNum) != HAL_OK) {
 8002e8e:	f107 030c 	add.w	r3, r7, #12
 8002e92:	4619      	mov	r1, r3
 8002e94:	480b      	ldr	r0, [pc, #44]	@ (8002ec4 <RNG_GetValue+0x44>)
 8002e96:	f005 fed3 	bl	8008c40 <HAL_RNG_GenerateRandomNumber>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d001      	beq.n	8002ea4 <RNG_GetValue+0x24>
        return min;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	e00b      	b.n	8002ebc <RNG_GetValue+0x3c>
    }

    return (randomNum % (max - min + 1)) + min;
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	6839      	ldr	r1, [r7, #0]
 8002ea8:	687a      	ldr	r2, [r7, #4]
 8002eaa:	1a8a      	subs	r2, r1, r2
 8002eac:	3201      	adds	r2, #1
 8002eae:	fbb3 f1f2 	udiv	r1, r3, r2
 8002eb2:	fb01 f202 	mul.w	r2, r1, r2
 8002eb6:	1a9a      	subs	r2, r3, r2
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	4413      	add	r3, r2
}
 8002ebc:	4618      	mov	r0, r3
 8002ebe:	3710      	adds	r7, #16
 8002ec0:	46bd      	mov	sp, r7
 8002ec2:	bd80      	pop	{r7, pc}
 8002ec4:	20000410 	.word	0x20000410

08002ec8 <RTC_SetTime>:

#include "rtc_drv.h"

extern RTC_HandleTypeDef hrtc;

void RTC_SetTime(uint8_t hour, uint8_t min, uint8_t sec) {
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b088      	sub	sp, #32
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	4603      	mov	r3, r0
 8002ed0:	71fb      	strb	r3, [r7, #7]
 8002ed2:	460b      	mov	r3, r1
 8002ed4:	71bb      	strb	r3, [r7, #6]
 8002ed6:	4613      	mov	r3, r2
 8002ed8:	717b      	strb	r3, [r7, #5]
    RTC_TimeTypeDef sTime = {0};
 8002eda:	f107 030c 	add.w	r3, r7, #12
 8002ede:	2200      	movs	r2, #0
 8002ee0:	601a      	str	r2, [r3, #0]
 8002ee2:	605a      	str	r2, [r3, #4]
 8002ee4:	609a      	str	r2, [r3, #8]
 8002ee6:	60da      	str	r2, [r3, #12]
 8002ee8:	611a      	str	r2, [r3, #16]
    sTime.Hours = hour;
 8002eea:	79fb      	ldrb	r3, [r7, #7]
 8002eec:	733b      	strb	r3, [r7, #12]
    sTime.Minutes = min;
 8002eee:	79bb      	ldrb	r3, [r7, #6]
 8002ef0:	737b      	strb	r3, [r7, #13]
    sTime.Seconds = sec;
 8002ef2:	797b      	ldrb	r3, [r7, #5]
 8002ef4:	73bb      	strb	r3, [r7, #14]
    sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002ef6:	2300      	movs	r3, #0
 8002ef8:	61bb      	str	r3, [r7, #24]
    sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002efa:	2300      	movs	r3, #0
 8002efc:	61fb      	str	r3, [r7, #28]

    HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002efe:	f107 030c 	add.w	r3, r7, #12
 8002f02:	2200      	movs	r2, #0
 8002f04:	4619      	mov	r1, r3
 8002f06:	4803      	ldr	r0, [pc, #12]	@ (8002f14 <RTC_SetTime+0x4c>)
 8002f08:	f005 ff71 	bl	8008dee <HAL_RTC_SetTime>
}
 8002f0c:	bf00      	nop
 8002f0e:	3720      	adds	r7, #32
 8002f10:	46bd      	mov	sp, r7
 8002f12:	bd80      	pop	{r7, pc}
 8002f14:	20000420 	.word	0x20000420

08002f18 <RTC_SetDate>:

void RTC_SetDate(uint8_t weekday, uint8_t day, uint8_t month, uint8_t year) {
 8002f18:	b590      	push	{r4, r7, lr}
 8002f1a:	b085      	sub	sp, #20
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	4604      	mov	r4, r0
 8002f20:	4608      	mov	r0, r1
 8002f22:	4611      	mov	r1, r2
 8002f24:	461a      	mov	r2, r3
 8002f26:	4623      	mov	r3, r4
 8002f28:	71fb      	strb	r3, [r7, #7]
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	71bb      	strb	r3, [r7, #6]
 8002f2e:	460b      	mov	r3, r1
 8002f30:	717b      	strb	r3, [r7, #5]
 8002f32:	4613      	mov	r3, r2
 8002f34:	713b      	strb	r3, [r7, #4]
    RTC_DateTypeDef sDate = {0};
 8002f36:	2300      	movs	r3, #0
 8002f38:	60fb      	str	r3, [r7, #12]
    sDate.WeekDay = weekday;
 8002f3a:	79fb      	ldrb	r3, [r7, #7]
 8002f3c:	733b      	strb	r3, [r7, #12]
    sDate.Month = month;
 8002f3e:	797b      	ldrb	r3, [r7, #5]
 8002f40:	737b      	strb	r3, [r7, #13]
    sDate.Date = day;
 8002f42:	79bb      	ldrb	r3, [r7, #6]
 8002f44:	73bb      	strb	r3, [r7, #14]
    sDate.Year = year;
 8002f46:	793b      	ldrb	r3, [r7, #4]
 8002f48:	73fb      	strb	r3, [r7, #15]

    HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002f4a:	f107 030c 	add.w	r3, r7, #12
 8002f4e:	2200      	movs	r2, #0
 8002f50:	4619      	mov	r1, r3
 8002f52:	4803      	ldr	r0, [pc, #12]	@ (8002f60 <RTC_SetDate+0x48>)
 8002f54:	f006 f843 	bl	8008fde <HAL_RTC_SetDate>
}
 8002f58:	bf00      	nop
 8002f5a:	3714      	adds	r7, #20
 8002f5c:	46bd      	mov	sp, r7
 8002f5e:	bd90      	pop	{r4, r7, pc}
 8002f60:	20000420 	.word	0x20000420

08002f64 <RTC_GetTimeStr>:

void RTC_GetTimeStr(char* buffer) {
 8002f64:	b580      	push	{r7, lr}
 8002f66:	b08a      	sub	sp, #40	@ 0x28
 8002f68:	af02      	add	r7, sp, #8
 8002f6a:	6078      	str	r0, [r7, #4]
    RTC_TimeTypeDef sTime = {0};
 8002f6c:	f107 030c 	add.w	r3, r7, #12
 8002f70:	2200      	movs	r2, #0
 8002f72:	601a      	str	r2, [r3, #0]
 8002f74:	605a      	str	r2, [r3, #4]
 8002f76:	609a      	str	r2, [r3, #8]
 8002f78:	60da      	str	r2, [r3, #12]
 8002f7a:	611a      	str	r2, [r3, #16]
    RTC_DateTypeDef sDate = {0};
 8002f7c:	2300      	movs	r3, #0
 8002f7e:	60bb      	str	r3, [r7, #8]

    HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 8002f80:	f107 030c 	add.w	r3, r7, #12
 8002f84:	2200      	movs	r2, #0
 8002f86:	4619      	mov	r1, r3
 8002f88:	480c      	ldr	r0, [pc, #48]	@ (8002fbc <RTC_GetTimeStr+0x58>)
 8002f8a:	f005 ffca 	bl	8008f22 <HAL_RTC_GetTime>
    HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 8002f8e:	f107 0308 	add.w	r3, r7, #8
 8002f92:	2200      	movs	r2, #0
 8002f94:	4619      	mov	r1, r3
 8002f96:	4809      	ldr	r0, [pc, #36]	@ (8002fbc <RTC_GetTimeStr+0x58>)
 8002f98:	f006 f8a5 	bl	80090e6 <HAL_RTC_GetDate>

    sprintf(buffer, "%02d:%02d:%02d", sTime.Hours, sTime.Minutes, sTime.Seconds);
 8002f9c:	7b3b      	ldrb	r3, [r7, #12]
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	7b7b      	ldrb	r3, [r7, #13]
 8002fa2:	4619      	mov	r1, r3
 8002fa4:	7bbb      	ldrb	r3, [r7, #14]
 8002fa6:	9300      	str	r3, [sp, #0]
 8002fa8:	460b      	mov	r3, r1
 8002faa:	4905      	ldr	r1, [pc, #20]	@ (8002fc0 <RTC_GetTimeStr+0x5c>)
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	f008 fc37 	bl	800b820 <siprintf>
}
 8002fb2:	bf00      	nop
 8002fb4:	3720      	adds	r7, #32
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	bd80      	pop	{r7, pc}
 8002fba:	bf00      	nop
 8002fbc:	20000420 	.word	0x20000420
 8002fc0:	0800db08 	.word	0x0800db08

08002fc4 <UpdateHighScore>:

extern RTC_HandleTypeDef hrtc;

ProtectedScore_t g_HighScoreProtected;

void UpdateHighScore(uint32_t newScore, uint32_t newMaxTurns) {
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b084      	sub	sp, #16
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
 8002fcc:	6039      	str	r1, [r7, #0]
	g_HighScoreProtected.scoreValue = newScore;
 8002fce:	4a0c      	ldr	r2, [pc, #48]	@ (8003000 <UpdateHighScore+0x3c>)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6013      	str	r3, [r2, #0]
	g_HighScoreProtected.maxTurns = newMaxTurns;
 8002fd4:	4a0a      	ldr	r2, [pc, #40]	@ (8003000 <UpdateHighScore+0x3c>)
 8002fd6:	683b      	ldr	r3, [r7, #0]
 8002fd8:	6053      	str	r3, [r2, #4]

	uint32_t dataToCheck[2] = { g_HighScoreProtected.scoreValue,
 8002fda:	4b09      	ldr	r3, [pc, #36]	@ (8003000 <UpdateHighScore+0x3c>)
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	60bb      	str	r3, [r7, #8]
			g_HighScoreProtected.maxTurns };
 8002fe0:	4b07      	ldr	r3, [pc, #28]	@ (8003000 <UpdateHighScore+0x3c>)
 8002fe2:	685b      	ldr	r3, [r3, #4]
	uint32_t dataToCheck[2] = { g_HighScoreProtected.scoreValue,
 8002fe4:	60fb      	str	r3, [r7, #12]
	g_HighScoreProtected.crcValue = CRC_Calculate(dataToCheck, 2);
 8002fe6:	f107 0308 	add.w	r3, r7, #8
 8002fea:	2102      	movs	r1, #2
 8002fec:	4618      	mov	r0, r3
 8002fee:	f7fe f9ef 	bl	80013d0 <CRC_Calculate>
 8002ff2:	4603      	mov	r3, r0
 8002ff4:	4a02      	ldr	r2, [pc, #8]	@ (8003000 <UpdateHighScore+0x3c>)
 8002ff6:	6093      	str	r3, [r2, #8]
}
 8002ff8:	bf00      	nop
 8002ffa:	3710      	adds	r7, #16
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	20000580 	.word	0x20000580

08003004 <IsHighScoreValid>:

uint8_t IsHighScoreValid(void) {
 8003004:	b580      	push	{r7, lr}
 8003006:	b084      	sub	sp, #16
 8003008:	af00      	add	r7, sp, #0
	uint32_t dataBuffer[3];
	dataBuffer[0] = g_HighScoreProtected.scoreValue;
 800300a:	4b09      	ldr	r3, [pc, #36]	@ (8003030 <IsHighScoreValid+0x2c>)
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	607b      	str	r3, [r7, #4]
	dataBuffer[1] = g_HighScoreProtected.maxTurns;
 8003010:	4b07      	ldr	r3, [pc, #28]	@ (8003030 <IsHighScoreValid+0x2c>)
 8003012:	685b      	ldr	r3, [r3, #4]
 8003014:	60bb      	str	r3, [r7, #8]
	dataBuffer[2] = g_HighScoreProtected.crcValue;
 8003016:	4b06      	ldr	r3, [pc, #24]	@ (8003030 <IsHighScoreValid+0x2c>)
 8003018:	689b      	ldr	r3, [r3, #8]
 800301a:	60fb      	str	r3, [r7, #12]

	return CRC_CheckData(dataBuffer, 3);
 800301c:	1d3b      	adds	r3, r7, #4
 800301e:	2103      	movs	r1, #3
 8003020:	4618      	mov	r0, r3
 8003022:	f7fe f9e7 	bl	80013f4 <CRC_CheckData>
 8003026:	4603      	mov	r3, r0
}
 8003028:	4618      	mov	r0, r3
 800302a:	3710      	adds	r7, #16
 800302c:	46bd      	mov	sp, r7
 800302e:	bd80      	pop	{r7, pc}
 8003030:	20000580 	.word	0x20000580

08003034 <Score_SaveToBackup>:

void Score_SaveToBackup(void) {
 8003034:	b580      	push	{r7, lr}
 8003036:	af00      	add	r7, sp, #0
	HAL_RTCEx_BKUPWrite(&hrtc, BKUP_SCORE_VAL_REG,
 8003038:	4b0b      	ldr	r3, [pc, #44]	@ (8003068 <Score_SaveToBackup+0x34>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	461a      	mov	r2, r3
 800303e:	2100      	movs	r1, #0
 8003040:	480a      	ldr	r0, [pc, #40]	@ (800306c <Score_SaveToBackup+0x38>)
 8003042:	f006 f95d 	bl	8009300 <HAL_RTCEx_BKUPWrite>
			g_HighScoreProtected.scoreValue);
	HAL_RTCEx_BKUPWrite(&hrtc, BKUP_TURNS_REG, g_HighScoreProtected.maxTurns);
 8003046:	4b08      	ldr	r3, [pc, #32]	@ (8003068 <Score_SaveToBackup+0x34>)
 8003048:	685b      	ldr	r3, [r3, #4]
 800304a:	461a      	mov	r2, r3
 800304c:	2102      	movs	r1, #2
 800304e:	4807      	ldr	r0, [pc, #28]	@ (800306c <Score_SaveToBackup+0x38>)
 8003050:	f006 f956 	bl	8009300 <HAL_RTCEx_BKUPWrite>
	HAL_RTCEx_BKUPWrite(&hrtc, BKUP_SCORE_CRC_REG,
 8003054:	4b04      	ldr	r3, [pc, #16]	@ (8003068 <Score_SaveToBackup+0x34>)
 8003056:	689b      	ldr	r3, [r3, #8]
 8003058:	461a      	mov	r2, r3
 800305a:	2101      	movs	r1, #1
 800305c:	4803      	ldr	r0, [pc, #12]	@ (800306c <Score_SaveToBackup+0x38>)
 800305e:	f006 f94f 	bl	8009300 <HAL_RTCEx_BKUPWrite>
			g_HighScoreProtected.crcValue);
}
 8003062:	bf00      	nop
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	20000580 	.word	0x20000580
 800306c:	20000420 	.word	0x20000420

08003070 <Score_LoadFromBackup>:

void Score_LoadFromBackup(void) {
 8003070:	b580      	push	{r7, lr}
 8003072:	af00      	add	r7, sp, #0
	g_HighScoreProtected.scoreValue = HAL_RTCEx_BKUPRead(&hrtc,
 8003074:	2100      	movs	r1, #0
 8003076:	480b      	ldr	r0, [pc, #44]	@ (80030a4 <Score_LoadFromBackup+0x34>)
 8003078:	f006 f95c 	bl	8009334 <HAL_RTCEx_BKUPRead>
 800307c:	4603      	mov	r3, r0
 800307e:	4a0a      	ldr	r2, [pc, #40]	@ (80030a8 <Score_LoadFromBackup+0x38>)
 8003080:	6013      	str	r3, [r2, #0]
			BKUP_SCORE_VAL_REG);
	g_HighScoreProtected.maxTurns = HAL_RTCEx_BKUPRead(&hrtc, BKUP_TURNS_REG);
 8003082:	2102      	movs	r1, #2
 8003084:	4807      	ldr	r0, [pc, #28]	@ (80030a4 <Score_LoadFromBackup+0x34>)
 8003086:	f006 f955 	bl	8009334 <HAL_RTCEx_BKUPRead>
 800308a:	4603      	mov	r3, r0
 800308c:	4a06      	ldr	r2, [pc, #24]	@ (80030a8 <Score_LoadFromBackup+0x38>)
 800308e:	6053      	str	r3, [r2, #4]
	g_HighScoreProtected.crcValue = HAL_RTCEx_BKUPRead(&hrtc,
 8003090:	2101      	movs	r1, #1
 8003092:	4804      	ldr	r0, [pc, #16]	@ (80030a4 <Score_LoadFromBackup+0x34>)
 8003094:	f006 f94e 	bl	8009334 <HAL_RTCEx_BKUPRead>
 8003098:	4603      	mov	r3, r0
 800309a:	4a03      	ldr	r2, [pc, #12]	@ (80030a8 <Score_LoadFromBackup+0x38>)
 800309c:	6093      	str	r3, [r2, #8]
			BKUP_SCORE_CRC_REG);
}
 800309e:	bf00      	nop
 80030a0:	bd80      	pop	{r7, pc}
 80030a2:	bf00      	nop
 80030a4:	20000420 	.word	0x20000420
 80030a8:	20000580 	.word	0x20000580

080030ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030ac:	b480      	push	{r7}
 80030ae:	b083      	sub	sp, #12
 80030b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030b2:	2300      	movs	r3, #0
 80030b4:	607b      	str	r3, [r7, #4]
 80030b6:	4b10      	ldr	r3, [pc, #64]	@ (80030f8 <HAL_MspInit+0x4c>)
 80030b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030ba:	4a0f      	ldr	r2, [pc, #60]	@ (80030f8 <HAL_MspInit+0x4c>)
 80030bc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80030c2:	4b0d      	ldr	r3, [pc, #52]	@ (80030f8 <HAL_MspInit+0x4c>)
 80030c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030c6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030ca:	607b      	str	r3, [r7, #4]
 80030cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030ce:	2300      	movs	r3, #0
 80030d0:	603b      	str	r3, [r7, #0]
 80030d2:	4b09      	ldr	r3, [pc, #36]	@ (80030f8 <HAL_MspInit+0x4c>)
 80030d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030d6:	4a08      	ldr	r2, [pc, #32]	@ (80030f8 <HAL_MspInit+0x4c>)
 80030d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80030de:	4b06      	ldr	r3, [pc, #24]	@ (80030f8 <HAL_MspInit+0x4c>)
 80030e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030e6:	603b      	str	r3, [r7, #0]
 80030e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030ea:	bf00      	nop
 80030ec:	370c      	adds	r7, #12
 80030ee:	46bd      	mov	sp, r7
 80030f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f4:	4770      	bx	lr
 80030f6:	bf00      	nop
 80030f8:	40023800 	.word	0x40023800

080030fc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b08a      	sub	sp, #40	@ 0x28
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003104:	f107 0314 	add.w	r3, r7, #20
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	605a      	str	r2, [r3, #4]
 800310e:	609a      	str	r2, [r3, #8]
 8003110:	60da      	str	r2, [r3, #12]
 8003112:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a17      	ldr	r2, [pc, #92]	@ (8003178 <HAL_ADC_MspInit+0x7c>)
 800311a:	4293      	cmp	r3, r2
 800311c:	d127      	bne.n	800316e <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800311e:	2300      	movs	r3, #0
 8003120:	613b      	str	r3, [r7, #16]
 8003122:	4b16      	ldr	r3, [pc, #88]	@ (800317c <HAL_ADC_MspInit+0x80>)
 8003124:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003126:	4a15      	ldr	r2, [pc, #84]	@ (800317c <HAL_ADC_MspInit+0x80>)
 8003128:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800312c:	6453      	str	r3, [r2, #68]	@ 0x44
 800312e:	4b13      	ldr	r3, [pc, #76]	@ (800317c <HAL_ADC_MspInit+0x80>)
 8003130:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003132:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003136:	613b      	str	r3, [r7, #16]
 8003138:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800313a:	2300      	movs	r3, #0
 800313c:	60fb      	str	r3, [r7, #12]
 800313e:	4b0f      	ldr	r3, [pc, #60]	@ (800317c <HAL_ADC_MspInit+0x80>)
 8003140:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003142:	4a0e      	ldr	r2, [pc, #56]	@ (800317c <HAL_ADC_MspInit+0x80>)
 8003144:	f043 0301 	orr.w	r3, r3, #1
 8003148:	6313      	str	r3, [r2, #48]	@ 0x30
 800314a:	4b0c      	ldr	r3, [pc, #48]	@ (800317c <HAL_ADC_MspInit+0x80>)
 800314c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314e:	f003 0301 	and.w	r3, r3, #1
 8003152:	60fb      	str	r3, [r7, #12]
 8003154:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003156:	2380      	movs	r3, #128	@ 0x80
 8003158:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800315a:	2303      	movs	r3, #3
 800315c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800315e:	2300      	movs	r3, #0
 8003160:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003162:	f107 0314 	add.w	r3, r7, #20
 8003166:	4619      	mov	r1, r3
 8003168:	4805      	ldr	r0, [pc, #20]	@ (8003180 <HAL_ADC_MspInit+0x84>)
 800316a:	f003 fea3 	bl	8006eb4 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 800316e:	bf00      	nop
 8003170:	3728      	adds	r7, #40	@ 0x28
 8003172:	46bd      	mov	sp, r7
 8003174:	bd80      	pop	{r7, pc}
 8003176:	bf00      	nop
 8003178:	40012000 	.word	0x40012000
 800317c:	40023800 	.word	0x40023800
 8003180:	40020000 	.word	0x40020000

08003184 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8003184:	b480      	push	{r7}
 8003186:	b085      	sub	sp, #20
 8003188:	af00      	add	r7, sp, #0
 800318a:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	4a0b      	ldr	r2, [pc, #44]	@ (80031c0 <HAL_CRC_MspInit+0x3c>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d10d      	bne.n	80031b2 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 8003196:	2300      	movs	r3, #0
 8003198:	60fb      	str	r3, [r7, #12]
 800319a:	4b0a      	ldr	r3, [pc, #40]	@ (80031c4 <HAL_CRC_MspInit+0x40>)
 800319c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800319e:	4a09      	ldr	r2, [pc, #36]	@ (80031c4 <HAL_CRC_MspInit+0x40>)
 80031a0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80031a4:	6313      	str	r3, [r2, #48]	@ 0x30
 80031a6:	4b07      	ldr	r3, [pc, #28]	@ (80031c4 <HAL_CRC_MspInit+0x40>)
 80031a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031aa:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80031ae:	60fb      	str	r3, [r7, #12]
 80031b0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END CRC_MspInit 1 */

  }

}
 80031b2:	bf00      	nop
 80031b4:	3714      	adds	r7, #20
 80031b6:	46bd      	mov	sp, r7
 80031b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031bc:	4770      	bx	lr
 80031be:	bf00      	nop
 80031c0:	40023000 	.word	0x40023000
 80031c4:	40023800 	.word	0x40023800

080031c8 <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	b08a      	sub	sp, #40	@ 0x28
 80031cc:	af00      	add	r7, sp, #0
 80031ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031d0:	f107 0314 	add.w	r3, r7, #20
 80031d4:	2200      	movs	r2, #0
 80031d6:	601a      	str	r2, [r3, #0]
 80031d8:	605a      	str	r2, [r3, #4]
 80031da:	609a      	str	r2, [r3, #8]
 80031dc:	60da      	str	r2, [r3, #12]
 80031de:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a17      	ldr	r2, [pc, #92]	@ (8003244 <HAL_DAC_MspInit+0x7c>)
 80031e6:	4293      	cmp	r3, r2
 80031e8:	d127      	bne.n	800323a <HAL_DAC_MspInit+0x72>
  {
  /* USER CODE BEGIN DAC_MspInit 0 */

  /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 80031ea:	2300      	movs	r3, #0
 80031ec:	613b      	str	r3, [r7, #16]
 80031ee:	4b16      	ldr	r3, [pc, #88]	@ (8003248 <HAL_DAC_MspInit+0x80>)
 80031f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031f2:	4a15      	ldr	r2, [pc, #84]	@ (8003248 <HAL_DAC_MspInit+0x80>)
 80031f4:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80031f8:	6413      	str	r3, [r2, #64]	@ 0x40
 80031fa:	4b13      	ldr	r3, [pc, #76]	@ (8003248 <HAL_DAC_MspInit+0x80>)
 80031fc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031fe:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003202:	613b      	str	r3, [r7, #16]
 8003204:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003206:	2300      	movs	r3, #0
 8003208:	60fb      	str	r3, [r7, #12]
 800320a:	4b0f      	ldr	r3, [pc, #60]	@ (8003248 <HAL_DAC_MspInit+0x80>)
 800320c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800320e:	4a0e      	ldr	r2, [pc, #56]	@ (8003248 <HAL_DAC_MspInit+0x80>)
 8003210:	f043 0301 	orr.w	r3, r3, #1
 8003214:	6313      	str	r3, [r2, #48]	@ 0x30
 8003216:	4b0c      	ldr	r3, [pc, #48]	@ (8003248 <HAL_DAC_MspInit+0x80>)
 8003218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800321a:	f003 0301 	and.w	r3, r3, #1
 800321e:	60fb      	str	r3, [r7, #12]
 8003220:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA5     ------> DAC_OUT2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8003222:	2320      	movs	r3, #32
 8003224:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003226:	2303      	movs	r3, #3
 8003228:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800322a:	2300      	movs	r3, #0
 800322c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800322e:	f107 0314 	add.w	r3, r7, #20
 8003232:	4619      	mov	r1, r3
 8003234:	4805      	ldr	r0, [pc, #20]	@ (800324c <HAL_DAC_MspInit+0x84>)
 8003236:	f003 fe3d 	bl	8006eb4 <HAL_GPIO_Init>

  /* USER CODE END DAC_MspInit 1 */

  }

}
 800323a:	bf00      	nop
 800323c:	3728      	adds	r7, #40	@ 0x28
 800323e:	46bd      	mov	sp, r7
 8003240:	bd80      	pop	{r7, pc}
 8003242:	bf00      	nop
 8003244:	40007400 	.word	0x40007400
 8003248:	40023800 	.word	0x40023800
 800324c:	40020000 	.word	0x40020000

08003250 <HAL_DMA2D_MspInit>:
* This function configures the hardware resources used in this example
* @param hdma2d: DMA2D handle pointer
* @retval None
*/
void HAL_DMA2D_MspInit(DMA2D_HandleTypeDef* hdma2d)
{
 8003250:	b480      	push	{r7}
 8003252:	b085      	sub	sp, #20
 8003254:	af00      	add	r7, sp, #0
 8003256:	6078      	str	r0, [r7, #4]
  if(hdma2d->Instance==DMA2D)
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	4a0b      	ldr	r2, [pc, #44]	@ (800328c <HAL_DMA2D_MspInit+0x3c>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d10d      	bne.n	800327e <HAL_DMA2D_MspInit+0x2e>
  {
  /* USER CODE BEGIN DMA2D_MspInit 0 */

  /* USER CODE END DMA2D_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DMA2D_CLK_ENABLE();
 8003262:	2300      	movs	r3, #0
 8003264:	60fb      	str	r3, [r7, #12]
 8003266:	4b0a      	ldr	r3, [pc, #40]	@ (8003290 <HAL_DMA2D_MspInit+0x40>)
 8003268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800326a:	4a09      	ldr	r2, [pc, #36]	@ (8003290 <HAL_DMA2D_MspInit+0x40>)
 800326c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003270:	6313      	str	r3, [r2, #48]	@ 0x30
 8003272:	4b07      	ldr	r3, [pc, #28]	@ (8003290 <HAL_DMA2D_MspInit+0x40>)
 8003274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003276:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800327a:	60fb      	str	r3, [r7, #12]
 800327c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END DMA2D_MspInit 1 */

  }

}
 800327e:	bf00      	nop
 8003280:	3714      	adds	r7, #20
 8003282:	46bd      	mov	sp, r7
 8003284:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003288:	4770      	bx	lr
 800328a:	bf00      	nop
 800328c:	4002b000 	.word	0x4002b000
 8003290:	40023800 	.word	0x40023800

08003294 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003294:	b580      	push	{r7, lr}
 8003296:	b08a      	sub	sp, #40	@ 0x28
 8003298:	af00      	add	r7, sp, #0
 800329a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800329c:	f107 0314 	add.w	r3, r7, #20
 80032a0:	2200      	movs	r2, #0
 80032a2:	601a      	str	r2, [r3, #0]
 80032a4:	605a      	str	r2, [r3, #4]
 80032a6:	609a      	str	r2, [r3, #8]
 80032a8:	60da      	str	r2, [r3, #12]
 80032aa:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C3)
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	4a29      	ldr	r2, [pc, #164]	@ (8003358 <HAL_I2C_MspInit+0xc4>)
 80032b2:	4293      	cmp	r3, r2
 80032b4:	d14b      	bne.n	800334e <HAL_I2C_MspInit+0xba>
  {
  /* USER CODE BEGIN I2C3_MspInit 0 */

  /* USER CODE END I2C3_MspInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80032b6:	2300      	movs	r3, #0
 80032b8:	613b      	str	r3, [r7, #16]
 80032ba:	4b28      	ldr	r3, [pc, #160]	@ (800335c <HAL_I2C_MspInit+0xc8>)
 80032bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032be:	4a27      	ldr	r2, [pc, #156]	@ (800335c <HAL_I2C_MspInit+0xc8>)
 80032c0:	f043 0304 	orr.w	r3, r3, #4
 80032c4:	6313      	str	r3, [r2, #48]	@ 0x30
 80032c6:	4b25      	ldr	r3, [pc, #148]	@ (800335c <HAL_I2C_MspInit+0xc8>)
 80032c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ca:	f003 0304 	and.w	r3, r3, #4
 80032ce:	613b      	str	r3, [r7, #16]
 80032d0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032d2:	2300      	movs	r3, #0
 80032d4:	60fb      	str	r3, [r7, #12]
 80032d6:	4b21      	ldr	r3, [pc, #132]	@ (800335c <HAL_I2C_MspInit+0xc8>)
 80032d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032da:	4a20      	ldr	r2, [pc, #128]	@ (800335c <HAL_I2C_MspInit+0xc8>)
 80032dc:	f043 0301 	orr.w	r3, r3, #1
 80032e0:	6313      	str	r3, [r2, #48]	@ 0x30
 80032e2:	4b1e      	ldr	r3, [pc, #120]	@ (800335c <HAL_I2C_MspInit+0xc8>)
 80032e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032e6:	f003 0301 	and.w	r3, r3, #1
 80032ea:	60fb      	str	r3, [r7, #12]
 80032ec:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC9     ------> I2C3_SDA
    PA8     ------> I2C3_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80032ee:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80032f2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80032f4:	2312      	movs	r3, #18
 80032f6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032f8:	2300      	movs	r3, #0
 80032fa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032fc:	2303      	movs	r3, #3
 80032fe:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003300:	2304      	movs	r3, #4
 8003302:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003304:	f107 0314 	add.w	r3, r7, #20
 8003308:	4619      	mov	r1, r3
 800330a:	4815      	ldr	r0, [pc, #84]	@ (8003360 <HAL_I2C_MspInit+0xcc>)
 800330c:	f003 fdd2 	bl	8006eb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8003310:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8003314:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003316:	2312      	movs	r3, #18
 8003318:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800331a:	2300      	movs	r3, #0
 800331c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800331e:	2303      	movs	r3, #3
 8003320:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8003322:	2304      	movs	r3, #4
 8003324:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003326:	f107 0314 	add.w	r3, r7, #20
 800332a:	4619      	mov	r1, r3
 800332c:	480d      	ldr	r0, [pc, #52]	@ (8003364 <HAL_I2C_MspInit+0xd0>)
 800332e:	f003 fdc1 	bl	8006eb4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8003332:	2300      	movs	r3, #0
 8003334:	60bb      	str	r3, [r7, #8]
 8003336:	4b09      	ldr	r3, [pc, #36]	@ (800335c <HAL_I2C_MspInit+0xc8>)
 8003338:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800333a:	4a08      	ldr	r2, [pc, #32]	@ (800335c <HAL_I2C_MspInit+0xc8>)
 800333c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003340:	6413      	str	r3, [r2, #64]	@ 0x40
 8003342:	4b06      	ldr	r3, [pc, #24]	@ (800335c <HAL_I2C_MspInit+0xc8>)
 8003344:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003346:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800334a:	60bb      	str	r3, [r7, #8]
 800334c:	68bb      	ldr	r3, [r7, #8]

  /* USER CODE END I2C3_MspInit 1 */

  }

}
 800334e:	bf00      	nop
 8003350:	3728      	adds	r7, #40	@ 0x28
 8003352:	46bd      	mov	sp, r7
 8003354:	bd80      	pop	{r7, pc}
 8003356:	bf00      	nop
 8003358:	40005c00 	.word	0x40005c00
 800335c:	40023800 	.word	0x40023800
 8003360:	40020800 	.word	0x40020800
 8003364:	40020000 	.word	0x40020000

08003368 <HAL_LTDC_MspInit>:
* This function configures the hardware resources used in this example
* @param hltdc: LTDC handle pointer
* @retval None
*/
void HAL_LTDC_MspInit(LTDC_HandleTypeDef* hltdc)
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b09a      	sub	sp, #104	@ 0x68
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003370:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003374:	2200      	movs	r2, #0
 8003376:	601a      	str	r2, [r3, #0]
 8003378:	605a      	str	r2, [r3, #4]
 800337a:	609a      	str	r2, [r3, #8]
 800337c:	60da      	str	r2, [r3, #12]
 800337e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003380:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8003384:	2230      	movs	r2, #48	@ 0x30
 8003386:	2100      	movs	r1, #0
 8003388:	4618      	mov	r0, r3
 800338a:	f008 faae 	bl	800b8ea <memset>
  if(hltdc->Instance==LTDC)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	4a85      	ldr	r2, [pc, #532]	@ (80035a8 <HAL_LTDC_MspInit+0x240>)
 8003394:	4293      	cmp	r3, r2
 8003396:	f040 8102 	bne.w	800359e <HAL_LTDC_MspInit+0x236>

  /* USER CODE END LTDC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 800339a:	2308      	movs	r3, #8
 800339c:	627b      	str	r3, [r7, #36]	@ 0x24
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 49;
 800339e:	2331      	movs	r3, #49	@ 0x31
 80033a0:	637b      	str	r3, [r7, #52]	@ 0x34
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 2.0;
 80033a2:	2302      	movs	r3, #2
 80033a4:	63fb      	str	r3, [r7, #60]	@ 0x3c
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_2;
 80033a6:	2300      	movs	r3, #0
 80033a8:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80033aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80033ae:	4618      	mov	r0, r3
 80033b0:	f005 fa5c 	bl	800886c <HAL_RCCEx_PeriphCLKConfig>
 80033b4:	4603      	mov	r3, r0
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d001      	beq.n	80033be <HAL_LTDC_MspInit+0x56>
    {
      Error_Handler();
 80033ba:	f7ff fd5b 	bl	8002e74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LTDC_CLK_ENABLE();
 80033be:	2300      	movs	r3, #0
 80033c0:	623b      	str	r3, [r7, #32]
 80033c2:	4b7a      	ldr	r3, [pc, #488]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 80033c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033c6:	4a79      	ldr	r2, [pc, #484]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 80033c8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80033cc:	6453      	str	r3, [r2, #68]	@ 0x44
 80033ce:	4b77      	ldr	r3, [pc, #476]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 80033d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033d2:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80033d6:	623b      	str	r3, [r7, #32]
 80033d8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 80033da:	2300      	movs	r3, #0
 80033dc:	61fb      	str	r3, [r7, #28]
 80033de:	4b73      	ldr	r3, [pc, #460]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 80033e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033e2:	4a72      	ldr	r2, [pc, #456]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 80033e4:	f043 0320 	orr.w	r3, r3, #32
 80033e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80033ea:	4b70      	ldr	r3, [pc, #448]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 80033ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033ee:	f003 0320 	and.w	r3, r3, #32
 80033f2:	61fb      	str	r3, [r7, #28]
 80033f4:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80033f6:	2300      	movs	r3, #0
 80033f8:	61bb      	str	r3, [r7, #24]
 80033fa:	4b6c      	ldr	r3, [pc, #432]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 80033fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80033fe:	4a6b      	ldr	r2, [pc, #428]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 8003400:	f043 0301 	orr.w	r3, r3, #1
 8003404:	6313      	str	r3, [r2, #48]	@ 0x30
 8003406:	4b69      	ldr	r3, [pc, #420]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 8003408:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800340a:	f003 0301 	and.w	r3, r3, #1
 800340e:	61bb      	str	r3, [r7, #24]
 8003410:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003412:	2300      	movs	r3, #0
 8003414:	617b      	str	r3, [r7, #20]
 8003416:	4b65      	ldr	r3, [pc, #404]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 8003418:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800341a:	4a64      	ldr	r2, [pc, #400]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 800341c:	f043 0302 	orr.w	r3, r3, #2
 8003420:	6313      	str	r3, [r2, #48]	@ 0x30
 8003422:	4b62      	ldr	r3, [pc, #392]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 8003424:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003426:	f003 0302 	and.w	r3, r3, #2
 800342a:	617b      	str	r3, [r7, #20]
 800342c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOG_CLK_ENABLE();
 800342e:	2300      	movs	r3, #0
 8003430:	613b      	str	r3, [r7, #16]
 8003432:	4b5e      	ldr	r3, [pc, #376]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 8003434:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003436:	4a5d      	ldr	r2, [pc, #372]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 8003438:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800343c:	6313      	str	r3, [r2, #48]	@ 0x30
 800343e:	4b5b      	ldr	r3, [pc, #364]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 8003440:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003442:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003446:	613b      	str	r3, [r7, #16]
 8003448:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800344a:	2300      	movs	r3, #0
 800344c:	60fb      	str	r3, [r7, #12]
 800344e:	4b57      	ldr	r3, [pc, #348]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 8003450:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003452:	4a56      	ldr	r2, [pc, #344]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 8003454:	f043 0304 	orr.w	r3, r3, #4
 8003458:	6313      	str	r3, [r2, #48]	@ 0x30
 800345a:	4b54      	ldr	r3, [pc, #336]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 800345c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800345e:	f003 0304 	and.w	r3, r3, #4
 8003462:	60fb      	str	r3, [r7, #12]
 8003464:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003466:	2300      	movs	r3, #0
 8003468:	60bb      	str	r3, [r7, #8]
 800346a:	4b50      	ldr	r3, [pc, #320]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 800346c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800346e:	4a4f      	ldr	r2, [pc, #316]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 8003470:	f043 0308 	orr.w	r3, r3, #8
 8003474:	6313      	str	r3, [r2, #48]	@ 0x30
 8003476:	4b4d      	ldr	r3, [pc, #308]	@ (80035ac <HAL_LTDC_MspInit+0x244>)
 8003478:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800347a:	f003 0308 	and.w	r3, r3, #8
 800347e:	60bb      	str	r3, [r7, #8]
 8003480:	68bb      	ldr	r3, [r7, #8]
    PG11     ------> LTDC_B3
    PG12     ------> LTDC_B4
    PB8     ------> LTDC_B6
    PB9     ------> LTDC_B7
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003482:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8003486:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003488:	2302      	movs	r3, #2
 800348a:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800348c:	2300      	movs	r3, #0
 800348e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003490:	2300      	movs	r3, #0
 8003492:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 8003494:	230e      	movs	r3, #14
 8003496:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003498:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800349c:	4619      	mov	r1, r3
 800349e:	4844      	ldr	r0, [pc, #272]	@ (80035b0 <HAL_LTDC_MspInit+0x248>)
 80034a0:	f003 fd08 	bl	8006eb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6|GPIO_PIN_11
 80034a4:	f641 0358 	movw	r3, #6232	@ 0x1858
 80034a8:	657b      	str	r3, [r7, #84]	@ 0x54
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034aa:	2302      	movs	r3, #2
 80034ac:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ae:	2300      	movs	r3, #0
 80034b0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034b2:	2300      	movs	r3, #0
 80034b4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80034b6:	230e      	movs	r3, #14
 80034b8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80034ba:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80034be:	4619      	mov	r1, r3
 80034c0:	483c      	ldr	r0, [pc, #240]	@ (80035b4 <HAL_LTDC_MspInit+0x24c>)
 80034c2:	f003 fcf7 	bl	8006eb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80034c6:	2303      	movs	r3, #3
 80034c8:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ca:	2302      	movs	r3, #2
 80034cc:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034ce:	2300      	movs	r3, #0
 80034d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034d2:	2300      	movs	r3, #0
 80034d4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 80034d6:	2309      	movs	r3, #9
 80034d8:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034da:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80034de:	4619      	mov	r1, r3
 80034e0:	4835      	ldr	r0, [pc, #212]	@ (80035b8 <HAL_LTDC_MspInit+0x250>)
 80034e2:	f003 fce7 	bl	8006eb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_8|GPIO_PIN_9;
 80034e6:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80034ea:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034ec:	2302      	movs	r3, #2
 80034ee:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034f0:	2300      	movs	r3, #0
 80034f2:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80034f4:	2300      	movs	r3, #0
 80034f6:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 80034f8:	230e      	movs	r3, #14
 80034fa:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80034fc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003500:	4619      	mov	r1, r3
 8003502:	482d      	ldr	r0, [pc, #180]	@ (80035b8 <HAL_LTDC_MspInit+0x250>)
 8003504:	f003 fcd6 	bl	8006eb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_11;
 8003508:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 800350c:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800350e:	2302      	movs	r3, #2
 8003510:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003512:	2300      	movs	r3, #0
 8003514:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003516:	2300      	movs	r3, #0
 8003518:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800351a:	230e      	movs	r3, #14
 800351c:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800351e:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003522:	4619      	mov	r1, r3
 8003524:	4825      	ldr	r0, [pc, #148]	@ (80035bc <HAL_LTDC_MspInit+0x254>)
 8003526:	f003 fcc5 	bl	8006eb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_10;
 800352a:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 800352e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003530:	2302      	movs	r3, #2
 8003532:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003534:	2300      	movs	r3, #0
 8003536:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003538:	2300      	movs	r3, #0
 800353a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800353c:	230e      	movs	r3, #14
 800353e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003540:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003544:	4619      	mov	r1, r3
 8003546:	481e      	ldr	r0, [pc, #120]	@ (80035c0 <HAL_LTDC_MspInit+0x258>)
 8003548:	f003 fcb4 	bl	8006eb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_6;
 800354c:	2348      	movs	r3, #72	@ 0x48
 800354e:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003550:	2302      	movs	r3, #2
 8003552:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003554:	2300      	movs	r3, #0
 8003556:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003558:	2300      	movs	r3, #0
 800355a:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF14_LTDC;
 800355c:	230e      	movs	r3, #14
 800355e:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003560:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003564:	4619      	mov	r1, r3
 8003566:	4817      	ldr	r0, [pc, #92]	@ (80035c4 <HAL_LTDC_MspInit+0x25c>)
 8003568:	f003 fca4 	bl	8006eb4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 800356c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8003570:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003572:	2302      	movs	r3, #2
 8003574:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003576:	2300      	movs	r3, #0
 8003578:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800357a:	2300      	movs	r3, #0
 800357c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF9_LTDC;
 800357e:	2309      	movs	r3, #9
 8003580:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003582:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8003586:	4619      	mov	r1, r3
 8003588:	480c      	ldr	r0, [pc, #48]	@ (80035bc <HAL_LTDC_MspInit+0x254>)
 800358a:	f003 fc93 	bl	8006eb4 <HAL_GPIO_Init>

    /* LTDC interrupt Init */
    HAL_NVIC_SetPriority(LTDC_IRQn, 0, 0);
 800358e:	2200      	movs	r2, #0
 8003590:	2100      	movs	r1, #0
 8003592:	2058      	movs	r0, #88	@ 0x58
 8003594:	f002 ff43 	bl	800641e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LTDC_IRQn);
 8003598:	2058      	movs	r0, #88	@ 0x58
 800359a:	f002 ff5c 	bl	8006456 <HAL_NVIC_EnableIRQ>

  /* USER CODE END LTDC_MspInit 1 */

  }

}
 800359e:	bf00      	nop
 80035a0:	3768      	adds	r7, #104	@ 0x68
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	40016800 	.word	0x40016800
 80035ac:	40023800 	.word	0x40023800
 80035b0:	40021400 	.word	0x40021400
 80035b4:	40020000 	.word	0x40020000
 80035b8:	40020400 	.word	0x40020400
 80035bc:	40021800 	.word	0x40021800
 80035c0:	40020800 	.word	0x40020800
 80035c4:	40020c00 	.word	0x40020c00

080035c8 <HAL_RNG_MspInit>:
* This function configures the hardware resources used in this example
* @param hrng: RNG handle pointer
* @retval None
*/
void HAL_RNG_MspInit(RNG_HandleTypeDef* hrng)
{
 80035c8:	b480      	push	{r7}
 80035ca:	b085      	sub	sp, #20
 80035cc:	af00      	add	r7, sp, #0
 80035ce:	6078      	str	r0, [r7, #4]
  if(hrng->Instance==RNG)
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4a0b      	ldr	r2, [pc, #44]	@ (8003604 <HAL_RNG_MspInit+0x3c>)
 80035d6:	4293      	cmp	r3, r2
 80035d8:	d10d      	bne.n	80035f6 <HAL_RNG_MspInit+0x2e>
  {
  /* USER CODE BEGIN RNG_MspInit 0 */

  /* USER CODE END RNG_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_RNG_CLK_ENABLE();
 80035da:	2300      	movs	r3, #0
 80035dc:	60fb      	str	r3, [r7, #12]
 80035de:	4b0a      	ldr	r3, [pc, #40]	@ (8003608 <HAL_RNG_MspInit+0x40>)
 80035e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035e2:	4a09      	ldr	r2, [pc, #36]	@ (8003608 <HAL_RNG_MspInit+0x40>)
 80035e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80035e8:	6353      	str	r3, [r2, #52]	@ 0x34
 80035ea:	4b07      	ldr	r3, [pc, #28]	@ (8003608 <HAL_RNG_MspInit+0x40>)
 80035ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80035f2:	60fb      	str	r3, [r7, #12]
 80035f4:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END RNG_MspInit 1 */

  }

}
 80035f6:	bf00      	nop
 80035f8:	3714      	adds	r7, #20
 80035fa:	46bd      	mov	sp, r7
 80035fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003600:	4770      	bx	lr
 8003602:	bf00      	nop
 8003604:	50060800 	.word	0x50060800
 8003608:	40023800 	.word	0x40023800

0800360c <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 800360c:	b580      	push	{r7, lr}
 800360e:	b08e      	sub	sp, #56	@ 0x38
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003614:	f107 0308 	add.w	r3, r7, #8
 8003618:	2230      	movs	r2, #48	@ 0x30
 800361a:	2100      	movs	r1, #0
 800361c:	4618      	mov	r0, r3
 800361e:	f008 f964 	bl	800b8ea <memset>
  if(hrtc->Instance==RTC)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	4a0c      	ldr	r2, [pc, #48]	@ (8003658 <HAL_RTC_MspInit+0x4c>)
 8003628:	4293      	cmp	r3, r2
 800362a:	d111      	bne.n	8003650 <HAL_RTC_MspInit+0x44>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 800362c:	2320      	movs	r3, #32
 800362e:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8003630:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8003634:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003636:	f107 0308 	add.w	r3, r7, #8
 800363a:	4618      	mov	r0, r3
 800363c:	f005 f916 	bl	800886c <HAL_RCCEx_PeriphCLKConfig>
 8003640:	4603      	mov	r3, r0
 8003642:	2b00      	cmp	r3, #0
 8003644:	d001      	beq.n	800364a <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8003646:	f7ff fc15 	bl	8002e74 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 800364a:	4b04      	ldr	r3, [pc, #16]	@ (800365c <HAL_RTC_MspInit+0x50>)
 800364c:	2201      	movs	r2, #1
 800364e:	601a      	str	r2, [r3, #0]

  /* USER CODE END RTC_MspInit 1 */

  }

}
 8003650:	bf00      	nop
 8003652:	3738      	adds	r7, #56	@ 0x38
 8003654:	46bd      	mov	sp, r7
 8003656:	bd80      	pop	{r7, pc}
 8003658:	40002800 	.word	0x40002800
 800365c:	42470e3c 	.word	0x42470e3c

08003660 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b08a      	sub	sp, #40	@ 0x28
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003668:	f107 0314 	add.w	r3, r7, #20
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]
 8003670:	605a      	str	r2, [r3, #4]
 8003672:	609a      	str	r2, [r3, #8]
 8003674:	60da      	str	r2, [r3, #12]
 8003676:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI5)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	4a19      	ldr	r2, [pc, #100]	@ (80036e4 <HAL_SPI_MspInit+0x84>)
 800367e:	4293      	cmp	r3, r2
 8003680:	d12c      	bne.n	80036dc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI5_MspInit 0 */

  /* USER CODE END SPI5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI5_CLK_ENABLE();
 8003682:	2300      	movs	r3, #0
 8003684:	613b      	str	r3, [r7, #16]
 8003686:	4b18      	ldr	r3, [pc, #96]	@ (80036e8 <HAL_SPI_MspInit+0x88>)
 8003688:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800368a:	4a17      	ldr	r2, [pc, #92]	@ (80036e8 <HAL_SPI_MspInit+0x88>)
 800368c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003690:	6453      	str	r3, [r2, #68]	@ 0x44
 8003692:	4b15      	ldr	r3, [pc, #84]	@ (80036e8 <HAL_SPI_MspInit+0x88>)
 8003694:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003696:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800369a:	613b      	str	r3, [r7, #16]
 800369c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOF_CLK_ENABLE();
 800369e:	2300      	movs	r3, #0
 80036a0:	60fb      	str	r3, [r7, #12]
 80036a2:	4b11      	ldr	r3, [pc, #68]	@ (80036e8 <HAL_SPI_MspInit+0x88>)
 80036a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036a6:	4a10      	ldr	r2, [pc, #64]	@ (80036e8 <HAL_SPI_MspInit+0x88>)
 80036a8:	f043 0320 	orr.w	r3, r3, #32
 80036ac:	6313      	str	r3, [r2, #48]	@ 0x30
 80036ae:	4b0e      	ldr	r3, [pc, #56]	@ (80036e8 <HAL_SPI_MspInit+0x88>)
 80036b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80036b2:	f003 0320 	and.w	r3, r3, #32
 80036b6:	60fb      	str	r3, [r7, #12]
 80036b8:	68fb      	ldr	r3, [r7, #12]
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80036ba:	f44f 7360 	mov.w	r3, #896	@ 0x380
 80036be:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036c0:	2302      	movs	r3, #2
 80036c2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036c4:	2300      	movs	r3, #0
 80036c6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036c8:	2303      	movs	r3, #3
 80036ca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80036cc:	2305      	movs	r3, #5
 80036ce:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80036d0:	f107 0314 	add.w	r3, r7, #20
 80036d4:	4619      	mov	r1, r3
 80036d6:	4805      	ldr	r0, [pc, #20]	@ (80036ec <HAL_SPI_MspInit+0x8c>)
 80036d8:	f003 fbec 	bl	8006eb4 <HAL_GPIO_Init>

  /* USER CODE END SPI5_MspInit 1 */

  }

}
 80036dc:	bf00      	nop
 80036de:	3728      	adds	r7, #40	@ 0x28
 80036e0:	46bd      	mov	sp, r7
 80036e2:	bd80      	pop	{r7, pc}
 80036e4:	40015000 	.word	0x40015000
 80036e8:	40023800 	.word	0x40023800
 80036ec:	40021400 	.word	0x40021400

080036f0 <HAL_SPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	b082      	sub	sp, #8
 80036f4:	af00      	add	r7, sp, #0
 80036f6:	6078      	str	r0, [r7, #4]
  if(hspi->Instance==SPI5)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	4a08      	ldr	r2, [pc, #32]	@ (8003720 <HAL_SPI_MspDeInit+0x30>)
 80036fe:	4293      	cmp	r3, r2
 8003700:	d10a      	bne.n	8003718 <HAL_SPI_MspDeInit+0x28>
  {
  /* USER CODE BEGIN SPI5_MspDeInit 0 */

  /* USER CODE END SPI5_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_SPI5_CLK_DISABLE();
 8003702:	4b08      	ldr	r3, [pc, #32]	@ (8003724 <HAL_SPI_MspDeInit+0x34>)
 8003704:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003706:	4a07      	ldr	r2, [pc, #28]	@ (8003724 <HAL_SPI_MspDeInit+0x34>)
 8003708:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800370c:	6453      	str	r3, [r2, #68]	@ 0x44
    /**SPI5 GPIO Configuration
    PF7     ------> SPI5_SCK
    PF8     ------> SPI5_MISO
    PF9     ------> SPI5_MOSI
    */
    HAL_GPIO_DeInit(GPIOF, GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9);
 800370e:	f44f 7160 	mov.w	r1, #896	@ 0x380
 8003712:	4805      	ldr	r0, [pc, #20]	@ (8003728 <HAL_SPI_MspDeInit+0x38>)
 8003714:	f003 fd7a 	bl	800720c <HAL_GPIO_DeInit>
  /* USER CODE BEGIN SPI5_MspDeInit 1 */

  /* USER CODE END SPI5_MspDeInit 1 */
  }

}
 8003718:	bf00      	nop
 800371a:	3708      	adds	r7, #8
 800371c:	46bd      	mov	sp, r7
 800371e:	bd80      	pop	{r7, pc}
 8003720:	40015000 	.word	0x40015000
 8003724:	40023800 	.word	0x40023800
 8003728:	40021400 	.word	0x40021400

0800372c <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 800372c:	b480      	push	{r7}
 800372e:	b085      	sub	sp, #20
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	4a0b      	ldr	r2, [pc, #44]	@ (8003768 <HAL_TIM_PWM_MspInit+0x3c>)
 800373a:	4293      	cmp	r3, r2
 800373c:	d10d      	bne.n	800375a <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800373e:	2300      	movs	r3, #0
 8003740:	60fb      	str	r3, [r7, #12]
 8003742:	4b0a      	ldr	r3, [pc, #40]	@ (800376c <HAL_TIM_PWM_MspInit+0x40>)
 8003744:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003746:	4a09      	ldr	r2, [pc, #36]	@ (800376c <HAL_TIM_PWM_MspInit+0x40>)
 8003748:	f043 0301 	orr.w	r3, r3, #1
 800374c:	6453      	str	r3, [r2, #68]	@ 0x44
 800374e:	4b07      	ldr	r3, [pc, #28]	@ (800376c <HAL_TIM_PWM_MspInit+0x40>)
 8003750:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003752:	f003 0301 	and.w	r3, r3, #1
 8003756:	60fb      	str	r3, [r7, #12]
 8003758:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 800375a:	bf00      	nop
 800375c:	3714      	adds	r7, #20
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
 8003766:	bf00      	nop
 8003768:	40010000 	.word	0x40010000
 800376c:	40023800 	.word	0x40023800

08003770 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003770:	b580      	push	{r7, lr}
 8003772:	b088      	sub	sp, #32
 8003774:	af00      	add	r7, sp, #0
 8003776:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003778:	f107 030c 	add.w	r3, r7, #12
 800377c:	2200      	movs	r2, #0
 800377e:	601a      	str	r2, [r3, #0]
 8003780:	605a      	str	r2, [r3, #4]
 8003782:	609a      	str	r2, [r3, #8]
 8003784:	60da      	str	r2, [r3, #12]
 8003786:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4a12      	ldr	r2, [pc, #72]	@ (80037d8 <HAL_TIM_MspPostInit+0x68>)
 800378e:	4293      	cmp	r3, r2
 8003790:	d11e      	bne.n	80037d0 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003792:	2300      	movs	r3, #0
 8003794:	60bb      	str	r3, [r7, #8]
 8003796:	4b11      	ldr	r3, [pc, #68]	@ (80037dc <HAL_TIM_MspPostInit+0x6c>)
 8003798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800379a:	4a10      	ldr	r2, [pc, #64]	@ (80037dc <HAL_TIM_MspPostInit+0x6c>)
 800379c:	f043 0301 	orr.w	r3, r3, #1
 80037a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80037a2:	4b0e      	ldr	r3, [pc, #56]	@ (80037dc <HAL_TIM_MspPostInit+0x6c>)
 80037a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80037a6:	f003 0301 	and.w	r3, r3, #1
 80037aa:	60bb      	str	r3, [r7, #8]
 80037ac:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80037ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80037b2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80037b4:	2302      	movs	r3, #2
 80037b6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80037b8:	2300      	movs	r3, #0
 80037ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80037bc:	2300      	movs	r3, #0
 80037be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80037c0:	2301      	movs	r3, #1
 80037c2:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037c4:	f107 030c 	add.w	r3, r7, #12
 80037c8:	4619      	mov	r1, r3
 80037ca:	4805      	ldr	r0, [pc, #20]	@ (80037e0 <HAL_TIM_MspPostInit+0x70>)
 80037cc:	f003 fb72 	bl	8006eb4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80037d0:	bf00      	nop
 80037d2:	3720      	adds	r7, #32
 80037d4:	46bd      	mov	sp, r7
 80037d6:	bd80      	pop	{r7, pc}
 80037d8:	40010000 	.word	0x40010000
 80037dc:	40023800 	.word	0x40023800
 80037e0:	40020000 	.word	0x40020000

080037e4 <HAL_FMC_MspInit>:

}

static uint32_t FMC_Initialized = 0;

static void HAL_FMC_MspInit(void){
 80037e4:	b580      	push	{r7, lr}
 80037e6:	b086      	sub	sp, #24
 80037e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FMC_MspInit 0 */

  /* USER CODE END FMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 80037ea:	1d3b      	adds	r3, r7, #4
 80037ec:	2200      	movs	r2, #0
 80037ee:	601a      	str	r2, [r3, #0]
 80037f0:	605a      	str	r2, [r3, #4]
 80037f2:	609a      	str	r2, [r3, #8]
 80037f4:	60da      	str	r2, [r3, #12]
 80037f6:	611a      	str	r2, [r3, #16]
  if (FMC_Initialized) {
 80037f8:	4b3b      	ldr	r3, [pc, #236]	@ (80038e8 <HAL_FMC_MspInit+0x104>)
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d16f      	bne.n	80038e0 <HAL_FMC_MspInit+0xfc>
    return;
  }
  FMC_Initialized = 1;
 8003800:	4b39      	ldr	r3, [pc, #228]	@ (80038e8 <HAL_FMC_MspInit+0x104>)
 8003802:	2201      	movs	r2, #1
 8003804:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FMC_CLK_ENABLE();
 8003806:	2300      	movs	r3, #0
 8003808:	603b      	str	r3, [r7, #0]
 800380a:	4b38      	ldr	r3, [pc, #224]	@ (80038ec <HAL_FMC_MspInit+0x108>)
 800380c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800380e:	4a37      	ldr	r2, [pc, #220]	@ (80038ec <HAL_FMC_MspInit+0x108>)
 8003810:	f043 0301 	orr.w	r3, r3, #1
 8003814:	6393      	str	r3, [r2, #56]	@ 0x38
 8003816:	4b35      	ldr	r3, [pc, #212]	@ (80038ec <HAL_FMC_MspInit+0x108>)
 8003818:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800381a:	f003 0301 	and.w	r3, r3, #1
 800381e:	603b      	str	r3, [r7, #0]
 8003820:	683b      	ldr	r3, [r7, #0]
  PB5   ------> FMC_SDCKE1
  PB6   ------> FMC_SDNE1
  PE0   ------> FMC_NBL0
  PE1   ------> FMC_NBL1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8003822:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 8003826:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_11|GPIO_PIN_12
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003828:	2302      	movs	r3, #2
 800382a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800382c:	2300      	movs	r3, #0
 800382e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003830:	2303      	movs	r3, #3
 8003832:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003834:	230c      	movs	r3, #12
 8003836:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8003838:	1d3b      	adds	r3, r7, #4
 800383a:	4619      	mov	r1, r3
 800383c:	482c      	ldr	r0, [pc, #176]	@ (80038f0 <HAL_FMC_MspInit+0x10c>)
 800383e:	f003 fb39 	bl	8006eb4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8003842:	2301      	movs	r3, #1
 8003844:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003846:	2302      	movs	r3, #2
 8003848:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800384a:	2300      	movs	r3, #0
 800384c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800384e:	2303      	movs	r3, #3
 8003850:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003852:	230c      	movs	r3, #12
 8003854:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003856:	1d3b      	adds	r3, r7, #4
 8003858:	4619      	mov	r1, r3
 800385a:	4826      	ldr	r0, [pc, #152]	@ (80038f4 <HAL_FMC_MspInit+0x110>)
 800385c:	f003 fb2a 	bl	8006eb4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5
 8003860:	f248 1333 	movw	r3, #33075	@ 0x8133
 8003864:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_8|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003866:	2302      	movs	r3, #2
 8003868:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800386a:	2300      	movs	r3, #0
 800386c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800386e:	2303      	movs	r3, #3
 8003870:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003872:	230c      	movs	r3, #12
 8003874:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8003876:	1d3b      	adds	r3, r7, #4
 8003878:	4619      	mov	r1, r3
 800387a:	481f      	ldr	r0, [pc, #124]	@ (80038f8 <HAL_FMC_MspInit+0x114>)
 800387c:	f003 fb1a 	bl	8006eb4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 8003880:	f64f 7383 	movw	r3, #65411	@ 0xff83
 8003884:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003886:	2302      	movs	r3, #2
 8003888:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800388a:	2300      	movs	r3, #0
 800388c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800388e:	2303      	movs	r3, #3
 8003890:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 8003892:	230c      	movs	r3, #12
 8003894:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003896:	1d3b      	adds	r3, r7, #4
 8003898:	4619      	mov	r1, r3
 800389a:	4818      	ldr	r0, [pc, #96]	@ (80038fc <HAL_FMC_MspInit+0x118>)
 800389c:	f003 fb0a 	bl	8006eb4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80038a0:	f24c 7303 	movw	r3, #50947	@ 0xc703
 80038a4:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038a6:	2302      	movs	r3, #2
 80038a8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038aa:	2300      	movs	r3, #0
 80038ac:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038ae:	2303      	movs	r3, #3
 80038b0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80038b2:	230c      	movs	r3, #12
 80038b4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80038b6:	1d3b      	adds	r3, r7, #4
 80038b8:	4619      	mov	r1, r3
 80038ba:	4811      	ldr	r0, [pc, #68]	@ (8003900 <HAL_FMC_MspInit+0x11c>)
 80038bc:	f003 fafa 	bl	8006eb4 <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 80038c0:	2360      	movs	r3, #96	@ 0x60
 80038c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80038c4:	2302      	movs	r3, #2
 80038c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80038c8:	2300      	movs	r3, #0
 80038ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80038cc:	2303      	movs	r3, #3
 80038ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FMC;
 80038d0:	230c      	movs	r3, #12
 80038d2:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80038d4:	1d3b      	adds	r3, r7, #4
 80038d6:	4619      	mov	r1, r3
 80038d8:	480a      	ldr	r0, [pc, #40]	@ (8003904 <HAL_FMC_MspInit+0x120>)
 80038da:	f003 faeb 	bl	8006eb4 <HAL_GPIO_Init>
 80038de:	e000      	b.n	80038e2 <HAL_FMC_MspInit+0xfe>
    return;
 80038e0:	bf00      	nop

  /* USER CODE BEGIN FMC_MspInit 1 */

  /* USER CODE END FMC_MspInit 1 */
}
 80038e2:	3718      	adds	r7, #24
 80038e4:	46bd      	mov	sp, r7
 80038e6:	bd80      	pop	{r7, pc}
 80038e8:	2000058c 	.word	0x2000058c
 80038ec:	40023800 	.word	0x40023800
 80038f0:	40021400 	.word	0x40021400
 80038f4:	40020800 	.word	0x40020800
 80038f8:	40021800 	.word	0x40021800
 80038fc:	40021000 	.word	0x40021000
 8003900:	40020c00 	.word	0x40020c00
 8003904:	40020400 	.word	0x40020400

08003908 <HAL_SDRAM_MspInit>:

void HAL_SDRAM_MspInit(SDRAM_HandleTypeDef* hsdram){
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SDRAM_MspInit 0 */

  /* USER CODE END SDRAM_MspInit 0 */
  HAL_FMC_MspInit();
 8003910:	f7ff ff68 	bl	80037e4 <HAL_FMC_MspInit>
  /* USER CODE BEGIN SDRAM_MspInit 1 */

  /* USER CODE END SDRAM_MspInit 1 */
}
 8003914:	bf00      	nop
 8003916:	3708      	adds	r7, #8
 8003918:	46bd      	mov	sp, r7
 800391a:	bd80      	pop	{r7, pc}

0800391c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800391c:	b480      	push	{r7}
 800391e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003920:	bf00      	nop
 8003922:	e7fd      	b.n	8003920 <NMI_Handler+0x4>

08003924 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003924:	b480      	push	{r7}
 8003926:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003928:	bf00      	nop
 800392a:	e7fd      	b.n	8003928 <HardFault_Handler+0x4>

0800392c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800392c:	b480      	push	{r7}
 800392e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003930:	bf00      	nop
 8003932:	e7fd      	b.n	8003930 <MemManage_Handler+0x4>

08003934 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003934:	b480      	push	{r7}
 8003936:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003938:	bf00      	nop
 800393a:	e7fd      	b.n	8003938 <BusFault_Handler+0x4>

0800393c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800393c:	b480      	push	{r7}
 800393e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003940:	bf00      	nop
 8003942:	e7fd      	b.n	8003940 <UsageFault_Handler+0x4>

08003944 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003944:	b480      	push	{r7}
 8003946:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003948:	bf00      	nop
 800394a:	46bd      	mov	sp, r7
 800394c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003950:	4770      	bx	lr

08003952 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003952:	b480      	push	{r7}
 8003954:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003956:	bf00      	nop
 8003958:	46bd      	mov	sp, r7
 800395a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800395e:	4770      	bx	lr

08003960 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003960:	b480      	push	{r7}
 8003962:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003964:	bf00      	nop
 8003966:	46bd      	mov	sp, r7
 8003968:	f85d 7b04 	ldr.w	r7, [sp], #4
 800396c:	4770      	bx	lr

0800396e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800396e:	b580      	push	{r7, lr}
 8003970:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003972:	f002 f825 	bl	80059c0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  Audio_Tick();
 8003976:	f7fd fc33 	bl	80011e0 <Audio_Tick>
  /* USER CODE END SysTick_IRQn 1 */
}
 800397a:	bf00      	nop
 800397c:	bd80      	pop	{r7, pc}

0800397e <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 800397e:	b580      	push	{r7, lr}
 8003980:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8003982:	2001      	movs	r0, #1
 8003984:	f003 fd80 	bl	8007488 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8003988:	bf00      	nop
 800398a:	bd80      	pop	{r7, pc}

0800398c <LTDC_IRQHandler>:

/**
  * @brief This function handles LTDC global interrupt.
  */
void LTDC_IRQHandler(void)
{
 800398c:	b580      	push	{r7, lr}
 800398e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LTDC_IRQn 0 */

  /* USER CODE END LTDC_IRQn 0 */
  HAL_LTDC_IRQHandler(&hltdc);
 8003990:	4802      	ldr	r0, [pc, #8]	@ (800399c <LTDC_IRQHandler+0x10>)
 8003992:	f003 ffed 	bl	8007970 <HAL_LTDC_IRQHandler>
  /* USER CODE BEGIN LTDC_IRQn 1 */

  /* USER CODE END LTDC_IRQn 1 */
}
 8003996:	bf00      	nop
 8003998:	bd80      	pop	{r7, pc}
 800399a:	bf00      	nop
 800399c:	20000368 	.word	0x20000368

080039a0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80039a0:	b480      	push	{r7}
 80039a2:	af00      	add	r7, sp, #0
  return 1;
 80039a4:	2301      	movs	r3, #1
}
 80039a6:	4618      	mov	r0, r3
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <_kill>:

int _kill(int pid, int sig)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b082      	sub	sp, #8
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	6078      	str	r0, [r7, #4]
 80039b8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80039ba:	f007 ffe9 	bl	800b990 <__errno>
 80039be:	4603      	mov	r3, r0
 80039c0:	2216      	movs	r2, #22
 80039c2:	601a      	str	r2, [r3, #0]
  return -1;
 80039c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80039c8:	4618      	mov	r0, r3
 80039ca:	3708      	adds	r7, #8
 80039cc:	46bd      	mov	sp, r7
 80039ce:	bd80      	pop	{r7, pc}

080039d0 <_exit>:

void _exit (int status)
{
 80039d0:	b580      	push	{r7, lr}
 80039d2:	b082      	sub	sp, #8
 80039d4:	af00      	add	r7, sp, #0
 80039d6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80039d8:	f04f 31ff 	mov.w	r1, #4294967295
 80039dc:	6878      	ldr	r0, [r7, #4]
 80039de:	f7ff ffe7 	bl	80039b0 <_kill>
  while (1) {}    /* Make sure we hang here */
 80039e2:	bf00      	nop
 80039e4:	e7fd      	b.n	80039e2 <_exit+0x12>

080039e6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80039e6:	b580      	push	{r7, lr}
 80039e8:	b086      	sub	sp, #24
 80039ea:	af00      	add	r7, sp, #0
 80039ec:	60f8      	str	r0, [r7, #12]
 80039ee:	60b9      	str	r1, [r7, #8]
 80039f0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80039f2:	2300      	movs	r3, #0
 80039f4:	617b      	str	r3, [r7, #20]
 80039f6:	e00a      	b.n	8003a0e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80039f8:	f3af 8000 	nop.w
 80039fc:	4601      	mov	r1, r0
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	1c5a      	adds	r2, r3, #1
 8003a02:	60ba      	str	r2, [r7, #8]
 8003a04:	b2ca      	uxtb	r2, r1
 8003a06:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a08:	697b      	ldr	r3, [r7, #20]
 8003a0a:	3301      	adds	r3, #1
 8003a0c:	617b      	str	r3, [r7, #20]
 8003a0e:	697a      	ldr	r2, [r7, #20]
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	429a      	cmp	r2, r3
 8003a14:	dbf0      	blt.n	80039f8 <_read+0x12>
  }

  return len;
 8003a16:	687b      	ldr	r3, [r7, #4]
}
 8003a18:	4618      	mov	r0, r3
 8003a1a:	3718      	adds	r7, #24
 8003a1c:	46bd      	mov	sp, r7
 8003a1e:	bd80      	pop	{r7, pc}

08003a20 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8003a20:	b580      	push	{r7, lr}
 8003a22:	b086      	sub	sp, #24
 8003a24:	af00      	add	r7, sp, #0
 8003a26:	60f8      	str	r0, [r7, #12]
 8003a28:	60b9      	str	r1, [r7, #8]
 8003a2a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a2c:	2300      	movs	r3, #0
 8003a2e:	617b      	str	r3, [r7, #20]
 8003a30:	e009      	b.n	8003a46 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003a32:	68bb      	ldr	r3, [r7, #8]
 8003a34:	1c5a      	adds	r2, r3, #1
 8003a36:	60ba      	str	r2, [r7, #8]
 8003a38:	781b      	ldrb	r3, [r3, #0]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003a40:	697b      	ldr	r3, [r7, #20]
 8003a42:	3301      	adds	r3, #1
 8003a44:	617b      	str	r3, [r7, #20]
 8003a46:	697a      	ldr	r2, [r7, #20]
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	429a      	cmp	r2, r3
 8003a4c:	dbf1      	blt.n	8003a32 <_write+0x12>
  }
  return len;
 8003a4e:	687b      	ldr	r3, [r7, #4]
}
 8003a50:	4618      	mov	r0, r3
 8003a52:	3718      	adds	r7, #24
 8003a54:	46bd      	mov	sp, r7
 8003a56:	bd80      	pop	{r7, pc}

08003a58 <_close>:

int _close(int file)
{
 8003a58:	b480      	push	{r7}
 8003a5a:	b083      	sub	sp, #12
 8003a5c:	af00      	add	r7, sp, #0
 8003a5e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003a60:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003a64:	4618      	mov	r0, r3
 8003a66:	370c      	adds	r7, #12
 8003a68:	46bd      	mov	sp, r7
 8003a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a6e:	4770      	bx	lr

08003a70 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003a70:	b480      	push	{r7}
 8003a72:	b083      	sub	sp, #12
 8003a74:	af00      	add	r7, sp, #0
 8003a76:	6078      	str	r0, [r7, #4]
 8003a78:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003a7a:	683b      	ldr	r3, [r7, #0]
 8003a7c:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003a80:	605a      	str	r2, [r3, #4]
  return 0;
 8003a82:	2300      	movs	r3, #0
}
 8003a84:	4618      	mov	r0, r3
 8003a86:	370c      	adds	r7, #12
 8003a88:	46bd      	mov	sp, r7
 8003a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8e:	4770      	bx	lr

08003a90 <_isatty>:

int _isatty(int file)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b083      	sub	sp, #12
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003a98:	2301      	movs	r3, #1
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	370c      	adds	r7, #12
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aa4:	4770      	bx	lr

08003aa6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003aa6:	b480      	push	{r7}
 8003aa8:	b085      	sub	sp, #20
 8003aaa:	af00      	add	r7, sp, #0
 8003aac:	60f8      	str	r0, [r7, #12]
 8003aae:	60b9      	str	r1, [r7, #8]
 8003ab0:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003ab2:	2300      	movs	r3, #0
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3714      	adds	r7, #20
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003abe:	4770      	bx	lr

08003ac0 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003ac0:	b580      	push	{r7, lr}
 8003ac2:	b086      	sub	sp, #24
 8003ac4:	af00      	add	r7, sp, #0
 8003ac6:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003ac8:	4a14      	ldr	r2, [pc, #80]	@ (8003b1c <_sbrk+0x5c>)
 8003aca:	4b15      	ldr	r3, [pc, #84]	@ (8003b20 <_sbrk+0x60>)
 8003acc:	1ad3      	subs	r3, r2, r3
 8003ace:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003ad4:	4b13      	ldr	r3, [pc, #76]	@ (8003b24 <_sbrk+0x64>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d102      	bne.n	8003ae2 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003adc:	4b11      	ldr	r3, [pc, #68]	@ (8003b24 <_sbrk+0x64>)
 8003ade:	4a12      	ldr	r2, [pc, #72]	@ (8003b28 <_sbrk+0x68>)
 8003ae0:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003ae2:	4b10      	ldr	r3, [pc, #64]	@ (8003b24 <_sbrk+0x64>)
 8003ae4:	681a      	ldr	r2, [r3, #0]
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4413      	add	r3, r2
 8003aea:	693a      	ldr	r2, [r7, #16]
 8003aec:	429a      	cmp	r2, r3
 8003aee:	d207      	bcs.n	8003b00 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003af0:	f007 ff4e 	bl	800b990 <__errno>
 8003af4:	4603      	mov	r3, r0
 8003af6:	220c      	movs	r2, #12
 8003af8:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8003afa:	f04f 33ff 	mov.w	r3, #4294967295
 8003afe:	e009      	b.n	8003b14 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b00:	4b08      	ldr	r3, [pc, #32]	@ (8003b24 <_sbrk+0x64>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b06:	4b07      	ldr	r3, [pc, #28]	@ (8003b24 <_sbrk+0x64>)
 8003b08:	681a      	ldr	r2, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	4413      	add	r3, r2
 8003b0e:	4a05      	ldr	r2, [pc, #20]	@ (8003b24 <_sbrk+0x64>)
 8003b10:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b12:	68fb      	ldr	r3, [r7, #12]
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3718      	adds	r7, #24
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	20030000 	.word	0x20030000
 8003b20:	00000400 	.word	0x00000400
 8003b24:	20000590 	.word	0x20000590
 8003b28:	20000938 	.word	0x20000938

08003b2c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b30:	4b06      	ldr	r3, [pc, #24]	@ (8003b4c <SystemInit+0x20>)
 8003b32:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b36:	4a05      	ldr	r2, [pc, #20]	@ (8003b4c <SystemInit+0x20>)
 8003b38:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8003b3c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003b40:	bf00      	nop
 8003b42:	46bd      	mov	sp, r7
 8003b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b48:	4770      	bx	lr
 8003b4a:	bf00      	nop
 8003b4c:	e000ed00 	.word	0xe000ed00

08003b50 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8003b50:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003b88 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8003b54:	f7ff ffea 	bl	8003b2c <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003b58:	480c      	ldr	r0, [pc, #48]	@ (8003b8c <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003b5a:	490d      	ldr	r1, [pc, #52]	@ (8003b90 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003b5c:	4a0d      	ldr	r2, [pc, #52]	@ (8003b94 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003b5e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003b60:	e002      	b.n	8003b68 <LoopCopyDataInit>

08003b62 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003b62:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003b64:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003b66:	3304      	adds	r3, #4

08003b68 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003b68:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003b6a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003b6c:	d3f9      	bcc.n	8003b62 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003b6e:	4a0a      	ldr	r2, [pc, #40]	@ (8003b98 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003b70:	4c0a      	ldr	r4, [pc, #40]	@ (8003b9c <LoopFillZerobss+0x22>)
  movs r3, #0
 8003b72:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003b74:	e001      	b.n	8003b7a <LoopFillZerobss>

08003b76 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003b76:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003b78:	3204      	adds	r2, #4

08003b7a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003b7a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b7c:	d3fb      	bcc.n	8003b76 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8003b7e:	f007 ff0d 	bl	800b99c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003b82:	f7fe f81d 	bl	8001bc0 <main>
  bx  lr    
 8003b86:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8003b88:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 8003b8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b90:	20000234 	.word	0x20000234
  ldr r2, =_sidata
 8003b94:	0801160c 	.word	0x0801160c
  ldr r2, =_sbss
 8003b98:	20000234 	.word	0x20000234
  ldr r4, =_ebss
 8003b9c:	20000938 	.word	0x20000938

08003ba0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003ba0:	e7fe      	b.n	8003ba0 <ADC_IRQHandler>

08003ba2 <ili9341_Init>:
  * @brief  Power on the LCD.
  * @param  None
  * @retval None
  */
void ili9341_Init(void)
{
 8003ba2:	b580      	push	{r7, lr}
 8003ba4:	af00      	add	r7, sp, #0
  /* Initialize ILI9341 low level bus layer ----------------------------------*/
  LCD_IO_Init();
 8003ba6:	f000 fa5d 	bl	8004064 <LCD_IO_Init>
  
  /* Configure LCD */
  ili9341_WriteReg(0xCA);
 8003baa:	20ca      	movs	r0, #202	@ 0xca
 8003bac:	f000 f95d 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0xC3);
 8003bb0:	20c3      	movs	r0, #195	@ 0xc3
 8003bb2:	f000 f967 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x08);
 8003bb6:	2008      	movs	r0, #8
 8003bb8:	f000 f964 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x50);
 8003bbc:	2050      	movs	r0, #80	@ 0x50
 8003bbe:	f000 f961 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERB);
 8003bc2:	20cf      	movs	r0, #207	@ 0xcf
 8003bc4:	f000 f951 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8003bc8:	2000      	movs	r0, #0
 8003bca:	f000 f95b 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0xC1);
 8003bce:	20c1      	movs	r0, #193	@ 0xc1
 8003bd0:	f000 f958 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x30);
 8003bd4:	2030      	movs	r0, #48	@ 0x30
 8003bd6:	f000 f955 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER_SEQ);
 8003bda:	20ed      	movs	r0, #237	@ 0xed
 8003bdc:	f000 f945 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x64);
 8003be0:	2064      	movs	r0, #100	@ 0x64
 8003be2:	f000 f94f 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x03);
 8003be6:	2003      	movs	r0, #3
 8003be8:	f000 f94c 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x12);
 8003bec:	2012      	movs	r0, #18
 8003bee:	f000 f949 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x81);
 8003bf2:	2081      	movs	r0, #129	@ 0x81
 8003bf4:	f000 f946 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCA);
 8003bf8:	20e8      	movs	r0, #232	@ 0xe8
 8003bfa:	f000 f936 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x85);
 8003bfe:	2085      	movs	r0, #133	@ 0x85
 8003c00:	f000 f940 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8003c04:	2000      	movs	r0, #0
 8003c06:	f000 f93d 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8003c0a:	2078      	movs	r0, #120	@ 0x78
 8003c0c:	f000 f93a 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWERA);
 8003c10:	20cb      	movs	r0, #203	@ 0xcb
 8003c12:	f000 f92a 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x39);
 8003c16:	2039      	movs	r0, #57	@ 0x39
 8003c18:	f000 f934 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x2C);
 8003c1c:	202c      	movs	r0, #44	@ 0x2c
 8003c1e:	f000 f931 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8003c22:	2000      	movs	r0, #0
 8003c24:	f000 f92e 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x34);
 8003c28:	2034      	movs	r0, #52	@ 0x34
 8003c2a:	f000 f92b 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x02);
 8003c2e:	2002      	movs	r0, #2
 8003c30:	f000 f928 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_PRC);
 8003c34:	20f7      	movs	r0, #247	@ 0xf7
 8003c36:	f000 f918 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x20);
 8003c3a:	2020      	movs	r0, #32
 8003c3c:	f000 f922 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DTCB);
 8003c40:	20ea      	movs	r0, #234	@ 0xea
 8003c42:	f000 f912 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8003c46:	2000      	movs	r0, #0
 8003c48:	f000 f91c 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8003c4c:	2000      	movs	r0, #0
 8003c4e:	f000 f919 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_FRMCTR1);
 8003c52:	20b1      	movs	r0, #177	@ 0xb1
 8003c54:	f000 f909 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8003c58:	2000      	movs	r0, #0
 8003c5a:	f000 f913 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8003c5e:	201b      	movs	r0, #27
 8003c60:	f000 f910 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8003c64:	20b6      	movs	r0, #182	@ 0xb6
 8003c66:	f000 f900 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8003c6a:	200a      	movs	r0, #10
 8003c6c:	f000 f90a 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0xA2);
 8003c70:	20a2      	movs	r0, #162	@ 0xa2
 8003c72:	f000 f907 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER1);
 8003c76:	20c0      	movs	r0, #192	@ 0xc0
 8003c78:	f000 f8f7 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8003c7c:	2010      	movs	r0, #16
 8003c7e:	f000 f901 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_POWER2);
 8003c82:	20c1      	movs	r0, #193	@ 0xc1
 8003c84:	f000 f8f1 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x10);
 8003c88:	2010      	movs	r0, #16
 8003c8a:	f000 f8fb 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM1);
 8003c8e:	20c5      	movs	r0, #197	@ 0xc5
 8003c90:	f000 f8eb 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x45);
 8003c94:	2045      	movs	r0, #69	@ 0x45
 8003c96:	f000 f8f5 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x15);
 8003c9a:	2015      	movs	r0, #21
 8003c9c:	f000 f8f2 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_VCOM2);
 8003ca0:	20c7      	movs	r0, #199	@ 0xc7
 8003ca2:	f000 f8e2 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x90);
 8003ca6:	2090      	movs	r0, #144	@ 0x90
 8003ca8:	f000 f8ec 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_MAC);
 8003cac:	2036      	movs	r0, #54	@ 0x36
 8003cae:	f000 f8dc 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0xC8);
 8003cb2:	20c8      	movs	r0, #200	@ 0xc8
 8003cb4:	f000 f8e6 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_3GAMMA_EN);
 8003cb8:	20f2      	movs	r0, #242	@ 0xf2
 8003cba:	f000 f8d6 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8003cbe:	2000      	movs	r0, #0
 8003cc0:	f000 f8e0 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_RGB_INTERFACE);
 8003cc4:	20b0      	movs	r0, #176	@ 0xb0
 8003cc6:	f000 f8d0 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0xC2);
 8003cca:	20c2      	movs	r0, #194	@ 0xc2
 8003ccc:	f000 f8da 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_DFC);
 8003cd0:	20b6      	movs	r0, #182	@ 0xb6
 8003cd2:	f000 f8ca 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x0A);
 8003cd6:	200a      	movs	r0, #10
 8003cd8:	f000 f8d4 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0xA7);
 8003cdc:	20a7      	movs	r0, #167	@ 0xa7
 8003cde:	f000 f8d1 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x27);
 8003ce2:	2027      	movs	r0, #39	@ 0x27
 8003ce4:	f000 f8ce 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8003ce8:	2004      	movs	r0, #4
 8003cea:	f000 f8cb 	bl	8003e84 <ili9341_WriteData>
  
  /* Colomn address set */
  ili9341_WriteReg(LCD_COLUMN_ADDR);
 8003cee:	202a      	movs	r0, #42	@ 0x2a
 8003cf0:	f000 f8bb 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8003cf4:	2000      	movs	r0, #0
 8003cf6:	f000 f8c5 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8003cfa:	2000      	movs	r0, #0
 8003cfc:	f000 f8c2 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8003d00:	2000      	movs	r0, #0
 8003d02:	f000 f8bf 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0xEF);
 8003d06:	20ef      	movs	r0, #239	@ 0xef
 8003d08:	f000 f8bc 	bl	8003e84 <ili9341_WriteData>
  /* Page address set */
  ili9341_WriteReg(LCD_PAGE_ADDR);
 8003d0c:	202b      	movs	r0, #43	@ 0x2b
 8003d0e:	f000 f8ac 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8003d12:	2000      	movs	r0, #0
 8003d14:	f000 f8b6 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8003d18:	2000      	movs	r0, #0
 8003d1a:	f000 f8b3 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x01);
 8003d1e:	2001      	movs	r0, #1
 8003d20:	f000 f8b0 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x3F);
 8003d24:	203f      	movs	r0, #63	@ 0x3f
 8003d26:	f000 f8ad 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_INTERFACE);
 8003d2a:	20f6      	movs	r0, #246	@ 0xf6
 8003d2c:	f000 f89d 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8003d30:	2001      	movs	r0, #1
 8003d32:	f000 f8a7 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8003d36:	2000      	movs	r0, #0
 8003d38:	f000 f8a4 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x06);
 8003d3c:	2006      	movs	r0, #6
 8003d3e:	f000 f8a1 	bl	8003e84 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_GRAM);
 8003d42:	202c      	movs	r0, #44	@ 0x2c
 8003d44:	f000 f891 	bl	8003e6a <ili9341_WriteReg>
  LCD_Delay(200);
 8003d48:	20c8      	movs	r0, #200	@ 0xc8
 8003d4a:	f000 fa79 	bl	8004240 <LCD_Delay>
  
  ili9341_WriteReg(LCD_GAMMA);
 8003d4e:	2026      	movs	r0, #38	@ 0x26
 8003d50:	f000 f88b 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x01);
 8003d54:	2001      	movs	r0, #1
 8003d56:	f000 f895 	bl	8003e84 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_PGAMMA);
 8003d5a:	20e0      	movs	r0, #224	@ 0xe0
 8003d5c:	f000 f885 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x0F);
 8003d60:	200f      	movs	r0, #15
 8003d62:	f000 f88f 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x29);
 8003d66:	2029      	movs	r0, #41	@ 0x29
 8003d68:	f000 f88c 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x24);
 8003d6c:	2024      	movs	r0, #36	@ 0x24
 8003d6e:	f000 f889 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8003d72:	200c      	movs	r0, #12
 8003d74:	f000 f886 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x0E);
 8003d78:	200e      	movs	r0, #14
 8003d7a:	f000 f883 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8003d7e:	2009      	movs	r0, #9
 8003d80:	f000 f880 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x4E);
 8003d84:	204e      	movs	r0, #78	@ 0x4e
 8003d86:	f000 f87d 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x78);
 8003d8a:	2078      	movs	r0, #120	@ 0x78
 8003d8c:	f000 f87a 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x3C);
 8003d90:	203c      	movs	r0, #60	@ 0x3c
 8003d92:	f000 f877 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x09);
 8003d96:	2009      	movs	r0, #9
 8003d98:	f000 f874 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x13);
 8003d9c:	2013      	movs	r0, #19
 8003d9e:	f000 f871 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8003da2:	2005      	movs	r0, #5
 8003da4:	f000 f86e 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x17);
 8003da8:	2017      	movs	r0, #23
 8003daa:	f000 f86b 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8003dae:	2011      	movs	r0, #17
 8003db0:	f000 f868 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x00);
 8003db4:	2000      	movs	r0, #0
 8003db6:	f000 f865 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteReg(LCD_NGAMMA);
 8003dba:	20e1      	movs	r0, #225	@ 0xe1
 8003dbc:	f000 f855 	bl	8003e6a <ili9341_WriteReg>
  ili9341_WriteData(0x00);
 8003dc0:	2000      	movs	r0, #0
 8003dc2:	f000 f85f 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x16);
 8003dc6:	2016      	movs	r0, #22
 8003dc8:	f000 f85c 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x1B);
 8003dcc:	201b      	movs	r0, #27
 8003dce:	f000 f859 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x04);
 8003dd2:	2004      	movs	r0, #4
 8003dd4:	f000 f856 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x11);
 8003dd8:	2011      	movs	r0, #17
 8003dda:	f000 f853 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x07);
 8003dde:	2007      	movs	r0, #7
 8003de0:	f000 f850 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x31);
 8003de4:	2031      	movs	r0, #49	@ 0x31
 8003de6:	f000 f84d 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x33);
 8003dea:	2033      	movs	r0, #51	@ 0x33
 8003dec:	f000 f84a 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x42);
 8003df0:	2042      	movs	r0, #66	@ 0x42
 8003df2:	f000 f847 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x05);
 8003df6:	2005      	movs	r0, #5
 8003df8:	f000 f844 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x0C);
 8003dfc:	200c      	movs	r0, #12
 8003dfe:	f000 f841 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x0A);
 8003e02:	200a      	movs	r0, #10
 8003e04:	f000 f83e 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x28);
 8003e08:	2028      	movs	r0, #40	@ 0x28
 8003e0a:	f000 f83b 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x2F);
 8003e0e:	202f      	movs	r0, #47	@ 0x2f
 8003e10:	f000 f838 	bl	8003e84 <ili9341_WriteData>
  ili9341_WriteData(0x0F);
 8003e14:	200f      	movs	r0, #15
 8003e16:	f000 f835 	bl	8003e84 <ili9341_WriteData>
  
  ili9341_WriteReg(LCD_SLEEP_OUT);
 8003e1a:	2011      	movs	r0, #17
 8003e1c:	f000 f825 	bl	8003e6a <ili9341_WriteReg>
  LCD_Delay(200);
 8003e20:	20c8      	movs	r0, #200	@ 0xc8
 8003e22:	f000 fa0d 	bl	8004240 <LCD_Delay>
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8003e26:	2029      	movs	r0, #41	@ 0x29
 8003e28:	f000 f81f 	bl	8003e6a <ili9341_WriteReg>
  /* GRAM start writing */
  ili9341_WriteReg(LCD_GRAM);
 8003e2c:	202c      	movs	r0, #44	@ 0x2c
 8003e2e:	f000 f81c 	bl	8003e6a <ili9341_WriteReg>
}
 8003e32:	bf00      	nop
 8003e34:	bd80      	pop	{r7, pc}

08003e36 <ili9341_ReadID>:
  * @brief  Disables the Display.
  * @param  None
  * @retval LCD Register Value.
  */
uint16_t ili9341_ReadID(void)
{
 8003e36:	b580      	push	{r7, lr}
 8003e38:	af00      	add	r7, sp, #0
  LCD_IO_Init();
 8003e3a:	f000 f913 	bl	8004064 <LCD_IO_Init>
  return ((uint16_t)ili9341_ReadData(LCD_READ_ID4, LCD_READ_ID4_SIZE));
 8003e3e:	2103      	movs	r1, #3
 8003e40:	20d3      	movs	r0, #211	@ 0xd3
 8003e42:	f000 f82c 	bl	8003e9e <ili9341_ReadData>
 8003e46:	4603      	mov	r3, r0
 8003e48:	b29b      	uxth	r3, r3
}
 8003e4a:	4618      	mov	r0, r3
 8003e4c:	bd80      	pop	{r7, pc}

08003e4e <ili9341_DisplayOn>:
  * @brief  Enables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOn(void)
{
 8003e4e:	b580      	push	{r7, lr}
 8003e50:	af00      	add	r7, sp, #0
  /* Display On */
  ili9341_WriteReg(LCD_DISPLAY_ON);
 8003e52:	2029      	movs	r0, #41	@ 0x29
 8003e54:	f000 f809 	bl	8003e6a <ili9341_WriteReg>
}
 8003e58:	bf00      	nop
 8003e5a:	bd80      	pop	{r7, pc}

08003e5c <ili9341_DisplayOff>:
  * @brief  Disables the Display.
  * @param  None
  * @retval None
  */
void ili9341_DisplayOff(void)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	af00      	add	r7, sp, #0
  /* Display Off */
  ili9341_WriteReg(LCD_DISPLAY_OFF);
 8003e60:	2028      	movs	r0, #40	@ 0x28
 8003e62:	f000 f802 	bl	8003e6a <ili9341_WriteReg>
}
 8003e66:	bf00      	nop
 8003e68:	bd80      	pop	{r7, pc}

08003e6a <ili9341_WriteReg>:
  * @brief  Writes  to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteReg(uint8_t LCD_Reg)
{
 8003e6a:	b580      	push	{r7, lr}
 8003e6c:	b082      	sub	sp, #8
 8003e6e:	af00      	add	r7, sp, #0
 8003e70:	4603      	mov	r3, r0
 8003e72:	71fb      	strb	r3, [r7, #7]
  LCD_IO_WriteReg(LCD_Reg);
 8003e74:	79fb      	ldrb	r3, [r7, #7]
 8003e76:	4618      	mov	r0, r3
 8003e78:	f000 f98e 	bl	8004198 <LCD_IO_WriteReg>
}
 8003e7c:	bf00      	nop
 8003e7e:	3708      	adds	r7, #8
 8003e80:	46bd      	mov	sp, r7
 8003e82:	bd80      	pop	{r7, pc}

08003e84 <ili9341_WriteData>:
  * @brief  Writes data to the selected LCD register.
  * @param  LCD_Reg: address of the selected register.
  * @retval None
  */
void ili9341_WriteData(uint16_t RegValue)
{
 8003e84:	b580      	push	{r7, lr}
 8003e86:	b082      	sub	sp, #8
 8003e88:	af00      	add	r7, sp, #0
 8003e8a:	4603      	mov	r3, r0
 8003e8c:	80fb      	strh	r3, [r7, #6]
  LCD_IO_WriteData(RegValue);
 8003e8e:	88fb      	ldrh	r3, [r7, #6]
 8003e90:	4618      	mov	r0, r3
 8003e92:	f000 f95f 	bl	8004154 <LCD_IO_WriteData>
}
 8003e96:	bf00      	nop
 8003e98:	3708      	adds	r7, #8
 8003e9a:	46bd      	mov	sp, r7
 8003e9c:	bd80      	pop	{r7, pc}

08003e9e <ili9341_ReadData>:
  * @param  RegValue: Address of the register to read
  * @param  ReadSize: Number of bytes to read
  * @retval LCD Register Value.
  */
uint32_t ili9341_ReadData(uint16_t RegValue, uint8_t ReadSize)
{
 8003e9e:	b580      	push	{r7, lr}
 8003ea0:	b082      	sub	sp, #8
 8003ea2:	af00      	add	r7, sp, #0
 8003ea4:	4603      	mov	r3, r0
 8003ea6:	460a      	mov	r2, r1
 8003ea8:	80fb      	strh	r3, [r7, #6]
 8003eaa:	4613      	mov	r3, r2
 8003eac:	717b      	strb	r3, [r7, #5]
  /* Read a max of 4 bytes */
  return (LCD_IO_ReadData(RegValue, ReadSize));
 8003eae:	797a      	ldrb	r2, [r7, #5]
 8003eb0:	88fb      	ldrh	r3, [r7, #6]
 8003eb2:	4611      	mov	r1, r2
 8003eb4:	4618      	mov	r0, r3
 8003eb6:	f000 f991 	bl	80041dc <LCD_IO_ReadData>
 8003eba:	4603      	mov	r3, r0
}
 8003ebc:	4618      	mov	r0, r3
 8003ebe:	3708      	adds	r7, #8
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	bd80      	pop	{r7, pc}

08003ec4 <ili9341_GetLcdPixelWidth>:
  * @brief  Get LCD PIXEL WIDTH.
  * @param  None
  * @retval LCD PIXEL WIDTH.
  */
uint16_t ili9341_GetLcdPixelWidth(void)
{
 8003ec4:	b480      	push	{r7}
 8003ec6:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL WIDTH */
  return ILI9341_LCD_PIXEL_WIDTH;
 8003ec8:	23f0      	movs	r3, #240	@ 0xf0
}
 8003eca:	4618      	mov	r0, r3
 8003ecc:	46bd      	mov	sp, r7
 8003ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed2:	4770      	bx	lr

08003ed4 <ili9341_GetLcdPixelHeight>:
  * @brief  Get LCD PIXEL HEIGHT.
  * @param  None
  * @retval LCD PIXEL HEIGHT.
  */
uint16_t ili9341_GetLcdPixelHeight(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	af00      	add	r7, sp, #0
  /* Return LCD PIXEL HEIGHT */
  return ILI9341_LCD_PIXEL_HEIGHT;
 8003ed8:	f44f 73a0 	mov.w	r3, #320	@ 0x140
}
 8003edc:	4618      	mov	r0, r3
 8003ede:	46bd      	mov	sp, r7
 8003ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee4:	4770      	bx	lr
	...

08003ee8 <SPIx_Init>:

/**
  * @brief  SPIx Bus initialization
  */
static void SPIx_Init(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	af00      	add	r7, sp, #0
  if(HAL_SPI_GetState(&SpiHandle) == HAL_SPI_STATE_RESET)
 8003eec:	4819      	ldr	r0, [pc, #100]	@ (8003f54 <SPIx_Init+0x6c>)
 8003eee:	f005 ff81 	bl	8009df4 <HAL_SPI_GetState>
 8003ef2:	4603      	mov	r3, r0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d12b      	bne.n	8003f50 <SPIx_Init+0x68>
  {
    /* SPI configuration -----------------------------------------------------*/
    SpiHandle.Instance = DISCOVERY_SPIx;
 8003ef8:	4b16      	ldr	r3, [pc, #88]	@ (8003f54 <SPIx_Init+0x6c>)
 8003efa:	4a17      	ldr	r2, [pc, #92]	@ (8003f58 <SPIx_Init+0x70>)
 8003efc:	601a      	str	r2, [r3, #0]
       to verify these constraints:
       - ILI9341 LCD SPI interface max baudrate is 10MHz for write and 6.66MHz for read
       - l3gd20 SPI interface max baudrate is 10MHz for write/read
       - PCLK2 frequency is set to 90 MHz 
    */  
    SpiHandle.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8003efe:	4b15      	ldr	r3, [pc, #84]	@ (8003f54 <SPIx_Init+0x6c>)
 8003f00:	2218      	movs	r2, #24
 8003f02:	61da      	str	r2, [r3, #28]

    /* On STM32F429I-Discovery, LCD ID cannot be read then keep a common configuration */
    /* for LCD and GYRO (SPI_DIRECTION_2LINES) */
    /* Note: To read a register a LCD, SPI_DIRECTION_1LINE should be set */
    SpiHandle.Init.Direction      = SPI_DIRECTION_2LINES;
 8003f04:	4b13      	ldr	r3, [pc, #76]	@ (8003f54 <SPIx_Init+0x6c>)
 8003f06:	2200      	movs	r2, #0
 8003f08:	609a      	str	r2, [r3, #8]
    SpiHandle.Init.CLKPhase       = SPI_PHASE_1EDGE;
 8003f0a:	4b12      	ldr	r3, [pc, #72]	@ (8003f54 <SPIx_Init+0x6c>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	615a      	str	r2, [r3, #20]
    SpiHandle.Init.CLKPolarity    = SPI_POLARITY_LOW;
 8003f10:	4b10      	ldr	r3, [pc, #64]	@ (8003f54 <SPIx_Init+0x6c>)
 8003f12:	2200      	movs	r2, #0
 8003f14:	611a      	str	r2, [r3, #16]
    SpiHandle.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8003f16:	4b0f      	ldr	r3, [pc, #60]	@ (8003f54 <SPIx_Init+0x6c>)
 8003f18:	2200      	movs	r2, #0
 8003f1a:	629a      	str	r2, [r3, #40]	@ 0x28
    SpiHandle.Init.CRCPolynomial  = 7;
 8003f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8003f54 <SPIx_Init+0x6c>)
 8003f1e:	2207      	movs	r2, #7
 8003f20:	62da      	str	r2, [r3, #44]	@ 0x2c
    SpiHandle.Init.DataSize       = SPI_DATASIZE_8BIT;
 8003f22:	4b0c      	ldr	r3, [pc, #48]	@ (8003f54 <SPIx_Init+0x6c>)
 8003f24:	2200      	movs	r2, #0
 8003f26:	60da      	str	r2, [r3, #12]
    SpiHandle.Init.FirstBit       = SPI_FIRSTBIT_MSB;
 8003f28:	4b0a      	ldr	r3, [pc, #40]	@ (8003f54 <SPIx_Init+0x6c>)
 8003f2a:	2200      	movs	r2, #0
 8003f2c:	621a      	str	r2, [r3, #32]
    SpiHandle.Init.NSS            = SPI_NSS_SOFT;
 8003f2e:	4b09      	ldr	r3, [pc, #36]	@ (8003f54 <SPIx_Init+0x6c>)
 8003f30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003f34:	619a      	str	r2, [r3, #24]
    SpiHandle.Init.TIMode         = SPI_TIMODE_DISABLED;
 8003f36:	4b07      	ldr	r3, [pc, #28]	@ (8003f54 <SPIx_Init+0x6c>)
 8003f38:	2200      	movs	r2, #0
 8003f3a:	625a      	str	r2, [r3, #36]	@ 0x24
    SpiHandle.Init.Mode           = SPI_MODE_MASTER;
 8003f3c:	4b05      	ldr	r3, [pc, #20]	@ (8003f54 <SPIx_Init+0x6c>)
 8003f3e:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8003f42:	605a      	str	r2, [r3, #4]
  
    SPIx_MspInit(&SpiHandle);
 8003f44:	4803      	ldr	r0, [pc, #12]	@ (8003f54 <SPIx_Init+0x6c>)
 8003f46:	f000 f853 	bl	8003ff0 <SPIx_MspInit>
    HAL_SPI_Init(&SpiHandle);
 8003f4a:	4802      	ldr	r0, [pc, #8]	@ (8003f54 <SPIx_Init+0x6c>)
 8003f4c:	f005 fa9b 	bl	8009486 <HAL_SPI_Init>
  } 
}
 8003f50:	bf00      	nop
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	20000594 	.word	0x20000594
 8003f58:	40015000 	.word	0x40015000

08003f5c <SPIx_Read>:
  * @brief  Reads 4 bytes from device.
  * @param  ReadSize: Number of bytes to read (max 4 bytes)
  * @retval Value read on the SPI
  */
static uint32_t SPIx_Read(uint8_t ReadSize)
{
 8003f5c:	b580      	push	{r7, lr}
 8003f5e:	b084      	sub	sp, #16
 8003f60:	af00      	add	r7, sp, #0
 8003f62:	4603      	mov	r3, r0
 8003f64:	71fb      	strb	r3, [r7, #7]
  HAL_StatusTypeDef status = HAL_OK;
 8003f66:	2300      	movs	r3, #0
 8003f68:	73fb      	strb	r3, [r7, #15]
  uint32_t readvalue;
  
  status = HAL_SPI_Receive(&SpiHandle, (uint8_t*) &readvalue, ReadSize, SpixTimeout);
 8003f6a:	79fb      	ldrb	r3, [r7, #7]
 8003f6c:	b29a      	uxth	r2, r3
 8003f6e:	4b09      	ldr	r3, [pc, #36]	@ (8003f94 <SPIx_Read+0x38>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f107 0108 	add.w	r1, r7, #8
 8003f76:	4808      	ldr	r0, [pc, #32]	@ (8003f98 <SPIx_Read+0x3c>)
 8003f78:	f005 fc7a 	bl	8009870 <HAL_SPI_Receive>
 8003f7c:	4603      	mov	r3, r0
 8003f7e:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8003f80:	7bfb      	ldrb	r3, [r7, #15]
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d001      	beq.n	8003f8a <SPIx_Read+0x2e>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8003f86:	f000 f827 	bl	8003fd8 <SPIx_Error>
  }
  
  return readvalue;
 8003f8a:	68bb      	ldr	r3, [r7, #8]
}
 8003f8c:	4618      	mov	r0, r3
 8003f8e:	3710      	adds	r7, #16
 8003f90:	46bd      	mov	sp, r7
 8003f92:	bd80      	pop	{r7, pc}
 8003f94:	20000044 	.word	0x20000044
 8003f98:	20000594 	.word	0x20000594

08003f9c <SPIx_Write>:
/**
  * @brief  Writes a byte to device.
  * @param  Value: value to be written
  */
static void SPIx_Write(uint16_t Value)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	b084      	sub	sp, #16
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	4603      	mov	r3, r0
 8003fa4:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8003fa6:	2300      	movs	r3, #0
 8003fa8:	73fb      	strb	r3, [r7, #15]
  
  status = HAL_SPI_Transmit(&SpiHandle, (uint8_t*) &Value, 1, SpixTimeout);
 8003faa:	4b09      	ldr	r3, [pc, #36]	@ (8003fd0 <SPIx_Write+0x34>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	1db9      	adds	r1, r7, #6
 8003fb0:	2201      	movs	r2, #1
 8003fb2:	4808      	ldr	r0, [pc, #32]	@ (8003fd4 <SPIx_Write+0x38>)
 8003fb4:	f005 fb18 	bl	80095e8 <HAL_SPI_Transmit>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	73fb      	strb	r3, [r7, #15]
  
  /* Check the communication status */
  if(status != HAL_OK)
 8003fbc:	7bfb      	ldrb	r3, [r7, #15]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d001      	beq.n	8003fc6 <SPIx_Write+0x2a>
  {
    /* Re-Initialize the BUS */
    SPIx_Error();
 8003fc2:	f000 f809 	bl	8003fd8 <SPIx_Error>
  }
}
 8003fc6:	bf00      	nop
 8003fc8:	3710      	adds	r7, #16
 8003fca:	46bd      	mov	sp, r7
 8003fcc:	bd80      	pop	{r7, pc}
 8003fce:	bf00      	nop
 8003fd0:	20000044 	.word	0x20000044
 8003fd4:	20000594 	.word	0x20000594

08003fd8 <SPIx_Error>:

/**
  * @brief  SPIx error treatment function.
  */
static void SPIx_Error(void)
{
 8003fd8:	b580      	push	{r7, lr}
 8003fda:	af00      	add	r7, sp, #0
  /* De-initialize the SPI communication BUS */
  HAL_SPI_DeInit(&SpiHandle);
 8003fdc:	4803      	ldr	r0, [pc, #12]	@ (8003fec <SPIx_Error+0x14>)
 8003fde:	f005 fadb 	bl	8009598 <HAL_SPI_DeInit>
  
  /* Re- Initialize the SPI communication BUS */
  SPIx_Init();
 8003fe2:	f7ff ff81 	bl	8003ee8 <SPIx_Init>
}
 8003fe6:	bf00      	nop
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	20000594 	.word	0x20000594

08003ff0 <SPIx_MspInit>:
/**
  * @brief  SPI MSP Init.
  * @param  hspi: SPI handle
  */
static void SPIx_MspInit(SPI_HandleTypeDef *hspi)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	b08a      	sub	sp, #40	@ 0x28
 8003ff4:	af00      	add	r7, sp, #0
 8003ff6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef   GPIO_InitStructure;

  /* Enable SPIx clock */
  DISCOVERY_SPIx_CLK_ENABLE();
 8003ff8:	2300      	movs	r3, #0
 8003ffa:	613b      	str	r3, [r7, #16]
 8003ffc:	4b17      	ldr	r3, [pc, #92]	@ (800405c <SPIx_MspInit+0x6c>)
 8003ffe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004000:	4a16      	ldr	r2, [pc, #88]	@ (800405c <SPIx_MspInit+0x6c>)
 8004002:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8004006:	6453      	str	r3, [r2, #68]	@ 0x44
 8004008:	4b14      	ldr	r3, [pc, #80]	@ (800405c <SPIx_MspInit+0x6c>)
 800400a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800400c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004010:	613b      	str	r3, [r7, #16]
 8004012:	693b      	ldr	r3, [r7, #16]

  /* Enable DISCOVERY_SPI GPIO clock */
  DISCOVERY_SPIx_GPIO_CLK_ENABLE();
 8004014:	2300      	movs	r3, #0
 8004016:	60fb      	str	r3, [r7, #12]
 8004018:	4b10      	ldr	r3, [pc, #64]	@ (800405c <SPIx_MspInit+0x6c>)
 800401a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800401c:	4a0f      	ldr	r2, [pc, #60]	@ (800405c <SPIx_MspInit+0x6c>)
 800401e:	f043 0320 	orr.w	r3, r3, #32
 8004022:	6313      	str	r3, [r2, #48]	@ 0x30
 8004024:	4b0d      	ldr	r3, [pc, #52]	@ (800405c <SPIx_MspInit+0x6c>)
 8004026:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004028:	f003 0320 	and.w	r3, r3, #32
 800402c:	60fb      	str	r3, [r7, #12]
 800402e:	68fb      	ldr	r3, [r7, #12]

  /* configure SPI SCK, MOSI and MISO */    
  GPIO_InitStructure.Pin    = (DISCOVERY_SPIx_SCK_PIN | DISCOVERY_SPIx_MOSI_PIN | DISCOVERY_SPIx_MISO_PIN);
 8004030:	f44f 7360 	mov.w	r3, #896	@ 0x380
 8004034:	617b      	str	r3, [r7, #20]
  GPIO_InitStructure.Mode   = GPIO_MODE_AF_PP;
 8004036:	2302      	movs	r3, #2
 8004038:	61bb      	str	r3, [r7, #24]
  GPIO_InitStructure.Pull   = GPIO_PULLDOWN;
 800403a:	2302      	movs	r3, #2
 800403c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStructure.Speed  = GPIO_SPEED_MEDIUM;
 800403e:	2301      	movs	r3, #1
 8004040:	623b      	str	r3, [r7, #32]
  GPIO_InitStructure.Alternate = DISCOVERY_SPIx_AF;
 8004042:	2305      	movs	r3, #5
 8004044:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DISCOVERY_SPIx_GPIO_PORT, &GPIO_InitStructure);      
 8004046:	f107 0314 	add.w	r3, r7, #20
 800404a:	4619      	mov	r1, r3
 800404c:	4804      	ldr	r0, [pc, #16]	@ (8004060 <SPIx_MspInit+0x70>)
 800404e:	f002 ff31 	bl	8006eb4 <HAL_GPIO_Init>
}
 8004052:	bf00      	nop
 8004054:	3728      	adds	r7, #40	@ 0x28
 8004056:	46bd      	mov	sp, r7
 8004058:	bd80      	pop	{r7, pc}
 800405a:	bf00      	nop
 800405c:	40023800 	.word	0x40023800
 8004060:	40021400 	.word	0x40021400

08004064 <LCD_IO_Init>:

/**
  * @brief  Configures the LCD_SPI interface.
  */
void LCD_IO_Init(void)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b088      	sub	sp, #32
 8004068:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  if(Is_LCD_IO_Initialized == 0)
 800406a:	4b36      	ldr	r3, [pc, #216]	@ (8004144 <LCD_IO_Init+0xe0>)
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d164      	bne.n	800413c <LCD_IO_Init+0xd8>
  {
    Is_LCD_IO_Initialized = 1; 
 8004072:	4b34      	ldr	r3, [pc, #208]	@ (8004144 <LCD_IO_Init+0xe0>)
 8004074:	2201      	movs	r2, #1
 8004076:	701a      	strb	r2, [r3, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    LCD_WRX_GPIO_CLK_ENABLE();
 8004078:	2300      	movs	r3, #0
 800407a:	60bb      	str	r3, [r7, #8]
 800407c:	4b32      	ldr	r3, [pc, #200]	@ (8004148 <LCD_IO_Init+0xe4>)
 800407e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004080:	4a31      	ldr	r2, [pc, #196]	@ (8004148 <LCD_IO_Init+0xe4>)
 8004082:	f043 0308 	orr.w	r3, r3, #8
 8004086:	6313      	str	r3, [r2, #48]	@ 0x30
 8004088:	4b2f      	ldr	r3, [pc, #188]	@ (8004148 <LCD_IO_Init+0xe4>)
 800408a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800408c:	f003 0308 	and.w	r3, r3, #8
 8004090:	60bb      	str	r3, [r7, #8]
 8004092:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStructure.Pin     = LCD_WRX_PIN;
 8004094:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8004098:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800409a:	2301      	movs	r3, #1
 800409c:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 800409e:	2300      	movs	r3, #0
 80040a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80040a2:	2302      	movs	r3, #2
 80040a4:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_WRX_GPIO_PORT, &GPIO_InitStructure);
 80040a6:	f107 030c 	add.w	r3, r7, #12
 80040aa:	4619      	mov	r1, r3
 80040ac:	4827      	ldr	r0, [pc, #156]	@ (800414c <LCD_IO_Init+0xe8>)
 80040ae:	f002 ff01 	bl	8006eb4 <HAL_GPIO_Init>
    
    LCD_RDX_GPIO_CLK_ENABLE();
 80040b2:	2300      	movs	r3, #0
 80040b4:	607b      	str	r3, [r7, #4]
 80040b6:	4b24      	ldr	r3, [pc, #144]	@ (8004148 <LCD_IO_Init+0xe4>)
 80040b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ba:	4a23      	ldr	r2, [pc, #140]	@ (8004148 <LCD_IO_Init+0xe4>)
 80040bc:	f043 0308 	orr.w	r3, r3, #8
 80040c0:	6313      	str	r3, [r2, #48]	@ 0x30
 80040c2:	4b21      	ldr	r3, [pc, #132]	@ (8004148 <LCD_IO_Init+0xe4>)
 80040c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040c6:	f003 0308 	and.w	r3, r3, #8
 80040ca:	607b      	str	r3, [r7, #4]
 80040cc:	687b      	ldr	r3, [r7, #4]
    GPIO_InitStructure.Pin     = LCD_RDX_PIN;
 80040ce:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80040d2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 80040d4:	2301      	movs	r3, #1
 80040d6:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 80040d8:	2300      	movs	r3, #0
 80040da:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 80040dc:	2302      	movs	r3, #2
 80040de:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_RDX_GPIO_PORT, &GPIO_InitStructure);
 80040e0:	f107 030c 	add.w	r3, r7, #12
 80040e4:	4619      	mov	r1, r3
 80040e6:	4819      	ldr	r0, [pc, #100]	@ (800414c <LCD_IO_Init+0xe8>)
 80040e8:	f002 fee4 	bl	8006eb4 <HAL_GPIO_Init>
    
    /* Configure the LCD Control pins ----------------------------------------*/
    LCD_NCS_GPIO_CLK_ENABLE();
 80040ec:	2300      	movs	r3, #0
 80040ee:	603b      	str	r3, [r7, #0]
 80040f0:	4b15      	ldr	r3, [pc, #84]	@ (8004148 <LCD_IO_Init+0xe4>)
 80040f2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040f4:	4a14      	ldr	r2, [pc, #80]	@ (8004148 <LCD_IO_Init+0xe4>)
 80040f6:	f043 0304 	orr.w	r3, r3, #4
 80040fa:	6313      	str	r3, [r2, #48]	@ 0x30
 80040fc:	4b12      	ldr	r3, [pc, #72]	@ (8004148 <LCD_IO_Init+0xe4>)
 80040fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004100:	f003 0304 	and.w	r3, r3, #4
 8004104:	603b      	str	r3, [r7, #0]
 8004106:	683b      	ldr	r3, [r7, #0]
    
    /* Configure NCS in Output Push-Pull mode */
    GPIO_InitStructure.Pin     = LCD_NCS_PIN;
 8004108:	2304      	movs	r3, #4
 800410a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStructure.Mode    = GPIO_MODE_OUTPUT_PP;
 800410c:	2301      	movs	r3, #1
 800410e:	613b      	str	r3, [r7, #16]
    GPIO_InitStructure.Pull    = GPIO_NOPULL;
 8004110:	2300      	movs	r3, #0
 8004112:	617b      	str	r3, [r7, #20]
    GPIO_InitStructure.Speed   = GPIO_SPEED_FAST;
 8004114:	2302      	movs	r3, #2
 8004116:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(LCD_NCS_GPIO_PORT, &GPIO_InitStructure);
 8004118:	f107 030c 	add.w	r3, r7, #12
 800411c:	4619      	mov	r1, r3
 800411e:	480c      	ldr	r0, [pc, #48]	@ (8004150 <LCD_IO_Init+0xec>)
 8004120:	f002 fec8 	bl	8006eb4 <HAL_GPIO_Init>
    
    /* Set or Reset the control line */
    LCD_CS_LOW();
 8004124:	2200      	movs	r2, #0
 8004126:	2104      	movs	r1, #4
 8004128:	4809      	ldr	r0, [pc, #36]	@ (8004150 <LCD_IO_Init+0xec>)
 800412a:	f003 f993 	bl	8007454 <HAL_GPIO_WritePin>
    LCD_CS_HIGH();
 800412e:	2201      	movs	r2, #1
 8004130:	2104      	movs	r1, #4
 8004132:	4807      	ldr	r0, [pc, #28]	@ (8004150 <LCD_IO_Init+0xec>)
 8004134:	f003 f98e 	bl	8007454 <HAL_GPIO_WritePin>
    
    SPIx_Init();
 8004138:	f7ff fed6 	bl	8003ee8 <SPIx_Init>
  }
}
 800413c:	bf00      	nop
 800413e:	3720      	adds	r7, #32
 8004140:	46bd      	mov	sp, r7
 8004142:	bd80      	pop	{r7, pc}
 8004144:	200005ec 	.word	0x200005ec
 8004148:	40023800 	.word	0x40023800
 800414c:	40020c00 	.word	0x40020c00
 8004150:	40020800 	.word	0x40020800

08004154 <LCD_IO_WriteData>:

/**
  * @brief  Writes register value.
  */
void LCD_IO_WriteData(uint16_t RegValue) 
{
 8004154:	b580      	push	{r7, lr}
 8004156:	b082      	sub	sp, #8
 8004158:	af00      	add	r7, sp, #0
 800415a:	4603      	mov	r3, r0
 800415c:	80fb      	strh	r3, [r7, #6]
  /* Set WRX to send data */
  LCD_WRX_HIGH();
 800415e:	2201      	movs	r2, #1
 8004160:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004164:	480a      	ldr	r0, [pc, #40]	@ (8004190 <LCD_IO_WriteData+0x3c>)
 8004166:	f003 f975 	bl	8007454 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send data */  
  LCD_CS_LOW();
 800416a:	2200      	movs	r2, #0
 800416c:	2104      	movs	r1, #4
 800416e:	4809      	ldr	r0, [pc, #36]	@ (8004194 <LCD_IO_WriteData+0x40>)
 8004170:	f003 f970 	bl	8007454 <HAL_GPIO_WritePin>
  SPIx_Write(RegValue);
 8004174:	88fb      	ldrh	r3, [r7, #6]
 8004176:	4618      	mov	r0, r3
 8004178:	f7ff ff10 	bl	8003f9c <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 800417c:	2201      	movs	r2, #1
 800417e:	2104      	movs	r1, #4
 8004180:	4804      	ldr	r0, [pc, #16]	@ (8004194 <LCD_IO_WriteData+0x40>)
 8004182:	f003 f967 	bl	8007454 <HAL_GPIO_WritePin>
}
 8004186:	bf00      	nop
 8004188:	3708      	adds	r7, #8
 800418a:	46bd      	mov	sp, r7
 800418c:	bd80      	pop	{r7, pc}
 800418e:	bf00      	nop
 8004190:	40020c00 	.word	0x40020c00
 8004194:	40020800 	.word	0x40020800

08004198 <LCD_IO_WriteReg>:

/**
  * @brief  Writes register address.
  */
void LCD_IO_WriteReg(uint8_t Reg) 
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b082      	sub	sp, #8
 800419c:	af00      	add	r7, sp, #0
 800419e:	4603      	mov	r3, r0
 80041a0:	71fb      	strb	r3, [r7, #7]
  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80041a2:	2200      	movs	r2, #0
 80041a4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80041a8:	480a      	ldr	r0, [pc, #40]	@ (80041d4 <LCD_IO_WriteReg+0x3c>)
 80041aa:	f003 f953 	bl	8007454 <HAL_GPIO_WritePin>
  
  /* Reset LCD control line(/CS) and Send command */
  LCD_CS_LOW();
 80041ae:	2200      	movs	r2, #0
 80041b0:	2104      	movs	r1, #4
 80041b2:	4809      	ldr	r0, [pc, #36]	@ (80041d8 <LCD_IO_WriteReg+0x40>)
 80041b4:	f003 f94e 	bl	8007454 <HAL_GPIO_WritePin>
  SPIx_Write(Reg);
 80041b8:	79fb      	ldrb	r3, [r7, #7]
 80041ba:	b29b      	uxth	r3, r3
 80041bc:	4618      	mov	r0, r3
 80041be:	f7ff feed 	bl	8003f9c <SPIx_Write>
  
  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 80041c2:	2201      	movs	r2, #1
 80041c4:	2104      	movs	r1, #4
 80041c6:	4804      	ldr	r0, [pc, #16]	@ (80041d8 <LCD_IO_WriteReg+0x40>)
 80041c8:	f003 f944 	bl	8007454 <HAL_GPIO_WritePin>
}
 80041cc:	bf00      	nop
 80041ce:	3708      	adds	r7, #8
 80041d0:	46bd      	mov	sp, r7
 80041d2:	bd80      	pop	{r7, pc}
 80041d4:	40020c00 	.word	0x40020c00
 80041d8:	40020800 	.word	0x40020800

080041dc <LCD_IO_ReadData>:
  * @param  RegValue Address of the register to read
  * @param  ReadSize Number of bytes to read
  * @retval Content of the register value
  */
uint32_t LCD_IO_ReadData(uint16_t RegValue, uint8_t ReadSize) 
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	4603      	mov	r3, r0
 80041e4:	460a      	mov	r2, r1
 80041e6:	80fb      	strh	r3, [r7, #6]
 80041e8:	4613      	mov	r3, r2
 80041ea:	717b      	strb	r3, [r7, #5]
  uint32_t readvalue = 0;
 80041ec:	2300      	movs	r3, #0
 80041ee:	60fb      	str	r3, [r7, #12]

  /* Select: Chip Select low */
  LCD_CS_LOW();
 80041f0:	2200      	movs	r2, #0
 80041f2:	2104      	movs	r1, #4
 80041f4:	4810      	ldr	r0, [pc, #64]	@ (8004238 <LCD_IO_ReadData+0x5c>)
 80041f6:	f003 f92d 	bl	8007454 <HAL_GPIO_WritePin>

  /* Reset WRX to send command */
  LCD_WRX_LOW();
 80041fa:	2200      	movs	r2, #0
 80041fc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8004200:	480e      	ldr	r0, [pc, #56]	@ (800423c <LCD_IO_ReadData+0x60>)
 8004202:	f003 f927 	bl	8007454 <HAL_GPIO_WritePin>
  
  SPIx_Write(RegValue);
 8004206:	88fb      	ldrh	r3, [r7, #6]
 8004208:	4618      	mov	r0, r3
 800420a:	f7ff fec7 	bl	8003f9c <SPIx_Write>
  
  readvalue = SPIx_Read(ReadSize);
 800420e:	797b      	ldrb	r3, [r7, #5]
 8004210:	4618      	mov	r0, r3
 8004212:	f7ff fea3 	bl	8003f5c <SPIx_Read>
 8004216:	60f8      	str	r0, [r7, #12]

  /* Set WRX to send data */
  LCD_WRX_HIGH();
 8004218:	2201      	movs	r2, #1
 800421a:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800421e:	4807      	ldr	r0, [pc, #28]	@ (800423c <LCD_IO_ReadData+0x60>)
 8004220:	f003 f918 	bl	8007454 <HAL_GPIO_WritePin>

  /* Deselect: Chip Select high */
  LCD_CS_HIGH();
 8004224:	2201      	movs	r2, #1
 8004226:	2104      	movs	r1, #4
 8004228:	4803      	ldr	r0, [pc, #12]	@ (8004238 <LCD_IO_ReadData+0x5c>)
 800422a:	f003 f913 	bl	8007454 <HAL_GPIO_WritePin>
  
  return readvalue;
 800422e:	68fb      	ldr	r3, [r7, #12]
}
 8004230:	4618      	mov	r0, r3
 8004232:	3710      	adds	r7, #16
 8004234:	46bd      	mov	sp, r7
 8004236:	bd80      	pop	{r7, pc}
 8004238:	40020800 	.word	0x40020800
 800423c:	40020c00 	.word	0x40020c00

08004240 <LCD_Delay>:
/**
  * @brief  Wait for loop in ms.
  * @param  Delay in ms.
  */
void LCD_Delay(uint32_t Delay)
{
 8004240:	b580      	push	{r7, lr}
 8004242:	b082      	sub	sp, #8
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
  HAL_Delay(Delay);
 8004248:	6878      	ldr	r0, [r7, #4]
 800424a:	f001 fbd9 	bl	8005a00 <HAL_Delay>
}
 800424e:	bf00      	nop
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}
	...

08004258 <BSP_LCD_Init>:
/**
  * @brief  Initializes the LCD.
  * @retval LCD state
  */
uint8_t BSP_LCD_Init(void)
{ 
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0
  /* PIN EXTC is not connected to VDD and then LCD_READ_ID4 is not accessible. */
  /* In this case, ReadID function is bypassed.*/  
  /*if(ili9341_drv.ReadID() == ILI9341_ID)*/

    /* LTDC Configuration ----------------------------------------------------*/
    LtdcHandler.Instance = LTDC;
 800425c:	4b2d      	ldr	r3, [pc, #180]	@ (8004314 <BSP_LCD_Init+0xbc>)
 800425e:	4a2e      	ldr	r2, [pc, #184]	@ (8004318 <BSP_LCD_Init+0xc0>)
 8004260:	601a      	str	r2, [r3, #0]
          ActiveH=320 (323-2-2+1)
          VFP=4 (327-320-2-2+1)
      */
    
    /* Configure horizontal synchronization width */
    LtdcHandler.Init.HorizontalSync = ILI9341_HSYNC;
 8004262:	4b2c      	ldr	r3, [pc, #176]	@ (8004314 <BSP_LCD_Init+0xbc>)
 8004264:	2209      	movs	r2, #9
 8004266:	615a      	str	r2, [r3, #20]
    /* Configure vertical synchronization height */
    LtdcHandler.Init.VerticalSync = ILI9341_VSYNC;
 8004268:	4b2a      	ldr	r3, [pc, #168]	@ (8004314 <BSP_LCD_Init+0xbc>)
 800426a:	2201      	movs	r2, #1
 800426c:	619a      	str	r2, [r3, #24]
    /* Configure accumulated horizontal back porch */
    LtdcHandler.Init.AccumulatedHBP = ILI9341_HBP;
 800426e:	4b29      	ldr	r3, [pc, #164]	@ (8004314 <BSP_LCD_Init+0xbc>)
 8004270:	221d      	movs	r2, #29
 8004272:	61da      	str	r2, [r3, #28]
    /* Configure accumulated vertical back porch */
    LtdcHandler.Init.AccumulatedVBP = ILI9341_VBP;
 8004274:	4b27      	ldr	r3, [pc, #156]	@ (8004314 <BSP_LCD_Init+0xbc>)
 8004276:	2203      	movs	r2, #3
 8004278:	621a      	str	r2, [r3, #32]
    /* Configure accumulated active width */
    LtdcHandler.Init.AccumulatedActiveW = 269;
 800427a:	4b26      	ldr	r3, [pc, #152]	@ (8004314 <BSP_LCD_Init+0xbc>)
 800427c:	f240 120d 	movw	r2, #269	@ 0x10d
 8004280:	625a      	str	r2, [r3, #36]	@ 0x24
    /* Configure accumulated active height */
    LtdcHandler.Init.AccumulatedActiveH = 323;
 8004282:	4b24      	ldr	r3, [pc, #144]	@ (8004314 <BSP_LCD_Init+0xbc>)
 8004284:	f240 1243 	movw	r2, #323	@ 0x143
 8004288:	629a      	str	r2, [r3, #40]	@ 0x28
    /* Configure total width */
    LtdcHandler.Init.TotalWidth = 279;
 800428a:	4b22      	ldr	r3, [pc, #136]	@ (8004314 <BSP_LCD_Init+0xbc>)
 800428c:	f240 1217 	movw	r2, #279	@ 0x117
 8004290:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* Configure total height */
    LtdcHandler.Init.TotalHeigh = 327;
 8004292:	4b20      	ldr	r3, [pc, #128]	@ (8004314 <BSP_LCD_Init+0xbc>)
 8004294:	f240 1247 	movw	r2, #327	@ 0x147
 8004298:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Configure R,G,B component values for LCD background color */
    LtdcHandler.Init.Backcolor.Red= 0;
 800429a:	4b1e      	ldr	r3, [pc, #120]	@ (8004314 <BSP_LCD_Init+0xbc>)
 800429c:	2200      	movs	r2, #0
 800429e:	f883 2036 	strb.w	r2, [r3, #54]	@ 0x36
    LtdcHandler.Init.Backcolor.Blue= 0;
 80042a2:	4b1c      	ldr	r3, [pc, #112]	@ (8004314 <BSP_LCD_Init+0xbc>)
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    LtdcHandler.Init.Backcolor.Green= 0;
 80042aa:	4b1a      	ldr	r3, [pc, #104]	@ (8004314 <BSP_LCD_Init+0xbc>)
 80042ac:	2200      	movs	r2, #0
 80042ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    /* LCD clock configuration */
    /* PLLSAI_VCO Input = HSE_VALUE/PLL_M = 1 Mhz */
    /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN = 192 Mhz */
    /* PLLLCDCLK = PLLSAI_VCO Output/PLLSAIR = 192/4 = 48 Mhz */
    /* LTDC clock frequency = PLLLCDCLK / LTDC_PLLSAI_DIVR_8 = 48/4 = 6Mhz */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LTDC;
 80042b2:	4b1a      	ldr	r3, [pc, #104]	@ (800431c <BSP_LCD_Init+0xc4>)
 80042b4:	2208      	movs	r2, #8
 80042b6:	601a      	str	r2, [r3, #0]
    PeriphClkInitStruct.PLLSAI.PLLSAIN = 192;
 80042b8:	4b18      	ldr	r3, [pc, #96]	@ (800431c <BSP_LCD_Init+0xc4>)
 80042ba:	22c0      	movs	r2, #192	@ 0xc0
 80042bc:	611a      	str	r2, [r3, #16]
    PeriphClkInitStruct.PLLSAI.PLLSAIR = 4;
 80042be:	4b17      	ldr	r3, [pc, #92]	@ (800431c <BSP_LCD_Init+0xc4>)
 80042c0:	2204      	movs	r2, #4
 80042c2:	619a      	str	r2, [r3, #24]
    PeriphClkInitStruct.PLLSAIDivR = RCC_PLLSAIDIVR_8;
 80042c4:	4b15      	ldr	r3, [pc, #84]	@ (800431c <BSP_LCD_Init+0xc4>)
 80042c6:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80042ca:	625a      	str	r2, [r3, #36]	@ 0x24
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct); 
 80042cc:	4813      	ldr	r0, [pc, #76]	@ (800431c <BSP_LCD_Init+0xc4>)
 80042ce:	f004 facd 	bl	800886c <HAL_RCCEx_PeriphCLKConfig>
    
    /* Polarity */
    LtdcHandler.Init.HSPolarity = LTDC_HSPOLARITY_AL;
 80042d2:	4b10      	ldr	r3, [pc, #64]	@ (8004314 <BSP_LCD_Init+0xbc>)
 80042d4:	2200      	movs	r2, #0
 80042d6:	605a      	str	r2, [r3, #4]
    LtdcHandler.Init.VSPolarity = LTDC_VSPOLARITY_AL;
 80042d8:	4b0e      	ldr	r3, [pc, #56]	@ (8004314 <BSP_LCD_Init+0xbc>)
 80042da:	2200      	movs	r2, #0
 80042dc:	609a      	str	r2, [r3, #8]
    LtdcHandler.Init.DEPolarity = LTDC_DEPOLARITY_AL;
 80042de:	4b0d      	ldr	r3, [pc, #52]	@ (8004314 <BSP_LCD_Init+0xbc>)
 80042e0:	2200      	movs	r2, #0
 80042e2:	60da      	str	r2, [r3, #12]
    LtdcHandler.Init.PCPolarity = LTDC_PCPOLARITY_IPC;
 80042e4:	4b0b      	ldr	r3, [pc, #44]	@ (8004314 <BSP_LCD_Init+0xbc>)
 80042e6:	2200      	movs	r2, #0
 80042e8:	611a      	str	r2, [r3, #16]
    
    BSP_LCD_MspInit();
 80042ea:	f000 ff5f 	bl	80051ac <BSP_LCD_MspInit>
    HAL_LTDC_Init(&LtdcHandler); 
 80042ee:	4809      	ldr	r0, [pc, #36]	@ (8004314 <BSP_LCD_Init+0xbc>)
 80042f0:	f003 faa1 	bl	8007836 <HAL_LTDC_Init>
    
    /* Select the device */
    LcdDrv = &ili9341_drv;
 80042f4:	4b0a      	ldr	r3, [pc, #40]	@ (8004320 <BSP_LCD_Init+0xc8>)
 80042f6:	4a0b      	ldr	r2, [pc, #44]	@ (8004324 <BSP_LCD_Init+0xcc>)
 80042f8:	601a      	str	r2, [r3, #0]

    /* LCD Init */	 
    LcdDrv->Init();
 80042fa:	4b09      	ldr	r3, [pc, #36]	@ (8004320 <BSP_LCD_Init+0xc8>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4798      	blx	r3

    /* Initialize the SDRAM */
    BSP_SDRAM_Init();
 8004302:	f001 f941 	bl	8005588 <BSP_SDRAM_Init>

    /* Initialize the font */
    BSP_LCD_SetFont(&LCD_DEFAULT_FONT);
 8004306:	4808      	ldr	r0, [pc, #32]	@ (8004328 <BSP_LCD_Init+0xd0>)
 8004308:	f000 f90c 	bl	8004524 <BSP_LCD_SetFont>

  return LCD_OK;
 800430c:	2300      	movs	r3, #0
}  
 800430e:	4618      	mov	r0, r3
 8004310:	bd80      	pop	{r7, pc}
 8004312:	bf00      	nop
 8004314:	200005f0 	.word	0x200005f0
 8004318:	40016800 	.word	0x40016800
 800431c:	200006d8 	.word	0x200006d8
 8004320:	20000724 	.word	0x20000724
 8004324:	2000000c 	.word	0x2000000c
 8004328:	20000048 	.word	0x20000048

0800432c <BSP_LCD_GetXSize>:
/**
  * @brief  Gets the LCD X size.  
  * @retval The used LCD X size
  */
uint32_t BSP_LCD_GetXSize(void)
{
 800432c:	b580      	push	{r7, lr}
 800432e:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelWidth();
 8004330:	4b03      	ldr	r3, [pc, #12]	@ (8004340 <BSP_LCD_GetXSize+0x14>)
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004336:	4798      	blx	r3
 8004338:	4603      	mov	r3, r0
}
 800433a:	4618      	mov	r0, r3
 800433c:	bd80      	pop	{r7, pc}
 800433e:	bf00      	nop
 8004340:	20000724 	.word	0x20000724

08004344 <BSP_LCD_GetYSize>:
/**
  * @brief  Gets the LCD Y size.  
  * @retval The used LCD Y size
  */
uint32_t BSP_LCD_GetYSize(void)
{
 8004344:	b580      	push	{r7, lr}
 8004346:	af00      	add	r7, sp, #0
  return LcdDrv->GetLcdPixelHeight();
 8004348:	4b03      	ldr	r3, [pc, #12]	@ (8004358 <BSP_LCD_GetYSize+0x14>)
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800434e:	4798      	blx	r3
 8004350:	4603      	mov	r3, r0
}
 8004352:	4618      	mov	r0, r3
 8004354:	bd80      	pop	{r7, pc}
 8004356:	bf00      	nop
 8004358:	20000724 	.word	0x20000724

0800435c <BSP_LCD_LayerDefaultInit>:
  * @brief  Initializes the LCD layers.
  * @param  LayerIndex: the layer foreground or background. 
  * @param  FB_Address: the layer frame buffer.
  */
void BSP_LCD_LayerDefaultInit(uint16_t LayerIndex, uint32_t FB_Address)
{     
 800435c:	b580      	push	{r7, lr}
 800435e:	b090      	sub	sp, #64	@ 0x40
 8004360:	af00      	add	r7, sp, #0
 8004362:	4603      	mov	r3, r0
 8004364:	6039      	str	r1, [r7, #0]
 8004366:	80fb      	strh	r3, [r7, #6]
  LCD_LayerCfgTypeDef   Layercfg;

 /* Layer Init */
  Layercfg.WindowX0 = 0;
 8004368:	2300      	movs	r3, #0
 800436a:	60fb      	str	r3, [r7, #12]
  Layercfg.WindowX1 = BSP_LCD_GetXSize();
 800436c:	f7ff ffde 	bl	800432c <BSP_LCD_GetXSize>
 8004370:	4603      	mov	r3, r0
 8004372:	613b      	str	r3, [r7, #16]
  Layercfg.WindowY0 = 0;
 8004374:	2300      	movs	r3, #0
 8004376:	617b      	str	r3, [r7, #20]
  Layercfg.WindowY1 = BSP_LCD_GetYSize(); 
 8004378:	f7ff ffe4 	bl	8004344 <BSP_LCD_GetYSize>
 800437c:	4603      	mov	r3, r0
 800437e:	61bb      	str	r3, [r7, #24]
  Layercfg.PixelFormat = LTDC_PIXEL_FORMAT_ARGB8888;
 8004380:	2300      	movs	r3, #0
 8004382:	61fb      	str	r3, [r7, #28]
  Layercfg.FBStartAdress = FB_Address;
 8004384:	683b      	ldr	r3, [r7, #0]
 8004386:	633b      	str	r3, [r7, #48]	@ 0x30
  Layercfg.Alpha = 255;
 8004388:	23ff      	movs	r3, #255	@ 0xff
 800438a:	623b      	str	r3, [r7, #32]
  Layercfg.Alpha0 = 0;
 800438c:	2300      	movs	r3, #0
 800438e:	627b      	str	r3, [r7, #36]	@ 0x24
  Layercfg.Backcolor.Blue = 0;
 8004390:	2300      	movs	r3, #0
 8004392:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  Layercfg.Backcolor.Green = 0;
 8004396:	2300      	movs	r3, #0
 8004398:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  Layercfg.Backcolor.Red = 0;
 800439c:	2300      	movs	r3, #0
 800439e:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  Layercfg.BlendingFactor1 = LTDC_BLENDING_FACTOR1_PAxCA;
 80043a2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80043a6:	62bb      	str	r3, [r7, #40]	@ 0x28
  Layercfg.BlendingFactor2 = LTDC_BLENDING_FACTOR2_PAxCA;
 80043a8:	2307      	movs	r3, #7
 80043aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  Layercfg.ImageWidth = BSP_LCD_GetXSize();
 80043ac:	f7ff ffbe 	bl	800432c <BSP_LCD_GetXSize>
 80043b0:	4603      	mov	r3, r0
 80043b2:	637b      	str	r3, [r7, #52]	@ 0x34
  Layercfg.ImageHeight = BSP_LCD_GetYSize();
 80043b4:	f7ff ffc6 	bl	8004344 <BSP_LCD_GetYSize>
 80043b8:	4603      	mov	r3, r0
 80043ba:	63bb      	str	r3, [r7, #56]	@ 0x38
  
  HAL_LTDC_ConfigLayer(&LtdcHandler, &Layercfg, LayerIndex); 
 80043bc:	88fa      	ldrh	r2, [r7, #6]
 80043be:	f107 030c 	add.w	r3, r7, #12
 80043c2:	4619      	mov	r1, r3
 80043c4:	4814      	ldr	r0, [pc, #80]	@ (8004418 <BSP_LCD_LayerDefaultInit+0xbc>)
 80043c6:	f003 fb8b 	bl	8007ae0 <HAL_LTDC_ConfigLayer>

  DrawProp[LayerIndex].BackColor = LCD_COLOR_WHITE;
 80043ca:	88fa      	ldrh	r2, [r7, #6]
 80043cc:	4913      	ldr	r1, [pc, #76]	@ (800441c <BSP_LCD_LayerDefaultInit+0xc0>)
 80043ce:	4613      	mov	r3, r2
 80043d0:	005b      	lsls	r3, r3, #1
 80043d2:	4413      	add	r3, r2
 80043d4:	009b      	lsls	r3, r3, #2
 80043d6:	440b      	add	r3, r1
 80043d8:	3304      	adds	r3, #4
 80043da:	f04f 32ff 	mov.w	r2, #4294967295
 80043de:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].pFont     = &Font24;
 80043e0:	88fa      	ldrh	r2, [r7, #6]
 80043e2:	490e      	ldr	r1, [pc, #56]	@ (800441c <BSP_LCD_LayerDefaultInit+0xc0>)
 80043e4:	4613      	mov	r3, r2
 80043e6:	005b      	lsls	r3, r3, #1
 80043e8:	4413      	add	r3, r2
 80043ea:	009b      	lsls	r3, r3, #2
 80043ec:	440b      	add	r3, r1
 80043ee:	3308      	adds	r3, #8
 80043f0:	4a0b      	ldr	r2, [pc, #44]	@ (8004420 <BSP_LCD_LayerDefaultInit+0xc4>)
 80043f2:	601a      	str	r2, [r3, #0]
  DrawProp[LayerIndex].TextColor = LCD_COLOR_BLACK; 
 80043f4:	88fa      	ldrh	r2, [r7, #6]
 80043f6:	4909      	ldr	r1, [pc, #36]	@ (800441c <BSP_LCD_LayerDefaultInit+0xc0>)
 80043f8:	4613      	mov	r3, r2
 80043fa:	005b      	lsls	r3, r3, #1
 80043fc:	4413      	add	r3, r2
 80043fe:	009b      	lsls	r3, r3, #2
 8004400:	440b      	add	r3, r1
 8004402:	f04f 427f 	mov.w	r2, #4278190080	@ 0xff000000
 8004406:	601a      	str	r2, [r3, #0]

  /* Dithering activation */
  HAL_LTDC_EnableDither(&LtdcHandler);
 8004408:	4803      	ldr	r0, [pc, #12]	@ (8004418 <BSP_LCD_LayerDefaultInit+0xbc>)
 800440a:	f003 fba7 	bl	8007b5c <HAL_LTDC_EnableDither>
}
 800440e:	bf00      	nop
 8004410:	3740      	adds	r7, #64	@ 0x40
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	200005f0 	.word	0x200005f0
 800441c:	2000070c 	.word	0x2000070c
 8004420:	20000048 	.word	0x20000048

08004424 <BSP_LCD_SelectLayer>:
/**
  * @brief  Selects the LCD Layer.
  * @param  LayerIndex: the Layer foreground or background.
  */
void BSP_LCD_SelectLayer(uint32_t LayerIndex)
{
 8004424:	b480      	push	{r7}
 8004426:	b083      	sub	sp, #12
 8004428:	af00      	add	r7, sp, #0
 800442a:	6078      	str	r0, [r7, #4]
  ActiveLayer = LayerIndex;
 800442c:	4a04      	ldr	r2, [pc, #16]	@ (8004440 <BSP_LCD_SelectLayer+0x1c>)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	6013      	str	r3, [r2, #0]
}
 8004432:	bf00      	nop
 8004434:	370c      	adds	r7, #12
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
 800443e:	bf00      	nop
 8004440:	20000708 	.word	0x20000708

08004444 <BSP_LCD_SetLayerVisible>:
  * @param  LayerIndex: the visible Layer.
  * @param  state: new state of the specified layer.
  *    This parameter can be: ENABLE or DISABLE.  
  */
void BSP_LCD_SetLayerVisible(uint32_t LayerIndex, FunctionalState state)
{
 8004444:	b480      	push	{r7}
 8004446:	b083      	sub	sp, #12
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
 800444c:	460b      	mov	r3, r1
 800444e:	70fb      	strb	r3, [r7, #3]
  if(state == ENABLE)
 8004450:	78fb      	ldrb	r3, [r7, #3]
 8004452:	2b01      	cmp	r3, #1
 8004454:	d112      	bne.n	800447c <BSP_LCD_SetLayerVisible+0x38>
  {
    __HAL_LTDC_LAYER_ENABLE(&LtdcHandler, LayerIndex);
 8004456:	4b19      	ldr	r3, [pc, #100]	@ (80044bc <BSP_LCD_SetLayerVisible+0x78>)
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	461a      	mov	r2, r3
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	01db      	lsls	r3, r3, #7
 8004460:	4413      	add	r3, r2
 8004462:	3384      	adds	r3, #132	@ 0x84
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	4a15      	ldr	r2, [pc, #84]	@ (80044bc <BSP_LCD_SetLayerVisible+0x78>)
 8004468:	6812      	ldr	r2, [r2, #0]
 800446a:	4611      	mov	r1, r2
 800446c:	687a      	ldr	r2, [r7, #4]
 800446e:	01d2      	lsls	r2, r2, #7
 8004470:	440a      	add	r2, r1
 8004472:	3284      	adds	r2, #132	@ 0x84
 8004474:	f043 0301 	orr.w	r3, r3, #1
 8004478:	6013      	str	r3, [r2, #0]
 800447a:	e011      	b.n	80044a0 <BSP_LCD_SetLayerVisible+0x5c>
  }
  else
  {
    __HAL_LTDC_LAYER_DISABLE(&LtdcHandler, LayerIndex);
 800447c:	4b0f      	ldr	r3, [pc, #60]	@ (80044bc <BSP_LCD_SetLayerVisible+0x78>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	461a      	mov	r2, r3
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	01db      	lsls	r3, r3, #7
 8004486:	4413      	add	r3, r2
 8004488:	3384      	adds	r3, #132	@ 0x84
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	4a0b      	ldr	r2, [pc, #44]	@ (80044bc <BSP_LCD_SetLayerVisible+0x78>)
 800448e:	6812      	ldr	r2, [r2, #0]
 8004490:	4611      	mov	r1, r2
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	01d2      	lsls	r2, r2, #7
 8004496:	440a      	add	r2, r1
 8004498:	3284      	adds	r2, #132	@ 0x84
 800449a:	f023 0301 	bic.w	r3, r3, #1
 800449e:	6013      	str	r3, [r2, #0]
  }
  __HAL_LTDC_RELOAD_CONFIG(&LtdcHandler);
 80044a0:	4b06      	ldr	r3, [pc, #24]	@ (80044bc <BSP_LCD_SetLayerVisible+0x78>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044a6:	4b05      	ldr	r3, [pc, #20]	@ (80044bc <BSP_LCD_SetLayerVisible+0x78>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	f042 0201 	orr.w	r2, r2, #1
 80044ae:	625a      	str	r2, [r3, #36]	@ 0x24
}
 80044b0:	bf00      	nop
 80044b2:	370c      	adds	r7, #12
 80044b4:	46bd      	mov	sp, r7
 80044b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ba:	4770      	bx	lr
 80044bc:	200005f0 	.word	0x200005f0

080044c0 <BSP_LCD_SetTextColor>:
/**
  * @brief  Sets the Text color.
  * @param  Color: the Text color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetTextColor(uint32_t Color)
{
 80044c0:	b480      	push	{r7}
 80044c2:	b083      	sub	sp, #12
 80044c4:	af00      	add	r7, sp, #0
 80044c6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].TextColor = Color;
 80044c8:	4b07      	ldr	r3, [pc, #28]	@ (80044e8 <BSP_LCD_SetTextColor+0x28>)
 80044ca:	681a      	ldr	r2, [r3, #0]
 80044cc:	4907      	ldr	r1, [pc, #28]	@ (80044ec <BSP_LCD_SetTextColor+0x2c>)
 80044ce:	4613      	mov	r3, r2
 80044d0:	005b      	lsls	r3, r3, #1
 80044d2:	4413      	add	r3, r2
 80044d4:	009b      	lsls	r3, r3, #2
 80044d6:	440b      	add	r3, r1
 80044d8:	687a      	ldr	r2, [r7, #4]
 80044da:	601a      	str	r2, [r3, #0]
}
 80044dc:	bf00      	nop
 80044de:	370c      	adds	r7, #12
 80044e0:	46bd      	mov	sp, r7
 80044e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e6:	4770      	bx	lr
 80044e8:	20000708 	.word	0x20000708
 80044ec:	2000070c 	.word	0x2000070c

080044f0 <BSP_LCD_SetBackColor>:
/**
  * @brief  Sets the Background color.
  * @param  Color: the layer Background color code ARGB(8-8-8-8)
  */
void BSP_LCD_SetBackColor(uint32_t Color)
{
 80044f0:	b480      	push	{r7}
 80044f2:	b083      	sub	sp, #12
 80044f4:	af00      	add	r7, sp, #0
 80044f6:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].BackColor = Color;
 80044f8:	4b08      	ldr	r3, [pc, #32]	@ (800451c <BSP_LCD_SetBackColor+0x2c>)
 80044fa:	681a      	ldr	r2, [r3, #0]
 80044fc:	4908      	ldr	r1, [pc, #32]	@ (8004520 <BSP_LCD_SetBackColor+0x30>)
 80044fe:	4613      	mov	r3, r2
 8004500:	005b      	lsls	r3, r3, #1
 8004502:	4413      	add	r3, r2
 8004504:	009b      	lsls	r3, r3, #2
 8004506:	440b      	add	r3, r1
 8004508:	3304      	adds	r3, #4
 800450a:	687a      	ldr	r2, [r7, #4]
 800450c:	601a      	str	r2, [r3, #0]
}
 800450e:	bf00      	nop
 8004510:	370c      	adds	r7, #12
 8004512:	46bd      	mov	sp, r7
 8004514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004518:	4770      	bx	lr
 800451a:	bf00      	nop
 800451c:	20000708 	.word	0x20000708
 8004520:	2000070c 	.word	0x2000070c

08004524 <BSP_LCD_SetFont>:
/**
  * @brief  Sets the Text Font.
  * @param  pFonts: the layer font to be used
  */
void BSP_LCD_SetFont(sFONT *pFonts)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	6078      	str	r0, [r7, #4]
  DrawProp[ActiveLayer].pFont = pFonts;
 800452c:	4b08      	ldr	r3, [pc, #32]	@ (8004550 <BSP_LCD_SetFont+0x2c>)
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	4908      	ldr	r1, [pc, #32]	@ (8004554 <BSP_LCD_SetFont+0x30>)
 8004532:	4613      	mov	r3, r2
 8004534:	005b      	lsls	r3, r3, #1
 8004536:	4413      	add	r3, r2
 8004538:	009b      	lsls	r3, r3, #2
 800453a:	440b      	add	r3, r1
 800453c:	3308      	adds	r3, #8
 800453e:	687a      	ldr	r2, [r7, #4]
 8004540:	601a      	str	r2, [r3, #0]
}
 8004542:	bf00      	nop
 8004544:	370c      	adds	r7, #12
 8004546:	46bd      	mov	sp, r7
 8004548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800454c:	4770      	bx	lr
 800454e:	bf00      	nop
 8004550:	20000708 	.word	0x20000708
 8004554:	2000070c 	.word	0x2000070c

08004558 <BSP_LCD_Clear>:
/**
  * @brief  Clears the hole LCD.
  * @param  Color: the color of the background
  */
void BSP_LCD_Clear(uint32_t Color)
{ 
 8004558:	b5f0      	push	{r4, r5, r6, r7, lr}
 800455a:	b085      	sub	sp, #20
 800455c:	af02      	add	r7, sp, #8
 800455e:	6078      	str	r0, [r7, #4]
  /* Clear the LCD */ 
  FillBuffer(ActiveLayer, (uint32_t *)(LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress), BSP_LCD_GetXSize(), BSP_LCD_GetYSize(), 0, Color);
 8004560:	4b0f      	ldr	r3, [pc, #60]	@ (80045a0 <BSP_LCD_Clear+0x48>)
 8004562:	681c      	ldr	r4, [r3, #0]
 8004564:	4b0e      	ldr	r3, [pc, #56]	@ (80045a0 <BSP_LCD_Clear+0x48>)
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	4a0e      	ldr	r2, [pc, #56]	@ (80045a4 <BSP_LCD_Clear+0x4c>)
 800456a:	2134      	movs	r1, #52	@ 0x34
 800456c:	fb01 f303 	mul.w	r3, r1, r3
 8004570:	4413      	add	r3, r2
 8004572:	335c      	adds	r3, #92	@ 0x5c
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	461e      	mov	r6, r3
 8004578:	f7ff fed8 	bl	800432c <BSP_LCD_GetXSize>
 800457c:	4605      	mov	r5, r0
 800457e:	f7ff fee1 	bl	8004344 <BSP_LCD_GetYSize>
 8004582:	4602      	mov	r2, r0
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	9301      	str	r3, [sp, #4]
 8004588:	2300      	movs	r3, #0
 800458a:	9300      	str	r3, [sp, #0]
 800458c:	4613      	mov	r3, r2
 800458e:	462a      	mov	r2, r5
 8004590:	4631      	mov	r1, r6
 8004592:	4620      	mov	r0, r4
 8004594:	f000 ffc0 	bl	8005518 <FillBuffer>
}
 8004598:	bf00      	nop
 800459a:	370c      	adds	r7, #12
 800459c:	46bd      	mov	sp, r7
 800459e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80045a0:	20000708 	.word	0x20000708
 80045a4:	200005f0 	.word	0x200005f0

080045a8 <BSP_LCD_DisplayChar>:
  * @param  Xpos: start column address
  * @param  Ypos: the Line where to display the character shape
  * @param  Ascii: character ascii code, must be between 0x20 and 0x7E
  */
void BSP_LCD_DisplayChar(uint16_t Xpos, uint16_t Ypos, uint8_t Ascii)
{
 80045a8:	b590      	push	{r4, r7, lr}
 80045aa:	b083      	sub	sp, #12
 80045ac:	af00      	add	r7, sp, #0
 80045ae:	4603      	mov	r3, r0
 80045b0:	80fb      	strh	r3, [r7, #6]
 80045b2:	460b      	mov	r3, r1
 80045b4:	80bb      	strh	r3, [r7, #4]
 80045b6:	4613      	mov	r3, r2
 80045b8:	70fb      	strb	r3, [r7, #3]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80045ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004628 <BSP_LCD_DisplayChar+0x80>)
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	491b      	ldr	r1, [pc, #108]	@ (800462c <BSP_LCD_DisplayChar+0x84>)
 80045c0:	4613      	mov	r3, r2
 80045c2:	005b      	lsls	r3, r3, #1
 80045c4:	4413      	add	r3, r2
 80045c6:	009b      	lsls	r3, r3, #2
 80045c8:	440b      	add	r3, r1
 80045ca:	3308      	adds	r3, #8
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	6819      	ldr	r1, [r3, #0]
 80045d0:	78fb      	ldrb	r3, [r7, #3]
 80045d2:	f1a3 0020 	sub.w	r0, r3, #32
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80045d6:	4b14      	ldr	r3, [pc, #80]	@ (8004628 <BSP_LCD_DisplayChar+0x80>)
 80045d8:	681a      	ldr	r2, [r3, #0]
 80045da:	4c14      	ldr	r4, [pc, #80]	@ (800462c <BSP_LCD_DisplayChar+0x84>)
 80045dc:	4613      	mov	r3, r2
 80045de:	005b      	lsls	r3, r3, #1
 80045e0:	4413      	add	r3, r2
 80045e2:	009b      	lsls	r3, r3, #2
 80045e4:	4423      	add	r3, r4
 80045e6:	3308      	adds	r3, #8
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	88db      	ldrh	r3, [r3, #6]
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 80045ec:	fb03 f000 	mul.w	r0, r3, r0
              DrawProp[ActiveLayer].pFont->Height * ((DrawProp[ActiveLayer].pFont->Width + 7) / 8)]);
 80045f0:	4b0d      	ldr	r3, [pc, #52]	@ (8004628 <BSP_LCD_DisplayChar+0x80>)
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	4c0d      	ldr	r4, [pc, #52]	@ (800462c <BSP_LCD_DisplayChar+0x84>)
 80045f6:	4613      	mov	r3, r2
 80045f8:	005b      	lsls	r3, r3, #1
 80045fa:	4413      	add	r3, r2
 80045fc:	009b      	lsls	r3, r3, #2
 80045fe:	4423      	add	r3, r4
 8004600:	3308      	adds	r3, #8
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	889b      	ldrh	r3, [r3, #4]
 8004606:	3307      	adds	r3, #7
 8004608:	2b00      	cmp	r3, #0
 800460a:	da00      	bge.n	800460e <BSP_LCD_DisplayChar+0x66>
 800460c:	3307      	adds	r3, #7
 800460e:	10db      	asrs	r3, r3, #3
 8004610:	fb00 f303 	mul.w	r3, r0, r3
  DrawChar(Xpos, Ypos, &DrawProp[ActiveLayer].pFont->table[(Ascii-' ') *\
 8004614:	18ca      	adds	r2, r1, r3
 8004616:	88b9      	ldrh	r1, [r7, #4]
 8004618:	88fb      	ldrh	r3, [r7, #6]
 800461a:	4618      	mov	r0, r3
 800461c:	f000 fec2 	bl	80053a4 <DrawChar>
}
 8004620:	bf00      	nop
 8004622:	370c      	adds	r7, #12
 8004624:	46bd      	mov	sp, r7
 8004626:	bd90      	pop	{r4, r7, pc}
 8004628:	20000708 	.word	0x20000708
 800462c:	2000070c 	.word	0x2000070c

08004630 <BSP_LCD_DisplayStringAt>:
  *                @arg CENTER_MODE 
  *                @arg RIGHT_MODE
  *                @arg LEFT_MODE   
  */
void BSP_LCD_DisplayStringAt(uint16_t X, uint16_t Y, uint8_t *pText, Text_AlignModeTypdef mode)
{
 8004630:	b5b0      	push	{r4, r5, r7, lr}
 8004632:	b088      	sub	sp, #32
 8004634:	af00      	add	r7, sp, #0
 8004636:	60ba      	str	r2, [r7, #8]
 8004638:	461a      	mov	r2, r3
 800463a:	4603      	mov	r3, r0
 800463c:	81fb      	strh	r3, [r7, #14]
 800463e:	460b      	mov	r3, r1
 8004640:	81bb      	strh	r3, [r7, #12]
 8004642:	4613      	mov	r3, r2
 8004644:	71fb      	strb	r3, [r7, #7]
  uint16_t refcolumn = 1, i = 0;
 8004646:	2301      	movs	r3, #1
 8004648:	83fb      	strh	r3, [r7, #30]
 800464a:	2300      	movs	r3, #0
 800464c:	83bb      	strh	r3, [r7, #28]
  uint32_t size = 0, xsize = 0; 
 800464e:	2300      	movs	r3, #0
 8004650:	61bb      	str	r3, [r7, #24]
 8004652:	2300      	movs	r3, #0
 8004654:	613b      	str	r3, [r7, #16]
  uint8_t  *ptr = pText;
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	617b      	str	r3, [r7, #20]
  
  /* Get the text size */
  while (*ptr++) size ++ ;
 800465a:	e002      	b.n	8004662 <BSP_LCD_DisplayStringAt+0x32>
 800465c:	69bb      	ldr	r3, [r7, #24]
 800465e:	3301      	adds	r3, #1
 8004660:	61bb      	str	r3, [r7, #24]
 8004662:	697b      	ldr	r3, [r7, #20]
 8004664:	1c5a      	adds	r2, r3, #1
 8004666:	617a      	str	r2, [r7, #20]
 8004668:	781b      	ldrb	r3, [r3, #0]
 800466a:	2b00      	cmp	r3, #0
 800466c:	d1f6      	bne.n	800465c <BSP_LCD_DisplayStringAt+0x2c>
  
  /* Characters number per line */
  xsize = (BSP_LCD_GetXSize()/DrawProp[ActiveLayer].pFont->Width);
 800466e:	f7ff fe5d 	bl	800432c <BSP_LCD_GetXSize>
 8004672:	4601      	mov	r1, r0
 8004674:	4b4b      	ldr	r3, [pc, #300]	@ (80047a4 <BSP_LCD_DisplayStringAt+0x174>)
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	484b      	ldr	r0, [pc, #300]	@ (80047a8 <BSP_LCD_DisplayStringAt+0x178>)
 800467a:	4613      	mov	r3, r2
 800467c:	005b      	lsls	r3, r3, #1
 800467e:	4413      	add	r3, r2
 8004680:	009b      	lsls	r3, r3, #2
 8004682:	4403      	add	r3, r0
 8004684:	3308      	adds	r3, #8
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	889b      	ldrh	r3, [r3, #4]
 800468a:	fbb1 f3f3 	udiv	r3, r1, r3
 800468e:	613b      	str	r3, [r7, #16]
  
  switch (mode)
 8004690:	79fb      	ldrb	r3, [r7, #7]
 8004692:	2b03      	cmp	r3, #3
 8004694:	d01c      	beq.n	80046d0 <BSP_LCD_DisplayStringAt+0xa0>
 8004696:	2b03      	cmp	r3, #3
 8004698:	dc33      	bgt.n	8004702 <BSP_LCD_DisplayStringAt+0xd2>
 800469a:	2b01      	cmp	r3, #1
 800469c:	d002      	beq.n	80046a4 <BSP_LCD_DisplayStringAt+0x74>
 800469e:	2b02      	cmp	r3, #2
 80046a0:	d019      	beq.n	80046d6 <BSP_LCD_DisplayStringAt+0xa6>
 80046a2:	e02e      	b.n	8004702 <BSP_LCD_DisplayStringAt+0xd2>
  {
  case CENTER_MODE:
    {
      refcolumn = X+ ((xsize - size)* DrawProp[ActiveLayer].pFont->Width) / 2;
 80046a4:	693a      	ldr	r2, [r7, #16]
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	1ad1      	subs	r1, r2, r3
 80046aa:	4b3e      	ldr	r3, [pc, #248]	@ (80047a4 <BSP_LCD_DisplayStringAt+0x174>)
 80046ac:	681a      	ldr	r2, [r3, #0]
 80046ae:	483e      	ldr	r0, [pc, #248]	@ (80047a8 <BSP_LCD_DisplayStringAt+0x178>)
 80046b0:	4613      	mov	r3, r2
 80046b2:	005b      	lsls	r3, r3, #1
 80046b4:	4413      	add	r3, r2
 80046b6:	009b      	lsls	r3, r3, #2
 80046b8:	4403      	add	r3, r0
 80046ba:	3308      	adds	r3, #8
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	889b      	ldrh	r3, [r3, #4]
 80046c0:	fb01 f303 	mul.w	r3, r1, r3
 80046c4:	085b      	lsrs	r3, r3, #1
 80046c6:	b29a      	uxth	r2, r3
 80046c8:	89fb      	ldrh	r3, [r7, #14]
 80046ca:	4413      	add	r3, r2
 80046cc:	83fb      	strh	r3, [r7, #30]
      break;
 80046ce:	e01b      	b.n	8004708 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case LEFT_MODE:
    {
      refcolumn = X;
 80046d0:	89fb      	ldrh	r3, [r7, #14]
 80046d2:	83fb      	strh	r3, [r7, #30]
      break;
 80046d4:	e018      	b.n	8004708 <BSP_LCD_DisplayStringAt+0xd8>
    }
  case RIGHT_MODE:
    {
      refcolumn = X + ((xsize - size)*DrawProp[ActiveLayer].pFont->Width);
 80046d6:	693a      	ldr	r2, [r7, #16]
 80046d8:	69bb      	ldr	r3, [r7, #24]
 80046da:	1ad3      	subs	r3, r2, r3
 80046dc:	b299      	uxth	r1, r3
 80046de:	4b31      	ldr	r3, [pc, #196]	@ (80047a4 <BSP_LCD_DisplayStringAt+0x174>)
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	4831      	ldr	r0, [pc, #196]	@ (80047a8 <BSP_LCD_DisplayStringAt+0x178>)
 80046e4:	4613      	mov	r3, r2
 80046e6:	005b      	lsls	r3, r3, #1
 80046e8:	4413      	add	r3, r2
 80046ea:	009b      	lsls	r3, r3, #2
 80046ec:	4403      	add	r3, r0
 80046ee:	3308      	adds	r3, #8
 80046f0:	681b      	ldr	r3, [r3, #0]
 80046f2:	889b      	ldrh	r3, [r3, #4]
 80046f4:	fb11 f303 	smulbb	r3, r1, r3
 80046f8:	b29a      	uxth	r2, r3
 80046fa:	89fb      	ldrh	r3, [r7, #14]
 80046fc:	4413      	add	r3, r2
 80046fe:	83fb      	strh	r3, [r7, #30]
      break;
 8004700:	e002      	b.n	8004708 <BSP_LCD_DisplayStringAt+0xd8>
    }
  default:
    {
      refcolumn = X;
 8004702:	89fb      	ldrh	r3, [r7, #14]
 8004704:	83fb      	strh	r3, [r7, #30]
      break;
 8004706:	bf00      	nop
    }
  }

  /* Send the string character by character on LCD */
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8004708:	e01a      	b.n	8004740 <BSP_LCD_DisplayStringAt+0x110>
  {
    /* Display one character on LCD */
    BSP_LCD_DisplayChar(refcolumn, Y, *pText);
 800470a:	68bb      	ldr	r3, [r7, #8]
 800470c:	781a      	ldrb	r2, [r3, #0]
 800470e:	89b9      	ldrh	r1, [r7, #12]
 8004710:	8bfb      	ldrh	r3, [r7, #30]
 8004712:	4618      	mov	r0, r3
 8004714:	f7ff ff48 	bl	80045a8 <BSP_LCD_DisplayChar>
    /* Decrement the column position by 16 */
    refcolumn += DrawProp[ActiveLayer].pFont->Width;
 8004718:	4b22      	ldr	r3, [pc, #136]	@ (80047a4 <BSP_LCD_DisplayStringAt+0x174>)
 800471a:	681a      	ldr	r2, [r3, #0]
 800471c:	4922      	ldr	r1, [pc, #136]	@ (80047a8 <BSP_LCD_DisplayStringAt+0x178>)
 800471e:	4613      	mov	r3, r2
 8004720:	005b      	lsls	r3, r3, #1
 8004722:	4413      	add	r3, r2
 8004724:	009b      	lsls	r3, r3, #2
 8004726:	440b      	add	r3, r1
 8004728:	3308      	adds	r3, #8
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	889a      	ldrh	r2, [r3, #4]
 800472e:	8bfb      	ldrh	r3, [r7, #30]
 8004730:	4413      	add	r3, r2
 8004732:	83fb      	strh	r3, [r7, #30]
    /* Point on the next character */
    pText++;
 8004734:	68bb      	ldr	r3, [r7, #8]
 8004736:	3301      	adds	r3, #1
 8004738:	60bb      	str	r3, [r7, #8]
    i++;
 800473a:	8bbb      	ldrh	r3, [r7, #28]
 800473c:	3301      	adds	r3, #1
 800473e:	83bb      	strh	r3, [r7, #28]
  while ((*pText != 0) & (((BSP_LCD_GetXSize() - (i*DrawProp[ActiveLayer].pFont->Width)) & 0xFFFF) >= DrawProp[ActiveLayer].pFont->Width))
 8004740:	68bb      	ldr	r3, [r7, #8]
 8004742:	781b      	ldrb	r3, [r3, #0]
 8004744:	2b00      	cmp	r3, #0
 8004746:	bf14      	ite	ne
 8004748:	2301      	movne	r3, #1
 800474a:	2300      	moveq	r3, #0
 800474c:	b2dc      	uxtb	r4, r3
 800474e:	f7ff fded 	bl	800432c <BSP_LCD_GetXSize>
 8004752:	8bb9      	ldrh	r1, [r7, #28]
 8004754:	4b13      	ldr	r3, [pc, #76]	@ (80047a4 <BSP_LCD_DisplayStringAt+0x174>)
 8004756:	681a      	ldr	r2, [r3, #0]
 8004758:	4d13      	ldr	r5, [pc, #76]	@ (80047a8 <BSP_LCD_DisplayStringAt+0x178>)
 800475a:	4613      	mov	r3, r2
 800475c:	005b      	lsls	r3, r3, #1
 800475e:	4413      	add	r3, r2
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	442b      	add	r3, r5
 8004764:	3308      	adds	r3, #8
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	889b      	ldrh	r3, [r3, #4]
 800476a:	fb01 f303 	mul.w	r3, r1, r3
 800476e:	1ac3      	subs	r3, r0, r3
 8004770:	b299      	uxth	r1, r3
 8004772:	4b0c      	ldr	r3, [pc, #48]	@ (80047a4 <BSP_LCD_DisplayStringAt+0x174>)
 8004774:	681a      	ldr	r2, [r3, #0]
 8004776:	480c      	ldr	r0, [pc, #48]	@ (80047a8 <BSP_LCD_DisplayStringAt+0x178>)
 8004778:	4613      	mov	r3, r2
 800477a:	005b      	lsls	r3, r3, #1
 800477c:	4413      	add	r3, r2
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	4403      	add	r3, r0
 8004782:	3308      	adds	r3, #8
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	889b      	ldrh	r3, [r3, #4]
 8004788:	4299      	cmp	r1, r3
 800478a:	bf2c      	ite	cs
 800478c:	2301      	movcs	r3, #1
 800478e:	2300      	movcc	r3, #0
 8004790:	b2db      	uxtb	r3, r3
 8004792:	4023      	ands	r3, r4
 8004794:	b2db      	uxtb	r3, r3
 8004796:	2b00      	cmp	r3, #0
 8004798:	d1b7      	bne.n	800470a <BSP_LCD_DisplayStringAt+0xda>
  }  
}
 800479a:	bf00      	nop
 800479c:	bf00      	nop
 800479e:	3720      	adds	r7, #32
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bdb0      	pop	{r4, r5, r7, pc}
 80047a4:	20000708 	.word	0x20000708
 80047a8:	2000070c 	.word	0x2000070c

080047ac <BSP_LCD_DrawHLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawHLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 80047ac:	b5b0      	push	{r4, r5, r7, lr}
 80047ae:	b086      	sub	sp, #24
 80047b0:	af02      	add	r7, sp, #8
 80047b2:	4603      	mov	r3, r0
 80047b4:	80fb      	strh	r3, [r7, #6]
 80047b6:	460b      	mov	r3, r1
 80047b8:	80bb      	strh	r3, [r7, #4]
 80047ba:	4613      	mov	r3, r2
 80047bc:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 80047be:	2300      	movs	r3, #0
 80047c0:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 80047c2:	4b16      	ldr	r3, [pc, #88]	@ (800481c <BSP_LCD_DrawHLine+0x70>)
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a16      	ldr	r2, [pc, #88]	@ (8004820 <BSP_LCD_DrawHLine+0x74>)
 80047c8:	2134      	movs	r1, #52	@ 0x34
 80047ca:	fb01 f303 	mul.w	r3, r1, r3
 80047ce:	4413      	add	r3, r2
 80047d0:	335c      	adds	r3, #92	@ 0x5c
 80047d2:	681c      	ldr	r4, [r3, #0]
 80047d4:	f7ff fdaa 	bl	800432c <BSP_LCD_GetXSize>
 80047d8:	4602      	mov	r2, r0
 80047da:	88bb      	ldrh	r3, [r7, #4]
 80047dc:	fb03 f202 	mul.w	r2, r3, r2
 80047e0:	88fb      	ldrh	r3, [r7, #6]
 80047e2:	4413      	add	r3, r2
 80047e4:	009b      	lsls	r3, r3, #2
 80047e6:	4423      	add	r3, r4
 80047e8:	60fb      	str	r3, [r7, #12]

  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Length, 1, 0, DrawProp[ActiveLayer].TextColor);
 80047ea:	4b0c      	ldr	r3, [pc, #48]	@ (800481c <BSP_LCD_DrawHLine+0x70>)
 80047ec:	6818      	ldr	r0, [r3, #0]
 80047ee:	68f9      	ldr	r1, [r7, #12]
 80047f0:	887c      	ldrh	r4, [r7, #2]
 80047f2:	4b0a      	ldr	r3, [pc, #40]	@ (800481c <BSP_LCD_DrawHLine+0x70>)
 80047f4:	681a      	ldr	r2, [r3, #0]
 80047f6:	4d0b      	ldr	r5, [pc, #44]	@ (8004824 <BSP_LCD_DrawHLine+0x78>)
 80047f8:	4613      	mov	r3, r2
 80047fa:	005b      	lsls	r3, r3, #1
 80047fc:	4413      	add	r3, r2
 80047fe:	009b      	lsls	r3, r3, #2
 8004800:	442b      	add	r3, r5
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	9301      	str	r3, [sp, #4]
 8004806:	2300      	movs	r3, #0
 8004808:	9300      	str	r3, [sp, #0]
 800480a:	2301      	movs	r3, #1
 800480c:	4622      	mov	r2, r4
 800480e:	f000 fe83 	bl	8005518 <FillBuffer>
}
 8004812:	bf00      	nop
 8004814:	3710      	adds	r7, #16
 8004816:	46bd      	mov	sp, r7
 8004818:	bdb0      	pop	{r4, r5, r7, pc}
 800481a:	bf00      	nop
 800481c:	20000708 	.word	0x20000708
 8004820:	200005f0 	.word	0x200005f0
 8004824:	2000070c 	.word	0x2000070c

08004828 <BSP_LCD_DrawVLine>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Length: line length
  */
void BSP_LCD_DrawVLine(uint16_t Xpos, uint16_t Ypos, uint16_t Length)
{
 8004828:	b5f0      	push	{r4, r5, r6, r7, lr}
 800482a:	b087      	sub	sp, #28
 800482c:	af02      	add	r7, sp, #8
 800482e:	4603      	mov	r3, r0
 8004830:	80fb      	strh	r3, [r7, #6]
 8004832:	460b      	mov	r3, r1
 8004834:	80bb      	strh	r3, [r7, #4]
 8004836:	4613      	mov	r3, r2
 8004838:	807b      	strh	r3, [r7, #2]
  uint32_t xaddress = 0;
 800483a:	2300      	movs	r3, #0
 800483c:	60fb      	str	r3, [r7, #12]
  
  /* Get the line address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 800483e:	4b18      	ldr	r3, [pc, #96]	@ (80048a0 <BSP_LCD_DrawVLine+0x78>)
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	4a18      	ldr	r2, [pc, #96]	@ (80048a4 <BSP_LCD_DrawVLine+0x7c>)
 8004844:	2134      	movs	r1, #52	@ 0x34
 8004846:	fb01 f303 	mul.w	r3, r1, r3
 800484a:	4413      	add	r3, r2
 800484c:	335c      	adds	r3, #92	@ 0x5c
 800484e:	681c      	ldr	r4, [r3, #0]
 8004850:	f7ff fd6c 	bl	800432c <BSP_LCD_GetXSize>
 8004854:	4602      	mov	r2, r0
 8004856:	88bb      	ldrh	r3, [r7, #4]
 8004858:	fb03 f202 	mul.w	r2, r3, r2
 800485c:	88fb      	ldrh	r3, [r7, #6]
 800485e:	4413      	add	r3, r2
 8004860:	009b      	lsls	r3, r3, #2
 8004862:	4423      	add	r3, r4
 8004864:	60fb      	str	r3, [r7, #12]
  
  /* Write line */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, 1, Length, (BSP_LCD_GetXSize() - 1), DrawProp[ActiveLayer].TextColor);
 8004866:	4b0e      	ldr	r3, [pc, #56]	@ (80048a0 <BSP_LCD_DrawVLine+0x78>)
 8004868:	681c      	ldr	r4, [r3, #0]
 800486a:	68fd      	ldr	r5, [r7, #12]
 800486c:	887e      	ldrh	r6, [r7, #2]
 800486e:	f7ff fd5d 	bl	800432c <BSP_LCD_GetXSize>
 8004872:	4603      	mov	r3, r0
 8004874:	1e59      	subs	r1, r3, #1
 8004876:	4b0a      	ldr	r3, [pc, #40]	@ (80048a0 <BSP_LCD_DrawVLine+0x78>)
 8004878:	681a      	ldr	r2, [r3, #0]
 800487a:	480b      	ldr	r0, [pc, #44]	@ (80048a8 <BSP_LCD_DrawVLine+0x80>)
 800487c:	4613      	mov	r3, r2
 800487e:	005b      	lsls	r3, r3, #1
 8004880:	4413      	add	r3, r2
 8004882:	009b      	lsls	r3, r3, #2
 8004884:	4403      	add	r3, r0
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	9301      	str	r3, [sp, #4]
 800488a:	9100      	str	r1, [sp, #0]
 800488c:	4633      	mov	r3, r6
 800488e:	2201      	movs	r2, #1
 8004890:	4629      	mov	r1, r5
 8004892:	4620      	mov	r0, r4
 8004894:	f000 fe40 	bl	8005518 <FillBuffer>
}
 8004898:	bf00      	nop
 800489a:	3714      	adds	r7, #20
 800489c:	46bd      	mov	sp, r7
 800489e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80048a0:	20000708 	.word	0x20000708
 80048a4:	200005f0 	.word	0x200005f0
 80048a8:	2000070c 	.word	0x2000070c

080048ac <BSP_LCD_DrawLine>:
  * @param  Y1: the point 1 Y position
  * @param  X2: the point 2 X position
  * @param  Y2: the point 2 Y position
  */
void BSP_LCD_DrawLine(uint16_t X1, uint16_t Y1, uint16_t X2, uint16_t Y2)
{
 80048ac:	b590      	push	{r4, r7, lr}
 80048ae:	b08b      	sub	sp, #44	@ 0x2c
 80048b0:	af00      	add	r7, sp, #0
 80048b2:	4604      	mov	r4, r0
 80048b4:	4608      	mov	r0, r1
 80048b6:	4611      	mov	r1, r2
 80048b8:	461a      	mov	r2, r3
 80048ba:	4623      	mov	r3, r4
 80048bc:	80fb      	strh	r3, [r7, #6]
 80048be:	4603      	mov	r3, r0
 80048c0:	80bb      	strh	r3, [r7, #4]
 80048c2:	460b      	mov	r3, r1
 80048c4:	807b      	strh	r3, [r7, #2]
 80048c6:	4613      	mov	r3, r2
 80048c8:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 80048ca:	2300      	movs	r3, #0
 80048cc:	823b      	strh	r3, [r7, #16]
 80048ce:	2300      	movs	r3, #0
 80048d0:	81fb      	strh	r3, [r7, #14]
 80048d2:	2300      	movs	r3, #0
 80048d4:	84fb      	strh	r3, [r7, #38]	@ 0x26
 80048d6:	2300      	movs	r3, #0
 80048d8:	84bb      	strh	r3, [r7, #36]	@ 0x24
 80048da:	2300      	movs	r3, #0
 80048dc:	847b      	strh	r3, [r7, #34]	@ 0x22
 80048de:	2300      	movs	r3, #0
 80048e0:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 80048e2:	2300      	movs	r3, #0
 80048e4:	83fb      	strh	r3, [r7, #30]
 80048e6:	2300      	movs	r3, #0
 80048e8:	83bb      	strh	r3, [r7, #28]
 80048ea:	2300      	movs	r3, #0
 80048ec:	837b      	strh	r3, [r7, #26]
 80048ee:	2300      	movs	r3, #0
 80048f0:	833b      	strh	r3, [r7, #24]
 80048f2:	2300      	movs	r3, #0
 80048f4:	82fb      	strh	r3, [r7, #22]
 80048f6:	2300      	movs	r3, #0
 80048f8:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 80048fa:	2300      	movs	r3, #0
 80048fc:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 80048fe:	887a      	ldrh	r2, [r7, #2]
 8004900:	88fb      	ldrh	r3, [r7, #6]
 8004902:	1ad3      	subs	r3, r2, r3
 8004904:	2b00      	cmp	r3, #0
 8004906:	bfb8      	it	lt
 8004908:	425b      	neglt	r3, r3
 800490a:	823b      	strh	r3, [r7, #16]
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 800490c:	883a      	ldrh	r2, [r7, #0]
 800490e:	88bb      	ldrh	r3, [r7, #4]
 8004910:	1ad3      	subs	r3, r2, r3
 8004912:	2b00      	cmp	r3, #0
 8004914:	bfb8      	it	lt
 8004916:	425b      	neglt	r3, r3
 8004918:	81fb      	strh	r3, [r7, #14]
  x = X1;                       /* Start x off at the first pixel */
 800491a:	88fb      	ldrh	r3, [r7, #6]
 800491c:	84fb      	strh	r3, [r7, #38]	@ 0x26
  y = Y1;                       /* Start y off at the first pixel */
 800491e:	88bb      	ldrh	r3, [r7, #4]
 8004920:	84bb      	strh	r3, [r7, #36]	@ 0x24
  
  if (X2 >= X1)                 /* The x-values are increasing */
 8004922:	887a      	ldrh	r2, [r7, #2]
 8004924:	88fb      	ldrh	r3, [r7, #6]
 8004926:	429a      	cmp	r2, r3
 8004928:	d304      	bcc.n	8004934 <BSP_LCD_DrawLine+0x88>
  {
    xinc1 = 1;
 800492a:	2301      	movs	r3, #1
 800492c:	847b      	strh	r3, [r7, #34]	@ 0x22
    xinc2 = 1;
 800492e:	2301      	movs	r3, #1
 8004930:	843b      	strh	r3, [r7, #32]
 8004932:	e005      	b.n	8004940 <BSP_LCD_DrawLine+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8004934:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004938:	847b      	strh	r3, [r7, #34]	@ 0x22
    xinc2 = -1;
 800493a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800493e:	843b      	strh	r3, [r7, #32]
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
 8004940:	883a      	ldrh	r2, [r7, #0]
 8004942:	88bb      	ldrh	r3, [r7, #4]
 8004944:	429a      	cmp	r2, r3
 8004946:	d304      	bcc.n	8004952 <BSP_LCD_DrawLine+0xa6>
  {
    yinc1 = 1;
 8004948:	2301      	movs	r3, #1
 800494a:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 800494c:	2301      	movs	r3, #1
 800494e:	83bb      	strh	r3, [r7, #28]
 8004950:	e005      	b.n	800495e <BSP_LCD_DrawLine+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8004952:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004956:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8004958:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800495c:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 800495e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004962:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004966:	429a      	cmp	r2, r3
 8004968:	db10      	blt.n	800498c <BSP_LCD_DrawLine+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 800496a:	2300      	movs	r3, #0
 800496c:	847b      	strh	r3, [r7, #34]	@ 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 800496e:	2300      	movs	r3, #0
 8004970:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8004972:	8a3b      	ldrh	r3, [r7, #16]
 8004974:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8004976:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800497a:	0fda      	lsrs	r2, r3, #31
 800497c:	4413      	add	r3, r2
 800497e:	105b      	asrs	r3, r3, #1
 8004980:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 8004982:	89fb      	ldrh	r3, [r7, #14]
 8004984:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 8004986:	8a3b      	ldrh	r3, [r7, #16]
 8004988:	82bb      	strh	r3, [r7, #20]
 800498a:	e00f      	b.n	80049ac <BSP_LCD_DrawLine+0x100>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 800498c:	2300      	movs	r3, #0
 800498e:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8004990:	2300      	movs	r3, #0
 8004992:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8004994:	89fb      	ldrh	r3, [r7, #14]
 8004996:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8004998:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800499c:	0fda      	lsrs	r2, r3, #31
 800499e:	4413      	add	r3, r2
 80049a0:	105b      	asrs	r3, r3, #1
 80049a2:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 80049a4:	8a3b      	ldrh	r3, [r7, #16]
 80049a6:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 80049a8:	89fb      	ldrh	r3, [r7, #14]
 80049aa:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 80049ac:	2300      	movs	r3, #0
 80049ae:	827b      	strh	r3, [r7, #18]
 80049b0:	e037      	b.n	8004a22 <BSP_LCD_DrawLine+0x176>
  {
    BSP_LCD_DrawPixel(x, y, DrawProp[ActiveLayer].TextColor);   /* Draw the current pixel */
 80049b2:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 80049b4:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 80049b6:	4b20      	ldr	r3, [pc, #128]	@ (8004a38 <BSP_LCD_DrawLine+0x18c>)
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	4c20      	ldr	r4, [pc, #128]	@ (8004a3c <BSP_LCD_DrawLine+0x190>)
 80049bc:	4613      	mov	r3, r2
 80049be:	005b      	lsls	r3, r3, #1
 80049c0:	4413      	add	r3, r2
 80049c2:	009b      	lsls	r3, r3, #2
 80049c4:	4423      	add	r3, r4
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	461a      	mov	r2, r3
 80049ca:	f000 fcc5 	bl	8005358 <BSP_LCD_DrawPixel>
    num += numadd;                            /* Increase the numerator by the top of the fraction */
 80049ce:	8b3a      	ldrh	r2, [r7, #24]
 80049d0:	8afb      	ldrh	r3, [r7, #22]
 80049d2:	4413      	add	r3, r2
 80049d4:	b29b      	uxth	r3, r3
 80049d6:	833b      	strh	r3, [r7, #24]
    if (num >= den)                           /* Check if numerator >= denominator */
 80049d8:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80049dc:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80049e0:	429a      	cmp	r2, r3
 80049e2:	db0e      	blt.n	8004a02 <BSP_LCD_DrawLine+0x156>
    {
      num -= den;                             /* Calculate the new numerator value */
 80049e4:	8b3a      	ldrh	r2, [r7, #24]
 80049e6:	8b7b      	ldrh	r3, [r7, #26]
 80049e8:	1ad3      	subs	r3, r2, r3
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	833b      	strh	r3, [r7, #24]
      x += xinc1;                             /* Change the x as appropriate */
 80049ee:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 80049f0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80049f2:	4413      	add	r3, r2
 80049f4:	b29b      	uxth	r3, r3
 80049f6:	84fb      	strh	r3, [r7, #38]	@ 0x26
      y += yinc1;                             /* Change the y as appropriate */
 80049f8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80049fa:	8bfb      	ldrh	r3, [r7, #30]
 80049fc:	4413      	add	r3, r2
 80049fe:	b29b      	uxth	r3, r3
 8004a00:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }
    x += xinc2;                               /* Change the x as appropriate */
 8004a02:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004a04:	8c3b      	ldrh	r3, [r7, #32]
 8004a06:	4413      	add	r3, r2
 8004a08:	b29b      	uxth	r3, r3
 8004a0a:	84fb      	strh	r3, [r7, #38]	@ 0x26
    y += yinc2;                               /* Change the y as appropriate */
 8004a0c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004a0e:	8bbb      	ldrh	r3, [r7, #28]
 8004a10:	4413      	add	r3, r2
 8004a12:	b29b      	uxth	r3, r3
 8004a14:	84bb      	strh	r3, [r7, #36]	@ 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8004a16:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004a1a:	b29b      	uxth	r3, r3
 8004a1c:	3301      	adds	r3, #1
 8004a1e:	b29b      	uxth	r3, r3
 8004a20:	827b      	strh	r3, [r7, #18]
 8004a22:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004a26:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004a2a:	429a      	cmp	r2, r3
 8004a2c:	ddc1      	ble.n	80049b2 <BSP_LCD_DrawLine+0x106>
  }
}
 8004a2e:	bf00      	nop
 8004a30:	bf00      	nop
 8004a32:	372c      	adds	r7, #44	@ 0x2c
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd90      	pop	{r4, r7, pc}
 8004a38:	20000708 	.word	0x20000708
 8004a3c:	2000070c 	.word	0x2000070c

08004a40 <BSP_LCD_DrawRect>:
  * @param  Ypos: the Y position
  * @param  Height: display rectangle height
  * @param  Width: display rectangle width
  */
void BSP_LCD_DrawRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8004a40:	b590      	push	{r4, r7, lr}
 8004a42:	b083      	sub	sp, #12
 8004a44:	af00      	add	r7, sp, #0
 8004a46:	4604      	mov	r4, r0
 8004a48:	4608      	mov	r0, r1
 8004a4a:	4611      	mov	r1, r2
 8004a4c:	461a      	mov	r2, r3
 8004a4e:	4623      	mov	r3, r4
 8004a50:	80fb      	strh	r3, [r7, #6]
 8004a52:	4603      	mov	r3, r0
 8004a54:	80bb      	strh	r3, [r7, #4]
 8004a56:	460b      	mov	r3, r1
 8004a58:	807b      	strh	r3, [r7, #2]
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	803b      	strh	r3, [r7, #0]
  /* Draw horizontal lines */
  BSP_LCD_DrawHLine(Xpos, Ypos, Width);
 8004a5e:	887a      	ldrh	r2, [r7, #2]
 8004a60:	88b9      	ldrh	r1, [r7, #4]
 8004a62:	88fb      	ldrh	r3, [r7, #6]
 8004a64:	4618      	mov	r0, r3
 8004a66:	f7ff fea1 	bl	80047ac <BSP_LCD_DrawHLine>
  BSP_LCD_DrawHLine(Xpos, (Ypos+ Height), Width);
 8004a6a:	88ba      	ldrh	r2, [r7, #4]
 8004a6c:	883b      	ldrh	r3, [r7, #0]
 8004a6e:	4413      	add	r3, r2
 8004a70:	b299      	uxth	r1, r3
 8004a72:	887a      	ldrh	r2, [r7, #2]
 8004a74:	88fb      	ldrh	r3, [r7, #6]
 8004a76:	4618      	mov	r0, r3
 8004a78:	f7ff fe98 	bl	80047ac <BSP_LCD_DrawHLine>
  
  /* Draw vertical lines */
  BSP_LCD_DrawVLine(Xpos, Ypos, Height);
 8004a7c:	883a      	ldrh	r2, [r7, #0]
 8004a7e:	88b9      	ldrh	r1, [r7, #4]
 8004a80:	88fb      	ldrh	r3, [r7, #6]
 8004a82:	4618      	mov	r0, r3
 8004a84:	f7ff fed0 	bl	8004828 <BSP_LCD_DrawVLine>
  BSP_LCD_DrawVLine((Xpos + Width), Ypos, Height);
 8004a88:	88fa      	ldrh	r2, [r7, #6]
 8004a8a:	887b      	ldrh	r3, [r7, #2]
 8004a8c:	4413      	add	r3, r2
 8004a8e:	b29b      	uxth	r3, r3
 8004a90:	883a      	ldrh	r2, [r7, #0]
 8004a92:	88b9      	ldrh	r1, [r7, #4]
 8004a94:	4618      	mov	r0, r3
 8004a96:	f7ff fec7 	bl	8004828 <BSP_LCD_DrawVLine>
}
 8004a9a:	bf00      	nop
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd90      	pop	{r4, r7, pc}
	...

08004aa4 <BSP_LCD_DrawCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_DrawCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8004aa4:	b590      	push	{r4, r7, lr}
 8004aa6:	b087      	sub	sp, #28
 8004aa8:	af00      	add	r7, sp, #0
 8004aaa:	4603      	mov	r3, r0
 8004aac:	80fb      	strh	r3, [r7, #6]
 8004aae:	460b      	mov	r3, r1
 8004ab0:	80bb      	strh	r3, [r7, #4]
 8004ab2:	4613      	mov	r3, r2
 8004ab4:	807b      	strh	r3, [r7, #2]
  int32_t  d;/* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8004ab6:	887b      	ldrh	r3, [r7, #2]
 8004ab8:	005b      	lsls	r3, r3, #1
 8004aba:	f1c3 0303 	rsb	r3, r3, #3
 8004abe:	617b      	str	r3, [r7, #20]
  curx = 0;
 8004ac0:	2300      	movs	r3, #0
 8004ac2:	613b      	str	r3, [r7, #16]
  cury = Radius;
 8004ac4:	887b      	ldrh	r3, [r7, #2]
 8004ac6:	60fb      	str	r3, [r7, #12]
  
  while (curx <= cury)
 8004ac8:	e0c7      	b.n	8004c5a <BSP_LCD_DrawCircle+0x1b6>
  {
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 8004aca:	693b      	ldr	r3, [r7, #16]
 8004acc:	b29a      	uxth	r2, r3
 8004ace:	88fb      	ldrh	r3, [r7, #6]
 8004ad0:	4413      	add	r3, r2
 8004ad2:	b298      	uxth	r0, r3
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	b29b      	uxth	r3, r3
 8004ad8:	88ba      	ldrh	r2, [r7, #4]
 8004ada:	1ad3      	subs	r3, r2, r3
 8004adc:	b299      	uxth	r1, r3
 8004ade:	4b64      	ldr	r3, [pc, #400]	@ (8004c70 <BSP_LCD_DrawCircle+0x1cc>)
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	4c64      	ldr	r4, [pc, #400]	@ (8004c74 <BSP_LCD_DrawCircle+0x1d0>)
 8004ae4:	4613      	mov	r3, r2
 8004ae6:	005b      	lsls	r3, r3, #1
 8004ae8:	4413      	add	r3, r2
 8004aea:	009b      	lsls	r3, r3, #2
 8004aec:	4423      	add	r3, r4
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	461a      	mov	r2, r3
 8004af2:	f000 fc31 	bl	8005358 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos - cury), DrawProp[ActiveLayer].TextColor);
 8004af6:	693b      	ldr	r3, [r7, #16]
 8004af8:	b29b      	uxth	r3, r3
 8004afa:	88fa      	ldrh	r2, [r7, #6]
 8004afc:	1ad3      	subs	r3, r2, r3
 8004afe:	b298      	uxth	r0, r3
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	88ba      	ldrh	r2, [r7, #4]
 8004b06:	1ad3      	subs	r3, r2, r3
 8004b08:	b299      	uxth	r1, r3
 8004b0a:	4b59      	ldr	r3, [pc, #356]	@ (8004c70 <BSP_LCD_DrawCircle+0x1cc>)
 8004b0c:	681a      	ldr	r2, [r3, #0]
 8004b0e:	4c59      	ldr	r4, [pc, #356]	@ (8004c74 <BSP_LCD_DrawCircle+0x1d0>)
 8004b10:	4613      	mov	r3, r2
 8004b12:	005b      	lsls	r3, r3, #1
 8004b14:	4413      	add	r3, r2
 8004b16:	009b      	lsls	r3, r3, #2
 8004b18:	4423      	add	r3, r4
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	461a      	mov	r2, r3
 8004b1e:	f000 fc1b 	bl	8005358 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	b29a      	uxth	r2, r3
 8004b26:	88fb      	ldrh	r3, [r7, #6]
 8004b28:	4413      	add	r3, r2
 8004b2a:	b298      	uxth	r0, r3
 8004b2c:	693b      	ldr	r3, [r7, #16]
 8004b2e:	b29b      	uxth	r3, r3
 8004b30:	88ba      	ldrh	r2, [r7, #4]
 8004b32:	1ad3      	subs	r3, r2, r3
 8004b34:	b299      	uxth	r1, r3
 8004b36:	4b4e      	ldr	r3, [pc, #312]	@ (8004c70 <BSP_LCD_DrawCircle+0x1cc>)
 8004b38:	681a      	ldr	r2, [r3, #0]
 8004b3a:	4c4e      	ldr	r4, [pc, #312]	@ (8004c74 <BSP_LCD_DrawCircle+0x1d0>)
 8004b3c:	4613      	mov	r3, r2
 8004b3e:	005b      	lsls	r3, r3, #1
 8004b40:	4413      	add	r3, r2
 8004b42:	009b      	lsls	r3, r3, #2
 8004b44:	4423      	add	r3, r4
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	461a      	mov	r2, r3
 8004b4a:	f000 fc05 	bl	8005358 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos - curx), DrawProp[ActiveLayer].TextColor);
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	b29b      	uxth	r3, r3
 8004b52:	88fa      	ldrh	r2, [r7, #6]
 8004b54:	1ad3      	subs	r3, r2, r3
 8004b56:	b298      	uxth	r0, r3
 8004b58:	693b      	ldr	r3, [r7, #16]
 8004b5a:	b29b      	uxth	r3, r3
 8004b5c:	88ba      	ldrh	r2, [r7, #4]
 8004b5e:	1ad3      	subs	r3, r2, r3
 8004b60:	b299      	uxth	r1, r3
 8004b62:	4b43      	ldr	r3, [pc, #268]	@ (8004c70 <BSP_LCD_DrawCircle+0x1cc>)
 8004b64:	681a      	ldr	r2, [r3, #0]
 8004b66:	4c43      	ldr	r4, [pc, #268]	@ (8004c74 <BSP_LCD_DrawCircle+0x1d0>)
 8004b68:	4613      	mov	r3, r2
 8004b6a:	005b      	lsls	r3, r3, #1
 8004b6c:	4413      	add	r3, r2
 8004b6e:	009b      	lsls	r3, r3, #2
 8004b70:	4423      	add	r3, r4
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	461a      	mov	r2, r3
 8004b76:	f000 fbef 	bl	8005358 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 8004b7a:	693b      	ldr	r3, [r7, #16]
 8004b7c:	b29a      	uxth	r2, r3
 8004b7e:	88fb      	ldrh	r3, [r7, #6]
 8004b80:	4413      	add	r3, r2
 8004b82:	b298      	uxth	r0, r3
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	b29a      	uxth	r2, r3
 8004b88:	88bb      	ldrh	r3, [r7, #4]
 8004b8a:	4413      	add	r3, r2
 8004b8c:	b299      	uxth	r1, r3
 8004b8e:	4b38      	ldr	r3, [pc, #224]	@ (8004c70 <BSP_LCD_DrawCircle+0x1cc>)
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	4c38      	ldr	r4, [pc, #224]	@ (8004c74 <BSP_LCD_DrawCircle+0x1d0>)
 8004b94:	4613      	mov	r3, r2
 8004b96:	005b      	lsls	r3, r3, #1
 8004b98:	4413      	add	r3, r2
 8004b9a:	009b      	lsls	r3, r3, #2
 8004b9c:	4423      	add	r3, r4
 8004b9e:	681b      	ldr	r3, [r3, #0]
 8004ba0:	461a      	mov	r2, r3
 8004ba2:	f000 fbd9 	bl	8005358 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - curx), (Ypos + cury), DrawProp[ActiveLayer].TextColor);
 8004ba6:	693b      	ldr	r3, [r7, #16]
 8004ba8:	b29b      	uxth	r3, r3
 8004baa:	88fa      	ldrh	r2, [r7, #6]
 8004bac:	1ad3      	subs	r3, r2, r3
 8004bae:	b298      	uxth	r0, r3
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	b29a      	uxth	r2, r3
 8004bb4:	88bb      	ldrh	r3, [r7, #4]
 8004bb6:	4413      	add	r3, r2
 8004bb8:	b299      	uxth	r1, r3
 8004bba:	4b2d      	ldr	r3, [pc, #180]	@ (8004c70 <BSP_LCD_DrawCircle+0x1cc>)
 8004bbc:	681a      	ldr	r2, [r3, #0]
 8004bbe:	4c2d      	ldr	r4, [pc, #180]	@ (8004c74 <BSP_LCD_DrawCircle+0x1d0>)
 8004bc0:	4613      	mov	r3, r2
 8004bc2:	005b      	lsls	r3, r3, #1
 8004bc4:	4413      	add	r3, r2
 8004bc6:	009b      	lsls	r3, r3, #2
 8004bc8:	4423      	add	r3, r4
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	461a      	mov	r2, r3
 8004bce:	f000 fbc3 	bl	8005358 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos + cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	b29a      	uxth	r2, r3
 8004bd6:	88fb      	ldrh	r3, [r7, #6]
 8004bd8:	4413      	add	r3, r2
 8004bda:	b298      	uxth	r0, r3
 8004bdc:	693b      	ldr	r3, [r7, #16]
 8004bde:	b29a      	uxth	r2, r3
 8004be0:	88bb      	ldrh	r3, [r7, #4]
 8004be2:	4413      	add	r3, r2
 8004be4:	b299      	uxth	r1, r3
 8004be6:	4b22      	ldr	r3, [pc, #136]	@ (8004c70 <BSP_LCD_DrawCircle+0x1cc>)
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	4c22      	ldr	r4, [pc, #136]	@ (8004c74 <BSP_LCD_DrawCircle+0x1d0>)
 8004bec:	4613      	mov	r3, r2
 8004bee:	005b      	lsls	r3, r3, #1
 8004bf0:	4413      	add	r3, r2
 8004bf2:	009b      	lsls	r3, r3, #2
 8004bf4:	4423      	add	r3, r4
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	461a      	mov	r2, r3
 8004bfa:	f000 fbad 	bl	8005358 <BSP_LCD_DrawPixel>
    BSP_LCD_DrawPixel((Xpos - cury), (Ypos + curx), DrawProp[ActiveLayer].TextColor);   
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	b29b      	uxth	r3, r3
 8004c02:	88fa      	ldrh	r2, [r7, #6]
 8004c04:	1ad3      	subs	r3, r2, r3
 8004c06:	b298      	uxth	r0, r3
 8004c08:	693b      	ldr	r3, [r7, #16]
 8004c0a:	b29a      	uxth	r2, r3
 8004c0c:	88bb      	ldrh	r3, [r7, #4]
 8004c0e:	4413      	add	r3, r2
 8004c10:	b299      	uxth	r1, r3
 8004c12:	4b17      	ldr	r3, [pc, #92]	@ (8004c70 <BSP_LCD_DrawCircle+0x1cc>)
 8004c14:	681a      	ldr	r2, [r3, #0]
 8004c16:	4c17      	ldr	r4, [pc, #92]	@ (8004c74 <BSP_LCD_DrawCircle+0x1d0>)
 8004c18:	4613      	mov	r3, r2
 8004c1a:	005b      	lsls	r3, r3, #1
 8004c1c:	4413      	add	r3, r2
 8004c1e:	009b      	lsls	r3, r3, #2
 8004c20:	4423      	add	r3, r4
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	461a      	mov	r2, r3
 8004c26:	f000 fb97 	bl	8005358 <BSP_LCD_DrawPixel>

    if (d < 0)
 8004c2a:	697b      	ldr	r3, [r7, #20]
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	da06      	bge.n	8004c3e <BSP_LCD_DrawCircle+0x19a>
    { 
      d += (curx << 2) + 6;
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	009a      	lsls	r2, r3, #2
 8004c34:	697b      	ldr	r3, [r7, #20]
 8004c36:	4413      	add	r3, r2
 8004c38:	3306      	adds	r3, #6
 8004c3a:	617b      	str	r3, [r7, #20]
 8004c3c:	e00a      	b.n	8004c54 <BSP_LCD_DrawCircle+0x1b0>
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 8004c3e:	693a      	ldr	r2, [r7, #16]
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	1ad3      	subs	r3, r2, r3
 8004c44:	009a      	lsls	r2, r3, #2
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	4413      	add	r3, r2
 8004c4a:	330a      	adds	r3, #10
 8004c4c:	617b      	str	r3, [r7, #20]
      cury--;
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	3b01      	subs	r3, #1
 8004c52:	60fb      	str	r3, [r7, #12]
    }
    curx++;
 8004c54:	693b      	ldr	r3, [r7, #16]
 8004c56:	3301      	adds	r3, #1
 8004c58:	613b      	str	r3, [r7, #16]
  while (curx <= cury)
 8004c5a:	693a      	ldr	r2, [r7, #16]
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	429a      	cmp	r2, r3
 8004c60:	f67f af33 	bls.w	8004aca <BSP_LCD_DrawCircle+0x26>
  } 
}
 8004c64:	bf00      	nop
 8004c66:	bf00      	nop
 8004c68:	371c      	adds	r7, #28
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd90      	pop	{r4, r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	20000708 	.word	0x20000708
 8004c74:	2000070c 	.word	0x2000070c

08004c78 <BSP_LCD_FillRect>:
  * @param  Ypos: the Y position
  * @param  Height: rectangle height
  * @param  Width: rectangle width
  */
void BSP_LCD_FillRect(uint16_t Xpos, uint16_t Ypos, uint16_t Width, uint16_t Height)
{
 8004c78:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004c7c:	b086      	sub	sp, #24
 8004c7e:	af02      	add	r7, sp, #8
 8004c80:	4604      	mov	r4, r0
 8004c82:	4608      	mov	r0, r1
 8004c84:	4611      	mov	r1, r2
 8004c86:	461a      	mov	r2, r3
 8004c88:	4623      	mov	r3, r4
 8004c8a:	80fb      	strh	r3, [r7, #6]
 8004c8c:	4603      	mov	r3, r0
 8004c8e:	80bb      	strh	r3, [r7, #4]
 8004c90:	460b      	mov	r3, r1
 8004c92:	807b      	strh	r3, [r7, #2]
 8004c94:	4613      	mov	r3, r2
 8004c96:	803b      	strh	r3, [r7, #0]
  uint32_t xaddress = 0;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	60fb      	str	r3, [r7, #12]

  /* Set the text color */
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8004c9c:	4b20      	ldr	r3, [pc, #128]	@ (8004d20 <BSP_LCD_FillRect+0xa8>)
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	4920      	ldr	r1, [pc, #128]	@ (8004d24 <BSP_LCD_FillRect+0xac>)
 8004ca2:	4613      	mov	r3, r2
 8004ca4:	005b      	lsls	r3, r3, #1
 8004ca6:	4413      	add	r3, r2
 8004ca8:	009b      	lsls	r3, r3, #2
 8004caa:	440b      	add	r3, r1
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	4618      	mov	r0, r3
 8004cb0:	f7ff fc06 	bl	80044c0 <BSP_LCD_SetTextColor>

  /* Get the rectangle start address */
  xaddress = (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress) + 4*(BSP_LCD_GetXSize()*Ypos + Xpos);
 8004cb4:	4b1a      	ldr	r3, [pc, #104]	@ (8004d20 <BSP_LCD_FillRect+0xa8>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	4a1b      	ldr	r2, [pc, #108]	@ (8004d28 <BSP_LCD_FillRect+0xb0>)
 8004cba:	2134      	movs	r1, #52	@ 0x34
 8004cbc:	fb01 f303 	mul.w	r3, r1, r3
 8004cc0:	4413      	add	r3, r2
 8004cc2:	335c      	adds	r3, #92	@ 0x5c
 8004cc4:	681c      	ldr	r4, [r3, #0]
 8004cc6:	f7ff fb31 	bl	800432c <BSP_LCD_GetXSize>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	88bb      	ldrh	r3, [r7, #4]
 8004cce:	fb03 f202 	mul.w	r2, r3, r2
 8004cd2:	88fb      	ldrh	r3, [r7, #6]
 8004cd4:	4413      	add	r3, r2
 8004cd6:	009b      	lsls	r3, r3, #2
 8004cd8:	4423      	add	r3, r4
 8004cda:	60fb      	str	r3, [r7, #12]

  /* Fill the rectangle */
  FillBuffer(ActiveLayer, (uint32_t *)xaddress, Width, Height, (BSP_LCD_GetXSize() - Width), DrawProp[ActiveLayer].TextColor);
 8004cdc:	4b10      	ldr	r3, [pc, #64]	@ (8004d20 <BSP_LCD_FillRect+0xa8>)
 8004cde:	681c      	ldr	r4, [r3, #0]
 8004ce0:	68fd      	ldr	r5, [r7, #12]
 8004ce2:	887e      	ldrh	r6, [r7, #2]
 8004ce4:	f8b7 8000 	ldrh.w	r8, [r7]
 8004ce8:	f7ff fb20 	bl	800432c <BSP_LCD_GetXSize>
 8004cec:	4602      	mov	r2, r0
 8004cee:	887b      	ldrh	r3, [r7, #2]
 8004cf0:	1ad1      	subs	r1, r2, r3
 8004cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8004d20 <BSP_LCD_FillRect+0xa8>)
 8004cf4:	681a      	ldr	r2, [r3, #0]
 8004cf6:	480b      	ldr	r0, [pc, #44]	@ (8004d24 <BSP_LCD_FillRect+0xac>)
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	005b      	lsls	r3, r3, #1
 8004cfc:	4413      	add	r3, r2
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	4403      	add	r3, r0
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	9301      	str	r3, [sp, #4]
 8004d06:	9100      	str	r1, [sp, #0]
 8004d08:	4643      	mov	r3, r8
 8004d0a:	4632      	mov	r2, r6
 8004d0c:	4629      	mov	r1, r5
 8004d0e:	4620      	mov	r0, r4
 8004d10:	f000 fc02 	bl	8005518 <FillBuffer>
}
 8004d14:	bf00      	nop
 8004d16:	3710      	adds	r7, #16
 8004d18:	46bd      	mov	sp, r7
 8004d1a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004d1e:	bf00      	nop
 8004d20:	20000708 	.word	0x20000708
 8004d24:	2000070c 	.word	0x2000070c
 8004d28:	200005f0 	.word	0x200005f0

08004d2c <BSP_LCD_FillCircle>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  Radius: the circle radius
  */
void BSP_LCD_FillCircle(uint16_t Xpos, uint16_t Ypos, uint16_t Radius)
{
 8004d2c:	b580      	push	{r7, lr}
 8004d2e:	b086      	sub	sp, #24
 8004d30:	af00      	add	r7, sp, #0
 8004d32:	4603      	mov	r3, r0
 8004d34:	80fb      	strh	r3, [r7, #6]
 8004d36:	460b      	mov	r3, r1
 8004d38:	80bb      	strh	r3, [r7, #4]
 8004d3a:	4613      	mov	r3, r2
 8004d3c:	807b      	strh	r3, [r7, #2]
  int32_t  d;    /* Decision Variable */ 
  uint32_t  curx;/* Current X Value */
  uint32_t  cury;/* Current Y Value */ 
  
  d = 3 - (Radius << 1);
 8004d3e:	887b      	ldrh	r3, [r7, #2]
 8004d40:	005b      	lsls	r3, r3, #1
 8004d42:	f1c3 0303 	rsb	r3, r3, #3
 8004d46:	617b      	str	r3, [r7, #20]

  curx = 0;
 8004d48:	2300      	movs	r3, #0
 8004d4a:	613b      	str	r3, [r7, #16]
  cury = Radius;
 8004d4c:	887b      	ldrh	r3, [r7, #2]
 8004d4e:	60fb      	str	r3, [r7, #12]
  
  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8004d50:	4b44      	ldr	r3, [pc, #272]	@ (8004e64 <BSP_LCD_FillCircle+0x138>)
 8004d52:	681a      	ldr	r2, [r3, #0]
 8004d54:	4944      	ldr	r1, [pc, #272]	@ (8004e68 <BSP_LCD_FillCircle+0x13c>)
 8004d56:	4613      	mov	r3, r2
 8004d58:	005b      	lsls	r3, r3, #1
 8004d5a:	4413      	add	r3, r2
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	440b      	add	r3, r1
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	4618      	mov	r0, r3
 8004d64:	f7ff fbac 	bl	80044c0 <BSP_LCD_SetTextColor>

  while (curx <= cury)
 8004d68:	e061      	b.n	8004e2e <BSP_LCD_FillCircle+0x102>
  {
    if(cury > 0) 
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d021      	beq.n	8004db4 <BSP_LCD_FillCircle+0x88>
    {
      BSP_LCD_DrawHLine(Xpos - cury, Ypos + curx, 2*cury);
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	b29b      	uxth	r3, r3
 8004d74:	88fa      	ldrh	r2, [r7, #6]
 8004d76:	1ad3      	subs	r3, r2, r3
 8004d78:	b298      	uxth	r0, r3
 8004d7a:	693b      	ldr	r3, [r7, #16]
 8004d7c:	b29a      	uxth	r2, r3
 8004d7e:	88bb      	ldrh	r3, [r7, #4]
 8004d80:	4413      	add	r3, r2
 8004d82:	b299      	uxth	r1, r3
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	b29b      	uxth	r3, r3
 8004d88:	005b      	lsls	r3, r3, #1
 8004d8a:	b29b      	uxth	r3, r3
 8004d8c:	461a      	mov	r2, r3
 8004d8e:	f7ff fd0d 	bl	80047ac <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - cury, Ypos - curx, 2*cury);
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	b29b      	uxth	r3, r3
 8004d96:	88fa      	ldrh	r2, [r7, #6]
 8004d98:	1ad3      	subs	r3, r2, r3
 8004d9a:	b298      	uxth	r0, r3
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	b29b      	uxth	r3, r3
 8004da0:	88ba      	ldrh	r2, [r7, #4]
 8004da2:	1ad3      	subs	r3, r2, r3
 8004da4:	b299      	uxth	r1, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	b29b      	uxth	r3, r3
 8004daa:	005b      	lsls	r3, r3, #1
 8004dac:	b29b      	uxth	r3, r3
 8004dae:	461a      	mov	r2, r3
 8004db0:	f7ff fcfc 	bl	80047ac <BSP_LCD_DrawHLine>
    }

    if(curx > 0) 
 8004db4:	693b      	ldr	r3, [r7, #16]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d021      	beq.n	8004dfe <BSP_LCD_FillCircle+0xd2>
    {
      BSP_LCD_DrawHLine(Xpos - curx, Ypos - cury, 2*curx);
 8004dba:	693b      	ldr	r3, [r7, #16]
 8004dbc:	b29b      	uxth	r3, r3
 8004dbe:	88fa      	ldrh	r2, [r7, #6]
 8004dc0:	1ad3      	subs	r3, r2, r3
 8004dc2:	b298      	uxth	r0, r3
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	b29b      	uxth	r3, r3
 8004dc8:	88ba      	ldrh	r2, [r7, #4]
 8004dca:	1ad3      	subs	r3, r2, r3
 8004dcc:	b299      	uxth	r1, r3
 8004dce:	693b      	ldr	r3, [r7, #16]
 8004dd0:	b29b      	uxth	r3, r3
 8004dd2:	005b      	lsls	r3, r3, #1
 8004dd4:	b29b      	uxth	r3, r3
 8004dd6:	461a      	mov	r2, r3
 8004dd8:	f7ff fce8 	bl	80047ac <BSP_LCD_DrawHLine>
      BSP_LCD_DrawHLine(Xpos - curx, Ypos + cury, 2*curx);
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	b29b      	uxth	r3, r3
 8004de0:	88fa      	ldrh	r2, [r7, #6]
 8004de2:	1ad3      	subs	r3, r2, r3
 8004de4:	b298      	uxth	r0, r3
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	b29a      	uxth	r2, r3
 8004dea:	88bb      	ldrh	r3, [r7, #4]
 8004dec:	4413      	add	r3, r2
 8004dee:	b299      	uxth	r1, r3
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	b29b      	uxth	r3, r3
 8004df4:	005b      	lsls	r3, r3, #1
 8004df6:	b29b      	uxth	r3, r3
 8004df8:	461a      	mov	r2, r3
 8004dfa:	f7ff fcd7 	bl	80047ac <BSP_LCD_DrawHLine>
    }
    if (d < 0)
 8004dfe:	697b      	ldr	r3, [r7, #20]
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	da06      	bge.n	8004e12 <BSP_LCD_FillCircle+0xe6>
    { 
      d += (curx << 2) + 6;
 8004e04:	693b      	ldr	r3, [r7, #16]
 8004e06:	009a      	lsls	r2, r3, #2
 8004e08:	697b      	ldr	r3, [r7, #20]
 8004e0a:	4413      	add	r3, r2
 8004e0c:	3306      	adds	r3, #6
 8004e0e:	617b      	str	r3, [r7, #20]
 8004e10:	e00a      	b.n	8004e28 <BSP_LCD_FillCircle+0xfc>
    }
    else
    {
      d += ((curx - cury) << 2) + 10;
 8004e12:	693a      	ldr	r2, [r7, #16]
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	1ad3      	subs	r3, r2, r3
 8004e18:	009a      	lsls	r2, r3, #2
 8004e1a:	697b      	ldr	r3, [r7, #20]
 8004e1c:	4413      	add	r3, r2
 8004e1e:	330a      	adds	r3, #10
 8004e20:	617b      	str	r3, [r7, #20]
      cury--;
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	3b01      	subs	r3, #1
 8004e26:	60fb      	str	r3, [r7, #12]
    }
    curx++;
 8004e28:	693b      	ldr	r3, [r7, #16]
 8004e2a:	3301      	adds	r3, #1
 8004e2c:	613b      	str	r3, [r7, #16]
  while (curx <= cury)
 8004e2e:	693a      	ldr	r2, [r7, #16]
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	429a      	cmp	r2, r3
 8004e34:	d999      	bls.n	8004d6a <BSP_LCD_FillCircle+0x3e>
  }

  BSP_LCD_SetTextColor(DrawProp[ActiveLayer].TextColor);
 8004e36:	4b0b      	ldr	r3, [pc, #44]	@ (8004e64 <BSP_LCD_FillCircle+0x138>)
 8004e38:	681a      	ldr	r2, [r3, #0]
 8004e3a:	490b      	ldr	r1, [pc, #44]	@ (8004e68 <BSP_LCD_FillCircle+0x13c>)
 8004e3c:	4613      	mov	r3, r2
 8004e3e:	005b      	lsls	r3, r3, #1
 8004e40:	4413      	add	r3, r2
 8004e42:	009b      	lsls	r3, r3, #2
 8004e44:	440b      	add	r3, r1
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7ff fb39 	bl	80044c0 <BSP_LCD_SetTextColor>
  BSP_LCD_DrawCircle(Xpos, Ypos, Radius);
 8004e4e:	887a      	ldrh	r2, [r7, #2]
 8004e50:	88b9      	ldrh	r1, [r7, #4]
 8004e52:	88fb      	ldrh	r3, [r7, #6]
 8004e54:	4618      	mov	r0, r3
 8004e56:	f7ff fe25 	bl	8004aa4 <BSP_LCD_DrawCircle>
}
 8004e5a:	bf00      	nop
 8004e5c:	3718      	adds	r7, #24
 8004e5e:	46bd      	mov	sp, r7
 8004e60:	bd80      	pop	{r7, pc}
 8004e62:	bf00      	nop
 8004e64:	20000708 	.word	0x20000708
 8004e68:	2000070c 	.word	0x2000070c

08004e6c <BSP_LCD_FillTriangle>:
  * @param  Y2: the point 2 y position
  * @param  X3: the point 3 x position
  * @param  Y3: the point 3 y position
  */
void BSP_LCD_FillTriangle(uint16_t X1, uint16_t X2, uint16_t X3, uint16_t Y1, uint16_t Y2, uint16_t Y3)
{ 
 8004e6c:	b590      	push	{r4, r7, lr}
 8004e6e:	b08b      	sub	sp, #44	@ 0x2c
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	4604      	mov	r4, r0
 8004e74:	4608      	mov	r0, r1
 8004e76:	4611      	mov	r1, r2
 8004e78:	461a      	mov	r2, r3
 8004e7a:	4623      	mov	r3, r4
 8004e7c:	80fb      	strh	r3, [r7, #6]
 8004e7e:	4603      	mov	r3, r0
 8004e80:	80bb      	strh	r3, [r7, #4]
 8004e82:	460b      	mov	r3, r1
 8004e84:	807b      	strh	r3, [r7, #2]
 8004e86:	4613      	mov	r3, r2
 8004e88:	803b      	strh	r3, [r7, #0]
  int16_t deltax = 0, deltay = 0, x = 0, y = 0, xinc1 = 0, xinc2 = 0, 
 8004e8a:	2300      	movs	r3, #0
 8004e8c:	823b      	strh	r3, [r7, #16]
 8004e8e:	2300      	movs	r3, #0
 8004e90:	81fb      	strh	r3, [r7, #14]
 8004e92:	2300      	movs	r3, #0
 8004e94:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8004e96:	2300      	movs	r3, #0
 8004e98:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8004e9a:	2300      	movs	r3, #0
 8004e9c:	847b      	strh	r3, [r7, #34]	@ 0x22
 8004e9e:	2300      	movs	r3, #0
 8004ea0:	843b      	strh	r3, [r7, #32]
  yinc1 = 0, yinc2 = 0, den = 0, num = 0, numadd = 0, numpixels = 0, 
 8004ea2:	2300      	movs	r3, #0
 8004ea4:	83fb      	strh	r3, [r7, #30]
 8004ea6:	2300      	movs	r3, #0
 8004ea8:	83bb      	strh	r3, [r7, #28]
 8004eaa:	2300      	movs	r3, #0
 8004eac:	837b      	strh	r3, [r7, #26]
 8004eae:	2300      	movs	r3, #0
 8004eb0:	833b      	strh	r3, [r7, #24]
 8004eb2:	2300      	movs	r3, #0
 8004eb4:	82fb      	strh	r3, [r7, #22]
 8004eb6:	2300      	movs	r3, #0
 8004eb8:	82bb      	strh	r3, [r7, #20]
  curpixel = 0;
 8004eba:	2300      	movs	r3, #0
 8004ebc:	827b      	strh	r3, [r7, #18]
  
  deltax = ABS(X2 - X1);        /* The difference between the x's */
 8004ebe:	88ba      	ldrh	r2, [r7, #4]
 8004ec0:	88fb      	ldrh	r3, [r7, #6]
 8004ec2:	1ad3      	subs	r3, r2, r3
 8004ec4:	2b00      	cmp	r3, #0
 8004ec6:	bfb8      	it	lt
 8004ec8:	425b      	neglt	r3, r3
 8004eca:	823b      	strh	r3, [r7, #16]
  deltay = ABS(Y2 - Y1);        /* The difference between the y's */
 8004ecc:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8004ece:	883b      	ldrh	r3, [r7, #0]
 8004ed0:	1ad3      	subs	r3, r2, r3
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	bfb8      	it	lt
 8004ed6:	425b      	neglt	r3, r3
 8004ed8:	81fb      	strh	r3, [r7, #14]
  x = X1;                       /* Start x off at the first pixel */
 8004eda:	88fb      	ldrh	r3, [r7, #6]
 8004edc:	84fb      	strh	r3, [r7, #38]	@ 0x26
  y = Y1;                       /* Start y off at the first pixel */
 8004ede:	883b      	ldrh	r3, [r7, #0]
 8004ee0:	84bb      	strh	r3, [r7, #36]	@ 0x24
  
  if (X2 >= X1)                 /* The x-values are increasing */
 8004ee2:	88ba      	ldrh	r2, [r7, #4]
 8004ee4:	88fb      	ldrh	r3, [r7, #6]
 8004ee6:	429a      	cmp	r2, r3
 8004ee8:	d304      	bcc.n	8004ef4 <BSP_LCD_FillTriangle+0x88>
  {
    xinc1 = 1;
 8004eea:	2301      	movs	r3, #1
 8004eec:	847b      	strh	r3, [r7, #34]	@ 0x22
    xinc2 = 1;
 8004eee:	2301      	movs	r3, #1
 8004ef0:	843b      	strh	r3, [r7, #32]
 8004ef2:	e005      	b.n	8004f00 <BSP_LCD_FillTriangle+0x94>
  }
  else                          /* The x-values are decreasing */
  {
    xinc1 = -1;
 8004ef4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004ef8:	847b      	strh	r3, [r7, #34]	@ 0x22
    xinc2 = -1;
 8004efa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004efe:	843b      	strh	r3, [r7, #32]
  }
  
  if (Y2 >= Y1)                 /* The y-values are increasing */
 8004f00:	8f3a      	ldrh	r2, [r7, #56]	@ 0x38
 8004f02:	883b      	ldrh	r3, [r7, #0]
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d304      	bcc.n	8004f12 <BSP_LCD_FillTriangle+0xa6>
  {
    yinc1 = 1;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	83fb      	strh	r3, [r7, #30]
    yinc2 = 1;
 8004f0c:	2301      	movs	r3, #1
 8004f0e:	83bb      	strh	r3, [r7, #28]
 8004f10:	e005      	b.n	8004f1e <BSP_LCD_FillTriangle+0xb2>
  }
  else                          /* The y-values are decreasing */
  {
    yinc1 = -1;
 8004f12:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004f16:	83fb      	strh	r3, [r7, #30]
    yinc2 = -1;
 8004f18:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004f1c:	83bb      	strh	r3, [r7, #28]
  }
  
  if (deltax >= deltay)         /* There is at least one x-value for every y-value */
 8004f1e:	f9b7 2010 	ldrsh.w	r2, [r7, #16]
 8004f22:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004f26:	429a      	cmp	r2, r3
 8004f28:	db10      	blt.n	8004f4c <BSP_LCD_FillTriangle+0xe0>
  {
    xinc1 = 0;                  /* Don't change the x when numerator >= denominator */
 8004f2a:	2300      	movs	r3, #0
 8004f2c:	847b      	strh	r3, [r7, #34]	@ 0x22
    yinc2 = 0;                  /* Don't change the y for every iteration */
 8004f2e:	2300      	movs	r3, #0
 8004f30:	83bb      	strh	r3, [r7, #28]
    den = deltax;
 8004f32:	8a3b      	ldrh	r3, [r7, #16]
 8004f34:	837b      	strh	r3, [r7, #26]
    num = deltax / 2;
 8004f36:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8004f3a:	0fda      	lsrs	r2, r3, #31
 8004f3c:	4413      	add	r3, r2
 8004f3e:	105b      	asrs	r3, r3, #1
 8004f40:	833b      	strh	r3, [r7, #24]
    numadd = deltay;
 8004f42:	89fb      	ldrh	r3, [r7, #14]
 8004f44:	82fb      	strh	r3, [r7, #22]
    numpixels = deltax;         /* There are more x-values than y-values */
 8004f46:	8a3b      	ldrh	r3, [r7, #16]
 8004f48:	82bb      	strh	r3, [r7, #20]
 8004f4a:	e00f      	b.n	8004f6c <BSP_LCD_FillTriangle+0x100>
  }
  else                          /* There is at least one y-value for every x-value */
  {
    xinc2 = 0;                  /* Don't change the x for every iteration */
 8004f4c:	2300      	movs	r3, #0
 8004f4e:	843b      	strh	r3, [r7, #32]
    yinc1 = 0;                  /* Don't change the y when numerator >= denominator */
 8004f50:	2300      	movs	r3, #0
 8004f52:	83fb      	strh	r3, [r7, #30]
    den = deltay;
 8004f54:	89fb      	ldrh	r3, [r7, #14]
 8004f56:	837b      	strh	r3, [r7, #26]
    num = deltay / 2;
 8004f58:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004f5c:	0fda      	lsrs	r2, r3, #31
 8004f5e:	4413      	add	r3, r2
 8004f60:	105b      	asrs	r3, r3, #1
 8004f62:	833b      	strh	r3, [r7, #24]
    numadd = deltax;
 8004f64:	8a3b      	ldrh	r3, [r7, #16]
 8004f66:	82fb      	strh	r3, [r7, #22]
    numpixels = deltay;         /* There are more y-values than x-values */
 8004f68:	89fb      	ldrh	r3, [r7, #14]
 8004f6a:	82bb      	strh	r3, [r7, #20]
  }
  
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8004f6c:	2300      	movs	r3, #0
 8004f6e:	827b      	strh	r3, [r7, #18]
 8004f70:	e02f      	b.n	8004fd2 <BSP_LCD_FillTriangle+0x166>
  {
    BSP_LCD_DrawLine(x, y, X3, Y3);
 8004f72:	8cf8      	ldrh	r0, [r7, #38]	@ 0x26
 8004f74:	8cb9      	ldrh	r1, [r7, #36]	@ 0x24
 8004f76:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8004f78:	887a      	ldrh	r2, [r7, #2]
 8004f7a:	f7ff fc97 	bl	80048ac <BSP_LCD_DrawLine>
    
    num += numadd;              /* Increase the numerator by the top of the fraction */
 8004f7e:	8b3a      	ldrh	r2, [r7, #24]
 8004f80:	8afb      	ldrh	r3, [r7, #22]
 8004f82:	4413      	add	r3, r2
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	833b      	strh	r3, [r7, #24]
    if (num >= den)             /* Check if numerator >= denominator */
 8004f88:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 8004f8c:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8004f90:	429a      	cmp	r2, r3
 8004f92:	db0e      	blt.n	8004fb2 <BSP_LCD_FillTriangle+0x146>
    {
      num -= den;               /* Calculate the new numerator value */
 8004f94:	8b3a      	ldrh	r2, [r7, #24]
 8004f96:	8b7b      	ldrh	r3, [r7, #26]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	833b      	strh	r3, [r7, #24]
      x += xinc1;               /* Change the x as appropriate */
 8004f9e:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004fa0:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8004fa2:	4413      	add	r3, r2
 8004fa4:	b29b      	uxth	r3, r3
 8004fa6:	84fb      	strh	r3, [r7, #38]	@ 0x26
      y += yinc1;               /* Change the y as appropriate */
 8004fa8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004faa:	8bfb      	ldrh	r3, [r7, #30]
 8004fac:	4413      	add	r3, r2
 8004fae:	b29b      	uxth	r3, r3
 8004fb0:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }
    x += xinc2;                 /* Change the x as appropriate */
 8004fb2:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8004fb4:	8c3b      	ldrh	r3, [r7, #32]
 8004fb6:	4413      	add	r3, r2
 8004fb8:	b29b      	uxth	r3, r3
 8004fba:	84fb      	strh	r3, [r7, #38]	@ 0x26
    y += yinc2;                 /* Change the y as appropriate */
 8004fbc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004fbe:	8bbb      	ldrh	r3, [r7, #28]
 8004fc0:	4413      	add	r3, r2
 8004fc2:	b29b      	uxth	r3, r3
 8004fc4:	84bb      	strh	r3, [r7, #36]	@ 0x24
  for (curpixel = 0; curpixel <= numpixels; curpixel++)
 8004fc6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	3301      	adds	r3, #1
 8004fce:	b29b      	uxth	r3, r3
 8004fd0:	827b      	strh	r3, [r7, #18]
 8004fd2:	f9b7 2012 	ldrsh.w	r2, [r7, #18]
 8004fd6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8004fda:	429a      	cmp	r2, r3
 8004fdc:	ddc9      	ble.n	8004f72 <BSP_LCD_FillTriangle+0x106>
  } 
}
 8004fde:	bf00      	nop
 8004fe0:	bf00      	nop
 8004fe2:	372c      	adds	r7, #44	@ 0x2c
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd90      	pop	{r4, r7, pc}

08004fe8 <BSP_LCD_FillPolygon>:
  * @brief  Displays a full poly-line (between many points).
  * @param  Points: pointer to the points array
  * @param  PointCount: Number of points
  */
void BSP_LCD_FillPolygon(pPoint Points, uint16_t PointCount)
{
 8004fe8:	b5b0      	push	{r4, r5, r7, lr}
 8004fea:	b08c      	sub	sp, #48	@ 0x30
 8004fec:	af02      	add	r7, sp, #8
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	460b      	mov	r3, r1
 8004ff2:	807b      	strh	r3, [r7, #2]
  
  int16_t x = 0, y = 0, x2 = 0, y2 = 0, xcenter = 0, ycenter = 0, xfirst = 0, yfirst = 0, pixelx = 0, pixely = 0, counter = 0;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	833b      	strh	r3, [r7, #24]
 8004ff8:	2300      	movs	r3, #0
 8004ffa:	82fb      	strh	r3, [r7, #22]
 8004ffc:	2300      	movs	r3, #0
 8004ffe:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8005000:	2300      	movs	r3, #0
 8005002:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8005004:	2300      	movs	r3, #0
 8005006:	82bb      	strh	r3, [r7, #20]
 8005008:	2300      	movs	r3, #0
 800500a:	827b      	strh	r3, [r7, #18]
 800500c:	2300      	movs	r3, #0
 800500e:	823b      	strh	r3, [r7, #16]
 8005010:	2300      	movs	r3, #0
 8005012:	81fb      	strh	r3, [r7, #14]
 8005014:	2300      	movs	r3, #0
 8005016:	81bb      	strh	r3, [r7, #12]
 8005018:	2300      	movs	r3, #0
 800501a:	817b      	strh	r3, [r7, #10]
 800501c:	2300      	movs	r3, #0
 800501e:	847b      	strh	r3, [r7, #34]	@ 0x22
  uint16_t  imageleft = 0, imageright = 0, imagetop = 0, imagebottom = 0;  
 8005020:	2300      	movs	r3, #0
 8005022:	843b      	strh	r3, [r7, #32]
 8005024:	2300      	movs	r3, #0
 8005026:	83fb      	strh	r3, [r7, #30]
 8005028:	2300      	movs	r3, #0
 800502a:	83bb      	strh	r3, [r7, #28]
 800502c:	2300      	movs	r3, #0
 800502e:	837b      	strh	r3, [r7, #26]

  imageleft = imageright = Points->X;
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	f9b3 3000 	ldrsh.w	r3, [r3]
 8005036:	83fb      	strh	r3, [r7, #30]
 8005038:	8bfb      	ldrh	r3, [r7, #30]
 800503a:	843b      	strh	r3, [r7, #32]
  imagetop= imagebottom = Points->Y;
 800503c:	687b      	ldr	r3, [r7, #4]
 800503e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8005042:	837b      	strh	r3, [r7, #26]
 8005044:	8b7b      	ldrh	r3, [r7, #26]
 8005046:	83bb      	strh	r3, [r7, #28]

  for(counter = 1; counter < PointCount; counter++)
 8005048:	2301      	movs	r3, #1
 800504a:	847b      	strh	r3, [r7, #34]	@ 0x22
 800504c:	e02f      	b.n	80050ae <BSP_LCD_FillPolygon+0xc6>
  {
    pixelx = POLY_X(counter);
 800504e:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	687a      	ldr	r2, [r7, #4]
 8005056:	4413      	add	r3, r2
 8005058:	881b      	ldrh	r3, [r3, #0]
 800505a:	81bb      	strh	r3, [r7, #12]
    if(pixelx < imageleft)
 800505c:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8005060:	8c3b      	ldrh	r3, [r7, #32]
 8005062:	429a      	cmp	r2, r3
 8005064:	da01      	bge.n	800506a <BSP_LCD_FillPolygon+0x82>
    {
      imageleft = pixelx;
 8005066:	89bb      	ldrh	r3, [r7, #12]
 8005068:	843b      	strh	r3, [r7, #32]
    }
    if(pixelx > imageright)
 800506a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 800506e:	8bfb      	ldrh	r3, [r7, #30]
 8005070:	429a      	cmp	r2, r3
 8005072:	dd01      	ble.n	8005078 <BSP_LCD_FillPolygon+0x90>
    {
      imageright = pixelx;
 8005074:	89bb      	ldrh	r3, [r7, #12]
 8005076:	83fb      	strh	r3, [r7, #30]
    }

    pixely = POLY_Y(counter);
 8005078:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 800507c:	009b      	lsls	r3, r3, #2
 800507e:	687a      	ldr	r2, [r7, #4]
 8005080:	4413      	add	r3, r2
 8005082:	885b      	ldrh	r3, [r3, #2]
 8005084:	817b      	strh	r3, [r7, #10]
    if(pixely < imagetop)
 8005086:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 800508a:	8bbb      	ldrh	r3, [r7, #28]
 800508c:	429a      	cmp	r2, r3
 800508e:	da01      	bge.n	8005094 <BSP_LCD_FillPolygon+0xac>
    { 
      imagetop = pixely;
 8005090:	897b      	ldrh	r3, [r7, #10]
 8005092:	83bb      	strh	r3, [r7, #28]
    }
    if(pixely > imagebottom)
 8005094:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8005098:	8b7b      	ldrh	r3, [r7, #26]
 800509a:	429a      	cmp	r2, r3
 800509c:	dd01      	ble.n	80050a2 <BSP_LCD_FillPolygon+0xba>
    {
      imagebottom = pixely;
 800509e:	897b      	ldrh	r3, [r7, #10]
 80050a0:	837b      	strh	r3, [r7, #26]
  for(counter = 1; counter < PointCount; counter++)
 80050a2:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 80050a6:	b29b      	uxth	r3, r3
 80050a8:	3301      	adds	r3, #1
 80050aa:	b29b      	uxth	r3, r3
 80050ac:	847b      	strh	r3, [r7, #34]	@ 0x22
 80050ae:	f9b7 2022 	ldrsh.w	r2, [r7, #34]	@ 0x22
 80050b2:	887b      	ldrh	r3, [r7, #2]
 80050b4:	429a      	cmp	r2, r3
 80050b6:	dbca      	blt.n	800504e <BSP_LCD_FillPolygon+0x66>
    }
  }  

  if(PointCount < 2)
 80050b8:	887b      	ldrh	r3, [r7, #2]
 80050ba:	2b01      	cmp	r3, #1
 80050bc:	d972      	bls.n	80051a4 <BSP_LCD_FillPolygon+0x1bc>
  {
    return;
  }

  xcenter = (imageleft + imageright)/2;
 80050be:	8c3a      	ldrh	r2, [r7, #32]
 80050c0:	8bfb      	ldrh	r3, [r7, #30]
 80050c2:	4413      	add	r3, r2
 80050c4:	0fda      	lsrs	r2, r3, #31
 80050c6:	4413      	add	r3, r2
 80050c8:	105b      	asrs	r3, r3, #1
 80050ca:	82bb      	strh	r3, [r7, #20]
  ycenter = (imagebottom + imagetop)/2;
 80050cc:	8b7a      	ldrh	r2, [r7, #26]
 80050ce:	8bbb      	ldrh	r3, [r7, #28]
 80050d0:	4413      	add	r3, r2
 80050d2:	0fda      	lsrs	r2, r3, #31
 80050d4:	4413      	add	r3, r2
 80050d6:	105b      	asrs	r3, r3, #1
 80050d8:	827b      	strh	r3, [r7, #18]
 
  xfirst = Points->X;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	881b      	ldrh	r3, [r3, #0]
 80050de:	823b      	strh	r3, [r7, #16]
  yfirst = Points->Y;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	885b      	ldrh	r3, [r3, #2]
 80050e4:	81fb      	strh	r3, [r7, #14]

  while(--PointCount)
 80050e6:	e032      	b.n	800514e <BSP_LCD_FillPolygon+0x166>
  {
    x = Points->X;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	881b      	ldrh	r3, [r3, #0]
 80050ec:	833b      	strh	r3, [r7, #24]
    y = Points->Y;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	885b      	ldrh	r3, [r3, #2]
 80050f2:	82fb      	strh	r3, [r7, #22]
    Points++;
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	3304      	adds	r3, #4
 80050f8:	607b      	str	r3, [r7, #4]
    x2 = Points->X;
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	881b      	ldrh	r3, [r3, #0]
 80050fe:	84fb      	strh	r3, [r7, #38]	@ 0x26
    y2 = Points->Y;    
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	885b      	ldrh	r3, [r3, #2]
 8005104:	84bb      	strh	r3, [r7, #36]	@ 0x24
  
    BSP_LCD_FillTriangle(x, x2, xcenter, y, y2, ycenter);
 8005106:	8b38      	ldrh	r0, [r7, #24]
 8005108:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 800510a:	8abc      	ldrh	r4, [r7, #20]
 800510c:	8afd      	ldrh	r5, [r7, #22]
 800510e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005110:	8a7a      	ldrh	r2, [r7, #18]
 8005112:	9201      	str	r2, [sp, #4]
 8005114:	9300      	str	r3, [sp, #0]
 8005116:	462b      	mov	r3, r5
 8005118:	4622      	mov	r2, r4
 800511a:	f7ff fea7 	bl	8004e6c <BSP_LCD_FillTriangle>
    BSP_LCD_FillTriangle(x, xcenter, x2, y, ycenter, y2);
 800511e:	8b38      	ldrh	r0, [r7, #24]
 8005120:	8ab9      	ldrh	r1, [r7, #20]
 8005122:	8cfc      	ldrh	r4, [r7, #38]	@ 0x26
 8005124:	8afd      	ldrh	r5, [r7, #22]
 8005126:	8a7b      	ldrh	r3, [r7, #18]
 8005128:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800512a:	9201      	str	r2, [sp, #4]
 800512c:	9300      	str	r3, [sp, #0]
 800512e:	462b      	mov	r3, r5
 8005130:	4622      	mov	r2, r4
 8005132:	f7ff fe9b 	bl	8004e6c <BSP_LCD_FillTriangle>
    BSP_LCD_FillTriangle(xcenter, x2, x, ycenter, y2, y);   
 8005136:	8ab8      	ldrh	r0, [r7, #20]
 8005138:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 800513a:	8b3c      	ldrh	r4, [r7, #24]
 800513c:	8a7d      	ldrh	r5, [r7, #18]
 800513e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005140:	8afa      	ldrh	r2, [r7, #22]
 8005142:	9201      	str	r2, [sp, #4]
 8005144:	9300      	str	r3, [sp, #0]
 8005146:	462b      	mov	r3, r5
 8005148:	4622      	mov	r2, r4
 800514a:	f7ff fe8f 	bl	8004e6c <BSP_LCD_FillTriangle>
  while(--PointCount)
 800514e:	887b      	ldrh	r3, [r7, #2]
 8005150:	3b01      	subs	r3, #1
 8005152:	807b      	strh	r3, [r7, #2]
 8005154:	887b      	ldrh	r3, [r7, #2]
 8005156:	2b00      	cmp	r3, #0
 8005158:	d1c6      	bne.n	80050e8 <BSP_LCD_FillPolygon+0x100>
  }
  
  BSP_LCD_FillTriangle(xfirst, x2, xcenter, yfirst, y2, ycenter);
 800515a:	8a38      	ldrh	r0, [r7, #16]
 800515c:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 800515e:	8abc      	ldrh	r4, [r7, #20]
 8005160:	89fd      	ldrh	r5, [r7, #14]
 8005162:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005164:	8a7a      	ldrh	r2, [r7, #18]
 8005166:	9201      	str	r2, [sp, #4]
 8005168:	9300      	str	r3, [sp, #0]
 800516a:	462b      	mov	r3, r5
 800516c:	4622      	mov	r2, r4
 800516e:	f7ff fe7d 	bl	8004e6c <BSP_LCD_FillTriangle>
  BSP_LCD_FillTriangle(xfirst, xcenter, x2, yfirst, ycenter, y2);
 8005172:	8a38      	ldrh	r0, [r7, #16]
 8005174:	8ab9      	ldrh	r1, [r7, #20]
 8005176:	8cfc      	ldrh	r4, [r7, #38]	@ 0x26
 8005178:	89fd      	ldrh	r5, [r7, #14]
 800517a:	8a7b      	ldrh	r3, [r7, #18]
 800517c:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 800517e:	9201      	str	r2, [sp, #4]
 8005180:	9300      	str	r3, [sp, #0]
 8005182:	462b      	mov	r3, r5
 8005184:	4622      	mov	r2, r4
 8005186:	f7ff fe71 	bl	8004e6c <BSP_LCD_FillTriangle>
  BSP_LCD_FillTriangle(xcenter, x2, xfirst, ycenter, y2, yfirst);   
 800518a:	8ab8      	ldrh	r0, [r7, #20]
 800518c:	8cf9      	ldrh	r1, [r7, #38]	@ 0x26
 800518e:	8a3c      	ldrh	r4, [r7, #16]
 8005190:	8a7d      	ldrh	r5, [r7, #18]
 8005192:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8005194:	89fa      	ldrh	r2, [r7, #14]
 8005196:	9201      	str	r2, [sp, #4]
 8005198:	9300      	str	r3, [sp, #0]
 800519a:	462b      	mov	r3, r5
 800519c:	4622      	mov	r2, r4
 800519e:	f7ff fe65 	bl	8004e6c <BSP_LCD_FillTriangle>
 80051a2:	e000      	b.n	80051a6 <BSP_LCD_FillPolygon+0x1be>
    return;
 80051a4:	bf00      	nop
}
 80051a6:	3728      	adds	r7, #40	@ 0x28
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bdb0      	pop	{r4, r5, r7, pc}

080051ac <BSP_LCD_MspInit>:

/**
  * @brief  Initializes the LTDC MSP.
  */
__weak void BSP_LCD_MspInit(void)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b08e      	sub	sp, #56	@ 0x38
 80051b0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStructure;
  
  /* Enable the LTDC and DMA2D Clock */
  __HAL_RCC_LTDC_CLK_ENABLE();
 80051b2:	2300      	movs	r3, #0
 80051b4:	623b      	str	r3, [r7, #32]
 80051b6:	4b61      	ldr	r3, [pc, #388]	@ (800533c <BSP_LCD_MspInit+0x190>)
 80051b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051ba:	4a60      	ldr	r2, [pc, #384]	@ (800533c <BSP_LCD_MspInit+0x190>)
 80051bc:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80051c0:	6453      	str	r3, [r2, #68]	@ 0x44
 80051c2:	4b5e      	ldr	r3, [pc, #376]	@ (800533c <BSP_LCD_MspInit+0x190>)
 80051c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80051c6:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80051ca:	623b      	str	r3, [r7, #32]
 80051cc:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_DMA2D_CLK_ENABLE(); 
 80051ce:	2300      	movs	r3, #0
 80051d0:	61fb      	str	r3, [r7, #28]
 80051d2:	4b5a      	ldr	r3, [pc, #360]	@ (800533c <BSP_LCD_MspInit+0x190>)
 80051d4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051d6:	4a59      	ldr	r2, [pc, #356]	@ (800533c <BSP_LCD_MspInit+0x190>)
 80051d8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80051dc:	6313      	str	r3, [r2, #48]	@ 0x30
 80051de:	4b57      	ldr	r3, [pc, #348]	@ (800533c <BSP_LCD_MspInit+0x190>)
 80051e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051e2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80051e6:	61fb      	str	r3, [r7, #28]
 80051e8:	69fb      	ldr	r3, [r7, #28]
  
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80051ea:	2300      	movs	r3, #0
 80051ec:	61bb      	str	r3, [r7, #24]
 80051ee:	4b53      	ldr	r3, [pc, #332]	@ (800533c <BSP_LCD_MspInit+0x190>)
 80051f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051f2:	4a52      	ldr	r2, [pc, #328]	@ (800533c <BSP_LCD_MspInit+0x190>)
 80051f4:	f043 0301 	orr.w	r3, r3, #1
 80051f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80051fa:	4b50      	ldr	r3, [pc, #320]	@ (800533c <BSP_LCD_MspInit+0x190>)
 80051fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80051fe:	f003 0301 	and.w	r3, r3, #1
 8005202:	61bb      	str	r3, [r7, #24]
 8005204:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8005206:	2300      	movs	r3, #0
 8005208:	617b      	str	r3, [r7, #20]
 800520a:	4b4c      	ldr	r3, [pc, #304]	@ (800533c <BSP_LCD_MspInit+0x190>)
 800520c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800520e:	4a4b      	ldr	r2, [pc, #300]	@ (800533c <BSP_LCD_MspInit+0x190>)
 8005210:	f043 0302 	orr.w	r3, r3, #2
 8005214:	6313      	str	r3, [r2, #48]	@ 0x30
 8005216:	4b49      	ldr	r3, [pc, #292]	@ (800533c <BSP_LCD_MspInit+0x190>)
 8005218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800521a:	f003 0302 	and.w	r3, r3, #2
 800521e:	617b      	str	r3, [r7, #20]
 8005220:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8005222:	2300      	movs	r3, #0
 8005224:	613b      	str	r3, [r7, #16]
 8005226:	4b45      	ldr	r3, [pc, #276]	@ (800533c <BSP_LCD_MspInit+0x190>)
 8005228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800522a:	4a44      	ldr	r2, [pc, #272]	@ (800533c <BSP_LCD_MspInit+0x190>)
 800522c:	f043 0304 	orr.w	r3, r3, #4
 8005230:	6313      	str	r3, [r2, #48]	@ 0x30
 8005232:	4b42      	ldr	r3, [pc, #264]	@ (800533c <BSP_LCD_MspInit+0x190>)
 8005234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005236:	f003 0304 	and.w	r3, r3, #4
 800523a:	613b      	str	r3, [r7, #16]
 800523c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800523e:	2300      	movs	r3, #0
 8005240:	60fb      	str	r3, [r7, #12]
 8005242:	4b3e      	ldr	r3, [pc, #248]	@ (800533c <BSP_LCD_MspInit+0x190>)
 8005244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005246:	4a3d      	ldr	r2, [pc, #244]	@ (800533c <BSP_LCD_MspInit+0x190>)
 8005248:	f043 0308 	orr.w	r3, r3, #8
 800524c:	6313      	str	r3, [r2, #48]	@ 0x30
 800524e:	4b3b      	ldr	r3, [pc, #236]	@ (800533c <BSP_LCD_MspInit+0x190>)
 8005250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005252:	f003 0308 	and.w	r3, r3, #8
 8005256:	60fb      	str	r3, [r7, #12]
 8005258:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800525a:	2300      	movs	r3, #0
 800525c:	60bb      	str	r3, [r7, #8]
 800525e:	4b37      	ldr	r3, [pc, #220]	@ (800533c <BSP_LCD_MspInit+0x190>)
 8005260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005262:	4a36      	ldr	r2, [pc, #216]	@ (800533c <BSP_LCD_MspInit+0x190>)
 8005264:	f043 0320 	orr.w	r3, r3, #32
 8005268:	6313      	str	r3, [r2, #48]	@ 0x30
 800526a:	4b34      	ldr	r3, [pc, #208]	@ (800533c <BSP_LCD_MspInit+0x190>)
 800526c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800526e:	f003 0320 	and.w	r3, r3, #32
 8005272:	60bb      	str	r3, [r7, #8]
 8005274:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8005276:	2300      	movs	r3, #0
 8005278:	607b      	str	r3, [r7, #4]
 800527a:	4b30      	ldr	r3, [pc, #192]	@ (800533c <BSP_LCD_MspInit+0x190>)
 800527c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800527e:	4a2f      	ldr	r2, [pc, #188]	@ (800533c <BSP_LCD_MspInit+0x190>)
 8005280:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005284:	6313      	str	r3, [r2, #48]	@ 0x30
 8005286:	4b2d      	ldr	r3, [pc, #180]	@ (800533c <BSP_LCD_MspInit+0x190>)
 8005288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800528a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800528e:	607b      	str	r3, [r7, #4]
 8005290:	687b      	ldr	r3, [r7, #4]
            |  LCD_TFT CLK   <-> PG.07  | LCD_TFT DE   <->  PF.10 |
             -----------------------------------------------------
  */

  /* GPIOA configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_6 |
 8005292:	f641 0358 	movw	r3, #6232	@ 0x1858
 8005296:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11 | GPIO_PIN_12;
  GPIO_InitStructure.Mode = GPIO_MODE_AF_PP;
 8005298:	2302      	movs	r3, #2
 800529a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStructure.Pull = GPIO_NOPULL;
 800529c:	2300      	movs	r3, #0
 800529e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80052a0:	2302      	movs	r3, #2
 80052a2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Alternate= GPIO_AF14_LTDC;
 80052a4:	230e      	movs	r3, #14
 80052a6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStructure);
 80052a8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80052ac:	4619      	mov	r1, r3
 80052ae:	4824      	ldr	r0, [pc, #144]	@ (8005340 <BSP_LCD_MspInit+0x194>)
 80052b0:	f001 fe00 	bl	8006eb4 <HAL_GPIO_Init>

 /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_8 | \
 80052b4:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 80052b8:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 80052ba:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80052be:	4619      	mov	r1, r3
 80052c0:	4820      	ldr	r0, [pc, #128]	@ (8005344 <BSP_LCD_MspInit+0x198>)
 80052c2:	f001 fdf7 	bl	8006eb4 <HAL_GPIO_Init>

 /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | GPIO_PIN_10;
 80052c6:	f44f 6398 	mov.w	r3, #1216	@ 0x4c0
 80052ca:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);
 80052cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80052d0:	4619      	mov	r1, r3
 80052d2:	481d      	ldr	r0, [pc, #116]	@ (8005348 <BSP_LCD_MspInit+0x19c>)
 80052d4:	f001 fdee 	bl	8006eb4 <HAL_GPIO_Init>

 /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_3 | GPIO_PIN_6;
 80052d8:	2348      	movs	r3, #72	@ 0x48
 80052da:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 80052dc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80052e0:	4619      	mov	r1, r3
 80052e2:	481a      	ldr	r0, [pc, #104]	@ (800534c <BSP_LCD_MspInit+0x1a0>)
 80052e4:	f001 fde6 	bl	8006eb4 <HAL_GPIO_Init>
  
 /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_10;
 80052e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80052ec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);     
 80052ee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80052f2:	4619      	mov	r1, r3
 80052f4:	4816      	ldr	r0, [pc, #88]	@ (8005350 <BSP_LCD_MspInit+0x1a4>)
 80052f6:	f001 fddd 	bl	8006eb4 <HAL_GPIO_Init>

 /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_6 | GPIO_PIN_7 | \
 80052fa:	f44f 630c 	mov.w	r3, #2240	@ 0x8c0
 80052fe:	627b      	str	r3, [r7, #36]	@ 0x24
                           GPIO_PIN_11;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8005300:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005304:	4619      	mov	r1, r3
 8005306:	4813      	ldr	r0, [pc, #76]	@ (8005354 <BSP_LCD_MspInit+0x1a8>)
 8005308:	f001 fdd4 	bl	8006eb4 <HAL_GPIO_Init>
 
  /* GPIOB configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1;
 800530c:	2303      	movs	r3, #3
 800530e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStructure.Alternate= GPIO_AF9_LTDC;
 8005310:	2309      	movs	r3, #9
 8005312:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);
 8005314:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005318:	4619      	mov	r1, r3
 800531a:	480a      	ldr	r0, [pc, #40]	@ (8005344 <BSP_LCD_MspInit+0x198>)
 800531c:	f001 fdca 	bl	8006eb4 <HAL_GPIO_Init>

  /* GPIOG configuration */  
  GPIO_InitStructure.Pin = GPIO_PIN_10 | GPIO_PIN_12;
 8005320:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8005324:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8005326:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800532a:	4619      	mov	r1, r3
 800532c:	4809      	ldr	r0, [pc, #36]	@ (8005354 <BSP_LCD_MspInit+0x1a8>)
 800532e:	f001 fdc1 	bl	8006eb4 <HAL_GPIO_Init>
}
 8005332:	bf00      	nop
 8005334:	3738      	adds	r7, #56	@ 0x38
 8005336:	46bd      	mov	sp, r7
 8005338:	bd80      	pop	{r7, pc}
 800533a:	bf00      	nop
 800533c:	40023800 	.word	0x40023800
 8005340:	40020000 	.word	0x40020000
 8005344:	40020400 	.word	0x40020400
 8005348:	40020800 	.word	0x40020800
 800534c:	40020c00 	.word	0x40020c00
 8005350:	40021400 	.word	0x40021400
 8005354:	40021800 	.word	0x40021800

08005358 <BSP_LCD_DrawPixel>:
  * @param  Xpos: the X position
  * @param  Ypos: the Y position
  * @param  RGB_Code: the pixel color in ARGB mode (8-8-8-8)  
  */
void BSP_LCD_DrawPixel(uint16_t Xpos, uint16_t Ypos, uint32_t RGB_Code)
{
 8005358:	b5b0      	push	{r4, r5, r7, lr}
 800535a:	b082      	sub	sp, #8
 800535c:	af00      	add	r7, sp, #0
 800535e:	4603      	mov	r3, r0
 8005360:	603a      	str	r2, [r7, #0]
 8005362:	80fb      	strh	r3, [r7, #6]
 8005364:	460b      	mov	r3, r1
 8005366:	80bb      	strh	r3, [r7, #4]
  /* Write data value to all SDRAM memory */
  *(__IO uint32_t*) (LtdcHandler.LayerCfg[ActiveLayer].FBStartAdress + (4*(Ypos*BSP_LCD_GetXSize() + Xpos))) = RGB_Code;
 8005368:	4b0c      	ldr	r3, [pc, #48]	@ (800539c <BSP_LCD_DrawPixel+0x44>)
 800536a:	681b      	ldr	r3, [r3, #0]
 800536c:	4a0c      	ldr	r2, [pc, #48]	@ (80053a0 <BSP_LCD_DrawPixel+0x48>)
 800536e:	2134      	movs	r1, #52	@ 0x34
 8005370:	fb01 f303 	mul.w	r3, r1, r3
 8005374:	4413      	add	r3, r2
 8005376:	335c      	adds	r3, #92	@ 0x5c
 8005378:	681c      	ldr	r4, [r3, #0]
 800537a:	88bd      	ldrh	r5, [r7, #4]
 800537c:	f7fe ffd6 	bl	800432c <BSP_LCD_GetXSize>
 8005380:	4603      	mov	r3, r0
 8005382:	fb03 f205 	mul.w	r2, r3, r5
 8005386:	88fb      	ldrh	r3, [r7, #6]
 8005388:	4413      	add	r3, r2
 800538a:	009b      	lsls	r3, r3, #2
 800538c:	4423      	add	r3, r4
 800538e:	461a      	mov	r2, r3
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	6013      	str	r3, [r2, #0]
}
 8005394:	bf00      	nop
 8005396:	3708      	adds	r7, #8
 8005398:	46bd      	mov	sp, r7
 800539a:	bdb0      	pop	{r4, r5, r7, pc}
 800539c:	20000708 	.word	0x20000708
 80053a0:	200005f0 	.word	0x200005f0

080053a4 <DrawChar>:
  * @param  Xpos: the Line where to display the character shape
  * @param  Ypos: start column address
  * @param  c: pointer to the character data
  */
static void DrawChar(uint16_t Xpos, uint16_t Ypos, const uint8_t *c)
{
 80053a4:	b580      	push	{r7, lr}
 80053a6:	b088      	sub	sp, #32
 80053a8:	af00      	add	r7, sp, #0
 80053aa:	4603      	mov	r3, r0
 80053ac:	603a      	str	r2, [r7, #0]
 80053ae:	80fb      	strh	r3, [r7, #6]
 80053b0:	460b      	mov	r3, r1
 80053b2:	80bb      	strh	r3, [r7, #4]
  uint32_t i = 0, j = 0;
 80053b4:	2300      	movs	r3, #0
 80053b6:	61fb      	str	r3, [r7, #28]
 80053b8:	2300      	movs	r3, #0
 80053ba:	61bb      	str	r3, [r7, #24]
  uint16_t height, width;
  uint8_t offset;
  uint8_t *pchar;
  uint32_t line=0;
 80053bc:	2300      	movs	r3, #0
 80053be:	617b      	str	r3, [r7, #20]

  height = DrawProp[ActiveLayer].pFont->Height;
 80053c0:	4b53      	ldr	r3, [pc, #332]	@ (8005510 <DrawChar+0x16c>)
 80053c2:	681a      	ldr	r2, [r3, #0]
 80053c4:	4953      	ldr	r1, [pc, #332]	@ (8005514 <DrawChar+0x170>)
 80053c6:	4613      	mov	r3, r2
 80053c8:	005b      	lsls	r3, r3, #1
 80053ca:	4413      	add	r3, r2
 80053cc:	009b      	lsls	r3, r3, #2
 80053ce:	440b      	add	r3, r1
 80053d0:	3308      	adds	r3, #8
 80053d2:	681b      	ldr	r3, [r3, #0]
 80053d4:	88db      	ldrh	r3, [r3, #6]
 80053d6:	827b      	strh	r3, [r7, #18]
  width  = DrawProp[ActiveLayer].pFont->Width;
 80053d8:	4b4d      	ldr	r3, [pc, #308]	@ (8005510 <DrawChar+0x16c>)
 80053da:	681a      	ldr	r2, [r3, #0]
 80053dc:	494d      	ldr	r1, [pc, #308]	@ (8005514 <DrawChar+0x170>)
 80053de:	4613      	mov	r3, r2
 80053e0:	005b      	lsls	r3, r3, #1
 80053e2:	4413      	add	r3, r2
 80053e4:	009b      	lsls	r3, r3, #2
 80053e6:	440b      	add	r3, r1
 80053e8:	3308      	adds	r3, #8
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	889b      	ldrh	r3, [r3, #4]
 80053ee:	823b      	strh	r3, [r7, #16]

  offset = 8 *((width + 7)/8) -  width ;
 80053f0:	8a3b      	ldrh	r3, [r7, #16]
 80053f2:	3307      	adds	r3, #7
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	da00      	bge.n	80053fa <DrawChar+0x56>
 80053f8:	3307      	adds	r3, #7
 80053fa:	10db      	asrs	r3, r3, #3
 80053fc:	b2db      	uxtb	r3, r3
 80053fe:	00db      	lsls	r3, r3, #3
 8005400:	b2da      	uxtb	r2, r3
 8005402:	8a3b      	ldrh	r3, [r7, #16]
 8005404:	b2db      	uxtb	r3, r3
 8005406:	1ad3      	subs	r3, r2, r3
 8005408:	73fb      	strb	r3, [r7, #15]

  for(i = 0; i < height; i++)
 800540a:	2300      	movs	r3, #0
 800540c:	61fb      	str	r3, [r7, #28]
 800540e:	e076      	b.n	80054fe <DrawChar+0x15a>
  {
    pchar = ((uint8_t *)c + (width + 7)/8 * i);
 8005410:	8a3b      	ldrh	r3, [r7, #16]
 8005412:	3307      	adds	r3, #7
 8005414:	2b00      	cmp	r3, #0
 8005416:	da00      	bge.n	800541a <DrawChar+0x76>
 8005418:	3307      	adds	r3, #7
 800541a:	10db      	asrs	r3, r3, #3
 800541c:	461a      	mov	r2, r3
 800541e:	69fb      	ldr	r3, [r7, #28]
 8005420:	fb02 f303 	mul.w	r3, r2, r3
 8005424:	683a      	ldr	r2, [r7, #0]
 8005426:	4413      	add	r3, r2
 8005428:	60bb      	str	r3, [r7, #8]

    switch(((width + 7)/8))
 800542a:	8a3b      	ldrh	r3, [r7, #16]
 800542c:	3307      	adds	r3, #7
 800542e:	2b00      	cmp	r3, #0
 8005430:	da00      	bge.n	8005434 <DrawChar+0x90>
 8005432:	3307      	adds	r3, #7
 8005434:	10db      	asrs	r3, r3, #3
 8005436:	2b01      	cmp	r3, #1
 8005438:	d002      	beq.n	8005440 <DrawChar+0x9c>
 800543a:	2b02      	cmp	r3, #2
 800543c:	d004      	beq.n	8005448 <DrawChar+0xa4>
 800543e:	e00c      	b.n	800545a <DrawChar+0xb6>
    {
    case 1:
      line =  pchar[0];      
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	781b      	ldrb	r3, [r3, #0]
 8005444:	617b      	str	r3, [r7, #20]
      break;
 8005446:	e016      	b.n	8005476 <DrawChar+0xd2>
      
    case 2:
      line =  (pchar[0]<< 8) | pchar[1];
 8005448:	68bb      	ldr	r3, [r7, #8]
 800544a:	781b      	ldrb	r3, [r3, #0]
 800544c:	021b      	lsls	r3, r3, #8
 800544e:	68ba      	ldr	r2, [r7, #8]
 8005450:	3201      	adds	r2, #1
 8005452:	7812      	ldrb	r2, [r2, #0]
 8005454:	4313      	orrs	r3, r2
 8005456:	617b      	str	r3, [r7, #20]
      break;
 8005458:	e00d      	b.n	8005476 <DrawChar+0xd2>

    case 3:
    default:
      line =  (pchar[0]<< 16) | (pchar[1]<< 8) | pchar[2];      
 800545a:	68bb      	ldr	r3, [r7, #8]
 800545c:	781b      	ldrb	r3, [r3, #0]
 800545e:	041a      	lsls	r2, r3, #16
 8005460:	68bb      	ldr	r3, [r7, #8]
 8005462:	3301      	adds	r3, #1
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	021b      	lsls	r3, r3, #8
 8005468:	4313      	orrs	r3, r2
 800546a:	68ba      	ldr	r2, [r7, #8]
 800546c:	3202      	adds	r2, #2
 800546e:	7812      	ldrb	r2, [r2, #0]
 8005470:	4313      	orrs	r3, r2
 8005472:	617b      	str	r3, [r7, #20]
      break;
 8005474:	bf00      	nop
    }

    for (j = 0; j < width; j++)
 8005476:	2300      	movs	r3, #0
 8005478:	61bb      	str	r3, [r7, #24]
 800547a:	e036      	b.n	80054ea <DrawChar+0x146>
    {
      if(line & (1 << (width- j + offset- 1))) 
 800547c:	8a3a      	ldrh	r2, [r7, #16]
 800547e:	69bb      	ldr	r3, [r7, #24]
 8005480:	1ad2      	subs	r2, r2, r3
 8005482:	7bfb      	ldrb	r3, [r7, #15]
 8005484:	4413      	add	r3, r2
 8005486:	3b01      	subs	r3, #1
 8005488:	2201      	movs	r2, #1
 800548a:	fa02 f303 	lsl.w	r3, r2, r3
 800548e:	461a      	mov	r2, r3
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	4013      	ands	r3, r2
 8005494:	2b00      	cmp	r3, #0
 8005496:	d012      	beq.n	80054be <DrawChar+0x11a>
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].TextColor);
 8005498:	69bb      	ldr	r3, [r7, #24]
 800549a:	b29a      	uxth	r2, r3
 800549c:	88fb      	ldrh	r3, [r7, #6]
 800549e:	4413      	add	r3, r2
 80054a0:	b298      	uxth	r0, r3
 80054a2:	4b1b      	ldr	r3, [pc, #108]	@ (8005510 <DrawChar+0x16c>)
 80054a4:	681a      	ldr	r2, [r3, #0]
 80054a6:	491b      	ldr	r1, [pc, #108]	@ (8005514 <DrawChar+0x170>)
 80054a8:	4613      	mov	r3, r2
 80054aa:	005b      	lsls	r3, r3, #1
 80054ac:	4413      	add	r3, r2
 80054ae:	009b      	lsls	r3, r3, #2
 80054b0:	440b      	add	r3, r1
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	88bb      	ldrh	r3, [r7, #4]
 80054b6:	4619      	mov	r1, r3
 80054b8:	f7ff ff4e 	bl	8005358 <BSP_LCD_DrawPixel>
 80054bc:	e012      	b.n	80054e4 <DrawChar+0x140>
      }
      else
      {
        BSP_LCD_DrawPixel((Xpos + j), Ypos, DrawProp[ActiveLayer].BackColor);
 80054be:	69bb      	ldr	r3, [r7, #24]
 80054c0:	b29a      	uxth	r2, r3
 80054c2:	88fb      	ldrh	r3, [r7, #6]
 80054c4:	4413      	add	r3, r2
 80054c6:	b298      	uxth	r0, r3
 80054c8:	4b11      	ldr	r3, [pc, #68]	@ (8005510 <DrawChar+0x16c>)
 80054ca:	681a      	ldr	r2, [r3, #0]
 80054cc:	4911      	ldr	r1, [pc, #68]	@ (8005514 <DrawChar+0x170>)
 80054ce:	4613      	mov	r3, r2
 80054d0:	005b      	lsls	r3, r3, #1
 80054d2:	4413      	add	r3, r2
 80054d4:	009b      	lsls	r3, r3, #2
 80054d6:	440b      	add	r3, r1
 80054d8:	3304      	adds	r3, #4
 80054da:	681a      	ldr	r2, [r3, #0]
 80054dc:	88bb      	ldrh	r3, [r7, #4]
 80054de:	4619      	mov	r1, r3
 80054e0:	f7ff ff3a 	bl	8005358 <BSP_LCD_DrawPixel>
    for (j = 0; j < width; j++)
 80054e4:	69bb      	ldr	r3, [r7, #24]
 80054e6:	3301      	adds	r3, #1
 80054e8:	61bb      	str	r3, [r7, #24]
 80054ea:	8a3b      	ldrh	r3, [r7, #16]
 80054ec:	69ba      	ldr	r2, [r7, #24]
 80054ee:	429a      	cmp	r2, r3
 80054f0:	d3c4      	bcc.n	800547c <DrawChar+0xd8>
      } 
    }
    Ypos++;
 80054f2:	88bb      	ldrh	r3, [r7, #4]
 80054f4:	3301      	adds	r3, #1
 80054f6:	80bb      	strh	r3, [r7, #4]
  for(i = 0; i < height; i++)
 80054f8:	69fb      	ldr	r3, [r7, #28]
 80054fa:	3301      	adds	r3, #1
 80054fc:	61fb      	str	r3, [r7, #28]
 80054fe:	8a7b      	ldrh	r3, [r7, #18]
 8005500:	69fa      	ldr	r2, [r7, #28]
 8005502:	429a      	cmp	r2, r3
 8005504:	d384      	bcc.n	8005410 <DrawChar+0x6c>
  }
}
 8005506:	bf00      	nop
 8005508:	bf00      	nop
 800550a:	3720      	adds	r7, #32
 800550c:	46bd      	mov	sp, r7
 800550e:	bd80      	pop	{r7, pc}
 8005510:	20000708 	.word	0x20000708
 8005514:	2000070c 	.word	0x2000070c

08005518 <FillBuffer>:
  * @param  ySize: buffer height
  * @param  OffLine: offset
  * @param  ColorIndex: color Index  
  */
static void FillBuffer(uint32_t LayerIndex, void * pDst, uint32_t xSize, uint32_t ySize, uint32_t OffLine, uint32_t ColorIndex) 
{
 8005518:	b580      	push	{r7, lr}
 800551a:	b086      	sub	sp, #24
 800551c:	af02      	add	r7, sp, #8
 800551e:	60f8      	str	r0, [r7, #12]
 8005520:	60b9      	str	r1, [r7, #8]
 8005522:	607a      	str	r2, [r7, #4]
 8005524:	603b      	str	r3, [r7, #0]
  
  /* Register to memory mode with ARGB8888 as color Mode */ 
  Dma2dHandler.Init.Mode         = DMA2D_R2M;
 8005526:	4b16      	ldr	r3, [pc, #88]	@ (8005580 <FillBuffer+0x68>)
 8005528:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 800552c:	605a      	str	r2, [r3, #4]
  Dma2dHandler.Init.ColorMode    = DMA2D_ARGB8888;
 800552e:	4b14      	ldr	r3, [pc, #80]	@ (8005580 <FillBuffer+0x68>)
 8005530:	2200      	movs	r2, #0
 8005532:	609a      	str	r2, [r3, #8]
  Dma2dHandler.Init.OutputOffset = OffLine;      
 8005534:	4a12      	ldr	r2, [pc, #72]	@ (8005580 <FillBuffer+0x68>)
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	60d3      	str	r3, [r2, #12]
  
  Dma2dHandler.Instance = DMA2D; 
 800553a:	4b11      	ldr	r3, [pc, #68]	@ (8005580 <FillBuffer+0x68>)
 800553c:	4a11      	ldr	r2, [pc, #68]	@ (8005584 <FillBuffer+0x6c>)
 800553e:	601a      	str	r2, [r3, #0]
  
  /* DMA2D Initialization */
  if(HAL_DMA2D_Init(&Dma2dHandler) == HAL_OK) 
 8005540:	480f      	ldr	r0, [pc, #60]	@ (8005580 <FillBuffer+0x68>)
 8005542:	f001 fa2b 	bl	800699c <HAL_DMA2D_Init>
 8005546:	4603      	mov	r3, r0
 8005548:	2b00      	cmp	r3, #0
 800554a:	d115      	bne.n	8005578 <FillBuffer+0x60>
  {
    if(HAL_DMA2D_ConfigLayer(&Dma2dHandler, LayerIndex) == HAL_OK) 
 800554c:	68f9      	ldr	r1, [r7, #12]
 800554e:	480c      	ldr	r0, [pc, #48]	@ (8005580 <FillBuffer+0x68>)
 8005550:	f001 fb82 	bl	8006c58 <HAL_DMA2D_ConfigLayer>
 8005554:	4603      	mov	r3, r0
 8005556:	2b00      	cmp	r3, #0
 8005558:	d10e      	bne.n	8005578 <FillBuffer+0x60>
    {
      if (HAL_DMA2D_Start(&Dma2dHandler, ColorIndex, (uint32_t)pDst, xSize, ySize) == HAL_OK)
 800555a:	68ba      	ldr	r2, [r7, #8]
 800555c:	683b      	ldr	r3, [r7, #0]
 800555e:	9300      	str	r3, [sp, #0]
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	69f9      	ldr	r1, [r7, #28]
 8005564:	4806      	ldr	r0, [pc, #24]	@ (8005580 <FillBuffer+0x68>)
 8005566:	f001 fa62 	bl	8006a2e <HAL_DMA2D_Start>
 800556a:	4603      	mov	r3, r0
 800556c:	2b00      	cmp	r3, #0
 800556e:	d103      	bne.n	8005578 <FillBuffer+0x60>
      {
        /* Polling For DMA transfer */  
        HAL_DMA2D_PollForTransfer(&Dma2dHandler, 10);
 8005570:	210a      	movs	r1, #10
 8005572:	4803      	ldr	r0, [pc, #12]	@ (8005580 <FillBuffer+0x68>)
 8005574:	f001 fa86 	bl	8006a84 <HAL_DMA2D_PollForTransfer>
      }
    }
  } 
}
 8005578:	bf00      	nop
 800557a:	3710      	adds	r7, #16
 800557c:	46bd      	mov	sp, r7
 800557e:	bd80      	pop	{r7, pc}
 8005580:	20000698 	.word	0x20000698
 8005584:	4002b000 	.word	0x4002b000

08005588 <BSP_SDRAM_Init>:

/**
  * @brief  Initializes the SDRAM device.
  */
uint8_t BSP_SDRAM_Init(void)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	af00      	add	r7, sp, #0
  static uint8_t sdramstatus = SDRAM_ERROR;

  /* SDRAM device configuration */
  SdramHandle.Instance = FMC_SDRAM_DEVICE;
 800558c:	4b29      	ldr	r3, [pc, #164]	@ (8005634 <BSP_SDRAM_Init+0xac>)
 800558e:	4a2a      	ldr	r2, [pc, #168]	@ (8005638 <BSP_SDRAM_Init+0xb0>)
 8005590:	601a      	str	r2, [r3, #0]

  /* FMC Configuration -------------------------------------------------------*/
  /* FMC SDRAM Bank configuration */
  /* Timing configuration for 90 Mhz of SD clock frequency (180Mhz/2) */
  /* TMRD: 2 Clock cycles */
  Timing.LoadToActiveDelay    = 2;
 8005592:	4b2a      	ldr	r3, [pc, #168]	@ (800563c <BSP_SDRAM_Init+0xb4>)
 8005594:	2202      	movs	r2, #2
 8005596:	601a      	str	r2, [r3, #0]
  /* TXSR: min=70ns (7x11.11ns) */
  Timing.ExitSelfRefreshDelay = 7;
 8005598:	4b28      	ldr	r3, [pc, #160]	@ (800563c <BSP_SDRAM_Init+0xb4>)
 800559a:	2207      	movs	r2, #7
 800559c:	605a      	str	r2, [r3, #4]
  /* TRAS: min=42ns (4x11.11ns) max=120k (ns) */
  Timing.SelfRefreshTime      = 4;
 800559e:	4b27      	ldr	r3, [pc, #156]	@ (800563c <BSP_SDRAM_Init+0xb4>)
 80055a0:	2204      	movs	r2, #4
 80055a2:	609a      	str	r2, [r3, #8]
  /* TRC:  min=70 (7x11.11ns) */
  Timing.RowCycleDelay        = 7;
 80055a4:	4b25      	ldr	r3, [pc, #148]	@ (800563c <BSP_SDRAM_Init+0xb4>)
 80055a6:	2207      	movs	r2, #7
 80055a8:	60da      	str	r2, [r3, #12]
  /* TWR:  min=1+ 7ns (1+1x11.11ns) */
  Timing.WriteRecoveryTime    = 2;
 80055aa:	4b24      	ldr	r3, [pc, #144]	@ (800563c <BSP_SDRAM_Init+0xb4>)
 80055ac:	2202      	movs	r2, #2
 80055ae:	611a      	str	r2, [r3, #16]
  /* TRP:  20ns => 2x11.11ns*/
  Timing.RPDelay              = 2;
 80055b0:	4b22      	ldr	r3, [pc, #136]	@ (800563c <BSP_SDRAM_Init+0xb4>)
 80055b2:	2202      	movs	r2, #2
 80055b4:	615a      	str	r2, [r3, #20]
  /* TRCD: 20ns => 2x11.11ns */
  Timing.RCDDelay             = 2;
 80055b6:	4b21      	ldr	r3, [pc, #132]	@ (800563c <BSP_SDRAM_Init+0xb4>)
 80055b8:	2202      	movs	r2, #2
 80055ba:	619a      	str	r2, [r3, #24]
  
  /* FMC SDRAM control configuration */
  SdramHandle.Init.SDBank             = FMC_SDRAM_BANK2;
 80055bc:	4b1d      	ldr	r3, [pc, #116]	@ (8005634 <BSP_SDRAM_Init+0xac>)
 80055be:	2201      	movs	r2, #1
 80055c0:	605a      	str	r2, [r3, #4]
  /* Row addressing: [7:0] */
  SdramHandle.Init.ColumnBitsNumber   = FMC_SDRAM_COLUMN_BITS_NUM_8;
 80055c2:	4b1c      	ldr	r3, [pc, #112]	@ (8005634 <BSP_SDRAM_Init+0xac>)
 80055c4:	2200      	movs	r2, #0
 80055c6:	609a      	str	r2, [r3, #8]
  /* Column addressing: [11:0] */
  SdramHandle.Init.RowBitsNumber      = FMC_SDRAM_ROW_BITS_NUM_12;
 80055c8:	4b1a      	ldr	r3, [pc, #104]	@ (8005634 <BSP_SDRAM_Init+0xac>)
 80055ca:	2204      	movs	r2, #4
 80055cc:	60da      	str	r2, [r3, #12]
  SdramHandle.Init.MemoryDataWidth    = SDRAM_MEMORY_WIDTH;
 80055ce:	4b19      	ldr	r3, [pc, #100]	@ (8005634 <BSP_SDRAM_Init+0xac>)
 80055d0:	2210      	movs	r2, #16
 80055d2:	611a      	str	r2, [r3, #16]
  SdramHandle.Init.InternalBankNumber = FMC_SDRAM_INTERN_BANKS_NUM_4;
 80055d4:	4b17      	ldr	r3, [pc, #92]	@ (8005634 <BSP_SDRAM_Init+0xac>)
 80055d6:	2240      	movs	r2, #64	@ 0x40
 80055d8:	615a      	str	r2, [r3, #20]
  SdramHandle.Init.CASLatency         = SDRAM_CAS_LATENCY;
 80055da:	4b16      	ldr	r3, [pc, #88]	@ (8005634 <BSP_SDRAM_Init+0xac>)
 80055dc:	f44f 72c0 	mov.w	r2, #384	@ 0x180
 80055e0:	619a      	str	r2, [r3, #24]
  SdramHandle.Init.WriteProtection    = FMC_SDRAM_WRITE_PROTECTION_DISABLE;
 80055e2:	4b14      	ldr	r3, [pc, #80]	@ (8005634 <BSP_SDRAM_Init+0xac>)
 80055e4:	2200      	movs	r2, #0
 80055e6:	61da      	str	r2, [r3, #28]
  SdramHandle.Init.SDClockPeriod      = SDCLOCK_PERIOD;
 80055e8:	4b12      	ldr	r3, [pc, #72]	@ (8005634 <BSP_SDRAM_Init+0xac>)
 80055ea:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80055ee:	621a      	str	r2, [r3, #32]
  SdramHandle.Init.ReadBurst          = SDRAM_READBURST;
 80055f0:	4b10      	ldr	r3, [pc, #64]	@ (8005634 <BSP_SDRAM_Init+0xac>)
 80055f2:	2200      	movs	r2, #0
 80055f4:	625a      	str	r2, [r3, #36]	@ 0x24
  SdramHandle.Init.ReadPipeDelay      = FMC_SDRAM_RPIPE_DELAY_1;
 80055f6:	4b0f      	ldr	r3, [pc, #60]	@ (8005634 <BSP_SDRAM_Init+0xac>)
 80055f8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80055fc:	629a      	str	r2, [r3, #40]	@ 0x28
                    
  /* SDRAM controller initialization */
  /* __weak function can be surcharged by the application code */
  BSP_SDRAM_MspInit(&SdramHandle, (void *)NULL);
 80055fe:	2100      	movs	r1, #0
 8005600:	480c      	ldr	r0, [pc, #48]	@ (8005634 <BSP_SDRAM_Init+0xac>)
 8005602:	f000 f87f 	bl	8005704 <BSP_SDRAM_MspInit>
  if(HAL_SDRAM_Init(&SdramHandle, &Timing) != HAL_OK)
 8005606:	490d      	ldr	r1, [pc, #52]	@ (800563c <BSP_SDRAM_Init+0xb4>)
 8005608:	480a      	ldr	r0, [pc, #40]	@ (8005634 <BSP_SDRAM_Init+0xac>)
 800560a:	f003 feab 	bl	8009364 <HAL_SDRAM_Init>
 800560e:	4603      	mov	r3, r0
 8005610:	2b00      	cmp	r3, #0
 8005612:	d003      	beq.n	800561c <BSP_SDRAM_Init+0x94>
  {
    sdramstatus = SDRAM_ERROR;
 8005614:	4b0a      	ldr	r3, [pc, #40]	@ (8005640 <BSP_SDRAM_Init+0xb8>)
 8005616:	2201      	movs	r2, #1
 8005618:	701a      	strb	r2, [r3, #0]
 800561a:	e002      	b.n	8005622 <BSP_SDRAM_Init+0x9a>
  }
  else
  {
    sdramstatus = SDRAM_OK;
 800561c:	4b08      	ldr	r3, [pc, #32]	@ (8005640 <BSP_SDRAM_Init+0xb8>)
 800561e:	2200      	movs	r2, #0
 8005620:	701a      	strb	r2, [r3, #0]
  }
  
  /* SDRAM initialization sequence */
  BSP_SDRAM_Initialization_sequence(REFRESH_COUNT);
 8005622:	f240 506a 	movw	r0, #1386	@ 0x56a
 8005626:	f000 f80d 	bl	8005644 <BSP_SDRAM_Initialization_sequence>
  
  return sdramstatus;
 800562a:	4b05      	ldr	r3, [pc, #20]	@ (8005640 <BSP_SDRAM_Init+0xb8>)
 800562c:	781b      	ldrb	r3, [r3, #0]
}
 800562e:	4618      	mov	r0, r3
 8005630:	bd80      	pop	{r7, pc}
 8005632:	bf00      	nop
 8005634:	20000728 	.word	0x20000728
 8005638:	a0000140 	.word	0xa0000140
 800563c:	2000075c 	.word	0x2000075c
 8005640:	20000060 	.word	0x20000060

08005644 <BSP_SDRAM_Initialization_sequence>:
/**
  * @brief  Programs the SDRAM device.
  * @param  RefreshCount: SDRAM refresh counter value 
  */
void BSP_SDRAM_Initialization_sequence(uint32_t RefreshCount)
{
 8005644:	b580      	push	{r7, lr}
 8005646:	b084      	sub	sp, #16
 8005648:	af00      	add	r7, sp, #0
 800564a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpmrd =0;
 800564c:	2300      	movs	r3, #0
 800564e:	60fb      	str	r3, [r7, #12]
  
  /* Step 1:  Configure a clock configuration enable command */
  Command.CommandMode             = FMC_SDRAM_CMD_CLK_ENABLE;
 8005650:	4b2a      	ldr	r3, [pc, #168]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005652:	2201      	movs	r2, #1
 8005654:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8005656:	4b29      	ldr	r3, [pc, #164]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005658:	2208      	movs	r2, #8
 800565a:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 800565c:	4b27      	ldr	r3, [pc, #156]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800565e:	2201      	movs	r2, #1
 8005660:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 8005662:	4b26      	ldr	r3, [pc, #152]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005664:	2200      	movs	r2, #0
 8005666:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 8005668:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800566c:	4923      	ldr	r1, [pc, #140]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800566e:	4824      	ldr	r0, [pc, #144]	@ (8005700 <BSP_SDRAM_Initialization_sequence+0xbc>)
 8005670:	f003 feac 	bl	80093cc <HAL_SDRAM_SendCommand>

  /* Step 2: Insert 100 us minimum delay */ 
  /* Inserted delay is equal to 1 ms due to systick time base unit (ms) */
  HAL_Delay(1);
 8005674:	2001      	movs	r0, #1
 8005676:	f000 f9c3 	bl	8005a00 <HAL_Delay>

  /* Step 3: Configure a PALL (precharge all) command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_PALL;
 800567a:	4b20      	ldr	r3, [pc, #128]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800567c:	2202      	movs	r2, #2
 800567e:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 8005680:	4b1e      	ldr	r3, [pc, #120]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005682:	2208      	movs	r2, #8
 8005684:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 8005686:	4b1d      	ldr	r3, [pc, #116]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005688:	2201      	movs	r2, #1
 800568a:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 800568c:	4b1b      	ldr	r3, [pc, #108]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 800568e:	2200      	movs	r2, #0
 8005690:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);  
 8005692:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8005696:	4919      	ldr	r1, [pc, #100]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 8005698:	4819      	ldr	r0, [pc, #100]	@ (8005700 <BSP_SDRAM_Initialization_sequence+0xbc>)
 800569a:	f003 fe97 	bl	80093cc <HAL_SDRAM_SendCommand>
  
  /* Step 4: Configure an Auto Refresh command */ 
  Command.CommandMode             = FMC_SDRAM_CMD_AUTOREFRESH_MODE;
 800569e:	4b17      	ldr	r3, [pc, #92]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056a0:	2203      	movs	r2, #3
 80056a2:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80056a4:	4b15      	ldr	r3, [pc, #84]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056a6:	2208      	movs	r2, #8
 80056a8:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 4;
 80056aa:	4b14      	ldr	r3, [pc, #80]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056ac:	2204      	movs	r2, #4
 80056ae:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = 0;
 80056b0:	4b12      	ldr	r3, [pc, #72]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056b2:	2200      	movs	r2, #0
 80056b4:	60da      	str	r2, [r3, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80056b6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80056ba:	4910      	ldr	r1, [pc, #64]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056bc:	4810      	ldr	r0, [pc, #64]	@ (8005700 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80056be:	f003 fe85 	bl	80093cc <HAL_SDRAM_SendCommand>
  
  /* Step 5: Program the external memory mode register */
  tmpmrd = (uint32_t)SDRAM_MODEREG_BURST_LENGTH_1          |
 80056c2:	f44f 730c 	mov.w	r3, #560	@ 0x230
 80056c6:	60fb      	str	r3, [r7, #12]
                     SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL   |
                     SDRAM_MODEREG_CAS_LATENCY_3           |
                     SDRAM_MODEREG_OPERATING_MODE_STANDARD |
                     SDRAM_MODEREG_WRITEBURST_MODE_SINGLE;
  
  Command.CommandMode             = FMC_SDRAM_CMD_LOAD_MODE;
 80056c8:	4b0c      	ldr	r3, [pc, #48]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056ca:	2204      	movs	r2, #4
 80056cc:	601a      	str	r2, [r3, #0]
  Command.CommandTarget           = FMC_SDRAM_CMD_TARGET_BANK2;
 80056ce:	4b0b      	ldr	r3, [pc, #44]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056d0:	2208      	movs	r2, #8
 80056d2:	605a      	str	r2, [r3, #4]
  Command.AutoRefreshNumber       = 1;
 80056d4:	4b09      	ldr	r3, [pc, #36]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056d6:	2201      	movs	r2, #1
 80056d8:	609a      	str	r2, [r3, #8]
  Command.ModeRegisterDefinition  = tmpmrd;
 80056da:	68fb      	ldr	r3, [r7, #12]
 80056dc:	4a07      	ldr	r2, [pc, #28]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056de:	60d3      	str	r3, [r2, #12]

  /* Send the command */
  HAL_SDRAM_SendCommand(&SdramHandle, &Command, SDRAM_TIMEOUT);
 80056e0:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80056e4:	4905      	ldr	r1, [pc, #20]	@ (80056fc <BSP_SDRAM_Initialization_sequence+0xb8>)
 80056e6:	4806      	ldr	r0, [pc, #24]	@ (8005700 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80056e8:	f003 fe70 	bl	80093cc <HAL_SDRAM_SendCommand>
  
  /* Step 6: Set the refresh rate counter */
  /* Set the device refresh rate */
  HAL_SDRAM_ProgramRefreshRate(&SdramHandle, RefreshCount); 
 80056ec:	6879      	ldr	r1, [r7, #4]
 80056ee:	4804      	ldr	r0, [pc, #16]	@ (8005700 <BSP_SDRAM_Initialization_sequence+0xbc>)
 80056f0:	f003 fea1 	bl	8009436 <HAL_SDRAM_ProgramRefreshRate>
}
 80056f4:	bf00      	nop
 80056f6:	3710      	adds	r7, #16
 80056f8:	46bd      	mov	sp, r7
 80056fa:	bd80      	pop	{r7, pc}
 80056fc:	20000778 	.word	0x20000778
 8005700:	20000728 	.word	0x20000728

08005704 <BSP_SDRAM_MspInit>:
  * @note   This function can be surcharged by application code.
  * @param  hsdram: pointer on SDRAM handle
  * @param  Params: pointer on additional configuration parameters, can be NULL.
  */
__weak void BSP_SDRAM_MspInit(SDRAM_HandleTypeDef  *hsdram, void *Params)
{
 8005704:	b580      	push	{r7, lr}
 8005706:	b090      	sub	sp, #64	@ 0x40
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
 800570c:	6039      	str	r1, [r7, #0]
  static DMA_HandleTypeDef dmaHandle;
  GPIO_InitTypeDef GPIO_InitStructure;

  if(hsdram != (SDRAM_HandleTypeDef  *)NULL)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2b00      	cmp	r3, #0
 8005712:	f000 80ec 	beq.w	80058ee <BSP_SDRAM_MspInit+0x1ea>
  {
  /* Enable FMC clock */
  __HAL_RCC_FMC_CLK_ENABLE();
 8005716:	2300      	movs	r3, #0
 8005718:	62bb      	str	r3, [r7, #40]	@ 0x28
 800571a:	4b77      	ldr	r3, [pc, #476]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 800571c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800571e:	4a76      	ldr	r2, [pc, #472]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 8005720:	f043 0301 	orr.w	r3, r3, #1
 8005724:	6393      	str	r3, [r2, #56]	@ 0x38
 8005726:	4b74      	ldr	r3, [pc, #464]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 8005728:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800572a:	f003 0301 	and.w	r3, r3, #1
 800572e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8005730:	6abb      	ldr	r3, [r7, #40]	@ 0x28

  /* Enable chosen DMAx clock */
  __DMAx_CLK_ENABLE();
 8005732:	2300      	movs	r3, #0
 8005734:	627b      	str	r3, [r7, #36]	@ 0x24
 8005736:	4b70      	ldr	r3, [pc, #448]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 8005738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800573a:	4a6f      	ldr	r2, [pc, #444]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 800573c:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8005740:	6313      	str	r3, [r2, #48]	@ 0x30
 8005742:	4b6d      	ldr	r3, [pc, #436]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 8005744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005746:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800574a:	627b      	str	r3, [r7, #36]	@ 0x24
 800574c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24

  /* Enable GPIOs clock */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800574e:	2300      	movs	r3, #0
 8005750:	623b      	str	r3, [r7, #32]
 8005752:	4b69      	ldr	r3, [pc, #420]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 8005754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005756:	4a68      	ldr	r2, [pc, #416]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 8005758:	f043 0302 	orr.w	r3, r3, #2
 800575c:	6313      	str	r3, [r2, #48]	@ 0x30
 800575e:	4b66      	ldr	r3, [pc, #408]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 8005760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005762:	f003 0302 	and.w	r3, r3, #2
 8005766:	623b      	str	r3, [r7, #32]
 8005768:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800576a:	2300      	movs	r3, #0
 800576c:	61fb      	str	r3, [r7, #28]
 800576e:	4b62      	ldr	r3, [pc, #392]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 8005770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005772:	4a61      	ldr	r2, [pc, #388]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 8005774:	f043 0304 	orr.w	r3, r3, #4
 8005778:	6313      	str	r3, [r2, #48]	@ 0x30
 800577a:	4b5f      	ldr	r3, [pc, #380]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 800577c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800577e:	f003 0304 	and.w	r3, r3, #4
 8005782:	61fb      	str	r3, [r7, #28]
 8005784:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8005786:	2300      	movs	r3, #0
 8005788:	61bb      	str	r3, [r7, #24]
 800578a:	4b5b      	ldr	r3, [pc, #364]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 800578c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800578e:	4a5a      	ldr	r2, [pc, #360]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 8005790:	f043 0308 	orr.w	r3, r3, #8
 8005794:	6313      	str	r3, [r2, #48]	@ 0x30
 8005796:	4b58      	ldr	r3, [pc, #352]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 8005798:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800579a:	f003 0308 	and.w	r3, r3, #8
 800579e:	61bb      	str	r3, [r7, #24]
 80057a0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80057a2:	2300      	movs	r3, #0
 80057a4:	617b      	str	r3, [r7, #20]
 80057a6:	4b54      	ldr	r3, [pc, #336]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 80057a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057aa:	4a53      	ldr	r2, [pc, #332]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 80057ac:	f043 0310 	orr.w	r3, r3, #16
 80057b0:	6313      	str	r3, [r2, #48]	@ 0x30
 80057b2:	4b51      	ldr	r3, [pc, #324]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 80057b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057b6:	f003 0310 	and.w	r3, r3, #16
 80057ba:	617b      	str	r3, [r7, #20]
 80057bc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80057be:	2300      	movs	r3, #0
 80057c0:	613b      	str	r3, [r7, #16]
 80057c2:	4b4d      	ldr	r3, [pc, #308]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 80057c4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057c6:	4a4c      	ldr	r2, [pc, #304]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 80057c8:	f043 0320 	orr.w	r3, r3, #32
 80057cc:	6313      	str	r3, [r2, #48]	@ 0x30
 80057ce:	4b4a      	ldr	r3, [pc, #296]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 80057d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057d2:	f003 0320 	and.w	r3, r3, #32
 80057d6:	613b      	str	r3, [r7, #16]
 80057d8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80057da:	2300      	movs	r3, #0
 80057dc:	60fb      	str	r3, [r7, #12]
 80057de:	4b46      	ldr	r3, [pc, #280]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 80057e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057e2:	4a45      	ldr	r2, [pc, #276]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 80057e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80057e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80057ea:	4b43      	ldr	r3, [pc, #268]	@ (80058f8 <BSP_SDRAM_MspInit+0x1f4>)
 80057ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80057f2:	60fb      	str	r3, [r7, #12]
 80057f4:	68fb      	ldr	r3, [r7, #12]
 +-------------------+  
  
*/
  
  /* Common GPIO configuration */
  GPIO_InitStructure.Mode  = GPIO_MODE_AF_PP;
 80057f6:	2302      	movs	r3, #2
 80057f8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStructure.Speed = GPIO_SPEED_FAST;
 80057fa:	2302      	movs	r3, #2
 80057fc:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStructure.Pull  = GPIO_NOPULL;
 80057fe:	2300      	movs	r3, #0
 8005800:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStructure.Alternate = GPIO_AF12_FMC;
 8005802:	230c      	movs	r3, #12
 8005804:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* GPIOB configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_5 | GPIO_PIN_6;
 8005806:	2360      	movs	r3, #96	@ 0x60
 8005808:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStructure);  
 800580a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800580e:	4619      	mov	r1, r3
 8005810:	483a      	ldr	r0, [pc, #232]	@ (80058fc <BSP_SDRAM_MspInit+0x1f8>)
 8005812:	f001 fb4f 	bl	8006eb4 <HAL_GPIO_Init>

  /* GPIOC configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0;      
 8005816:	2301      	movs	r3, #1
 8005818:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStructure);  
 800581a:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800581e:	4619      	mov	r1, r3
 8005820:	4837      	ldr	r0, [pc, #220]	@ (8005900 <BSP_SDRAM_MspInit+0x1fc>)
 8005822:	f001 fb47 	bl	8006eb4 <HAL_GPIO_Init>
  
  /* GPIOD configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1  | GPIO_PIN_8 |
 8005826:	f24c 7303 	movw	r3, #50947	@ 0xc703
 800582a:	62fb      	str	r3, [r7, #44]	@ 0x2c
                           GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_14 |
                           GPIO_PIN_15;
  HAL_GPIO_Init(GPIOD, &GPIO_InitStructure);
 800582c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005830:	4619      	mov	r1, r3
 8005832:	4834      	ldr	r0, [pc, #208]	@ (8005904 <BSP_SDRAM_MspInit+0x200>)
 8005834:	f001 fb3e 	bl	8006eb4 <HAL_GPIO_Init>

  /* GPIOE configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1  | GPIO_PIN_7 |
 8005838:	f64f 7383 	movw	r3, #65411	@ 0xff83
 800583c:	62fb      	str	r3, [r7, #44]	@ 0x2c
                           GPIO_PIN_8  | GPIO_PIN_9  | GPIO_PIN_10 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOE, &GPIO_InitStructure);
 800583e:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005842:	4619      	mov	r1, r3
 8005844:	4830      	ldr	r0, [pc, #192]	@ (8005908 <BSP_SDRAM_MspInit+0x204>)
 8005846:	f001 fb35 	bl	8006eb4 <HAL_GPIO_Init>

  /* GPIOF configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0  | GPIO_PIN_1 | GPIO_PIN_2 | 
 800584a:	f64f 033f 	movw	r3, #63551	@ 0xf83f
 800584e:	62fb      	str	r3, [r7, #44]	@ 0x2c
                           GPIO_PIN_3  | GPIO_PIN_4 | GPIO_PIN_5 |
                           GPIO_PIN_11 | GPIO_PIN_12 | GPIO_PIN_13 |
                           GPIO_PIN_14 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOF, &GPIO_InitStructure);
 8005850:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005854:	4619      	mov	r1, r3
 8005856:	482d      	ldr	r0, [pc, #180]	@ (800590c <BSP_SDRAM_MspInit+0x208>)
 8005858:	f001 fb2c 	bl	8006eb4 <HAL_GPIO_Init>

  /* GPIOG configuration */
  GPIO_InitStructure.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_4 |
 800585c:	f248 1333 	movw	r3, #33075	@ 0x8133
 8005860:	62fb      	str	r3, [r7, #44]	@ 0x2c
                           GPIO_PIN_5 | GPIO_PIN_8 | GPIO_PIN_15;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStructure);
 8005862:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8005866:	4619      	mov	r1, r3
 8005868:	4829      	ldr	r0, [pc, #164]	@ (8005910 <BSP_SDRAM_MspInit+0x20c>)
 800586a:	f001 fb23 	bl	8006eb4 <HAL_GPIO_Init>

  /* Configure common DMA parameters */
  dmaHandle.Init.Channel             = SDRAM_DMAx_CHANNEL;
 800586e:	4b29      	ldr	r3, [pc, #164]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 8005870:	2200      	movs	r2, #0
 8005872:	605a      	str	r2, [r3, #4]
  dmaHandle.Init.Direction           = DMA_MEMORY_TO_MEMORY;
 8005874:	4b27      	ldr	r3, [pc, #156]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 8005876:	2280      	movs	r2, #128	@ 0x80
 8005878:	609a      	str	r2, [r3, #8]
  dmaHandle.Init.PeriphInc           = DMA_PINC_ENABLE;
 800587a:	4b26      	ldr	r3, [pc, #152]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 800587c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005880:	60da      	str	r2, [r3, #12]
  dmaHandle.Init.MemInc              = DMA_MINC_ENABLE;
 8005882:	4b24      	ldr	r3, [pc, #144]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 8005884:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8005888:	611a      	str	r2, [r3, #16]
  dmaHandle.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 800588a:	4b22      	ldr	r3, [pc, #136]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 800588c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8005890:	615a      	str	r2, [r3, #20]
  dmaHandle.Init.MemDataAlignment    = DMA_MDATAALIGN_WORD;
 8005892:	4b20      	ldr	r3, [pc, #128]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 8005894:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8005898:	619a      	str	r2, [r3, #24]
  dmaHandle.Init.Mode                = DMA_NORMAL;
 800589a:	4b1e      	ldr	r3, [pc, #120]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 800589c:	2200      	movs	r2, #0
 800589e:	61da      	str	r2, [r3, #28]
  dmaHandle.Init.Priority            = DMA_PRIORITY_HIGH;
 80058a0:	4b1c      	ldr	r3, [pc, #112]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 80058a2:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80058a6:	621a      	str	r2, [r3, #32]
  dmaHandle.Init.FIFOMode            = DMA_FIFOMODE_DISABLE;
 80058a8:	4b1a      	ldr	r3, [pc, #104]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 80058aa:	2200      	movs	r2, #0
 80058ac:	625a      	str	r2, [r3, #36]	@ 0x24
  dmaHandle.Init.FIFOThreshold       = DMA_FIFO_THRESHOLD_FULL;
 80058ae:	4b19      	ldr	r3, [pc, #100]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 80058b0:	2203      	movs	r2, #3
 80058b2:	629a      	str	r2, [r3, #40]	@ 0x28
  dmaHandle.Init.MemBurst            = DMA_MBURST_SINGLE;
 80058b4:	4b17      	ldr	r3, [pc, #92]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 80058b6:	2200      	movs	r2, #0
 80058b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  dmaHandle.Init.PeriphBurst         = DMA_PBURST_SINGLE; 
 80058ba:	4b16      	ldr	r3, [pc, #88]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 80058bc:	2200      	movs	r2, #0
 80058be:	631a      	str	r2, [r3, #48]	@ 0x30
  
  dmaHandle.Instance = SDRAM_DMAx_STREAM;
 80058c0:	4b14      	ldr	r3, [pc, #80]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 80058c2:	4a15      	ldr	r2, [pc, #84]	@ (8005918 <BSP_SDRAM_MspInit+0x214>)
 80058c4:	601a      	str	r2, [r3, #0]
  
  /* Associate the DMA handle */
  __HAL_LINKDMA(hsdram, hdma, dmaHandle);
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	4a12      	ldr	r2, [pc, #72]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 80058ca:	631a      	str	r2, [r3, #48]	@ 0x30
 80058cc:	4a11      	ldr	r2, [pc, #68]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	6393      	str	r3, [r2, #56]	@ 0x38
  
  /* Deinitialize the stream for new transfer */
  HAL_DMA_DeInit(&dmaHandle);
 80058d2:	4810      	ldr	r0, [pc, #64]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 80058d4:	f000 ff52 	bl	800677c <HAL_DMA_DeInit>
  
  /* Configure the DMA stream */
  HAL_DMA_Init(&dmaHandle); 
 80058d8:	480e      	ldr	r0, [pc, #56]	@ (8005914 <BSP_SDRAM_MspInit+0x210>)
 80058da:	f000 fea1 	bl	8006620 <HAL_DMA_Init>
  
  /* NVIC configuration for DMA transfer complete interrupt */
  HAL_NVIC_SetPriority(SDRAM_DMAx_IRQn, 0x0F, 0);
 80058de:	2200      	movs	r2, #0
 80058e0:	210f      	movs	r1, #15
 80058e2:	2038      	movs	r0, #56	@ 0x38
 80058e4:	f000 fd9b 	bl	800641e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(SDRAM_DMAx_IRQn);
 80058e8:	2038      	movs	r0, #56	@ 0x38
 80058ea:	f000 fdb4 	bl	8006456 <HAL_NVIC_EnableIRQ>
  } /* of if(hsdram != (SDRAM_HandleTypeDef  *)NULL) */
}
 80058ee:	bf00      	nop
 80058f0:	3740      	adds	r7, #64	@ 0x40
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}
 80058f6:	bf00      	nop
 80058f8:	40023800 	.word	0x40023800
 80058fc:	40020400 	.word	0x40020400
 8005900:	40020800 	.word	0x40020800
 8005904:	40020c00 	.word	0x40020c00
 8005908:	40021000 	.word	0x40021000
 800590c:	40021400 	.word	0x40021400
 8005910:	40021800 	.word	0x40021800
 8005914:	20000788 	.word	0x20000788
 8005918:	40026410 	.word	0x40026410

0800591c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800591c:	b580      	push	{r7, lr}
 800591e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8005920:	4b0e      	ldr	r3, [pc, #56]	@ (800595c <HAL_Init+0x40>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	4a0d      	ldr	r2, [pc, #52]	@ (800595c <HAL_Init+0x40>)
 8005926:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800592a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 800592c:	4b0b      	ldr	r3, [pc, #44]	@ (800595c <HAL_Init+0x40>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a0a      	ldr	r2, [pc, #40]	@ (800595c <HAL_Init+0x40>)
 8005932:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005936:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8005938:	4b08      	ldr	r3, [pc, #32]	@ (800595c <HAL_Init+0x40>)
 800593a:	681b      	ldr	r3, [r3, #0]
 800593c:	4a07      	ldr	r2, [pc, #28]	@ (800595c <HAL_Init+0x40>)
 800593e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005942:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8005944:	2003      	movs	r0, #3
 8005946:	f000 fd5f 	bl	8006408 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800594a:	200f      	movs	r0, #15
 800594c:	f000 f808 	bl	8005960 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8005950:	f7fd fbac 	bl	80030ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8005954:	2300      	movs	r3, #0
}
 8005956:	4618      	mov	r0, r3
 8005958:	bd80      	pop	{r7, pc}
 800595a:	bf00      	nop
 800595c:	40023c00 	.word	0x40023c00

08005960 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8005960:	b580      	push	{r7, lr}
 8005962:	b082      	sub	sp, #8
 8005964:	af00      	add	r7, sp, #0
 8005966:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8005968:	4b12      	ldr	r3, [pc, #72]	@ (80059b4 <HAL_InitTick+0x54>)
 800596a:	681a      	ldr	r2, [r3, #0]
 800596c:	4b12      	ldr	r3, [pc, #72]	@ (80059b8 <HAL_InitTick+0x58>)
 800596e:	781b      	ldrb	r3, [r3, #0]
 8005970:	4619      	mov	r1, r3
 8005972:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8005976:	fbb3 f3f1 	udiv	r3, r3, r1
 800597a:	fbb2 f3f3 	udiv	r3, r2, r3
 800597e:	4618      	mov	r0, r3
 8005980:	f000 fd77 	bl	8006472 <HAL_SYSTICK_Config>
 8005984:	4603      	mov	r3, r0
 8005986:	2b00      	cmp	r3, #0
 8005988:	d001      	beq.n	800598e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800598a:	2301      	movs	r3, #1
 800598c:	e00e      	b.n	80059ac <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	2b0f      	cmp	r3, #15
 8005992:	d80a      	bhi.n	80059aa <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8005994:	2200      	movs	r2, #0
 8005996:	6879      	ldr	r1, [r7, #4]
 8005998:	f04f 30ff 	mov.w	r0, #4294967295
 800599c:	f000 fd3f 	bl	800641e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80059a0:	4a06      	ldr	r2, [pc, #24]	@ (80059bc <HAL_InitTick+0x5c>)
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80059a6:	2300      	movs	r3, #0
 80059a8:	e000      	b.n	80059ac <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80059aa:	2301      	movs	r3, #1
}
 80059ac:	4618      	mov	r0, r3
 80059ae:	3708      	adds	r7, #8
 80059b0:	46bd      	mov	sp, r7
 80059b2:	bd80      	pop	{r7, pc}
 80059b4:	20000008 	.word	0x20000008
 80059b8:	20000068 	.word	0x20000068
 80059bc:	20000064 	.word	0x20000064

080059c0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80059c0:	b480      	push	{r7}
 80059c2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80059c4:	4b06      	ldr	r3, [pc, #24]	@ (80059e0 <HAL_IncTick+0x20>)
 80059c6:	781b      	ldrb	r3, [r3, #0]
 80059c8:	461a      	mov	r2, r3
 80059ca:	4b06      	ldr	r3, [pc, #24]	@ (80059e4 <HAL_IncTick+0x24>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4413      	add	r3, r2
 80059d0:	4a04      	ldr	r2, [pc, #16]	@ (80059e4 <HAL_IncTick+0x24>)
 80059d2:	6013      	str	r3, [r2, #0]
}
 80059d4:	bf00      	nop
 80059d6:	46bd      	mov	sp, r7
 80059d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059dc:	4770      	bx	lr
 80059de:	bf00      	nop
 80059e0:	20000068 	.word	0x20000068
 80059e4:	200007e8 	.word	0x200007e8

080059e8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80059e8:	b480      	push	{r7}
 80059ea:	af00      	add	r7, sp, #0
  return uwTick;
 80059ec:	4b03      	ldr	r3, [pc, #12]	@ (80059fc <HAL_GetTick+0x14>)
 80059ee:	681b      	ldr	r3, [r3, #0]
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	200007e8 	.word	0x200007e8

08005a00 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	b084      	sub	sp, #16
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8005a08:	f7ff ffee 	bl	80059e8 <HAL_GetTick>
 8005a0c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8005a12:	68fb      	ldr	r3, [r7, #12]
 8005a14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a18:	d005      	beq.n	8005a26 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8005a1a:	4b0a      	ldr	r3, [pc, #40]	@ (8005a44 <HAL_Delay+0x44>)
 8005a1c:	781b      	ldrb	r3, [r3, #0]
 8005a1e:	461a      	mov	r2, r3
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	4413      	add	r3, r2
 8005a24:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8005a26:	bf00      	nop
 8005a28:	f7ff ffde 	bl	80059e8 <HAL_GetTick>
 8005a2c:	4602      	mov	r2, r0
 8005a2e:	68bb      	ldr	r3, [r7, #8]
 8005a30:	1ad3      	subs	r3, r2, r3
 8005a32:	68fa      	ldr	r2, [r7, #12]
 8005a34:	429a      	cmp	r2, r3
 8005a36:	d8f7      	bhi.n	8005a28 <HAL_Delay+0x28>
  {
  }
}
 8005a38:	bf00      	nop
 8005a3a:	bf00      	nop
 8005a3c:	3710      	adds	r7, #16
 8005a3e:	46bd      	mov	sp, r7
 8005a40:	bd80      	pop	{r7, pc}
 8005a42:	bf00      	nop
 8005a44:	20000068 	.word	0x20000068

08005a48 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b084      	sub	sp, #16
 8005a4c:	af00      	add	r7, sp, #0
 8005a4e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005a50:	2300      	movs	r3, #0
 8005a52:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d101      	bne.n	8005a5e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	e033      	b.n	8005ac6 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d109      	bne.n	8005a7a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8005a66:	6878      	ldr	r0, [r7, #4]
 8005a68:	f7fd fb48 	bl	80030fc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2200      	movs	r2, #0
 8005a70:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	2200      	movs	r2, #0
 8005a76:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a7e:	f003 0310 	and.w	r3, r3, #16
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	d118      	bne.n	8005ab8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005a8a:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005a8e:	f023 0302 	bic.w	r3, r3, #2
 8005a92:	f043 0202 	orr.w	r2, r3, #2
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8005a9a:	6878      	ldr	r0, [r7, #4]
 8005a9c:	f000 fae8 	bl	8006070 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005aaa:	f023 0303 	bic.w	r3, r3, #3
 8005aae:	f043 0201 	orr.w	r2, r3, #1
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	641a      	str	r2, [r3, #64]	@ 0x40
 8005ab6:	e001      	b.n	8005abc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8005ab8:	2301      	movs	r3, #1
 8005aba:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	2200      	movs	r2, #0
 8005ac0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8005ac4:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ac6:	4618      	mov	r0, r3
 8005ac8:	3710      	adds	r7, #16
 8005aca:	46bd      	mov	sp, r7
 8005acc:	bd80      	pop	{r7, pc}
	...

08005ad0 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8005ad0:	b480      	push	{r7}
 8005ad2:	b085      	sub	sp, #20
 8005ad4:	af00      	add	r7, sp, #0
 8005ad6:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8005ad8:	2300      	movs	r3, #0
 8005ada:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005ae2:	2b01      	cmp	r3, #1
 8005ae4:	d101      	bne.n	8005aea <HAL_ADC_Start+0x1a>
 8005ae6:	2302      	movs	r3, #2
 8005ae8:	e0b2      	b.n	8005c50 <HAL_ADC_Start+0x180>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	2201      	movs	r2, #1
 8005aee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	689b      	ldr	r3, [r3, #8]
 8005af8:	f003 0301 	and.w	r3, r3, #1
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d018      	beq.n	8005b32 <HAL_ADC_Start+0x62>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	689a      	ldr	r2, [r3, #8]
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	681b      	ldr	r3, [r3, #0]
 8005b0a:	f042 0201 	orr.w	r2, r2, #1
 8005b0e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8005b10:	4b52      	ldr	r3, [pc, #328]	@ (8005c5c <HAL_ADC_Start+0x18c>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	4a52      	ldr	r2, [pc, #328]	@ (8005c60 <HAL_ADC_Start+0x190>)
 8005b16:	fba2 2303 	umull	r2, r3, r2, r3
 8005b1a:	0c9a      	lsrs	r2, r3, #18
 8005b1c:	4613      	mov	r3, r2
 8005b1e:	005b      	lsls	r3, r3, #1
 8005b20:	4413      	add	r3, r2
 8005b22:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005b24:	e002      	b.n	8005b2c <HAL_ADC_Start+0x5c>
    {
      counter--;
 8005b26:	68bb      	ldr	r3, [r7, #8]
 8005b28:	3b01      	subs	r3, #1
 8005b2a:	60bb      	str	r3, [r7, #8]
    while (counter != 0U)
 8005b2c:	68bb      	ldr	r3, [r7, #8]
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d1f9      	bne.n	8005b26 <HAL_ADC_Start+0x56>
    }
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	689b      	ldr	r3, [r3, #8]
 8005b38:	f003 0301 	and.w	r3, r3, #1
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d17a      	bne.n	8005c36 <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b44:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8005b48:	f023 0301 	bic.w	r3, r3, #1
 8005b4c:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	681b      	ldr	r3, [r3, #0]
 8005b58:	685b      	ldr	r3, [r3, #4]
 8005b5a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d007      	beq.n	8005b72 <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b66:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8005b6a:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b76:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005b7a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005b7e:	d106      	bne.n	8005b8e <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b84:	f023 0206 	bic.w	r2, r3, #6
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	645a      	str	r2, [r3, #68]	@ 0x44
 8005b8c:	e002      	b.n	8005b94 <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	2200      	movs	r2, #0
 8005b92:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	2200      	movs	r2, #0
 8005b98:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005b9c:	4b31      	ldr	r3, [pc, #196]	@ (8005c64 <HAL_ADC_Start+0x194>)
 8005b9e:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8005ba8:	601a      	str	r2, [r3, #0]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8005baa:	68fb      	ldr	r3, [r7, #12]
 8005bac:	685b      	ldr	r3, [r3, #4]
 8005bae:	f003 031f 	and.w	r3, r3, #31
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d12a      	bne.n	8005c0c <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	4a2b      	ldr	r2, [pc, #172]	@ (8005c68 <HAL_ADC_Start+0x198>)
 8005bbc:	4293      	cmp	r3, r2
 8005bbe:	d015      	beq.n	8005bec <HAL_ADC_Start+0x11c>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	4a29      	ldr	r2, [pc, #164]	@ (8005c6c <HAL_ADC_Start+0x19c>)
 8005bc6:	4293      	cmp	r3, r2
 8005bc8:	d105      	bne.n	8005bd6 <HAL_ADC_Start+0x106>
 8005bca:	4b26      	ldr	r3, [pc, #152]	@ (8005c64 <HAL_ADC_Start+0x194>)
 8005bcc:	685b      	ldr	r3, [r3, #4]
 8005bce:	f003 031f 	and.w	r3, r3, #31
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d00a      	beq.n	8005bec <HAL_ADC_Start+0x11c>
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4a25      	ldr	r2, [pc, #148]	@ (8005c70 <HAL_ADC_Start+0x1a0>)
 8005bdc:	4293      	cmp	r3, r2
 8005bde:	d136      	bne.n	8005c4e <HAL_ADC_Start+0x17e>
 8005be0:	4b20      	ldr	r3, [pc, #128]	@ (8005c64 <HAL_ADC_Start+0x194>)
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	f003 0310 	and.w	r3, r3, #16
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d130      	bne.n	8005c4e <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	689b      	ldr	r3, [r3, #8]
 8005bf2:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005bf6:	2b00      	cmp	r3, #0
 8005bf8:	d129      	bne.n	8005c4e <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	689a      	ldr	r2, [r3, #8]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005c08:	609a      	str	r2, [r3, #8]
 8005c0a:	e020      	b.n	8005c4e <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	4a15      	ldr	r2, [pc, #84]	@ (8005c68 <HAL_ADC_Start+0x198>)
 8005c12:	4293      	cmp	r3, r2
 8005c14:	d11b      	bne.n	8005c4e <HAL_ADC_Start+0x17e>
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	689b      	ldr	r3, [r3, #8]
 8005c1c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d114      	bne.n	8005c4e <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	689a      	ldr	r2, [r3, #8]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8005c32:	609a      	str	r2, [r3, #8]
 8005c34:	e00b      	b.n	8005c4e <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005c3a:	f043 0210 	orr.w	r2, r3, #16
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005c46:	f043 0201 	orr.w	r2, r3, #1
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return HAL_OK;
 8005c4e:	2300      	movs	r3, #0
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	3714      	adds	r7, #20
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr
 8005c5c:	20000008 	.word	0x20000008
 8005c60:	431bde83 	.word	0x431bde83
 8005c64:	40012300 	.word	0x40012300
 8005c68:	40012000 	.word	0x40012000
 8005c6c:	40012100 	.word	0x40012100
 8005c70:	40012200 	.word	0x40012200

08005c74 <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c82:	2b01      	cmp	r3, #1
 8005c84:	d101      	bne.n	8005c8a <HAL_ADC_Stop+0x16>
 8005c86:	2302      	movs	r3, #2
 8005c88:	e021      	b.n	8005cce <HAL_ADC_Stop+0x5a>
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	2201      	movs	r2, #1
 8005c8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	689a      	ldr	r2, [r3, #8]
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	681b      	ldr	r3, [r3, #0]
 8005c9c:	f022 0201 	bic.w	r2, r2, #1
 8005ca0:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	689b      	ldr	r3, [r3, #8]
 8005ca8:	f003 0301 	and.w	r3, r3, #1
 8005cac:	2b00      	cmp	r3, #0
 8005cae:	d109      	bne.n	8005cc4 <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005cb4:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8005cb8:	f023 0301 	bic.w	r3, r3, #1
 8005cbc:	f043 0201 	orr.w	r2, r3, #1
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	2200      	movs	r2, #0
 8005cc8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8005ccc:	2300      	movs	r3, #0
}
 8005cce:	4618      	mov	r0, r3
 8005cd0:	370c      	adds	r7, #12
 8005cd2:	46bd      	mov	sp, r7
 8005cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cd8:	4770      	bx	lr

08005cda <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8005cda:	b580      	push	{r7, lr}
 8005cdc:	b084      	sub	sp, #16
 8005cde:	af00      	add	r7, sp, #0
 8005ce0:	6078      	str	r0, [r7, #4]
 8005ce2:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	689b      	ldr	r3, [r3, #8]
 8005cee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005cf2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005cf6:	d113      	bne.n	8005d20 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	681b      	ldr	r3, [r3, #0]
 8005cfc:	689b      	ldr	r3, [r3, #8]
 8005cfe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8005d02:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d06:	d10b      	bne.n	8005d20 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d0c:	f043 0220 	orr.w	r2, r3, #32
 8005d10:	687b      	ldr	r3, [r7, #4]
 8005d12:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	2200      	movs	r2, #0
 8005d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8005d1c:	2301      	movs	r3, #1
 8005d1e:	e063      	b.n	8005de8 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */
  tickstart = HAL_GetTick();
 8005d20:	f7ff fe62 	bl	80059e8 <HAL_GetTick>
 8005d24:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005d26:	e021      	b.n	8005d6c <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8005d28:	683b      	ldr	r3, [r7, #0]
 8005d2a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d2e:	d01d      	beq.n	8005d6c <HAL_ADC_PollForConversion+0x92>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 8005d30:	683b      	ldr	r3, [r7, #0]
 8005d32:	2b00      	cmp	r3, #0
 8005d34:	d007      	beq.n	8005d46 <HAL_ADC_PollForConversion+0x6c>
 8005d36:	f7ff fe57 	bl	80059e8 <HAL_GetTick>
 8005d3a:	4602      	mov	r2, r0
 8005d3c:	68fb      	ldr	r3, [r7, #12]
 8005d3e:	1ad3      	subs	r3, r2, r3
 8005d40:	683a      	ldr	r2, [r7, #0]
 8005d42:	429a      	cmp	r2, r3
 8005d44:	d212      	bcs.n	8005d6c <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 0302 	and.w	r3, r3, #2
 8005d50:	2b02      	cmp	r3, #2
 8005d52:	d00b      	beq.n	8005d6c <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d58:	f043 0204 	orr.w	r2, r3, #4
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	2200      	movs	r2, #0
 8005d64:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_TIMEOUT;
 8005d68:	2303      	movs	r3, #3
 8005d6a:	e03d      	b.n	8005de8 <HAL_ADC_PollForConversion+0x10e>
  while (!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	f003 0302 	and.w	r3, r3, #2
 8005d76:	2b02      	cmp	r3, #2
 8005d78:	d1d6      	bne.n	8005d28 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }

  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	f06f 0212 	mvn.w	r2, #18
 8005d82:	601a      	str	r2, [r3, #0]

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005d88:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d123      	bne.n	8005de6 <HAL_ADC_PollForConversion+0x10c>
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	7e1b      	ldrb	r3, [r3, #24]
  if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8005da2:	2b00      	cmp	r3, #0
 8005da4:	d11f      	bne.n	8005de6 <HAL_ADC_PollForConversion+0x10c>
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dac:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
      (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d006      	beq.n	8005dc2 <HAL_ADC_PollForConversion+0xe8>
       HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	689b      	ldr	r3, [r3, #8]
 8005dba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
      (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8005dbe:	2b00      	cmp	r3, #0
 8005dc0:	d111      	bne.n	8005de6 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8005dc2:	687b      	ldr	r3, [r7, #4]
 8005dc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dc6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	641a      	str	r2, [r3, #64]	@ 0x40

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dd2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005dd6:	2b00      	cmp	r3, #0
 8005dd8:	d105      	bne.n	8005de6 <HAL_ADC_PollForConversion+0x10c>
    {
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005dde:	f043 0201 	orr.w	r2, r3, #1
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  /* Return ADC state */
  return HAL_OK;
 8005de6:	2300      	movs	r3, #0
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3710      	adds	r7, #16
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 8005df0:	b480      	push	{r7}
 8005df2:	b083      	sub	sp, #12
 8005df4:	af00      	add	r7, sp, #0
 8005df6:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */
  return hadc->Instance->DR;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8005dfe:	4618      	mov	r0, r3
 8005e00:	370c      	adds	r7, #12
 8005e02:	46bd      	mov	sp, r7
 8005e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e08:	4770      	bx	lr
	...

08005e0c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8005e0c:	b480      	push	{r7}
 8005e0e:	b085      	sub	sp, #20
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	6078      	str	r0, [r7, #4]
 8005e14:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8005e16:	2300      	movs	r3, #0
 8005e18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005e20:	2b01      	cmp	r3, #1
 8005e22:	d101      	bne.n	8005e28 <HAL_ADC_ConfigChannel+0x1c>
 8005e24:	2302      	movs	r3, #2
 8005e26:	e113      	b.n	8006050 <HAL_ADC_ConfigChannel+0x244>
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	2201      	movs	r2, #1
 8005e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	2b09      	cmp	r3, #9
 8005e36:	d925      	bls.n	8005e84 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	68d9      	ldr	r1, [r3, #12]
 8005e3e:	683b      	ldr	r3, [r7, #0]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	b29b      	uxth	r3, r3
 8005e44:	461a      	mov	r2, r3
 8005e46:	4613      	mov	r3, r2
 8005e48:	005b      	lsls	r3, r3, #1
 8005e4a:	4413      	add	r3, r2
 8005e4c:	3b1e      	subs	r3, #30
 8005e4e:	2207      	movs	r2, #7
 8005e50:	fa02 f303 	lsl.w	r3, r2, r3
 8005e54:	43da      	mvns	r2, r3
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	681b      	ldr	r3, [r3, #0]
 8005e5a:	400a      	ands	r2, r1
 8005e5c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	68d9      	ldr	r1, [r3, #12]
 8005e64:	683b      	ldr	r3, [r7, #0]
 8005e66:	689a      	ldr	r2, [r3, #8]
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	4618      	mov	r0, r3
 8005e70:	4603      	mov	r3, r0
 8005e72:	005b      	lsls	r3, r3, #1
 8005e74:	4403      	add	r3, r0
 8005e76:	3b1e      	subs	r3, #30
 8005e78:	409a      	lsls	r2, r3
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	430a      	orrs	r2, r1
 8005e80:	60da      	str	r2, [r3, #12]
 8005e82:	e022      	b.n	8005eca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	681b      	ldr	r3, [r3, #0]
 8005e88:	6919      	ldr	r1, [r3, #16]
 8005e8a:	683b      	ldr	r3, [r7, #0]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	b29b      	uxth	r3, r3
 8005e90:	461a      	mov	r2, r3
 8005e92:	4613      	mov	r3, r2
 8005e94:	005b      	lsls	r3, r3, #1
 8005e96:	4413      	add	r3, r2
 8005e98:	2207      	movs	r2, #7
 8005e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8005e9e:	43da      	mvns	r2, r3
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	400a      	ands	r2, r1
 8005ea6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	6919      	ldr	r1, [r3, #16]
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	689a      	ldr	r2, [r3, #8]
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	b29b      	uxth	r3, r3
 8005eb8:	4618      	mov	r0, r3
 8005eba:	4603      	mov	r3, r0
 8005ebc:	005b      	lsls	r3, r3, #1
 8005ebe:	4403      	add	r3, r0
 8005ec0:	409a      	lsls	r2, r3
 8005ec2:	687b      	ldr	r3, [r7, #4]
 8005ec4:	681b      	ldr	r3, [r3, #0]
 8005ec6:	430a      	orrs	r2, r1
 8005ec8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8005eca:	683b      	ldr	r3, [r7, #0]
 8005ecc:	685b      	ldr	r3, [r3, #4]
 8005ece:	2b06      	cmp	r3, #6
 8005ed0:	d824      	bhi.n	8005f1c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005ed8:	683b      	ldr	r3, [r7, #0]
 8005eda:	685a      	ldr	r2, [r3, #4]
 8005edc:	4613      	mov	r3, r2
 8005ede:	009b      	lsls	r3, r3, #2
 8005ee0:	4413      	add	r3, r2
 8005ee2:	3b05      	subs	r3, #5
 8005ee4:	221f      	movs	r2, #31
 8005ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8005eea:	43da      	mvns	r2, r3
 8005eec:	687b      	ldr	r3, [r7, #4]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	400a      	ands	r2, r1
 8005ef2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8005ef4:	687b      	ldr	r3, [r7, #4]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8005efa:	683b      	ldr	r3, [r7, #0]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	4618      	mov	r0, r3
 8005f02:	683b      	ldr	r3, [r7, #0]
 8005f04:	685a      	ldr	r2, [r3, #4]
 8005f06:	4613      	mov	r3, r2
 8005f08:	009b      	lsls	r3, r3, #2
 8005f0a:	4413      	add	r3, r2
 8005f0c:	3b05      	subs	r3, #5
 8005f0e:	fa00 f203 	lsl.w	r2, r0, r3
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	430a      	orrs	r2, r1
 8005f18:	635a      	str	r2, [r3, #52]	@ 0x34
 8005f1a:	e04c      	b.n	8005fb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	685b      	ldr	r3, [r3, #4]
 8005f20:	2b0c      	cmp	r3, #12
 8005f22:	d824      	bhi.n	8005f6e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005f2a:	683b      	ldr	r3, [r7, #0]
 8005f2c:	685a      	ldr	r2, [r3, #4]
 8005f2e:	4613      	mov	r3, r2
 8005f30:	009b      	lsls	r3, r3, #2
 8005f32:	4413      	add	r3, r2
 8005f34:	3b23      	subs	r3, #35	@ 0x23
 8005f36:	221f      	movs	r2, #31
 8005f38:	fa02 f303 	lsl.w	r3, r2, r3
 8005f3c:	43da      	mvns	r2, r3
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	400a      	ands	r2, r1
 8005f44:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	681b      	ldr	r3, [r3, #0]
 8005f4a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8005f4c:	683b      	ldr	r3, [r7, #0]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	b29b      	uxth	r3, r3
 8005f52:	4618      	mov	r0, r3
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	685a      	ldr	r2, [r3, #4]
 8005f58:	4613      	mov	r3, r2
 8005f5a:	009b      	lsls	r3, r3, #2
 8005f5c:	4413      	add	r3, r2
 8005f5e:	3b23      	subs	r3, #35	@ 0x23
 8005f60:	fa00 f203 	lsl.w	r2, r0, r3
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	430a      	orrs	r2, r1
 8005f6a:	631a      	str	r2, [r3, #48]	@ 0x30
 8005f6c:	e023      	b.n	8005fb6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	685a      	ldr	r2, [r3, #4]
 8005f78:	4613      	mov	r3, r2
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	4413      	add	r3, r2
 8005f7e:	3b41      	subs	r3, #65	@ 0x41
 8005f80:	221f      	movs	r2, #31
 8005f82:	fa02 f303 	lsl.w	r3, r2, r3
 8005f86:	43da      	mvns	r2, r3
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	400a      	ands	r2, r1
 8005f8e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	b29b      	uxth	r3, r3
 8005f9c:	4618      	mov	r0, r3
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	685a      	ldr	r2, [r3, #4]
 8005fa2:	4613      	mov	r3, r2
 8005fa4:	009b      	lsls	r3, r3, #2
 8005fa6:	4413      	add	r3, r2
 8005fa8:	3b41      	subs	r3, #65	@ 0x41
 8005faa:	fa00 f203 	lsl.w	r2, r0, r3
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	681b      	ldr	r3, [r3, #0]
 8005fb2:	430a      	orrs	r2, r1
 8005fb4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8005fb6:	4b29      	ldr	r3, [pc, #164]	@ (800605c <HAL_ADC_ConfigChannel+0x250>)
 8005fb8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4a28      	ldr	r2, [pc, #160]	@ (8006060 <HAL_ADC_ConfigChannel+0x254>)
 8005fc0:	4293      	cmp	r3, r2
 8005fc2:	d10f      	bne.n	8005fe4 <HAL_ADC_ConfigChannel+0x1d8>
 8005fc4:	683b      	ldr	r3, [r7, #0]
 8005fc6:	681b      	ldr	r3, [r3, #0]
 8005fc8:	2b12      	cmp	r3, #18
 8005fca:	d10b      	bne.n	8005fe4 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	685b      	ldr	r3, [r3, #4]
 8005fd0:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8005fd4:	68fb      	ldr	r3, [r7, #12]
 8005fd6:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8005fd8:	68fb      	ldr	r3, [r7, #12]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	4a1d      	ldr	r2, [pc, #116]	@ (8006060 <HAL_ADC_ConfigChannel+0x254>)
 8005fea:	4293      	cmp	r3, r2
 8005fec:	d12b      	bne.n	8006046 <HAL_ADC_ConfigChannel+0x23a>
 8005fee:	683b      	ldr	r3, [r7, #0]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	4a1c      	ldr	r2, [pc, #112]	@ (8006064 <HAL_ADC_ConfigChannel+0x258>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d003      	beq.n	8006000 <HAL_ADC_ConfigChannel+0x1f4>
 8005ff8:	683b      	ldr	r3, [r7, #0]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	2b11      	cmp	r3, #17
 8005ffe:	d122      	bne.n	8006046 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	685b      	ldr	r3, [r3, #4]
 8006004:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 800600c:	68fb      	ldr	r3, [r7, #12]
 800600e:	685b      	ldr	r3, [r3, #4]
 8006010:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	4a11      	ldr	r2, [pc, #68]	@ (8006064 <HAL_ADC_ConfigChannel+0x258>)
 800601e:	4293      	cmp	r3, r2
 8006020:	d111      	bne.n	8006046 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006022:	4b11      	ldr	r3, [pc, #68]	@ (8006068 <HAL_ADC_ConfigChannel+0x25c>)
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	4a11      	ldr	r2, [pc, #68]	@ (800606c <HAL_ADC_ConfigChannel+0x260>)
 8006028:	fba2 2303 	umull	r2, r3, r2, r3
 800602c:	0c9a      	lsrs	r2, r3, #18
 800602e:	4613      	mov	r3, r2
 8006030:	009b      	lsls	r3, r3, #2
 8006032:	4413      	add	r3, r2
 8006034:	005b      	lsls	r3, r3, #1
 8006036:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006038:	e002      	b.n	8006040 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 800603a:	68bb      	ldr	r3, [r7, #8]
 800603c:	3b01      	subs	r3, #1
 800603e:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	2b00      	cmp	r3, #0
 8006044:	d1f9      	bne.n	800603a <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2200      	movs	r2, #0
 800604a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 800604e:	2300      	movs	r3, #0
}
 8006050:	4618      	mov	r0, r3
 8006052:	3714      	adds	r7, #20
 8006054:	46bd      	mov	sp, r7
 8006056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800605a:	4770      	bx	lr
 800605c:	40012300 	.word	0x40012300
 8006060:	40012000 	.word	0x40012000
 8006064:	10000012 	.word	0x10000012
 8006068:	20000008 	.word	0x20000008
 800606c:	431bde83 	.word	0x431bde83

08006070 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8006070:	b480      	push	{r7}
 8006072:	b085      	sub	sp, #20
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006078:	4b79      	ldr	r3, [pc, #484]	@ (8006260 <ADC_Init+0x1f0>)
 800607a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8006084:	68fb      	ldr	r3, [r7, #12]
 8006086:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	685a      	ldr	r2, [r3, #4]
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	685b      	ldr	r3, [r3, #4]
 8006090:	431a      	orrs	r2, r3
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	685a      	ldr	r2, [r3, #4]
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80060a4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	6859      	ldr	r1, [r3, #4]
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	691b      	ldr	r3, [r3, #16]
 80060b0:	021a      	lsls	r2, r3, #8
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	681b      	ldr	r3, [r3, #0]
 80060b6:	430a      	orrs	r2, r1
 80060b8:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	685a      	ldr	r2, [r3, #4]
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 80060c8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	681b      	ldr	r3, [r3, #0]
 80060ce:	6859      	ldr	r1, [r3, #4]
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	689a      	ldr	r2, [r3, #8]
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	430a      	orrs	r2, r1
 80060da:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	689a      	ldr	r2, [r3, #8]
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80060ea:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 80060ec:	687b      	ldr	r3, [r7, #4]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	6899      	ldr	r1, [r3, #8]
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	68da      	ldr	r2, [r3, #12]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	430a      	orrs	r2, r1
 80060fc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006102:	4a58      	ldr	r2, [pc, #352]	@ (8006264 <ADC_Init+0x1f4>)
 8006104:	4293      	cmp	r3, r2
 8006106:	d022      	beq.n	800614e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006108:	687b      	ldr	r3, [r7, #4]
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	689a      	ldr	r2, [r3, #8]
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	681b      	ldr	r3, [r3, #0]
 8006112:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8006116:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	6899      	ldr	r1, [r3, #8]
 800611e:	687b      	ldr	r3, [r7, #4]
 8006120:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	430a      	orrs	r2, r1
 8006128:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	689a      	ldr	r2, [r3, #8]
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8006138:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	6899      	ldr	r1, [r3, #8]
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	430a      	orrs	r2, r1
 800614a:	609a      	str	r2, [r3, #8]
 800614c:	e00f      	b.n	800616e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	689a      	ldr	r2, [r3, #8]
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800615c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	689a      	ldr	r2, [r3, #8]
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800616c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	689a      	ldr	r2, [r3, #8]
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f022 0202 	bic.w	r2, r2, #2
 800617c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	6899      	ldr	r1, [r3, #8]
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	7e1b      	ldrb	r3, [r3, #24]
 8006188:	005a      	lsls	r2, r3, #1
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	430a      	orrs	r2, r1
 8006190:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8006192:	687b      	ldr	r3, [r7, #4]
 8006194:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006198:	2b00      	cmp	r3, #0
 800619a:	d01b      	beq.n	80061d4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	685a      	ldr	r2, [r3, #4]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061aa:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	685a      	ldr	r2, [r3, #4]
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80061ba:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	6859      	ldr	r1, [r3, #4]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061c6:	3b01      	subs	r3, #1
 80061c8:	035a      	lsls	r2, r3, #13
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	430a      	orrs	r2, r1
 80061d0:	605a      	str	r2, [r3, #4]
 80061d2:	e007      	b.n	80061e4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	685a      	ldr	r2, [r3, #4]
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80061e2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	681b      	ldr	r3, [r3, #0]
 80061e8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 80061f2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	69db      	ldr	r3, [r3, #28]
 80061fe:	3b01      	subs	r3, #1
 8006200:	051a      	lsls	r2, r3, #20
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	681b      	ldr	r3, [r3, #0]
 8006206:	430a      	orrs	r2, r1
 8006208:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	689a      	ldr	r2, [r3, #8]
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8006218:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	681b      	ldr	r3, [r3, #0]
 800621e:	6899      	ldr	r1, [r3, #8]
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8006226:	025a      	lsls	r2, r3, #9
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	430a      	orrs	r2, r1
 800622e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	689a      	ldr	r2, [r3, #8]
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800623e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	681b      	ldr	r3, [r3, #0]
 8006244:	6899      	ldr	r1, [r3, #8]
 8006246:	687b      	ldr	r3, [r7, #4]
 8006248:	695b      	ldr	r3, [r3, #20]
 800624a:	029a      	lsls	r2, r3, #10
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	430a      	orrs	r2, r1
 8006252:	609a      	str	r2, [r3, #8]
}
 8006254:	bf00      	nop
 8006256:	3714      	adds	r7, #20
 8006258:	46bd      	mov	sp, r7
 800625a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800625e:	4770      	bx	lr
 8006260:	40012300 	.word	0x40012300
 8006264:	0f000001 	.word	0x0f000001

08006268 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006268:	b480      	push	{r7}
 800626a:	b085      	sub	sp, #20
 800626c:	af00      	add	r7, sp, #0
 800626e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8006270:	687b      	ldr	r3, [r7, #4]
 8006272:	f003 0307 	and.w	r3, r3, #7
 8006276:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006278:	4b0c      	ldr	r3, [pc, #48]	@ (80062ac <__NVIC_SetPriorityGrouping+0x44>)
 800627a:	68db      	ldr	r3, [r3, #12]
 800627c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800627e:	68ba      	ldr	r2, [r7, #8]
 8006280:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006284:	4013      	ands	r3, r2
 8006286:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800628c:	68bb      	ldr	r3, [r7, #8]
 800628e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8006290:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006294:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006298:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800629a:	4a04      	ldr	r2, [pc, #16]	@ (80062ac <__NVIC_SetPriorityGrouping+0x44>)
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	60d3      	str	r3, [r2, #12]
}
 80062a0:	bf00      	nop
 80062a2:	3714      	adds	r7, #20
 80062a4:	46bd      	mov	sp, r7
 80062a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062aa:	4770      	bx	lr
 80062ac:	e000ed00 	.word	0xe000ed00

080062b0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80062b0:	b480      	push	{r7}
 80062b2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80062b4:	4b04      	ldr	r3, [pc, #16]	@ (80062c8 <__NVIC_GetPriorityGrouping+0x18>)
 80062b6:	68db      	ldr	r3, [r3, #12]
 80062b8:	0a1b      	lsrs	r3, r3, #8
 80062ba:	f003 0307 	and.w	r3, r3, #7
}
 80062be:	4618      	mov	r0, r3
 80062c0:	46bd      	mov	sp, r7
 80062c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c6:	4770      	bx	lr
 80062c8:	e000ed00 	.word	0xe000ed00

080062cc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80062cc:	b480      	push	{r7}
 80062ce:	b083      	sub	sp, #12
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	4603      	mov	r3, r0
 80062d4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80062d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	db0b      	blt.n	80062f6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80062de:	79fb      	ldrb	r3, [r7, #7]
 80062e0:	f003 021f 	and.w	r2, r3, #31
 80062e4:	4907      	ldr	r1, [pc, #28]	@ (8006304 <__NVIC_EnableIRQ+0x38>)
 80062e6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80062ea:	095b      	lsrs	r3, r3, #5
 80062ec:	2001      	movs	r0, #1
 80062ee:	fa00 f202 	lsl.w	r2, r0, r2
 80062f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80062f6:	bf00      	nop
 80062f8:	370c      	adds	r7, #12
 80062fa:	46bd      	mov	sp, r7
 80062fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006300:	4770      	bx	lr
 8006302:	bf00      	nop
 8006304:	e000e100 	.word	0xe000e100

08006308 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006308:	b480      	push	{r7}
 800630a:	b083      	sub	sp, #12
 800630c:	af00      	add	r7, sp, #0
 800630e:	4603      	mov	r3, r0
 8006310:	6039      	str	r1, [r7, #0]
 8006312:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006314:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006318:	2b00      	cmp	r3, #0
 800631a:	db0a      	blt.n	8006332 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800631c:	683b      	ldr	r3, [r7, #0]
 800631e:	b2da      	uxtb	r2, r3
 8006320:	490c      	ldr	r1, [pc, #48]	@ (8006354 <__NVIC_SetPriority+0x4c>)
 8006322:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006326:	0112      	lsls	r2, r2, #4
 8006328:	b2d2      	uxtb	r2, r2
 800632a:	440b      	add	r3, r1
 800632c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006330:	e00a      	b.n	8006348 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006332:	683b      	ldr	r3, [r7, #0]
 8006334:	b2da      	uxtb	r2, r3
 8006336:	4908      	ldr	r1, [pc, #32]	@ (8006358 <__NVIC_SetPriority+0x50>)
 8006338:	79fb      	ldrb	r3, [r7, #7]
 800633a:	f003 030f 	and.w	r3, r3, #15
 800633e:	3b04      	subs	r3, #4
 8006340:	0112      	lsls	r2, r2, #4
 8006342:	b2d2      	uxtb	r2, r2
 8006344:	440b      	add	r3, r1
 8006346:	761a      	strb	r2, [r3, #24]
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr
 8006354:	e000e100 	.word	0xe000e100
 8006358:	e000ed00 	.word	0xe000ed00

0800635c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800635c:	b480      	push	{r7}
 800635e:	b089      	sub	sp, #36	@ 0x24
 8006360:	af00      	add	r7, sp, #0
 8006362:	60f8      	str	r0, [r7, #12]
 8006364:	60b9      	str	r1, [r7, #8]
 8006366:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006368:	68fb      	ldr	r3, [r7, #12]
 800636a:	f003 0307 	and.w	r3, r3, #7
 800636e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8006370:	69fb      	ldr	r3, [r7, #28]
 8006372:	f1c3 0307 	rsb	r3, r3, #7
 8006376:	2b04      	cmp	r3, #4
 8006378:	bf28      	it	cs
 800637a:	2304      	movcs	r3, #4
 800637c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	3304      	adds	r3, #4
 8006382:	2b06      	cmp	r3, #6
 8006384:	d902      	bls.n	800638c <NVIC_EncodePriority+0x30>
 8006386:	69fb      	ldr	r3, [r7, #28]
 8006388:	3b03      	subs	r3, #3
 800638a:	e000      	b.n	800638e <NVIC_EncodePriority+0x32>
 800638c:	2300      	movs	r3, #0
 800638e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006390:	f04f 32ff 	mov.w	r2, #4294967295
 8006394:	69bb      	ldr	r3, [r7, #24]
 8006396:	fa02 f303 	lsl.w	r3, r2, r3
 800639a:	43da      	mvns	r2, r3
 800639c:	68bb      	ldr	r3, [r7, #8]
 800639e:	401a      	ands	r2, r3
 80063a0:	697b      	ldr	r3, [r7, #20]
 80063a2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80063a4:	f04f 31ff 	mov.w	r1, #4294967295
 80063a8:	697b      	ldr	r3, [r7, #20]
 80063aa:	fa01 f303 	lsl.w	r3, r1, r3
 80063ae:	43d9      	mvns	r1, r3
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80063b4:	4313      	orrs	r3, r2
         );
}
 80063b6:	4618      	mov	r0, r3
 80063b8:	3724      	adds	r7, #36	@ 0x24
 80063ba:	46bd      	mov	sp, r7
 80063bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063c0:	4770      	bx	lr
	...

080063c4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80063c4:	b580      	push	{r7, lr}
 80063c6:	b082      	sub	sp, #8
 80063c8:	af00      	add	r7, sp, #0
 80063ca:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	3b01      	subs	r3, #1
 80063d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80063d4:	d301      	bcc.n	80063da <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80063d6:	2301      	movs	r3, #1
 80063d8:	e00f      	b.n	80063fa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80063da:	4a0a      	ldr	r2, [pc, #40]	@ (8006404 <SysTick_Config+0x40>)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	3b01      	subs	r3, #1
 80063e0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80063e2:	210f      	movs	r1, #15
 80063e4:	f04f 30ff 	mov.w	r0, #4294967295
 80063e8:	f7ff ff8e 	bl	8006308 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80063ec:	4b05      	ldr	r3, [pc, #20]	@ (8006404 <SysTick_Config+0x40>)
 80063ee:	2200      	movs	r2, #0
 80063f0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80063f2:	4b04      	ldr	r3, [pc, #16]	@ (8006404 <SysTick_Config+0x40>)
 80063f4:	2207      	movs	r2, #7
 80063f6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80063f8:	2300      	movs	r3, #0
}
 80063fa:	4618      	mov	r0, r3
 80063fc:	3708      	adds	r7, #8
 80063fe:	46bd      	mov	sp, r7
 8006400:	bd80      	pop	{r7, pc}
 8006402:	bf00      	nop
 8006404:	e000e010 	.word	0xe000e010

08006408 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006408:	b580      	push	{r7, lr}
 800640a:	b082      	sub	sp, #8
 800640c:	af00      	add	r7, sp, #0
 800640e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006410:	6878      	ldr	r0, [r7, #4]
 8006412:	f7ff ff29 	bl	8006268 <__NVIC_SetPriorityGrouping>
}
 8006416:	bf00      	nop
 8006418:	3708      	adds	r7, #8
 800641a:	46bd      	mov	sp, r7
 800641c:	bd80      	pop	{r7, pc}

0800641e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800641e:	b580      	push	{r7, lr}
 8006420:	b086      	sub	sp, #24
 8006422:	af00      	add	r7, sp, #0
 8006424:	4603      	mov	r3, r0
 8006426:	60b9      	str	r1, [r7, #8]
 8006428:	607a      	str	r2, [r7, #4]
 800642a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800642c:	2300      	movs	r3, #0
 800642e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8006430:	f7ff ff3e 	bl	80062b0 <__NVIC_GetPriorityGrouping>
 8006434:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006436:	687a      	ldr	r2, [r7, #4]
 8006438:	68b9      	ldr	r1, [r7, #8]
 800643a:	6978      	ldr	r0, [r7, #20]
 800643c:	f7ff ff8e 	bl	800635c <NVIC_EncodePriority>
 8006440:	4602      	mov	r2, r0
 8006442:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006446:	4611      	mov	r1, r2
 8006448:	4618      	mov	r0, r3
 800644a:	f7ff ff5d 	bl	8006308 <__NVIC_SetPriority>
}
 800644e:	bf00      	nop
 8006450:	3718      	adds	r7, #24
 8006452:	46bd      	mov	sp, r7
 8006454:	bd80      	pop	{r7, pc}

08006456 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006456:	b580      	push	{r7, lr}
 8006458:	b082      	sub	sp, #8
 800645a:	af00      	add	r7, sp, #0
 800645c:	4603      	mov	r3, r0
 800645e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006460:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006464:	4618      	mov	r0, r3
 8006466:	f7ff ff31 	bl	80062cc <__NVIC_EnableIRQ>
}
 800646a:	bf00      	nop
 800646c:	3708      	adds	r7, #8
 800646e:	46bd      	mov	sp, r7
 8006470:	bd80      	pop	{r7, pc}

08006472 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006472:	b580      	push	{r7, lr}
 8006474:	b082      	sub	sp, #8
 8006476:	af00      	add	r7, sp, #0
 8006478:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800647a:	6878      	ldr	r0, [r7, #4]
 800647c:	f7ff ffa2 	bl	80063c4 <SysTick_Config>
 8006480:	4603      	mov	r3, r0
}
 8006482:	4618      	mov	r0, r3
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}

0800648a <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 800648a:	b580      	push	{r7, lr}
 800648c:	b082      	sub	sp, #8
 800648e:	af00      	add	r7, sp, #0
 8006490:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	2b00      	cmp	r3, #0
 8006496:	d101      	bne.n	800649c <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8006498:	2301      	movs	r3, #1
 800649a:	e00e      	b.n	80064ba <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	795b      	ldrb	r3, [r3, #5]
 80064a0:	b2db      	uxtb	r3, r3
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d105      	bne.n	80064b2 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 80064ac:	6878      	ldr	r0, [r7, #4]
 80064ae:	f7fc fe69 	bl	8003184 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	2201      	movs	r2, #1
 80064b6:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3708      	adds	r7, #8
 80064be:	46bd      	mov	sp, r7
 80064c0:	bd80      	pop	{r7, pc}

080064c2 <HAL_CRC_Calculate>:
  * @param  pBuffer pointer to the input data buffer.
  * @param  BufferLength input data buffer length (number of uint32_t words).
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 80064c2:	b480      	push	{r7}
 80064c4:	b087      	sub	sp, #28
 80064c6:	af00      	add	r7, sp, #0
 80064c8:	60f8      	str	r0, [r7, #12]
 80064ca:	60b9      	str	r1, [r7, #8]
 80064cc:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 80064ce:	2300      	movs	r3, #0
 80064d0:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 80064d2:	68fb      	ldr	r3, [r7, #12]
 80064d4:	2202      	movs	r2, #2
 80064d6:	715a      	strb	r2, [r3, #5]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	681b      	ldr	r3, [r3, #0]
 80064dc:	689a      	ldr	r2, [r3, #8]
 80064de:	68fb      	ldr	r3, [r7, #12]
 80064e0:	681b      	ldr	r3, [r3, #0]
 80064e2:	f042 0201 	orr.w	r2, r2, #1
 80064e6:	609a      	str	r2, [r3, #8]

  /* Enter 32-bit input data to the CRC calculator */
  for (index = 0U; index < BufferLength; index++)
 80064e8:	2300      	movs	r3, #0
 80064ea:	617b      	str	r3, [r7, #20]
 80064ec:	e00a      	b.n	8006504 <HAL_CRC_Calculate+0x42>
  {
    hcrc->Instance->DR = pBuffer[index];
 80064ee:	697b      	ldr	r3, [r7, #20]
 80064f0:	009b      	lsls	r3, r3, #2
 80064f2:	68ba      	ldr	r2, [r7, #8]
 80064f4:	441a      	add	r2, r3
 80064f6:	68fb      	ldr	r3, [r7, #12]
 80064f8:	681b      	ldr	r3, [r3, #0]
 80064fa:	6812      	ldr	r2, [r2, #0]
 80064fc:	601a      	str	r2, [r3, #0]
  for (index = 0U; index < BufferLength; index++)
 80064fe:	697b      	ldr	r3, [r7, #20]
 8006500:	3301      	adds	r3, #1
 8006502:	617b      	str	r3, [r7, #20]
 8006504:	697a      	ldr	r2, [r7, #20]
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	429a      	cmp	r2, r3
 800650a:	d3f0      	bcc.n	80064ee <HAL_CRC_Calculate+0x2c>
  }
  temp = hcrc->Instance->DR;
 800650c:	68fb      	ldr	r3, [r7, #12]
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	681b      	ldr	r3, [r3, #0]
 8006512:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	2201      	movs	r2, #1
 8006518:	715a      	strb	r2, [r3, #5]

  /* Return the CRC computed value */
  return temp;
 800651a:	693b      	ldr	r3, [r7, #16]
}
 800651c:	4618      	mov	r0, r3
 800651e:	371c      	adds	r7, #28
 8006520:	46bd      	mov	sp, r7
 8006522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006526:	4770      	bx	lr

08006528 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b082      	sub	sp, #8
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	2b00      	cmp	r3, #0
 8006534:	d101      	bne.n	800653a <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 8006536:	2301      	movs	r3, #1
 8006538:	e014      	b.n	8006564 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	791b      	ldrb	r3, [r3, #4]
 800653e:	b2db      	uxtb	r3, r3
 8006540:	2b00      	cmp	r3, #0
 8006542:	d105      	bne.n	8006550 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	2200      	movs	r2, #0
 8006548:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 800654a:	6878      	ldr	r0, [r7, #4]
 800654c:	f7fc fe3c 	bl	80031c8 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	2202      	movs	r2, #2
 8006554:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2200      	movs	r2, #0
 800655a:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	2201      	movs	r2, #1
 8006560:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8006562:	2300      	movs	r3, #0
}
 8006564:	4618      	mov	r0, r3
 8006566:	3708      	adds	r7, #8
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}

0800656c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800656c:	b480      	push	{r7}
 800656e:	b089      	sub	sp, #36	@ 0x24
 8006570:	af00      	add	r7, sp, #0
 8006572:	60f8      	str	r0, [r7, #12]
 8006574:	60b9      	str	r1, [r7, #8]
 8006576:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006578:	2300      	movs	r3, #0
 800657a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	2b00      	cmp	r3, #0
 8006580:	d002      	beq.n	8006588 <HAL_DAC_ConfigChannel+0x1c>
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d101      	bne.n	800658c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8006588:	2301      	movs	r3, #1
 800658a:	e042      	b.n	8006612 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800658c:	68fb      	ldr	r3, [r7, #12]
 800658e:	795b      	ldrb	r3, [r3, #5]
 8006590:	2b01      	cmp	r3, #1
 8006592:	d101      	bne.n	8006598 <HAL_DAC_ConfigChannel+0x2c>
 8006594:	2302      	movs	r3, #2
 8006596:	e03c      	b.n	8006612 <HAL_DAC_ConfigChannel+0xa6>
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	2201      	movs	r2, #1
 800659c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	2202      	movs	r2, #2
 80065a2:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	f003 0310 	and.w	r3, r3, #16
 80065b2:	f640 72fe 	movw	r2, #4094	@ 0xffe
 80065b6:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 80065ba:	43db      	mvns	r3, r3
 80065bc:	69ba      	ldr	r2, [r7, #24]
 80065be:	4013      	ands	r3, r2
 80065c0:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 80065c2:	68bb      	ldr	r3, [r7, #8]
 80065c4:	681a      	ldr	r2, [r3, #0]
 80065c6:	68bb      	ldr	r3, [r7, #8]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	4313      	orrs	r3, r2
 80065cc:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	f003 0310 	and.w	r3, r3, #16
 80065d4:	697a      	ldr	r2, [r7, #20]
 80065d6:	fa02 f303 	lsl.w	r3, r2, r3
 80065da:	69ba      	ldr	r2, [r7, #24]
 80065dc:	4313      	orrs	r3, r2
 80065de:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80065e0:	68fb      	ldr	r3, [r7, #12]
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	69ba      	ldr	r2, [r7, #24]
 80065e6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80065e8:	68fb      	ldr	r3, [r7, #12]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	6819      	ldr	r1, [r3, #0]
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f003 0310 	and.w	r3, r3, #16
 80065f4:	22c0      	movs	r2, #192	@ 0xc0
 80065f6:	fa02 f303 	lsl.w	r3, r2, r3
 80065fa:	43da      	mvns	r2, r3
 80065fc:	68fb      	ldr	r3, [r7, #12]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	400a      	ands	r2, r1
 8006602:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 8006604:	68fb      	ldr	r3, [r7, #12]
 8006606:	2201      	movs	r2, #1
 8006608:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	2200      	movs	r2, #0
 800660e:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 8006610:	7ffb      	ldrb	r3, [r7, #31]
}
 8006612:	4618      	mov	r0, r3
 8006614:	3724      	adds	r7, #36	@ 0x24
 8006616:	46bd      	mov	sp, r7
 8006618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800661c:	4770      	bx	lr
	...

08006620 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b086      	sub	sp, #24
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8006628:	2300      	movs	r3, #0
 800662a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800662c:	f7ff f9dc 	bl	80059e8 <HAL_GetTick>
 8006630:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d101      	bne.n	800663c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8006638:	2301      	movs	r3, #1
 800663a:	e099      	b.n	8006770 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2202      	movs	r2, #2
 8006640:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2200      	movs	r2, #0
 8006648:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	681b      	ldr	r3, [r3, #0]
 8006650:	681a      	ldr	r2, [r3, #0]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f022 0201 	bic.w	r2, r2, #1
 800665a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800665c:	e00f      	b.n	800667e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800665e:	f7ff f9c3 	bl	80059e8 <HAL_GetTick>
 8006662:	4602      	mov	r2, r0
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	1ad3      	subs	r3, r2, r3
 8006668:	2b05      	cmp	r3, #5
 800666a:	d908      	bls.n	800667e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2220      	movs	r2, #32
 8006670:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	2203      	movs	r2, #3
 8006676:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 800667a:	2303      	movs	r3, #3
 800667c:	e078      	b.n	8006770 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	681b      	ldr	r3, [r3, #0]
 8006684:	f003 0301 	and.w	r3, r3, #1
 8006688:	2b00      	cmp	r3, #0
 800668a:	d1e8      	bne.n	800665e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	681b      	ldr	r3, [r3, #0]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8006694:	697a      	ldr	r2, [r7, #20]
 8006696:	4b38      	ldr	r3, [pc, #224]	@ (8006778 <HAL_DMA_Init+0x158>)
 8006698:	4013      	ands	r3, r2
 800669a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	685a      	ldr	r2, [r3, #4]
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	689b      	ldr	r3, [r3, #8]
 80066a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80066aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	691b      	ldr	r3, [r3, #16]
 80066b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80066b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	699b      	ldr	r3, [r3, #24]
 80066bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80066c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	6a1b      	ldr	r3, [r3, #32]
 80066c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80066ca:	697a      	ldr	r2, [r7, #20]
 80066cc:	4313      	orrs	r3, r2
 80066ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066d4:	2b04      	cmp	r3, #4
 80066d6:	d107      	bne.n	80066e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066e0:	4313      	orrs	r3, r2
 80066e2:	697a      	ldr	r2, [r7, #20]
 80066e4:	4313      	orrs	r3, r2
 80066e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	697a      	ldr	r2, [r7, #20]
 80066ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	695b      	ldr	r3, [r3, #20]
 80066f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80066f8:	697b      	ldr	r3, [r7, #20]
 80066fa:	f023 0307 	bic.w	r3, r3, #7
 80066fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006704:	697a      	ldr	r2, [r7, #20]
 8006706:	4313      	orrs	r3, r2
 8006708:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800670e:	2b04      	cmp	r3, #4
 8006710:	d117      	bne.n	8006742 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006716:	697a      	ldr	r2, [r7, #20]
 8006718:	4313      	orrs	r3, r2
 800671a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006720:	2b00      	cmp	r3, #0
 8006722:	d00e      	beq.n	8006742 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8006724:	6878      	ldr	r0, [r7, #4]
 8006726:	f000 f8bd 	bl	80068a4 <DMA_CheckFifoParam>
 800672a:	4603      	mov	r3, r0
 800672c:	2b00      	cmp	r3, #0
 800672e:	d008      	beq.n	8006742 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2240      	movs	r2, #64	@ 0x40
 8006734:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2201      	movs	r2, #1
 800673a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800673e:	2301      	movs	r3, #1
 8006740:	e016      	b.n	8006770 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	697a      	ldr	r2, [r7, #20]
 8006748:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800674a:	6878      	ldr	r0, [r7, #4]
 800674c:	f000 f874 	bl	8006838 <DMA_CalcBaseAndBitshift>
 8006750:	4603      	mov	r3, r0
 8006752:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006758:	223f      	movs	r2, #63	@ 0x3f
 800675a:	409a      	lsls	r2, r3
 800675c:	68fb      	ldr	r3, [r7, #12]
 800675e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	2200      	movs	r2, #0
 8006764:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006766:	687b      	ldr	r3, [r7, #4]
 8006768:	2201      	movs	r2, #1
 800676a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800676e:	2300      	movs	r3, #0
}
 8006770:	4618      	mov	r0, r3
 8006772:	3718      	adds	r7, #24
 8006774:	46bd      	mov	sp, r7
 8006776:	bd80      	pop	{r7, pc}
 8006778:	f010803f 	.word	0xf010803f

0800677c <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b084      	sub	sp, #16
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d101      	bne.n	800678e <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e050      	b.n	8006830 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b02      	cmp	r3, #2
 8006798:	d101      	bne.n	800679e <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 800679a:	2302      	movs	r3, #2
 800679c:	e048      	b.n	8006830 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	681a      	ldr	r2, [r3, #0]
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	f022 0201 	bic.w	r2, r2, #1
 80067ac:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	2200      	movs	r2, #0
 80067b4:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	2200      	movs	r2, #0
 80067bc:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	681b      	ldr	r3, [r3, #0]
 80067c2:	2200      	movs	r2, #0
 80067c4:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	2200      	movs	r2, #0
 80067cc:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	681b      	ldr	r3, [r3, #0]
 80067d2:	2200      	movs	r2, #0
 80067d4:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	2221      	movs	r2, #33	@ 0x21
 80067dc:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80067de:	6878      	ldr	r0, [r7, #4]
 80067e0:	f000 f82a 	bl	8006838 <DMA_CalcBaseAndBitshift>
 80067e4:	4603      	mov	r3, r0
 80067e6:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2200      	movs	r2, #0
 80067ec:	63da      	str	r2, [r3, #60]	@ 0x3c
  hdma->XferHalfCpltCallback = NULL;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	2200      	movs	r2, #0
 80067f2:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->XferM1CpltCallback = NULL;
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	2200      	movs	r2, #0
 80067f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->XferErrorCallback = NULL;
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2200      	movs	r2, #0
 8006804:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->XferAbortCallback = NULL;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2200      	movs	r2, #0
 800680a:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006810:	223f      	movs	r2, #63	@ 0x3f
 8006812:	409a      	lsls	r2, r3
 8006814:	68fb      	ldr	r3, [r7, #12]
 8006816:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	2200      	movs	r2, #0
 8006822:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	2200      	movs	r2, #0
 800682a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800682e:	2300      	movs	r3, #0
}
 8006830:	4618      	mov	r0, r3
 8006832:	3710      	adds	r7, #16
 8006834:	46bd      	mov	sp, r7
 8006836:	bd80      	pop	{r7, pc}

08006838 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8006838:	b480      	push	{r7}
 800683a:	b085      	sub	sp, #20
 800683c:	af00      	add	r7, sp, #0
 800683e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	b2db      	uxtb	r3, r3
 8006846:	3b10      	subs	r3, #16
 8006848:	4a14      	ldr	r2, [pc, #80]	@ (800689c <DMA_CalcBaseAndBitshift+0x64>)
 800684a:	fba2 2303 	umull	r2, r3, r2, r3
 800684e:	091b      	lsrs	r3, r3, #4
 8006850:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8006852:	4a13      	ldr	r2, [pc, #76]	@ (80068a0 <DMA_CalcBaseAndBitshift+0x68>)
 8006854:	68fb      	ldr	r3, [r7, #12]
 8006856:	4413      	add	r3, r2
 8006858:	781b      	ldrb	r3, [r3, #0]
 800685a:	461a      	mov	r2, r3
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	2b03      	cmp	r3, #3
 8006864:	d909      	bls.n	800687a <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8006866:	687b      	ldr	r3, [r7, #4]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 800686e:	f023 0303 	bic.w	r3, r3, #3
 8006872:	1d1a      	adds	r2, r3, #4
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	659a      	str	r2, [r3, #88]	@ 0x58
 8006878:	e007      	b.n	800688a <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800687a:	687b      	ldr	r3, [r7, #4]
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8006882:	f023 0303 	bic.w	r3, r3, #3
 8006886:	687a      	ldr	r2, [r7, #4]
 8006888:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 800688e:	4618      	mov	r0, r3
 8006890:	3714      	adds	r7, #20
 8006892:	46bd      	mov	sp, r7
 8006894:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006898:	4770      	bx	lr
 800689a:	bf00      	nop
 800689c:	aaaaaaab 	.word	0xaaaaaaab
 80068a0:	08011280 	.word	0x08011280

080068a4 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80068a4:	b480      	push	{r7}
 80068a6:	b085      	sub	sp, #20
 80068a8:	af00      	add	r7, sp, #0
 80068aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80068ac:	2300      	movs	r3, #0
 80068ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80068b4:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	699b      	ldr	r3, [r3, #24]
 80068ba:	2b00      	cmp	r3, #0
 80068bc:	d11f      	bne.n	80068fe <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80068be:	68bb      	ldr	r3, [r7, #8]
 80068c0:	2b03      	cmp	r3, #3
 80068c2:	d856      	bhi.n	8006972 <DMA_CheckFifoParam+0xce>
 80068c4:	a201      	add	r2, pc, #4	@ (adr r2, 80068cc <DMA_CheckFifoParam+0x28>)
 80068c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80068ca:	bf00      	nop
 80068cc:	080068dd 	.word	0x080068dd
 80068d0:	080068ef 	.word	0x080068ef
 80068d4:	080068dd 	.word	0x080068dd
 80068d8:	08006973 	.word	0x08006973
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068e0:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d046      	beq.n	8006976 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80068e8:	2301      	movs	r3, #1
 80068ea:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80068ec:	e043      	b.n	8006976 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80068f2:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80068f6:	d140      	bne.n	800697a <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80068f8:	2301      	movs	r3, #1
 80068fa:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80068fc:	e03d      	b.n	800697a <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	699b      	ldr	r3, [r3, #24]
 8006902:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006906:	d121      	bne.n	800694c <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8006908:	68bb      	ldr	r3, [r7, #8]
 800690a:	2b03      	cmp	r3, #3
 800690c:	d837      	bhi.n	800697e <DMA_CheckFifoParam+0xda>
 800690e:	a201      	add	r2, pc, #4	@ (adr r2, 8006914 <DMA_CheckFifoParam+0x70>)
 8006910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006914:	08006925 	.word	0x08006925
 8006918:	0800692b 	.word	0x0800692b
 800691c:	08006925 	.word	0x08006925
 8006920:	0800693d 	.word	0x0800693d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8006924:	2301      	movs	r3, #1
 8006926:	73fb      	strb	r3, [r7, #15]
      break;
 8006928:	e030      	b.n	800698c <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800692e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006932:	2b00      	cmp	r3, #0
 8006934:	d025      	beq.n	8006982 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8006936:	2301      	movs	r3, #1
 8006938:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800693a:	e022      	b.n	8006982 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006940:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8006944:	d11f      	bne.n	8006986 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8006946:	2301      	movs	r3, #1
 8006948:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800694a:	e01c      	b.n	8006986 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	2b02      	cmp	r3, #2
 8006950:	d903      	bls.n	800695a <DMA_CheckFifoParam+0xb6>
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	2b03      	cmp	r3, #3
 8006956:	d003      	beq.n	8006960 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8006958:	e018      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800695a:	2301      	movs	r3, #1
 800695c:	73fb      	strb	r3, [r7, #15]
      break;
 800695e:	e015      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006964:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006968:	2b00      	cmp	r3, #0
 800696a:	d00e      	beq.n	800698a <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 800696c:	2301      	movs	r3, #1
 800696e:	73fb      	strb	r3, [r7, #15]
      break;
 8006970:	e00b      	b.n	800698a <DMA_CheckFifoParam+0xe6>
      break;
 8006972:	bf00      	nop
 8006974:	e00a      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      break;
 8006976:	bf00      	nop
 8006978:	e008      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      break;
 800697a:	bf00      	nop
 800697c:	e006      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      break;
 800697e:	bf00      	nop
 8006980:	e004      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      break;
 8006982:	bf00      	nop
 8006984:	e002      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      break;   
 8006986:	bf00      	nop
 8006988:	e000      	b.n	800698c <DMA_CheckFifoParam+0xe8>
      break;
 800698a:	bf00      	nop
    }
  } 
  
  return status; 
 800698c:	7bfb      	ldrb	r3, [r7, #15]
}
 800698e:	4618      	mov	r0, r3
 8006990:	3714      	adds	r7, #20
 8006992:	46bd      	mov	sp, r7
 8006994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006998:	4770      	bx	lr
 800699a:	bf00      	nop

0800699c <HAL_DMA2D_Init>:
  * @param  hdma2d pointer to a DMA2D_HandleTypeDef structure that contains
  *                 the configuration information for the DMA2D.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Init(DMA2D_HandleTypeDef *hdma2d)
{
 800699c:	b580      	push	{r7, lr}
 800699e:	b082      	sub	sp, #8
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	6078      	str	r0, [r7, #4]
  /* Check the DMA2D peripheral state */
  if (hdma2d == NULL)
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d101      	bne.n	80069ae <HAL_DMA2D_Init+0x12>
  {
    return HAL_ERROR;
 80069aa:	2301      	movs	r3, #1
 80069ac:	e03b      	b.n	8006a26 <HAL_DMA2D_Init+0x8a>

    /* Init the low level hardware */
    hdma2d->MspInitCallback(hdma2d);
  }
#else
  if (hdma2d->State == HAL_DMA2D_STATE_RESET)
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	f893 3039 	ldrb.w	r3, [r3, #57]	@ 0x39
 80069b4:	b2db      	uxtb	r3, r3
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d106      	bne.n	80069c8 <HAL_DMA2D_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hdma2d->Lock = HAL_UNLOCKED;
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	2200      	movs	r2, #0
 80069be:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
    /* Init the low level hardware */
    HAL_DMA2D_MspInit(hdma2d);
 80069c2:	6878      	ldr	r0, [r7, #4]
 80069c4:	f7fc fc44 	bl	8003250 <HAL_DMA2D_MspInit>
  }
#endif /* (USE_HAL_DMA2D_REGISTER_CALLBACKS) */

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	2202      	movs	r2, #2
 80069cc:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* DMA2D CR register configuration -------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->CR, DMA2D_CR_MODE, hdma2d->Init.Mode);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	681b      	ldr	r3, [r3, #0]
 80069d6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	685a      	ldr	r2, [r3, #4]
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	430a      	orrs	r2, r1
 80069e4:	601a      	str	r2, [r3, #0]

  /* DMA2D OPFCCR register configuration ---------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OPFCCR, DMA2D_OPFCCR_CM, hdma2d->Init.ColorMode);
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80069ec:	f023 0107 	bic.w	r1, r3, #7
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	689a      	ldr	r2, [r3, #8]
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	430a      	orrs	r2, r1
 80069fa:	635a      	str	r2, [r3, #52]	@ 0x34

  /* DMA2D OOR register configuration ------------------------------------------*/
  MODIFY_REG(hdma2d->Instance->OOR, DMA2D_OOR_LO, hdma2d->Init.OutputOffset);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006a02:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8006a06:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	68d1      	ldr	r1, [r2, #12]
 8006a0e:	687a      	ldr	r2, [r7, #4]
 8006a10:	6812      	ldr	r2, [r2, #0]
 8006a12:	430b      	orrs	r3, r1
 8006a14:	6413      	str	r3, [r2, #64]	@ 0x40


  /* Update error code */
  hdma2d->ErrorCode = HAL_DMA2D_ERROR_NONE;
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	2200      	movs	r2, #0
 8006a1a:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA2D state*/
  hdma2d->State  = HAL_DMA2D_STATE_READY;
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	2201      	movs	r2, #1
 8006a20:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  return HAL_OK;
 8006a24:	2300      	movs	r3, #0
}
 8006a26:	4618      	mov	r0, r3
 8006a28:	3708      	adds	r7, #8
 8006a2a:	46bd      	mov	sp, r7
 8006a2c:	bd80      	pop	{r7, pc}

08006a2e <HAL_DMA2D_Start>:
  * @param  Height     The height of data to be transferred from source to destination (expressed in number of lines).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_Start(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                                  uint32_t Height)
{
 8006a2e:	b580      	push	{r7, lr}
 8006a30:	b086      	sub	sp, #24
 8006a32:	af02      	add	r7, sp, #8
 8006a34:	60f8      	str	r0, [r7, #12]
 8006a36:	60b9      	str	r1, [r7, #8]
 8006a38:	607a      	str	r2, [r7, #4]
 8006a3a:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_DMA2D_LINE(Height));
  assert_param(IS_DMA2D_PIXEL(Width));

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006a42:	2b01      	cmp	r3, #1
 8006a44:	d101      	bne.n	8006a4a <HAL_DMA2D_Start+0x1c>
 8006a46:	2302      	movs	r3, #2
 8006a48:	e018      	b.n	8006a7c <HAL_DMA2D_Start+0x4e>
 8006a4a:	68fb      	ldr	r3, [r7, #12]
 8006a4c:	2201      	movs	r2, #1
 8006a4e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006a52:	68fb      	ldr	r3, [r7, #12]
 8006a54:	2202      	movs	r2, #2
 8006a56:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Configure the source, destination address and the data size */
  DMA2D_SetConfig(hdma2d, pdata, DstAddress, Width, Height);
 8006a5a:	69bb      	ldr	r3, [r7, #24]
 8006a5c:	9300      	str	r3, [sp, #0]
 8006a5e:	683b      	ldr	r3, [r7, #0]
 8006a60:	687a      	ldr	r2, [r7, #4]
 8006a62:	68b9      	ldr	r1, [r7, #8]
 8006a64:	68f8      	ldr	r0, [r7, #12]
 8006a66:	f000 f989 	bl	8006d7c <DMA2D_SetConfig>

  /* Enable the Peripheral */
  __HAL_DMA2D_ENABLE(hdma2d);
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	681a      	ldr	r2, [r3, #0]
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	681b      	ldr	r3, [r3, #0]
 8006a74:	f042 0201 	orr.w	r2, r2, #1
 8006a78:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 8006a7a:	2300      	movs	r3, #0
}
 8006a7c:	4618      	mov	r0, r3
 8006a7e:	3710      	adds	r7, #16
 8006a80:	46bd      	mov	sp, r7
 8006a82:	bd80      	pop	{r7, pc}

08006a84 <HAL_DMA2D_PollForTransfer>:
  *                 the configuration information for the DMA2D.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_PollForTransfer(DMA2D_HandleTypeDef *hdma2d, uint32_t Timeout)
{
 8006a84:	b580      	push	{r7, lr}
 8006a86:	b086      	sub	sp, #24
 8006a88:	af00      	add	r7, sp, #0
 8006a8a:	6078      	str	r0, [r7, #4]
 8006a8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t layer_start;
  __IO uint32_t isrflags = 0x0U;
 8006a8e:	2300      	movs	r3, #0
 8006a90:	60fb      	str	r3, [r7, #12]

  /* Polling for DMA2D transfer */
  if ((hdma2d->Instance->CR & DMA2D_CR_START) != 0U)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	681b      	ldr	r3, [r3, #0]
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f003 0301 	and.w	r3, r3, #1
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	d056      	beq.n	8006b4e <HAL_DMA2D_PollForTransfer+0xca>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8006aa0:	f7fe ffa2 	bl	80059e8 <HAL_GetTick>
 8006aa4:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8006aa6:	e04b      	b.n	8006b40 <HAL_DMA2D_PollForTransfer+0xbc>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8006aa8:	687b      	ldr	r3, [r7, #4]
 8006aaa:	681b      	ldr	r3, [r3, #0]
 8006aac:	685b      	ldr	r3, [r3, #4]
 8006aae:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8006ab0:	68fb      	ldr	r3, [r7, #12]
 8006ab2:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d023      	beq.n	8006b02 <HAL_DMA2D_PollForTransfer+0x7e>
      {
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	f003 0320 	and.w	r3, r3, #32
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d005      	beq.n	8006ad0 <HAL_DMA2D_PollForTransfer+0x4c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ac8:	f043 0202 	orr.w	r2, r3, #2
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006ad0:	68fb      	ldr	r3, [r7, #12]
 8006ad2:	f003 0301 	and.w	r3, r3, #1
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d005      	beq.n	8006ae6 <HAL_DMA2D_PollForTransfer+0x62>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006ade:	f043 0201 	orr.w	r2, r3, #1
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the transfer and configuration error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	2221      	movs	r2, #33	@ 0x21
 8006aec:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2204      	movs	r2, #4
 8006af2:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	2200      	movs	r2, #0
 8006afa:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8006afe:	2301      	movs	r3, #1
 8006b00:	e0a5      	b.n	8006c4e <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006b08:	d01a      	beq.n	8006b40 <HAL_DMA2D_PollForTransfer+0xbc>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006b0a:	f7fe ff6d 	bl	80059e8 <HAL_GetTick>
 8006b0e:	4602      	mov	r2, r0
 8006b10:	697b      	ldr	r3, [r7, #20]
 8006b12:	1ad3      	subs	r3, r2, r3
 8006b14:	683a      	ldr	r2, [r7, #0]
 8006b16:	429a      	cmp	r2, r3
 8006b18:	d302      	bcc.n	8006b20 <HAL_DMA2D_PollForTransfer+0x9c>
 8006b1a:	683b      	ldr	r3, [r7, #0]
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d10f      	bne.n	8006b40 <HAL_DMA2D_PollForTransfer+0xbc>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b24:	f043 0220 	orr.w	r2, r3, #32
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2203      	movs	r2, #3
 8006b30:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2200      	movs	r2, #0
 8006b38:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8006b3c:	2303      	movs	r3, #3
 8006b3e:	e086      	b.n	8006c4e <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_TC) == 0U)
 8006b40:	687b      	ldr	r3, [r7, #4]
 8006b42:	681b      	ldr	r3, [r3, #0]
 8006b44:	685b      	ldr	r3, [r3, #4]
 8006b46:	f003 0302 	and.w	r3, r3, #2
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d0ac      	beq.n	8006aa8 <HAL_DMA2D_PollForTransfer+0x24>
        }
      }
    }
  }
  /* Polling for CLUT loading (foreground or background) */
  layer_start = hdma2d->Instance->FGPFCCR & DMA2D_FGPFCCR_START;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	69db      	ldr	r3, [r3, #28]
 8006b54:	f003 0320 	and.w	r3, r3, #32
 8006b58:	613b      	str	r3, [r7, #16]
  layer_start |= hdma2d->Instance->BGPFCCR & DMA2D_BGPFCCR_START;
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b60:	f003 0320 	and.w	r3, r3, #32
 8006b64:	693a      	ldr	r2, [r7, #16]
 8006b66:	4313      	orrs	r3, r2
 8006b68:	613b      	str	r3, [r7, #16]
  if (layer_start != 0U)
 8006b6a:	693b      	ldr	r3, [r7, #16]
 8006b6c:	2b00      	cmp	r3, #0
 8006b6e:	d061      	beq.n	8006c34 <HAL_DMA2D_PollForTransfer+0x1b0>
  {
    /* Get tick */
    tickstart = HAL_GetTick();
 8006b70:	f7fe ff3a 	bl	80059e8 <HAL_GetTick>
 8006b74:	6178      	str	r0, [r7, #20]

    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006b76:	e056      	b.n	8006c26 <HAL_DMA2D_PollForTransfer+0x1a2>
    {
      isrflags = READ_REG(hdma2d->Instance->ISR);
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	685b      	ldr	r3, [r3, #4]
 8006b7e:	60fb      	str	r3, [r7, #12]
      if ((isrflags & (DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE)) != 0U)
 8006b80:	68fb      	ldr	r3, [r7, #12]
 8006b82:	f003 0329 	and.w	r3, r3, #41	@ 0x29
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d02e      	beq.n	8006be8 <HAL_DMA2D_PollForTransfer+0x164>
      {
        if ((isrflags & DMA2D_FLAG_CAE) != 0U)
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	f003 0308 	and.w	r3, r3, #8
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d005      	beq.n	8006ba0 <HAL_DMA2D_PollForTransfer+0x11c>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CAE;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006b98:	f043 0204 	orr.w	r2, r3, #4
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_CE) != 0U)
 8006ba0:	68fb      	ldr	r3, [r7, #12]
 8006ba2:	f003 0320 	and.w	r3, r3, #32
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d005      	beq.n	8006bb6 <HAL_DMA2D_PollForTransfer+0x132>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_CE;
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bae:	f043 0202 	orr.w	r2, r3, #2
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        if ((isrflags & DMA2D_FLAG_TE) != 0U)
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	f003 0301 	and.w	r3, r3, #1
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d005      	beq.n	8006bcc <HAL_DMA2D_PollForTransfer+0x148>
        {
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TE;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006bc4:	f043 0201 	orr.w	r2, r3, #1
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	63da      	str	r2, [r3, #60]	@ 0x3c
        }
        /* Clear the CLUT Access Error, Configuration Error and Transfer Error flags */
        __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_CAE | DMA2D_FLAG_CE | DMA2D_FLAG_TE);
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	2229      	movs	r2, #41	@ 0x29
 8006bd2:	609a      	str	r2, [r3, #8]

        /* Change DMA2D state */
        hdma2d->State = HAL_DMA2D_STATE_ERROR;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2204      	movs	r2, #4
 8006bd8:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

        /* Process unlocked */
        __HAL_UNLOCK(hdma2d);
 8006bdc:	687b      	ldr	r3, [r7, #4]
 8006bde:	2200      	movs	r2, #0
 8006be0:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

        return HAL_ERROR;
 8006be4:	2301      	movs	r3, #1
 8006be6:	e032      	b.n	8006c4e <HAL_DMA2D_PollForTransfer+0x1ca>
      }
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8006be8:	683b      	ldr	r3, [r7, #0]
 8006bea:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006bee:	d01a      	beq.n	8006c26 <HAL_DMA2D_PollForTransfer+0x1a2>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8006bf0:	f7fe fefa 	bl	80059e8 <HAL_GetTick>
 8006bf4:	4602      	mov	r2, r0
 8006bf6:	697b      	ldr	r3, [r7, #20]
 8006bf8:	1ad3      	subs	r3, r2, r3
 8006bfa:	683a      	ldr	r2, [r7, #0]
 8006bfc:	429a      	cmp	r2, r3
 8006bfe:	d302      	bcc.n	8006c06 <HAL_DMA2D_PollForTransfer+0x182>
 8006c00:	683b      	ldr	r3, [r7, #0]
 8006c02:	2b00      	cmp	r3, #0
 8006c04:	d10f      	bne.n	8006c26 <HAL_DMA2D_PollForTransfer+0x1a2>
        {
          /* Update error code */
          hdma2d->ErrorCode |= HAL_DMA2D_ERROR_TIMEOUT;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006c0a:	f043 0220 	orr.w	r2, r3, #32
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	63da      	str	r2, [r3, #60]	@ 0x3c

          /* Change the DMA2D state */
          hdma2d->State = HAL_DMA2D_STATE_TIMEOUT;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2203      	movs	r2, #3
 8006c16:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

          /* Process unlocked */
          __HAL_UNLOCK(hdma2d);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	2200      	movs	r2, #0
 8006c1e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

          return HAL_TIMEOUT;
 8006c22:	2303      	movs	r3, #3
 8006c24:	e013      	b.n	8006c4e <HAL_DMA2D_PollForTransfer+0x1ca>
    while (__HAL_DMA2D_GET_FLAG(hdma2d, DMA2D_FLAG_CTC) == 0U)
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	685b      	ldr	r3, [r3, #4]
 8006c2c:	f003 0310 	and.w	r3, r3, #16
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d0a1      	beq.n	8006b78 <HAL_DMA2D_PollForTransfer+0xf4>
      }
    }
  }

  /* Clear the transfer complete and CLUT loading flags */
  __HAL_DMA2D_CLEAR_FLAG(hdma2d, DMA2D_FLAG_TC | DMA2D_FLAG_CTC);
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	2212      	movs	r2, #18
 8006c3a:	609a      	str	r2, [r3, #8]

  /* Change DMA2D state */
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	2201      	movs	r2, #1
 8006c40:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	2200      	movs	r2, #0
 8006c48:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8006c4c:	2300      	movs	r3, #0
}
 8006c4e:	4618      	mov	r0, r3
 8006c50:	3718      	adds	r7, #24
 8006c52:	46bd      	mov	sp, r7
 8006c54:	bd80      	pop	{r7, pc}
	...

08006c58 <HAL_DMA2D_ConfigLayer>:
  *                   This parameter can be one of the following values:
  *                   DMA2D_BACKGROUND_LAYER(0) / DMA2D_FOREGROUND_LAYER(1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA2D_ConfigLayer(DMA2D_HandleTypeDef *hdma2d, uint32_t LayerIdx)
{
 8006c58:	b480      	push	{r7}
 8006c5a:	b087      	sub	sp, #28
 8006c5c:	af00      	add	r7, sp, #0
 8006c5e:	6078      	str	r0, [r7, #4]
 8006c60:	6039      	str	r1, [r7, #0]
  uint32_t regValue;

  /* Check the parameters */
  assert_param(IS_DMA2D_LAYER(LayerIdx));
  assert_param(IS_DMA2D_OFFSET(hdma2d->LayerCfg[LayerIdx].InputOffset));
  if (hdma2d->Init.Mode != DMA2D_R2M)
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
      assert_param(IS_DMA2D_ALPHA_MODE(hdma2d->LayerCfg[LayerIdx].AlphaMode));
    }
  }

  /* Process locked */
  __HAL_LOCK(hdma2d);
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8006c70:	2b01      	cmp	r3, #1
 8006c72:	d101      	bne.n	8006c78 <HAL_DMA2D_ConfigLayer+0x20>
 8006c74:	2302      	movs	r3, #2
 8006c76:	e079      	b.n	8006d6c <HAL_DMA2D_ConfigLayer+0x114>
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2201      	movs	r2, #1
 8006c7c:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  /* Change DMA2D peripheral state */
  hdma2d->State = HAL_DMA2D_STATE_BUSY;
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	2202      	movs	r2, #2
 8006c84:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  pLayerCfg = &hdma2d->LayerCfg[LayerIdx];
 8006c88:	683b      	ldr	r3, [r7, #0]
 8006c8a:	011b      	lsls	r3, r3, #4
 8006c8c:	3318      	adds	r3, #24
 8006c8e:	687a      	ldr	r2, [r7, #4]
 8006c90:	4413      	add	r3, r2
 8006c92:	613b      	str	r3, [r7, #16]

  /* Prepare the value to be written to the BGPFCCR or FGPFCCR register */
  regValue = pLayerCfg->InputColorMode | (pLayerCfg->AlphaMode << DMA2D_BGPFCCR_AM_Pos);
 8006c94:	693b      	ldr	r3, [r7, #16]
 8006c96:	685a      	ldr	r2, [r3, #4]
 8006c98:	693b      	ldr	r3, [r7, #16]
 8006c9a:	689b      	ldr	r3, [r3, #8]
 8006c9c:	041b      	lsls	r3, r3, #16
 8006c9e:	4313      	orrs	r3, r2
 8006ca0:	617b      	str	r3, [r7, #20]
  regMask  = DMA2D_BGPFCCR_CM | DMA2D_BGPFCCR_AM | DMA2D_BGPFCCR_ALPHA;
 8006ca2:	4b35      	ldr	r3, [pc, #212]	@ (8006d78 <HAL_DMA2D_ConfigLayer+0x120>)
 8006ca4:	60fb      	str	r3, [r7, #12]


  if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006ca6:	693b      	ldr	r3, [r7, #16]
 8006ca8:	685b      	ldr	r3, [r3, #4]
 8006caa:	2b0a      	cmp	r3, #10
 8006cac:	d003      	beq.n	8006cb6 <HAL_DMA2D_ConfigLayer+0x5e>
 8006cae:	693b      	ldr	r3, [r7, #16]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	2b09      	cmp	r3, #9
 8006cb4:	d107      	bne.n	8006cc6 <HAL_DMA2D_ConfigLayer+0x6e>
  {
    regValue |= (pLayerCfg->InputAlpha & DMA2D_BGPFCCR_ALPHA);
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	68db      	ldr	r3, [r3, #12]
 8006cba:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006cbe:	697a      	ldr	r2, [r7, #20]
 8006cc0:	4313      	orrs	r3, r2
 8006cc2:	617b      	str	r3, [r7, #20]
 8006cc4:	e005      	b.n	8006cd2 <HAL_DMA2D_ConfigLayer+0x7a>
  }
  else
  {
    regValue |= (pLayerCfg->InputAlpha << DMA2D_BGPFCCR_ALPHA_Pos);
 8006cc6:	693b      	ldr	r3, [r7, #16]
 8006cc8:	68db      	ldr	r3, [r3, #12]
 8006cca:	061b      	lsls	r3, r3, #24
 8006ccc:	697a      	ldr	r2, [r7, #20]
 8006cce:	4313      	orrs	r3, r2
 8006cd0:	617b      	str	r3, [r7, #20]
  }

  /* Configure the background DMA2D layer */
  if (LayerIdx == DMA2D_BACKGROUND_LAYER)
 8006cd2:	683b      	ldr	r3, [r7, #0]
 8006cd4:	2b00      	cmp	r3, #0
 8006cd6:	d120      	bne.n	8006d1a <HAL_DMA2D_ConfigLayer+0xc2>
  {
    /* Write DMA2D BGPFCCR register */
    MODIFY_REG(hdma2d->Instance->BGPFCCR, regMask, regValue);
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	43db      	mvns	r3, r3
 8006ce2:	ea02 0103 	and.w	r1, r2, r3
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	697a      	ldr	r2, [r7, #20]
 8006cec:	430a      	orrs	r2, r1
 8006cee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* DMA2D BGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->BGOR, pLayerCfg->InputOffset);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	693a      	ldr	r2, [r7, #16]
 8006cf6:	6812      	ldr	r2, [r2, #0]
 8006cf8:	619a      	str	r2, [r3, #24]

    /* DMA2D BGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006cfa:	693b      	ldr	r3, [r7, #16]
 8006cfc:	685b      	ldr	r3, [r3, #4]
 8006cfe:	2b0a      	cmp	r3, #10
 8006d00:	d003      	beq.n	8006d0a <HAL_DMA2D_ConfigLayer+0xb2>
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	685b      	ldr	r3, [r3, #4]
 8006d06:	2b09      	cmp	r3, #9
 8006d08:	d127      	bne.n	8006d5a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->BGCOLR, pLayerCfg->InputAlpha & (DMA2D_BGCOLR_BLUE | DMA2D_BGCOLR_GREEN | \
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	68da      	ldr	r2, [r3, #12]
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	681b      	ldr	r3, [r3, #0]
 8006d12:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8006d16:	629a      	str	r2, [r3, #40]	@ 0x28
 8006d18:	e01f      	b.n	8006d5a <HAL_DMA2D_ConfigLayer+0x102>
  else
  {


    /* Write DMA2D FGPFCCR register */
    MODIFY_REG(hdma2d->Instance->FGPFCCR, regMask, regValue);
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	681b      	ldr	r3, [r3, #0]
 8006d1e:	69da      	ldr	r2, [r3, #28]
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	43db      	mvns	r3, r3
 8006d24:	ea02 0103 	and.w	r1, r2, r3
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	697a      	ldr	r2, [r7, #20]
 8006d2e:	430a      	orrs	r2, r1
 8006d30:	61da      	str	r2, [r3, #28]

    /* DMA2D FGOR register configuration -------------------------------------*/
    WRITE_REG(hdma2d->Instance->FGOR, pLayerCfg->InputOffset);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	693a      	ldr	r2, [r7, #16]
 8006d38:	6812      	ldr	r2, [r2, #0]
 8006d3a:	611a      	str	r2, [r3, #16]

    /* DMA2D FGCOLR register configuration -------------------------------------*/
    if ((pLayerCfg->InputColorMode == DMA2D_INPUT_A4) || (pLayerCfg->InputColorMode == DMA2D_INPUT_A8))
 8006d3c:	693b      	ldr	r3, [r7, #16]
 8006d3e:	685b      	ldr	r3, [r3, #4]
 8006d40:	2b0a      	cmp	r3, #10
 8006d42:	d003      	beq.n	8006d4c <HAL_DMA2D_ConfigLayer+0xf4>
 8006d44:	693b      	ldr	r3, [r7, #16]
 8006d46:	685b      	ldr	r3, [r3, #4]
 8006d48:	2b09      	cmp	r3, #9
 8006d4a:	d106      	bne.n	8006d5a <HAL_DMA2D_ConfigLayer+0x102>
    {
      WRITE_REG(hdma2d->Instance->FGCOLR, pLayerCfg->InputAlpha & (DMA2D_FGCOLR_BLUE | DMA2D_FGCOLR_GREEN | \
 8006d4c:	693b      	ldr	r3, [r7, #16]
 8006d4e:	68da      	ldr	r2, [r3, #12]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f022 427f 	bic.w	r2, r2, #4278190080	@ 0xff000000
 8006d58:	621a      	str	r2, [r3, #32]
                                                                   DMA2D_FGCOLR_RED));
    }
  }
  /* Initialize the DMA2D state*/
  hdma2d->State = HAL_DMA2D_STATE_READY;
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	2201      	movs	r2, #1
 8006d5e:	f883 2039 	strb.w	r2, [r3, #57]	@ 0x39

  /* Process unlocked */
  __HAL_UNLOCK(hdma2d);
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	2200      	movs	r2, #0
 8006d66:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38

  return HAL_OK;
 8006d6a:	2300      	movs	r3, #0
}
 8006d6c:	4618      	mov	r0, r3
 8006d6e:	371c      	adds	r7, #28
 8006d70:	46bd      	mov	sp, r7
 8006d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d76:	4770      	bx	lr
 8006d78:	ff03000f 	.word	0xff03000f

08006d7c <DMA2D_SetConfig>:
  * @param  Height     The height of data to be transferred from source to destination.
  * @retval HAL status
  */
static void DMA2D_SetConfig(DMA2D_HandleTypeDef *hdma2d, uint32_t pdata, uint32_t DstAddress, uint32_t Width,
                            uint32_t Height)
{
 8006d7c:	b480      	push	{r7}
 8006d7e:	b08b      	sub	sp, #44	@ 0x2c
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	60f8      	str	r0, [r7, #12]
 8006d84:	60b9      	str	r1, [r7, #8]
 8006d86:	607a      	str	r2, [r7, #4]
 8006d88:	603b      	str	r3, [r7, #0]
  uint32_t tmp2;
  uint32_t tmp3;
  uint32_t tmp4;

  /* Configure DMA2D data size */
  MODIFY_REG(hdma2d->Instance->NLR, (DMA2D_NLR_NL | DMA2D_NLR_PL), (Height | (Width << DMA2D_NLR_PL_Pos)));
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d90:	f003 4140 	and.w	r1, r3, #3221225472	@ 0xc0000000
 8006d94:	683b      	ldr	r3, [r7, #0]
 8006d96:	041a      	lsls	r2, r3, #16
 8006d98:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006d9a:	431a      	orrs	r2, r3
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	430a      	orrs	r2, r1
 8006da2:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Configure DMA2D destination address */
  WRITE_REG(hdma2d->Instance->OMAR, DstAddress);
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Register to memory DMA2D mode selected */
  if (hdma2d->Init.Mode == DMA2D_R2M)
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8006db4:	d174      	bne.n	8006ea0 <DMA2D_SetConfig+0x124>
  {
    tmp1 = pdata & DMA2D_OCOLR_ALPHA_1;
 8006db6:	68bb      	ldr	r3, [r7, #8]
 8006db8:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8006dbc:	623b      	str	r3, [r7, #32]
    tmp2 = pdata & DMA2D_OCOLR_RED_1;
 8006dbe:	68bb      	ldr	r3, [r7, #8]
 8006dc0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8006dc4:	61fb      	str	r3, [r7, #28]
    tmp3 = pdata & DMA2D_OCOLR_GREEN_1;
 8006dc6:	68bb      	ldr	r3, [r7, #8]
 8006dc8:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
 8006dcc:	61bb      	str	r3, [r7, #24]
    tmp4 = pdata & DMA2D_OCOLR_BLUE_1;
 8006dce:	68bb      	ldr	r3, [r7, #8]
 8006dd0:	b2db      	uxtb	r3, r3
 8006dd2:	617b      	str	r3, [r7, #20]

    /* Prepare the value to be written to the OCOLR register according to the color mode */
    if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB8888)
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	689b      	ldr	r3, [r3, #8]
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d108      	bne.n	8006dee <DMA2D_SetConfig+0x72>
    {
      tmp = (tmp3 | tmp2 | tmp1 | tmp4);
 8006ddc:	69ba      	ldr	r2, [r7, #24]
 8006dde:	69fb      	ldr	r3, [r7, #28]
 8006de0:	431a      	orrs	r2, r3
 8006de2:	6a3b      	ldr	r3, [r7, #32]
 8006de4:	4313      	orrs	r3, r2
 8006de6:	697a      	ldr	r2, [r7, #20]
 8006de8:	4313      	orrs	r3, r2
 8006dea:	627b      	str	r3, [r7, #36]	@ 0x24
 8006dec:	e053      	b.n	8006e96 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB888)
 8006dee:	68fb      	ldr	r3, [r7, #12]
 8006df0:	689b      	ldr	r3, [r3, #8]
 8006df2:	2b01      	cmp	r3, #1
 8006df4:	d106      	bne.n	8006e04 <DMA2D_SetConfig+0x88>
    {
      tmp = (tmp3 | tmp2 | tmp4);
 8006df6:	69ba      	ldr	r2, [r7, #24]
 8006df8:	69fb      	ldr	r3, [r7, #28]
 8006dfa:	4313      	orrs	r3, r2
 8006dfc:	697a      	ldr	r2, [r7, #20]
 8006dfe:	4313      	orrs	r3, r2
 8006e00:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e02:	e048      	b.n	8006e96 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_RGB565)
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	689b      	ldr	r3, [r3, #8]
 8006e08:	2b02      	cmp	r3, #2
 8006e0a:	d111      	bne.n	8006e30 <DMA2D_SetConfig+0xb4>
    {
      tmp2 = (tmp2 >> 19U);
 8006e0c:	69fb      	ldr	r3, [r7, #28]
 8006e0e:	0cdb      	lsrs	r3, r3, #19
 8006e10:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 10U);
 8006e12:	69bb      	ldr	r3, [r7, #24]
 8006e14:	0a9b      	lsrs	r3, r3, #10
 8006e16:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8006e18:	697b      	ldr	r3, [r7, #20]
 8006e1a:	08db      	lsrs	r3, r3, #3
 8006e1c:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 11U) | tmp4);
 8006e1e:	69bb      	ldr	r3, [r7, #24]
 8006e20:	015a      	lsls	r2, r3, #5
 8006e22:	69fb      	ldr	r3, [r7, #28]
 8006e24:	02db      	lsls	r3, r3, #11
 8006e26:	4313      	orrs	r3, r2
 8006e28:	697a      	ldr	r2, [r7, #20]
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e2e:	e032      	b.n	8006e96 <DMA2D_SetConfig+0x11a>
    }
    else if (hdma2d->Init.ColorMode == DMA2D_OUTPUT_ARGB1555)
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	689b      	ldr	r3, [r3, #8]
 8006e34:	2b03      	cmp	r3, #3
 8006e36:	d117      	bne.n	8006e68 <DMA2D_SetConfig+0xec>
    {
      tmp1 = (tmp1 >> 31U);
 8006e38:	6a3b      	ldr	r3, [r7, #32]
 8006e3a:	0fdb      	lsrs	r3, r3, #31
 8006e3c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 19U);
 8006e3e:	69fb      	ldr	r3, [r7, #28]
 8006e40:	0cdb      	lsrs	r3, r3, #19
 8006e42:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 11U);
 8006e44:	69bb      	ldr	r3, [r7, #24]
 8006e46:	0adb      	lsrs	r3, r3, #11
 8006e48:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 3U);
 8006e4a:	697b      	ldr	r3, [r7, #20]
 8006e4c:	08db      	lsrs	r3, r3, #3
 8006e4e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 5U) | (tmp2 << 10U) | (tmp1 << 15U) | tmp4);
 8006e50:	69bb      	ldr	r3, [r7, #24]
 8006e52:	015a      	lsls	r2, r3, #5
 8006e54:	69fb      	ldr	r3, [r7, #28]
 8006e56:	029b      	lsls	r3, r3, #10
 8006e58:	431a      	orrs	r2, r3
 8006e5a:	6a3b      	ldr	r3, [r7, #32]
 8006e5c:	03db      	lsls	r3, r3, #15
 8006e5e:	4313      	orrs	r3, r2
 8006e60:	697a      	ldr	r2, [r7, #20]
 8006e62:	4313      	orrs	r3, r2
 8006e64:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e66:	e016      	b.n	8006e96 <DMA2D_SetConfig+0x11a>
    }
    else /* Dhdma2d->Init.ColorMode = DMA2D_OUTPUT_ARGB4444 */
    {
      tmp1 = (tmp1 >> 28U);
 8006e68:	6a3b      	ldr	r3, [r7, #32]
 8006e6a:	0f1b      	lsrs	r3, r3, #28
 8006e6c:	623b      	str	r3, [r7, #32]
      tmp2 = (tmp2 >> 20U);
 8006e6e:	69fb      	ldr	r3, [r7, #28]
 8006e70:	0d1b      	lsrs	r3, r3, #20
 8006e72:	61fb      	str	r3, [r7, #28]
      tmp3 = (tmp3 >> 12U);
 8006e74:	69bb      	ldr	r3, [r7, #24]
 8006e76:	0b1b      	lsrs	r3, r3, #12
 8006e78:	61bb      	str	r3, [r7, #24]
      tmp4 = (tmp4 >> 4U);
 8006e7a:	697b      	ldr	r3, [r7, #20]
 8006e7c:	091b      	lsrs	r3, r3, #4
 8006e7e:	617b      	str	r3, [r7, #20]
      tmp  = ((tmp3 << 4U) | (tmp2 << 8U) | (tmp1 << 12U) | tmp4);
 8006e80:	69bb      	ldr	r3, [r7, #24]
 8006e82:	011a      	lsls	r2, r3, #4
 8006e84:	69fb      	ldr	r3, [r7, #28]
 8006e86:	021b      	lsls	r3, r3, #8
 8006e88:	431a      	orrs	r2, r3
 8006e8a:	6a3b      	ldr	r3, [r7, #32]
 8006e8c:	031b      	lsls	r3, r3, #12
 8006e8e:	4313      	orrs	r3, r2
 8006e90:	697a      	ldr	r2, [r7, #20]
 8006e92:	4313      	orrs	r3, r2
 8006e94:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /* Write to DMA2D OCOLR register */
    WRITE_REG(hdma2d->Instance->OCOLR, tmp);
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e9c:	639a      	str	r2, [r3, #56]	@ 0x38
  else /* M2M, M2M_PFC or M2M_Blending DMA2D Mode */
  {
    /* Configure DMA2D source address */
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
  }
}
 8006e9e:	e003      	b.n	8006ea8 <DMA2D_SetConfig+0x12c>
    WRITE_REG(hdma2d->Instance->FGMAR, pdata);
 8006ea0:	68fb      	ldr	r3, [r7, #12]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	68ba      	ldr	r2, [r7, #8]
 8006ea6:	60da      	str	r2, [r3, #12]
}
 8006ea8:	bf00      	nop
 8006eaa:	372c      	adds	r7, #44	@ 0x2c
 8006eac:	46bd      	mov	sp, r7
 8006eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006eb2:	4770      	bx	lr

08006eb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006eb4:	b480      	push	{r7}
 8006eb6:	b089      	sub	sp, #36	@ 0x24
 8006eb8:	af00      	add	r7, sp, #0
 8006eba:	6078      	str	r0, [r7, #4]
 8006ebc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8006ebe:	2300      	movs	r3, #0
 8006ec0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8006ec2:	2300      	movs	r3, #0
 8006ec4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8006eca:	2300      	movs	r3, #0
 8006ecc:	61fb      	str	r3, [r7, #28]
 8006ece:	e177      	b.n	80071c0 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8006ed0:	2201      	movs	r2, #1
 8006ed2:	69fb      	ldr	r3, [r7, #28]
 8006ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8006ed8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	697a      	ldr	r2, [r7, #20]
 8006ee0:	4013      	ands	r3, r2
 8006ee2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8006ee4:	693a      	ldr	r2, [r7, #16]
 8006ee6:	697b      	ldr	r3, [r7, #20]
 8006ee8:	429a      	cmp	r2, r3
 8006eea:	f040 8166 	bne.w	80071ba <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	685b      	ldr	r3, [r3, #4]
 8006ef2:	f003 0303 	and.w	r3, r3, #3
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d005      	beq.n	8006f06 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006efa:	683b      	ldr	r3, [r7, #0]
 8006efc:	685b      	ldr	r3, [r3, #4]
 8006efe:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8006f02:	2b02      	cmp	r3, #2
 8006f04:	d130      	bne.n	8006f68 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	689b      	ldr	r3, [r3, #8]
 8006f0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8006f0c:	69fb      	ldr	r3, [r7, #28]
 8006f0e:	005b      	lsls	r3, r3, #1
 8006f10:	2203      	movs	r2, #3
 8006f12:	fa02 f303 	lsl.w	r3, r2, r3
 8006f16:	43db      	mvns	r3, r3
 8006f18:	69ba      	ldr	r2, [r7, #24]
 8006f1a:	4013      	ands	r3, r2
 8006f1c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	68da      	ldr	r2, [r3, #12]
 8006f22:	69fb      	ldr	r3, [r7, #28]
 8006f24:	005b      	lsls	r3, r3, #1
 8006f26:	fa02 f303 	lsl.w	r3, r2, r3
 8006f2a:	69ba      	ldr	r2, [r7, #24]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	69ba      	ldr	r2, [r7, #24]
 8006f34:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	685b      	ldr	r3, [r3, #4]
 8006f3a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8006f3c:	2201      	movs	r2, #1
 8006f3e:	69fb      	ldr	r3, [r7, #28]
 8006f40:	fa02 f303 	lsl.w	r3, r2, r3
 8006f44:	43db      	mvns	r3, r3
 8006f46:	69ba      	ldr	r2, [r7, #24]
 8006f48:	4013      	ands	r3, r2
 8006f4a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006f4c:	683b      	ldr	r3, [r7, #0]
 8006f4e:	685b      	ldr	r3, [r3, #4]
 8006f50:	091b      	lsrs	r3, r3, #4
 8006f52:	f003 0201 	and.w	r2, r3, #1
 8006f56:	69fb      	ldr	r3, [r7, #28]
 8006f58:	fa02 f303 	lsl.w	r3, r2, r3
 8006f5c:	69ba      	ldr	r2, [r7, #24]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	69ba      	ldr	r2, [r7, #24]
 8006f66:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	685b      	ldr	r3, [r3, #4]
 8006f6c:	f003 0303 	and.w	r3, r3, #3
 8006f70:	2b03      	cmp	r3, #3
 8006f72:	d017      	beq.n	8006fa4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	68db      	ldr	r3, [r3, #12]
 8006f78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8006f7a:	69fb      	ldr	r3, [r7, #28]
 8006f7c:	005b      	lsls	r3, r3, #1
 8006f7e:	2203      	movs	r2, #3
 8006f80:	fa02 f303 	lsl.w	r3, r2, r3
 8006f84:	43db      	mvns	r3, r3
 8006f86:	69ba      	ldr	r2, [r7, #24]
 8006f88:	4013      	ands	r3, r2
 8006f8a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006f8c:	683b      	ldr	r3, [r7, #0]
 8006f8e:	689a      	ldr	r2, [r3, #8]
 8006f90:	69fb      	ldr	r3, [r7, #28]
 8006f92:	005b      	lsls	r3, r3, #1
 8006f94:	fa02 f303 	lsl.w	r3, r2, r3
 8006f98:	69ba      	ldr	r2, [r7, #24]
 8006f9a:	4313      	orrs	r3, r2
 8006f9c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	69ba      	ldr	r2, [r7, #24]
 8006fa2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006fa4:	683b      	ldr	r3, [r7, #0]
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	f003 0303 	and.w	r3, r3, #3
 8006fac:	2b02      	cmp	r3, #2
 8006fae:	d123      	bne.n	8006ff8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8006fb0:	69fb      	ldr	r3, [r7, #28]
 8006fb2:	08da      	lsrs	r2, r3, #3
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	3208      	adds	r2, #8
 8006fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8006fbe:	69fb      	ldr	r3, [r7, #28]
 8006fc0:	f003 0307 	and.w	r3, r3, #7
 8006fc4:	009b      	lsls	r3, r3, #2
 8006fc6:	220f      	movs	r2, #15
 8006fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8006fcc:	43db      	mvns	r3, r3
 8006fce:	69ba      	ldr	r2, [r7, #24]
 8006fd0:	4013      	ands	r3, r2
 8006fd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8006fd4:	683b      	ldr	r3, [r7, #0]
 8006fd6:	691a      	ldr	r2, [r3, #16]
 8006fd8:	69fb      	ldr	r3, [r7, #28]
 8006fda:	f003 0307 	and.w	r3, r3, #7
 8006fde:	009b      	lsls	r3, r3, #2
 8006fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe4:	69ba      	ldr	r2, [r7, #24]
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8006fea:	69fb      	ldr	r3, [r7, #28]
 8006fec:	08da      	lsrs	r2, r3, #3
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	3208      	adds	r2, #8
 8006ff2:	69b9      	ldr	r1, [r7, #24]
 8006ff4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8006ffe:	69fb      	ldr	r3, [r7, #28]
 8007000:	005b      	lsls	r3, r3, #1
 8007002:	2203      	movs	r2, #3
 8007004:	fa02 f303 	lsl.w	r3, r2, r3
 8007008:	43db      	mvns	r3, r3
 800700a:	69ba      	ldr	r2, [r7, #24]
 800700c:	4013      	ands	r3, r2
 800700e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007010:	683b      	ldr	r3, [r7, #0]
 8007012:	685b      	ldr	r3, [r3, #4]
 8007014:	f003 0203 	and.w	r2, r3, #3
 8007018:	69fb      	ldr	r3, [r7, #28]
 800701a:	005b      	lsls	r3, r3, #1
 800701c:	fa02 f303 	lsl.w	r3, r2, r3
 8007020:	69ba      	ldr	r2, [r7, #24]
 8007022:	4313      	orrs	r3, r2
 8007024:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007026:	687b      	ldr	r3, [r7, #4]
 8007028:	69ba      	ldr	r2, [r7, #24]
 800702a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800702c:	683b      	ldr	r3, [r7, #0]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007034:	2b00      	cmp	r3, #0
 8007036:	f000 80c0 	beq.w	80071ba <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800703a:	2300      	movs	r3, #0
 800703c:	60fb      	str	r3, [r7, #12]
 800703e:	4b66      	ldr	r3, [pc, #408]	@ (80071d8 <HAL_GPIO_Init+0x324>)
 8007040:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007042:	4a65      	ldr	r2, [pc, #404]	@ (80071d8 <HAL_GPIO_Init+0x324>)
 8007044:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8007048:	6453      	str	r3, [r2, #68]	@ 0x44
 800704a:	4b63      	ldr	r3, [pc, #396]	@ (80071d8 <HAL_GPIO_Init+0x324>)
 800704c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800704e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007052:	60fb      	str	r3, [r7, #12]
 8007054:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007056:	4a61      	ldr	r2, [pc, #388]	@ (80071dc <HAL_GPIO_Init+0x328>)
 8007058:	69fb      	ldr	r3, [r7, #28]
 800705a:	089b      	lsrs	r3, r3, #2
 800705c:	3302      	adds	r3, #2
 800705e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007062:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007064:	69fb      	ldr	r3, [r7, #28]
 8007066:	f003 0303 	and.w	r3, r3, #3
 800706a:	009b      	lsls	r3, r3, #2
 800706c:	220f      	movs	r2, #15
 800706e:	fa02 f303 	lsl.w	r3, r2, r3
 8007072:	43db      	mvns	r3, r3
 8007074:	69ba      	ldr	r2, [r7, #24]
 8007076:	4013      	ands	r3, r2
 8007078:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	4a58      	ldr	r2, [pc, #352]	@ (80071e0 <HAL_GPIO_Init+0x32c>)
 800707e:	4293      	cmp	r3, r2
 8007080:	d037      	beq.n	80070f2 <HAL_GPIO_Init+0x23e>
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	4a57      	ldr	r2, [pc, #348]	@ (80071e4 <HAL_GPIO_Init+0x330>)
 8007086:	4293      	cmp	r3, r2
 8007088:	d031      	beq.n	80070ee <HAL_GPIO_Init+0x23a>
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	4a56      	ldr	r2, [pc, #344]	@ (80071e8 <HAL_GPIO_Init+0x334>)
 800708e:	4293      	cmp	r3, r2
 8007090:	d02b      	beq.n	80070ea <HAL_GPIO_Init+0x236>
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	4a55      	ldr	r2, [pc, #340]	@ (80071ec <HAL_GPIO_Init+0x338>)
 8007096:	4293      	cmp	r3, r2
 8007098:	d025      	beq.n	80070e6 <HAL_GPIO_Init+0x232>
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	4a54      	ldr	r2, [pc, #336]	@ (80071f0 <HAL_GPIO_Init+0x33c>)
 800709e:	4293      	cmp	r3, r2
 80070a0:	d01f      	beq.n	80070e2 <HAL_GPIO_Init+0x22e>
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	4a53      	ldr	r2, [pc, #332]	@ (80071f4 <HAL_GPIO_Init+0x340>)
 80070a6:	4293      	cmp	r3, r2
 80070a8:	d019      	beq.n	80070de <HAL_GPIO_Init+0x22a>
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	4a52      	ldr	r2, [pc, #328]	@ (80071f8 <HAL_GPIO_Init+0x344>)
 80070ae:	4293      	cmp	r3, r2
 80070b0:	d013      	beq.n	80070da <HAL_GPIO_Init+0x226>
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	4a51      	ldr	r2, [pc, #324]	@ (80071fc <HAL_GPIO_Init+0x348>)
 80070b6:	4293      	cmp	r3, r2
 80070b8:	d00d      	beq.n	80070d6 <HAL_GPIO_Init+0x222>
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	4a50      	ldr	r2, [pc, #320]	@ (8007200 <HAL_GPIO_Init+0x34c>)
 80070be:	4293      	cmp	r3, r2
 80070c0:	d007      	beq.n	80070d2 <HAL_GPIO_Init+0x21e>
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	4a4f      	ldr	r2, [pc, #316]	@ (8007204 <HAL_GPIO_Init+0x350>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d101      	bne.n	80070ce <HAL_GPIO_Init+0x21a>
 80070ca:	2309      	movs	r3, #9
 80070cc:	e012      	b.n	80070f4 <HAL_GPIO_Init+0x240>
 80070ce:	230a      	movs	r3, #10
 80070d0:	e010      	b.n	80070f4 <HAL_GPIO_Init+0x240>
 80070d2:	2308      	movs	r3, #8
 80070d4:	e00e      	b.n	80070f4 <HAL_GPIO_Init+0x240>
 80070d6:	2307      	movs	r3, #7
 80070d8:	e00c      	b.n	80070f4 <HAL_GPIO_Init+0x240>
 80070da:	2306      	movs	r3, #6
 80070dc:	e00a      	b.n	80070f4 <HAL_GPIO_Init+0x240>
 80070de:	2305      	movs	r3, #5
 80070e0:	e008      	b.n	80070f4 <HAL_GPIO_Init+0x240>
 80070e2:	2304      	movs	r3, #4
 80070e4:	e006      	b.n	80070f4 <HAL_GPIO_Init+0x240>
 80070e6:	2303      	movs	r3, #3
 80070e8:	e004      	b.n	80070f4 <HAL_GPIO_Init+0x240>
 80070ea:	2302      	movs	r3, #2
 80070ec:	e002      	b.n	80070f4 <HAL_GPIO_Init+0x240>
 80070ee:	2301      	movs	r3, #1
 80070f0:	e000      	b.n	80070f4 <HAL_GPIO_Init+0x240>
 80070f2:	2300      	movs	r3, #0
 80070f4:	69fa      	ldr	r2, [r7, #28]
 80070f6:	f002 0203 	and.w	r2, r2, #3
 80070fa:	0092      	lsls	r2, r2, #2
 80070fc:	4093      	lsls	r3, r2
 80070fe:	69ba      	ldr	r2, [r7, #24]
 8007100:	4313      	orrs	r3, r2
 8007102:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8007104:	4935      	ldr	r1, [pc, #212]	@ (80071dc <HAL_GPIO_Init+0x328>)
 8007106:	69fb      	ldr	r3, [r7, #28]
 8007108:	089b      	lsrs	r3, r3, #2
 800710a:	3302      	adds	r3, #2
 800710c:	69ba      	ldr	r2, [r7, #24]
 800710e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8007112:	4b3d      	ldr	r3, [pc, #244]	@ (8007208 <HAL_GPIO_Init+0x354>)
 8007114:	689b      	ldr	r3, [r3, #8]
 8007116:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007118:	693b      	ldr	r3, [r7, #16]
 800711a:	43db      	mvns	r3, r3
 800711c:	69ba      	ldr	r2, [r7, #24]
 800711e:	4013      	ands	r3, r2
 8007120:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8007122:	683b      	ldr	r3, [r7, #0]
 8007124:	685b      	ldr	r3, [r3, #4]
 8007126:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800712a:	2b00      	cmp	r3, #0
 800712c:	d003      	beq.n	8007136 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800712e:	69ba      	ldr	r2, [r7, #24]
 8007130:	693b      	ldr	r3, [r7, #16]
 8007132:	4313      	orrs	r3, r2
 8007134:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8007136:	4a34      	ldr	r2, [pc, #208]	@ (8007208 <HAL_GPIO_Init+0x354>)
 8007138:	69bb      	ldr	r3, [r7, #24]
 800713a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800713c:	4b32      	ldr	r3, [pc, #200]	@ (8007208 <HAL_GPIO_Init+0x354>)
 800713e:	68db      	ldr	r3, [r3, #12]
 8007140:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	43db      	mvns	r3, r3
 8007146:	69ba      	ldr	r2, [r7, #24]
 8007148:	4013      	ands	r3, r2
 800714a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	685b      	ldr	r3, [r3, #4]
 8007150:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8007154:	2b00      	cmp	r3, #0
 8007156:	d003      	beq.n	8007160 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8007158:	69ba      	ldr	r2, [r7, #24]
 800715a:	693b      	ldr	r3, [r7, #16]
 800715c:	4313      	orrs	r3, r2
 800715e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8007160:	4a29      	ldr	r2, [pc, #164]	@ (8007208 <HAL_GPIO_Init+0x354>)
 8007162:	69bb      	ldr	r3, [r7, #24]
 8007164:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8007166:	4b28      	ldr	r3, [pc, #160]	@ (8007208 <HAL_GPIO_Init+0x354>)
 8007168:	685b      	ldr	r3, [r3, #4]
 800716a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800716c:	693b      	ldr	r3, [r7, #16]
 800716e:	43db      	mvns	r3, r3
 8007170:	69ba      	ldr	r2, [r7, #24]
 8007172:	4013      	ands	r3, r2
 8007174:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8007176:	683b      	ldr	r3, [r7, #0]
 8007178:	685b      	ldr	r3, [r3, #4]
 800717a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800717e:	2b00      	cmp	r3, #0
 8007180:	d003      	beq.n	800718a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8007182:	69ba      	ldr	r2, [r7, #24]
 8007184:	693b      	ldr	r3, [r7, #16]
 8007186:	4313      	orrs	r3, r2
 8007188:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800718a:	4a1f      	ldr	r2, [pc, #124]	@ (8007208 <HAL_GPIO_Init+0x354>)
 800718c:	69bb      	ldr	r3, [r7, #24]
 800718e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8007190:	4b1d      	ldr	r3, [pc, #116]	@ (8007208 <HAL_GPIO_Init+0x354>)
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8007196:	693b      	ldr	r3, [r7, #16]
 8007198:	43db      	mvns	r3, r3
 800719a:	69ba      	ldr	r2, [r7, #24]
 800719c:	4013      	ands	r3, r2
 800719e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80071a0:	683b      	ldr	r3, [r7, #0]
 80071a2:	685b      	ldr	r3, [r3, #4]
 80071a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80071a8:	2b00      	cmp	r3, #0
 80071aa:	d003      	beq.n	80071b4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80071ac:	69ba      	ldr	r2, [r7, #24]
 80071ae:	693b      	ldr	r3, [r7, #16]
 80071b0:	4313      	orrs	r3, r2
 80071b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80071b4:	4a14      	ldr	r2, [pc, #80]	@ (8007208 <HAL_GPIO_Init+0x354>)
 80071b6:	69bb      	ldr	r3, [r7, #24]
 80071b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80071ba:	69fb      	ldr	r3, [r7, #28]
 80071bc:	3301      	adds	r3, #1
 80071be:	61fb      	str	r3, [r7, #28]
 80071c0:	69fb      	ldr	r3, [r7, #28]
 80071c2:	2b0f      	cmp	r3, #15
 80071c4:	f67f ae84 	bls.w	8006ed0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80071c8:	bf00      	nop
 80071ca:	bf00      	nop
 80071cc:	3724      	adds	r7, #36	@ 0x24
 80071ce:	46bd      	mov	sp, r7
 80071d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d4:	4770      	bx	lr
 80071d6:	bf00      	nop
 80071d8:	40023800 	.word	0x40023800
 80071dc:	40013800 	.word	0x40013800
 80071e0:	40020000 	.word	0x40020000
 80071e4:	40020400 	.word	0x40020400
 80071e8:	40020800 	.word	0x40020800
 80071ec:	40020c00 	.word	0x40020c00
 80071f0:	40021000 	.word	0x40021000
 80071f4:	40021400 	.word	0x40021400
 80071f8:	40021800 	.word	0x40021800
 80071fc:	40021c00 	.word	0x40021c00
 8007200:	40022000 	.word	0x40022000
 8007204:	40022400 	.word	0x40022400
 8007208:	40013c00 	.word	0x40013c00

0800720c <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 800720c:	b480      	push	{r7}
 800720e:	b087      	sub	sp, #28
 8007210:	af00      	add	r7, sp, #0
 8007212:	6078      	str	r0, [r7, #4]
 8007214:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007216:	2300      	movs	r3, #0
 8007218:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 800721a:	2300      	movs	r3, #0
 800721c:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800721e:	2300      	movs	r3, #0
 8007220:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007222:	2300      	movs	r3, #0
 8007224:	617b      	str	r3, [r7, #20]
 8007226:	e0d9      	b.n	80073dc <HAL_GPIO_DeInit+0x1d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007228:	2201      	movs	r2, #1
 800722a:	697b      	ldr	r3, [r7, #20]
 800722c:	fa02 f303 	lsl.w	r3, r2, r3
 8007230:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 8007232:	683a      	ldr	r2, [r7, #0]
 8007234:	693b      	ldr	r3, [r7, #16]
 8007236:	4013      	ands	r3, r2
 8007238:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 800723a:	68fa      	ldr	r2, [r7, #12]
 800723c:	693b      	ldr	r3, [r7, #16]
 800723e:	429a      	cmp	r2, r3
 8007240:	f040 80c9 	bne.w	80073d6 <HAL_GPIO_DeInit+0x1ca>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8007244:	4a6b      	ldr	r2, [pc, #428]	@ (80073f4 <HAL_GPIO_DeInit+0x1e8>)
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	089b      	lsrs	r3, r3, #2
 800724a:	3302      	adds	r3, #2
 800724c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007250:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	f003 0303 	and.w	r3, r3, #3
 8007258:	009b      	lsls	r3, r3, #2
 800725a:	220f      	movs	r2, #15
 800725c:	fa02 f303 	lsl.w	r3, r2, r3
 8007260:	68ba      	ldr	r2, [r7, #8]
 8007262:	4013      	ands	r3, r2
 8007264:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	4a63      	ldr	r2, [pc, #396]	@ (80073f8 <HAL_GPIO_DeInit+0x1ec>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d037      	beq.n	80072de <HAL_GPIO_DeInit+0xd2>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	4a62      	ldr	r2, [pc, #392]	@ (80073fc <HAL_GPIO_DeInit+0x1f0>)
 8007272:	4293      	cmp	r3, r2
 8007274:	d031      	beq.n	80072da <HAL_GPIO_DeInit+0xce>
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	4a61      	ldr	r2, [pc, #388]	@ (8007400 <HAL_GPIO_DeInit+0x1f4>)
 800727a:	4293      	cmp	r3, r2
 800727c:	d02b      	beq.n	80072d6 <HAL_GPIO_DeInit+0xca>
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	4a60      	ldr	r2, [pc, #384]	@ (8007404 <HAL_GPIO_DeInit+0x1f8>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d025      	beq.n	80072d2 <HAL_GPIO_DeInit+0xc6>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	4a5f      	ldr	r2, [pc, #380]	@ (8007408 <HAL_GPIO_DeInit+0x1fc>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d01f      	beq.n	80072ce <HAL_GPIO_DeInit+0xc2>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	4a5e      	ldr	r2, [pc, #376]	@ (800740c <HAL_GPIO_DeInit+0x200>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d019      	beq.n	80072ca <HAL_GPIO_DeInit+0xbe>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	4a5d      	ldr	r2, [pc, #372]	@ (8007410 <HAL_GPIO_DeInit+0x204>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d013      	beq.n	80072c6 <HAL_GPIO_DeInit+0xba>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	4a5c      	ldr	r2, [pc, #368]	@ (8007414 <HAL_GPIO_DeInit+0x208>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d00d      	beq.n	80072c2 <HAL_GPIO_DeInit+0xb6>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	4a5b      	ldr	r2, [pc, #364]	@ (8007418 <HAL_GPIO_DeInit+0x20c>)
 80072aa:	4293      	cmp	r3, r2
 80072ac:	d007      	beq.n	80072be <HAL_GPIO_DeInit+0xb2>
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	4a5a      	ldr	r2, [pc, #360]	@ (800741c <HAL_GPIO_DeInit+0x210>)
 80072b2:	4293      	cmp	r3, r2
 80072b4:	d101      	bne.n	80072ba <HAL_GPIO_DeInit+0xae>
 80072b6:	2309      	movs	r3, #9
 80072b8:	e012      	b.n	80072e0 <HAL_GPIO_DeInit+0xd4>
 80072ba:	230a      	movs	r3, #10
 80072bc:	e010      	b.n	80072e0 <HAL_GPIO_DeInit+0xd4>
 80072be:	2308      	movs	r3, #8
 80072c0:	e00e      	b.n	80072e0 <HAL_GPIO_DeInit+0xd4>
 80072c2:	2307      	movs	r3, #7
 80072c4:	e00c      	b.n	80072e0 <HAL_GPIO_DeInit+0xd4>
 80072c6:	2306      	movs	r3, #6
 80072c8:	e00a      	b.n	80072e0 <HAL_GPIO_DeInit+0xd4>
 80072ca:	2305      	movs	r3, #5
 80072cc:	e008      	b.n	80072e0 <HAL_GPIO_DeInit+0xd4>
 80072ce:	2304      	movs	r3, #4
 80072d0:	e006      	b.n	80072e0 <HAL_GPIO_DeInit+0xd4>
 80072d2:	2303      	movs	r3, #3
 80072d4:	e004      	b.n	80072e0 <HAL_GPIO_DeInit+0xd4>
 80072d6:	2302      	movs	r3, #2
 80072d8:	e002      	b.n	80072e0 <HAL_GPIO_DeInit+0xd4>
 80072da:	2301      	movs	r3, #1
 80072dc:	e000      	b.n	80072e0 <HAL_GPIO_DeInit+0xd4>
 80072de:	2300      	movs	r3, #0
 80072e0:	697a      	ldr	r2, [r7, #20]
 80072e2:	f002 0203 	and.w	r2, r2, #3
 80072e6:	0092      	lsls	r2, r2, #2
 80072e8:	4093      	lsls	r3, r2
 80072ea:	68ba      	ldr	r2, [r7, #8]
 80072ec:	429a      	cmp	r2, r3
 80072ee:	d132      	bne.n	8007356 <HAL_GPIO_DeInit+0x14a>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80072f0:	4b4b      	ldr	r3, [pc, #300]	@ (8007420 <HAL_GPIO_DeInit+0x214>)
 80072f2:	681a      	ldr	r2, [r3, #0]
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	43db      	mvns	r3, r3
 80072f8:	4949      	ldr	r1, [pc, #292]	@ (8007420 <HAL_GPIO_DeInit+0x214>)
 80072fa:	4013      	ands	r3, r2
 80072fc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80072fe:	4b48      	ldr	r3, [pc, #288]	@ (8007420 <HAL_GPIO_DeInit+0x214>)
 8007300:	685a      	ldr	r2, [r3, #4]
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	43db      	mvns	r3, r3
 8007306:	4946      	ldr	r1, [pc, #280]	@ (8007420 <HAL_GPIO_DeInit+0x214>)
 8007308:	4013      	ands	r3, r2
 800730a:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 800730c:	4b44      	ldr	r3, [pc, #272]	@ (8007420 <HAL_GPIO_DeInit+0x214>)
 800730e:	68da      	ldr	r2, [r3, #12]
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	43db      	mvns	r3, r3
 8007314:	4942      	ldr	r1, [pc, #264]	@ (8007420 <HAL_GPIO_DeInit+0x214>)
 8007316:	4013      	ands	r3, r2
 8007318:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 800731a:	4b41      	ldr	r3, [pc, #260]	@ (8007420 <HAL_GPIO_DeInit+0x214>)
 800731c:	689a      	ldr	r2, [r3, #8]
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	43db      	mvns	r3, r3
 8007322:	493f      	ldr	r1, [pc, #252]	@ (8007420 <HAL_GPIO_DeInit+0x214>)
 8007324:	4013      	ands	r3, r2
 8007326:	608b      	str	r3, [r1, #8]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8007328:	697b      	ldr	r3, [r7, #20]
 800732a:	f003 0303 	and.w	r3, r3, #3
 800732e:	009b      	lsls	r3, r3, #2
 8007330:	220f      	movs	r2, #15
 8007332:	fa02 f303 	lsl.w	r3, r2, r3
 8007336:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8007338:	4a2e      	ldr	r2, [pc, #184]	@ (80073f4 <HAL_GPIO_DeInit+0x1e8>)
 800733a:	697b      	ldr	r3, [r7, #20]
 800733c:	089b      	lsrs	r3, r3, #2
 800733e:	3302      	adds	r3, #2
 8007340:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	43da      	mvns	r2, r3
 8007348:	482a      	ldr	r0, [pc, #168]	@ (80073f4 <HAL_GPIO_DeInit+0x1e8>)
 800734a:	697b      	ldr	r3, [r7, #20]
 800734c:	089b      	lsrs	r3, r3, #2
 800734e:	400a      	ands	r2, r1
 8007350:	3302      	adds	r3, #2
 8007352:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681a      	ldr	r2, [r3, #0]
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	005b      	lsls	r3, r3, #1
 800735e:	2103      	movs	r1, #3
 8007360:	fa01 f303 	lsl.w	r3, r1, r3
 8007364:	43db      	mvns	r3, r3
 8007366:	401a      	ands	r2, r3
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800736c:	697b      	ldr	r3, [r7, #20]
 800736e:	08da      	lsrs	r2, r3, #3
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	3208      	adds	r2, #8
 8007374:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007378:	697b      	ldr	r3, [r7, #20]
 800737a:	f003 0307 	and.w	r3, r3, #7
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	220f      	movs	r2, #15
 8007382:	fa02 f303 	lsl.w	r3, r2, r3
 8007386:	43db      	mvns	r3, r3
 8007388:	697a      	ldr	r2, [r7, #20]
 800738a:	08d2      	lsrs	r2, r2, #3
 800738c:	4019      	ands	r1, r3
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	3208      	adds	r2, #8
 8007392:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	68da      	ldr	r2, [r3, #12]
 800739a:	697b      	ldr	r3, [r7, #20]
 800739c:	005b      	lsls	r3, r3, #1
 800739e:	2103      	movs	r1, #3
 80073a0:	fa01 f303 	lsl.w	r3, r1, r3
 80073a4:	43db      	mvns	r3, r3
 80073a6:	401a      	ands	r2, r3
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	685a      	ldr	r2, [r3, #4]
 80073b0:	2101      	movs	r1, #1
 80073b2:	697b      	ldr	r3, [r7, #20]
 80073b4:	fa01 f303 	lsl.w	r3, r1, r3
 80073b8:	43db      	mvns	r3, r3
 80073ba:	401a      	ands	r2, r3
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	689a      	ldr	r2, [r3, #8]
 80073c4:	697b      	ldr	r3, [r7, #20]
 80073c6:	005b      	lsls	r3, r3, #1
 80073c8:	2103      	movs	r1, #3
 80073ca:	fa01 f303 	lsl.w	r3, r1, r3
 80073ce:	43db      	mvns	r3, r3
 80073d0:	401a      	ands	r2, r3
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	3301      	adds	r3, #1
 80073da:	617b      	str	r3, [r7, #20]
 80073dc:	697b      	ldr	r3, [r7, #20]
 80073de:	2b0f      	cmp	r3, #15
 80073e0:	f67f af22 	bls.w	8007228 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80073e4:	bf00      	nop
 80073e6:	bf00      	nop
 80073e8:	371c      	adds	r7, #28
 80073ea:	46bd      	mov	sp, r7
 80073ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073f0:	4770      	bx	lr
 80073f2:	bf00      	nop
 80073f4:	40013800 	.word	0x40013800
 80073f8:	40020000 	.word	0x40020000
 80073fc:	40020400 	.word	0x40020400
 8007400:	40020800 	.word	0x40020800
 8007404:	40020c00 	.word	0x40020c00
 8007408:	40021000 	.word	0x40021000
 800740c:	40021400 	.word	0x40021400
 8007410:	40021800 	.word	0x40021800
 8007414:	40021c00 	.word	0x40021c00
 8007418:	40022000 	.word	0x40022000
 800741c:	40022400 	.word	0x40022400
 8007420:	40013c00 	.word	0x40013c00

08007424 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8007424:	b480      	push	{r7}
 8007426:	b085      	sub	sp, #20
 8007428:	af00      	add	r7, sp, #0
 800742a:	6078      	str	r0, [r7, #4]
 800742c:	460b      	mov	r3, r1
 800742e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	691a      	ldr	r2, [r3, #16]
 8007434:	887b      	ldrh	r3, [r7, #2]
 8007436:	4013      	ands	r3, r2
 8007438:	2b00      	cmp	r3, #0
 800743a:	d002      	beq.n	8007442 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800743c:	2301      	movs	r3, #1
 800743e:	73fb      	strb	r3, [r7, #15]
 8007440:	e001      	b.n	8007446 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007442:	2300      	movs	r3, #0
 8007444:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8007446:	7bfb      	ldrb	r3, [r7, #15]
}
 8007448:	4618      	mov	r0, r3
 800744a:	3714      	adds	r7, #20
 800744c:	46bd      	mov	sp, r7
 800744e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007452:	4770      	bx	lr

08007454 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007454:	b480      	push	{r7}
 8007456:	b083      	sub	sp, #12
 8007458:	af00      	add	r7, sp, #0
 800745a:	6078      	str	r0, [r7, #4]
 800745c:	460b      	mov	r3, r1
 800745e:	807b      	strh	r3, [r7, #2]
 8007460:	4613      	mov	r3, r2
 8007462:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8007464:	787b      	ldrb	r3, [r7, #1]
 8007466:	2b00      	cmp	r3, #0
 8007468:	d003      	beq.n	8007472 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800746a:	887a      	ldrh	r2, [r7, #2]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8007470:	e003      	b.n	800747a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8007472:	887b      	ldrh	r3, [r7, #2]
 8007474:	041a      	lsls	r2, r3, #16
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	619a      	str	r2, [r3, #24]
}
 800747a:	bf00      	nop
 800747c:	370c      	adds	r7, #12
 800747e:	46bd      	mov	sp, r7
 8007480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007484:	4770      	bx	lr
	...

08007488 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8007488:	b580      	push	{r7, lr}
 800748a:	b082      	sub	sp, #8
 800748c:	af00      	add	r7, sp, #0
 800748e:	4603      	mov	r3, r0
 8007490:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8007492:	4b08      	ldr	r3, [pc, #32]	@ (80074b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8007494:	695a      	ldr	r2, [r3, #20]
 8007496:	88fb      	ldrh	r3, [r7, #6]
 8007498:	4013      	ands	r3, r2
 800749a:	2b00      	cmp	r3, #0
 800749c:	d006      	beq.n	80074ac <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800749e:	4a05      	ldr	r2, [pc, #20]	@ (80074b4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80074a0:	88fb      	ldrh	r3, [r7, #6]
 80074a2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80074a4:	88fb      	ldrh	r3, [r7, #6]
 80074a6:	4618      	mov	r0, r3
 80074a8:	f7fb fcbe 	bl	8002e28 <HAL_GPIO_EXTI_Callback>
  }
}
 80074ac:	bf00      	nop
 80074ae:	3708      	adds	r7, #8
 80074b0:	46bd      	mov	sp, r7
 80074b2:	bd80      	pop	{r7, pc}
 80074b4:	40013c00 	.word	0x40013c00

080074b8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80074b8:	b580      	push	{r7, lr}
 80074ba:	b084      	sub	sp, #16
 80074bc:	af00      	add	r7, sp, #0
 80074be:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80074c0:	687b      	ldr	r3, [r7, #4]
 80074c2:	2b00      	cmp	r3, #0
 80074c4:	d101      	bne.n	80074ca <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80074c6:	2301      	movs	r3, #1
 80074c8:	e12b      	b.n	8007722 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074d0:	b2db      	uxtb	r3, r3
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d106      	bne.n	80074e4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	2200      	movs	r2, #0
 80074da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80074de:	6878      	ldr	r0, [r7, #4]
 80074e0:	f7fb fed8 	bl	8003294 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	2224      	movs	r2, #36	@ 0x24
 80074e8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	681a      	ldr	r2, [r3, #0]
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	681b      	ldr	r3, [r3, #0]
 80074f6:	f022 0201 	bic.w	r2, r2, #1
 80074fa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	681a      	ldr	r2, [r3, #0]
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	681b      	ldr	r3, [r3, #0]
 8007506:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800750a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	681a      	ldr	r2, [r3, #0]
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	681b      	ldr	r3, [r3, #0]
 8007516:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800751a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800751c:	f001 f992 	bl	8008844 <HAL_RCC_GetPCLK1Freq>
 8007520:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	685b      	ldr	r3, [r3, #4]
 8007526:	4a81      	ldr	r2, [pc, #516]	@ (800772c <HAL_I2C_Init+0x274>)
 8007528:	4293      	cmp	r3, r2
 800752a:	d807      	bhi.n	800753c <HAL_I2C_Init+0x84>
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	4a80      	ldr	r2, [pc, #512]	@ (8007730 <HAL_I2C_Init+0x278>)
 8007530:	4293      	cmp	r3, r2
 8007532:	bf94      	ite	ls
 8007534:	2301      	movls	r3, #1
 8007536:	2300      	movhi	r3, #0
 8007538:	b2db      	uxtb	r3, r3
 800753a:	e006      	b.n	800754a <HAL_I2C_Init+0x92>
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	4a7d      	ldr	r2, [pc, #500]	@ (8007734 <HAL_I2C_Init+0x27c>)
 8007540:	4293      	cmp	r3, r2
 8007542:	bf94      	ite	ls
 8007544:	2301      	movls	r3, #1
 8007546:	2300      	movhi	r3, #0
 8007548:	b2db      	uxtb	r3, r3
 800754a:	2b00      	cmp	r3, #0
 800754c:	d001      	beq.n	8007552 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800754e:	2301      	movs	r3, #1
 8007550:	e0e7      	b.n	8007722 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	4a78      	ldr	r2, [pc, #480]	@ (8007738 <HAL_I2C_Init+0x280>)
 8007556:	fba2 2303 	umull	r2, r3, r2, r3
 800755a:	0c9b      	lsrs	r3, r3, #18
 800755c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	685b      	ldr	r3, [r3, #4]
 8007564:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	681b      	ldr	r3, [r3, #0]
 800756c:	68ba      	ldr	r2, [r7, #8]
 800756e:	430a      	orrs	r2, r1
 8007570:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	6a1b      	ldr	r3, [r3, #32]
 8007578:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	685b      	ldr	r3, [r3, #4]
 8007580:	4a6a      	ldr	r2, [pc, #424]	@ (800772c <HAL_I2C_Init+0x274>)
 8007582:	4293      	cmp	r3, r2
 8007584:	d802      	bhi.n	800758c <HAL_I2C_Init+0xd4>
 8007586:	68bb      	ldr	r3, [r7, #8]
 8007588:	3301      	adds	r3, #1
 800758a:	e009      	b.n	80075a0 <HAL_I2C_Init+0xe8>
 800758c:	68bb      	ldr	r3, [r7, #8]
 800758e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8007592:	fb02 f303 	mul.w	r3, r2, r3
 8007596:	4a69      	ldr	r2, [pc, #420]	@ (800773c <HAL_I2C_Init+0x284>)
 8007598:	fba2 2303 	umull	r2, r3, r2, r3
 800759c:	099b      	lsrs	r3, r3, #6
 800759e:	3301      	adds	r3, #1
 80075a0:	687a      	ldr	r2, [r7, #4]
 80075a2:	6812      	ldr	r2, [r2, #0]
 80075a4:	430b      	orrs	r3, r1
 80075a6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	69db      	ldr	r3, [r3, #28]
 80075ae:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80075b2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	685b      	ldr	r3, [r3, #4]
 80075ba:	495c      	ldr	r1, [pc, #368]	@ (800772c <HAL_I2C_Init+0x274>)
 80075bc:	428b      	cmp	r3, r1
 80075be:	d819      	bhi.n	80075f4 <HAL_I2C_Init+0x13c>
 80075c0:	68fb      	ldr	r3, [r7, #12]
 80075c2:	1e59      	subs	r1, r3, #1
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	005b      	lsls	r3, r3, #1
 80075ca:	fbb1 f3f3 	udiv	r3, r1, r3
 80075ce:	1c59      	adds	r1, r3, #1
 80075d0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80075d4:	400b      	ands	r3, r1
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d00a      	beq.n	80075f0 <HAL_I2C_Init+0x138>
 80075da:	68fb      	ldr	r3, [r7, #12]
 80075dc:	1e59      	subs	r1, r3, #1
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	685b      	ldr	r3, [r3, #4]
 80075e2:	005b      	lsls	r3, r3, #1
 80075e4:	fbb1 f3f3 	udiv	r3, r1, r3
 80075e8:	3301      	adds	r3, #1
 80075ea:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80075ee:	e051      	b.n	8007694 <HAL_I2C_Init+0x1dc>
 80075f0:	2304      	movs	r3, #4
 80075f2:	e04f      	b.n	8007694 <HAL_I2C_Init+0x1dc>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	689b      	ldr	r3, [r3, #8]
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d111      	bne.n	8007620 <HAL_I2C_Init+0x168>
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	1e58      	subs	r0, r3, #1
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6859      	ldr	r1, [r3, #4]
 8007604:	460b      	mov	r3, r1
 8007606:	005b      	lsls	r3, r3, #1
 8007608:	440b      	add	r3, r1
 800760a:	fbb0 f3f3 	udiv	r3, r0, r3
 800760e:	3301      	adds	r3, #1
 8007610:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007614:	2b00      	cmp	r3, #0
 8007616:	bf0c      	ite	eq
 8007618:	2301      	moveq	r3, #1
 800761a:	2300      	movne	r3, #0
 800761c:	b2db      	uxtb	r3, r3
 800761e:	e012      	b.n	8007646 <HAL_I2C_Init+0x18e>
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	1e58      	subs	r0, r3, #1
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	6859      	ldr	r1, [r3, #4]
 8007628:	460b      	mov	r3, r1
 800762a:	009b      	lsls	r3, r3, #2
 800762c:	440b      	add	r3, r1
 800762e:	0099      	lsls	r1, r3, #2
 8007630:	440b      	add	r3, r1
 8007632:	fbb0 f3f3 	udiv	r3, r0, r3
 8007636:	3301      	adds	r3, #1
 8007638:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800763c:	2b00      	cmp	r3, #0
 800763e:	bf0c      	ite	eq
 8007640:	2301      	moveq	r3, #1
 8007642:	2300      	movne	r3, #0
 8007644:	b2db      	uxtb	r3, r3
 8007646:	2b00      	cmp	r3, #0
 8007648:	d001      	beq.n	800764e <HAL_I2C_Init+0x196>
 800764a:	2301      	movs	r3, #1
 800764c:	e022      	b.n	8007694 <HAL_I2C_Init+0x1dc>
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	689b      	ldr	r3, [r3, #8]
 8007652:	2b00      	cmp	r3, #0
 8007654:	d10e      	bne.n	8007674 <HAL_I2C_Init+0x1bc>
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	1e58      	subs	r0, r3, #1
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	6859      	ldr	r1, [r3, #4]
 800765e:	460b      	mov	r3, r1
 8007660:	005b      	lsls	r3, r3, #1
 8007662:	440b      	add	r3, r1
 8007664:	fbb0 f3f3 	udiv	r3, r0, r3
 8007668:	3301      	adds	r3, #1
 800766a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800766e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007672:	e00f      	b.n	8007694 <HAL_I2C_Init+0x1dc>
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	1e58      	subs	r0, r3, #1
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	6859      	ldr	r1, [r3, #4]
 800767c:	460b      	mov	r3, r1
 800767e:	009b      	lsls	r3, r3, #2
 8007680:	440b      	add	r3, r1
 8007682:	0099      	lsls	r1, r3, #2
 8007684:	440b      	add	r3, r1
 8007686:	fbb0 f3f3 	udiv	r3, r0, r3
 800768a:	3301      	adds	r3, #1
 800768c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007690:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8007694:	6879      	ldr	r1, [r7, #4]
 8007696:	6809      	ldr	r1, [r1, #0]
 8007698:	4313      	orrs	r3, r2
 800769a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	69da      	ldr	r2, [r3, #28]
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	6a1b      	ldr	r3, [r3, #32]
 80076ae:	431a      	orrs	r2, r3
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	430a      	orrs	r2, r1
 80076b6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	689b      	ldr	r3, [r3, #8]
 80076be:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80076c2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80076c6:	687a      	ldr	r2, [r7, #4]
 80076c8:	6911      	ldr	r1, [r2, #16]
 80076ca:	687a      	ldr	r2, [r7, #4]
 80076cc:	68d2      	ldr	r2, [r2, #12]
 80076ce:	4311      	orrs	r1, r2
 80076d0:	687a      	ldr	r2, [r7, #4]
 80076d2:	6812      	ldr	r2, [r2, #0]
 80076d4:	430b      	orrs	r3, r1
 80076d6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	68db      	ldr	r3, [r3, #12]
 80076de:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	695a      	ldr	r2, [r3, #20]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	699b      	ldr	r3, [r3, #24]
 80076ea:	431a      	orrs	r2, r3
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	430a      	orrs	r2, r1
 80076f2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	681a      	ldr	r2, [r3, #0]
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	681b      	ldr	r3, [r3, #0]
 80076fe:	f042 0201 	orr.w	r2, r2, #1
 8007702:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2200      	movs	r2, #0
 8007708:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2220      	movs	r2, #32
 800770e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2200      	movs	r2, #0
 8007716:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	2200      	movs	r2, #0
 800771c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8007720:	2300      	movs	r3, #0
}
 8007722:	4618      	mov	r0, r3
 8007724:	3710      	adds	r7, #16
 8007726:	46bd      	mov	sp, r7
 8007728:	bd80      	pop	{r7, pc}
 800772a:	bf00      	nop
 800772c:	000186a0 	.word	0x000186a0
 8007730:	001e847f 	.word	0x001e847f
 8007734:	003d08ff 	.word	0x003d08ff
 8007738:	431bde83 	.word	0x431bde83
 800773c:	10624dd3 	.word	0x10624dd3

08007740 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007740:	b480      	push	{r7}
 8007742:	b083      	sub	sp, #12
 8007744:	af00      	add	r7, sp, #0
 8007746:	6078      	str	r0, [r7, #4]
 8007748:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007750:	b2db      	uxtb	r3, r3
 8007752:	2b20      	cmp	r3, #32
 8007754:	d129      	bne.n	80077aa <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	2224      	movs	r2, #36	@ 0x24
 800775a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	681a      	ldr	r2, [r3, #0]
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	f022 0201 	bic.w	r2, r2, #1
 800776c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	f022 0210 	bic.w	r2, r2, #16
 800777c:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	681b      	ldr	r3, [r3, #0]
 8007782:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8007784:	687b      	ldr	r3, [r7, #4]
 8007786:	681b      	ldr	r3, [r3, #0]
 8007788:	683a      	ldr	r2, [r7, #0]
 800778a:	430a      	orrs	r2, r1
 800778c:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	681a      	ldr	r2, [r3, #0]
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	f042 0201 	orr.w	r2, r2, #1
 800779c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	2220      	movs	r2, #32
 80077a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 80077a6:	2300      	movs	r3, #0
 80077a8:	e000      	b.n	80077ac <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 80077aa:	2302      	movs	r3, #2
  }
}
 80077ac:	4618      	mov	r0, r3
 80077ae:	370c      	adds	r7, #12
 80077b0:	46bd      	mov	sp, r7
 80077b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077b6:	4770      	bx	lr

080077b8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80077b8:	b480      	push	{r7}
 80077ba:	b085      	sub	sp, #20
 80077bc:	af00      	add	r7, sp, #0
 80077be:	6078      	str	r0, [r7, #4]
 80077c0:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 80077c2:	2300      	movs	r3, #0
 80077c4:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077cc:	b2db      	uxtb	r3, r3
 80077ce:	2b20      	cmp	r3, #32
 80077d0:	d12a      	bne.n	8007828 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	2224      	movs	r2, #36	@ 0x24
 80077d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80077da:	687b      	ldr	r3, [r7, #4]
 80077dc:	681b      	ldr	r3, [r3, #0]
 80077de:	681a      	ldr	r2, [r3, #0]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	f022 0201 	bic.w	r2, r2, #1
 80077e8:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077f0:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80077f2:	89fb      	ldrh	r3, [r7, #14]
 80077f4:	f023 030f 	bic.w	r3, r3, #15
 80077f8:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80077fa:	683b      	ldr	r3, [r7, #0]
 80077fc:	b29a      	uxth	r2, r3
 80077fe:	89fb      	ldrh	r3, [r7, #14]
 8007800:	4313      	orrs	r3, r2
 8007802:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	89fa      	ldrh	r2, [r7, #14]
 800780a:	625a      	str	r2, [r3, #36]	@ 0x24

    __HAL_I2C_ENABLE(hi2c);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	681a      	ldr	r2, [r3, #0]
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	681b      	ldr	r3, [r3, #0]
 8007816:	f042 0201 	orr.w	r2, r2, #1
 800781a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	2220      	movs	r2, #32
 8007820:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    return HAL_OK;
 8007824:	2300      	movs	r3, #0
 8007826:	e000      	b.n	800782a <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 8007828:	2302      	movs	r3, #2
  }
}
 800782a:	4618      	mov	r0, r3
 800782c:	3714      	adds	r7, #20
 800782e:	46bd      	mov	sp, r7
 8007830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007834:	4770      	bx	lr

08007836 <HAL_LTDC_Init>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_Init(LTDC_HandleTypeDef *hltdc)
{
 8007836:	b580      	push	{r7, lr}
 8007838:	b084      	sub	sp, #16
 800783a:	af00      	add	r7, sp, #0
 800783c:	6078      	str	r0, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;

  /* Check the LTDC peripheral state */
  if (hltdc == NULL)
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d101      	bne.n	8007848 <HAL_LTDC_Init+0x12>
  {
    return HAL_ERROR;
 8007844:	2301      	movs	r3, #1
 8007846:	e08f      	b.n	8007968 <HAL_LTDC_Init+0x132>
    }
    /* Init the low level hardware */
    hltdc->MspInitCallback(hltdc);
  }
#else
  if (hltdc->State == HAL_LTDC_STATE_RESET)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	f893 30a1 	ldrb.w	r3, [r3, #161]	@ 0xa1
 800784e:	b2db      	uxtb	r3, r3
 8007850:	2b00      	cmp	r3, #0
 8007852:	d106      	bne.n	8007862 <HAL_LTDC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hltdc->Lock = HAL_UNLOCKED;
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
    /* Init the low level hardware */
    HAL_LTDC_MspInit(hltdc);
 800785c:	6878      	ldr	r0, [r7, #4]
 800785e:	f7fb fd83 	bl	8003368 <HAL_LTDC_MspInit>
  }
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	2202      	movs	r2, #2
 8007866:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Configure the HS, VS, DE and PC polarity */
  hltdc->Instance->GCR &= ~(LTDC_GCR_HSPOL | LTDC_GCR_VSPOL | LTDC_GCR_DEPOL | LTDC_GCR_PCPOL);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	699a      	ldr	r2, [r3, #24]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f022 4270 	bic.w	r2, r2, #4026531840	@ 0xf0000000
 8007878:	619a      	str	r2, [r3, #24]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	6999      	ldr	r1, [r3, #24]
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	685a      	ldr	r2, [r3, #4]
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	689b      	ldr	r3, [r3, #8]
 8007888:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	68db      	ldr	r3, [r3, #12]
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 800788e:	431a      	orrs	r2, r3
                                     hltdc->Init.DEPolarity | hltdc->Init.PCPolarity);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	691b      	ldr	r3, [r3, #16]
 8007894:	431a      	orrs	r2, r3
  hltdc->Instance->GCR |= (uint32_t)(hltdc->Init.HSPolarity | hltdc->Init.VSPolarity | \
 8007896:	687b      	ldr	r3, [r7, #4]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	430a      	orrs	r2, r1
 800789c:	619a      	str	r2, [r3, #24]

  /* Set Synchronization size */
  tmp = (hltdc->Init.HorizontalSync << 16U);
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	695b      	ldr	r3, [r3, #20]
 80078a2:	041b      	lsls	r3, r3, #16
 80078a4:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->SSCR, (tmp | hltdc->Init.VerticalSync));
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	6999      	ldr	r1, [r3, #24]
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	681b      	ldr	r3, [r3, #0]
 80078ae:	68fa      	ldr	r2, [r7, #12]
 80078b0:	430a      	orrs	r2, r1
 80078b2:	609a      	str	r2, [r3, #8]

  /* Set Accumulated Back porch */
  tmp = (hltdc->Init.AccumulatedHBP << 16U);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	69db      	ldr	r3, [r3, #28]
 80078b8:	041b      	lsls	r3, r3, #16
 80078ba:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->BPCR, (tmp | hltdc->Init.AccumulatedVBP));
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	6a19      	ldr	r1, [r3, #32]
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	681b      	ldr	r3, [r3, #0]
 80078c4:	68fa      	ldr	r2, [r7, #12]
 80078c6:	430a      	orrs	r2, r1
 80078c8:	60da      	str	r2, [r3, #12]

  /* Set Accumulated Active Width */
  tmp = (hltdc->Init.AccumulatedActiveW << 16U);
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ce:	041b      	lsls	r3, r3, #16
 80078d0:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->AWCR, (tmp | hltdc->Init.AccumulatedActiveH));
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	68fa      	ldr	r2, [r7, #12]
 80078dc:	430a      	orrs	r2, r1
 80078de:	611a      	str	r2, [r3, #16]

  /* Set Total Width */
  tmp = (hltdc->Init.TotalWidth << 16U);
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078e4:	041b      	lsls	r3, r3, #16
 80078e6:	60fb      	str	r3, [r7, #12]
  WRITE_REG(hltdc->Instance->TWCR, (tmp | hltdc->Init.TotalHeigh));
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	68fa      	ldr	r2, [r7, #12]
 80078f2:	430a      	orrs	r2, r1
 80078f4:	615a      	str	r2, [r3, #20]

  /* Set the background color value */
  tmp = ((uint32_t)(hltdc->Init.Backcolor.Green) << 8U);
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80078fc:	021b      	lsls	r3, r3, #8
 80078fe:	60fb      	str	r3, [r7, #12]
  tmp1 = ((uint32_t)(hltdc->Init.Backcolor.Red) << 16U);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 8007906:	041b      	lsls	r3, r3, #16
 8007908:	60bb      	str	r3, [r7, #8]
  hltdc->Instance->BCCR &= ~(LTDC_BCCR_BCBLUE | LTDC_BCCR_BCGREEN | LTDC_BCCR_BCRED);
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	681b      	ldr	r3, [r3, #0]
 800790e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007910:	687b      	ldr	r3, [r7, #4]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	f002 427f 	and.w	r2, r2, #4278190080	@ 0xff000000
 8007918:	62da      	str	r2, [r3, #44]	@ 0x2c
  hltdc->Instance->BCCR |= (tmp1 | tmp | hltdc->Init.Backcolor.Blue);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8007920:	68ba      	ldr	r2, [r7, #8]
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	4313      	orrs	r3, r2
 8007926:	687a      	ldr	r2, [r7, #4]
 8007928:	f892 2034 	ldrb.w	r2, [r2, #52]	@ 0x34
 800792c:	431a      	orrs	r2, r3
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	430a      	orrs	r2, r1
 8007934:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable the Transfer Error and FIFO underrun interrupts */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_TE | LTDC_IT_FU);
 8007936:	687b      	ldr	r3, [r7, #4]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	f042 0206 	orr.w	r2, r2, #6
 8007944:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Enable LTDC by setting LTDCEN bit */
  __HAL_LTDC_ENABLE(hltdc);
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	699a      	ldr	r2, [r3, #24]
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	f042 0201 	orr.w	r2, r2, #1
 8007954:	619a      	str	r2, [r3, #24]

  /* Initialize the error code */
  hltdc->ErrorCode = HAL_LTDC_ERROR_NONE;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	2200      	movs	r2, #0
 800795a:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

  /* Initialize the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	2201      	movs	r2, #1
 8007962:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  return HAL_OK;
 8007966:	2300      	movs	r3, #0
}
 8007968:	4618      	mov	r0, r3
 800796a:	3710      	adds	r7, #16
 800796c:	46bd      	mov	sp, r7
 800796e:	bd80      	pop	{r7, pc}

08007970 <HAL_LTDC_IRQHandler>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval HAL status
  */
void HAL_LTDC_IRQHandler(LTDC_HandleTypeDef *hltdc)
{
 8007970:	b580      	push	{r7, lr}
 8007972:	b084      	sub	sp, #16
 8007974:	af00      	add	r7, sp, #0
 8007976:	6078      	str	r0, [r7, #4]
  uint32_t isrflags  = READ_REG(hltdc->Instance->ISR);
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	681b      	ldr	r3, [r3, #0]
 800797c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800797e:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hltdc->Instance->IER);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007986:	60bb      	str	r3, [r7, #8]

  /* Transfer Error Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_TERRIF) != 0U) && ((itsources & LTDC_IER_TERRIE) != 0U))
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	f003 0304 	and.w	r3, r3, #4
 800798e:	2b00      	cmp	r3, #0
 8007990:	d023      	beq.n	80079da <HAL_LTDC_IRQHandler+0x6a>
 8007992:	68bb      	ldr	r3, [r7, #8]
 8007994:	f003 0304 	and.w	r3, r3, #4
 8007998:	2b00      	cmp	r3, #0
 800799a:	d01e      	beq.n	80079da <HAL_LTDC_IRQHandler+0x6a>
  {
    /* Disable the transfer Error interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_TE);
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80079a2:	687b      	ldr	r3, [r7, #4]
 80079a4:	681b      	ldr	r3, [r3, #0]
 80079a6:	f022 0204 	bic.w	r2, r2, #4
 80079aa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the transfer error flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_TE);
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	2204      	movs	r2, #4
 80079b2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_TE;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80079ba:	f043 0201 	orr.w	r2, r3, #1
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2204      	movs	r2, #4
 80079c8:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 80079d4:	6878      	ldr	r0, [r7, #4]
 80079d6:	f000 f86f 	bl	8007ab8 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* FIFO underrun Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_FUIF) != 0U) && ((itsources & LTDC_IER_FUIE) != 0U))
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f003 0302 	and.w	r3, r3, #2
 80079e0:	2b00      	cmp	r3, #0
 80079e2:	d023      	beq.n	8007a2c <HAL_LTDC_IRQHandler+0xbc>
 80079e4:	68bb      	ldr	r3, [r7, #8]
 80079e6:	f003 0302 	and.w	r3, r3, #2
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d01e      	beq.n	8007a2c <HAL_LTDC_IRQHandler+0xbc>
  {
    /* Disable the FIFO underrun interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_FU);
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f022 0202 	bic.w	r2, r2, #2
 80079fc:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the FIFO underrun flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_FU);
 80079fe:	687b      	ldr	r3, [r7, #4]
 8007a00:	681b      	ldr	r3, [r3, #0]
 8007a02:	2202      	movs	r2, #2
 8007a04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Update error code */
    hltdc->ErrorCode |= HAL_LTDC_ERROR_FU;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8007a0c:	f043 0202 	orr.w	r2, r3, #2
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_ERROR;
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	2204      	movs	r2, #4
 8007a1a:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	2200      	movs	r2, #0
 8007a22:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered error callback*/
    hltdc->ErrorCallback(hltdc);
#else
    /* Call legacy error callback*/
    HAL_LTDC_ErrorCallback(hltdc);
 8007a26:	6878      	ldr	r0, [r7, #4]
 8007a28:	f000 f846 	bl	8007ab8 <HAL_LTDC_ErrorCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Line Interrupt management ************************************************/
  if (((isrflags & LTDC_ISR_LIF) != 0U) && ((itsources & LTDC_IER_LIE) != 0U))
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f003 0301 	and.w	r3, r3, #1
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d01b      	beq.n	8007a6e <HAL_LTDC_IRQHandler+0xfe>
 8007a36:	68bb      	ldr	r3, [r7, #8]
 8007a38:	f003 0301 	and.w	r3, r3, #1
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d016      	beq.n	8007a6e <HAL_LTDC_IRQHandler+0xfe>
  {
    /* Disable the Line interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	681b      	ldr	r3, [r3, #0]
 8007a44:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	f022 0201 	bic.w	r2, r2, #1
 8007a4e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the Line interrupt flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_LI);
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	681b      	ldr	r3, [r3, #0]
 8007a54:	2201      	movs	r2, #1
 8007a56:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	2201      	movs	r2, #1
 8007a5c:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2200      	movs	r2, #0
 8007a64:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered Line Event callback */
    hltdc->LineEventCallback(hltdc);
#else
    /*Call Legacy Line Event callback */
    HAL_LTDC_LineEventCallback(hltdc);
 8007a68:	6878      	ldr	r0, [r7, #4]
 8007a6a:	f7f9 fb37 	bl	80010dc <HAL_LTDC_LineEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }

  /* Register reload Interrupt management ***************************************/
  if (((isrflags & LTDC_ISR_RRIF) != 0U) && ((itsources & LTDC_IER_RRIE) != 0U))
 8007a6e:	68fb      	ldr	r3, [r7, #12]
 8007a70:	f003 0308 	and.w	r3, r3, #8
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d01b      	beq.n	8007ab0 <HAL_LTDC_IRQHandler+0x140>
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	f003 0308 	and.w	r3, r3, #8
 8007a7e:	2b00      	cmp	r3, #0
 8007a80:	d016      	beq.n	8007ab0 <HAL_LTDC_IRQHandler+0x140>
  {
    /* Disable the register reload interrupt */
    __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_RR);
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	681b      	ldr	r3, [r3, #0]
 8007a8c:	f022 0208 	bic.w	r2, r2, #8
 8007a90:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Clear the register reload flag */
    __HAL_LTDC_CLEAR_FLAG(hltdc, LTDC_FLAG_RR);
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	681b      	ldr	r3, [r3, #0]
 8007a96:	2208      	movs	r2, #8
 8007a98:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change LTDC state */
    hltdc->State = HAL_LTDC_STATE_READY;
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	2201      	movs	r2, #1
 8007a9e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

    /* Process unlocked */
    __HAL_UNLOCK(hltdc);
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2200      	movs	r2, #0
 8007aa6:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0
#if (USE_HAL_LTDC_REGISTER_CALLBACKS == 1)
    /*Call registered reload Event callback */
    hltdc->ReloadEventCallback(hltdc);
#else
    /*Call Legacy Reload Event callback */
    HAL_LTDC_ReloadEventCallback(hltdc);
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f000 f80e 	bl	8007acc <HAL_LTDC_ReloadEventCallback>
#endif /* USE_HAL_LTDC_REGISTER_CALLBACKS */
  }
}
 8007ab0:	bf00      	nop
 8007ab2:	3710      	adds	r7, #16
 8007ab4:	46bd      	mov	sp, r7
 8007ab6:	bd80      	pop	{r7, pc}

08007ab8 <HAL_LTDC_ErrorCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ErrorCallback(LTDC_HandleTypeDef *hltdc)
{
 8007ab8:	b480      	push	{r7}
 8007aba:	b083      	sub	sp, #12
 8007abc:	af00      	add	r7, sp, #0
 8007abe:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ErrorCallback could be implemented in the user file
   */
}
 8007ac0:	bf00      	nop
 8007ac2:	370c      	adds	r7, #12
 8007ac4:	46bd      	mov	sp, r7
 8007ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aca:	4770      	bx	lr

08007acc <HAL_LTDC_ReloadEventCallback>:
  * @param  hltdc  pointer to a LTDC_HandleTypeDef structure that contains
  *                the configuration information for the LTDC.
  * @retval None
  */
__weak void HAL_LTDC_ReloadEventCallback(LTDC_HandleTypeDef *hltdc)
{
 8007acc:	b480      	push	{r7}
 8007ace:	b083      	sub	sp, #12
 8007ad0:	af00      	add	r7, sp, #0
 8007ad2:	6078      	str	r0, [r7, #4]
  UNUSED(hltdc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_LTDC_ReloadEvenCallback could be implemented in the user file
   */
}
 8007ad4:	bf00      	nop
 8007ad6:	370c      	adds	r7, #12
 8007ad8:	46bd      	mov	sp, r7
 8007ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ade:	4770      	bx	lr

08007ae0 <HAL_LTDC_ConfigLayer>:
  *                    This parameter can be one of the following values:
  *                    LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ConfigLayer(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007ae0:	b5b0      	push	{r4, r5, r7, lr}
 8007ae2:	b084      	sub	sp, #16
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	60f8      	str	r0, [r7, #12]
 8007ae8:	60b9      	str	r1, [r7, #8]
 8007aea:	607a      	str	r2, [r7, #4]
  assert_param(IS_LTDC_BLENDING_FACTOR2(pLayerCfg->BlendingFactor2));
  assert_param(IS_LTDC_CFBLL(pLayerCfg->ImageWidth));
  assert_param(IS_LTDC_CFBLNBR(pLayerCfg->ImageHeight));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007aec:	68fb      	ldr	r3, [r7, #12]
 8007aee:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8007af2:	2b01      	cmp	r3, #1
 8007af4:	d101      	bne.n	8007afa <HAL_LTDC_ConfigLayer+0x1a>
 8007af6:	2302      	movs	r3, #2
 8007af8:	e02c      	b.n	8007b54 <HAL_LTDC_ConfigLayer+0x74>
 8007afa:	68fb      	ldr	r3, [r7, #12]
 8007afc:	2201      	movs	r2, #1
 8007afe:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007b02:	68fb      	ldr	r3, [r7, #12]
 8007b04:	2202      	movs	r2, #2
 8007b06:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Copy new layer configuration into handle structure */
  hltdc->LayerCfg[LayerIdx] = *pLayerCfg;
 8007b0a:	68fa      	ldr	r2, [r7, #12]
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	2134      	movs	r1, #52	@ 0x34
 8007b10:	fb01 f303 	mul.w	r3, r1, r3
 8007b14:	4413      	add	r3, r2
 8007b16:	f103 0238 	add.w	r2, r3, #56	@ 0x38
 8007b1a:	68bb      	ldr	r3, [r7, #8]
 8007b1c:	4614      	mov	r4, r2
 8007b1e:	461d      	mov	r5, r3
 8007b20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8007b2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8007b2c:	682b      	ldr	r3, [r5, #0]
 8007b2e:	6023      	str	r3, [r4, #0]

  /* Configure the LTDC Layer */
  LTDC_SetConfig(hltdc, pLayerCfg, LayerIdx);
 8007b30:	687a      	ldr	r2, [r7, #4]
 8007b32:	68b9      	ldr	r1, [r7, #8]
 8007b34:	68f8      	ldr	r0, [r7, #12]
 8007b36:	f000 f8a2 	bl	8007c7e <LTDC_SetConfig>

  /* Set the Immediate Reload type */
  hltdc->Instance->SRCR = LTDC_SRCR_IMR;
 8007b3a:	68fb      	ldr	r3, [r7, #12]
 8007b3c:	681b      	ldr	r3, [r3, #0]
 8007b3e:	2201      	movs	r2, #1
 8007b40:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the LTDC state*/
  hltdc->State  = HAL_LTDC_STATE_READY;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	2201      	movs	r2, #1
 8007b46:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007b4a:	68fb      	ldr	r3, [r7, #12]
 8007b4c:	2200      	movs	r2, #0
 8007b4e:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8007b52:	2300      	movs	r3, #0
}
 8007b54:	4618      	mov	r0, r3
 8007b56:	3710      	adds	r7, #16
 8007b58:	46bd      	mov	sp, r7
 8007b5a:	bdb0      	pop	{r4, r5, r7, pc}

08007b5c <HAL_LTDC_EnableDither>:
  *                the configuration information for the LTDC.
  * @retval  HAL status
  */

HAL_StatusTypeDef HAL_LTDC_EnableDither(LTDC_HandleTypeDef *hltdc)
{
 8007b5c:	b480      	push	{r7}
 8007b5e:	b083      	sub	sp, #12
 8007b60:	af00      	add	r7, sp, #0
 8007b62:	6078      	str	r0, [r7, #4]
  /* Process locked */
  __HAL_LOCK(hltdc);
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8007b6a:	2b01      	cmp	r3, #1
 8007b6c:	d101      	bne.n	8007b72 <HAL_LTDC_EnableDither+0x16>
 8007b6e:	2302      	movs	r3, #2
 8007b70:	e016      	b.n	8007ba0 <HAL_LTDC_EnableDither+0x44>
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	2201      	movs	r2, #1
 8007b76:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	2202      	movs	r2, #2
 8007b7e:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable Dither by setting DTEN bit */
  LTDC->GCR |= (uint32_t)LTDC_GCR_DEN;
 8007b82:	4b0a      	ldr	r3, [pc, #40]	@ (8007bac <HAL_LTDC_EnableDither+0x50>)
 8007b84:	699b      	ldr	r3, [r3, #24]
 8007b86:	4a09      	ldr	r2, [pc, #36]	@ (8007bac <HAL_LTDC_EnableDither+0x50>)
 8007b88:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007b8c:	6193      	str	r3, [r2, #24]

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2201      	movs	r2, #1
 8007b92:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	2200      	movs	r2, #0
 8007b9a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8007b9e:	2300      	movs	r3, #0
}
 8007ba0:	4618      	mov	r0, r3
 8007ba2:	370c      	adds	r7, #12
 8007ba4:	46bd      	mov	sp, r7
 8007ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007baa:	4770      	bx	lr
 8007bac:	40016800 	.word	0x40016800

08007bb0 <HAL_LTDC_ProgramLineEvent>:
  * @param  Line    Line Interrupt Position.
  * @note   User application may resort to HAL_LTDC_LineEventCallback() at line interrupt generation.
  * @retval  HAL status
  */
HAL_StatusTypeDef HAL_LTDC_ProgramLineEvent(LTDC_HandleTypeDef *hltdc, uint32_t Line)
{
 8007bb0:	b480      	push	{r7}
 8007bb2:	b083      	sub	sp, #12
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
 8007bb8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_LIPOS(Line));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8007bc0:	2b01      	cmp	r3, #1
 8007bc2:	d101      	bne.n	8007bc8 <HAL_LTDC_ProgramLineEvent+0x18>
 8007bc4:	2302      	movs	r3, #2
 8007bc6:	e023      	b.n	8007c10 <HAL_LTDC_ProgramLineEvent+0x60>
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2201      	movs	r2, #1
 8007bcc:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2202      	movs	r2, #2
 8007bd4:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Disable the Line interrupt */
  __HAL_LTDC_DISABLE_IT(hltdc, LTDC_IT_LI);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f022 0201 	bic.w	r2, r2, #1
 8007be6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Set the Line Interrupt position */
  LTDC->LIPCR = (uint32_t)Line;
 8007be8:	4a0c      	ldr	r2, [pc, #48]	@ (8007c1c <HAL_LTDC_ProgramLineEvent+0x6c>)
 8007bea:	683b      	ldr	r3, [r7, #0]
 8007bec:	6413      	str	r3, [r2, #64]	@ 0x40

  /* Enable the Line interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_LI);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	f042 0201 	orr.w	r2, r2, #1
 8007bfc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2201      	movs	r2, #1
 8007c02:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2200      	movs	r2, #0
 8007c0a:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8007c0e:	2300      	movs	r3, #0
}
 8007c10:	4618      	mov	r0, r3
 8007c12:	370c      	adds	r7, #12
 8007c14:	46bd      	mov	sp, r7
 8007c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c1a:	4770      	bx	lr
 8007c1c:	40016800 	.word	0x40016800

08007c20 <HAL_LTDC_Reload>:
  *                      LTDC_RELOAD_VERTICAL_BLANKING  : Reload in the next Vertical Blanking
  * @note   User application may resort to HAL_LTDC_ReloadEventCallback() at reload interrupt generation.
  * @retval  HAL status
  */
HAL_StatusTypeDef  HAL_LTDC_Reload(LTDC_HandleTypeDef *hltdc, uint32_t ReloadType)
{
 8007c20:	b480      	push	{r7}
 8007c22:	b083      	sub	sp, #12
 8007c24:	af00      	add	r7, sp, #0
 8007c26:	6078      	str	r0, [r7, #4]
 8007c28:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_LTDC_RELOAD(ReloadType));

  /* Process locked */
  __HAL_LOCK(hltdc);
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	f893 30a0 	ldrb.w	r3, [r3, #160]	@ 0xa0
 8007c30:	2b01      	cmp	r3, #1
 8007c32:	d101      	bne.n	8007c38 <HAL_LTDC_Reload+0x18>
 8007c34:	2302      	movs	r3, #2
 8007c36:	e01c      	b.n	8007c72 <HAL_LTDC_Reload+0x52>
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	2201      	movs	r2, #1
 8007c3c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  /* Change LTDC peripheral state */
  hltdc->State = HAL_LTDC_STATE_BUSY;
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	2202      	movs	r2, #2
 8007c44:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Enable the Reload interrupt */
  __HAL_LTDC_ENABLE_IT(hltdc, LTDC_IT_RR);
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	681b      	ldr	r3, [r3, #0]
 8007c52:	f042 0208 	orr.w	r2, r2, #8
 8007c56:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Apply Reload type */
  hltdc->Instance->SRCR = ReloadType;
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	683a      	ldr	r2, [r7, #0]
 8007c5e:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Change the LTDC state*/
  hltdc->State = HAL_LTDC_STATE_READY;
 8007c60:	687b      	ldr	r3, [r7, #4]
 8007c62:	2201      	movs	r2, #1
 8007c64:	f883 20a1 	strb.w	r2, [r3, #161]	@ 0xa1

  /* Process unlocked */
  __HAL_UNLOCK(hltdc);
 8007c68:	687b      	ldr	r3, [r7, #4]
 8007c6a:	2200      	movs	r2, #0
 8007c6c:	f883 20a0 	strb.w	r2, [r3, #160]	@ 0xa0

  return HAL_OK;
 8007c70:	2300      	movs	r3, #0
}
 8007c72:	4618      	mov	r0, r3
 8007c74:	370c      	adds	r7, #12
 8007c76:	46bd      	mov	sp, r7
 8007c78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c7c:	4770      	bx	lr

08007c7e <LTDC_SetConfig>:
  * @param  LayerIdx  LTDC Layer index.
  *                   This parameter can be one of the following values: LTDC_LAYER_1 (0) or LTDC_LAYER_2 (1)
  * @retval None
  */
static void LTDC_SetConfig(LTDC_HandleTypeDef *hltdc, LTDC_LayerCfgTypeDef *pLayerCfg, uint32_t LayerIdx)
{
 8007c7e:	b480      	push	{r7}
 8007c80:	b089      	sub	sp, #36	@ 0x24
 8007c82:	af00      	add	r7, sp, #0
 8007c84:	60f8      	str	r0, [r7, #12]
 8007c86:	60b9      	str	r1, [r7, #8]
 8007c88:	607a      	str	r2, [r7, #4]
  uint32_t tmp;
  uint32_t tmp1;
  uint32_t tmp2;

  /* Configure the horizontal start and stop position */
  tmp = ((pLayerCfg->WindowX1 + ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U)) << 16U);
 8007c8a:	68bb      	ldr	r3, [r7, #8]
 8007c8c:	685a      	ldr	r2, [r3, #4]
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	68db      	ldr	r3, [r3, #12]
 8007c94:	0c1b      	lsrs	r3, r3, #16
 8007c96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007c9a:	4413      	add	r3, r2
 8007c9c:	041b      	lsls	r3, r3, #16
 8007c9e:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR &= ~(LTDC_LxWHPCR_WHSTPOS | LTDC_LxWHPCR_WHSPPOS);
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	681b      	ldr	r3, [r3, #0]
 8007ca4:	461a      	mov	r2, r3
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	01db      	lsls	r3, r3, #7
 8007caa:	4413      	add	r3, r2
 8007cac:	3384      	adds	r3, #132	@ 0x84
 8007cae:	685b      	ldr	r3, [r3, #4]
 8007cb0:	68fa      	ldr	r2, [r7, #12]
 8007cb2:	6812      	ldr	r2, [r2, #0]
 8007cb4:	4611      	mov	r1, r2
 8007cb6:	687a      	ldr	r2, [r7, #4]
 8007cb8:	01d2      	lsls	r2, r2, #7
 8007cba:	440a      	add	r2, r1
 8007cbc:	3284      	adds	r2, #132	@ 0x84
 8007cbe:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8007cc2:	6053      	str	r3, [r2, #4]
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8007cc4:	68bb      	ldr	r3, [r7, #8]
 8007cc6:	681a      	ldr	r2, [r3, #0]
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007cc8:	68fb      	ldr	r3, [r7, #12]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	68db      	ldr	r3, [r3, #12]
 8007cce:	0c1b      	lsrs	r3, r3, #16
 8007cd0:	f3c3 030b 	ubfx	r3, r3, #0, #12
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8007cd4:	4413      	add	r3, r2
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007cd6:	1c5a      	adds	r2, r3, #1
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8007cd8:	68fb      	ldr	r3, [r7, #12]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	4619      	mov	r1, r3
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	01db      	lsls	r3, r3, #7
 8007ce2:	440b      	add	r3, r1
 8007ce4:	3384      	adds	r3, #132	@ 0x84
 8007ce6:	4619      	mov	r1, r3
                                         ((hltdc->Instance->BPCR & LTDC_BPCR_AHBP) >> 16U) + 1U) | tmp);
 8007ce8:	69fb      	ldr	r3, [r7, #28]
 8007cea:	4313      	orrs	r3, r2
  LTDC_LAYER(hltdc, LayerIdx)->WHPCR = ((pLayerCfg->WindowX0 + \
 8007cec:	604b      	str	r3, [r1, #4]

  /* Configure the vertical start and stop position */
  tmp = ((pLayerCfg->WindowY1 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP)) << 16U);
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	68da      	ldr	r2, [r3, #12]
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	68db      	ldr	r3, [r3, #12]
 8007cf8:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007cfc:	4413      	add	r3, r2
 8007cfe:	041b      	lsls	r3, r3, #16
 8007d00:	61fb      	str	r3, [r7, #28]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR &= ~(LTDC_LxWVPCR_WVSTPOS | LTDC_LxWVPCR_WVSPPOS);
 8007d02:	68fb      	ldr	r3, [r7, #12]
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	461a      	mov	r2, r3
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	01db      	lsls	r3, r3, #7
 8007d0c:	4413      	add	r3, r2
 8007d0e:	3384      	adds	r3, #132	@ 0x84
 8007d10:	689b      	ldr	r3, [r3, #8]
 8007d12:	68fa      	ldr	r2, [r7, #12]
 8007d14:	6812      	ldr	r2, [r2, #0]
 8007d16:	4611      	mov	r1, r2
 8007d18:	687a      	ldr	r2, [r7, #4]
 8007d1a:	01d2      	lsls	r2, r2, #7
 8007d1c:	440a      	add	r2, r1
 8007d1e:	3284      	adds	r2, #132	@ 0x84
 8007d20:	f403 4370 	and.w	r3, r3, #61440	@ 0xf000
 8007d24:	6093      	str	r3, [r2, #8]
  LTDC_LAYER(hltdc, LayerIdx)->WVPCR  = ((pLayerCfg->WindowY0 + (hltdc->Instance->BPCR & LTDC_BPCR_AVBP) + 1U) | tmp);
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	689a      	ldr	r2, [r3, #8]
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	68db      	ldr	r3, [r3, #12]
 8007d30:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8007d34:	4413      	add	r3, r2
 8007d36:	1c5a      	adds	r2, r3, #1
 8007d38:	68fb      	ldr	r3, [r7, #12]
 8007d3a:	681b      	ldr	r3, [r3, #0]
 8007d3c:	4619      	mov	r1, r3
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	01db      	lsls	r3, r3, #7
 8007d42:	440b      	add	r3, r1
 8007d44:	3384      	adds	r3, #132	@ 0x84
 8007d46:	4619      	mov	r1, r3
 8007d48:	69fb      	ldr	r3, [r7, #28]
 8007d4a:	4313      	orrs	r3, r2
 8007d4c:	608b      	str	r3, [r1, #8]

  /* Specifies the pixel format */
  LTDC_LAYER(hltdc, LayerIdx)->PFCR &= ~(LTDC_LxPFCR_PF);
 8007d4e:	68fb      	ldr	r3, [r7, #12]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	461a      	mov	r2, r3
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	01db      	lsls	r3, r3, #7
 8007d58:	4413      	add	r3, r2
 8007d5a:	3384      	adds	r3, #132	@ 0x84
 8007d5c:	691b      	ldr	r3, [r3, #16]
 8007d5e:	68fa      	ldr	r2, [r7, #12]
 8007d60:	6812      	ldr	r2, [r2, #0]
 8007d62:	4611      	mov	r1, r2
 8007d64:	687a      	ldr	r2, [r7, #4]
 8007d66:	01d2      	lsls	r2, r2, #7
 8007d68:	440a      	add	r2, r1
 8007d6a:	3284      	adds	r2, #132	@ 0x84
 8007d6c:	f023 0307 	bic.w	r3, r3, #7
 8007d70:	6113      	str	r3, [r2, #16]
  LTDC_LAYER(hltdc, LayerIdx)->PFCR = (pLayerCfg->PixelFormat);
 8007d72:	68fb      	ldr	r3, [r7, #12]
 8007d74:	681b      	ldr	r3, [r3, #0]
 8007d76:	461a      	mov	r2, r3
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	01db      	lsls	r3, r3, #7
 8007d7c:	4413      	add	r3, r2
 8007d7e:	3384      	adds	r3, #132	@ 0x84
 8007d80:	461a      	mov	r2, r3
 8007d82:	68bb      	ldr	r3, [r7, #8]
 8007d84:	691b      	ldr	r3, [r3, #16]
 8007d86:	6113      	str	r3, [r2, #16]

  /* Configure the default color values */
  tmp = ((uint32_t)(pLayerCfg->Backcolor.Green) << 8U);
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8007d8e:	021b      	lsls	r3, r3, #8
 8007d90:	61fb      	str	r3, [r7, #28]
  tmp1 = ((uint32_t)(pLayerCfg->Backcolor.Red) << 16U);
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 8007d98:	041b      	lsls	r3, r3, #16
 8007d9a:	61bb      	str	r3, [r7, #24]
  tmp2 = (pLayerCfg->Alpha0 << 24U);
 8007d9c:	68bb      	ldr	r3, [r7, #8]
 8007d9e:	699b      	ldr	r3, [r3, #24]
 8007da0:	061b      	lsls	r3, r3, #24
 8007da2:	617b      	str	r3, [r7, #20]
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->DCCR, (pLayerCfg->Backcolor.Blue | tmp | tmp1 | tmp2));
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8007daa:	461a      	mov	r2, r3
 8007dac:	69fb      	ldr	r3, [r7, #28]
 8007dae:	431a      	orrs	r2, r3
 8007db0:	69bb      	ldr	r3, [r7, #24]
 8007db2:	431a      	orrs	r2, r3
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4619      	mov	r1, r3
 8007dba:	687b      	ldr	r3, [r7, #4]
 8007dbc:	01db      	lsls	r3, r3, #7
 8007dbe:	440b      	add	r3, r1
 8007dc0:	3384      	adds	r3, #132	@ 0x84
 8007dc2:	4619      	mov	r1, r3
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	4313      	orrs	r3, r2
 8007dc8:	618b      	str	r3, [r1, #24]

  /* Specifies the constant alpha value */
  LTDC_LAYER(hltdc, LayerIdx)->CACR &= ~(LTDC_LxCACR_CONSTA);
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	461a      	mov	r2, r3
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	01db      	lsls	r3, r3, #7
 8007dd4:	4413      	add	r3, r2
 8007dd6:	3384      	adds	r3, #132	@ 0x84
 8007dd8:	695b      	ldr	r3, [r3, #20]
 8007dda:	68fa      	ldr	r2, [r7, #12]
 8007ddc:	6812      	ldr	r2, [r2, #0]
 8007dde:	4611      	mov	r1, r2
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	01d2      	lsls	r2, r2, #7
 8007de4:	440a      	add	r2, r1
 8007de6:	3284      	adds	r2, #132	@ 0x84
 8007de8:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8007dec:	6153      	str	r3, [r2, #20]
  LTDC_LAYER(hltdc, LayerIdx)->CACR = (pLayerCfg->Alpha);
 8007dee:	68fb      	ldr	r3, [r7, #12]
 8007df0:	681b      	ldr	r3, [r3, #0]
 8007df2:	461a      	mov	r2, r3
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	01db      	lsls	r3, r3, #7
 8007df8:	4413      	add	r3, r2
 8007dfa:	3384      	adds	r3, #132	@ 0x84
 8007dfc:	461a      	mov	r2, r3
 8007dfe:	68bb      	ldr	r3, [r7, #8]
 8007e00:	695b      	ldr	r3, [r3, #20]
 8007e02:	6153      	str	r3, [r2, #20]

  /* Specifies the blending factors */
  LTDC_LAYER(hltdc, LayerIdx)->BFCR &= ~(LTDC_LxBFCR_BF2 | LTDC_LxBFCR_BF1);
 8007e04:	68fb      	ldr	r3, [r7, #12]
 8007e06:	681b      	ldr	r3, [r3, #0]
 8007e08:	461a      	mov	r2, r3
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	01db      	lsls	r3, r3, #7
 8007e0e:	4413      	add	r3, r2
 8007e10:	3384      	adds	r3, #132	@ 0x84
 8007e12:	69db      	ldr	r3, [r3, #28]
 8007e14:	68fa      	ldr	r2, [r7, #12]
 8007e16:	6812      	ldr	r2, [r2, #0]
 8007e18:	4611      	mov	r1, r2
 8007e1a:	687a      	ldr	r2, [r7, #4]
 8007e1c:	01d2      	lsls	r2, r2, #7
 8007e1e:	440a      	add	r2, r1
 8007e20:	3284      	adds	r2, #132	@ 0x84
 8007e22:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8007e26:	f023 0307 	bic.w	r3, r3, #7
 8007e2a:	61d3      	str	r3, [r2, #28]
  LTDC_LAYER(hltdc, LayerIdx)->BFCR = (pLayerCfg->BlendingFactor1 | pLayerCfg->BlendingFactor2);
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	69da      	ldr	r2, [r3, #28]
 8007e30:	68bb      	ldr	r3, [r7, #8]
 8007e32:	6a1b      	ldr	r3, [r3, #32]
 8007e34:	68f9      	ldr	r1, [r7, #12]
 8007e36:	6809      	ldr	r1, [r1, #0]
 8007e38:	4608      	mov	r0, r1
 8007e3a:	6879      	ldr	r1, [r7, #4]
 8007e3c:	01c9      	lsls	r1, r1, #7
 8007e3e:	4401      	add	r1, r0
 8007e40:	3184      	adds	r1, #132	@ 0x84
 8007e42:	4313      	orrs	r3, r2
 8007e44:	61cb      	str	r3, [r1, #28]

  /* Configure the color frame buffer start address */
  WRITE_REG(LTDC_LAYER(hltdc, LayerIdx)->CFBAR, pLayerCfg->FBStartAdress);
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	461a      	mov	r2, r3
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	01db      	lsls	r3, r3, #7
 8007e50:	4413      	add	r3, r2
 8007e52:	3384      	adds	r3, #132	@ 0x84
 8007e54:	461a      	mov	r2, r3
 8007e56:	68bb      	ldr	r3, [r7, #8]
 8007e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e5a:	6293      	str	r3, [r2, #40]	@ 0x28

  if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB8888)
 8007e5c:	68bb      	ldr	r3, [r7, #8]
 8007e5e:	691b      	ldr	r3, [r3, #16]
 8007e60:	2b00      	cmp	r3, #0
 8007e62:	d102      	bne.n	8007e6a <LTDC_SetConfig+0x1ec>
  {
    tmp = 4U;
 8007e64:	2304      	movs	r3, #4
 8007e66:	61fb      	str	r3, [r7, #28]
 8007e68:	e01b      	b.n	8007ea2 <LTDC_SetConfig+0x224>
  }
  else if (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB888)
 8007e6a:	68bb      	ldr	r3, [r7, #8]
 8007e6c:	691b      	ldr	r3, [r3, #16]
 8007e6e:	2b01      	cmp	r3, #1
 8007e70:	d102      	bne.n	8007e78 <LTDC_SetConfig+0x1fa>
  {
    tmp = 3U;
 8007e72:	2303      	movs	r3, #3
 8007e74:	61fb      	str	r3, [r7, #28]
 8007e76:	e014      	b.n	8007ea2 <LTDC_SetConfig+0x224>
  }
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	691b      	ldr	r3, [r3, #16]
 8007e7c:	2b04      	cmp	r3, #4
 8007e7e:	d00b      	beq.n	8007e98 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007e80:	68bb      	ldr	r3, [r7, #8]
 8007e82:	691b      	ldr	r3, [r3, #16]
  else if ((pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB4444) || \
 8007e84:	2b02      	cmp	r3, #2
 8007e86:	d007      	beq.n	8007e98 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007e88:	68bb      	ldr	r3, [r7, #8]
 8007e8a:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_RGB565)   || \
 8007e8c:	2b03      	cmp	r3, #3
 8007e8e:	d003      	beq.n	8007e98 <LTDC_SetConfig+0x21a>
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_AL88))
 8007e90:	68bb      	ldr	r3, [r7, #8]
 8007e92:	691b      	ldr	r3, [r3, #16]
           (pLayerCfg->PixelFormat == LTDC_PIXEL_FORMAT_ARGB1555) || \
 8007e94:	2b07      	cmp	r3, #7
 8007e96:	d102      	bne.n	8007e9e <LTDC_SetConfig+0x220>
  {
    tmp = 2U;
 8007e98:	2302      	movs	r3, #2
 8007e9a:	61fb      	str	r3, [r7, #28]
 8007e9c:	e001      	b.n	8007ea2 <LTDC_SetConfig+0x224>
  }
  else
  {
    tmp = 1U;
 8007e9e:	2301      	movs	r3, #1
 8007ea0:	61fb      	str	r3, [r7, #28]
  }

  /* Configure the color frame buffer pitch in byte */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  &= ~(LTDC_LxCFBLR_CFBLL | LTDC_LxCFBLR_CFBP);
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	461a      	mov	r2, r3
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	01db      	lsls	r3, r3, #7
 8007eac:	4413      	add	r3, r2
 8007eae:	3384      	adds	r3, #132	@ 0x84
 8007eb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007eb2:	68fa      	ldr	r2, [r7, #12]
 8007eb4:	6812      	ldr	r2, [r2, #0]
 8007eb6:	4611      	mov	r1, r2
 8007eb8:	687a      	ldr	r2, [r7, #4]
 8007eba:	01d2      	lsls	r2, r2, #7
 8007ebc:	440a      	add	r2, r1
 8007ebe:	3284      	adds	r2, #132	@ 0x84
 8007ec0:	f003 23e0 	and.w	r3, r3, #3758153728	@ 0xe000e000
 8007ec4:	62d3      	str	r3, [r2, #44]	@ 0x2c
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8007ec6:	68bb      	ldr	r3, [r7, #8]
 8007ec8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007eca:	69fa      	ldr	r2, [r7, #28]
 8007ecc:	fb02 f303 	mul.w	r3, r2, r3
 8007ed0:	041a      	lsls	r2, r3, #16
                                         (((pLayerCfg->WindowX1 - pLayerCfg->WindowX0) * tmp)  + 3U));
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	6859      	ldr	r1, [r3, #4]
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	1acb      	subs	r3, r1, r3
 8007edc:	69f9      	ldr	r1, [r7, #28]
 8007ede:	fb01 f303 	mul.w	r3, r1, r3
 8007ee2:	3303      	adds	r3, #3
  LTDC_LAYER(hltdc, LayerIdx)->CFBLR  = (((pLayerCfg->ImageWidth * tmp) << 16U) | \
 8007ee4:	68f9      	ldr	r1, [r7, #12]
 8007ee6:	6809      	ldr	r1, [r1, #0]
 8007ee8:	4608      	mov	r0, r1
 8007eea:	6879      	ldr	r1, [r7, #4]
 8007eec:	01c9      	lsls	r1, r1, #7
 8007eee:	4401      	add	r1, r0
 8007ef0:	3184      	adds	r1, #132	@ 0x84
 8007ef2:	4313      	orrs	r3, r2
 8007ef4:	62cb      	str	r3, [r1, #44]	@ 0x2c
  /* Configure the frame buffer line number */
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  &= ~(LTDC_LxCFBLNR_CFBLNBR);
 8007ef6:	68fb      	ldr	r3, [r7, #12]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	461a      	mov	r2, r3
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	01db      	lsls	r3, r3, #7
 8007f00:	4413      	add	r3, r2
 8007f02:	3384      	adds	r3, #132	@ 0x84
 8007f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007f06:	68fa      	ldr	r2, [r7, #12]
 8007f08:	6812      	ldr	r2, [r2, #0]
 8007f0a:	4611      	mov	r1, r2
 8007f0c:	687a      	ldr	r2, [r7, #4]
 8007f0e:	01d2      	lsls	r2, r2, #7
 8007f10:	440a      	add	r2, r1
 8007f12:	3284      	adds	r2, #132	@ 0x84
 8007f14:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8007f18:	f023 0307 	bic.w	r3, r3, #7
 8007f1c:	6313      	str	r3, [r2, #48]	@ 0x30
  LTDC_LAYER(hltdc, LayerIdx)->CFBLNR  = (pLayerCfg->ImageHeight);
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	681b      	ldr	r3, [r3, #0]
 8007f22:	461a      	mov	r2, r3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	01db      	lsls	r3, r3, #7
 8007f28:	4413      	add	r3, r2
 8007f2a:	3384      	adds	r3, #132	@ 0x84
 8007f2c:	461a      	mov	r2, r3
 8007f2e:	68bb      	ldr	r3, [r7, #8]
 8007f30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007f32:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable LTDC_Layer by setting LEN bit */
  LTDC_LAYER(hltdc, LayerIdx)->CR |= (uint32_t)LTDC_LxCR_LEN;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	461a      	mov	r2, r3
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	01db      	lsls	r3, r3, #7
 8007f3e:	4413      	add	r3, r2
 8007f40:	3384      	adds	r3, #132	@ 0x84
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	68fa      	ldr	r2, [r7, #12]
 8007f46:	6812      	ldr	r2, [r2, #0]
 8007f48:	4611      	mov	r1, r2
 8007f4a:	687a      	ldr	r2, [r7, #4]
 8007f4c:	01d2      	lsls	r2, r2, #7
 8007f4e:	440a      	add	r2, r1
 8007f50:	3284      	adds	r2, #132	@ 0x84
 8007f52:	f043 0301 	orr.w	r3, r3, #1
 8007f56:	6013      	str	r3, [r2, #0]
}
 8007f58:	bf00      	nop
 8007f5a:	3724      	adds	r7, #36	@ 0x24
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr

08007f64 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8007f64:	b580      	push	{r7, lr}
 8007f66:	b086      	sub	sp, #24
 8007f68:	af00      	add	r7, sp, #0
 8007f6a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d101      	bne.n	8007f76 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8007f72:	2301      	movs	r3, #1
 8007f74:	e267      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	f003 0301 	and.w	r3, r3, #1
 8007f7e:	2b00      	cmp	r3, #0
 8007f80:	d075      	beq.n	800806e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007f82:	4b88      	ldr	r3, [pc, #544]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8007f84:	689b      	ldr	r3, [r3, #8]
 8007f86:	f003 030c 	and.w	r3, r3, #12
 8007f8a:	2b04      	cmp	r3, #4
 8007f8c:	d00c      	beq.n	8007fa8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007f8e:	4b85      	ldr	r3, [pc, #532]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8007f90:	689b      	ldr	r3, [r3, #8]
 8007f92:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8007f96:	2b08      	cmp	r3, #8
 8007f98:	d112      	bne.n	8007fc0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007f9a:	4b82      	ldr	r3, [pc, #520]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8007f9c:	685b      	ldr	r3, [r3, #4]
 8007f9e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007fa2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8007fa6:	d10b      	bne.n	8007fc0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007fa8:	4b7e      	ldr	r3, [pc, #504]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d05b      	beq.n	800806c <HAL_RCC_OscConfig+0x108>
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	685b      	ldr	r3, [r3, #4]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d157      	bne.n	800806c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8007fbc:	2301      	movs	r3, #1
 8007fbe:	e242      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	685b      	ldr	r3, [r3, #4]
 8007fc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007fc8:	d106      	bne.n	8007fd8 <HAL_RCC_OscConfig+0x74>
 8007fca:	4b76      	ldr	r3, [pc, #472]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	4a75      	ldr	r2, [pc, #468]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8007fd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007fd4:	6013      	str	r3, [r2, #0]
 8007fd6:	e01d      	b.n	8008014 <HAL_RCC_OscConfig+0xb0>
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	685b      	ldr	r3, [r3, #4]
 8007fdc:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8007fe0:	d10c      	bne.n	8007ffc <HAL_RCC_OscConfig+0x98>
 8007fe2:	4b70      	ldr	r3, [pc, #448]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	4a6f      	ldr	r2, [pc, #444]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8007fe8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8007fec:	6013      	str	r3, [r2, #0]
 8007fee:	4b6d      	ldr	r3, [pc, #436]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8007ff0:	681b      	ldr	r3, [r3, #0]
 8007ff2:	4a6c      	ldr	r2, [pc, #432]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8007ff4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007ff8:	6013      	str	r3, [r2, #0]
 8007ffa:	e00b      	b.n	8008014 <HAL_RCC_OscConfig+0xb0>
 8007ffc:	4b69      	ldr	r3, [pc, #420]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a68      	ldr	r2, [pc, #416]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8008002:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008006:	6013      	str	r3, [r2, #0]
 8008008:	4b66      	ldr	r3, [pc, #408]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	4a65      	ldr	r2, [pc, #404]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 800800e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8008012:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8008014:	687b      	ldr	r3, [r7, #4]
 8008016:	685b      	ldr	r3, [r3, #4]
 8008018:	2b00      	cmp	r3, #0
 800801a:	d013      	beq.n	8008044 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800801c:	f7fd fce4 	bl	80059e8 <HAL_GetTick>
 8008020:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008022:	e008      	b.n	8008036 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008024:	f7fd fce0 	bl	80059e8 <HAL_GetTick>
 8008028:	4602      	mov	r2, r0
 800802a:	693b      	ldr	r3, [r7, #16]
 800802c:	1ad3      	subs	r3, r2, r3
 800802e:	2b64      	cmp	r3, #100	@ 0x64
 8008030:	d901      	bls.n	8008036 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8008032:	2303      	movs	r3, #3
 8008034:	e207      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008036:	4b5b      	ldr	r3, [pc, #364]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8008038:	681b      	ldr	r3, [r3, #0]
 800803a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800803e:	2b00      	cmp	r3, #0
 8008040:	d0f0      	beq.n	8008024 <HAL_RCC_OscConfig+0xc0>
 8008042:	e014      	b.n	800806e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008044:	f7fd fcd0 	bl	80059e8 <HAL_GetTick>
 8008048:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800804a:	e008      	b.n	800805e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800804c:	f7fd fccc 	bl	80059e8 <HAL_GetTick>
 8008050:	4602      	mov	r2, r0
 8008052:	693b      	ldr	r3, [r7, #16]
 8008054:	1ad3      	subs	r3, r2, r3
 8008056:	2b64      	cmp	r3, #100	@ 0x64
 8008058:	d901      	bls.n	800805e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800805a:	2303      	movs	r3, #3
 800805c:	e1f3      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800805e:	4b51      	ldr	r3, [pc, #324]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008066:	2b00      	cmp	r3, #0
 8008068:	d1f0      	bne.n	800804c <HAL_RCC_OscConfig+0xe8>
 800806a:	e000      	b.n	800806e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800806c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	681b      	ldr	r3, [r3, #0]
 8008072:	f003 0302 	and.w	r3, r3, #2
 8008076:	2b00      	cmp	r3, #0
 8008078:	d063      	beq.n	8008142 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800807a:	4b4a      	ldr	r3, [pc, #296]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 800807c:	689b      	ldr	r3, [r3, #8]
 800807e:	f003 030c 	and.w	r3, r3, #12
 8008082:	2b00      	cmp	r3, #0
 8008084:	d00b      	beq.n	800809e <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008086:	4b47      	ldr	r3, [pc, #284]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8008088:	689b      	ldr	r3, [r3, #8]
 800808a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800808e:	2b08      	cmp	r3, #8
 8008090:	d11c      	bne.n	80080cc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8008092:	4b44      	ldr	r3, [pc, #272]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8008094:	685b      	ldr	r3, [r3, #4]
 8008096:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800809a:	2b00      	cmp	r3, #0
 800809c:	d116      	bne.n	80080cc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800809e:	4b41      	ldr	r3, [pc, #260]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f003 0302 	and.w	r3, r3, #2
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	d005      	beq.n	80080b6 <HAL_RCC_OscConfig+0x152>
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	68db      	ldr	r3, [r3, #12]
 80080ae:	2b01      	cmp	r3, #1
 80080b0:	d001      	beq.n	80080b6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80080b2:	2301      	movs	r3, #1
 80080b4:	e1c7      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80080b6:	4b3b      	ldr	r3, [pc, #236]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	691b      	ldr	r3, [r3, #16]
 80080c2:	00db      	lsls	r3, r3, #3
 80080c4:	4937      	ldr	r1, [pc, #220]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 80080c6:	4313      	orrs	r3, r2
 80080c8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80080ca:	e03a      	b.n	8008142 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	68db      	ldr	r3, [r3, #12]
 80080d0:	2b00      	cmp	r3, #0
 80080d2:	d020      	beq.n	8008116 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80080d4:	4b34      	ldr	r3, [pc, #208]	@ (80081a8 <HAL_RCC_OscConfig+0x244>)
 80080d6:	2201      	movs	r2, #1
 80080d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80080da:	f7fd fc85 	bl	80059e8 <HAL_GetTick>
 80080de:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080e0:	e008      	b.n	80080f4 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80080e2:	f7fd fc81 	bl	80059e8 <HAL_GetTick>
 80080e6:	4602      	mov	r2, r0
 80080e8:	693b      	ldr	r3, [r7, #16]
 80080ea:	1ad3      	subs	r3, r2, r3
 80080ec:	2b02      	cmp	r3, #2
 80080ee:	d901      	bls.n	80080f4 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80080f0:	2303      	movs	r3, #3
 80080f2:	e1a8      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80080f4:	4b2b      	ldr	r3, [pc, #172]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f003 0302 	and.w	r3, r3, #2
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d0f0      	beq.n	80080e2 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008100:	4b28      	ldr	r3, [pc, #160]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	691b      	ldr	r3, [r3, #16]
 800810c:	00db      	lsls	r3, r3, #3
 800810e:	4925      	ldr	r1, [pc, #148]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8008110:	4313      	orrs	r3, r2
 8008112:	600b      	str	r3, [r1, #0]
 8008114:	e015      	b.n	8008142 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8008116:	4b24      	ldr	r3, [pc, #144]	@ (80081a8 <HAL_RCC_OscConfig+0x244>)
 8008118:	2200      	movs	r2, #0
 800811a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800811c:	f7fd fc64 	bl	80059e8 <HAL_GetTick>
 8008120:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008122:	e008      	b.n	8008136 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008124:	f7fd fc60 	bl	80059e8 <HAL_GetTick>
 8008128:	4602      	mov	r2, r0
 800812a:	693b      	ldr	r3, [r7, #16]
 800812c:	1ad3      	subs	r3, r2, r3
 800812e:	2b02      	cmp	r3, #2
 8008130:	d901      	bls.n	8008136 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8008132:	2303      	movs	r3, #3
 8008134:	e187      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8008136:	4b1b      	ldr	r3, [pc, #108]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	f003 0302 	and.w	r3, r3, #2
 800813e:	2b00      	cmp	r3, #0
 8008140:	d1f0      	bne.n	8008124 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8008142:	687b      	ldr	r3, [r7, #4]
 8008144:	681b      	ldr	r3, [r3, #0]
 8008146:	f003 0308 	and.w	r3, r3, #8
 800814a:	2b00      	cmp	r3, #0
 800814c:	d036      	beq.n	80081bc <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800814e:	687b      	ldr	r3, [r7, #4]
 8008150:	695b      	ldr	r3, [r3, #20]
 8008152:	2b00      	cmp	r3, #0
 8008154:	d016      	beq.n	8008184 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008156:	4b15      	ldr	r3, [pc, #84]	@ (80081ac <HAL_RCC_OscConfig+0x248>)
 8008158:	2201      	movs	r2, #1
 800815a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800815c:	f7fd fc44 	bl	80059e8 <HAL_GetTick>
 8008160:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008162:	e008      	b.n	8008176 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008164:	f7fd fc40 	bl	80059e8 <HAL_GetTick>
 8008168:	4602      	mov	r2, r0
 800816a:	693b      	ldr	r3, [r7, #16]
 800816c:	1ad3      	subs	r3, r2, r3
 800816e:	2b02      	cmp	r3, #2
 8008170:	d901      	bls.n	8008176 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8008172:	2303      	movs	r3, #3
 8008174:	e167      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8008176:	4b0b      	ldr	r3, [pc, #44]	@ (80081a4 <HAL_RCC_OscConfig+0x240>)
 8008178:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800817a:	f003 0302 	and.w	r3, r3, #2
 800817e:	2b00      	cmp	r3, #0
 8008180:	d0f0      	beq.n	8008164 <HAL_RCC_OscConfig+0x200>
 8008182:	e01b      	b.n	80081bc <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008184:	4b09      	ldr	r3, [pc, #36]	@ (80081ac <HAL_RCC_OscConfig+0x248>)
 8008186:	2200      	movs	r2, #0
 8008188:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800818a:	f7fd fc2d 	bl	80059e8 <HAL_GetTick>
 800818e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008190:	e00e      	b.n	80081b0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008192:	f7fd fc29 	bl	80059e8 <HAL_GetTick>
 8008196:	4602      	mov	r2, r0
 8008198:	693b      	ldr	r3, [r7, #16]
 800819a:	1ad3      	subs	r3, r2, r3
 800819c:	2b02      	cmp	r3, #2
 800819e:	d907      	bls.n	80081b0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80081a0:	2303      	movs	r3, #3
 80081a2:	e150      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
 80081a4:	40023800 	.word	0x40023800
 80081a8:	42470000 	.word	0x42470000
 80081ac:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80081b0:	4b88      	ldr	r3, [pc, #544]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 80081b2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80081b4:	f003 0302 	and.w	r3, r3, #2
 80081b8:	2b00      	cmp	r3, #0
 80081ba:	d1ea      	bne.n	8008192 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f003 0304 	and.w	r3, r3, #4
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	f000 8097 	beq.w	80082f8 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80081ca:	2300      	movs	r3, #0
 80081cc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80081ce:	4b81      	ldr	r3, [pc, #516]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 80081d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081d2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d10f      	bne.n	80081fa <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80081da:	2300      	movs	r3, #0
 80081dc:	60bb      	str	r3, [r7, #8]
 80081de:	4b7d      	ldr	r3, [pc, #500]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 80081e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081e2:	4a7c      	ldr	r2, [pc, #496]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 80081e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80081e8:	6413      	str	r3, [r2, #64]	@ 0x40
 80081ea:	4b7a      	ldr	r3, [pc, #488]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 80081ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80081f2:	60bb      	str	r3, [r7, #8]
 80081f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80081f6:	2301      	movs	r3, #1
 80081f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80081fa:	4b77      	ldr	r3, [pc, #476]	@ (80083d8 <HAL_RCC_OscConfig+0x474>)
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008202:	2b00      	cmp	r3, #0
 8008204:	d118      	bne.n	8008238 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8008206:	4b74      	ldr	r3, [pc, #464]	@ (80083d8 <HAL_RCC_OscConfig+0x474>)
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	4a73      	ldr	r2, [pc, #460]	@ (80083d8 <HAL_RCC_OscConfig+0x474>)
 800820c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008210:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8008212:	f7fd fbe9 	bl	80059e8 <HAL_GetTick>
 8008216:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008218:	e008      	b.n	800822c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800821a:	f7fd fbe5 	bl	80059e8 <HAL_GetTick>
 800821e:	4602      	mov	r2, r0
 8008220:	693b      	ldr	r3, [r7, #16]
 8008222:	1ad3      	subs	r3, r2, r3
 8008224:	2b02      	cmp	r3, #2
 8008226:	d901      	bls.n	800822c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008228:	2303      	movs	r3, #3
 800822a:	e10c      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800822c:	4b6a      	ldr	r3, [pc, #424]	@ (80083d8 <HAL_RCC_OscConfig+0x474>)
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008234:	2b00      	cmp	r3, #0
 8008236:	d0f0      	beq.n	800821a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	689b      	ldr	r3, [r3, #8]
 800823c:	2b01      	cmp	r3, #1
 800823e:	d106      	bne.n	800824e <HAL_RCC_OscConfig+0x2ea>
 8008240:	4b64      	ldr	r3, [pc, #400]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 8008242:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008244:	4a63      	ldr	r2, [pc, #396]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 8008246:	f043 0301 	orr.w	r3, r3, #1
 800824a:	6713      	str	r3, [r2, #112]	@ 0x70
 800824c:	e01c      	b.n	8008288 <HAL_RCC_OscConfig+0x324>
 800824e:	687b      	ldr	r3, [r7, #4]
 8008250:	689b      	ldr	r3, [r3, #8]
 8008252:	2b05      	cmp	r3, #5
 8008254:	d10c      	bne.n	8008270 <HAL_RCC_OscConfig+0x30c>
 8008256:	4b5f      	ldr	r3, [pc, #380]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 8008258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800825a:	4a5e      	ldr	r2, [pc, #376]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 800825c:	f043 0304 	orr.w	r3, r3, #4
 8008260:	6713      	str	r3, [r2, #112]	@ 0x70
 8008262:	4b5c      	ldr	r3, [pc, #368]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 8008264:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008266:	4a5b      	ldr	r2, [pc, #364]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 8008268:	f043 0301 	orr.w	r3, r3, #1
 800826c:	6713      	str	r3, [r2, #112]	@ 0x70
 800826e:	e00b      	b.n	8008288 <HAL_RCC_OscConfig+0x324>
 8008270:	4b58      	ldr	r3, [pc, #352]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 8008272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008274:	4a57      	ldr	r2, [pc, #348]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 8008276:	f023 0301 	bic.w	r3, r3, #1
 800827a:	6713      	str	r3, [r2, #112]	@ 0x70
 800827c:	4b55      	ldr	r3, [pc, #340]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 800827e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008280:	4a54      	ldr	r2, [pc, #336]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 8008282:	f023 0304 	bic.w	r3, r3, #4
 8008286:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008288:	687b      	ldr	r3, [r7, #4]
 800828a:	689b      	ldr	r3, [r3, #8]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d015      	beq.n	80082bc <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008290:	f7fd fbaa 	bl	80059e8 <HAL_GetTick>
 8008294:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008296:	e00a      	b.n	80082ae <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008298:	f7fd fba6 	bl	80059e8 <HAL_GetTick>
 800829c:	4602      	mov	r2, r0
 800829e:	693b      	ldr	r3, [r7, #16]
 80082a0:	1ad3      	subs	r3, r2, r3
 80082a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082a6:	4293      	cmp	r3, r2
 80082a8:	d901      	bls.n	80082ae <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80082aa:	2303      	movs	r3, #3
 80082ac:	e0cb      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80082ae:	4b49      	ldr	r3, [pc, #292]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 80082b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082b2:	f003 0302 	and.w	r3, r3, #2
 80082b6:	2b00      	cmp	r3, #0
 80082b8:	d0ee      	beq.n	8008298 <HAL_RCC_OscConfig+0x334>
 80082ba:	e014      	b.n	80082e6 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80082bc:	f7fd fb94 	bl	80059e8 <HAL_GetTick>
 80082c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80082c2:	e00a      	b.n	80082da <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80082c4:	f7fd fb90 	bl	80059e8 <HAL_GetTick>
 80082c8:	4602      	mov	r2, r0
 80082ca:	693b      	ldr	r3, [r7, #16]
 80082cc:	1ad3      	subs	r3, r2, r3
 80082ce:	f241 3288 	movw	r2, #5000	@ 0x1388
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d901      	bls.n	80082da <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80082d6:	2303      	movs	r3, #3
 80082d8:	e0b5      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80082da:	4b3e      	ldr	r3, [pc, #248]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 80082dc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80082de:	f003 0302 	and.w	r3, r3, #2
 80082e2:	2b00      	cmp	r3, #0
 80082e4:	d1ee      	bne.n	80082c4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80082e6:	7dfb      	ldrb	r3, [r7, #23]
 80082e8:	2b01      	cmp	r3, #1
 80082ea:	d105      	bne.n	80082f8 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80082ec:	4b39      	ldr	r3, [pc, #228]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 80082ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082f0:	4a38      	ldr	r2, [pc, #224]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 80082f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80082f6:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	699b      	ldr	r3, [r3, #24]
 80082fc:	2b00      	cmp	r3, #0
 80082fe:	f000 80a1 	beq.w	8008444 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8008302:	4b34      	ldr	r3, [pc, #208]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 8008304:	689b      	ldr	r3, [r3, #8]
 8008306:	f003 030c 	and.w	r3, r3, #12
 800830a:	2b08      	cmp	r3, #8
 800830c:	d05c      	beq.n	80083c8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	699b      	ldr	r3, [r3, #24]
 8008312:	2b02      	cmp	r3, #2
 8008314:	d141      	bne.n	800839a <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008316:	4b31      	ldr	r3, [pc, #196]	@ (80083dc <HAL_RCC_OscConfig+0x478>)
 8008318:	2200      	movs	r2, #0
 800831a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800831c:	f7fd fb64 	bl	80059e8 <HAL_GetTick>
 8008320:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008322:	e008      	b.n	8008336 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008324:	f7fd fb60 	bl	80059e8 <HAL_GetTick>
 8008328:	4602      	mov	r2, r0
 800832a:	693b      	ldr	r3, [r7, #16]
 800832c:	1ad3      	subs	r3, r2, r3
 800832e:	2b02      	cmp	r3, #2
 8008330:	d901      	bls.n	8008336 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8008332:	2303      	movs	r3, #3
 8008334:	e087      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008336:	4b27      	ldr	r3, [pc, #156]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800833e:	2b00      	cmp	r3, #0
 8008340:	d1f0      	bne.n	8008324 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008342:	687b      	ldr	r3, [r7, #4]
 8008344:	69da      	ldr	r2, [r3, #28]
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6a1b      	ldr	r3, [r3, #32]
 800834a:	431a      	orrs	r2, r3
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008350:	019b      	lsls	r3, r3, #6
 8008352:	431a      	orrs	r2, r3
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008358:	085b      	lsrs	r3, r3, #1
 800835a:	3b01      	subs	r3, #1
 800835c:	041b      	lsls	r3, r3, #16
 800835e:	431a      	orrs	r2, r3
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008364:	061b      	lsls	r3, r3, #24
 8008366:	491b      	ldr	r1, [pc, #108]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 8008368:	4313      	orrs	r3, r2
 800836a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800836c:	4b1b      	ldr	r3, [pc, #108]	@ (80083dc <HAL_RCC_OscConfig+0x478>)
 800836e:	2201      	movs	r2, #1
 8008370:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008372:	f7fd fb39 	bl	80059e8 <HAL_GetTick>
 8008376:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008378:	e008      	b.n	800838c <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800837a:	f7fd fb35 	bl	80059e8 <HAL_GetTick>
 800837e:	4602      	mov	r2, r0
 8008380:	693b      	ldr	r3, [r7, #16]
 8008382:	1ad3      	subs	r3, r2, r3
 8008384:	2b02      	cmp	r3, #2
 8008386:	d901      	bls.n	800838c <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008388:	2303      	movs	r3, #3
 800838a:	e05c      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800838c:	4b11      	ldr	r3, [pc, #68]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 800838e:	681b      	ldr	r3, [r3, #0]
 8008390:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008394:	2b00      	cmp	r3, #0
 8008396:	d0f0      	beq.n	800837a <HAL_RCC_OscConfig+0x416>
 8008398:	e054      	b.n	8008444 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800839a:	4b10      	ldr	r3, [pc, #64]	@ (80083dc <HAL_RCC_OscConfig+0x478>)
 800839c:	2200      	movs	r2, #0
 800839e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80083a0:	f7fd fb22 	bl	80059e8 <HAL_GetTick>
 80083a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083a6:	e008      	b.n	80083ba <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80083a8:	f7fd fb1e 	bl	80059e8 <HAL_GetTick>
 80083ac:	4602      	mov	r2, r0
 80083ae:	693b      	ldr	r3, [r7, #16]
 80083b0:	1ad3      	subs	r3, r2, r3
 80083b2:	2b02      	cmp	r3, #2
 80083b4:	d901      	bls.n	80083ba <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80083b6:	2303      	movs	r3, #3
 80083b8:	e045      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80083ba:	4b06      	ldr	r3, [pc, #24]	@ (80083d4 <HAL_RCC_OscConfig+0x470>)
 80083bc:	681b      	ldr	r3, [r3, #0]
 80083be:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	d1f0      	bne.n	80083a8 <HAL_RCC_OscConfig+0x444>
 80083c6:	e03d      	b.n	8008444 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80083c8:	687b      	ldr	r3, [r7, #4]
 80083ca:	699b      	ldr	r3, [r3, #24]
 80083cc:	2b01      	cmp	r3, #1
 80083ce:	d107      	bne.n	80083e0 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80083d0:	2301      	movs	r3, #1
 80083d2:	e038      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
 80083d4:	40023800 	.word	0x40023800
 80083d8:	40007000 	.word	0x40007000
 80083dc:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80083e0:	4b1b      	ldr	r3, [pc, #108]	@ (8008450 <HAL_RCC_OscConfig+0x4ec>)
 80083e2:	685b      	ldr	r3, [r3, #4]
 80083e4:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	699b      	ldr	r3, [r3, #24]
 80083ea:	2b01      	cmp	r3, #1
 80083ec:	d028      	beq.n	8008440 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80083ee:	68fb      	ldr	r3, [r7, #12]
 80083f0:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80083f8:	429a      	cmp	r2, r3
 80083fa:	d121      	bne.n	8008440 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008406:	429a      	cmp	r2, r3
 8008408:	d11a      	bne.n	8008440 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800840a:	68fa      	ldr	r2, [r7, #12]
 800840c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008410:	4013      	ands	r3, r2
 8008412:	687a      	ldr	r2, [r7, #4]
 8008414:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8008416:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008418:	4293      	cmp	r3, r2
 800841a:	d111      	bne.n	8008440 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800841c:	68fb      	ldr	r3, [r7, #12]
 800841e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008426:	085b      	lsrs	r3, r3, #1
 8008428:	3b01      	subs	r3, #1
 800842a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800842c:	429a      	cmp	r2, r3
 800842e:	d107      	bne.n	8008440 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800843a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800843c:	429a      	cmp	r2, r3
 800843e:	d001      	beq.n	8008444 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008440:	2301      	movs	r3, #1
 8008442:	e000      	b.n	8008446 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8008444:	2300      	movs	r3, #0
}
 8008446:	4618      	mov	r0, r3
 8008448:	3718      	adds	r7, #24
 800844a:	46bd      	mov	sp, r7
 800844c:	bd80      	pop	{r7, pc}
 800844e:	bf00      	nop
 8008450:	40023800 	.word	0x40023800

08008454 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008454:	b580      	push	{r7, lr}
 8008456:	b084      	sub	sp, #16
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
 800845c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d101      	bne.n	8008468 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008464:	2301      	movs	r3, #1
 8008466:	e0cc      	b.n	8008602 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008468:	4b68      	ldr	r3, [pc, #416]	@ (800860c <HAL_RCC_ClockConfig+0x1b8>)
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	f003 030f 	and.w	r3, r3, #15
 8008470:	683a      	ldr	r2, [r7, #0]
 8008472:	429a      	cmp	r2, r3
 8008474:	d90c      	bls.n	8008490 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008476:	4b65      	ldr	r3, [pc, #404]	@ (800860c <HAL_RCC_ClockConfig+0x1b8>)
 8008478:	683a      	ldr	r2, [r7, #0]
 800847a:	b2d2      	uxtb	r2, r2
 800847c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800847e:	4b63      	ldr	r3, [pc, #396]	@ (800860c <HAL_RCC_ClockConfig+0x1b8>)
 8008480:	681b      	ldr	r3, [r3, #0]
 8008482:	f003 030f 	and.w	r3, r3, #15
 8008486:	683a      	ldr	r2, [r7, #0]
 8008488:	429a      	cmp	r2, r3
 800848a:	d001      	beq.n	8008490 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 800848c:	2301      	movs	r3, #1
 800848e:	e0b8      	b.n	8008602 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008490:	687b      	ldr	r3, [r7, #4]
 8008492:	681b      	ldr	r3, [r3, #0]
 8008494:	f003 0302 	and.w	r3, r3, #2
 8008498:	2b00      	cmp	r3, #0
 800849a:	d020      	beq.n	80084de <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	681b      	ldr	r3, [r3, #0]
 80084a0:	f003 0304 	and.w	r3, r3, #4
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d005      	beq.n	80084b4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80084a8:	4b59      	ldr	r3, [pc, #356]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 80084aa:	689b      	ldr	r3, [r3, #8]
 80084ac:	4a58      	ldr	r2, [pc, #352]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 80084ae:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80084b2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	681b      	ldr	r3, [r3, #0]
 80084b8:	f003 0308 	and.w	r3, r3, #8
 80084bc:	2b00      	cmp	r3, #0
 80084be:	d005      	beq.n	80084cc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80084c0:	4b53      	ldr	r3, [pc, #332]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 80084c2:	689b      	ldr	r3, [r3, #8]
 80084c4:	4a52      	ldr	r2, [pc, #328]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 80084c6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80084ca:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80084cc:	4b50      	ldr	r3, [pc, #320]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 80084ce:	689b      	ldr	r3, [r3, #8]
 80084d0:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	689b      	ldr	r3, [r3, #8]
 80084d8:	494d      	ldr	r1, [pc, #308]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 80084da:	4313      	orrs	r3, r2
 80084dc:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f003 0301 	and.w	r3, r3, #1
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d044      	beq.n	8008574 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	2b01      	cmp	r3, #1
 80084f0:	d107      	bne.n	8008502 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084f2:	4b47      	ldr	r3, [pc, #284]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80084fa:	2b00      	cmp	r3, #0
 80084fc:	d119      	bne.n	8008532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80084fe:	2301      	movs	r3, #1
 8008500:	e07f      	b.n	8008602 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008502:	687b      	ldr	r3, [r7, #4]
 8008504:	685b      	ldr	r3, [r3, #4]
 8008506:	2b02      	cmp	r3, #2
 8008508:	d003      	beq.n	8008512 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800850e:	2b03      	cmp	r3, #3
 8008510:	d107      	bne.n	8008522 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008512:	4b3f      	ldr	r3, [pc, #252]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800851a:	2b00      	cmp	r3, #0
 800851c:	d109      	bne.n	8008532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800851e:	2301      	movs	r3, #1
 8008520:	e06f      	b.n	8008602 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008522:	4b3b      	ldr	r3, [pc, #236]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	f003 0302 	and.w	r3, r3, #2
 800852a:	2b00      	cmp	r3, #0
 800852c:	d101      	bne.n	8008532 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800852e:	2301      	movs	r3, #1
 8008530:	e067      	b.n	8008602 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008532:	4b37      	ldr	r3, [pc, #220]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 8008534:	689b      	ldr	r3, [r3, #8]
 8008536:	f023 0203 	bic.w	r2, r3, #3
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	685b      	ldr	r3, [r3, #4]
 800853e:	4934      	ldr	r1, [pc, #208]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 8008540:	4313      	orrs	r3, r2
 8008542:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008544:	f7fd fa50 	bl	80059e8 <HAL_GetTick>
 8008548:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800854a:	e00a      	b.n	8008562 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800854c:	f7fd fa4c 	bl	80059e8 <HAL_GetTick>
 8008550:	4602      	mov	r2, r0
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	1ad3      	subs	r3, r2, r3
 8008556:	f241 3288 	movw	r2, #5000	@ 0x1388
 800855a:	4293      	cmp	r3, r2
 800855c:	d901      	bls.n	8008562 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800855e:	2303      	movs	r3, #3
 8008560:	e04f      	b.n	8008602 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008562:	4b2b      	ldr	r3, [pc, #172]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 8008564:	689b      	ldr	r3, [r3, #8]
 8008566:	f003 020c 	and.w	r2, r3, #12
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	685b      	ldr	r3, [r3, #4]
 800856e:	009b      	lsls	r3, r3, #2
 8008570:	429a      	cmp	r2, r3
 8008572:	d1eb      	bne.n	800854c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8008574:	4b25      	ldr	r3, [pc, #148]	@ (800860c <HAL_RCC_ClockConfig+0x1b8>)
 8008576:	681b      	ldr	r3, [r3, #0]
 8008578:	f003 030f 	and.w	r3, r3, #15
 800857c:	683a      	ldr	r2, [r7, #0]
 800857e:	429a      	cmp	r2, r3
 8008580:	d20c      	bcs.n	800859c <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008582:	4b22      	ldr	r3, [pc, #136]	@ (800860c <HAL_RCC_ClockConfig+0x1b8>)
 8008584:	683a      	ldr	r2, [r7, #0]
 8008586:	b2d2      	uxtb	r2, r2
 8008588:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800858a:	4b20      	ldr	r3, [pc, #128]	@ (800860c <HAL_RCC_ClockConfig+0x1b8>)
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	f003 030f 	and.w	r3, r3, #15
 8008592:	683a      	ldr	r2, [r7, #0]
 8008594:	429a      	cmp	r2, r3
 8008596:	d001      	beq.n	800859c <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008598:	2301      	movs	r3, #1
 800859a:	e032      	b.n	8008602 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800859c:	687b      	ldr	r3, [r7, #4]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f003 0304 	and.w	r3, r3, #4
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	d008      	beq.n	80085ba <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80085a8:	4b19      	ldr	r3, [pc, #100]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 80085aa:	689b      	ldr	r3, [r3, #8]
 80085ac:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	68db      	ldr	r3, [r3, #12]
 80085b4:	4916      	ldr	r1, [pc, #88]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 80085b6:	4313      	orrs	r3, r2
 80085b8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	f003 0308 	and.w	r3, r3, #8
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d009      	beq.n	80085da <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80085c6:	4b12      	ldr	r3, [pc, #72]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 80085c8:	689b      	ldr	r3, [r3, #8]
 80085ca:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	691b      	ldr	r3, [r3, #16]
 80085d2:	00db      	lsls	r3, r3, #3
 80085d4:	490e      	ldr	r1, [pc, #56]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 80085d6:	4313      	orrs	r3, r2
 80085d8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80085da:	f000 f821 	bl	8008620 <HAL_RCC_GetSysClockFreq>
 80085de:	4602      	mov	r2, r0
 80085e0:	4b0b      	ldr	r3, [pc, #44]	@ (8008610 <HAL_RCC_ClockConfig+0x1bc>)
 80085e2:	689b      	ldr	r3, [r3, #8]
 80085e4:	091b      	lsrs	r3, r3, #4
 80085e6:	f003 030f 	and.w	r3, r3, #15
 80085ea:	490a      	ldr	r1, [pc, #40]	@ (8008614 <HAL_RCC_ClockConfig+0x1c0>)
 80085ec:	5ccb      	ldrb	r3, [r1, r3]
 80085ee:	fa22 f303 	lsr.w	r3, r2, r3
 80085f2:	4a09      	ldr	r2, [pc, #36]	@ (8008618 <HAL_RCC_ClockConfig+0x1c4>)
 80085f4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80085f6:	4b09      	ldr	r3, [pc, #36]	@ (800861c <HAL_RCC_ClockConfig+0x1c8>)
 80085f8:	681b      	ldr	r3, [r3, #0]
 80085fa:	4618      	mov	r0, r3
 80085fc:	f7fd f9b0 	bl	8005960 <HAL_InitTick>

  return HAL_OK;
 8008600:	2300      	movs	r3, #0
}
 8008602:	4618      	mov	r0, r3
 8008604:	3710      	adds	r7, #16
 8008606:	46bd      	mov	sp, r7
 8008608:	bd80      	pop	{r7, pc}
 800860a:	bf00      	nop
 800860c:	40023c00 	.word	0x40023c00
 8008610:	40023800 	.word	0x40023800
 8008614:	0800dcf8 	.word	0x0800dcf8
 8008618:	20000008 	.word	0x20000008
 800861c:	20000064 	.word	0x20000064

08008620 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008620:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008624:	b094      	sub	sp, #80	@ 0x50
 8008626:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008628:	2300      	movs	r3, #0
 800862a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800862c:	2300      	movs	r3, #0
 800862e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8008630:	2300      	movs	r3, #0
 8008632:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8008634:	2300      	movs	r3, #0
 8008636:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008638:	4b79      	ldr	r3, [pc, #484]	@ (8008820 <HAL_RCC_GetSysClockFreq+0x200>)
 800863a:	689b      	ldr	r3, [r3, #8]
 800863c:	f003 030c 	and.w	r3, r3, #12
 8008640:	2b08      	cmp	r3, #8
 8008642:	d00d      	beq.n	8008660 <HAL_RCC_GetSysClockFreq+0x40>
 8008644:	2b08      	cmp	r3, #8
 8008646:	f200 80e1 	bhi.w	800880c <HAL_RCC_GetSysClockFreq+0x1ec>
 800864a:	2b00      	cmp	r3, #0
 800864c:	d002      	beq.n	8008654 <HAL_RCC_GetSysClockFreq+0x34>
 800864e:	2b04      	cmp	r3, #4
 8008650:	d003      	beq.n	800865a <HAL_RCC_GetSysClockFreq+0x3a>
 8008652:	e0db      	b.n	800880c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008654:	4b73      	ldr	r3, [pc, #460]	@ (8008824 <HAL_RCC_GetSysClockFreq+0x204>)
 8008656:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008658:	e0db      	b.n	8008812 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800865a:	4b73      	ldr	r3, [pc, #460]	@ (8008828 <HAL_RCC_GetSysClockFreq+0x208>)
 800865c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800865e:	e0d8      	b.n	8008812 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008660:	4b6f      	ldr	r3, [pc, #444]	@ (8008820 <HAL_RCC_GetSysClockFreq+0x200>)
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008668:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800866a:	4b6d      	ldr	r3, [pc, #436]	@ (8008820 <HAL_RCC_GetSysClockFreq+0x200>)
 800866c:	685b      	ldr	r3, [r3, #4]
 800866e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008672:	2b00      	cmp	r3, #0
 8008674:	d063      	beq.n	800873e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008676:	4b6a      	ldr	r3, [pc, #424]	@ (8008820 <HAL_RCC_GetSysClockFreq+0x200>)
 8008678:	685b      	ldr	r3, [r3, #4]
 800867a:	099b      	lsrs	r3, r3, #6
 800867c:	2200      	movs	r2, #0
 800867e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8008680:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8008682:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008684:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008688:	633b      	str	r3, [r7, #48]	@ 0x30
 800868a:	2300      	movs	r3, #0
 800868c:	637b      	str	r3, [r7, #52]	@ 0x34
 800868e:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8008692:	4622      	mov	r2, r4
 8008694:	462b      	mov	r3, r5
 8008696:	f04f 0000 	mov.w	r0, #0
 800869a:	f04f 0100 	mov.w	r1, #0
 800869e:	0159      	lsls	r1, r3, #5
 80086a0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80086a4:	0150      	lsls	r0, r2, #5
 80086a6:	4602      	mov	r2, r0
 80086a8:	460b      	mov	r3, r1
 80086aa:	4621      	mov	r1, r4
 80086ac:	1a51      	subs	r1, r2, r1
 80086ae:	6139      	str	r1, [r7, #16]
 80086b0:	4629      	mov	r1, r5
 80086b2:	eb63 0301 	sbc.w	r3, r3, r1
 80086b6:	617b      	str	r3, [r7, #20]
 80086b8:	f04f 0200 	mov.w	r2, #0
 80086bc:	f04f 0300 	mov.w	r3, #0
 80086c0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80086c4:	4659      	mov	r1, fp
 80086c6:	018b      	lsls	r3, r1, #6
 80086c8:	4651      	mov	r1, sl
 80086ca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80086ce:	4651      	mov	r1, sl
 80086d0:	018a      	lsls	r2, r1, #6
 80086d2:	4651      	mov	r1, sl
 80086d4:	ebb2 0801 	subs.w	r8, r2, r1
 80086d8:	4659      	mov	r1, fp
 80086da:	eb63 0901 	sbc.w	r9, r3, r1
 80086de:	f04f 0200 	mov.w	r2, #0
 80086e2:	f04f 0300 	mov.w	r3, #0
 80086e6:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80086ea:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80086ee:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80086f2:	4690      	mov	r8, r2
 80086f4:	4699      	mov	r9, r3
 80086f6:	4623      	mov	r3, r4
 80086f8:	eb18 0303 	adds.w	r3, r8, r3
 80086fc:	60bb      	str	r3, [r7, #8]
 80086fe:	462b      	mov	r3, r5
 8008700:	eb49 0303 	adc.w	r3, r9, r3
 8008704:	60fb      	str	r3, [r7, #12]
 8008706:	f04f 0200 	mov.w	r2, #0
 800870a:	f04f 0300 	mov.w	r3, #0
 800870e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8008712:	4629      	mov	r1, r5
 8008714:	024b      	lsls	r3, r1, #9
 8008716:	4621      	mov	r1, r4
 8008718:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800871c:	4621      	mov	r1, r4
 800871e:	024a      	lsls	r2, r1, #9
 8008720:	4610      	mov	r0, r2
 8008722:	4619      	mov	r1, r3
 8008724:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008726:	2200      	movs	r2, #0
 8008728:	62bb      	str	r3, [r7, #40]	@ 0x28
 800872a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800872c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008730:	f7f8 fa4a 	bl	8000bc8 <__aeabi_uldivmod>
 8008734:	4602      	mov	r2, r0
 8008736:	460b      	mov	r3, r1
 8008738:	4613      	mov	r3, r2
 800873a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800873c:	e058      	b.n	80087f0 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800873e:	4b38      	ldr	r3, [pc, #224]	@ (8008820 <HAL_RCC_GetSysClockFreq+0x200>)
 8008740:	685b      	ldr	r3, [r3, #4]
 8008742:	099b      	lsrs	r3, r3, #6
 8008744:	2200      	movs	r2, #0
 8008746:	4618      	mov	r0, r3
 8008748:	4611      	mov	r1, r2
 800874a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800874e:	623b      	str	r3, [r7, #32]
 8008750:	2300      	movs	r3, #0
 8008752:	627b      	str	r3, [r7, #36]	@ 0x24
 8008754:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008758:	4642      	mov	r2, r8
 800875a:	464b      	mov	r3, r9
 800875c:	f04f 0000 	mov.w	r0, #0
 8008760:	f04f 0100 	mov.w	r1, #0
 8008764:	0159      	lsls	r1, r3, #5
 8008766:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800876a:	0150      	lsls	r0, r2, #5
 800876c:	4602      	mov	r2, r0
 800876e:	460b      	mov	r3, r1
 8008770:	4641      	mov	r1, r8
 8008772:	ebb2 0a01 	subs.w	sl, r2, r1
 8008776:	4649      	mov	r1, r9
 8008778:	eb63 0b01 	sbc.w	fp, r3, r1
 800877c:	f04f 0200 	mov.w	r2, #0
 8008780:	f04f 0300 	mov.w	r3, #0
 8008784:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008788:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 800878c:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008790:	ebb2 040a 	subs.w	r4, r2, sl
 8008794:	eb63 050b 	sbc.w	r5, r3, fp
 8008798:	f04f 0200 	mov.w	r2, #0
 800879c:	f04f 0300 	mov.w	r3, #0
 80087a0:	00eb      	lsls	r3, r5, #3
 80087a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80087a6:	00e2      	lsls	r2, r4, #3
 80087a8:	4614      	mov	r4, r2
 80087aa:	461d      	mov	r5, r3
 80087ac:	4643      	mov	r3, r8
 80087ae:	18e3      	adds	r3, r4, r3
 80087b0:	603b      	str	r3, [r7, #0]
 80087b2:	464b      	mov	r3, r9
 80087b4:	eb45 0303 	adc.w	r3, r5, r3
 80087b8:	607b      	str	r3, [r7, #4]
 80087ba:	f04f 0200 	mov.w	r2, #0
 80087be:	f04f 0300 	mov.w	r3, #0
 80087c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80087c6:	4629      	mov	r1, r5
 80087c8:	028b      	lsls	r3, r1, #10
 80087ca:	4621      	mov	r1, r4
 80087cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80087d0:	4621      	mov	r1, r4
 80087d2:	028a      	lsls	r2, r1, #10
 80087d4:	4610      	mov	r0, r2
 80087d6:	4619      	mov	r1, r3
 80087d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80087da:	2200      	movs	r2, #0
 80087dc:	61bb      	str	r3, [r7, #24]
 80087de:	61fa      	str	r2, [r7, #28]
 80087e0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80087e4:	f7f8 f9f0 	bl	8000bc8 <__aeabi_uldivmod>
 80087e8:	4602      	mov	r2, r0
 80087ea:	460b      	mov	r3, r1
 80087ec:	4613      	mov	r3, r2
 80087ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80087f0:	4b0b      	ldr	r3, [pc, #44]	@ (8008820 <HAL_RCC_GetSysClockFreq+0x200>)
 80087f2:	685b      	ldr	r3, [r3, #4]
 80087f4:	0c1b      	lsrs	r3, r3, #16
 80087f6:	f003 0303 	and.w	r3, r3, #3
 80087fa:	3301      	adds	r3, #1
 80087fc:	005b      	lsls	r3, r3, #1
 80087fe:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8008800:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008802:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008804:	fbb2 f3f3 	udiv	r3, r2, r3
 8008808:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800880a:	e002      	b.n	8008812 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800880c:	4b05      	ldr	r3, [pc, #20]	@ (8008824 <HAL_RCC_GetSysClockFreq+0x204>)
 800880e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8008810:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008812:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8008814:	4618      	mov	r0, r3
 8008816:	3750      	adds	r7, #80	@ 0x50
 8008818:	46bd      	mov	sp, r7
 800881a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800881e:	bf00      	nop
 8008820:	40023800 	.word	0x40023800
 8008824:	00f42400 	.word	0x00f42400
 8008828:	007a1200 	.word	0x007a1200

0800882c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800882c:	b480      	push	{r7}
 800882e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008830:	4b03      	ldr	r3, [pc, #12]	@ (8008840 <HAL_RCC_GetHCLKFreq+0x14>)
 8008832:	681b      	ldr	r3, [r3, #0]
}
 8008834:	4618      	mov	r0, r3
 8008836:	46bd      	mov	sp, r7
 8008838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800883c:	4770      	bx	lr
 800883e:	bf00      	nop
 8008840:	20000008 	.word	0x20000008

08008844 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008844:	b580      	push	{r7, lr}
 8008846:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008848:	f7ff fff0 	bl	800882c <HAL_RCC_GetHCLKFreq>
 800884c:	4602      	mov	r2, r0
 800884e:	4b05      	ldr	r3, [pc, #20]	@ (8008864 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008850:	689b      	ldr	r3, [r3, #8]
 8008852:	0a9b      	lsrs	r3, r3, #10
 8008854:	f003 0307 	and.w	r3, r3, #7
 8008858:	4903      	ldr	r1, [pc, #12]	@ (8008868 <HAL_RCC_GetPCLK1Freq+0x24>)
 800885a:	5ccb      	ldrb	r3, [r1, r3]
 800885c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008860:	4618      	mov	r0, r3
 8008862:	bd80      	pop	{r7, pc}
 8008864:	40023800 	.word	0x40023800
 8008868:	0800dd08 	.word	0x0800dd08

0800886c <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800886c:	b580      	push	{r7, lr}
 800886e:	b086      	sub	sp, #24
 8008870:	af00      	add	r7, sp, #0
 8008872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8008874:	2300      	movs	r3, #0
 8008876:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8008878:	2300      	movs	r3, #0
 800887a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800887c:	687b      	ldr	r3, [r7, #4]
 800887e:	681b      	ldr	r3, [r3, #0]
 8008880:	f003 0301 	and.w	r3, r3, #1
 8008884:	2b00      	cmp	r3, #0
 8008886:	d10b      	bne.n	80088a0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f003 0302 	and.w	r3, r3, #2
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8008890:	2b00      	cmp	r3, #0
 8008892:	d105      	bne.n	80088a0 <HAL_RCCEx_PeriphCLKConfig+0x34>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f003 0340 	and.w	r3, r3, #64	@ 0x40
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800889c:	2b00      	cmp	r3, #0
 800889e:	d075      	beq.n	800898c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 80088a0:	4b91      	ldr	r3, [pc, #580]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 80088a2:	2200      	movs	r2, #0
 80088a4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80088a6:	f7fd f89f 	bl	80059e8 <HAL_GetTick>
 80088aa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80088ac:	e008      	b.n	80088c0 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80088ae:	f7fd f89b 	bl	80059e8 <HAL_GetTick>
 80088b2:	4602      	mov	r2, r0
 80088b4:	697b      	ldr	r3, [r7, #20]
 80088b6:	1ad3      	subs	r3, r2, r3
 80088b8:	2b02      	cmp	r3, #2
 80088ba:	d901      	bls.n	80088c0 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80088bc:	2303      	movs	r3, #3
 80088be:	e189      	b.n	8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80088c0:	4b8a      	ldr	r3, [pc, #552]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80088c8:	2b00      	cmp	r3, #0
 80088ca:	d1f0      	bne.n	80088ae <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f003 0301 	and.w	r3, r3, #1
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d009      	beq.n	80088ec <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 80088d8:	687b      	ldr	r3, [r7, #4]
 80088da:	685b      	ldr	r3, [r3, #4]
 80088dc:	019a      	lsls	r2, r3, #6
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	689b      	ldr	r3, [r3, #8]
 80088e2:	071b      	lsls	r3, r3, #28
 80088e4:	4981      	ldr	r1, [pc, #516]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80088e6:	4313      	orrs	r3, r2
 80088e8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	f003 0302 	and.w	r3, r3, #2
 80088f4:	2b00      	cmp	r3, #0
 80088f6:	d01f      	beq.n	8008938 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80088f8:	4b7c      	ldr	r3, [pc, #496]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80088fa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80088fe:	0f1b      	lsrs	r3, r3, #28
 8008900:	f003 0307 	and.w	r3, r3, #7
 8008904:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8008906:	687b      	ldr	r3, [r7, #4]
 8008908:	685b      	ldr	r3, [r3, #4]
 800890a:	019a      	lsls	r2, r3, #6
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	68db      	ldr	r3, [r3, #12]
 8008910:	061b      	lsls	r3, r3, #24
 8008912:	431a      	orrs	r2, r3
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	071b      	lsls	r3, r3, #28
 8008918:	4974      	ldr	r1, [pc, #464]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800891a:	4313      	orrs	r3, r2
 800891c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8008920:	4b72      	ldr	r3, [pc, #456]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008922:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008926:	f023 021f 	bic.w	r2, r3, #31
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	69db      	ldr	r3, [r3, #28]
 800892e:	3b01      	subs	r3, #1
 8008930:	496e      	ldr	r1, [pc, #440]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008932:	4313      	orrs	r3, r2
 8008934:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8008938:	687b      	ldr	r3, [r7, #4]
 800893a:	681b      	ldr	r3, [r3, #0]
 800893c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008940:	2b00      	cmp	r3, #0
 8008942:	d00d      	beq.n	8008960 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ,
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	685b      	ldr	r3, [r3, #4]
 8008948:	019a      	lsls	r2, r3, #6
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	68db      	ldr	r3, [r3, #12]
 800894e:	061b      	lsls	r3, r3, #24
 8008950:	431a      	orrs	r2, r3
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	689b      	ldr	r3, [r3, #8]
 8008956:	071b      	lsls	r3, r3, #28
 8008958:	4964      	ldr	r1, [pc, #400]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 800895a:	4313      	orrs	r3, r2
 800895c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
                                     PeriphClkInit->PLLI2S.PLLI2SR);
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8008960:	4b61      	ldr	r3, [pc, #388]	@ (8008ae8 <HAL_RCCEx_PeriphCLKConfig+0x27c>)
 8008962:	2201      	movs	r2, #1
 8008964:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008966:	f7fd f83f 	bl	80059e8 <HAL_GetTick>
 800896a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800896c:	e008      	b.n	8008980 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 800896e:	f7fd f83b 	bl	80059e8 <HAL_GetTick>
 8008972:	4602      	mov	r2, r0
 8008974:	697b      	ldr	r3, [r7, #20]
 8008976:	1ad3      	subs	r3, r2, r3
 8008978:	2b02      	cmp	r3, #2
 800897a:	d901      	bls.n	8008980 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800897c:	2303      	movs	r3, #3
 800897e:	e129      	b.n	8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8008980:	4b5a      	ldr	r3, [pc, #360]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008982:	681b      	ldr	r3, [r3, #0]
 8008984:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8008988:	2b00      	cmp	r3, #0
 800898a:	d0f0      	beq.n	800896e <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	681b      	ldr	r3, [r3, #0]
 8008990:	f003 0304 	and.w	r3, r3, #4
 8008994:	2b00      	cmp	r3, #0
 8008996:	d105      	bne.n	80089a4 <HAL_RCCEx_PeriphCLKConfig+0x138>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f003 0308 	and.w	r3, r3, #8
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 80089a0:	2b00      	cmp	r3, #0
 80089a2:	d079      	beq.n	8008a98 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 80089a4:	4b52      	ldr	r3, [pc, #328]	@ (8008af0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 80089a6:	2200      	movs	r2, #0
 80089a8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80089aa:	f7fd f81d 	bl	80059e8 <HAL_GetTick>
 80089ae:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80089b0:	e008      	b.n	80089c4 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80089b2:	f7fd f819 	bl	80059e8 <HAL_GetTick>
 80089b6:	4602      	mov	r2, r0
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	1ad3      	subs	r3, r2, r3
 80089bc:	2b02      	cmp	r3, #2
 80089be:	d901      	bls.n	80089c4 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80089c0:	2303      	movs	r3, #3
 80089c2:	e107      	b.n	8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 80089c4:	4b49      	ldr	r3, [pc, #292]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80089cc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80089d0:	d0ef      	beq.n	80089b2 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	681b      	ldr	r3, [r3, #0]
 80089d6:	f003 0304 	and.w	r3, r3, #4
 80089da:	2b00      	cmp	r3, #0
 80089dc:	d020      	beq.n	8008a20 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80089de:	4b43      	ldr	r3, [pc, #268]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 80089e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80089e4:	0f1b      	lsrs	r3, r3, #28
 80089e6:	f003 0307 	and.w	r3, r3, #7
 80089ea:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80089ec:	687b      	ldr	r3, [r7, #4]
 80089ee:	691b      	ldr	r3, [r3, #16]
 80089f0:	019a      	lsls	r2, r3, #6
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	695b      	ldr	r3, [r3, #20]
 80089f6:	061b      	lsls	r3, r3, #24
 80089f8:	431a      	orrs	r2, r3
 80089fa:	693b      	ldr	r3, [r7, #16]
 80089fc:	071b      	lsls	r3, r3, #28
 80089fe:	493b      	ldr	r1, [pc, #236]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008a00:	4313      	orrs	r3, r2
 8008a02:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8008a06:	4b39      	ldr	r3, [pc, #228]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008a08:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a0c:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	6a1b      	ldr	r3, [r3, #32]
 8008a14:	3b01      	subs	r3, #1
 8008a16:	021b      	lsls	r3, r3, #8
 8008a18:	4934      	ldr	r1, [pc, #208]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	f003 0308 	and.w	r3, r3, #8
 8008a28:	2b00      	cmp	r3, #0
 8008a2a:	d01e      	beq.n	8008a6a <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8008a2c:	4b2f      	ldr	r3, [pc, #188]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008a2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008a32:	0e1b      	lsrs	r3, r3, #24
 8008a34:	f003 030f 	and.w	r3, r3, #15
 8008a38:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN, tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 8008a3a:	687b      	ldr	r3, [r7, #4]
 8008a3c:	691b      	ldr	r3, [r3, #16]
 8008a3e:	019a      	lsls	r2, r3, #6
 8008a40:	693b      	ldr	r3, [r7, #16]
 8008a42:	061b      	lsls	r3, r3, #24
 8008a44:	431a      	orrs	r2, r3
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	699b      	ldr	r3, [r3, #24]
 8008a4a:	071b      	lsls	r3, r3, #28
 8008a4c:	4927      	ldr	r1, [pc, #156]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008a4e:	4313      	orrs	r3, r2
 8008a50:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8008a54:	4b25      	ldr	r3, [pc, #148]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008a56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008a5a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008a5e:	687b      	ldr	r3, [r7, #4]
 8008a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008a62:	4922      	ldr	r1, [pc, #136]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008a64:	4313      	orrs	r3, r2
 8008a66:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8008a6a:	4b21      	ldr	r3, [pc, #132]	@ (8008af0 <HAL_RCCEx_PeriphCLKConfig+0x284>)
 8008a6c:	2201      	movs	r2, #1
 8008a6e:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8008a70:	f7fc ffba 	bl	80059e8 <HAL_GetTick>
 8008a74:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008a76:	e008      	b.n	8008a8a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8008a78:	f7fc ffb6 	bl	80059e8 <HAL_GetTick>
 8008a7c:	4602      	mov	r2, r0
 8008a7e:	697b      	ldr	r3, [r7, #20]
 8008a80:	1ad3      	subs	r3, r2, r3
 8008a82:	2b02      	cmp	r3, #2
 8008a84:	d901      	bls.n	8008a8a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8008a86:	2303      	movs	r3, #3
 8008a88:	e0a4      	b.n	8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x368>
    while (__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8008a8a:	4b18      	ldr	r3, [pc, #96]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008a8c:	681b      	ldr	r3, [r3, #0]
 8008a8e:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8008a92:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8008a96:	d1ef      	bne.n	8008a78 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	681b      	ldr	r3, [r3, #0]
 8008a9c:	f003 0320 	and.w	r3, r3, #32
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	f000 808b 	beq.w	8008bbc <HAL_RCCEx_PeriphCLKConfig+0x350>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8008aa6:	2300      	movs	r3, #0
 8008aa8:	60fb      	str	r3, [r7, #12]
 8008aaa:	4b10      	ldr	r3, [pc, #64]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aae:	4a0f      	ldr	r2, [pc, #60]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008ab0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008ab4:	6413      	str	r3, [r2, #64]	@ 0x40
 8008ab6:	4b0d      	ldr	r3, [pc, #52]	@ (8008aec <HAL_RCCEx_PeriphCLKConfig+0x280>)
 8008ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008abe:	60fb      	str	r3, [r7, #12]
 8008ac0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8008ac2:	4b0c      	ldr	r3, [pc, #48]	@ (8008af4 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8008ac4:	681b      	ldr	r3, [r3, #0]
 8008ac6:	4a0b      	ldr	r2, [pc, #44]	@ (8008af4 <HAL_RCCEx_PeriphCLKConfig+0x288>)
 8008ac8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008acc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008ace:	f7fc ff8b 	bl	80059e8 <HAL_GetTick>
 8008ad2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008ad4:	e010      	b.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008ad6:	f7fc ff87 	bl	80059e8 <HAL_GetTick>
 8008ada:	4602      	mov	r2, r0
 8008adc:	697b      	ldr	r3, [r7, #20]
 8008ade:	1ad3      	subs	r3, r2, r3
 8008ae0:	2b02      	cmp	r3, #2
 8008ae2:	d909      	bls.n	8008af8 <HAL_RCCEx_PeriphCLKConfig+0x28c>
      {
        return HAL_TIMEOUT;
 8008ae4:	2303      	movs	r3, #3
 8008ae6:	e075      	b.n	8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x368>
 8008ae8:	42470068 	.word	0x42470068
 8008aec:	40023800 	.word	0x40023800
 8008af0:	42470070 	.word	0x42470070
 8008af4:	40007000 	.word	0x40007000
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8008af8:	4b38      	ldr	r3, [pc, #224]	@ (8008bdc <HAL_RCCEx_PeriphCLKConfig+0x370>)
 8008afa:	681b      	ldr	r3, [r3, #0]
 8008afc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d0e8      	beq.n	8008ad6 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8008b04:	4b36      	ldr	r3, [pc, #216]	@ (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008b06:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b08:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b0c:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8008b0e:	693b      	ldr	r3, [r7, #16]
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	d02f      	beq.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x308>
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b18:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b1c:	693a      	ldr	r2, [r7, #16]
 8008b1e:	429a      	cmp	r2, r3
 8008b20:	d028      	beq.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x308>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8008b22:	4b2f      	ldr	r3, [pc, #188]	@ (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008b24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b2a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8008b2c:	4b2d      	ldr	r3, [pc, #180]	@ (8008be4 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8008b2e:	2201      	movs	r2, #1
 8008b30:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8008b32:	4b2c      	ldr	r3, [pc, #176]	@ (8008be4 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 8008b34:	2200      	movs	r2, #0
 8008b36:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8008b38:	4a29      	ldr	r2, [pc, #164]	@ (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008b3a:	693b      	ldr	r3, [r7, #16]
 8008b3c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8008b3e:	4b28      	ldr	r3, [pc, #160]	@ (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008b40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b42:	f003 0301 	and.w	r3, r3, #1
 8008b46:	2b01      	cmp	r3, #1
 8008b48:	d114      	bne.n	8008b74 <HAL_RCCEx_PeriphCLKConfig+0x308>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8008b4a:	f7fc ff4d 	bl	80059e8 <HAL_GetTick>
 8008b4e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b50:	e00a      	b.n	8008b68 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008b52:	f7fc ff49 	bl	80059e8 <HAL_GetTick>
 8008b56:	4602      	mov	r2, r0
 8008b58:	697b      	ldr	r3, [r7, #20]
 8008b5a:	1ad3      	subs	r3, r2, r3
 8008b5c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008b60:	4293      	cmp	r3, r2
 8008b62:	d901      	bls.n	8008b68 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
          {
            return HAL_TIMEOUT;
 8008b64:	2303      	movs	r3, #3
 8008b66:	e035      	b.n	8008bd4 <HAL_RCCEx_PeriphCLKConfig+0x368>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008b68:	4b1d      	ldr	r3, [pc, #116]	@ (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008b6a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008b6c:	f003 0302 	and.w	r3, r3, #2
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d0ee      	beq.n	8008b52 <HAL_RCCEx_PeriphCLKConfig+0x2e6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b78:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008b7c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008b80:	d10d      	bne.n	8008b9e <HAL_RCCEx_PeriphCLKConfig+0x332>
 8008b82:	4b17      	ldr	r3, [pc, #92]	@ (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008b84:	689b      	ldr	r3, [r3, #8]
 8008b86:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008b8e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8008b92:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008b96:	4912      	ldr	r1, [pc, #72]	@ (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008b98:	4313      	orrs	r3, r2
 8008b9a:	608b      	str	r3, [r1, #8]
 8008b9c:	e005      	b.n	8008baa <HAL_RCCEx_PeriphCLKConfig+0x33e>
 8008b9e:	4b10      	ldr	r3, [pc, #64]	@ (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008ba0:	689b      	ldr	r3, [r3, #8]
 8008ba2:	4a0f      	ldr	r2, [pc, #60]	@ (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008ba4:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8008ba8:	6093      	str	r3, [r2, #8]
 8008baa:	4b0d      	ldr	r3, [pc, #52]	@ (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008bac:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8008bae:	687b      	ldr	r3, [r7, #4]
 8008bb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008bb2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008bb6:	490a      	ldr	r1, [pc, #40]	@ (8008be0 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 8008bb8:	4313      	orrs	r3, r2
 8008bba:	670b      	str	r3, [r1, #112]	@ 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	681b      	ldr	r3, [r3, #0]
 8008bc0:	f003 0310 	and.w	r3, r3, #16
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	d004      	beq.n	8008bd2 <HAL_RCCEx_PeriphCLKConfig+0x366>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	f893 202c 	ldrb.w	r2, [r3, #44]	@ 0x2c
 8008bce:	4b06      	ldr	r3, [pc, #24]	@ (8008be8 <HAL_RCCEx_PeriphCLKConfig+0x37c>)
 8008bd0:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 8008bd2:	2300      	movs	r3, #0
}
 8008bd4:	4618      	mov	r0, r3
 8008bd6:	3718      	adds	r7, #24
 8008bd8:	46bd      	mov	sp, r7
 8008bda:	bd80      	pop	{r7, pc}
 8008bdc:	40007000 	.word	0x40007000
 8008be0:	40023800 	.word	0x40023800
 8008be4:	42470e40 	.word	0x42470e40
 8008be8:	424711e0 	.word	0x424711e0

08008bec <HAL_RNG_Init>:
  * @param  hrng pointer to a RNG_HandleTypeDef structure that contains
  *                the configuration information for RNG.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RNG_Init(RNG_HandleTypeDef *hrng)
{
 8008bec:	b580      	push	{r7, lr}
 8008bee:	b082      	sub	sp, #8
 8008bf0:	af00      	add	r7, sp, #0
 8008bf2:	6078      	str	r0, [r7, #4]
  /* Check the RNG handle allocation */
  if (hrng == NULL)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d101      	bne.n	8008bfe <HAL_RNG_Init+0x12>
  {
    return HAL_ERROR;
 8008bfa:	2301      	movs	r3, #1
 8008bfc:	e01c      	b.n	8008c38 <HAL_RNG_Init+0x4c>

    /* Init the low level hardware */
    hrng->MspInitCallback(hrng);
  }
#else
  if (hrng->State == HAL_RNG_STATE_RESET)
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	795b      	ldrb	r3, [r3, #5]
 8008c02:	b2db      	uxtb	r3, r3
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d105      	bne.n	8008c14 <HAL_RNG_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrng->Lock = HAL_UNLOCKED;
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	711a      	strb	r2, [r3, #4]

    /* Init the low level hardware */
    HAL_RNG_MspInit(hrng);
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f7fa fcda 	bl	80035c8 <HAL_RNG_MspInit>
  }
#endif /* USE_HAL_RNG_REGISTER_CALLBACKS */

  /* Change RNG peripheral state */
  hrng->State = HAL_RNG_STATE_BUSY;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2202      	movs	r2, #2
 8008c18:	715a      	strb	r2, [r3, #5]


  /* Enable the RNG Peripheral */
  __HAL_RNG_ENABLE(hrng);
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	681b      	ldr	r3, [r3, #0]
 8008c1e:	681a      	ldr	r2, [r3, #0]
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	f042 0204 	orr.w	r2, r2, #4
 8008c28:	601a      	str	r2, [r3, #0]

  /* Initialize the RNG state */
  hrng->State = HAL_RNG_STATE_READY;
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	2201      	movs	r2, #1
 8008c2e:	715a      	strb	r2, [r3, #5]

  /* Initialise the error code */
  hrng->ErrorCode = HAL_RNG_ERROR_NONE;
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	2200      	movs	r2, #0
 8008c34:	609a      	str	r2, [r3, #8]

  /* Return function status */
  return HAL_OK;
 8008c36:	2300      	movs	r3, #0
}
 8008c38:	4618      	mov	r0, r3
 8008c3a:	3708      	adds	r7, #8
 8008c3c:	46bd      	mov	sp, r7
 8008c3e:	bd80      	pop	{r7, pc}

08008c40 <HAL_RNG_GenerateRandomNumber>:
  * @param  random32bit pointer to generated random number variable if successful.
  * @retval HAL status
  */

HAL_StatusTypeDef HAL_RNG_GenerateRandomNumber(RNG_HandleTypeDef *hrng, uint32_t *random32bit)
{
 8008c40:	b580      	push	{r7, lr}
 8008c42:	b084      	sub	sp, #16
 8008c44:	af00      	add	r7, sp, #0
 8008c46:	6078      	str	r0, [r7, #4]
 8008c48:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	73fb      	strb	r3, [r7, #15]

  /* Process Locked */
  __HAL_LOCK(hrng);
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	791b      	ldrb	r3, [r3, #4]
 8008c52:	2b01      	cmp	r3, #1
 8008c54:	d101      	bne.n	8008c5a <HAL_RNG_GenerateRandomNumber+0x1a>
 8008c56:	2302      	movs	r3, #2
 8008c58:	e044      	b.n	8008ce4 <HAL_RNG_GenerateRandomNumber+0xa4>
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2201      	movs	r2, #1
 8008c5e:	711a      	strb	r2, [r3, #4]

  /* Check RNG peripheral state */
  if (hrng->State == HAL_RNG_STATE_READY)
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	795b      	ldrb	r3, [r3, #5]
 8008c64:	b2db      	uxtb	r3, r3
 8008c66:	2b01      	cmp	r3, #1
 8008c68:	d133      	bne.n	8008cd2 <HAL_RNG_GenerateRandomNumber+0x92>
  {
    /* Change RNG peripheral state */
    hrng->State = HAL_RNG_STATE_BUSY;
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2202      	movs	r2, #2
 8008c6e:	715a      	strb	r2, [r3, #5]

    /* Get tick */
    tickstart = HAL_GetTick();
 8008c70:	f7fc feba 	bl	80059e8 <HAL_GetTick>
 8008c74:	60b8      	str	r0, [r7, #8]

    /* Check if data register contains valid random data */
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8008c76:	e018      	b.n	8008caa <HAL_RNG_GenerateRandomNumber+0x6a>
    {
      if ((HAL_GetTick() - tickstart) > RNG_TIMEOUT_VALUE)
 8008c78:	f7fc feb6 	bl	80059e8 <HAL_GetTick>
 8008c7c:	4602      	mov	r2, r0
 8008c7e:	68bb      	ldr	r3, [r7, #8]
 8008c80:	1ad3      	subs	r3, r2, r3
 8008c82:	2b02      	cmp	r3, #2
 8008c84:	d911      	bls.n	8008caa <HAL_RNG_GenerateRandomNumber+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	681b      	ldr	r3, [r3, #0]
 8008c8a:	685b      	ldr	r3, [r3, #4]
 8008c8c:	f003 0301 	and.w	r3, r3, #1
 8008c90:	2b01      	cmp	r3, #1
 8008c92:	d00a      	beq.n	8008caa <HAL_RNG_GenerateRandomNumber+0x6a>
        {
          hrng->State = HAL_RNG_STATE_READY;
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	2201      	movs	r2, #1
 8008c98:	715a      	strb	r2, [r3, #5]
          hrng->ErrorCode = HAL_RNG_ERROR_TIMEOUT;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2202      	movs	r2, #2
 8008c9e:	609a      	str	r2, [r3, #8]
          /* Process Unlocked */
          __HAL_UNLOCK(hrng);
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	2200      	movs	r2, #0
 8008ca4:	711a      	strb	r2, [r3, #4]
          return HAL_ERROR;
 8008ca6:	2301      	movs	r3, #1
 8008ca8:	e01c      	b.n	8008ce4 <HAL_RNG_GenerateRandomNumber+0xa4>
    while (__HAL_RNG_GET_FLAG(hrng, RNG_FLAG_DRDY) == RESET)
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	681b      	ldr	r3, [r3, #0]
 8008cae:	685b      	ldr	r3, [r3, #4]
 8008cb0:	f003 0301 	and.w	r3, r3, #1
 8008cb4:	2b01      	cmp	r3, #1
 8008cb6:	d1df      	bne.n	8008c78 <HAL_RNG_GenerateRandomNumber+0x38>
        }
      }
    }

    /* Get a 32bit Random number */
    hrng->RandomNumber = hrng->Instance->DR;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	689a      	ldr	r2, [r3, #8]
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	60da      	str	r2, [r3, #12]
    *random32bit = hrng->RandomNumber;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	68da      	ldr	r2, [r3, #12]
 8008cc6:	683b      	ldr	r3, [r7, #0]
 8008cc8:	601a      	str	r2, [r3, #0]

    hrng->State = HAL_RNG_STATE_READY;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	2201      	movs	r2, #1
 8008cce:	715a      	strb	r2, [r3, #5]
 8008cd0:	e004      	b.n	8008cdc <HAL_RNG_GenerateRandomNumber+0x9c>
  }
  else
  {
    hrng->ErrorCode = HAL_RNG_ERROR_BUSY;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2204      	movs	r2, #4
 8008cd6:	609a      	str	r2, [r3, #8]
    status = HAL_ERROR;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	73fb      	strb	r3, [r7, #15]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrng);
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	2200      	movs	r2, #0
 8008ce0:	711a      	strb	r2, [r3, #4]

  return status;
 8008ce2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ce4:	4618      	mov	r0, r3
 8008ce6:	3710      	adds	r7, #16
 8008ce8:	46bd      	mov	sp, r7
 8008cea:	bd80      	pop	{r7, pc}

08008cec <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8008cec:	b580      	push	{r7, lr}
 8008cee:	b084      	sub	sp, #16
 8008cf0:	af00      	add	r7, sp, #0
 8008cf2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	2b00      	cmp	r3, #0
 8008cf8:	d101      	bne.n	8008cfe <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	e073      	b.n	8008de6 <HAL_RTC_Init+0xfa>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	7f5b      	ldrb	r3, [r3, #29]
 8008d02:	b2db      	uxtb	r3, r3
 8008d04:	2b00      	cmp	r3, #0
 8008d06:	d105      	bne.n	8008d14 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8008d0e:	6878      	ldr	r0, [r7, #4]
 8008d10:	f7fa fc7c 	bl	800360c <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	2202      	movs	r2, #2
 8008d18:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	681b      	ldr	r3, [r3, #0]
 8008d1e:	68db      	ldr	r3, [r3, #12]
 8008d20:	f003 0310 	and.w	r3, r3, #16
 8008d24:	2b10      	cmp	r3, #16
 8008d26:	d055      	beq.n	8008dd4 <HAL_RTC_Init+0xe8>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008d28:	687b      	ldr	r3, [r7, #4]
 8008d2a:	681b      	ldr	r3, [r3, #0]
 8008d2c:	22ca      	movs	r2, #202	@ 0xca
 8008d2e:	625a      	str	r2, [r3, #36]	@ 0x24
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	2253      	movs	r2, #83	@ 0x53
 8008d36:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8008d38:	6878      	ldr	r0, [r7, #4]
 8008d3a:	f000 fa49 	bl	80091d0 <RTC_EnterInitMode>
 8008d3e:	4603      	mov	r3, r0
 8008d40:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8008d42:	7bfb      	ldrb	r3, [r7, #15]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d12c      	bne.n	8008da2 <HAL_RTC_Init+0xb6>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	689b      	ldr	r3, [r3, #8]
 8008d4e:	687a      	ldr	r2, [r7, #4]
 8008d50:	6812      	ldr	r2, [r2, #0]
 8008d52:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8008d56:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008d5a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	681b      	ldr	r3, [r3, #0]
 8008d60:	6899      	ldr	r1, [r3, #8]
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	685a      	ldr	r2, [r3, #4]
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	691b      	ldr	r3, [r3, #16]
 8008d6a:	431a      	orrs	r2, r3
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	695b      	ldr	r3, [r3, #20]
 8008d70:	431a      	orrs	r2, r3
 8008d72:	687b      	ldr	r3, [r7, #4]
 8008d74:	681b      	ldr	r3, [r3, #0]
 8008d76:	430a      	orrs	r2, r1
 8008d78:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8008d7a:	687b      	ldr	r3, [r7, #4]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	687a      	ldr	r2, [r7, #4]
 8008d80:	68d2      	ldr	r2, [r2, #12]
 8008d82:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8008d84:	687b      	ldr	r3, [r7, #4]
 8008d86:	681b      	ldr	r3, [r3, #0]
 8008d88:	6919      	ldr	r1, [r3, #16]
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	689b      	ldr	r3, [r3, #8]
 8008d8e:	041a      	lsls	r2, r3, #16
 8008d90:	687b      	ldr	r3, [r7, #4]
 8008d92:	681b      	ldr	r3, [r3, #0]
 8008d94:	430a      	orrs	r2, r1
 8008d96:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8008d98:	6878      	ldr	r0, [r7, #4]
 8008d9a:	f000 fa50 	bl	800923e <RTC_ExitInitMode>
 8008d9e:	4603      	mov	r3, r0
 8008da0:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8008da2:	7bfb      	ldrb	r3, [r7, #15]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d110      	bne.n	8008dca <HAL_RTC_Init+0xde>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008dae:	687b      	ldr	r3, [r7, #4]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008db6:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8008dbe:	687b      	ldr	r3, [r7, #4]
 8008dc0:	699a      	ldr	r2, [r3, #24]
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	430a      	orrs	r2, r1
 8008dc8:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	681b      	ldr	r3, [r3, #0]
 8008dce:	22ff      	movs	r2, #255	@ 0xff
 8008dd0:	625a      	str	r2, [r3, #36]	@ 0x24
 8008dd2:	e001      	b.n	8008dd8 <HAL_RTC_Init+0xec>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8008dd8:	7bfb      	ldrb	r3, [r7, #15]
 8008dda:	2b00      	cmp	r3, #0
 8008ddc:	d102      	bne.n	8008de4 <HAL_RTC_Init+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2201      	movs	r2, #1
 8008de2:	775a      	strb	r2, [r3, #29]
  }

  return status;
 8008de4:	7bfb      	ldrb	r3, [r7, #15]
}
 8008de6:	4618      	mov	r0, r3
 8008de8:	3710      	adds	r7, #16
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}

08008dee <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008dee:	b590      	push	{r4, r7, lr}
 8008df0:	b087      	sub	sp, #28
 8008df2:	af00      	add	r7, sp, #0
 8008df4:	60f8      	str	r0, [r7, #12]
 8008df6:	60b9      	str	r1, [r7, #8]
 8008df8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008dfa:	2300      	movs	r3, #0
 8008dfc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	7f1b      	ldrb	r3, [r3, #28]
 8008e02:	2b01      	cmp	r3, #1
 8008e04:	d101      	bne.n	8008e0a <HAL_RTC_SetTime+0x1c>
 8008e06:	2302      	movs	r3, #2
 8008e08:	e087      	b.n	8008f1a <HAL_RTC_SetTime+0x12c>
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8008e10:	68fb      	ldr	r3, [r7, #12]
 8008e12:	2202      	movs	r2, #2
 8008e14:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d126      	bne.n	8008e6a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	689b      	ldr	r3, [r3, #8]
 8008e22:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e26:	2b00      	cmp	r3, #0
 8008e28:	d102      	bne.n	8008e30 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008e2a:	68bb      	ldr	r3, [r7, #8]
 8008e2c:	2200      	movs	r2, #0
 8008e2e:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	781b      	ldrb	r3, [r3, #0]
 8008e34:	4618      	mov	r0, r3
 8008e36:	f000 fa27 	bl	8009288 <RTC_ByteToBcd2>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008e3e:	68bb      	ldr	r3, [r7, #8]
 8008e40:	785b      	ldrb	r3, [r3, #1]
 8008e42:	4618      	mov	r0, r3
 8008e44:	f000 fa20 	bl	8009288 <RTC_ByteToBcd2>
 8008e48:	4603      	mov	r3, r0
 8008e4a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008e4c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	789b      	ldrb	r3, [r3, #2]
 8008e52:	4618      	mov	r0, r3
 8008e54:	f000 fa18 	bl	8009288 <RTC_ByteToBcd2>
 8008e58:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8008e5a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 8008e5e:	68bb      	ldr	r3, [r7, #8]
 8008e60:	78db      	ldrb	r3, [r3, #3]
 8008e62:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8008e64:	4313      	orrs	r3, r2
 8008e66:	617b      	str	r3, [r7, #20]
 8008e68:	e018      	b.n	8008e9c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	681b      	ldr	r3, [r3, #0]
 8008e6e:	689b      	ldr	r3, [r3, #8]
 8008e70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d102      	bne.n	8008e7e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8008e78:	68bb      	ldr	r3, [r7, #8]
 8008e7a:	2200      	movs	r2, #0
 8008e7c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008e7e:	68bb      	ldr	r3, [r7, #8]
 8008e80:	781b      	ldrb	r3, [r3, #0]
 8008e82:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8008e84:	68bb      	ldr	r3, [r7, #8]
 8008e86:	785b      	ldrb	r3, [r3, #1]
 8008e88:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008e8a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8008e8c:	68ba      	ldr	r2, [r7, #8]
 8008e8e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8008e90:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8008e92:	68bb      	ldr	r3, [r7, #8]
 8008e94:	78db      	ldrb	r3, [r3, #3]
 8008e96:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8008e98:	4313      	orrs	r3, r2
 8008e9a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	22ca      	movs	r2, #202	@ 0xca
 8008ea2:	625a      	str	r2, [r3, #36]	@ 0x24
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	681b      	ldr	r3, [r3, #0]
 8008ea8:	2253      	movs	r2, #83	@ 0x53
 8008eaa:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8008eac:	68f8      	ldr	r0, [r7, #12]
 8008eae:	f000 f98f 	bl	80091d0 <RTC_EnterInitMode>
 8008eb2:	4603      	mov	r3, r0
 8008eb4:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8008eb6:	7cfb      	ldrb	r3, [r7, #19]
 8008eb8:	2b00      	cmp	r3, #0
 8008eba:	d120      	bne.n	8008efe <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	681a      	ldr	r2, [r3, #0]
 8008ec0:	697b      	ldr	r3, [r7, #20]
 8008ec2:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8008ec6:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8008eca:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	689a      	ldr	r2, [r3, #8]
 8008ed2:	68fb      	ldr	r3, [r7, #12]
 8008ed4:	681b      	ldr	r3, [r3, #0]
 8008ed6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8008eda:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	681b      	ldr	r3, [r3, #0]
 8008ee0:	6899      	ldr	r1, [r3, #8]
 8008ee2:	68bb      	ldr	r3, [r7, #8]
 8008ee4:	68da      	ldr	r2, [r3, #12]
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	691b      	ldr	r3, [r3, #16]
 8008eea:	431a      	orrs	r2, r3
 8008eec:	68fb      	ldr	r3, [r7, #12]
 8008eee:	681b      	ldr	r3, [r3, #0]
 8008ef0:	430a      	orrs	r2, r1
 8008ef2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8008ef4:	68f8      	ldr	r0, [r7, #12]
 8008ef6:	f000 f9a2 	bl	800923e <RTC_ExitInitMode>
 8008efa:	4603      	mov	r3, r0
 8008efc:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8008efe:	7cfb      	ldrb	r3, [r7, #19]
 8008f00:	2b00      	cmp	r3, #0
 8008f02:	d102      	bne.n	8008f0a <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8008f04:	68fb      	ldr	r3, [r7, #12]
 8008f06:	2201      	movs	r2, #1
 8008f08:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8008f0a:	68fb      	ldr	r3, [r7, #12]
 8008f0c:	681b      	ldr	r3, [r3, #0]
 8008f0e:	22ff      	movs	r2, #255	@ 0xff
 8008f10:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	2200      	movs	r2, #0
 8008f16:	771a      	strb	r2, [r3, #28]

  return status;
 8008f18:	7cfb      	ldrb	r3, [r7, #19]
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	371c      	adds	r7, #28
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd90      	pop	{r4, r7, pc}

08008f22 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b086      	sub	sp, #24
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	60f8      	str	r0, [r7, #12]
 8008f2a:	60b9      	str	r1, [r7, #8]
 8008f2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8008f2e:	2300      	movs	r3, #0
 8008f30:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8008f32:	68fb      	ldr	r3, [r7, #12]
 8008f34:	681b      	ldr	r3, [r3, #0]
 8008f36:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008f38:	68bb      	ldr	r3, [r7, #8]
 8008f3a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	691b      	ldr	r3, [r3, #16]
 8008f42:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8008f46:	68bb      	ldr	r3, [r7, #8]
 8008f48:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	681b      	ldr	r3, [r3, #0]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8008f54:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8008f58:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	0c1b      	lsrs	r3, r3, #16
 8008f5e:	b2db      	uxtb	r3, r3
 8008f60:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008f64:	b2da      	uxtb	r2, r3
 8008f66:	68bb      	ldr	r3, [r7, #8]
 8008f68:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 8008f6a:	697b      	ldr	r3, [r7, #20]
 8008f6c:	0a1b      	lsrs	r3, r3, #8
 8008f6e:	b2db      	uxtb	r3, r3
 8008f70:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f74:	b2da      	uxtb	r2, r3
 8008f76:	68bb      	ldr	r3, [r7, #8]
 8008f78:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 8008f7a:	697b      	ldr	r3, [r7, #20]
 8008f7c:	b2db      	uxtb	r3, r3
 8008f7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008f82:	b2da      	uxtb	r2, r3
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8008f88:	697b      	ldr	r3, [r7, #20]
 8008f8a:	0d9b      	lsrs	r3, r3, #22
 8008f8c:	b2db      	uxtb	r3, r3
 8008f8e:	f003 0301 	and.w	r3, r3, #1
 8008f92:	b2da      	uxtb	r2, r3
 8008f94:	68bb      	ldr	r3, [r7, #8]
 8008f96:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8008f98:	687b      	ldr	r3, [r7, #4]
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d11a      	bne.n	8008fd4 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 8008f9e:	68bb      	ldr	r3, [r7, #8]
 8008fa0:	781b      	ldrb	r3, [r3, #0]
 8008fa2:	4618      	mov	r0, r3
 8008fa4:	f000 f98e 	bl	80092c4 <RTC_Bcd2ToByte>
 8008fa8:	4603      	mov	r3, r0
 8008faa:	461a      	mov	r2, r3
 8008fac:	68bb      	ldr	r3, [r7, #8]
 8008fae:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8008fb0:	68bb      	ldr	r3, [r7, #8]
 8008fb2:	785b      	ldrb	r3, [r3, #1]
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	f000 f985 	bl	80092c4 <RTC_Bcd2ToByte>
 8008fba:	4603      	mov	r3, r0
 8008fbc:	461a      	mov	r2, r3
 8008fbe:	68bb      	ldr	r3, [r7, #8]
 8008fc0:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8008fc2:	68bb      	ldr	r3, [r7, #8]
 8008fc4:	789b      	ldrb	r3, [r3, #2]
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	f000 f97c 	bl	80092c4 <RTC_Bcd2ToByte>
 8008fcc:	4603      	mov	r3, r0
 8008fce:	461a      	mov	r2, r3
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 8008fd4:	2300      	movs	r3, #0
}
 8008fd6:	4618      	mov	r0, r3
 8008fd8:	3718      	adds	r7, #24
 8008fda:	46bd      	mov	sp, r7
 8008fdc:	bd80      	pop	{r7, pc}

08008fde <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8008fde:	b590      	push	{r4, r7, lr}
 8008fe0:	b087      	sub	sp, #28
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	60f8      	str	r0, [r7, #12]
 8008fe6:	60b9      	str	r1, [r7, #8]
 8008fe8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 8008fea:	2300      	movs	r3, #0
 8008fec:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	7f1b      	ldrb	r3, [r3, #28]
 8008ff2:	2b01      	cmp	r3, #1
 8008ff4:	d101      	bne.n	8008ffa <HAL_RTC_SetDate+0x1c>
 8008ff6:	2302      	movs	r3, #2
 8008ff8:	e071      	b.n	80090de <HAL_RTC_SetDate+0x100>
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2201      	movs	r2, #1
 8008ffe:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	2202      	movs	r2, #2
 8009004:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	2b00      	cmp	r3, #0
 800900a:	d10e      	bne.n	800902a <HAL_RTC_SetDate+0x4c>
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	785b      	ldrb	r3, [r3, #1]
 8009010:	f003 0310 	and.w	r3, r3, #16
 8009014:	2b00      	cmp	r3, #0
 8009016:	d008      	beq.n	800902a <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8009018:	68bb      	ldr	r3, [r7, #8]
 800901a:	785b      	ldrb	r3, [r3, #1]
 800901c:	f023 0310 	bic.w	r3, r3, #16
 8009020:	b2db      	uxtb	r3, r3
 8009022:	330a      	adds	r3, #10
 8009024:	b2da      	uxtb	r2, r3
 8009026:	68bb      	ldr	r3, [r7, #8]
 8009028:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	2b00      	cmp	r3, #0
 800902e:	d11c      	bne.n	800906a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	78db      	ldrb	r3, [r3, #3]
 8009034:	4618      	mov	r0, r3
 8009036:	f000 f927 	bl	8009288 <RTC_ByteToBcd2>
 800903a:	4603      	mov	r3, r0
 800903c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800903e:	68bb      	ldr	r3, [r7, #8]
 8009040:	785b      	ldrb	r3, [r3, #1]
 8009042:	4618      	mov	r0, r3
 8009044:	f000 f920 	bl	8009288 <RTC_ByteToBcd2>
 8009048:	4603      	mov	r3, r0
 800904a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800904c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800904e:	68bb      	ldr	r3, [r7, #8]
 8009050:	789b      	ldrb	r3, [r3, #2]
 8009052:	4618      	mov	r0, r3
 8009054:	f000 f918 	bl	8009288 <RTC_ByteToBcd2>
 8009058:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800905a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	781b      	ldrb	r3, [r3, #0]
 8009062:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8009064:	4313      	orrs	r3, r2
 8009066:	617b      	str	r3, [r7, #20]
 8009068:	e00e      	b.n	8009088 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800906a:	68bb      	ldr	r3, [r7, #8]
 800906c:	78db      	ldrb	r3, [r3, #3]
 800906e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8009070:	68bb      	ldr	r3, [r7, #8]
 8009072:	785b      	ldrb	r3, [r3, #1]
 8009074:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009076:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8009078:	68ba      	ldr	r2, [r7, #8]
 800907a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800907c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	781b      	ldrb	r3, [r3, #0]
 8009082:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8009084:	4313      	orrs	r3, r2
 8009086:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	22ca      	movs	r2, #202	@ 0xca
 800908e:	625a      	str	r2, [r3, #36]	@ 0x24
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	681b      	ldr	r3, [r3, #0]
 8009094:	2253      	movs	r2, #83	@ 0x53
 8009096:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8009098:	68f8      	ldr	r0, [r7, #12]
 800909a:	f000 f899 	bl	80091d0 <RTC_EnterInitMode>
 800909e:	4603      	mov	r3, r0
 80090a0:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 80090a2:	7cfb      	ldrb	r3, [r7, #19]
 80090a4:	2b00      	cmp	r3, #0
 80090a6:	d10c      	bne.n	80090c2 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	681a      	ldr	r2, [r3, #0]
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80090b2:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80090b6:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80090b8:	68f8      	ldr	r0, [r7, #12]
 80090ba:	f000 f8c0 	bl	800923e <RTC_ExitInitMode>
 80090be:	4603      	mov	r3, r0
 80090c0:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80090c2:	7cfb      	ldrb	r3, [r7, #19]
 80090c4:	2b00      	cmp	r3, #0
 80090c6:	d102      	bne.n	80090ce <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80090c8:	68fb      	ldr	r3, [r7, #12]
 80090ca:	2201      	movs	r2, #1
 80090cc:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	681b      	ldr	r3, [r3, #0]
 80090d2:	22ff      	movs	r2, #255	@ 0xff
 80090d4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	2200      	movs	r2, #0
 80090da:	771a      	strb	r2, [r3, #28]

  return status;
 80090dc:	7cfb      	ldrb	r3, [r7, #19]
}
 80090de:	4618      	mov	r0, r3
 80090e0:	371c      	adds	r7, #28
 80090e2:	46bd      	mov	sp, r7
 80090e4:	bd90      	pop	{r4, r7, pc}

080090e6 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80090e6:	b580      	push	{r7, lr}
 80090e8:	b086      	sub	sp, #24
 80090ea:	af00      	add	r7, sp, #0
 80090ec:	60f8      	str	r0, [r7, #12]
 80090ee:	60b9      	str	r1, [r7, #8]
 80090f0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80090f2:	2300      	movs	r3, #0
 80090f4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80090f6:	68fb      	ldr	r3, [r7, #12]
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	685b      	ldr	r3, [r3, #4]
 80090fc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8009100:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009104:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 8009106:	697b      	ldr	r3, [r7, #20]
 8009108:	0c1b      	lsrs	r3, r3, #16
 800910a:	b2da      	uxtb	r2, r3
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 8009110:	697b      	ldr	r3, [r7, #20]
 8009112:	0a1b      	lsrs	r3, r3, #8
 8009114:	b2db      	uxtb	r3, r3
 8009116:	f003 031f 	and.w	r3, r3, #31
 800911a:	b2da      	uxtb	r2, r3
 800911c:	68bb      	ldr	r3, [r7, #8]
 800911e:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 8009120:	697b      	ldr	r3, [r7, #20]
 8009122:	b2db      	uxtb	r3, r3
 8009124:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8009128:	b2da      	uxtb	r2, r3
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800912e:	697b      	ldr	r3, [r7, #20]
 8009130:	0b5b      	lsrs	r3, r3, #13
 8009132:	b2db      	uxtb	r3, r3
 8009134:	f003 0307 	and.w	r3, r3, #7
 8009138:	b2da      	uxtb	r2, r3
 800913a:	68bb      	ldr	r3, [r7, #8]
 800913c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	2b00      	cmp	r3, #0
 8009142:	d11a      	bne.n	800917a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	78db      	ldrb	r3, [r3, #3]
 8009148:	4618      	mov	r0, r3
 800914a:	f000 f8bb 	bl	80092c4 <RTC_Bcd2ToByte>
 800914e:	4603      	mov	r3, r0
 8009150:	461a      	mov	r2, r3
 8009152:	68bb      	ldr	r3, [r7, #8]
 8009154:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	785b      	ldrb	r3, [r3, #1]
 800915a:	4618      	mov	r0, r3
 800915c:	f000 f8b2 	bl	80092c4 <RTC_Bcd2ToByte>
 8009160:	4603      	mov	r3, r0
 8009162:	461a      	mov	r2, r3
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8009168:	68bb      	ldr	r3, [r7, #8]
 800916a:	789b      	ldrb	r3, [r3, #2]
 800916c:	4618      	mov	r0, r3
 800916e:	f000 f8a9 	bl	80092c4 <RTC_Bcd2ToByte>
 8009172:	4603      	mov	r3, r0
 8009174:	461a      	mov	r2, r3
 8009176:	68bb      	ldr	r3, [r7, #8]
 8009178:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800917a:	2300      	movs	r3, #0
}
 800917c:	4618      	mov	r0, r3
 800917e:	3718      	adds	r7, #24
 8009180:	46bd      	mov	sp, r7
 8009182:	bd80      	pop	{r7, pc}

08009184 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8009184:	b580      	push	{r7, lr}
 8009186:	b084      	sub	sp, #16
 8009188:	af00      	add	r7, sp, #0
 800918a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800918c:	2300      	movs	r3, #0
 800918e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	4a0d      	ldr	r2, [pc, #52]	@ (80091cc <HAL_RTC_WaitForSynchro+0x48>)
 8009196:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009198:	f7fc fc26 	bl	80059e8 <HAL_GetTick>
 800919c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800919e:	e009      	b.n	80091b4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80091a0:	f7fc fc22 	bl	80059e8 <HAL_GetTick>
 80091a4:	4602      	mov	r2, r0
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	1ad3      	subs	r3, r2, r3
 80091aa:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80091ae:	d901      	bls.n	80091b4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80091b0:	2303      	movs	r3, #3
 80091b2:	e007      	b.n	80091c4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80091b4:	687b      	ldr	r3, [r7, #4]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	68db      	ldr	r3, [r3, #12]
 80091ba:	f003 0320 	and.w	r3, r3, #32
 80091be:	2b00      	cmp	r3, #0
 80091c0:	d0ee      	beq.n	80091a0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80091c2:	2300      	movs	r3, #0
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	3710      	adds	r7, #16
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}
 80091cc:	00017f5f 	.word	0x00017f5f

080091d0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b084      	sub	sp, #16
 80091d4:	af00      	add	r7, sp, #0
 80091d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80091d8:	2300      	movs	r3, #0
 80091da:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80091dc:	2300      	movs	r3, #0
 80091de:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	68db      	ldr	r3, [r3, #12]
 80091e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d122      	bne.n	8009234 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	681b      	ldr	r3, [r3, #0]
 80091f2:	68da      	ldr	r2, [r3, #12]
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80091fc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80091fe:	f7fc fbf3 	bl	80059e8 <HAL_GetTick>
 8009202:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009204:	e00c      	b.n	8009220 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8009206:	f7fc fbef 	bl	80059e8 <HAL_GetTick>
 800920a:	4602      	mov	r2, r0
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	1ad3      	subs	r3, r2, r3
 8009210:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009214:	d904      	bls.n	8009220 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	2204      	movs	r2, #4
 800921a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800921c:	2301      	movs	r3, #1
 800921e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	681b      	ldr	r3, [r3, #0]
 8009224:	68db      	ldr	r3, [r3, #12]
 8009226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800922a:	2b00      	cmp	r3, #0
 800922c:	d102      	bne.n	8009234 <RTC_EnterInitMode+0x64>
 800922e:	7bfb      	ldrb	r3, [r7, #15]
 8009230:	2b01      	cmp	r3, #1
 8009232:	d1e8      	bne.n	8009206 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8009234:	7bfb      	ldrb	r3, [r7, #15]
}
 8009236:	4618      	mov	r0, r3
 8009238:	3710      	adds	r7, #16
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}

0800923e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800923e:	b580      	push	{r7, lr}
 8009240:	b084      	sub	sp, #16
 8009242:	af00      	add	r7, sp, #0
 8009244:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009246:	2300      	movs	r3, #0
 8009248:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800924a:	687b      	ldr	r3, [r7, #4]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	68da      	ldr	r2, [r3, #12]
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8009258:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	681b      	ldr	r3, [r3, #0]
 800925e:	689b      	ldr	r3, [r3, #8]
 8009260:	f003 0320 	and.w	r3, r3, #32
 8009264:	2b00      	cmp	r3, #0
 8009266:	d10a      	bne.n	800927e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8009268:	6878      	ldr	r0, [r7, #4]
 800926a:	f7ff ff8b 	bl	8009184 <HAL_RTC_WaitForSynchro>
 800926e:	4603      	mov	r3, r0
 8009270:	2b00      	cmp	r3, #0
 8009272:	d004      	beq.n	800927e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	2204      	movs	r2, #4
 8009278:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800927a:	2301      	movs	r3, #1
 800927c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800927e:	7bfb      	ldrb	r3, [r7, #15]
}
 8009280:	4618      	mov	r0, r3
 8009282:	3710      	adds	r7, #16
 8009284:	46bd      	mov	sp, r7
 8009286:	bd80      	pop	{r7, pc}

08009288 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8009288:	b480      	push	{r7}
 800928a:	b085      	sub	sp, #20
 800928c:	af00      	add	r7, sp, #0
 800928e:	4603      	mov	r3, r0
 8009290:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8009292:	2300      	movs	r3, #0
 8009294:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8009296:	e005      	b.n	80092a4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8009298:	68fb      	ldr	r3, [r7, #12]
 800929a:	3301      	adds	r3, #1
 800929c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800929e:	79fb      	ldrb	r3, [r7, #7]
 80092a0:	3b0a      	subs	r3, #10
 80092a2:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80092a4:	79fb      	ldrb	r3, [r7, #7]
 80092a6:	2b09      	cmp	r3, #9
 80092a8:	d8f6      	bhi.n	8009298 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80092aa:	68fb      	ldr	r3, [r7, #12]
 80092ac:	b2db      	uxtb	r3, r3
 80092ae:	011b      	lsls	r3, r3, #4
 80092b0:	b2da      	uxtb	r2, r3
 80092b2:	79fb      	ldrb	r3, [r7, #7]
 80092b4:	4313      	orrs	r3, r2
 80092b6:	b2db      	uxtb	r3, r3
}
 80092b8:	4618      	mov	r0, r3
 80092ba:	3714      	adds	r7, #20
 80092bc:	46bd      	mov	sp, r7
 80092be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092c2:	4770      	bx	lr

080092c4 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 80092c4:	b480      	push	{r7}
 80092c6:	b085      	sub	sp, #20
 80092c8:	af00      	add	r7, sp, #0
 80092ca:	4603      	mov	r3, r0
 80092cc:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 80092ce:	2300      	movs	r3, #0
 80092d0:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80092d2:	79fb      	ldrb	r3, [r7, #7]
 80092d4:	091b      	lsrs	r3, r3, #4
 80092d6:	b2db      	uxtb	r3, r3
 80092d8:	461a      	mov	r2, r3
 80092da:	4613      	mov	r3, r2
 80092dc:	009b      	lsls	r3, r3, #2
 80092de:	4413      	add	r3, r2
 80092e0:	005b      	lsls	r3, r3, #1
 80092e2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80092e4:	68fb      	ldr	r3, [r7, #12]
 80092e6:	b2da      	uxtb	r2, r3
 80092e8:	79fb      	ldrb	r3, [r7, #7]
 80092ea:	f003 030f 	and.w	r3, r3, #15
 80092ee:	b2db      	uxtb	r3, r3
 80092f0:	4413      	add	r3, r2
 80092f2:	b2db      	uxtb	r3, r3
}
 80092f4:	4618      	mov	r0, r3
 80092f6:	3714      	adds	r7, #20
 80092f8:	46bd      	mov	sp, r7
 80092fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092fe:	4770      	bx	lr

08009300 <HAL_RTCEx_BKUPWrite>:
  *                                 to specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8009300:	b480      	push	{r7}
 8009302:	b087      	sub	sp, #28
 8009304:	af00      	add	r7, sp, #0
 8009306:	60f8      	str	r0, [r7, #12]
 8009308:	60b9      	str	r1, [r7, #8]
 800930a:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 800930c:	2300      	movs	r3, #0
 800930e:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	3350      	adds	r3, #80	@ 0x50
 8009316:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	009b      	lsls	r3, r3, #2
 800931c:	697a      	ldr	r2, [r7, #20]
 800931e:	4413      	add	r3, r2
 8009320:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 8009322:	697b      	ldr	r3, [r7, #20]
 8009324:	687a      	ldr	r2, [r7, #4]
 8009326:	601a      	str	r2, [r3, #0]
}
 8009328:	bf00      	nop
 800932a:	371c      	adds	r7, #28
 800932c:	46bd      	mov	sp, r7
 800932e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009332:	4770      	bx	lr

08009334 <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx (where x can be from 0 to 19)
  *                                 to specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8009334:	b480      	push	{r7}
 8009336:	b085      	sub	sp, #20
 8009338:	af00      	add	r7, sp, #0
 800933a:	6078      	str	r0, [r7, #4]
 800933c:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 800933e:	2300      	movs	r3, #0
 8009340:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) &(hrtc->Instance->BKP0R);
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	3350      	adds	r3, #80	@ 0x50
 8009348:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 800934a:	683b      	ldr	r3, [r7, #0]
 800934c:	009b      	lsls	r3, r3, #2
 800934e:	68fa      	ldr	r2, [r7, #12]
 8009350:	4413      	add	r3, r2
 8009352:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	681b      	ldr	r3, [r3, #0]
}
 8009358:	4618      	mov	r0, r3
 800935a:	3714      	adds	r7, #20
 800935c:	46bd      	mov	sp, r7
 800935e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009362:	4770      	bx	lr

08009364 <HAL_SDRAM_Init>:
  *                the configuration information for SDRAM module.
  * @param  Timing Pointer to SDRAM control timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_Init(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_TimingTypeDef *Timing)
{
 8009364:	b580      	push	{r7, lr}
 8009366:	b082      	sub	sp, #8
 8009368:	af00      	add	r7, sp, #0
 800936a:	6078      	str	r0, [r7, #4]
 800936c:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM handle parameter */
  if (hsdram == NULL)
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	2b00      	cmp	r3, #0
 8009372:	d101      	bne.n	8009378 <HAL_SDRAM_Init+0x14>
  {
    return HAL_ERROR;
 8009374:	2301      	movs	r3, #1
 8009376:	e025      	b.n	80093c4 <HAL_SDRAM_Init+0x60>
  }

  if (hsdram->State == HAL_SDRAM_STATE_RESET)
 8009378:	687b      	ldr	r3, [r7, #4]
 800937a:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 800937e:	b2db      	uxtb	r3, r3
 8009380:	2b00      	cmp	r3, #0
 8009382:	d106      	bne.n	8009392 <HAL_SDRAM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    hsdram->Lock = HAL_UNLOCKED;
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	2200      	movs	r2, #0
 8009388:	f883 202d 	strb.w	r2, [r3, #45]	@ 0x2d

    /* Init the low level hardware */
    hsdram->MspInitCallback(hsdram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SDRAM_MspInit(hsdram);
 800938c:	6878      	ldr	r0, [r7, #4]
 800938e:	f7fa fabb 	bl	8003908 <HAL_SDRAM_MspInit>
#endif /* USE_HAL_SDRAM_REGISTER_CALLBACKS */
  }

  /* Initialize the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_BUSY;
 8009392:	687b      	ldr	r3, [r7, #4]
 8009394:	2202      	movs	r2, #2
 8009396:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  /* Initialize SDRAM control Interface */
  (void)FMC_SDRAM_Init(hsdram->Instance, &(hsdram->Init));
 800939a:	687b      	ldr	r3, [r7, #4]
 800939c:	681a      	ldr	r2, [r3, #0]
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	3304      	adds	r3, #4
 80093a2:	4619      	mov	r1, r3
 80093a4:	4610      	mov	r0, r2
 80093a6:	f001 fc09 	bl	800abbc <FMC_SDRAM_Init>

  /* Initialize SDRAM timing Interface */
  (void)FMC_SDRAM_Timing_Init(hsdram->Instance, Timing, hsdram->Init.SDBank);
 80093aa:	687b      	ldr	r3, [r7, #4]
 80093ac:	6818      	ldr	r0, [r3, #0]
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	685b      	ldr	r3, [r3, #4]
 80093b2:	461a      	mov	r2, r3
 80093b4:	6839      	ldr	r1, [r7, #0]
 80093b6:	f001 fc5e 	bl	800ac76 <FMC_SDRAM_Timing_Init>
  /* Update the SDRAM controller state */
  hsdram->State = HAL_SDRAM_STATE_READY;
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	2201      	movs	r2, #1
 80093be:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 80093c2:	2300      	movs	r3, #0
}
 80093c4:	4618      	mov	r0, r3
 80093c6:	3708      	adds	r7, #8
 80093c8:	46bd      	mov	sp, r7
 80093ca:	bd80      	pop	{r7, pc}

080093cc <HAL_SDRAM_SendCommand>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_SendCommand(SDRAM_HandleTypeDef *hsdram, FMC_SDRAM_CommandTypeDef *Command,
                                        uint32_t Timeout)
{
 80093cc:	b580      	push	{r7, lr}
 80093ce:	b086      	sub	sp, #24
 80093d0:	af00      	add	r7, sp, #0
 80093d2:	60f8      	str	r0, [r7, #12]
 80093d4:	60b9      	str	r1, [r7, #8]
 80093d6:	607a      	str	r2, [r7, #4]
  HAL_SDRAM_StateTypeDef state = hsdram->State;
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 80093de:	75fb      	strb	r3, [r7, #23]

  /* Check the SDRAM controller state */
  if (state == HAL_SDRAM_STATE_BUSY)
 80093e0:	7dfb      	ldrb	r3, [r7, #23]
 80093e2:	2b02      	cmp	r3, #2
 80093e4:	d101      	bne.n	80093ea <HAL_SDRAM_SendCommand+0x1e>
  {
    return HAL_BUSY;
 80093e6:	2302      	movs	r3, #2
 80093e8:	e021      	b.n	800942e <HAL_SDRAM_SendCommand+0x62>
  }
  else if ((state == HAL_SDRAM_STATE_READY) || (state == HAL_SDRAM_STATE_PRECHARGED))
 80093ea:	7dfb      	ldrb	r3, [r7, #23]
 80093ec:	2b01      	cmp	r3, #1
 80093ee:	d002      	beq.n	80093f6 <HAL_SDRAM_SendCommand+0x2a>
 80093f0:	7dfb      	ldrb	r3, [r7, #23]
 80093f2:	2b05      	cmp	r3, #5
 80093f4:	d118      	bne.n	8009428 <HAL_SDRAM_SendCommand+0x5c>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	2202      	movs	r2, #2
 80093fa:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Send SDRAM command */
    (void)FMC_SDRAM_SendCommand(hsdram->Instance, Command, Timeout);
 80093fe:	68fb      	ldr	r3, [r7, #12]
 8009400:	681b      	ldr	r3, [r3, #0]
 8009402:	687a      	ldr	r2, [r7, #4]
 8009404:	68b9      	ldr	r1, [r7, #8]
 8009406:	4618      	mov	r0, r3
 8009408:	f001 fc9e 	bl	800ad48 <FMC_SDRAM_SendCommand>

    /* Update the SDRAM controller state state */
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	2b02      	cmp	r3, #2
 8009412:	d104      	bne.n	800941e <HAL_SDRAM_SendCommand+0x52>
    {
      hsdram->State = HAL_SDRAM_STATE_PRECHARGED;
 8009414:	68fb      	ldr	r3, [r7, #12]
 8009416:	2205      	movs	r2, #5
 8009418:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 800941c:	e006      	b.n	800942c <HAL_SDRAM_SendCommand+0x60>
    }
    else
    {
      hsdram->State = HAL_SDRAM_STATE_READY;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	2201      	movs	r2, #1
 8009422:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
    if (Command->CommandMode == FMC_SDRAM_CMD_PALL)
 8009426:	e001      	b.n	800942c <HAL_SDRAM_SendCommand+0x60>
    }
  }
  else
  {
    return HAL_ERROR;
 8009428:	2301      	movs	r3, #1
 800942a:	e000      	b.n	800942e <HAL_SDRAM_SendCommand+0x62>
  }

  return HAL_OK;
 800942c:	2300      	movs	r3, #0
}
 800942e:	4618      	mov	r0, r3
 8009430:	3718      	adds	r7, #24
 8009432:	46bd      	mov	sp, r7
 8009434:	bd80      	pop	{r7, pc}

08009436 <HAL_SDRAM_ProgramRefreshRate>:
  *                the configuration information for SDRAM module.
  * @param  RefreshRate The SDRAM refresh rate value
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SDRAM_ProgramRefreshRate(SDRAM_HandleTypeDef *hsdram, uint32_t RefreshRate)
{
 8009436:	b580      	push	{r7, lr}
 8009438:	b082      	sub	sp, #8
 800943a:	af00      	add	r7, sp, #0
 800943c:	6078      	str	r0, [r7, #4]
 800943e:	6039      	str	r1, [r7, #0]
  /* Check the SDRAM controller state */
  if (hsdram->State == HAL_SDRAM_STATE_BUSY)
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009446:	b2db      	uxtb	r3, r3
 8009448:	2b02      	cmp	r3, #2
 800944a:	d101      	bne.n	8009450 <HAL_SDRAM_ProgramRefreshRate+0x1a>
  {
    return HAL_BUSY;
 800944c:	2302      	movs	r3, #2
 800944e:	e016      	b.n	800947e <HAL_SDRAM_ProgramRefreshRate+0x48>
  }
  else if (hsdram->State == HAL_SDRAM_STATE_READY)
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	f893 302c 	ldrb.w	r3, [r3, #44]	@ 0x2c
 8009456:	b2db      	uxtb	r3, r3
 8009458:	2b01      	cmp	r3, #1
 800945a:	d10f      	bne.n	800947c <HAL_SDRAM_ProgramRefreshRate+0x46>
  {
    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_BUSY;
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	2202      	movs	r2, #2
 8009460:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c

    /* Program the refresh rate */
    (void)FMC_SDRAM_ProgramRefreshRate(hsdram->Instance, RefreshRate);
 8009464:	687b      	ldr	r3, [r7, #4]
 8009466:	681b      	ldr	r3, [r3, #0]
 8009468:	6839      	ldr	r1, [r7, #0]
 800946a:	4618      	mov	r0, r3
 800946c:	f001 fca9 	bl	800adc2 <FMC_SDRAM_ProgramRefreshRate>

    /* Update the SDRAM state */
    hsdram->State = HAL_SDRAM_STATE_READY;
 8009470:	687b      	ldr	r3, [r7, #4]
 8009472:	2201      	movs	r2, #1
 8009474:	f883 202c 	strb.w	r2, [r3, #44]	@ 0x2c
  else
  {
    return HAL_ERROR;
  }

  return HAL_OK;
 8009478:	2300      	movs	r3, #0
 800947a:	e000      	b.n	800947e <HAL_SDRAM_ProgramRefreshRate+0x48>
    return HAL_ERROR;
 800947c:	2301      	movs	r3, #1
}
 800947e:	4618      	mov	r0, r3
 8009480:	3708      	adds	r7, #8
 8009482:	46bd      	mov	sp, r7
 8009484:	bd80      	pop	{r7, pc}

08009486 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009486:	b580      	push	{r7, lr}
 8009488:	b082      	sub	sp, #8
 800948a:	af00      	add	r7, sp, #0
 800948c:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	2b00      	cmp	r3, #0
 8009492:	d101      	bne.n	8009498 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009494:	2301      	movs	r3, #1
 8009496:	e07b      	b.n	8009590 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800949c:	2b00      	cmp	r3, #0
 800949e:	d108      	bne.n	80094b2 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	685b      	ldr	r3, [r3, #4]
 80094a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80094a8:	d009      	beq.n	80094be <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80094aa:	687b      	ldr	r3, [r7, #4]
 80094ac:	2200      	movs	r2, #0
 80094ae:	61da      	str	r2, [r3, #28]
 80094b0:	e005      	b.n	80094be <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80094b2:	687b      	ldr	r3, [r7, #4]
 80094b4:	2200      	movs	r2, #0
 80094b6:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	2200      	movs	r2, #0
 80094bc:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2200      	movs	r2, #0
 80094c2:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80094c4:	687b      	ldr	r3, [r7, #4]
 80094c6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80094ca:	b2db      	uxtb	r3, r3
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d106      	bne.n	80094de <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2200      	movs	r2, #0
 80094d4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80094d8:	6878      	ldr	r0, [r7, #4]
 80094da:	f7fa f8c1 	bl	8003660 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	2202      	movs	r2, #2
 80094e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	681a      	ldr	r2, [r3, #0]
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80094f4:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80094f6:	687b      	ldr	r3, [r7, #4]
 80094f8:	685b      	ldr	r3, [r3, #4]
 80094fa:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	689b      	ldr	r3, [r3, #8]
 8009502:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009506:	431a      	orrs	r2, r3
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	68db      	ldr	r3, [r3, #12]
 800950c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009510:	431a      	orrs	r2, r3
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	691b      	ldr	r3, [r3, #16]
 8009516:	f003 0302 	and.w	r3, r3, #2
 800951a:	431a      	orrs	r2, r3
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	695b      	ldr	r3, [r3, #20]
 8009520:	f003 0301 	and.w	r3, r3, #1
 8009524:	431a      	orrs	r2, r3
 8009526:	687b      	ldr	r3, [r7, #4]
 8009528:	699b      	ldr	r3, [r3, #24]
 800952a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800952e:	431a      	orrs	r2, r3
 8009530:	687b      	ldr	r3, [r7, #4]
 8009532:	69db      	ldr	r3, [r3, #28]
 8009534:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009538:	431a      	orrs	r2, r3
 800953a:	687b      	ldr	r3, [r7, #4]
 800953c:	6a1b      	ldr	r3, [r3, #32]
 800953e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009542:	ea42 0103 	orr.w	r1, r2, r3
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800954a:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	681b      	ldr	r3, [r3, #0]
 8009552:	430a      	orrs	r2, r1
 8009554:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	699b      	ldr	r3, [r3, #24]
 800955a:	0c1b      	lsrs	r3, r3, #16
 800955c:	f003 0104 	and.w	r1, r3, #4
 8009560:	687b      	ldr	r3, [r7, #4]
 8009562:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009564:	f003 0210 	and.w	r2, r3, #16
 8009568:	687b      	ldr	r3, [r7, #4]
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	430a      	orrs	r2, r1
 800956e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009570:	687b      	ldr	r3, [r7, #4]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	69da      	ldr	r2, [r3, #28]
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800957e:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	2200      	movs	r2, #0
 8009584:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009586:	687b      	ldr	r3, [r7, #4]
 8009588:	2201      	movs	r2, #1
 800958a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 800958e:	2300      	movs	r3, #0
}
 8009590:	4618      	mov	r0, r3
 8009592:	3708      	adds	r7, #8
 8009594:	46bd      	mov	sp, r7
 8009596:	bd80      	pop	{r7, pc}

08009598 <HAL_SPI_DeInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_DeInit(SPI_HandleTypeDef *hspi)
{
 8009598:	b580      	push	{r7, lr}
 800959a:	b082      	sub	sp, #8
 800959c:	af00      	add	r7, sp, #0
 800959e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80095a0:	687b      	ldr	r3, [r7, #4]
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d101      	bne.n	80095aa <HAL_SPI_DeInit+0x12>
  {
    return HAL_ERROR;
 80095a6:	2301      	movs	r3, #1
 80095a8:	e01a      	b.n	80095e0 <HAL_SPI_DeInit+0x48>
  }

  /* Check SPI Instance parameter */
  assert_param(IS_SPI_ALL_INSTANCE(hspi->Instance));

  hspi->State = HAL_SPI_STATE_BUSY;
 80095aa:	687b      	ldr	r3, [r7, #4]
 80095ac:	2202      	movs	r2, #2
 80095ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the SPI Peripheral Clock */
  __HAL_SPI_DISABLE(hspi);
 80095b2:	687b      	ldr	r3, [r7, #4]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	681a      	ldr	r2, [r3, #0]
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80095c0:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  hspi->MspDeInitCallback(hspi);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC... */
  HAL_SPI_MspDeInit(hspi);
 80095c2:	6878      	ldr	r0, [r7, #4]
 80095c4:	f7fa f894 	bl	80036f0 <HAL_SPI_MspDeInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2200      	movs	r2, #0
 80095cc:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_RESET;
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	2200      	movs	r2, #0
 80095d2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Release Lock */
  __HAL_UNLOCK(hspi);
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	2200      	movs	r2, #0
 80095da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80095de:	2300      	movs	r3, #0
}
 80095e0:	4618      	mov	r0, r3
 80095e2:	3708      	adds	r7, #8
 80095e4:	46bd      	mov	sp, r7
 80095e6:	bd80      	pop	{r7, pc}

080095e8 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80095e8:	b580      	push	{r7, lr}
 80095ea:	b088      	sub	sp, #32
 80095ec:	af00      	add	r7, sp, #0
 80095ee:	60f8      	str	r0, [r7, #12]
 80095f0:	60b9      	str	r1, [r7, #8]
 80095f2:	603b      	str	r3, [r7, #0]
 80095f4:	4613      	mov	r3, r2
 80095f6:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80095f8:	f7fc f9f6 	bl	80059e8 <HAL_GetTick>
 80095fc:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80095fe:	88fb      	ldrh	r3, [r7, #6]
 8009600:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009602:	68fb      	ldr	r3, [r7, #12]
 8009604:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009608:	b2db      	uxtb	r3, r3
 800960a:	2b01      	cmp	r3, #1
 800960c:	d001      	beq.n	8009612 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800960e:	2302      	movs	r3, #2
 8009610:	e12a      	b.n	8009868 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8009612:	68bb      	ldr	r3, [r7, #8]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d002      	beq.n	800961e <HAL_SPI_Transmit+0x36>
 8009618:	88fb      	ldrh	r3, [r7, #6]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d101      	bne.n	8009622 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800961e:	2301      	movs	r3, #1
 8009620:	e122      	b.n	8009868 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009622:	68fb      	ldr	r3, [r7, #12]
 8009624:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009628:	2b01      	cmp	r3, #1
 800962a:	d101      	bne.n	8009630 <HAL_SPI_Transmit+0x48>
 800962c:	2302      	movs	r3, #2
 800962e:	e11b      	b.n	8009868 <HAL_SPI_Transmit+0x280>
 8009630:	68fb      	ldr	r3, [r7, #12]
 8009632:	2201      	movs	r2, #1
 8009634:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	2203      	movs	r2, #3
 800963c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	2200      	movs	r2, #0
 8009644:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009646:	68fb      	ldr	r3, [r7, #12]
 8009648:	68ba      	ldr	r2, [r7, #8]
 800964a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800964c:	68fb      	ldr	r3, [r7, #12]
 800964e:	88fa      	ldrh	r2, [r7, #6]
 8009650:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8009652:	68fb      	ldr	r3, [r7, #12]
 8009654:	88fa      	ldrh	r2, [r7, #6]
 8009656:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	2200      	movs	r2, #0
 800965c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	2200      	movs	r2, #0
 8009662:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	2200      	movs	r2, #0
 8009668:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	2200      	movs	r2, #0
 800966e:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8009670:	68fb      	ldr	r3, [r7, #12]
 8009672:	2200      	movs	r2, #0
 8009674:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009676:	68fb      	ldr	r3, [r7, #12]
 8009678:	689b      	ldr	r3, [r3, #8]
 800967a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800967e:	d10f      	bne.n	80096a0 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	681a      	ldr	r2, [r3, #0]
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800968e:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	681a      	ldr	r2, [r3, #0]
 8009696:	68fb      	ldr	r3, [r7, #12]
 8009698:	681b      	ldr	r3, [r3, #0]
 800969a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800969e:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80096aa:	2b40      	cmp	r3, #64	@ 0x40
 80096ac:	d007      	beq.n	80096be <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	681a      	ldr	r2, [r3, #0]
 80096b4:	68fb      	ldr	r3, [r7, #12]
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80096bc:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80096be:	68fb      	ldr	r3, [r7, #12]
 80096c0:	68db      	ldr	r3, [r3, #12]
 80096c2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80096c6:	d152      	bne.n	800976e <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80096c8:	68fb      	ldr	r3, [r7, #12]
 80096ca:	685b      	ldr	r3, [r3, #4]
 80096cc:	2b00      	cmp	r3, #0
 80096ce:	d002      	beq.n	80096d6 <HAL_SPI_Transmit+0xee>
 80096d0:	8b7b      	ldrh	r3, [r7, #26]
 80096d2:	2b01      	cmp	r3, #1
 80096d4:	d145      	bne.n	8009762 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80096d6:	68fb      	ldr	r3, [r7, #12]
 80096d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096da:	881a      	ldrh	r2, [r3, #0]
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096e6:	1c9a      	adds	r2, r3, #2
 80096e8:	68fb      	ldr	r3, [r7, #12]
 80096ea:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80096f0:	b29b      	uxth	r3, r3
 80096f2:	3b01      	subs	r3, #1
 80096f4:	b29a      	uxth	r2, r3
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80096fa:	e032      	b.n	8009762 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80096fc:	68fb      	ldr	r3, [r7, #12]
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	689b      	ldr	r3, [r3, #8]
 8009702:	f003 0302 	and.w	r3, r3, #2
 8009706:	2b02      	cmp	r3, #2
 8009708:	d112      	bne.n	8009730 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800970e:	881a      	ldrh	r2, [r3, #0]
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009716:	68fb      	ldr	r3, [r7, #12]
 8009718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800971a:	1c9a      	adds	r2, r3, #2
 800971c:	68fb      	ldr	r3, [r7, #12]
 800971e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009724:	b29b      	uxth	r3, r3
 8009726:	3b01      	subs	r3, #1
 8009728:	b29a      	uxth	r2, r3
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800972e:	e018      	b.n	8009762 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009730:	f7fc f95a 	bl	80059e8 <HAL_GetTick>
 8009734:	4602      	mov	r2, r0
 8009736:	69fb      	ldr	r3, [r7, #28]
 8009738:	1ad3      	subs	r3, r2, r3
 800973a:	683a      	ldr	r2, [r7, #0]
 800973c:	429a      	cmp	r2, r3
 800973e:	d803      	bhi.n	8009748 <HAL_SPI_Transmit+0x160>
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009746:	d102      	bne.n	800974e <HAL_SPI_Transmit+0x166>
 8009748:	683b      	ldr	r3, [r7, #0]
 800974a:	2b00      	cmp	r3, #0
 800974c:	d109      	bne.n	8009762 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800974e:	68fb      	ldr	r3, [r7, #12]
 8009750:	2201      	movs	r2, #1
 8009752:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009756:	68fb      	ldr	r3, [r7, #12]
 8009758:	2200      	movs	r2, #0
 800975a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800975e:	2303      	movs	r3, #3
 8009760:	e082      	b.n	8009868 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8009762:	68fb      	ldr	r3, [r7, #12]
 8009764:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009766:	b29b      	uxth	r3, r3
 8009768:	2b00      	cmp	r3, #0
 800976a:	d1c7      	bne.n	80096fc <HAL_SPI_Transmit+0x114>
 800976c:	e053      	b.n	8009816 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	685b      	ldr	r3, [r3, #4]
 8009772:	2b00      	cmp	r3, #0
 8009774:	d002      	beq.n	800977c <HAL_SPI_Transmit+0x194>
 8009776:	8b7b      	ldrh	r3, [r7, #26]
 8009778:	2b01      	cmp	r3, #1
 800977a:	d147      	bne.n	800980c <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800977c:	68fb      	ldr	r3, [r7, #12]
 800977e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009780:	68fb      	ldr	r3, [r7, #12]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	330c      	adds	r3, #12
 8009786:	7812      	ldrb	r2, [r2, #0]
 8009788:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800978e:	1c5a      	adds	r2, r3, #1
 8009790:	68fb      	ldr	r3, [r7, #12]
 8009792:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009794:	68fb      	ldr	r3, [r7, #12]
 8009796:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009798:	b29b      	uxth	r3, r3
 800979a:	3b01      	subs	r3, #1
 800979c:	b29a      	uxth	r2, r3
 800979e:	68fb      	ldr	r3, [r7, #12]
 80097a0:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 80097a2:	e033      	b.n	800980c <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80097a4:	68fb      	ldr	r3, [r7, #12]
 80097a6:	681b      	ldr	r3, [r3, #0]
 80097a8:	689b      	ldr	r3, [r3, #8]
 80097aa:	f003 0302 	and.w	r3, r3, #2
 80097ae:	2b02      	cmp	r3, #2
 80097b0:	d113      	bne.n	80097da <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80097b6:	68fb      	ldr	r3, [r7, #12]
 80097b8:	681b      	ldr	r3, [r3, #0]
 80097ba:	330c      	adds	r3, #12
 80097bc:	7812      	ldrb	r2, [r2, #0]
 80097be:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 80097c0:	68fb      	ldr	r3, [r7, #12]
 80097c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80097c4:	1c5a      	adds	r2, r3, #1
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80097ca:	68fb      	ldr	r3, [r7, #12]
 80097cc:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80097ce:	b29b      	uxth	r3, r3
 80097d0:	3b01      	subs	r3, #1
 80097d2:	b29a      	uxth	r2, r3
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	86da      	strh	r2, [r3, #54]	@ 0x36
 80097d8:	e018      	b.n	800980c <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80097da:	f7fc f905 	bl	80059e8 <HAL_GetTick>
 80097de:	4602      	mov	r2, r0
 80097e0:	69fb      	ldr	r3, [r7, #28]
 80097e2:	1ad3      	subs	r3, r2, r3
 80097e4:	683a      	ldr	r2, [r7, #0]
 80097e6:	429a      	cmp	r2, r3
 80097e8:	d803      	bhi.n	80097f2 <HAL_SPI_Transmit+0x20a>
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097f0:	d102      	bne.n	80097f8 <HAL_SPI_Transmit+0x210>
 80097f2:	683b      	ldr	r3, [r7, #0]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d109      	bne.n	800980c <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2201      	movs	r2, #1
 80097fc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2200      	movs	r2, #0
 8009804:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009808:	2303      	movs	r3, #3
 800980a:	e02d      	b.n	8009868 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009810:	b29b      	uxth	r3, r3
 8009812:	2b00      	cmp	r3, #0
 8009814:	d1c6      	bne.n	80097a4 <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009816:	69fa      	ldr	r2, [r7, #28]
 8009818:	6839      	ldr	r1, [r7, #0]
 800981a:	68f8      	ldr	r0, [r7, #12]
 800981c:	f000 fbe6 	bl	8009fec <SPI_EndRxTxTransaction>
 8009820:	4603      	mov	r3, r0
 8009822:	2b00      	cmp	r3, #0
 8009824:	d002      	beq.n	800982c <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	2220      	movs	r2, #32
 800982a:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800982c:	68fb      	ldr	r3, [r7, #12]
 800982e:	689b      	ldr	r3, [r3, #8]
 8009830:	2b00      	cmp	r3, #0
 8009832:	d10a      	bne.n	800984a <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009834:	2300      	movs	r3, #0
 8009836:	617b      	str	r3, [r7, #20]
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	681b      	ldr	r3, [r3, #0]
 800983c:	68db      	ldr	r3, [r3, #12]
 800983e:	617b      	str	r3, [r7, #20]
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	689b      	ldr	r3, [r3, #8]
 8009846:	617b      	str	r3, [r7, #20]
 8009848:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	2201      	movs	r2, #1
 800984e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	2200      	movs	r2, #0
 8009856:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800985e:	2b00      	cmp	r3, #0
 8009860:	d001      	beq.n	8009866 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8009862:	2301      	movs	r3, #1
 8009864:	e000      	b.n	8009868 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8009866:	2300      	movs	r3, #0
  }
}
 8009868:	4618      	mov	r0, r3
 800986a:	3720      	adds	r7, #32
 800986c:	46bd      	mov	sp, r7
 800986e:	bd80      	pop	{r7, pc}

08009870 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009870:	b580      	push	{r7, lr}
 8009872:	b088      	sub	sp, #32
 8009874:	af02      	add	r7, sp, #8
 8009876:	60f8      	str	r0, [r7, #12]
 8009878:	60b9      	str	r1, [r7, #8]
 800987a:	603b      	str	r3, [r7, #0]
 800987c:	4613      	mov	r3, r2
 800987e:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8009880:	68fb      	ldr	r3, [r7, #12]
 8009882:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009886:	b2db      	uxtb	r3, r3
 8009888:	2b01      	cmp	r3, #1
 800988a:	d001      	beq.n	8009890 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800988c:	2302      	movs	r3, #2
 800988e:	e104      	b.n	8009a9a <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8009890:	68bb      	ldr	r3, [r7, #8]
 8009892:	2b00      	cmp	r3, #0
 8009894:	d002      	beq.n	800989c <HAL_SPI_Receive+0x2c>
 8009896:	88fb      	ldrh	r3, [r7, #6]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d101      	bne.n	80098a0 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800989c:	2301      	movs	r3, #1
 800989e:	e0fc      	b.n	8009a9a <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80098a8:	d112      	bne.n	80098d0 <HAL_SPI_Receive+0x60>
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	689b      	ldr	r3, [r3, #8]
 80098ae:	2b00      	cmp	r3, #0
 80098b0:	d10e      	bne.n	80098d0 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80098b2:	68fb      	ldr	r3, [r7, #12]
 80098b4:	2204      	movs	r2, #4
 80098b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80098ba:	88fa      	ldrh	r2, [r7, #6]
 80098bc:	683b      	ldr	r3, [r7, #0]
 80098be:	9300      	str	r3, [sp, #0]
 80098c0:	4613      	mov	r3, r2
 80098c2:	68ba      	ldr	r2, [r7, #8]
 80098c4:	68b9      	ldr	r1, [r7, #8]
 80098c6:	68f8      	ldr	r0, [r7, #12]
 80098c8:	f000 f8eb 	bl	8009aa2 <HAL_SPI_TransmitReceive>
 80098cc:	4603      	mov	r3, r0
 80098ce:	e0e4      	b.n	8009a9a <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80098d0:	f7fc f88a 	bl	80059e8 <HAL_GetTick>
 80098d4:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 80098d6:	68fb      	ldr	r3, [r7, #12]
 80098d8:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80098dc:	2b01      	cmp	r3, #1
 80098de:	d101      	bne.n	80098e4 <HAL_SPI_Receive+0x74>
 80098e0:	2302      	movs	r3, #2
 80098e2:	e0da      	b.n	8009a9a <HAL_SPI_Receive+0x22a>
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	2201      	movs	r2, #1
 80098e8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	2204      	movs	r2, #4
 80098f0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	2200      	movs	r2, #0
 80098f8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	68ba      	ldr	r2, [r7, #8]
 80098fe:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	88fa      	ldrh	r2, [r7, #6]
 8009904:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8009906:	68fb      	ldr	r3, [r7, #12]
 8009908:	88fa      	ldrh	r2, [r7, #6]
 800990a:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800990c:	68fb      	ldr	r3, [r7, #12]
 800990e:	2200      	movs	r2, #0
 8009910:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 8009912:	68fb      	ldr	r3, [r7, #12]
 8009914:	2200      	movs	r2, #0
 8009916:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8009918:	68fb      	ldr	r3, [r7, #12]
 800991a:	2200      	movs	r2, #0
 800991c:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	2200      	movs	r2, #0
 8009922:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	2200      	movs	r2, #0
 8009928:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	689b      	ldr	r3, [r3, #8]
 800992e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009932:	d10f      	bne.n	8009954 <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009934:	68fb      	ldr	r3, [r7, #12]
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	681a      	ldr	r2, [r3, #0]
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009942:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	681a      	ldr	r2, [r3, #0]
 800994a:	68fb      	ldr	r3, [r7, #12]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8009952:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800995e:	2b40      	cmp	r3, #64	@ 0x40
 8009960:	d007      	beq.n	8009972 <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	681b      	ldr	r3, [r3, #0]
 8009966:	681a      	ldr	r2, [r3, #0]
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009970:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8009972:	68fb      	ldr	r3, [r7, #12]
 8009974:	68db      	ldr	r3, [r3, #12]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d170      	bne.n	8009a5c <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800997a:	e035      	b.n	80099e8 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	681b      	ldr	r3, [r3, #0]
 8009980:	689b      	ldr	r3, [r3, #8]
 8009982:	f003 0301 	and.w	r3, r3, #1
 8009986:	2b01      	cmp	r3, #1
 8009988:	d115      	bne.n	80099b6 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	681b      	ldr	r3, [r3, #0]
 800998e:	f103 020c 	add.w	r2, r3, #12
 8009992:	68fb      	ldr	r3, [r7, #12]
 8009994:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009996:	7812      	ldrb	r2, [r2, #0]
 8009998:	b2d2      	uxtb	r2, r2
 800999a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099a0:	1c5a      	adds	r2, r3, #1
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80099a6:	68fb      	ldr	r3, [r7, #12]
 80099a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099aa:	b29b      	uxth	r3, r3
 80099ac:	3b01      	subs	r3, #1
 80099ae:	b29a      	uxth	r2, r3
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80099b4:	e018      	b.n	80099e8 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80099b6:	f7fc f817 	bl	80059e8 <HAL_GetTick>
 80099ba:	4602      	mov	r2, r0
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	1ad3      	subs	r3, r2, r3
 80099c0:	683a      	ldr	r2, [r7, #0]
 80099c2:	429a      	cmp	r2, r3
 80099c4:	d803      	bhi.n	80099ce <HAL_SPI_Receive+0x15e>
 80099c6:	683b      	ldr	r3, [r7, #0]
 80099c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80099cc:	d102      	bne.n	80099d4 <HAL_SPI_Receive+0x164>
 80099ce:	683b      	ldr	r3, [r7, #0]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d109      	bne.n	80099e8 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	2201      	movs	r2, #1
 80099d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	2200      	movs	r2, #0
 80099e0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80099e4:	2303      	movs	r3, #3
 80099e6:	e058      	b.n	8009a9a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80099ec:	b29b      	uxth	r3, r3
 80099ee:	2b00      	cmp	r3, #0
 80099f0:	d1c4      	bne.n	800997c <HAL_SPI_Receive+0x10c>
 80099f2:	e038      	b.n	8009a66 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	689b      	ldr	r3, [r3, #8]
 80099fa:	f003 0301 	and.w	r3, r3, #1
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	d113      	bne.n	8009a2a <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	68da      	ldr	r2, [r3, #12]
 8009a08:	68fb      	ldr	r3, [r7, #12]
 8009a0a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a0c:	b292      	uxth	r2, r2
 8009a0e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009a10:	68fb      	ldr	r3, [r7, #12]
 8009a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a14:	1c9a      	adds	r2, r3, #2
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009a1e:	b29b      	uxth	r3, r3
 8009a20:	3b01      	subs	r3, #1
 8009a22:	b29a      	uxth	r2, r3
 8009a24:	68fb      	ldr	r3, [r7, #12]
 8009a26:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8009a28:	e018      	b.n	8009a5c <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009a2a:	f7fb ffdd 	bl	80059e8 <HAL_GetTick>
 8009a2e:	4602      	mov	r2, r0
 8009a30:	697b      	ldr	r3, [r7, #20]
 8009a32:	1ad3      	subs	r3, r2, r3
 8009a34:	683a      	ldr	r2, [r7, #0]
 8009a36:	429a      	cmp	r2, r3
 8009a38:	d803      	bhi.n	8009a42 <HAL_SPI_Receive+0x1d2>
 8009a3a:	683b      	ldr	r3, [r7, #0]
 8009a3c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a40:	d102      	bne.n	8009a48 <HAL_SPI_Receive+0x1d8>
 8009a42:	683b      	ldr	r3, [r7, #0]
 8009a44:	2b00      	cmp	r3, #0
 8009a46:	d109      	bne.n	8009a5c <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8009a48:	68fb      	ldr	r3, [r7, #12]
 8009a4a:	2201      	movs	r2, #1
 8009a4c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8009a50:	68fb      	ldr	r3, [r7, #12]
 8009a52:	2200      	movs	r2, #0
 8009a54:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8009a58:	2303      	movs	r3, #3
 8009a5a:	e01e      	b.n	8009a9a <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009a60:	b29b      	uxth	r3, r3
 8009a62:	2b00      	cmp	r3, #0
 8009a64:	d1c6      	bne.n	80099f4 <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009a66:	697a      	ldr	r2, [r7, #20]
 8009a68:	6839      	ldr	r1, [r7, #0]
 8009a6a:	68f8      	ldr	r0, [r7, #12]
 8009a6c:	f000 fa58 	bl	8009f20 <SPI_EndRxTransaction>
 8009a70:	4603      	mov	r3, r0
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d002      	beq.n	8009a7c <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009a76:	68fb      	ldr	r3, [r7, #12]
 8009a78:	2220      	movs	r2, #32
 8009a7a:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8009a7c:	68fb      	ldr	r3, [r7, #12]
 8009a7e:	2201      	movs	r2, #1
 8009a80:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009a84:	68fb      	ldr	r3, [r7, #12]
 8009a86:	2200      	movs	r2, #0
 8009a88:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d001      	beq.n	8009a98 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 8009a94:	2301      	movs	r3, #1
 8009a96:	e000      	b.n	8009a9a <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 8009a98:	2300      	movs	r3, #0
  }
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	3718      	adds	r7, #24
 8009a9e:	46bd      	mov	sp, r7
 8009aa0:	bd80      	pop	{r7, pc}

08009aa2 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8009aa2:	b580      	push	{r7, lr}
 8009aa4:	b08a      	sub	sp, #40	@ 0x28
 8009aa6:	af00      	add	r7, sp, #0
 8009aa8:	60f8      	str	r0, [r7, #12]
 8009aaa:	60b9      	str	r1, [r7, #8]
 8009aac:	607a      	str	r2, [r7, #4]
 8009aae:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009ab0:	2301      	movs	r3, #1
 8009ab2:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009ab4:	f7fb ff98 	bl	80059e8 <HAL_GetTick>
 8009ab8:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009aba:	68fb      	ldr	r3, [r7, #12]
 8009abc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009ac0:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8009ac2:	68fb      	ldr	r3, [r7, #12]
 8009ac4:	685b      	ldr	r3, [r3, #4]
 8009ac6:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009ac8:	887b      	ldrh	r3, [r7, #2]
 8009aca:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8009acc:	7ffb      	ldrb	r3, [r7, #31]
 8009ace:	2b01      	cmp	r3, #1
 8009ad0:	d00c      	beq.n	8009aec <HAL_SPI_TransmitReceive+0x4a>
 8009ad2:	69bb      	ldr	r3, [r7, #24]
 8009ad4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009ad8:	d106      	bne.n	8009ae8 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8009ada:	68fb      	ldr	r3, [r7, #12]
 8009adc:	689b      	ldr	r3, [r3, #8]
 8009ade:	2b00      	cmp	r3, #0
 8009ae0:	d102      	bne.n	8009ae8 <HAL_SPI_TransmitReceive+0x46>
 8009ae2:	7ffb      	ldrb	r3, [r7, #31]
 8009ae4:	2b04      	cmp	r3, #4
 8009ae6:	d001      	beq.n	8009aec <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009ae8:	2302      	movs	r3, #2
 8009aea:	e17f      	b.n	8009dec <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d005      	beq.n	8009afe <HAL_SPI_TransmitReceive+0x5c>
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	2b00      	cmp	r3, #0
 8009af6:	d002      	beq.n	8009afe <HAL_SPI_TransmitReceive+0x5c>
 8009af8:	887b      	ldrh	r3, [r7, #2]
 8009afa:	2b00      	cmp	r3, #0
 8009afc:	d101      	bne.n	8009b02 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8009afe:	2301      	movs	r3, #1
 8009b00:	e174      	b.n	8009dec <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009b08:	2b01      	cmp	r3, #1
 8009b0a:	d101      	bne.n	8009b10 <HAL_SPI_TransmitReceive+0x6e>
 8009b0c:	2302      	movs	r3, #2
 8009b0e:	e16d      	b.n	8009dec <HAL_SPI_TransmitReceive+0x34a>
 8009b10:	68fb      	ldr	r3, [r7, #12]
 8009b12:	2201      	movs	r2, #1
 8009b14:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009b18:	68fb      	ldr	r3, [r7, #12]
 8009b1a:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009b1e:	b2db      	uxtb	r3, r3
 8009b20:	2b04      	cmp	r3, #4
 8009b22:	d003      	beq.n	8009b2c <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009b24:	68fb      	ldr	r3, [r7, #12]
 8009b26:	2205      	movs	r2, #5
 8009b28:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009b2c:	68fb      	ldr	r3, [r7, #12]
 8009b2e:	2200      	movs	r2, #0
 8009b30:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	687a      	ldr	r2, [r7, #4]
 8009b36:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8009b38:	68fb      	ldr	r3, [r7, #12]
 8009b3a:	887a      	ldrh	r2, [r7, #2]
 8009b3c:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	887a      	ldrh	r2, [r7, #2]
 8009b42:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	68ba      	ldr	r2, [r7, #8]
 8009b48:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	887a      	ldrh	r2, [r7, #2]
 8009b4e:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8009b50:	68fb      	ldr	r3, [r7, #12]
 8009b52:	887a      	ldrh	r2, [r7, #2]
 8009b54:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	2200      	movs	r2, #0
 8009b5a:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8009b5c:	68fb      	ldr	r3, [r7, #12]
 8009b5e:	2200      	movs	r2, #0
 8009b60:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009b62:	68fb      	ldr	r3, [r7, #12]
 8009b64:	681b      	ldr	r3, [r3, #0]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009b6c:	2b40      	cmp	r3, #64	@ 0x40
 8009b6e:	d007      	beq.n	8009b80 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009b70:	68fb      	ldr	r3, [r7, #12]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	681a      	ldr	r2, [r3, #0]
 8009b76:	68fb      	ldr	r3, [r7, #12]
 8009b78:	681b      	ldr	r3, [r3, #0]
 8009b7a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009b7e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009b80:	68fb      	ldr	r3, [r7, #12]
 8009b82:	68db      	ldr	r3, [r3, #12]
 8009b84:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009b88:	d17e      	bne.n	8009c88 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009b8a:	68fb      	ldr	r3, [r7, #12]
 8009b8c:	685b      	ldr	r3, [r3, #4]
 8009b8e:	2b00      	cmp	r3, #0
 8009b90:	d002      	beq.n	8009b98 <HAL_SPI_TransmitReceive+0xf6>
 8009b92:	8afb      	ldrh	r3, [r7, #22]
 8009b94:	2b01      	cmp	r3, #1
 8009b96:	d16c      	bne.n	8009c72 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009b98:	68fb      	ldr	r3, [r7, #12]
 8009b9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b9c:	881a      	ldrh	r2, [r3, #0]
 8009b9e:	68fb      	ldr	r3, [r7, #12]
 8009ba0:	681b      	ldr	r3, [r3, #0]
 8009ba2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009ba4:	68fb      	ldr	r3, [r7, #12]
 8009ba6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ba8:	1c9a      	adds	r2, r3, #2
 8009baa:	68fb      	ldr	r3, [r7, #12]
 8009bac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009bae:	68fb      	ldr	r3, [r7, #12]
 8009bb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009bb2:	b29b      	uxth	r3, r3
 8009bb4:	3b01      	subs	r3, #1
 8009bb6:	b29a      	uxth	r2, r3
 8009bb8:	68fb      	ldr	r3, [r7, #12]
 8009bba:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009bbc:	e059      	b.n	8009c72 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009bbe:	68fb      	ldr	r3, [r7, #12]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	689b      	ldr	r3, [r3, #8]
 8009bc4:	f003 0302 	and.w	r3, r3, #2
 8009bc8:	2b02      	cmp	r3, #2
 8009bca:	d11b      	bne.n	8009c04 <HAL_SPI_TransmitReceive+0x162>
 8009bcc:	68fb      	ldr	r3, [r7, #12]
 8009bce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009bd0:	b29b      	uxth	r3, r3
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d016      	beq.n	8009c04 <HAL_SPI_TransmitReceive+0x162>
 8009bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bd8:	2b01      	cmp	r3, #1
 8009bda:	d113      	bne.n	8009c04 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009bdc:	68fb      	ldr	r3, [r7, #12]
 8009bde:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009be0:	881a      	ldrh	r2, [r3, #0]
 8009be2:	68fb      	ldr	r3, [r7, #12]
 8009be4:	681b      	ldr	r3, [r3, #0]
 8009be6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009be8:	68fb      	ldr	r3, [r7, #12]
 8009bea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009bec:	1c9a      	adds	r2, r3, #2
 8009bee:	68fb      	ldr	r3, [r7, #12]
 8009bf0:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009bf6:	b29b      	uxth	r3, r3
 8009bf8:	3b01      	subs	r3, #1
 8009bfa:	b29a      	uxth	r2, r3
 8009bfc:	68fb      	ldr	r3, [r7, #12]
 8009bfe:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009c00:	2300      	movs	r3, #0
 8009c02:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	689b      	ldr	r3, [r3, #8]
 8009c0a:	f003 0301 	and.w	r3, r3, #1
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	d119      	bne.n	8009c46 <HAL_SPI_TransmitReceive+0x1a4>
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009c16:	b29b      	uxth	r3, r3
 8009c18:	2b00      	cmp	r3, #0
 8009c1a:	d014      	beq.n	8009c46 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009c1c:	68fb      	ldr	r3, [r7, #12]
 8009c1e:	681b      	ldr	r3, [r3, #0]
 8009c20:	68da      	ldr	r2, [r3, #12]
 8009c22:	68fb      	ldr	r3, [r7, #12]
 8009c24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c26:	b292      	uxth	r2, r2
 8009c28:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009c2a:	68fb      	ldr	r3, [r7, #12]
 8009c2c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c2e:	1c9a      	adds	r2, r3, #2
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009c34:	68fb      	ldr	r3, [r7, #12]
 8009c36:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009c38:	b29b      	uxth	r3, r3
 8009c3a:	3b01      	subs	r3, #1
 8009c3c:	b29a      	uxth	r2, r3
 8009c3e:	68fb      	ldr	r3, [r7, #12]
 8009c40:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009c42:	2301      	movs	r3, #1
 8009c44:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009c46:	f7fb fecf 	bl	80059e8 <HAL_GetTick>
 8009c4a:	4602      	mov	r2, r0
 8009c4c:	6a3b      	ldr	r3, [r7, #32]
 8009c4e:	1ad3      	subs	r3, r2, r3
 8009c50:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009c52:	429a      	cmp	r2, r3
 8009c54:	d80d      	bhi.n	8009c72 <HAL_SPI_TransmitReceive+0x1d0>
 8009c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c5c:	d009      	beq.n	8009c72 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009c5e:	68fb      	ldr	r3, [r7, #12]
 8009c60:	2201      	movs	r2, #1
 8009c62:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009c66:	68fb      	ldr	r3, [r7, #12]
 8009c68:	2200      	movs	r2, #0
 8009c6a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009c6e:	2303      	movs	r3, #3
 8009c70:	e0bc      	b.n	8009dec <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009c72:	68fb      	ldr	r3, [r7, #12]
 8009c74:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009c76:	b29b      	uxth	r3, r3
 8009c78:	2b00      	cmp	r3, #0
 8009c7a:	d1a0      	bne.n	8009bbe <HAL_SPI_TransmitReceive+0x11c>
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009c80:	b29b      	uxth	r3, r3
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d19b      	bne.n	8009bbe <HAL_SPI_TransmitReceive+0x11c>
 8009c86:	e082      	b.n	8009d8e <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009c88:	68fb      	ldr	r3, [r7, #12]
 8009c8a:	685b      	ldr	r3, [r3, #4]
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d002      	beq.n	8009c96 <HAL_SPI_TransmitReceive+0x1f4>
 8009c90:	8afb      	ldrh	r3, [r7, #22]
 8009c92:	2b01      	cmp	r3, #1
 8009c94:	d171      	bne.n	8009d7a <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8009c96:	68fb      	ldr	r3, [r7, #12]
 8009c98:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009c9a:	68fb      	ldr	r3, [r7, #12]
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	330c      	adds	r3, #12
 8009ca0:	7812      	ldrb	r2, [r2, #0]
 8009ca2:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009ca4:	68fb      	ldr	r3, [r7, #12]
 8009ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009ca8:	1c5a      	adds	r2, r3, #1
 8009caa:	68fb      	ldr	r3, [r7, #12]
 8009cac:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009cae:	68fb      	ldr	r3, [r7, #12]
 8009cb0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009cb2:	b29b      	uxth	r3, r3
 8009cb4:	3b01      	subs	r3, #1
 8009cb6:	b29a      	uxth	r2, r3
 8009cb8:	68fb      	ldr	r3, [r7, #12]
 8009cba:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009cbc:	e05d      	b.n	8009d7a <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009cbe:	68fb      	ldr	r3, [r7, #12]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	689b      	ldr	r3, [r3, #8]
 8009cc4:	f003 0302 	and.w	r3, r3, #2
 8009cc8:	2b02      	cmp	r3, #2
 8009cca:	d11c      	bne.n	8009d06 <HAL_SPI_TransmitReceive+0x264>
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009cd0:	b29b      	uxth	r3, r3
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d017      	beq.n	8009d06 <HAL_SPI_TransmitReceive+0x264>
 8009cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009cd8:	2b01      	cmp	r3, #1
 8009cda:	d114      	bne.n	8009d06 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8009cdc:	68fb      	ldr	r3, [r7, #12]
 8009cde:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8009ce0:	68fb      	ldr	r3, [r7, #12]
 8009ce2:	681b      	ldr	r3, [r3, #0]
 8009ce4:	330c      	adds	r3, #12
 8009ce6:	7812      	ldrb	r2, [r2, #0]
 8009ce8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009cea:	68fb      	ldr	r3, [r7, #12]
 8009cec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cee:	1c5a      	adds	r2, r3, #1
 8009cf0:	68fb      	ldr	r3, [r7, #12]
 8009cf2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009cf4:	68fb      	ldr	r3, [r7, #12]
 8009cf6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009cf8:	b29b      	uxth	r3, r3
 8009cfa:	3b01      	subs	r3, #1
 8009cfc:	b29a      	uxth	r2, r3
 8009cfe:	68fb      	ldr	r3, [r7, #12]
 8009d00:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009d02:	2300      	movs	r3, #0
 8009d04:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009d06:	68fb      	ldr	r3, [r7, #12]
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	689b      	ldr	r3, [r3, #8]
 8009d0c:	f003 0301 	and.w	r3, r3, #1
 8009d10:	2b01      	cmp	r3, #1
 8009d12:	d119      	bne.n	8009d48 <HAL_SPI_TransmitReceive+0x2a6>
 8009d14:	68fb      	ldr	r3, [r7, #12]
 8009d16:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d18:	b29b      	uxth	r3, r3
 8009d1a:	2b00      	cmp	r3, #0
 8009d1c:	d014      	beq.n	8009d48 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	68da      	ldr	r2, [r3, #12]
 8009d24:	68fb      	ldr	r3, [r7, #12]
 8009d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d28:	b2d2      	uxtb	r2, r2
 8009d2a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009d2c:	68fb      	ldr	r3, [r7, #12]
 8009d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d30:	1c5a      	adds	r2, r3, #1
 8009d32:	68fb      	ldr	r3, [r7, #12]
 8009d34:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8009d36:	68fb      	ldr	r3, [r7, #12]
 8009d38:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d3a:	b29b      	uxth	r3, r3
 8009d3c:	3b01      	subs	r3, #1
 8009d3e:	b29a      	uxth	r2, r3
 8009d40:	68fb      	ldr	r3, [r7, #12]
 8009d42:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009d44:	2301      	movs	r3, #1
 8009d46:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009d48:	f7fb fe4e 	bl	80059e8 <HAL_GetTick>
 8009d4c:	4602      	mov	r2, r0
 8009d4e:	6a3b      	ldr	r3, [r7, #32]
 8009d50:	1ad3      	subs	r3, r2, r3
 8009d52:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009d54:	429a      	cmp	r2, r3
 8009d56:	d803      	bhi.n	8009d60 <HAL_SPI_TransmitReceive+0x2be>
 8009d58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009d5e:	d102      	bne.n	8009d66 <HAL_SPI_TransmitReceive+0x2c4>
 8009d60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009d62:	2b00      	cmp	r3, #0
 8009d64:	d109      	bne.n	8009d7a <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2201      	movs	r2, #1
 8009d6a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8009d6e:	68fb      	ldr	r3, [r7, #12]
 8009d70:	2200      	movs	r2, #0
 8009d72:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8009d76:	2303      	movs	r3, #3
 8009d78:	e038      	b.n	8009dec <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009d7e:	b29b      	uxth	r3, r3
 8009d80:	2b00      	cmp	r3, #0
 8009d82:	d19c      	bne.n	8009cbe <HAL_SPI_TransmitReceive+0x21c>
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009d88:	b29b      	uxth	r3, r3
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d197      	bne.n	8009cbe <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009d8e:	6a3a      	ldr	r2, [r7, #32]
 8009d90:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009d92:	68f8      	ldr	r0, [r7, #12]
 8009d94:	f000 f92a 	bl	8009fec <SPI_EndRxTxTransaction>
 8009d98:	4603      	mov	r3, r0
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d008      	beq.n	8009db0 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009d9e:	68fb      	ldr	r3, [r7, #12]
 8009da0:	2220      	movs	r2, #32
 8009da2:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8009da4:	68fb      	ldr	r3, [r7, #12]
 8009da6:	2200      	movs	r2, #0
 8009da8:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8009dac:	2301      	movs	r3, #1
 8009dae:	e01d      	b.n	8009dec <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	689b      	ldr	r3, [r3, #8]
 8009db4:	2b00      	cmp	r3, #0
 8009db6:	d10a      	bne.n	8009dce <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009db8:	2300      	movs	r3, #0
 8009dba:	613b      	str	r3, [r7, #16]
 8009dbc:	68fb      	ldr	r3, [r7, #12]
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	68db      	ldr	r3, [r3, #12]
 8009dc2:	613b      	str	r3, [r7, #16]
 8009dc4:	68fb      	ldr	r3, [r7, #12]
 8009dc6:	681b      	ldr	r3, [r3, #0]
 8009dc8:	689b      	ldr	r3, [r3, #8]
 8009dca:	613b      	str	r3, [r7, #16]
 8009dcc:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009dce:	68fb      	ldr	r3, [r7, #12]
 8009dd0:	2201      	movs	r2, #1
 8009dd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8009dd6:	68fb      	ldr	r3, [r7, #12]
 8009dd8:	2200      	movs	r2, #0
 8009dda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009dde:	68fb      	ldr	r3, [r7, #12]
 8009de0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009de2:	2b00      	cmp	r3, #0
 8009de4:	d001      	beq.n	8009dea <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8009de6:	2301      	movs	r3, #1
 8009de8:	e000      	b.n	8009dec <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8009dea:	2300      	movs	r3, #0
  }
}
 8009dec:	4618      	mov	r0, r3
 8009dee:	3728      	adds	r7, #40	@ 0x28
 8009df0:	46bd      	mov	sp, r7
 8009df2:	bd80      	pop	{r7, pc}

08009df4 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8009df4:	b480      	push	{r7}
 8009df6:	b083      	sub	sp, #12
 8009df8:	af00      	add	r7, sp, #0
 8009dfa:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009e02:	b2db      	uxtb	r3, r3
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	370c      	adds	r7, #12
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e0e:	4770      	bx	lr

08009e10 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b088      	sub	sp, #32
 8009e14:	af00      	add	r7, sp, #0
 8009e16:	60f8      	str	r0, [r7, #12]
 8009e18:	60b9      	str	r1, [r7, #8]
 8009e1a:	603b      	str	r3, [r7, #0]
 8009e1c:	4613      	mov	r3, r2
 8009e1e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009e20:	f7fb fde2 	bl	80059e8 <HAL_GetTick>
 8009e24:	4602      	mov	r2, r0
 8009e26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009e28:	1a9b      	subs	r3, r3, r2
 8009e2a:	683a      	ldr	r2, [r7, #0]
 8009e2c:	4413      	add	r3, r2
 8009e2e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009e30:	f7fb fdda 	bl	80059e8 <HAL_GetTick>
 8009e34:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009e36:	4b39      	ldr	r3, [pc, #228]	@ (8009f1c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	015b      	lsls	r3, r3, #5
 8009e3c:	0d1b      	lsrs	r3, r3, #20
 8009e3e:	69fa      	ldr	r2, [r7, #28]
 8009e40:	fb02 f303 	mul.w	r3, r2, r3
 8009e44:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009e46:	e055      	b.n	8009ef4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009e48:	683b      	ldr	r3, [r7, #0]
 8009e4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009e4e:	d051      	beq.n	8009ef4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009e50:	f7fb fdca 	bl	80059e8 <HAL_GetTick>
 8009e54:	4602      	mov	r2, r0
 8009e56:	69bb      	ldr	r3, [r7, #24]
 8009e58:	1ad3      	subs	r3, r2, r3
 8009e5a:	69fa      	ldr	r2, [r7, #28]
 8009e5c:	429a      	cmp	r2, r3
 8009e5e:	d902      	bls.n	8009e66 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009e60:	69fb      	ldr	r3, [r7, #28]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d13d      	bne.n	8009ee2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009e66:	68fb      	ldr	r3, [r7, #12]
 8009e68:	681b      	ldr	r3, [r3, #0]
 8009e6a:	685a      	ldr	r2, [r3, #4]
 8009e6c:	68fb      	ldr	r3, [r7, #12]
 8009e6e:	681b      	ldr	r3, [r3, #0]
 8009e70:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8009e74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009e76:	68fb      	ldr	r3, [r7, #12]
 8009e78:	685b      	ldr	r3, [r3, #4]
 8009e7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009e7e:	d111      	bne.n	8009ea4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	689b      	ldr	r3, [r3, #8]
 8009e84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009e88:	d004      	beq.n	8009e94 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009e8a:	68fb      	ldr	r3, [r7, #12]
 8009e8c:	689b      	ldr	r3, [r3, #8]
 8009e8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009e92:	d107      	bne.n	8009ea4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009e94:	68fb      	ldr	r3, [r7, #12]
 8009e96:	681b      	ldr	r3, [r3, #0]
 8009e98:	681a      	ldr	r2, [r3, #0]
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	681b      	ldr	r3, [r3, #0]
 8009e9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009ea2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009ea8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009eac:	d10f      	bne.n	8009ece <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009eae:	68fb      	ldr	r3, [r7, #12]
 8009eb0:	681b      	ldr	r3, [r3, #0]
 8009eb2:	681a      	ldr	r2, [r3, #0]
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	681b      	ldr	r3, [r3, #0]
 8009eb8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009ebc:	601a      	str	r2, [r3, #0]
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	681b      	ldr	r3, [r3, #0]
 8009ec2:	681a      	ldr	r2, [r3, #0]
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009ecc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009ece:	68fb      	ldr	r3, [r7, #12]
 8009ed0:	2201      	movs	r2, #1
 8009ed2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009ed6:	68fb      	ldr	r3, [r7, #12]
 8009ed8:	2200      	movs	r2, #0
 8009eda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8009ede:	2303      	movs	r3, #3
 8009ee0:	e018      	b.n	8009f14 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009ee2:	697b      	ldr	r3, [r7, #20]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d102      	bne.n	8009eee <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8009ee8:	2300      	movs	r3, #0
 8009eea:	61fb      	str	r3, [r7, #28]
 8009eec:	e002      	b.n	8009ef4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8009eee:	697b      	ldr	r3, [r7, #20]
 8009ef0:	3b01      	subs	r3, #1
 8009ef2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009ef4:	68fb      	ldr	r3, [r7, #12]
 8009ef6:	681b      	ldr	r3, [r3, #0]
 8009ef8:	689a      	ldr	r2, [r3, #8]
 8009efa:	68bb      	ldr	r3, [r7, #8]
 8009efc:	4013      	ands	r3, r2
 8009efe:	68ba      	ldr	r2, [r7, #8]
 8009f00:	429a      	cmp	r2, r3
 8009f02:	bf0c      	ite	eq
 8009f04:	2301      	moveq	r3, #1
 8009f06:	2300      	movne	r3, #0
 8009f08:	b2db      	uxtb	r3, r3
 8009f0a:	461a      	mov	r2, r3
 8009f0c:	79fb      	ldrb	r3, [r7, #7]
 8009f0e:	429a      	cmp	r2, r3
 8009f10:	d19a      	bne.n	8009e48 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8009f12:	2300      	movs	r3, #0
}
 8009f14:	4618      	mov	r0, r3
 8009f16:	3720      	adds	r7, #32
 8009f18:	46bd      	mov	sp, r7
 8009f1a:	bd80      	pop	{r7, pc}
 8009f1c:	20000008 	.word	0x20000008

08009f20 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8009f20:	b580      	push	{r7, lr}
 8009f22:	b086      	sub	sp, #24
 8009f24:	af02      	add	r7, sp, #8
 8009f26:	60f8      	str	r0, [r7, #12]
 8009f28:	60b9      	str	r1, [r7, #8]
 8009f2a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009f2c:	68fb      	ldr	r3, [r7, #12]
 8009f2e:	685b      	ldr	r3, [r3, #4]
 8009f30:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009f34:	d111      	bne.n	8009f5a <SPI_EndRxTransaction+0x3a>
 8009f36:	68fb      	ldr	r3, [r7, #12]
 8009f38:	689b      	ldr	r3, [r3, #8]
 8009f3a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009f3e:	d004      	beq.n	8009f4a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	689b      	ldr	r3, [r3, #8]
 8009f44:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f48:	d107      	bne.n	8009f5a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	681a      	ldr	r2, [r3, #0]
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009f58:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	685b      	ldr	r3, [r3, #4]
 8009f5e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009f62:	d12a      	bne.n	8009fba <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009f64:	68fb      	ldr	r3, [r7, #12]
 8009f66:	689b      	ldr	r3, [r3, #8]
 8009f68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009f6c:	d012      	beq.n	8009f94 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	9300      	str	r3, [sp, #0]
 8009f72:	68bb      	ldr	r3, [r7, #8]
 8009f74:	2200      	movs	r2, #0
 8009f76:	2180      	movs	r1, #128	@ 0x80
 8009f78:	68f8      	ldr	r0, [r7, #12]
 8009f7a:	f7ff ff49 	bl	8009e10 <SPI_WaitFlagStateUntilTimeout>
 8009f7e:	4603      	mov	r3, r0
 8009f80:	2b00      	cmp	r3, #0
 8009f82:	d02d      	beq.n	8009fe0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009f84:	68fb      	ldr	r3, [r7, #12]
 8009f86:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009f88:	f043 0220 	orr.w	r2, r3, #32
 8009f8c:	68fb      	ldr	r3, [r7, #12]
 8009f8e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009f90:	2303      	movs	r3, #3
 8009f92:	e026      	b.n	8009fe2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009f94:	687b      	ldr	r3, [r7, #4]
 8009f96:	9300      	str	r3, [sp, #0]
 8009f98:	68bb      	ldr	r3, [r7, #8]
 8009f9a:	2200      	movs	r2, #0
 8009f9c:	2101      	movs	r1, #1
 8009f9e:	68f8      	ldr	r0, [r7, #12]
 8009fa0:	f7ff ff36 	bl	8009e10 <SPI_WaitFlagStateUntilTimeout>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	d01a      	beq.n	8009fe0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009faa:	68fb      	ldr	r3, [r7, #12]
 8009fac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fae:	f043 0220 	orr.w	r2, r3, #32
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009fb6:	2303      	movs	r3, #3
 8009fb8:	e013      	b.n	8009fe2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009fba:	687b      	ldr	r3, [r7, #4]
 8009fbc:	9300      	str	r3, [sp, #0]
 8009fbe:	68bb      	ldr	r3, [r7, #8]
 8009fc0:	2200      	movs	r2, #0
 8009fc2:	2101      	movs	r1, #1
 8009fc4:	68f8      	ldr	r0, [r7, #12]
 8009fc6:	f7ff ff23 	bl	8009e10 <SPI_WaitFlagStateUntilTimeout>
 8009fca:	4603      	mov	r3, r0
 8009fcc:	2b00      	cmp	r3, #0
 8009fce:	d007      	beq.n	8009fe0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009fd0:	68fb      	ldr	r3, [r7, #12]
 8009fd2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009fd4:	f043 0220 	orr.w	r2, r3, #32
 8009fd8:	68fb      	ldr	r3, [r7, #12]
 8009fda:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009fdc:	2303      	movs	r3, #3
 8009fde:	e000      	b.n	8009fe2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009fe0:	2300      	movs	r3, #0
}
 8009fe2:	4618      	mov	r0, r3
 8009fe4:	3710      	adds	r7, #16
 8009fe6:	46bd      	mov	sp, r7
 8009fe8:	bd80      	pop	{r7, pc}
	...

08009fec <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009fec:	b580      	push	{r7, lr}
 8009fee:	b088      	sub	sp, #32
 8009ff0:	af02      	add	r7, sp, #8
 8009ff2:	60f8      	str	r0, [r7, #12]
 8009ff4:	60b9      	str	r1, [r7, #8]
 8009ff6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8009ff8:	687b      	ldr	r3, [r7, #4]
 8009ffa:	9300      	str	r3, [sp, #0]
 8009ffc:	68bb      	ldr	r3, [r7, #8]
 8009ffe:	2201      	movs	r2, #1
 800a000:	2102      	movs	r1, #2
 800a002:	68f8      	ldr	r0, [r7, #12]
 800a004:	f7ff ff04 	bl	8009e10 <SPI_WaitFlagStateUntilTimeout>
 800a008:	4603      	mov	r3, r0
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d007      	beq.n	800a01e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a012:	f043 0220 	orr.w	r2, r3, #32
 800a016:	68fb      	ldr	r3, [r7, #12]
 800a018:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a01a:	2303      	movs	r3, #3
 800a01c:	e032      	b.n	800a084 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a01e:	4b1b      	ldr	r3, [pc, #108]	@ (800a08c <SPI_EndRxTxTransaction+0xa0>)
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	4a1b      	ldr	r2, [pc, #108]	@ (800a090 <SPI_EndRxTxTransaction+0xa4>)
 800a024:	fba2 2303 	umull	r2, r3, r2, r3
 800a028:	0d5b      	lsrs	r3, r3, #21
 800a02a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a02e:	fb02 f303 	mul.w	r3, r2, r3
 800a032:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a034:	68fb      	ldr	r3, [r7, #12]
 800a036:	685b      	ldr	r3, [r3, #4]
 800a038:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a03c:	d112      	bne.n	800a064 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	9300      	str	r3, [sp, #0]
 800a042:	68bb      	ldr	r3, [r7, #8]
 800a044:	2200      	movs	r2, #0
 800a046:	2180      	movs	r1, #128	@ 0x80
 800a048:	68f8      	ldr	r0, [r7, #12]
 800a04a:	f7ff fee1 	bl	8009e10 <SPI_WaitFlagStateUntilTimeout>
 800a04e:	4603      	mov	r3, r0
 800a050:	2b00      	cmp	r3, #0
 800a052:	d016      	beq.n	800a082 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a058:	f043 0220 	orr.w	r2, r3, #32
 800a05c:	68fb      	ldr	r3, [r7, #12]
 800a05e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a060:	2303      	movs	r3, #3
 800a062:	e00f      	b.n	800a084 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a064:	697b      	ldr	r3, [r7, #20]
 800a066:	2b00      	cmp	r3, #0
 800a068:	d00a      	beq.n	800a080 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800a06a:	697b      	ldr	r3, [r7, #20]
 800a06c:	3b01      	subs	r3, #1
 800a06e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	689b      	ldr	r3, [r3, #8]
 800a076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a07a:	2b80      	cmp	r3, #128	@ 0x80
 800a07c:	d0f2      	beq.n	800a064 <SPI_EndRxTxTransaction+0x78>
 800a07e:	e000      	b.n	800a082 <SPI_EndRxTxTransaction+0x96>
        break;
 800a080:	bf00      	nop
  }

  return HAL_OK;
 800a082:	2300      	movs	r3, #0
}
 800a084:	4618      	mov	r0, r3
 800a086:	3718      	adds	r7, #24
 800a088:	46bd      	mov	sp, r7
 800a08a:	bd80      	pop	{r7, pc}
 800a08c:	20000008 	.word	0x20000008
 800a090:	165e9f81 	.word	0x165e9f81

0800a094 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800a094:	b580      	push	{r7, lr}
 800a096:	b082      	sub	sp, #8
 800a098:	af00      	add	r7, sp, #0
 800a09a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a09c:	687b      	ldr	r3, [r7, #4]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d101      	bne.n	800a0a6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800a0a2:	2301      	movs	r3, #1
 800a0a4:	e041      	b.n	800a12a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a0a6:	687b      	ldr	r3, [r7, #4]
 800a0a8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a0ac:	b2db      	uxtb	r3, r3
 800a0ae:	2b00      	cmp	r3, #0
 800a0b0:	d106      	bne.n	800a0c0 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a0b2:	687b      	ldr	r3, [r7, #4]
 800a0b4:	2200      	movs	r2, #0
 800a0b6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800a0ba:	6878      	ldr	r0, [r7, #4]
 800a0bc:	f7f9 fb36 	bl	800372c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a0c0:	687b      	ldr	r3, [r7, #4]
 800a0c2:	2202      	movs	r2, #2
 800a0c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681a      	ldr	r2, [r3, #0]
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	3304      	adds	r3, #4
 800a0d0:	4619      	mov	r1, r3
 800a0d2:	4610      	mov	r0, r2
 800a0d4:	f000 fa28 	bl	800a528 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a0d8:	687b      	ldr	r3, [r7, #4]
 800a0da:	2201      	movs	r2, #1
 800a0dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	2201      	movs	r2, #1
 800a0e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	2201      	movs	r2, #1
 800a0ec:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	2201      	movs	r2, #1
 800a0f4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	2201      	movs	r2, #1
 800a0fc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a100:	687b      	ldr	r3, [r7, #4]
 800a102:	2201      	movs	r2, #1
 800a104:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	2201      	movs	r2, #1
 800a10c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a110:	687b      	ldr	r3, [r7, #4]
 800a112:	2201      	movs	r2, #1
 800a114:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	2201      	movs	r2, #1
 800a11c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	2201      	movs	r2, #1
 800a124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a128:	2300      	movs	r3, #0
}
 800a12a:	4618      	mov	r0, r3
 800a12c:	3708      	adds	r7, #8
 800a12e:	46bd      	mov	sp, r7
 800a130:	bd80      	pop	{r7, pc}
	...

0800a134 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a134:	b580      	push	{r7, lr}
 800a136:	b084      	sub	sp, #16
 800a138:	af00      	add	r7, sp, #0
 800a13a:	6078      	str	r0, [r7, #4]
 800a13c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800a13e:	683b      	ldr	r3, [r7, #0]
 800a140:	2b00      	cmp	r3, #0
 800a142:	d109      	bne.n	800a158 <HAL_TIM_PWM_Start+0x24>
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800a14a:	b2db      	uxtb	r3, r3
 800a14c:	2b01      	cmp	r3, #1
 800a14e:	bf14      	ite	ne
 800a150:	2301      	movne	r3, #1
 800a152:	2300      	moveq	r3, #0
 800a154:	b2db      	uxtb	r3, r3
 800a156:	e022      	b.n	800a19e <HAL_TIM_PWM_Start+0x6a>
 800a158:	683b      	ldr	r3, [r7, #0]
 800a15a:	2b04      	cmp	r3, #4
 800a15c:	d109      	bne.n	800a172 <HAL_TIM_PWM_Start+0x3e>
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 800a164:	b2db      	uxtb	r3, r3
 800a166:	2b01      	cmp	r3, #1
 800a168:	bf14      	ite	ne
 800a16a:	2301      	movne	r3, #1
 800a16c:	2300      	moveq	r3, #0
 800a16e:	b2db      	uxtb	r3, r3
 800a170:	e015      	b.n	800a19e <HAL_TIM_PWM_Start+0x6a>
 800a172:	683b      	ldr	r3, [r7, #0]
 800a174:	2b08      	cmp	r3, #8
 800a176:	d109      	bne.n	800a18c <HAL_TIM_PWM_Start+0x58>
 800a178:	687b      	ldr	r3, [r7, #4]
 800a17a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800a17e:	b2db      	uxtb	r3, r3
 800a180:	2b01      	cmp	r3, #1
 800a182:	bf14      	ite	ne
 800a184:	2301      	movne	r3, #1
 800a186:	2300      	moveq	r3, #0
 800a188:	b2db      	uxtb	r3, r3
 800a18a:	e008      	b.n	800a19e <HAL_TIM_PWM_Start+0x6a>
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a192:	b2db      	uxtb	r3, r3
 800a194:	2b01      	cmp	r3, #1
 800a196:	bf14      	ite	ne
 800a198:	2301      	movne	r3, #1
 800a19a:	2300      	moveq	r3, #0
 800a19c:	b2db      	uxtb	r3, r3
 800a19e:	2b00      	cmp	r3, #0
 800a1a0:	d001      	beq.n	800a1a6 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800a1a2:	2301      	movs	r3, #1
 800a1a4:	e07c      	b.n	800a2a0 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800a1a6:	683b      	ldr	r3, [r7, #0]
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d104      	bne.n	800a1b6 <HAL_TIM_PWM_Start+0x82>
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	2202      	movs	r2, #2
 800a1b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a1b4:	e013      	b.n	800a1de <HAL_TIM_PWM_Start+0xaa>
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	2b04      	cmp	r3, #4
 800a1ba:	d104      	bne.n	800a1c6 <HAL_TIM_PWM_Start+0x92>
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	2202      	movs	r2, #2
 800a1c0:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a1c4:	e00b      	b.n	800a1de <HAL_TIM_PWM_Start+0xaa>
 800a1c6:	683b      	ldr	r3, [r7, #0]
 800a1c8:	2b08      	cmp	r3, #8
 800a1ca:	d104      	bne.n	800a1d6 <HAL_TIM_PWM_Start+0xa2>
 800a1cc:	687b      	ldr	r3, [r7, #4]
 800a1ce:	2202      	movs	r2, #2
 800a1d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a1d4:	e003      	b.n	800a1de <HAL_TIM_PWM_Start+0xaa>
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2202      	movs	r2, #2
 800a1da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	2201      	movs	r2, #1
 800a1e4:	6839      	ldr	r1, [r7, #0]
 800a1e6:	4618      	mov	r0, r3
 800a1e8:	f000 fbf4 	bl	800a9d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	681b      	ldr	r3, [r3, #0]
 800a1f0:	4a2d      	ldr	r2, [pc, #180]	@ (800a2a8 <HAL_TIM_PWM_Start+0x174>)
 800a1f2:	4293      	cmp	r3, r2
 800a1f4:	d004      	beq.n	800a200 <HAL_TIM_PWM_Start+0xcc>
 800a1f6:	687b      	ldr	r3, [r7, #4]
 800a1f8:	681b      	ldr	r3, [r3, #0]
 800a1fa:	4a2c      	ldr	r2, [pc, #176]	@ (800a2ac <HAL_TIM_PWM_Start+0x178>)
 800a1fc:	4293      	cmp	r3, r2
 800a1fe:	d101      	bne.n	800a204 <HAL_TIM_PWM_Start+0xd0>
 800a200:	2301      	movs	r3, #1
 800a202:	e000      	b.n	800a206 <HAL_TIM_PWM_Start+0xd2>
 800a204:	2300      	movs	r3, #0
 800a206:	2b00      	cmp	r3, #0
 800a208:	d007      	beq.n	800a21a <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800a20a:	687b      	ldr	r3, [r7, #4]
 800a20c:	681b      	ldr	r3, [r3, #0]
 800a20e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800a218:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a21a:	687b      	ldr	r3, [r7, #4]
 800a21c:	681b      	ldr	r3, [r3, #0]
 800a21e:	4a22      	ldr	r2, [pc, #136]	@ (800a2a8 <HAL_TIM_PWM_Start+0x174>)
 800a220:	4293      	cmp	r3, r2
 800a222:	d022      	beq.n	800a26a <HAL_TIM_PWM_Start+0x136>
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a22c:	d01d      	beq.n	800a26a <HAL_TIM_PWM_Start+0x136>
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	681b      	ldr	r3, [r3, #0]
 800a232:	4a1f      	ldr	r2, [pc, #124]	@ (800a2b0 <HAL_TIM_PWM_Start+0x17c>)
 800a234:	4293      	cmp	r3, r2
 800a236:	d018      	beq.n	800a26a <HAL_TIM_PWM_Start+0x136>
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	4a1d      	ldr	r2, [pc, #116]	@ (800a2b4 <HAL_TIM_PWM_Start+0x180>)
 800a23e:	4293      	cmp	r3, r2
 800a240:	d013      	beq.n	800a26a <HAL_TIM_PWM_Start+0x136>
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	4a1c      	ldr	r2, [pc, #112]	@ (800a2b8 <HAL_TIM_PWM_Start+0x184>)
 800a248:	4293      	cmp	r3, r2
 800a24a:	d00e      	beq.n	800a26a <HAL_TIM_PWM_Start+0x136>
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	681b      	ldr	r3, [r3, #0]
 800a250:	4a16      	ldr	r2, [pc, #88]	@ (800a2ac <HAL_TIM_PWM_Start+0x178>)
 800a252:	4293      	cmp	r3, r2
 800a254:	d009      	beq.n	800a26a <HAL_TIM_PWM_Start+0x136>
 800a256:	687b      	ldr	r3, [r7, #4]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	4a18      	ldr	r2, [pc, #96]	@ (800a2bc <HAL_TIM_PWM_Start+0x188>)
 800a25c:	4293      	cmp	r3, r2
 800a25e:	d004      	beq.n	800a26a <HAL_TIM_PWM_Start+0x136>
 800a260:	687b      	ldr	r3, [r7, #4]
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	4a16      	ldr	r2, [pc, #88]	@ (800a2c0 <HAL_TIM_PWM_Start+0x18c>)
 800a266:	4293      	cmp	r3, r2
 800a268:	d111      	bne.n	800a28e <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a26a:	687b      	ldr	r3, [r7, #4]
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	689b      	ldr	r3, [r3, #8]
 800a270:	f003 0307 	and.w	r3, r3, #7
 800a274:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a276:	68fb      	ldr	r3, [r7, #12]
 800a278:	2b06      	cmp	r3, #6
 800a27a:	d010      	beq.n	800a29e <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	681a      	ldr	r2, [r3, #0]
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	681b      	ldr	r3, [r3, #0]
 800a286:	f042 0201 	orr.w	r2, r2, #1
 800a28a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a28c:	e007      	b.n	800a29e <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	681b      	ldr	r3, [r3, #0]
 800a292:	681a      	ldr	r2, [r3, #0]
 800a294:	687b      	ldr	r3, [r7, #4]
 800a296:	681b      	ldr	r3, [r3, #0]
 800a298:	f042 0201 	orr.w	r2, r2, #1
 800a29c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a29e:	2300      	movs	r3, #0
}
 800a2a0:	4618      	mov	r0, r3
 800a2a2:	3710      	adds	r7, #16
 800a2a4:	46bd      	mov	sp, r7
 800a2a6:	bd80      	pop	{r7, pc}
 800a2a8:	40010000 	.word	0x40010000
 800a2ac:	40010400 	.word	0x40010400
 800a2b0:	40000400 	.word	0x40000400
 800a2b4:	40000800 	.word	0x40000800
 800a2b8:	40000c00 	.word	0x40000c00
 800a2bc:	40014000 	.word	0x40014000
 800a2c0:	40001800 	.word	0x40001800

0800a2c4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800a2c4:	b580      	push	{r7, lr}
 800a2c6:	b082      	sub	sp, #8
 800a2c8:	af00      	add	r7, sp, #0
 800a2ca:	6078      	str	r0, [r7, #4]
 800a2cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800a2ce:	687b      	ldr	r3, [r7, #4]
 800a2d0:	681b      	ldr	r3, [r3, #0]
 800a2d2:	2200      	movs	r2, #0
 800a2d4:	6839      	ldr	r1, [r7, #0]
 800a2d6:	4618      	mov	r0, r3
 800a2d8:	f000 fb7c 	bl	800a9d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	681b      	ldr	r3, [r3, #0]
 800a2e0:	4a2e      	ldr	r2, [pc, #184]	@ (800a39c <HAL_TIM_PWM_Stop+0xd8>)
 800a2e2:	4293      	cmp	r3, r2
 800a2e4:	d004      	beq.n	800a2f0 <HAL_TIM_PWM_Stop+0x2c>
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	681b      	ldr	r3, [r3, #0]
 800a2ea:	4a2d      	ldr	r2, [pc, #180]	@ (800a3a0 <HAL_TIM_PWM_Stop+0xdc>)
 800a2ec:	4293      	cmp	r3, r2
 800a2ee:	d101      	bne.n	800a2f4 <HAL_TIM_PWM_Stop+0x30>
 800a2f0:	2301      	movs	r3, #1
 800a2f2:	e000      	b.n	800a2f6 <HAL_TIM_PWM_Stop+0x32>
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	2b00      	cmp	r3, #0
 800a2f8:	d017      	beq.n	800a32a <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	6a1a      	ldr	r2, [r3, #32]
 800a300:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a304:	4013      	ands	r3, r2
 800a306:	2b00      	cmp	r3, #0
 800a308:	d10f      	bne.n	800a32a <HAL_TIM_PWM_Stop+0x66>
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	681b      	ldr	r3, [r3, #0]
 800a30e:	6a1a      	ldr	r2, [r3, #32]
 800a310:	f240 4344 	movw	r3, #1092	@ 0x444
 800a314:	4013      	ands	r3, r2
 800a316:	2b00      	cmp	r3, #0
 800a318:	d107      	bne.n	800a32a <HAL_TIM_PWM_Stop+0x66>
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a320:	687b      	ldr	r3, [r7, #4]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800a328:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800a32a:	687b      	ldr	r3, [r7, #4]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	6a1a      	ldr	r2, [r3, #32]
 800a330:	f241 1311 	movw	r3, #4369	@ 0x1111
 800a334:	4013      	ands	r3, r2
 800a336:	2b00      	cmp	r3, #0
 800a338:	d10f      	bne.n	800a35a <HAL_TIM_PWM_Stop+0x96>
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	6a1a      	ldr	r2, [r3, #32]
 800a340:	f240 4344 	movw	r3, #1092	@ 0x444
 800a344:	4013      	ands	r3, r2
 800a346:	2b00      	cmp	r3, #0
 800a348:	d107      	bne.n	800a35a <HAL_TIM_PWM_Stop+0x96>
 800a34a:	687b      	ldr	r3, [r7, #4]
 800a34c:	681b      	ldr	r3, [r3, #0]
 800a34e:	681a      	ldr	r2, [r3, #0]
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	f022 0201 	bic.w	r2, r2, #1
 800a358:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800a35a:	683b      	ldr	r3, [r7, #0]
 800a35c:	2b00      	cmp	r3, #0
 800a35e:	d104      	bne.n	800a36a <HAL_TIM_PWM_Stop+0xa6>
 800a360:	687b      	ldr	r3, [r7, #4]
 800a362:	2201      	movs	r2, #1
 800a364:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a368:	e013      	b.n	800a392 <HAL_TIM_PWM_Stop+0xce>
 800a36a:	683b      	ldr	r3, [r7, #0]
 800a36c:	2b04      	cmp	r3, #4
 800a36e:	d104      	bne.n	800a37a <HAL_TIM_PWM_Stop+0xb6>
 800a370:	687b      	ldr	r3, [r7, #4]
 800a372:	2201      	movs	r2, #1
 800a374:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a378:	e00b      	b.n	800a392 <HAL_TIM_PWM_Stop+0xce>
 800a37a:	683b      	ldr	r3, [r7, #0]
 800a37c:	2b08      	cmp	r3, #8
 800a37e:	d104      	bne.n	800a38a <HAL_TIM_PWM_Stop+0xc6>
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	2201      	movs	r2, #1
 800a384:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a388:	e003      	b.n	800a392 <HAL_TIM_PWM_Stop+0xce>
 800a38a:	687b      	ldr	r3, [r7, #4]
 800a38c:	2201      	movs	r2, #1
 800a38e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 800a392:	2300      	movs	r3, #0
}
 800a394:	4618      	mov	r0, r3
 800a396:	3708      	adds	r7, #8
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}
 800a39c:	40010000 	.word	0x40010000
 800a3a0:	40010400 	.word	0x40010400

0800a3a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b086      	sub	sp, #24
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	60f8      	str	r0, [r7, #12]
 800a3ac:	60b9      	str	r1, [r7, #8]
 800a3ae:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a3b0:	2300      	movs	r3, #0
 800a3b2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a3ba:	2b01      	cmp	r3, #1
 800a3bc:	d101      	bne.n	800a3c2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a3be:	2302      	movs	r3, #2
 800a3c0:	e0ae      	b.n	800a520 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	2201      	movs	r2, #1
 800a3c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	2b0c      	cmp	r3, #12
 800a3ce:	f200 809f 	bhi.w	800a510 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800a3d2:	a201      	add	r2, pc, #4	@ (adr r2, 800a3d8 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a3d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a3d8:	0800a40d 	.word	0x0800a40d
 800a3dc:	0800a511 	.word	0x0800a511
 800a3e0:	0800a511 	.word	0x0800a511
 800a3e4:	0800a511 	.word	0x0800a511
 800a3e8:	0800a44d 	.word	0x0800a44d
 800a3ec:	0800a511 	.word	0x0800a511
 800a3f0:	0800a511 	.word	0x0800a511
 800a3f4:	0800a511 	.word	0x0800a511
 800a3f8:	0800a48f 	.word	0x0800a48f
 800a3fc:	0800a511 	.word	0x0800a511
 800a400:	0800a511 	.word	0x0800a511
 800a404:	0800a511 	.word	0x0800a511
 800a408:	0800a4cf 	.word	0x0800a4cf
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a40c:	68fb      	ldr	r3, [r7, #12]
 800a40e:	681b      	ldr	r3, [r3, #0]
 800a410:	68b9      	ldr	r1, [r7, #8]
 800a412:	4618      	mov	r0, r3
 800a414:	f000 f92e 	bl	800a674 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	681b      	ldr	r3, [r3, #0]
 800a41c:	699a      	ldr	r2, [r3, #24]
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	f042 0208 	orr.w	r2, r2, #8
 800a426:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a428:	68fb      	ldr	r3, [r7, #12]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	699a      	ldr	r2, [r3, #24]
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	681b      	ldr	r3, [r3, #0]
 800a432:	f022 0204 	bic.w	r2, r2, #4
 800a436:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	6999      	ldr	r1, [r3, #24]
 800a43e:	68bb      	ldr	r3, [r7, #8]
 800a440:	691a      	ldr	r2, [r3, #16]
 800a442:	68fb      	ldr	r3, [r7, #12]
 800a444:	681b      	ldr	r3, [r3, #0]
 800a446:	430a      	orrs	r2, r1
 800a448:	619a      	str	r2, [r3, #24]
      break;
 800a44a:	e064      	b.n	800a516 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a44c:	68fb      	ldr	r3, [r7, #12]
 800a44e:	681b      	ldr	r3, [r3, #0]
 800a450:	68b9      	ldr	r1, [r7, #8]
 800a452:	4618      	mov	r0, r3
 800a454:	f000 f97e 	bl	800a754 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a458:	68fb      	ldr	r3, [r7, #12]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	699a      	ldr	r2, [r3, #24]
 800a45e:	68fb      	ldr	r3, [r7, #12]
 800a460:	681b      	ldr	r3, [r3, #0]
 800a462:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a466:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	699a      	ldr	r2, [r3, #24]
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	681b      	ldr	r3, [r3, #0]
 800a472:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a476:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a478:	68fb      	ldr	r3, [r7, #12]
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	6999      	ldr	r1, [r3, #24]
 800a47e:	68bb      	ldr	r3, [r7, #8]
 800a480:	691b      	ldr	r3, [r3, #16]
 800a482:	021a      	lsls	r2, r3, #8
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	681b      	ldr	r3, [r3, #0]
 800a488:	430a      	orrs	r2, r1
 800a48a:	619a      	str	r2, [r3, #24]
      break;
 800a48c:	e043      	b.n	800a516 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a48e:	68fb      	ldr	r3, [r7, #12]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	68b9      	ldr	r1, [r7, #8]
 800a494:	4618      	mov	r0, r3
 800a496:	f000 f9d3 	bl	800a840 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a49a:	68fb      	ldr	r3, [r7, #12]
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	69da      	ldr	r2, [r3, #28]
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f042 0208 	orr.w	r2, r2, #8
 800a4a8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a4aa:	68fb      	ldr	r3, [r7, #12]
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	69da      	ldr	r2, [r3, #28]
 800a4b0:	68fb      	ldr	r3, [r7, #12]
 800a4b2:	681b      	ldr	r3, [r3, #0]
 800a4b4:	f022 0204 	bic.w	r2, r2, #4
 800a4b8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	681b      	ldr	r3, [r3, #0]
 800a4be:	69d9      	ldr	r1, [r3, #28]
 800a4c0:	68bb      	ldr	r3, [r7, #8]
 800a4c2:	691a      	ldr	r2, [r3, #16]
 800a4c4:	68fb      	ldr	r3, [r7, #12]
 800a4c6:	681b      	ldr	r3, [r3, #0]
 800a4c8:	430a      	orrs	r2, r1
 800a4ca:	61da      	str	r2, [r3, #28]
      break;
 800a4cc:	e023      	b.n	800a516 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a4ce:	68fb      	ldr	r3, [r7, #12]
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	68b9      	ldr	r1, [r7, #8]
 800a4d4:	4618      	mov	r0, r3
 800a4d6:	f000 fa27 	bl	800a928 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	681b      	ldr	r3, [r3, #0]
 800a4de:	69da      	ldr	r2, [r3, #28]
 800a4e0:	68fb      	ldr	r3, [r7, #12]
 800a4e2:	681b      	ldr	r3, [r3, #0]
 800a4e4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a4e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a4ea:	68fb      	ldr	r3, [r7, #12]
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	69da      	ldr	r2, [r3, #28]
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a4f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a4fa:	68fb      	ldr	r3, [r7, #12]
 800a4fc:	681b      	ldr	r3, [r3, #0]
 800a4fe:	69d9      	ldr	r1, [r3, #28]
 800a500:	68bb      	ldr	r3, [r7, #8]
 800a502:	691b      	ldr	r3, [r3, #16]
 800a504:	021a      	lsls	r2, r3, #8
 800a506:	68fb      	ldr	r3, [r7, #12]
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	430a      	orrs	r2, r1
 800a50c:	61da      	str	r2, [r3, #28]
      break;
 800a50e:	e002      	b.n	800a516 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800a510:	2301      	movs	r3, #1
 800a512:	75fb      	strb	r3, [r7, #23]
      break;
 800a514:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a516:	68fb      	ldr	r3, [r7, #12]
 800a518:	2200      	movs	r2, #0
 800a51a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a51e:	7dfb      	ldrb	r3, [r7, #23]
}
 800a520:	4618      	mov	r0, r3
 800a522:	3718      	adds	r7, #24
 800a524:	46bd      	mov	sp, r7
 800a526:	bd80      	pop	{r7, pc}

0800a528 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a528:	b480      	push	{r7}
 800a52a:	b085      	sub	sp, #20
 800a52c:	af00      	add	r7, sp, #0
 800a52e:	6078      	str	r0, [r7, #4]
 800a530:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	681b      	ldr	r3, [r3, #0]
 800a536:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	4a43      	ldr	r2, [pc, #268]	@ (800a648 <TIM_Base_SetConfig+0x120>)
 800a53c:	4293      	cmp	r3, r2
 800a53e:	d013      	beq.n	800a568 <TIM_Base_SetConfig+0x40>
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a546:	d00f      	beq.n	800a568 <TIM_Base_SetConfig+0x40>
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	4a40      	ldr	r2, [pc, #256]	@ (800a64c <TIM_Base_SetConfig+0x124>)
 800a54c:	4293      	cmp	r3, r2
 800a54e:	d00b      	beq.n	800a568 <TIM_Base_SetConfig+0x40>
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	4a3f      	ldr	r2, [pc, #252]	@ (800a650 <TIM_Base_SetConfig+0x128>)
 800a554:	4293      	cmp	r3, r2
 800a556:	d007      	beq.n	800a568 <TIM_Base_SetConfig+0x40>
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	4a3e      	ldr	r2, [pc, #248]	@ (800a654 <TIM_Base_SetConfig+0x12c>)
 800a55c:	4293      	cmp	r3, r2
 800a55e:	d003      	beq.n	800a568 <TIM_Base_SetConfig+0x40>
 800a560:	687b      	ldr	r3, [r7, #4]
 800a562:	4a3d      	ldr	r2, [pc, #244]	@ (800a658 <TIM_Base_SetConfig+0x130>)
 800a564:	4293      	cmp	r3, r2
 800a566:	d108      	bne.n	800a57a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a56e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a570:	683b      	ldr	r3, [r7, #0]
 800a572:	685b      	ldr	r3, [r3, #4]
 800a574:	68fa      	ldr	r2, [r7, #12]
 800a576:	4313      	orrs	r3, r2
 800a578:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	4a32      	ldr	r2, [pc, #200]	@ (800a648 <TIM_Base_SetConfig+0x120>)
 800a57e:	4293      	cmp	r3, r2
 800a580:	d02b      	beq.n	800a5da <TIM_Base_SetConfig+0xb2>
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a588:	d027      	beq.n	800a5da <TIM_Base_SetConfig+0xb2>
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	4a2f      	ldr	r2, [pc, #188]	@ (800a64c <TIM_Base_SetConfig+0x124>)
 800a58e:	4293      	cmp	r3, r2
 800a590:	d023      	beq.n	800a5da <TIM_Base_SetConfig+0xb2>
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	4a2e      	ldr	r2, [pc, #184]	@ (800a650 <TIM_Base_SetConfig+0x128>)
 800a596:	4293      	cmp	r3, r2
 800a598:	d01f      	beq.n	800a5da <TIM_Base_SetConfig+0xb2>
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	4a2d      	ldr	r2, [pc, #180]	@ (800a654 <TIM_Base_SetConfig+0x12c>)
 800a59e:	4293      	cmp	r3, r2
 800a5a0:	d01b      	beq.n	800a5da <TIM_Base_SetConfig+0xb2>
 800a5a2:	687b      	ldr	r3, [r7, #4]
 800a5a4:	4a2c      	ldr	r2, [pc, #176]	@ (800a658 <TIM_Base_SetConfig+0x130>)
 800a5a6:	4293      	cmp	r3, r2
 800a5a8:	d017      	beq.n	800a5da <TIM_Base_SetConfig+0xb2>
 800a5aa:	687b      	ldr	r3, [r7, #4]
 800a5ac:	4a2b      	ldr	r2, [pc, #172]	@ (800a65c <TIM_Base_SetConfig+0x134>)
 800a5ae:	4293      	cmp	r3, r2
 800a5b0:	d013      	beq.n	800a5da <TIM_Base_SetConfig+0xb2>
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	4a2a      	ldr	r2, [pc, #168]	@ (800a660 <TIM_Base_SetConfig+0x138>)
 800a5b6:	4293      	cmp	r3, r2
 800a5b8:	d00f      	beq.n	800a5da <TIM_Base_SetConfig+0xb2>
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	4a29      	ldr	r2, [pc, #164]	@ (800a664 <TIM_Base_SetConfig+0x13c>)
 800a5be:	4293      	cmp	r3, r2
 800a5c0:	d00b      	beq.n	800a5da <TIM_Base_SetConfig+0xb2>
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	4a28      	ldr	r2, [pc, #160]	@ (800a668 <TIM_Base_SetConfig+0x140>)
 800a5c6:	4293      	cmp	r3, r2
 800a5c8:	d007      	beq.n	800a5da <TIM_Base_SetConfig+0xb2>
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	4a27      	ldr	r2, [pc, #156]	@ (800a66c <TIM_Base_SetConfig+0x144>)
 800a5ce:	4293      	cmp	r3, r2
 800a5d0:	d003      	beq.n	800a5da <TIM_Base_SetConfig+0xb2>
 800a5d2:	687b      	ldr	r3, [r7, #4]
 800a5d4:	4a26      	ldr	r2, [pc, #152]	@ (800a670 <TIM_Base_SetConfig+0x148>)
 800a5d6:	4293      	cmp	r3, r2
 800a5d8:	d108      	bne.n	800a5ec <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a5e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a5e2:	683b      	ldr	r3, [r7, #0]
 800a5e4:	68db      	ldr	r3, [r3, #12]
 800a5e6:	68fa      	ldr	r2, [r7, #12]
 800a5e8:	4313      	orrs	r3, r2
 800a5ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a5f2:	683b      	ldr	r3, [r7, #0]
 800a5f4:	695b      	ldr	r3, [r3, #20]
 800a5f6:	4313      	orrs	r3, r2
 800a5f8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a5fa:	683b      	ldr	r3, [r7, #0]
 800a5fc:	689a      	ldr	r2, [r3, #8]
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a602:	683b      	ldr	r3, [r7, #0]
 800a604:	681a      	ldr	r2, [r3, #0]
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	4a0e      	ldr	r2, [pc, #56]	@ (800a648 <TIM_Base_SetConfig+0x120>)
 800a60e:	4293      	cmp	r3, r2
 800a610:	d003      	beq.n	800a61a <TIM_Base_SetConfig+0xf2>
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	4a10      	ldr	r2, [pc, #64]	@ (800a658 <TIM_Base_SetConfig+0x130>)
 800a616:	4293      	cmp	r3, r2
 800a618:	d103      	bne.n	800a622 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a61a:	683b      	ldr	r3, [r7, #0]
 800a61c:	691a      	ldr	r2, [r3, #16]
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	681b      	ldr	r3, [r3, #0]
 800a626:	f043 0204 	orr.w	r2, r3, #4
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	2201      	movs	r2, #1
 800a632:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	68fa      	ldr	r2, [r7, #12]
 800a638:	601a      	str	r2, [r3, #0]
}
 800a63a:	bf00      	nop
 800a63c:	3714      	adds	r7, #20
 800a63e:	46bd      	mov	sp, r7
 800a640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a644:	4770      	bx	lr
 800a646:	bf00      	nop
 800a648:	40010000 	.word	0x40010000
 800a64c:	40000400 	.word	0x40000400
 800a650:	40000800 	.word	0x40000800
 800a654:	40000c00 	.word	0x40000c00
 800a658:	40010400 	.word	0x40010400
 800a65c:	40014000 	.word	0x40014000
 800a660:	40014400 	.word	0x40014400
 800a664:	40014800 	.word	0x40014800
 800a668:	40001800 	.word	0x40001800
 800a66c:	40001c00 	.word	0x40001c00
 800a670:	40002000 	.word	0x40002000

0800a674 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a674:	b480      	push	{r7}
 800a676:	b087      	sub	sp, #28
 800a678:	af00      	add	r7, sp, #0
 800a67a:	6078      	str	r0, [r7, #4]
 800a67c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a67e:	687b      	ldr	r3, [r7, #4]
 800a680:	6a1b      	ldr	r3, [r3, #32]
 800a682:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a684:	687b      	ldr	r3, [r7, #4]
 800a686:	6a1b      	ldr	r3, [r3, #32]
 800a688:	f023 0201 	bic.w	r2, r3, #1
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	685b      	ldr	r3, [r3, #4]
 800a694:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	699b      	ldr	r3, [r3, #24]
 800a69a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a69c:	68fb      	ldr	r3, [r7, #12]
 800a69e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a6a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a6a4:	68fb      	ldr	r3, [r7, #12]
 800a6a6:	f023 0303 	bic.w	r3, r3, #3
 800a6aa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	68fa      	ldr	r2, [r7, #12]
 800a6b2:	4313      	orrs	r3, r2
 800a6b4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a6b6:	697b      	ldr	r3, [r7, #20]
 800a6b8:	f023 0302 	bic.w	r3, r3, #2
 800a6bc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	689b      	ldr	r3, [r3, #8]
 800a6c2:	697a      	ldr	r2, [r7, #20]
 800a6c4:	4313      	orrs	r3, r2
 800a6c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	4a20      	ldr	r2, [pc, #128]	@ (800a74c <TIM_OC1_SetConfig+0xd8>)
 800a6cc:	4293      	cmp	r3, r2
 800a6ce:	d003      	beq.n	800a6d8 <TIM_OC1_SetConfig+0x64>
 800a6d0:	687b      	ldr	r3, [r7, #4]
 800a6d2:	4a1f      	ldr	r2, [pc, #124]	@ (800a750 <TIM_OC1_SetConfig+0xdc>)
 800a6d4:	4293      	cmp	r3, r2
 800a6d6:	d10c      	bne.n	800a6f2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a6d8:	697b      	ldr	r3, [r7, #20]
 800a6da:	f023 0308 	bic.w	r3, r3, #8
 800a6de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a6e0:	683b      	ldr	r3, [r7, #0]
 800a6e2:	68db      	ldr	r3, [r3, #12]
 800a6e4:	697a      	ldr	r2, [r7, #20]
 800a6e6:	4313      	orrs	r3, r2
 800a6e8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a6ea:	697b      	ldr	r3, [r7, #20]
 800a6ec:	f023 0304 	bic.w	r3, r3, #4
 800a6f0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	4a15      	ldr	r2, [pc, #84]	@ (800a74c <TIM_OC1_SetConfig+0xd8>)
 800a6f6:	4293      	cmp	r3, r2
 800a6f8:	d003      	beq.n	800a702 <TIM_OC1_SetConfig+0x8e>
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	4a14      	ldr	r2, [pc, #80]	@ (800a750 <TIM_OC1_SetConfig+0xdc>)
 800a6fe:	4293      	cmp	r3, r2
 800a700:	d111      	bne.n	800a726 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a702:	693b      	ldr	r3, [r7, #16]
 800a704:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a708:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a70a:	693b      	ldr	r3, [r7, #16]
 800a70c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a710:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a712:	683b      	ldr	r3, [r7, #0]
 800a714:	695b      	ldr	r3, [r3, #20]
 800a716:	693a      	ldr	r2, [r7, #16]
 800a718:	4313      	orrs	r3, r2
 800a71a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a71c:	683b      	ldr	r3, [r7, #0]
 800a71e:	699b      	ldr	r3, [r3, #24]
 800a720:	693a      	ldr	r2, [r7, #16]
 800a722:	4313      	orrs	r3, r2
 800a724:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a726:	687b      	ldr	r3, [r7, #4]
 800a728:	693a      	ldr	r2, [r7, #16]
 800a72a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	68fa      	ldr	r2, [r7, #12]
 800a730:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a732:	683b      	ldr	r3, [r7, #0]
 800a734:	685a      	ldr	r2, [r3, #4]
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	697a      	ldr	r2, [r7, #20]
 800a73e:	621a      	str	r2, [r3, #32]
}
 800a740:	bf00      	nop
 800a742:	371c      	adds	r7, #28
 800a744:	46bd      	mov	sp, r7
 800a746:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74a:	4770      	bx	lr
 800a74c:	40010000 	.word	0x40010000
 800a750:	40010400 	.word	0x40010400

0800a754 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a754:	b480      	push	{r7}
 800a756:	b087      	sub	sp, #28
 800a758:	af00      	add	r7, sp, #0
 800a75a:	6078      	str	r0, [r7, #4]
 800a75c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	6a1b      	ldr	r3, [r3, #32]
 800a762:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	6a1b      	ldr	r3, [r3, #32]
 800a768:	f023 0210 	bic.w	r2, r3, #16
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	685b      	ldr	r3, [r3, #4]
 800a774:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	699b      	ldr	r3, [r3, #24]
 800a77a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a782:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a784:	68fb      	ldr	r3, [r7, #12]
 800a786:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a78a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a78c:	683b      	ldr	r3, [r7, #0]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	021b      	lsls	r3, r3, #8
 800a792:	68fa      	ldr	r2, [r7, #12]
 800a794:	4313      	orrs	r3, r2
 800a796:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a798:	697b      	ldr	r3, [r7, #20]
 800a79a:	f023 0320 	bic.w	r3, r3, #32
 800a79e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a7a0:	683b      	ldr	r3, [r7, #0]
 800a7a2:	689b      	ldr	r3, [r3, #8]
 800a7a4:	011b      	lsls	r3, r3, #4
 800a7a6:	697a      	ldr	r2, [r7, #20]
 800a7a8:	4313      	orrs	r3, r2
 800a7aa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	4a22      	ldr	r2, [pc, #136]	@ (800a838 <TIM_OC2_SetConfig+0xe4>)
 800a7b0:	4293      	cmp	r3, r2
 800a7b2:	d003      	beq.n	800a7bc <TIM_OC2_SetConfig+0x68>
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	4a21      	ldr	r2, [pc, #132]	@ (800a83c <TIM_OC2_SetConfig+0xe8>)
 800a7b8:	4293      	cmp	r3, r2
 800a7ba:	d10d      	bne.n	800a7d8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a7bc:	697b      	ldr	r3, [r7, #20]
 800a7be:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800a7c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a7c4:	683b      	ldr	r3, [r7, #0]
 800a7c6:	68db      	ldr	r3, [r3, #12]
 800a7c8:	011b      	lsls	r3, r3, #4
 800a7ca:	697a      	ldr	r2, [r7, #20]
 800a7cc:	4313      	orrs	r3, r2
 800a7ce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a7d0:	697b      	ldr	r3, [r7, #20]
 800a7d2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a7d6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	4a17      	ldr	r2, [pc, #92]	@ (800a838 <TIM_OC2_SetConfig+0xe4>)
 800a7dc:	4293      	cmp	r3, r2
 800a7de:	d003      	beq.n	800a7e8 <TIM_OC2_SetConfig+0x94>
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	4a16      	ldr	r2, [pc, #88]	@ (800a83c <TIM_OC2_SetConfig+0xe8>)
 800a7e4:	4293      	cmp	r3, r2
 800a7e6:	d113      	bne.n	800a810 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a7e8:	693b      	ldr	r3, [r7, #16]
 800a7ea:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a7ee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a7f0:	693b      	ldr	r3, [r7, #16]
 800a7f2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a7f6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a7f8:	683b      	ldr	r3, [r7, #0]
 800a7fa:	695b      	ldr	r3, [r3, #20]
 800a7fc:	009b      	lsls	r3, r3, #2
 800a7fe:	693a      	ldr	r2, [r7, #16]
 800a800:	4313      	orrs	r3, r2
 800a802:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a804:	683b      	ldr	r3, [r7, #0]
 800a806:	699b      	ldr	r3, [r3, #24]
 800a808:	009b      	lsls	r3, r3, #2
 800a80a:	693a      	ldr	r2, [r7, #16]
 800a80c:	4313      	orrs	r3, r2
 800a80e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	693a      	ldr	r2, [r7, #16]
 800a814:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	68fa      	ldr	r2, [r7, #12]
 800a81a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a81c:	683b      	ldr	r3, [r7, #0]
 800a81e:	685a      	ldr	r2, [r3, #4]
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	697a      	ldr	r2, [r7, #20]
 800a828:	621a      	str	r2, [r3, #32]
}
 800a82a:	bf00      	nop
 800a82c:	371c      	adds	r7, #28
 800a82e:	46bd      	mov	sp, r7
 800a830:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a834:	4770      	bx	lr
 800a836:	bf00      	nop
 800a838:	40010000 	.word	0x40010000
 800a83c:	40010400 	.word	0x40010400

0800a840 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a840:	b480      	push	{r7}
 800a842:	b087      	sub	sp, #28
 800a844:	af00      	add	r7, sp, #0
 800a846:	6078      	str	r0, [r7, #4]
 800a848:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a84a:	687b      	ldr	r3, [r7, #4]
 800a84c:	6a1b      	ldr	r3, [r3, #32]
 800a84e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	6a1b      	ldr	r3, [r3, #32]
 800a854:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a85c:	687b      	ldr	r3, [r7, #4]
 800a85e:	685b      	ldr	r3, [r3, #4]
 800a860:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	69db      	ldr	r3, [r3, #28]
 800a866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a868:	68fb      	ldr	r3, [r7, #12]
 800a86a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a86e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a870:	68fb      	ldr	r3, [r7, #12]
 800a872:	f023 0303 	bic.w	r3, r3, #3
 800a876:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	681b      	ldr	r3, [r3, #0]
 800a87c:	68fa      	ldr	r2, [r7, #12]
 800a87e:	4313      	orrs	r3, r2
 800a880:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a882:	697b      	ldr	r3, [r7, #20]
 800a884:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a888:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	689b      	ldr	r3, [r3, #8]
 800a88e:	021b      	lsls	r3, r3, #8
 800a890:	697a      	ldr	r2, [r7, #20]
 800a892:	4313      	orrs	r3, r2
 800a894:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	4a21      	ldr	r2, [pc, #132]	@ (800a920 <TIM_OC3_SetConfig+0xe0>)
 800a89a:	4293      	cmp	r3, r2
 800a89c:	d003      	beq.n	800a8a6 <TIM_OC3_SetConfig+0x66>
 800a89e:	687b      	ldr	r3, [r7, #4]
 800a8a0:	4a20      	ldr	r2, [pc, #128]	@ (800a924 <TIM_OC3_SetConfig+0xe4>)
 800a8a2:	4293      	cmp	r3, r2
 800a8a4:	d10d      	bne.n	800a8c2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a8a6:	697b      	ldr	r3, [r7, #20]
 800a8a8:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800a8ac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a8ae:	683b      	ldr	r3, [r7, #0]
 800a8b0:	68db      	ldr	r3, [r3, #12]
 800a8b2:	021b      	lsls	r3, r3, #8
 800a8b4:	697a      	ldr	r2, [r7, #20]
 800a8b6:	4313      	orrs	r3, r2
 800a8b8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a8ba:	697b      	ldr	r3, [r7, #20]
 800a8bc:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800a8c0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	4a16      	ldr	r2, [pc, #88]	@ (800a920 <TIM_OC3_SetConfig+0xe0>)
 800a8c6:	4293      	cmp	r3, r2
 800a8c8:	d003      	beq.n	800a8d2 <TIM_OC3_SetConfig+0x92>
 800a8ca:	687b      	ldr	r3, [r7, #4]
 800a8cc:	4a15      	ldr	r2, [pc, #84]	@ (800a924 <TIM_OC3_SetConfig+0xe4>)
 800a8ce:	4293      	cmp	r3, r2
 800a8d0:	d113      	bne.n	800a8fa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a8d2:	693b      	ldr	r3, [r7, #16]
 800a8d4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800a8d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a8da:	693b      	ldr	r3, [r7, #16]
 800a8dc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a8e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a8e2:	683b      	ldr	r3, [r7, #0]
 800a8e4:	695b      	ldr	r3, [r3, #20]
 800a8e6:	011b      	lsls	r3, r3, #4
 800a8e8:	693a      	ldr	r2, [r7, #16]
 800a8ea:	4313      	orrs	r3, r2
 800a8ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a8ee:	683b      	ldr	r3, [r7, #0]
 800a8f0:	699b      	ldr	r3, [r3, #24]
 800a8f2:	011b      	lsls	r3, r3, #4
 800a8f4:	693a      	ldr	r2, [r7, #16]
 800a8f6:	4313      	orrs	r3, r2
 800a8f8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	693a      	ldr	r2, [r7, #16]
 800a8fe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	68fa      	ldr	r2, [r7, #12]
 800a904:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a906:	683b      	ldr	r3, [r7, #0]
 800a908:	685a      	ldr	r2, [r3, #4]
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a90e:	687b      	ldr	r3, [r7, #4]
 800a910:	697a      	ldr	r2, [r7, #20]
 800a912:	621a      	str	r2, [r3, #32]
}
 800a914:	bf00      	nop
 800a916:	371c      	adds	r7, #28
 800a918:	46bd      	mov	sp, r7
 800a91a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a91e:	4770      	bx	lr
 800a920:	40010000 	.word	0x40010000
 800a924:	40010400 	.word	0x40010400

0800a928 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a928:	b480      	push	{r7}
 800a92a:	b087      	sub	sp, #28
 800a92c:	af00      	add	r7, sp, #0
 800a92e:	6078      	str	r0, [r7, #4]
 800a930:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a932:	687b      	ldr	r3, [r7, #4]
 800a934:	6a1b      	ldr	r3, [r3, #32]
 800a936:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	6a1b      	ldr	r3, [r3, #32]
 800a93c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	685b      	ldr	r3, [r3, #4]
 800a948:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a94a:	687b      	ldr	r3, [r7, #4]
 800a94c:	69db      	ldr	r3, [r3, #28]
 800a94e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a950:	68fb      	ldr	r3, [r7, #12]
 800a952:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800a956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a958:	68fb      	ldr	r3, [r7, #12]
 800a95a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a95e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a960:	683b      	ldr	r3, [r7, #0]
 800a962:	681b      	ldr	r3, [r3, #0]
 800a964:	021b      	lsls	r3, r3, #8
 800a966:	68fa      	ldr	r2, [r7, #12]
 800a968:	4313      	orrs	r3, r2
 800a96a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a96c:	693b      	ldr	r3, [r7, #16]
 800a96e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800a972:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a974:	683b      	ldr	r3, [r7, #0]
 800a976:	689b      	ldr	r3, [r3, #8]
 800a978:	031b      	lsls	r3, r3, #12
 800a97a:	693a      	ldr	r2, [r7, #16]
 800a97c:	4313      	orrs	r3, r2
 800a97e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	4a12      	ldr	r2, [pc, #72]	@ (800a9cc <TIM_OC4_SetConfig+0xa4>)
 800a984:	4293      	cmp	r3, r2
 800a986:	d003      	beq.n	800a990 <TIM_OC4_SetConfig+0x68>
 800a988:	687b      	ldr	r3, [r7, #4]
 800a98a:	4a11      	ldr	r2, [pc, #68]	@ (800a9d0 <TIM_OC4_SetConfig+0xa8>)
 800a98c:	4293      	cmp	r3, r2
 800a98e:	d109      	bne.n	800a9a4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a990:	697b      	ldr	r3, [r7, #20]
 800a992:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800a996:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a998:	683b      	ldr	r3, [r7, #0]
 800a99a:	695b      	ldr	r3, [r3, #20]
 800a99c:	019b      	lsls	r3, r3, #6
 800a99e:	697a      	ldr	r2, [r7, #20]
 800a9a0:	4313      	orrs	r3, r2
 800a9a2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9a4:	687b      	ldr	r3, [r7, #4]
 800a9a6:	697a      	ldr	r2, [r7, #20]
 800a9a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	68fa      	ldr	r2, [r7, #12]
 800a9ae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a9b0:	683b      	ldr	r3, [r7, #0]
 800a9b2:	685a      	ldr	r2, [r3, #4]
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	693a      	ldr	r2, [r7, #16]
 800a9bc:	621a      	str	r2, [r3, #32]
}
 800a9be:	bf00      	nop
 800a9c0:	371c      	adds	r7, #28
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9c8:	4770      	bx	lr
 800a9ca:	bf00      	nop
 800a9cc:	40010000 	.word	0x40010000
 800a9d0:	40010400 	.word	0x40010400

0800a9d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a9d4:	b480      	push	{r7}
 800a9d6:	b087      	sub	sp, #28
 800a9d8:	af00      	add	r7, sp, #0
 800a9da:	60f8      	str	r0, [r7, #12]
 800a9dc:	60b9      	str	r1, [r7, #8]
 800a9de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a9e0:	68bb      	ldr	r3, [r7, #8]
 800a9e2:	f003 031f 	and.w	r3, r3, #31
 800a9e6:	2201      	movs	r2, #1
 800a9e8:	fa02 f303 	lsl.w	r3, r2, r3
 800a9ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a9ee:	68fb      	ldr	r3, [r7, #12]
 800a9f0:	6a1a      	ldr	r2, [r3, #32]
 800a9f2:	697b      	ldr	r3, [r7, #20]
 800a9f4:	43db      	mvns	r3, r3
 800a9f6:	401a      	ands	r2, r3
 800a9f8:	68fb      	ldr	r3, [r7, #12]
 800a9fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a9fc:	68fb      	ldr	r3, [r7, #12]
 800a9fe:	6a1a      	ldr	r2, [r3, #32]
 800aa00:	68bb      	ldr	r3, [r7, #8]
 800aa02:	f003 031f 	and.w	r3, r3, #31
 800aa06:	6879      	ldr	r1, [r7, #4]
 800aa08:	fa01 f303 	lsl.w	r3, r1, r3
 800aa0c:	431a      	orrs	r2, r3
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	621a      	str	r2, [r3, #32]
}
 800aa12:	bf00      	nop
 800aa14:	371c      	adds	r7, #28
 800aa16:	46bd      	mov	sp, r7
 800aa18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa1c:	4770      	bx	lr
	...

0800aa20 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800aa20:	b480      	push	{r7}
 800aa22:	b085      	sub	sp, #20
 800aa24:	af00      	add	r7, sp, #0
 800aa26:	6078      	str	r0, [r7, #4]
 800aa28:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800aa2a:	687b      	ldr	r3, [r7, #4]
 800aa2c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800aa30:	2b01      	cmp	r3, #1
 800aa32:	d101      	bne.n	800aa38 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800aa34:	2302      	movs	r3, #2
 800aa36:	e05a      	b.n	800aaee <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2201      	movs	r2, #1
 800aa3c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800aa40:	687b      	ldr	r3, [r7, #4]
 800aa42:	2202      	movs	r2, #2
 800aa44:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800aa48:	687b      	ldr	r3, [r7, #4]
 800aa4a:	681b      	ldr	r3, [r3, #0]
 800aa4c:	685b      	ldr	r3, [r3, #4]
 800aa4e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	689b      	ldr	r3, [r3, #8]
 800aa56:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800aa58:	68fb      	ldr	r3, [r7, #12]
 800aa5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800aa5e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800aa60:	683b      	ldr	r3, [r7, #0]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	68fa      	ldr	r2, [r7, #12]
 800aa66:	4313      	orrs	r3, r2
 800aa68:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800aa6a:	687b      	ldr	r3, [r7, #4]
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	68fa      	ldr	r2, [r7, #12]
 800aa70:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	681b      	ldr	r3, [r3, #0]
 800aa76:	4a21      	ldr	r2, [pc, #132]	@ (800aafc <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800aa78:	4293      	cmp	r3, r2
 800aa7a:	d022      	beq.n	800aac2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800aa84:	d01d      	beq.n	800aac2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa86:	687b      	ldr	r3, [r7, #4]
 800aa88:	681b      	ldr	r3, [r3, #0]
 800aa8a:	4a1d      	ldr	r2, [pc, #116]	@ (800ab00 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800aa8c:	4293      	cmp	r3, r2
 800aa8e:	d018      	beq.n	800aac2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa90:	687b      	ldr	r3, [r7, #4]
 800aa92:	681b      	ldr	r3, [r3, #0]
 800aa94:	4a1b      	ldr	r2, [pc, #108]	@ (800ab04 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800aa96:	4293      	cmp	r3, r2
 800aa98:	d013      	beq.n	800aac2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aa9a:	687b      	ldr	r3, [r7, #4]
 800aa9c:	681b      	ldr	r3, [r3, #0]
 800aa9e:	4a1a      	ldr	r2, [pc, #104]	@ (800ab08 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800aaa0:	4293      	cmp	r3, r2
 800aaa2:	d00e      	beq.n	800aac2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	681b      	ldr	r3, [r3, #0]
 800aaa8:	4a18      	ldr	r2, [pc, #96]	@ (800ab0c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800aaaa:	4293      	cmp	r3, r2
 800aaac:	d009      	beq.n	800aac2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aaae:	687b      	ldr	r3, [r7, #4]
 800aab0:	681b      	ldr	r3, [r3, #0]
 800aab2:	4a17      	ldr	r2, [pc, #92]	@ (800ab10 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800aab4:	4293      	cmp	r3, r2
 800aab6:	d004      	beq.n	800aac2 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800aab8:	687b      	ldr	r3, [r7, #4]
 800aaba:	681b      	ldr	r3, [r3, #0]
 800aabc:	4a15      	ldr	r2, [pc, #84]	@ (800ab14 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800aabe:	4293      	cmp	r3, r2
 800aac0:	d10c      	bne.n	800aadc <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800aac2:	68bb      	ldr	r3, [r7, #8]
 800aac4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aac8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800aaca:	683b      	ldr	r3, [r7, #0]
 800aacc:	685b      	ldr	r3, [r3, #4]
 800aace:	68ba      	ldr	r2, [r7, #8]
 800aad0:	4313      	orrs	r3, r2
 800aad2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	68ba      	ldr	r2, [r7, #8]
 800aada:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800aadc:	687b      	ldr	r3, [r7, #4]
 800aade:	2201      	movs	r2, #1
 800aae0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	2200      	movs	r2, #0
 800aae8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800aaec:	2300      	movs	r3, #0
}
 800aaee:	4618      	mov	r0, r3
 800aaf0:	3714      	adds	r7, #20
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaf8:	4770      	bx	lr
 800aafa:	bf00      	nop
 800aafc:	40010000 	.word	0x40010000
 800ab00:	40000400 	.word	0x40000400
 800ab04:	40000800 	.word	0x40000800
 800ab08:	40000c00 	.word	0x40000c00
 800ab0c:	40010400 	.word	0x40010400
 800ab10:	40014000 	.word	0x40014000
 800ab14:	40001800 	.word	0x40001800

0800ab18 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800ab18:	b480      	push	{r7}
 800ab1a:	b085      	sub	sp, #20
 800ab1c:	af00      	add	r7, sp, #0
 800ab1e:	6078      	str	r0, [r7, #4]
 800ab20:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800ab22:	2300      	movs	r3, #0
 800ab24:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ab2c:	2b01      	cmp	r3, #1
 800ab2e:	d101      	bne.n	800ab34 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800ab30:	2302      	movs	r3, #2
 800ab32:	e03d      	b.n	800abb0 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800ab34:	687b      	ldr	r3, [r7, #4]
 800ab36:	2201      	movs	r2, #1
 800ab38:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800ab3c:	68fb      	ldr	r3, [r7, #12]
 800ab3e:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800ab42:	683b      	ldr	r3, [r7, #0]
 800ab44:	68db      	ldr	r3, [r3, #12]
 800ab46:	4313      	orrs	r3, r2
 800ab48:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800ab4a:	68fb      	ldr	r3, [r7, #12]
 800ab4c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800ab50:	683b      	ldr	r3, [r7, #0]
 800ab52:	689b      	ldr	r3, [r3, #8]
 800ab54:	4313      	orrs	r3, r2
 800ab56:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ab58:	68fb      	ldr	r3, [r7, #12]
 800ab5a:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800ab5e:	683b      	ldr	r3, [r7, #0]
 800ab60:	685b      	ldr	r3, [r3, #4]
 800ab62:	4313      	orrs	r3, r2
 800ab64:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800ab6c:	683b      	ldr	r3, [r7, #0]
 800ab6e:	681b      	ldr	r3, [r3, #0]
 800ab70:	4313      	orrs	r3, r2
 800ab72:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ab7a:	683b      	ldr	r3, [r7, #0]
 800ab7c:	691b      	ldr	r3, [r3, #16]
 800ab7e:	4313      	orrs	r3, r2
 800ab80:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 800ab88:	683b      	ldr	r3, [r7, #0]
 800ab8a:	695b      	ldr	r3, [r3, #20]
 800ab8c:	4313      	orrs	r3, r2
 800ab8e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ab90:	68fb      	ldr	r3, [r7, #12]
 800ab92:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800ab96:	683b      	ldr	r3, [r7, #0]
 800ab98:	69db      	ldr	r3, [r3, #28]
 800ab9a:	4313      	orrs	r3, r2
 800ab9c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	681b      	ldr	r3, [r3, #0]
 800aba2:	68fa      	ldr	r2, [r7, #12]
 800aba4:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	2200      	movs	r2, #0
 800abaa:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800abae:	2300      	movs	r3, #0
}
 800abb0:	4618      	mov	r0, r3
 800abb2:	3714      	adds	r7, #20
 800abb4:	46bd      	mov	sp, r7
 800abb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abba:	4770      	bx	lr

0800abbc <FMC_SDRAM_Init>:
  * @param  Device Pointer to SDRAM device instance
  * @param  Init Pointer to SDRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Init(FMC_SDRAM_TypeDef *Device, const FMC_SDRAM_InitTypeDef *Init)
{
 800abbc:	b480      	push	{r7}
 800abbe:	b083      	sub	sp, #12
 800abc0:	af00      	add	r7, sp, #0
 800abc2:	6078      	str	r0, [r7, #4]
 800abc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_FMC_SDCLOCK_PERIOD(Init->SDClockPeriod));
  assert_param(IS_FMC_READ_BURST(Init->ReadBurst));
  assert_param(IS_FMC_READPIPE_DELAY(Init->ReadPipeDelay));

  /* Set SDRAM bank configuration parameters */
  if (Init->SDBank == FMC_SDRAM_BANK1)
 800abc6:	683b      	ldr	r3, [r7, #0]
 800abc8:	681b      	ldr	r3, [r3, #0]
 800abca:	2b00      	cmp	r3, #0
 800abcc:	d123      	bne.n	800ac16 <FMC_SDRAM_Init+0x5a>
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800abce:	687b      	ldr	r3, [r7, #4]
 800abd0:	681b      	ldr	r3, [r3, #0]
 800abd2:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800abd6:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800abda:	683a      	ldr	r2, [r7, #0]
 800abdc:	6851      	ldr	r1, [r2, #4]
 800abde:	683a      	ldr	r2, [r7, #0]
 800abe0:	6892      	ldr	r2, [r2, #8]
 800abe2:	4311      	orrs	r1, r2
 800abe4:	683a      	ldr	r2, [r7, #0]
 800abe6:	68d2      	ldr	r2, [r2, #12]
 800abe8:	4311      	orrs	r1, r2
 800abea:	683a      	ldr	r2, [r7, #0]
 800abec:	6912      	ldr	r2, [r2, #16]
 800abee:	4311      	orrs	r1, r2
 800abf0:	683a      	ldr	r2, [r7, #0]
 800abf2:	6952      	ldr	r2, [r2, #20]
 800abf4:	4311      	orrs	r1, r2
 800abf6:	683a      	ldr	r2, [r7, #0]
 800abf8:	6992      	ldr	r2, [r2, #24]
 800abfa:	4311      	orrs	r1, r2
 800abfc:	683a      	ldr	r2, [r7, #0]
 800abfe:	69d2      	ldr	r2, [r2, #28]
 800ac00:	4311      	orrs	r1, r2
 800ac02:	683a      	ldr	r2, [r7, #0]
 800ac04:	6a12      	ldr	r2, [r2, #32]
 800ac06:	4311      	orrs	r1, r2
 800ac08:	683a      	ldr	r2, [r7, #0]
 800ac0a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800ac0c:	430a      	orrs	r2, r1
 800ac0e:	431a      	orrs	r2, r3
 800ac10:	687b      	ldr	r3, [r7, #4]
 800ac12:	601a      	str	r2, [r3, #0]
 800ac14:	e028      	b.n	800ac68 <FMC_SDRAM_Init+0xac>
                Init->ReadBurst          |
                Init->ReadPipeDelay));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK1],
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800ac1e:	683b      	ldr	r3, [r7, #0]
 800ac20:	69d9      	ldr	r1, [r3, #28]
 800ac22:	683b      	ldr	r3, [r7, #0]
 800ac24:	6a1b      	ldr	r3, [r3, #32]
 800ac26:	4319      	orrs	r1, r3
 800ac28:	683b      	ldr	r3, [r7, #0]
 800ac2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ac2c:	430b      	orrs	r3, r1
 800ac2e:	431a      	orrs	r2, r3
 800ac30:	687b      	ldr	r3, [r7, #4]
 800ac32:	601a      	str	r2, [r3, #0]
               FMC_SDCR1_RPIPE,
               (Init->SDClockPeriod      |
                Init->ReadBurst          |
                Init->ReadPipeDelay));

    MODIFY_REG(Device->SDCR[FMC_SDRAM_BANK2],
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	685b      	ldr	r3, [r3, #4]
 800ac38:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 800ac3c:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800ac40:	683a      	ldr	r2, [r7, #0]
 800ac42:	6851      	ldr	r1, [r2, #4]
 800ac44:	683a      	ldr	r2, [r7, #0]
 800ac46:	6892      	ldr	r2, [r2, #8]
 800ac48:	4311      	orrs	r1, r2
 800ac4a:	683a      	ldr	r2, [r7, #0]
 800ac4c:	68d2      	ldr	r2, [r2, #12]
 800ac4e:	4311      	orrs	r1, r2
 800ac50:	683a      	ldr	r2, [r7, #0]
 800ac52:	6912      	ldr	r2, [r2, #16]
 800ac54:	4311      	orrs	r1, r2
 800ac56:	683a      	ldr	r2, [r7, #0]
 800ac58:	6952      	ldr	r2, [r2, #20]
 800ac5a:	4311      	orrs	r1, r2
 800ac5c:	683a      	ldr	r2, [r7, #0]
 800ac5e:	6992      	ldr	r2, [r2, #24]
 800ac60:	430a      	orrs	r2, r1
 800ac62:	431a      	orrs	r2, r3
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	605a      	str	r2, [r3, #4]
                Init->InternalBankNumber |
                Init->CASLatency         |
                Init->WriteProtection));
  }

  return HAL_OK;
 800ac68:	2300      	movs	r3, #0
}
 800ac6a:	4618      	mov	r0, r3
 800ac6c:	370c      	adds	r7, #12
 800ac6e:	46bd      	mov	sp, r7
 800ac70:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac74:	4770      	bx	lr

0800ac76 <FMC_SDRAM_Timing_Init>:
  * @param  Bank SDRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FMC_SDRAM_Timing_Init(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800ac76:	b480      	push	{r7}
 800ac78:	b085      	sub	sp, #20
 800ac7a:	af00      	add	r7, sp, #0
 800ac7c:	60f8      	str	r0, [r7, #12]
 800ac7e:	60b9      	str	r1, [r7, #8]
 800ac80:	607a      	str	r2, [r7, #4]
  assert_param(IS_FMC_RP_DELAY(Timing->RPDelay));
  assert_param(IS_FMC_RCD_DELAY(Timing->RCDDelay));
  assert_param(IS_FMC_SDRAM_BANK(Bank));

  /* Set SDRAM device timing parameters */
  if (Bank == FMC_SDRAM_BANK1)
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	d128      	bne.n	800acda <FMC_SDRAM_Timing_Init+0x64>
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	689b      	ldr	r3, [r3, #8]
 800ac8c:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800ac90:	68bb      	ldr	r3, [r7, #8]
 800ac92:	681b      	ldr	r3, [r3, #0]
 800ac94:	1e59      	subs	r1, r3, #1
 800ac96:	68bb      	ldr	r3, [r7, #8]
 800ac98:	685b      	ldr	r3, [r3, #4]
 800ac9a:	3b01      	subs	r3, #1
 800ac9c:	011b      	lsls	r3, r3, #4
 800ac9e:	4319      	orrs	r1, r3
 800aca0:	68bb      	ldr	r3, [r7, #8]
 800aca2:	689b      	ldr	r3, [r3, #8]
 800aca4:	3b01      	subs	r3, #1
 800aca6:	021b      	lsls	r3, r3, #8
 800aca8:	4319      	orrs	r1, r3
 800acaa:	68bb      	ldr	r3, [r7, #8]
 800acac:	68db      	ldr	r3, [r3, #12]
 800acae:	3b01      	subs	r3, #1
 800acb0:	031b      	lsls	r3, r3, #12
 800acb2:	4319      	orrs	r1, r3
 800acb4:	68bb      	ldr	r3, [r7, #8]
 800acb6:	691b      	ldr	r3, [r3, #16]
 800acb8:	3b01      	subs	r3, #1
 800acba:	041b      	lsls	r3, r3, #16
 800acbc:	4319      	orrs	r1, r3
 800acbe:	68bb      	ldr	r3, [r7, #8]
 800acc0:	695b      	ldr	r3, [r3, #20]
 800acc2:	3b01      	subs	r3, #1
 800acc4:	051b      	lsls	r3, r3, #20
 800acc6:	4319      	orrs	r1, r3
 800acc8:	68bb      	ldr	r3, [r7, #8]
 800acca:	699b      	ldr	r3, [r3, #24]
 800accc:	3b01      	subs	r3, #1
 800acce:	061b      	lsls	r3, r3, #24
 800acd0:	430b      	orrs	r3, r1
 800acd2:	431a      	orrs	r2, r3
 800acd4:	68fb      	ldr	r3, [r7, #12]
 800acd6:	609a      	str	r2, [r3, #8]
 800acd8:	e02f      	b.n	800ad3a <FMC_SDRAM_Timing_Init+0xc4>
                (((Timing->RPDelay) - 1U)              << FMC_SDTR1_TRP_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }
  else /* FMC_Bank2_SDRAM */
  {
    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK1],
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	689b      	ldr	r3, [r3, #8]
 800acde:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800ace2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800ace6:	68ba      	ldr	r2, [r7, #8]
 800ace8:	68d2      	ldr	r2, [r2, #12]
 800acea:	3a01      	subs	r2, #1
 800acec:	0311      	lsls	r1, r2, #12
 800acee:	68ba      	ldr	r2, [r7, #8]
 800acf0:	6952      	ldr	r2, [r2, #20]
 800acf2:	3a01      	subs	r2, #1
 800acf4:	0512      	lsls	r2, r2, #20
 800acf6:	430a      	orrs	r2, r1
 800acf8:	431a      	orrs	r2, r3
 800acfa:	68fb      	ldr	r3, [r7, #12]
 800acfc:	609a      	str	r2, [r3, #8]
               FMC_SDTR1_TRC |
               FMC_SDTR1_TRP,
               (((Timing->RowCycleDelay) - 1U)         << FMC_SDTR1_TRC_Pos)  |
               (((Timing->RPDelay) - 1U)               << FMC_SDTR1_TRP_Pos));

    MODIFY_REG(Device->SDTR[FMC_SDRAM_BANK2],
 800acfe:	68fb      	ldr	r3, [r7, #12]
 800ad00:	68db      	ldr	r3, [r3, #12]
 800ad02:	f003 4270 	and.w	r2, r3, #4026531840	@ 0xf0000000
 800ad06:	68bb      	ldr	r3, [r7, #8]
 800ad08:	681b      	ldr	r3, [r3, #0]
 800ad0a:	1e59      	subs	r1, r3, #1
 800ad0c:	68bb      	ldr	r3, [r7, #8]
 800ad0e:	685b      	ldr	r3, [r3, #4]
 800ad10:	3b01      	subs	r3, #1
 800ad12:	011b      	lsls	r3, r3, #4
 800ad14:	4319      	orrs	r1, r3
 800ad16:	68bb      	ldr	r3, [r7, #8]
 800ad18:	689b      	ldr	r3, [r3, #8]
 800ad1a:	3b01      	subs	r3, #1
 800ad1c:	021b      	lsls	r3, r3, #8
 800ad1e:	4319      	orrs	r1, r3
 800ad20:	68bb      	ldr	r3, [r7, #8]
 800ad22:	691b      	ldr	r3, [r3, #16]
 800ad24:	3b01      	subs	r3, #1
 800ad26:	041b      	lsls	r3, r3, #16
 800ad28:	4319      	orrs	r1, r3
 800ad2a:	68bb      	ldr	r3, [r7, #8]
 800ad2c:	699b      	ldr	r3, [r3, #24]
 800ad2e:	3b01      	subs	r3, #1
 800ad30:	061b      	lsls	r3, r3, #24
 800ad32:	430b      	orrs	r3, r1
 800ad34:	431a      	orrs	r2, r3
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	60da      	str	r2, [r3, #12]
                (((Timing->SelfRefreshTime) - 1U)      << FMC_SDTR1_TRAS_Pos) |
                (((Timing->WriteRecoveryTime) - 1U)    << FMC_SDTR1_TWR_Pos)  |
                (((Timing->RCDDelay) - 1U)             << FMC_SDTR1_TRCD_Pos)));
  }

  return HAL_OK;
 800ad3a:	2300      	movs	r3, #0
}
 800ad3c:	4618      	mov	r0, r3
 800ad3e:	3714      	adds	r7, #20
 800ad40:	46bd      	mov	sp, r7
 800ad42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad46:	4770      	bx	lr

0800ad48 <FMC_SDRAM_SendCommand>:
  * @param  Timeout Timeout wait value
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_SendCommand(FMC_SDRAM_TypeDef *Device,
                                        const FMC_SDRAM_CommandTypeDef *Command, uint32_t Timeout)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b086      	sub	sp, #24
 800ad4c:	af00      	add	r7, sp, #0
 800ad4e:	60f8      	str	r0, [r7, #12]
 800ad50:	60b9      	str	r1, [r7, #8]
 800ad52:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0U;
 800ad54:	2300      	movs	r3, #0
 800ad56:	617b      	str	r3, [r7, #20]
  assert_param(IS_FMC_COMMAND_TARGET(Command->CommandTarget));
  assert_param(IS_FMC_AUTOREFRESH_NUMBER(Command->AutoRefreshNumber));
  assert_param(IS_FMC_MODE_REGISTER(Command->ModeRegisterDefinition));

  /* Set command register */
  MODIFY_REG(Device->SDCMR, (FMC_SDCMR_MODE | FMC_SDCMR_CTB2 | FMC_SDCMR_CTB1 | FMC_SDCMR_NRFS | FMC_SDCMR_MRD),
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	691b      	ldr	r3, [r3, #16]
 800ad5c:	0d9b      	lsrs	r3, r3, #22
 800ad5e:	059b      	lsls	r3, r3, #22
 800ad60:	68ba      	ldr	r2, [r7, #8]
 800ad62:	6811      	ldr	r1, [r2, #0]
 800ad64:	68ba      	ldr	r2, [r7, #8]
 800ad66:	6852      	ldr	r2, [r2, #4]
 800ad68:	4311      	orrs	r1, r2
 800ad6a:	68ba      	ldr	r2, [r7, #8]
 800ad6c:	6892      	ldr	r2, [r2, #8]
 800ad6e:	3a01      	subs	r2, #1
 800ad70:	0152      	lsls	r2, r2, #5
 800ad72:	4311      	orrs	r1, r2
 800ad74:	68ba      	ldr	r2, [r7, #8]
 800ad76:	68d2      	ldr	r2, [r2, #12]
 800ad78:	0252      	lsls	r2, r2, #9
 800ad7a:	430a      	orrs	r2, r1
 800ad7c:	431a      	orrs	r2, r3
 800ad7e:	68fb      	ldr	r3, [r7, #12]
 800ad80:	611a      	str	r2, [r3, #16]
             ((Command->CommandMode) | (Command->CommandTarget) |
              (((Command->AutoRefreshNumber) - 1U) << FMC_SDCMR_NRFS_Pos) |
              ((Command->ModeRegisterDefinition) << FMC_SDCMR_MRD_Pos)));
  /* Get tick */
  tickstart = HAL_GetTick();
 800ad82:	f7fa fe31 	bl	80059e8 <HAL_GetTick>
 800ad86:	6178      	str	r0, [r7, #20]

  /* wait until command is send */
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800ad88:	e010      	b.n	800adac <FMC_SDRAM_SendCommand+0x64>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ad90:	d00c      	beq.n	800adac <FMC_SDRAM_SendCommand+0x64>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d007      	beq.n	800ada8 <FMC_SDRAM_SendCommand+0x60>
 800ad98:	f7fa fe26 	bl	80059e8 <HAL_GetTick>
 800ad9c:	4602      	mov	r2, r0
 800ad9e:	697b      	ldr	r3, [r7, #20]
 800ada0:	1ad3      	subs	r3, r2, r3
 800ada2:	687a      	ldr	r2, [r7, #4]
 800ada4:	429a      	cmp	r2, r3
 800ada6:	d201      	bcs.n	800adac <FMC_SDRAM_SendCommand+0x64>
      {
        return HAL_TIMEOUT;
 800ada8:	2303      	movs	r3, #3
 800adaa:	e006      	b.n	800adba <FMC_SDRAM_SendCommand+0x72>
  while (HAL_IS_BIT_SET(Device->SDSR, FMC_SDSR_BUSY))
 800adac:	68fb      	ldr	r3, [r7, #12]
 800adae:	699b      	ldr	r3, [r3, #24]
 800adb0:	f003 0320 	and.w	r3, r3, #32
 800adb4:	2b20      	cmp	r3, #32
 800adb6:	d0e8      	beq.n	800ad8a <FMC_SDRAM_SendCommand+0x42>
      }
    }
  }
  return HAL_OK;
 800adb8:	2300      	movs	r3, #0
}
 800adba:	4618      	mov	r0, r3
 800adbc:	3718      	adds	r7, #24
 800adbe:	46bd      	mov	sp, r7
 800adc0:	bd80      	pop	{r7, pc}

0800adc2 <FMC_SDRAM_ProgramRefreshRate>:
  * @param  Device Pointer to SDRAM device instance
  * @param  RefreshRate The SDRAM refresh rate value.
  * @retval HAL state
  */
HAL_StatusTypeDef FMC_SDRAM_ProgramRefreshRate(FMC_SDRAM_TypeDef *Device, uint32_t RefreshRate)
{
 800adc2:	b480      	push	{r7}
 800adc4:	b083      	sub	sp, #12
 800adc6:	af00      	add	r7, sp, #0
 800adc8:	6078      	str	r0, [r7, #4]
 800adca:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FMC_SDRAM_DEVICE(Device));
  assert_param(IS_FMC_REFRESH_RATE(RefreshRate));

  /* Set the refresh rate in command register */
  MODIFY_REG(Device->SDRTR, FMC_SDRTR_COUNT, (RefreshRate << FMC_SDRTR_COUNT_Pos));
 800adcc:	687b      	ldr	r3, [r7, #4]
 800adce:	695b      	ldr	r3, [r3, #20]
 800add0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 800add4:	f023 033e 	bic.w	r3, r3, #62	@ 0x3e
 800add8:	683a      	ldr	r2, [r7, #0]
 800adda:	0052      	lsls	r2, r2, #1
 800addc:	431a      	orrs	r2, r3
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	615a      	str	r2, [r3, #20]

  return HAL_OK;
 800ade2:	2300      	movs	r3, #0
}
 800ade4:	4618      	mov	r0, r3
 800ade6:	370c      	adds	r7, #12
 800ade8:	46bd      	mov	sp, r7
 800adea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adee:	4770      	bx	lr

0800adf0 <__cvt>:
 800adf0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800adf4:	ec57 6b10 	vmov	r6, r7, d0
 800adf8:	2f00      	cmp	r7, #0
 800adfa:	460c      	mov	r4, r1
 800adfc:	4619      	mov	r1, r3
 800adfe:	463b      	mov	r3, r7
 800ae00:	bfbb      	ittet	lt
 800ae02:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ae06:	461f      	movlt	r7, r3
 800ae08:	2300      	movge	r3, #0
 800ae0a:	232d      	movlt	r3, #45	@ 0x2d
 800ae0c:	700b      	strb	r3, [r1, #0]
 800ae0e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ae10:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ae14:	4691      	mov	r9, r2
 800ae16:	f023 0820 	bic.w	r8, r3, #32
 800ae1a:	bfbc      	itt	lt
 800ae1c:	4632      	movlt	r2, r6
 800ae1e:	4616      	movlt	r6, r2
 800ae20:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ae24:	d005      	beq.n	800ae32 <__cvt+0x42>
 800ae26:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ae2a:	d100      	bne.n	800ae2e <__cvt+0x3e>
 800ae2c:	3401      	adds	r4, #1
 800ae2e:	2102      	movs	r1, #2
 800ae30:	e000      	b.n	800ae34 <__cvt+0x44>
 800ae32:	2103      	movs	r1, #3
 800ae34:	ab03      	add	r3, sp, #12
 800ae36:	9301      	str	r3, [sp, #4]
 800ae38:	ab02      	add	r3, sp, #8
 800ae3a:	9300      	str	r3, [sp, #0]
 800ae3c:	ec47 6b10 	vmov	d0, r6, r7
 800ae40:	4653      	mov	r3, sl
 800ae42:	4622      	mov	r2, r4
 800ae44:	f000 fe5c 	bl	800bb00 <_dtoa_r>
 800ae48:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ae4c:	4605      	mov	r5, r0
 800ae4e:	d119      	bne.n	800ae84 <__cvt+0x94>
 800ae50:	f019 0f01 	tst.w	r9, #1
 800ae54:	d00e      	beq.n	800ae74 <__cvt+0x84>
 800ae56:	eb00 0904 	add.w	r9, r0, r4
 800ae5a:	2200      	movs	r2, #0
 800ae5c:	2300      	movs	r3, #0
 800ae5e:	4630      	mov	r0, r6
 800ae60:	4639      	mov	r1, r7
 800ae62:	f7f5 fe41 	bl	8000ae8 <__aeabi_dcmpeq>
 800ae66:	b108      	cbz	r0, 800ae6c <__cvt+0x7c>
 800ae68:	f8cd 900c 	str.w	r9, [sp, #12]
 800ae6c:	2230      	movs	r2, #48	@ 0x30
 800ae6e:	9b03      	ldr	r3, [sp, #12]
 800ae70:	454b      	cmp	r3, r9
 800ae72:	d31e      	bcc.n	800aeb2 <__cvt+0xc2>
 800ae74:	9b03      	ldr	r3, [sp, #12]
 800ae76:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ae78:	1b5b      	subs	r3, r3, r5
 800ae7a:	4628      	mov	r0, r5
 800ae7c:	6013      	str	r3, [r2, #0]
 800ae7e:	b004      	add	sp, #16
 800ae80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae84:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ae88:	eb00 0904 	add.w	r9, r0, r4
 800ae8c:	d1e5      	bne.n	800ae5a <__cvt+0x6a>
 800ae8e:	7803      	ldrb	r3, [r0, #0]
 800ae90:	2b30      	cmp	r3, #48	@ 0x30
 800ae92:	d10a      	bne.n	800aeaa <__cvt+0xba>
 800ae94:	2200      	movs	r2, #0
 800ae96:	2300      	movs	r3, #0
 800ae98:	4630      	mov	r0, r6
 800ae9a:	4639      	mov	r1, r7
 800ae9c:	f7f5 fe24 	bl	8000ae8 <__aeabi_dcmpeq>
 800aea0:	b918      	cbnz	r0, 800aeaa <__cvt+0xba>
 800aea2:	f1c4 0401 	rsb	r4, r4, #1
 800aea6:	f8ca 4000 	str.w	r4, [sl]
 800aeaa:	f8da 3000 	ldr.w	r3, [sl]
 800aeae:	4499      	add	r9, r3
 800aeb0:	e7d3      	b.n	800ae5a <__cvt+0x6a>
 800aeb2:	1c59      	adds	r1, r3, #1
 800aeb4:	9103      	str	r1, [sp, #12]
 800aeb6:	701a      	strb	r2, [r3, #0]
 800aeb8:	e7d9      	b.n	800ae6e <__cvt+0x7e>

0800aeba <__exponent>:
 800aeba:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aebc:	2900      	cmp	r1, #0
 800aebe:	bfba      	itte	lt
 800aec0:	4249      	neglt	r1, r1
 800aec2:	232d      	movlt	r3, #45	@ 0x2d
 800aec4:	232b      	movge	r3, #43	@ 0x2b
 800aec6:	2909      	cmp	r1, #9
 800aec8:	7002      	strb	r2, [r0, #0]
 800aeca:	7043      	strb	r3, [r0, #1]
 800aecc:	dd29      	ble.n	800af22 <__exponent+0x68>
 800aece:	f10d 0307 	add.w	r3, sp, #7
 800aed2:	461d      	mov	r5, r3
 800aed4:	270a      	movs	r7, #10
 800aed6:	461a      	mov	r2, r3
 800aed8:	fbb1 f6f7 	udiv	r6, r1, r7
 800aedc:	fb07 1416 	mls	r4, r7, r6, r1
 800aee0:	3430      	adds	r4, #48	@ 0x30
 800aee2:	f802 4c01 	strb.w	r4, [r2, #-1]
 800aee6:	460c      	mov	r4, r1
 800aee8:	2c63      	cmp	r4, #99	@ 0x63
 800aeea:	f103 33ff 	add.w	r3, r3, #4294967295
 800aeee:	4631      	mov	r1, r6
 800aef0:	dcf1      	bgt.n	800aed6 <__exponent+0x1c>
 800aef2:	3130      	adds	r1, #48	@ 0x30
 800aef4:	1e94      	subs	r4, r2, #2
 800aef6:	f803 1c01 	strb.w	r1, [r3, #-1]
 800aefa:	1c41      	adds	r1, r0, #1
 800aefc:	4623      	mov	r3, r4
 800aefe:	42ab      	cmp	r3, r5
 800af00:	d30a      	bcc.n	800af18 <__exponent+0x5e>
 800af02:	f10d 0309 	add.w	r3, sp, #9
 800af06:	1a9b      	subs	r3, r3, r2
 800af08:	42ac      	cmp	r4, r5
 800af0a:	bf88      	it	hi
 800af0c:	2300      	movhi	r3, #0
 800af0e:	3302      	adds	r3, #2
 800af10:	4403      	add	r3, r0
 800af12:	1a18      	subs	r0, r3, r0
 800af14:	b003      	add	sp, #12
 800af16:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800af18:	f813 6b01 	ldrb.w	r6, [r3], #1
 800af1c:	f801 6f01 	strb.w	r6, [r1, #1]!
 800af20:	e7ed      	b.n	800aefe <__exponent+0x44>
 800af22:	2330      	movs	r3, #48	@ 0x30
 800af24:	3130      	adds	r1, #48	@ 0x30
 800af26:	7083      	strb	r3, [r0, #2]
 800af28:	70c1      	strb	r1, [r0, #3]
 800af2a:	1d03      	adds	r3, r0, #4
 800af2c:	e7f1      	b.n	800af12 <__exponent+0x58>
	...

0800af30 <_printf_float>:
 800af30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800af34:	b08d      	sub	sp, #52	@ 0x34
 800af36:	460c      	mov	r4, r1
 800af38:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800af3c:	4616      	mov	r6, r2
 800af3e:	461f      	mov	r7, r3
 800af40:	4605      	mov	r5, r0
 800af42:	f000 fcdb 	bl	800b8fc <_localeconv_r>
 800af46:	6803      	ldr	r3, [r0, #0]
 800af48:	9304      	str	r3, [sp, #16]
 800af4a:	4618      	mov	r0, r3
 800af4c:	f7f5 f9a0 	bl	8000290 <strlen>
 800af50:	2300      	movs	r3, #0
 800af52:	930a      	str	r3, [sp, #40]	@ 0x28
 800af54:	f8d8 3000 	ldr.w	r3, [r8]
 800af58:	9005      	str	r0, [sp, #20]
 800af5a:	3307      	adds	r3, #7
 800af5c:	f023 0307 	bic.w	r3, r3, #7
 800af60:	f103 0208 	add.w	r2, r3, #8
 800af64:	f894 a018 	ldrb.w	sl, [r4, #24]
 800af68:	f8d4 b000 	ldr.w	fp, [r4]
 800af6c:	f8c8 2000 	str.w	r2, [r8]
 800af70:	e9d3 8900 	ldrd	r8, r9, [r3]
 800af74:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800af78:	9307      	str	r3, [sp, #28]
 800af7a:	f8cd 8018 	str.w	r8, [sp, #24]
 800af7e:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800af82:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af86:	4b9c      	ldr	r3, [pc, #624]	@ (800b1f8 <_printf_float+0x2c8>)
 800af88:	f04f 32ff 	mov.w	r2, #4294967295
 800af8c:	f7f5 fdde 	bl	8000b4c <__aeabi_dcmpun>
 800af90:	bb70      	cbnz	r0, 800aff0 <_printf_float+0xc0>
 800af92:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800af96:	4b98      	ldr	r3, [pc, #608]	@ (800b1f8 <_printf_float+0x2c8>)
 800af98:	f04f 32ff 	mov.w	r2, #4294967295
 800af9c:	f7f5 fdb8 	bl	8000b10 <__aeabi_dcmple>
 800afa0:	bb30      	cbnz	r0, 800aff0 <_printf_float+0xc0>
 800afa2:	2200      	movs	r2, #0
 800afa4:	2300      	movs	r3, #0
 800afa6:	4640      	mov	r0, r8
 800afa8:	4649      	mov	r1, r9
 800afaa:	f7f5 fda7 	bl	8000afc <__aeabi_dcmplt>
 800afae:	b110      	cbz	r0, 800afb6 <_printf_float+0x86>
 800afb0:	232d      	movs	r3, #45	@ 0x2d
 800afb2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800afb6:	4a91      	ldr	r2, [pc, #580]	@ (800b1fc <_printf_float+0x2cc>)
 800afb8:	4b91      	ldr	r3, [pc, #580]	@ (800b200 <_printf_float+0x2d0>)
 800afba:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800afbe:	bf8c      	ite	hi
 800afc0:	4690      	movhi	r8, r2
 800afc2:	4698      	movls	r8, r3
 800afc4:	2303      	movs	r3, #3
 800afc6:	6123      	str	r3, [r4, #16]
 800afc8:	f02b 0304 	bic.w	r3, fp, #4
 800afcc:	6023      	str	r3, [r4, #0]
 800afce:	f04f 0900 	mov.w	r9, #0
 800afd2:	9700      	str	r7, [sp, #0]
 800afd4:	4633      	mov	r3, r6
 800afd6:	aa0b      	add	r2, sp, #44	@ 0x2c
 800afd8:	4621      	mov	r1, r4
 800afda:	4628      	mov	r0, r5
 800afdc:	f000 f9d2 	bl	800b384 <_printf_common>
 800afe0:	3001      	adds	r0, #1
 800afe2:	f040 808d 	bne.w	800b100 <_printf_float+0x1d0>
 800afe6:	f04f 30ff 	mov.w	r0, #4294967295
 800afea:	b00d      	add	sp, #52	@ 0x34
 800afec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aff0:	4642      	mov	r2, r8
 800aff2:	464b      	mov	r3, r9
 800aff4:	4640      	mov	r0, r8
 800aff6:	4649      	mov	r1, r9
 800aff8:	f7f5 fda8 	bl	8000b4c <__aeabi_dcmpun>
 800affc:	b140      	cbz	r0, 800b010 <_printf_float+0xe0>
 800affe:	464b      	mov	r3, r9
 800b000:	2b00      	cmp	r3, #0
 800b002:	bfbc      	itt	lt
 800b004:	232d      	movlt	r3, #45	@ 0x2d
 800b006:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800b00a:	4a7e      	ldr	r2, [pc, #504]	@ (800b204 <_printf_float+0x2d4>)
 800b00c:	4b7e      	ldr	r3, [pc, #504]	@ (800b208 <_printf_float+0x2d8>)
 800b00e:	e7d4      	b.n	800afba <_printf_float+0x8a>
 800b010:	6863      	ldr	r3, [r4, #4]
 800b012:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800b016:	9206      	str	r2, [sp, #24]
 800b018:	1c5a      	adds	r2, r3, #1
 800b01a:	d13b      	bne.n	800b094 <_printf_float+0x164>
 800b01c:	2306      	movs	r3, #6
 800b01e:	6063      	str	r3, [r4, #4]
 800b020:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800b024:	2300      	movs	r3, #0
 800b026:	6022      	str	r2, [r4, #0]
 800b028:	9303      	str	r3, [sp, #12]
 800b02a:	ab0a      	add	r3, sp, #40	@ 0x28
 800b02c:	e9cd a301 	strd	sl, r3, [sp, #4]
 800b030:	ab09      	add	r3, sp, #36	@ 0x24
 800b032:	9300      	str	r3, [sp, #0]
 800b034:	6861      	ldr	r1, [r4, #4]
 800b036:	ec49 8b10 	vmov	d0, r8, r9
 800b03a:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800b03e:	4628      	mov	r0, r5
 800b040:	f7ff fed6 	bl	800adf0 <__cvt>
 800b044:	9b06      	ldr	r3, [sp, #24]
 800b046:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b048:	2b47      	cmp	r3, #71	@ 0x47
 800b04a:	4680      	mov	r8, r0
 800b04c:	d129      	bne.n	800b0a2 <_printf_float+0x172>
 800b04e:	1cc8      	adds	r0, r1, #3
 800b050:	db02      	blt.n	800b058 <_printf_float+0x128>
 800b052:	6863      	ldr	r3, [r4, #4]
 800b054:	4299      	cmp	r1, r3
 800b056:	dd41      	ble.n	800b0dc <_printf_float+0x1ac>
 800b058:	f1aa 0a02 	sub.w	sl, sl, #2
 800b05c:	fa5f fa8a 	uxtb.w	sl, sl
 800b060:	3901      	subs	r1, #1
 800b062:	4652      	mov	r2, sl
 800b064:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800b068:	9109      	str	r1, [sp, #36]	@ 0x24
 800b06a:	f7ff ff26 	bl	800aeba <__exponent>
 800b06e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b070:	1813      	adds	r3, r2, r0
 800b072:	2a01      	cmp	r2, #1
 800b074:	4681      	mov	r9, r0
 800b076:	6123      	str	r3, [r4, #16]
 800b078:	dc02      	bgt.n	800b080 <_printf_float+0x150>
 800b07a:	6822      	ldr	r2, [r4, #0]
 800b07c:	07d2      	lsls	r2, r2, #31
 800b07e:	d501      	bpl.n	800b084 <_printf_float+0x154>
 800b080:	3301      	adds	r3, #1
 800b082:	6123      	str	r3, [r4, #16]
 800b084:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800b088:	2b00      	cmp	r3, #0
 800b08a:	d0a2      	beq.n	800afd2 <_printf_float+0xa2>
 800b08c:	232d      	movs	r3, #45	@ 0x2d
 800b08e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b092:	e79e      	b.n	800afd2 <_printf_float+0xa2>
 800b094:	9a06      	ldr	r2, [sp, #24]
 800b096:	2a47      	cmp	r2, #71	@ 0x47
 800b098:	d1c2      	bne.n	800b020 <_printf_float+0xf0>
 800b09a:	2b00      	cmp	r3, #0
 800b09c:	d1c0      	bne.n	800b020 <_printf_float+0xf0>
 800b09e:	2301      	movs	r3, #1
 800b0a0:	e7bd      	b.n	800b01e <_printf_float+0xee>
 800b0a2:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b0a6:	d9db      	bls.n	800b060 <_printf_float+0x130>
 800b0a8:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800b0ac:	d118      	bne.n	800b0e0 <_printf_float+0x1b0>
 800b0ae:	2900      	cmp	r1, #0
 800b0b0:	6863      	ldr	r3, [r4, #4]
 800b0b2:	dd0b      	ble.n	800b0cc <_printf_float+0x19c>
 800b0b4:	6121      	str	r1, [r4, #16]
 800b0b6:	b913      	cbnz	r3, 800b0be <_printf_float+0x18e>
 800b0b8:	6822      	ldr	r2, [r4, #0]
 800b0ba:	07d0      	lsls	r0, r2, #31
 800b0bc:	d502      	bpl.n	800b0c4 <_printf_float+0x194>
 800b0be:	3301      	adds	r3, #1
 800b0c0:	440b      	add	r3, r1
 800b0c2:	6123      	str	r3, [r4, #16]
 800b0c4:	65a1      	str	r1, [r4, #88]	@ 0x58
 800b0c6:	f04f 0900 	mov.w	r9, #0
 800b0ca:	e7db      	b.n	800b084 <_printf_float+0x154>
 800b0cc:	b913      	cbnz	r3, 800b0d4 <_printf_float+0x1a4>
 800b0ce:	6822      	ldr	r2, [r4, #0]
 800b0d0:	07d2      	lsls	r2, r2, #31
 800b0d2:	d501      	bpl.n	800b0d8 <_printf_float+0x1a8>
 800b0d4:	3302      	adds	r3, #2
 800b0d6:	e7f4      	b.n	800b0c2 <_printf_float+0x192>
 800b0d8:	2301      	movs	r3, #1
 800b0da:	e7f2      	b.n	800b0c2 <_printf_float+0x192>
 800b0dc:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800b0e0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b0e2:	4299      	cmp	r1, r3
 800b0e4:	db05      	blt.n	800b0f2 <_printf_float+0x1c2>
 800b0e6:	6823      	ldr	r3, [r4, #0]
 800b0e8:	6121      	str	r1, [r4, #16]
 800b0ea:	07d8      	lsls	r0, r3, #31
 800b0ec:	d5ea      	bpl.n	800b0c4 <_printf_float+0x194>
 800b0ee:	1c4b      	adds	r3, r1, #1
 800b0f0:	e7e7      	b.n	800b0c2 <_printf_float+0x192>
 800b0f2:	2900      	cmp	r1, #0
 800b0f4:	bfd4      	ite	le
 800b0f6:	f1c1 0202 	rsble	r2, r1, #2
 800b0fa:	2201      	movgt	r2, #1
 800b0fc:	4413      	add	r3, r2
 800b0fe:	e7e0      	b.n	800b0c2 <_printf_float+0x192>
 800b100:	6823      	ldr	r3, [r4, #0]
 800b102:	055a      	lsls	r2, r3, #21
 800b104:	d407      	bmi.n	800b116 <_printf_float+0x1e6>
 800b106:	6923      	ldr	r3, [r4, #16]
 800b108:	4642      	mov	r2, r8
 800b10a:	4631      	mov	r1, r6
 800b10c:	4628      	mov	r0, r5
 800b10e:	47b8      	blx	r7
 800b110:	3001      	adds	r0, #1
 800b112:	d12b      	bne.n	800b16c <_printf_float+0x23c>
 800b114:	e767      	b.n	800afe6 <_printf_float+0xb6>
 800b116:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800b11a:	f240 80dd 	bls.w	800b2d8 <_printf_float+0x3a8>
 800b11e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b122:	2200      	movs	r2, #0
 800b124:	2300      	movs	r3, #0
 800b126:	f7f5 fcdf 	bl	8000ae8 <__aeabi_dcmpeq>
 800b12a:	2800      	cmp	r0, #0
 800b12c:	d033      	beq.n	800b196 <_printf_float+0x266>
 800b12e:	4a37      	ldr	r2, [pc, #220]	@ (800b20c <_printf_float+0x2dc>)
 800b130:	2301      	movs	r3, #1
 800b132:	4631      	mov	r1, r6
 800b134:	4628      	mov	r0, r5
 800b136:	47b8      	blx	r7
 800b138:	3001      	adds	r0, #1
 800b13a:	f43f af54 	beq.w	800afe6 <_printf_float+0xb6>
 800b13e:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800b142:	4543      	cmp	r3, r8
 800b144:	db02      	blt.n	800b14c <_printf_float+0x21c>
 800b146:	6823      	ldr	r3, [r4, #0]
 800b148:	07d8      	lsls	r0, r3, #31
 800b14a:	d50f      	bpl.n	800b16c <_printf_float+0x23c>
 800b14c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b150:	4631      	mov	r1, r6
 800b152:	4628      	mov	r0, r5
 800b154:	47b8      	blx	r7
 800b156:	3001      	adds	r0, #1
 800b158:	f43f af45 	beq.w	800afe6 <_printf_float+0xb6>
 800b15c:	f04f 0900 	mov.w	r9, #0
 800b160:	f108 38ff 	add.w	r8, r8, #4294967295
 800b164:	f104 0a1a 	add.w	sl, r4, #26
 800b168:	45c8      	cmp	r8, r9
 800b16a:	dc09      	bgt.n	800b180 <_printf_float+0x250>
 800b16c:	6823      	ldr	r3, [r4, #0]
 800b16e:	079b      	lsls	r3, r3, #30
 800b170:	f100 8103 	bmi.w	800b37a <_printf_float+0x44a>
 800b174:	68e0      	ldr	r0, [r4, #12]
 800b176:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b178:	4298      	cmp	r0, r3
 800b17a:	bfb8      	it	lt
 800b17c:	4618      	movlt	r0, r3
 800b17e:	e734      	b.n	800afea <_printf_float+0xba>
 800b180:	2301      	movs	r3, #1
 800b182:	4652      	mov	r2, sl
 800b184:	4631      	mov	r1, r6
 800b186:	4628      	mov	r0, r5
 800b188:	47b8      	blx	r7
 800b18a:	3001      	adds	r0, #1
 800b18c:	f43f af2b 	beq.w	800afe6 <_printf_float+0xb6>
 800b190:	f109 0901 	add.w	r9, r9, #1
 800b194:	e7e8      	b.n	800b168 <_printf_float+0x238>
 800b196:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b198:	2b00      	cmp	r3, #0
 800b19a:	dc39      	bgt.n	800b210 <_printf_float+0x2e0>
 800b19c:	4a1b      	ldr	r2, [pc, #108]	@ (800b20c <_printf_float+0x2dc>)
 800b19e:	2301      	movs	r3, #1
 800b1a0:	4631      	mov	r1, r6
 800b1a2:	4628      	mov	r0, r5
 800b1a4:	47b8      	blx	r7
 800b1a6:	3001      	adds	r0, #1
 800b1a8:	f43f af1d 	beq.w	800afe6 <_printf_float+0xb6>
 800b1ac:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800b1b0:	ea59 0303 	orrs.w	r3, r9, r3
 800b1b4:	d102      	bne.n	800b1bc <_printf_float+0x28c>
 800b1b6:	6823      	ldr	r3, [r4, #0]
 800b1b8:	07d9      	lsls	r1, r3, #31
 800b1ba:	d5d7      	bpl.n	800b16c <_printf_float+0x23c>
 800b1bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b1c0:	4631      	mov	r1, r6
 800b1c2:	4628      	mov	r0, r5
 800b1c4:	47b8      	blx	r7
 800b1c6:	3001      	adds	r0, #1
 800b1c8:	f43f af0d 	beq.w	800afe6 <_printf_float+0xb6>
 800b1cc:	f04f 0a00 	mov.w	sl, #0
 800b1d0:	f104 0b1a 	add.w	fp, r4, #26
 800b1d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b1d6:	425b      	negs	r3, r3
 800b1d8:	4553      	cmp	r3, sl
 800b1da:	dc01      	bgt.n	800b1e0 <_printf_float+0x2b0>
 800b1dc:	464b      	mov	r3, r9
 800b1de:	e793      	b.n	800b108 <_printf_float+0x1d8>
 800b1e0:	2301      	movs	r3, #1
 800b1e2:	465a      	mov	r2, fp
 800b1e4:	4631      	mov	r1, r6
 800b1e6:	4628      	mov	r0, r5
 800b1e8:	47b8      	blx	r7
 800b1ea:	3001      	adds	r0, #1
 800b1ec:	f43f aefb 	beq.w	800afe6 <_printf_float+0xb6>
 800b1f0:	f10a 0a01 	add.w	sl, sl, #1
 800b1f4:	e7ee      	b.n	800b1d4 <_printf_float+0x2a4>
 800b1f6:	bf00      	nop
 800b1f8:	7fefffff 	.word	0x7fefffff
 800b1fc:	0801128c 	.word	0x0801128c
 800b200:	08011288 	.word	0x08011288
 800b204:	08011294 	.word	0x08011294
 800b208:	08011290 	.word	0x08011290
 800b20c:	08011298 	.word	0x08011298
 800b210:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b212:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b216:	4553      	cmp	r3, sl
 800b218:	bfa8      	it	ge
 800b21a:	4653      	movge	r3, sl
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	4699      	mov	r9, r3
 800b220:	dc36      	bgt.n	800b290 <_printf_float+0x360>
 800b222:	f04f 0b00 	mov.w	fp, #0
 800b226:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b22a:	f104 021a 	add.w	r2, r4, #26
 800b22e:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b230:	9306      	str	r3, [sp, #24]
 800b232:	eba3 0309 	sub.w	r3, r3, r9
 800b236:	455b      	cmp	r3, fp
 800b238:	dc31      	bgt.n	800b29e <_printf_float+0x36e>
 800b23a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b23c:	459a      	cmp	sl, r3
 800b23e:	dc3a      	bgt.n	800b2b6 <_printf_float+0x386>
 800b240:	6823      	ldr	r3, [r4, #0]
 800b242:	07da      	lsls	r2, r3, #31
 800b244:	d437      	bmi.n	800b2b6 <_printf_float+0x386>
 800b246:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b248:	ebaa 0903 	sub.w	r9, sl, r3
 800b24c:	9b06      	ldr	r3, [sp, #24]
 800b24e:	ebaa 0303 	sub.w	r3, sl, r3
 800b252:	4599      	cmp	r9, r3
 800b254:	bfa8      	it	ge
 800b256:	4699      	movge	r9, r3
 800b258:	f1b9 0f00 	cmp.w	r9, #0
 800b25c:	dc33      	bgt.n	800b2c6 <_printf_float+0x396>
 800b25e:	f04f 0800 	mov.w	r8, #0
 800b262:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b266:	f104 0b1a 	add.w	fp, r4, #26
 800b26a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b26c:	ebaa 0303 	sub.w	r3, sl, r3
 800b270:	eba3 0309 	sub.w	r3, r3, r9
 800b274:	4543      	cmp	r3, r8
 800b276:	f77f af79 	ble.w	800b16c <_printf_float+0x23c>
 800b27a:	2301      	movs	r3, #1
 800b27c:	465a      	mov	r2, fp
 800b27e:	4631      	mov	r1, r6
 800b280:	4628      	mov	r0, r5
 800b282:	47b8      	blx	r7
 800b284:	3001      	adds	r0, #1
 800b286:	f43f aeae 	beq.w	800afe6 <_printf_float+0xb6>
 800b28a:	f108 0801 	add.w	r8, r8, #1
 800b28e:	e7ec      	b.n	800b26a <_printf_float+0x33a>
 800b290:	4642      	mov	r2, r8
 800b292:	4631      	mov	r1, r6
 800b294:	4628      	mov	r0, r5
 800b296:	47b8      	blx	r7
 800b298:	3001      	adds	r0, #1
 800b29a:	d1c2      	bne.n	800b222 <_printf_float+0x2f2>
 800b29c:	e6a3      	b.n	800afe6 <_printf_float+0xb6>
 800b29e:	2301      	movs	r3, #1
 800b2a0:	4631      	mov	r1, r6
 800b2a2:	4628      	mov	r0, r5
 800b2a4:	9206      	str	r2, [sp, #24]
 800b2a6:	47b8      	blx	r7
 800b2a8:	3001      	adds	r0, #1
 800b2aa:	f43f ae9c 	beq.w	800afe6 <_printf_float+0xb6>
 800b2ae:	9a06      	ldr	r2, [sp, #24]
 800b2b0:	f10b 0b01 	add.w	fp, fp, #1
 800b2b4:	e7bb      	b.n	800b22e <_printf_float+0x2fe>
 800b2b6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2ba:	4631      	mov	r1, r6
 800b2bc:	4628      	mov	r0, r5
 800b2be:	47b8      	blx	r7
 800b2c0:	3001      	adds	r0, #1
 800b2c2:	d1c0      	bne.n	800b246 <_printf_float+0x316>
 800b2c4:	e68f      	b.n	800afe6 <_printf_float+0xb6>
 800b2c6:	9a06      	ldr	r2, [sp, #24]
 800b2c8:	464b      	mov	r3, r9
 800b2ca:	4442      	add	r2, r8
 800b2cc:	4631      	mov	r1, r6
 800b2ce:	4628      	mov	r0, r5
 800b2d0:	47b8      	blx	r7
 800b2d2:	3001      	adds	r0, #1
 800b2d4:	d1c3      	bne.n	800b25e <_printf_float+0x32e>
 800b2d6:	e686      	b.n	800afe6 <_printf_float+0xb6>
 800b2d8:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b2dc:	f1ba 0f01 	cmp.w	sl, #1
 800b2e0:	dc01      	bgt.n	800b2e6 <_printf_float+0x3b6>
 800b2e2:	07db      	lsls	r3, r3, #31
 800b2e4:	d536      	bpl.n	800b354 <_printf_float+0x424>
 800b2e6:	2301      	movs	r3, #1
 800b2e8:	4642      	mov	r2, r8
 800b2ea:	4631      	mov	r1, r6
 800b2ec:	4628      	mov	r0, r5
 800b2ee:	47b8      	blx	r7
 800b2f0:	3001      	adds	r0, #1
 800b2f2:	f43f ae78 	beq.w	800afe6 <_printf_float+0xb6>
 800b2f6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b2fa:	4631      	mov	r1, r6
 800b2fc:	4628      	mov	r0, r5
 800b2fe:	47b8      	blx	r7
 800b300:	3001      	adds	r0, #1
 800b302:	f43f ae70 	beq.w	800afe6 <_printf_float+0xb6>
 800b306:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b30a:	2200      	movs	r2, #0
 800b30c:	2300      	movs	r3, #0
 800b30e:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b312:	f7f5 fbe9 	bl	8000ae8 <__aeabi_dcmpeq>
 800b316:	b9c0      	cbnz	r0, 800b34a <_printf_float+0x41a>
 800b318:	4653      	mov	r3, sl
 800b31a:	f108 0201 	add.w	r2, r8, #1
 800b31e:	4631      	mov	r1, r6
 800b320:	4628      	mov	r0, r5
 800b322:	47b8      	blx	r7
 800b324:	3001      	adds	r0, #1
 800b326:	d10c      	bne.n	800b342 <_printf_float+0x412>
 800b328:	e65d      	b.n	800afe6 <_printf_float+0xb6>
 800b32a:	2301      	movs	r3, #1
 800b32c:	465a      	mov	r2, fp
 800b32e:	4631      	mov	r1, r6
 800b330:	4628      	mov	r0, r5
 800b332:	47b8      	blx	r7
 800b334:	3001      	adds	r0, #1
 800b336:	f43f ae56 	beq.w	800afe6 <_printf_float+0xb6>
 800b33a:	f108 0801 	add.w	r8, r8, #1
 800b33e:	45d0      	cmp	r8, sl
 800b340:	dbf3      	blt.n	800b32a <_printf_float+0x3fa>
 800b342:	464b      	mov	r3, r9
 800b344:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b348:	e6df      	b.n	800b10a <_printf_float+0x1da>
 800b34a:	f04f 0800 	mov.w	r8, #0
 800b34e:	f104 0b1a 	add.w	fp, r4, #26
 800b352:	e7f4      	b.n	800b33e <_printf_float+0x40e>
 800b354:	2301      	movs	r3, #1
 800b356:	4642      	mov	r2, r8
 800b358:	e7e1      	b.n	800b31e <_printf_float+0x3ee>
 800b35a:	2301      	movs	r3, #1
 800b35c:	464a      	mov	r2, r9
 800b35e:	4631      	mov	r1, r6
 800b360:	4628      	mov	r0, r5
 800b362:	47b8      	blx	r7
 800b364:	3001      	adds	r0, #1
 800b366:	f43f ae3e 	beq.w	800afe6 <_printf_float+0xb6>
 800b36a:	f108 0801 	add.w	r8, r8, #1
 800b36e:	68e3      	ldr	r3, [r4, #12]
 800b370:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b372:	1a5b      	subs	r3, r3, r1
 800b374:	4543      	cmp	r3, r8
 800b376:	dcf0      	bgt.n	800b35a <_printf_float+0x42a>
 800b378:	e6fc      	b.n	800b174 <_printf_float+0x244>
 800b37a:	f04f 0800 	mov.w	r8, #0
 800b37e:	f104 0919 	add.w	r9, r4, #25
 800b382:	e7f4      	b.n	800b36e <_printf_float+0x43e>

0800b384 <_printf_common>:
 800b384:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b388:	4616      	mov	r6, r2
 800b38a:	4698      	mov	r8, r3
 800b38c:	688a      	ldr	r2, [r1, #8]
 800b38e:	690b      	ldr	r3, [r1, #16]
 800b390:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b394:	4293      	cmp	r3, r2
 800b396:	bfb8      	it	lt
 800b398:	4613      	movlt	r3, r2
 800b39a:	6033      	str	r3, [r6, #0]
 800b39c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b3a0:	4607      	mov	r7, r0
 800b3a2:	460c      	mov	r4, r1
 800b3a4:	b10a      	cbz	r2, 800b3aa <_printf_common+0x26>
 800b3a6:	3301      	adds	r3, #1
 800b3a8:	6033      	str	r3, [r6, #0]
 800b3aa:	6823      	ldr	r3, [r4, #0]
 800b3ac:	0699      	lsls	r1, r3, #26
 800b3ae:	bf42      	ittt	mi
 800b3b0:	6833      	ldrmi	r3, [r6, #0]
 800b3b2:	3302      	addmi	r3, #2
 800b3b4:	6033      	strmi	r3, [r6, #0]
 800b3b6:	6825      	ldr	r5, [r4, #0]
 800b3b8:	f015 0506 	ands.w	r5, r5, #6
 800b3bc:	d106      	bne.n	800b3cc <_printf_common+0x48>
 800b3be:	f104 0a19 	add.w	sl, r4, #25
 800b3c2:	68e3      	ldr	r3, [r4, #12]
 800b3c4:	6832      	ldr	r2, [r6, #0]
 800b3c6:	1a9b      	subs	r3, r3, r2
 800b3c8:	42ab      	cmp	r3, r5
 800b3ca:	dc26      	bgt.n	800b41a <_printf_common+0x96>
 800b3cc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b3d0:	6822      	ldr	r2, [r4, #0]
 800b3d2:	3b00      	subs	r3, #0
 800b3d4:	bf18      	it	ne
 800b3d6:	2301      	movne	r3, #1
 800b3d8:	0692      	lsls	r2, r2, #26
 800b3da:	d42b      	bmi.n	800b434 <_printf_common+0xb0>
 800b3dc:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b3e0:	4641      	mov	r1, r8
 800b3e2:	4638      	mov	r0, r7
 800b3e4:	47c8      	blx	r9
 800b3e6:	3001      	adds	r0, #1
 800b3e8:	d01e      	beq.n	800b428 <_printf_common+0xa4>
 800b3ea:	6823      	ldr	r3, [r4, #0]
 800b3ec:	6922      	ldr	r2, [r4, #16]
 800b3ee:	f003 0306 	and.w	r3, r3, #6
 800b3f2:	2b04      	cmp	r3, #4
 800b3f4:	bf02      	ittt	eq
 800b3f6:	68e5      	ldreq	r5, [r4, #12]
 800b3f8:	6833      	ldreq	r3, [r6, #0]
 800b3fa:	1aed      	subeq	r5, r5, r3
 800b3fc:	68a3      	ldr	r3, [r4, #8]
 800b3fe:	bf0c      	ite	eq
 800b400:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b404:	2500      	movne	r5, #0
 800b406:	4293      	cmp	r3, r2
 800b408:	bfc4      	itt	gt
 800b40a:	1a9b      	subgt	r3, r3, r2
 800b40c:	18ed      	addgt	r5, r5, r3
 800b40e:	2600      	movs	r6, #0
 800b410:	341a      	adds	r4, #26
 800b412:	42b5      	cmp	r5, r6
 800b414:	d11a      	bne.n	800b44c <_printf_common+0xc8>
 800b416:	2000      	movs	r0, #0
 800b418:	e008      	b.n	800b42c <_printf_common+0xa8>
 800b41a:	2301      	movs	r3, #1
 800b41c:	4652      	mov	r2, sl
 800b41e:	4641      	mov	r1, r8
 800b420:	4638      	mov	r0, r7
 800b422:	47c8      	blx	r9
 800b424:	3001      	adds	r0, #1
 800b426:	d103      	bne.n	800b430 <_printf_common+0xac>
 800b428:	f04f 30ff 	mov.w	r0, #4294967295
 800b42c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b430:	3501      	adds	r5, #1
 800b432:	e7c6      	b.n	800b3c2 <_printf_common+0x3e>
 800b434:	18e1      	adds	r1, r4, r3
 800b436:	1c5a      	adds	r2, r3, #1
 800b438:	2030      	movs	r0, #48	@ 0x30
 800b43a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b43e:	4422      	add	r2, r4
 800b440:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b444:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b448:	3302      	adds	r3, #2
 800b44a:	e7c7      	b.n	800b3dc <_printf_common+0x58>
 800b44c:	2301      	movs	r3, #1
 800b44e:	4622      	mov	r2, r4
 800b450:	4641      	mov	r1, r8
 800b452:	4638      	mov	r0, r7
 800b454:	47c8      	blx	r9
 800b456:	3001      	adds	r0, #1
 800b458:	d0e6      	beq.n	800b428 <_printf_common+0xa4>
 800b45a:	3601      	adds	r6, #1
 800b45c:	e7d9      	b.n	800b412 <_printf_common+0x8e>
	...

0800b460 <_printf_i>:
 800b460:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b464:	7e0f      	ldrb	r7, [r1, #24]
 800b466:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b468:	2f78      	cmp	r7, #120	@ 0x78
 800b46a:	4691      	mov	r9, r2
 800b46c:	4680      	mov	r8, r0
 800b46e:	460c      	mov	r4, r1
 800b470:	469a      	mov	sl, r3
 800b472:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b476:	d807      	bhi.n	800b488 <_printf_i+0x28>
 800b478:	2f62      	cmp	r7, #98	@ 0x62
 800b47a:	d80a      	bhi.n	800b492 <_printf_i+0x32>
 800b47c:	2f00      	cmp	r7, #0
 800b47e:	f000 80d1 	beq.w	800b624 <_printf_i+0x1c4>
 800b482:	2f58      	cmp	r7, #88	@ 0x58
 800b484:	f000 80b8 	beq.w	800b5f8 <_printf_i+0x198>
 800b488:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b48c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b490:	e03a      	b.n	800b508 <_printf_i+0xa8>
 800b492:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b496:	2b15      	cmp	r3, #21
 800b498:	d8f6      	bhi.n	800b488 <_printf_i+0x28>
 800b49a:	a101      	add	r1, pc, #4	@ (adr r1, 800b4a0 <_printf_i+0x40>)
 800b49c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b4a0:	0800b4f9 	.word	0x0800b4f9
 800b4a4:	0800b50d 	.word	0x0800b50d
 800b4a8:	0800b489 	.word	0x0800b489
 800b4ac:	0800b489 	.word	0x0800b489
 800b4b0:	0800b489 	.word	0x0800b489
 800b4b4:	0800b489 	.word	0x0800b489
 800b4b8:	0800b50d 	.word	0x0800b50d
 800b4bc:	0800b489 	.word	0x0800b489
 800b4c0:	0800b489 	.word	0x0800b489
 800b4c4:	0800b489 	.word	0x0800b489
 800b4c8:	0800b489 	.word	0x0800b489
 800b4cc:	0800b60b 	.word	0x0800b60b
 800b4d0:	0800b537 	.word	0x0800b537
 800b4d4:	0800b5c5 	.word	0x0800b5c5
 800b4d8:	0800b489 	.word	0x0800b489
 800b4dc:	0800b489 	.word	0x0800b489
 800b4e0:	0800b62d 	.word	0x0800b62d
 800b4e4:	0800b489 	.word	0x0800b489
 800b4e8:	0800b537 	.word	0x0800b537
 800b4ec:	0800b489 	.word	0x0800b489
 800b4f0:	0800b489 	.word	0x0800b489
 800b4f4:	0800b5cd 	.word	0x0800b5cd
 800b4f8:	6833      	ldr	r3, [r6, #0]
 800b4fa:	1d1a      	adds	r2, r3, #4
 800b4fc:	681b      	ldr	r3, [r3, #0]
 800b4fe:	6032      	str	r2, [r6, #0]
 800b500:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b504:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b508:	2301      	movs	r3, #1
 800b50a:	e09c      	b.n	800b646 <_printf_i+0x1e6>
 800b50c:	6833      	ldr	r3, [r6, #0]
 800b50e:	6820      	ldr	r0, [r4, #0]
 800b510:	1d19      	adds	r1, r3, #4
 800b512:	6031      	str	r1, [r6, #0]
 800b514:	0606      	lsls	r6, r0, #24
 800b516:	d501      	bpl.n	800b51c <_printf_i+0xbc>
 800b518:	681d      	ldr	r5, [r3, #0]
 800b51a:	e003      	b.n	800b524 <_printf_i+0xc4>
 800b51c:	0645      	lsls	r5, r0, #25
 800b51e:	d5fb      	bpl.n	800b518 <_printf_i+0xb8>
 800b520:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b524:	2d00      	cmp	r5, #0
 800b526:	da03      	bge.n	800b530 <_printf_i+0xd0>
 800b528:	232d      	movs	r3, #45	@ 0x2d
 800b52a:	426d      	negs	r5, r5
 800b52c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b530:	4858      	ldr	r0, [pc, #352]	@ (800b694 <_printf_i+0x234>)
 800b532:	230a      	movs	r3, #10
 800b534:	e011      	b.n	800b55a <_printf_i+0xfa>
 800b536:	6821      	ldr	r1, [r4, #0]
 800b538:	6833      	ldr	r3, [r6, #0]
 800b53a:	0608      	lsls	r0, r1, #24
 800b53c:	f853 5b04 	ldr.w	r5, [r3], #4
 800b540:	d402      	bmi.n	800b548 <_printf_i+0xe8>
 800b542:	0649      	lsls	r1, r1, #25
 800b544:	bf48      	it	mi
 800b546:	b2ad      	uxthmi	r5, r5
 800b548:	2f6f      	cmp	r7, #111	@ 0x6f
 800b54a:	4852      	ldr	r0, [pc, #328]	@ (800b694 <_printf_i+0x234>)
 800b54c:	6033      	str	r3, [r6, #0]
 800b54e:	bf14      	ite	ne
 800b550:	230a      	movne	r3, #10
 800b552:	2308      	moveq	r3, #8
 800b554:	2100      	movs	r1, #0
 800b556:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b55a:	6866      	ldr	r6, [r4, #4]
 800b55c:	60a6      	str	r6, [r4, #8]
 800b55e:	2e00      	cmp	r6, #0
 800b560:	db05      	blt.n	800b56e <_printf_i+0x10e>
 800b562:	6821      	ldr	r1, [r4, #0]
 800b564:	432e      	orrs	r6, r5
 800b566:	f021 0104 	bic.w	r1, r1, #4
 800b56a:	6021      	str	r1, [r4, #0]
 800b56c:	d04b      	beq.n	800b606 <_printf_i+0x1a6>
 800b56e:	4616      	mov	r6, r2
 800b570:	fbb5 f1f3 	udiv	r1, r5, r3
 800b574:	fb03 5711 	mls	r7, r3, r1, r5
 800b578:	5dc7      	ldrb	r7, [r0, r7]
 800b57a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b57e:	462f      	mov	r7, r5
 800b580:	42bb      	cmp	r3, r7
 800b582:	460d      	mov	r5, r1
 800b584:	d9f4      	bls.n	800b570 <_printf_i+0x110>
 800b586:	2b08      	cmp	r3, #8
 800b588:	d10b      	bne.n	800b5a2 <_printf_i+0x142>
 800b58a:	6823      	ldr	r3, [r4, #0]
 800b58c:	07df      	lsls	r7, r3, #31
 800b58e:	d508      	bpl.n	800b5a2 <_printf_i+0x142>
 800b590:	6923      	ldr	r3, [r4, #16]
 800b592:	6861      	ldr	r1, [r4, #4]
 800b594:	4299      	cmp	r1, r3
 800b596:	bfde      	ittt	le
 800b598:	2330      	movle	r3, #48	@ 0x30
 800b59a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b59e:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b5a2:	1b92      	subs	r2, r2, r6
 800b5a4:	6122      	str	r2, [r4, #16]
 800b5a6:	f8cd a000 	str.w	sl, [sp]
 800b5aa:	464b      	mov	r3, r9
 800b5ac:	aa03      	add	r2, sp, #12
 800b5ae:	4621      	mov	r1, r4
 800b5b0:	4640      	mov	r0, r8
 800b5b2:	f7ff fee7 	bl	800b384 <_printf_common>
 800b5b6:	3001      	adds	r0, #1
 800b5b8:	d14a      	bne.n	800b650 <_printf_i+0x1f0>
 800b5ba:	f04f 30ff 	mov.w	r0, #4294967295
 800b5be:	b004      	add	sp, #16
 800b5c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5c4:	6823      	ldr	r3, [r4, #0]
 800b5c6:	f043 0320 	orr.w	r3, r3, #32
 800b5ca:	6023      	str	r3, [r4, #0]
 800b5cc:	4832      	ldr	r0, [pc, #200]	@ (800b698 <_printf_i+0x238>)
 800b5ce:	2778      	movs	r7, #120	@ 0x78
 800b5d0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b5d4:	6823      	ldr	r3, [r4, #0]
 800b5d6:	6831      	ldr	r1, [r6, #0]
 800b5d8:	061f      	lsls	r7, r3, #24
 800b5da:	f851 5b04 	ldr.w	r5, [r1], #4
 800b5de:	d402      	bmi.n	800b5e6 <_printf_i+0x186>
 800b5e0:	065f      	lsls	r7, r3, #25
 800b5e2:	bf48      	it	mi
 800b5e4:	b2ad      	uxthmi	r5, r5
 800b5e6:	6031      	str	r1, [r6, #0]
 800b5e8:	07d9      	lsls	r1, r3, #31
 800b5ea:	bf44      	itt	mi
 800b5ec:	f043 0320 	orrmi.w	r3, r3, #32
 800b5f0:	6023      	strmi	r3, [r4, #0]
 800b5f2:	b11d      	cbz	r5, 800b5fc <_printf_i+0x19c>
 800b5f4:	2310      	movs	r3, #16
 800b5f6:	e7ad      	b.n	800b554 <_printf_i+0xf4>
 800b5f8:	4826      	ldr	r0, [pc, #152]	@ (800b694 <_printf_i+0x234>)
 800b5fa:	e7e9      	b.n	800b5d0 <_printf_i+0x170>
 800b5fc:	6823      	ldr	r3, [r4, #0]
 800b5fe:	f023 0320 	bic.w	r3, r3, #32
 800b602:	6023      	str	r3, [r4, #0]
 800b604:	e7f6      	b.n	800b5f4 <_printf_i+0x194>
 800b606:	4616      	mov	r6, r2
 800b608:	e7bd      	b.n	800b586 <_printf_i+0x126>
 800b60a:	6833      	ldr	r3, [r6, #0]
 800b60c:	6825      	ldr	r5, [r4, #0]
 800b60e:	6961      	ldr	r1, [r4, #20]
 800b610:	1d18      	adds	r0, r3, #4
 800b612:	6030      	str	r0, [r6, #0]
 800b614:	062e      	lsls	r6, r5, #24
 800b616:	681b      	ldr	r3, [r3, #0]
 800b618:	d501      	bpl.n	800b61e <_printf_i+0x1be>
 800b61a:	6019      	str	r1, [r3, #0]
 800b61c:	e002      	b.n	800b624 <_printf_i+0x1c4>
 800b61e:	0668      	lsls	r0, r5, #25
 800b620:	d5fb      	bpl.n	800b61a <_printf_i+0x1ba>
 800b622:	8019      	strh	r1, [r3, #0]
 800b624:	2300      	movs	r3, #0
 800b626:	6123      	str	r3, [r4, #16]
 800b628:	4616      	mov	r6, r2
 800b62a:	e7bc      	b.n	800b5a6 <_printf_i+0x146>
 800b62c:	6833      	ldr	r3, [r6, #0]
 800b62e:	1d1a      	adds	r2, r3, #4
 800b630:	6032      	str	r2, [r6, #0]
 800b632:	681e      	ldr	r6, [r3, #0]
 800b634:	6862      	ldr	r2, [r4, #4]
 800b636:	2100      	movs	r1, #0
 800b638:	4630      	mov	r0, r6
 800b63a:	f7f4 fdd9 	bl	80001f0 <memchr>
 800b63e:	b108      	cbz	r0, 800b644 <_printf_i+0x1e4>
 800b640:	1b80      	subs	r0, r0, r6
 800b642:	6060      	str	r0, [r4, #4]
 800b644:	6863      	ldr	r3, [r4, #4]
 800b646:	6123      	str	r3, [r4, #16]
 800b648:	2300      	movs	r3, #0
 800b64a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b64e:	e7aa      	b.n	800b5a6 <_printf_i+0x146>
 800b650:	6923      	ldr	r3, [r4, #16]
 800b652:	4632      	mov	r2, r6
 800b654:	4649      	mov	r1, r9
 800b656:	4640      	mov	r0, r8
 800b658:	47d0      	blx	sl
 800b65a:	3001      	adds	r0, #1
 800b65c:	d0ad      	beq.n	800b5ba <_printf_i+0x15a>
 800b65e:	6823      	ldr	r3, [r4, #0]
 800b660:	079b      	lsls	r3, r3, #30
 800b662:	d413      	bmi.n	800b68c <_printf_i+0x22c>
 800b664:	68e0      	ldr	r0, [r4, #12]
 800b666:	9b03      	ldr	r3, [sp, #12]
 800b668:	4298      	cmp	r0, r3
 800b66a:	bfb8      	it	lt
 800b66c:	4618      	movlt	r0, r3
 800b66e:	e7a6      	b.n	800b5be <_printf_i+0x15e>
 800b670:	2301      	movs	r3, #1
 800b672:	4632      	mov	r2, r6
 800b674:	4649      	mov	r1, r9
 800b676:	4640      	mov	r0, r8
 800b678:	47d0      	blx	sl
 800b67a:	3001      	adds	r0, #1
 800b67c:	d09d      	beq.n	800b5ba <_printf_i+0x15a>
 800b67e:	3501      	adds	r5, #1
 800b680:	68e3      	ldr	r3, [r4, #12]
 800b682:	9903      	ldr	r1, [sp, #12]
 800b684:	1a5b      	subs	r3, r3, r1
 800b686:	42ab      	cmp	r3, r5
 800b688:	dcf2      	bgt.n	800b670 <_printf_i+0x210>
 800b68a:	e7eb      	b.n	800b664 <_printf_i+0x204>
 800b68c:	2500      	movs	r5, #0
 800b68e:	f104 0619 	add.w	r6, r4, #25
 800b692:	e7f5      	b.n	800b680 <_printf_i+0x220>
 800b694:	0801129a 	.word	0x0801129a
 800b698:	080112ab 	.word	0x080112ab

0800b69c <std>:
 800b69c:	2300      	movs	r3, #0
 800b69e:	b510      	push	{r4, lr}
 800b6a0:	4604      	mov	r4, r0
 800b6a2:	e9c0 3300 	strd	r3, r3, [r0]
 800b6a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b6aa:	6083      	str	r3, [r0, #8]
 800b6ac:	8181      	strh	r1, [r0, #12]
 800b6ae:	6643      	str	r3, [r0, #100]	@ 0x64
 800b6b0:	81c2      	strh	r2, [r0, #14]
 800b6b2:	6183      	str	r3, [r0, #24]
 800b6b4:	4619      	mov	r1, r3
 800b6b6:	2208      	movs	r2, #8
 800b6b8:	305c      	adds	r0, #92	@ 0x5c
 800b6ba:	f000 f916 	bl	800b8ea <memset>
 800b6be:	4b0d      	ldr	r3, [pc, #52]	@ (800b6f4 <std+0x58>)
 800b6c0:	6263      	str	r3, [r4, #36]	@ 0x24
 800b6c2:	4b0d      	ldr	r3, [pc, #52]	@ (800b6f8 <std+0x5c>)
 800b6c4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b6c6:	4b0d      	ldr	r3, [pc, #52]	@ (800b6fc <std+0x60>)
 800b6c8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b6ca:	4b0d      	ldr	r3, [pc, #52]	@ (800b700 <std+0x64>)
 800b6cc:	6323      	str	r3, [r4, #48]	@ 0x30
 800b6ce:	4b0d      	ldr	r3, [pc, #52]	@ (800b704 <std+0x68>)
 800b6d0:	6224      	str	r4, [r4, #32]
 800b6d2:	429c      	cmp	r4, r3
 800b6d4:	d006      	beq.n	800b6e4 <std+0x48>
 800b6d6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b6da:	4294      	cmp	r4, r2
 800b6dc:	d002      	beq.n	800b6e4 <std+0x48>
 800b6de:	33d0      	adds	r3, #208	@ 0xd0
 800b6e0:	429c      	cmp	r4, r3
 800b6e2:	d105      	bne.n	800b6f0 <std+0x54>
 800b6e4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b6e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6ec:	f000 b97a 	b.w	800b9e4 <__retarget_lock_init_recursive>
 800b6f0:	bd10      	pop	{r4, pc}
 800b6f2:	bf00      	nop
 800b6f4:	0800b865 	.word	0x0800b865
 800b6f8:	0800b887 	.word	0x0800b887
 800b6fc:	0800b8bf 	.word	0x0800b8bf
 800b700:	0800b8e3 	.word	0x0800b8e3
 800b704:	200007ec 	.word	0x200007ec

0800b708 <stdio_exit_handler>:
 800b708:	4a02      	ldr	r2, [pc, #8]	@ (800b714 <stdio_exit_handler+0xc>)
 800b70a:	4903      	ldr	r1, [pc, #12]	@ (800b718 <stdio_exit_handler+0x10>)
 800b70c:	4803      	ldr	r0, [pc, #12]	@ (800b71c <stdio_exit_handler+0x14>)
 800b70e:	f000 b869 	b.w	800b7e4 <_fwalk_sglue>
 800b712:	bf00      	nop
 800b714:	2000006c 	.word	0x2000006c
 800b718:	0800d34d 	.word	0x0800d34d
 800b71c:	2000007c 	.word	0x2000007c

0800b720 <cleanup_stdio>:
 800b720:	6841      	ldr	r1, [r0, #4]
 800b722:	4b0c      	ldr	r3, [pc, #48]	@ (800b754 <cleanup_stdio+0x34>)
 800b724:	4299      	cmp	r1, r3
 800b726:	b510      	push	{r4, lr}
 800b728:	4604      	mov	r4, r0
 800b72a:	d001      	beq.n	800b730 <cleanup_stdio+0x10>
 800b72c:	f001 fe0e 	bl	800d34c <_fflush_r>
 800b730:	68a1      	ldr	r1, [r4, #8]
 800b732:	4b09      	ldr	r3, [pc, #36]	@ (800b758 <cleanup_stdio+0x38>)
 800b734:	4299      	cmp	r1, r3
 800b736:	d002      	beq.n	800b73e <cleanup_stdio+0x1e>
 800b738:	4620      	mov	r0, r4
 800b73a:	f001 fe07 	bl	800d34c <_fflush_r>
 800b73e:	68e1      	ldr	r1, [r4, #12]
 800b740:	4b06      	ldr	r3, [pc, #24]	@ (800b75c <cleanup_stdio+0x3c>)
 800b742:	4299      	cmp	r1, r3
 800b744:	d004      	beq.n	800b750 <cleanup_stdio+0x30>
 800b746:	4620      	mov	r0, r4
 800b748:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b74c:	f001 bdfe 	b.w	800d34c <_fflush_r>
 800b750:	bd10      	pop	{r4, pc}
 800b752:	bf00      	nop
 800b754:	200007ec 	.word	0x200007ec
 800b758:	20000854 	.word	0x20000854
 800b75c:	200008bc 	.word	0x200008bc

0800b760 <global_stdio_init.part.0>:
 800b760:	b510      	push	{r4, lr}
 800b762:	4b0b      	ldr	r3, [pc, #44]	@ (800b790 <global_stdio_init.part.0+0x30>)
 800b764:	4c0b      	ldr	r4, [pc, #44]	@ (800b794 <global_stdio_init.part.0+0x34>)
 800b766:	4a0c      	ldr	r2, [pc, #48]	@ (800b798 <global_stdio_init.part.0+0x38>)
 800b768:	601a      	str	r2, [r3, #0]
 800b76a:	4620      	mov	r0, r4
 800b76c:	2200      	movs	r2, #0
 800b76e:	2104      	movs	r1, #4
 800b770:	f7ff ff94 	bl	800b69c <std>
 800b774:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b778:	2201      	movs	r2, #1
 800b77a:	2109      	movs	r1, #9
 800b77c:	f7ff ff8e 	bl	800b69c <std>
 800b780:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b784:	2202      	movs	r2, #2
 800b786:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b78a:	2112      	movs	r1, #18
 800b78c:	f7ff bf86 	b.w	800b69c <std>
 800b790:	20000924 	.word	0x20000924
 800b794:	200007ec 	.word	0x200007ec
 800b798:	0800b709 	.word	0x0800b709

0800b79c <__sfp_lock_acquire>:
 800b79c:	4801      	ldr	r0, [pc, #4]	@ (800b7a4 <__sfp_lock_acquire+0x8>)
 800b79e:	f000 b922 	b.w	800b9e6 <__retarget_lock_acquire_recursive>
 800b7a2:	bf00      	nop
 800b7a4:	2000092d 	.word	0x2000092d

0800b7a8 <__sfp_lock_release>:
 800b7a8:	4801      	ldr	r0, [pc, #4]	@ (800b7b0 <__sfp_lock_release+0x8>)
 800b7aa:	f000 b91d 	b.w	800b9e8 <__retarget_lock_release_recursive>
 800b7ae:	bf00      	nop
 800b7b0:	2000092d 	.word	0x2000092d

0800b7b4 <__sinit>:
 800b7b4:	b510      	push	{r4, lr}
 800b7b6:	4604      	mov	r4, r0
 800b7b8:	f7ff fff0 	bl	800b79c <__sfp_lock_acquire>
 800b7bc:	6a23      	ldr	r3, [r4, #32]
 800b7be:	b11b      	cbz	r3, 800b7c8 <__sinit+0x14>
 800b7c0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b7c4:	f7ff bff0 	b.w	800b7a8 <__sfp_lock_release>
 800b7c8:	4b04      	ldr	r3, [pc, #16]	@ (800b7dc <__sinit+0x28>)
 800b7ca:	6223      	str	r3, [r4, #32]
 800b7cc:	4b04      	ldr	r3, [pc, #16]	@ (800b7e0 <__sinit+0x2c>)
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	2b00      	cmp	r3, #0
 800b7d2:	d1f5      	bne.n	800b7c0 <__sinit+0xc>
 800b7d4:	f7ff ffc4 	bl	800b760 <global_stdio_init.part.0>
 800b7d8:	e7f2      	b.n	800b7c0 <__sinit+0xc>
 800b7da:	bf00      	nop
 800b7dc:	0800b721 	.word	0x0800b721
 800b7e0:	20000924 	.word	0x20000924

0800b7e4 <_fwalk_sglue>:
 800b7e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b7e8:	4607      	mov	r7, r0
 800b7ea:	4688      	mov	r8, r1
 800b7ec:	4614      	mov	r4, r2
 800b7ee:	2600      	movs	r6, #0
 800b7f0:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b7f4:	f1b9 0901 	subs.w	r9, r9, #1
 800b7f8:	d505      	bpl.n	800b806 <_fwalk_sglue+0x22>
 800b7fa:	6824      	ldr	r4, [r4, #0]
 800b7fc:	2c00      	cmp	r4, #0
 800b7fe:	d1f7      	bne.n	800b7f0 <_fwalk_sglue+0xc>
 800b800:	4630      	mov	r0, r6
 800b802:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b806:	89ab      	ldrh	r3, [r5, #12]
 800b808:	2b01      	cmp	r3, #1
 800b80a:	d907      	bls.n	800b81c <_fwalk_sglue+0x38>
 800b80c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b810:	3301      	adds	r3, #1
 800b812:	d003      	beq.n	800b81c <_fwalk_sglue+0x38>
 800b814:	4629      	mov	r1, r5
 800b816:	4638      	mov	r0, r7
 800b818:	47c0      	blx	r8
 800b81a:	4306      	orrs	r6, r0
 800b81c:	3568      	adds	r5, #104	@ 0x68
 800b81e:	e7e9      	b.n	800b7f4 <_fwalk_sglue+0x10>

0800b820 <siprintf>:
 800b820:	b40e      	push	{r1, r2, r3}
 800b822:	b510      	push	{r4, lr}
 800b824:	b09d      	sub	sp, #116	@ 0x74
 800b826:	ab1f      	add	r3, sp, #124	@ 0x7c
 800b828:	9002      	str	r0, [sp, #8]
 800b82a:	9006      	str	r0, [sp, #24]
 800b82c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800b830:	480a      	ldr	r0, [pc, #40]	@ (800b85c <siprintf+0x3c>)
 800b832:	9107      	str	r1, [sp, #28]
 800b834:	9104      	str	r1, [sp, #16]
 800b836:	490a      	ldr	r1, [pc, #40]	@ (800b860 <siprintf+0x40>)
 800b838:	f853 2b04 	ldr.w	r2, [r3], #4
 800b83c:	9105      	str	r1, [sp, #20]
 800b83e:	2400      	movs	r4, #0
 800b840:	a902      	add	r1, sp, #8
 800b842:	6800      	ldr	r0, [r0, #0]
 800b844:	9301      	str	r3, [sp, #4]
 800b846:	941b      	str	r4, [sp, #108]	@ 0x6c
 800b848:	f001 fc00 	bl	800d04c <_svfiprintf_r>
 800b84c:	9b02      	ldr	r3, [sp, #8]
 800b84e:	701c      	strb	r4, [r3, #0]
 800b850:	b01d      	add	sp, #116	@ 0x74
 800b852:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b856:	b003      	add	sp, #12
 800b858:	4770      	bx	lr
 800b85a:	bf00      	nop
 800b85c:	20000078 	.word	0x20000078
 800b860:	ffff0208 	.word	0xffff0208

0800b864 <__sread>:
 800b864:	b510      	push	{r4, lr}
 800b866:	460c      	mov	r4, r1
 800b868:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b86c:	f000 f86c 	bl	800b948 <_read_r>
 800b870:	2800      	cmp	r0, #0
 800b872:	bfab      	itete	ge
 800b874:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800b876:	89a3      	ldrhlt	r3, [r4, #12]
 800b878:	181b      	addge	r3, r3, r0
 800b87a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800b87e:	bfac      	ite	ge
 800b880:	6563      	strge	r3, [r4, #84]	@ 0x54
 800b882:	81a3      	strhlt	r3, [r4, #12]
 800b884:	bd10      	pop	{r4, pc}

0800b886 <__swrite>:
 800b886:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b88a:	461f      	mov	r7, r3
 800b88c:	898b      	ldrh	r3, [r1, #12]
 800b88e:	05db      	lsls	r3, r3, #23
 800b890:	4605      	mov	r5, r0
 800b892:	460c      	mov	r4, r1
 800b894:	4616      	mov	r6, r2
 800b896:	d505      	bpl.n	800b8a4 <__swrite+0x1e>
 800b898:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b89c:	2302      	movs	r3, #2
 800b89e:	2200      	movs	r2, #0
 800b8a0:	f000 f840 	bl	800b924 <_lseek_r>
 800b8a4:	89a3      	ldrh	r3, [r4, #12]
 800b8a6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b8aa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800b8ae:	81a3      	strh	r3, [r4, #12]
 800b8b0:	4632      	mov	r2, r6
 800b8b2:	463b      	mov	r3, r7
 800b8b4:	4628      	mov	r0, r5
 800b8b6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8ba:	f000 b857 	b.w	800b96c <_write_r>

0800b8be <__sseek>:
 800b8be:	b510      	push	{r4, lr}
 800b8c0:	460c      	mov	r4, r1
 800b8c2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8c6:	f000 f82d 	bl	800b924 <_lseek_r>
 800b8ca:	1c43      	adds	r3, r0, #1
 800b8cc:	89a3      	ldrh	r3, [r4, #12]
 800b8ce:	bf15      	itete	ne
 800b8d0:	6560      	strne	r0, [r4, #84]	@ 0x54
 800b8d2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800b8d6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800b8da:	81a3      	strheq	r3, [r4, #12]
 800b8dc:	bf18      	it	ne
 800b8de:	81a3      	strhne	r3, [r4, #12]
 800b8e0:	bd10      	pop	{r4, pc}

0800b8e2 <__sclose>:
 800b8e2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b8e6:	f000 b80d 	b.w	800b904 <_close_r>

0800b8ea <memset>:
 800b8ea:	4402      	add	r2, r0
 800b8ec:	4603      	mov	r3, r0
 800b8ee:	4293      	cmp	r3, r2
 800b8f0:	d100      	bne.n	800b8f4 <memset+0xa>
 800b8f2:	4770      	bx	lr
 800b8f4:	f803 1b01 	strb.w	r1, [r3], #1
 800b8f8:	e7f9      	b.n	800b8ee <memset+0x4>
	...

0800b8fc <_localeconv_r>:
 800b8fc:	4800      	ldr	r0, [pc, #0]	@ (800b900 <_localeconv_r+0x4>)
 800b8fe:	4770      	bx	lr
 800b900:	200001b8 	.word	0x200001b8

0800b904 <_close_r>:
 800b904:	b538      	push	{r3, r4, r5, lr}
 800b906:	4d06      	ldr	r5, [pc, #24]	@ (800b920 <_close_r+0x1c>)
 800b908:	2300      	movs	r3, #0
 800b90a:	4604      	mov	r4, r0
 800b90c:	4608      	mov	r0, r1
 800b90e:	602b      	str	r3, [r5, #0]
 800b910:	f7f8 f8a2 	bl	8003a58 <_close>
 800b914:	1c43      	adds	r3, r0, #1
 800b916:	d102      	bne.n	800b91e <_close_r+0x1a>
 800b918:	682b      	ldr	r3, [r5, #0]
 800b91a:	b103      	cbz	r3, 800b91e <_close_r+0x1a>
 800b91c:	6023      	str	r3, [r4, #0]
 800b91e:	bd38      	pop	{r3, r4, r5, pc}
 800b920:	20000928 	.word	0x20000928

0800b924 <_lseek_r>:
 800b924:	b538      	push	{r3, r4, r5, lr}
 800b926:	4d07      	ldr	r5, [pc, #28]	@ (800b944 <_lseek_r+0x20>)
 800b928:	4604      	mov	r4, r0
 800b92a:	4608      	mov	r0, r1
 800b92c:	4611      	mov	r1, r2
 800b92e:	2200      	movs	r2, #0
 800b930:	602a      	str	r2, [r5, #0]
 800b932:	461a      	mov	r2, r3
 800b934:	f7f8 f8b7 	bl	8003aa6 <_lseek>
 800b938:	1c43      	adds	r3, r0, #1
 800b93a:	d102      	bne.n	800b942 <_lseek_r+0x1e>
 800b93c:	682b      	ldr	r3, [r5, #0]
 800b93e:	b103      	cbz	r3, 800b942 <_lseek_r+0x1e>
 800b940:	6023      	str	r3, [r4, #0]
 800b942:	bd38      	pop	{r3, r4, r5, pc}
 800b944:	20000928 	.word	0x20000928

0800b948 <_read_r>:
 800b948:	b538      	push	{r3, r4, r5, lr}
 800b94a:	4d07      	ldr	r5, [pc, #28]	@ (800b968 <_read_r+0x20>)
 800b94c:	4604      	mov	r4, r0
 800b94e:	4608      	mov	r0, r1
 800b950:	4611      	mov	r1, r2
 800b952:	2200      	movs	r2, #0
 800b954:	602a      	str	r2, [r5, #0]
 800b956:	461a      	mov	r2, r3
 800b958:	f7f8 f845 	bl	80039e6 <_read>
 800b95c:	1c43      	adds	r3, r0, #1
 800b95e:	d102      	bne.n	800b966 <_read_r+0x1e>
 800b960:	682b      	ldr	r3, [r5, #0]
 800b962:	b103      	cbz	r3, 800b966 <_read_r+0x1e>
 800b964:	6023      	str	r3, [r4, #0]
 800b966:	bd38      	pop	{r3, r4, r5, pc}
 800b968:	20000928 	.word	0x20000928

0800b96c <_write_r>:
 800b96c:	b538      	push	{r3, r4, r5, lr}
 800b96e:	4d07      	ldr	r5, [pc, #28]	@ (800b98c <_write_r+0x20>)
 800b970:	4604      	mov	r4, r0
 800b972:	4608      	mov	r0, r1
 800b974:	4611      	mov	r1, r2
 800b976:	2200      	movs	r2, #0
 800b978:	602a      	str	r2, [r5, #0]
 800b97a:	461a      	mov	r2, r3
 800b97c:	f7f8 f850 	bl	8003a20 <_write>
 800b980:	1c43      	adds	r3, r0, #1
 800b982:	d102      	bne.n	800b98a <_write_r+0x1e>
 800b984:	682b      	ldr	r3, [r5, #0]
 800b986:	b103      	cbz	r3, 800b98a <_write_r+0x1e>
 800b988:	6023      	str	r3, [r4, #0]
 800b98a:	bd38      	pop	{r3, r4, r5, pc}
 800b98c:	20000928 	.word	0x20000928

0800b990 <__errno>:
 800b990:	4b01      	ldr	r3, [pc, #4]	@ (800b998 <__errno+0x8>)
 800b992:	6818      	ldr	r0, [r3, #0]
 800b994:	4770      	bx	lr
 800b996:	bf00      	nop
 800b998:	20000078 	.word	0x20000078

0800b99c <__libc_init_array>:
 800b99c:	b570      	push	{r4, r5, r6, lr}
 800b99e:	4d0d      	ldr	r5, [pc, #52]	@ (800b9d4 <__libc_init_array+0x38>)
 800b9a0:	4c0d      	ldr	r4, [pc, #52]	@ (800b9d8 <__libc_init_array+0x3c>)
 800b9a2:	1b64      	subs	r4, r4, r5
 800b9a4:	10a4      	asrs	r4, r4, #2
 800b9a6:	2600      	movs	r6, #0
 800b9a8:	42a6      	cmp	r6, r4
 800b9aa:	d109      	bne.n	800b9c0 <__libc_init_array+0x24>
 800b9ac:	4d0b      	ldr	r5, [pc, #44]	@ (800b9dc <__libc_init_array+0x40>)
 800b9ae:	4c0c      	ldr	r4, [pc, #48]	@ (800b9e0 <__libc_init_array+0x44>)
 800b9b0:	f002 f86a 	bl	800da88 <_init>
 800b9b4:	1b64      	subs	r4, r4, r5
 800b9b6:	10a4      	asrs	r4, r4, #2
 800b9b8:	2600      	movs	r6, #0
 800b9ba:	42a6      	cmp	r6, r4
 800b9bc:	d105      	bne.n	800b9ca <__libc_init_array+0x2e>
 800b9be:	bd70      	pop	{r4, r5, r6, pc}
 800b9c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9c4:	4798      	blx	r3
 800b9c6:	3601      	adds	r6, #1
 800b9c8:	e7ee      	b.n	800b9a8 <__libc_init_array+0xc>
 800b9ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800b9ce:	4798      	blx	r3
 800b9d0:	3601      	adds	r6, #1
 800b9d2:	e7f2      	b.n	800b9ba <__libc_init_array+0x1e>
 800b9d4:	08011604 	.word	0x08011604
 800b9d8:	08011604 	.word	0x08011604
 800b9dc:	08011604 	.word	0x08011604
 800b9e0:	08011608 	.word	0x08011608

0800b9e4 <__retarget_lock_init_recursive>:
 800b9e4:	4770      	bx	lr

0800b9e6 <__retarget_lock_acquire_recursive>:
 800b9e6:	4770      	bx	lr

0800b9e8 <__retarget_lock_release_recursive>:
 800b9e8:	4770      	bx	lr

0800b9ea <quorem>:
 800b9ea:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9ee:	6903      	ldr	r3, [r0, #16]
 800b9f0:	690c      	ldr	r4, [r1, #16]
 800b9f2:	42a3      	cmp	r3, r4
 800b9f4:	4607      	mov	r7, r0
 800b9f6:	db7e      	blt.n	800baf6 <quorem+0x10c>
 800b9f8:	3c01      	subs	r4, #1
 800b9fa:	f101 0814 	add.w	r8, r1, #20
 800b9fe:	00a3      	lsls	r3, r4, #2
 800ba00:	f100 0514 	add.w	r5, r0, #20
 800ba04:	9300      	str	r3, [sp, #0]
 800ba06:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800ba0a:	9301      	str	r3, [sp, #4]
 800ba0c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800ba10:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800ba14:	3301      	adds	r3, #1
 800ba16:	429a      	cmp	r2, r3
 800ba18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800ba1c:	fbb2 f6f3 	udiv	r6, r2, r3
 800ba20:	d32e      	bcc.n	800ba80 <quorem+0x96>
 800ba22:	f04f 0a00 	mov.w	sl, #0
 800ba26:	46c4      	mov	ip, r8
 800ba28:	46ae      	mov	lr, r5
 800ba2a:	46d3      	mov	fp, sl
 800ba2c:	f85c 3b04 	ldr.w	r3, [ip], #4
 800ba30:	b298      	uxth	r0, r3
 800ba32:	fb06 a000 	mla	r0, r6, r0, sl
 800ba36:	0c02      	lsrs	r2, r0, #16
 800ba38:	0c1b      	lsrs	r3, r3, #16
 800ba3a:	fb06 2303 	mla	r3, r6, r3, r2
 800ba3e:	f8de 2000 	ldr.w	r2, [lr]
 800ba42:	b280      	uxth	r0, r0
 800ba44:	b292      	uxth	r2, r2
 800ba46:	1a12      	subs	r2, r2, r0
 800ba48:	445a      	add	r2, fp
 800ba4a:	f8de 0000 	ldr.w	r0, [lr]
 800ba4e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ba52:	b29b      	uxth	r3, r3
 800ba54:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800ba58:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800ba5c:	b292      	uxth	r2, r2
 800ba5e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800ba62:	45e1      	cmp	r9, ip
 800ba64:	f84e 2b04 	str.w	r2, [lr], #4
 800ba68:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800ba6c:	d2de      	bcs.n	800ba2c <quorem+0x42>
 800ba6e:	9b00      	ldr	r3, [sp, #0]
 800ba70:	58eb      	ldr	r3, [r5, r3]
 800ba72:	b92b      	cbnz	r3, 800ba80 <quorem+0x96>
 800ba74:	9b01      	ldr	r3, [sp, #4]
 800ba76:	3b04      	subs	r3, #4
 800ba78:	429d      	cmp	r5, r3
 800ba7a:	461a      	mov	r2, r3
 800ba7c:	d32f      	bcc.n	800bade <quorem+0xf4>
 800ba7e:	613c      	str	r4, [r7, #16]
 800ba80:	4638      	mov	r0, r7
 800ba82:	f001 f97f 	bl	800cd84 <__mcmp>
 800ba86:	2800      	cmp	r0, #0
 800ba88:	db25      	blt.n	800bad6 <quorem+0xec>
 800ba8a:	4629      	mov	r1, r5
 800ba8c:	2000      	movs	r0, #0
 800ba8e:	f858 2b04 	ldr.w	r2, [r8], #4
 800ba92:	f8d1 c000 	ldr.w	ip, [r1]
 800ba96:	fa1f fe82 	uxth.w	lr, r2
 800ba9a:	fa1f f38c 	uxth.w	r3, ip
 800ba9e:	eba3 030e 	sub.w	r3, r3, lr
 800baa2:	4403      	add	r3, r0
 800baa4:	0c12      	lsrs	r2, r2, #16
 800baa6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800baaa:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800baae:	b29b      	uxth	r3, r3
 800bab0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bab4:	45c1      	cmp	r9, r8
 800bab6:	f841 3b04 	str.w	r3, [r1], #4
 800baba:	ea4f 4022 	mov.w	r0, r2, asr #16
 800babe:	d2e6      	bcs.n	800ba8e <quorem+0xa4>
 800bac0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bac4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bac8:	b922      	cbnz	r2, 800bad4 <quorem+0xea>
 800baca:	3b04      	subs	r3, #4
 800bacc:	429d      	cmp	r5, r3
 800bace:	461a      	mov	r2, r3
 800bad0:	d30b      	bcc.n	800baea <quorem+0x100>
 800bad2:	613c      	str	r4, [r7, #16]
 800bad4:	3601      	adds	r6, #1
 800bad6:	4630      	mov	r0, r6
 800bad8:	b003      	add	sp, #12
 800bada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bade:	6812      	ldr	r2, [r2, #0]
 800bae0:	3b04      	subs	r3, #4
 800bae2:	2a00      	cmp	r2, #0
 800bae4:	d1cb      	bne.n	800ba7e <quorem+0x94>
 800bae6:	3c01      	subs	r4, #1
 800bae8:	e7c6      	b.n	800ba78 <quorem+0x8e>
 800baea:	6812      	ldr	r2, [r2, #0]
 800baec:	3b04      	subs	r3, #4
 800baee:	2a00      	cmp	r2, #0
 800baf0:	d1ef      	bne.n	800bad2 <quorem+0xe8>
 800baf2:	3c01      	subs	r4, #1
 800baf4:	e7ea      	b.n	800bacc <quorem+0xe2>
 800baf6:	2000      	movs	r0, #0
 800baf8:	e7ee      	b.n	800bad8 <quorem+0xee>
 800bafa:	0000      	movs	r0, r0
 800bafc:	0000      	movs	r0, r0
	...

0800bb00 <_dtoa_r>:
 800bb00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bb04:	69c7      	ldr	r7, [r0, #28]
 800bb06:	b097      	sub	sp, #92	@ 0x5c
 800bb08:	ed8d 0b04 	vstr	d0, [sp, #16]
 800bb0c:	ec55 4b10 	vmov	r4, r5, d0
 800bb10:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800bb12:	9107      	str	r1, [sp, #28]
 800bb14:	4681      	mov	r9, r0
 800bb16:	920c      	str	r2, [sp, #48]	@ 0x30
 800bb18:	9311      	str	r3, [sp, #68]	@ 0x44
 800bb1a:	b97f      	cbnz	r7, 800bb3c <_dtoa_r+0x3c>
 800bb1c:	2010      	movs	r0, #16
 800bb1e:	f000 fe09 	bl	800c734 <malloc>
 800bb22:	4602      	mov	r2, r0
 800bb24:	f8c9 001c 	str.w	r0, [r9, #28]
 800bb28:	b920      	cbnz	r0, 800bb34 <_dtoa_r+0x34>
 800bb2a:	4ba9      	ldr	r3, [pc, #676]	@ (800bdd0 <_dtoa_r+0x2d0>)
 800bb2c:	21ef      	movs	r1, #239	@ 0xef
 800bb2e:	48a9      	ldr	r0, [pc, #676]	@ (800bdd4 <_dtoa_r+0x2d4>)
 800bb30:	f001 fc6c 	bl	800d40c <__assert_func>
 800bb34:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bb38:	6007      	str	r7, [r0, #0]
 800bb3a:	60c7      	str	r7, [r0, #12]
 800bb3c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bb40:	6819      	ldr	r1, [r3, #0]
 800bb42:	b159      	cbz	r1, 800bb5c <_dtoa_r+0x5c>
 800bb44:	685a      	ldr	r2, [r3, #4]
 800bb46:	604a      	str	r2, [r1, #4]
 800bb48:	2301      	movs	r3, #1
 800bb4a:	4093      	lsls	r3, r2
 800bb4c:	608b      	str	r3, [r1, #8]
 800bb4e:	4648      	mov	r0, r9
 800bb50:	f000 fee6 	bl	800c920 <_Bfree>
 800bb54:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bb58:	2200      	movs	r2, #0
 800bb5a:	601a      	str	r2, [r3, #0]
 800bb5c:	1e2b      	subs	r3, r5, #0
 800bb5e:	bfb9      	ittee	lt
 800bb60:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bb64:	9305      	strlt	r3, [sp, #20]
 800bb66:	2300      	movge	r3, #0
 800bb68:	6033      	strge	r3, [r6, #0]
 800bb6a:	9f05      	ldr	r7, [sp, #20]
 800bb6c:	4b9a      	ldr	r3, [pc, #616]	@ (800bdd8 <_dtoa_r+0x2d8>)
 800bb6e:	bfbc      	itt	lt
 800bb70:	2201      	movlt	r2, #1
 800bb72:	6032      	strlt	r2, [r6, #0]
 800bb74:	43bb      	bics	r3, r7
 800bb76:	d112      	bne.n	800bb9e <_dtoa_r+0x9e>
 800bb78:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bb7a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800bb7e:	6013      	str	r3, [r2, #0]
 800bb80:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800bb84:	4323      	orrs	r3, r4
 800bb86:	f000 855a 	beq.w	800c63e <_dtoa_r+0xb3e>
 800bb8a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bb8c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bdec <_dtoa_r+0x2ec>
 800bb90:	2b00      	cmp	r3, #0
 800bb92:	f000 855c 	beq.w	800c64e <_dtoa_r+0xb4e>
 800bb96:	f10a 0303 	add.w	r3, sl, #3
 800bb9a:	f000 bd56 	b.w	800c64a <_dtoa_r+0xb4a>
 800bb9e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800bba2:	2200      	movs	r2, #0
 800bba4:	ec51 0b17 	vmov	r0, r1, d7
 800bba8:	2300      	movs	r3, #0
 800bbaa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800bbae:	f7f4 ff9b 	bl	8000ae8 <__aeabi_dcmpeq>
 800bbb2:	4680      	mov	r8, r0
 800bbb4:	b158      	cbz	r0, 800bbce <_dtoa_r+0xce>
 800bbb6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800bbb8:	2301      	movs	r3, #1
 800bbba:	6013      	str	r3, [r2, #0]
 800bbbc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bbbe:	b113      	cbz	r3, 800bbc6 <_dtoa_r+0xc6>
 800bbc0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800bbc2:	4b86      	ldr	r3, [pc, #536]	@ (800bddc <_dtoa_r+0x2dc>)
 800bbc4:	6013      	str	r3, [r2, #0]
 800bbc6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bdf0 <_dtoa_r+0x2f0>
 800bbca:	f000 bd40 	b.w	800c64e <_dtoa_r+0xb4e>
 800bbce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800bbd2:	aa14      	add	r2, sp, #80	@ 0x50
 800bbd4:	a915      	add	r1, sp, #84	@ 0x54
 800bbd6:	4648      	mov	r0, r9
 800bbd8:	f001 f984 	bl	800cee4 <__d2b>
 800bbdc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800bbe0:	9002      	str	r0, [sp, #8]
 800bbe2:	2e00      	cmp	r6, #0
 800bbe4:	d078      	beq.n	800bcd8 <_dtoa_r+0x1d8>
 800bbe6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bbe8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800bbec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bbf0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bbf4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800bbf8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800bbfc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800bc00:	4619      	mov	r1, r3
 800bc02:	2200      	movs	r2, #0
 800bc04:	4b76      	ldr	r3, [pc, #472]	@ (800bde0 <_dtoa_r+0x2e0>)
 800bc06:	f7f4 fb4f 	bl	80002a8 <__aeabi_dsub>
 800bc0a:	a36b      	add	r3, pc, #428	@ (adr r3, 800bdb8 <_dtoa_r+0x2b8>)
 800bc0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc10:	f7f4 fd02 	bl	8000618 <__aeabi_dmul>
 800bc14:	a36a      	add	r3, pc, #424	@ (adr r3, 800bdc0 <_dtoa_r+0x2c0>)
 800bc16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc1a:	f7f4 fb47 	bl	80002ac <__adddf3>
 800bc1e:	4604      	mov	r4, r0
 800bc20:	4630      	mov	r0, r6
 800bc22:	460d      	mov	r5, r1
 800bc24:	f7f4 fc8e 	bl	8000544 <__aeabi_i2d>
 800bc28:	a367      	add	r3, pc, #412	@ (adr r3, 800bdc8 <_dtoa_r+0x2c8>)
 800bc2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc2e:	f7f4 fcf3 	bl	8000618 <__aeabi_dmul>
 800bc32:	4602      	mov	r2, r0
 800bc34:	460b      	mov	r3, r1
 800bc36:	4620      	mov	r0, r4
 800bc38:	4629      	mov	r1, r5
 800bc3a:	f7f4 fb37 	bl	80002ac <__adddf3>
 800bc3e:	4604      	mov	r4, r0
 800bc40:	460d      	mov	r5, r1
 800bc42:	f7f4 ff99 	bl	8000b78 <__aeabi_d2iz>
 800bc46:	2200      	movs	r2, #0
 800bc48:	4607      	mov	r7, r0
 800bc4a:	2300      	movs	r3, #0
 800bc4c:	4620      	mov	r0, r4
 800bc4e:	4629      	mov	r1, r5
 800bc50:	f7f4 ff54 	bl	8000afc <__aeabi_dcmplt>
 800bc54:	b140      	cbz	r0, 800bc68 <_dtoa_r+0x168>
 800bc56:	4638      	mov	r0, r7
 800bc58:	f7f4 fc74 	bl	8000544 <__aeabi_i2d>
 800bc5c:	4622      	mov	r2, r4
 800bc5e:	462b      	mov	r3, r5
 800bc60:	f7f4 ff42 	bl	8000ae8 <__aeabi_dcmpeq>
 800bc64:	b900      	cbnz	r0, 800bc68 <_dtoa_r+0x168>
 800bc66:	3f01      	subs	r7, #1
 800bc68:	2f16      	cmp	r7, #22
 800bc6a:	d852      	bhi.n	800bd12 <_dtoa_r+0x212>
 800bc6c:	4b5d      	ldr	r3, [pc, #372]	@ (800bde4 <_dtoa_r+0x2e4>)
 800bc6e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bc72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bc7a:	f7f4 ff3f 	bl	8000afc <__aeabi_dcmplt>
 800bc7e:	2800      	cmp	r0, #0
 800bc80:	d049      	beq.n	800bd16 <_dtoa_r+0x216>
 800bc82:	3f01      	subs	r7, #1
 800bc84:	2300      	movs	r3, #0
 800bc86:	9310      	str	r3, [sp, #64]	@ 0x40
 800bc88:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bc8a:	1b9b      	subs	r3, r3, r6
 800bc8c:	1e5a      	subs	r2, r3, #1
 800bc8e:	bf45      	ittet	mi
 800bc90:	f1c3 0301 	rsbmi	r3, r3, #1
 800bc94:	9300      	strmi	r3, [sp, #0]
 800bc96:	2300      	movpl	r3, #0
 800bc98:	2300      	movmi	r3, #0
 800bc9a:	9206      	str	r2, [sp, #24]
 800bc9c:	bf54      	ite	pl
 800bc9e:	9300      	strpl	r3, [sp, #0]
 800bca0:	9306      	strmi	r3, [sp, #24]
 800bca2:	2f00      	cmp	r7, #0
 800bca4:	db39      	blt.n	800bd1a <_dtoa_r+0x21a>
 800bca6:	9b06      	ldr	r3, [sp, #24]
 800bca8:	970d      	str	r7, [sp, #52]	@ 0x34
 800bcaa:	443b      	add	r3, r7
 800bcac:	9306      	str	r3, [sp, #24]
 800bcae:	2300      	movs	r3, #0
 800bcb0:	9308      	str	r3, [sp, #32]
 800bcb2:	9b07      	ldr	r3, [sp, #28]
 800bcb4:	2b09      	cmp	r3, #9
 800bcb6:	d863      	bhi.n	800bd80 <_dtoa_r+0x280>
 800bcb8:	2b05      	cmp	r3, #5
 800bcba:	bfc4      	itt	gt
 800bcbc:	3b04      	subgt	r3, #4
 800bcbe:	9307      	strgt	r3, [sp, #28]
 800bcc0:	9b07      	ldr	r3, [sp, #28]
 800bcc2:	f1a3 0302 	sub.w	r3, r3, #2
 800bcc6:	bfcc      	ite	gt
 800bcc8:	2400      	movgt	r4, #0
 800bcca:	2401      	movle	r4, #1
 800bccc:	2b03      	cmp	r3, #3
 800bcce:	d863      	bhi.n	800bd98 <_dtoa_r+0x298>
 800bcd0:	e8df f003 	tbb	[pc, r3]
 800bcd4:	2b375452 	.word	0x2b375452
 800bcd8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800bcdc:	441e      	add	r6, r3
 800bcde:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bce2:	2b20      	cmp	r3, #32
 800bce4:	bfc1      	itttt	gt
 800bce6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bcea:	409f      	lslgt	r7, r3
 800bcec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bcf0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bcf4:	bfd6      	itet	le
 800bcf6:	f1c3 0320 	rsble	r3, r3, #32
 800bcfa:	ea47 0003 	orrgt.w	r0, r7, r3
 800bcfe:	fa04 f003 	lslle.w	r0, r4, r3
 800bd02:	f7f4 fc0f 	bl	8000524 <__aeabi_ui2d>
 800bd06:	2201      	movs	r2, #1
 800bd08:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bd0c:	3e01      	subs	r6, #1
 800bd0e:	9212      	str	r2, [sp, #72]	@ 0x48
 800bd10:	e776      	b.n	800bc00 <_dtoa_r+0x100>
 800bd12:	2301      	movs	r3, #1
 800bd14:	e7b7      	b.n	800bc86 <_dtoa_r+0x186>
 800bd16:	9010      	str	r0, [sp, #64]	@ 0x40
 800bd18:	e7b6      	b.n	800bc88 <_dtoa_r+0x188>
 800bd1a:	9b00      	ldr	r3, [sp, #0]
 800bd1c:	1bdb      	subs	r3, r3, r7
 800bd1e:	9300      	str	r3, [sp, #0]
 800bd20:	427b      	negs	r3, r7
 800bd22:	9308      	str	r3, [sp, #32]
 800bd24:	2300      	movs	r3, #0
 800bd26:	930d      	str	r3, [sp, #52]	@ 0x34
 800bd28:	e7c3      	b.n	800bcb2 <_dtoa_r+0x1b2>
 800bd2a:	2301      	movs	r3, #1
 800bd2c:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd2e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd30:	eb07 0b03 	add.w	fp, r7, r3
 800bd34:	f10b 0301 	add.w	r3, fp, #1
 800bd38:	2b01      	cmp	r3, #1
 800bd3a:	9303      	str	r3, [sp, #12]
 800bd3c:	bfb8      	it	lt
 800bd3e:	2301      	movlt	r3, #1
 800bd40:	e006      	b.n	800bd50 <_dtoa_r+0x250>
 800bd42:	2301      	movs	r3, #1
 800bd44:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd46:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd48:	2b00      	cmp	r3, #0
 800bd4a:	dd28      	ble.n	800bd9e <_dtoa_r+0x29e>
 800bd4c:	469b      	mov	fp, r3
 800bd4e:	9303      	str	r3, [sp, #12]
 800bd50:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800bd54:	2100      	movs	r1, #0
 800bd56:	2204      	movs	r2, #4
 800bd58:	f102 0514 	add.w	r5, r2, #20
 800bd5c:	429d      	cmp	r5, r3
 800bd5e:	d926      	bls.n	800bdae <_dtoa_r+0x2ae>
 800bd60:	6041      	str	r1, [r0, #4]
 800bd62:	4648      	mov	r0, r9
 800bd64:	f000 fd9c 	bl	800c8a0 <_Balloc>
 800bd68:	4682      	mov	sl, r0
 800bd6a:	2800      	cmp	r0, #0
 800bd6c:	d142      	bne.n	800bdf4 <_dtoa_r+0x2f4>
 800bd6e:	4b1e      	ldr	r3, [pc, #120]	@ (800bde8 <_dtoa_r+0x2e8>)
 800bd70:	4602      	mov	r2, r0
 800bd72:	f240 11af 	movw	r1, #431	@ 0x1af
 800bd76:	e6da      	b.n	800bb2e <_dtoa_r+0x2e>
 800bd78:	2300      	movs	r3, #0
 800bd7a:	e7e3      	b.n	800bd44 <_dtoa_r+0x244>
 800bd7c:	2300      	movs	r3, #0
 800bd7e:	e7d5      	b.n	800bd2c <_dtoa_r+0x22c>
 800bd80:	2401      	movs	r4, #1
 800bd82:	2300      	movs	r3, #0
 800bd84:	9307      	str	r3, [sp, #28]
 800bd86:	9409      	str	r4, [sp, #36]	@ 0x24
 800bd88:	f04f 3bff 	mov.w	fp, #4294967295
 800bd8c:	2200      	movs	r2, #0
 800bd8e:	f8cd b00c 	str.w	fp, [sp, #12]
 800bd92:	2312      	movs	r3, #18
 800bd94:	920c      	str	r2, [sp, #48]	@ 0x30
 800bd96:	e7db      	b.n	800bd50 <_dtoa_r+0x250>
 800bd98:	2301      	movs	r3, #1
 800bd9a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bd9c:	e7f4      	b.n	800bd88 <_dtoa_r+0x288>
 800bd9e:	f04f 0b01 	mov.w	fp, #1
 800bda2:	f8cd b00c 	str.w	fp, [sp, #12]
 800bda6:	465b      	mov	r3, fp
 800bda8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bdac:	e7d0      	b.n	800bd50 <_dtoa_r+0x250>
 800bdae:	3101      	adds	r1, #1
 800bdb0:	0052      	lsls	r2, r2, #1
 800bdb2:	e7d1      	b.n	800bd58 <_dtoa_r+0x258>
 800bdb4:	f3af 8000 	nop.w
 800bdb8:	636f4361 	.word	0x636f4361
 800bdbc:	3fd287a7 	.word	0x3fd287a7
 800bdc0:	8b60c8b3 	.word	0x8b60c8b3
 800bdc4:	3fc68a28 	.word	0x3fc68a28
 800bdc8:	509f79fb 	.word	0x509f79fb
 800bdcc:	3fd34413 	.word	0x3fd34413
 800bdd0:	080112c9 	.word	0x080112c9
 800bdd4:	080112e0 	.word	0x080112e0
 800bdd8:	7ff00000 	.word	0x7ff00000
 800bddc:	08011299 	.word	0x08011299
 800bde0:	3ff80000 	.word	0x3ff80000
 800bde4:	08011430 	.word	0x08011430
 800bde8:	08011338 	.word	0x08011338
 800bdec:	080112c5 	.word	0x080112c5
 800bdf0:	08011298 	.word	0x08011298
 800bdf4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bdf8:	6018      	str	r0, [r3, #0]
 800bdfa:	9b03      	ldr	r3, [sp, #12]
 800bdfc:	2b0e      	cmp	r3, #14
 800bdfe:	f200 80a1 	bhi.w	800bf44 <_dtoa_r+0x444>
 800be02:	2c00      	cmp	r4, #0
 800be04:	f000 809e 	beq.w	800bf44 <_dtoa_r+0x444>
 800be08:	2f00      	cmp	r7, #0
 800be0a:	dd33      	ble.n	800be74 <_dtoa_r+0x374>
 800be0c:	4b9c      	ldr	r3, [pc, #624]	@ (800c080 <_dtoa_r+0x580>)
 800be0e:	f007 020f 	and.w	r2, r7, #15
 800be12:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be16:	ed93 7b00 	vldr	d7, [r3]
 800be1a:	05f8      	lsls	r0, r7, #23
 800be1c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800be20:	ea4f 1427 	mov.w	r4, r7, asr #4
 800be24:	d516      	bpl.n	800be54 <_dtoa_r+0x354>
 800be26:	4b97      	ldr	r3, [pc, #604]	@ (800c084 <_dtoa_r+0x584>)
 800be28:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800be2c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800be30:	f7f4 fd1c 	bl	800086c <__aeabi_ddiv>
 800be34:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be38:	f004 040f 	and.w	r4, r4, #15
 800be3c:	2603      	movs	r6, #3
 800be3e:	4d91      	ldr	r5, [pc, #580]	@ (800c084 <_dtoa_r+0x584>)
 800be40:	b954      	cbnz	r4, 800be58 <_dtoa_r+0x358>
 800be42:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800be46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be4a:	f7f4 fd0f 	bl	800086c <__aeabi_ddiv>
 800be4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be52:	e028      	b.n	800bea6 <_dtoa_r+0x3a6>
 800be54:	2602      	movs	r6, #2
 800be56:	e7f2      	b.n	800be3e <_dtoa_r+0x33e>
 800be58:	07e1      	lsls	r1, r4, #31
 800be5a:	d508      	bpl.n	800be6e <_dtoa_r+0x36e>
 800be5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800be60:	e9d5 2300 	ldrd	r2, r3, [r5]
 800be64:	f7f4 fbd8 	bl	8000618 <__aeabi_dmul>
 800be68:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be6c:	3601      	adds	r6, #1
 800be6e:	1064      	asrs	r4, r4, #1
 800be70:	3508      	adds	r5, #8
 800be72:	e7e5      	b.n	800be40 <_dtoa_r+0x340>
 800be74:	f000 80af 	beq.w	800bfd6 <_dtoa_r+0x4d6>
 800be78:	427c      	negs	r4, r7
 800be7a:	4b81      	ldr	r3, [pc, #516]	@ (800c080 <_dtoa_r+0x580>)
 800be7c:	4d81      	ldr	r5, [pc, #516]	@ (800c084 <_dtoa_r+0x584>)
 800be7e:	f004 020f 	and.w	r2, r4, #15
 800be82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800be86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be8a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800be8e:	f7f4 fbc3 	bl	8000618 <__aeabi_dmul>
 800be92:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800be96:	1124      	asrs	r4, r4, #4
 800be98:	2300      	movs	r3, #0
 800be9a:	2602      	movs	r6, #2
 800be9c:	2c00      	cmp	r4, #0
 800be9e:	f040 808f 	bne.w	800bfc0 <_dtoa_r+0x4c0>
 800bea2:	2b00      	cmp	r3, #0
 800bea4:	d1d3      	bne.n	800be4e <_dtoa_r+0x34e>
 800bea6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bea8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800beac:	2b00      	cmp	r3, #0
 800beae:	f000 8094 	beq.w	800bfda <_dtoa_r+0x4da>
 800beb2:	4b75      	ldr	r3, [pc, #468]	@ (800c088 <_dtoa_r+0x588>)
 800beb4:	2200      	movs	r2, #0
 800beb6:	4620      	mov	r0, r4
 800beb8:	4629      	mov	r1, r5
 800beba:	f7f4 fe1f 	bl	8000afc <__aeabi_dcmplt>
 800bebe:	2800      	cmp	r0, #0
 800bec0:	f000 808b 	beq.w	800bfda <_dtoa_r+0x4da>
 800bec4:	9b03      	ldr	r3, [sp, #12]
 800bec6:	2b00      	cmp	r3, #0
 800bec8:	f000 8087 	beq.w	800bfda <_dtoa_r+0x4da>
 800becc:	f1bb 0f00 	cmp.w	fp, #0
 800bed0:	dd34      	ble.n	800bf3c <_dtoa_r+0x43c>
 800bed2:	4620      	mov	r0, r4
 800bed4:	4b6d      	ldr	r3, [pc, #436]	@ (800c08c <_dtoa_r+0x58c>)
 800bed6:	2200      	movs	r2, #0
 800bed8:	4629      	mov	r1, r5
 800beda:	f7f4 fb9d 	bl	8000618 <__aeabi_dmul>
 800bede:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bee2:	f107 38ff 	add.w	r8, r7, #4294967295
 800bee6:	3601      	adds	r6, #1
 800bee8:	465c      	mov	r4, fp
 800beea:	4630      	mov	r0, r6
 800beec:	f7f4 fb2a 	bl	8000544 <__aeabi_i2d>
 800bef0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bef4:	f7f4 fb90 	bl	8000618 <__aeabi_dmul>
 800bef8:	4b65      	ldr	r3, [pc, #404]	@ (800c090 <_dtoa_r+0x590>)
 800befa:	2200      	movs	r2, #0
 800befc:	f7f4 f9d6 	bl	80002ac <__adddf3>
 800bf00:	4605      	mov	r5, r0
 800bf02:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bf06:	2c00      	cmp	r4, #0
 800bf08:	d16a      	bne.n	800bfe0 <_dtoa_r+0x4e0>
 800bf0a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf0e:	4b61      	ldr	r3, [pc, #388]	@ (800c094 <_dtoa_r+0x594>)
 800bf10:	2200      	movs	r2, #0
 800bf12:	f7f4 f9c9 	bl	80002a8 <__aeabi_dsub>
 800bf16:	4602      	mov	r2, r0
 800bf18:	460b      	mov	r3, r1
 800bf1a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bf1e:	462a      	mov	r2, r5
 800bf20:	4633      	mov	r3, r6
 800bf22:	f7f4 fe09 	bl	8000b38 <__aeabi_dcmpgt>
 800bf26:	2800      	cmp	r0, #0
 800bf28:	f040 8298 	bne.w	800c45c <_dtoa_r+0x95c>
 800bf2c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bf30:	462a      	mov	r2, r5
 800bf32:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bf36:	f7f4 fde1 	bl	8000afc <__aeabi_dcmplt>
 800bf3a:	bb38      	cbnz	r0, 800bf8c <_dtoa_r+0x48c>
 800bf3c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bf40:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bf44:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bf46:	2b00      	cmp	r3, #0
 800bf48:	f2c0 8157 	blt.w	800c1fa <_dtoa_r+0x6fa>
 800bf4c:	2f0e      	cmp	r7, #14
 800bf4e:	f300 8154 	bgt.w	800c1fa <_dtoa_r+0x6fa>
 800bf52:	4b4b      	ldr	r3, [pc, #300]	@ (800c080 <_dtoa_r+0x580>)
 800bf54:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bf58:	ed93 7b00 	vldr	d7, [r3]
 800bf5c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	ed8d 7b00 	vstr	d7, [sp]
 800bf64:	f280 80e5 	bge.w	800c132 <_dtoa_r+0x632>
 800bf68:	9b03      	ldr	r3, [sp, #12]
 800bf6a:	2b00      	cmp	r3, #0
 800bf6c:	f300 80e1 	bgt.w	800c132 <_dtoa_r+0x632>
 800bf70:	d10c      	bne.n	800bf8c <_dtoa_r+0x48c>
 800bf72:	4b48      	ldr	r3, [pc, #288]	@ (800c094 <_dtoa_r+0x594>)
 800bf74:	2200      	movs	r2, #0
 800bf76:	ec51 0b17 	vmov	r0, r1, d7
 800bf7a:	f7f4 fb4d 	bl	8000618 <__aeabi_dmul>
 800bf7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bf82:	f7f4 fdcf 	bl	8000b24 <__aeabi_dcmpge>
 800bf86:	2800      	cmp	r0, #0
 800bf88:	f000 8266 	beq.w	800c458 <_dtoa_r+0x958>
 800bf8c:	2400      	movs	r4, #0
 800bf8e:	4625      	mov	r5, r4
 800bf90:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bf92:	4656      	mov	r6, sl
 800bf94:	ea6f 0803 	mvn.w	r8, r3
 800bf98:	2700      	movs	r7, #0
 800bf9a:	4621      	mov	r1, r4
 800bf9c:	4648      	mov	r0, r9
 800bf9e:	f000 fcbf 	bl	800c920 <_Bfree>
 800bfa2:	2d00      	cmp	r5, #0
 800bfa4:	f000 80bd 	beq.w	800c122 <_dtoa_r+0x622>
 800bfa8:	b12f      	cbz	r7, 800bfb6 <_dtoa_r+0x4b6>
 800bfaa:	42af      	cmp	r7, r5
 800bfac:	d003      	beq.n	800bfb6 <_dtoa_r+0x4b6>
 800bfae:	4639      	mov	r1, r7
 800bfb0:	4648      	mov	r0, r9
 800bfb2:	f000 fcb5 	bl	800c920 <_Bfree>
 800bfb6:	4629      	mov	r1, r5
 800bfb8:	4648      	mov	r0, r9
 800bfba:	f000 fcb1 	bl	800c920 <_Bfree>
 800bfbe:	e0b0      	b.n	800c122 <_dtoa_r+0x622>
 800bfc0:	07e2      	lsls	r2, r4, #31
 800bfc2:	d505      	bpl.n	800bfd0 <_dtoa_r+0x4d0>
 800bfc4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bfc8:	f7f4 fb26 	bl	8000618 <__aeabi_dmul>
 800bfcc:	3601      	adds	r6, #1
 800bfce:	2301      	movs	r3, #1
 800bfd0:	1064      	asrs	r4, r4, #1
 800bfd2:	3508      	adds	r5, #8
 800bfd4:	e762      	b.n	800be9c <_dtoa_r+0x39c>
 800bfd6:	2602      	movs	r6, #2
 800bfd8:	e765      	b.n	800bea6 <_dtoa_r+0x3a6>
 800bfda:	9c03      	ldr	r4, [sp, #12]
 800bfdc:	46b8      	mov	r8, r7
 800bfde:	e784      	b.n	800beea <_dtoa_r+0x3ea>
 800bfe0:	4b27      	ldr	r3, [pc, #156]	@ (800c080 <_dtoa_r+0x580>)
 800bfe2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bfe4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bfe8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bfec:	4454      	add	r4, sl
 800bfee:	2900      	cmp	r1, #0
 800bff0:	d054      	beq.n	800c09c <_dtoa_r+0x59c>
 800bff2:	4929      	ldr	r1, [pc, #164]	@ (800c098 <_dtoa_r+0x598>)
 800bff4:	2000      	movs	r0, #0
 800bff6:	f7f4 fc39 	bl	800086c <__aeabi_ddiv>
 800bffa:	4633      	mov	r3, r6
 800bffc:	462a      	mov	r2, r5
 800bffe:	f7f4 f953 	bl	80002a8 <__aeabi_dsub>
 800c002:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c006:	4656      	mov	r6, sl
 800c008:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c00c:	f7f4 fdb4 	bl	8000b78 <__aeabi_d2iz>
 800c010:	4605      	mov	r5, r0
 800c012:	f7f4 fa97 	bl	8000544 <__aeabi_i2d>
 800c016:	4602      	mov	r2, r0
 800c018:	460b      	mov	r3, r1
 800c01a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c01e:	f7f4 f943 	bl	80002a8 <__aeabi_dsub>
 800c022:	3530      	adds	r5, #48	@ 0x30
 800c024:	4602      	mov	r2, r0
 800c026:	460b      	mov	r3, r1
 800c028:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c02c:	f806 5b01 	strb.w	r5, [r6], #1
 800c030:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c034:	f7f4 fd62 	bl	8000afc <__aeabi_dcmplt>
 800c038:	2800      	cmp	r0, #0
 800c03a:	d172      	bne.n	800c122 <_dtoa_r+0x622>
 800c03c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c040:	4911      	ldr	r1, [pc, #68]	@ (800c088 <_dtoa_r+0x588>)
 800c042:	2000      	movs	r0, #0
 800c044:	f7f4 f930 	bl	80002a8 <__aeabi_dsub>
 800c048:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c04c:	f7f4 fd56 	bl	8000afc <__aeabi_dcmplt>
 800c050:	2800      	cmp	r0, #0
 800c052:	f040 80b4 	bne.w	800c1be <_dtoa_r+0x6be>
 800c056:	42a6      	cmp	r6, r4
 800c058:	f43f af70 	beq.w	800bf3c <_dtoa_r+0x43c>
 800c05c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c060:	4b0a      	ldr	r3, [pc, #40]	@ (800c08c <_dtoa_r+0x58c>)
 800c062:	2200      	movs	r2, #0
 800c064:	f7f4 fad8 	bl	8000618 <__aeabi_dmul>
 800c068:	4b08      	ldr	r3, [pc, #32]	@ (800c08c <_dtoa_r+0x58c>)
 800c06a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c06e:	2200      	movs	r2, #0
 800c070:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c074:	f7f4 fad0 	bl	8000618 <__aeabi_dmul>
 800c078:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c07c:	e7c4      	b.n	800c008 <_dtoa_r+0x508>
 800c07e:	bf00      	nop
 800c080:	08011430 	.word	0x08011430
 800c084:	08011408 	.word	0x08011408
 800c088:	3ff00000 	.word	0x3ff00000
 800c08c:	40240000 	.word	0x40240000
 800c090:	401c0000 	.word	0x401c0000
 800c094:	40140000 	.word	0x40140000
 800c098:	3fe00000 	.word	0x3fe00000
 800c09c:	4631      	mov	r1, r6
 800c09e:	4628      	mov	r0, r5
 800c0a0:	f7f4 faba 	bl	8000618 <__aeabi_dmul>
 800c0a4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c0a8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c0aa:	4656      	mov	r6, sl
 800c0ac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c0b0:	f7f4 fd62 	bl	8000b78 <__aeabi_d2iz>
 800c0b4:	4605      	mov	r5, r0
 800c0b6:	f7f4 fa45 	bl	8000544 <__aeabi_i2d>
 800c0ba:	4602      	mov	r2, r0
 800c0bc:	460b      	mov	r3, r1
 800c0be:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c0c2:	f7f4 f8f1 	bl	80002a8 <__aeabi_dsub>
 800c0c6:	3530      	adds	r5, #48	@ 0x30
 800c0c8:	f806 5b01 	strb.w	r5, [r6], #1
 800c0cc:	4602      	mov	r2, r0
 800c0ce:	460b      	mov	r3, r1
 800c0d0:	42a6      	cmp	r6, r4
 800c0d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c0d6:	f04f 0200 	mov.w	r2, #0
 800c0da:	d124      	bne.n	800c126 <_dtoa_r+0x626>
 800c0dc:	4baf      	ldr	r3, [pc, #700]	@ (800c39c <_dtoa_r+0x89c>)
 800c0de:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c0e2:	f7f4 f8e3 	bl	80002ac <__adddf3>
 800c0e6:	4602      	mov	r2, r0
 800c0e8:	460b      	mov	r3, r1
 800c0ea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c0ee:	f7f4 fd23 	bl	8000b38 <__aeabi_dcmpgt>
 800c0f2:	2800      	cmp	r0, #0
 800c0f4:	d163      	bne.n	800c1be <_dtoa_r+0x6be>
 800c0f6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c0fa:	49a8      	ldr	r1, [pc, #672]	@ (800c39c <_dtoa_r+0x89c>)
 800c0fc:	2000      	movs	r0, #0
 800c0fe:	f7f4 f8d3 	bl	80002a8 <__aeabi_dsub>
 800c102:	4602      	mov	r2, r0
 800c104:	460b      	mov	r3, r1
 800c106:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c10a:	f7f4 fcf7 	bl	8000afc <__aeabi_dcmplt>
 800c10e:	2800      	cmp	r0, #0
 800c110:	f43f af14 	beq.w	800bf3c <_dtoa_r+0x43c>
 800c114:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c116:	1e73      	subs	r3, r6, #1
 800c118:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c11a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c11e:	2b30      	cmp	r3, #48	@ 0x30
 800c120:	d0f8      	beq.n	800c114 <_dtoa_r+0x614>
 800c122:	4647      	mov	r7, r8
 800c124:	e03b      	b.n	800c19e <_dtoa_r+0x69e>
 800c126:	4b9e      	ldr	r3, [pc, #632]	@ (800c3a0 <_dtoa_r+0x8a0>)
 800c128:	f7f4 fa76 	bl	8000618 <__aeabi_dmul>
 800c12c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c130:	e7bc      	b.n	800c0ac <_dtoa_r+0x5ac>
 800c132:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c136:	4656      	mov	r6, sl
 800c138:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c13c:	4620      	mov	r0, r4
 800c13e:	4629      	mov	r1, r5
 800c140:	f7f4 fb94 	bl	800086c <__aeabi_ddiv>
 800c144:	f7f4 fd18 	bl	8000b78 <__aeabi_d2iz>
 800c148:	4680      	mov	r8, r0
 800c14a:	f7f4 f9fb 	bl	8000544 <__aeabi_i2d>
 800c14e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c152:	f7f4 fa61 	bl	8000618 <__aeabi_dmul>
 800c156:	4602      	mov	r2, r0
 800c158:	460b      	mov	r3, r1
 800c15a:	4620      	mov	r0, r4
 800c15c:	4629      	mov	r1, r5
 800c15e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c162:	f7f4 f8a1 	bl	80002a8 <__aeabi_dsub>
 800c166:	f806 4b01 	strb.w	r4, [r6], #1
 800c16a:	9d03      	ldr	r5, [sp, #12]
 800c16c:	eba6 040a 	sub.w	r4, r6, sl
 800c170:	42a5      	cmp	r5, r4
 800c172:	4602      	mov	r2, r0
 800c174:	460b      	mov	r3, r1
 800c176:	d133      	bne.n	800c1e0 <_dtoa_r+0x6e0>
 800c178:	f7f4 f898 	bl	80002ac <__adddf3>
 800c17c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c180:	4604      	mov	r4, r0
 800c182:	460d      	mov	r5, r1
 800c184:	f7f4 fcd8 	bl	8000b38 <__aeabi_dcmpgt>
 800c188:	b9c0      	cbnz	r0, 800c1bc <_dtoa_r+0x6bc>
 800c18a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c18e:	4620      	mov	r0, r4
 800c190:	4629      	mov	r1, r5
 800c192:	f7f4 fca9 	bl	8000ae8 <__aeabi_dcmpeq>
 800c196:	b110      	cbz	r0, 800c19e <_dtoa_r+0x69e>
 800c198:	f018 0f01 	tst.w	r8, #1
 800c19c:	d10e      	bne.n	800c1bc <_dtoa_r+0x6bc>
 800c19e:	9902      	ldr	r1, [sp, #8]
 800c1a0:	4648      	mov	r0, r9
 800c1a2:	f000 fbbd 	bl	800c920 <_Bfree>
 800c1a6:	2300      	movs	r3, #0
 800c1a8:	7033      	strb	r3, [r6, #0]
 800c1aa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c1ac:	3701      	adds	r7, #1
 800c1ae:	601f      	str	r7, [r3, #0]
 800c1b0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	f000 824b 	beq.w	800c64e <_dtoa_r+0xb4e>
 800c1b8:	601e      	str	r6, [r3, #0]
 800c1ba:	e248      	b.n	800c64e <_dtoa_r+0xb4e>
 800c1bc:	46b8      	mov	r8, r7
 800c1be:	4633      	mov	r3, r6
 800c1c0:	461e      	mov	r6, r3
 800c1c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c1c6:	2a39      	cmp	r2, #57	@ 0x39
 800c1c8:	d106      	bne.n	800c1d8 <_dtoa_r+0x6d8>
 800c1ca:	459a      	cmp	sl, r3
 800c1cc:	d1f8      	bne.n	800c1c0 <_dtoa_r+0x6c0>
 800c1ce:	2230      	movs	r2, #48	@ 0x30
 800c1d0:	f108 0801 	add.w	r8, r8, #1
 800c1d4:	f88a 2000 	strb.w	r2, [sl]
 800c1d8:	781a      	ldrb	r2, [r3, #0]
 800c1da:	3201      	adds	r2, #1
 800c1dc:	701a      	strb	r2, [r3, #0]
 800c1de:	e7a0      	b.n	800c122 <_dtoa_r+0x622>
 800c1e0:	4b6f      	ldr	r3, [pc, #444]	@ (800c3a0 <_dtoa_r+0x8a0>)
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	f7f4 fa18 	bl	8000618 <__aeabi_dmul>
 800c1e8:	2200      	movs	r2, #0
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	4604      	mov	r4, r0
 800c1ee:	460d      	mov	r5, r1
 800c1f0:	f7f4 fc7a 	bl	8000ae8 <__aeabi_dcmpeq>
 800c1f4:	2800      	cmp	r0, #0
 800c1f6:	d09f      	beq.n	800c138 <_dtoa_r+0x638>
 800c1f8:	e7d1      	b.n	800c19e <_dtoa_r+0x69e>
 800c1fa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c1fc:	2a00      	cmp	r2, #0
 800c1fe:	f000 80ea 	beq.w	800c3d6 <_dtoa_r+0x8d6>
 800c202:	9a07      	ldr	r2, [sp, #28]
 800c204:	2a01      	cmp	r2, #1
 800c206:	f300 80cd 	bgt.w	800c3a4 <_dtoa_r+0x8a4>
 800c20a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c20c:	2a00      	cmp	r2, #0
 800c20e:	f000 80c1 	beq.w	800c394 <_dtoa_r+0x894>
 800c212:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c216:	9c08      	ldr	r4, [sp, #32]
 800c218:	9e00      	ldr	r6, [sp, #0]
 800c21a:	9a00      	ldr	r2, [sp, #0]
 800c21c:	441a      	add	r2, r3
 800c21e:	9200      	str	r2, [sp, #0]
 800c220:	9a06      	ldr	r2, [sp, #24]
 800c222:	2101      	movs	r1, #1
 800c224:	441a      	add	r2, r3
 800c226:	4648      	mov	r0, r9
 800c228:	9206      	str	r2, [sp, #24]
 800c22a:	f000 fc2d 	bl	800ca88 <__i2b>
 800c22e:	4605      	mov	r5, r0
 800c230:	b166      	cbz	r6, 800c24c <_dtoa_r+0x74c>
 800c232:	9b06      	ldr	r3, [sp, #24]
 800c234:	2b00      	cmp	r3, #0
 800c236:	dd09      	ble.n	800c24c <_dtoa_r+0x74c>
 800c238:	42b3      	cmp	r3, r6
 800c23a:	9a00      	ldr	r2, [sp, #0]
 800c23c:	bfa8      	it	ge
 800c23e:	4633      	movge	r3, r6
 800c240:	1ad2      	subs	r2, r2, r3
 800c242:	9200      	str	r2, [sp, #0]
 800c244:	9a06      	ldr	r2, [sp, #24]
 800c246:	1af6      	subs	r6, r6, r3
 800c248:	1ad3      	subs	r3, r2, r3
 800c24a:	9306      	str	r3, [sp, #24]
 800c24c:	9b08      	ldr	r3, [sp, #32]
 800c24e:	b30b      	cbz	r3, 800c294 <_dtoa_r+0x794>
 800c250:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c252:	2b00      	cmp	r3, #0
 800c254:	f000 80c6 	beq.w	800c3e4 <_dtoa_r+0x8e4>
 800c258:	2c00      	cmp	r4, #0
 800c25a:	f000 80c0 	beq.w	800c3de <_dtoa_r+0x8de>
 800c25e:	4629      	mov	r1, r5
 800c260:	4622      	mov	r2, r4
 800c262:	4648      	mov	r0, r9
 800c264:	f000 fcc8 	bl	800cbf8 <__pow5mult>
 800c268:	9a02      	ldr	r2, [sp, #8]
 800c26a:	4601      	mov	r1, r0
 800c26c:	4605      	mov	r5, r0
 800c26e:	4648      	mov	r0, r9
 800c270:	f000 fc20 	bl	800cab4 <__multiply>
 800c274:	9902      	ldr	r1, [sp, #8]
 800c276:	4680      	mov	r8, r0
 800c278:	4648      	mov	r0, r9
 800c27a:	f000 fb51 	bl	800c920 <_Bfree>
 800c27e:	9b08      	ldr	r3, [sp, #32]
 800c280:	1b1b      	subs	r3, r3, r4
 800c282:	9308      	str	r3, [sp, #32]
 800c284:	f000 80b1 	beq.w	800c3ea <_dtoa_r+0x8ea>
 800c288:	9a08      	ldr	r2, [sp, #32]
 800c28a:	4641      	mov	r1, r8
 800c28c:	4648      	mov	r0, r9
 800c28e:	f000 fcb3 	bl	800cbf8 <__pow5mult>
 800c292:	9002      	str	r0, [sp, #8]
 800c294:	2101      	movs	r1, #1
 800c296:	4648      	mov	r0, r9
 800c298:	f000 fbf6 	bl	800ca88 <__i2b>
 800c29c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c29e:	4604      	mov	r4, r0
 800c2a0:	2b00      	cmp	r3, #0
 800c2a2:	f000 81d8 	beq.w	800c656 <_dtoa_r+0xb56>
 800c2a6:	461a      	mov	r2, r3
 800c2a8:	4601      	mov	r1, r0
 800c2aa:	4648      	mov	r0, r9
 800c2ac:	f000 fca4 	bl	800cbf8 <__pow5mult>
 800c2b0:	9b07      	ldr	r3, [sp, #28]
 800c2b2:	2b01      	cmp	r3, #1
 800c2b4:	4604      	mov	r4, r0
 800c2b6:	f300 809f 	bgt.w	800c3f8 <_dtoa_r+0x8f8>
 800c2ba:	9b04      	ldr	r3, [sp, #16]
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	f040 8097 	bne.w	800c3f0 <_dtoa_r+0x8f0>
 800c2c2:	9b05      	ldr	r3, [sp, #20]
 800c2c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c2c8:	2b00      	cmp	r3, #0
 800c2ca:	f040 8093 	bne.w	800c3f4 <_dtoa_r+0x8f4>
 800c2ce:	9b05      	ldr	r3, [sp, #20]
 800c2d0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c2d4:	0d1b      	lsrs	r3, r3, #20
 800c2d6:	051b      	lsls	r3, r3, #20
 800c2d8:	b133      	cbz	r3, 800c2e8 <_dtoa_r+0x7e8>
 800c2da:	9b00      	ldr	r3, [sp, #0]
 800c2dc:	3301      	adds	r3, #1
 800c2de:	9300      	str	r3, [sp, #0]
 800c2e0:	9b06      	ldr	r3, [sp, #24]
 800c2e2:	3301      	adds	r3, #1
 800c2e4:	9306      	str	r3, [sp, #24]
 800c2e6:	2301      	movs	r3, #1
 800c2e8:	9308      	str	r3, [sp, #32]
 800c2ea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	f000 81b8 	beq.w	800c662 <_dtoa_r+0xb62>
 800c2f2:	6923      	ldr	r3, [r4, #16]
 800c2f4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c2f8:	6918      	ldr	r0, [r3, #16]
 800c2fa:	f000 fb79 	bl	800c9f0 <__hi0bits>
 800c2fe:	f1c0 0020 	rsb	r0, r0, #32
 800c302:	9b06      	ldr	r3, [sp, #24]
 800c304:	4418      	add	r0, r3
 800c306:	f010 001f 	ands.w	r0, r0, #31
 800c30a:	f000 8082 	beq.w	800c412 <_dtoa_r+0x912>
 800c30e:	f1c0 0320 	rsb	r3, r0, #32
 800c312:	2b04      	cmp	r3, #4
 800c314:	dd73      	ble.n	800c3fe <_dtoa_r+0x8fe>
 800c316:	9b00      	ldr	r3, [sp, #0]
 800c318:	f1c0 001c 	rsb	r0, r0, #28
 800c31c:	4403      	add	r3, r0
 800c31e:	9300      	str	r3, [sp, #0]
 800c320:	9b06      	ldr	r3, [sp, #24]
 800c322:	4403      	add	r3, r0
 800c324:	4406      	add	r6, r0
 800c326:	9306      	str	r3, [sp, #24]
 800c328:	9b00      	ldr	r3, [sp, #0]
 800c32a:	2b00      	cmp	r3, #0
 800c32c:	dd05      	ble.n	800c33a <_dtoa_r+0x83a>
 800c32e:	9902      	ldr	r1, [sp, #8]
 800c330:	461a      	mov	r2, r3
 800c332:	4648      	mov	r0, r9
 800c334:	f000 fcba 	bl	800ccac <__lshift>
 800c338:	9002      	str	r0, [sp, #8]
 800c33a:	9b06      	ldr	r3, [sp, #24]
 800c33c:	2b00      	cmp	r3, #0
 800c33e:	dd05      	ble.n	800c34c <_dtoa_r+0x84c>
 800c340:	4621      	mov	r1, r4
 800c342:	461a      	mov	r2, r3
 800c344:	4648      	mov	r0, r9
 800c346:	f000 fcb1 	bl	800ccac <__lshift>
 800c34a:	4604      	mov	r4, r0
 800c34c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c34e:	2b00      	cmp	r3, #0
 800c350:	d061      	beq.n	800c416 <_dtoa_r+0x916>
 800c352:	9802      	ldr	r0, [sp, #8]
 800c354:	4621      	mov	r1, r4
 800c356:	f000 fd15 	bl	800cd84 <__mcmp>
 800c35a:	2800      	cmp	r0, #0
 800c35c:	da5b      	bge.n	800c416 <_dtoa_r+0x916>
 800c35e:	2300      	movs	r3, #0
 800c360:	9902      	ldr	r1, [sp, #8]
 800c362:	220a      	movs	r2, #10
 800c364:	4648      	mov	r0, r9
 800c366:	f000 fafd 	bl	800c964 <__multadd>
 800c36a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c36c:	9002      	str	r0, [sp, #8]
 800c36e:	f107 38ff 	add.w	r8, r7, #4294967295
 800c372:	2b00      	cmp	r3, #0
 800c374:	f000 8177 	beq.w	800c666 <_dtoa_r+0xb66>
 800c378:	4629      	mov	r1, r5
 800c37a:	2300      	movs	r3, #0
 800c37c:	220a      	movs	r2, #10
 800c37e:	4648      	mov	r0, r9
 800c380:	f000 faf0 	bl	800c964 <__multadd>
 800c384:	f1bb 0f00 	cmp.w	fp, #0
 800c388:	4605      	mov	r5, r0
 800c38a:	dc6f      	bgt.n	800c46c <_dtoa_r+0x96c>
 800c38c:	9b07      	ldr	r3, [sp, #28]
 800c38e:	2b02      	cmp	r3, #2
 800c390:	dc49      	bgt.n	800c426 <_dtoa_r+0x926>
 800c392:	e06b      	b.n	800c46c <_dtoa_r+0x96c>
 800c394:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c396:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c39a:	e73c      	b.n	800c216 <_dtoa_r+0x716>
 800c39c:	3fe00000 	.word	0x3fe00000
 800c3a0:	40240000 	.word	0x40240000
 800c3a4:	9b03      	ldr	r3, [sp, #12]
 800c3a6:	1e5c      	subs	r4, r3, #1
 800c3a8:	9b08      	ldr	r3, [sp, #32]
 800c3aa:	42a3      	cmp	r3, r4
 800c3ac:	db09      	blt.n	800c3c2 <_dtoa_r+0x8c2>
 800c3ae:	1b1c      	subs	r4, r3, r4
 800c3b0:	9b03      	ldr	r3, [sp, #12]
 800c3b2:	2b00      	cmp	r3, #0
 800c3b4:	f6bf af30 	bge.w	800c218 <_dtoa_r+0x718>
 800c3b8:	9b00      	ldr	r3, [sp, #0]
 800c3ba:	9a03      	ldr	r2, [sp, #12]
 800c3bc:	1a9e      	subs	r6, r3, r2
 800c3be:	2300      	movs	r3, #0
 800c3c0:	e72b      	b.n	800c21a <_dtoa_r+0x71a>
 800c3c2:	9b08      	ldr	r3, [sp, #32]
 800c3c4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c3c6:	9408      	str	r4, [sp, #32]
 800c3c8:	1ae3      	subs	r3, r4, r3
 800c3ca:	441a      	add	r2, r3
 800c3cc:	9e00      	ldr	r6, [sp, #0]
 800c3ce:	9b03      	ldr	r3, [sp, #12]
 800c3d0:	920d      	str	r2, [sp, #52]	@ 0x34
 800c3d2:	2400      	movs	r4, #0
 800c3d4:	e721      	b.n	800c21a <_dtoa_r+0x71a>
 800c3d6:	9c08      	ldr	r4, [sp, #32]
 800c3d8:	9e00      	ldr	r6, [sp, #0]
 800c3da:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c3dc:	e728      	b.n	800c230 <_dtoa_r+0x730>
 800c3de:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c3e2:	e751      	b.n	800c288 <_dtoa_r+0x788>
 800c3e4:	9a08      	ldr	r2, [sp, #32]
 800c3e6:	9902      	ldr	r1, [sp, #8]
 800c3e8:	e750      	b.n	800c28c <_dtoa_r+0x78c>
 800c3ea:	f8cd 8008 	str.w	r8, [sp, #8]
 800c3ee:	e751      	b.n	800c294 <_dtoa_r+0x794>
 800c3f0:	2300      	movs	r3, #0
 800c3f2:	e779      	b.n	800c2e8 <_dtoa_r+0x7e8>
 800c3f4:	9b04      	ldr	r3, [sp, #16]
 800c3f6:	e777      	b.n	800c2e8 <_dtoa_r+0x7e8>
 800c3f8:	2300      	movs	r3, #0
 800c3fa:	9308      	str	r3, [sp, #32]
 800c3fc:	e779      	b.n	800c2f2 <_dtoa_r+0x7f2>
 800c3fe:	d093      	beq.n	800c328 <_dtoa_r+0x828>
 800c400:	9a00      	ldr	r2, [sp, #0]
 800c402:	331c      	adds	r3, #28
 800c404:	441a      	add	r2, r3
 800c406:	9200      	str	r2, [sp, #0]
 800c408:	9a06      	ldr	r2, [sp, #24]
 800c40a:	441a      	add	r2, r3
 800c40c:	441e      	add	r6, r3
 800c40e:	9206      	str	r2, [sp, #24]
 800c410:	e78a      	b.n	800c328 <_dtoa_r+0x828>
 800c412:	4603      	mov	r3, r0
 800c414:	e7f4      	b.n	800c400 <_dtoa_r+0x900>
 800c416:	9b03      	ldr	r3, [sp, #12]
 800c418:	2b00      	cmp	r3, #0
 800c41a:	46b8      	mov	r8, r7
 800c41c:	dc20      	bgt.n	800c460 <_dtoa_r+0x960>
 800c41e:	469b      	mov	fp, r3
 800c420:	9b07      	ldr	r3, [sp, #28]
 800c422:	2b02      	cmp	r3, #2
 800c424:	dd1e      	ble.n	800c464 <_dtoa_r+0x964>
 800c426:	f1bb 0f00 	cmp.w	fp, #0
 800c42a:	f47f adb1 	bne.w	800bf90 <_dtoa_r+0x490>
 800c42e:	4621      	mov	r1, r4
 800c430:	465b      	mov	r3, fp
 800c432:	2205      	movs	r2, #5
 800c434:	4648      	mov	r0, r9
 800c436:	f000 fa95 	bl	800c964 <__multadd>
 800c43a:	4601      	mov	r1, r0
 800c43c:	4604      	mov	r4, r0
 800c43e:	9802      	ldr	r0, [sp, #8]
 800c440:	f000 fca0 	bl	800cd84 <__mcmp>
 800c444:	2800      	cmp	r0, #0
 800c446:	f77f ada3 	ble.w	800bf90 <_dtoa_r+0x490>
 800c44a:	4656      	mov	r6, sl
 800c44c:	2331      	movs	r3, #49	@ 0x31
 800c44e:	f806 3b01 	strb.w	r3, [r6], #1
 800c452:	f108 0801 	add.w	r8, r8, #1
 800c456:	e59f      	b.n	800bf98 <_dtoa_r+0x498>
 800c458:	9c03      	ldr	r4, [sp, #12]
 800c45a:	46b8      	mov	r8, r7
 800c45c:	4625      	mov	r5, r4
 800c45e:	e7f4      	b.n	800c44a <_dtoa_r+0x94a>
 800c460:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c464:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c466:	2b00      	cmp	r3, #0
 800c468:	f000 8101 	beq.w	800c66e <_dtoa_r+0xb6e>
 800c46c:	2e00      	cmp	r6, #0
 800c46e:	dd05      	ble.n	800c47c <_dtoa_r+0x97c>
 800c470:	4629      	mov	r1, r5
 800c472:	4632      	mov	r2, r6
 800c474:	4648      	mov	r0, r9
 800c476:	f000 fc19 	bl	800ccac <__lshift>
 800c47a:	4605      	mov	r5, r0
 800c47c:	9b08      	ldr	r3, [sp, #32]
 800c47e:	2b00      	cmp	r3, #0
 800c480:	d05c      	beq.n	800c53c <_dtoa_r+0xa3c>
 800c482:	6869      	ldr	r1, [r5, #4]
 800c484:	4648      	mov	r0, r9
 800c486:	f000 fa0b 	bl	800c8a0 <_Balloc>
 800c48a:	4606      	mov	r6, r0
 800c48c:	b928      	cbnz	r0, 800c49a <_dtoa_r+0x99a>
 800c48e:	4b82      	ldr	r3, [pc, #520]	@ (800c698 <_dtoa_r+0xb98>)
 800c490:	4602      	mov	r2, r0
 800c492:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c496:	f7ff bb4a 	b.w	800bb2e <_dtoa_r+0x2e>
 800c49a:	692a      	ldr	r2, [r5, #16]
 800c49c:	3202      	adds	r2, #2
 800c49e:	0092      	lsls	r2, r2, #2
 800c4a0:	f105 010c 	add.w	r1, r5, #12
 800c4a4:	300c      	adds	r0, #12
 800c4a6:	f000 ffa3 	bl	800d3f0 <memcpy>
 800c4aa:	2201      	movs	r2, #1
 800c4ac:	4631      	mov	r1, r6
 800c4ae:	4648      	mov	r0, r9
 800c4b0:	f000 fbfc 	bl	800ccac <__lshift>
 800c4b4:	f10a 0301 	add.w	r3, sl, #1
 800c4b8:	9300      	str	r3, [sp, #0]
 800c4ba:	eb0a 030b 	add.w	r3, sl, fp
 800c4be:	9308      	str	r3, [sp, #32]
 800c4c0:	9b04      	ldr	r3, [sp, #16]
 800c4c2:	f003 0301 	and.w	r3, r3, #1
 800c4c6:	462f      	mov	r7, r5
 800c4c8:	9306      	str	r3, [sp, #24]
 800c4ca:	4605      	mov	r5, r0
 800c4cc:	9b00      	ldr	r3, [sp, #0]
 800c4ce:	9802      	ldr	r0, [sp, #8]
 800c4d0:	4621      	mov	r1, r4
 800c4d2:	f103 3bff 	add.w	fp, r3, #4294967295
 800c4d6:	f7ff fa88 	bl	800b9ea <quorem>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	3330      	adds	r3, #48	@ 0x30
 800c4de:	9003      	str	r0, [sp, #12]
 800c4e0:	4639      	mov	r1, r7
 800c4e2:	9802      	ldr	r0, [sp, #8]
 800c4e4:	9309      	str	r3, [sp, #36]	@ 0x24
 800c4e6:	f000 fc4d 	bl	800cd84 <__mcmp>
 800c4ea:	462a      	mov	r2, r5
 800c4ec:	9004      	str	r0, [sp, #16]
 800c4ee:	4621      	mov	r1, r4
 800c4f0:	4648      	mov	r0, r9
 800c4f2:	f000 fc63 	bl	800cdbc <__mdiff>
 800c4f6:	68c2      	ldr	r2, [r0, #12]
 800c4f8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4fa:	4606      	mov	r6, r0
 800c4fc:	bb02      	cbnz	r2, 800c540 <_dtoa_r+0xa40>
 800c4fe:	4601      	mov	r1, r0
 800c500:	9802      	ldr	r0, [sp, #8]
 800c502:	f000 fc3f 	bl	800cd84 <__mcmp>
 800c506:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c508:	4602      	mov	r2, r0
 800c50a:	4631      	mov	r1, r6
 800c50c:	4648      	mov	r0, r9
 800c50e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c510:	9309      	str	r3, [sp, #36]	@ 0x24
 800c512:	f000 fa05 	bl	800c920 <_Bfree>
 800c516:	9b07      	ldr	r3, [sp, #28]
 800c518:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c51a:	9e00      	ldr	r6, [sp, #0]
 800c51c:	ea42 0103 	orr.w	r1, r2, r3
 800c520:	9b06      	ldr	r3, [sp, #24]
 800c522:	4319      	orrs	r1, r3
 800c524:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c526:	d10d      	bne.n	800c544 <_dtoa_r+0xa44>
 800c528:	2b39      	cmp	r3, #57	@ 0x39
 800c52a:	d027      	beq.n	800c57c <_dtoa_r+0xa7c>
 800c52c:	9a04      	ldr	r2, [sp, #16]
 800c52e:	2a00      	cmp	r2, #0
 800c530:	dd01      	ble.n	800c536 <_dtoa_r+0xa36>
 800c532:	9b03      	ldr	r3, [sp, #12]
 800c534:	3331      	adds	r3, #49	@ 0x31
 800c536:	f88b 3000 	strb.w	r3, [fp]
 800c53a:	e52e      	b.n	800bf9a <_dtoa_r+0x49a>
 800c53c:	4628      	mov	r0, r5
 800c53e:	e7b9      	b.n	800c4b4 <_dtoa_r+0x9b4>
 800c540:	2201      	movs	r2, #1
 800c542:	e7e2      	b.n	800c50a <_dtoa_r+0xa0a>
 800c544:	9904      	ldr	r1, [sp, #16]
 800c546:	2900      	cmp	r1, #0
 800c548:	db04      	blt.n	800c554 <_dtoa_r+0xa54>
 800c54a:	9807      	ldr	r0, [sp, #28]
 800c54c:	4301      	orrs	r1, r0
 800c54e:	9806      	ldr	r0, [sp, #24]
 800c550:	4301      	orrs	r1, r0
 800c552:	d120      	bne.n	800c596 <_dtoa_r+0xa96>
 800c554:	2a00      	cmp	r2, #0
 800c556:	ddee      	ble.n	800c536 <_dtoa_r+0xa36>
 800c558:	9902      	ldr	r1, [sp, #8]
 800c55a:	9300      	str	r3, [sp, #0]
 800c55c:	2201      	movs	r2, #1
 800c55e:	4648      	mov	r0, r9
 800c560:	f000 fba4 	bl	800ccac <__lshift>
 800c564:	4621      	mov	r1, r4
 800c566:	9002      	str	r0, [sp, #8]
 800c568:	f000 fc0c 	bl	800cd84 <__mcmp>
 800c56c:	2800      	cmp	r0, #0
 800c56e:	9b00      	ldr	r3, [sp, #0]
 800c570:	dc02      	bgt.n	800c578 <_dtoa_r+0xa78>
 800c572:	d1e0      	bne.n	800c536 <_dtoa_r+0xa36>
 800c574:	07da      	lsls	r2, r3, #31
 800c576:	d5de      	bpl.n	800c536 <_dtoa_r+0xa36>
 800c578:	2b39      	cmp	r3, #57	@ 0x39
 800c57a:	d1da      	bne.n	800c532 <_dtoa_r+0xa32>
 800c57c:	2339      	movs	r3, #57	@ 0x39
 800c57e:	f88b 3000 	strb.w	r3, [fp]
 800c582:	4633      	mov	r3, r6
 800c584:	461e      	mov	r6, r3
 800c586:	3b01      	subs	r3, #1
 800c588:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c58c:	2a39      	cmp	r2, #57	@ 0x39
 800c58e:	d04e      	beq.n	800c62e <_dtoa_r+0xb2e>
 800c590:	3201      	adds	r2, #1
 800c592:	701a      	strb	r2, [r3, #0]
 800c594:	e501      	b.n	800bf9a <_dtoa_r+0x49a>
 800c596:	2a00      	cmp	r2, #0
 800c598:	dd03      	ble.n	800c5a2 <_dtoa_r+0xaa2>
 800c59a:	2b39      	cmp	r3, #57	@ 0x39
 800c59c:	d0ee      	beq.n	800c57c <_dtoa_r+0xa7c>
 800c59e:	3301      	adds	r3, #1
 800c5a0:	e7c9      	b.n	800c536 <_dtoa_r+0xa36>
 800c5a2:	9a00      	ldr	r2, [sp, #0]
 800c5a4:	9908      	ldr	r1, [sp, #32]
 800c5a6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c5aa:	428a      	cmp	r2, r1
 800c5ac:	d028      	beq.n	800c600 <_dtoa_r+0xb00>
 800c5ae:	9902      	ldr	r1, [sp, #8]
 800c5b0:	2300      	movs	r3, #0
 800c5b2:	220a      	movs	r2, #10
 800c5b4:	4648      	mov	r0, r9
 800c5b6:	f000 f9d5 	bl	800c964 <__multadd>
 800c5ba:	42af      	cmp	r7, r5
 800c5bc:	9002      	str	r0, [sp, #8]
 800c5be:	f04f 0300 	mov.w	r3, #0
 800c5c2:	f04f 020a 	mov.w	r2, #10
 800c5c6:	4639      	mov	r1, r7
 800c5c8:	4648      	mov	r0, r9
 800c5ca:	d107      	bne.n	800c5dc <_dtoa_r+0xadc>
 800c5cc:	f000 f9ca 	bl	800c964 <__multadd>
 800c5d0:	4607      	mov	r7, r0
 800c5d2:	4605      	mov	r5, r0
 800c5d4:	9b00      	ldr	r3, [sp, #0]
 800c5d6:	3301      	adds	r3, #1
 800c5d8:	9300      	str	r3, [sp, #0]
 800c5da:	e777      	b.n	800c4cc <_dtoa_r+0x9cc>
 800c5dc:	f000 f9c2 	bl	800c964 <__multadd>
 800c5e0:	4629      	mov	r1, r5
 800c5e2:	4607      	mov	r7, r0
 800c5e4:	2300      	movs	r3, #0
 800c5e6:	220a      	movs	r2, #10
 800c5e8:	4648      	mov	r0, r9
 800c5ea:	f000 f9bb 	bl	800c964 <__multadd>
 800c5ee:	4605      	mov	r5, r0
 800c5f0:	e7f0      	b.n	800c5d4 <_dtoa_r+0xad4>
 800c5f2:	f1bb 0f00 	cmp.w	fp, #0
 800c5f6:	bfcc      	ite	gt
 800c5f8:	465e      	movgt	r6, fp
 800c5fa:	2601      	movle	r6, #1
 800c5fc:	4456      	add	r6, sl
 800c5fe:	2700      	movs	r7, #0
 800c600:	9902      	ldr	r1, [sp, #8]
 800c602:	9300      	str	r3, [sp, #0]
 800c604:	2201      	movs	r2, #1
 800c606:	4648      	mov	r0, r9
 800c608:	f000 fb50 	bl	800ccac <__lshift>
 800c60c:	4621      	mov	r1, r4
 800c60e:	9002      	str	r0, [sp, #8]
 800c610:	f000 fbb8 	bl	800cd84 <__mcmp>
 800c614:	2800      	cmp	r0, #0
 800c616:	dcb4      	bgt.n	800c582 <_dtoa_r+0xa82>
 800c618:	d102      	bne.n	800c620 <_dtoa_r+0xb20>
 800c61a:	9b00      	ldr	r3, [sp, #0]
 800c61c:	07db      	lsls	r3, r3, #31
 800c61e:	d4b0      	bmi.n	800c582 <_dtoa_r+0xa82>
 800c620:	4633      	mov	r3, r6
 800c622:	461e      	mov	r6, r3
 800c624:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c628:	2a30      	cmp	r2, #48	@ 0x30
 800c62a:	d0fa      	beq.n	800c622 <_dtoa_r+0xb22>
 800c62c:	e4b5      	b.n	800bf9a <_dtoa_r+0x49a>
 800c62e:	459a      	cmp	sl, r3
 800c630:	d1a8      	bne.n	800c584 <_dtoa_r+0xa84>
 800c632:	2331      	movs	r3, #49	@ 0x31
 800c634:	f108 0801 	add.w	r8, r8, #1
 800c638:	f88a 3000 	strb.w	r3, [sl]
 800c63c:	e4ad      	b.n	800bf9a <_dtoa_r+0x49a>
 800c63e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c640:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c69c <_dtoa_r+0xb9c>
 800c644:	b11b      	cbz	r3, 800c64e <_dtoa_r+0xb4e>
 800c646:	f10a 0308 	add.w	r3, sl, #8
 800c64a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c64c:	6013      	str	r3, [r2, #0]
 800c64e:	4650      	mov	r0, sl
 800c650:	b017      	add	sp, #92	@ 0x5c
 800c652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c656:	9b07      	ldr	r3, [sp, #28]
 800c658:	2b01      	cmp	r3, #1
 800c65a:	f77f ae2e 	ble.w	800c2ba <_dtoa_r+0x7ba>
 800c65e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c660:	9308      	str	r3, [sp, #32]
 800c662:	2001      	movs	r0, #1
 800c664:	e64d      	b.n	800c302 <_dtoa_r+0x802>
 800c666:	f1bb 0f00 	cmp.w	fp, #0
 800c66a:	f77f aed9 	ble.w	800c420 <_dtoa_r+0x920>
 800c66e:	4656      	mov	r6, sl
 800c670:	9802      	ldr	r0, [sp, #8]
 800c672:	4621      	mov	r1, r4
 800c674:	f7ff f9b9 	bl	800b9ea <quorem>
 800c678:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c67c:	f806 3b01 	strb.w	r3, [r6], #1
 800c680:	eba6 020a 	sub.w	r2, r6, sl
 800c684:	4593      	cmp	fp, r2
 800c686:	ddb4      	ble.n	800c5f2 <_dtoa_r+0xaf2>
 800c688:	9902      	ldr	r1, [sp, #8]
 800c68a:	2300      	movs	r3, #0
 800c68c:	220a      	movs	r2, #10
 800c68e:	4648      	mov	r0, r9
 800c690:	f000 f968 	bl	800c964 <__multadd>
 800c694:	9002      	str	r0, [sp, #8]
 800c696:	e7eb      	b.n	800c670 <_dtoa_r+0xb70>
 800c698:	08011338 	.word	0x08011338
 800c69c:	080112bc 	.word	0x080112bc

0800c6a0 <_free_r>:
 800c6a0:	b538      	push	{r3, r4, r5, lr}
 800c6a2:	4605      	mov	r5, r0
 800c6a4:	2900      	cmp	r1, #0
 800c6a6:	d041      	beq.n	800c72c <_free_r+0x8c>
 800c6a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c6ac:	1f0c      	subs	r4, r1, #4
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	bfb8      	it	lt
 800c6b2:	18e4      	addlt	r4, r4, r3
 800c6b4:	f000 f8e8 	bl	800c888 <__malloc_lock>
 800c6b8:	4a1d      	ldr	r2, [pc, #116]	@ (800c730 <_free_r+0x90>)
 800c6ba:	6813      	ldr	r3, [r2, #0]
 800c6bc:	b933      	cbnz	r3, 800c6cc <_free_r+0x2c>
 800c6be:	6063      	str	r3, [r4, #4]
 800c6c0:	6014      	str	r4, [r2, #0]
 800c6c2:	4628      	mov	r0, r5
 800c6c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c6c8:	f000 b8e4 	b.w	800c894 <__malloc_unlock>
 800c6cc:	42a3      	cmp	r3, r4
 800c6ce:	d908      	bls.n	800c6e2 <_free_r+0x42>
 800c6d0:	6820      	ldr	r0, [r4, #0]
 800c6d2:	1821      	adds	r1, r4, r0
 800c6d4:	428b      	cmp	r3, r1
 800c6d6:	bf01      	itttt	eq
 800c6d8:	6819      	ldreq	r1, [r3, #0]
 800c6da:	685b      	ldreq	r3, [r3, #4]
 800c6dc:	1809      	addeq	r1, r1, r0
 800c6de:	6021      	streq	r1, [r4, #0]
 800c6e0:	e7ed      	b.n	800c6be <_free_r+0x1e>
 800c6e2:	461a      	mov	r2, r3
 800c6e4:	685b      	ldr	r3, [r3, #4]
 800c6e6:	b10b      	cbz	r3, 800c6ec <_free_r+0x4c>
 800c6e8:	42a3      	cmp	r3, r4
 800c6ea:	d9fa      	bls.n	800c6e2 <_free_r+0x42>
 800c6ec:	6811      	ldr	r1, [r2, #0]
 800c6ee:	1850      	adds	r0, r2, r1
 800c6f0:	42a0      	cmp	r0, r4
 800c6f2:	d10b      	bne.n	800c70c <_free_r+0x6c>
 800c6f4:	6820      	ldr	r0, [r4, #0]
 800c6f6:	4401      	add	r1, r0
 800c6f8:	1850      	adds	r0, r2, r1
 800c6fa:	4283      	cmp	r3, r0
 800c6fc:	6011      	str	r1, [r2, #0]
 800c6fe:	d1e0      	bne.n	800c6c2 <_free_r+0x22>
 800c700:	6818      	ldr	r0, [r3, #0]
 800c702:	685b      	ldr	r3, [r3, #4]
 800c704:	6053      	str	r3, [r2, #4]
 800c706:	4408      	add	r0, r1
 800c708:	6010      	str	r0, [r2, #0]
 800c70a:	e7da      	b.n	800c6c2 <_free_r+0x22>
 800c70c:	d902      	bls.n	800c714 <_free_r+0x74>
 800c70e:	230c      	movs	r3, #12
 800c710:	602b      	str	r3, [r5, #0]
 800c712:	e7d6      	b.n	800c6c2 <_free_r+0x22>
 800c714:	6820      	ldr	r0, [r4, #0]
 800c716:	1821      	adds	r1, r4, r0
 800c718:	428b      	cmp	r3, r1
 800c71a:	bf04      	itt	eq
 800c71c:	6819      	ldreq	r1, [r3, #0]
 800c71e:	685b      	ldreq	r3, [r3, #4]
 800c720:	6063      	str	r3, [r4, #4]
 800c722:	bf04      	itt	eq
 800c724:	1809      	addeq	r1, r1, r0
 800c726:	6021      	streq	r1, [r4, #0]
 800c728:	6054      	str	r4, [r2, #4]
 800c72a:	e7ca      	b.n	800c6c2 <_free_r+0x22>
 800c72c:	bd38      	pop	{r3, r4, r5, pc}
 800c72e:	bf00      	nop
 800c730:	20000934 	.word	0x20000934

0800c734 <malloc>:
 800c734:	4b02      	ldr	r3, [pc, #8]	@ (800c740 <malloc+0xc>)
 800c736:	4601      	mov	r1, r0
 800c738:	6818      	ldr	r0, [r3, #0]
 800c73a:	f000 b825 	b.w	800c788 <_malloc_r>
 800c73e:	bf00      	nop
 800c740:	20000078 	.word	0x20000078

0800c744 <sbrk_aligned>:
 800c744:	b570      	push	{r4, r5, r6, lr}
 800c746:	4e0f      	ldr	r6, [pc, #60]	@ (800c784 <sbrk_aligned+0x40>)
 800c748:	460c      	mov	r4, r1
 800c74a:	6831      	ldr	r1, [r6, #0]
 800c74c:	4605      	mov	r5, r0
 800c74e:	b911      	cbnz	r1, 800c756 <sbrk_aligned+0x12>
 800c750:	f000 fe3e 	bl	800d3d0 <_sbrk_r>
 800c754:	6030      	str	r0, [r6, #0]
 800c756:	4621      	mov	r1, r4
 800c758:	4628      	mov	r0, r5
 800c75a:	f000 fe39 	bl	800d3d0 <_sbrk_r>
 800c75e:	1c43      	adds	r3, r0, #1
 800c760:	d103      	bne.n	800c76a <sbrk_aligned+0x26>
 800c762:	f04f 34ff 	mov.w	r4, #4294967295
 800c766:	4620      	mov	r0, r4
 800c768:	bd70      	pop	{r4, r5, r6, pc}
 800c76a:	1cc4      	adds	r4, r0, #3
 800c76c:	f024 0403 	bic.w	r4, r4, #3
 800c770:	42a0      	cmp	r0, r4
 800c772:	d0f8      	beq.n	800c766 <sbrk_aligned+0x22>
 800c774:	1a21      	subs	r1, r4, r0
 800c776:	4628      	mov	r0, r5
 800c778:	f000 fe2a 	bl	800d3d0 <_sbrk_r>
 800c77c:	3001      	adds	r0, #1
 800c77e:	d1f2      	bne.n	800c766 <sbrk_aligned+0x22>
 800c780:	e7ef      	b.n	800c762 <sbrk_aligned+0x1e>
 800c782:	bf00      	nop
 800c784:	20000930 	.word	0x20000930

0800c788 <_malloc_r>:
 800c788:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c78c:	1ccd      	adds	r5, r1, #3
 800c78e:	f025 0503 	bic.w	r5, r5, #3
 800c792:	3508      	adds	r5, #8
 800c794:	2d0c      	cmp	r5, #12
 800c796:	bf38      	it	cc
 800c798:	250c      	movcc	r5, #12
 800c79a:	2d00      	cmp	r5, #0
 800c79c:	4606      	mov	r6, r0
 800c79e:	db01      	blt.n	800c7a4 <_malloc_r+0x1c>
 800c7a0:	42a9      	cmp	r1, r5
 800c7a2:	d904      	bls.n	800c7ae <_malloc_r+0x26>
 800c7a4:	230c      	movs	r3, #12
 800c7a6:	6033      	str	r3, [r6, #0]
 800c7a8:	2000      	movs	r0, #0
 800c7aa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c7ae:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c884 <_malloc_r+0xfc>
 800c7b2:	f000 f869 	bl	800c888 <__malloc_lock>
 800c7b6:	f8d8 3000 	ldr.w	r3, [r8]
 800c7ba:	461c      	mov	r4, r3
 800c7bc:	bb44      	cbnz	r4, 800c810 <_malloc_r+0x88>
 800c7be:	4629      	mov	r1, r5
 800c7c0:	4630      	mov	r0, r6
 800c7c2:	f7ff ffbf 	bl	800c744 <sbrk_aligned>
 800c7c6:	1c43      	adds	r3, r0, #1
 800c7c8:	4604      	mov	r4, r0
 800c7ca:	d158      	bne.n	800c87e <_malloc_r+0xf6>
 800c7cc:	f8d8 4000 	ldr.w	r4, [r8]
 800c7d0:	4627      	mov	r7, r4
 800c7d2:	2f00      	cmp	r7, #0
 800c7d4:	d143      	bne.n	800c85e <_malloc_r+0xd6>
 800c7d6:	2c00      	cmp	r4, #0
 800c7d8:	d04b      	beq.n	800c872 <_malloc_r+0xea>
 800c7da:	6823      	ldr	r3, [r4, #0]
 800c7dc:	4639      	mov	r1, r7
 800c7de:	4630      	mov	r0, r6
 800c7e0:	eb04 0903 	add.w	r9, r4, r3
 800c7e4:	f000 fdf4 	bl	800d3d0 <_sbrk_r>
 800c7e8:	4581      	cmp	r9, r0
 800c7ea:	d142      	bne.n	800c872 <_malloc_r+0xea>
 800c7ec:	6821      	ldr	r1, [r4, #0]
 800c7ee:	1a6d      	subs	r5, r5, r1
 800c7f0:	4629      	mov	r1, r5
 800c7f2:	4630      	mov	r0, r6
 800c7f4:	f7ff ffa6 	bl	800c744 <sbrk_aligned>
 800c7f8:	3001      	adds	r0, #1
 800c7fa:	d03a      	beq.n	800c872 <_malloc_r+0xea>
 800c7fc:	6823      	ldr	r3, [r4, #0]
 800c7fe:	442b      	add	r3, r5
 800c800:	6023      	str	r3, [r4, #0]
 800c802:	f8d8 3000 	ldr.w	r3, [r8]
 800c806:	685a      	ldr	r2, [r3, #4]
 800c808:	bb62      	cbnz	r2, 800c864 <_malloc_r+0xdc>
 800c80a:	f8c8 7000 	str.w	r7, [r8]
 800c80e:	e00f      	b.n	800c830 <_malloc_r+0xa8>
 800c810:	6822      	ldr	r2, [r4, #0]
 800c812:	1b52      	subs	r2, r2, r5
 800c814:	d420      	bmi.n	800c858 <_malloc_r+0xd0>
 800c816:	2a0b      	cmp	r2, #11
 800c818:	d917      	bls.n	800c84a <_malloc_r+0xc2>
 800c81a:	1961      	adds	r1, r4, r5
 800c81c:	42a3      	cmp	r3, r4
 800c81e:	6025      	str	r5, [r4, #0]
 800c820:	bf18      	it	ne
 800c822:	6059      	strne	r1, [r3, #4]
 800c824:	6863      	ldr	r3, [r4, #4]
 800c826:	bf08      	it	eq
 800c828:	f8c8 1000 	streq.w	r1, [r8]
 800c82c:	5162      	str	r2, [r4, r5]
 800c82e:	604b      	str	r3, [r1, #4]
 800c830:	4630      	mov	r0, r6
 800c832:	f000 f82f 	bl	800c894 <__malloc_unlock>
 800c836:	f104 000b 	add.w	r0, r4, #11
 800c83a:	1d23      	adds	r3, r4, #4
 800c83c:	f020 0007 	bic.w	r0, r0, #7
 800c840:	1ac2      	subs	r2, r0, r3
 800c842:	bf1c      	itt	ne
 800c844:	1a1b      	subne	r3, r3, r0
 800c846:	50a3      	strne	r3, [r4, r2]
 800c848:	e7af      	b.n	800c7aa <_malloc_r+0x22>
 800c84a:	6862      	ldr	r2, [r4, #4]
 800c84c:	42a3      	cmp	r3, r4
 800c84e:	bf0c      	ite	eq
 800c850:	f8c8 2000 	streq.w	r2, [r8]
 800c854:	605a      	strne	r2, [r3, #4]
 800c856:	e7eb      	b.n	800c830 <_malloc_r+0xa8>
 800c858:	4623      	mov	r3, r4
 800c85a:	6864      	ldr	r4, [r4, #4]
 800c85c:	e7ae      	b.n	800c7bc <_malloc_r+0x34>
 800c85e:	463c      	mov	r4, r7
 800c860:	687f      	ldr	r7, [r7, #4]
 800c862:	e7b6      	b.n	800c7d2 <_malloc_r+0x4a>
 800c864:	461a      	mov	r2, r3
 800c866:	685b      	ldr	r3, [r3, #4]
 800c868:	42a3      	cmp	r3, r4
 800c86a:	d1fb      	bne.n	800c864 <_malloc_r+0xdc>
 800c86c:	2300      	movs	r3, #0
 800c86e:	6053      	str	r3, [r2, #4]
 800c870:	e7de      	b.n	800c830 <_malloc_r+0xa8>
 800c872:	230c      	movs	r3, #12
 800c874:	6033      	str	r3, [r6, #0]
 800c876:	4630      	mov	r0, r6
 800c878:	f000 f80c 	bl	800c894 <__malloc_unlock>
 800c87c:	e794      	b.n	800c7a8 <_malloc_r+0x20>
 800c87e:	6005      	str	r5, [r0, #0]
 800c880:	e7d6      	b.n	800c830 <_malloc_r+0xa8>
 800c882:	bf00      	nop
 800c884:	20000934 	.word	0x20000934

0800c888 <__malloc_lock>:
 800c888:	4801      	ldr	r0, [pc, #4]	@ (800c890 <__malloc_lock+0x8>)
 800c88a:	f7ff b8ac 	b.w	800b9e6 <__retarget_lock_acquire_recursive>
 800c88e:	bf00      	nop
 800c890:	2000092c 	.word	0x2000092c

0800c894 <__malloc_unlock>:
 800c894:	4801      	ldr	r0, [pc, #4]	@ (800c89c <__malloc_unlock+0x8>)
 800c896:	f7ff b8a7 	b.w	800b9e8 <__retarget_lock_release_recursive>
 800c89a:	bf00      	nop
 800c89c:	2000092c 	.word	0x2000092c

0800c8a0 <_Balloc>:
 800c8a0:	b570      	push	{r4, r5, r6, lr}
 800c8a2:	69c6      	ldr	r6, [r0, #28]
 800c8a4:	4604      	mov	r4, r0
 800c8a6:	460d      	mov	r5, r1
 800c8a8:	b976      	cbnz	r6, 800c8c8 <_Balloc+0x28>
 800c8aa:	2010      	movs	r0, #16
 800c8ac:	f7ff ff42 	bl	800c734 <malloc>
 800c8b0:	4602      	mov	r2, r0
 800c8b2:	61e0      	str	r0, [r4, #28]
 800c8b4:	b920      	cbnz	r0, 800c8c0 <_Balloc+0x20>
 800c8b6:	4b18      	ldr	r3, [pc, #96]	@ (800c918 <_Balloc+0x78>)
 800c8b8:	4818      	ldr	r0, [pc, #96]	@ (800c91c <_Balloc+0x7c>)
 800c8ba:	216b      	movs	r1, #107	@ 0x6b
 800c8bc:	f000 fda6 	bl	800d40c <__assert_func>
 800c8c0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c8c4:	6006      	str	r6, [r0, #0]
 800c8c6:	60c6      	str	r6, [r0, #12]
 800c8c8:	69e6      	ldr	r6, [r4, #28]
 800c8ca:	68f3      	ldr	r3, [r6, #12]
 800c8cc:	b183      	cbz	r3, 800c8f0 <_Balloc+0x50>
 800c8ce:	69e3      	ldr	r3, [r4, #28]
 800c8d0:	68db      	ldr	r3, [r3, #12]
 800c8d2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c8d6:	b9b8      	cbnz	r0, 800c908 <_Balloc+0x68>
 800c8d8:	2101      	movs	r1, #1
 800c8da:	fa01 f605 	lsl.w	r6, r1, r5
 800c8de:	1d72      	adds	r2, r6, #5
 800c8e0:	0092      	lsls	r2, r2, #2
 800c8e2:	4620      	mov	r0, r4
 800c8e4:	f000 fdb0 	bl	800d448 <_calloc_r>
 800c8e8:	b160      	cbz	r0, 800c904 <_Balloc+0x64>
 800c8ea:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c8ee:	e00e      	b.n	800c90e <_Balloc+0x6e>
 800c8f0:	2221      	movs	r2, #33	@ 0x21
 800c8f2:	2104      	movs	r1, #4
 800c8f4:	4620      	mov	r0, r4
 800c8f6:	f000 fda7 	bl	800d448 <_calloc_r>
 800c8fa:	69e3      	ldr	r3, [r4, #28]
 800c8fc:	60f0      	str	r0, [r6, #12]
 800c8fe:	68db      	ldr	r3, [r3, #12]
 800c900:	2b00      	cmp	r3, #0
 800c902:	d1e4      	bne.n	800c8ce <_Balloc+0x2e>
 800c904:	2000      	movs	r0, #0
 800c906:	bd70      	pop	{r4, r5, r6, pc}
 800c908:	6802      	ldr	r2, [r0, #0]
 800c90a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c90e:	2300      	movs	r3, #0
 800c910:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c914:	e7f7      	b.n	800c906 <_Balloc+0x66>
 800c916:	bf00      	nop
 800c918:	080112c9 	.word	0x080112c9
 800c91c:	08011349 	.word	0x08011349

0800c920 <_Bfree>:
 800c920:	b570      	push	{r4, r5, r6, lr}
 800c922:	69c6      	ldr	r6, [r0, #28]
 800c924:	4605      	mov	r5, r0
 800c926:	460c      	mov	r4, r1
 800c928:	b976      	cbnz	r6, 800c948 <_Bfree+0x28>
 800c92a:	2010      	movs	r0, #16
 800c92c:	f7ff ff02 	bl	800c734 <malloc>
 800c930:	4602      	mov	r2, r0
 800c932:	61e8      	str	r0, [r5, #28]
 800c934:	b920      	cbnz	r0, 800c940 <_Bfree+0x20>
 800c936:	4b09      	ldr	r3, [pc, #36]	@ (800c95c <_Bfree+0x3c>)
 800c938:	4809      	ldr	r0, [pc, #36]	@ (800c960 <_Bfree+0x40>)
 800c93a:	218f      	movs	r1, #143	@ 0x8f
 800c93c:	f000 fd66 	bl	800d40c <__assert_func>
 800c940:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c944:	6006      	str	r6, [r0, #0]
 800c946:	60c6      	str	r6, [r0, #12]
 800c948:	b13c      	cbz	r4, 800c95a <_Bfree+0x3a>
 800c94a:	69eb      	ldr	r3, [r5, #28]
 800c94c:	6862      	ldr	r2, [r4, #4]
 800c94e:	68db      	ldr	r3, [r3, #12]
 800c950:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c954:	6021      	str	r1, [r4, #0]
 800c956:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c95a:	bd70      	pop	{r4, r5, r6, pc}
 800c95c:	080112c9 	.word	0x080112c9
 800c960:	08011349 	.word	0x08011349

0800c964 <__multadd>:
 800c964:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c968:	690d      	ldr	r5, [r1, #16]
 800c96a:	4607      	mov	r7, r0
 800c96c:	460c      	mov	r4, r1
 800c96e:	461e      	mov	r6, r3
 800c970:	f101 0c14 	add.w	ip, r1, #20
 800c974:	2000      	movs	r0, #0
 800c976:	f8dc 3000 	ldr.w	r3, [ip]
 800c97a:	b299      	uxth	r1, r3
 800c97c:	fb02 6101 	mla	r1, r2, r1, r6
 800c980:	0c1e      	lsrs	r6, r3, #16
 800c982:	0c0b      	lsrs	r3, r1, #16
 800c984:	fb02 3306 	mla	r3, r2, r6, r3
 800c988:	b289      	uxth	r1, r1
 800c98a:	3001      	adds	r0, #1
 800c98c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800c990:	4285      	cmp	r5, r0
 800c992:	f84c 1b04 	str.w	r1, [ip], #4
 800c996:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800c99a:	dcec      	bgt.n	800c976 <__multadd+0x12>
 800c99c:	b30e      	cbz	r6, 800c9e2 <__multadd+0x7e>
 800c99e:	68a3      	ldr	r3, [r4, #8]
 800c9a0:	42ab      	cmp	r3, r5
 800c9a2:	dc19      	bgt.n	800c9d8 <__multadd+0x74>
 800c9a4:	6861      	ldr	r1, [r4, #4]
 800c9a6:	4638      	mov	r0, r7
 800c9a8:	3101      	adds	r1, #1
 800c9aa:	f7ff ff79 	bl	800c8a0 <_Balloc>
 800c9ae:	4680      	mov	r8, r0
 800c9b0:	b928      	cbnz	r0, 800c9be <__multadd+0x5a>
 800c9b2:	4602      	mov	r2, r0
 800c9b4:	4b0c      	ldr	r3, [pc, #48]	@ (800c9e8 <__multadd+0x84>)
 800c9b6:	480d      	ldr	r0, [pc, #52]	@ (800c9ec <__multadd+0x88>)
 800c9b8:	21ba      	movs	r1, #186	@ 0xba
 800c9ba:	f000 fd27 	bl	800d40c <__assert_func>
 800c9be:	6922      	ldr	r2, [r4, #16]
 800c9c0:	3202      	adds	r2, #2
 800c9c2:	f104 010c 	add.w	r1, r4, #12
 800c9c6:	0092      	lsls	r2, r2, #2
 800c9c8:	300c      	adds	r0, #12
 800c9ca:	f000 fd11 	bl	800d3f0 <memcpy>
 800c9ce:	4621      	mov	r1, r4
 800c9d0:	4638      	mov	r0, r7
 800c9d2:	f7ff ffa5 	bl	800c920 <_Bfree>
 800c9d6:	4644      	mov	r4, r8
 800c9d8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800c9dc:	3501      	adds	r5, #1
 800c9de:	615e      	str	r6, [r3, #20]
 800c9e0:	6125      	str	r5, [r4, #16]
 800c9e2:	4620      	mov	r0, r4
 800c9e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c9e8:	08011338 	.word	0x08011338
 800c9ec:	08011349 	.word	0x08011349

0800c9f0 <__hi0bits>:
 800c9f0:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800c9f4:	4603      	mov	r3, r0
 800c9f6:	bf36      	itet	cc
 800c9f8:	0403      	lslcc	r3, r0, #16
 800c9fa:	2000      	movcs	r0, #0
 800c9fc:	2010      	movcc	r0, #16
 800c9fe:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800ca02:	bf3c      	itt	cc
 800ca04:	021b      	lslcc	r3, r3, #8
 800ca06:	3008      	addcc	r0, #8
 800ca08:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800ca0c:	bf3c      	itt	cc
 800ca0e:	011b      	lslcc	r3, r3, #4
 800ca10:	3004      	addcc	r0, #4
 800ca12:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ca16:	bf3c      	itt	cc
 800ca18:	009b      	lslcc	r3, r3, #2
 800ca1a:	3002      	addcc	r0, #2
 800ca1c:	2b00      	cmp	r3, #0
 800ca1e:	db05      	blt.n	800ca2c <__hi0bits+0x3c>
 800ca20:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800ca24:	f100 0001 	add.w	r0, r0, #1
 800ca28:	bf08      	it	eq
 800ca2a:	2020      	moveq	r0, #32
 800ca2c:	4770      	bx	lr

0800ca2e <__lo0bits>:
 800ca2e:	6803      	ldr	r3, [r0, #0]
 800ca30:	4602      	mov	r2, r0
 800ca32:	f013 0007 	ands.w	r0, r3, #7
 800ca36:	d00b      	beq.n	800ca50 <__lo0bits+0x22>
 800ca38:	07d9      	lsls	r1, r3, #31
 800ca3a:	d421      	bmi.n	800ca80 <__lo0bits+0x52>
 800ca3c:	0798      	lsls	r0, r3, #30
 800ca3e:	bf49      	itett	mi
 800ca40:	085b      	lsrmi	r3, r3, #1
 800ca42:	089b      	lsrpl	r3, r3, #2
 800ca44:	2001      	movmi	r0, #1
 800ca46:	6013      	strmi	r3, [r2, #0]
 800ca48:	bf5c      	itt	pl
 800ca4a:	6013      	strpl	r3, [r2, #0]
 800ca4c:	2002      	movpl	r0, #2
 800ca4e:	4770      	bx	lr
 800ca50:	b299      	uxth	r1, r3
 800ca52:	b909      	cbnz	r1, 800ca58 <__lo0bits+0x2a>
 800ca54:	0c1b      	lsrs	r3, r3, #16
 800ca56:	2010      	movs	r0, #16
 800ca58:	b2d9      	uxtb	r1, r3
 800ca5a:	b909      	cbnz	r1, 800ca60 <__lo0bits+0x32>
 800ca5c:	3008      	adds	r0, #8
 800ca5e:	0a1b      	lsrs	r3, r3, #8
 800ca60:	0719      	lsls	r1, r3, #28
 800ca62:	bf04      	itt	eq
 800ca64:	091b      	lsreq	r3, r3, #4
 800ca66:	3004      	addeq	r0, #4
 800ca68:	0799      	lsls	r1, r3, #30
 800ca6a:	bf04      	itt	eq
 800ca6c:	089b      	lsreq	r3, r3, #2
 800ca6e:	3002      	addeq	r0, #2
 800ca70:	07d9      	lsls	r1, r3, #31
 800ca72:	d403      	bmi.n	800ca7c <__lo0bits+0x4e>
 800ca74:	085b      	lsrs	r3, r3, #1
 800ca76:	f100 0001 	add.w	r0, r0, #1
 800ca7a:	d003      	beq.n	800ca84 <__lo0bits+0x56>
 800ca7c:	6013      	str	r3, [r2, #0]
 800ca7e:	4770      	bx	lr
 800ca80:	2000      	movs	r0, #0
 800ca82:	4770      	bx	lr
 800ca84:	2020      	movs	r0, #32
 800ca86:	4770      	bx	lr

0800ca88 <__i2b>:
 800ca88:	b510      	push	{r4, lr}
 800ca8a:	460c      	mov	r4, r1
 800ca8c:	2101      	movs	r1, #1
 800ca8e:	f7ff ff07 	bl	800c8a0 <_Balloc>
 800ca92:	4602      	mov	r2, r0
 800ca94:	b928      	cbnz	r0, 800caa2 <__i2b+0x1a>
 800ca96:	4b05      	ldr	r3, [pc, #20]	@ (800caac <__i2b+0x24>)
 800ca98:	4805      	ldr	r0, [pc, #20]	@ (800cab0 <__i2b+0x28>)
 800ca9a:	f240 1145 	movw	r1, #325	@ 0x145
 800ca9e:	f000 fcb5 	bl	800d40c <__assert_func>
 800caa2:	2301      	movs	r3, #1
 800caa4:	6144      	str	r4, [r0, #20]
 800caa6:	6103      	str	r3, [r0, #16]
 800caa8:	bd10      	pop	{r4, pc}
 800caaa:	bf00      	nop
 800caac:	08011338 	.word	0x08011338
 800cab0:	08011349 	.word	0x08011349

0800cab4 <__multiply>:
 800cab4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cab8:	4617      	mov	r7, r2
 800caba:	690a      	ldr	r2, [r1, #16]
 800cabc:	693b      	ldr	r3, [r7, #16]
 800cabe:	429a      	cmp	r2, r3
 800cac0:	bfa8      	it	ge
 800cac2:	463b      	movge	r3, r7
 800cac4:	4689      	mov	r9, r1
 800cac6:	bfa4      	itt	ge
 800cac8:	460f      	movge	r7, r1
 800caca:	4699      	movge	r9, r3
 800cacc:	693d      	ldr	r5, [r7, #16]
 800cace:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cad2:	68bb      	ldr	r3, [r7, #8]
 800cad4:	6879      	ldr	r1, [r7, #4]
 800cad6:	eb05 060a 	add.w	r6, r5, sl
 800cada:	42b3      	cmp	r3, r6
 800cadc:	b085      	sub	sp, #20
 800cade:	bfb8      	it	lt
 800cae0:	3101      	addlt	r1, #1
 800cae2:	f7ff fedd 	bl	800c8a0 <_Balloc>
 800cae6:	b930      	cbnz	r0, 800caf6 <__multiply+0x42>
 800cae8:	4602      	mov	r2, r0
 800caea:	4b41      	ldr	r3, [pc, #260]	@ (800cbf0 <__multiply+0x13c>)
 800caec:	4841      	ldr	r0, [pc, #260]	@ (800cbf4 <__multiply+0x140>)
 800caee:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800caf2:	f000 fc8b 	bl	800d40c <__assert_func>
 800caf6:	f100 0414 	add.w	r4, r0, #20
 800cafa:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800cafe:	4623      	mov	r3, r4
 800cb00:	2200      	movs	r2, #0
 800cb02:	4573      	cmp	r3, lr
 800cb04:	d320      	bcc.n	800cb48 <__multiply+0x94>
 800cb06:	f107 0814 	add.w	r8, r7, #20
 800cb0a:	f109 0114 	add.w	r1, r9, #20
 800cb0e:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800cb12:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cb16:	9302      	str	r3, [sp, #8]
 800cb18:	1beb      	subs	r3, r5, r7
 800cb1a:	3b15      	subs	r3, #21
 800cb1c:	f023 0303 	bic.w	r3, r3, #3
 800cb20:	3304      	adds	r3, #4
 800cb22:	3715      	adds	r7, #21
 800cb24:	42bd      	cmp	r5, r7
 800cb26:	bf38      	it	cc
 800cb28:	2304      	movcc	r3, #4
 800cb2a:	9301      	str	r3, [sp, #4]
 800cb2c:	9b02      	ldr	r3, [sp, #8]
 800cb2e:	9103      	str	r1, [sp, #12]
 800cb30:	428b      	cmp	r3, r1
 800cb32:	d80c      	bhi.n	800cb4e <__multiply+0x9a>
 800cb34:	2e00      	cmp	r6, #0
 800cb36:	dd03      	ble.n	800cb40 <__multiply+0x8c>
 800cb38:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cb3c:	2b00      	cmp	r3, #0
 800cb3e:	d055      	beq.n	800cbec <__multiply+0x138>
 800cb40:	6106      	str	r6, [r0, #16]
 800cb42:	b005      	add	sp, #20
 800cb44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb48:	f843 2b04 	str.w	r2, [r3], #4
 800cb4c:	e7d9      	b.n	800cb02 <__multiply+0x4e>
 800cb4e:	f8b1 a000 	ldrh.w	sl, [r1]
 800cb52:	f1ba 0f00 	cmp.w	sl, #0
 800cb56:	d01f      	beq.n	800cb98 <__multiply+0xe4>
 800cb58:	46c4      	mov	ip, r8
 800cb5a:	46a1      	mov	r9, r4
 800cb5c:	2700      	movs	r7, #0
 800cb5e:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cb62:	f8d9 3000 	ldr.w	r3, [r9]
 800cb66:	fa1f fb82 	uxth.w	fp, r2
 800cb6a:	b29b      	uxth	r3, r3
 800cb6c:	fb0a 330b 	mla	r3, sl, fp, r3
 800cb70:	443b      	add	r3, r7
 800cb72:	f8d9 7000 	ldr.w	r7, [r9]
 800cb76:	0c12      	lsrs	r2, r2, #16
 800cb78:	0c3f      	lsrs	r7, r7, #16
 800cb7a:	fb0a 7202 	mla	r2, sl, r2, r7
 800cb7e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cb82:	b29b      	uxth	r3, r3
 800cb84:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cb88:	4565      	cmp	r5, ip
 800cb8a:	f849 3b04 	str.w	r3, [r9], #4
 800cb8e:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cb92:	d8e4      	bhi.n	800cb5e <__multiply+0xaa>
 800cb94:	9b01      	ldr	r3, [sp, #4]
 800cb96:	50e7      	str	r7, [r4, r3]
 800cb98:	9b03      	ldr	r3, [sp, #12]
 800cb9a:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cb9e:	3104      	adds	r1, #4
 800cba0:	f1b9 0f00 	cmp.w	r9, #0
 800cba4:	d020      	beq.n	800cbe8 <__multiply+0x134>
 800cba6:	6823      	ldr	r3, [r4, #0]
 800cba8:	4647      	mov	r7, r8
 800cbaa:	46a4      	mov	ip, r4
 800cbac:	f04f 0a00 	mov.w	sl, #0
 800cbb0:	f8b7 b000 	ldrh.w	fp, [r7]
 800cbb4:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cbb8:	fb09 220b 	mla	r2, r9, fp, r2
 800cbbc:	4452      	add	r2, sl
 800cbbe:	b29b      	uxth	r3, r3
 800cbc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbc4:	f84c 3b04 	str.w	r3, [ip], #4
 800cbc8:	f857 3b04 	ldr.w	r3, [r7], #4
 800cbcc:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cbd0:	f8bc 3000 	ldrh.w	r3, [ip]
 800cbd4:	fb09 330a 	mla	r3, r9, sl, r3
 800cbd8:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cbdc:	42bd      	cmp	r5, r7
 800cbde:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cbe2:	d8e5      	bhi.n	800cbb0 <__multiply+0xfc>
 800cbe4:	9a01      	ldr	r2, [sp, #4]
 800cbe6:	50a3      	str	r3, [r4, r2]
 800cbe8:	3404      	adds	r4, #4
 800cbea:	e79f      	b.n	800cb2c <__multiply+0x78>
 800cbec:	3e01      	subs	r6, #1
 800cbee:	e7a1      	b.n	800cb34 <__multiply+0x80>
 800cbf0:	08011338 	.word	0x08011338
 800cbf4:	08011349 	.word	0x08011349

0800cbf8 <__pow5mult>:
 800cbf8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cbfc:	4615      	mov	r5, r2
 800cbfe:	f012 0203 	ands.w	r2, r2, #3
 800cc02:	4607      	mov	r7, r0
 800cc04:	460e      	mov	r6, r1
 800cc06:	d007      	beq.n	800cc18 <__pow5mult+0x20>
 800cc08:	4c25      	ldr	r4, [pc, #148]	@ (800cca0 <__pow5mult+0xa8>)
 800cc0a:	3a01      	subs	r2, #1
 800cc0c:	2300      	movs	r3, #0
 800cc0e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cc12:	f7ff fea7 	bl	800c964 <__multadd>
 800cc16:	4606      	mov	r6, r0
 800cc18:	10ad      	asrs	r5, r5, #2
 800cc1a:	d03d      	beq.n	800cc98 <__pow5mult+0xa0>
 800cc1c:	69fc      	ldr	r4, [r7, #28]
 800cc1e:	b97c      	cbnz	r4, 800cc40 <__pow5mult+0x48>
 800cc20:	2010      	movs	r0, #16
 800cc22:	f7ff fd87 	bl	800c734 <malloc>
 800cc26:	4602      	mov	r2, r0
 800cc28:	61f8      	str	r0, [r7, #28]
 800cc2a:	b928      	cbnz	r0, 800cc38 <__pow5mult+0x40>
 800cc2c:	4b1d      	ldr	r3, [pc, #116]	@ (800cca4 <__pow5mult+0xac>)
 800cc2e:	481e      	ldr	r0, [pc, #120]	@ (800cca8 <__pow5mult+0xb0>)
 800cc30:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cc34:	f000 fbea 	bl	800d40c <__assert_func>
 800cc38:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cc3c:	6004      	str	r4, [r0, #0]
 800cc3e:	60c4      	str	r4, [r0, #12]
 800cc40:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cc44:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cc48:	b94c      	cbnz	r4, 800cc5e <__pow5mult+0x66>
 800cc4a:	f240 2171 	movw	r1, #625	@ 0x271
 800cc4e:	4638      	mov	r0, r7
 800cc50:	f7ff ff1a 	bl	800ca88 <__i2b>
 800cc54:	2300      	movs	r3, #0
 800cc56:	f8c8 0008 	str.w	r0, [r8, #8]
 800cc5a:	4604      	mov	r4, r0
 800cc5c:	6003      	str	r3, [r0, #0]
 800cc5e:	f04f 0900 	mov.w	r9, #0
 800cc62:	07eb      	lsls	r3, r5, #31
 800cc64:	d50a      	bpl.n	800cc7c <__pow5mult+0x84>
 800cc66:	4631      	mov	r1, r6
 800cc68:	4622      	mov	r2, r4
 800cc6a:	4638      	mov	r0, r7
 800cc6c:	f7ff ff22 	bl	800cab4 <__multiply>
 800cc70:	4631      	mov	r1, r6
 800cc72:	4680      	mov	r8, r0
 800cc74:	4638      	mov	r0, r7
 800cc76:	f7ff fe53 	bl	800c920 <_Bfree>
 800cc7a:	4646      	mov	r6, r8
 800cc7c:	106d      	asrs	r5, r5, #1
 800cc7e:	d00b      	beq.n	800cc98 <__pow5mult+0xa0>
 800cc80:	6820      	ldr	r0, [r4, #0]
 800cc82:	b938      	cbnz	r0, 800cc94 <__pow5mult+0x9c>
 800cc84:	4622      	mov	r2, r4
 800cc86:	4621      	mov	r1, r4
 800cc88:	4638      	mov	r0, r7
 800cc8a:	f7ff ff13 	bl	800cab4 <__multiply>
 800cc8e:	6020      	str	r0, [r4, #0]
 800cc90:	f8c0 9000 	str.w	r9, [r0]
 800cc94:	4604      	mov	r4, r0
 800cc96:	e7e4      	b.n	800cc62 <__pow5mult+0x6a>
 800cc98:	4630      	mov	r0, r6
 800cc9a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cc9e:	bf00      	nop
 800cca0:	080113fc 	.word	0x080113fc
 800cca4:	080112c9 	.word	0x080112c9
 800cca8:	08011349 	.word	0x08011349

0800ccac <__lshift>:
 800ccac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ccb0:	460c      	mov	r4, r1
 800ccb2:	6849      	ldr	r1, [r1, #4]
 800ccb4:	6923      	ldr	r3, [r4, #16]
 800ccb6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ccba:	68a3      	ldr	r3, [r4, #8]
 800ccbc:	4607      	mov	r7, r0
 800ccbe:	4691      	mov	r9, r2
 800ccc0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ccc4:	f108 0601 	add.w	r6, r8, #1
 800ccc8:	42b3      	cmp	r3, r6
 800ccca:	db0b      	blt.n	800cce4 <__lshift+0x38>
 800cccc:	4638      	mov	r0, r7
 800ccce:	f7ff fde7 	bl	800c8a0 <_Balloc>
 800ccd2:	4605      	mov	r5, r0
 800ccd4:	b948      	cbnz	r0, 800ccea <__lshift+0x3e>
 800ccd6:	4602      	mov	r2, r0
 800ccd8:	4b28      	ldr	r3, [pc, #160]	@ (800cd7c <__lshift+0xd0>)
 800ccda:	4829      	ldr	r0, [pc, #164]	@ (800cd80 <__lshift+0xd4>)
 800ccdc:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cce0:	f000 fb94 	bl	800d40c <__assert_func>
 800cce4:	3101      	adds	r1, #1
 800cce6:	005b      	lsls	r3, r3, #1
 800cce8:	e7ee      	b.n	800ccc8 <__lshift+0x1c>
 800ccea:	2300      	movs	r3, #0
 800ccec:	f100 0114 	add.w	r1, r0, #20
 800ccf0:	f100 0210 	add.w	r2, r0, #16
 800ccf4:	4618      	mov	r0, r3
 800ccf6:	4553      	cmp	r3, sl
 800ccf8:	db33      	blt.n	800cd62 <__lshift+0xb6>
 800ccfa:	6920      	ldr	r0, [r4, #16]
 800ccfc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cd00:	f104 0314 	add.w	r3, r4, #20
 800cd04:	f019 091f 	ands.w	r9, r9, #31
 800cd08:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cd0c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cd10:	d02b      	beq.n	800cd6a <__lshift+0xbe>
 800cd12:	f1c9 0e20 	rsb	lr, r9, #32
 800cd16:	468a      	mov	sl, r1
 800cd18:	2200      	movs	r2, #0
 800cd1a:	6818      	ldr	r0, [r3, #0]
 800cd1c:	fa00 f009 	lsl.w	r0, r0, r9
 800cd20:	4310      	orrs	r0, r2
 800cd22:	f84a 0b04 	str.w	r0, [sl], #4
 800cd26:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd2a:	459c      	cmp	ip, r3
 800cd2c:	fa22 f20e 	lsr.w	r2, r2, lr
 800cd30:	d8f3      	bhi.n	800cd1a <__lshift+0x6e>
 800cd32:	ebac 0304 	sub.w	r3, ip, r4
 800cd36:	3b15      	subs	r3, #21
 800cd38:	f023 0303 	bic.w	r3, r3, #3
 800cd3c:	3304      	adds	r3, #4
 800cd3e:	f104 0015 	add.w	r0, r4, #21
 800cd42:	4560      	cmp	r0, ip
 800cd44:	bf88      	it	hi
 800cd46:	2304      	movhi	r3, #4
 800cd48:	50ca      	str	r2, [r1, r3]
 800cd4a:	b10a      	cbz	r2, 800cd50 <__lshift+0xa4>
 800cd4c:	f108 0602 	add.w	r6, r8, #2
 800cd50:	3e01      	subs	r6, #1
 800cd52:	4638      	mov	r0, r7
 800cd54:	612e      	str	r6, [r5, #16]
 800cd56:	4621      	mov	r1, r4
 800cd58:	f7ff fde2 	bl	800c920 <_Bfree>
 800cd5c:	4628      	mov	r0, r5
 800cd5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd62:	f842 0f04 	str.w	r0, [r2, #4]!
 800cd66:	3301      	adds	r3, #1
 800cd68:	e7c5      	b.n	800ccf6 <__lshift+0x4a>
 800cd6a:	3904      	subs	r1, #4
 800cd6c:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd70:	f841 2f04 	str.w	r2, [r1, #4]!
 800cd74:	459c      	cmp	ip, r3
 800cd76:	d8f9      	bhi.n	800cd6c <__lshift+0xc0>
 800cd78:	e7ea      	b.n	800cd50 <__lshift+0xa4>
 800cd7a:	bf00      	nop
 800cd7c:	08011338 	.word	0x08011338
 800cd80:	08011349 	.word	0x08011349

0800cd84 <__mcmp>:
 800cd84:	690a      	ldr	r2, [r1, #16]
 800cd86:	4603      	mov	r3, r0
 800cd88:	6900      	ldr	r0, [r0, #16]
 800cd8a:	1a80      	subs	r0, r0, r2
 800cd8c:	b530      	push	{r4, r5, lr}
 800cd8e:	d10e      	bne.n	800cdae <__mcmp+0x2a>
 800cd90:	3314      	adds	r3, #20
 800cd92:	3114      	adds	r1, #20
 800cd94:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800cd98:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800cd9c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800cda0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800cda4:	4295      	cmp	r5, r2
 800cda6:	d003      	beq.n	800cdb0 <__mcmp+0x2c>
 800cda8:	d205      	bcs.n	800cdb6 <__mcmp+0x32>
 800cdaa:	f04f 30ff 	mov.w	r0, #4294967295
 800cdae:	bd30      	pop	{r4, r5, pc}
 800cdb0:	42a3      	cmp	r3, r4
 800cdb2:	d3f3      	bcc.n	800cd9c <__mcmp+0x18>
 800cdb4:	e7fb      	b.n	800cdae <__mcmp+0x2a>
 800cdb6:	2001      	movs	r0, #1
 800cdb8:	e7f9      	b.n	800cdae <__mcmp+0x2a>
	...

0800cdbc <__mdiff>:
 800cdbc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdc0:	4689      	mov	r9, r1
 800cdc2:	4606      	mov	r6, r0
 800cdc4:	4611      	mov	r1, r2
 800cdc6:	4648      	mov	r0, r9
 800cdc8:	4614      	mov	r4, r2
 800cdca:	f7ff ffdb 	bl	800cd84 <__mcmp>
 800cdce:	1e05      	subs	r5, r0, #0
 800cdd0:	d112      	bne.n	800cdf8 <__mdiff+0x3c>
 800cdd2:	4629      	mov	r1, r5
 800cdd4:	4630      	mov	r0, r6
 800cdd6:	f7ff fd63 	bl	800c8a0 <_Balloc>
 800cdda:	4602      	mov	r2, r0
 800cddc:	b928      	cbnz	r0, 800cdea <__mdiff+0x2e>
 800cdde:	4b3f      	ldr	r3, [pc, #252]	@ (800cedc <__mdiff+0x120>)
 800cde0:	f240 2137 	movw	r1, #567	@ 0x237
 800cde4:	483e      	ldr	r0, [pc, #248]	@ (800cee0 <__mdiff+0x124>)
 800cde6:	f000 fb11 	bl	800d40c <__assert_func>
 800cdea:	2301      	movs	r3, #1
 800cdec:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800cdf0:	4610      	mov	r0, r2
 800cdf2:	b003      	add	sp, #12
 800cdf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cdf8:	bfbc      	itt	lt
 800cdfa:	464b      	movlt	r3, r9
 800cdfc:	46a1      	movlt	r9, r4
 800cdfe:	4630      	mov	r0, r6
 800ce00:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800ce04:	bfba      	itte	lt
 800ce06:	461c      	movlt	r4, r3
 800ce08:	2501      	movlt	r5, #1
 800ce0a:	2500      	movge	r5, #0
 800ce0c:	f7ff fd48 	bl	800c8a0 <_Balloc>
 800ce10:	4602      	mov	r2, r0
 800ce12:	b918      	cbnz	r0, 800ce1c <__mdiff+0x60>
 800ce14:	4b31      	ldr	r3, [pc, #196]	@ (800cedc <__mdiff+0x120>)
 800ce16:	f240 2145 	movw	r1, #581	@ 0x245
 800ce1a:	e7e3      	b.n	800cde4 <__mdiff+0x28>
 800ce1c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800ce20:	6926      	ldr	r6, [r4, #16]
 800ce22:	60c5      	str	r5, [r0, #12]
 800ce24:	f109 0310 	add.w	r3, r9, #16
 800ce28:	f109 0514 	add.w	r5, r9, #20
 800ce2c:	f104 0e14 	add.w	lr, r4, #20
 800ce30:	f100 0b14 	add.w	fp, r0, #20
 800ce34:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800ce38:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800ce3c:	9301      	str	r3, [sp, #4]
 800ce3e:	46d9      	mov	r9, fp
 800ce40:	f04f 0c00 	mov.w	ip, #0
 800ce44:	9b01      	ldr	r3, [sp, #4]
 800ce46:	f85e 0b04 	ldr.w	r0, [lr], #4
 800ce4a:	f853 af04 	ldr.w	sl, [r3, #4]!
 800ce4e:	9301      	str	r3, [sp, #4]
 800ce50:	fa1f f38a 	uxth.w	r3, sl
 800ce54:	4619      	mov	r1, r3
 800ce56:	b283      	uxth	r3, r0
 800ce58:	1acb      	subs	r3, r1, r3
 800ce5a:	0c00      	lsrs	r0, r0, #16
 800ce5c:	4463      	add	r3, ip
 800ce5e:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800ce62:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800ce66:	b29b      	uxth	r3, r3
 800ce68:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800ce6c:	4576      	cmp	r6, lr
 800ce6e:	f849 3b04 	str.w	r3, [r9], #4
 800ce72:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ce76:	d8e5      	bhi.n	800ce44 <__mdiff+0x88>
 800ce78:	1b33      	subs	r3, r6, r4
 800ce7a:	3b15      	subs	r3, #21
 800ce7c:	f023 0303 	bic.w	r3, r3, #3
 800ce80:	3415      	adds	r4, #21
 800ce82:	3304      	adds	r3, #4
 800ce84:	42a6      	cmp	r6, r4
 800ce86:	bf38      	it	cc
 800ce88:	2304      	movcc	r3, #4
 800ce8a:	441d      	add	r5, r3
 800ce8c:	445b      	add	r3, fp
 800ce8e:	461e      	mov	r6, r3
 800ce90:	462c      	mov	r4, r5
 800ce92:	4544      	cmp	r4, r8
 800ce94:	d30e      	bcc.n	800ceb4 <__mdiff+0xf8>
 800ce96:	f108 0103 	add.w	r1, r8, #3
 800ce9a:	1b49      	subs	r1, r1, r5
 800ce9c:	f021 0103 	bic.w	r1, r1, #3
 800cea0:	3d03      	subs	r5, #3
 800cea2:	45a8      	cmp	r8, r5
 800cea4:	bf38      	it	cc
 800cea6:	2100      	movcc	r1, #0
 800cea8:	440b      	add	r3, r1
 800ceaa:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ceae:	b191      	cbz	r1, 800ced6 <__mdiff+0x11a>
 800ceb0:	6117      	str	r7, [r2, #16]
 800ceb2:	e79d      	b.n	800cdf0 <__mdiff+0x34>
 800ceb4:	f854 1b04 	ldr.w	r1, [r4], #4
 800ceb8:	46e6      	mov	lr, ip
 800ceba:	0c08      	lsrs	r0, r1, #16
 800cebc:	fa1c fc81 	uxtah	ip, ip, r1
 800cec0:	4471      	add	r1, lr
 800cec2:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cec6:	b289      	uxth	r1, r1
 800cec8:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cecc:	f846 1b04 	str.w	r1, [r6], #4
 800ced0:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800ced4:	e7dd      	b.n	800ce92 <__mdiff+0xd6>
 800ced6:	3f01      	subs	r7, #1
 800ced8:	e7e7      	b.n	800ceaa <__mdiff+0xee>
 800ceda:	bf00      	nop
 800cedc:	08011338 	.word	0x08011338
 800cee0:	08011349 	.word	0x08011349

0800cee4 <__d2b>:
 800cee4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cee8:	460f      	mov	r7, r1
 800ceea:	2101      	movs	r1, #1
 800ceec:	ec59 8b10 	vmov	r8, r9, d0
 800cef0:	4616      	mov	r6, r2
 800cef2:	f7ff fcd5 	bl	800c8a0 <_Balloc>
 800cef6:	4604      	mov	r4, r0
 800cef8:	b930      	cbnz	r0, 800cf08 <__d2b+0x24>
 800cefa:	4602      	mov	r2, r0
 800cefc:	4b23      	ldr	r3, [pc, #140]	@ (800cf8c <__d2b+0xa8>)
 800cefe:	4824      	ldr	r0, [pc, #144]	@ (800cf90 <__d2b+0xac>)
 800cf00:	f240 310f 	movw	r1, #783	@ 0x30f
 800cf04:	f000 fa82 	bl	800d40c <__assert_func>
 800cf08:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cf0c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cf10:	b10d      	cbz	r5, 800cf16 <__d2b+0x32>
 800cf12:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cf16:	9301      	str	r3, [sp, #4]
 800cf18:	f1b8 0300 	subs.w	r3, r8, #0
 800cf1c:	d023      	beq.n	800cf66 <__d2b+0x82>
 800cf1e:	4668      	mov	r0, sp
 800cf20:	9300      	str	r3, [sp, #0]
 800cf22:	f7ff fd84 	bl	800ca2e <__lo0bits>
 800cf26:	e9dd 1200 	ldrd	r1, r2, [sp]
 800cf2a:	b1d0      	cbz	r0, 800cf62 <__d2b+0x7e>
 800cf2c:	f1c0 0320 	rsb	r3, r0, #32
 800cf30:	fa02 f303 	lsl.w	r3, r2, r3
 800cf34:	430b      	orrs	r3, r1
 800cf36:	40c2      	lsrs	r2, r0
 800cf38:	6163      	str	r3, [r4, #20]
 800cf3a:	9201      	str	r2, [sp, #4]
 800cf3c:	9b01      	ldr	r3, [sp, #4]
 800cf3e:	61a3      	str	r3, [r4, #24]
 800cf40:	2b00      	cmp	r3, #0
 800cf42:	bf0c      	ite	eq
 800cf44:	2201      	moveq	r2, #1
 800cf46:	2202      	movne	r2, #2
 800cf48:	6122      	str	r2, [r4, #16]
 800cf4a:	b1a5      	cbz	r5, 800cf76 <__d2b+0x92>
 800cf4c:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800cf50:	4405      	add	r5, r0
 800cf52:	603d      	str	r5, [r7, #0]
 800cf54:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800cf58:	6030      	str	r0, [r6, #0]
 800cf5a:	4620      	mov	r0, r4
 800cf5c:	b003      	add	sp, #12
 800cf5e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf62:	6161      	str	r1, [r4, #20]
 800cf64:	e7ea      	b.n	800cf3c <__d2b+0x58>
 800cf66:	a801      	add	r0, sp, #4
 800cf68:	f7ff fd61 	bl	800ca2e <__lo0bits>
 800cf6c:	9b01      	ldr	r3, [sp, #4]
 800cf6e:	6163      	str	r3, [r4, #20]
 800cf70:	3020      	adds	r0, #32
 800cf72:	2201      	movs	r2, #1
 800cf74:	e7e8      	b.n	800cf48 <__d2b+0x64>
 800cf76:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cf7a:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800cf7e:	6038      	str	r0, [r7, #0]
 800cf80:	6918      	ldr	r0, [r3, #16]
 800cf82:	f7ff fd35 	bl	800c9f0 <__hi0bits>
 800cf86:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cf8a:	e7e5      	b.n	800cf58 <__d2b+0x74>
 800cf8c:	08011338 	.word	0x08011338
 800cf90:	08011349 	.word	0x08011349

0800cf94 <__ssputs_r>:
 800cf94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cf98:	688e      	ldr	r6, [r1, #8]
 800cf9a:	461f      	mov	r7, r3
 800cf9c:	42be      	cmp	r6, r7
 800cf9e:	680b      	ldr	r3, [r1, #0]
 800cfa0:	4682      	mov	sl, r0
 800cfa2:	460c      	mov	r4, r1
 800cfa4:	4690      	mov	r8, r2
 800cfa6:	d82d      	bhi.n	800d004 <__ssputs_r+0x70>
 800cfa8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800cfac:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800cfb0:	d026      	beq.n	800d000 <__ssputs_r+0x6c>
 800cfb2:	6965      	ldr	r5, [r4, #20]
 800cfb4:	6909      	ldr	r1, [r1, #16]
 800cfb6:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800cfba:	eba3 0901 	sub.w	r9, r3, r1
 800cfbe:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800cfc2:	1c7b      	adds	r3, r7, #1
 800cfc4:	444b      	add	r3, r9
 800cfc6:	106d      	asrs	r5, r5, #1
 800cfc8:	429d      	cmp	r5, r3
 800cfca:	bf38      	it	cc
 800cfcc:	461d      	movcc	r5, r3
 800cfce:	0553      	lsls	r3, r2, #21
 800cfd0:	d527      	bpl.n	800d022 <__ssputs_r+0x8e>
 800cfd2:	4629      	mov	r1, r5
 800cfd4:	f7ff fbd8 	bl	800c788 <_malloc_r>
 800cfd8:	4606      	mov	r6, r0
 800cfda:	b360      	cbz	r0, 800d036 <__ssputs_r+0xa2>
 800cfdc:	6921      	ldr	r1, [r4, #16]
 800cfde:	464a      	mov	r2, r9
 800cfe0:	f000 fa06 	bl	800d3f0 <memcpy>
 800cfe4:	89a3      	ldrh	r3, [r4, #12]
 800cfe6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800cfea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800cfee:	81a3      	strh	r3, [r4, #12]
 800cff0:	6126      	str	r6, [r4, #16]
 800cff2:	6165      	str	r5, [r4, #20]
 800cff4:	444e      	add	r6, r9
 800cff6:	eba5 0509 	sub.w	r5, r5, r9
 800cffa:	6026      	str	r6, [r4, #0]
 800cffc:	60a5      	str	r5, [r4, #8]
 800cffe:	463e      	mov	r6, r7
 800d000:	42be      	cmp	r6, r7
 800d002:	d900      	bls.n	800d006 <__ssputs_r+0x72>
 800d004:	463e      	mov	r6, r7
 800d006:	6820      	ldr	r0, [r4, #0]
 800d008:	4632      	mov	r2, r6
 800d00a:	4641      	mov	r1, r8
 800d00c:	f000 f9c6 	bl	800d39c <memmove>
 800d010:	68a3      	ldr	r3, [r4, #8]
 800d012:	1b9b      	subs	r3, r3, r6
 800d014:	60a3      	str	r3, [r4, #8]
 800d016:	6823      	ldr	r3, [r4, #0]
 800d018:	4433      	add	r3, r6
 800d01a:	6023      	str	r3, [r4, #0]
 800d01c:	2000      	movs	r0, #0
 800d01e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d022:	462a      	mov	r2, r5
 800d024:	f000 fa36 	bl	800d494 <_realloc_r>
 800d028:	4606      	mov	r6, r0
 800d02a:	2800      	cmp	r0, #0
 800d02c:	d1e0      	bne.n	800cff0 <__ssputs_r+0x5c>
 800d02e:	6921      	ldr	r1, [r4, #16]
 800d030:	4650      	mov	r0, sl
 800d032:	f7ff fb35 	bl	800c6a0 <_free_r>
 800d036:	230c      	movs	r3, #12
 800d038:	f8ca 3000 	str.w	r3, [sl]
 800d03c:	89a3      	ldrh	r3, [r4, #12]
 800d03e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d042:	81a3      	strh	r3, [r4, #12]
 800d044:	f04f 30ff 	mov.w	r0, #4294967295
 800d048:	e7e9      	b.n	800d01e <__ssputs_r+0x8a>
	...

0800d04c <_svfiprintf_r>:
 800d04c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d050:	4698      	mov	r8, r3
 800d052:	898b      	ldrh	r3, [r1, #12]
 800d054:	061b      	lsls	r3, r3, #24
 800d056:	b09d      	sub	sp, #116	@ 0x74
 800d058:	4607      	mov	r7, r0
 800d05a:	460d      	mov	r5, r1
 800d05c:	4614      	mov	r4, r2
 800d05e:	d510      	bpl.n	800d082 <_svfiprintf_r+0x36>
 800d060:	690b      	ldr	r3, [r1, #16]
 800d062:	b973      	cbnz	r3, 800d082 <_svfiprintf_r+0x36>
 800d064:	2140      	movs	r1, #64	@ 0x40
 800d066:	f7ff fb8f 	bl	800c788 <_malloc_r>
 800d06a:	6028      	str	r0, [r5, #0]
 800d06c:	6128      	str	r0, [r5, #16]
 800d06e:	b930      	cbnz	r0, 800d07e <_svfiprintf_r+0x32>
 800d070:	230c      	movs	r3, #12
 800d072:	603b      	str	r3, [r7, #0]
 800d074:	f04f 30ff 	mov.w	r0, #4294967295
 800d078:	b01d      	add	sp, #116	@ 0x74
 800d07a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d07e:	2340      	movs	r3, #64	@ 0x40
 800d080:	616b      	str	r3, [r5, #20]
 800d082:	2300      	movs	r3, #0
 800d084:	9309      	str	r3, [sp, #36]	@ 0x24
 800d086:	2320      	movs	r3, #32
 800d088:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d08c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d090:	2330      	movs	r3, #48	@ 0x30
 800d092:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800d230 <_svfiprintf_r+0x1e4>
 800d096:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d09a:	f04f 0901 	mov.w	r9, #1
 800d09e:	4623      	mov	r3, r4
 800d0a0:	469a      	mov	sl, r3
 800d0a2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d0a6:	b10a      	cbz	r2, 800d0ac <_svfiprintf_r+0x60>
 800d0a8:	2a25      	cmp	r2, #37	@ 0x25
 800d0aa:	d1f9      	bne.n	800d0a0 <_svfiprintf_r+0x54>
 800d0ac:	ebba 0b04 	subs.w	fp, sl, r4
 800d0b0:	d00b      	beq.n	800d0ca <_svfiprintf_r+0x7e>
 800d0b2:	465b      	mov	r3, fp
 800d0b4:	4622      	mov	r2, r4
 800d0b6:	4629      	mov	r1, r5
 800d0b8:	4638      	mov	r0, r7
 800d0ba:	f7ff ff6b 	bl	800cf94 <__ssputs_r>
 800d0be:	3001      	adds	r0, #1
 800d0c0:	f000 80a7 	beq.w	800d212 <_svfiprintf_r+0x1c6>
 800d0c4:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d0c6:	445a      	add	r2, fp
 800d0c8:	9209      	str	r2, [sp, #36]	@ 0x24
 800d0ca:	f89a 3000 	ldrb.w	r3, [sl]
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	f000 809f 	beq.w	800d212 <_svfiprintf_r+0x1c6>
 800d0d4:	2300      	movs	r3, #0
 800d0d6:	f04f 32ff 	mov.w	r2, #4294967295
 800d0da:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d0de:	f10a 0a01 	add.w	sl, sl, #1
 800d0e2:	9304      	str	r3, [sp, #16]
 800d0e4:	9307      	str	r3, [sp, #28]
 800d0e6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d0ea:	931a      	str	r3, [sp, #104]	@ 0x68
 800d0ec:	4654      	mov	r4, sl
 800d0ee:	2205      	movs	r2, #5
 800d0f0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d0f4:	484e      	ldr	r0, [pc, #312]	@ (800d230 <_svfiprintf_r+0x1e4>)
 800d0f6:	f7f3 f87b 	bl	80001f0 <memchr>
 800d0fa:	9a04      	ldr	r2, [sp, #16]
 800d0fc:	b9d8      	cbnz	r0, 800d136 <_svfiprintf_r+0xea>
 800d0fe:	06d0      	lsls	r0, r2, #27
 800d100:	bf44      	itt	mi
 800d102:	2320      	movmi	r3, #32
 800d104:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d108:	0711      	lsls	r1, r2, #28
 800d10a:	bf44      	itt	mi
 800d10c:	232b      	movmi	r3, #43	@ 0x2b
 800d10e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d112:	f89a 3000 	ldrb.w	r3, [sl]
 800d116:	2b2a      	cmp	r3, #42	@ 0x2a
 800d118:	d015      	beq.n	800d146 <_svfiprintf_r+0xfa>
 800d11a:	9a07      	ldr	r2, [sp, #28]
 800d11c:	4654      	mov	r4, sl
 800d11e:	2000      	movs	r0, #0
 800d120:	f04f 0c0a 	mov.w	ip, #10
 800d124:	4621      	mov	r1, r4
 800d126:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d12a:	3b30      	subs	r3, #48	@ 0x30
 800d12c:	2b09      	cmp	r3, #9
 800d12e:	d94b      	bls.n	800d1c8 <_svfiprintf_r+0x17c>
 800d130:	b1b0      	cbz	r0, 800d160 <_svfiprintf_r+0x114>
 800d132:	9207      	str	r2, [sp, #28]
 800d134:	e014      	b.n	800d160 <_svfiprintf_r+0x114>
 800d136:	eba0 0308 	sub.w	r3, r0, r8
 800d13a:	fa09 f303 	lsl.w	r3, r9, r3
 800d13e:	4313      	orrs	r3, r2
 800d140:	9304      	str	r3, [sp, #16]
 800d142:	46a2      	mov	sl, r4
 800d144:	e7d2      	b.n	800d0ec <_svfiprintf_r+0xa0>
 800d146:	9b03      	ldr	r3, [sp, #12]
 800d148:	1d19      	adds	r1, r3, #4
 800d14a:	681b      	ldr	r3, [r3, #0]
 800d14c:	9103      	str	r1, [sp, #12]
 800d14e:	2b00      	cmp	r3, #0
 800d150:	bfbb      	ittet	lt
 800d152:	425b      	neglt	r3, r3
 800d154:	f042 0202 	orrlt.w	r2, r2, #2
 800d158:	9307      	strge	r3, [sp, #28]
 800d15a:	9307      	strlt	r3, [sp, #28]
 800d15c:	bfb8      	it	lt
 800d15e:	9204      	strlt	r2, [sp, #16]
 800d160:	7823      	ldrb	r3, [r4, #0]
 800d162:	2b2e      	cmp	r3, #46	@ 0x2e
 800d164:	d10a      	bne.n	800d17c <_svfiprintf_r+0x130>
 800d166:	7863      	ldrb	r3, [r4, #1]
 800d168:	2b2a      	cmp	r3, #42	@ 0x2a
 800d16a:	d132      	bne.n	800d1d2 <_svfiprintf_r+0x186>
 800d16c:	9b03      	ldr	r3, [sp, #12]
 800d16e:	1d1a      	adds	r2, r3, #4
 800d170:	681b      	ldr	r3, [r3, #0]
 800d172:	9203      	str	r2, [sp, #12]
 800d174:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d178:	3402      	adds	r4, #2
 800d17a:	9305      	str	r3, [sp, #20]
 800d17c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800d240 <_svfiprintf_r+0x1f4>
 800d180:	7821      	ldrb	r1, [r4, #0]
 800d182:	2203      	movs	r2, #3
 800d184:	4650      	mov	r0, sl
 800d186:	f7f3 f833 	bl	80001f0 <memchr>
 800d18a:	b138      	cbz	r0, 800d19c <_svfiprintf_r+0x150>
 800d18c:	9b04      	ldr	r3, [sp, #16]
 800d18e:	eba0 000a 	sub.w	r0, r0, sl
 800d192:	2240      	movs	r2, #64	@ 0x40
 800d194:	4082      	lsls	r2, r0
 800d196:	4313      	orrs	r3, r2
 800d198:	3401      	adds	r4, #1
 800d19a:	9304      	str	r3, [sp, #16]
 800d19c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d1a0:	4824      	ldr	r0, [pc, #144]	@ (800d234 <_svfiprintf_r+0x1e8>)
 800d1a2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d1a6:	2206      	movs	r2, #6
 800d1a8:	f7f3 f822 	bl	80001f0 <memchr>
 800d1ac:	2800      	cmp	r0, #0
 800d1ae:	d036      	beq.n	800d21e <_svfiprintf_r+0x1d2>
 800d1b0:	4b21      	ldr	r3, [pc, #132]	@ (800d238 <_svfiprintf_r+0x1ec>)
 800d1b2:	bb1b      	cbnz	r3, 800d1fc <_svfiprintf_r+0x1b0>
 800d1b4:	9b03      	ldr	r3, [sp, #12]
 800d1b6:	3307      	adds	r3, #7
 800d1b8:	f023 0307 	bic.w	r3, r3, #7
 800d1bc:	3308      	adds	r3, #8
 800d1be:	9303      	str	r3, [sp, #12]
 800d1c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d1c2:	4433      	add	r3, r6
 800d1c4:	9309      	str	r3, [sp, #36]	@ 0x24
 800d1c6:	e76a      	b.n	800d09e <_svfiprintf_r+0x52>
 800d1c8:	fb0c 3202 	mla	r2, ip, r2, r3
 800d1cc:	460c      	mov	r4, r1
 800d1ce:	2001      	movs	r0, #1
 800d1d0:	e7a8      	b.n	800d124 <_svfiprintf_r+0xd8>
 800d1d2:	2300      	movs	r3, #0
 800d1d4:	3401      	adds	r4, #1
 800d1d6:	9305      	str	r3, [sp, #20]
 800d1d8:	4619      	mov	r1, r3
 800d1da:	f04f 0c0a 	mov.w	ip, #10
 800d1de:	4620      	mov	r0, r4
 800d1e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d1e4:	3a30      	subs	r2, #48	@ 0x30
 800d1e6:	2a09      	cmp	r2, #9
 800d1e8:	d903      	bls.n	800d1f2 <_svfiprintf_r+0x1a6>
 800d1ea:	2b00      	cmp	r3, #0
 800d1ec:	d0c6      	beq.n	800d17c <_svfiprintf_r+0x130>
 800d1ee:	9105      	str	r1, [sp, #20]
 800d1f0:	e7c4      	b.n	800d17c <_svfiprintf_r+0x130>
 800d1f2:	fb0c 2101 	mla	r1, ip, r1, r2
 800d1f6:	4604      	mov	r4, r0
 800d1f8:	2301      	movs	r3, #1
 800d1fa:	e7f0      	b.n	800d1de <_svfiprintf_r+0x192>
 800d1fc:	ab03      	add	r3, sp, #12
 800d1fe:	9300      	str	r3, [sp, #0]
 800d200:	462a      	mov	r2, r5
 800d202:	4b0e      	ldr	r3, [pc, #56]	@ (800d23c <_svfiprintf_r+0x1f0>)
 800d204:	a904      	add	r1, sp, #16
 800d206:	4638      	mov	r0, r7
 800d208:	f7fd fe92 	bl	800af30 <_printf_float>
 800d20c:	1c42      	adds	r2, r0, #1
 800d20e:	4606      	mov	r6, r0
 800d210:	d1d6      	bne.n	800d1c0 <_svfiprintf_r+0x174>
 800d212:	89ab      	ldrh	r3, [r5, #12]
 800d214:	065b      	lsls	r3, r3, #25
 800d216:	f53f af2d 	bmi.w	800d074 <_svfiprintf_r+0x28>
 800d21a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d21c:	e72c      	b.n	800d078 <_svfiprintf_r+0x2c>
 800d21e:	ab03      	add	r3, sp, #12
 800d220:	9300      	str	r3, [sp, #0]
 800d222:	462a      	mov	r2, r5
 800d224:	4b05      	ldr	r3, [pc, #20]	@ (800d23c <_svfiprintf_r+0x1f0>)
 800d226:	a904      	add	r1, sp, #16
 800d228:	4638      	mov	r0, r7
 800d22a:	f7fe f919 	bl	800b460 <_printf_i>
 800d22e:	e7ed      	b.n	800d20c <_svfiprintf_r+0x1c0>
 800d230:	080113a2 	.word	0x080113a2
 800d234:	080113ac 	.word	0x080113ac
 800d238:	0800af31 	.word	0x0800af31
 800d23c:	0800cf95 	.word	0x0800cf95
 800d240:	080113a8 	.word	0x080113a8

0800d244 <__sflush_r>:
 800d244:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800d248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d24c:	0716      	lsls	r6, r2, #28
 800d24e:	4605      	mov	r5, r0
 800d250:	460c      	mov	r4, r1
 800d252:	d454      	bmi.n	800d2fe <__sflush_r+0xba>
 800d254:	684b      	ldr	r3, [r1, #4]
 800d256:	2b00      	cmp	r3, #0
 800d258:	dc02      	bgt.n	800d260 <__sflush_r+0x1c>
 800d25a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	dd48      	ble.n	800d2f2 <__sflush_r+0xae>
 800d260:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d262:	2e00      	cmp	r6, #0
 800d264:	d045      	beq.n	800d2f2 <__sflush_r+0xae>
 800d266:	2300      	movs	r3, #0
 800d268:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800d26c:	682f      	ldr	r7, [r5, #0]
 800d26e:	6a21      	ldr	r1, [r4, #32]
 800d270:	602b      	str	r3, [r5, #0]
 800d272:	d030      	beq.n	800d2d6 <__sflush_r+0x92>
 800d274:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800d276:	89a3      	ldrh	r3, [r4, #12]
 800d278:	0759      	lsls	r1, r3, #29
 800d27a:	d505      	bpl.n	800d288 <__sflush_r+0x44>
 800d27c:	6863      	ldr	r3, [r4, #4]
 800d27e:	1ad2      	subs	r2, r2, r3
 800d280:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800d282:	b10b      	cbz	r3, 800d288 <__sflush_r+0x44>
 800d284:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800d286:	1ad2      	subs	r2, r2, r3
 800d288:	2300      	movs	r3, #0
 800d28a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800d28c:	6a21      	ldr	r1, [r4, #32]
 800d28e:	4628      	mov	r0, r5
 800d290:	47b0      	blx	r6
 800d292:	1c43      	adds	r3, r0, #1
 800d294:	89a3      	ldrh	r3, [r4, #12]
 800d296:	d106      	bne.n	800d2a6 <__sflush_r+0x62>
 800d298:	6829      	ldr	r1, [r5, #0]
 800d29a:	291d      	cmp	r1, #29
 800d29c:	d82b      	bhi.n	800d2f6 <__sflush_r+0xb2>
 800d29e:	4a2a      	ldr	r2, [pc, #168]	@ (800d348 <__sflush_r+0x104>)
 800d2a0:	40ca      	lsrs	r2, r1
 800d2a2:	07d6      	lsls	r6, r2, #31
 800d2a4:	d527      	bpl.n	800d2f6 <__sflush_r+0xb2>
 800d2a6:	2200      	movs	r2, #0
 800d2a8:	6062      	str	r2, [r4, #4]
 800d2aa:	04d9      	lsls	r1, r3, #19
 800d2ac:	6922      	ldr	r2, [r4, #16]
 800d2ae:	6022      	str	r2, [r4, #0]
 800d2b0:	d504      	bpl.n	800d2bc <__sflush_r+0x78>
 800d2b2:	1c42      	adds	r2, r0, #1
 800d2b4:	d101      	bne.n	800d2ba <__sflush_r+0x76>
 800d2b6:	682b      	ldr	r3, [r5, #0]
 800d2b8:	b903      	cbnz	r3, 800d2bc <__sflush_r+0x78>
 800d2ba:	6560      	str	r0, [r4, #84]	@ 0x54
 800d2bc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d2be:	602f      	str	r7, [r5, #0]
 800d2c0:	b1b9      	cbz	r1, 800d2f2 <__sflush_r+0xae>
 800d2c2:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d2c6:	4299      	cmp	r1, r3
 800d2c8:	d002      	beq.n	800d2d0 <__sflush_r+0x8c>
 800d2ca:	4628      	mov	r0, r5
 800d2cc:	f7ff f9e8 	bl	800c6a0 <_free_r>
 800d2d0:	2300      	movs	r3, #0
 800d2d2:	6363      	str	r3, [r4, #52]	@ 0x34
 800d2d4:	e00d      	b.n	800d2f2 <__sflush_r+0xae>
 800d2d6:	2301      	movs	r3, #1
 800d2d8:	4628      	mov	r0, r5
 800d2da:	47b0      	blx	r6
 800d2dc:	4602      	mov	r2, r0
 800d2de:	1c50      	adds	r0, r2, #1
 800d2e0:	d1c9      	bne.n	800d276 <__sflush_r+0x32>
 800d2e2:	682b      	ldr	r3, [r5, #0]
 800d2e4:	2b00      	cmp	r3, #0
 800d2e6:	d0c6      	beq.n	800d276 <__sflush_r+0x32>
 800d2e8:	2b1d      	cmp	r3, #29
 800d2ea:	d001      	beq.n	800d2f0 <__sflush_r+0xac>
 800d2ec:	2b16      	cmp	r3, #22
 800d2ee:	d11e      	bne.n	800d32e <__sflush_r+0xea>
 800d2f0:	602f      	str	r7, [r5, #0]
 800d2f2:	2000      	movs	r0, #0
 800d2f4:	e022      	b.n	800d33c <__sflush_r+0xf8>
 800d2f6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d2fa:	b21b      	sxth	r3, r3
 800d2fc:	e01b      	b.n	800d336 <__sflush_r+0xf2>
 800d2fe:	690f      	ldr	r7, [r1, #16]
 800d300:	2f00      	cmp	r7, #0
 800d302:	d0f6      	beq.n	800d2f2 <__sflush_r+0xae>
 800d304:	0793      	lsls	r3, r2, #30
 800d306:	680e      	ldr	r6, [r1, #0]
 800d308:	bf08      	it	eq
 800d30a:	694b      	ldreq	r3, [r1, #20]
 800d30c:	600f      	str	r7, [r1, #0]
 800d30e:	bf18      	it	ne
 800d310:	2300      	movne	r3, #0
 800d312:	eba6 0807 	sub.w	r8, r6, r7
 800d316:	608b      	str	r3, [r1, #8]
 800d318:	f1b8 0f00 	cmp.w	r8, #0
 800d31c:	dde9      	ble.n	800d2f2 <__sflush_r+0xae>
 800d31e:	6a21      	ldr	r1, [r4, #32]
 800d320:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800d322:	4643      	mov	r3, r8
 800d324:	463a      	mov	r2, r7
 800d326:	4628      	mov	r0, r5
 800d328:	47b0      	blx	r6
 800d32a:	2800      	cmp	r0, #0
 800d32c:	dc08      	bgt.n	800d340 <__sflush_r+0xfc>
 800d32e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d332:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d336:	81a3      	strh	r3, [r4, #12]
 800d338:	f04f 30ff 	mov.w	r0, #4294967295
 800d33c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d340:	4407      	add	r7, r0
 800d342:	eba8 0800 	sub.w	r8, r8, r0
 800d346:	e7e7      	b.n	800d318 <__sflush_r+0xd4>
 800d348:	20400001 	.word	0x20400001

0800d34c <_fflush_r>:
 800d34c:	b538      	push	{r3, r4, r5, lr}
 800d34e:	690b      	ldr	r3, [r1, #16]
 800d350:	4605      	mov	r5, r0
 800d352:	460c      	mov	r4, r1
 800d354:	b913      	cbnz	r3, 800d35c <_fflush_r+0x10>
 800d356:	2500      	movs	r5, #0
 800d358:	4628      	mov	r0, r5
 800d35a:	bd38      	pop	{r3, r4, r5, pc}
 800d35c:	b118      	cbz	r0, 800d366 <_fflush_r+0x1a>
 800d35e:	6a03      	ldr	r3, [r0, #32]
 800d360:	b90b      	cbnz	r3, 800d366 <_fflush_r+0x1a>
 800d362:	f7fe fa27 	bl	800b7b4 <__sinit>
 800d366:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d36a:	2b00      	cmp	r3, #0
 800d36c:	d0f3      	beq.n	800d356 <_fflush_r+0xa>
 800d36e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800d370:	07d0      	lsls	r0, r2, #31
 800d372:	d404      	bmi.n	800d37e <_fflush_r+0x32>
 800d374:	0599      	lsls	r1, r3, #22
 800d376:	d402      	bmi.n	800d37e <_fflush_r+0x32>
 800d378:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d37a:	f7fe fb34 	bl	800b9e6 <__retarget_lock_acquire_recursive>
 800d37e:	4628      	mov	r0, r5
 800d380:	4621      	mov	r1, r4
 800d382:	f7ff ff5f 	bl	800d244 <__sflush_r>
 800d386:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d388:	07da      	lsls	r2, r3, #31
 800d38a:	4605      	mov	r5, r0
 800d38c:	d4e4      	bmi.n	800d358 <_fflush_r+0xc>
 800d38e:	89a3      	ldrh	r3, [r4, #12]
 800d390:	059b      	lsls	r3, r3, #22
 800d392:	d4e1      	bmi.n	800d358 <_fflush_r+0xc>
 800d394:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d396:	f7fe fb27 	bl	800b9e8 <__retarget_lock_release_recursive>
 800d39a:	e7dd      	b.n	800d358 <_fflush_r+0xc>

0800d39c <memmove>:
 800d39c:	4288      	cmp	r0, r1
 800d39e:	b510      	push	{r4, lr}
 800d3a0:	eb01 0402 	add.w	r4, r1, r2
 800d3a4:	d902      	bls.n	800d3ac <memmove+0x10>
 800d3a6:	4284      	cmp	r4, r0
 800d3a8:	4623      	mov	r3, r4
 800d3aa:	d807      	bhi.n	800d3bc <memmove+0x20>
 800d3ac:	1e43      	subs	r3, r0, #1
 800d3ae:	42a1      	cmp	r1, r4
 800d3b0:	d008      	beq.n	800d3c4 <memmove+0x28>
 800d3b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d3b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d3ba:	e7f8      	b.n	800d3ae <memmove+0x12>
 800d3bc:	4402      	add	r2, r0
 800d3be:	4601      	mov	r1, r0
 800d3c0:	428a      	cmp	r2, r1
 800d3c2:	d100      	bne.n	800d3c6 <memmove+0x2a>
 800d3c4:	bd10      	pop	{r4, pc}
 800d3c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d3ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d3ce:	e7f7      	b.n	800d3c0 <memmove+0x24>

0800d3d0 <_sbrk_r>:
 800d3d0:	b538      	push	{r3, r4, r5, lr}
 800d3d2:	4d06      	ldr	r5, [pc, #24]	@ (800d3ec <_sbrk_r+0x1c>)
 800d3d4:	2300      	movs	r3, #0
 800d3d6:	4604      	mov	r4, r0
 800d3d8:	4608      	mov	r0, r1
 800d3da:	602b      	str	r3, [r5, #0]
 800d3dc:	f7f6 fb70 	bl	8003ac0 <_sbrk>
 800d3e0:	1c43      	adds	r3, r0, #1
 800d3e2:	d102      	bne.n	800d3ea <_sbrk_r+0x1a>
 800d3e4:	682b      	ldr	r3, [r5, #0]
 800d3e6:	b103      	cbz	r3, 800d3ea <_sbrk_r+0x1a>
 800d3e8:	6023      	str	r3, [r4, #0]
 800d3ea:	bd38      	pop	{r3, r4, r5, pc}
 800d3ec:	20000928 	.word	0x20000928

0800d3f0 <memcpy>:
 800d3f0:	440a      	add	r2, r1
 800d3f2:	4291      	cmp	r1, r2
 800d3f4:	f100 33ff 	add.w	r3, r0, #4294967295
 800d3f8:	d100      	bne.n	800d3fc <memcpy+0xc>
 800d3fa:	4770      	bx	lr
 800d3fc:	b510      	push	{r4, lr}
 800d3fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d402:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d406:	4291      	cmp	r1, r2
 800d408:	d1f9      	bne.n	800d3fe <memcpy+0xe>
 800d40a:	bd10      	pop	{r4, pc}

0800d40c <__assert_func>:
 800d40c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d40e:	4614      	mov	r4, r2
 800d410:	461a      	mov	r2, r3
 800d412:	4b09      	ldr	r3, [pc, #36]	@ (800d438 <__assert_func+0x2c>)
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	4605      	mov	r5, r0
 800d418:	68d8      	ldr	r0, [r3, #12]
 800d41a:	b14c      	cbz	r4, 800d430 <__assert_func+0x24>
 800d41c:	4b07      	ldr	r3, [pc, #28]	@ (800d43c <__assert_func+0x30>)
 800d41e:	9100      	str	r1, [sp, #0]
 800d420:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d424:	4906      	ldr	r1, [pc, #24]	@ (800d440 <__assert_func+0x34>)
 800d426:	462b      	mov	r3, r5
 800d428:	f000 f870 	bl	800d50c <fiprintf>
 800d42c:	f000 f880 	bl	800d530 <abort>
 800d430:	4b04      	ldr	r3, [pc, #16]	@ (800d444 <__assert_func+0x38>)
 800d432:	461c      	mov	r4, r3
 800d434:	e7f3      	b.n	800d41e <__assert_func+0x12>
 800d436:	bf00      	nop
 800d438:	20000078 	.word	0x20000078
 800d43c:	080113bd 	.word	0x080113bd
 800d440:	080113ca 	.word	0x080113ca
 800d444:	080113f8 	.word	0x080113f8

0800d448 <_calloc_r>:
 800d448:	b570      	push	{r4, r5, r6, lr}
 800d44a:	fba1 5402 	umull	r5, r4, r1, r2
 800d44e:	b934      	cbnz	r4, 800d45e <_calloc_r+0x16>
 800d450:	4629      	mov	r1, r5
 800d452:	f7ff f999 	bl	800c788 <_malloc_r>
 800d456:	4606      	mov	r6, r0
 800d458:	b928      	cbnz	r0, 800d466 <_calloc_r+0x1e>
 800d45a:	4630      	mov	r0, r6
 800d45c:	bd70      	pop	{r4, r5, r6, pc}
 800d45e:	220c      	movs	r2, #12
 800d460:	6002      	str	r2, [r0, #0]
 800d462:	2600      	movs	r6, #0
 800d464:	e7f9      	b.n	800d45a <_calloc_r+0x12>
 800d466:	462a      	mov	r2, r5
 800d468:	4621      	mov	r1, r4
 800d46a:	f7fe fa3e 	bl	800b8ea <memset>
 800d46e:	e7f4      	b.n	800d45a <_calloc_r+0x12>

0800d470 <__ascii_mbtowc>:
 800d470:	b082      	sub	sp, #8
 800d472:	b901      	cbnz	r1, 800d476 <__ascii_mbtowc+0x6>
 800d474:	a901      	add	r1, sp, #4
 800d476:	b142      	cbz	r2, 800d48a <__ascii_mbtowc+0x1a>
 800d478:	b14b      	cbz	r3, 800d48e <__ascii_mbtowc+0x1e>
 800d47a:	7813      	ldrb	r3, [r2, #0]
 800d47c:	600b      	str	r3, [r1, #0]
 800d47e:	7812      	ldrb	r2, [r2, #0]
 800d480:	1e10      	subs	r0, r2, #0
 800d482:	bf18      	it	ne
 800d484:	2001      	movne	r0, #1
 800d486:	b002      	add	sp, #8
 800d488:	4770      	bx	lr
 800d48a:	4610      	mov	r0, r2
 800d48c:	e7fb      	b.n	800d486 <__ascii_mbtowc+0x16>
 800d48e:	f06f 0001 	mvn.w	r0, #1
 800d492:	e7f8      	b.n	800d486 <__ascii_mbtowc+0x16>

0800d494 <_realloc_r>:
 800d494:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d498:	4607      	mov	r7, r0
 800d49a:	4614      	mov	r4, r2
 800d49c:	460d      	mov	r5, r1
 800d49e:	b921      	cbnz	r1, 800d4aa <_realloc_r+0x16>
 800d4a0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d4a4:	4611      	mov	r1, r2
 800d4a6:	f7ff b96f 	b.w	800c788 <_malloc_r>
 800d4aa:	b92a      	cbnz	r2, 800d4b8 <_realloc_r+0x24>
 800d4ac:	f7ff f8f8 	bl	800c6a0 <_free_r>
 800d4b0:	4625      	mov	r5, r4
 800d4b2:	4628      	mov	r0, r5
 800d4b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d4b8:	f000 f841 	bl	800d53e <_malloc_usable_size_r>
 800d4bc:	4284      	cmp	r4, r0
 800d4be:	4606      	mov	r6, r0
 800d4c0:	d802      	bhi.n	800d4c8 <_realloc_r+0x34>
 800d4c2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d4c6:	d8f4      	bhi.n	800d4b2 <_realloc_r+0x1e>
 800d4c8:	4621      	mov	r1, r4
 800d4ca:	4638      	mov	r0, r7
 800d4cc:	f7ff f95c 	bl	800c788 <_malloc_r>
 800d4d0:	4680      	mov	r8, r0
 800d4d2:	b908      	cbnz	r0, 800d4d8 <_realloc_r+0x44>
 800d4d4:	4645      	mov	r5, r8
 800d4d6:	e7ec      	b.n	800d4b2 <_realloc_r+0x1e>
 800d4d8:	42b4      	cmp	r4, r6
 800d4da:	4622      	mov	r2, r4
 800d4dc:	4629      	mov	r1, r5
 800d4de:	bf28      	it	cs
 800d4e0:	4632      	movcs	r2, r6
 800d4e2:	f7ff ff85 	bl	800d3f0 <memcpy>
 800d4e6:	4629      	mov	r1, r5
 800d4e8:	4638      	mov	r0, r7
 800d4ea:	f7ff f8d9 	bl	800c6a0 <_free_r>
 800d4ee:	e7f1      	b.n	800d4d4 <_realloc_r+0x40>

0800d4f0 <__ascii_wctomb>:
 800d4f0:	4603      	mov	r3, r0
 800d4f2:	4608      	mov	r0, r1
 800d4f4:	b141      	cbz	r1, 800d508 <__ascii_wctomb+0x18>
 800d4f6:	2aff      	cmp	r2, #255	@ 0xff
 800d4f8:	d904      	bls.n	800d504 <__ascii_wctomb+0x14>
 800d4fa:	228a      	movs	r2, #138	@ 0x8a
 800d4fc:	601a      	str	r2, [r3, #0]
 800d4fe:	f04f 30ff 	mov.w	r0, #4294967295
 800d502:	4770      	bx	lr
 800d504:	700a      	strb	r2, [r1, #0]
 800d506:	2001      	movs	r0, #1
 800d508:	4770      	bx	lr
	...

0800d50c <fiprintf>:
 800d50c:	b40e      	push	{r1, r2, r3}
 800d50e:	b503      	push	{r0, r1, lr}
 800d510:	4601      	mov	r1, r0
 800d512:	ab03      	add	r3, sp, #12
 800d514:	4805      	ldr	r0, [pc, #20]	@ (800d52c <fiprintf+0x20>)
 800d516:	f853 2b04 	ldr.w	r2, [r3], #4
 800d51a:	6800      	ldr	r0, [r0, #0]
 800d51c:	9301      	str	r3, [sp, #4]
 800d51e:	f000 f83f 	bl	800d5a0 <_vfiprintf_r>
 800d522:	b002      	add	sp, #8
 800d524:	f85d eb04 	ldr.w	lr, [sp], #4
 800d528:	b003      	add	sp, #12
 800d52a:	4770      	bx	lr
 800d52c:	20000078 	.word	0x20000078

0800d530 <abort>:
 800d530:	b508      	push	{r3, lr}
 800d532:	2006      	movs	r0, #6
 800d534:	f000 fa08 	bl	800d948 <raise>
 800d538:	2001      	movs	r0, #1
 800d53a:	f7f6 fa49 	bl	80039d0 <_exit>

0800d53e <_malloc_usable_size_r>:
 800d53e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d542:	1f18      	subs	r0, r3, #4
 800d544:	2b00      	cmp	r3, #0
 800d546:	bfbc      	itt	lt
 800d548:	580b      	ldrlt	r3, [r1, r0]
 800d54a:	18c0      	addlt	r0, r0, r3
 800d54c:	4770      	bx	lr

0800d54e <__sfputc_r>:
 800d54e:	6893      	ldr	r3, [r2, #8]
 800d550:	3b01      	subs	r3, #1
 800d552:	2b00      	cmp	r3, #0
 800d554:	b410      	push	{r4}
 800d556:	6093      	str	r3, [r2, #8]
 800d558:	da08      	bge.n	800d56c <__sfputc_r+0x1e>
 800d55a:	6994      	ldr	r4, [r2, #24]
 800d55c:	42a3      	cmp	r3, r4
 800d55e:	db01      	blt.n	800d564 <__sfputc_r+0x16>
 800d560:	290a      	cmp	r1, #10
 800d562:	d103      	bne.n	800d56c <__sfputc_r+0x1e>
 800d564:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d568:	f000 b932 	b.w	800d7d0 <__swbuf_r>
 800d56c:	6813      	ldr	r3, [r2, #0]
 800d56e:	1c58      	adds	r0, r3, #1
 800d570:	6010      	str	r0, [r2, #0]
 800d572:	7019      	strb	r1, [r3, #0]
 800d574:	4608      	mov	r0, r1
 800d576:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d57a:	4770      	bx	lr

0800d57c <__sfputs_r>:
 800d57c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d57e:	4606      	mov	r6, r0
 800d580:	460f      	mov	r7, r1
 800d582:	4614      	mov	r4, r2
 800d584:	18d5      	adds	r5, r2, r3
 800d586:	42ac      	cmp	r4, r5
 800d588:	d101      	bne.n	800d58e <__sfputs_r+0x12>
 800d58a:	2000      	movs	r0, #0
 800d58c:	e007      	b.n	800d59e <__sfputs_r+0x22>
 800d58e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d592:	463a      	mov	r2, r7
 800d594:	4630      	mov	r0, r6
 800d596:	f7ff ffda 	bl	800d54e <__sfputc_r>
 800d59a:	1c43      	adds	r3, r0, #1
 800d59c:	d1f3      	bne.n	800d586 <__sfputs_r+0xa>
 800d59e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800d5a0 <_vfiprintf_r>:
 800d5a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d5a4:	460d      	mov	r5, r1
 800d5a6:	b09d      	sub	sp, #116	@ 0x74
 800d5a8:	4614      	mov	r4, r2
 800d5aa:	4698      	mov	r8, r3
 800d5ac:	4606      	mov	r6, r0
 800d5ae:	b118      	cbz	r0, 800d5b8 <_vfiprintf_r+0x18>
 800d5b0:	6a03      	ldr	r3, [r0, #32]
 800d5b2:	b90b      	cbnz	r3, 800d5b8 <_vfiprintf_r+0x18>
 800d5b4:	f7fe f8fe 	bl	800b7b4 <__sinit>
 800d5b8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d5ba:	07d9      	lsls	r1, r3, #31
 800d5bc:	d405      	bmi.n	800d5ca <_vfiprintf_r+0x2a>
 800d5be:	89ab      	ldrh	r3, [r5, #12]
 800d5c0:	059a      	lsls	r2, r3, #22
 800d5c2:	d402      	bmi.n	800d5ca <_vfiprintf_r+0x2a>
 800d5c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d5c6:	f7fe fa0e 	bl	800b9e6 <__retarget_lock_acquire_recursive>
 800d5ca:	89ab      	ldrh	r3, [r5, #12]
 800d5cc:	071b      	lsls	r3, r3, #28
 800d5ce:	d501      	bpl.n	800d5d4 <_vfiprintf_r+0x34>
 800d5d0:	692b      	ldr	r3, [r5, #16]
 800d5d2:	b99b      	cbnz	r3, 800d5fc <_vfiprintf_r+0x5c>
 800d5d4:	4629      	mov	r1, r5
 800d5d6:	4630      	mov	r0, r6
 800d5d8:	f000 f938 	bl	800d84c <__swsetup_r>
 800d5dc:	b170      	cbz	r0, 800d5fc <_vfiprintf_r+0x5c>
 800d5de:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d5e0:	07dc      	lsls	r4, r3, #31
 800d5e2:	d504      	bpl.n	800d5ee <_vfiprintf_r+0x4e>
 800d5e4:	f04f 30ff 	mov.w	r0, #4294967295
 800d5e8:	b01d      	add	sp, #116	@ 0x74
 800d5ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5ee:	89ab      	ldrh	r3, [r5, #12]
 800d5f0:	0598      	lsls	r0, r3, #22
 800d5f2:	d4f7      	bmi.n	800d5e4 <_vfiprintf_r+0x44>
 800d5f4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d5f6:	f7fe f9f7 	bl	800b9e8 <__retarget_lock_release_recursive>
 800d5fa:	e7f3      	b.n	800d5e4 <_vfiprintf_r+0x44>
 800d5fc:	2300      	movs	r3, #0
 800d5fe:	9309      	str	r3, [sp, #36]	@ 0x24
 800d600:	2320      	movs	r3, #32
 800d602:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d606:	f8cd 800c 	str.w	r8, [sp, #12]
 800d60a:	2330      	movs	r3, #48	@ 0x30
 800d60c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d7bc <_vfiprintf_r+0x21c>
 800d610:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d614:	f04f 0901 	mov.w	r9, #1
 800d618:	4623      	mov	r3, r4
 800d61a:	469a      	mov	sl, r3
 800d61c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d620:	b10a      	cbz	r2, 800d626 <_vfiprintf_r+0x86>
 800d622:	2a25      	cmp	r2, #37	@ 0x25
 800d624:	d1f9      	bne.n	800d61a <_vfiprintf_r+0x7a>
 800d626:	ebba 0b04 	subs.w	fp, sl, r4
 800d62a:	d00b      	beq.n	800d644 <_vfiprintf_r+0xa4>
 800d62c:	465b      	mov	r3, fp
 800d62e:	4622      	mov	r2, r4
 800d630:	4629      	mov	r1, r5
 800d632:	4630      	mov	r0, r6
 800d634:	f7ff ffa2 	bl	800d57c <__sfputs_r>
 800d638:	3001      	adds	r0, #1
 800d63a:	f000 80a7 	beq.w	800d78c <_vfiprintf_r+0x1ec>
 800d63e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d640:	445a      	add	r2, fp
 800d642:	9209      	str	r2, [sp, #36]	@ 0x24
 800d644:	f89a 3000 	ldrb.w	r3, [sl]
 800d648:	2b00      	cmp	r3, #0
 800d64a:	f000 809f 	beq.w	800d78c <_vfiprintf_r+0x1ec>
 800d64e:	2300      	movs	r3, #0
 800d650:	f04f 32ff 	mov.w	r2, #4294967295
 800d654:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d658:	f10a 0a01 	add.w	sl, sl, #1
 800d65c:	9304      	str	r3, [sp, #16]
 800d65e:	9307      	str	r3, [sp, #28]
 800d660:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d664:	931a      	str	r3, [sp, #104]	@ 0x68
 800d666:	4654      	mov	r4, sl
 800d668:	2205      	movs	r2, #5
 800d66a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d66e:	4853      	ldr	r0, [pc, #332]	@ (800d7bc <_vfiprintf_r+0x21c>)
 800d670:	f7f2 fdbe 	bl	80001f0 <memchr>
 800d674:	9a04      	ldr	r2, [sp, #16]
 800d676:	b9d8      	cbnz	r0, 800d6b0 <_vfiprintf_r+0x110>
 800d678:	06d1      	lsls	r1, r2, #27
 800d67a:	bf44      	itt	mi
 800d67c:	2320      	movmi	r3, #32
 800d67e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d682:	0713      	lsls	r3, r2, #28
 800d684:	bf44      	itt	mi
 800d686:	232b      	movmi	r3, #43	@ 0x2b
 800d688:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d68c:	f89a 3000 	ldrb.w	r3, [sl]
 800d690:	2b2a      	cmp	r3, #42	@ 0x2a
 800d692:	d015      	beq.n	800d6c0 <_vfiprintf_r+0x120>
 800d694:	9a07      	ldr	r2, [sp, #28]
 800d696:	4654      	mov	r4, sl
 800d698:	2000      	movs	r0, #0
 800d69a:	f04f 0c0a 	mov.w	ip, #10
 800d69e:	4621      	mov	r1, r4
 800d6a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d6a4:	3b30      	subs	r3, #48	@ 0x30
 800d6a6:	2b09      	cmp	r3, #9
 800d6a8:	d94b      	bls.n	800d742 <_vfiprintf_r+0x1a2>
 800d6aa:	b1b0      	cbz	r0, 800d6da <_vfiprintf_r+0x13a>
 800d6ac:	9207      	str	r2, [sp, #28]
 800d6ae:	e014      	b.n	800d6da <_vfiprintf_r+0x13a>
 800d6b0:	eba0 0308 	sub.w	r3, r0, r8
 800d6b4:	fa09 f303 	lsl.w	r3, r9, r3
 800d6b8:	4313      	orrs	r3, r2
 800d6ba:	9304      	str	r3, [sp, #16]
 800d6bc:	46a2      	mov	sl, r4
 800d6be:	e7d2      	b.n	800d666 <_vfiprintf_r+0xc6>
 800d6c0:	9b03      	ldr	r3, [sp, #12]
 800d6c2:	1d19      	adds	r1, r3, #4
 800d6c4:	681b      	ldr	r3, [r3, #0]
 800d6c6:	9103      	str	r1, [sp, #12]
 800d6c8:	2b00      	cmp	r3, #0
 800d6ca:	bfbb      	ittet	lt
 800d6cc:	425b      	neglt	r3, r3
 800d6ce:	f042 0202 	orrlt.w	r2, r2, #2
 800d6d2:	9307      	strge	r3, [sp, #28]
 800d6d4:	9307      	strlt	r3, [sp, #28]
 800d6d6:	bfb8      	it	lt
 800d6d8:	9204      	strlt	r2, [sp, #16]
 800d6da:	7823      	ldrb	r3, [r4, #0]
 800d6dc:	2b2e      	cmp	r3, #46	@ 0x2e
 800d6de:	d10a      	bne.n	800d6f6 <_vfiprintf_r+0x156>
 800d6e0:	7863      	ldrb	r3, [r4, #1]
 800d6e2:	2b2a      	cmp	r3, #42	@ 0x2a
 800d6e4:	d132      	bne.n	800d74c <_vfiprintf_r+0x1ac>
 800d6e6:	9b03      	ldr	r3, [sp, #12]
 800d6e8:	1d1a      	adds	r2, r3, #4
 800d6ea:	681b      	ldr	r3, [r3, #0]
 800d6ec:	9203      	str	r2, [sp, #12]
 800d6ee:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d6f2:	3402      	adds	r4, #2
 800d6f4:	9305      	str	r3, [sp, #20]
 800d6f6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d7cc <_vfiprintf_r+0x22c>
 800d6fa:	7821      	ldrb	r1, [r4, #0]
 800d6fc:	2203      	movs	r2, #3
 800d6fe:	4650      	mov	r0, sl
 800d700:	f7f2 fd76 	bl	80001f0 <memchr>
 800d704:	b138      	cbz	r0, 800d716 <_vfiprintf_r+0x176>
 800d706:	9b04      	ldr	r3, [sp, #16]
 800d708:	eba0 000a 	sub.w	r0, r0, sl
 800d70c:	2240      	movs	r2, #64	@ 0x40
 800d70e:	4082      	lsls	r2, r0
 800d710:	4313      	orrs	r3, r2
 800d712:	3401      	adds	r4, #1
 800d714:	9304      	str	r3, [sp, #16]
 800d716:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d71a:	4829      	ldr	r0, [pc, #164]	@ (800d7c0 <_vfiprintf_r+0x220>)
 800d71c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d720:	2206      	movs	r2, #6
 800d722:	f7f2 fd65 	bl	80001f0 <memchr>
 800d726:	2800      	cmp	r0, #0
 800d728:	d03f      	beq.n	800d7aa <_vfiprintf_r+0x20a>
 800d72a:	4b26      	ldr	r3, [pc, #152]	@ (800d7c4 <_vfiprintf_r+0x224>)
 800d72c:	bb1b      	cbnz	r3, 800d776 <_vfiprintf_r+0x1d6>
 800d72e:	9b03      	ldr	r3, [sp, #12]
 800d730:	3307      	adds	r3, #7
 800d732:	f023 0307 	bic.w	r3, r3, #7
 800d736:	3308      	adds	r3, #8
 800d738:	9303      	str	r3, [sp, #12]
 800d73a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d73c:	443b      	add	r3, r7
 800d73e:	9309      	str	r3, [sp, #36]	@ 0x24
 800d740:	e76a      	b.n	800d618 <_vfiprintf_r+0x78>
 800d742:	fb0c 3202 	mla	r2, ip, r2, r3
 800d746:	460c      	mov	r4, r1
 800d748:	2001      	movs	r0, #1
 800d74a:	e7a8      	b.n	800d69e <_vfiprintf_r+0xfe>
 800d74c:	2300      	movs	r3, #0
 800d74e:	3401      	adds	r4, #1
 800d750:	9305      	str	r3, [sp, #20]
 800d752:	4619      	mov	r1, r3
 800d754:	f04f 0c0a 	mov.w	ip, #10
 800d758:	4620      	mov	r0, r4
 800d75a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d75e:	3a30      	subs	r2, #48	@ 0x30
 800d760:	2a09      	cmp	r2, #9
 800d762:	d903      	bls.n	800d76c <_vfiprintf_r+0x1cc>
 800d764:	2b00      	cmp	r3, #0
 800d766:	d0c6      	beq.n	800d6f6 <_vfiprintf_r+0x156>
 800d768:	9105      	str	r1, [sp, #20]
 800d76a:	e7c4      	b.n	800d6f6 <_vfiprintf_r+0x156>
 800d76c:	fb0c 2101 	mla	r1, ip, r1, r2
 800d770:	4604      	mov	r4, r0
 800d772:	2301      	movs	r3, #1
 800d774:	e7f0      	b.n	800d758 <_vfiprintf_r+0x1b8>
 800d776:	ab03      	add	r3, sp, #12
 800d778:	9300      	str	r3, [sp, #0]
 800d77a:	462a      	mov	r2, r5
 800d77c:	4b12      	ldr	r3, [pc, #72]	@ (800d7c8 <_vfiprintf_r+0x228>)
 800d77e:	a904      	add	r1, sp, #16
 800d780:	4630      	mov	r0, r6
 800d782:	f7fd fbd5 	bl	800af30 <_printf_float>
 800d786:	4607      	mov	r7, r0
 800d788:	1c78      	adds	r0, r7, #1
 800d78a:	d1d6      	bne.n	800d73a <_vfiprintf_r+0x19a>
 800d78c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d78e:	07d9      	lsls	r1, r3, #31
 800d790:	d405      	bmi.n	800d79e <_vfiprintf_r+0x1fe>
 800d792:	89ab      	ldrh	r3, [r5, #12]
 800d794:	059a      	lsls	r2, r3, #22
 800d796:	d402      	bmi.n	800d79e <_vfiprintf_r+0x1fe>
 800d798:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d79a:	f7fe f925 	bl	800b9e8 <__retarget_lock_release_recursive>
 800d79e:	89ab      	ldrh	r3, [r5, #12]
 800d7a0:	065b      	lsls	r3, r3, #25
 800d7a2:	f53f af1f 	bmi.w	800d5e4 <_vfiprintf_r+0x44>
 800d7a6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d7a8:	e71e      	b.n	800d5e8 <_vfiprintf_r+0x48>
 800d7aa:	ab03      	add	r3, sp, #12
 800d7ac:	9300      	str	r3, [sp, #0]
 800d7ae:	462a      	mov	r2, r5
 800d7b0:	4b05      	ldr	r3, [pc, #20]	@ (800d7c8 <_vfiprintf_r+0x228>)
 800d7b2:	a904      	add	r1, sp, #16
 800d7b4:	4630      	mov	r0, r6
 800d7b6:	f7fd fe53 	bl	800b460 <_printf_i>
 800d7ba:	e7e4      	b.n	800d786 <_vfiprintf_r+0x1e6>
 800d7bc:	080113a2 	.word	0x080113a2
 800d7c0:	080113ac 	.word	0x080113ac
 800d7c4:	0800af31 	.word	0x0800af31
 800d7c8:	0800d57d 	.word	0x0800d57d
 800d7cc:	080113a8 	.word	0x080113a8

0800d7d0 <__swbuf_r>:
 800d7d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7d2:	460e      	mov	r6, r1
 800d7d4:	4614      	mov	r4, r2
 800d7d6:	4605      	mov	r5, r0
 800d7d8:	b118      	cbz	r0, 800d7e2 <__swbuf_r+0x12>
 800d7da:	6a03      	ldr	r3, [r0, #32]
 800d7dc:	b90b      	cbnz	r3, 800d7e2 <__swbuf_r+0x12>
 800d7de:	f7fd ffe9 	bl	800b7b4 <__sinit>
 800d7e2:	69a3      	ldr	r3, [r4, #24]
 800d7e4:	60a3      	str	r3, [r4, #8]
 800d7e6:	89a3      	ldrh	r3, [r4, #12]
 800d7e8:	071a      	lsls	r2, r3, #28
 800d7ea:	d501      	bpl.n	800d7f0 <__swbuf_r+0x20>
 800d7ec:	6923      	ldr	r3, [r4, #16]
 800d7ee:	b943      	cbnz	r3, 800d802 <__swbuf_r+0x32>
 800d7f0:	4621      	mov	r1, r4
 800d7f2:	4628      	mov	r0, r5
 800d7f4:	f000 f82a 	bl	800d84c <__swsetup_r>
 800d7f8:	b118      	cbz	r0, 800d802 <__swbuf_r+0x32>
 800d7fa:	f04f 37ff 	mov.w	r7, #4294967295
 800d7fe:	4638      	mov	r0, r7
 800d800:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d802:	6823      	ldr	r3, [r4, #0]
 800d804:	6922      	ldr	r2, [r4, #16]
 800d806:	1a98      	subs	r0, r3, r2
 800d808:	6963      	ldr	r3, [r4, #20]
 800d80a:	b2f6      	uxtb	r6, r6
 800d80c:	4283      	cmp	r3, r0
 800d80e:	4637      	mov	r7, r6
 800d810:	dc05      	bgt.n	800d81e <__swbuf_r+0x4e>
 800d812:	4621      	mov	r1, r4
 800d814:	4628      	mov	r0, r5
 800d816:	f7ff fd99 	bl	800d34c <_fflush_r>
 800d81a:	2800      	cmp	r0, #0
 800d81c:	d1ed      	bne.n	800d7fa <__swbuf_r+0x2a>
 800d81e:	68a3      	ldr	r3, [r4, #8]
 800d820:	3b01      	subs	r3, #1
 800d822:	60a3      	str	r3, [r4, #8]
 800d824:	6823      	ldr	r3, [r4, #0]
 800d826:	1c5a      	adds	r2, r3, #1
 800d828:	6022      	str	r2, [r4, #0]
 800d82a:	701e      	strb	r6, [r3, #0]
 800d82c:	6962      	ldr	r2, [r4, #20]
 800d82e:	1c43      	adds	r3, r0, #1
 800d830:	429a      	cmp	r2, r3
 800d832:	d004      	beq.n	800d83e <__swbuf_r+0x6e>
 800d834:	89a3      	ldrh	r3, [r4, #12]
 800d836:	07db      	lsls	r3, r3, #31
 800d838:	d5e1      	bpl.n	800d7fe <__swbuf_r+0x2e>
 800d83a:	2e0a      	cmp	r6, #10
 800d83c:	d1df      	bne.n	800d7fe <__swbuf_r+0x2e>
 800d83e:	4621      	mov	r1, r4
 800d840:	4628      	mov	r0, r5
 800d842:	f7ff fd83 	bl	800d34c <_fflush_r>
 800d846:	2800      	cmp	r0, #0
 800d848:	d0d9      	beq.n	800d7fe <__swbuf_r+0x2e>
 800d84a:	e7d6      	b.n	800d7fa <__swbuf_r+0x2a>

0800d84c <__swsetup_r>:
 800d84c:	b538      	push	{r3, r4, r5, lr}
 800d84e:	4b29      	ldr	r3, [pc, #164]	@ (800d8f4 <__swsetup_r+0xa8>)
 800d850:	4605      	mov	r5, r0
 800d852:	6818      	ldr	r0, [r3, #0]
 800d854:	460c      	mov	r4, r1
 800d856:	b118      	cbz	r0, 800d860 <__swsetup_r+0x14>
 800d858:	6a03      	ldr	r3, [r0, #32]
 800d85a:	b90b      	cbnz	r3, 800d860 <__swsetup_r+0x14>
 800d85c:	f7fd ffaa 	bl	800b7b4 <__sinit>
 800d860:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d864:	0719      	lsls	r1, r3, #28
 800d866:	d422      	bmi.n	800d8ae <__swsetup_r+0x62>
 800d868:	06da      	lsls	r2, r3, #27
 800d86a:	d407      	bmi.n	800d87c <__swsetup_r+0x30>
 800d86c:	2209      	movs	r2, #9
 800d86e:	602a      	str	r2, [r5, #0]
 800d870:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d874:	81a3      	strh	r3, [r4, #12]
 800d876:	f04f 30ff 	mov.w	r0, #4294967295
 800d87a:	e033      	b.n	800d8e4 <__swsetup_r+0x98>
 800d87c:	0758      	lsls	r0, r3, #29
 800d87e:	d512      	bpl.n	800d8a6 <__swsetup_r+0x5a>
 800d880:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d882:	b141      	cbz	r1, 800d896 <__swsetup_r+0x4a>
 800d884:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d888:	4299      	cmp	r1, r3
 800d88a:	d002      	beq.n	800d892 <__swsetup_r+0x46>
 800d88c:	4628      	mov	r0, r5
 800d88e:	f7fe ff07 	bl	800c6a0 <_free_r>
 800d892:	2300      	movs	r3, #0
 800d894:	6363      	str	r3, [r4, #52]	@ 0x34
 800d896:	89a3      	ldrh	r3, [r4, #12]
 800d898:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d89c:	81a3      	strh	r3, [r4, #12]
 800d89e:	2300      	movs	r3, #0
 800d8a0:	6063      	str	r3, [r4, #4]
 800d8a2:	6923      	ldr	r3, [r4, #16]
 800d8a4:	6023      	str	r3, [r4, #0]
 800d8a6:	89a3      	ldrh	r3, [r4, #12]
 800d8a8:	f043 0308 	orr.w	r3, r3, #8
 800d8ac:	81a3      	strh	r3, [r4, #12]
 800d8ae:	6923      	ldr	r3, [r4, #16]
 800d8b0:	b94b      	cbnz	r3, 800d8c6 <__swsetup_r+0x7a>
 800d8b2:	89a3      	ldrh	r3, [r4, #12]
 800d8b4:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d8b8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d8bc:	d003      	beq.n	800d8c6 <__swsetup_r+0x7a>
 800d8be:	4621      	mov	r1, r4
 800d8c0:	4628      	mov	r0, r5
 800d8c2:	f000 f883 	bl	800d9cc <__smakebuf_r>
 800d8c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d8ca:	f013 0201 	ands.w	r2, r3, #1
 800d8ce:	d00a      	beq.n	800d8e6 <__swsetup_r+0x9a>
 800d8d0:	2200      	movs	r2, #0
 800d8d2:	60a2      	str	r2, [r4, #8]
 800d8d4:	6962      	ldr	r2, [r4, #20]
 800d8d6:	4252      	negs	r2, r2
 800d8d8:	61a2      	str	r2, [r4, #24]
 800d8da:	6922      	ldr	r2, [r4, #16]
 800d8dc:	b942      	cbnz	r2, 800d8f0 <__swsetup_r+0xa4>
 800d8de:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d8e2:	d1c5      	bne.n	800d870 <__swsetup_r+0x24>
 800d8e4:	bd38      	pop	{r3, r4, r5, pc}
 800d8e6:	0799      	lsls	r1, r3, #30
 800d8e8:	bf58      	it	pl
 800d8ea:	6962      	ldrpl	r2, [r4, #20]
 800d8ec:	60a2      	str	r2, [r4, #8]
 800d8ee:	e7f4      	b.n	800d8da <__swsetup_r+0x8e>
 800d8f0:	2000      	movs	r0, #0
 800d8f2:	e7f7      	b.n	800d8e4 <__swsetup_r+0x98>
 800d8f4:	20000078 	.word	0x20000078

0800d8f8 <_raise_r>:
 800d8f8:	291f      	cmp	r1, #31
 800d8fa:	b538      	push	{r3, r4, r5, lr}
 800d8fc:	4605      	mov	r5, r0
 800d8fe:	460c      	mov	r4, r1
 800d900:	d904      	bls.n	800d90c <_raise_r+0x14>
 800d902:	2316      	movs	r3, #22
 800d904:	6003      	str	r3, [r0, #0]
 800d906:	f04f 30ff 	mov.w	r0, #4294967295
 800d90a:	bd38      	pop	{r3, r4, r5, pc}
 800d90c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d90e:	b112      	cbz	r2, 800d916 <_raise_r+0x1e>
 800d910:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d914:	b94b      	cbnz	r3, 800d92a <_raise_r+0x32>
 800d916:	4628      	mov	r0, r5
 800d918:	f000 f830 	bl	800d97c <_getpid_r>
 800d91c:	4622      	mov	r2, r4
 800d91e:	4601      	mov	r1, r0
 800d920:	4628      	mov	r0, r5
 800d922:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d926:	f000 b817 	b.w	800d958 <_kill_r>
 800d92a:	2b01      	cmp	r3, #1
 800d92c:	d00a      	beq.n	800d944 <_raise_r+0x4c>
 800d92e:	1c59      	adds	r1, r3, #1
 800d930:	d103      	bne.n	800d93a <_raise_r+0x42>
 800d932:	2316      	movs	r3, #22
 800d934:	6003      	str	r3, [r0, #0]
 800d936:	2001      	movs	r0, #1
 800d938:	e7e7      	b.n	800d90a <_raise_r+0x12>
 800d93a:	2100      	movs	r1, #0
 800d93c:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d940:	4620      	mov	r0, r4
 800d942:	4798      	blx	r3
 800d944:	2000      	movs	r0, #0
 800d946:	e7e0      	b.n	800d90a <_raise_r+0x12>

0800d948 <raise>:
 800d948:	4b02      	ldr	r3, [pc, #8]	@ (800d954 <raise+0xc>)
 800d94a:	4601      	mov	r1, r0
 800d94c:	6818      	ldr	r0, [r3, #0]
 800d94e:	f7ff bfd3 	b.w	800d8f8 <_raise_r>
 800d952:	bf00      	nop
 800d954:	20000078 	.word	0x20000078

0800d958 <_kill_r>:
 800d958:	b538      	push	{r3, r4, r5, lr}
 800d95a:	4d07      	ldr	r5, [pc, #28]	@ (800d978 <_kill_r+0x20>)
 800d95c:	2300      	movs	r3, #0
 800d95e:	4604      	mov	r4, r0
 800d960:	4608      	mov	r0, r1
 800d962:	4611      	mov	r1, r2
 800d964:	602b      	str	r3, [r5, #0]
 800d966:	f7f6 f823 	bl	80039b0 <_kill>
 800d96a:	1c43      	adds	r3, r0, #1
 800d96c:	d102      	bne.n	800d974 <_kill_r+0x1c>
 800d96e:	682b      	ldr	r3, [r5, #0]
 800d970:	b103      	cbz	r3, 800d974 <_kill_r+0x1c>
 800d972:	6023      	str	r3, [r4, #0]
 800d974:	bd38      	pop	{r3, r4, r5, pc}
 800d976:	bf00      	nop
 800d978:	20000928 	.word	0x20000928

0800d97c <_getpid_r>:
 800d97c:	f7f6 b810 	b.w	80039a0 <_getpid>

0800d980 <__swhatbuf_r>:
 800d980:	b570      	push	{r4, r5, r6, lr}
 800d982:	460c      	mov	r4, r1
 800d984:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d988:	2900      	cmp	r1, #0
 800d98a:	b096      	sub	sp, #88	@ 0x58
 800d98c:	4615      	mov	r5, r2
 800d98e:	461e      	mov	r6, r3
 800d990:	da0d      	bge.n	800d9ae <__swhatbuf_r+0x2e>
 800d992:	89a3      	ldrh	r3, [r4, #12]
 800d994:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d998:	f04f 0100 	mov.w	r1, #0
 800d99c:	bf14      	ite	ne
 800d99e:	2340      	movne	r3, #64	@ 0x40
 800d9a0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d9a4:	2000      	movs	r0, #0
 800d9a6:	6031      	str	r1, [r6, #0]
 800d9a8:	602b      	str	r3, [r5, #0]
 800d9aa:	b016      	add	sp, #88	@ 0x58
 800d9ac:	bd70      	pop	{r4, r5, r6, pc}
 800d9ae:	466a      	mov	r2, sp
 800d9b0:	f000 f848 	bl	800da44 <_fstat_r>
 800d9b4:	2800      	cmp	r0, #0
 800d9b6:	dbec      	blt.n	800d992 <__swhatbuf_r+0x12>
 800d9b8:	9901      	ldr	r1, [sp, #4]
 800d9ba:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d9be:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d9c2:	4259      	negs	r1, r3
 800d9c4:	4159      	adcs	r1, r3
 800d9c6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d9ca:	e7eb      	b.n	800d9a4 <__swhatbuf_r+0x24>

0800d9cc <__smakebuf_r>:
 800d9cc:	898b      	ldrh	r3, [r1, #12]
 800d9ce:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d9d0:	079d      	lsls	r5, r3, #30
 800d9d2:	4606      	mov	r6, r0
 800d9d4:	460c      	mov	r4, r1
 800d9d6:	d507      	bpl.n	800d9e8 <__smakebuf_r+0x1c>
 800d9d8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d9dc:	6023      	str	r3, [r4, #0]
 800d9de:	6123      	str	r3, [r4, #16]
 800d9e0:	2301      	movs	r3, #1
 800d9e2:	6163      	str	r3, [r4, #20]
 800d9e4:	b003      	add	sp, #12
 800d9e6:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d9e8:	ab01      	add	r3, sp, #4
 800d9ea:	466a      	mov	r2, sp
 800d9ec:	f7ff ffc8 	bl	800d980 <__swhatbuf_r>
 800d9f0:	9f00      	ldr	r7, [sp, #0]
 800d9f2:	4605      	mov	r5, r0
 800d9f4:	4639      	mov	r1, r7
 800d9f6:	4630      	mov	r0, r6
 800d9f8:	f7fe fec6 	bl	800c788 <_malloc_r>
 800d9fc:	b948      	cbnz	r0, 800da12 <__smakebuf_r+0x46>
 800d9fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800da02:	059a      	lsls	r2, r3, #22
 800da04:	d4ee      	bmi.n	800d9e4 <__smakebuf_r+0x18>
 800da06:	f023 0303 	bic.w	r3, r3, #3
 800da0a:	f043 0302 	orr.w	r3, r3, #2
 800da0e:	81a3      	strh	r3, [r4, #12]
 800da10:	e7e2      	b.n	800d9d8 <__smakebuf_r+0xc>
 800da12:	89a3      	ldrh	r3, [r4, #12]
 800da14:	6020      	str	r0, [r4, #0]
 800da16:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800da1a:	81a3      	strh	r3, [r4, #12]
 800da1c:	9b01      	ldr	r3, [sp, #4]
 800da1e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800da22:	b15b      	cbz	r3, 800da3c <__smakebuf_r+0x70>
 800da24:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800da28:	4630      	mov	r0, r6
 800da2a:	f000 f81d 	bl	800da68 <_isatty_r>
 800da2e:	b128      	cbz	r0, 800da3c <__smakebuf_r+0x70>
 800da30:	89a3      	ldrh	r3, [r4, #12]
 800da32:	f023 0303 	bic.w	r3, r3, #3
 800da36:	f043 0301 	orr.w	r3, r3, #1
 800da3a:	81a3      	strh	r3, [r4, #12]
 800da3c:	89a3      	ldrh	r3, [r4, #12]
 800da3e:	431d      	orrs	r5, r3
 800da40:	81a5      	strh	r5, [r4, #12]
 800da42:	e7cf      	b.n	800d9e4 <__smakebuf_r+0x18>

0800da44 <_fstat_r>:
 800da44:	b538      	push	{r3, r4, r5, lr}
 800da46:	4d07      	ldr	r5, [pc, #28]	@ (800da64 <_fstat_r+0x20>)
 800da48:	2300      	movs	r3, #0
 800da4a:	4604      	mov	r4, r0
 800da4c:	4608      	mov	r0, r1
 800da4e:	4611      	mov	r1, r2
 800da50:	602b      	str	r3, [r5, #0]
 800da52:	f7f6 f80d 	bl	8003a70 <_fstat>
 800da56:	1c43      	adds	r3, r0, #1
 800da58:	d102      	bne.n	800da60 <_fstat_r+0x1c>
 800da5a:	682b      	ldr	r3, [r5, #0]
 800da5c:	b103      	cbz	r3, 800da60 <_fstat_r+0x1c>
 800da5e:	6023      	str	r3, [r4, #0]
 800da60:	bd38      	pop	{r3, r4, r5, pc}
 800da62:	bf00      	nop
 800da64:	20000928 	.word	0x20000928

0800da68 <_isatty_r>:
 800da68:	b538      	push	{r3, r4, r5, lr}
 800da6a:	4d06      	ldr	r5, [pc, #24]	@ (800da84 <_isatty_r+0x1c>)
 800da6c:	2300      	movs	r3, #0
 800da6e:	4604      	mov	r4, r0
 800da70:	4608      	mov	r0, r1
 800da72:	602b      	str	r3, [r5, #0]
 800da74:	f7f6 f80c 	bl	8003a90 <_isatty>
 800da78:	1c43      	adds	r3, r0, #1
 800da7a:	d102      	bne.n	800da82 <_isatty_r+0x1a>
 800da7c:	682b      	ldr	r3, [r5, #0]
 800da7e:	b103      	cbz	r3, 800da82 <_isatty_r+0x1a>
 800da80:	6023      	str	r3, [r4, #0]
 800da82:	bd38      	pop	{r3, r4, r5, pc}
 800da84:	20000928 	.word	0x20000928

0800da88 <_init>:
 800da88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da8a:	bf00      	nop
 800da8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da8e:	bc08      	pop	{r3}
 800da90:	469e      	mov	lr, r3
 800da92:	4770      	bx	lr

0800da94 <_fini>:
 800da94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da96:	bf00      	nop
 800da98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da9a:	bc08      	pop	{r3}
 800da9c:	469e      	mov	lr, r3
 800da9e:	4770      	bx	lr
