module muxs(i0, i1, i2, i3, s0, s1, y);

input i0, i1, i2, i3, s0, s1;
output y;

wire a, b, c, d;  

and(a, i0, (~s0), (~s1));  
and(b, i1, (~s0), s1);
and(c, i2, s0, (~s1));  
and(d, i3, s0, s1);  
or(y, a, b, c, d);  

endmodule




module demuxs (in, d0, d1, d2, d3, s0, s1);

input in, s0, s1;
output d0, d1, d2, d3;

and (d0, in, (~s0), (~s1));
and (d1, in, (~s0), s1);
and (d2, in, s0, (~s1));
and (d3, in, s0, s1);

endmodule
