# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../TP3V33.srcs/sources_1/ip/clk_wiz_0" \
"../../../../TP3V33.srcs/sources_1/imports/sources_1/new/adder.v" \
"../../../../TP3V33.srcs/sources_1/imports/sources_1/new/alu_ic.v" \
"../../../../TP3V33.srcs/sources_1/imports/sources_1/new/bip.v" \
"../../../../TP3V33.srcs/sources_1/imports/sources_1/imports/new/brg.v" \
"../../../../TP3V33.srcs/sources_1/imports/sources_1/new/control.v" \
"../../../../TP3V33.srcs/sources_1/imports/sources_1/new/cpu.v" \
"../../../../TP3V33.srcs/sources_1/new/cycles.v" \
"../../../../TP3V33.srcs/sources_1/imports/sources_1/new/decoder.v" \
"../../../../TP3V33.srcs/sources_1/imports/sources_1/imports/new/fifo_rx.v" \
"../../../../TP3V33.srcs/sources_1/imports/sources_1/new/pc.v" \
"../../../../TP3V33.srcs/sources_1/imports/sources_1/new/rom.v" \
"../../../../TP3V33.srcs/sources_1/imports/sources_1/imports/new/rx.v" \
"../../../../TP3V33.srcs/sources_1/imports/sources_1/imports/new/uart.v" \
"../../../../TP3V33.srcs/sim_1/imports/new/rx_control_ic.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
