Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.01 secs
 
--> 
Reading design: piano.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "piano.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "piano"
Output Format                      : NGC
Target Device                      : xc6slx9-3-csg324

---- Source Options
Top Module Name                    : piano
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" into library work
Parsing module <DIG_Counter_Nbit>.
Parsing module <selectorNotes>.
Parsing module <CompUnsigned>.
Parsing module <DIG_ROM_256X8_ROM>.
Parsing module <piano>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 401: Port ovf is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 410: Port ovf is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 419: Port ovf is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 428: Port ovf is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 437: Port ovf is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 446: Port ovf is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 455: Port ovf is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 477: Port > is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 485: Port > is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 493: Port > is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 501: Port > is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 509: Port ovf is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 518: Port > is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 526: Port > is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" Line 534: Port > is not connected to this instance

Elaborating module <piano>.

Elaborating module <DIG_Counter_Nbit(Bits=27)>.

Elaborating module <selectorNotes>.

Elaborating module <CompUnsigned(Bits=27)>.

Elaborating module <DIG_Counter_Nbit(Bits=8)>.

Elaborating module <DIG_ROM_256X8_ROM>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <piano>.
    Related source file is "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v".
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 404: Output port <ovf> of the instance <DIG_Counter_Nbit_i0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 413: Output port <ovf> of the instance <DIG_Counter_Nbit_i1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 422: Output port <ovf> of the instance <DIG_Counter_Nbit_i2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 431: Output port <ovf> of the instance <DIG_Counter_Nbit_i3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 440: Output port <ovf> of the instance <DIG_Counter_Nbit_i4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 449: Output port <ovf> of the instance <DIG_Counter_Nbit_i5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 458: Output port <ovf> of the instance <DIG_Counter_Nbit_i6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 480: Output port <>> of the instance <CompUnsigned_i8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 480: Output port <<> of the instance <CompUnsigned_i8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 488: Output port <>> of the instance <CompUnsigned_i9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 488: Output port <<> of the instance <CompUnsigned_i9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 496: Output port <>> of the instance <CompUnsigned_i10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 496: Output port <<> of the instance <CompUnsigned_i10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 504: Output port <>> of the instance <CompUnsigned_i11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 504: Output port <<> of the instance <CompUnsigned_i11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 512: Output port <ovf> of the instance <DIG_Counter_Nbit_i12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 521: Output port <>> of the instance <CompUnsigned_i13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 521: Output port <<> of the instance <CompUnsigned_i13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 529: Output port <>> of the instance <CompUnsigned_i14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 529: Output port <<> of the instance <CompUnsigned_i14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 537: Output port <>> of the instance <CompUnsigned_i15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v" line 537: Output port <<> of the instance <CompUnsigned_i15> is unconnected or connected to loadless signal.
    Summary:
	no macro.
Unit <piano> synthesized.

Synthesizing Unit <DIG_Counter_Nbit_1>.
    Related source file is "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v".
        Bits = 27
    Found 27-bit register for signal <count>.
    Found 27-bit adder for signal <count[26]_GND_2_o_add_1_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <DIG_Counter_Nbit_1> synthesized.

Synthesizing Unit <selectorNotes>.
    Related source file is "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v".
    Found 1-bit register for signal <outFq>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   6 Multiplexer(s).
Unit <selectorNotes> synthesized.

Synthesizing Unit <CompUnsigned>.
    Related source file is "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v".
        Bits = 27
    Found 27-bit comparator greater for signal <>> created at line 86
    Found 27-bit comparator equal for signal <=> created at line 87
    Found 27-bit comparator greater for signal <<> created at line 88
    Summary:
	inferred   3 Comparator(s).
Unit <CompUnsigned> synthesized.

Synthesizing Unit <DIG_Counter_Nbit_2>.
    Related source file is "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v".
        Bits = 8
    Found 8-bit register for signal <count>.
    Found 8-bit adder for signal <count[7]_GND_5_o_mux_3_OUT> created at line 23.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <DIG_Counter_Nbit_2> synthesized.

Synthesizing Unit <DIG_ROM_256X8_ROM>.
    Related source file is "/home/andyescobar007/Escritorio/Piano/PianoJulio/piano.v".
WARNING:Xst:2999 - Signal 'my_rom', unconnected in block 'DIG_ROM_256X8_ROM', is tied to its initial value.
    Found 256x8-bit single-port Read Only RAM <Mram_my_rom> for signal <my_rom>.
    Found 1-bit tristate buffer for signal <D<7>> created at line 98
    Found 1-bit tristate buffer for signal <D<6>> created at line 98
    Found 1-bit tristate buffer for signal <D<5>> created at line 98
    Found 1-bit tristate buffer for signal <D<4>> created at line 98
    Found 1-bit tristate buffer for signal <D<3>> created at line 98
    Found 1-bit tristate buffer for signal <D<2>> created at line 98
    Found 1-bit tristate buffer for signal <D<1>> created at line 98
    Found 1-bit tristate buffer for signal <D<0>> created at line 98
    Summary:
	inferred   1 RAM(s).
	inferred   8 Tristate(s).
Unit <DIG_ROM_256X8_ROM> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port Read Only RAM                   : 1
# Adders/Subtractors                                   : 8
 27-bit adder                                          : 7
 8-bit adder                                           : 1
# Registers                                            : 9
 1-bit register                                        : 1
 27-bit register                                       : 7
 8-bit register                                        : 1
# Comparators                                          : 21
 27-bit comparator equal                               : 7
 27-bit comparator greater                             : 14
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 13
# Tristates                                            : 8
 1-bit tristate buffer                                 : 8

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DIG_Counter_Nbit_1>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <DIG_Counter_Nbit_1> synthesized (advanced).

Synthesizing (advanced) Unit <DIG_Counter_Nbit_2>.
The following registers are absorbed into counter <count>: 1 register on signal <count>.
Unit <DIG_Counter_Nbit_2> synthesized (advanced).

Synthesizing (advanced) Unit <DIG_ROM_256X8_ROM>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_my_rom> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <A>             |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <DIG_ROM_256X8_ROM> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x8-bit single-port distributed Read Only RAM       : 1
# Counters                                             : 8
 27-bit up counter                                     : 7
 8-bit up counter                                      : 1
# Registers                                            : 1
 Flip-Flops                                            : 1
# Comparators                                          : 21
 27-bit comparator equal                               : 7
 27-bit comparator greater                             : 14
# Multiplexers                                         : 6
 1-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <piano> ...
INFO:Xst:2261 - The FF/Latch <DIG_Counter_Nbit_i5/count_0> in Unit <piano> is equivalent to the following FF/Latch, which will be removed : <DIG_Counter_Nbit_i4/count_0> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block piano, actual ratio is 4.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 197
 Flip-Flops                                            : 197

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : piano.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 709
#      GND                         : 1
#      INV                         : 9
#      LUT1                        : 188
#      LUT2                        : 1
#      LUT3                        : 7
#      LUT5                        : 4
#      LUT6                        : 57
#      MUXCY                       : 224
#      MUXF7                       : 14
#      MUXF8                       : 7
#      VCC                         : 1
#      XORCY                       : 196
# FlipFlops/Latches                : 197
#      FD                          : 8
#      FDE                         : 1
#      FDRE                        : 188
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 15
#      IBUF                        : 7
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             197  out of  11440     1%  
 Number of Slice LUTs:                  266  out of   5720     4%  
    Number used as Logic:               266  out of   5720     4%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    270
   Number with an unused Flip Flop:      73  out of    270    27%  
   Number with an unused LUT:             4  out of    270     1%  
   Number of fully used LUT-FF pairs:   193  out of    270    71%  
   Number of unique control sets:         9

IO Utilization: 
 Number of IOs:                          16
 Number of bonded IOBs:                  16  out of    200     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)             | Load  |
-----------------------------------+-----------------------------------+-------+
CLK                                | BUFGP                             | 189   |
selectorNotes_i7/outFq             | NONE(DIG_Counter_Nbit_i12/count_0)| 8     |
-----------------------------------+-----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.901ns (Maximum Frequency: 204.022MHz)
   Minimum input arrival time before clock: 3.832ns
   Maximum output required time after clock: 5.705ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 4.901ns (frequency: 204.022MHz)
  Total number of paths / destination ports: 7991 / 377
-------------------------------------------------------------------------
Delay:               4.901ns (Levels of Logic = 8)
  Source:            DIG_Counter_Nbit_i5/count_3 (FF)
  Destination:       selectorNotes_i7/outFq (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: DIG_Counter_Nbit_i5/count_3 to selectorNotes_i7/outFq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  DIG_Counter_Nbit_i5/count_3 (DIG_Counter_Nbit_i5/count_3)
     LUT6:I0->O            1   0.203   0.000  CompUnsigned_i14/Mcompar_=_lut<0> (CompUnsigned_i14/Mcompar_=_lut<0>)
     MUXCY:S->O            1   0.172   0.000  CompUnsigned_i14/Mcompar_=_cy<0> (CompUnsigned_i14/Mcompar_=_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  CompUnsigned_i14/Mcompar_=_cy<1> (CompUnsigned_i14/Mcompar_=_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  CompUnsigned_i14/Mcompar_=_cy<2> (CompUnsigned_i14/Mcompar_=_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  CompUnsigned_i14/Mcompar_=_cy<3> (CompUnsigned_i14/Mcompar_=_cy<3>)
     MUXCY:CI->O          28   0.258   1.463  CompUnsigned_i14/Mcompar_=_cy<4> (HzLa)
     LUT5:I2->O            1   0.205   0.808  selectorNotes_i7/Mmux_outFq_fq_DO_MUX_35_o21 (selectorNotes_i7/Mmux_outFq_fq_DO_MUX_35_o2)
     LUT5:I2->O            1   0.205   0.000  selectorNotes_i7/Mmux_outFq_fq_DO_MUX_35_o23 (selectorNotes_i7/outFq_fq_DO_MUX_35_o)
     FDE:D                     0.102          selectorNotes_i7/outFq
    ----------------------------------------
    Total                      4.901ns (1.649ns logic, 3.252ns route)
                                       (33.6% logic, 66.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'selectorNotes_i7/outFq'
  Clock period: 2.451ns (frequency: 408.072MHz)
  Total number of paths / destination ports: 36 / 8
-------------------------------------------------------------------------
Delay:               2.451ns (Levels of Logic = 8)
  Source:            DIG_Counter_Nbit_i12/count_1 (FF)
  Destination:       DIG_Counter_Nbit_i12/count_7 (FF)
  Source Clock:      selectorNotes_i7/outFq rising
  Destination Clock: selectorNotes_i7/outFq rising

  Data Path: DIG_Counter_Nbit_i12/count_1 to DIG_Counter_Nbit_i12/count_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              29   0.447   1.250  DIG_Counter_Nbit_i12/count_1 (DIG_Counter_Nbit_i12/count_1)
     LUT1:I0->O            1   0.205   0.000  DIG_Counter_Nbit_i12/Mcount_count_cy<1>_rt (DIG_Counter_Nbit_i12/Mcount_count_cy<1>_rt)
     MUXCY:S->O            1   0.172   0.000  DIG_Counter_Nbit_i12/Mcount_count_cy<1> (DIG_Counter_Nbit_i12/Mcount_count_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  DIG_Counter_Nbit_i12/Mcount_count_cy<2> (DIG_Counter_Nbit_i12/Mcount_count_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  DIG_Counter_Nbit_i12/Mcount_count_cy<3> (DIG_Counter_Nbit_i12/Mcount_count_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  DIG_Counter_Nbit_i12/Mcount_count_cy<4> (DIG_Counter_Nbit_i12/Mcount_count_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  DIG_Counter_Nbit_i12/Mcount_count_cy<5> (DIG_Counter_Nbit_i12/Mcount_count_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  DIG_Counter_Nbit_i12/Mcount_count_cy<6> (DIG_Counter_Nbit_i12/Mcount_count_cy<6>)
     XORCY:CI->O           1   0.180   0.000  DIG_Counter_Nbit_i12/Mcount_count_xor<7> (Result<7>7)
     FD:D                      0.102          DIG_Counter_Nbit_i12/count_7
    ----------------------------------------
    Total                      2.451ns (1.201ns logic, 1.250ns route)
                                       (49.0% logic, 51.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 16 / 2
-------------------------------------------------------------------------
Offset:              3.832ns (Levels of Logic = 3)
  Source:            bntSol (PAD)
  Destination:       selectorNotes_i7/outFq (FF)
  Destination Clock: CLK rising

  Data Path: bntSol to selectorNotes_i7/outFq
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.721  bntSol_IBUF (bntSol_IBUF)
     LUT2:I0->O            1   0.203   0.580  selectorNotes_i7/_n0021_inv_SW0 (N10)
     LUT6:I5->O            1   0.205   0.579  selectorNotes_i7/_n0021_inv (selectorNotes_i7/_n0021_inv)
     FDE:CE                    0.322          selectorNotes_i7/outFq
    ----------------------------------------
    Total                      3.832ns (1.952ns logic, 1.880ns route)
                                       (50.9% logic, 49.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'selectorNotes_i7/outFq'
  Total number of paths / destination ports: 188 / 8
-------------------------------------------------------------------------
Offset:              5.705ns (Levels of Logic = 4)
  Source:            DIG_Counter_Nbit_i12/count_4 (FF)
  Destination:       Sonido<5> (PAD)
  Source Clock:      selectorNotes_i7/outFq rising

  Data Path: DIG_Counter_Nbit_i12/count_4 to Sonido<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              29   0.447   1.614  DIG_Counter_Nbit_i12/count_4 (DIG_Counter_Nbit_i12/count_4)
     LUT6:I0->O            1   0.203   0.000  DIG_ROM_256X8_ROM_i16/Mram_my_rom1 (DIG_ROM_256X8_ROM_i16/Mram_my_rom)
     MUXF7:I1->O           1   0.140   0.000  DIG_ROM_256X8_ROM_i16/Mram_my_rom_f7 (DIG_ROM_256X8_ROM_i16/Mram_my_rom_f7)
     MUXF8:I1->O           1   0.152   0.579  DIG_ROM_256X8_ROM_i16/Mram_my_rom_f8 (Sonido_0_OBUF)
     OBUF:I->O                 2.571          Sonido_0_OBUF (Sonido<0>)
    ----------------------------------------
    Total                      5.705ns (3.513ns logic, 2.192ns route)
                                       (61.6% logic, 38.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    4.901|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock selectorNotes_i7/outFq
----------------------+---------+---------+---------+---------+
                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------------+---------+---------+---------+---------+
selectorNotes_i7/outFq|    2.451|         |         |         |
----------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.65 secs
 
--> 


Total memory usage is 377096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :   25 (   0 filtered)

