
create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 4 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER true [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 4096 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL true [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list midterm_i/processing_system7_0/inst/FCLK_CLK0]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 32 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[0]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[1]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[2]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[3]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[4]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[5]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[6]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[7]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[8]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[9]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[10]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[11]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[12]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[13]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[14]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[15]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[16]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[17]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[18]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[19]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[20]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[21]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[22]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[23]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[24]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[25]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[26]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[27]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[28]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[29]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[30]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg2[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
set_property port_width 32 [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[0]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[1]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[2]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[3]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[4]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[5]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[6]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[7]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[8]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[9]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[10]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[11]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[12]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[13]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[14]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[15]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[16]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[17]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[18]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[19]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[20]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[21]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[22]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[23]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[24]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[25]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[26]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[27]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[28]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[29]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[30]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg0[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
set_property port_width 8 [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansy[0]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansy[1]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansy[2]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansy[3]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansy[4]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansy[5]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansy[6]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansy[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
set_property port_width 32 [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[0]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[1]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[2]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[3]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[4]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[5]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[6]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[7]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[8]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[9]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[10]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[11]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[12]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[13]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[14]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[15]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[16]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[17]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[18]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[19]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[20]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[21]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[22]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[23]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[24]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[25]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[26]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[27]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[28]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[29]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[30]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg3[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
set_property port_width 5 [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/P_next[0]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/P_next[1]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/P_next[2]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/P_next[3]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/P_next[4]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
set_property port_width 32 [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[0]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[1]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[2]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[3]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[4]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[5]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[6]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[7]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[8]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[9]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[10]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[11]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[12]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[13]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[14]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[15]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[16]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[17]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[18]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[19]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[20]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[21]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[22]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[23]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[24]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[25]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[26]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[27]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[28]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[29]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[30]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg1[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
set_property port_width 32 [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[0]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[1]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[2]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[3]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[4]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[5]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[6]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[7]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[8]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[9]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[10]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[11]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[12]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[13]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[14]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[15]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[16]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[17]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[18]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[19]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[20]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[21]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[22]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[23]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[24]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[25]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[26]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[27]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[28]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[29]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[30]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg4[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
set_property port_width 8 [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansx[0]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansx[1]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansx[2]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansx[3]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansx[4]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansx[5]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansx[6]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/ansx[7]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
set_property port_width 32 [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[0]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[1]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[2]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[3]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[4]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[5]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[6]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[7]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[8]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[9]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[10]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[11]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[12]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[13]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[14]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[15]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[16]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[17]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[18]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[19]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[20]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[21]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[22]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[23]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[24]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[25]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[26]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[27]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[28]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[29]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[30]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/slv_reg5[31]}]]
create_debug_port u_ila_0 probe
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
set_property port_width 5 [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/P[0]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/P[1]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/P[2]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/P[3]} {midterm_i/matrix_multiplication_0/inst/matrix_multiplication_v1_0_S00_AXI_inst/P[4]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]
