Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Feb 20 16:54:08 2025
| Host         : DESKTOP-5RUADSS running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NTT_control_sets_placed.rpt
| Design       : NTT
| Device       : xc7k70t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    16 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             230 |           71 |
| No           | No                    | Yes                    |             448 |          191 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             146 |           35 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | CONTR_3/zeta_cnt[2]_i_1__3_n_0  | RU_1/reset       |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG | CONTR_3/en_3                    | RU_1/reset       |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | CONTR_2/en_2                    | RU_1/reset       |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | CONTR_1/en_1                    | RU_1/reset       |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | CONTR_4/zeta_cnt[7]_i_1__2_n_0  | RU_1/reset       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | cnt[7]_i_1_n_0                  | RU_1/reset       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | CONTR_5/zeta_cnt[15]_i_1__1_n_0 | RU_1/reset       |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG | CONTR_6/zeta_cnt[31]_i_1_n_0    | RU_1/reset       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | CONTR_7/zeta_cnt[63]_i_1_n_0    | RU_1/reset       |               13 |             64 |         4.92 |
|  clk_IBUF_BUFG |                                 | RU_1/reset       |              191 |            448 |         2.35 |
|  clk_IBUF_BUFG |                                 |                  |               71 |            506 |         7.13 |
+----------------+---------------------------------+------------------+------------------+----------------+--------------+


