design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/drewarosa/RISC-V-Single-Cycle-CPU-Core/openlane/pc,pc,22_09_20_14_49,flow completed,0h2m38s0ms,0h2m1s0ms,-2.0,0.0625,-1,13.61,621.11,-1,0,0,0,0,0,0,0,0,0,-1,-1,41682,7690,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,31757714.0,0.0,22.88,20.27,6.24,3.95,-1,866,1021,12,167,0,0,0,886,42,0,48,105,111,154,61,93,101,32,19,166,765,0,931,54540.2304,3.9e-06,3.26e-06,3.86e-06,4.82e-06,4.15e-06,1.01e-08,5.42e-06,4.89e-06,1.27e-08,11.300000000000011,1001.0,0.999000999000999,1000,AREA 0,10,50,1,153.6,153.18,0.55,0.3,sky130_fd_sc_hd,4,4
