{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1761616692852 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1761616692852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 27 19:58:12 2025 " "Processing started: Mon Oct 27 19:58:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1761616692852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1761616692852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map Alu -c Alu --generate_functional_sim_netlist " "Command: quartus_map Alu -c Alu --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1761616692852 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1761616693246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/sumfin/sumfin.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/sumfin/sumfin.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sumfin " "Found entity 1: Sumfin" {  } { { "../Sumfin/Sumfin.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/Sumfin/Sumfin.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761616693309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761616693309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/sumfin/sumfin4bitsv2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/sumfin/sumfin4bitsv2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sumfin4bitsV2 " "Found entity 1: Sumfin4bitsV2" {  } { { "../Sumfin/Sumfin4bitsV2.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/Sumfin/Sumfin4bitsV2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761616693324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761616693324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/sumv2/sumv2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/sumv2/sumv2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SumV2 " "Found entity 1: SumV2" {  } { { "../SumV2/SumV2.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/SumV2/SumV2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761616693324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761616693324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/sumfull/sumfull.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/sumfull/sumfull.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sumfull " "Found entity 1: Sumfull" {  } { { "../Sumfull/Sumfull.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/Sumfull/Sumfull.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761616693324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761616693324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/10.-multiplicador/multiplicador.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/10.-multiplicador/multiplicador.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplicador " "Found entity 1: Multiplicador" {  } { { "../10.-Multiplicador/Multiplicador.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/10.-Multiplicador/Multiplicador.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761616693324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761616693324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/5.-testador de 4b/res_4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/5.-testador de 4b/res_4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Res_4B " "Found entity 1: Res_4B" {  } { { "../5.-Testador de 4B/Res_4B.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/5.-Testador de 4B/Res_4B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761616693324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761616693324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/2.-sumador 4 bits/sum_4b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/2.-sumador 4 bits/sum_4b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Sum_4B " "Found entity 1: Sum_4B" {  } { { "../2.-Sumador 4 bits/Sum_4B.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/2.-Sumador 4 bits/Sum_4B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761616693324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761616693324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/11.-comparador_1b/comp_1b.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/11.-comparador_1b/comp_1b.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comp_1B " "Found entity 1: Comp_1B" {  } { { "../11.-Comparador_1B/Comp_1B.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/11.-Comparador_1B/Comp_1B.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761616693324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761616693324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/16.-not/comnot.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/16.-not/comnot.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComNot " "Found entity 1: ComNot" {  } { { "../16.-NOT/ComNot.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/16.-NOT/ComNot.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761616693340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761616693340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/15.-xor/comxor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/15.-xor/comxor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComXor " "Found entity 1: ComXor" {  } { { "../15.-XOR/ComXor.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/15.-XOR/ComXor.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761616693340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761616693340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/14.-or/comor.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/14.-or/comor.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComOr " "Found entity 1: ComOr" {  } { { "../14.-OR/ComOr.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/14.-OR/ComOr.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761616693340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761616693340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/13.-and/comand.bdf 1 1 " "Found 1 design units, including 1 entities, in source file /users/alexis/documents/fes aragon/quinto_semestre/diseño_logico/trabajos/13.-and/comand.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ComAnd " "Found entity 1: ComAnd" {  } { { "../13.-AND/ComAnd.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/13.-AND/ComAnd.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761616693340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761616693340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/17.-ALU/Alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1761616693340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1761616693340 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Alu " "Elaborating entity \"Alu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1761616693372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74244 74244:inst16 " "Elaborating entity \"74244\" for hierarchy \"74244:inst16\"" {  } { { "Alu.bdf" "inst16" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/17.-ALU/Alu.bdf" { { 752 928 1032 944 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761616693403 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74244:inst16 " "Elaborated megafunction instantiation \"74244:inst16\"" {  } { { "Alu.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/17.-ALU/Alu.bdf" { { 752 928 1032 944 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761616693403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComNot ComNot:inst18 " "Elaborating entity \"ComNot\" for hierarchy \"ComNot:inst18\"" {  } { { "Alu.bdf" "inst18" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/17.-ALU/Alu.bdf" { { 760 1160 1256 952 "inst18" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761616693403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74138 74138:inst11 " "Elaborating entity \"74138\" for hierarchy \"74138:inst11\"" {  } { { "Alu.bdf" "inst11" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/17.-ALU/Alu.bdf" { { 1408 608 768 1528 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761616693418 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74138:inst11 " "Elaborated megafunction instantiation \"74138:inst11\"" {  } { { "Alu.bdf" "" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/17.-ALU/Alu.bdf" { { 1408 608 768 1528 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1761616693434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comp_1B Comp_1B:inst24 " "Elaborating entity \"Comp_1B\" for hierarchy \"Comp_1B:inst24\"" {  } { { "Alu.bdf" "inst24" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/17.-ALU/Alu.bdf" { { 784 56 216 880 "inst24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761616693434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComOr ComOr:inst9 " "Elaborating entity \"ComOr\" for hierarchy \"ComOr:inst9\"" {  } { { "Alu.bdf" "inst9" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/17.-ALU/Alu.bdf" { { 304 1152 1248 432 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761616693434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComXor ComXor:inst23 " "Elaborating entity \"ComXor\" for hierarchy \"ComXor:inst23\"" {  } { { "Alu.bdf" "inst23" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/17.-ALU/Alu.bdf" { { 520 1144 1240 648 "inst23" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761616693450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplicador Multiplicador:inst2 " "Elaborating entity \"Multiplicador\" for hierarchy \"Multiplicador:inst2\"" {  } { { "Alu.bdf" "inst2" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/17.-ALU/Alu.bdf" { { 584 144 240 776 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761616693450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumfull Multiplicador:inst2\|Sumfull:inst21 " "Elaborating entity \"Sumfull\" for hierarchy \"Multiplicador:inst2\|Sumfull:inst21\"" {  } { { "../10.-Multiplicador/Multiplicador.bdf" "inst21" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/10.-Multiplicador/Multiplicador.bdf" { { 80 744 840 272 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761616693450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumfin4bitsV2 Multiplicador:inst2\|Sumfull:inst21\|Sumfin4bitsV2:inst " "Elaborating entity \"Sumfin4bitsV2\" for hierarchy \"Multiplicador:inst2\|Sumfull:inst21\|Sumfin4bitsV2:inst\"" {  } { { "../Sumfull/Sumfull.bdf" "inst" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/Sumfull/Sumfull.bdf" { { 496 848 944 688 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761616693465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumfin Multiplicador:inst2\|Sumfull:inst21\|Sumfin4bitsV2:inst\|Sumfin:inst " "Elaborating entity \"Sumfin\" for hierarchy \"Multiplicador:inst2\|Sumfull:inst21\|Sumfin4bitsV2:inst\|Sumfin:inst\"" {  } { { "../Sumfin/Sumfin4bitsV2.bdf" "inst" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/Sumfin/Sumfin4bitsV2.bdf" { { 568 1232 1328 664 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761616693469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Res_4B Res_4B:inst " "Elaborating entity \"Res_4B\" for hierarchy \"Res_4B:inst\"" {  } { { "Alu.bdf" "inst" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/17.-ALU/Alu.bdf" { { 328 112 240 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761616693497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ComAnd ComAnd:inst21 " "Elaborating entity \"ComAnd\" for hierarchy \"ComAnd:inst21\"" {  } { { "Alu.bdf" "inst21" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/17.-ALU/Alu.bdf" { { 88 1128 1224 216 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761616693513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sum_4B Sum_4B:inst1 " "Elaborating entity \"Sum_4B\" for hierarchy \"Sum_4B:inst1\"" {  } { { "Alu.bdf" "inst1" { Schematic "C:/Users/Alexis/Documents/FES ARAGON/Quinto_semestre/Diseño_logico/trabajos/17.-ALU/Alu.bdf" { { 104 80 200 232 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1761616693513 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4565 " "Peak virtual memory: 4565 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1761616693654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 27 19:58:13 2025 " "Processing ended: Mon Oct 27 19:58:13 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1761616693654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1761616693654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1761616693654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1761616693654 ""}
