-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity hls_snn_izikevich_snn_get_synaptic_conductances_Pipeline_synaptic_conductances_VITIS_LOOP_154_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    neuron_type_mem_0_load : IN STD_LOGIC_VECTOR (5 downto 0);
    neuron_type_mem_1_load : IN STD_LOGIC_VECTOR (5 downto 0);
    input_stream0_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    input_stream0_TVALID : IN STD_LOGIC;
    input_stream0_TREADY : OUT STD_LOGIC;
    input_stream0_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    input_stream0_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    input_stream0_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream0_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream0_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream0_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream1_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    input_stream1_TVALID : IN STD_LOGIC;
    input_stream1_TREADY : OUT STD_LOGIC;
    input_stream1_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    input_stream1_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    input_stream1_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream1_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream1_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream1_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream2_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    input_stream2_TVALID : IN STD_LOGIC;
    input_stream2_TREADY : OUT STD_LOGIC;
    input_stream2_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    input_stream2_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    input_stream2_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream2_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream2_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream2_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream3_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    input_stream3_TVALID : IN STD_LOGIC;
    input_stream3_TREADY : OUT STD_LOGIC;
    input_stream3_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    input_stream3_TSTRB : IN STD_LOGIC_VECTOR (7 downto 0);
    input_stream3_TUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream3_TLAST : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream3_TID : IN STD_LOGIC_VECTOR (0 downto 0);
    input_stream3_TDEST : IN STD_LOGIC_VECTOR (0 downto 0);
    u_mem_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    u_mem_ce0 : OUT STD_LOGIC;
    u_mem_we0 : OUT STD_LOGIC;
    u_mem_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    u_mem_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    u_mem_ce1 : OUT STD_LOGIC;
    u_mem_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    firings_mem_0_i : IN STD_LOGIC_VECTOR (63 downto 0);
    firings_mem_0_o : OUT STD_LOGIC_VECTOR (63 downto 0);
    firings_mem_0_o_ap_vld : OUT STD_LOGIC;
    v_mem_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    v_mem_ce0 : OUT STD_LOGIC;
    v_mem_we0 : OUT STD_LOGIC;
    v_mem_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    v_mem_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11_i : IN STD_LOGIC_VECTOR (31 downto 0);
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11_o_ap_vld : OUT STD_LOGIC;
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9_i : IN STD_LOGIC_VECTOR (31 downto 0);
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9_o_ap_vld : OUT STD_LOGIC;
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8_i : IN STD_LOGIC_VECTOR (31 downto 0);
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8_o_ap_vld : OUT STD_LOGIC;
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7_i : IN STD_LOGIC_VECTOR (31 downto 0);
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7_o_ap_vld : OUT STD_LOGIC;
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6_i : IN STD_LOGIC_VECTOR (31 downto 0);
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6_o_ap_vld : OUT STD_LOGIC;
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10_i : IN STD_LOGIC_VECTOR (31 downto 0);
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10_o : OUT STD_LOGIC_VECTOR (31 downto 0);
    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10_o_ap_vld : OUT STD_LOGIC;
    synapse_s_mem_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    synapse_s_mem_ce0 : OUT STD_LOGIC;
    synapse_s_mem_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_248_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_248_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_248_p_opcode : OUT STD_LOGIC_VECTOR (1 downto 0);
    grp_fu_248_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_248_p_ce : OUT STD_LOGIC;
    grp_fu_252_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_252_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_252_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_252_p_ce : OUT STD_LOGIC );
end;


architecture behav of hls_snn_izikevich_snn_get_synaptic_conductances_Pipeline_synaptic_conductances_VITIS_LOOP_154_1 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (6 downto 0) := "0000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (6 downto 0) := "0000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (6 downto 0) := "0001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (6 downto 0) := "0010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (6 downto 0) := "0100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (6 downto 0) := "1000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv3_1 : STD_LOGIC_VECTOR (2 downto 0) := "001";
    constant ap_const_lv3_2 : STD_LOGIC_VECTOR (2 downto 0) := "010";
    constant ap_const_lv3_3 : STD_LOGIC_VECTOR (2 downto 0) := "011";
    constant ap_const_lv3_4 : STD_LOGIC_VECTOR (2 downto 0) := "100";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_C2820000 : STD_LOGIC_VECTOR (31 downto 0) := "11000010100000100000000000000000";
    constant ap_const_lv32_C2AA0000 : STD_LOGIC_VECTOR (31 downto 0) := "11000010101010100000000000000000";
    constant ap_const_lv32_40A00000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000101000000000000000000000";
    constant ap_const_lv32_430C0000 : STD_LOGIC_VECTOR (31 downto 0) := "01000011000011000000000000000000";
    constant ap_const_lv32_3D23D70A : STD_LOGIC_VECTOR (31 downto 0) := "00111101001000111101011100001010";
    constant ap_const_lv32_3E4CCCCD : STD_LOGIC_VECTOR (31 downto 0) := "00111110010011001100110011001101";
    constant ap_const_lv32_3F000000 : STD_LOGIC_VECTOR (31 downto 0) := "00111111000000000000000000000000";
    constant ap_const_lv32_420C0000 : STD_LOGIC_VECTOR (31 downto 0) := "01000010000011000000000000000000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv3_6 : STD_LOGIC_VECTOR (2 downto 0) := "110";
    constant ap_const_lv3_5 : STD_LOGIC_VECTOR (2 downto 0) := "101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_40000000 : STD_LOGIC_VECTOR (31 downto 0) := "01000000000000000000000000000000";
    constant ap_const_lv32_41000000 : STD_LOGIC_VECTOR (31 downto 0) := "01000001000000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv6_1 : STD_LOGIC_VECTOR (5 downto 0) := "000001";
    constant ap_const_lv6_2 : STD_LOGIC_VECTOR (5 downto 0) := "000010";
    constant ap_const_lv6_3 : STD_LOGIC_VECTOR (5 downto 0) := "000011";
    constant ap_const_lv6_4 : STD_LOGIC_VECTOR (5 downto 0) := "000100";
    constant ap_const_lv6_5 : STD_LOGIC_VECTOR (5 downto 0) := "000101";
    constant ap_const_lv32_3DCCCCCD : STD_LOGIC_VECTOR (31 downto 0) := "00111101110011001100110011001101";
    constant ap_const_lv32_3CA3D70A : STD_LOGIC_VECTOR (31 downto 0) := "00111100101000111101011100001010";
    constant ap_const_lv32_80000000 : STD_LOGIC_VECTOR (31 downto 0) := "10000000000000000000000000000000";
    constant ap_const_lv7_1 : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (6 downto 0) := "0000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter10 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter11 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter12 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter13 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter14 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_state14_pp0_stage6_iter1 : BOOLEAN;
    signal ap_block_state21_pp0_stage6_iter2 : BOOLEAN;
    signal ap_block_state28_pp0_stage6_iter3 : BOOLEAN;
    signal ap_block_state35_pp0_stage6_iter4 : BOOLEAN;
    signal ap_block_state42_pp0_stage6_iter5 : BOOLEAN;
    signal ap_block_state49_pp0_stage6_iter6 : BOOLEAN;
    signal ap_block_state56_pp0_stage6_iter7 : BOOLEAN;
    signal ap_block_state63_pp0_stage6_iter8 : BOOLEAN;
    signal ap_block_state70_pp0_stage6_iter9 : BOOLEAN;
    signal ap_block_state77_pp0_stage6_iter10 : BOOLEAN;
    signal ap_block_state84_pp0_stage6_iter11 : BOOLEAN;
    signal ap_block_state91_pp0_stage6_iter12 : BOOLEAN;
    signal ap_block_state98_pp0_stage6_iter13 : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal icmp_ln154_reg_1512 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage6 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal input_stream0_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal input_stream1_TDATA_blk_n : STD_LOGIC;
    signal input_stream2_TDATA_blk_n : STD_LOGIC;
    signal input_stream3_TDATA_blk_n : STD_LOGIC;
    signal reg_499 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state12_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_state19_pp0_stage4_iter2 : BOOLEAN;
    signal ap_block_state26_pp0_stage4_iter3 : BOOLEAN;
    signal ap_block_state33_pp0_stage4_iter4 : BOOLEAN;
    signal ap_block_state40_pp0_stage4_iter5 : BOOLEAN;
    signal ap_block_state47_pp0_stage4_iter6 : BOOLEAN;
    signal ap_block_state54_pp0_stage4_iter7 : BOOLEAN;
    signal ap_block_state61_pp0_stage4_iter8 : BOOLEAN;
    signal ap_block_state68_pp0_stage4_iter9 : BOOLEAN;
    signal ap_block_state75_pp0_stage4_iter10 : BOOLEAN;
    signal ap_block_state82_pp0_stage4_iter11 : BOOLEAN;
    signal ap_block_state89_pp0_stage4_iter12 : BOOLEAN;
    signal ap_block_state96_pp0_stage4_iter13 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal and_ln62_reg_1628 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state16_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_state23_pp0_stage1_iter3 : BOOLEAN;
    signal ap_block_state30_pp0_stage1_iter4 : BOOLEAN;
    signal ap_block_state37_pp0_stage1_iter5 : BOOLEAN;
    signal ap_block_state44_pp0_stage1_iter6 : BOOLEAN;
    signal ap_block_state51_pp0_stage1_iter7 : BOOLEAN;
    signal ap_block_state58_pp0_stage1_iter8 : BOOLEAN;
    signal ap_block_state65_pp0_stage1_iter9 : BOOLEAN;
    signal ap_block_state72_pp0_stage1_iter10 : BOOLEAN;
    signal ap_block_state79_pp0_stage1_iter11 : BOOLEAN;
    signal ap_block_state86_pp0_stage1_iter12 : BOOLEAN;
    signal ap_block_state93_pp0_stage1_iter13 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal icmp_ln154_reg_1512_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal and_ln62_reg_1628_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_505 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_state13_pp0_stage5_iter1 : BOOLEAN;
    signal ap_block_state20_pp0_stage5_iter2 : BOOLEAN;
    signal ap_block_state27_pp0_stage5_iter3 : BOOLEAN;
    signal ap_block_state34_pp0_stage5_iter4 : BOOLEAN;
    signal ap_block_state41_pp0_stage5_iter5 : BOOLEAN;
    signal ap_block_state48_pp0_stage5_iter6 : BOOLEAN;
    signal ap_block_state55_pp0_stage5_iter7 : BOOLEAN;
    signal ap_block_state62_pp0_stage5_iter8 : BOOLEAN;
    signal ap_block_state69_pp0_stage5_iter9 : BOOLEAN;
    signal ap_block_state76_pp0_stage5_iter10 : BOOLEAN;
    signal ap_block_state83_pp0_stage5_iter11 : BOOLEAN;
    signal ap_block_state90_pp0_stage5_iter12 : BOOLEAN;
    signal ap_block_state97_pp0_stage5_iter13 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state15_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state22_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state29_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state36_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state43_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state50_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state57_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state64_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_state71_pp0_stage0_iter10 : BOOLEAN;
    signal ap_block_state78_pp0_stage0_iter11 : BOOLEAN;
    signal ap_block_state85_pp0_stage0_iter12 : BOOLEAN;
    signal ap_block_state92_pp0_stage0_iter13 : BOOLEAN;
    signal ap_block_state99_pp0_stage0_iter14 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal reg_511 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state18_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_state25_pp0_stage3_iter3 : BOOLEAN;
    signal ap_block_state32_pp0_stage3_iter4 : BOOLEAN;
    signal ap_block_state39_pp0_stage3_iter5 : BOOLEAN;
    signal ap_block_state46_pp0_stage3_iter6 : BOOLEAN;
    signal ap_block_state53_pp0_stage3_iter7 : BOOLEAN;
    signal ap_block_state60_pp0_stage3_iter8 : BOOLEAN;
    signal ap_block_state67_pp0_stage3_iter9 : BOOLEAN;
    signal ap_block_state74_pp0_stage3_iter10 : BOOLEAN;
    signal ap_block_state81_pp0_stage3_iter11 : BOOLEAN;
    signal ap_block_state88_pp0_stage3_iter12 : BOOLEAN;
    signal ap_block_state95_pp0_stage3_iter13 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal grp_fu_476_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_517 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln154_reg_1512_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_1512_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln62_reg_1628_pp0_iter9_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_480_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln154_reg_1512_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln62_reg_1628_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_528 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln154_reg_1512_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln62_reg_1628_pp0_iter8_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_1512_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_fu_567_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_1512_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_1512_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_1512_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_1512_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_1512_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_1512_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln154_reg_1512_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln154_1_fu_617_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal select_ln154_1_reg_1516 : STD_LOGIC_VECTOR (2 downto 0);
    signal trunc_ln161_fu_633_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln161_reg_1520 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln161_reg_1520_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln154_3_fu_675_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln154_3_reg_1525 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln154_3_reg_1525_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal neuron_type_fu_724_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal neuron_type_reg_1541 : STD_LOGIC_VECTOR (0 downto 0);
    signal neuron_type_reg_1541_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_fu_732_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_reg_1547 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln199_reg_1547_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal v_mem_addr_reg_1551 : STD_LOGIC_VECTOR (3 downto 0);
    signal v_mem_addr_reg_1551_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal v_mem_addr_reg_1551_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal v_mem_addr_reg_1551_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal v_mem_addr_reg_1551_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal v_mem_addr_reg_1551_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal v_mem_addr_reg_1551_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal v_mem_addr_reg_1551_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal v_mem_addr_reg_1551_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal v_mem_addr_reg_1551_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal v_mem_addr_reg_1551_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal v_mem_addr_reg_1551_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal v_mem_addr_reg_1551_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal v_mem_addr_reg_1551_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal u_mem_addr_reg_1556 : STD_LOGIC_VECTOR (3 downto 0);
    signal u_mem_addr_reg_1556_pp0_iter1_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal u_mem_addr_reg_1556_pp0_iter2_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal u_mem_addr_reg_1556_pp0_iter3_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal u_mem_addr_reg_1556_pp0_iter4_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal u_mem_addr_reg_1556_pp0_iter5_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal u_mem_addr_reg_1556_pp0_iter6_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal u_mem_addr_reg_1556_pp0_iter7_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal u_mem_addr_reg_1556_pp0_iter8_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal u_mem_addr_reg_1556_pp0_iter9_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal u_mem_addr_reg_1556_pp0_iter10_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal u_mem_addr_reg_1556_pp0_iter11_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal u_mem_addr_reg_1556_pp0_iter12_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal u_mem_addr_reg_1556_pp0_iter13_reg : STD_LOGIC_VECTOR (3 downto 0);
    signal p_1_reg_1562 : STD_LOGIC_VECTOR (63 downto 0);
    signal synapse_weight_value_fu_832_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal synapse_weight_value_1_fu_852_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal synapse_weight_value_2_fu_866_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal uweight_3_reg_1598 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_reg_1603 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_reg_1603_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_reg_1603_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_reg_1603_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_reg_1603_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_reg_1603_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_reg_1603_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_reg_1603_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_reg_1603_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_reg_1611 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_reg_1611_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln56_fu_881_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln56_reg_1618 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln56_reg_1618_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln56_reg_1618_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln56_reg_1618_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln56_reg_1618_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln56_reg_1618_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln56_reg_1618_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln56_reg_1618_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal IZH_D_fu_885_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln62_fu_925_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln62_reg_1628_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln62_reg_1628_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln62_reg_1628_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln62_reg_1628_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln62_reg_1628_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln62_reg_1628_pp0_iter7_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln62_reg_1628_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln62_reg_1628_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln62_reg_1628_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state17_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_state24_pp0_stage2_iter3 : BOOLEAN;
    signal ap_block_state31_pp0_stage2_iter4 : BOOLEAN;
    signal ap_block_state38_pp0_stage2_iter5 : BOOLEAN;
    signal ap_block_state45_pp0_stage2_iter6 : BOOLEAN;
    signal ap_block_state52_pp0_stage2_iter7 : BOOLEAN;
    signal ap_block_state59_pp0_stage2_iter8 : BOOLEAN;
    signal ap_block_state66_pp0_stage2_iter9 : BOOLEAN;
    signal ap_block_state73_pp0_stage2_iter10 : BOOLEAN;
    signal ap_block_state80_pp0_stage2_iter11 : BOOLEAN;
    signal ap_block_state87_pp0_stage2_iter12 : BOOLEAN;
    signal ap_block_state94_pp0_stage2_iter13 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal conductance_1_reg_1637 : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_1_reg_1637_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_2_reg_1642 : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_2_reg_1642_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_2_reg_1642_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal synapse_weight_value_3_fu_936_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal synapse_weight_value_4_fu_948_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal synapse_weight_value_5_fu_967_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub3_i_reg_1677 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub3_i_reg_1677_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub3_i_reg_1677_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub3_i_reg_1677_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub3_i_reg_1677_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub3_i_reg_1677_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub3_i_reg_1677_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub3_i_reg_1677_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_3_reg_1682 : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_3_reg_1682_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_3_reg_1682_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_3_reg_1682_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_4_reg_1687 : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_4_reg_1687_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_4_reg_1687_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_4_reg_1687_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_4_reg_1687_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_5_reg_1692 : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_5_reg_1692_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_5_reg_1692_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_5_reg_1692_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_5_reg_1692_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal conductance_5_reg_1692_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub18_i_reg_1697 : STD_LOGIC_VECTOR (31 downto 0);
    signal or_ln192_fu_1058_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_reg_1702 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_1_fu_1077_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_1_reg_1708 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_1_reg_1708_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_2_fu_1096_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_2_reg_1714 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_2_reg_1714_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_2_reg_1714_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_3_fu_1115_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_3_reg_1720 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_3_reg_1720_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_3_reg_1720_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_3_reg_1720_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_4_fu_1134_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_4_reg_1726 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_4_reg_1726_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_4_reg_1726_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_4_reg_1726_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_4_reg_1726_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_5_fu_1153_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_5_reg_1732 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_5_reg_1732_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_5_reg_1732_pp0_iter3_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_5_reg_1732_pp0_iter4_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_5_reg_1732_pp0_iter5_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln192_5_reg_1732_pp0_iter6_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_453_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_fu_1158_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_reg_1743 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_reg_1743_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_1_fu_1166_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_1_reg_1749 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_1_reg_1749_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal IZH_A_fu_1174_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal IZH_A_reg_1755 : STD_LOGIC_VECTOR (31 downto 0);
    signal IZH_A_reg_1755_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal IZH_A_reg_1755_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal IZH_A_reg_1755_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal IZH_A_reg_1755_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal IZH_A_reg_1755_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal IZH_A_reg_1755_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal IZH_A_reg_1755_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal IZH_A_reg_1755_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal IZH_A_reg_1755_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub15_i_reg_1761 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub15_i_reg_1761_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub15_i_reg_1761_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub15_i_reg_1761_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub15_i_reg_1761_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub15_i_reg_1761_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sub15_i_reg_1761_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_461_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_1_reg_1766 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_1_reg_1766_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_1_reg_1766_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_1_reg_1766_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_1_reg_1766_pp0_iter6_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_1_reg_1766_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_1_reg_1766_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_1_reg_1766_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_1_reg_1766_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_1_reg_1766_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_4_fu_1182_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_4_reg_1773 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_4_reg_1773_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_3_fu_1189_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_3_reg_1779 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_3_reg_1779_pp0_iter3_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_6_fu_1196_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_6_reg_1785 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_6_reg_1785_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_5_fu_1203_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_5_reg_1791 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_5_reg_1791_pp0_iter4_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_8_fu_1210_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_8_reg_1797 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_8_reg_1797_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_7_fu_1217_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_7_reg_1803 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_7_reg_1803_pp0_iter5_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_10_fu_1224_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_10_reg_1809 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_10_reg_1809_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_9_fu_1231_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_9_reg_1815 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_9_reg_1815_pp0_iter7_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_11_fu_1238_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_exh_11_reg_1821 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_11_fu_1244_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal sum_g_inh_11_reg_1826 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln56_1_fu_1255_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal I_reg_1836 : STD_LOGIC_VECTOR (31 downto 0);
    signal I_reg_1836_pp0_iter8_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal I_reg_1836_pp0_iter9_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal I_reg_1836_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal I_reg_1836_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dv_reg_1842 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_1_reg_1847 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_1_reg_1847_pp0_iter10_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_1_reg_1847_pp0_iter11_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_1_reg_1847_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_1_reg_1847_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_493_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_1858 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_1858_pp0_iter10_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_1858_pp0_iter11_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_1858_pp0_iter12_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_3_reg_1858_pp0_iter13_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal mul24_i_reg_1863 : STD_LOGIC_VECTOR (31 downto 0);
    signal add25_i_reg_1868 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub31_i_reg_1873 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_466_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add27_i_reg_1878 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub28_i_reg_1883 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_2_reg_1888 : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_2_reg_1888_pp0_iter12_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal u_t_2_reg_1888_pp0_iter13_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal dv_1_reg_1893 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul35_i_reg_1898 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_3_fu_1300_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal v_t_3_reg_1903 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln77_fu_1348_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal select_ln77_reg_1910 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln140_fu_1359_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal zext_ln140_reg_1916 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln79_fu_1402_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_condition_exit_pp0_iter13_stage6 : STD_LOGIC;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter1_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter2_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter3_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter4_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter5_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter6_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter7_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter8_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter9_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter10_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter11_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter12_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter13_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter14_storemerge_reg_426 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter2_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter3_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter4_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter5_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter6_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter7_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter8_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter9_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter10_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter11_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter12_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter13_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter14_phi_ln207_reg_436 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln161_2_fu_705_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal zext_ln154_1_fu_710_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_16_fu_1445_p4 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal firings_bit_1_fu_274 : STD_LOGIC_VECTOR (5 downto 0);
    signal firings_bit_fu_1428_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal xl_fu_278 : STD_LOGIC_VECTOR (2 downto 0);
    signal add_ln154_2_fu_738_p2 : STD_LOGIC_VECTOR (2 downto 0);
    signal ap_sig_allocacmp_xl_load : STD_LOGIC_VECTOR (2 downto 0);
    signal x_fu_282 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln154_3_fu_744_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_x_load : STD_LOGIC_VECTOR (3 downto 0);
    signal l_fu_286 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln154_2_fu_625_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_sig_allocacmp_l_load : STD_LOGIC_VECTOR (1 downto 0);
    signal indvars_iv35_fu_290 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln154_4_fu_683_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_indvars_iv35_load : STD_LOGIC_VECTOR (3 downto 0);
    signal indvar_flatten_fu_294 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln154_4_fu_573_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_sig_allocacmp_indvar_flatten_load : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal grp_fu_447_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_447_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal grp_fu_453_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_453_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_461_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_461_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_466_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_466_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_471_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_471_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_476_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_476_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_480_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_480_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_493_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln154_1_fu_603_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln154_1_fu_597_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln154_fu_591_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal tmp_9_fu_645_p3 : STD_LOGIC_VECTOR (2 downto 0);
    signal tmp_8_fu_637_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln161_fu_653_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal cmp10_mid1_fu_663_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp1023_fu_669_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal sub_ln161_fu_657_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln161_1_fu_695_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln161_fu_699_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln154_fu_609_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal select_ln46_fu_716_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal zext_ln154_fu_691_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal uweight_fu_828_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal uweight_1_fu_842_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal uweight_2_fu_862_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_893_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln62_fu_903_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln62_1_fu_913_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln62_fu_907_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln62_fu_919_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal uweight_4_fu_945_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal uweight_5_fu_958_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal xor_ln186_fu_1032_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln186_fu_1037_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln186_fu_1042_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal neuron_type_value_fu_1048_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln192_fu_1052_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neuron_type_value_1_fu_1063_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln192_1_fu_1071_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neuron_type_value_2_fu_1082_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln192_2_fu_1090_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neuron_type_value_3_fu_1101_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln192_3_fu_1109_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neuron_type_value_4_fu_1120_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln192_4_fu_1128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal neuron_type_value_5_fu_1139_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln192_5_fu_1147_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln56_fu_1250_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal bitcast_ln72_fu_1260_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_1263_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln72_fu_1273_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln72_1_fu_1283_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln72_fu_1277_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln72_fu_1289_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln72_fu_1295_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln77_fu_1307_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_4_fu_1310_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln77_fu_1320_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln77_1_fu_1330_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln77_fu_1324_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln77_fu_1336_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln77_fu_1342_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln79_fu_1367_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_6_fu_1370_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln79_fu_1380_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln79_1_fu_1390_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln79_fu_1384_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln79_fu_1396_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln140_1_fu_1363_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal firings_bit_4_fu_1408_p2 : STD_LOGIC_VECTOR (6 downto 0);
    signal tmp_17_fu_1420_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln141_fu_1414_p2 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_fu_447_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_block_pp0_stage5_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage6_00001 : BOOLEAN;
    signal ap_block_pp0_stage4_00001 : BOOLEAN;
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal grp_fu_447_ce : STD_LOGIC;
    signal grp_fu_453_ce : STD_LOGIC;
    signal grp_fu_461_opcode : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_fu_461_ce : STD_LOGIC;
    signal grp_fu_466_ce : STD_LOGIC;
    signal grp_fu_471_ce : STD_LOGIC;
    signal grp_fu_476_ce : STD_LOGIC;
    signal grp_fu_480_ce : STD_LOGIC;
    signal grp_fu_493_opcode : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter9_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter10_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter11_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter12_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter13_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (6 downto 0);
    signal ap_idle_pp0_1to14 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_944 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component hls_snn_izikevich_faddfsub_32ns_32ns_32_2_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hls_snn_izikevich_fadd_32ns_32ns_32_9_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hls_snn_izikevich_fadd_32ns_32ns_32_2_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hls_snn_izikevich_fmul_32ns_32ns_32_2_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component hls_snn_izikevich_fcmp_32ns_32ns_1_1_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component hls_snn_izikevich_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    fadd_32ns_32ns_32_9_full_dsp_1_U29 : component hls_snn_izikevich_fadd_32ns_32ns_32_9_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 9,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_453_p0,
        din1 => grp_fu_453_p1,
        ce => grp_fu_453_ce,
        dout => grp_fu_453_p2);

    faddfsub_32ns_32ns_32_2_full_dsp_1_U30 : component hls_snn_izikevich_faddfsub_32ns_32ns_32_2_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_461_p0,
        din1 => grp_fu_461_p1,
        opcode => grp_fu_461_opcode,
        ce => grp_fu_461_ce,
        dout => grp_fu_461_p2);

    fadd_32ns_32ns_32_2_full_dsp_1_U31 : component hls_snn_izikevich_fadd_32ns_32ns_32_2_full_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_466_p0,
        din1 => grp_fu_466_p1,
        ce => grp_fu_466_ce,
        dout => grp_fu_466_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U33 : component hls_snn_izikevich_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_476_p0,
        din1 => grp_fu_476_p1,
        ce => grp_fu_476_ce,
        dout => grp_fu_476_p2);

    fmul_32ns_32ns_32_2_max_dsp_1_U34 : component hls_snn_izikevich_fmul_32ns_32ns_32_2_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_480_p0,
        din1 => grp_fu_480_p1,
        ce => grp_fu_480_ce,
        dout => grp_fu_480_p2);

    fcmp_32ns_32ns_1_1_no_dsp_1_U35 : component hls_snn_izikevich_fcmp_32ns_32ns_1_1_no_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        din0 => grp_fu_493_p0,
        din1 => ap_const_lv32_420C0000,
        opcode => grp_fu_493_opcode,
        dout => grp_fu_493_p2);

    flow_control_loop_pipe_sequential_init_U : component hls_snn_izikevich_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage6,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_loop_exit_ready_pp0_iter13_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter10_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter10 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter11_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter11 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter11 <= ap_enable_reg_pp0_iter10;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter12_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter12 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter12 <= ap_enable_reg_pp0_iter11;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter13_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter13 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter13 <= ap_enable_reg_pp0_iter12;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter14_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter13_stage6) or ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
                    ap_enable_reg_pp0_iter14 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter14 <= ap_enable_reg_pp0_iter13;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter14_phi_ln207_reg_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_944)) then
                if (((icmp_ln154_reg_1512_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter13_reg))) then 
                    ap_phi_reg_pp0_iter14_phi_ln207_reg_436 <= and_ln79_fu_1402_p2;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter14_phi_ln207_reg_436 <= ap_phi_reg_pp0_iter13_phi_ln207_reg_436;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter14_storemerge_reg_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_944)) then
                if (((icmp_ln154_reg_1512_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter13_reg))) then 
                    ap_phi_reg_pp0_iter14_storemerge_reg_426 <= u_t_2_reg_1888_pp0_iter13_reg;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter14_storemerge_reg_426 <= ap_phi_reg_pp0_iter13_storemerge_reg_426;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_phi_ln207_reg_436_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln62_reg_1628_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_reg_pp0_iter1_phi_ln207_reg_436 <= ap_const_lv1_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ap_phi_reg_pp0_iter1_phi_ln207_reg_436 <= ap_phi_reg_pp0_iter0_phi_ln207_reg_436;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_storemerge_reg_426_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_lv1_0 = and_ln62_reg_1628_pp0_iter1_reg) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                ap_phi_reg_pp0_iter1_storemerge_reg_426 <= grp_fu_453_p2;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                ap_phi_reg_pp0_iter1_storemerge_reg_426 <= ap_phi_reg_pp0_iter0_storemerge_reg_426;
            end if; 
        end if;
    end process;

    firings_bit_1_fu_274_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
                firings_bit_1_fu_274 <= ap_const_lv6_0;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
                firings_bit_1_fu_274 <= firings_bit_fu_1428_p3;
            end if; 
        end if;
    end process;

    indvar_flatten_fu_294_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln154_fu_567_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvar_flatten_fu_294 <= add_ln154_4_fu_573_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvar_flatten_fu_294 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    indvars_iv35_fu_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln154_fu_567_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    indvars_iv35_fu_290 <= select_ln154_4_fu_683_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    indvars_iv35_fu_290 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    l_fu_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln154_fu_567_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    l_fu_286 <= select_ln154_2_fu_625_p3;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    l_fu_286 <= ap_const_lv2_0;
                end if;
            end if; 
        end if;
    end process;

    x_fu_282_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln154_fu_567_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_fu_282 <= add_ln154_3_fu_744_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_fu_282 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;

    xl_fu_278_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln154_fu_567_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    xl_fu_278 <= add_ln154_2_fu_738_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    xl_fu_278 <= ap_const_lv3_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                    IZH_A_reg_1755(2 downto 0) <= IZH_A_fu_1174_p3(2 downto 0);    IZH_A_reg_1755(9 downto 6) <= IZH_A_fu_1174_p3(9 downto 6);    IZH_A_reg_1755(12 downto 11) <= IZH_A_fu_1174_p3(12 downto 11);    IZH_A_reg_1755(19 downto 16) <= IZH_A_fu_1174_p3(19 downto 16);    IZH_A_reg_1755(22 downto 21) <= IZH_A_fu_1174_p3(22 downto 21);    IZH_A_reg_1755(24) <= IZH_A_fu_1174_p3(24);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                    IZH_A_reg_1755_pp0_iter10_reg(2 downto 0) <= IZH_A_reg_1755_pp0_iter9_reg(2 downto 0);    IZH_A_reg_1755_pp0_iter10_reg(9 downto 6) <= IZH_A_reg_1755_pp0_iter9_reg(9 downto 6);    IZH_A_reg_1755_pp0_iter10_reg(12 downto 11) <= IZH_A_reg_1755_pp0_iter9_reg(12 downto 11);    IZH_A_reg_1755_pp0_iter10_reg(19 downto 16) <= IZH_A_reg_1755_pp0_iter9_reg(19 downto 16);    IZH_A_reg_1755_pp0_iter10_reg(22 downto 21) <= IZH_A_reg_1755_pp0_iter9_reg(22 downto 21);    IZH_A_reg_1755_pp0_iter10_reg(24) <= IZH_A_reg_1755_pp0_iter9_reg(24);
                    IZH_A_reg_1755_pp0_iter2_reg(2 downto 0) <= IZH_A_reg_1755(2 downto 0);    IZH_A_reg_1755_pp0_iter2_reg(9 downto 6) <= IZH_A_reg_1755(9 downto 6);    IZH_A_reg_1755_pp0_iter2_reg(12 downto 11) <= IZH_A_reg_1755(12 downto 11);    IZH_A_reg_1755_pp0_iter2_reg(19 downto 16) <= IZH_A_reg_1755(19 downto 16);    IZH_A_reg_1755_pp0_iter2_reg(22 downto 21) <= IZH_A_reg_1755(22 downto 21);    IZH_A_reg_1755_pp0_iter2_reg(24) <= IZH_A_reg_1755(24);
                    IZH_A_reg_1755_pp0_iter3_reg(2 downto 0) <= IZH_A_reg_1755_pp0_iter2_reg(2 downto 0);    IZH_A_reg_1755_pp0_iter3_reg(9 downto 6) <= IZH_A_reg_1755_pp0_iter2_reg(9 downto 6);    IZH_A_reg_1755_pp0_iter3_reg(12 downto 11) <= IZH_A_reg_1755_pp0_iter2_reg(12 downto 11);    IZH_A_reg_1755_pp0_iter3_reg(19 downto 16) <= IZH_A_reg_1755_pp0_iter2_reg(19 downto 16);    IZH_A_reg_1755_pp0_iter3_reg(22 downto 21) <= IZH_A_reg_1755_pp0_iter2_reg(22 downto 21);    IZH_A_reg_1755_pp0_iter3_reg(24) <= IZH_A_reg_1755_pp0_iter2_reg(24);
                    IZH_A_reg_1755_pp0_iter4_reg(2 downto 0) <= IZH_A_reg_1755_pp0_iter3_reg(2 downto 0);    IZH_A_reg_1755_pp0_iter4_reg(9 downto 6) <= IZH_A_reg_1755_pp0_iter3_reg(9 downto 6);    IZH_A_reg_1755_pp0_iter4_reg(12 downto 11) <= IZH_A_reg_1755_pp0_iter3_reg(12 downto 11);    IZH_A_reg_1755_pp0_iter4_reg(19 downto 16) <= IZH_A_reg_1755_pp0_iter3_reg(19 downto 16);    IZH_A_reg_1755_pp0_iter4_reg(22 downto 21) <= IZH_A_reg_1755_pp0_iter3_reg(22 downto 21);    IZH_A_reg_1755_pp0_iter4_reg(24) <= IZH_A_reg_1755_pp0_iter3_reg(24);
                    IZH_A_reg_1755_pp0_iter5_reg(2 downto 0) <= IZH_A_reg_1755_pp0_iter4_reg(2 downto 0);    IZH_A_reg_1755_pp0_iter5_reg(9 downto 6) <= IZH_A_reg_1755_pp0_iter4_reg(9 downto 6);    IZH_A_reg_1755_pp0_iter5_reg(12 downto 11) <= IZH_A_reg_1755_pp0_iter4_reg(12 downto 11);    IZH_A_reg_1755_pp0_iter5_reg(19 downto 16) <= IZH_A_reg_1755_pp0_iter4_reg(19 downto 16);    IZH_A_reg_1755_pp0_iter5_reg(22 downto 21) <= IZH_A_reg_1755_pp0_iter4_reg(22 downto 21);    IZH_A_reg_1755_pp0_iter5_reg(24) <= IZH_A_reg_1755_pp0_iter4_reg(24);
                    IZH_A_reg_1755_pp0_iter6_reg(2 downto 0) <= IZH_A_reg_1755_pp0_iter5_reg(2 downto 0);    IZH_A_reg_1755_pp0_iter6_reg(9 downto 6) <= IZH_A_reg_1755_pp0_iter5_reg(9 downto 6);    IZH_A_reg_1755_pp0_iter6_reg(12 downto 11) <= IZH_A_reg_1755_pp0_iter5_reg(12 downto 11);    IZH_A_reg_1755_pp0_iter6_reg(19 downto 16) <= IZH_A_reg_1755_pp0_iter5_reg(19 downto 16);    IZH_A_reg_1755_pp0_iter6_reg(22 downto 21) <= IZH_A_reg_1755_pp0_iter5_reg(22 downto 21);    IZH_A_reg_1755_pp0_iter6_reg(24) <= IZH_A_reg_1755_pp0_iter5_reg(24);
                    IZH_A_reg_1755_pp0_iter7_reg(2 downto 0) <= IZH_A_reg_1755_pp0_iter6_reg(2 downto 0);    IZH_A_reg_1755_pp0_iter7_reg(9 downto 6) <= IZH_A_reg_1755_pp0_iter6_reg(9 downto 6);    IZH_A_reg_1755_pp0_iter7_reg(12 downto 11) <= IZH_A_reg_1755_pp0_iter6_reg(12 downto 11);    IZH_A_reg_1755_pp0_iter7_reg(19 downto 16) <= IZH_A_reg_1755_pp0_iter6_reg(19 downto 16);    IZH_A_reg_1755_pp0_iter7_reg(22 downto 21) <= IZH_A_reg_1755_pp0_iter6_reg(22 downto 21);    IZH_A_reg_1755_pp0_iter7_reg(24) <= IZH_A_reg_1755_pp0_iter6_reg(24);
                    IZH_A_reg_1755_pp0_iter8_reg(2 downto 0) <= IZH_A_reg_1755_pp0_iter7_reg(2 downto 0);    IZH_A_reg_1755_pp0_iter8_reg(9 downto 6) <= IZH_A_reg_1755_pp0_iter7_reg(9 downto 6);    IZH_A_reg_1755_pp0_iter8_reg(12 downto 11) <= IZH_A_reg_1755_pp0_iter7_reg(12 downto 11);    IZH_A_reg_1755_pp0_iter8_reg(19 downto 16) <= IZH_A_reg_1755_pp0_iter7_reg(19 downto 16);    IZH_A_reg_1755_pp0_iter8_reg(22 downto 21) <= IZH_A_reg_1755_pp0_iter7_reg(22 downto 21);    IZH_A_reg_1755_pp0_iter8_reg(24) <= IZH_A_reg_1755_pp0_iter7_reg(24);
                    IZH_A_reg_1755_pp0_iter9_reg(2 downto 0) <= IZH_A_reg_1755_pp0_iter8_reg(2 downto 0);    IZH_A_reg_1755_pp0_iter9_reg(9 downto 6) <= IZH_A_reg_1755_pp0_iter8_reg(9 downto 6);    IZH_A_reg_1755_pp0_iter9_reg(12 downto 11) <= IZH_A_reg_1755_pp0_iter8_reg(12 downto 11);    IZH_A_reg_1755_pp0_iter9_reg(19 downto 16) <= IZH_A_reg_1755_pp0_iter8_reg(19 downto 16);    IZH_A_reg_1755_pp0_iter9_reg(22 downto 21) <= IZH_A_reg_1755_pp0_iter8_reg(22 downto 21);    IZH_A_reg_1755_pp0_iter9_reg(24) <= IZH_A_reg_1755_pp0_iter8_reg(24);
                sub15_i_reg_1761_pp0_iter2_reg <= sub15_i_reg_1761;
                sub15_i_reg_1761_pp0_iter3_reg <= sub15_i_reg_1761_pp0_iter2_reg;
                sub15_i_reg_1761_pp0_iter4_reg <= sub15_i_reg_1761_pp0_iter3_reg;
                sub15_i_reg_1761_pp0_iter5_reg <= sub15_i_reg_1761_pp0_iter4_reg;
                sub15_i_reg_1761_pp0_iter6_reg <= sub15_i_reg_1761_pp0_iter5_reg;
                sub15_i_reg_1761_pp0_iter7_reg <= sub15_i_reg_1761_pp0_iter6_reg;
                sum_g_exh_6_reg_1785_pp0_iter4_reg <= sum_g_exh_6_reg_1785;
                sum_g_inh_5_reg_1791_pp0_iter4_reg <= sum_g_inh_5_reg_1791;
                u_t_2_reg_1888_pp0_iter12_reg <= u_t_2_reg_1888;
                u_t_2_reg_1888_pp0_iter13_reg <= u_t_2_reg_1888_pp0_iter12_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                I_reg_1836 <= grp_fu_461_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                I_reg_1836_pp0_iter10_reg <= I_reg_1836_pp0_iter9_reg;
                I_reg_1836_pp0_iter11_reg <= I_reg_1836_pp0_iter10_reg;
                I_reg_1836_pp0_iter8_reg <= I_reg_1836;
                I_reg_1836_pp0_iter9_reg <= I_reg_1836_pp0_iter8_reg;
                ap_loop_exit_ready_pp0_iter10_reg <= ap_loop_exit_ready_pp0_iter9_reg;
                ap_loop_exit_ready_pp0_iter11_reg <= ap_loop_exit_ready_pp0_iter10_reg;
                ap_loop_exit_ready_pp0_iter12_reg <= ap_loop_exit_ready_pp0_iter11_reg;
                ap_loop_exit_ready_pp0_iter13_reg <= ap_loop_exit_ready_pp0_iter12_reg;
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                ap_loop_exit_ready_pp0_iter9_reg <= ap_loop_exit_ready_pp0_iter8_reg;
                sum_g_exh_8_reg_1797_pp0_iter5_reg <= sum_g_exh_8_reg_1797;
                sum_g_inh_7_reg_1803_pp0_iter5_reg <= sum_g_inh_7_reg_1803;
                    zext_ln140_reg_1916(5 downto 0) <= zext_ln140_fu_1359_p1(5 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter9_reg))) then
                add25_i_reg_1868 <= grp_fu_461_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter11_reg))) then
                add27_i_reg_1878 <= grp_fu_466_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then
                and_ln62_reg_1628 <= and_ln62_fu_925_p2;
                bitcast_ln56_reg_1618 <= bitcast_ln56_fu_881_p1;
                p_1_reg_1562 <= input_stream2_TDATA;
                uweight_3_reg_1598 <= input_stream1_TDATA(63 downto 32);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                and_ln62_reg_1628_pp0_iter10_reg <= and_ln62_reg_1628_pp0_iter9_reg;
                and_ln62_reg_1628_pp0_iter11_reg <= and_ln62_reg_1628_pp0_iter10_reg;
                and_ln62_reg_1628_pp0_iter12_reg <= and_ln62_reg_1628_pp0_iter11_reg;
                and_ln62_reg_1628_pp0_iter13_reg <= and_ln62_reg_1628_pp0_iter12_reg;
                and_ln62_reg_1628_pp0_iter1_reg <= and_ln62_reg_1628;
                and_ln62_reg_1628_pp0_iter2_reg <= and_ln62_reg_1628_pp0_iter1_reg;
                and_ln62_reg_1628_pp0_iter3_reg <= and_ln62_reg_1628_pp0_iter2_reg;
                and_ln62_reg_1628_pp0_iter4_reg <= and_ln62_reg_1628_pp0_iter3_reg;
                and_ln62_reg_1628_pp0_iter5_reg <= and_ln62_reg_1628_pp0_iter4_reg;
                and_ln62_reg_1628_pp0_iter6_reg <= and_ln62_reg_1628_pp0_iter5_reg;
                and_ln62_reg_1628_pp0_iter7_reg <= and_ln62_reg_1628_pp0_iter6_reg;
                and_ln62_reg_1628_pp0_iter8_reg <= and_ln62_reg_1628_pp0_iter7_reg;
                and_ln62_reg_1628_pp0_iter9_reg <= and_ln62_reg_1628_pp0_iter8_reg;
                bitcast_ln56_reg_1618_pp0_iter1_reg <= bitcast_ln56_reg_1618;
                bitcast_ln56_reg_1618_pp0_iter2_reg <= bitcast_ln56_reg_1618_pp0_iter1_reg;
                bitcast_ln56_reg_1618_pp0_iter3_reg <= bitcast_ln56_reg_1618_pp0_iter2_reg;
                bitcast_ln56_reg_1618_pp0_iter4_reg <= bitcast_ln56_reg_1618_pp0_iter3_reg;
                bitcast_ln56_reg_1618_pp0_iter5_reg <= bitcast_ln56_reg_1618_pp0_iter4_reg;
                bitcast_ln56_reg_1618_pp0_iter6_reg <= bitcast_ln56_reg_1618_pp0_iter5_reg;
                bitcast_ln56_reg_1618_pp0_iter7_reg <= bitcast_ln56_reg_1618_pp0_iter6_reg;
                u_t_reg_1611_pp0_iter1_reg <= u_t_reg_1611;
                v_t_reg_1603_pp0_iter1_reg <= v_t_reg_1603;
                v_t_reg_1603_pp0_iter2_reg <= v_t_reg_1603_pp0_iter1_reg;
                v_t_reg_1603_pp0_iter3_reg <= v_t_reg_1603_pp0_iter2_reg;
                v_t_reg_1603_pp0_iter4_reg <= v_t_reg_1603_pp0_iter3_reg;
                v_t_reg_1603_pp0_iter5_reg <= v_t_reg_1603_pp0_iter4_reg;
                v_t_reg_1603_pp0_iter6_reg <= v_t_reg_1603_pp0_iter5_reg;
                v_t_reg_1603_pp0_iter7_reg <= v_t_reg_1603_pp0_iter6_reg;
                v_t_reg_1603_pp0_iter8_reg <= v_t_reg_1603_pp0_iter7_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter10_phi_ln207_reg_436 <= ap_phi_reg_pp0_iter9_phi_ln207_reg_436;
                ap_phi_reg_pp0_iter10_storemerge_reg_426 <= ap_phi_reg_pp0_iter9_storemerge_reg_426;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter11_phi_ln207_reg_436 <= ap_phi_reg_pp0_iter10_phi_ln207_reg_436;
                ap_phi_reg_pp0_iter11_storemerge_reg_426 <= ap_phi_reg_pp0_iter10_storemerge_reg_426;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter12_phi_ln207_reg_436 <= ap_phi_reg_pp0_iter11_phi_ln207_reg_436;
                ap_phi_reg_pp0_iter12_storemerge_reg_426 <= ap_phi_reg_pp0_iter11_storemerge_reg_426;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter13_phi_ln207_reg_436 <= ap_phi_reg_pp0_iter12_phi_ln207_reg_436;
                ap_phi_reg_pp0_iter13_storemerge_reg_426 <= ap_phi_reg_pp0_iter12_storemerge_reg_426;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter2_phi_ln207_reg_436 <= ap_phi_reg_pp0_iter1_phi_ln207_reg_436;
                ap_phi_reg_pp0_iter2_storemerge_reg_426 <= ap_phi_reg_pp0_iter1_storemerge_reg_426;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter3_phi_ln207_reg_436 <= ap_phi_reg_pp0_iter2_phi_ln207_reg_436;
                ap_phi_reg_pp0_iter3_storemerge_reg_426 <= ap_phi_reg_pp0_iter2_storemerge_reg_426;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter4_phi_ln207_reg_436 <= ap_phi_reg_pp0_iter3_phi_ln207_reg_436;
                ap_phi_reg_pp0_iter4_storemerge_reg_426 <= ap_phi_reg_pp0_iter3_storemerge_reg_426;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter5_phi_ln207_reg_436 <= ap_phi_reg_pp0_iter4_phi_ln207_reg_436;
                ap_phi_reg_pp0_iter5_storemerge_reg_426 <= ap_phi_reg_pp0_iter4_storemerge_reg_426;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter5 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter6_phi_ln207_reg_436 <= ap_phi_reg_pp0_iter5_phi_ln207_reg_436;
                ap_phi_reg_pp0_iter6_storemerge_reg_426 <= ap_phi_reg_pp0_iter5_storemerge_reg_426;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter7_phi_ln207_reg_436 <= ap_phi_reg_pp0_iter6_phi_ln207_reg_436;
                ap_phi_reg_pp0_iter7_storemerge_reg_426 <= ap_phi_reg_pp0_iter6_storemerge_reg_426;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter8_phi_ln207_reg_436 <= ap_phi_reg_pp0_iter7_phi_ln207_reg_436;
                ap_phi_reg_pp0_iter8_storemerge_reg_426 <= ap_phi_reg_pp0_iter7_storemerge_reg_426;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter9_phi_ln207_reg_436 <= ap_phi_reg_pp0_iter8_phi_ln207_reg_436;
                ap_phi_reg_pp0_iter9_storemerge_reg_426 <= ap_phi_reg_pp0_iter8_storemerge_reg_426;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then
                conductance_1_reg_1637 <= grp_fu_476_p2;
                conductance_2_reg_1642 <= grp_fu_480_p2;
                sub3_i_reg_1677 <= grp_fu_248_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                conductance_1_reg_1637_pp0_iter1_reg <= conductance_1_reg_1637;
                conductance_2_reg_1642_pp0_iter1_reg <= conductance_2_reg_1642;
                conductance_2_reg_1642_pp0_iter2_reg <= conductance_2_reg_1642_pp0_iter1_reg;
                or_ln192_1_reg_1708_pp0_iter2_reg <= or_ln192_1_reg_1708;
                or_ln192_2_reg_1714_pp0_iter2_reg <= or_ln192_2_reg_1714;
                or_ln192_2_reg_1714_pp0_iter3_reg <= or_ln192_2_reg_1714_pp0_iter2_reg;
                or_ln192_3_reg_1720_pp0_iter2_reg <= or_ln192_3_reg_1720;
                or_ln192_3_reg_1720_pp0_iter3_reg <= or_ln192_3_reg_1720_pp0_iter2_reg;
                or_ln192_3_reg_1720_pp0_iter4_reg <= or_ln192_3_reg_1720_pp0_iter3_reg;
                or_ln192_4_reg_1726_pp0_iter2_reg <= or_ln192_4_reg_1726;
                or_ln192_4_reg_1726_pp0_iter3_reg <= or_ln192_4_reg_1726_pp0_iter2_reg;
                or_ln192_4_reg_1726_pp0_iter4_reg <= or_ln192_4_reg_1726_pp0_iter3_reg;
                or_ln192_4_reg_1726_pp0_iter5_reg <= or_ln192_4_reg_1726_pp0_iter4_reg;
                or_ln192_5_reg_1732_pp0_iter2_reg <= or_ln192_5_reg_1732;
                or_ln192_5_reg_1732_pp0_iter3_reg <= or_ln192_5_reg_1732_pp0_iter2_reg;
                or_ln192_5_reg_1732_pp0_iter4_reg <= or_ln192_5_reg_1732_pp0_iter3_reg;
                or_ln192_5_reg_1732_pp0_iter5_reg <= or_ln192_5_reg_1732_pp0_iter4_reg;
                or_ln192_5_reg_1732_pp0_iter6_reg <= or_ln192_5_reg_1732_pp0_iter5_reg;
                sub3_i_reg_1677_pp0_iter1_reg <= sub3_i_reg_1677;
                sub3_i_reg_1677_pp0_iter2_reg <= sub3_i_reg_1677_pp0_iter1_reg;
                sub3_i_reg_1677_pp0_iter3_reg <= sub3_i_reg_1677_pp0_iter2_reg;
                sub3_i_reg_1677_pp0_iter4_reg <= sub3_i_reg_1677_pp0_iter3_reg;
                sub3_i_reg_1677_pp0_iter5_reg <= sub3_i_reg_1677_pp0_iter4_reg;
                sub3_i_reg_1677_pp0_iter6_reg <= sub3_i_reg_1677_pp0_iter5_reg;
                sub3_i_reg_1677_pp0_iter7_reg <= sub3_i_reg_1677_pp0_iter6_reg;
                tmp_3_reg_1858_pp0_iter10_reg <= tmp_3_reg_1858;
                tmp_3_reg_1858_pp0_iter11_reg <= tmp_3_reg_1858_pp0_iter10_reg;
                tmp_3_reg_1858_pp0_iter12_reg <= tmp_3_reg_1858_pp0_iter11_reg;
                tmp_3_reg_1858_pp0_iter13_reg <= tmp_3_reg_1858_pp0_iter12_reg;
                u_t_1_reg_1766_pp0_iter10_reg <= u_t_1_reg_1766_pp0_iter9_reg;
                u_t_1_reg_1766_pp0_iter11_reg <= u_t_1_reg_1766_pp0_iter10_reg;
                u_t_1_reg_1766_pp0_iter3_reg <= u_t_1_reg_1766;
                u_t_1_reg_1766_pp0_iter4_reg <= u_t_1_reg_1766_pp0_iter3_reg;
                u_t_1_reg_1766_pp0_iter5_reg <= u_t_1_reg_1766_pp0_iter4_reg;
                u_t_1_reg_1766_pp0_iter6_reg <= u_t_1_reg_1766_pp0_iter5_reg;
                u_t_1_reg_1766_pp0_iter7_reg <= u_t_1_reg_1766_pp0_iter6_reg;
                u_t_1_reg_1766_pp0_iter8_reg <= u_t_1_reg_1766_pp0_iter7_reg;
                u_t_1_reg_1766_pp0_iter9_reg <= u_t_1_reg_1766_pp0_iter8_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then
                conductance_3_reg_1682 <= grp_fu_252_p_dout0;
                conductance_4_reg_1687 <= grp_fu_476_p2;
                conductance_5_reg_1692 <= grp_fu_480_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                conductance_3_reg_1682_pp0_iter1_reg <= conductance_3_reg_1682;
                conductance_3_reg_1682_pp0_iter2_reg <= conductance_3_reg_1682_pp0_iter1_reg;
                conductance_3_reg_1682_pp0_iter3_reg <= conductance_3_reg_1682_pp0_iter2_reg;
                conductance_4_reg_1687_pp0_iter1_reg <= conductance_4_reg_1687;
                conductance_4_reg_1687_pp0_iter2_reg <= conductance_4_reg_1687_pp0_iter1_reg;
                conductance_4_reg_1687_pp0_iter3_reg <= conductance_4_reg_1687_pp0_iter2_reg;
                conductance_4_reg_1687_pp0_iter4_reg <= conductance_4_reg_1687_pp0_iter3_reg;
                conductance_5_reg_1692_pp0_iter1_reg <= conductance_5_reg_1692;
                conductance_5_reg_1692_pp0_iter2_reg <= conductance_5_reg_1692_pp0_iter1_reg;
                conductance_5_reg_1692_pp0_iter3_reg <= conductance_5_reg_1692_pp0_iter2_reg;
                conductance_5_reg_1692_pp0_iter4_reg <= conductance_5_reg_1692_pp0_iter3_reg;
                conductance_5_reg_1692_pp0_iter5_reg <= conductance_5_reg_1692_pp0_iter4_reg;
                sum_g_exh_reg_1743_pp0_iter2_reg <= sum_g_exh_reg_1743;
                sum_g_inh_1_reg_1749_pp0_iter2_reg <= sum_g_inh_1_reg_1749;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter12_reg))) then
                dv_1_reg_1893 <= grp_fu_466_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter7_reg))) then
                dv_reg_1842 <= grp_fu_248_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln154_reg_1512 <= icmp_ln154_fu_567_p2;
                icmp_ln154_reg_1512_pp0_iter10_reg <= icmp_ln154_reg_1512_pp0_iter9_reg;
                icmp_ln154_reg_1512_pp0_iter11_reg <= icmp_ln154_reg_1512_pp0_iter10_reg;
                icmp_ln154_reg_1512_pp0_iter12_reg <= icmp_ln154_reg_1512_pp0_iter11_reg;
                icmp_ln154_reg_1512_pp0_iter13_reg <= icmp_ln154_reg_1512_pp0_iter12_reg;
                icmp_ln154_reg_1512_pp0_iter1_reg <= icmp_ln154_reg_1512;
                icmp_ln154_reg_1512_pp0_iter2_reg <= icmp_ln154_reg_1512_pp0_iter1_reg;
                icmp_ln154_reg_1512_pp0_iter3_reg <= icmp_ln154_reg_1512_pp0_iter2_reg;
                icmp_ln154_reg_1512_pp0_iter4_reg <= icmp_ln154_reg_1512_pp0_iter3_reg;
                icmp_ln154_reg_1512_pp0_iter5_reg <= icmp_ln154_reg_1512_pp0_iter4_reg;
                icmp_ln154_reg_1512_pp0_iter6_reg <= icmp_ln154_reg_1512_pp0_iter5_reg;
                icmp_ln154_reg_1512_pp0_iter7_reg <= icmp_ln154_reg_1512_pp0_iter6_reg;
                icmp_ln154_reg_1512_pp0_iter8_reg <= icmp_ln154_reg_1512_pp0_iter7_reg;
                icmp_ln154_reg_1512_pp0_iter9_reg <= icmp_ln154_reg_1512_pp0_iter8_reg;
                icmp_ln199_reg_1547_pp0_iter1_reg <= icmp_ln199_reg_1547;
                neuron_type_reg_1541_pp0_iter1_reg <= neuron_type_reg_1541;
                select_ln154_3_reg_1525_pp0_iter1_reg <= select_ln154_3_reg_1525;
                sum_g_exh_10_reg_1809_pp0_iter7_reg <= sum_g_exh_10_reg_1809;
                sum_g_inh_9_reg_1815_pp0_iter7_reg <= sum_g_inh_9_reg_1815;
                trunc_ln161_reg_1520_pp0_iter1_reg <= trunc_ln161_reg_1520;
                u_mem_addr_reg_1556_pp0_iter10_reg <= u_mem_addr_reg_1556_pp0_iter9_reg;
                u_mem_addr_reg_1556_pp0_iter11_reg <= u_mem_addr_reg_1556_pp0_iter10_reg;
                u_mem_addr_reg_1556_pp0_iter12_reg <= u_mem_addr_reg_1556_pp0_iter11_reg;
                u_mem_addr_reg_1556_pp0_iter13_reg <= u_mem_addr_reg_1556_pp0_iter12_reg;
                u_mem_addr_reg_1556_pp0_iter1_reg <= u_mem_addr_reg_1556;
                u_mem_addr_reg_1556_pp0_iter2_reg <= u_mem_addr_reg_1556_pp0_iter1_reg;
                u_mem_addr_reg_1556_pp0_iter3_reg <= u_mem_addr_reg_1556_pp0_iter2_reg;
                u_mem_addr_reg_1556_pp0_iter4_reg <= u_mem_addr_reg_1556_pp0_iter3_reg;
                u_mem_addr_reg_1556_pp0_iter5_reg <= u_mem_addr_reg_1556_pp0_iter4_reg;
                u_mem_addr_reg_1556_pp0_iter6_reg <= u_mem_addr_reg_1556_pp0_iter5_reg;
                u_mem_addr_reg_1556_pp0_iter7_reg <= u_mem_addr_reg_1556_pp0_iter6_reg;
                u_mem_addr_reg_1556_pp0_iter8_reg <= u_mem_addr_reg_1556_pp0_iter7_reg;
                u_mem_addr_reg_1556_pp0_iter9_reg <= u_mem_addr_reg_1556_pp0_iter8_reg;
                v_mem_addr_reg_1551_pp0_iter10_reg <= v_mem_addr_reg_1551_pp0_iter9_reg;
                v_mem_addr_reg_1551_pp0_iter11_reg <= v_mem_addr_reg_1551_pp0_iter10_reg;
                v_mem_addr_reg_1551_pp0_iter12_reg <= v_mem_addr_reg_1551_pp0_iter11_reg;
                v_mem_addr_reg_1551_pp0_iter13_reg <= v_mem_addr_reg_1551_pp0_iter12_reg;
                v_mem_addr_reg_1551_pp0_iter1_reg <= v_mem_addr_reg_1551;
                v_mem_addr_reg_1551_pp0_iter2_reg <= v_mem_addr_reg_1551_pp0_iter1_reg;
                v_mem_addr_reg_1551_pp0_iter3_reg <= v_mem_addr_reg_1551_pp0_iter2_reg;
                v_mem_addr_reg_1551_pp0_iter4_reg <= v_mem_addr_reg_1551_pp0_iter3_reg;
                v_mem_addr_reg_1551_pp0_iter5_reg <= v_mem_addr_reg_1551_pp0_iter4_reg;
                v_mem_addr_reg_1551_pp0_iter6_reg <= v_mem_addr_reg_1551_pp0_iter5_reg;
                v_mem_addr_reg_1551_pp0_iter7_reg <= v_mem_addr_reg_1551_pp0_iter6_reg;
                v_mem_addr_reg_1551_pp0_iter8_reg <= v_mem_addr_reg_1551_pp0_iter7_reg;
                v_mem_addr_reg_1551_pp0_iter9_reg <= v_mem_addr_reg_1551_pp0_iter8_reg;
                v_t_1_reg_1847_pp0_iter10_reg <= v_t_1_reg_1847;
                v_t_1_reg_1847_pp0_iter11_reg <= v_t_1_reg_1847_pp0_iter10_reg;
                v_t_1_reg_1847_pp0_iter12_reg <= v_t_1_reg_1847_pp0_iter11_reg;
                v_t_1_reg_1847_pp0_iter13_reg <= v_t_1_reg_1847_pp0_iter12_reg;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln154_fu_567_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln199_reg_1547 <= icmp_ln199_fu_732_p2;
                neuron_type_reg_1541 <= neuron_type_fu_724_p3;
                select_ln154_1_reg_1516 <= select_ln154_1_fu_617_p3;
                select_ln154_3_reg_1525 <= select_ln154_3_fu_675_p3;
                trunc_ln161_reg_1520 <= trunc_ln161_fu_633_p1;
                u_mem_addr_reg_1556 <= zext_ln154_1_fu_710_p1(4 - 1 downto 0);
                v_mem_addr_reg_1551 <= zext_ln154_1_fu_710_p1(4 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter9_reg))) then
                mul24_i_reg_1863 <= grp_fu_480_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter12_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter12_reg))) then
                mul35_i_reg_1898 <= grp_fu_480_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                or_ln192_1_reg_1708 <= or_ln192_1_fu_1077_p2;
                or_ln192_2_reg_1714 <= or_ln192_2_fu_1096_p2;
                or_ln192_3_reg_1720 <= or_ln192_3_fu_1115_p2;
                or_ln192_4_reg_1726 <= or_ln192_4_fu_1134_p2;
                or_ln192_5_reg_1732 <= or_ln192_5_fu_1153_p2;
                or_ln192_reg_1702 <= or_ln192_fu_1058_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln62_reg_1628)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln62_reg_1628) and (icmp_ln154_reg_1512 = ap_const_lv1_0)))) then
                reg_499 <= grp_fu_252_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_1 = and_ln62_reg_1628) and (icmp_ln154_reg_1512 = ap_const_lv1_0)))) then
                reg_505 <= grp_fu_252_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln62_reg_1628) and (icmp_ln154_reg_1512 = ap_const_lv1_0)))) then
                reg_511 <= grp_fu_248_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter9_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_517 <= grp_fu_476_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter10_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then
                reg_522 <= grp_fu_480_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter10_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter8_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter10_reg)))) then
                reg_528 <= grp_fu_476_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln154_reg_1512_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter13_reg))) then
                select_ln77_reg_1910 <= select_ln77_fu_1348_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not((select_ln154_1_reg_1516 = ap_const_lv3_4)) and not((select_ln154_1_reg_1516 = ap_const_lv3_3)) and not((select_ln154_1_reg_1516 = ap_const_lv3_2)) and not((select_ln154_1_reg_1516 = ap_const_lv3_1)) and not((select_ln154_1_reg_1516 = ap_const_lv3_0)) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then
                snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo <= synapse_s_mem_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (select_ln154_1_reg_1516 = ap_const_lv3_4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then
                snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_1 <= synapse_s_mem_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (select_ln154_1_reg_1516 = ap_const_lv3_3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then
                snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_2 <= synapse_s_mem_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (select_ln154_1_reg_1516 = ap_const_lv3_2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then
                snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_3 <= synapse_s_mem_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (select_ln154_1_reg_1516 = ap_const_lv3_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then
                snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_4 <= synapse_s_mem_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (select_ln154_1_reg_1516 = ap_const_lv3_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then
                snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_5 <= synapse_s_mem_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter1_reg))) then
                sub15_i_reg_1761 <= grp_fu_248_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln62_reg_1628) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then
                sub18_i_reg_1697 <= grp_fu_248_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter11_reg))) then
                sub28_i_reg_1883 <= grp_fu_248_p_dout0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter10_reg))) then
                sub31_i_reg_1873 <= grp_fu_461_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln154_reg_1512_pp0_iter5_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                sum_g_exh_10_reg_1809 <= sum_g_exh_10_fu_1224_p3;
                sum_g_inh_9_reg_1815 <= sum_g_inh_9_fu_1231_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln154_reg_1512_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                sum_g_exh_11_reg_1821 <= sum_g_exh_11_fu_1238_p3;
                sum_g_inh_11_reg_1826 <= sum_g_inh_11_fu_1244_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln154_reg_1512_pp0_iter2_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                sum_g_exh_4_reg_1773 <= sum_g_exh_4_fu_1182_p3;
                sum_g_inh_3_reg_1779 <= sum_g_inh_3_fu_1189_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                sum_g_exh_4_reg_1773_pp0_iter3_reg <= sum_g_exh_4_reg_1773;
                sum_g_inh_3_reg_1779_pp0_iter3_reg <= sum_g_inh_3_reg_1779;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (icmp_ln154_reg_1512_pp0_iter3_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                sum_g_exh_6_reg_1785 <= sum_g_exh_6_fu_1196_p3;
                sum_g_inh_5_reg_1791 <= sum_g_inh_5_fu_1203_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln154_reg_1512_pp0_iter4_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                sum_g_exh_8_reg_1797 <= sum_g_exh_8_fu_1210_p3;
                sum_g_inh_7_reg_1803 <= sum_g_inh_7_fu_1217_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                sum_g_exh_reg_1743 <= sum_g_exh_fu_1158_p3;
                sum_g_inh_1_reg_1749 <= sum_g_inh_1_fu_1166_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter9_reg))) then
                tmp_3_reg_1858 <= grp_fu_493_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln154_reg_1512_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter2_reg))) then
                u_t_1_reg_1766 <= grp_fu_461_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter11_reg))) then
                u_t_2_reg_1888 <= grp_fu_461_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then
                u_t_reg_1611 <= u_mem_q1;
                v_t_reg_1603 <= v_mem_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter8_reg))) then
                v_t_1_reg_1847 <= grp_fu_461_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln154_reg_1512_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter13_reg))) then
                v_t_3_reg_1903 <= v_t_3_fu_1300_p3;
            end if;
        end if;
    end process;
    IZH_A_reg_1755(5 downto 3) <= "001";
    IZH_A_reg_1755(10 downto 10) <= "1";
    IZH_A_reg_1755(15 downto 13) <= "110";
    IZH_A_reg_1755(20 downto 20) <= "0";
    IZH_A_reg_1755(23 downto 23) <= "1";
    IZH_A_reg_1755(31 downto 25) <= "0011110";
    IZH_A_reg_1755_pp0_iter2_reg(5 downto 3) <= "001";
    IZH_A_reg_1755_pp0_iter2_reg(10 downto 10) <= "1";
    IZH_A_reg_1755_pp0_iter2_reg(15 downto 13) <= "110";
    IZH_A_reg_1755_pp0_iter2_reg(20 downto 20) <= "0";
    IZH_A_reg_1755_pp0_iter2_reg(23 downto 23) <= "1";
    IZH_A_reg_1755_pp0_iter2_reg(31 downto 25) <= "0011110";
    IZH_A_reg_1755_pp0_iter3_reg(5 downto 3) <= "001";
    IZH_A_reg_1755_pp0_iter3_reg(10 downto 10) <= "1";
    IZH_A_reg_1755_pp0_iter3_reg(15 downto 13) <= "110";
    IZH_A_reg_1755_pp0_iter3_reg(20 downto 20) <= "0";
    IZH_A_reg_1755_pp0_iter3_reg(23 downto 23) <= "1";
    IZH_A_reg_1755_pp0_iter3_reg(31 downto 25) <= "0011110";
    IZH_A_reg_1755_pp0_iter4_reg(5 downto 3) <= "001";
    IZH_A_reg_1755_pp0_iter4_reg(10 downto 10) <= "1";
    IZH_A_reg_1755_pp0_iter4_reg(15 downto 13) <= "110";
    IZH_A_reg_1755_pp0_iter4_reg(20 downto 20) <= "0";
    IZH_A_reg_1755_pp0_iter4_reg(23 downto 23) <= "1";
    IZH_A_reg_1755_pp0_iter4_reg(31 downto 25) <= "0011110";
    IZH_A_reg_1755_pp0_iter5_reg(5 downto 3) <= "001";
    IZH_A_reg_1755_pp0_iter5_reg(10 downto 10) <= "1";
    IZH_A_reg_1755_pp0_iter5_reg(15 downto 13) <= "110";
    IZH_A_reg_1755_pp0_iter5_reg(20 downto 20) <= "0";
    IZH_A_reg_1755_pp0_iter5_reg(23 downto 23) <= "1";
    IZH_A_reg_1755_pp0_iter5_reg(31 downto 25) <= "0011110";
    IZH_A_reg_1755_pp0_iter6_reg(5 downto 3) <= "001";
    IZH_A_reg_1755_pp0_iter6_reg(10 downto 10) <= "1";
    IZH_A_reg_1755_pp0_iter6_reg(15 downto 13) <= "110";
    IZH_A_reg_1755_pp0_iter6_reg(20 downto 20) <= "0";
    IZH_A_reg_1755_pp0_iter6_reg(23 downto 23) <= "1";
    IZH_A_reg_1755_pp0_iter6_reg(31 downto 25) <= "0011110";
    IZH_A_reg_1755_pp0_iter7_reg(5 downto 3) <= "001";
    IZH_A_reg_1755_pp0_iter7_reg(10 downto 10) <= "1";
    IZH_A_reg_1755_pp0_iter7_reg(15 downto 13) <= "110";
    IZH_A_reg_1755_pp0_iter7_reg(20 downto 20) <= "0";
    IZH_A_reg_1755_pp0_iter7_reg(23 downto 23) <= "1";
    IZH_A_reg_1755_pp0_iter7_reg(31 downto 25) <= "0011110";
    IZH_A_reg_1755_pp0_iter8_reg(5 downto 3) <= "001";
    IZH_A_reg_1755_pp0_iter8_reg(10 downto 10) <= "1";
    IZH_A_reg_1755_pp0_iter8_reg(15 downto 13) <= "110";
    IZH_A_reg_1755_pp0_iter8_reg(20 downto 20) <= "0";
    IZH_A_reg_1755_pp0_iter8_reg(23 downto 23) <= "1";
    IZH_A_reg_1755_pp0_iter8_reg(31 downto 25) <= "0011110";
    IZH_A_reg_1755_pp0_iter9_reg(5 downto 3) <= "001";
    IZH_A_reg_1755_pp0_iter9_reg(10 downto 10) <= "1";
    IZH_A_reg_1755_pp0_iter9_reg(15 downto 13) <= "110";
    IZH_A_reg_1755_pp0_iter9_reg(20 downto 20) <= "0";
    IZH_A_reg_1755_pp0_iter9_reg(23 downto 23) <= "1";
    IZH_A_reg_1755_pp0_iter9_reg(31 downto 25) <= "0011110";
    IZH_A_reg_1755_pp0_iter10_reg(5 downto 3) <= "001";
    IZH_A_reg_1755_pp0_iter10_reg(10 downto 10) <= "1";
    IZH_A_reg_1755_pp0_iter10_reg(15 downto 13) <= "110";
    IZH_A_reg_1755_pp0_iter10_reg(20 downto 20) <= "0";
    IZH_A_reg_1755_pp0_iter10_reg(23 downto 23) <= "1";
    IZH_A_reg_1755_pp0_iter10_reg(31 downto 25) <= "0011110";
    zext_ln140_reg_1916(31 downto 6) <= "00000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage6_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to14, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to14 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXX";
        end case;
    end process;
    IZH_A_fu_1174_p3 <= 
        ap_const_lv32_3DCCCCCD when (neuron_type_reg_1541_pp0_iter1_reg(0) = '1') else 
        ap_const_lv32_3CA3D70A;
    IZH_D_fu_885_p3 <= 
        ap_const_lv32_40000000 when (neuron_type_reg_1541(0) = '1') else 
        ap_const_lv32_41000000;
    add_ln141_fu_1414_p2 <= std_logic_vector(unsigned(firings_bit_1_fu_274) + unsigned(ap_const_lv6_1));
    add_ln154_1_fu_597_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvars_iv35_load) + unsigned(ap_const_lv4_6));
    add_ln154_2_fu_738_p2 <= std_logic_vector(unsigned(select_ln154_1_fu_617_p3) + unsigned(ap_const_lv3_1));
    add_ln154_3_fu_744_p2 <= std_logic_vector(unsigned(select_ln154_fu_609_p3) + unsigned(ap_const_lv4_1));
    add_ln154_4_fu_573_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_indvar_flatten_load) + unsigned(ap_const_lv4_1));
    add_ln154_fu_591_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_l_load) + unsigned(ap_const_lv2_1));
    add_ln161_fu_699_p2 <= std_logic_vector(unsigned(sub_ln161_fu_657_p2) + unsigned(zext_ln161_1_fu_695_p1));
    and_ln186_fu_1037_p2 <= (xor_ln186_fu_1032_p2 and trunc_ln161_reg_1520_pp0_iter1_reg);
    and_ln62_fu_925_p2 <= (or_ln62_fu_919_p2 and grp_fu_493_p2);
    and_ln72_fu_1295_p2 <= (tmp_3_reg_1858_pp0_iter13_reg and or_ln72_fu_1289_p2);
    and_ln77_fu_1342_p2 <= (or_ln77_fu_1336_p2 and grp_fu_493_p2);
    and_ln79_fu_1402_p2 <= (or_ln79_fu_1396_p2 and grp_fu_493_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_00001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln154_reg_1512, input_stream0_TVALID, input_stream1_TVALID, input_stream2_TVALID, input_stream3_TVALID)
    begin
                ap_block_pp0_stage1_00001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((input_stream3_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0)) or ((input_stream2_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0)) or ((input_stream1_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0)) or ((input_stream0_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln154_reg_1512, input_stream0_TVALID, input_stream1_TVALID, input_stream2_TVALID, input_stream3_TVALID)
    begin
                ap_block_pp0_stage1_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((input_stream3_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0)) or ((input_stream2_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0)) or ((input_stream1_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0)) or ((input_stream0_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln154_reg_1512, input_stream0_TVALID, input_stream1_TVALID, input_stream2_TVALID, input_stream3_TVALID)
    begin
                ap_block_pp0_stage1_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((input_stream3_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0)) or ((input_stream2_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0)) or ((input_stream1_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0)) or ((input_stream0_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage5_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage6_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage5_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage6_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state15_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state16_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state17_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state18_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state19_pp0_stage4_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state20_pp0_stage5_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp0_stage6_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state22_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state23_pp0_stage1_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state24_pp0_stage2_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state25_pp0_stage3_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state26_pp0_stage4_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state27_pp0_stage5_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state28_pp0_stage6_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state29_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(icmp_ln154_reg_1512, input_stream0_TVALID, input_stream1_TVALID, input_stream2_TVALID, input_stream3_TVALID)
    begin
                ap_block_state2_pp0_stage1_iter0 <= (((input_stream3_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0)) or ((input_stream2_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0)) or ((input_stream1_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0)) or ((input_stream0_TVALID = ap_const_logic_0) and (icmp_ln154_reg_1512 = ap_const_lv1_0)));
    end process;

        ap_block_state30_pp0_stage1_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state31_pp0_stage2_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp0_stage3_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state33_pp0_stage4_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state34_pp0_stage5_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state35_pp0_stage6_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state36_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state37_pp0_stage1_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp0_stage2_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp0_stage3_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state40_pp0_stage4_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state41_pp0_stage5_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state42_pp0_stage6_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state43_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state44_pp0_stage1_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state45_pp0_stage2_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state46_pp0_stage3_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state47_pp0_stage4_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state48_pp0_stage5_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state49_pp0_stage6_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state50_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state51_pp0_stage1_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state52_pp0_stage2_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state53_pp0_stage3_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state54_pp0_stage4_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state55_pp0_stage5_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state56_pp0_stage6_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state57_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state58_pp0_stage1_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state59_pp0_stage2_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state60_pp0_stage3_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state61_pp0_stage4_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state62_pp0_stage5_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state63_pp0_stage6_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state64_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp0_stage1_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state66_pp0_stage2_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state67_pp0_stage3_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state68_pp0_stage4_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state69_pp0_stage5_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage5_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state70_pp0_stage6_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state71_pp0_stage0_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state72_pp0_stage1_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state73_pp0_stage2_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp0_stage3_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state75_pp0_stage4_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state76_pp0_stage5_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state77_pp0_stage6_iter10 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state78_pp0_stage0_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state79_pp0_stage1_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage6_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state80_pp0_stage2_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state81_pp0_stage3_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state82_pp0_stage4_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state83_pp0_stage5_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state84_pp0_stage6_iter11 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state85_pp0_stage0_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state86_pp0_stage1_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state87_pp0_stage2_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state88_pp0_stage3_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state89_pp0_stage4_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state90_pp0_stage5_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state91_pp0_stage6_iter12 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state92_pp0_stage0_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state93_pp0_stage1_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state94_pp0_stage2_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state95_pp0_stage3_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state96_pp0_stage4_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state97_pp0_stage5_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state98_pp0_stage6_iter13 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state99_pp0_stage0_iter14 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_944_assign_proc : process(ap_enable_reg_pp0_iter13, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
                ap_condition_944 <= ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6));
    end process;


    ap_condition_exit_pp0_iter0_stage6_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone, icmp_ln154_reg_1512)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (icmp_ln154_reg_1512 = ap_const_lv1_1))) then 
            ap_condition_exit_pp0_iter0_stage6 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_exit_pp0_iter13_stage6_assign_proc : process(ap_enable_reg_pp0_iter13, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone, icmp_ln154_reg_1512_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter13_reg = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            ap_condition_exit_pp0_iter13_stage6 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter13_stage6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter13_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_loop_exit_ready_pp0_iter13_reg = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_idle_pp0 = ap_const_logic_1) and (ap_start_int = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to14_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_enable_reg_pp0_iter13, ap_enable_reg_pp0_iter14)
    begin
        if (((ap_enable_reg_pp0_iter14 = ap_const_logic_0) and (ap_enable_reg_pp0_iter13 = ap_const_logic_0) and (ap_enable_reg_pp0_iter12 = ap_const_logic_0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to14 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to14 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage6;
    ap_phi_reg_pp0_iter0_phi_ln207_reg_436 <= "X";
    ap_phi_reg_pp0_iter0_storemerge_reg_426 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";

    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_indvar_flatten_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvar_flatten_fu_294)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvar_flatten_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_indvar_flatten_load <= indvar_flatten_fu_294;
        end if; 
    end process;


    ap_sig_allocacmp_indvars_iv35_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, indvars_iv35_fu_290)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_indvars_iv35_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_indvars_iv35_load <= indvars_iv35_fu_290;
        end if; 
    end process;


    ap_sig_allocacmp_l_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, l_fu_286)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_l_load <= ap_const_lv2_0;
        else 
            ap_sig_allocacmp_l_load <= l_fu_286;
        end if; 
    end process;


    ap_sig_allocacmp_x_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, x_fu_282)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_x_load <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_x_load <= x_fu_282;
        end if; 
    end process;


    ap_sig_allocacmp_xl_load_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_loop_init, xl_fu_278)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_loop_init = ap_const_logic_1))) then 
            ap_sig_allocacmp_xl_load <= ap_const_lv3_0;
        else 
            ap_sig_allocacmp_xl_load <= xl_fu_278;
        end if; 
    end process;

    bitcast_ln56_1_fu_1255_p1 <= xor_ln56_fu_1250_p2;
    bitcast_ln56_fu_881_p1 <= v_mem_q0;
    bitcast_ln72_fu_1260_p1 <= v_t_1_reg_1847_pp0_iter13_reg;
    bitcast_ln77_fu_1307_p1 <= v_t_3_reg_1903;
    bitcast_ln79_fu_1367_p1 <= select_ln77_reg_1910;
    cmp1023_fu_669_p2 <= "1" when (ap_sig_allocacmp_l_load = ap_const_lv2_0) else "0";
    cmp10_mid1_fu_663_p2 <= "1" when (add_ln154_fu_591_p2 = ap_const_lv2_0) else "0";
    firings_bit_4_fu_1408_p2 <= std_logic_vector(unsigned(zext_ln140_1_fu_1363_p1) + unsigned(ap_const_lv7_1));
    firings_bit_fu_1428_p3 <= 
        ap_const_lv6_0 when (tmp_17_fu_1420_p3(0) = '1') else 
        add_ln141_fu_1414_p2;

    firings_mem_0_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter14, firings_mem_0_i, ap_block_pp0_stage0, tmp_16_fu_1445_p4)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            firings_mem_0_o <= tmp_16_fu_1445_p4;
        else 
            firings_mem_0_o <= firings_mem_0_i;
        end if; 
    end process;


    firings_mem_0_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            firings_mem_0_o_ap_vld <= ap_const_logic_1;
        else 
            firings_mem_0_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_248_p_ce <= grp_fu_447_ce;
    grp_fu_248_p_din0 <= grp_fu_447_p0;
    grp_fu_248_p_din1 <= grp_fu_447_p1;
    grp_fu_248_p_opcode <= grp_fu_447_opcode;
    grp_fu_252_p_ce <= grp_fu_471_ce;
    grp_fu_252_p_din0 <= grp_fu_471_p0;
    grp_fu_252_p_din1 <= grp_fu_471_p1;

    grp_fu_447_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_447_ce <= ap_const_logic_1;
        else 
            grp_fu_447_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_447_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage6, icmp_ln154_reg_1512, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, and_ln62_reg_1628, icmp_ln154_reg_1512_pp0_iter1_reg, and_ln62_reg_1628_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, icmp_ln154_reg_1512_pp0_iter7_reg, icmp_ln154_reg_1512_pp0_iter11_reg, and_ln62_reg_1628_pp0_iter7_reg, and_ln62_reg_1628_pp0_iter11_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage5_00001, ap_block_pp0_stage2_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage1_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage3_00001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter11_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln62_reg_1628) and (icmp_ln154_reg_1512 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0)))) then 
            grp_fu_447_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter7_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_1 = and_ln62_reg_1628) and (icmp_ln154_reg_1512 = ap_const_lv1_0)))) then 
            grp_fu_447_opcode <= ap_const_lv2_0;
        else 
            grp_fu_447_opcode <= "XX";
        end if; 
    end process;


    grp_fu_447_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, reg_499, ap_CS_fsm_pp0_stage4, reg_505, ap_CS_fsm_pp0_stage5, reg_511, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, sub15_i_reg_1761_pp0_iter7_reg, add27_i_reg_1878, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage4, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_447_p0 <= add27_i_reg_1878;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_447_p0 <= sub15_i_reg_1761_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_447_p0 <= reg_511;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_447_p0 <= reg_505;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_447_p0 <= reg_499;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_447_p0 <= ap_const_lv32_C2AA0000;
        else 
            grp_fu_447_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_447_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage6, v_mem_q0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, u_t_reg_1611, u_t_reg_1611_pp0_iter1_reg, ap_CS_fsm_pp0_stage2, u_t_1_reg_1766_pp0_iter11_reg, I_reg_1836, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage4, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_447_p1 <= u_t_1_reg_1766_pp0_iter11_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_447_p1 <= I_reg_1836;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_447_p1 <= u_t_reg_1611_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_447_p1 <= ap_const_lv32_430C0000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_447_p1 <= u_t_reg_1611;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_447_p1 <= ap_const_lv32_40A00000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_447_p1 <= v_mem_q0;
        else 
            grp_fu_447_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_453_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_453_ce <= ap_const_logic_1;
        else 
            grp_fu_453_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_453_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage6, u_mem_q1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage4, icmp_ln154_reg_1512_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, icmp_ln154_reg_1512_pp0_iter2_reg, icmp_ln154_reg_1512_pp0_iter3_reg, icmp_ln154_reg_1512_pp0_iter4_reg, icmp_ln154_reg_1512_pp0_iter5_reg, ap_CS_fsm_pp0_stage2, or_ln192_1_reg_1708, or_ln192_2_reg_1714_pp0_iter2_reg, or_ln192_3_reg_1720_pp0_iter3_reg, or_ln192_4_reg_1726_pp0_iter4_reg, or_ln192_5_reg_1732_pp0_iter5_reg, sum_g_exh_fu_1158_p3, sum_g_inh_1_fu_1166_p3, sum_g_exh_4_fu_1182_p3, sum_g_inh_3_fu_1189_p3, sum_g_exh_6_fu_1196_p3, sum_g_inh_5_fu_1203_p3, sum_g_exh_8_fu_1210_p3, sum_g_inh_7_fu_1217_p3, sum_g_exh_10_fu_1224_p3, sum_g_inh_9_fu_1231_p3, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage4, ap_block_pp0_stage3, grp_fu_252_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (or_ln192_5_reg_1732_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln154_reg_1512_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_453_p0 <= sum_g_inh_9_fu_1231_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (or_ln192_5_reg_1732_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln154_reg_1512_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_453_p0 <= sum_g_exh_10_fu_1224_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (or_ln192_4_reg_1726_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln154_reg_1512_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_453_p0 <= sum_g_inh_7_fu_1217_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (or_ln192_4_reg_1726_pp0_iter4_reg = ap_const_lv1_1) and (icmp_ln154_reg_1512_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_453_p0 <= sum_g_exh_8_fu_1210_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (or_ln192_3_reg_1720_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln154_reg_1512_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_453_p0 <= sum_g_inh_5_fu_1203_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (or_ln192_3_reg_1720_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln154_reg_1512_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_453_p0 <= sum_g_exh_6_fu_1196_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (or_ln192_2_reg_1714_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln154_reg_1512_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_453_p0 <= sum_g_inh_3_fu_1189_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (or_ln192_2_reg_1714_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln154_reg_1512_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_453_p0 <= sum_g_exh_4_fu_1182_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (or_ln192_1_reg_1708 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_453_p0 <= sum_g_inh_1_fu_1166_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (or_ln192_1_reg_1708 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_453_p0 <= sum_g_exh_fu_1158_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_453_p0 <= grp_fu_252_p_dout0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_453_p0 <= u_mem_q1;
        else 
            grp_fu_453_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_453_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter6, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage4, icmp_ln154_reg_1512_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, icmp_ln154_reg_1512_pp0_iter2_reg, icmp_ln154_reg_1512_pp0_iter3_reg, icmp_ln154_reg_1512_pp0_iter4_reg, icmp_ln154_reg_1512_pp0_iter5_reg, IZH_D_fu_885_p3, ap_CS_fsm_pp0_stage2, conductance_1_reg_1637_pp0_iter1_reg, conductance_2_reg_1642_pp0_iter2_reg, conductance_3_reg_1682_pp0_iter3_reg, conductance_4_reg_1687_pp0_iter4_reg, conductance_5_reg_1692_pp0_iter5_reg, or_ln192_1_reg_1708, or_ln192_2_reg_1714_pp0_iter2_reg, or_ln192_3_reg_1720_pp0_iter3_reg, or_ln192_4_reg_1726_pp0_iter4_reg, or_ln192_5_reg_1732_pp0_iter5_reg, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage4, ap_block_pp0_stage3)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (or_ln192_5_reg_1732_pp0_iter5_reg = ap_const_lv1_0) and (icmp_ln154_reg_1512_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (or_ln192_5_reg_1732_pp0_iter5_reg = ap_const_lv1_1) and (icmp_ln154_reg_1512_pp0_iter5_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_453_p1 <= conductance_5_reg_1692_pp0_iter5_reg;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage6) and (or_ln192_4_reg_1726_pp0_iter4_reg = ap_const_lv1_0) and (icmp_ln154_reg_1512_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (or_ln192_4_reg_1726_pp0_iter4_reg = ap_const_lv1_1) and (icmp_ln154_reg_1512_pp0_iter4_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_453_p1 <= conductance_4_reg_1687_pp0_iter4_reg;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (or_ln192_3_reg_1720_pp0_iter3_reg = ap_const_lv1_0) and (icmp_ln154_reg_1512_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (or_ln192_3_reg_1720_pp0_iter3_reg = ap_const_lv1_1) and (icmp_ln154_reg_1512_pp0_iter3_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            grp_fu_453_p1 <= conductance_3_reg_1682_pp0_iter3_reg;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (or_ln192_2_reg_1714_pp0_iter2_reg = ap_const_lv1_0) and (icmp_ln154_reg_1512_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (or_ln192_2_reg_1714_pp0_iter2_reg = ap_const_lv1_1) and (icmp_ln154_reg_1512_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_453_p1 <= conductance_2_reg_1642_pp0_iter2_reg;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (or_ln192_1_reg_1708 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (or_ln192_1_reg_1708 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)))) then 
            grp_fu_453_p1 <= conductance_1_reg_1637_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_453_p1 <= ap_const_lv32_0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_453_p1 <= IZH_D_fu_885_p3;
        else 
            grp_fu_453_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_461_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_461_ce <= ap_const_logic_1;
        else 
            grp_fu_461_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_461_opcode_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter13, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, and_ln62_reg_1628_pp0_iter1_reg, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, icmp_ln154_reg_1512_pp0_iter7_reg, icmp_ln154_reg_1512_pp0_iter9_reg, and_ln62_reg_1628_pp0_iter9_reg, icmp_ln154_reg_1512_pp0_iter10_reg, and_ln62_reg_1628_pp0_iter10_reg, icmp_ln154_reg_1512_pp0_iter8_reg, and_ln62_reg_1628_pp0_iter8_reg, icmp_ln154_reg_1512_pp0_iter11_reg, icmp_ln154_reg_1512_pp0_iter2_reg, icmp_ln154_reg_1512_pp0_iter13_reg, and_ln62_reg_1628_pp0_iter11_reg, and_ln62_reg_1628_pp0_iter13_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage5_00001, ap_block_pp0_stage2_00001, ap_block_pp0_stage0_00001, ap_block_pp0_stage1_00001, ap_block_pp0_stage6_00001, ap_block_pp0_stage4_00001, ap_block_pp0_stage3_00001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter10_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter10_reg))) then 
            grp_fu_461_opcode <= ap_const_lv2_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3_00001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter13_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_00001) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter11_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter11_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter8_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter8_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (icmp_ln154_reg_1512_pp0_iter2_reg = ap_const_lv1_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter1_reg)) 
    or ((ap_const_boolean_0 = ap_block_pp0_stage0_00001) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter9_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter7_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)))) then 
            grp_fu_461_opcode <= ap_const_lv2_0;
        else 
            grp_fu_461_opcode <= "XX";
        end if; 
    end process;


    grp_fu_461_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter13, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, reg_517, v_t_reg_1603_pp0_iter8_reg, u_t_reg_1611_pp0_iter1_reg, ap_CS_fsm_pp0_stage2, u_t_1_reg_1766_pp0_iter11_reg, v_t_1_reg_1847_pp0_iter13_reg, mul24_i_reg_1863, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage4, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_461_p0 <= v_t_1_reg_1847_pp0_iter13_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_461_p0 <= u_t_1_reg_1766_pp0_iter11_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_461_p0 <= mul24_i_reg_1863;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_461_p0 <= v_t_reg_1603_pp0_iter8_reg;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            grp_fu_461_p0 <= reg_517;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_461_p0 <= u_t_reg_1611_pp0_iter1_reg;
        else 
            grp_fu_461_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_461_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter13, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage4, reg_505, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, reg_522, reg_528, ap_CS_fsm_pp0_stage2, u_t_1_reg_1766_pp0_iter9_reg, mul35_i_reg_1898, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage4, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_461_p1 <= mul35_i_reg_1898;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_461_p1 <= u_t_1_reg_1766_pp0_iter9_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_461_p1 <= ap_const_lv32_40A00000;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)))) then 
            grp_fu_461_p1 <= reg_528;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_461_p1 <= reg_522;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_461_p1 <= reg_505;
        else 
            grp_fu_461_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_466_ce_assign_proc : process(ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_466_ce <= ap_const_logic_1;
        else 
            grp_fu_466_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_466_p0_assign_proc : process(ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, reg_522, ap_CS_fsm_pp0_stage2, sub28_i_reg_1883, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_466_p0 <= sub28_i_reg_1883;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_466_p0 <= reg_522;
        else 
            grp_fu_466_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_466_p1_assign_proc : process(ap_enable_reg_pp0_iter11, ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, I_reg_1836_pp0_iter11_reg, ap_block_pp0_stage2)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_466_p1 <= I_reg_1836_pp0_iter11_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_466_p1 <= ap_const_lv32_430C0000;
        else 
            grp_fu_466_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_471_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_471_ce <= ap_const_logic_1;
        else 
            grp_fu_471_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_471_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, reg_511, ap_CS_fsm_pp0_stage3, synapse_weight_value_fu_832_p1, v_t_reg_1603, ap_CS_fsm_pp0_stage2, synapse_weight_value_3_fu_936_p1, IZH_A_fu_1174_p3, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage4, ap_block_pp0_stage3, grp_fu_252_p_dout0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_471_p0 <= grp_fu_252_p_dout0;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_471_p0 <= IZH_A_fu_1174_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_471_p0 <= reg_511;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_471_p0 <= v_t_reg_1603;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_471_p0 <= synapse_weight_value_3_fu_936_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_471_p0 <= synapse_weight_value_fu_832_p1;
        else 
            grp_fu_471_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_471_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage6, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11_i, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7_i, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, v_t_reg_1603, ap_CS_fsm_pp0_stage2, sub18_i_reg_1697, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage4, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_471_p1 <= ap_const_lv32_3F000000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_471_p1 <= sub18_i_reg_1697;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_471_p1 <= v_t_reg_1603;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_471_p1 <= ap_const_lv32_3E4CCCCD;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_471_p1 <= ap_const_lv32_3D23D70A;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_471_p1 <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7_i;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_471_p1 <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11_i;
        else 
            grp_fu_471_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_476_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_476_ce <= ap_const_logic_1;
        else 
            grp_fu_476_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_476_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, grp_fu_476_p2, synapse_weight_value_1_fu_852_p1, ap_CS_fsm_pp0_stage2, synapse_weight_value_4_fu_948_p1, IZH_A_reg_1755_pp0_iter10_reg, sum_g_exh_11_reg_1821, dv_reg_1842, v_t_1_reg_1847, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage4, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_476_p0 <= grp_fu_476_p2;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_476_p0 <= IZH_A_reg_1755_pp0_iter10_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_476_p0 <= v_t_1_reg_1847;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_476_p0 <= dv_reg_1842;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_476_p0 <= sum_g_exh_11_reg_1821;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_476_p0 <= synapse_weight_value_4_fu_948_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_476_p0 <= synapse_weight_value_1_fu_852_p1;
        else 
            grp_fu_476_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_476_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter11, ap_CS_fsm_pp0_stage6, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9_i, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6_i, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, bitcast_ln56_1_fu_1255_p1, sub31_i_reg_1873, ap_block_pp0_stage0, ap_block_pp0_stage2, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage4, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_476_p1 <= sub31_i_reg_1873;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_476_p1 <= ap_const_lv32_3E4CCCCD;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter11 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter8 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_476_p1 <= ap_const_lv32_3F000000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_476_p1 <= bitcast_ln56_1_fu_1255_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_476_p1 <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6_i;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_476_p1 <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9_i;
        else 
            grp_fu_476_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_480_ce_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage6_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)))) then 
            grp_fu_480_ce <= ap_const_logic_1;
        else 
            grp_fu_480_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_480_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage6, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, synapse_weight_value_2_fu_866_p1, ap_CS_fsm_pp0_stage2, synapse_weight_value_5_fu_967_p1, sum_g_inh_11_reg_1826, v_t_1_reg_1847, add25_i_reg_1868, dv_1_reg_1893, ap_block_pp0_stage2, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage4, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_480_p0 <= dv_1_reg_1893;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_480_p0 <= add25_i_reg_1868;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_480_p0 <= v_t_1_reg_1847;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_480_p0 <= sum_g_inh_11_reg_1826;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_480_p0 <= synapse_weight_value_5_fu_967_p1;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_480_p0 <= synapse_weight_value_2_fu_866_p1;
        else 
            grp_fu_480_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_480_p1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter10, ap_enable_reg_pp0_iter12, ap_CS_fsm_pp0_stage6, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8_i, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10_i, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage2, sub3_i_reg_1677_pp0_iter7_reg, v_t_1_reg_1847_pp0_iter10_reg, ap_block_pp0_stage2, ap_block_pp0_stage6, ap_block_pp0_stage5, ap_block_pp0_stage4, ap_block_pp0_stage3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter12 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_480_p1 <= ap_const_lv32_3F000000;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter10 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_480_p1 <= v_t_1_reg_1847_pp0_iter10_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
            grp_fu_480_p1 <= ap_const_lv32_3D23D70A;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_enable_reg_pp0_iter7 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            grp_fu_480_p1 <= sub3_i_reg_1677_pp0_iter7_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_480_p1 <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10_i;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_480_p1 <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8_i;
        else 
            grp_fu_480_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_493_opcode_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter13, ap_CS_fsm_pp0_stage6, icmp_ln154_reg_1512, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage5, icmp_ln154_reg_1512_pp0_iter9_reg, and_ln62_reg_1628_pp0_iter9_reg, icmp_ln154_reg_1512_pp0_iter13_reg, and_ln62_reg_1628_pp0_iter13_reg, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage5_00001, ap_block_pp0_stage2_00001, ap_block_pp0_stage1_00001, ap_block_pp0_stage6_00001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6_00001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter13_reg))) then 
            grp_fu_493_opcode <= ap_const_lv5_3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5_00001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter13_reg))) then 
            grp_fu_493_opcode <= ap_const_lv5_2;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_00001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_00001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter9_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter9_reg)))) then 
            grp_fu_493_opcode <= ap_const_lv5_4;
        else 
            grp_fu_493_opcode <= "XXXXX";
        end if; 
    end process;


    grp_fu_493_p0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter9, ap_enable_reg_pp0_iter13, ap_CS_fsm_pp0_stage6, v_mem_q0, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage2, v_t_1_reg_1847, v_t_3_reg_1903, select_ln77_reg_1910, ap_block_pp0_stage2, ap_block_pp0_stage6, ap_block_pp0_stage5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage6) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then 
            grp_fu_493_p0 <= select_ln77_reg_1910;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            grp_fu_493_p0 <= v_t_3_reg_1903;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_493_p0 <= v_t_1_reg_1847;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_493_p0 <= v_mem_q0;
        else 
            grp_fu_493_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln154_1_fu_603_p2 <= "1" when (ap_sig_allocacmp_xl_load = ap_const_lv3_6) else "0";
    icmp_ln154_fu_567_p2 <= "1" when (ap_sig_allocacmp_indvar_flatten_load = ap_const_lv4_C) else "0";
    icmp_ln199_fu_732_p2 <= "1" when (select_ln154_1_fu_617_p3 = ap_const_lv3_5) else "0";
    icmp_ln62_1_fu_913_p2 <= "1" when (trunc_ln62_fu_903_p1 = ap_const_lv23_0) else "0";
    icmp_ln62_fu_907_p2 <= "0" when (tmp_fu_893_p4 = ap_const_lv8_FF) else "1";
    icmp_ln72_1_fu_1283_p2 <= "1" when (trunc_ln72_fu_1273_p1 = ap_const_lv23_0) else "0";
    icmp_ln72_fu_1277_p2 <= "0" when (tmp_2_fu_1263_p4 = ap_const_lv8_FF) else "1";
    icmp_ln77_1_fu_1330_p2 <= "1" when (trunc_ln77_fu_1320_p1 = ap_const_lv23_0) else "0";
    icmp_ln77_fu_1324_p2 <= "0" when (tmp_4_fu_1310_p4 = ap_const_lv8_FF) else "1";
    icmp_ln79_1_fu_1390_p2 <= "1" when (trunc_ln79_fu_1380_p1 = ap_const_lv23_0) else "0";
    icmp_ln79_fu_1384_p2 <= "0" when (tmp_6_fu_1370_p4 = ap_const_lv8_FF) else "1";

    input_stream0_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln154_reg_1512, input_stream0_TVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then 
            input_stream0_TDATA_blk_n <= input_stream0_TVALID;
        else 
            input_stream0_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_stream0_TREADY_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln154_reg_1512, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then 
            input_stream0_TREADY <= ap_const_logic_1;
        else 
            input_stream0_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_stream1_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln154_reg_1512, input_stream1_TVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then 
            input_stream1_TDATA_blk_n <= input_stream1_TVALID;
        else 
            input_stream1_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_stream1_TREADY_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln154_reg_1512, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then 
            input_stream1_TREADY <= ap_const_logic_1;
        else 
            input_stream1_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_stream2_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln154_reg_1512, input_stream2_TVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then 
            input_stream2_TDATA_blk_n <= input_stream2_TVALID;
        else 
            input_stream2_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_stream2_TREADY_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln154_reg_1512, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then 
            input_stream2_TREADY <= ap_const_logic_1;
        else 
            input_stream2_TREADY <= ap_const_logic_0;
        end if; 
    end process;


    input_stream3_TDATA_blk_n_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln154_reg_1512, input_stream3_TVALID, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then 
            input_stream3_TDATA_blk_n <= input_stream3_TVALID;
        else 
            input_stream3_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    input_stream3_TREADY_assign_proc : process(ap_enable_reg_pp0_iter0, icmp_ln154_reg_1512, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then 
            input_stream3_TREADY <= ap_const_logic_1;
        else 
            input_stream3_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    neuron_type_fu_724_p3 <= select_ln46_fu_716_p3(to_integer(unsigned(zext_ln154_fu_691_p1)) downto to_integer(unsigned(zext_ln154_fu_691_p1))) when (to_integer(unsigned(zext_ln154_fu_691_p1)) >= 0 and to_integer(unsigned(zext_ln154_fu_691_p1)) <=5) else "-";
    neuron_type_value_1_fu_1063_p3 <= select_ln186_fu_1042_p3(1 downto 1);
    neuron_type_value_2_fu_1082_p3 <= select_ln186_fu_1042_p3(2 downto 2);
    neuron_type_value_3_fu_1101_p3 <= select_ln186_fu_1042_p3(3 downto 3);
    neuron_type_value_4_fu_1120_p3 <= select_ln186_fu_1042_p3(4 downto 4);
    neuron_type_value_5_fu_1139_p3 <= select_ln186_fu_1042_p3(5 downto 5);
    neuron_type_value_fu_1048_p1 <= select_ln186_fu_1042_p3(1 - 1 downto 0);
    or_ln192_1_fu_1077_p2 <= (xor_ln192_1_fu_1071_p2 or select_ln154_3_reg_1525_pp0_iter1_reg);
    or_ln192_2_fu_1096_p2 <= (xor_ln192_2_fu_1090_p2 or select_ln154_3_reg_1525_pp0_iter1_reg);
    or_ln192_3_fu_1115_p2 <= (xor_ln192_3_fu_1109_p2 or select_ln154_3_reg_1525_pp0_iter1_reg);
    or_ln192_4_fu_1134_p2 <= (xor_ln192_4_fu_1128_p2 or select_ln154_3_reg_1525_pp0_iter1_reg);
    or_ln192_5_fu_1153_p2 <= (xor_ln192_5_fu_1147_p2 or select_ln154_3_reg_1525_pp0_iter1_reg);
    or_ln192_fu_1058_p2 <= (xor_ln192_fu_1052_p2 or select_ln154_3_reg_1525_pp0_iter1_reg);
    or_ln62_fu_919_p2 <= (icmp_ln62_fu_907_p2 or icmp_ln62_1_fu_913_p2);
    or_ln72_fu_1289_p2 <= (icmp_ln72_fu_1277_p2 or icmp_ln72_1_fu_1283_p2);
    or_ln77_fu_1336_p2 <= (icmp_ln77_fu_1324_p2 or icmp_ln77_1_fu_1330_p2);
    or_ln79_fu_1396_p2 <= (icmp_ln79_fu_1384_p2 or icmp_ln79_1_fu_1390_p2);
    select_ln154_1_fu_617_p3 <= 
        ap_const_lv3_0 when (icmp_ln154_1_fu_603_p2(0) = '1') else 
        ap_sig_allocacmp_xl_load;
    select_ln154_2_fu_625_p3 <= 
        add_ln154_fu_591_p2 when (icmp_ln154_1_fu_603_p2(0) = '1') else 
        ap_sig_allocacmp_l_load;
    select_ln154_3_fu_675_p3 <= 
        cmp10_mid1_fu_663_p2 when (icmp_ln154_1_fu_603_p2(0) = '1') else 
        cmp1023_fu_669_p2;
    select_ln154_4_fu_683_p3 <= 
        add_ln154_1_fu_597_p2 when (icmp_ln154_1_fu_603_p2(0) = '1') else 
        ap_sig_allocacmp_indvars_iv35_load;
    select_ln154_fu_609_p3 <= 
        add_ln154_1_fu_597_p2 when (icmp_ln154_1_fu_603_p2(0) = '1') else 
        ap_sig_allocacmp_x_load;
    select_ln186_fu_1042_p3 <= 
        neuron_type_mem_0_load when (and_ln186_fu_1037_p2(0) = '1') else 
        neuron_type_mem_1_load;
    select_ln46_fu_716_p3 <= 
        neuron_type_mem_1_load when (trunc_ln161_fu_633_p1(0) = '1') else 
        neuron_type_mem_0_load;
    select_ln77_fu_1348_p3 <= 
        ap_const_lv32_420C0000 when (and_ln77_fu_1342_p2(0) = '1') else 
        v_t_3_reg_1903;

    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10_o_assign_proc : process(ap_enable_reg_pp0_iter1, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10_i, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln154_reg_1512_pp0_iter1_reg, icmp_ln199_reg_1547_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln199_reg_1547_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10_o <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo;
        else 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10_o <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10_i;
        end if; 
    end process;


    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln154_reg_1512_pp0_iter1_reg, icmp_ln199_reg_1547_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln199_reg_1547_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10_o_ap_vld <= ap_const_logic_1;
        else 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_10_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln154_reg_1512, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11_i, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_5, icmp_ln199_reg_1547, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln199_reg_1547 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11_o <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_5;
        else 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11_o <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11_i;
        end if; 
    end process;


    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln154_reg_1512, ap_block_pp0_stage0_11001, icmp_ln199_reg_1547)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln199_reg_1547 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11_o_ap_vld <= ap_const_logic_1;
        else 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_11_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6_o_assign_proc : process(ap_enable_reg_pp0_iter1, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6_i, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln154_reg_1512_pp0_iter1_reg, icmp_ln199_reg_1547_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln199_reg_1547_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6_o <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_1;
        else 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6_o <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6_i;
        end if; 
    end process;


    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln154_reg_1512_pp0_iter1_reg, icmp_ln199_reg_1547_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln199_reg_1547_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6_o_ap_vld <= ap_const_logic_1;
        else 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_6_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7_o_assign_proc : process(ap_enable_reg_pp0_iter1, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7_i, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_2, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, icmp_ln154_reg_1512_pp0_iter1_reg, icmp_ln199_reg_1547_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln199_reg_1547_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7_o <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_2;
        else 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7_o <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7_i;
        end if; 
    end process;


    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7_o_ap_vld_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, icmp_ln154_reg_1512_pp0_iter1_reg, icmp_ln199_reg_1547_pp0_iter1_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln199_reg_1547_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7_o_ap_vld <= ap_const_logic_1;
        else 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_7_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln154_reg_1512, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8_i, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_3, icmp_ln199_reg_1547, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln199_reg_1547 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8_o <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_3;
        else 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8_o <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8_i;
        end if; 
    end process;


    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln154_reg_1512, ap_block_pp0_stage0_11001, icmp_ln199_reg_1547)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln199_reg_1547 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8_o_ap_vld <= ap_const_logic_1;
        else 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_8_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;


    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9_o_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln154_reg_1512, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9_i, snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_4, icmp_ln199_reg_1547, ap_block_pp0_stage0)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln199_reg_1547 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9_o <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_4;
        else 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9_o <= snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9_i;
        end if; 
    end process;


    snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9_o_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, icmp_ln154_reg_1512, ap_block_pp0_stage0_11001, icmp_ln199_reg_1547)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln199_reg_1547 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln154_reg_1512 = ap_const_lv1_0))) then 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9_o_ap_vld <= ap_const_logic_1;
        else 
            snn_get_synaptic_conductances_ap_uint_const_6_float_const_6_float_flo_9_o_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    sub_ln161_fu_657_p2 <= std_logic_vector(unsigned(tmp_8_fu_637_p3) - unsigned(zext_ln161_fu_653_p1));
    sum_g_exh_10_fu_1224_p3 <= 
        grp_fu_453_p2 when (or_ln192_4_reg_1726_pp0_iter5_reg(0) = '1') else 
        sum_g_exh_8_reg_1797_pp0_iter5_reg;
    sum_g_exh_11_fu_1238_p3 <= 
        grp_fu_453_p2 when (or_ln192_5_reg_1732_pp0_iter6_reg(0) = '1') else 
        sum_g_exh_10_reg_1809_pp0_iter7_reg;
    sum_g_exh_4_fu_1182_p3 <= 
        grp_fu_453_p2 when (or_ln192_1_reg_1708_pp0_iter2_reg(0) = '1') else 
        sum_g_exh_reg_1743_pp0_iter2_reg;
    sum_g_exh_6_fu_1196_p3 <= 
        grp_fu_453_p2 when (or_ln192_2_reg_1714_pp0_iter3_reg(0) = '1') else 
        sum_g_exh_4_reg_1773_pp0_iter3_reg;
    sum_g_exh_8_fu_1210_p3 <= 
        grp_fu_453_p2 when (or_ln192_3_reg_1720_pp0_iter4_reg(0) = '1') else 
        sum_g_exh_6_reg_1785_pp0_iter4_reg;
    sum_g_exh_fu_1158_p3 <= 
        grp_fu_453_p2 when (or_ln192_reg_1702(0) = '1') else 
        ap_const_lv32_0;
    sum_g_inh_11_fu_1244_p3 <= 
        sum_g_inh_9_reg_1815_pp0_iter7_reg when (or_ln192_5_reg_1732_pp0_iter6_reg(0) = '1') else 
        grp_fu_453_p2;
    sum_g_inh_1_fu_1166_p3 <= 
        ap_const_lv32_0 when (or_ln192_reg_1702(0) = '1') else 
        grp_fu_453_p2;
    sum_g_inh_3_fu_1189_p3 <= 
        sum_g_inh_1_reg_1749_pp0_iter2_reg when (or_ln192_1_reg_1708_pp0_iter2_reg(0) = '1') else 
        grp_fu_453_p2;
    sum_g_inh_5_fu_1203_p3 <= 
        sum_g_inh_3_reg_1779_pp0_iter3_reg when (or_ln192_2_reg_1714_pp0_iter3_reg(0) = '1') else 
        grp_fu_453_p2;
    sum_g_inh_7_fu_1217_p3 <= 
        sum_g_inh_5_reg_1791_pp0_iter4_reg when (or_ln192_3_reg_1720_pp0_iter4_reg(0) = '1') else 
        grp_fu_453_p2;
    sum_g_inh_9_fu_1231_p3 <= 
        sum_g_inh_7_reg_1803_pp0_iter5_reg when (or_ln192_4_reg_1726_pp0_iter5_reg(0) = '1') else 
        grp_fu_453_p2;
    synapse_s_mem_address0 <= zext_ln161_2_fu_705_p1(4 - 1 downto 0);

    synapse_s_mem_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            synapse_s_mem_ce0 <= ap_const_logic_1;
        else 
            synapse_s_mem_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    synapse_weight_value_1_fu_852_p1 <= uweight_1_fu_842_p4;
    synapse_weight_value_2_fu_866_p1 <= uweight_2_fu_862_p1;
    synapse_weight_value_3_fu_936_p1 <= uweight_3_reg_1598;
    synapse_weight_value_4_fu_948_p1 <= uweight_4_fu_945_p1;
    synapse_weight_value_5_fu_967_p1 <= uweight_5_fu_958_p4;
    synapse_weight_value_fu_832_p1 <= uweight_fu_828_p1;
    
    tmp_16_fu_1445_p4_proc : process(firings_mem_0_i, zext_ln140_reg_1916, ap_phi_reg_pp0_iter14_phi_ln207_reg_436)
    begin
        tmp_16_fu_1445_p4 <= firings_mem_0_i;
        if to_integer(unsigned(zext_ln140_reg_1916)) >= firings_mem_0_i'low and to_integer(unsigned(zext_ln140_reg_1916)) <= firings_mem_0_i'high then
            tmp_16_fu_1445_p4(to_integer(unsigned(zext_ln140_reg_1916))) <= ap_phi_reg_pp0_iter14_phi_ln207_reg_436(0);
        end if;
    end process;

    tmp_17_fu_1420_p3 <= firings_bit_4_fu_1408_p2(6 downto 6);
    tmp_2_fu_1263_p4 <= bitcast_ln72_fu_1260_p1(30 downto 23);
    tmp_4_fu_1310_p4 <= bitcast_ln77_fu_1307_p1(30 downto 23);
    tmp_6_fu_1370_p4 <= bitcast_ln79_fu_1367_p1(30 downto 23);
    tmp_8_fu_637_p3 <= (trunc_ln161_fu_633_p1 & ap_const_lv3_0);
    tmp_9_fu_645_p3 <= (select_ln154_2_fu_625_p3 & ap_const_lv1_0);
    tmp_fu_893_p4 <= bitcast_ln56_fu_881_p1(30 downto 23);
    trunc_ln161_fu_633_p1 <= select_ln154_2_fu_625_p3(1 - 1 downto 0);
    trunc_ln62_fu_903_p1 <= bitcast_ln56_fu_881_p1(23 - 1 downto 0);
    trunc_ln72_fu_1273_p1 <= bitcast_ln72_fu_1260_p1(23 - 1 downto 0);
    trunc_ln77_fu_1320_p1 <= bitcast_ln77_fu_1307_p1(23 - 1 downto 0);
    trunc_ln79_fu_1380_p1 <= bitcast_ln79_fu_1367_p1(23 - 1 downto 0);
    u_mem_address0 <= u_mem_addr_reg_1556_pp0_iter13_reg;
    u_mem_address1 <= zext_ln154_1_fu_710_p1(4 - 1 downto 0);

    u_mem_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_mem_ce0 <= ap_const_logic_1;
        else 
            u_mem_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    u_mem_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_mem_ce1 <= ap_const_logic_1;
        else 
            u_mem_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    u_mem_d0 <= ap_phi_reg_pp0_iter14_storemerge_reg_426;

    u_mem_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter14, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter14 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            u_mem_we0 <= ap_const_logic_1;
        else 
            u_mem_we0 <= ap_const_logic_0;
        end if; 
    end process;

    uweight_1_fu_842_p4 <= input_stream0_TDATA(63 downto 32);
    uweight_2_fu_862_p1 <= input_stream1_TDATA(32 - 1 downto 0);
    uweight_4_fu_945_p1 <= p_1_reg_1562(32 - 1 downto 0);
    uweight_5_fu_958_p4 <= p_1_reg_1562(63 downto 32);
    uweight_fu_828_p1 <= input_stream0_TDATA(32 - 1 downto 0);

    v_mem_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter13, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, v_mem_addr_reg_1551, v_mem_addr_reg_1551_pp0_iter13_reg, ap_block_pp0_stage0, zext_ln154_1_fu_710_p1, ap_block_pp0_stage5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            v_mem_address0 <= v_mem_addr_reg_1551_pp0_iter13_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            v_mem_address0 <= v_mem_addr_reg_1551;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            v_mem_address0 <= zext_ln154_1_fu_710_p1(4 - 1 downto 0);
        else 
            v_mem_address0 <= "XXXX";
        end if; 
    end process;


    v_mem_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter13, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, ap_block_pp0_stage0_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            v_mem_ce0 <= ap_const_logic_1;
        else 
            v_mem_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v_mem_d0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter13, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage5, select_ln77_fu_1348_p3, ap_block_pp0_stage5)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage5) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then 
            v_mem_d0 <= select_ln77_fu_1348_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            v_mem_d0 <= ap_const_lv32_C2820000;
        else 
            v_mem_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v_mem_we0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter13, icmp_ln154_reg_1512, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001, icmp_ln154_reg_1512_pp0_iter13_reg, and_ln62_fu_925_p2, and_ln62_reg_1628_pp0_iter13_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter13 = ap_const_logic_1) and (icmp_ln154_reg_1512_pp0_iter13_reg = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (ap_const_lv1_1 = and_ln62_reg_1628_pp0_iter13_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln62_fu_925_p2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln154_reg_1512 = ap_const_lv1_0)))) then 
            v_mem_we0 <= ap_const_logic_1;
        else 
            v_mem_we0 <= ap_const_logic_0;
        end if; 
    end process;

    v_t_3_fu_1300_p3 <= 
        grp_fu_461_p2 when (and_ln72_fu_1295_p2(0) = '1') else 
        v_t_1_reg_1847_pp0_iter13_reg;
    xor_ln186_fu_1032_p2 <= (select_ln154_3_reg_1525_pp0_iter1_reg xor ap_const_lv1_1);
    xor_ln192_1_fu_1071_p2 <= (neuron_type_value_1_fu_1063_p3 xor ap_const_lv1_1);
    xor_ln192_2_fu_1090_p2 <= (neuron_type_value_2_fu_1082_p3 xor ap_const_lv1_1);
    xor_ln192_3_fu_1109_p2 <= (neuron_type_value_3_fu_1101_p3 xor ap_const_lv1_1);
    xor_ln192_4_fu_1128_p2 <= (neuron_type_value_4_fu_1120_p3 xor ap_const_lv1_1);
    xor_ln192_5_fu_1147_p2 <= (neuron_type_value_5_fu_1139_p3 xor ap_const_lv1_1);
    xor_ln192_fu_1052_p2 <= (neuron_type_value_fu_1048_p1 xor ap_const_lv1_1);
    xor_ln56_fu_1250_p2 <= (bitcast_ln56_reg_1618_pp0_iter7_reg xor ap_const_lv32_80000000);
    zext_ln140_1_fu_1363_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(firings_bit_1_fu_274),7));
    zext_ln140_fu_1359_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(firings_bit_1_fu_274),32));
    zext_ln154_1_fu_710_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_fu_609_p3),64));
    zext_ln154_fu_691_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_1_fu_617_p3),64));
    zext_ln161_1_fu_695_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln154_1_fu_617_p3),4));
    zext_ln161_2_fu_705_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(add_ln161_fu_699_p2),64));
    zext_ln161_fu_653_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_9_fu_645_p3),4));
end behav;
