
IO_Tile_1_33

 (3 1)  (45 529)  (45 529)  IO control bit: IOUP_REN_1

 (2 6)  (44 535)  (44 535)  IO control bit: IOUP_REN_0



IO_Tile_2_33

 (3 1)  (99 529)  (99 529)  IO control bit: IOUP_REN_1

 (2 6)  (98 535)  (98 535)  IO control bit: IOUP_REN_0



IO_Tile_3_33

 (3 1)  (153 529)  (153 529)  IO control bit: IOUP_REN_1

 (4 2)  (142 531)  (142 531)  routing T_3_33.span12_vert_2 <X> T_3_33.lc_trk_g0_2
 (4 3)  (142 530)  (142 530)  routing T_3_33.span12_vert_2 <X> T_3_33.lc_trk_g0_2
 (5 3)  (143 530)  (143 530)  routing T_3_33.span12_vert_2 <X> T_3_33.lc_trk_g0_2
 (7 3)  (145 530)  (145 530)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_2 lc_trk_g0_2
 (2 6)  (152 535)  (152 535)  IO control bit: IOUP_REN_0

 (3 6)  (153 535)  (153 535)  IO control bit: IOUP_IE_1

 (16 9)  (130 537)  (130 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (12 10)  (160 539)  (160 539)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (161 539)  (161 539)  routing T_3_33.lc_trk_g1_4 <X> T_3_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (130 539)  (130 539)  IOB_1 IO Functioning bit
 (10 11)  (158 538)  (158 538)  routing T_3_33.lc_trk_g0_2 <X> T_3_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (159 538)  (159 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (161 538)  (161 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 13)  (143 541)  (143 541)  routing T_3_33.span4_vert_20 <X> T_3_33.lc_trk_g1_4
 (6 13)  (144 541)  (144 541)  routing T_3_33.span4_vert_20 <X> T_3_33.lc_trk_g1_4
 (7 13)  (145 541)  (145 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_20 lc_trk_g1_4
 (17 13)  (131 541)  (131 541)  IOB_1 IO Functioning bit
 (17 14)  (131 543)  (131 543)  IOB_1 IO Functioning bit


IO_Tile_4_33

 (16 0)  (184 528)  (184 528)  IOB_0 IO Functioning bit
 (3 1)  (207 529)  (207 529)  IO control bit: IOUP_REN_1

 (17 1)  (185 529)  (185 529)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (4 2)  (196 531)  (196 531)  routing T_4_33.span4_vert_10 <X> T_4_33.lc_trk_g0_2
 (17 2)  (185 531)  (185 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (4 3)  (196 530)  (196 530)  routing T_4_33.span4_vert_10 <X> T_4_33.lc_trk_g0_2
 (6 3)  (198 530)  (198 530)  routing T_4_33.span4_vert_10 <X> T_4_33.lc_trk_g0_2
 (7 3)  (199 530)  (199 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_10 lc_trk_g0_2
 (17 3)  (185 530)  (185 530)  IOB_0 IO Functioning bit
 (6 4)  (198 532)  (198 532)  routing T_4_33.span12_vert_13 <X> T_4_33.lc_trk_g0_5
 (7 4)  (199 532)  (199 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_13 lc_trk_g0_5
 (10 4)  (212 532)  (212 532)  routing T_4_33.lc_trk_g0_5 <X> T_4_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (185 532)  (185 532)  IOB_0 IO Functioning bit
 (11 5)  (213 533)  (213 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (214 533)  (214 533)  routing T_4_33.lc_trk_g0_2 <X> T_4_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (215 533)  (215 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (206 535)  (206 535)  IO control bit: IOUP_REN_0

 (3 6)  (207 535)  (207 535)  IO control bit: IOUP_IE_1

 (3 9)  (207 537)  (207 537)  IO control bit: IOUP_IE_0

 (16 9)  (184 537)  (184 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (10 10)  (212 539)  (212 539)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (213 539)  (213 539)  routing T_4_33.lc_trk_g1_5 <X> T_4_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (214 539)  (214 539)  routing T_4_33.lc_trk_g1_2 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (184 539)  (184 539)  IOB_1 IO Functioning bit
 (4 11)  (196 538)  (196 538)  routing T_4_33.span4_horz_r_2 <X> T_4_33.lc_trk_g1_2
 (5 11)  (197 538)  (197 538)  routing T_4_33.span4_horz_r_2 <X> T_4_33.lc_trk_g1_2
 (7 11)  (199 538)  (199 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (11 11)  (213 538)  (213 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (214 538)  (214 538)  routing T_4_33.lc_trk_g1_2 <X> T_4_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (215 538)  (215 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (6 12)  (198 540)  (198 540)  routing T_4_33.span12_vert_13 <X> T_4_33.lc_trk_g1_5
 (7 12)  (199 540)  (199 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_13 lc_trk_g1_5
 (13 13)  (215 541)  (215 541)  routing T_4_33.span4_vert_19 <X> T_4_33.span4_horz_r_3
 (14 13)  (216 541)  (216 541)  routing T_4_33.span4_vert_19 <X> T_4_33.span4_horz_r_3
 (17 13)  (185 541)  (185 541)  IOB_1 IO Functioning bit
 (17 14)  (185 543)  (185 543)  IOB_1 IO Functioning bit


IO_Tile_5_33

 (4 0)  (250 528)  (250 528)  routing T_5_33.span4_vert_40 <X> T_5_33.lc_trk_g0_0
 (16 0)  (238 528)  (238 528)  IOB_0 IO Functioning bit
 (3 1)  (261 529)  (261 529)  IO control bit: BIOUP_REN_1

 (4 1)  (250 529)  (250 529)  routing T_5_33.span4_vert_40 <X> T_5_33.lc_trk_g0_0
 (5 1)  (251 529)  (251 529)  routing T_5_33.span4_vert_40 <X> T_5_33.lc_trk_g0_0
 (6 1)  (252 529)  (252 529)  routing T_5_33.span4_vert_40 <X> T_5_33.lc_trk_g0_0
 (7 1)  (253 529)  (253 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_40 lc_trk_g0_0
 (0 2)  (257 531)  (257 531)  Enable bit of Mux _out_links/OutMux7_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_r_4
 (17 3)  (239 530)  (239 530)  IOB_0 IO Functioning bit
 (10 4)  (266 532)  (266 532)  routing T_5_33.lc_trk_g0_7 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (239 532)  (239 532)  IOB_0 IO Functioning bit
 (10 5)  (266 533)  (266 533)  routing T_5_33.lc_trk_g0_7 <X> T_5_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (267 533)  (267 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (269 533)  (269 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (260 535)  (260 535)  IO control bit: BIOUP_REN_0

 (5 6)  (251 535)  (251 535)  routing T_5_33.span4_horz_r_7 <X> T_5_33.lc_trk_g0_7
 (7 6)  (253 535)  (253 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_7 lc_trk_g0_7
 (8 7)  (254 534)  (254 534)  routing T_5_33.span4_horz_r_7 <X> T_5_33.lc_trk_g0_7
 (3 9)  (261 537)  (261 537)  IO control bit: BIOUP_IE_0



IO_Tile_6_33

 (16 0)  (292 528)  (292 528)  IOB_0 IO Functioning bit
 (3 1)  (315 529)  (315 529)  IO control bit: BIOUP_REN_1

 (5 2)  (305 531)  (305 531)  routing T_6_33.span4_horz_r_11 <X> T_6_33.lc_trk_g0_3
 (7 2)  (307 531)  (307 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_r_11 lc_trk_g0_3
 (8 2)  (308 531)  (308 531)  routing T_6_33.span4_horz_r_11 <X> T_6_33.lc_trk_g0_3
 (17 3)  (293 530)  (293 530)  IOB_0 IO Functioning bit
 (12 4)  (322 532)  (322 532)  routing T_6_33.lc_trk_g1_5 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (323 532)  (323 532)  routing T_6_33.lc_trk_g1_5 <X> T_6_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (293 532)  (293 532)  IOB_0 IO Functioning bit
 (10 5)  (320 533)  (320 533)  routing T_6_33.lc_trk_g0_3 <X> T_6_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (321 533)  (321 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (323 533)  (323 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (293 533)  (293 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (314 535)  (314 535)  IO control bit: BIOUP_REN_0

 (3 6)  (315 535)  (315 535)  IO control bit: BIOUP_IE_1

 (3 9)  (315 537)  (315 537)  IO control bit: BIOUP_IE_0

 (16 9)  (292 537)  (292 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (5 10)  (305 539)  (305 539)  routing T_6_33.span4_horz_r_11 <X> T_6_33.lc_trk_g1_3
 (7 10)  (307 539)  (307 539)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_r_11 lc_trk_g1_3
 (8 10)  (308 539)  (308 539)  routing T_6_33.span4_horz_r_11 <X> T_6_33.lc_trk_g1_3
 (11 10)  (321 539)  (321 539)  routing T_6_33.lc_trk_g1_3 <X> T_6_33.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (322 539)  (322 539)  routing T_6_33.lc_trk_g1_2 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 539)  (292 539)  IOB_1 IO Functioning bit
 (4 11)  (304 538)  (304 538)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g1_2
 (5 11)  (305 538)  (305 538)  routing T_6_33.span4_horz_r_2 <X> T_6_33.lc_trk_g1_2
 (7 11)  (307 538)  (307 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_2 lc_trk_g1_2
 (10 11)  (320 538)  (320 538)  routing T_6_33.lc_trk_g1_3 <X> T_6_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (321 538)  (321 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (322 538)  (322 538)  routing T_6_33.lc_trk_g1_2 <X> T_6_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 538)  (323 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (305 540)  (305 540)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g1_5
 (7 12)  (307 540)  (307 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_horz_r_5 lc_trk_g1_5
 (8 13)  (308 541)  (308 541)  routing T_6_33.span4_horz_r_5 <X> T_6_33.lc_trk_g1_5
 (17 13)  (293 541)  (293 541)  IOB_1 IO Functioning bit
 (17 14)  (293 543)  (293 543)  IOB_1 IO Functioning bit


IO_Tile_7_33

 (16 0)  (346 528)  (346 528)  IOB_0 IO Functioning bit
 (3 1)  (369 529)  (369 529)  IO control bit: BIOUP_REN_1

 (6 2)  (360 531)  (360 531)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g0_3
 (7 2)  (361 531)  (361 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (362 531)  (362 531)  routing T_7_33.span4_vert_3 <X> T_7_33.lc_trk_g0_3
 (17 3)  (347 530)  (347 530)  IOB_0 IO Functioning bit
 (10 4)  (374 532)  (374 532)  routing T_7_33.lc_trk_g0_7 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (376 532)  (376 532)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (377 532)  (377 532)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (347 532)  (347 532)  IOB_0 IO Functioning bit
 (10 5)  (374 533)  (374 533)  routing T_7_33.lc_trk_g0_7 <X> T_7_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (375 533)  (375 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (376 533)  (376 533)  routing T_7_33.lc_trk_g1_7 <X> T_7_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (377 533)  (377 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (347 533)  (347 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (368 535)  (368 535)  IO control bit: BIOUP_REN_0

 (5 6)  (359 535)  (359 535)  routing T_7_33.span4_horz_r_15 <X> T_7_33.lc_trk_g0_7
 (7 6)  (361 535)  (361 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_r_15 lc_trk_g0_7
 (8 6)  (362 535)  (362 535)  routing T_7_33.span4_horz_r_15 <X> T_7_33.lc_trk_g0_7
 (3 9)  (369 537)  (369 537)  IO control bit: BIOUP_IE_0

 (16 10)  (346 539)  (346 539)  IOB_1 IO Functioning bit
 (12 11)  (376 538)  (376 538)  routing T_7_33.lc_trk_g0_3 <X> T_7_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 538)  (377 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 541)  (347 541)  IOB_1 IO Functioning bit
 (6 14)  (360 543)  (360 543)  routing T_7_33.span4_vert_15 <X> T_7_33.lc_trk_g1_7
 (7 14)  (361 543)  (361 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (362 543)  (362 543)  routing T_7_33.span4_vert_15 <X> T_7_33.lc_trk_g1_7
 (16 14)  (346 543)  (346 543)  IOB_1 IO Functioning bit
 (8 15)  (362 542)  (362 542)  routing T_7_33.span4_vert_15 <X> T_7_33.lc_trk_g1_7


IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (14 1)  (432 529)  (432 529)  routing T_8_33.span4_horz_l_12 <X> T_8_33.span4_horz_r_0
 (4 2)  (412 531)  (412 531)  routing T_8_33.span4_vert_2 <X> T_8_33.lc_trk_g0_2
 (6 3)  (414 530)  (414 530)  routing T_8_33.span4_vert_2 <X> T_8_33.lc_trk_g0_2
 (7 3)  (415 530)  (415 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_2 lc_trk_g0_2
 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g0_2 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (422 535)  (422 535)  IO control bit: BIOUP_REN_0

 (11 6)  (429 535)  (429 535)  routing T_8_33.span4_horz_r_2 <X> T_8_33.span4_horz_l_14
 (12 10)  (430 539)  (430 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (431 539)  (431 539)  routing T_8_33.lc_trk_g1_4 <X> T_8_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (400 539)  (400 539)  IOB_1 IO Functioning bit
 (13 11)  (431 538)  (431 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (412 540)  (412 540)  routing T_8_33.span4_vert_12 <X> T_8_33.lc_trk_g1_4
 (4 13)  (412 541)  (412 541)  routing T_8_33.span4_vert_12 <X> T_8_33.lc_trk_g1_4
 (6 13)  (414 541)  (414 541)  routing T_8_33.span4_vert_12 <X> T_8_33.lc_trk_g1_4
 (7 13)  (415 541)  (415 541)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_12 lc_trk_g1_4
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (16 14)  (400 543)  (400 543)  IOB_1 IO Functioning bit


IO_Tile_9_33

 (3 1)  (465 529)  (465 529)  IO control bit: BIOUP_REN_1

 (11 2)  (471 531)  (471 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (12 2)  (472 531)  (472 531)  routing T_9_33.span4_vert_7 <X> T_9_33.span4_horz_l_13
 (2 6)  (464 535)  (464 535)  IO control bit: BIOUP_REN_0



IO_Tile_10_33

 (3 1)  (519 529)  (519 529)  IO control bit: BIOUP_REN_1

 (2 6)  (518 535)  (518 535)  IO control bit: BIOUP_REN_0

 (11 6)  (525 535)  (525 535)  routing T_10_33.span4_vert_13 <X> T_10_33.span4_horz_l_14
 (12 6)  (526 535)  (526 535)  routing T_10_33.span4_vert_13 <X> T_10_33.span4_horz_l_14


IO_Tile_11_33

 (3 1)  (573 529)  (573 529)  IO control bit: BIOUP_REN_1

 (2 6)  (572 535)  (572 535)  IO control bit: BIOUP_REN_0



IO_Tile_12_33

 (3 1)  (627 529)  (627 529)  IO control bit: BIOUP_REN_1

 (14 1)  (636 529)  (636 529)  routing T_12_33.span4_horz_l_12 <X> T_12_33.span4_horz_r_0
 (2 6)  (626 535)  (626 535)  IO control bit: BIOUP_REN_0

 (11 6)  (633 535)  (633 535)  routing T_12_33.span4_vert_13 <X> T_12_33.span4_horz_l_14
 (12 6)  (634 535)  (634 535)  routing T_12_33.span4_vert_13 <X> T_12_33.span4_horz_l_14


IO_Tile_13_33

 (3 1)  (681 529)  (681 529)  IO control bit: BIOUP_REN_1

 (2 6)  (680 535)  (680 535)  IO control bit: BIOUP_REN_0



IO_Tile_14_33

 (3 1)  (735 529)  (735 529)  IO control bit: BIOUP_REN_1

 (3 2)  (735 531)  (735 531)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_5

 (2 4)  (734 532)  (734 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_7

 (3 4)  (735 532)  (735 532)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_8

 (3 5)  (735 533)  (735 533)  PLL config bit: CLOCK_T_14_33_IOUP_cf_bit_6

 (2 6)  (734 535)  (734 535)  IO control bit: BIOUP_REN_0



IO_Tile_15_33

 (3 1)  (789 529)  (789 529)  IO control bit: BIOUP_REN_1

 (2 2)  (788 531)  (788 531)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_4

 (3 3)  (789 530)  (789 530)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_3

 (2 4)  (788 532)  (788 532)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_7

 (3 5)  (789 533)  (789 533)  PLL config bit: CLOCK_T_15_33_IOUP_cf_bit_6

 (2 6)  (788 535)  (788 535)  IO control bit: BIOUP_REN_0



IO_Tile_16_33

 (3 0)  (843 528)  (843 528)  PLL config bit: CLOCK_T_16_33_IOUP_cf_bit_2

 (14 0)  (852 528)  (852 528)  routing T_16_33.span4_horz_l_12 <X> T_16_33.span4_vert_1
 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (2 6)  (842 535)  (842 535)  IO control bit: GIOUP1_REN_0

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_17_33

 (3 1)  (901 529)  (901 529)  IO control bit: GIOUP0_REN_1

 (17 3)  (879 530)  (879 530)  IOB_0 IO Functioning bit
 (2 6)  (900 535)  (900 535)  IO control bit: GIOUP0_REN_0



IO_Tile_18_33

 (2 0)  (954 528)  (954 528)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_1

 (3 1)  (955 529)  (955 529)  IO control bit: IOUP_REN_1

 (3 2)  (955 531)  (955 531)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_5

 (3 3)  (955 530)  (955 530)  PLL config bit: CLOCK_T_18_33_IOUP_cf_bit_3

 (2 6)  (954 535)  (954 535)  IO control bit: IOUP_REN_0



IO_Tile_19_33

 (3 1)  (1009 529)  (1009 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1008 535)  (1008 535)  IO control bit: BIOUP_REN_0

 (3 6)  (1009 535)  (1009 535)  IO control bit: BIOUP_IE_1

 (17 9)  (987 537)  (987 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (987 541)  (987 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (4 0)  (1052 528)  (1052 528)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g0_0
 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (5 1)  (1053 529)  (1053 529)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g0_0
 (6 1)  (1054 529)  (1054 529)  routing T_20_33.span4_vert_32 <X> T_20_33.lc_trk_g0_0
 (7 1)  (1055 529)  (1055 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_32 lc_trk_g0_0
 (6 2)  (1054 531)  (1054 531)  routing T_20_33.span4_vert_3 <X> T_20_33.lc_trk_g0_3
 (7 2)  (1055 531)  (1055 531)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_3 lc_trk_g0_3
 (8 2)  (1056 531)  (1056 531)  routing T_20_33.span4_vert_3 <X> T_20_33.lc_trk_g0_3
 (17 2)  (1041 531)  (1041 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (14 4)  (1072 532)  (1072 532)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.fabout
 (15 4)  (1073 532)  (1073 532)  Enable bit of Mux _fablink/Mux => lc_trk_g0_7 fabout
 (17 4)  (1041 532)  (1041 532)  IOB_0 IO Functioning bit
 (10 5)  (1068 533)  (1068 533)  routing T_20_33.lc_trk_g0_3 <X> T_20_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1069 533)  (1069 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (15 5)  (1073 533)  (1073 533)  routing T_20_33.lc_trk_g0_7 <X> T_20_33.fabout
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (6 6)  (1054 535)  (1054 535)  routing T_20_33.span4_vert_15 <X> T_20_33.lc_trk_g0_7
 (7 6)  (1055 535)  (1055 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_15 lc_trk_g0_7
 (8 6)  (1056 535)  (1056 535)  routing T_20_33.span4_vert_15 <X> T_20_33.lc_trk_g0_7
 (8 7)  (1056 534)  (1056 534)  routing T_20_33.span4_vert_15 <X> T_20_33.lc_trk_g0_7
 (3 9)  (1063 537)  (1063 537)  IO control bit: BIOUP_IE_0

 (4 10)  (1052 539)  (1052 539)  routing T_20_33.span4_vert_34 <X> T_20_33.lc_trk_g1_2
 (12 10)  (1070 539)  (1070 539)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (5 11)  (1053 538)  (1053 538)  routing T_20_33.span4_vert_34 <X> T_20_33.lc_trk_g1_2
 (6 11)  (1054 538)  (1054 538)  routing T_20_33.span4_vert_34 <X> T_20_33.lc_trk_g1_2
 (7 11)  (1055 538)  (1055 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_34 lc_trk_g1_2
 (12 11)  (1070 538)  (1070 538)  routing T_20_33.lc_trk_g1_2 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_21_33

 (3 1)  (1117 529)  (1117 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1116 535)  (1116 535)  IO control bit: BIOUP_REN_0



IO_Tile_22_33

 (3 1)  (1171 529)  (1171 529)  IO control bit: BIOUP_REN_1

 (2 6)  (1170 535)  (1170 535)  IO control bit: BIOUP_REN_0



IO_Tile_23_33

 (3 1)  (1225 529)  (1225 529)  IO control bit: IOUP_REN_1

 (13 3)  (1233 530)  (1233 530)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_r_1
 (14 3)  (1234 530)  (1234 530)  routing T_23_33.span4_vert_7 <X> T_23_33.span4_horz_r_1
 (2 6)  (1224 535)  (1224 535)  IO control bit: IOUP_REN_0



IO_Tile_24_33

 (3 1)  (1279 529)  (1279 529)  IO control bit: IOUP_REN_1

 (2 6)  (1278 535)  (1278 535)  IO control bit: IOUP_REN_0



IO_Tile_25_33

 (3 1)  (1333 529)  (1333 529)  IO control bit: IOUP_REN_1

 (13 3)  (1341 530)  (1341 530)  routing T_25_33.span4_vert_7 <X> T_25_33.span4_horz_r_1
 (14 3)  (1342 530)  (1342 530)  routing T_25_33.span4_vert_7 <X> T_25_33.span4_horz_r_1
 (17 3)  (1311 530)  (1311 530)  IOB_0 IO Functioning bit
 (17 5)  (1311 533)  (1311 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1332 535)  (1332 535)  IO control bit: IOUP_REN_0

 (3 9)  (1333 537)  (1333 537)  IO control bit: IOUP_IE_0



IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (17 3)  (1353 530)  (1353 530)  IOB_0 IO Functioning bit
 (5 4)  (1365 532)  (1365 532)  routing T_26_33.span4_horz_r_5 <X> T_26_33.lc_trk_g0_5
 (7 4)  (1367 532)  (1367 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (8 5)  (1368 533)  (1368 533)  routing T_26_33.span4_horz_r_5 <X> T_26_33.lc_trk_g0_5
 (17 5)  (1353 533)  (1353 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1374 535)  (1374 535)  IO control bit: IOUP_REN_0

 (3 6)  (1375 535)  (1375 535)  IO control bit: IOUP_IE_1

 (3 9)  (1375 537)  (1375 537)  IO control bit: IOUP_IE_0

 (17 9)  (1353 537)  (1353 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (10 10)  (1380 539)  (1380 539)  routing T_26_33.lc_trk_g1_7 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (1381 539)  (1381 539)  routing T_26_33.lc_trk_g1_7 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g0_5 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (10 11)  (1380 538)  (1380 538)  routing T_26_33.lc_trk_g1_7 <X> T_26_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1381 538)  (1381 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_7 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1383 541)  (1383 541)  routing T_26_33.span4_vert_19 <X> T_26_33.span4_horz_r_3
 (14 13)  (1384 541)  (1384 541)  routing T_26_33.span4_vert_19 <X> T_26_33.span4_horz_r_3
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (6 14)  (1366 543)  (1366 543)  routing T_26_33.span4_vert_15 <X> T_26_33.lc_trk_g1_7
 (7 14)  (1367 543)  (1367 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_15 lc_trk_g1_7
 (8 14)  (1368 543)  (1368 543)  routing T_26_33.span4_vert_15 <X> T_26_33.lc_trk_g1_7
 (17 14)  (1353 543)  (1353 543)  IOB_1 IO Functioning bit
 (8 15)  (1368 542)  (1368 542)  routing T_26_33.span4_vert_15 <X> T_26_33.lc_trk_g1_7


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (3 1)  (1429 529)  (1429 529)  IO control bit: IOUP_REN_1

 (6 2)  (1420 531)  (1420 531)  routing T_27_33.span12_vert_19 <X> T_27_33.lc_trk_g0_3
 (7 2)  (1421 531)  (1421 531)  Enable bit of Mux _local_links/g0_mux_3 => span12_vert_19 lc_trk_g0_3
 (8 3)  (1422 530)  (1422 530)  routing T_27_33.span12_vert_19 <X> T_27_33.lc_trk_g0_3
 (14 3)  (1438 530)  (1438 530)  routing T_27_33.span4_horz_l_13 <X> T_27_33.span4_horz_r_1
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_5 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1407 532)  (1407 532)  IOB_0 IO Functioning bit
 (10 5)  (1434 533)  (1434 533)  routing T_27_33.lc_trk_g0_3 <X> T_27_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1435 533)  (1435 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1407 533)  (1407 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (13 7)  (1437 534)  (1437 534)  routing T_27_33.span4_vert_13 <X> T_27_33.span4_horz_r_2
 (14 7)  (1438 534)  (1438 534)  routing T_27_33.span4_vert_13 <X> T_27_33.span4_horz_r_2
 (3 9)  (1429 537)  (1429 537)  IO control bit: IOUP_IE_0

 (5 12)  (1419 540)  (1419 540)  routing T_27_33.span12_vert_5 <X> T_27_33.lc_trk_g1_5
 (7 12)  (1421 540)  (1421 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
 (8 12)  (1422 540)  (1422 540)  routing T_27_33.span12_vert_5 <X> T_27_33.lc_trk_g1_5
 (8 13)  (1422 541)  (1422 541)  routing T_27_33.span12_vert_5 <X> T_27_33.lc_trk_g1_5


IO_Tile_28_33

 (3 1)  (1483 529)  (1483 529)  IO control bit: IOUP_REN_1

 (13 3)  (1491 530)  (1491 530)  routing T_28_33.span4_vert_7 <X> T_28_33.span4_horz_r_1
 (14 3)  (1492 530)  (1492 530)  routing T_28_33.span4_vert_7 <X> T_28_33.span4_horz_r_1
 (2 6)  (1482 535)  (1482 535)  IO control bit: IOUP_REN_0

 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (5 6)  (1473 535)  (1473 535)  routing T_28_33.span4_vert_23 <X> T_28_33.lc_trk_g0_7
 (6 6)  (1474 535)  (1474 535)  routing T_28_33.span4_vert_23 <X> T_28_33.lc_trk_g0_7
 (7 6)  (1475 535)  (1475 535)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_23 lc_trk_g0_7
 (5 8)  (1473 536)  (1473 536)  routing T_28_33.span4_vert_17 <X> T_28_33.lc_trk_g1_1
 (6 8)  (1474 536)  (1474 536)  routing T_28_33.span4_vert_17 <X> T_28_33.lc_trk_g1_1
 (7 8)  (1475 536)  (1475 536)  Enable bit of Mux _local_links/g1_mux_1 => span4_vert_17 lc_trk_g1_1
 (17 9)  (1461 537)  (1461 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (11 10)  (1489 539)  (1489 539)  routing T_28_33.lc_trk_g1_1 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1491 539)  (1491 539)  routing T_28_33.lc_trk_g0_7 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1490 538)  (1490 538)  routing T_28_33.lc_trk_g0_7 <X> T_28_33.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


IO_Tile_29_33

 (6 0)  (1528 528)  (1528 528)  routing T_29_33.span4_vert_1 <X> T_29_33.lc_trk_g0_1
 (7 0)  (1529 528)  (1529 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_1 lc_trk_g0_1
 (8 0)  (1530 528)  (1530 528)  routing T_29_33.span4_vert_1 <X> T_29_33.lc_trk_g0_1
 (16 0)  (1514 528)  (1514 528)  IOB_0 IO Functioning bit
 (3 1)  (1537 529)  (1537 529)  IO control bit: IOUP_REN_1

 (4 2)  (1526 531)  (1526 531)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g0_2
 (5 3)  (1527 530)  (1527 530)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g0_2
 (7 3)  (1529 530)  (1529 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_r_10 lc_trk_g0_2
 (17 3)  (1515 530)  (1515 530)  IOB_0 IO Functioning bit
 (11 4)  (1543 532)  (1543 532)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1544 532)  (1544 532)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1545 532)  (1545 532)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1515 532)  (1515 532)  IOB_0 IO Functioning bit
 (10 5)  (1542 533)  (1542 533)  routing T_29_33.lc_trk_g1_2 <X> T_29_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1543 533)  (1543 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1544 533)  (1544 533)  routing T_29_33.lc_trk_g1_7 <X> T_29_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1545 533)  (1545 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1515 533)  (1515 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1536 535)  (1536 535)  IO control bit: IOUP_REN_0

 (3 6)  (1537 535)  (1537 535)  IO control bit: IOUP_IE_1

 (16 8)  (1514 536)  (1514 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1537 537)  (1537 537)  IO control bit: IOUP_IE_0

 (4 10)  (1526 539)  (1526 539)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g1_2
 (16 10)  (1514 539)  (1514 539)  IOB_1 IO Functioning bit
 (5 11)  (1527 538)  (1527 538)  routing T_29_33.span4_horz_r_10 <X> T_29_33.lc_trk_g1_2
 (7 11)  (1529 538)  (1529 538)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_r_10 lc_trk_g1_2
 (10 11)  (1542 538)  (1542 538)  routing T_29_33.lc_trk_g0_2 <X> T_29_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1543 538)  (1543 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1545 538)  (1545 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 541)  (1515 541)  IOB_1 IO Functioning bit
 (5 14)  (1527 543)  (1527 543)  routing T_29_33.span4_horz_r_15 <X> T_29_33.lc_trk_g1_7
 (7 14)  (1529 543)  (1529 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_15 lc_trk_g1_7
 (8 14)  (1530 543)  (1530 543)  routing T_29_33.span4_horz_r_15 <X> T_29_33.lc_trk_g1_7
 (17 14)  (1515 543)  (1515 543)  IOB_1 IO Functioning bit


IO_Tile_30_33

 (16 0)  (1568 528)  (1568 528)  IOB_0 IO Functioning bit
 (3 1)  (1591 529)  (1591 529)  IO control bit: IOUP_REN_1

 (17 2)  (1569 531)  (1569 531)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (5 3)  (1581 530)  (1581 530)  routing T_30_33.span4_vert_18 <X> T_30_33.lc_trk_g0_2
 (6 3)  (1582 530)  (1582 530)  routing T_30_33.span4_vert_18 <X> T_30_33.lc_trk_g0_2
 (7 3)  (1583 530)  (1583 530)  Enable bit of Mux _local_links/g0_mux_2 => span4_vert_18 lc_trk_g0_2
 (17 3)  (1569 530)  (1569 530)  IOB_0 IO Functioning bit
 (5 4)  (1581 532)  (1581 532)  routing T_30_33.span4_horz_r_13 <X> T_30_33.lc_trk_g0_5
 (7 4)  (1583 532)  (1583 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1584 532)  (1584 532)  routing T_30_33.span4_horz_r_13 <X> T_30_33.lc_trk_g0_5
 (10 4)  (1596 532)  (1596 532)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1597 532)  (1597 532)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1569 532)  (1569 532)  IOB_0 IO Functioning bit
 (10 5)  (1596 533)  (1596 533)  routing T_30_33.lc_trk_g1_6 <X> T_30_33.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1597 533)  (1597 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_6 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1598 533)  (1598 533)  routing T_30_33.lc_trk_g0_2 <X> T_30_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1599 533)  (1599 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1590 535)  (1590 535)  IO control bit: IOUP_REN_0

 (3 6)  (1591 535)  (1591 535)  IO control bit: IOUP_IE_1

 (4 6)  (1580 535)  (1580 535)  routing T_30_33.span4_horz_r_14 <X> T_30_33.lc_trk_g0_6
 (5 7)  (1581 534)  (1581 534)  routing T_30_33.span4_horz_r_14 <X> T_30_33.lc_trk_g0_6
 (7 7)  (1583 534)  (1583 534)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_r_14 lc_trk_g0_6
 (16 8)  (1568 536)  (1568 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1591 537)  (1591 537)  IO control bit: IOUP_IE_0

 (10 10)  (1596 539)  (1596 539)  routing T_30_33.lc_trk_g0_6 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1599 539)  (1599 539)  routing T_30_33.lc_trk_g0_5 <X> T_30_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1568 539)  (1568 539)  IOB_1 IO Functioning bit
 (10 11)  (1596 538)  (1596 538)  routing T_30_33.lc_trk_g0_6 <X> T_30_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1597 538)  (1597 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1599 538)  (1599 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1569 541)  (1569 541)  IOB_1 IO Functioning bit
 (4 14)  (1580 543)  (1580 543)  routing T_30_33.span4_horz_r_14 <X> T_30_33.lc_trk_g1_6
 (17 14)  (1569 543)  (1569 543)  IOB_1 IO Functioning bit
 (5 15)  (1581 542)  (1581 542)  routing T_30_33.span4_horz_r_14 <X> T_30_33.lc_trk_g1_6
 (7 15)  (1583 542)  (1583 542)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_31_33

 (16 0)  (1622 528)  (1622 528)  IOB_0 IO Functioning bit
 (3 1)  (1645 529)  (1645 529)  IO control bit: IOUP_REN_1

 (4 1)  (1634 529)  (1634 529)  routing T_31_33.span4_horz_r_0 <X> T_31_33.lc_trk_g0_0
 (5 1)  (1635 529)  (1635 529)  routing T_31_33.span4_horz_r_0 <X> T_31_33.lc_trk_g0_0
 (7 1)  (1637 529)  (1637 529)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_r_0 lc_trk_g0_0
 (17 3)  (1623 530)  (1623 530)  IOB_0 IO Functioning bit
 (5 4)  (1635 532)  (1635 532)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g0_5
 (7 4)  (1637 532)  (1637 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_13 lc_trk_g0_5
 (8 4)  (1638 532)  (1638 532)  routing T_31_33.span4_horz_r_13 <X> T_31_33.lc_trk_g0_5
 (11 4)  (1651 532)  (1651 532)  routing T_31_33.lc_trk_g1_0 <X> T_31_33.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1652 532)  (1652 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1653 532)  (1653 532)  routing T_31_33.lc_trk_g1_5 <X> T_31_33.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1623 532)  (1623 532)  IOB_0 IO Functioning bit
 (11 5)  (1651 533)  (1651 533)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1653 533)  (1653 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1623 533)  (1623 533)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (1644 535)  (1644 535)  IO control bit: IOUP_REN_0

 (3 6)  (1645 535)  (1645 535)  IO control bit: IOUP_IE_1

 (16 8)  (1622 536)  (1622 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (3 9)  (1645 537)  (1645 537)  IO control bit: IOUP_IE_0

 (4 9)  (1634 537)  (1634 537)  routing T_31_33.span4_horz_r_0 <X> T_31_33.lc_trk_g1_0
 (5 9)  (1635 537)  (1635 537)  routing T_31_33.span4_horz_r_0 <X> T_31_33.lc_trk_g1_0
 (7 9)  (1637 537)  (1637 537)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_r_0 lc_trk_g1_0
 (13 10)  (1653 539)  (1653 539)  routing T_31_33.lc_trk_g0_5 <X> T_31_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1622 539)  (1622 539)  IOB_1 IO Functioning bit
 (11 11)  (1651 538)  (1651 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1653 538)  (1653 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1635 540)  (1635 540)  routing T_31_33.span12_vert_5 <X> T_31_33.lc_trk_g1_5
 (7 12)  (1637 540)  (1637 540)  Enable bit of Mux _local_links/g1_mux_5 => span12_vert_5 lc_trk_g1_5
 (8 12)  (1638 540)  (1638 540)  routing T_31_33.span12_vert_5 <X> T_31_33.lc_trk_g1_5
 (8 13)  (1638 541)  (1638 541)  routing T_31_33.span12_vert_5 <X> T_31_33.lc_trk_g1_5
 (17 13)  (1623 541)  (1623 541)  IOB_1 IO Functioning bit
 (17 14)  (1623 543)  (1623 543)  IOB_1 IO Functioning bit


IO_Tile_32_33

 (3 1)  (1699 529)  (1699 529)  IO control bit: IOUP_REN_1

 (2 6)  (1698 535)  (1698 535)  IO control bit: IOUP_REN_0



IO_Tile_0_32

 (3 1)  (14 513)  (14 513)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 518)  (15 518)  IO control bit: IOLEFT_REN_0



LogicTile_5_32

 (13 6)  (247 518)  (247 518)  routing T_5_32.sp4_h_r_5 <X> T_5_32.sp4_v_t_40
 (12 7)  (246 519)  (246 519)  routing T_5_32.sp4_h_r_5 <X> T_5_32.sp4_v_t_40


LogicTile_6_32

 (2 0)  (290 512)  (290 512)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_9_32

 (19 7)  (457 519)  (457 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_14_32

 (3 3)  (711 515)  (711 515)  routing T_14_32.sp12_v_b_0 <X> T_14_32.sp12_h_l_23


LogicTile_23_32

 (19 7)  (1217 519)  (1217 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_24_32

 (3 4)  (1255 516)  (1255 516)  routing T_24_32.sp12_v_b_0 <X> T_24_32.sp12_h_r_0
 (3 5)  (1255 517)  (1255 517)  routing T_24_32.sp12_v_b_0 <X> T_24_32.sp12_h_r_0


RAM_Tile_25_32

 (19 7)  (1325 519)  (1325 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_t_7


LogicTile_26_32

 (19 15)  (1367 527)  (1367 527)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_28_32

 (19 7)  (1475 519)  (1475 519)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_29_32

 (5 8)  (1515 520)  (1515 520)  routing T_29_32.sp4_h_l_38 <X> T_29_32.sp4_h_r_6
 (4 9)  (1514 521)  (1514 521)  routing T_29_32.sp4_h_l_38 <X> T_29_32.sp4_h_r_6


IO_Tile_33_32

 (3 1)  (1729 513)  (1729 513)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 518)  (1728 518)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 525)  (1739 525)  routing T_33_32.span4_horz_43 <X> T_33_32.span4_vert_b_3


IO_Tile_0_31

 (3 1)  (14 497)  (14 497)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 502)  (15 502)  IO control bit: IOLEFT_REN_0



LogicTile_13_31

 (11 8)  (665 504)  (665 504)  routing T_13_31.sp4_h_r_3 <X> T_13_31.sp4_v_b_8


LogicTile_14_31

 (19 15)  (727 511)  (727 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_31

 (3 4)  (765 500)  (765 500)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0
 (3 5)  (765 501)  (765 501)  routing T_15_31.sp12_v_b_0 <X> T_15_31.sp12_h_r_0


LogicTile_17_31

 (3 0)  (877 496)  (877 496)  routing T_17_31.sp12_h_r_0 <X> T_17_31.sp12_v_b_0
 (3 1)  (877 497)  (877 497)  routing T_17_31.sp12_h_r_0 <X> T_17_31.sp12_v_b_0
 (19 15)  (893 511)  (893 511)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_31

 (3 0)  (931 496)  (931 496)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_v_b_0
 (3 1)  (931 497)  (931 497)  routing T_18_31.sp12_h_r_0 <X> T_18_31.sp12_v_b_0


LogicTile_19_31

 (3 0)  (985 496)  (985 496)  routing T_19_31.sp12_h_r_0 <X> T_19_31.sp12_v_b_0
 (3 1)  (985 497)  (985 497)  routing T_19_31.sp12_h_r_0 <X> T_19_31.sp12_v_b_0


LogicTile_20_31

 (11 10)  (1047 506)  (1047 506)  routing T_20_31.sp4_h_l_38 <X> T_20_31.sp4_v_t_45
 (8 15)  (1044 511)  (1044 511)  routing T_20_31.sp4_v_b_7 <X> T_20_31.sp4_v_t_47
 (10 15)  (1046 511)  (1046 511)  routing T_20_31.sp4_v_b_7 <X> T_20_31.sp4_v_t_47


LogicTile_24_31

 (3 2)  (1255 498)  (1255 498)  routing T_24_31.sp12_h_r_0 <X> T_24_31.sp12_h_l_23
 (3 3)  (1255 499)  (1255 499)  routing T_24_31.sp12_h_r_0 <X> T_24_31.sp12_h_l_23


LogicTile_29_31

 (3 2)  (1513 498)  (1513 498)  routing T_29_31.sp12_v_t_23 <X> T_29_31.sp12_h_l_23


LogicTile_30_31

 (3 2)  (1567 498)  (1567 498)  routing T_30_31.sp12_v_t_23 <X> T_30_31.sp12_h_l_23


LogicTile_31_31

 (3 2)  (1621 498)  (1621 498)  routing T_31_31.sp12_v_t_23 <X> T_31_31.sp12_h_l_23


IO_Tile_33_31

 (16 0)  (1742 496)  (1742 496)  IOB_0 IO Functioning bit
 (3 1)  (1729 497)  (1729 497)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 499)  (1743 499)  IOB_0 IO Functioning bit
 (10 4)  (1736 500)  (1736 500)  routing T_33_31.lc_trk_g1_4 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 500)  (1737 500)  routing T_33_31.lc_trk_g1_4 <X> T_33_31.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 500)  (1738 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 500)  (1739 500)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 500)  (1743 500)  IOB_0 IO Functioning bit
 (11 5)  (1737 501)  (1737 501)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 501)  (1738 501)  routing T_33_31.lc_trk_g1_7 <X> T_33_31.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 501)  (1739 501)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 501)  (1743 501)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 502)  (1728 502)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 505)  (1729 505)  IO control bit: IORIGHT_IE_0

 (4 12)  (1730 508)  (1730 508)  routing T_33_31.span4_vert_b_12 <X> T_33_31.lc_trk_g1_4
 (5 13)  (1731 509)  (1731 509)  routing T_33_31.span4_vert_b_12 <X> T_33_31.lc_trk_g1_4
 (7 13)  (1733 509)  (1733 509)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (5 14)  (1731 510)  (1731 510)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7
 (7 14)  (1733 510)  (1733 510)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (1734 511)  (1734 511)  routing T_33_31.span4_vert_b_7 <X> T_33_31.lc_trk_g1_7


IO_Tile_0_30

 (16 0)  (1 480)  (1 480)  IOB_0 IO Functioning bit
 (3 1)  (14 481)  (14 481)  IO control bit: IOLEFT_REN_1

 (6 2)  (11 482)  (11 482)  routing T_0_30.span4_horz_3 <X> T_0_30.lc_trk_g0_3
 (7 2)  (10 482)  (10 482)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_3 lc_trk_g0_3
 (8 2)  (9 482)  (9 482)  routing T_0_30.span4_horz_3 <X> T_0_30.lc_trk_g0_3
 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (13 4)  (4 484)  (4 484)  routing T_0_30.lc_trk_g0_6 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 484)  (0 484)  IOB_0 IO Functioning bit
 (10 5)  (7 485)  (7 485)  routing T_0_30.lc_trk_g0_3 <X> T_0_30.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 485)  (6 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 485)  (5 485)  routing T_0_30.lc_trk_g0_6 <X> T_0_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 485)  (4 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_6 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 486)  (15 486)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 486)  (14 486)  IO control bit: IOLEFT_IE_1

 (4 6)  (13 486)  (13 486)  routing T_0_30.span12_horz_6 <X> T_0_30.lc_trk_g0_6
 (4 7)  (13 487)  (13 487)  routing T_0_30.span12_horz_6 <X> T_0_30.lc_trk_g0_6
 (5 7)  (12 487)  (12 487)  routing T_0_30.span12_horz_6 <X> T_0_30.lc_trk_g0_6
 (7 7)  (10 487)  (10 487)  Enable bit of Mux _local_links/g0_mux_6 => span12_horz_6 lc_trk_g0_6
 (4 8)  (13 488)  (13 488)  routing T_0_30.span4_horz_0 <X> T_0_30.lc_trk_g1_0
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0

 (6 9)  (11 489)  (11 489)  routing T_0_30.span4_horz_0 <X> T_0_30.lc_trk_g1_0
 (7 9)  (10 489)  (10 489)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (17 9)  (0 489)  (0 489)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (6 10)  (11 490)  (11 490)  routing T_0_30.span4_horz_3 <X> T_0_30.lc_trk_g1_3
 (7 10)  (10 490)  (10 490)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_3 lc_trk_g1_3
 (8 10)  (9 490)  (9 490)  routing T_0_30.span4_horz_3 <X> T_0_30.lc_trk_g1_3
 (11 10)  (6 490)  (6 490)  routing T_0_30.lc_trk_g1_3 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 490)  (5 490)  routing T_0_30.lc_trk_g1_0 <X> T_0_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 490)  (1 490)  IOB_1 IO Functioning bit
 (10 11)  (7 491)  (7 491)  routing T_0_30.lc_trk_g1_3 <X> T_0_30.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 491)  (6 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 491)  (4 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 493)  (0 493)  IOB_1 IO Functioning bit
 (17 14)  (0 494)  (0 494)  IOB_1 IO Functioning bit


LogicTile_3_30

 (4 14)  (130 494)  (130 494)  routing T_3_30.sp4_v_b_1 <X> T_3_30.sp4_v_t_44
 (6 14)  (132 494)  (132 494)  routing T_3_30.sp4_v_b_1 <X> T_3_30.sp4_v_t_44


LogicTile_4_30

 (3 1)  (183 481)  (183 481)  routing T_4_30.sp12_h_l_23 <X> T_4_30.sp12_v_b_0
 (5 2)  (185 482)  (185 482)  routing T_4_30.sp4_v_b_0 <X> T_4_30.sp4_h_l_37
 (5 6)  (185 486)  (185 486)  routing T_4_30.sp4_v_b_3 <X> T_4_30.sp4_h_l_38
 (6 10)  (186 490)  (186 490)  routing T_4_30.sp4_v_b_3 <X> T_4_30.sp4_v_t_43
 (5 11)  (185 491)  (185 491)  routing T_4_30.sp4_v_b_3 <X> T_4_30.sp4_v_t_43


LogicTile_6_30

 (3 5)  (291 485)  (291 485)  routing T_6_30.sp12_h_l_23 <X> T_6_30.sp12_h_r_0


LogicTile_7_30

 (11 2)  (353 482)  (353 482)  routing T_7_30.sp4_h_r_8 <X> T_7_30.sp4_v_t_39
 (13 2)  (355 482)  (355 482)  routing T_7_30.sp4_h_r_8 <X> T_7_30.sp4_v_t_39
 (12 3)  (354 483)  (354 483)  routing T_7_30.sp4_h_r_8 <X> T_7_30.sp4_v_t_39


RAM_Tile_8_30

 (8 3)  (404 483)  (404 483)  routing T_8_30.sp4_h_r_7 <X> T_8_30.sp4_v_t_36
 (9 3)  (405 483)  (405 483)  routing T_8_30.sp4_h_r_7 <X> T_8_30.sp4_v_t_36
 (10 3)  (406 483)  (406 483)  routing T_8_30.sp4_h_r_7 <X> T_8_30.sp4_v_t_36


LogicTile_9_30

 (3 11)  (441 491)  (441 491)  routing T_9_30.sp12_v_b_1 <X> T_9_30.sp12_h_l_22


LogicTile_10_30

 (2 0)  (494 480)  (494 480)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (6 2)  (498 482)  (498 482)  routing T_10_30.sp4_v_b_9 <X> T_10_30.sp4_v_t_37
 (5 3)  (497 483)  (497 483)  routing T_10_30.sp4_v_b_9 <X> T_10_30.sp4_v_t_37


LogicTile_11_30

 (12 10)  (558 490)  (558 490)  routing T_11_30.sp4_v_b_8 <X> T_11_30.sp4_h_l_45


LogicTile_12_30

 (4 2)  (604 482)  (604 482)  routing T_12_30.sp4_h_r_6 <X> T_12_30.sp4_v_t_37
 (6 2)  (606 482)  (606 482)  routing T_12_30.sp4_h_r_6 <X> T_12_30.sp4_v_t_37
 (5 3)  (605 483)  (605 483)  routing T_12_30.sp4_h_r_6 <X> T_12_30.sp4_v_t_37
 (10 10)  (610 490)  (610 490)  routing T_12_30.sp4_v_b_2 <X> T_12_30.sp4_h_l_42


LogicTile_13_30

 (13 4)  (667 484)  (667 484)  routing T_13_30.sp4_h_l_40 <X> T_13_30.sp4_v_b_5
 (12 5)  (666 485)  (666 485)  routing T_13_30.sp4_h_l_40 <X> T_13_30.sp4_v_b_5


LogicTile_16_30

 (12 0)  (828 480)  (828 480)  routing T_16_30.sp4_v_b_2 <X> T_16_30.sp4_h_r_2
 (11 1)  (827 481)  (827 481)  routing T_16_30.sp4_v_b_2 <X> T_16_30.sp4_h_r_2
 (4 11)  (820 491)  (820 491)  routing T_16_30.sp4_v_b_1 <X> T_16_30.sp4_h_l_43


LogicTile_17_30

 (12 4)  (886 484)  (886 484)  routing T_17_30.sp4_v_b_5 <X> T_17_30.sp4_h_r_5
 (5 5)  (879 485)  (879 485)  routing T_17_30.sp4_h_r_3 <X> T_17_30.sp4_v_b_3
 (11 5)  (885 485)  (885 485)  routing T_17_30.sp4_v_b_5 <X> T_17_30.sp4_h_r_5
 (6 8)  (880 488)  (880 488)  routing T_17_30.sp4_h_r_1 <X> T_17_30.sp4_v_b_6


LogicTile_18_30

 (19 13)  (947 493)  (947 493)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (19 15)  (947 495)  (947 495)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_20_30

 (12 3)  (1048 483)  (1048 483)  routing T_20_30.sp4_h_l_39 <X> T_20_30.sp4_v_t_39


LogicTile_21_30

 (8 0)  (1098 480)  (1098 480)  routing T_21_30.sp4_h_l_40 <X> T_21_30.sp4_h_r_1
 (10 0)  (1100 480)  (1100 480)  routing T_21_30.sp4_h_l_40 <X> T_21_30.sp4_h_r_1


LogicTile_23_30

 (2 8)  (1200 488)  (1200 488)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_30

 (2 12)  (1308 492)  (1308 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22
 (4 13)  (1310 493)  (1310 493)  routing T_25_30.sp4_h_l_36 <X> T_25_30.sp4_h_r_9
 (6 13)  (1312 493)  (1312 493)  routing T_25_30.sp4_h_l_36 <X> T_25_30.sp4_h_r_9


LogicTile_26_30

 (11 2)  (1359 482)  (1359 482)  routing T_26_30.sp4_h_l_44 <X> T_26_30.sp4_v_t_39
 (6 10)  (1354 490)  (1354 490)  routing T_26_30.sp4_v_b_3 <X> T_26_30.sp4_v_t_43
 (5 11)  (1353 491)  (1353 491)  routing T_26_30.sp4_v_b_3 <X> T_26_30.sp4_v_t_43


LogicTile_27_30

 (4 2)  (1406 482)  (1406 482)  routing T_27_30.sp4_v_b_0 <X> T_27_30.sp4_v_t_37
 (3 3)  (1405 483)  (1405 483)  routing T_27_30.sp12_v_b_0 <X> T_27_30.sp12_h_l_23
 (3 4)  (1405 484)  (1405 484)  routing T_27_30.sp12_v_b_0 <X> T_27_30.sp12_h_r_0
 (3 5)  (1405 485)  (1405 485)  routing T_27_30.sp12_v_b_0 <X> T_27_30.sp12_h_r_0
 (3 6)  (1405 486)  (1405 486)  routing T_27_30.sp12_v_b_0 <X> T_27_30.sp12_v_t_23


LogicTile_28_30

 (3 2)  (1459 482)  (1459 482)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (3 3)  (1459 483)  (1459 483)  routing T_28_30.sp12_h_r_0 <X> T_28_30.sp12_h_l_23
 (10 7)  (1466 487)  (1466 487)  routing T_28_30.sp4_h_l_46 <X> T_28_30.sp4_v_t_41
 (8 15)  (1464 495)  (1464 495)  routing T_28_30.sp4_v_b_7 <X> T_28_30.sp4_v_t_47
 (10 15)  (1466 495)  (1466 495)  routing T_28_30.sp4_v_b_7 <X> T_28_30.sp4_v_t_47


LogicTile_29_30

 (11 5)  (1521 485)  (1521 485)  routing T_29_30.sp4_h_l_44 <X> T_29_30.sp4_h_r_5
 (13 5)  (1523 485)  (1523 485)  routing T_29_30.sp4_h_l_44 <X> T_29_30.sp4_h_r_5


LogicTile_30_30

 (3 2)  (1567 482)  (1567 482)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23
 (3 3)  (1567 483)  (1567 483)  routing T_30_30.sp12_h_r_0 <X> T_30_30.sp12_h_l_23
 (9 11)  (1573 491)  (1573 491)  routing T_30_30.sp4_v_b_11 <X> T_30_30.sp4_v_t_42
 (10 11)  (1574 491)  (1574 491)  routing T_30_30.sp4_v_b_11 <X> T_30_30.sp4_v_t_42


IO_Tile_33_30

 (11 0)  (1737 480)  (1737 480)  routing T_33_30.span4_vert_b_0 <X> T_33_30.span4_vert_t_12
 (16 0)  (1742 480)  (1742 480)  IOB_0 IO Functioning bit
 (3 1)  (1729 481)  (1729 481)  IO control bit: IORIGHT_REN_1

 (6 2)  (1732 482)  (1732 482)  routing T_33_30.span12_horz_11 <X> T_33_30.lc_trk_g0_3
 (7 2)  (1733 482)  (1733 482)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_11 lc_trk_g0_3
 (17 2)  (1743 482)  (1743 482)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 483)  (1743 483)  IOB_0 IO Functioning bit
 (12 4)  (1738 484)  (1738 484)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 484)  (1739 484)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 484)  (1743 484)  IOB_0 IO Functioning bit
 (10 5)  (1736 485)  (1736 485)  routing T_33_30.lc_trk_g0_3 <X> T_33_30.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 485)  (1737 485)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 485)  (1738 485)  routing T_33_30.lc_trk_g1_7 <X> T_33_30.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 485)  (1739 485)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 486)  (1728 486)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 486)  (1729 486)  IO control bit: IORIGHT_IE_1

 (4 8)  (1730 488)  (1730 488)  routing T_33_30.span4_horz_40 <X> T_33_30.lc_trk_g1_0
 (3 9)  (1729 489)  (1729 489)  IO control bit: IORIGHT_IE_0

 (4 9)  (1730 489)  (1730 489)  routing T_33_30.span4_horz_40 <X> T_33_30.lc_trk_g1_0
 (5 9)  (1731 489)  (1731 489)  routing T_33_30.span4_horz_40 <X> T_33_30.lc_trk_g1_0
 (6 9)  (1732 489)  (1732 489)  routing T_33_30.span4_horz_40 <X> T_33_30.lc_trk_g1_0
 (7 9)  (1733 489)  (1733 489)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_40 lc_trk_g1_0
 (16 9)  (1742 489)  (1742 489)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (6 10)  (1732 490)  (1732 490)  routing T_33_30.span12_horz_11 <X> T_33_30.lc_trk_g1_3
 (7 10)  (1733 490)  (1733 490)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_11 lc_trk_g1_3
 (11 10)  (1737 490)  (1737 490)  routing T_33_30.lc_trk_g1_3 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 490)  (1738 490)  routing T_33_30.lc_trk_g1_0 <X> T_33_30.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 490)  (1742 490)  IOB_1 IO Functioning bit
 (10 11)  (1736 491)  (1736 491)  routing T_33_30.lc_trk_g1_3 <X> T_33_30.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 491)  (1737 491)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 491)  (1739 491)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 493)  (1743 493)  IOB_1 IO Functioning bit
 (5 14)  (1731 494)  (1731 494)  routing T_33_30.span4_vert_b_7 <X> T_33_30.lc_trk_g1_7
 (7 14)  (1733 494)  (1733 494)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 494)  (1743 494)  IOB_1 IO Functioning bit
 (8 15)  (1734 495)  (1734 495)  routing T_33_30.span4_vert_b_7 <X> T_33_30.lc_trk_g1_7


IO_Tile_0_29

 (3 1)  (14 465)  (14 465)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 470)  (15 470)  IO control bit: IOLEFT_REN_0



LogicTile_4_29

 (8 15)  (188 479)  (188 479)  routing T_4_29.sp4_h_r_4 <X> T_4_29.sp4_v_t_47
 (9 15)  (189 479)  (189 479)  routing T_4_29.sp4_h_r_4 <X> T_4_29.sp4_v_t_47
 (10 15)  (190 479)  (190 479)  routing T_4_29.sp4_h_r_4 <X> T_4_29.sp4_v_t_47


LogicTile_5_29

 (1 3)  (235 467)  (235 467)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_6_29

 (3 4)  (291 468)  (291 468)  routing T_6_29.sp12_v_t_23 <X> T_6_29.sp12_h_r_0


LogicTile_7_29

 (3 4)  (345 468)  (345 468)  routing T_7_29.sp12_v_t_23 <X> T_7_29.sp12_h_r_0
 (4 6)  (346 470)  (346 470)  routing T_7_29.sp4_v_b_3 <X> T_7_29.sp4_v_t_38


RAM_Tile_8_29

 (11 2)  (407 466)  (407 466)  routing T_8_29.sp4_h_r_8 <X> T_8_29.sp4_v_t_39
 (13 2)  (409 466)  (409 466)  routing T_8_29.sp4_h_r_8 <X> T_8_29.sp4_v_t_39
 (12 3)  (408 467)  (408 467)  routing T_8_29.sp4_h_r_8 <X> T_8_29.sp4_v_t_39


LogicTile_12_29

 (6 0)  (606 464)  (606 464)  routing T_12_29.sp4_h_r_7 <X> T_12_29.sp4_v_b_0
 (8 1)  (608 465)  (608 465)  routing T_12_29.sp4_h_r_1 <X> T_12_29.sp4_v_b_1
 (2 4)  (602 468)  (602 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 11)  (603 475)  (603 475)  routing T_12_29.sp12_v_b_1 <X> T_12_29.sp12_h_l_22
 (13 11)  (613 475)  (613 475)  routing T_12_29.sp4_v_b_3 <X> T_12_29.sp4_h_l_45


LogicTile_13_29

 (2 4)  (656 468)  (656 468)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_14_29

 (8 1)  (716 465)  (716 465)  routing T_14_29.sp4_h_r_1 <X> T_14_29.sp4_v_b_1
 (2 8)  (710 472)  (710 472)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_15_29

 (8 1)  (770 465)  (770 465)  routing T_15_29.sp4_h_l_42 <X> T_15_29.sp4_v_b_1
 (9 1)  (771 465)  (771 465)  routing T_15_29.sp4_h_l_42 <X> T_15_29.sp4_v_b_1
 (10 1)  (772 465)  (772 465)  routing T_15_29.sp4_h_l_42 <X> T_15_29.sp4_v_b_1
 (19 13)  (781 477)  (781 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_16_29

 (8 1)  (824 465)  (824 465)  routing T_16_29.sp4_h_l_42 <X> T_16_29.sp4_v_b_1
 (9 1)  (825 465)  (825 465)  routing T_16_29.sp4_h_l_42 <X> T_16_29.sp4_v_b_1
 (10 1)  (826 465)  (826 465)  routing T_16_29.sp4_h_l_42 <X> T_16_29.sp4_v_b_1
 (8 2)  (824 466)  (824 466)  routing T_16_29.sp4_h_r_1 <X> T_16_29.sp4_h_l_36
 (8 5)  (824 469)  (824 469)  routing T_16_29.sp4_v_t_36 <X> T_16_29.sp4_v_b_4
 (10 5)  (826 469)  (826 469)  routing T_16_29.sp4_v_t_36 <X> T_16_29.sp4_v_b_4
 (11 12)  (827 476)  (827 476)  routing T_16_29.sp4_h_r_6 <X> T_16_29.sp4_v_b_11


LogicTile_17_29

 (4 12)  (878 476)  (878 476)  routing T_17_29.sp4_h_l_44 <X> T_17_29.sp4_v_b_9
 (5 13)  (879 477)  (879 477)  routing T_17_29.sp4_h_l_44 <X> T_17_29.sp4_v_b_9
 (19 13)  (893 477)  (893 477)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_18_29

 (3 0)  (931 464)  (931 464)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0
 (3 1)  (931 465)  (931 465)  routing T_18_29.sp12_h_r_0 <X> T_18_29.sp12_v_b_0


LogicTile_20_29

 (6 6)  (1042 470)  (1042 470)  routing T_20_29.sp4_v_b_0 <X> T_20_29.sp4_v_t_38
 (5 7)  (1041 471)  (1041 471)  routing T_20_29.sp4_v_b_0 <X> T_20_29.sp4_v_t_38
 (5 10)  (1041 474)  (1041 474)  routing T_20_29.sp4_h_r_3 <X> T_20_29.sp4_h_l_43
 (4 11)  (1040 475)  (1040 475)  routing T_20_29.sp4_h_r_3 <X> T_20_29.sp4_h_l_43


LogicTile_21_29

 (19 15)  (1109 479)  (1109 479)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_25_29

 (3 0)  (1309 464)  (1309 464)  routing T_25_29.sp12_v_t_23 <X> T_25_29.sp12_v_b_0


LogicTile_26_29

 (3 0)  (1351 464)  (1351 464)  routing T_26_29.sp12_v_t_23 <X> T_26_29.sp12_v_b_0
 (8 0)  (1356 464)  (1356 464)  routing T_26_29.sp4_v_b_1 <X> T_26_29.sp4_h_r_1
 (9 0)  (1357 464)  (1357 464)  routing T_26_29.sp4_v_b_1 <X> T_26_29.sp4_h_r_1


LogicTile_27_29

 (19 0)  (1421 464)  (1421 464)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 2)  (1405 466)  (1405 466)  routing T_27_29.sp12_v_t_23 <X> T_27_29.sp12_h_l_23


LogicTile_29_29

 (3 2)  (1513 466)  (1513 466)  routing T_29_29.sp12_v_t_23 <X> T_29_29.sp12_h_l_23
 (8 3)  (1518 467)  (1518 467)  routing T_29_29.sp4_v_b_10 <X> T_29_29.sp4_v_t_36
 (10 3)  (1520 467)  (1520 467)  routing T_29_29.sp4_v_b_10 <X> T_29_29.sp4_v_t_36


LogicTile_30_29

 (3 2)  (1567 466)  (1567 466)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (3 3)  (1567 467)  (1567 467)  routing T_30_29.sp12_h_r_0 <X> T_30_29.sp12_h_l_23
 (4 13)  (1568 477)  (1568 477)  routing T_30_29.sp4_h_l_36 <X> T_30_29.sp4_h_r_9
 (6 13)  (1570 477)  (1570 477)  routing T_30_29.sp4_h_l_36 <X> T_30_29.sp4_h_r_9


LogicTile_31_29

 (3 2)  (1621 466)  (1621 466)  routing T_31_29.sp12_v_t_23 <X> T_31_29.sp12_h_l_23


IO_Tile_33_29

 (5 0)  (1731 464)  (1731 464)  routing T_33_29.span4_horz_33 <X> T_33_29.lc_trk_g0_1
 (6 0)  (1732 464)  (1732 464)  routing T_33_29.span4_horz_33 <X> T_33_29.lc_trk_g0_1
 (7 0)  (1733 464)  (1733 464)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (1734 464)  (1734 464)  routing T_33_29.span4_horz_33 <X> T_33_29.lc_trk_g0_1
 (3 1)  (1729 465)  (1729 465)  IO control bit: IORIGHT_REN_1

 (4 5)  (1730 469)  (1730 469)  routing T_33_29.span4_vert_b_4 <X> T_33_29.lc_trk_g0_4
 (5 5)  (1731 469)  (1731 469)  routing T_33_29.span4_vert_b_4 <X> T_33_29.lc_trk_g0_4
 (7 5)  (1733 469)  (1733 469)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (2 6)  (1728 470)  (1728 470)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 470)  (1729 470)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 473)  (1742 473)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (1736 474)  (1736 474)  routing T_33_29.lc_trk_g0_4 <X> T_33_29.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 474)  (1742 474)  IOB_1 IO Functioning bit
 (11 11)  (1737 475)  (1737 475)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 475)  (1739 475)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 477)  (1743 477)  IOB_1 IO Functioning bit
 (17 14)  (1743 478)  (1743 478)  IOB_1 IO Functioning bit


IO_Tile_0_28

 (6 0)  (11 448)  (11 448)  routing T_0_28.span4_horz_1 <X> T_0_28.lc_trk_g0_1
 (7 0)  (10 448)  (10 448)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 448)  (9 448)  routing T_0_28.span4_horz_1 <X> T_0_28.lc_trk_g0_1
 (16 0)  (1 448)  (1 448)  IOB_0 IO Functioning bit
 (3 1)  (14 449)  (14 449)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 450)  (0 450)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (12 4)  (5 452)  (5 452)  routing T_0_28.lc_trk_g1_1 <X> T_0_28.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 452)  (0 452)  IOB_0 IO Functioning bit
 (11 5)  (6 453)  (6 453)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 453)  (4 453)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 454)  (15 454)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (4 6)  (13 454)  (13 454)  routing T_0_28.span4_horz_6 <X> T_0_28.lc_trk_g0_6
 (6 7)  (11 455)  (11 455)  routing T_0_28.span4_horz_6 <X> T_0_28.lc_trk_g0_6
 (7 7)  (10 455)  (10 455)  Enable bit of Mux _local_links/g0_mux_6 => span4_horz_6 lc_trk_g0_6
 (4 8)  (13 456)  (13 456)  routing T_0_28.span4_horz_0 <X> T_0_28.lc_trk_g1_0
 (6 8)  (11 456)  (11 456)  routing T_0_28.span12_horz_17 <X> T_0_28.lc_trk_g1_1
 (7 8)  (10 456)  (10 456)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_17 lc_trk_g1_1
 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (6 9)  (11 457)  (11 457)  routing T_0_28.span4_horz_0 <X> T_0_28.lc_trk_g1_0
 (7 9)  (10 457)  (10 457)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_0 lc_trk_g1_0
 (8 9)  (9 457)  (9 457)  routing T_0_28.span12_horz_17 <X> T_0_28.lc_trk_g1_1
 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 458)  (7 458)  routing T_0_28.lc_trk_g0_6 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 458)  (5 458)  routing T_0_28.lc_trk_g1_0 <X> T_0_28.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 458)  (1 458)  IOB_1 IO Functioning bit
 (10 11)  (7 459)  (7 459)  routing T_0_28.lc_trk_g0_6 <X> T_0_28.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 459)  (6 459)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_6 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 459)  (4 459)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit
 (17 14)  (0 462)  (0 462)  IOB_1 IO Functioning bit


LogicTile_4_28

 (5 2)  (185 450)  (185 450)  routing T_4_28.sp4_h_r_9 <X> T_4_28.sp4_h_l_37
 (9 2)  (189 450)  (189 450)  routing T_4_28.sp4_v_b_1 <X> T_4_28.sp4_h_l_36
 (4 3)  (184 451)  (184 451)  routing T_4_28.sp4_h_r_9 <X> T_4_28.sp4_h_l_37
 (3 10)  (183 458)  (183 458)  routing T_4_28.sp12_h_r_1 <X> T_4_28.sp12_h_l_22
 (3 11)  (183 459)  (183 459)  routing T_4_28.sp12_h_r_1 <X> T_4_28.sp12_h_l_22
 (4 11)  (184 459)  (184 459)  routing T_4_28.sp4_v_b_1 <X> T_4_28.sp4_h_l_43


LogicTile_6_28

 (3 5)  (291 453)  (291 453)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_h_r_0


RAM_Tile_8_28

 (3 1)  (399 449)  (399 449)  routing T_8_28.sp12_h_l_23 <X> T_8_28.sp12_v_b_0
 (3 5)  (399 453)  (399 453)  routing T_8_28.sp12_h_l_23 <X> T_8_28.sp12_h_r_0
 (6 15)  (402 463)  (402 463)  routing T_8_28.sp4_h_r_9 <X> T_8_28.sp4_h_l_44


LogicTile_12_28

 (19 3)  (619 451)  (619 451)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (5 14)  (605 462)  (605 462)  routing T_12_28.sp4_h_r_6 <X> T_12_28.sp4_h_l_44
 (4 15)  (604 463)  (604 463)  routing T_12_28.sp4_h_r_6 <X> T_12_28.sp4_h_l_44


LogicTile_14_28

 (2 4)  (710 452)  (710 452)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (2 8)  (710 456)  (710 456)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_28

 (3 11)  (819 459)  (819 459)  routing T_16_28.sp12_v_b_1 <X> T_16_28.sp12_h_l_22
 (4 11)  (820 459)  (820 459)  routing T_16_28.sp4_v_b_1 <X> T_16_28.sp4_h_l_43


LogicTile_17_28

 (4 4)  (878 452)  (878 452)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (6 4)  (880 452)  (880 452)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (5 5)  (879 453)  (879 453)  routing T_17_28.sp4_h_l_44 <X> T_17_28.sp4_v_b_3
 (8 9)  (882 457)  (882 457)  routing T_17_28.sp4_h_l_42 <X> T_17_28.sp4_v_b_7
 (9 9)  (883 457)  (883 457)  routing T_17_28.sp4_h_l_42 <X> T_17_28.sp4_v_b_7


LogicTile_19_28

 (19 2)  (1001 450)  (1001 450)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_26_28

 (19 1)  (1367 449)  (1367 449)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1


IO_Tile_33_28

 (16 0)  (1742 448)  (1742 448)  IOB_0 IO Functioning bit
 (3 1)  (1729 449)  (1729 449)  IO control bit: IORIGHT_REN_1

 (17 3)  (1743 451)  (1743 451)  IOB_0 IO Functioning bit
 (16 4)  (1742 452)  (1742 452)  IOB_0 IO Functioning bit


IO_Tile_0_27

 (6 0)  (11 432)  (11 432)  routing T_0_27.span12_horz_17 <X> T_0_27.lc_trk_g0_1
 (7 0)  (10 432)  (10 432)  Enable bit of Mux _local_links/g0_mux_1 => span12_horz_17 lc_trk_g0_1
 (16 0)  (1 432)  (1 432)  IOB_0 IO Functioning bit
 (3 1)  (14 433)  (14 433)  IO control bit: IOLEFT_REN_1

 (8 1)  (9 433)  (9 433)  routing T_0_27.span12_horz_17 <X> T_0_27.lc_trk_g0_1
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (4 4)  (13 436)  (13 436)  routing T_0_27.span4_horz_4 <X> T_0_27.lc_trk_g0_4
 (13 4)  (4 436)  (4 436)  routing T_0_27.lc_trk_g0_4 <X> T_0_27.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 436)  (0 436)  IOB_0 IO Functioning bit
 (6 5)  (11 437)  (11 437)  routing T_0_27.span4_horz_4 <X> T_0_27.lc_trk_g0_4
 (7 5)  (10 437)  (10 437)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_4 lc_trk_g0_4
 (11 5)  (6 437)  (6 437)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 437)  (4 437)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 437)  (0 437)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 438)  (15 438)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (4 8)  (13 440)  (13 440)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g1_0
 (6 8)  (11 440)  (11 440)  routing T_0_27.span12_horz_17 <X> T_0_27.lc_trk_g1_1
 (7 8)  (10 440)  (10 440)  Enable bit of Mux _local_links/g1_mux_1 => span12_horz_17 lc_trk_g1_1
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 441)  (13 441)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g1_0
 (6 9)  (11 441)  (11 441)  routing T_0_27.span4_horz_8 <X> T_0_27.lc_trk_g1_0
 (7 9)  (10 441)  (10 441)  Enable bit of Mux _local_links/g1_mux_0 => span4_horz_8 lc_trk_g1_0
 (8 9)  (9 441)  (9 441)  routing T_0_27.span12_horz_17 <X> T_0_27.lc_trk_g1_1
 (16 9)  (1 441)  (1 441)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (0 441)  (0 441)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (6 442)  (6 442)  routing T_0_27.lc_trk_g1_1 <X> T_0_27.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 442)  (5 442)  routing T_0_27.lc_trk_g1_0 <X> T_0_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 442)  (1 442)  IOB_1 IO Functioning bit
 (11 11)  (6 443)  (6 443)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 443)  (4 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit
 (17 14)  (0 446)  (0 446)  IOB_1 IO Functioning bit


LogicTile_4_27

 (19 1)  (199 433)  (199 433)  Enable bit of Mux _span_links/cross_mux_vert_0 => sp12_v_b_1 sp4_v_t_1
 (3 5)  (183 437)  (183 437)  routing T_4_27.sp12_h_l_23 <X> T_4_27.sp12_h_r_0
 (10 6)  (190 438)  (190 438)  routing T_4_27.sp4_v_b_11 <X> T_4_27.sp4_h_l_41
 (12 10)  (192 442)  (192 442)  routing T_4_27.sp4_h_r_5 <X> T_4_27.sp4_h_l_45
 (3 11)  (183 443)  (183 443)  routing T_4_27.sp12_v_b_1 <X> T_4_27.sp12_h_l_22
 (13 11)  (193 443)  (193 443)  routing T_4_27.sp4_h_r_5 <X> T_4_27.sp4_h_l_45
 (3 14)  (183 446)  (183 446)  routing T_4_27.sp12_v_b_1 <X> T_4_27.sp12_v_t_22


LogicTile_6_27

 (3 5)  (291 437)  (291 437)  routing T_6_27.sp12_h_l_23 <X> T_6_27.sp12_h_r_0


RAM_Tile_8_27

 (12 6)  (408 438)  (408 438)  routing T_8_27.sp4_h_r_2 <X> T_8_27.sp4_h_l_40
 (13 7)  (409 439)  (409 439)  routing T_8_27.sp4_h_r_2 <X> T_8_27.sp4_h_l_40


LogicTile_10_27

 (3 1)  (495 433)  (495 433)  routing T_10_27.sp12_h_l_23 <X> T_10_27.sp12_v_b_0


LogicTile_11_27

 (3 4)  (549 436)  (549 436)  routing T_11_27.sp12_v_b_0 <X> T_11_27.sp12_h_r_0
 (3 5)  (549 437)  (549 437)  routing T_11_27.sp12_v_b_0 <X> T_11_27.sp12_h_r_0


LogicTile_12_27

 (12 2)  (612 434)  (612 434)  routing T_12_27.sp4_h_r_11 <X> T_12_27.sp4_h_l_39
 (13 3)  (613 435)  (613 435)  routing T_12_27.sp4_h_r_11 <X> T_12_27.sp4_h_l_39
 (2 8)  (602 440)  (602 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_27

 (9 5)  (663 437)  (663 437)  routing T_13_27.sp4_v_t_45 <X> T_13_27.sp4_v_b_4
 (10 5)  (664 437)  (664 437)  routing T_13_27.sp4_v_t_45 <X> T_13_27.sp4_v_b_4
 (6 8)  (660 440)  (660 440)  routing T_13_27.sp4_h_r_1 <X> T_13_27.sp4_v_b_6
 (12 13)  (666 445)  (666 445)  routing T_13_27.sp4_h_r_11 <X> T_13_27.sp4_v_b_11


LogicTile_14_27

 (2 8)  (710 440)  (710 440)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (19 13)  (727 445)  (727 445)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_27

 (4 4)  (766 436)  (766 436)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3
 (6 4)  (768 436)  (768 436)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3
 (5 5)  (767 437)  (767 437)  routing T_15_27.sp4_h_l_44 <X> T_15_27.sp4_v_b_3


LogicTile_16_27

 (12 14)  (828 446)  (828 446)  routing T_16_27.sp4_v_b_11 <X> T_16_27.sp4_h_l_46


LogicTile_17_27

 (2 4)  (876 436)  (876 436)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (4 12)  (878 444)  (878 444)  routing T_17_27.sp4_h_l_44 <X> T_17_27.sp4_v_b_9
 (12 12)  (886 444)  (886 444)  routing T_17_27.sp4_v_b_11 <X> T_17_27.sp4_h_r_11
 (5 13)  (879 445)  (879 445)  routing T_17_27.sp4_h_l_44 <X> T_17_27.sp4_v_b_9
 (11 13)  (885 445)  (885 445)  routing T_17_27.sp4_v_b_11 <X> T_17_27.sp4_h_r_11
 (11 15)  (885 447)  (885 447)  routing T_17_27.sp4_h_r_3 <X> T_17_27.sp4_h_l_46
 (13 15)  (887 447)  (887 447)  routing T_17_27.sp4_h_r_3 <X> T_17_27.sp4_h_l_46


LogicTile_18_27

 (19 15)  (947 447)  (947 447)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_19_27

 (3 0)  (985 432)  (985 432)  routing T_19_27.sp12_v_t_23 <X> T_19_27.sp12_v_b_0


LogicTile_20_27

 (8 11)  (1044 443)  (1044 443)  routing T_20_27.sp4_h_l_42 <X> T_20_27.sp4_v_t_42


LogicTile_21_27

 (8 8)  (1098 440)  (1098 440)  routing T_21_27.sp4_h_l_46 <X> T_21_27.sp4_h_r_7
 (10 8)  (1100 440)  (1100 440)  routing T_21_27.sp4_h_l_46 <X> T_21_27.sp4_h_r_7


LogicTile_24_27

 (12 8)  (1264 440)  (1264 440)  routing T_24_27.sp4_v_b_2 <X> T_24_27.sp4_h_r_8
 (11 9)  (1263 441)  (1263 441)  routing T_24_27.sp4_v_b_2 <X> T_24_27.sp4_h_r_8
 (13 9)  (1265 441)  (1265 441)  routing T_24_27.sp4_v_b_2 <X> T_24_27.sp4_h_r_8


RAM_Tile_25_27

 (4 5)  (1310 437)  (1310 437)  routing T_25_27.sp4_h_l_42 <X> T_25_27.sp4_h_r_3
 (6 5)  (1312 437)  (1312 437)  routing T_25_27.sp4_h_l_42 <X> T_25_27.sp4_h_r_3


LogicTile_26_27

 (3 2)  (1351 434)  (1351 434)  routing T_26_27.sp12_v_t_23 <X> T_26_27.sp12_h_l_23


LogicTile_28_27

 (3 2)  (1459 434)  (1459 434)  routing T_28_27.sp12_v_t_23 <X> T_28_27.sp12_h_l_23
 (12 12)  (1468 444)  (1468 444)  routing T_28_27.sp4_h_l_45 <X> T_28_27.sp4_h_r_11
 (13 13)  (1469 445)  (1469 445)  routing T_28_27.sp4_h_l_45 <X> T_28_27.sp4_h_r_11


LogicTile_29_27

 (5 8)  (1515 440)  (1515 440)  routing T_29_27.sp4_h_l_38 <X> T_29_27.sp4_h_r_6
 (4 9)  (1514 441)  (1514 441)  routing T_29_27.sp4_h_l_38 <X> T_29_27.sp4_h_r_6


LogicTile_32_27

 (8 8)  (1680 440)  (1680 440)  routing T_32_27.sp4_h_l_46 <X> T_32_27.sp4_h_r_7
 (10 8)  (1682 440)  (1682 440)  routing T_32_27.sp4_h_l_46 <X> T_32_27.sp4_h_r_7


IO_Tile_33_27

 (3 1)  (1729 433)  (1729 433)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 438)  (1728 438)  IO control bit: IORIGHT_REN_0

 (6 6)  (1732 438)  (1732 438)  routing T_33_27.span4_horz_7 <X> T_33_27.lc_trk_g0_7
 (7 6)  (1733 438)  (1733 438)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (1734 438)  (1734 438)  routing T_33_27.span4_horz_7 <X> T_33_27.lc_trk_g0_7
 (13 10)  (1739 442)  (1739 442)  routing T_33_27.lc_trk_g0_7 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 442)  (1742 442)  IOB_1 IO Functioning bit
 (12 11)  (1738 443)  (1738 443)  routing T_33_27.lc_trk_g0_7 <X> T_33_27.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 443)  (1739 443)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 444)  (1738 444)  routing T_33_27.span4_horz_43 <X> T_33_27.span4_vert_t_15
 (17 13)  (1743 445)  (1743 445)  IOB_1 IO Functioning bit
 (16 14)  (1742 446)  (1742 446)  IOB_1 IO Functioning bit


IO_Tile_0_26

 (3 1)  (14 417)  (14 417)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 422)  (15 422)  IO control bit: IOLEFT_REN_0



LogicTile_3_26

 (8 3)  (134 419)  (134 419)  routing T_3_26.sp4_h_r_1 <X> T_3_26.sp4_v_t_36
 (9 3)  (135 419)  (135 419)  routing T_3_26.sp4_h_r_1 <X> T_3_26.sp4_v_t_36


LogicTile_4_26

 (4 2)  (184 418)  (184 418)  routing T_4_26.sp4_h_r_6 <X> T_4_26.sp4_v_t_37
 (6 2)  (186 418)  (186 418)  routing T_4_26.sp4_h_r_6 <X> T_4_26.sp4_v_t_37
 (5 3)  (185 419)  (185 419)  routing T_4_26.sp4_h_r_6 <X> T_4_26.sp4_v_t_37
 (4 6)  (184 422)  (184 422)  routing T_4_26.sp4_v_b_3 <X> T_4_26.sp4_v_t_38
 (19 11)  (199 427)  (199 427)  Enable bit of Mux _span_links/cross_mux_vert_10 => sp12_v_b_21 sp4_v_b_22
 (19 13)  (199 429)  (199 429)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_5_26

 (2 6)  (236 422)  (236 422)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_9_26

 (3 14)  (441 430)  (441 430)  routing T_9_26.sp12_h_r_1 <X> T_9_26.sp12_v_t_22
 (3 15)  (441 431)  (441 431)  routing T_9_26.sp12_h_r_1 <X> T_9_26.sp12_v_t_22


LogicTile_10_26

 (3 10)  (495 426)  (495 426)  routing T_10_26.sp12_h_r_1 <X> T_10_26.sp12_h_l_22
 (3 11)  (495 427)  (495 427)  routing T_10_26.sp12_h_r_1 <X> T_10_26.sp12_h_l_22
 (4 14)  (496 430)  (496 430)  routing T_10_26.sp4_h_r_9 <X> T_10_26.sp4_v_t_44
 (5 15)  (497 431)  (497 431)  routing T_10_26.sp4_h_r_9 <X> T_10_26.sp4_v_t_44


LogicTile_11_26

 (13 10)  (559 426)  (559 426)  routing T_11_26.sp4_h_r_8 <X> T_11_26.sp4_v_t_45
 (12 11)  (558 427)  (558 427)  routing T_11_26.sp4_h_r_8 <X> T_11_26.sp4_v_t_45


LogicTile_12_26

 (13 2)  (613 418)  (613 418)  routing T_12_26.sp4_h_r_2 <X> T_12_26.sp4_v_t_39
 (36 2)  (636 418)  (636 418)  LC_1 Logic Functioning bit
 (37 2)  (637 418)  (637 418)  LC_1 Logic Functioning bit
 (38 2)  (638 418)  (638 418)  LC_1 Logic Functioning bit
 (39 2)  (639 418)  (639 418)  LC_1 Logic Functioning bit
 (40 2)  (640 418)  (640 418)  LC_1 Logic Functioning bit
 (41 2)  (641 418)  (641 418)  LC_1 Logic Functioning bit
 (42 2)  (642 418)  (642 418)  LC_1 Logic Functioning bit
 (43 2)  (643 418)  (643 418)  LC_1 Logic Functioning bit
 (12 3)  (612 419)  (612 419)  routing T_12_26.sp4_h_r_2 <X> T_12_26.sp4_v_t_39
 (36 3)  (636 419)  (636 419)  LC_1 Logic Functioning bit
 (37 3)  (637 419)  (637 419)  LC_1 Logic Functioning bit
 (38 3)  (638 419)  (638 419)  LC_1 Logic Functioning bit
 (39 3)  (639 419)  (639 419)  LC_1 Logic Functioning bit
 (40 3)  (640 419)  (640 419)  LC_1 Logic Functioning bit
 (41 3)  (641 419)  (641 419)  LC_1 Logic Functioning bit
 (42 3)  (642 419)  (642 419)  LC_1 Logic Functioning bit
 (43 3)  (643 419)  (643 419)  LC_1 Logic Functioning bit
 (46 3)  (646 419)  (646 419)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (28 6)  (628 422)  (628 422)  routing T_12_26.lc_trk_g2_4 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 422)  (629 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 422)  (630 422)  routing T_12_26.lc_trk_g2_4 <X> T_12_26.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 422)  (631 422)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 422)  (632 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 422)  (633 422)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (634 422)  (634 422)  routing T_12_26.lc_trk_g3_5 <X> T_12_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 422)  (636 422)  LC_3 Logic Functioning bit
 (38 6)  (638 422)  (638 422)  LC_3 Logic Functioning bit
 (41 6)  (641 422)  (641 422)  LC_3 Logic Functioning bit
 (43 6)  (643 422)  (643 422)  LC_3 Logic Functioning bit
 (51 6)  (651 422)  (651 422)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (626 423)  (626 423)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (27 7)  (627 423)  (627 423)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 423)  (628 423)  routing T_12_26.lc_trk_g3_2 <X> T_12_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 423)  (629 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_2 wire_logic_cluster/lc_3/in_0
 (37 7)  (637 423)  (637 423)  LC_3 Logic Functioning bit
 (39 7)  (639 423)  (639 423)  LC_3 Logic Functioning bit
 (41 7)  (641 423)  (641 423)  LC_3 Logic Functioning bit
 (43 7)  (643 423)  (643 423)  LC_3 Logic Functioning bit
 (14 10)  (614 426)  (614 426)  routing T_12_26.sp4_v_b_36 <X> T_12_26.lc_trk_g2_4
 (14 11)  (614 427)  (614 427)  routing T_12_26.sp4_v_b_36 <X> T_12_26.lc_trk_g2_4
 (16 11)  (616 427)  (616 427)  routing T_12_26.sp4_v_b_36 <X> T_12_26.lc_trk_g2_4
 (17 11)  (617 427)  (617 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 13)  (622 429)  (622 429)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (15 14)  (615 430)  (615 430)  routing T_12_26.sp12_v_t_2 <X> T_12_26.lc_trk_g3_5
 (17 14)  (617 430)  (617 430)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_2 lc_trk_g3_5
 (18 14)  (618 430)  (618 430)  routing T_12_26.sp12_v_t_2 <X> T_12_26.lc_trk_g3_5
 (18 15)  (618 431)  (618 431)  routing T_12_26.sp12_v_t_2 <X> T_12_26.lc_trk_g3_5


LogicTile_13_26

 (22 0)  (676 416)  (676 416)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_19 lc_trk_g0_3
 (23 0)  (677 416)  (677 416)  routing T_13_26.sp4_v_b_19 <X> T_13_26.lc_trk_g0_3
 (24 0)  (678 416)  (678 416)  routing T_13_26.sp4_v_b_19 <X> T_13_26.lc_trk_g0_3
 (29 0)  (683 416)  (683 416)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (685 416)  (685 416)  routing T_13_26.lc_trk_g0_7 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (32 0)  (686 416)  (686 416)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_3
 (36 0)  (690 416)  (690 416)  LC_0 Logic Functioning bit
 (38 0)  (692 416)  (692 416)  LC_0 Logic Functioning bit
 (22 1)  (676 417)  (676 417)  Enable bit of Mux _local_links/g0_mux_2 => sp4_r_v_b_33 lc_trk_g0_2
 (25 1)  (679 417)  (679 417)  routing T_13_26.sp4_r_v_b_33 <X> T_13_26.lc_trk_g0_2
 (26 1)  (680 417)  (680 417)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 417)  (683 417)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 417)  (684 417)  routing T_13_26.lc_trk_g0_3 <X> T_13_26.wire_logic_cluster/lc_0/in_1
 (31 1)  (685 417)  (685 417)  routing T_13_26.lc_trk_g0_7 <X> T_13_26.wire_logic_cluster/lc_0/in_3
 (36 1)  (690 417)  (690 417)  LC_0 Logic Functioning bit
 (37 1)  (691 417)  (691 417)  LC_0 Logic Functioning bit
 (38 1)  (692 417)  (692 417)  LC_0 Logic Functioning bit
 (39 1)  (693 417)  (693 417)  LC_0 Logic Functioning bit
 (41 1)  (695 417)  (695 417)  LC_0 Logic Functioning bit
 (43 1)  (697 417)  (697 417)  LC_0 Logic Functioning bit
 (47 1)  (701 417)  (701 417)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (21 2)  (675 418)  (675 418)  routing T_13_26.sp12_h_l_4 <X> T_13_26.lc_trk_g0_7
 (22 2)  (676 418)  (676 418)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (678 418)  (678 418)  routing T_13_26.sp12_h_l_4 <X> T_13_26.lc_trk_g0_7
 (21 3)  (675 419)  (675 419)  routing T_13_26.sp12_h_l_4 <X> T_13_26.lc_trk_g0_7
 (22 7)  (676 423)  (676 423)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_22 lc_trk_g1_6
 (23 7)  (677 423)  (677 423)  routing T_13_26.sp4_v_b_22 <X> T_13_26.lc_trk_g1_6
 (24 7)  (678 423)  (678 423)  routing T_13_26.sp4_v_b_22 <X> T_13_26.lc_trk_g1_6
 (11 8)  (665 424)  (665 424)  routing T_13_26.sp4_v_t_40 <X> T_13_26.sp4_v_b_8
 (12 9)  (666 425)  (666 425)  routing T_13_26.sp4_v_t_40 <X> T_13_26.sp4_v_b_8
 (22 10)  (676 426)  (676 426)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (10 12)  (664 428)  (664 428)  routing T_13_26.sp4_v_t_40 <X> T_13_26.sp4_h_r_10
 (27 12)  (681 428)  (681 428)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 428)  (683 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 428)  (684 428)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 428)  (685 428)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 428)  (686 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 428)  (687 428)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 428)  (690 428)  LC_6 Logic Functioning bit
 (38 12)  (692 428)  (692 428)  LC_6 Logic Functioning bit
 (26 13)  (680 429)  (680 429)  routing T_13_26.lc_trk_g0_2 <X> T_13_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (683 429)  (683 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 429)  (684 429)  routing T_13_26.lc_trk_g1_6 <X> T_13_26.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 429)  (685 429)  routing T_13_26.lc_trk_g2_7 <X> T_13_26.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 429)  (690 429)  LC_6 Logic Functioning bit
 (37 13)  (691 429)  (691 429)  LC_6 Logic Functioning bit
 (38 13)  (692 429)  (692 429)  LC_6 Logic Functioning bit
 (39 13)  (693 429)  (693 429)  LC_6 Logic Functioning bit
 (41 13)  (695 429)  (695 429)  LC_6 Logic Functioning bit
 (43 13)  (697 429)  (697 429)  LC_6 Logic Functioning bit
 (47 13)  (701 429)  (701 429)  Enable bit of Mux _out_links/OutMux8_6 => wire_logic_cluster/lc_6/out sp4_h_r_44


LogicTile_14_26

 (19 2)  (727 418)  (727 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (28 2)  (736 418)  (736 418)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 418)  (737 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 418)  (738 418)  routing T_14_26.lc_trk_g2_4 <X> T_14_26.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 418)  (740 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 418)  (741 418)  routing T_14_26.lc_trk_g2_0 <X> T_14_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (744 418)  (744 418)  LC_1 Logic Functioning bit
 (38 2)  (746 418)  (746 418)  LC_1 Logic Functioning bit
 (47 2)  (755 418)  (755 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (28 3)  (736 419)  (736 419)  routing T_14_26.lc_trk_g2_1 <X> T_14_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 419)  (737 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (36 3)  (744 419)  (744 419)  LC_1 Logic Functioning bit
 (37 3)  (745 419)  (745 419)  LC_1 Logic Functioning bit
 (38 3)  (746 419)  (746 419)  LC_1 Logic Functioning bit
 (39 3)  (747 419)  (747 419)  LC_1 Logic Functioning bit
 (41 3)  (749 419)  (749 419)  LC_1 Logic Functioning bit
 (43 3)  (751 419)  (751 419)  LC_1 Logic Functioning bit
 (16 8)  (724 424)  (724 424)  routing T_14_26.sp4_v_b_33 <X> T_14_26.lc_trk_g2_1
 (17 8)  (725 424)  (725 424)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_b_33 lc_trk_g2_1
 (18 8)  (726 424)  (726 424)  routing T_14_26.sp4_v_b_33 <X> T_14_26.lc_trk_g2_1
 (16 9)  (724 425)  (724 425)  routing T_14_26.sp12_v_b_8 <X> T_14_26.lc_trk_g2_0
 (17 9)  (725 425)  (725 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (18 9)  (726 425)  (726 425)  routing T_14_26.sp4_v_b_33 <X> T_14_26.lc_trk_g2_1
 (14 10)  (722 426)  (722 426)  routing T_14_26.sp4_v_b_36 <X> T_14_26.lc_trk_g2_4
 (14 11)  (722 427)  (722 427)  routing T_14_26.sp4_v_b_36 <X> T_14_26.lc_trk_g2_4
 (16 11)  (724 427)  (724 427)  routing T_14_26.sp4_v_b_36 <X> T_14_26.lc_trk_g2_4
 (17 11)  (725 427)  (725 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (26 12)  (734 428)  (734 428)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 428)  (735 428)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 428)  (736 428)  routing T_14_26.lc_trk_g3_0 <X> T_14_26.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 428)  (737 428)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (740 428)  (740 428)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 428)  (741 428)  routing T_14_26.lc_trk_g2_1 <X> T_14_26.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 428)  (744 428)  LC_6 Logic Functioning bit
 (38 12)  (746 428)  (746 428)  LC_6 Logic Functioning bit
 (41 12)  (749 428)  (749 428)  LC_6 Logic Functioning bit
 (43 12)  (751 428)  (751 428)  LC_6 Logic Functioning bit
 (52 12)  (760 428)  (760 428)  Enable bit of Mux _out_links/OutMux3_6 => wire_logic_cluster/lc_6/out sp12_v_b_12
 (14 13)  (722 429)  (722 429)  routing T_14_26.sp4_r_v_b_40 <X> T_14_26.lc_trk_g3_0
 (17 13)  (725 429)  (725 429)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (26 13)  (734 429)  (734 429)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_6/in_0
 (27 13)  (735 429)  (735 429)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 429)  (736 429)  routing T_14_26.lc_trk_g3_7 <X> T_14_26.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 429)  (737 429)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_7 wire_logic_cluster/lc_6/in_0
 (37 13)  (745 429)  (745 429)  LC_6 Logic Functioning bit
 (39 13)  (747 429)  (747 429)  LC_6 Logic Functioning bit
 (41 13)  (749 429)  (749 429)  LC_6 Logic Functioning bit
 (43 13)  (751 429)  (751 429)  LC_6 Logic Functioning bit
 (22 14)  (730 430)  (730 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_r_31 lc_trk_g3_7
 (23 14)  (731 430)  (731 430)  routing T_14_26.sp4_h_r_31 <X> T_14_26.lc_trk_g3_7
 (24 14)  (732 430)  (732 430)  routing T_14_26.sp4_h_r_31 <X> T_14_26.lc_trk_g3_7
 (21 15)  (729 431)  (729 431)  routing T_14_26.sp4_h_r_31 <X> T_14_26.lc_trk_g3_7


LogicTile_15_26

 (26 2)  (788 418)  (788 418)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 418)  (790 418)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 418)  (791 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 418)  (792 418)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (31 2)  (793 418)  (793 418)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 418)  (794 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 418)  (795 418)  routing T_15_26.lc_trk_g2_4 <X> T_15_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 418)  (798 418)  LC_1 Logic Functioning bit
 (37 2)  (799 418)  (799 418)  LC_1 Logic Functioning bit
 (38 2)  (800 418)  (800 418)  LC_1 Logic Functioning bit
 (39 2)  (801 418)  (801 418)  LC_1 Logic Functioning bit
 (41 2)  (803 418)  (803 418)  LC_1 Logic Functioning bit
 (43 2)  (805 418)  (805 418)  LC_1 Logic Functioning bit
 (52 2)  (814 418)  (814 418)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (27 3)  (789 419)  (789 419)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 419)  (790 419)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 419)  (791 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 419)  (792 419)  routing T_15_26.lc_trk_g2_6 <X> T_15_26.wire_logic_cluster/lc_1/in_1
 (36 3)  (798 419)  (798 419)  LC_1 Logic Functioning bit
 (38 3)  (800 419)  (800 419)  LC_1 Logic Functioning bit
 (22 6)  (784 422)  (784 422)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (785 422)  (785 422)  routing T_15_26.sp4_v_b_23 <X> T_15_26.lc_trk_g1_7
 (24 6)  (786 422)  (786 422)  routing T_15_26.sp4_v_b_23 <X> T_15_26.lc_trk_g1_7
 (26 6)  (788 422)  (788 422)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 422)  (790 422)  routing T_15_26.lc_trk_g2_0 <X> T_15_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 422)  (791 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (794 422)  (794 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 422)  (795 422)  routing T_15_26.lc_trk_g3_1 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 422)  (796 422)  routing T_15_26.lc_trk_g3_1 <X> T_15_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 422)  (798 422)  LC_3 Logic Functioning bit
 (37 6)  (799 422)  (799 422)  LC_3 Logic Functioning bit
 (38 6)  (800 422)  (800 422)  LC_3 Logic Functioning bit
 (39 6)  (801 422)  (801 422)  LC_3 Logic Functioning bit
 (41 6)  (803 422)  (803 422)  LC_3 Logic Functioning bit
 (43 6)  (805 422)  (805 422)  LC_3 Logic Functioning bit
 (47 6)  (809 422)  (809 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (789 423)  (789 423)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 423)  (790 423)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 423)  (791 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 423)  (798 423)  LC_3 Logic Functioning bit
 (38 7)  (800 423)  (800 423)  LC_3 Logic Functioning bit
 (16 9)  (778 425)  (778 425)  routing T_15_26.sp12_v_b_8 <X> T_15_26.lc_trk_g2_0
 (17 9)  (779 425)  (779 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (14 10)  (776 426)  (776 426)  routing T_15_26.sp4_v_b_36 <X> T_15_26.lc_trk_g2_4
 (25 10)  (787 426)  (787 426)  routing T_15_26.sp12_v_b_6 <X> T_15_26.lc_trk_g2_6
 (14 11)  (776 427)  (776 427)  routing T_15_26.sp4_v_b_36 <X> T_15_26.lc_trk_g2_4
 (16 11)  (778 427)  (778 427)  routing T_15_26.sp4_v_b_36 <X> T_15_26.lc_trk_g2_4
 (17 11)  (779 427)  (779 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (784 427)  (784 427)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (786 427)  (786 427)  routing T_15_26.sp12_v_b_6 <X> T_15_26.lc_trk_g2_6
 (25 11)  (787 427)  (787 427)  routing T_15_26.sp12_v_b_6 <X> T_15_26.lc_trk_g2_6
 (17 12)  (779 428)  (779 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (780 429)  (780 429)  routing T_15_26.sp4_r_v_b_41 <X> T_15_26.lc_trk_g3_1
 (21 14)  (783 430)  (783 430)  routing T_15_26.sp4_v_t_26 <X> T_15_26.lc_trk_g3_7
 (22 14)  (784 430)  (784 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_26 lc_trk_g3_7
 (23 14)  (785 430)  (785 430)  routing T_15_26.sp4_v_t_26 <X> T_15_26.lc_trk_g3_7
 (26 14)  (788 430)  (788 430)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 430)  (789 430)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 430)  (791 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 430)  (792 430)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 430)  (793 430)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 430)  (794 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 430)  (795 430)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 430)  (796 430)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 430)  (798 430)  LC_7 Logic Functioning bit
 (37 14)  (799 430)  (799 430)  LC_7 Logic Functioning bit
 (38 14)  (800 430)  (800 430)  LC_7 Logic Functioning bit
 (39 14)  (801 430)  (801 430)  LC_7 Logic Functioning bit
 (41 14)  (803 430)  (803 430)  LC_7 Logic Functioning bit
 (43 14)  (805 430)  (805 430)  LC_7 Logic Functioning bit
 (47 14)  (809 430)  (809 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (14 15)  (776 431)  (776 431)  routing T_15_26.sp12_v_b_20 <X> T_15_26.lc_trk_g3_4
 (16 15)  (778 431)  (778 431)  routing T_15_26.sp12_v_b_20 <X> T_15_26.lc_trk_g3_4
 (17 15)  (779 431)  (779 431)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_b_20 lc_trk_g3_4
 (21 15)  (783 431)  (783 431)  routing T_15_26.sp4_v_t_26 <X> T_15_26.lc_trk_g3_7
 (27 15)  (789 431)  (789 431)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 431)  (790 431)  routing T_15_26.lc_trk_g3_4 <X> T_15_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 431)  (791 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 431)  (792 431)  routing T_15_26.lc_trk_g1_7 <X> T_15_26.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 431)  (793 431)  routing T_15_26.lc_trk_g3_7 <X> T_15_26.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 431)  (798 431)  LC_7 Logic Functioning bit
 (38 15)  (800 431)  (800 431)  LC_7 Logic Functioning bit


LogicTile_16_26

 (3 2)  (819 418)  (819 418)  routing T_16_26.sp12_h_r_0 <X> T_16_26.sp12_h_l_23
 (21 2)  (837 418)  (837 418)  routing T_16_26.sp4_v_b_15 <X> T_16_26.lc_trk_g0_7
 (22 2)  (838 418)  (838 418)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (839 418)  (839 418)  routing T_16_26.sp4_v_b_15 <X> T_16_26.lc_trk_g0_7
 (26 2)  (842 418)  (842 418)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_1/in_0
 (28 2)  (844 418)  (844 418)  routing T_16_26.lc_trk_g2_0 <X> T_16_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 418)  (845 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (847 418)  (847 418)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 418)  (848 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 418)  (849 418)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 418)  (850 418)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 418)  (852 418)  LC_1 Logic Functioning bit
 (37 2)  (853 418)  (853 418)  LC_1 Logic Functioning bit
 (38 2)  (854 418)  (854 418)  LC_1 Logic Functioning bit
 (39 2)  (855 418)  (855 418)  LC_1 Logic Functioning bit
 (41 2)  (857 418)  (857 418)  LC_1 Logic Functioning bit
 (43 2)  (859 418)  (859 418)  LC_1 Logic Functioning bit
 (47 2)  (863 418)  (863 418)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (3 3)  (819 419)  (819 419)  routing T_16_26.sp12_h_r_0 <X> T_16_26.sp12_h_l_23
 (8 3)  (824 419)  (824 419)  routing T_16_26.sp4_h_r_7 <X> T_16_26.sp4_v_t_36
 (9 3)  (825 419)  (825 419)  routing T_16_26.sp4_h_r_7 <X> T_16_26.sp4_v_t_36
 (10 3)  (826 419)  (826 419)  routing T_16_26.sp4_h_r_7 <X> T_16_26.sp4_v_t_36
 (12 3)  (828 419)  (828 419)  routing T_16_26.sp4_h_l_39 <X> T_16_26.sp4_v_t_39
 (21 3)  (837 419)  (837 419)  routing T_16_26.sp4_v_b_15 <X> T_16_26.lc_trk_g0_7
 (27 3)  (843 419)  (843 419)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 419)  (845 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 419)  (847 419)  routing T_16_26.lc_trk_g3_7 <X> T_16_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 419)  (852 419)  LC_1 Logic Functioning bit
 (38 3)  (854 419)  (854 419)  LC_1 Logic Functioning bit
 (17 4)  (833 420)  (833 420)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (14 7)  (830 423)  (830 423)  routing T_16_26.sp4_r_v_b_28 <X> T_16_26.lc_trk_g1_4
 (17 7)  (833 423)  (833 423)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (29 8)  (845 424)  (845 424)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 424)  (846 424)  routing T_16_26.lc_trk_g0_7 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (31 8)  (847 424)  (847 424)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 424)  (848 424)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 424)  (849 424)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 424)  (850 424)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 424)  (852 424)  LC_4 Logic Functioning bit
 (37 8)  (853 424)  (853 424)  LC_4 Logic Functioning bit
 (38 8)  (854 424)  (854 424)  LC_4 Logic Functioning bit
 (39 8)  (855 424)  (855 424)  LC_4 Logic Functioning bit
 (41 8)  (857 424)  (857 424)  LC_4 Logic Functioning bit
 (43 8)  (859 424)  (859 424)  LC_4 Logic Functioning bit
 (47 8)  (863 424)  (863 424)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (16 9)  (832 425)  (832 425)  routing T_16_26.sp12_v_b_8 <X> T_16_26.lc_trk_g2_0
 (17 9)  (833 425)  (833 425)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (27 9)  (843 425)  (843 425)  routing T_16_26.lc_trk_g1_1 <X> T_16_26.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 425)  (845 425)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 425)  (846 425)  routing T_16_26.lc_trk_g0_7 <X> T_16_26.wire_logic_cluster/lc_4/in_1
 (31 9)  (847 425)  (847 425)  routing T_16_26.lc_trk_g3_6 <X> T_16_26.wire_logic_cluster/lc_4/in_3
 (37 9)  (853 425)  (853 425)  LC_4 Logic Functioning bit
 (39 9)  (855 425)  (855 425)  LC_4 Logic Functioning bit
 (10 10)  (826 426)  (826 426)  routing T_16_26.sp4_v_b_2 <X> T_16_26.sp4_h_l_42
 (14 10)  (830 426)  (830 426)  routing T_16_26.sp4_v_b_36 <X> T_16_26.lc_trk_g2_4
 (25 10)  (841 426)  (841 426)  routing T_16_26.sp12_v_b_6 <X> T_16_26.lc_trk_g2_6
 (14 11)  (830 427)  (830 427)  routing T_16_26.sp4_v_b_36 <X> T_16_26.lc_trk_g2_4
 (16 11)  (832 427)  (832 427)  routing T_16_26.sp4_v_b_36 <X> T_16_26.lc_trk_g2_4
 (17 11)  (833 427)  (833 427)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (22 11)  (838 427)  (838 427)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_6 lc_trk_g2_6
 (24 11)  (840 427)  (840 427)  routing T_16_26.sp12_v_b_6 <X> T_16_26.lc_trk_g2_6
 (25 11)  (841 427)  (841 427)  routing T_16_26.sp12_v_b_6 <X> T_16_26.lc_trk_g2_6
 (3 12)  (819 428)  (819 428)  routing T_16_26.sp12_v_b_1 <X> T_16_26.sp12_h_r_1
 (3 13)  (819 429)  (819 429)  routing T_16_26.sp12_v_b_1 <X> T_16_26.sp12_h_r_1
 (21 14)  (837 430)  (837 430)  routing T_16_26.sp4_h_l_34 <X> T_16_26.lc_trk_g3_7
 (22 14)  (838 430)  (838 430)  Enable bit of Mux _local_links/g3_mux_7 => sp4_h_l_34 lc_trk_g3_7
 (23 14)  (839 430)  (839 430)  routing T_16_26.sp4_h_l_34 <X> T_16_26.lc_trk_g3_7
 (24 14)  (840 430)  (840 430)  routing T_16_26.sp4_h_l_34 <X> T_16_26.lc_trk_g3_7
 (26 14)  (842 430)  (842 430)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (28 14)  (844 430)  (844 430)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 430)  (845 430)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 430)  (846 430)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 430)  (847 430)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 430)  (848 430)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 430)  (849 430)  routing T_16_26.lc_trk_g2_4 <X> T_16_26.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 430)  (852 430)  LC_7 Logic Functioning bit
 (37 14)  (853 430)  (853 430)  LC_7 Logic Functioning bit
 (38 14)  (854 430)  (854 430)  LC_7 Logic Functioning bit
 (39 14)  (855 430)  (855 430)  LC_7 Logic Functioning bit
 (41 14)  (857 430)  (857 430)  LC_7 Logic Functioning bit
 (43 14)  (859 430)  (859 430)  LC_7 Logic Functioning bit
 (47 14)  (863 430)  (863 430)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (837 431)  (837 431)  routing T_16_26.sp4_h_l_34 <X> T_16_26.lc_trk_g3_7
 (22 15)  (838 431)  (838 431)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (839 431)  (839 431)  routing T_16_26.sp4_v_b_46 <X> T_16_26.lc_trk_g3_6
 (24 15)  (840 431)  (840 431)  routing T_16_26.sp4_v_b_46 <X> T_16_26.lc_trk_g3_6
 (27 15)  (843 431)  (843 431)  routing T_16_26.lc_trk_g1_4 <X> T_16_26.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 431)  (845 431)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 431)  (846 431)  routing T_16_26.lc_trk_g2_6 <X> T_16_26.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 431)  (852 431)  LC_7 Logic Functioning bit
 (38 15)  (854 431)  (854 431)  LC_7 Logic Functioning bit


LogicTile_17_26

 (11 0)  (885 416)  (885 416)  routing T_17_26.sp4_v_t_43 <X> T_17_26.sp4_v_b_2
 (13 0)  (887 416)  (887 416)  routing T_17_26.sp4_v_t_43 <X> T_17_26.sp4_v_b_2
 (28 2)  (902 418)  (902 418)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 418)  (903 418)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 418)  (906 418)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 418)  (907 418)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 418)  (908 418)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 418)  (910 418)  LC_1 Logic Functioning bit
 (38 2)  (912 418)  (912 418)  LC_1 Logic Functioning bit
 (46 2)  (920 418)  (920 418)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (26 3)  (900 419)  (900 419)  routing T_17_26.lc_trk_g2_3 <X> T_17_26.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 419)  (902 419)  routing T_17_26.lc_trk_g2_3 <X> T_17_26.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 419)  (903 419)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (30 3)  (904 419)  (904 419)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_1/in_1
 (31 3)  (905 419)  (905 419)  routing T_17_26.lc_trk_g3_3 <X> T_17_26.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 419)  (910 419)  LC_1 Logic Functioning bit
 (37 3)  (911 419)  (911 419)  LC_1 Logic Functioning bit
 (38 3)  (912 419)  (912 419)  LC_1 Logic Functioning bit
 (39 3)  (913 419)  (913 419)  LC_1 Logic Functioning bit
 (40 3)  (914 419)  (914 419)  LC_1 Logic Functioning bit
 (42 3)  (916 419)  (916 419)  LC_1 Logic Functioning bit
 (8 5)  (882 421)  (882 421)  routing T_17_26.sp4_h_l_47 <X> T_17_26.sp4_v_b_4
 (9 5)  (883 421)  (883 421)  routing T_17_26.sp4_h_l_47 <X> T_17_26.sp4_v_b_4
 (10 5)  (884 421)  (884 421)  routing T_17_26.sp4_h_l_47 <X> T_17_26.sp4_v_b_4
 (12 5)  (886 421)  (886 421)  routing T_17_26.sp4_h_r_5 <X> T_17_26.sp4_v_b_5
 (11 6)  (885 422)  (885 422)  routing T_17_26.sp4_v_b_9 <X> T_17_26.sp4_v_t_40
 (13 6)  (887 422)  (887 422)  routing T_17_26.sp4_v_b_9 <X> T_17_26.sp4_v_t_40
 (26 6)  (900 422)  (900 422)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (28 6)  (902 422)  (902 422)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 422)  (903 422)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (906 422)  (906 422)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (907 422)  (907 422)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (34 6)  (908 422)  (908 422)  routing T_17_26.lc_trk_g3_1 <X> T_17_26.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 422)  (910 422)  LC_3 Logic Functioning bit
 (37 6)  (911 422)  (911 422)  LC_3 Logic Functioning bit
 (38 6)  (912 422)  (912 422)  LC_3 Logic Functioning bit
 (39 6)  (913 422)  (913 422)  LC_3 Logic Functioning bit
 (41 6)  (915 422)  (915 422)  LC_3 Logic Functioning bit
 (43 6)  (917 422)  (917 422)  LC_3 Logic Functioning bit
 (47 6)  (921 422)  (921 422)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (28 7)  (902 423)  (902 423)  routing T_17_26.lc_trk_g2_5 <X> T_17_26.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 423)  (903 423)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (904 423)  (904 423)  routing T_17_26.lc_trk_g2_2 <X> T_17_26.wire_logic_cluster/lc_3/in_1
 (37 7)  (911 423)  (911 423)  LC_3 Logic Functioning bit
 (39 7)  (913 423)  (913 423)  LC_3 Logic Functioning bit
 (22 8)  (896 424)  (896 424)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (897 424)  (897 424)  routing T_17_26.sp12_v_b_11 <X> T_17_26.lc_trk_g2_3
 (25 8)  (899 424)  (899 424)  routing T_17_26.sp4_v_b_26 <X> T_17_26.lc_trk_g2_2
 (22 9)  (896 425)  (896 425)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (897 425)  (897 425)  routing T_17_26.sp4_v_b_26 <X> T_17_26.lc_trk_g2_2
 (17 10)  (891 426)  (891 426)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (11 12)  (885 428)  (885 428)  routing T_17_26.sp4_v_t_38 <X> T_17_26.sp4_v_b_11
 (13 12)  (887 428)  (887 428)  routing T_17_26.sp4_v_t_38 <X> T_17_26.sp4_v_b_11
 (17 12)  (891 428)  (891 428)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_17 lc_trk_g3_1
 (22 12)  (896 428)  (896 428)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3


LogicTile_18_26

 (2 0)  (930 416)  (930 416)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (19 0)  (947 416)  (947 416)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (19 4)  (947 420)  (947 420)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (19 6)  (947 422)  (947 422)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_20_26

 (3 13)  (1039 429)  (1039 429)  routing T_20_26.sp12_h_l_22 <X> T_20_26.sp12_h_r_1


LogicTile_22_26

 (3 3)  (1147 419)  (1147 419)  routing T_22_26.sp12_v_b_0 <X> T_22_26.sp12_h_l_23


LogicTile_23_26

 (2 14)  (1200 430)  (1200 430)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10
 (3 15)  (1201 431)  (1201 431)  routing T_23_26.sp12_h_l_22 <X> T_23_26.sp12_v_t_22


LogicTile_24_26

 (19 2)  (1271 418)  (1271 418)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_25_26

 (3 15)  (1309 431)  (1309 431)  routing T_25_26.sp12_h_l_22 <X> T_25_26.sp12_v_t_22


LogicTile_26_26

 (3 3)  (1351 419)  (1351 419)  routing T_26_26.sp12_v_b_0 <X> T_26_26.sp12_h_l_23
 (6 6)  (1354 422)  (1354 422)  routing T_26_26.sp4_h_l_47 <X> T_26_26.sp4_v_t_38


LogicTile_27_26

 (2 6)  (1404 422)  (1404 422)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_28_26

 (9 11)  (1465 427)  (1465 427)  routing T_28_26.sp4_v_b_11 <X> T_28_26.sp4_v_t_42
 (10 11)  (1466 427)  (1466 427)  routing T_28_26.sp4_v_b_11 <X> T_28_26.sp4_v_t_42
 (3 15)  (1459 431)  (1459 431)  routing T_28_26.sp12_h_l_22 <X> T_28_26.sp12_v_t_22


LogicTile_30_26

 (11 14)  (1575 430)  (1575 430)  routing T_30_26.sp4_h_l_43 <X> T_30_26.sp4_v_t_46


IO_Tile_33_26

 (11 0)  (1737 416)  (1737 416)  routing T_33_26.span4_vert_b_0 <X> T_33_26.span4_vert_t_12
 (3 1)  (1729 417)  (1729 417)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 422)  (1728 422)  IO control bit: IORIGHT_REN_0



IO_Tile_0_25

 (16 0)  (1 400)  (1 400)  IOB_0 IO Functioning bit
 (3 1)  (14 401)  (14 401)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 401)  (0 401)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (5 4)  (12 404)  (12 404)  routing T_0_25.span4_vert_b_5 <X> T_0_25.lc_trk_g0_5
 (7 4)  (10 404)  (10 404)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (10 4)  (7 404)  (7 404)  routing T_0_25.lc_trk_g0_5 <X> T_0_25.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 404)  (5 404)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 404)  (0 404)  IOB_0 IO Functioning bit
 (8 5)  (9 405)  (9 405)  routing T_0_25.span4_vert_b_5 <X> T_0_25.lc_trk_g0_5
 (11 5)  (6 405)  (6 405)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_5 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 405)  (5 405)  routing T_0_25.lc_trk_g1_3 <X> T_0_25.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 405)  (4 405)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 406)  (15 406)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (16 9)  (1 409)  (1 409)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (5 10)  (12 410)  (12 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (7 10)  (10 410)  (10 410)  Enable bit of Mux _local_links/g1_mux_3 => span4_vert_b_11 lc_trk_g1_3
 (8 10)  (9 410)  (9 410)  routing T_0_25.span4_vert_b_11 <X> T_0_25.lc_trk_g1_3
 (10 10)  (7 410)  (7 410)  routing T_0_25.lc_trk_g1_5 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (11 10)  (6 410)  (6 410)  routing T_0_25.lc_trk_g1_5 <X> T_0_25.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (5 410)  (5 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (4 410)  (4 410)  routing T_0_25.lc_trk_g1_4 <X> T_0_25.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 410)  (1 410)  IOB_1 IO Functioning bit
 (11 11)  (6 411)  (6 411)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_5 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 411)  (4 411)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (12 412)  (12 412)  routing T_0_25.span4_vert_b_5 <X> T_0_25.lc_trk_g1_5
 (7 12)  (10 412)  (10 412)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_b_5 lc_trk_g1_5
 (5 13)  (12 413)  (12 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (6 13)  (11 413)  (11 413)  routing T_0_25.span4_horz_20 <X> T_0_25.lc_trk_g1_4
 (7 13)  (10 413)  (10 413)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_20 lc_trk_g1_4
 (8 13)  (9 413)  (9 413)  routing T_0_25.span4_vert_b_5 <X> T_0_25.lc_trk_g1_5
 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit
 (17 14)  (0 414)  (0 414)  IOB_1 IO Functioning bit


LogicTile_1_25



LogicTile_2_25



LogicTile_3_25

 (5 14)  (131 414)  (131 414)  routing T_3_25.sp4_v_b_9 <X> T_3_25.sp4_h_l_44


LogicTile_4_25

 (19 3)  (199 403)  (199 403)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3
 (3 4)  (183 404)  (183 404)  routing T_4_25.sp12_v_t_23 <X> T_4_25.sp12_h_r_0


LogicTile_5_25



LogicTile_6_25

 (2 8)  (290 408)  (290 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_7_25

 (4 6)  (346 406)  (346 406)  routing T_7_25.sp4_v_b_7 <X> T_7_25.sp4_v_t_38
 (6 6)  (348 406)  (348 406)  routing T_7_25.sp4_v_b_7 <X> T_7_25.sp4_v_t_38


RAM_Tile_8_25



LogicTile_9_25

 (4 12)  (442 412)  (442 412)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_v_b_9
 (5 13)  (443 413)  (443 413)  routing T_9_25.sp4_h_l_44 <X> T_9_25.sp4_v_b_9


LogicTile_10_25



LogicTile_11_25



LogicTile_12_25

 (3 1)  (603 401)  (603 401)  routing T_12_25.sp12_h_l_23 <X> T_12_25.sp12_v_b_0
 (2 8)  (602 408)  (602 408)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (11 8)  (611 408)  (611 408)  routing T_12_25.sp4_v_t_37 <X> T_12_25.sp4_v_b_8
 (13 8)  (613 408)  (613 408)  routing T_12_25.sp4_v_t_37 <X> T_12_25.sp4_v_b_8


LogicTile_13_25



LogicTile_14_25



LogicTile_15_25

 (11 2)  (773 402)  (773 402)  routing T_15_25.sp4_h_l_44 <X> T_15_25.sp4_v_t_39
 (8 5)  (770 405)  (770 405)  routing T_15_25.sp4_v_t_36 <X> T_15_25.sp4_v_b_4
 (10 5)  (772 405)  (772 405)  routing T_15_25.sp4_v_t_36 <X> T_15_25.sp4_v_b_4
 (11 6)  (773 406)  (773 406)  routing T_15_25.sp4_h_r_11 <X> T_15_25.sp4_v_t_40
 (13 6)  (775 406)  (775 406)  routing T_15_25.sp4_h_r_11 <X> T_15_25.sp4_v_t_40
 (12 7)  (774 407)  (774 407)  routing T_15_25.sp4_h_r_11 <X> T_15_25.sp4_v_t_40
 (3 12)  (765 412)  (765 412)  routing T_15_25.sp12_v_b_1 <X> T_15_25.sp12_h_r_1
 (3 13)  (765 413)  (765 413)  routing T_15_25.sp12_v_b_1 <X> T_15_25.sp12_h_r_1


LogicTile_16_25

 (4 0)  (820 400)  (820 400)  routing T_16_25.sp4_v_t_41 <X> T_16_25.sp4_v_b_0
 (6 0)  (822 400)  (822 400)  routing T_16_25.sp4_v_t_41 <X> T_16_25.sp4_v_b_0
 (19 2)  (835 402)  (835 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (837 402)  (837 402)  routing T_16_25.sp4_h_l_2 <X> T_16_25.lc_trk_g0_7
 (22 2)  (838 402)  (838 402)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (839 402)  (839 402)  routing T_16_25.sp4_h_l_2 <X> T_16_25.lc_trk_g0_7
 (24 2)  (840 402)  (840 402)  routing T_16_25.sp4_h_l_2 <X> T_16_25.lc_trk_g0_7
 (27 2)  (843 402)  (843 402)  routing T_16_25.lc_trk_g1_5 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 402)  (845 402)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 402)  (846 402)  routing T_16_25.lc_trk_g1_5 <X> T_16_25.wire_logic_cluster/lc_1/in_1
 (32 2)  (848 402)  (848 402)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (849 402)  (849 402)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (34 2)  (850 402)  (850 402)  routing T_16_25.lc_trk_g3_1 <X> T_16_25.wire_logic_cluster/lc_1/in_3
 (36 2)  (852 402)  (852 402)  LC_1 Logic Functioning bit
 (38 2)  (854 402)  (854 402)  LC_1 Logic Functioning bit
 (41 2)  (857 402)  (857 402)  LC_1 Logic Functioning bit
 (43 2)  (859 402)  (859 402)  LC_1 Logic Functioning bit
 (26 3)  (842 403)  (842 403)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (27 3)  (843 403)  (843 403)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 403)  (844 403)  routing T_16_25.lc_trk_g3_2 <X> T_16_25.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 403)  (845 403)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (36 3)  (852 403)  (852 403)  LC_1 Logic Functioning bit
 (38 3)  (854 403)  (854 403)  LC_1 Logic Functioning bit
 (40 3)  (856 403)  (856 403)  LC_1 Logic Functioning bit
 (42 3)  (858 403)  (858 403)  LC_1 Logic Functioning bit
 (53 3)  (869 403)  (869 403)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (29 4)  (845 404)  (845 404)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 404)  (846 404)  routing T_16_25.lc_trk_g0_7 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 404)  (848 404)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 404)  (849 404)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 404)  (850 404)  routing T_16_25.lc_trk_g3_0 <X> T_16_25.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 404)  (852 404)  LC_2 Logic Functioning bit
 (38 4)  (854 404)  (854 404)  LC_2 Logic Functioning bit
 (8 5)  (824 405)  (824 405)  routing T_16_25.sp4_v_t_36 <X> T_16_25.sp4_v_b_4
 (10 5)  (826 405)  (826 405)  routing T_16_25.sp4_v_t_36 <X> T_16_25.sp4_v_b_4
 (26 5)  (842 405)  (842 405)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 405)  (844 405)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 405)  (845 405)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (846 405)  (846 405)  routing T_16_25.lc_trk_g0_7 <X> T_16_25.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 405)  (852 405)  LC_2 Logic Functioning bit
 (37 5)  (853 405)  (853 405)  LC_2 Logic Functioning bit
 (38 5)  (854 405)  (854 405)  LC_2 Logic Functioning bit
 (39 5)  (855 405)  (855 405)  LC_2 Logic Functioning bit
 (41 5)  (857 405)  (857 405)  LC_2 Logic Functioning bit
 (43 5)  (859 405)  (859 405)  LC_2 Logic Functioning bit
 (51 5)  (867 405)  (867 405)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (16 6)  (832 406)  (832 406)  routing T_16_25.sp4_v_b_13 <X> T_16_25.lc_trk_g1_5
 (17 6)  (833 406)  (833 406)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (834 406)  (834 406)  routing T_16_25.sp4_v_b_13 <X> T_16_25.lc_trk_g1_5
 (26 6)  (842 406)  (842 406)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 406)  (844 406)  routing T_16_25.lc_trk_g2_0 <X> T_16_25.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 406)  (845 406)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 406)  (848 406)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 406)  (849 406)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 406)  (852 406)  LC_3 Logic Functioning bit
 (38 6)  (854 406)  (854 406)  LC_3 Logic Functioning bit
 (41 6)  (857 406)  (857 406)  LC_3 Logic Functioning bit
 (43 6)  (859 406)  (859 406)  LC_3 Logic Functioning bit
 (51 6)  (867 406)  (867 406)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (18 7)  (834 407)  (834 407)  routing T_16_25.sp4_v_b_13 <X> T_16_25.lc_trk_g1_5
 (26 7)  (842 407)  (842 407)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 407)  (843 407)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 407)  (844 407)  routing T_16_25.lc_trk_g3_6 <X> T_16_25.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 407)  (845 407)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (847 407)  (847 407)  routing T_16_25.lc_trk_g2_2 <X> T_16_25.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 407)  (852 407)  LC_3 Logic Functioning bit
 (38 7)  (854 407)  (854 407)  LC_3 Logic Functioning bit
 (40 7)  (856 407)  (856 407)  LC_3 Logic Functioning bit
 (42 7)  (858 407)  (858 407)  LC_3 Logic Functioning bit
 (25 8)  (841 408)  (841 408)  routing T_16_25.sp4_v_b_26 <X> T_16_25.lc_trk_g2_2
 (16 9)  (832 409)  (832 409)  routing T_16_25.sp12_v_b_8 <X> T_16_25.lc_trk_g2_0
 (17 9)  (833 409)  (833 409)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (838 409)  (838 409)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (839 409)  (839 409)  routing T_16_25.sp4_v_b_26 <X> T_16_25.lc_trk_g2_2
 (17 12)  (833 412)  (833 412)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (17 13)  (833 413)  (833 413)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (834 413)  (834 413)  routing T_16_25.sp4_r_v_b_41 <X> T_16_25.lc_trk_g3_1
 (22 13)  (838 413)  (838 413)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_42 lc_trk_g3_2
 (25 13)  (841 413)  (841 413)  routing T_16_25.sp4_r_v_b_42 <X> T_16_25.lc_trk_g3_2
 (22 15)  (838 415)  (838 415)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_17_25

 (11 4)  (885 404)  (885 404)  routing T_17_25.sp4_v_t_44 <X> T_17_25.sp4_v_b_5
 (13 4)  (887 404)  (887 404)  routing T_17_25.sp4_v_t_44 <X> T_17_25.sp4_v_b_5


LogicTile_18_25



LogicTile_19_25

 (12 2)  (994 402)  (994 402)  routing T_19_25.sp4_v_t_39 <X> T_19_25.sp4_h_l_39
 (11 3)  (993 403)  (993 403)  routing T_19_25.sp4_v_t_39 <X> T_19_25.sp4_h_l_39
 (11 15)  (993 415)  (993 415)  routing T_19_25.sp4_h_r_3 <X> T_19_25.sp4_h_l_46
 (13 15)  (995 415)  (995 415)  routing T_19_25.sp4_h_r_3 <X> T_19_25.sp4_h_l_46


LogicTile_20_25

 (3 0)  (1039 400)  (1039 400)  routing T_20_25.sp12_v_t_23 <X> T_20_25.sp12_v_b_0
 (4 2)  (1040 402)  (1040 402)  routing T_20_25.sp4_v_b_0 <X> T_20_25.sp4_v_t_37
 (19 15)  (1055 415)  (1055 415)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25

 (2 14)  (1350 414)  (1350 414)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25

 (8 15)  (1518 415)  (1518 415)  routing T_29_25.sp4_h_l_47 <X> T_29_25.sp4_v_t_47


LogicTile_30_25

 (3 2)  (1567 402)  (1567 402)  routing T_30_25.sp12_v_t_23 <X> T_30_25.sp12_h_l_23


LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25

 (3 1)  (1729 401)  (1729 401)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 406)  (1728 406)  IO control bit: IORIGHT_REN_0



IO_Tile_0_24

 (3 1)  (14 385)  (14 385)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 390)  (15 390)  IO control bit: IOLEFT_REN_0



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24

 (3 14)  (183 398)  (183 398)  routing T_4_24.sp12_h_r_1 <X> T_4_24.sp12_v_t_22
 (3 15)  (183 399)  (183 399)  routing T_4_24.sp12_h_r_1 <X> T_4_24.sp12_v_t_22


LogicTile_5_24



LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24

 (5 8)  (605 392)  (605 392)  routing T_12_24.sp4_v_b_6 <X> T_12_24.sp4_h_r_6
 (6 9)  (606 393)  (606 393)  routing T_12_24.sp4_v_b_6 <X> T_12_24.sp4_h_r_6


LogicTile_13_24

 (21 0)  (675 384)  (675 384)  routing T_13_24.sp4_v_b_3 <X> T_13_24.lc_trk_g0_3
 (22 0)  (676 384)  (676 384)  Enable bit of Mux _local_links/g0_mux_3 => sp4_v_b_3 lc_trk_g0_3
 (23 0)  (677 384)  (677 384)  routing T_13_24.sp4_v_b_3 <X> T_13_24.lc_trk_g0_3
 (21 4)  (675 388)  (675 388)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g1_3
 (22 4)  (676 388)  (676 388)  Enable bit of Mux _local_links/g1_mux_3 => sp4_h_r_19 lc_trk_g1_3
 (23 4)  (677 388)  (677 388)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g1_3
 (24 4)  (678 388)  (678 388)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g1_3
 (21 5)  (675 389)  (675 389)  routing T_13_24.sp4_h_r_19 <X> T_13_24.lc_trk_g1_3
 (27 10)  (681 394)  (681 394)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 394)  (682 394)  routing T_13_24.lc_trk_g3_1 <X> T_13_24.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 394)  (683 394)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 394)  (686 394)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 394)  (688 394)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 394)  (690 394)  LC_5 Logic Functioning bit
 (38 10)  (692 394)  (692 394)  LC_5 Logic Functioning bit
 (48 10)  (702 394)  (702 394)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (26 11)  (680 395)  (680 395)  routing T_13_24.lc_trk_g0_3 <X> T_13_24.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 395)  (683 395)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 395)  (685 395)  routing T_13_24.lc_trk_g1_3 <X> T_13_24.wire_logic_cluster/lc_5/in_3
 (36 11)  (690 395)  (690 395)  LC_5 Logic Functioning bit
 (37 11)  (691 395)  (691 395)  LC_5 Logic Functioning bit
 (38 11)  (692 395)  (692 395)  LC_5 Logic Functioning bit
 (39 11)  (693 395)  (693 395)  LC_5 Logic Functioning bit
 (41 11)  (695 395)  (695 395)  LC_5 Logic Functioning bit
 (43 11)  (697 395)  (697 395)  LC_5 Logic Functioning bit
 (5 12)  (659 396)  (659 396)  routing T_13_24.sp4_v_b_3 <X> T_13_24.sp4_h_r_9
 (15 12)  (669 396)  (669 396)  routing T_13_24.sp4_v_t_28 <X> T_13_24.lc_trk_g3_1
 (16 12)  (670 396)  (670 396)  routing T_13_24.sp4_v_t_28 <X> T_13_24.lc_trk_g3_1
 (17 12)  (671 396)  (671 396)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (4 13)  (658 397)  (658 397)  routing T_13_24.sp4_v_b_3 <X> T_13_24.sp4_h_r_9
 (6 13)  (660 397)  (660 397)  routing T_13_24.sp4_v_b_3 <X> T_13_24.sp4_h_r_9


LogicTile_14_24

 (7 11)  (715 395)  (715 395)  Column buffer control bit: LH_colbuf_cntl_2

 (4 14)  (712 398)  (712 398)  routing T_14_24.sp4_v_b_9 <X> T_14_24.sp4_v_t_44


LogicTile_15_24

 (3 6)  (765 390)  (765 390)  routing T_15_24.sp12_v_b_0 <X> T_15_24.sp12_v_t_23
 (7 11)  (769 395)  (769 395)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_16_24

 (27 0)  (843 384)  (843 384)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 384)  (844 384)  routing T_16_24.lc_trk_g3_0 <X> T_16_24.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 384)  (845 384)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 384)  (847 384)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 384)  (848 384)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 384)  (849 384)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 384)  (850 384)  routing T_16_24.lc_trk_g3_4 <X> T_16_24.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 384)  (852 384)  LC_0 Logic Functioning bit
 (37 0)  (853 384)  (853 384)  LC_0 Logic Functioning bit
 (38 0)  (854 384)  (854 384)  LC_0 Logic Functioning bit
 (39 0)  (855 384)  (855 384)  LC_0 Logic Functioning bit
 (41 0)  (857 384)  (857 384)  LC_0 Logic Functioning bit
 (43 0)  (859 384)  (859 384)  LC_0 Logic Functioning bit
 (27 1)  (843 385)  (843 385)  routing T_16_24.lc_trk_g1_1 <X> T_16_24.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 385)  (845 385)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (36 1)  (852 385)  (852 385)  LC_0 Logic Functioning bit
 (38 1)  (854 385)  (854 385)  LC_0 Logic Functioning bit
 (53 1)  (869 385)  (869 385)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (17 4)  (833 388)  (833 388)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_1 lc_trk_g1_1
 (22 5)  (838 389)  (838 389)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_26 lc_trk_g1_2
 (25 5)  (841 389)  (841 389)  routing T_16_24.sp4_r_v_b_26 <X> T_16_24.lc_trk_g1_2
 (14 10)  (830 394)  (830 394)  routing T_16_24.sp4_h_r_44 <X> T_16_24.lc_trk_g2_4
 (7 11)  (823 395)  (823 395)  Column buffer control bit: LH_colbuf_cntl_2

 (14 11)  (830 395)  (830 395)  routing T_16_24.sp4_h_r_44 <X> T_16_24.lc_trk_g2_4
 (15 11)  (831 395)  (831 395)  routing T_16_24.sp4_h_r_44 <X> T_16_24.lc_trk_g2_4
 (16 11)  (832 395)  (832 395)  routing T_16_24.sp4_h_r_44 <X> T_16_24.lc_trk_g2_4
 (17 11)  (833 395)  (833 395)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (14 12)  (830 396)  (830 396)  routing T_16_24.sp12_v_b_0 <X> T_16_24.lc_trk_g3_0
 (21 12)  (837 396)  (837 396)  routing T_16_24.sp12_v_t_0 <X> T_16_24.lc_trk_g3_3
 (22 12)  (838 396)  (838 396)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (840 396)  (840 396)  routing T_16_24.sp12_v_t_0 <X> T_16_24.lc_trk_g3_3
 (14 13)  (830 397)  (830 397)  routing T_16_24.sp12_v_b_0 <X> T_16_24.lc_trk_g3_0
 (15 13)  (831 397)  (831 397)  routing T_16_24.sp12_v_b_0 <X> T_16_24.lc_trk_g3_0
 (17 13)  (833 397)  (833 397)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_0 lc_trk_g3_0
 (21 13)  (837 397)  (837 397)  routing T_16_24.sp12_v_t_0 <X> T_16_24.lc_trk_g3_3
 (7 14)  (823 398)  (823 398)  Column buffer control bit: LH_colbuf_cntl_7

 (27 14)  (843 398)  (843 398)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 398)  (844 398)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 398)  (845 398)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 398)  (847 398)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 398)  (848 398)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 398)  (849 398)  routing T_16_24.lc_trk_g2_4 <X> T_16_24.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 398)  (852 398)  LC_7 Logic Functioning bit
 (38 14)  (854 398)  (854 398)  LC_7 Logic Functioning bit
 (41 14)  (857 398)  (857 398)  LC_7 Logic Functioning bit
 (43 14)  (859 398)  (859 398)  LC_7 Logic Functioning bit
 (51 14)  (867 398)  (867 398)  Enable bit of Mux _out_links/OutMux2_7 => wire_logic_cluster/lc_7/out sp4_v_b_46
 (14 15)  (830 399)  (830 399)  routing T_16_24.sp4_r_v_b_44 <X> T_16_24.lc_trk_g3_4
 (17 15)  (833 399)  (833 399)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4
 (26 15)  (842 399)  (842 399)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 399)  (843 399)  routing T_16_24.lc_trk_g1_2 <X> T_16_24.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 399)  (845 399)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 399)  (846 399)  routing T_16_24.lc_trk_g3_3 <X> T_16_24.wire_logic_cluster/lc_7/in_1
 (36 15)  (852 399)  (852 399)  LC_7 Logic Functioning bit
 (38 15)  (854 399)  (854 399)  LC_7 Logic Functioning bit
 (40 15)  (856 399)  (856 399)  LC_7 Logic Functioning bit
 (42 15)  (858 399)  (858 399)  LC_7 Logic Functioning bit


LogicTile_17_24

 (11 2)  (885 386)  (885 386)  routing T_17_24.sp4_h_l_44 <X> T_17_24.sp4_v_t_39
 (4 4)  (878 388)  (878 388)  routing T_17_24.sp4_v_t_42 <X> T_17_24.sp4_v_b_3
 (6 4)  (880 388)  (880 388)  routing T_17_24.sp4_v_t_42 <X> T_17_24.sp4_v_b_3
 (8 7)  (882 391)  (882 391)  routing T_17_24.sp4_v_b_1 <X> T_17_24.sp4_v_t_41
 (10 7)  (884 391)  (884 391)  routing T_17_24.sp4_v_b_1 <X> T_17_24.sp4_v_t_41
 (7 11)  (881 395)  (881 395)  Column buffer control bit: LH_colbuf_cntl_2

 (11 12)  (885 396)  (885 396)  routing T_17_24.sp4_v_t_38 <X> T_17_24.sp4_v_b_11
 (13 12)  (887 396)  (887 396)  routing T_17_24.sp4_v_t_38 <X> T_17_24.sp4_v_b_11


LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24



LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24

 (3 1)  (1729 385)  (1729 385)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 390)  (1728 390)  IO control bit: IORIGHT_REN_0



IO_Tile_0_23

 (3 1)  (14 369)  (14 369)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 374)  (15 374)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 380)  (6 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15
 (12 12)  (5 380)  (5 380)  routing T_0_23.span4_horz_19 <X> T_0_23.span4_vert_t_15


LogicTile_3_23

 (3 4)  (129 372)  (129 372)  routing T_3_23.sp12_v_t_23 <X> T_3_23.sp12_h_r_0
 (5 10)  (131 378)  (131 378)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43
 (4 11)  (130 379)  (130 379)  routing T_3_23.sp4_h_r_3 <X> T_3_23.sp4_h_l_43


LogicTile_4_23

 (3 4)  (183 372)  (183 372)  routing T_4_23.sp12_v_t_23 <X> T_4_23.sp12_h_r_0
 (19 15)  (199 383)  (199 383)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_23

 (3 4)  (291 372)  (291 372)  routing T_6_23.sp12_v_t_23 <X> T_6_23.sp12_h_r_0


LogicTile_10_23

 (2 4)  (494 372)  (494 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_11_23

 (2 8)  (548 376)  (548 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_23

 (2 4)  (602 372)  (602 372)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 4)  (603 372)  (603 372)  routing T_12_23.sp12_v_b_0 <X> T_12_23.sp12_h_r_0
 (3 5)  (603 373)  (603 373)  routing T_12_23.sp12_v_b_0 <X> T_12_23.sp12_h_r_0
 (19 6)  (619 374)  (619 374)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (2 8)  (602 376)  (602 376)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_13_23

 (8 9)  (662 377)  (662 377)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_7
 (9 9)  (663 377)  (663 377)  routing T_13_23.sp4_h_l_42 <X> T_13_23.sp4_v_b_7
 (8 11)  (662 379)  (662 379)  routing T_13_23.sp4_h_r_1 <X> T_13_23.sp4_v_t_42
 (9 11)  (663 379)  (663 379)  routing T_13_23.sp4_h_r_1 <X> T_13_23.sp4_v_t_42
 (10 11)  (664 379)  (664 379)  routing T_13_23.sp4_h_r_1 <X> T_13_23.sp4_v_t_42
 (2 12)  (656 380)  (656 380)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_14_23

 (3 2)  (711 370)  (711 370)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (3 3)  (711 371)  (711 371)  routing T_14_23.sp12_h_r_0 <X> T_14_23.sp12_h_l_23
 (4 12)  (712 380)  (712 380)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_9
 (5 13)  (713 381)  (713 381)  routing T_14_23.sp4_h_l_44 <X> T_14_23.sp4_v_b_9
 (19 13)  (727 381)  (727 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_15_23

 (8 1)  (770 369)  (770 369)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_1
 (9 1)  (771 369)  (771 369)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_1
 (10 1)  (772 369)  (772 369)  routing T_15_23.sp4_h_l_42 <X> T_15_23.sp4_v_b_1
 (4 4)  (766 372)  (766 372)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3
 (6 4)  (768 372)  (768 372)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3
 (3 5)  (765 373)  (765 373)  routing T_15_23.sp12_h_l_23 <X> T_15_23.sp12_h_r_0
 (5 5)  (767 373)  (767 373)  routing T_15_23.sp4_h_l_44 <X> T_15_23.sp4_v_b_3
 (3 12)  (765 380)  (765 380)  routing T_15_23.sp12_v_t_22 <X> T_15_23.sp12_h_r_1
 (11 12)  (773 380)  (773 380)  routing T_15_23.sp4_v_t_38 <X> T_15_23.sp4_v_b_11
 (13 12)  (775 380)  (775 380)  routing T_15_23.sp4_v_t_38 <X> T_15_23.sp4_v_b_11
 (8 15)  (770 383)  (770 383)  routing T_15_23.sp4_v_b_7 <X> T_15_23.sp4_v_t_47
 (10 15)  (772 383)  (772 383)  routing T_15_23.sp4_v_b_7 <X> T_15_23.sp4_v_t_47


LogicTile_16_23

 (11 2)  (827 370)  (827 370)  routing T_16_23.sp4_v_b_6 <X> T_16_23.sp4_v_t_39
 (13 2)  (829 370)  (829 370)  routing T_16_23.sp4_v_b_6 <X> T_16_23.sp4_v_t_39
 (21 2)  (837 370)  (837 370)  routing T_16_23.sp4_v_b_7 <X> T_16_23.lc_trk_g0_7
 (22 2)  (838 370)  (838 370)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_7 lc_trk_g0_7
 (23 2)  (839 370)  (839 370)  routing T_16_23.sp4_v_b_7 <X> T_16_23.lc_trk_g0_7
 (16 4)  (832 372)  (832 372)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g1_1
 (17 4)  (833 372)  (833 372)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (834 372)  (834 372)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g1_1
 (21 4)  (837 372)  (837 372)  routing T_16_23.sp12_h_r_3 <X> T_16_23.lc_trk_g1_3
 (22 4)  (838 372)  (838 372)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (840 372)  (840 372)  routing T_16_23.sp12_h_r_3 <X> T_16_23.lc_trk_g1_3
 (18 5)  (834 373)  (834 373)  routing T_16_23.sp4_v_b_9 <X> T_16_23.lc_trk_g1_1
 (21 5)  (837 373)  (837 373)  routing T_16_23.sp12_h_r_3 <X> T_16_23.lc_trk_g1_3
 (26 6)  (842 374)  (842 374)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (27 6)  (843 374)  (843 374)  routing T_16_23.lc_trk_g1_1 <X> T_16_23.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 374)  (845 374)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 374)  (847 374)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 374)  (848 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 374)  (849 374)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 374)  (852 374)  LC_3 Logic Functioning bit
 (38 6)  (854 374)  (854 374)  LC_3 Logic Functioning bit
 (41 6)  (857 374)  (857 374)  LC_3 Logic Functioning bit
 (43 6)  (859 374)  (859 374)  LC_3 Logic Functioning bit
 (51 6)  (867 374)  (867 374)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (26 7)  (842 375)  (842 375)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 375)  (843 375)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 375)  (844 375)  routing T_16_23.lc_trk_g3_6 <X> T_16_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 375)  (845 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (36 7)  (852 375)  (852 375)  LC_3 Logic Functioning bit
 (38 7)  (854 375)  (854 375)  LC_3 Logic Functioning bit
 (40 7)  (856 375)  (856 375)  LC_3 Logic Functioning bit
 (42 7)  (858 375)  (858 375)  LC_3 Logic Functioning bit
 (26 10)  (842 378)  (842 378)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (27 10)  (843 378)  (843 378)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 378)  (845 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 378)  (847 378)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 378)  (848 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 378)  (849 378)  routing T_16_23.lc_trk_g2_4 <X> T_16_23.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 378)  (852 378)  LC_5 Logic Functioning bit
 (38 10)  (854 378)  (854 378)  LC_5 Logic Functioning bit
 (41 10)  (857 378)  (857 378)  LC_5 Logic Functioning bit
 (43 10)  (859 378)  (859 378)  LC_5 Logic Functioning bit
 (48 10)  (864 378)  (864 378)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (17 11)  (833 379)  (833 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (26 11)  (842 379)  (842 379)  routing T_16_23.lc_trk_g0_7 <X> T_16_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 379)  (845 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (846 379)  (846 379)  routing T_16_23.lc_trk_g1_3 <X> T_16_23.wire_logic_cluster/lc_5/in_1
 (37 11)  (853 379)  (853 379)  LC_5 Logic Functioning bit
 (39 11)  (855 379)  (855 379)  LC_5 Logic Functioning bit
 (41 11)  (857 379)  (857 379)  LC_5 Logic Functioning bit
 (43 11)  (859 379)  (859 379)  LC_5 Logic Functioning bit
 (13 12)  (829 380)  (829 380)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_v_b_11
 (12 13)  (828 381)  (828 381)  routing T_16_23.sp4_h_l_46 <X> T_16_23.sp4_v_b_11
 (22 15)  (838 383)  (838 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_17_23

 (11 4)  (885 372)  (885 372)  routing T_17_23.sp4_v_t_44 <X> T_17_23.sp4_v_b_5
 (13 4)  (887 372)  (887 372)  routing T_17_23.sp4_v_t_44 <X> T_17_23.sp4_v_b_5


LogicTile_19_23

 (3 13)  (985 381)  (985 381)  routing T_19_23.sp12_h_l_22 <X> T_19_23.sp12_h_r_1


LogicTile_24_23

 (3 5)  (1255 373)  (1255 373)  routing T_24_23.sp12_h_l_23 <X> T_24_23.sp12_h_r_0


LogicTile_26_23

 (3 2)  (1351 370)  (1351 370)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23
 (3 3)  (1351 371)  (1351 371)  routing T_26_23.sp12_h_r_0 <X> T_26_23.sp12_h_l_23


LogicTile_27_23

 (3 15)  (1405 383)  (1405 383)  routing T_27_23.sp12_h_l_22 <X> T_27_23.sp12_v_t_22


LogicTile_31_23

 (3 15)  (1621 383)  (1621 383)  routing T_31_23.sp12_h_l_22 <X> T_31_23.sp12_v_t_22


IO_Tile_33_23

 (3 1)  (1729 369)  (1729 369)  IO control bit: IORIGHT_REN_1

 (4 4)  (1730 372)  (1730 372)  routing T_33_23.span4_vert_b_12 <X> T_33_23.lc_trk_g0_4
 (5 5)  (1731 373)  (1731 373)  routing T_33_23.span4_vert_b_12 <X> T_33_23.lc_trk_g0_4
 (7 5)  (1733 373)  (1733 373)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (2 6)  (1728 374)  (1728 374)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 374)  (1729 374)  IO control bit: IORIGHT_IE_1

 (4 9)  (1730 377)  (1730 377)  routing T_33_23.span12_horz_16 <X> T_33_23.lc_trk_g1_0
 (6 9)  (1732 377)  (1732 377)  routing T_33_23.span12_horz_16 <X> T_33_23.lc_trk_g1_0
 (7 9)  (1733 377)  (1733 377)  Enable bit of Mux _local_links/g1_mux_0 => span12_horz_16 lc_trk_g1_0
 (17 9)  (1743 377)  (1743 377)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 378)  (1736 378)  routing T_33_23.lc_trk_g0_4 <X> T_33_23.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 378)  (1738 378)  routing T_33_23.lc_trk_g1_0 <X> T_33_23.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 378)  (1742 378)  IOB_1 IO Functioning bit
 (11 11)  (1737 379)  (1737 379)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 379)  (1739 379)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 381)  (1743 381)  IOB_1 IO Functioning bit
 (17 14)  (1743 382)  (1743 382)  IOB_1 IO Functioning bit


IO_Tile_0_22

 (4 0)  (13 352)  (13 352)  routing T_0_22.span4_horz_0 <X> T_0_22.lc_trk_g0_0
 (16 0)  (1 352)  (1 352)  IOB_0 IO Functioning bit
 (3 1)  (14 353)  (14 353)  IO control bit: IOLEFT_REN_1

 (6 1)  (11 353)  (11 353)  routing T_0_22.span4_horz_0 <X> T_0_22.lc_trk_g0_0
 (7 1)  (10 353)  (10 353)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_0 lc_trk_g0_0
 (17 1)  (0 353)  (0 353)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (11 2)  (6 354)  (6 354)  routing T_0_22.span4_horz_7 <X> T_0_22.span4_vert_t_13
 (12 2)  (5 354)  (5 354)  routing T_0_22.span4_horz_7 <X> T_0_22.span4_vert_t_13
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (10 4)  (7 356)  (7 356)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 356)  (5 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 356)  (4 356)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 356)  (0 356)  IOB_0 IO Functioning bit
 (10 5)  (7 357)  (7 357)  routing T_0_22.lc_trk_g0_7 <X> T_0_22.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 357)  (6 357)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_7 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 357)  (5 357)  routing T_0_22.lc_trk_g1_7 <X> T_0_22.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 357)  (4 357)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 358)  (15 358)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (6 6)  (11 358)  (11 358)  routing T_0_22.span4_horz_7 <X> T_0_22.lc_trk_g0_7
 (7 6)  (10 358)  (10 358)  Enable bit of Mux _local_links/g0_mux_7 => span4_horz_7 lc_trk_g0_7
 (8 6)  (9 358)  (9 358)  routing T_0_22.span4_horz_7 <X> T_0_22.lc_trk_g0_7
 (4 8)  (13 360)  (13 360)  routing T_0_22.span4_vert_b_8 <X> T_0_22.lc_trk_g1_0
 (16 8)  (1 360)  (1 360)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 361)  (12 361)  routing T_0_22.span4_vert_b_8 <X> T_0_22.lc_trk_g1_0
 (7 9)  (10 361)  (10 361)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (16 9)  (1 361)  (1 361)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (12 10)  (5 362)  (5 362)  routing T_0_22.lc_trk_g1_0 <X> T_0_22.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 362)  (1 362)  IOB_1 IO Functioning bit
 (11 11)  (6 363)  (6 363)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 363)  (4 363)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_0 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit
 (5 14)  (12 366)  (12 366)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7
 (7 14)  (10 366)  (10 366)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 366)  (0 366)  IOB_1 IO Functioning bit
 (8 15)  (9 367)  (9 367)  routing T_0_22.span4_vert_b_7 <X> T_0_22.lc_trk_g1_7


LogicTile_2_22

 (3 5)  (75 357)  (75 357)  routing T_2_22.sp12_h_l_23 <X> T_2_22.sp12_h_r_0


LogicTile_3_22

 (3 14)  (129 366)  (129 366)  routing T_3_22.sp12_h_r_1 <X> T_3_22.sp12_v_t_22
 (3 15)  (129 367)  (129 367)  routing T_3_22.sp12_h_r_1 <X> T_3_22.sp12_v_t_22


LogicTile_4_22

 (4 3)  (184 355)  (184 355)  routing T_4_22.sp4_v_b_7 <X> T_4_22.sp4_h_l_37
 (9 10)  (189 362)  (189 362)  routing T_4_22.sp4_v_b_7 <X> T_4_22.sp4_h_l_42


LogicTile_10_22

 (3 1)  (495 353)  (495 353)  routing T_10_22.sp12_h_l_23 <X> T_10_22.sp12_v_b_0


LogicTile_12_22

 (3 1)  (603 353)  (603 353)  routing T_12_22.sp12_h_l_23 <X> T_12_22.sp12_v_b_0


LogicTile_13_22

 (11 12)  (665 364)  (665 364)  routing T_13_22.sp4_v_t_45 <X> T_13_22.sp4_v_b_11
 (12 13)  (666 365)  (666 365)  routing T_13_22.sp4_v_t_45 <X> T_13_22.sp4_v_b_11


LogicTile_14_22

 (3 1)  (711 353)  (711 353)  routing T_14_22.sp12_h_l_23 <X> T_14_22.sp12_v_b_0


LogicTile_15_22

 (15 1)  (777 353)  (777 353)  routing T_15_22.sp4_v_t_5 <X> T_15_22.lc_trk_g0_0
 (16 1)  (778 353)  (778 353)  routing T_15_22.sp4_v_t_5 <X> T_15_22.lc_trk_g0_0
 (17 1)  (779 353)  (779 353)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (14 2)  (776 354)  (776 354)  routing T_15_22.sp4_v_t_1 <X> T_15_22.lc_trk_g0_4
 (25 2)  (787 354)  (787 354)  routing T_15_22.sp4_v_t_3 <X> T_15_22.lc_trk_g0_6
 (14 3)  (776 355)  (776 355)  routing T_15_22.sp4_v_t_1 <X> T_15_22.lc_trk_g0_4
 (16 3)  (778 355)  (778 355)  routing T_15_22.sp4_v_t_1 <X> T_15_22.lc_trk_g0_4
 (17 3)  (779 355)  (779 355)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (22 3)  (784 355)  (784 355)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (785 355)  (785 355)  routing T_15_22.sp4_v_t_3 <X> T_15_22.lc_trk_g0_6
 (25 3)  (787 355)  (787 355)  routing T_15_22.sp4_v_t_3 <X> T_15_22.lc_trk_g0_6
 (25 6)  (787 358)  (787 358)  routing T_15_22.sp4_v_b_6 <X> T_15_22.lc_trk_g1_6
 (26 6)  (788 358)  (788 358)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 358)  (791 358)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 358)  (793 358)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 358)  (794 358)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 358)  (798 358)  LC_3 Logic Functioning bit
 (37 6)  (799 358)  (799 358)  LC_3 Logic Functioning bit
 (38 6)  (800 358)  (800 358)  LC_3 Logic Functioning bit
 (39 6)  (801 358)  (801 358)  LC_3 Logic Functioning bit
 (41 6)  (803 358)  (803 358)  LC_3 Logic Functioning bit
 (43 6)  (805 358)  (805 358)  LC_3 Logic Functioning bit
 (51 6)  (813 358)  (813 358)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (784 359)  (784 359)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_b_6 lc_trk_g1_6
 (23 7)  (785 359)  (785 359)  routing T_15_22.sp4_v_b_6 <X> T_15_22.lc_trk_g1_6
 (27 7)  (789 359)  (789 359)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 359)  (790 359)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 359)  (791 359)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 359)  (793 359)  routing T_15_22.lc_trk_g0_6 <X> T_15_22.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 359)  (798 359)  LC_3 Logic Functioning bit
 (38 7)  (800 359)  (800 359)  LC_3 Logic Functioning bit
 (26 8)  (788 360)  (788 360)  routing T_15_22.lc_trk_g0_4 <X> T_15_22.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 360)  (789 360)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 360)  (791 360)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 360)  (792 360)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 360)  (793 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 360)  (794 360)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 360)  (795 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 360)  (796 360)  routing T_15_22.lc_trk_g3_4 <X> T_15_22.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 360)  (798 360)  LC_4 Logic Functioning bit
 (38 8)  (800 360)  (800 360)  LC_4 Logic Functioning bit
 (41 8)  (803 360)  (803 360)  LC_4 Logic Functioning bit
 (43 8)  (805 360)  (805 360)  LC_4 Logic Functioning bit
 (47 8)  (809 360)  (809 360)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (29 9)  (791 361)  (791 361)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (792 361)  (792 361)  routing T_15_22.lc_trk_g1_6 <X> T_15_22.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 361)  (798 361)  LC_4 Logic Functioning bit
 (38 9)  (800 361)  (800 361)  LC_4 Logic Functioning bit
 (40 9)  (802 361)  (802 361)  LC_4 Logic Functioning bit
 (42 9)  (804 361)  (804 361)  LC_4 Logic Functioning bit
 (3 11)  (765 363)  (765 363)  routing T_15_22.sp12_v_b_1 <X> T_15_22.sp12_h_l_22
 (14 14)  (776 366)  (776 366)  routing T_15_22.sp12_v_t_3 <X> T_15_22.lc_trk_g3_4
 (14 15)  (776 367)  (776 367)  routing T_15_22.sp12_v_t_3 <X> T_15_22.lc_trk_g3_4
 (15 15)  (777 367)  (777 367)  routing T_15_22.sp12_v_t_3 <X> T_15_22.lc_trk_g3_4
 (17 15)  (779 367)  (779 367)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_16_22

 (6 2)  (822 354)  (822 354)  routing T_16_22.sp4_v_b_9 <X> T_16_22.sp4_v_t_37
 (5 3)  (821 355)  (821 355)  routing T_16_22.sp4_v_b_9 <X> T_16_22.sp4_v_t_37


LogicTile_17_22

 (8 3)  (882 355)  (882 355)  routing T_17_22.sp4_h_r_1 <X> T_17_22.sp4_v_t_36
 (9 3)  (883 355)  (883 355)  routing T_17_22.sp4_h_r_1 <X> T_17_22.sp4_v_t_36
 (9 5)  (883 357)  (883 357)  routing T_17_22.sp4_v_t_41 <X> T_17_22.sp4_v_b_4


LogicTile_18_22

 (19 6)  (947 358)  (947 358)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (19 13)  (947 365)  (947 365)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


RAM_Tile_25_22

 (2 12)  (1308 364)  (1308 364)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_r_22


LogicTile_28_22

 (12 15)  (1468 367)  (1468 367)  routing T_28_22.sp4_h_l_46 <X> T_28_22.sp4_v_t_46


LogicTile_30_22

 (3 3)  (1567 355)  (1567 355)  routing T_30_22.sp12_v_b_0 <X> T_30_22.sp12_h_l_23


IO_Tile_33_22

 (11 0)  (1737 352)  (1737 352)  routing T_33_22.span4_vert_b_0 <X> T_33_22.span4_vert_t_12
 (3 1)  (1729 353)  (1729 353)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 358)  (1728 358)  IO control bit: IORIGHT_REN_0



IO_Tile_0_21

 (3 1)  (14 337)  (14 337)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 342)  (15 342)  IO control bit: IOLEFT_REN_0



LogicTile_3_21

 (4 14)  (130 350)  (130 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (6 14)  (132 350)  (132 350)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44
 (5 15)  (131 351)  (131 351)  routing T_3_21.sp4_h_r_3 <X> T_3_21.sp4_v_t_44


LogicTile_4_21

 (3 4)  (183 340)  (183 340)  routing T_4_21.sp12_v_t_23 <X> T_4_21.sp12_h_r_0
 (19 7)  (199 343)  (199 343)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18
 (19 9)  (199 345)  (199 345)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9
 (19 15)  (199 351)  (199 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_21

 (8 11)  (350 347)  (350 347)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_42
 (9 11)  (351 347)  (351 347)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_42
 (10 11)  (352 347)  (352 347)  routing T_7_21.sp4_h_r_1 <X> T_7_21.sp4_v_t_42


RAM_Tile_8_21

 (19 13)  (415 349)  (415 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_9_21

 (13 1)  (451 337)  (451 337)  routing T_9_21.sp4_v_t_44 <X> T_9_21.sp4_h_r_2


LogicTile_12_21

 (26 0)  (626 336)  (626 336)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 336)  (627 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 336)  (628 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 336)  (629 336)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (630 336)  (630 336)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (32 0)  (632 336)  (632 336)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 336)  (633 336)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 336)  (636 336)  LC_0 Logic Functioning bit
 (37 0)  (637 336)  (637 336)  LC_0 Logic Functioning bit
 (38 0)  (638 336)  (638 336)  LC_0 Logic Functioning bit
 (39 0)  (639 336)  (639 336)  LC_0 Logic Functioning bit
 (41 0)  (641 336)  (641 336)  LC_0 Logic Functioning bit
 (43 0)  (643 336)  (643 336)  LC_0 Logic Functioning bit
 (52 0)  (652 336)  (652 336)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (26 1)  (626 337)  (626 337)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 337)  (628 337)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 337)  (629 337)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 337)  (630 337)  routing T_12_21.lc_trk_g3_6 <X> T_12_21.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 337)  (631 337)  routing T_12_21.lc_trk_g2_3 <X> T_12_21.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 337)  (636 337)  LC_0 Logic Functioning bit
 (38 1)  (638 337)  (638 337)  LC_0 Logic Functioning bit
 (26 4)  (626 340)  (626 340)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (27 4)  (627 340)  (627 340)  routing T_12_21.lc_trk_g1_0 <X> T_12_21.wire_logic_cluster/lc_2/in_1
 (29 4)  (629 340)  (629 340)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (632 340)  (632 340)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (633 340)  (633 340)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (34 4)  (634 340)  (634 340)  routing T_12_21.lc_trk_g3_0 <X> T_12_21.wire_logic_cluster/lc_2/in_3
 (36 4)  (636 340)  (636 340)  LC_2 Logic Functioning bit
 (37 4)  (637 340)  (637 340)  LC_2 Logic Functioning bit
 (38 4)  (638 340)  (638 340)  LC_2 Logic Functioning bit
 (39 4)  (639 340)  (639 340)  LC_2 Logic Functioning bit
 (41 4)  (641 340)  (641 340)  LC_2 Logic Functioning bit
 (43 4)  (643 340)  (643 340)  LC_2 Logic Functioning bit
 (51 4)  (651 340)  (651 340)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (9 5)  (609 341)  (609 341)  routing T_12_21.sp4_v_t_45 <X> T_12_21.sp4_v_b_4
 (10 5)  (610 341)  (610 341)  routing T_12_21.sp4_v_t_45 <X> T_12_21.sp4_v_b_4
 (14 5)  (614 341)  (614 341)  routing T_12_21.sp12_h_r_16 <X> T_12_21.lc_trk_g1_0
 (16 5)  (616 341)  (616 341)  routing T_12_21.sp12_h_r_16 <X> T_12_21.lc_trk_g1_0
 (17 5)  (617 341)  (617 341)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (26 5)  (626 341)  (626 341)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (28 5)  (628 341)  (628 341)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_2/in_0
 (29 5)  (629 341)  (629 341)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (636 341)  (636 341)  LC_2 Logic Functioning bit
 (38 5)  (638 341)  (638 341)  LC_2 Logic Functioning bit
 (22 6)  (622 342)  (622 342)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (21 7)  (621 343)  (621 343)  routing T_12_21.sp4_r_v_b_31 <X> T_12_21.lc_trk_g1_7
 (2 8)  (602 344)  (602 344)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (21 8)  (621 344)  (621 344)  routing T_12_21.sp12_v_t_0 <X> T_12_21.lc_trk_g2_3
 (22 8)  (622 344)  (622 344)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_t_0 lc_trk_g2_3
 (24 8)  (624 344)  (624 344)  routing T_12_21.sp12_v_t_0 <X> T_12_21.lc_trk_g2_3
 (21 9)  (621 345)  (621 345)  routing T_12_21.sp12_v_t_0 <X> T_12_21.lc_trk_g2_3
 (21 10)  (621 346)  (621 346)  routing T_12_21.sp4_h_r_39 <X> T_12_21.lc_trk_g2_7
 (22 10)  (622 346)  (622 346)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_39 lc_trk_g2_7
 (23 10)  (623 346)  (623 346)  routing T_12_21.sp4_h_r_39 <X> T_12_21.lc_trk_g2_7
 (24 10)  (624 346)  (624 346)  routing T_12_21.sp4_h_r_39 <X> T_12_21.lc_trk_g2_7
 (26 10)  (626 346)  (626 346)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (27 10)  (627 346)  (627 346)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 346)  (629 346)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 346)  (630 346)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (31 10)  (631 346)  (631 346)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (32 10)  (632 346)  (632 346)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 346)  (633 346)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 346)  (636 346)  LC_5 Logic Functioning bit
 (38 10)  (638 346)  (638 346)  LC_5 Logic Functioning bit
 (41 10)  (641 346)  (641 346)  LC_5 Logic Functioning bit
 (43 10)  (643 346)  (643 346)  LC_5 Logic Functioning bit
 (47 10)  (647 346)  (647 346)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (622 347)  (622 347)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (625 347)  (625 347)  routing T_12_21.sp4_r_v_b_38 <X> T_12_21.lc_trk_g2_6
 (26 11)  (626 347)  (626 347)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (28 11)  (628 347)  (628 347)  routing T_12_21.lc_trk_g2_7 <X> T_12_21.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 347)  (629 347)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (630 347)  (630 347)  routing T_12_21.lc_trk_g1_7 <X> T_12_21.wire_logic_cluster/lc_5/in_1
 (31 11)  (631 347)  (631 347)  routing T_12_21.lc_trk_g2_6 <X> T_12_21.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 347)  (636 347)  LC_5 Logic Functioning bit
 (38 11)  (638 347)  (638 347)  LC_5 Logic Functioning bit
 (40 11)  (640 347)  (640 347)  LC_5 Logic Functioning bit
 (42 11)  (642 347)  (642 347)  LC_5 Logic Functioning bit
 (16 13)  (616 349)  (616 349)  routing T_12_21.sp12_v_b_8 <X> T_12_21.lc_trk_g3_0
 (17 13)  (617 349)  (617 349)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_8 lc_trk_g3_0
 (22 15)  (622 351)  (622 351)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_22 lc_trk_g3_6


LogicTile_14_21

 (3 2)  (711 338)  (711 338)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23
 (3 3)  (711 339)  (711 339)  routing T_14_21.sp12_h_r_0 <X> T_14_21.sp12_h_l_23


LogicTile_15_21

 (6 8)  (768 344)  (768 344)  routing T_15_21.sp4_h_r_1 <X> T_15_21.sp4_v_b_6
 (8 9)  (770 345)  (770 345)  routing T_15_21.sp4_v_t_41 <X> T_15_21.sp4_v_b_7
 (10 9)  (772 345)  (772 345)  routing T_15_21.sp4_v_t_41 <X> T_15_21.sp4_v_b_7
 (4 12)  (766 348)  (766 348)  routing T_15_21.sp4_h_l_44 <X> T_15_21.sp4_v_b_9
 (5 13)  (767 349)  (767 349)  routing T_15_21.sp4_h_l_44 <X> T_15_21.sp4_v_b_9


LogicTile_16_21

 (4 0)  (820 336)  (820 336)  routing T_16_21.sp4_v_t_37 <X> T_16_21.sp4_v_b_0
 (6 4)  (822 340)  (822 340)  routing T_16_21.sp4_v_t_37 <X> T_16_21.sp4_v_b_3
 (5 5)  (821 341)  (821 341)  routing T_16_21.sp4_v_t_37 <X> T_16_21.sp4_v_b_3
 (9 5)  (825 341)  (825 341)  routing T_16_21.sp4_v_t_41 <X> T_16_21.sp4_v_b_4
 (19 13)  (835 349)  (835 349)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_17_21

 (9 1)  (883 337)  (883 337)  routing T_17_21.sp4_v_t_40 <X> T_17_21.sp4_v_b_1
 (10 1)  (884 337)  (884 337)  routing T_17_21.sp4_v_t_40 <X> T_17_21.sp4_v_b_1


LogicTile_18_21

 (3 6)  (931 342)  (931 342)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_t_23
 (3 7)  (931 343)  (931 343)  routing T_18_21.sp12_h_r_0 <X> T_18_21.sp12_v_t_23


LogicTile_20_21

 (3 2)  (1039 338)  (1039 338)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_h_l_23
 (6 2)  (1042 338)  (1042 338)  routing T_20_21.sp4_v_b_9 <X> T_20_21.sp4_v_t_37
 (3 3)  (1039 339)  (1039 339)  routing T_20_21.sp12_h_r_0 <X> T_20_21.sp12_h_l_23
 (5 3)  (1041 339)  (1041 339)  routing T_20_21.sp4_v_b_9 <X> T_20_21.sp4_v_t_37


LogicTile_21_21

 (5 5)  (1095 341)  (1095 341)  routing T_21_21.sp4_h_r_3 <X> T_21_21.sp4_v_b_3


LogicTile_22_21

 (19 15)  (1163 351)  (1163 351)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_23_21

 (3 13)  (1201 349)  (1201 349)  routing T_23_21.sp12_h_l_22 <X> T_23_21.sp12_h_r_1


LogicTile_26_21

 (3 2)  (1351 338)  (1351 338)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23
 (3 3)  (1351 339)  (1351 339)  routing T_26_21.sp12_h_r_0 <X> T_26_21.sp12_h_l_23


LogicTile_28_21

 (3 2)  (1459 338)  (1459 338)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23
 (3 3)  (1459 339)  (1459 339)  routing T_28_21.sp12_h_r_0 <X> T_28_21.sp12_h_l_23


LogicTile_30_21

 (3 2)  (1567 338)  (1567 338)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23
 (3 3)  (1567 339)  (1567 339)  routing T_30_21.sp12_h_r_0 <X> T_30_21.sp12_h_l_23


LogicTile_32_21

 (3 2)  (1675 338)  (1675 338)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23
 (3 3)  (1675 339)  (1675 339)  routing T_32_21.sp12_h_r_0 <X> T_32_21.sp12_h_l_23


IO_Tile_33_21

 (3 1)  (1729 337)  (1729 337)  IO control bit: IORIGHT_REN_1

 (17 1)  (1743 337)  (1743 337)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 338)  (1743 338)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 339)  (1743 339)  IOB_0 IO Functioning bit
 (4 5)  (1730 341)  (1730 341)  routing T_33_21.span4_vert_b_4 <X> T_33_21.lc_trk_g0_4
 (5 5)  (1731 341)  (1731 341)  routing T_33_21.span4_vert_b_4 <X> T_33_21.lc_trk_g0_4
 (7 5)  (1733 341)  (1733 341)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (2 6)  (1728 342)  (1728 342)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 342)  (1729 342)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 345)  (1729 345)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 345)  (1742 345)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 345)  (1743 345)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 346)  (1736 346)  routing T_33_21.lc_trk_g0_4 <X> T_33_21.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 346)  (1738 346)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 346)  (1742 346)  IOB_1 IO Functioning bit
 (4 11)  (1730 347)  (1730 347)  routing T_33_21.span12_horz_18 <X> T_33_21.lc_trk_g1_2
 (6 11)  (1732 347)  (1732 347)  routing T_33_21.span12_horz_18 <X> T_33_21.lc_trk_g1_2
 (7 11)  (1733 347)  (1733 347)  Enable bit of Mux _local_links/g1_mux_2 => span12_horz_18 lc_trk_g1_2
 (11 11)  (1737 347)  (1737 347)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 347)  (1738 347)  routing T_33_21.lc_trk_g1_2 <X> T_33_21.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 347)  (1739 347)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 349)  (1743 349)  IOB_1 IO Functioning bit
 (17 14)  (1743 350)  (1743 350)  IOB_1 IO Functioning bit


IO_Tile_0_20

 (11 0)  (6 320)  (6 320)  routing T_0_20.span4_horz_1 <X> T_0_20.span4_vert_t_12
 (12 0)  (5 320)  (5 320)  routing T_0_20.span4_horz_1 <X> T_0_20.span4_vert_t_12
 (16 0)  (1 320)  (1 320)  IOB_0 IO Functioning bit
 (3 1)  (14 321)  (14 321)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (4 2)  (13 322)  (13 322)  routing T_0_20.span4_horz_2 <X> T_0_20.lc_trk_g0_2
 (6 3)  (11 323)  (11 323)  routing T_0_20.span4_horz_2 <X> T_0_20.lc_trk_g0_2
 (7 3)  (10 323)  (10 323)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_2 lc_trk_g0_2
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (5 4)  (12 324)  (12 324)  routing T_0_20.span4_vert_b_5 <X> T_0_20.lc_trk_g0_5
 (7 4)  (10 324)  (10 324)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (11 4)  (6 324)  (6 324)  routing T_0_20.lc_trk_g1_2 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 324)  (5 324)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 324)  (0 324)  IOB_0 IO Functioning bit
 (8 5)  (9 325)  (9 325)  routing T_0_20.span4_vert_b_5 <X> T_0_20.lc_trk_g0_5
 (10 5)  (7 325)  (7 325)  routing T_0_20.lc_trk_g1_2 <X> T_0_20.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 325)  (6 325)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_2 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 325)  (5 325)  routing T_0_20.lc_trk_g1_3 <X> T_0_20.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 325)  (4 325)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_3 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 326)  (15 326)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (13 330)  (13 330)  routing T_0_20.span4_horz_2 <X> T_0_20.lc_trk_g1_2
 (5 10)  (12 330)  (12 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (6 10)  (11 330)  (11 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (7 10)  (10 330)  (10 330)  Enable bit of Mux _local_links/g1_mux_3 => span4_horz_35 lc_trk_g1_3
 (8 10)  (9 330)  (9 330)  routing T_0_20.span4_horz_35 <X> T_0_20.lc_trk_g1_3
 (13 10)  (4 330)  (4 330)  routing T_0_20.lc_trk_g0_5 <X> T_0_20.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 330)  (1 330)  IOB_1 IO Functioning bit
 (6 11)  (11 331)  (11 331)  routing T_0_20.span4_horz_2 <X> T_0_20.lc_trk_g1_2
 (7 11)  (10 331)  (10 331)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_2 lc_trk_g1_2
 (10 11)  (7 331)  (7 331)  routing T_0_20.lc_trk_g0_2 <X> T_0_20.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (6 331)  (6 331)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 331)  (4 331)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit
 (17 14)  (0 334)  (0 334)  IOB_1 IO Functioning bit


LogicTile_1_20

 (19 13)  (37 333)  (37 333)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_2_20

 (13 15)  (85 335)  (85 335)  routing T_2_20.sp4_v_b_6 <X> T_2_20.sp4_h_l_46


LogicTile_4_20

 (13 3)  (193 323)  (193 323)  routing T_4_20.sp4_v_b_9 <X> T_4_20.sp4_h_l_39


LogicTile_6_20

 (3 5)  (291 325)  (291 325)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_h_r_0


LogicTile_12_20

 (3 1)  (603 321)  (603 321)  routing T_12_20.sp12_h_l_23 <X> T_12_20.sp12_v_b_0


LogicTile_13_20

 (3 2)  (657 322)  (657 322)  routing T_13_20.sp12_h_r_0 <X> T_13_20.sp12_h_l_23
 (3 3)  (657 323)  (657 323)  routing T_13_20.sp12_h_r_0 <X> T_13_20.sp12_h_l_23
 (6 6)  (660 326)  (660 326)  routing T_13_20.sp4_v_b_0 <X> T_13_20.sp4_v_t_38
 (5 7)  (659 327)  (659 327)  routing T_13_20.sp4_v_b_0 <X> T_13_20.sp4_v_t_38


LogicTile_14_20

 (0 2)  (708 322)  (708 322)  routing T_14_20.glb_netwk_2 <X> T_14_20.wire_logic_cluster/lc_7/clk
 (2 2)  (710 322)  (710 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (0 4)  (708 324)  (708 324)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (1 4)  (709 324)  (709 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (5 4)  (713 324)  (713 324)  routing T_14_20.sp4_v_b_9 <X> T_14_20.sp4_h_r_3
 (1 5)  (709 325)  (709 325)  routing T_14_20.lc_trk_g2_2 <X> T_14_20.wire_logic_cluster/lc_7/cen
 (4 5)  (712 325)  (712 325)  routing T_14_20.sp4_v_b_9 <X> T_14_20.sp4_h_r_3
 (6 5)  (714 325)  (714 325)  routing T_14_20.sp4_v_b_9 <X> T_14_20.sp4_h_r_3
 (16 6)  (724 326)  (724 326)  routing T_14_20.sp4_v_b_5 <X> T_14_20.lc_trk_g1_5
 (17 6)  (725 326)  (725 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_5 lc_trk_g1_5
 (18 6)  (726 326)  (726 326)  routing T_14_20.sp4_v_b_5 <X> T_14_20.lc_trk_g1_5
 (2 8)  (710 328)  (710 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (22 9)  (730 329)  (730 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (731 329)  (731 329)  routing T_14_20.sp4_v_b_42 <X> T_14_20.lc_trk_g2_2
 (24 9)  (732 329)  (732 329)  routing T_14_20.sp4_v_b_42 <X> T_14_20.lc_trk_g2_2
 (21 10)  (729 330)  (729 330)  routing T_14_20.wire_logic_cluster/lc_7/out <X> T_14_20.lc_trk_g2_7
 (22 10)  (730 330)  (730 330)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 12)  (734 332)  (734 332)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (28 12)  (736 332)  (736 332)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 332)  (737 332)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 332)  (738 332)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 332)  (739 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 332)  (740 332)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 332)  (741 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 332)  (742 332)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 332)  (744 332)  LC_6 Logic Functioning bit
 (37 12)  (745 332)  (745 332)  LC_6 Logic Functioning bit
 (38 12)  (746 332)  (746 332)  LC_6 Logic Functioning bit
 (39 12)  (747 332)  (747 332)  LC_6 Logic Functioning bit
 (41 12)  (749 332)  (749 332)  LC_6 Logic Functioning bit
 (43 12)  (751 332)  (751 332)  LC_6 Logic Functioning bit
 (47 12)  (755 332)  (755 332)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (27 13)  (735 333)  (735 333)  routing T_14_20.lc_trk_g1_5 <X> T_14_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 333)  (737 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_5 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 333)  (738 333)  routing T_14_20.lc_trk_g2_7 <X> T_14_20.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 333)  (739 333)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 333)  (744 333)  LC_6 Logic Functioning bit
 (38 13)  (746 333)  (746 333)  LC_6 Logic Functioning bit
 (0 14)  (708 334)  (708 334)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 334)  (709 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (4 14)  (712 334)  (712 334)  routing T_14_20.sp4_v_b_9 <X> T_14_20.sp4_v_t_44
 (17 14)  (725 334)  (725 334)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (26 14)  (734 334)  (734 334)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (36 14)  (744 334)  (744 334)  LC_7 Logic Functioning bit
 (38 14)  (746 334)  (746 334)  LC_7 Logic Functioning bit
 (41 14)  (749 334)  (749 334)  LC_7 Logic Functioning bit
 (43 14)  (751 334)  (751 334)  LC_7 Logic Functioning bit
 (45 14)  (753 334)  (753 334)  LC_7 Logic Functioning bit
 (0 15)  (708 335)  (708 335)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 335)  (709 335)  routing T_14_20.lc_trk_g3_5 <X> T_14_20.wire_logic_cluster/lc_7/s_r
 (22 15)  (730 335)  (730 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 335)  (733 335)  routing T_14_20.sp4_r_v_b_46 <X> T_14_20.lc_trk_g3_6
 (26 15)  (734 335)  (734 335)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (27 15)  (735 335)  (735 335)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (736 335)  (736 335)  routing T_14_20.lc_trk_g3_6 <X> T_14_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 335)  (737 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 335)  (745 335)  LC_7 Logic Functioning bit
 (39 15)  (747 335)  (747 335)  LC_7 Logic Functioning bit
 (40 15)  (748 335)  (748 335)  LC_7 Logic Functioning bit
 (42 15)  (750 335)  (750 335)  LC_7 Logic Functioning bit


LogicTile_15_20

 (32 0)  (794 320)  (794 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_3 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 320)  (795 320)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 320)  (798 320)  LC_0 Logic Functioning bit
 (37 0)  (799 320)  (799 320)  LC_0 Logic Functioning bit
 (38 0)  (800 320)  (800 320)  LC_0 Logic Functioning bit
 (39 0)  (801 320)  (801 320)  LC_0 Logic Functioning bit
 (45 0)  (807 320)  (807 320)  LC_0 Logic Functioning bit
 (22 1)  (784 321)  (784 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (785 321)  (785 321)  routing T_15_20.sp4_v_b_18 <X> T_15_20.lc_trk_g0_2
 (24 1)  (786 321)  (786 321)  routing T_15_20.sp4_v_b_18 <X> T_15_20.lc_trk_g0_2
 (31 1)  (793 321)  (793 321)  routing T_15_20.lc_trk_g2_3 <X> T_15_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 321)  (798 321)  LC_0 Logic Functioning bit
 (37 1)  (799 321)  (799 321)  LC_0 Logic Functioning bit
 (38 1)  (800 321)  (800 321)  LC_0 Logic Functioning bit
 (39 1)  (801 321)  (801 321)  LC_0 Logic Functioning bit
 (53 1)  (815 321)  (815 321)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (0 2)  (762 322)  (762 322)  routing T_15_20.glb_netwk_2 <X> T_15_20.wire_logic_cluster/lc_7/clk
 (2 2)  (764 322)  (764 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (32 2)  (794 322)  (794 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (798 322)  (798 322)  LC_1 Logic Functioning bit
 (37 2)  (799 322)  (799 322)  LC_1 Logic Functioning bit
 (38 2)  (800 322)  (800 322)  LC_1 Logic Functioning bit
 (39 2)  (801 322)  (801 322)  LC_1 Logic Functioning bit
 (45 2)  (807 322)  (807 322)  LC_1 Logic Functioning bit
 (52 2)  (814 322)  (814 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (777 323)  (777 323)  routing T_15_20.sp4_v_t_9 <X> T_15_20.lc_trk_g0_4
 (16 3)  (778 323)  (778 323)  routing T_15_20.sp4_v_t_9 <X> T_15_20.lc_trk_g0_4
 (17 3)  (779 323)  (779 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (31 3)  (793 323)  (793 323)  routing T_15_20.lc_trk_g0_2 <X> T_15_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 323)  (798 323)  LC_1 Logic Functioning bit
 (37 3)  (799 323)  (799 323)  LC_1 Logic Functioning bit
 (38 3)  (800 323)  (800 323)  LC_1 Logic Functioning bit
 (39 3)  (801 323)  (801 323)  LC_1 Logic Functioning bit
 (0 4)  (762 324)  (762 324)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 4)  (763 324)  (763 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (26 4)  (788 324)  (788 324)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (36 4)  (798 324)  (798 324)  LC_2 Logic Functioning bit
 (38 4)  (800 324)  (800 324)  LC_2 Logic Functioning bit
 (41 4)  (803 324)  (803 324)  LC_2 Logic Functioning bit
 (43 4)  (805 324)  (805 324)  LC_2 Logic Functioning bit
 (45 4)  (807 324)  (807 324)  LC_2 Logic Functioning bit
 (52 4)  (814 324)  (814 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (0 5)  (762 325)  (762 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (1 5)  (763 325)  (763 325)  routing T_15_20.lc_trk_g3_3 <X> T_15_20.wire_logic_cluster/lc_7/cen
 (26 5)  (788 325)  (788 325)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 325)  (790 325)  routing T_15_20.lc_trk_g2_6 <X> T_15_20.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 325)  (791 325)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 325)  (799 325)  LC_2 Logic Functioning bit
 (39 5)  (801 325)  (801 325)  LC_2 Logic Functioning bit
 (40 5)  (802 325)  (802 325)  LC_2 Logic Functioning bit
 (42 5)  (804 325)  (804 325)  LC_2 Logic Functioning bit
 (15 6)  (777 326)  (777 326)  routing T_15_20.sp4_v_b_21 <X> T_15_20.lc_trk_g1_5
 (16 6)  (778 326)  (778 326)  routing T_15_20.sp4_v_b_21 <X> T_15_20.lc_trk_g1_5
 (17 6)  (779 326)  (779 326)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 8)  (784 328)  (784 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_27 lc_trk_g2_3
 (23 8)  (785 328)  (785 328)  routing T_15_20.sp4_h_r_27 <X> T_15_20.lc_trk_g2_3
 (24 8)  (786 328)  (786 328)  routing T_15_20.sp4_h_r_27 <X> T_15_20.lc_trk_g2_3
 (31 8)  (793 328)  (793 328)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 328)  (794 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 328)  (795 328)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 328)  (796 328)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 328)  (798 328)  LC_4 Logic Functioning bit
 (37 8)  (799 328)  (799 328)  LC_4 Logic Functioning bit
 (38 8)  (800 328)  (800 328)  LC_4 Logic Functioning bit
 (39 8)  (801 328)  (801 328)  LC_4 Logic Functioning bit
 (45 8)  (807 328)  (807 328)  LC_4 Logic Functioning bit
 (51 8)  (813 328)  (813 328)  Enable bit of Mux _out_links/OutMux2_4 => wire_logic_cluster/lc_4/out sp4_v_t_29
 (21 9)  (783 329)  (783 329)  routing T_15_20.sp4_h_r_27 <X> T_15_20.lc_trk_g2_3
 (31 9)  (793 329)  (793 329)  routing T_15_20.lc_trk_g3_6 <X> T_15_20.wire_logic_cluster/lc_4/in_3
 (36 9)  (798 329)  (798 329)  LC_4 Logic Functioning bit
 (37 9)  (799 329)  (799 329)  LC_4 Logic Functioning bit
 (38 9)  (800 329)  (800 329)  LC_4 Logic Functioning bit
 (39 9)  (801 329)  (801 329)  LC_4 Logic Functioning bit
 (31 10)  (793 330)  (793 330)  routing T_15_20.lc_trk_g0_4 <X> T_15_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 330)  (794 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (798 330)  (798 330)  LC_5 Logic Functioning bit
 (37 10)  (799 330)  (799 330)  LC_5 Logic Functioning bit
 (38 10)  (800 330)  (800 330)  LC_5 Logic Functioning bit
 (39 10)  (801 330)  (801 330)  LC_5 Logic Functioning bit
 (45 10)  (807 330)  (807 330)  LC_5 Logic Functioning bit
 (51 10)  (813 330)  (813 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (784 331)  (784 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (36 11)  (798 331)  (798 331)  LC_5 Logic Functioning bit
 (37 11)  (799 331)  (799 331)  LC_5 Logic Functioning bit
 (38 11)  (800 331)  (800 331)  LC_5 Logic Functioning bit
 (39 11)  (801 331)  (801 331)  LC_5 Logic Functioning bit
 (21 12)  (783 332)  (783 332)  routing T_15_20.sp4_h_r_43 <X> T_15_20.lc_trk_g3_3
 (22 12)  (784 332)  (784 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_h_r_43 lc_trk_g3_3
 (23 12)  (785 332)  (785 332)  routing T_15_20.sp4_h_r_43 <X> T_15_20.lc_trk_g3_3
 (24 12)  (786 332)  (786 332)  routing T_15_20.sp4_h_r_43 <X> T_15_20.lc_trk_g3_3
 (21 13)  (783 333)  (783 333)  routing T_15_20.sp4_h_r_43 <X> T_15_20.lc_trk_g3_3
 (1 14)  (763 334)  (763 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (14 14)  (776 334)  (776 334)  routing T_15_20.sp4_v_b_36 <X> T_15_20.lc_trk_g3_4
 (25 14)  (787 334)  (787 334)  routing T_15_20.sp4_v_b_38 <X> T_15_20.lc_trk_g3_6
 (26 14)  (788 334)  (788 334)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (36 14)  (798 334)  (798 334)  LC_7 Logic Functioning bit
 (38 14)  (800 334)  (800 334)  LC_7 Logic Functioning bit
 (41 14)  (803 334)  (803 334)  LC_7 Logic Functioning bit
 (43 14)  (805 334)  (805 334)  LC_7 Logic Functioning bit
 (45 14)  (807 334)  (807 334)  LC_7 Logic Functioning bit
 (0 15)  (762 335)  (762 335)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 335)  (763 335)  routing T_15_20.lc_trk_g1_5 <X> T_15_20.wire_logic_cluster/lc_7/s_r
 (14 15)  (776 335)  (776 335)  routing T_15_20.sp4_v_b_36 <X> T_15_20.lc_trk_g3_4
 (16 15)  (778 335)  (778 335)  routing T_15_20.sp4_v_b_36 <X> T_15_20.lc_trk_g3_4
 (17 15)  (779 335)  (779 335)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (784 335)  (784 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (785 335)  (785 335)  routing T_15_20.sp4_v_b_38 <X> T_15_20.lc_trk_g3_6
 (25 15)  (787 335)  (787 335)  routing T_15_20.sp4_v_b_38 <X> T_15_20.lc_trk_g3_6
 (27 15)  (789 335)  (789 335)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 335)  (790 335)  routing T_15_20.lc_trk_g3_4 <X> T_15_20.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 335)  (791 335)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 335)  (799 335)  LC_7 Logic Functioning bit
 (39 15)  (801 335)  (801 335)  LC_7 Logic Functioning bit
 (40 15)  (802 335)  (802 335)  LC_7 Logic Functioning bit
 (42 15)  (804 335)  (804 335)  LC_7 Logic Functioning bit
 (51 15)  (813 335)  (813 335)  Enable bit of Mux _out_links/OutMux1_7 => wire_logic_cluster/lc_7/out sp4_v_b_30


LogicTile_16_20

 (15 0)  (831 320)  (831 320)  routing T_16_20.sp4_v_b_17 <X> T_16_20.lc_trk_g0_1
 (16 0)  (832 320)  (832 320)  routing T_16_20.sp4_v_b_17 <X> T_16_20.lc_trk_g0_1
 (17 0)  (833 320)  (833 320)  Enable bit of Mux _local_links/g0_mux_1 => sp4_v_b_17 lc_trk_g0_1
 (36 0)  (852 320)  (852 320)  LC_0 Logic Functioning bit
 (38 0)  (854 320)  (854 320)  LC_0 Logic Functioning bit
 (41 0)  (857 320)  (857 320)  LC_0 Logic Functioning bit
 (43 0)  (859 320)  (859 320)  LC_0 Logic Functioning bit
 (45 0)  (861 320)  (861 320)  LC_0 Logic Functioning bit
 (11 1)  (827 321)  (827 321)  routing T_16_20.sp4_h_l_43 <X> T_16_20.sp4_h_r_2
 (13 1)  (829 321)  (829 321)  routing T_16_20.sp4_h_l_43 <X> T_16_20.sp4_h_r_2
 (14 1)  (830 321)  (830 321)  routing T_16_20.sp4_r_v_b_35 <X> T_16_20.lc_trk_g0_0
 (17 1)  (833 321)  (833 321)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_35 lc_trk_g0_0
 (22 1)  (838 321)  (838 321)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_2 lc_trk_g0_2
 (23 1)  (839 321)  (839 321)  routing T_16_20.sp4_h_r_2 <X> T_16_20.lc_trk_g0_2
 (24 1)  (840 321)  (840 321)  routing T_16_20.sp4_h_r_2 <X> T_16_20.lc_trk_g0_2
 (25 1)  (841 321)  (841 321)  routing T_16_20.sp4_h_r_2 <X> T_16_20.lc_trk_g0_2
 (29 1)  (845 321)  (845 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (37 1)  (853 321)  (853 321)  LC_0 Logic Functioning bit
 (39 1)  (855 321)  (855 321)  LC_0 Logic Functioning bit
 (40 1)  (856 321)  (856 321)  LC_0 Logic Functioning bit
 (42 1)  (858 321)  (858 321)  LC_0 Logic Functioning bit
 (0 2)  (816 322)  (816 322)  routing T_16_20.glb_netwk_2 <X> T_16_20.wire_logic_cluster/lc_7/clk
 (2 2)  (818 322)  (818 322)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (36 2)  (852 322)  (852 322)  LC_1 Logic Functioning bit
 (38 2)  (854 322)  (854 322)  LC_1 Logic Functioning bit
 (41 2)  (857 322)  (857 322)  LC_1 Logic Functioning bit
 (43 2)  (859 322)  (859 322)  LC_1 Logic Functioning bit
 (45 2)  (861 322)  (861 322)  LC_1 Logic Functioning bit
 (52 2)  (868 322)  (868 322)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (15 3)  (831 323)  (831 323)  routing T_16_20.sp4_v_t_9 <X> T_16_20.lc_trk_g0_4
 (16 3)  (832 323)  (832 323)  routing T_16_20.sp4_v_t_9 <X> T_16_20.lc_trk_g0_4
 (17 3)  (833 323)  (833 323)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (29 3)  (845 323)  (845 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (37 3)  (853 323)  (853 323)  LC_1 Logic Functioning bit
 (39 3)  (855 323)  (855 323)  LC_1 Logic Functioning bit
 (40 3)  (856 323)  (856 323)  LC_1 Logic Functioning bit
 (42 3)  (858 323)  (858 323)  LC_1 Logic Functioning bit
 (1 4)  (817 324)  (817 324)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (31 4)  (847 324)  (847 324)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 324)  (848 324)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_4 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 324)  (850 324)  routing T_16_20.lc_trk_g1_4 <X> T_16_20.wire_logic_cluster/lc_2/in_3
 (36 4)  (852 324)  (852 324)  LC_2 Logic Functioning bit
 (37 4)  (853 324)  (853 324)  LC_2 Logic Functioning bit
 (38 4)  (854 324)  (854 324)  LC_2 Logic Functioning bit
 (39 4)  (855 324)  (855 324)  LC_2 Logic Functioning bit
 (45 4)  (861 324)  (861 324)  LC_2 Logic Functioning bit
 (52 4)  (868 324)  (868 324)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (1 5)  (817 325)  (817 325)  routing T_16_20.lc_trk_g0_2 <X> T_16_20.wire_logic_cluster/lc_7/cen
 (36 5)  (852 325)  (852 325)  LC_2 Logic Functioning bit
 (37 5)  (853 325)  (853 325)  LC_2 Logic Functioning bit
 (38 5)  (854 325)  (854 325)  LC_2 Logic Functioning bit
 (39 5)  (855 325)  (855 325)  LC_2 Logic Functioning bit
 (14 7)  (830 327)  (830 327)  routing T_16_20.sp4_r_v_b_28 <X> T_16_20.lc_trk_g1_4
 (17 7)  (833 327)  (833 327)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_28 lc_trk_g1_4
 (14 8)  (830 328)  (830 328)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g2_0
 (32 8)  (848 328)  (848 328)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 328)  (849 328)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (34 8)  (850 328)  (850 328)  routing T_16_20.lc_trk_g3_0 <X> T_16_20.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 328)  (852 328)  LC_4 Logic Functioning bit
 (37 8)  (853 328)  (853 328)  LC_4 Logic Functioning bit
 (38 8)  (854 328)  (854 328)  LC_4 Logic Functioning bit
 (39 8)  (855 328)  (855 328)  LC_4 Logic Functioning bit
 (45 8)  (861 328)  (861 328)  LC_4 Logic Functioning bit
 (52 8)  (868 328)  (868 328)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (14 9)  (830 329)  (830 329)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g2_0
 (15 9)  (831 329)  (831 329)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g2_0
 (16 9)  (832 329)  (832 329)  routing T_16_20.sp4_h_r_40 <X> T_16_20.lc_trk_g2_0
 (17 9)  (833 329)  (833 329)  Enable bit of Mux _local_links/g2_mux_0 => sp4_h_r_40 lc_trk_g2_0
 (36 9)  (852 329)  (852 329)  LC_4 Logic Functioning bit
 (37 9)  (853 329)  (853 329)  LC_4 Logic Functioning bit
 (38 9)  (854 329)  (854 329)  LC_4 Logic Functioning bit
 (39 9)  (855 329)  (855 329)  LC_4 Logic Functioning bit
 (5 10)  (821 330)  (821 330)  routing T_16_20.sp4_v_b_6 <X> T_16_20.sp4_h_l_43
 (31 10)  (847 330)  (847 330)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 330)  (848 330)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 330)  (849 330)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 330)  (852 330)  LC_5 Logic Functioning bit
 (37 10)  (853 330)  (853 330)  LC_5 Logic Functioning bit
 (38 10)  (854 330)  (854 330)  LC_5 Logic Functioning bit
 (39 10)  (855 330)  (855 330)  LC_5 Logic Functioning bit
 (45 10)  (861 330)  (861 330)  LC_5 Logic Functioning bit
 (51 10)  (867 330)  (867 330)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (22 11)  (838 331)  (838 331)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (839 331)  (839 331)  routing T_16_20.sp4_v_b_46 <X> T_16_20.lc_trk_g2_6
 (24 11)  (840 331)  (840 331)  routing T_16_20.sp4_v_b_46 <X> T_16_20.lc_trk_g2_6
 (31 11)  (847 331)  (847 331)  routing T_16_20.lc_trk_g2_6 <X> T_16_20.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 331)  (852 331)  LC_5 Logic Functioning bit
 (37 11)  (853 331)  (853 331)  LC_5 Logic Functioning bit
 (38 11)  (854 331)  (854 331)  LC_5 Logic Functioning bit
 (39 11)  (855 331)  (855 331)  LC_5 Logic Functioning bit
 (36 12)  (852 332)  (852 332)  LC_6 Logic Functioning bit
 (38 12)  (854 332)  (854 332)  LC_6 Logic Functioning bit
 (41 12)  (857 332)  (857 332)  LC_6 Logic Functioning bit
 (43 12)  (859 332)  (859 332)  LC_6 Logic Functioning bit
 (45 12)  (861 332)  (861 332)  LC_6 Logic Functioning bit
 (51 12)  (867 332)  (867 332)  Enable bit of Mux _out_links/OutMux2_6 => wire_logic_cluster/lc_6/out sp4_v_t_33
 (14 13)  (830 333)  (830 333)  routing T_16_20.sp4_r_v_b_40 <X> T_16_20.lc_trk_g3_0
 (17 13)  (833 333)  (833 333)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0
 (28 13)  (844 333)  (844 333)  routing T_16_20.lc_trk_g2_0 <X> T_16_20.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 333)  (845 333)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_0 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 333)  (853 333)  LC_6 Logic Functioning bit
 (39 13)  (855 333)  (855 333)  LC_6 Logic Functioning bit
 (40 13)  (856 333)  (856 333)  LC_6 Logic Functioning bit
 (42 13)  (858 333)  (858 333)  LC_6 Logic Functioning bit
 (1 14)  (817 334)  (817 334)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (817 335)  (817 335)  routing T_16_20.lc_trk_g0_4 <X> T_16_20.wire_logic_cluster/lc_7/s_r


LogicTile_17_20

 (14 0)  (888 320)  (888 320)  routing T_17_20.lft_op_0 <X> T_17_20.lc_trk_g0_0
 (27 0)  (901 320)  (901 320)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (28 0)  (902 320)  (902 320)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 320)  (903 320)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 320)  (904 320)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (31 0)  (905 320)  (905 320)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (32 0)  (906 320)  (906 320)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (908 320)  (908 320)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (36 0)  (910 320)  (910 320)  LC_0 Logic Functioning bit
 (38 0)  (912 320)  (912 320)  LC_0 Logic Functioning bit
 (47 0)  (921 320)  (921 320)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (15 1)  (889 321)  (889 321)  routing T_17_20.lft_op_0 <X> T_17_20.lc_trk_g0_0
 (17 1)  (891 321)  (891 321)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (26 1)  (900 321)  (900 321)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (27 1)  (901 321)  (901 321)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (28 1)  (902 321)  (902 321)  routing T_17_20.lc_trk_g3_3 <X> T_17_20.wire_logic_cluster/lc_0/in_0
 (29 1)  (903 321)  (903 321)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_3 wire_logic_cluster/lc_0/in_0
 (30 1)  (904 321)  (904 321)  routing T_17_20.lc_trk_g3_6 <X> T_17_20.wire_logic_cluster/lc_0/in_1
 (31 1)  (905 321)  (905 321)  routing T_17_20.lc_trk_g1_6 <X> T_17_20.wire_logic_cluster/lc_0/in_3
 (36 1)  (910 321)  (910 321)  LC_0 Logic Functioning bit
 (37 1)  (911 321)  (911 321)  LC_0 Logic Functioning bit
 (38 1)  (912 321)  (912 321)  LC_0 Logic Functioning bit
 (39 1)  (913 321)  (913 321)  LC_0 Logic Functioning bit
 (40 1)  (914 321)  (914 321)  LC_0 Logic Functioning bit
 (42 1)  (916 321)  (916 321)  LC_0 Logic Functioning bit
 (29 2)  (903 322)  (903 322)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (906 322)  (906 322)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_2 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 322)  (907 322)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 2)  (910 322)  (910 322)  LC_1 Logic Functioning bit
 (38 2)  (912 322)  (912 322)  LC_1 Logic Functioning bit
 (41 2)  (915 322)  (915 322)  LC_1 Logic Functioning bit
 (43 2)  (917 322)  (917 322)  LC_1 Logic Functioning bit
 (9 3)  (883 323)  (883 323)  routing T_17_20.sp4_v_b_1 <X> T_17_20.sp4_v_t_36
 (26 3)  (900 323)  (900 323)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (28 3)  (902 323)  (902 323)  routing T_17_20.lc_trk_g2_3 <X> T_17_20.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 323)  (903 323)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (905 323)  (905 323)  routing T_17_20.lc_trk_g2_2 <X> T_17_20.wire_logic_cluster/lc_1/in_3
 (36 3)  (910 323)  (910 323)  LC_1 Logic Functioning bit
 (38 3)  (912 323)  (912 323)  LC_1 Logic Functioning bit
 (40 3)  (914 323)  (914 323)  LC_1 Logic Functioning bit
 (42 3)  (916 323)  (916 323)  LC_1 Logic Functioning bit
 (46 3)  (920 323)  (920 323)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (4 4)  (878 324)  (878 324)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (6 4)  (880 324)  (880 324)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (5 5)  (879 325)  (879 325)  routing T_17_20.sp4_h_l_44 <X> T_17_20.sp4_v_b_3
 (5 6)  (879 326)  (879 326)  routing T_17_20.sp4_v_t_38 <X> T_17_20.sp4_h_l_38
 (12 6)  (886 326)  (886 326)  routing T_17_20.sp4_v_t_46 <X> T_17_20.sp4_h_l_40
 (25 6)  (899 326)  (899 326)  routing T_17_20.sp4_h_l_11 <X> T_17_20.lc_trk_g1_6
 (6 7)  (880 327)  (880 327)  routing T_17_20.sp4_v_t_38 <X> T_17_20.sp4_h_l_38
 (11 7)  (885 327)  (885 327)  routing T_17_20.sp4_v_t_46 <X> T_17_20.sp4_h_l_40
 (13 7)  (887 327)  (887 327)  routing T_17_20.sp4_v_t_46 <X> T_17_20.sp4_h_l_40
 (22 7)  (896 327)  (896 327)  Enable bit of Mux _local_links/g1_mux_6 => sp4_h_l_11 lc_trk_g1_6
 (23 7)  (897 327)  (897 327)  routing T_17_20.sp4_h_l_11 <X> T_17_20.lc_trk_g1_6
 (24 7)  (898 327)  (898 327)  routing T_17_20.sp4_h_l_11 <X> T_17_20.lc_trk_g1_6
 (25 7)  (899 327)  (899 327)  routing T_17_20.sp4_h_l_11 <X> T_17_20.lc_trk_g1_6
 (21 8)  (895 328)  (895 328)  routing T_17_20.sp4_v_t_22 <X> T_17_20.lc_trk_g2_3
 (22 8)  (896 328)  (896 328)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_22 lc_trk_g2_3
 (23 8)  (897 328)  (897 328)  routing T_17_20.sp4_v_t_22 <X> T_17_20.lc_trk_g2_3
 (21 9)  (895 329)  (895 329)  routing T_17_20.sp4_v_t_22 <X> T_17_20.lc_trk_g2_3
 (22 9)  (896 329)  (896 329)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_10 lc_trk_g2_2
 (11 12)  (885 332)  (885 332)  routing T_17_20.sp4_h_l_40 <X> T_17_20.sp4_v_b_11
 (13 12)  (887 332)  (887 332)  routing T_17_20.sp4_h_l_40 <X> T_17_20.sp4_v_b_11
 (22 12)  (896 332)  (896 332)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (12 13)  (886 333)  (886 333)  routing T_17_20.sp4_h_l_40 <X> T_17_20.sp4_v_b_11
 (21 13)  (895 333)  (895 333)  routing T_17_20.sp4_r_v_b_43 <X> T_17_20.lc_trk_g3_3
 (25 14)  (899 334)  (899 334)  routing T_17_20.sp4_h_r_38 <X> T_17_20.lc_trk_g3_6
 (22 15)  (896 335)  (896 335)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (897 335)  (897 335)  routing T_17_20.sp4_h_r_38 <X> T_17_20.lc_trk_g3_6
 (24 15)  (898 335)  (898 335)  routing T_17_20.sp4_h_r_38 <X> T_17_20.lc_trk_g3_6


LogicTile_19_20

 (19 6)  (1001 326)  (1001 326)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_20_20

 (13 15)  (1049 335)  (1049 335)  routing T_20_20.sp4_v_b_6 <X> T_20_20.sp4_h_l_46


LogicTile_21_20

 (11 1)  (1101 321)  (1101 321)  routing T_21_20.sp4_h_l_39 <X> T_21_20.sp4_h_r_2


LogicTile_24_20

 (3 7)  (1255 327)  (1255 327)  routing T_24_20.sp12_h_l_23 <X> T_24_20.sp12_v_t_23


RAM_Tile_25_20

 (8 12)  (1314 332)  (1314 332)  routing T_25_20.sp4_h_l_39 <X> T_25_20.sp4_h_r_10
 (10 12)  (1316 332)  (1316 332)  routing T_25_20.sp4_h_l_39 <X> T_25_20.sp4_h_r_10


LogicTile_29_20

 (4 9)  (1514 329)  (1514 329)  routing T_29_20.sp4_h_l_47 <X> T_29_20.sp4_h_r_6
 (6 9)  (1516 329)  (1516 329)  routing T_29_20.sp4_h_l_47 <X> T_29_20.sp4_h_r_6


IO_Tile_33_20

 (3 1)  (1729 321)  (1729 321)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 326)  (1728 326)  IO control bit: IORIGHT_REN_0

 (13 13)  (1739 333)  (1739 333)  routing T_33_20.span4_horz_43 <X> T_33_20.span4_vert_b_3


IO_Tile_0_19

 (3 1)  (14 305)  (14 305)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 310)  (15 310)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 316)  (6 316)  routing T_0_19.span4_horz_19 <X> T_0_19.span4_vert_t_15
 (12 12)  (5 316)  (5 316)  routing T_0_19.span4_horz_19 <X> T_0_19.span4_vert_t_15


LogicTile_2_19

 (19 6)  (91 310)  (91 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_3_19

 (4 11)  (130 315)  (130 315)  routing T_3_19.sp4_v_b_1 <X> T_3_19.sp4_h_l_43


LogicTile_4_19

 (19 9)  (199 313)  (199 313)  Enable bit of Mux _span_links/cross_mux_vert_8 => sp12_v_t_14 sp4_v_t_9


LogicTile_12_19

 (22 6)  (622 310)  (622 310)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (623 310)  (623 310)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g1_7
 (24 6)  (624 310)  (624 310)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g1_7
 (31 6)  (631 310)  (631 310)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 310)  (632 310)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (634 310)  (634 310)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (40 6)  (640 310)  (640 310)  LC_3 Logic Functioning bit
 (41 6)  (641 310)  (641 310)  LC_3 Logic Functioning bit
 (42 6)  (642 310)  (642 310)  LC_3 Logic Functioning bit
 (43 6)  (643 310)  (643 310)  LC_3 Logic Functioning bit
 (52 6)  (652 310)  (652 310)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (21 7)  (621 311)  (621 311)  routing T_12_19.sp4_h_r_7 <X> T_12_19.lc_trk_g1_7
 (31 7)  (631 311)  (631 311)  routing T_12_19.lc_trk_g1_7 <X> T_12_19.wire_logic_cluster/lc_3/in_3
 (40 7)  (640 311)  (640 311)  LC_3 Logic Functioning bit
 (41 7)  (641 311)  (641 311)  LC_3 Logic Functioning bit
 (42 7)  (642 311)  (642 311)  LC_3 Logic Functioning bit
 (43 7)  (643 311)  (643 311)  LC_3 Logic Functioning bit
 (14 10)  (614 314)  (614 314)  routing T_12_19.sp4_v_t_17 <X> T_12_19.lc_trk_g2_4
 (17 10)  (617 314)  (617 314)  Enable bit of Mux _local_links/g2_mux_5 => sp4_r_v_b_13 lc_trk_g2_5
 (26 10)  (626 314)  (626 314)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (28 10)  (628 314)  (628 314)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (29 10)  (629 314)  (629 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (630 314)  (630 314)  routing T_12_19.lc_trk_g2_4 <X> T_12_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (632 314)  (632 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (633 314)  (633 314)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (634 314)  (634 314)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (636 314)  (636 314)  LC_5 Logic Functioning bit
 (37 10)  (637 314)  (637 314)  LC_5 Logic Functioning bit
 (38 10)  (638 314)  (638 314)  LC_5 Logic Functioning bit
 (39 10)  (639 314)  (639 314)  LC_5 Logic Functioning bit
 (41 10)  (641 314)  (641 314)  LC_5 Logic Functioning bit
 (43 10)  (643 314)  (643 314)  LC_5 Logic Functioning bit
 (47 10)  (647 314)  (647 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (16 11)  (616 315)  (616 315)  routing T_12_19.sp4_v_t_17 <X> T_12_19.lc_trk_g2_4
 (17 11)  (617 315)  (617 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (28 11)  (628 315)  (628 315)  routing T_12_19.lc_trk_g2_5 <X> T_12_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (629 315)  (629 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (31 11)  (631 315)  (631 315)  routing T_12_19.lc_trk_g3_3 <X> T_12_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (636 315)  (636 315)  LC_5 Logic Functioning bit
 (38 11)  (638 315)  (638 315)  LC_5 Logic Functioning bit
 (21 12)  (621 316)  (621 316)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3
 (22 12)  (622 316)  (622 316)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_t_0 lc_trk_g3_3
 (24 12)  (624 316)  (624 316)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3
 (21 13)  (621 317)  (621 317)  routing T_12_19.sp12_v_t_0 <X> T_12_19.lc_trk_g3_3


LogicTile_13_19

 (8 1)  (662 305)  (662 305)  routing T_13_19.sp4_h_r_1 <X> T_13_19.sp4_v_b_1


LogicTile_14_19

 (25 0)  (733 304)  (733 304)  routing T_14_19.wire_logic_cluster/lc_2/out <X> T_14_19.lc_trk_g0_2
 (15 1)  (723 305)  (723 305)  routing T_14_19.sp4_v_t_5 <X> T_14_19.lc_trk_g0_0
 (16 1)  (724 305)  (724 305)  routing T_14_19.sp4_v_t_5 <X> T_14_19.lc_trk_g0_0
 (17 1)  (725 305)  (725 305)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_t_5 lc_trk_g0_0
 (22 1)  (730 305)  (730 305)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (0 2)  (708 306)  (708 306)  routing T_14_19.glb_netwk_2 <X> T_14_19.wire_logic_cluster/lc_7/clk
 (2 2)  (710 306)  (710 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (26 2)  (734 306)  (734 306)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 2)  (737 306)  (737 306)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 306)  (740 306)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (744 306)  (744 306)  LC_1 Logic Functioning bit
 (38 2)  (746 306)  (746 306)  LC_1 Logic Functioning bit
 (52 2)  (760 306)  (760 306)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (26 3)  (734 307)  (734 307)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 307)  (736 307)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 307)  (737 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 307)  (739 307)  routing T_14_19.lc_trk_g0_2 <X> T_14_19.wire_logic_cluster/lc_1/in_3
 (36 3)  (744 307)  (744 307)  LC_1 Logic Functioning bit
 (37 3)  (745 307)  (745 307)  LC_1 Logic Functioning bit
 (38 3)  (746 307)  (746 307)  LC_1 Logic Functioning bit
 (39 3)  (747 307)  (747 307)  LC_1 Logic Functioning bit
 (40 3)  (748 307)  (748 307)  LC_1 Logic Functioning bit
 (42 3)  (750 307)  (750 307)  LC_1 Logic Functioning bit
 (0 4)  (708 308)  (708 308)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (1 4)  (709 308)  (709 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g2_2 wire_logic_cluster/lc_7/cen
 (11 4)  (719 308)  (719 308)  routing T_14_19.sp4_v_t_44 <X> T_14_19.sp4_v_b_5
 (13 4)  (721 308)  (721 308)  routing T_14_19.sp4_v_t_44 <X> T_14_19.sp4_v_b_5
 (31 4)  (739 308)  (739 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 308)  (740 308)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (741 308)  (741 308)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 4)  (744 308)  (744 308)  LC_2 Logic Functioning bit
 (37 4)  (745 308)  (745 308)  LC_2 Logic Functioning bit
 (38 4)  (746 308)  (746 308)  LC_2 Logic Functioning bit
 (39 4)  (747 308)  (747 308)  LC_2 Logic Functioning bit
 (45 4)  (753 308)  (753 308)  LC_2 Logic Functioning bit
 (1 5)  (709 309)  (709 309)  routing T_14_19.lc_trk_g2_2 <X> T_14_19.wire_logic_cluster/lc_7/cen
 (31 5)  (739 309)  (739 309)  routing T_14_19.lc_trk_g2_7 <X> T_14_19.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 309)  (744 309)  LC_2 Logic Functioning bit
 (37 5)  (745 309)  (745 309)  LC_2 Logic Functioning bit
 (38 5)  (746 309)  (746 309)  LC_2 Logic Functioning bit
 (39 5)  (747 309)  (747 309)  LC_2 Logic Functioning bit
 (15 6)  (723 310)  (723 310)  routing T_14_19.sp4_h_r_5 <X> T_14_19.lc_trk_g1_5
 (16 6)  (724 310)  (724 310)  routing T_14_19.sp4_h_r_5 <X> T_14_19.lc_trk_g1_5
 (17 6)  (725 310)  (725 310)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_5 lc_trk_g1_5
 (18 7)  (726 311)  (726 311)  routing T_14_19.sp4_h_r_5 <X> T_14_19.lc_trk_g1_5
 (8 9)  (716 313)  (716 313)  routing T_14_19.sp4_h_r_7 <X> T_14_19.sp4_v_b_7
 (22 9)  (730 313)  (730 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_r_v_b_34 lc_trk_g2_2
 (25 9)  (733 313)  (733 313)  routing T_14_19.sp4_r_v_b_34 <X> T_14_19.lc_trk_g2_2
 (21 10)  (729 314)  (729 314)  routing T_14_19.sp12_v_b_7 <X> T_14_19.lc_trk_g2_7
 (22 10)  (730 314)  (730 314)  Enable bit of Mux _local_links/g2_mux_7 => sp12_v_b_7 lc_trk_g2_7
 (24 10)  (732 314)  (732 314)  routing T_14_19.sp12_v_b_7 <X> T_14_19.lc_trk_g2_7
 (8 11)  (716 315)  (716 315)  routing T_14_19.sp4_h_r_7 <X> T_14_19.sp4_v_t_42
 (9 11)  (717 315)  (717 315)  routing T_14_19.sp4_h_r_7 <X> T_14_19.sp4_v_t_42
 (21 11)  (729 315)  (729 315)  routing T_14_19.sp12_v_b_7 <X> T_14_19.lc_trk_g2_7
 (19 13)  (727 317)  (727 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (1 14)  (709 318)  (709 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (0 15)  (708 319)  (708 319)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 319)  (709 319)  routing T_14_19.lc_trk_g1_5 <X> T_14_19.wire_logic_cluster/lc_7/s_r


LogicTile_15_19

 (15 0)  (777 304)  (777 304)  routing T_15_19.bot_op_1 <X> T_15_19.lc_trk_g0_1
 (17 0)  (779 304)  (779 304)  Enable bit of Mux _local_links/g0_mux_1 => bot_op_1 lc_trk_g0_1
 (26 0)  (788 304)  (788 304)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 304)  (791 304)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 304)  (794 304)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 304)  (796 304)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 304)  (799 304)  LC_0 Logic Functioning bit
 (39 0)  (801 304)  (801 304)  LC_0 Logic Functioning bit
 (40 0)  (802 304)  (802 304)  LC_0 Logic Functioning bit
 (42 0)  (804 304)  (804 304)  LC_0 Logic Functioning bit
 (46 0)  (808 304)  (808 304)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (9 1)  (771 305)  (771 305)  routing T_15_19.sp4_v_t_36 <X> T_15_19.sp4_v_b_1
 (28 1)  (790 305)  (790 305)  routing T_15_19.lc_trk_g2_4 <X> T_15_19.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 305)  (791 305)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (36 1)  (798 305)  (798 305)  LC_0 Logic Functioning bit
 (37 1)  (799 305)  (799 305)  LC_0 Logic Functioning bit
 (38 1)  (800 305)  (800 305)  LC_0 Logic Functioning bit
 (39 1)  (801 305)  (801 305)  LC_0 Logic Functioning bit
 (41 1)  (803 305)  (803 305)  LC_0 Logic Functioning bit
 (43 1)  (805 305)  (805 305)  LC_0 Logic Functioning bit
 (51 1)  (813 305)  (813 305)  Enable bit of Mux _out_links/OutMux2_0 => wire_logic_cluster/lc_0/out sp4_v_t_21
 (53 1)  (815 305)  (815 305)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (36 2)  (798 306)  (798 306)  LC_1 Logic Functioning bit
 (37 2)  (799 306)  (799 306)  LC_1 Logic Functioning bit
 (38 2)  (800 306)  (800 306)  LC_1 Logic Functioning bit
 (41 2)  (803 306)  (803 306)  LC_1 Logic Functioning bit
 (42 2)  (804 306)  (804 306)  LC_1 Logic Functioning bit
 (43 2)  (805 306)  (805 306)  LC_1 Logic Functioning bit
 (46 2)  (808 306)  (808 306)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (812 306)  (812 306)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (815 306)  (815 306)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (27 3)  (789 307)  (789 307)  routing T_15_19.lc_trk_g1_0 <X> T_15_19.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 307)  (791 307)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (36 3)  (798 307)  (798 307)  LC_1 Logic Functioning bit
 (37 3)  (799 307)  (799 307)  LC_1 Logic Functioning bit
 (39 3)  (801 307)  (801 307)  LC_1 Logic Functioning bit
 (40 3)  (802 307)  (802 307)  LC_1 Logic Functioning bit
 (42 3)  (804 307)  (804 307)  LC_1 Logic Functioning bit
 (43 3)  (805 307)  (805 307)  LC_1 Logic Functioning bit
 (51 3)  (813 307)  (813 307)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (53 3)  (815 307)  (815 307)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (3 4)  (765 308)  (765 308)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (14 4)  (776 308)  (776 308)  routing T_15_19.bnr_op_0 <X> T_15_19.lc_trk_g1_0
 (3 5)  (765 309)  (765 309)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_h_r_0
 (14 5)  (776 309)  (776 309)  routing T_15_19.bnr_op_0 <X> T_15_19.lc_trk_g1_0
 (17 5)  (779 309)  (779 309)  Enable bit of Mux _local_links/g1_mux_0 => bnr_op_0 lc_trk_g1_0
 (3 6)  (765 310)  (765 310)  routing T_15_19.sp12_v_b_0 <X> T_15_19.sp12_v_t_23
 (17 11)  (779 315)  (779 315)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (13 12)  (775 316)  (775 316)  routing T_15_19.sp4_v_t_46 <X> T_15_19.sp4_v_b_11
 (19 13)  (781 317)  (781 317)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_16_19

 (0 2)  (816 306)  (816 306)  routing T_16_19.glb_netwk_2 <X> T_16_19.wire_logic_cluster/lc_7/clk
 (2 2)  (818 306)  (818 306)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (0 4)  (816 308)  (816 308)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (1 4)  (817 308)  (817 308)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (816 309)  (816 309)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (1 5)  (817 309)  (817 309)  routing T_16_19.lc_trk_g3_3 <X> T_16_19.wire_logic_cluster/lc_7/cen
 (11 8)  (827 312)  (827 312)  routing T_16_19.sp4_h_r_3 <X> T_16_19.sp4_v_b_8
 (4 10)  (820 314)  (820 314)  routing T_16_19.sp4_v_b_10 <X> T_16_19.sp4_v_t_43
 (6 10)  (822 314)  (822 314)  routing T_16_19.sp4_v_b_10 <X> T_16_19.sp4_v_t_43
 (10 10)  (826 314)  (826 314)  routing T_16_19.sp4_v_b_2 <X> T_16_19.sp4_h_l_42
 (22 11)  (838 315)  (838 315)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_14 lc_trk_g2_6
 (21 12)  (837 316)  (837 316)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (22 12)  (838 316)  (838 316)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_22 lc_trk_g3_3
 (23 12)  (839 316)  (839 316)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (26 12)  (842 316)  (842 316)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (36 12)  (852 316)  (852 316)  LC_6 Logic Functioning bit
 (38 12)  (854 316)  (854 316)  LC_6 Logic Functioning bit
 (41 12)  (857 316)  (857 316)  LC_6 Logic Functioning bit
 (43 12)  (859 316)  (859 316)  LC_6 Logic Functioning bit
 (45 12)  (861 316)  (861 316)  LC_6 Logic Functioning bit
 (21 13)  (837 317)  (837 317)  routing T_16_19.sp4_v_t_22 <X> T_16_19.lc_trk_g3_3
 (26 13)  (842 317)  (842 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 317)  (844 317)  routing T_16_19.lc_trk_g2_6 <X> T_16_19.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 317)  (845 317)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (37 13)  (853 317)  (853 317)  LC_6 Logic Functioning bit
 (39 13)  (855 317)  (855 317)  LC_6 Logic Functioning bit
 (40 13)  (856 317)  (856 317)  LC_6 Logic Functioning bit
 (42 13)  (858 317)  (858 317)  LC_6 Logic Functioning bit
 (0 14)  (816 318)  (816 318)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 14)  (817 318)  (817 318)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (831 318)  (831 318)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g3_5
 (16 14)  (832 318)  (832 318)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g3_5
 (17 14)  (833 318)  (833 318)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (0 15)  (816 319)  (816 319)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (1 15)  (817 319)  (817 319)  routing T_16_19.lc_trk_g3_5 <X> T_16_19.wire_logic_cluster/lc_7/s_r
 (18 15)  (834 319)  (834 319)  routing T_16_19.sp4_h_l_16 <X> T_16_19.lc_trk_g3_5


LogicTile_17_19

 (25 2)  (899 306)  (899 306)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g0_6
 (22 3)  (896 307)  (896 307)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_t_3 lc_trk_g0_6
 (23 3)  (897 307)  (897 307)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g0_6
 (25 3)  (899 307)  (899 307)  routing T_17_19.sp4_v_t_3 <X> T_17_19.lc_trk_g0_6
 (25 6)  (899 310)  (899 310)  routing T_17_19.lft_op_6 <X> T_17_19.lc_trk_g1_6
 (22 7)  (896 311)  (896 311)  Enable bit of Mux _local_links/g1_mux_6 => lft_op_6 lc_trk_g1_6
 (24 7)  (898 311)  (898 311)  routing T_17_19.lft_op_6 <X> T_17_19.lc_trk_g1_6
 (26 10)  (900 314)  (900 314)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (903 314)  (903 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (904 314)  (904 314)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (31 10)  (905 314)  (905 314)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (32 10)  (906 314)  (906 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (907 314)  (907 314)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (34 10)  (908 314)  (908 314)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (36 10)  (910 314)  (910 314)  LC_5 Logic Functioning bit
 (38 10)  (912 314)  (912 314)  LC_5 Logic Functioning bit
 (41 10)  (915 314)  (915 314)  LC_5 Logic Functioning bit
 (43 10)  (917 314)  (917 314)  LC_5 Logic Functioning bit
 (47 10)  (921 314)  (921 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (900 315)  (900 315)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (901 315)  (901 315)  routing T_17_19.lc_trk_g1_6 <X> T_17_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (903 315)  (903 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (30 11)  (904 315)  (904 315)  routing T_17_19.lc_trk_g0_6 <X> T_17_19.wire_logic_cluster/lc_5/in_1
 (31 11)  (905 315)  (905 315)  routing T_17_19.lc_trk_g3_7 <X> T_17_19.wire_logic_cluster/lc_5/in_3
 (37 11)  (911 315)  (911 315)  LC_5 Logic Functioning bit
 (39 11)  (913 315)  (913 315)  LC_5 Logic Functioning bit
 (41 11)  (915 315)  (915 315)  LC_5 Logic Functioning bit
 (43 11)  (917 315)  (917 315)  LC_5 Logic Functioning bit
 (22 14)  (896 318)  (896 318)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (19 15)  (893 319)  (893 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_18_19

 (8 9)  (936 313)  (936 313)  routing T_18_19.sp4_h_l_36 <X> T_18_19.sp4_v_b_7
 (9 9)  (937 313)  (937 313)  routing T_18_19.sp4_h_l_36 <X> T_18_19.sp4_v_b_7
 (10 9)  (938 313)  (938 313)  routing T_18_19.sp4_h_l_36 <X> T_18_19.sp4_v_b_7


LogicTile_20_19

 (19 6)  (1055 310)  (1055 310)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


LogicTile_23_19

 (3 13)  (1201 317)  (1201 317)  routing T_23_19.sp12_h_l_22 <X> T_23_19.sp12_h_r_1


LogicTile_26_19

 (3 2)  (1351 306)  (1351 306)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23
 (3 3)  (1351 307)  (1351 307)  routing T_26_19.sp12_h_r_0 <X> T_26_19.sp12_h_l_23


LogicTile_27_19

 (2 14)  (1404 318)  (1404 318)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_30_19

 (9 0)  (1573 304)  (1573 304)  routing T_30_19.sp4_h_l_47 <X> T_30_19.sp4_h_r_1
 (10 0)  (1574 304)  (1574 304)  routing T_30_19.sp4_h_l_47 <X> T_30_19.sp4_h_r_1
 (2 6)  (1566 310)  (1566 310)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_19

 (3 1)  (1729 305)  (1729 305)  IO control bit: IORIGHT_REN_1

 (13 1)  (1739 305)  (1739 305)  routing T_33_19.span4_horz_25 <X> T_33_19.span4_vert_b_0
 (4 4)  (1730 308)  (1730 308)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (5 5)  (1731 309)  (1731 309)  routing T_33_19.span4_vert_b_12 <X> T_33_19.lc_trk_g0_4
 (7 5)  (1733 309)  (1733 309)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (2 6)  (1728 310)  (1728 310)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 310)  (1729 310)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 310)  (1731 310)  routing T_33_19.span4_vert_b_7 <X> T_33_19.lc_trk_g0_7
 (7 6)  (1733 310)  (1733 310)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 311)  (1734 311)  routing T_33_19.span4_vert_b_7 <X> T_33_19.lc_trk_g0_7
 (17 9)  (1743 313)  (1743 313)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 314)  (1736 314)  routing T_33_19.lc_trk_g0_4 <X> T_33_19.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 314)  (1739 314)  routing T_33_19.lc_trk_g0_7 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 314)  (1742 314)  IOB_1 IO Functioning bit
 (11 11)  (1737 315)  (1737 315)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 315)  (1738 315)  routing T_33_19.lc_trk_g0_7 <X> T_33_19.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 315)  (1739 315)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 317)  (1739 317)  routing T_33_19.span4_horz_43 <X> T_33_19.span4_vert_b_3
 (17 13)  (1743 317)  (1743 317)  IOB_1 IO Functioning bit
 (17 14)  (1743 318)  (1743 318)  IOB_1 IO Functioning bit


IO_Tile_0_18

 (16 0)  (1 288)  (1 288)  IOB_0 IO Functioning bit
 (3 1)  (14 289)  (14 289)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 289)  (13 289)  routing T_0_18.span4_vert_b_0 <X> T_0_18.lc_trk_g0_0
 (5 1)  (12 289)  (12 289)  routing T_0_18.span4_vert_b_0 <X> T_0_18.lc_trk_g0_0
 (7 1)  (10 289)  (10 289)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_0 lc_trk_g0_0
 (13 1)  (4 289)  (4 289)  routing T_0_18.span4_horz_1 <X> T_0_18.span4_vert_b_0
 (14 1)  (3 289)  (3 289)  routing T_0_18.span4_horz_1 <X> T_0_18.span4_vert_b_0
 (6 2)  (11 290)  (11 290)  routing T_0_18.span4_horz_3 <X> T_0_18.lc_trk_g0_3
 (7 2)  (10 290)  (10 290)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_3 lc_trk_g0_3
 (8 2)  (9 290)  (9 290)  routing T_0_18.span4_horz_3 <X> T_0_18.lc_trk_g0_3
 (17 2)  (0 290)  (0 290)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 291)  (0 291)  IOB_0 IO Functioning bit
 (4 4)  (13 292)  (13 292)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (11 4)  (6 292)  (6 292)  routing T_0_18.lc_trk_g1_0 <X> T_0_18.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 292)  (4 292)  routing T_0_18.lc_trk_g0_4 <X> T_0_18.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 292)  (0 292)  IOB_0 IO Functioning bit
 (4 5)  (13 293)  (13 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (5 5)  (12 293)  (12 293)  routing T_0_18.span12_horz_4 <X> T_0_18.lc_trk_g0_4
 (7 5)  (10 293)  (10 293)  Enable bit of Mux _local_links/g0_mux_4 => span12_horz_4 lc_trk_g0_4
 (11 5)  (6 293)  (6 293)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 293)  (4 293)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 294)  (15 294)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 297)  (14 297)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 297)  (13 297)  routing T_0_18.span4_vert_b_0 <X> T_0_18.lc_trk_g1_0
 (5 9)  (12 297)  (12 297)  routing T_0_18.span4_vert_b_0 <X> T_0_18.lc_trk_g1_0
 (7 9)  (10 297)  (10 297)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_0 lc_trk_g1_0
 (17 9)  (0 297)  (0 297)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (16 10)  (1 298)  (1 298)  IOB_1 IO Functioning bit
 (11 11)  (6 299)  (6 299)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 299)  (5 299)  routing T_0_18.lc_trk_g0_3 <X> T_0_18.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 299)  (4 299)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit
 (17 14)  (0 302)  (0 302)  IOB_1 IO Functioning bit


LogicTile_4_18

 (8 2)  (188 290)  (188 290)  routing T_4_18.sp4_v_t_42 <X> T_4_18.sp4_h_l_36
 (9 2)  (189 290)  (189 290)  routing T_4_18.sp4_v_t_42 <X> T_4_18.sp4_h_l_36
 (10 2)  (190 290)  (190 290)  routing T_4_18.sp4_v_t_42 <X> T_4_18.sp4_h_l_36
 (3 4)  (183 292)  (183 292)  routing T_4_18.sp12_v_t_23 <X> T_4_18.sp12_h_r_0
 (5 6)  (185 294)  (185 294)  routing T_4_18.sp4_v_t_44 <X> T_4_18.sp4_h_l_38
 (4 7)  (184 295)  (184 295)  routing T_4_18.sp4_v_t_44 <X> T_4_18.sp4_h_l_38
 (6 7)  (186 295)  (186 295)  routing T_4_18.sp4_v_t_44 <X> T_4_18.sp4_h_l_38


LogicTile_6_18

 (3 5)  (291 293)  (291 293)  routing T_6_18.sp12_h_l_23 <X> T_6_18.sp12_h_r_0


RAM_Tile_8_18

 (3 5)  (399 293)  (399 293)  routing T_8_18.sp12_h_l_23 <X> T_8_18.sp12_h_r_0


LogicTile_9_18

 (3 14)  (441 302)  (441 302)  routing T_9_18.sp12_h_r_1 <X> T_9_18.sp12_v_t_22
 (3 15)  (441 303)  (441 303)  routing T_9_18.sp12_h_r_1 <X> T_9_18.sp12_v_t_22


LogicTile_10_18

 (2 0)  (494 288)  (494 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 3)  (495 291)  (495 291)  routing T_10_18.sp12_v_b_0 <X> T_10_18.sp12_h_l_23


LogicTile_12_18

 (2 4)  (602 292)  (602 292)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (17 4)  (617 292)  (617 292)  Enable bit of Mux _local_links/g1_mux_1 => sp4_r_v_b_25 lc_trk_g1_1
 (14 5)  (614 293)  (614 293)  routing T_12_18.sp4_r_v_b_24 <X> T_12_18.lc_trk_g1_0
 (17 5)  (617 293)  (617 293)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_24 lc_trk_g1_0
 (18 5)  (618 293)  (618 293)  routing T_12_18.sp4_r_v_b_25 <X> T_12_18.lc_trk_g1_1
 (3 6)  (603 294)  (603 294)  routing T_12_18.sp12_v_b_0 <X> T_12_18.sp12_v_t_23
 (2 8)  (602 296)  (602 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (17 11)  (617 299)  (617 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (28 14)  (628 302)  (628 302)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (629 302)  (629 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (630 302)  (630 302)  routing T_12_18.lc_trk_g2_4 <X> T_12_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (632 302)  (632 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (634 302)  (634 302)  routing T_12_18.lc_trk_g1_1 <X> T_12_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (636 302)  (636 302)  LC_7 Logic Functioning bit
 (38 14)  (638 302)  (638 302)  LC_7 Logic Functioning bit
 (47 14)  (647 302)  (647 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (627 303)  (627 303)  routing T_12_18.lc_trk_g1_0 <X> T_12_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (629 303)  (629 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (36 15)  (636 303)  (636 303)  LC_7 Logic Functioning bit
 (37 15)  (637 303)  (637 303)  LC_7 Logic Functioning bit
 (38 15)  (638 303)  (638 303)  LC_7 Logic Functioning bit
 (39 15)  (639 303)  (639 303)  LC_7 Logic Functioning bit
 (41 15)  (641 303)  (641 303)  LC_7 Logic Functioning bit
 (43 15)  (643 303)  (643 303)  LC_7 Logic Functioning bit


LogicTile_13_18

 (11 12)  (665 300)  (665 300)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_11
 (13 12)  (667 300)  (667 300)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_11
 (12 13)  (666 301)  (666 301)  routing T_13_18.sp4_h_l_40 <X> T_13_18.sp4_v_b_11


LogicTile_14_18

 (22 1)  (730 289)  (730 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (731 289)  (731 289)  routing T_14_18.sp4_v_b_18 <X> T_14_18.lc_trk_g0_2
 (24 1)  (732 289)  (732 289)  routing T_14_18.sp4_v_b_18 <X> T_14_18.lc_trk_g0_2
 (0 2)  (708 290)  (708 290)  routing T_14_18.glb_netwk_2 <X> T_14_18.wire_logic_cluster/lc_7/clk
 (2 2)  (710 290)  (710 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (1 4)  (709 292)  (709 292)  Enable bit of Mux _global_links/ce_mux => lc_trk_g0_2 wire_logic_cluster/lc_7/cen
 (1 5)  (709 293)  (709 293)  routing T_14_18.lc_trk_g0_2 <X> T_14_18.wire_logic_cluster/lc_7/cen
 (14 5)  (722 293)  (722 293)  routing T_14_18.sp12_h_r_16 <X> T_14_18.lc_trk_g1_0
 (16 5)  (724 293)  (724 293)  routing T_14_18.sp12_h_r_16 <X> T_14_18.lc_trk_g1_0
 (17 5)  (725 293)  (725 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (3 6)  (711 294)  (711 294)  routing T_14_18.sp12_v_b_0 <X> T_14_18.sp12_v_t_23
 (2 12)  (710 300)  (710 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (0 14)  (708 302)  (708 302)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 302)  (709 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 302)  (725 302)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (36 14)  (744 302)  (744 302)  LC_7 Logic Functioning bit
 (38 14)  (746 302)  (746 302)  LC_7 Logic Functioning bit
 (41 14)  (749 302)  (749 302)  LC_7 Logic Functioning bit
 (43 14)  (751 302)  (751 302)  LC_7 Logic Functioning bit
 (45 14)  (753 302)  (753 302)  LC_7 Logic Functioning bit
 (0 15)  (708 303)  (708 303)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 303)  (709 303)  routing T_14_18.lc_trk_g3_5 <X> T_14_18.wire_logic_cluster/lc_7/s_r
 (18 15)  (726 303)  (726 303)  routing T_14_18.sp4_r_v_b_45 <X> T_14_18.lc_trk_g3_5
 (27 15)  (735 303)  (735 303)  routing T_14_18.lc_trk_g1_0 <X> T_14_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 303)  (737 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (37 15)  (745 303)  (745 303)  LC_7 Logic Functioning bit
 (39 15)  (747 303)  (747 303)  LC_7 Logic Functioning bit
 (40 15)  (748 303)  (748 303)  LC_7 Logic Functioning bit
 (42 15)  (750 303)  (750 303)  LC_7 Logic Functioning bit
 (48 15)  (756 303)  (756 303)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_18

 (3 0)  (765 288)  (765 288)  routing T_15_18.sp12_h_r_0 <X> T_15_18.sp12_v_b_0
 (3 1)  (765 289)  (765 289)  routing T_15_18.sp12_h_r_0 <X> T_15_18.sp12_v_b_0
 (0 2)  (762 290)  (762 290)  routing T_15_18.glb_netwk_2 <X> T_15_18.wire_logic_cluster/lc_7/clk
 (2 2)  (764 290)  (764 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 290)  (789 290)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 290)  (792 290)  routing T_15_18.lc_trk_g1_5 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 290)  (795 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (45 2)  (807 290)  (807 290)  LC_1 Logic Functioning bit
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g2_5 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_5 wire_logic_cluster/lc_1/in_0
 (32 3)  (794 291)  (794 291)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_3 input_2_1
 (33 3)  (795 291)  (795 291)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.input_2_1
 (35 3)  (797 291)  (797 291)  routing T_15_18.lc_trk_g2_3 <X> T_15_18.input_2_1
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (37 3)  (799 291)  (799 291)  LC_1 Logic Functioning bit
 (39 3)  (801 291)  (801 291)  LC_1 Logic Functioning bit
 (43 3)  (805 291)  (805 291)  LC_1 Logic Functioning bit
 (48 3)  (810 291)  (810 291)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (4 4)  (766 292)  (766 292)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (6 4)  (768 292)  (768 292)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (5 5)  (767 293)  (767 293)  routing T_15_18.sp4_h_l_44 <X> T_15_18.sp4_v_b_3
 (17 6)  (779 294)  (779 294)  Enable bit of Mux _local_links/g1_mux_5 => bnr_op_5 lc_trk_g1_5
 (18 6)  (780 294)  (780 294)  routing T_15_18.bnr_op_5 <X> T_15_18.lc_trk_g1_5
 (18 7)  (780 295)  (780 295)  routing T_15_18.bnr_op_5 <X> T_15_18.lc_trk_g1_5
 (22 8)  (784 296)  (784 296)  Enable bit of Mux _local_links/g2_mux_3 => sp4_v_t_30 lc_trk_g2_3
 (23 8)  (785 296)  (785 296)  routing T_15_18.sp4_v_t_30 <X> T_15_18.lc_trk_g2_3
 (24 8)  (786 296)  (786 296)  routing T_15_18.sp4_v_t_30 <X> T_15_18.lc_trk_g2_3
 (31 8)  (793 296)  (793 296)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 296)  (794 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 296)  (795 296)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 296)  (798 296)  LC_4 Logic Functioning bit
 (38 8)  (800 296)  (800 296)  LC_4 Logic Functioning bit
 (47 8)  (809 296)  (809 296)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (52 8)  (814 296)  (814 296)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (8 9)  (770 297)  (770 297)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_7
 (9 9)  (771 297)  (771 297)  routing T_15_18.sp4_h_l_42 <X> T_15_18.sp4_v_b_7
 (27 9)  (789 297)  (789 297)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 297)  (790 297)  routing T_15_18.lc_trk_g3_1 <X> T_15_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 297)  (791 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 297)  (793 297)  routing T_15_18.lc_trk_g2_7 <X> T_15_18.wire_logic_cluster/lc_4/in_3
 (37 9)  (799 297)  (799 297)  LC_4 Logic Functioning bit
 (39 9)  (801 297)  (801 297)  LC_4 Logic Functioning bit
 (16 10)  (778 298)  (778 298)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g2_5
 (17 10)  (779 298)  (779 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 298)  (780 298)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g2_5
 (22 10)  (784 298)  (784 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (18 11)  (780 299)  (780 299)  routing T_15_18.sp4_v_b_37 <X> T_15_18.lc_trk_g2_5
 (17 12)  (779 300)  (779 300)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (780 300)  (780 300)  routing T_15_18.wire_logic_cluster/lc_1/out <X> T_15_18.lc_trk_g3_1
 (0 14)  (762 302)  (762 302)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 302)  (763 302)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (16 14)  (778 302)  (778 302)  routing T_15_18.sp12_v_t_10 <X> T_15_18.lc_trk_g3_5
 (17 14)  (779 302)  (779 302)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_t_10 lc_trk_g3_5
 (0 15)  (762 303)  (762 303)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 303)  (763 303)  routing T_15_18.lc_trk_g3_5 <X> T_15_18.wire_logic_cluster/lc_7/s_r


LogicTile_16_18

 (25 0)  (841 288)  (841 288)  routing T_16_18.bnr_op_2 <X> T_16_18.lc_trk_g0_2
 (26 0)  (842 288)  (842 288)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 288)  (843 288)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 288)  (845 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 288)  (846 288)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 288)  (847 288)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 288)  (848 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_3
 (34 0)  (850 288)  (850 288)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_0/in_3
 (22 1)  (838 289)  (838 289)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (841 289)  (841 289)  routing T_16_18.bnr_op_2 <X> T_16_18.lc_trk_g0_2
 (27 1)  (843 289)  (843 289)  routing T_16_18.lc_trk_g1_5 <X> T_16_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 289)  (845 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_5 wire_logic_cluster/lc_0/in_0
 (30 1)  (846 289)  (846 289)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_0/in_1
 (36 1)  (852 289)  (852 289)  LC_0 Logic Functioning bit
 (38 1)  (854 289)  (854 289)  LC_0 Logic Functioning bit
 (0 2)  (816 290)  (816 290)  routing T_16_18.glb_netwk_2 <X> T_16_18.wire_logic_cluster/lc_7/clk
 (2 2)  (818 290)  (818 290)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (15 2)  (831 290)  (831 290)  routing T_16_18.sp4_v_b_21 <X> T_16_18.lc_trk_g0_5
 (16 2)  (832 290)  (832 290)  routing T_16_18.sp4_v_b_21 <X> T_16_18.lc_trk_g0_5
 (17 2)  (833 290)  (833 290)  Enable bit of Mux _local_links/g0_mux_5 => sp4_v_b_21 lc_trk_g0_5
 (19 2)  (835 290)  (835 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (17 3)  (833 291)  (833 291)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (25 4)  (841 292)  (841 292)  routing T_16_18.sp4_v_b_10 <X> T_16_18.lc_trk_g1_2
 (14 5)  (830 293)  (830 293)  routing T_16_18.sp12_h_r_16 <X> T_16_18.lc_trk_g1_0
 (16 5)  (832 293)  (832 293)  routing T_16_18.sp12_h_r_16 <X> T_16_18.lc_trk_g1_0
 (17 5)  (833 293)  (833 293)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_16 lc_trk_g1_0
 (22 5)  (838 293)  (838 293)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 293)  (839 293)  routing T_16_18.sp4_v_b_10 <X> T_16_18.lc_trk_g1_2
 (25 5)  (841 293)  (841 293)  routing T_16_18.sp4_v_b_10 <X> T_16_18.lc_trk_g1_2
 (0 6)  (816 294)  (816 294)  routing T_16_18.glb_netwk_7 <X> T_16_18.glb2local_0
 (1 6)  (817 294)  (817 294)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_7 glb2local_0
 (14 6)  (830 294)  (830 294)  routing T_16_18.wire_logic_cluster/lc_4/out <X> T_16_18.lc_trk_g1_4
 (15 6)  (831 294)  (831 294)  routing T_16_18.sp4_v_b_21 <X> T_16_18.lc_trk_g1_5
 (16 6)  (832 294)  (832 294)  routing T_16_18.sp4_v_b_21 <X> T_16_18.lc_trk_g1_5
 (17 6)  (833 294)  (833 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (838 294)  (838 294)  Enable bit of Mux _local_links/g1_mux_7 => sp4_v_b_23 lc_trk_g1_7
 (23 6)  (839 294)  (839 294)  routing T_16_18.sp4_v_b_23 <X> T_16_18.lc_trk_g1_7
 (24 6)  (840 294)  (840 294)  routing T_16_18.sp4_v_b_23 <X> T_16_18.lc_trk_g1_7
 (25 6)  (841 294)  (841 294)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g1_6
 (26 6)  (842 294)  (842 294)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 6)  (845 294)  (845 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 294)  (847 294)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 294)  (848 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 294)  (849 294)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (35 6)  (851 294)  (851 294)  routing T_16_18.lc_trk_g0_5 <X> T_16_18.input_2_3
 (37 6)  (853 294)  (853 294)  LC_3 Logic Functioning bit
 (38 6)  (854 294)  (854 294)  LC_3 Logic Functioning bit
 (39 6)  (855 294)  (855 294)  LC_3 Logic Functioning bit
 (40 6)  (856 294)  (856 294)  LC_3 Logic Functioning bit
 (41 6)  (857 294)  (857 294)  LC_3 Logic Functioning bit
 (42 6)  (858 294)  (858 294)  LC_3 Logic Functioning bit
 (0 7)  (816 295)  (816 295)  routing T_16_18.glb_netwk_7 <X> T_16_18.glb2local_0
 (1 7)  (817 295)  (817 295)  routing T_16_18.glb_netwk_7 <X> T_16_18.glb2local_0
 (17 7)  (833 295)  (833 295)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (838 295)  (838 295)  Enable bit of Mux _local_links/g1_mux_6 => sp4_v_t_3 lc_trk_g1_6
 (23 7)  (839 295)  (839 295)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g1_6
 (25 7)  (841 295)  (841 295)  routing T_16_18.sp4_v_t_3 <X> T_16_18.lc_trk_g1_6
 (26 7)  (842 295)  (842 295)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (843 295)  (843 295)  routing T_16_18.lc_trk_g1_6 <X> T_16_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 295)  (845 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 295)  (846 295)  routing T_16_18.lc_trk_g0_2 <X> T_16_18.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 295)  (847 295)  routing T_16_18.lc_trk_g2_6 <X> T_16_18.wire_logic_cluster/lc_3/in_3
 (32 7)  (848 295)  (848 295)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g0_5 input_2_3
 (36 7)  (852 295)  (852 295)  LC_3 Logic Functioning bit
 (38 7)  (854 295)  (854 295)  LC_3 Logic Functioning bit
 (40 7)  (856 295)  (856 295)  LC_3 Logic Functioning bit
 (41 7)  (857 295)  (857 295)  LC_3 Logic Functioning bit
 (43 7)  (859 295)  (859 295)  LC_3 Logic Functioning bit
 (27 8)  (843 296)  (843 296)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 296)  (845 296)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 296)  (847 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 296)  (848 296)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (850 296)  (850 296)  routing T_16_18.lc_trk_g1_4 <X> T_16_18.wire_logic_cluster/lc_4/in_3
 (36 8)  (852 296)  (852 296)  LC_4 Logic Functioning bit
 (38 8)  (854 296)  (854 296)  LC_4 Logic Functioning bit
 (41 8)  (857 296)  (857 296)  LC_4 Logic Functioning bit
 (43 8)  (859 296)  (859 296)  LC_4 Logic Functioning bit
 (45 8)  (861 296)  (861 296)  LC_4 Logic Functioning bit
 (50 8)  (866 296)  (866 296)  Cascade bit: LH_LC04_inmux02_5

 (27 9)  (843 297)  (843 297)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (28 9)  (844 297)  (844 297)  routing T_16_18.lc_trk_g3_1 <X> T_16_18.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 297)  (845 297)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 297)  (846 297)  routing T_16_18.lc_trk_g1_2 <X> T_16_18.wire_logic_cluster/lc_4/in_1
 (39 9)  (855 297)  (855 297)  LC_4 Logic Functioning bit
 (25 10)  (841 298)  (841 298)  routing T_16_18.rgt_op_6 <X> T_16_18.lc_trk_g2_6
 (31 10)  (847 298)  (847 298)  routing T_16_18.lc_trk_g0_4 <X> T_16_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 298)  (848 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_3
 (36 10)  (852 298)  (852 298)  LC_5 Logic Functioning bit
 (37 10)  (853 298)  (853 298)  LC_5 Logic Functioning bit
 (38 10)  (854 298)  (854 298)  LC_5 Logic Functioning bit
 (39 10)  (855 298)  (855 298)  LC_5 Logic Functioning bit
 (47 10)  (863 298)  (863 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (14 11)  (830 299)  (830 299)  routing T_16_18.sp4_r_v_b_36 <X> T_16_18.lc_trk_g2_4
 (17 11)  (833 299)  (833 299)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_36 lc_trk_g2_4
 (22 11)  (838 299)  (838 299)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (840 299)  (840 299)  routing T_16_18.rgt_op_6 <X> T_16_18.lc_trk_g2_6
 (36 11)  (852 299)  (852 299)  LC_5 Logic Functioning bit
 (37 11)  (853 299)  (853 299)  LC_5 Logic Functioning bit
 (38 11)  (854 299)  (854 299)  LC_5 Logic Functioning bit
 (39 11)  (855 299)  (855 299)  LC_5 Logic Functioning bit
 (52 11)  (868 299)  (868 299)  Enable bit of Mux _out_links/OutMux9_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_11
 (16 12)  (832 300)  (832 300)  routing T_16_18.sp4_v_t_12 <X> T_16_18.lc_trk_g3_1
 (17 12)  (833 300)  (833 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (834 300)  (834 300)  routing T_16_18.sp4_v_t_12 <X> T_16_18.lc_trk_g3_1
 (28 14)  (844 302)  (844 302)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 302)  (845 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 302)  (846 302)  routing T_16_18.lc_trk_g2_4 <X> T_16_18.wire_logic_cluster/lc_7/in_1
 (31 14)  (847 302)  (847 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 302)  (848 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (850 302)  (850 302)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 302)  (852 302)  LC_7 Logic Functioning bit
 (38 14)  (854 302)  (854 302)  LC_7 Logic Functioning bit
 (41 14)  (857 302)  (857 302)  LC_7 Logic Functioning bit
 (43 14)  (859 302)  (859 302)  LC_7 Logic Functioning bit
 (47 14)  (863 302)  (863 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (27 15)  (843 303)  (843 303)  routing T_16_18.lc_trk_g1_0 <X> T_16_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 303)  (845 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_0 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 303)  (847 303)  routing T_16_18.lc_trk_g1_7 <X> T_16_18.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 303)  (852 303)  LC_7 Logic Functioning bit
 (38 15)  (854 303)  (854 303)  LC_7 Logic Functioning bit
 (40 15)  (856 303)  (856 303)  LC_7 Logic Functioning bit
 (42 15)  (858 303)  (858 303)  LC_7 Logic Functioning bit


LogicTile_17_18

 (22 0)  (896 288)  (896 288)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (898 288)  (898 288)  routing T_17_18.bot_op_3 <X> T_17_18.lc_trk_g0_3
 (15 1)  (889 289)  (889 289)  routing T_17_18.bot_op_0 <X> T_17_18.lc_trk_g0_0
 (17 1)  (891 289)  (891 289)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (22 1)  (896 289)  (896 289)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (898 289)  (898 289)  routing T_17_18.bot_op_2 <X> T_17_18.lc_trk_g0_2
 (14 2)  (888 290)  (888 290)  routing T_17_18.lft_op_4 <X> T_17_18.lc_trk_g0_4
 (15 3)  (889 291)  (889 291)  routing T_17_18.lft_op_4 <X> T_17_18.lc_trk_g0_4
 (17 3)  (891 291)  (891 291)  Enable bit of Mux _local_links/g0_mux_4 => lft_op_4 lc_trk_g0_4
 (15 7)  (889 295)  (889 295)  routing T_17_18.bot_op_4 <X> T_17_18.lc_trk_g1_4
 (17 7)  (891 295)  (891 295)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (22 12)  (896 300)  (896 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (27 12)  (901 300)  (901 300)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 300)  (903 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_4 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 300)  (904 300)  routing T_17_18.lc_trk_g1_4 <X> T_17_18.wire_logic_cluster/lc_6/in_1
 (32 12)  (906 300)  (906 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (911 300)  (911 300)  LC_6 Logic Functioning bit
 (22 13)  (896 301)  (896 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (29 13)  (903 301)  (903 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (31 13)  (905 301)  (905 301)  routing T_17_18.lc_trk_g0_3 <X> T_17_18.wire_logic_cluster/lc_6/in_3
 (32 13)  (906 301)  (906 301)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g3_3 input_2_6
 (33 13)  (907 301)  (907 301)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.input_2_6
 (34 13)  (908 301)  (908 301)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.input_2_6
 (35 13)  (909 301)  (909 301)  routing T_17_18.lc_trk_g3_3 <X> T_17_18.input_2_6
 (36 13)  (910 301)  (910 301)  LC_6 Logic Functioning bit
 (37 13)  (911 301)  (911 301)  LC_6 Logic Functioning bit
 (29 14)  (903 302)  (903 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (31 14)  (905 302)  (905 302)  routing T_17_18.lc_trk_g0_4 <X> T_17_18.wire_logic_cluster/lc_7/in_3
 (32 14)  (906 302)  (906 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_3
 (39 14)  (913 302)  (913 302)  LC_7 Logic Functioning bit
 (50 14)  (924 302)  (924 302)  Cascade bit: LH_LC07_inmux02_5

 (12 15)  (886 303)  (886 303)  routing T_17_18.sp4_h_l_46 <X> T_17_18.sp4_v_t_46
 (26 15)  (900 303)  (900 303)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (27 15)  (901 303)  (901 303)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (28 15)  (902 303)  (902 303)  routing T_17_18.lc_trk_g3_2 <X> T_17_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (903 303)  (903 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (30 15)  (904 303)  (904 303)  routing T_17_18.lc_trk_g0_2 <X> T_17_18.wire_logic_cluster/lc_7/in_1


LogicTile_23_18

 (2 8)  (1200 296)  (1200 296)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


RAM_Tile_25_18

 (3 9)  (1309 297)  (1309 297)  routing T_25_18.sp12_h_l_22 <X> T_25_18.sp12_v_b_1


LogicTile_26_18

 (11 5)  (1359 293)  (1359 293)  routing T_26_18.sp4_h_l_44 <X> T_26_18.sp4_h_r_5
 (13 5)  (1361 293)  (1361 293)  routing T_26_18.sp4_h_l_44 <X> T_26_18.sp4_h_r_5
 (2 14)  (1350 302)  (1350 302)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_27_18

 (3 7)  (1405 295)  (1405 295)  routing T_27_18.sp12_h_l_23 <X> T_27_18.sp12_v_t_23


LogicTile_29_18

 (4 9)  (1514 297)  (1514 297)  routing T_29_18.sp4_h_l_47 <X> T_29_18.sp4_h_r_6
 (6 9)  (1516 297)  (1516 297)  routing T_29_18.sp4_h_l_47 <X> T_29_18.sp4_h_r_6


LogicTile_30_18

 (8 0)  (1572 288)  (1572 288)  routing T_30_18.sp4_h_l_40 <X> T_30_18.sp4_h_r_1
 (10 0)  (1574 288)  (1574 288)  routing T_30_18.sp4_h_l_40 <X> T_30_18.sp4_h_r_1


IO_Tile_33_18

 (12 0)  (1738 288)  (1738 288)  routing T_33_18.span4_horz_25 <X> T_33_18.span4_vert_t_12
 (3 1)  (1729 289)  (1729 289)  IO control bit: BIORIGHT_REN_1

 (13 1)  (1739 289)  (1739 289)  routing T_33_18.span4_horz_25 <X> T_33_18.span4_vert_b_0
 (2 6)  (1728 294)  (1728 294)  IO control bit: BIORIGHT_REN_0

 (13 13)  (1739 301)  (1739 301)  routing T_33_18.span4_horz_43 <X> T_33_18.span4_vert_b_3


IO_Tile_0_17

 (3 1)  (14 273)  (14 273)  IO control bit: GIOLEFT0_REN_1

 (12 2)  (5 274)  (5 274)  routing T_0_17.span4_horz_31 <X> T_0_17.span4_vert_t_13
 (4 5)  (13 277)  (13 277)  routing T_0_17.span4_vert_b_4 <X> T_0_17.lc_trk_g0_4
 (5 5)  (12 277)  (12 277)  routing T_0_17.span4_vert_b_4 <X> T_0_17.lc_trk_g0_4
 (7 5)  (10 277)  (10 277)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (2 6)  (15 278)  (15 278)  IO control bit: GIOLEFT0_REN_0

 (3 6)  (14 278)  (14 278)  IO control bit: GIOLEFT0_IE_1

 (5 6)  (12 278)  (12 278)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (7 6)  (10 278)  (10 278)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 279)  (9 279)  routing T_0_17.span4_vert_b_7 <X> T_0_17.lc_trk_g0_7
 (17 9)  (0 281)  (0 281)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 282)  (7 282)  routing T_0_17.lc_trk_g0_4 <X> T_0_17.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 282)  (4 282)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 282)  (1 282)  IOB_1 IO Functioning bit
 (11 11)  (6 283)  (6 283)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 283)  (5 283)  routing T_0_17.lc_trk_g0_7 <X> T_0_17.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 283)  (4 283)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 285)  (0 285)  IOB_1 IO Functioning bit
 (17 14)  (0 286)  (0 286)  IOB_1 IO Functioning bit


LogicTile_2_17

 (9 10)  (81 282)  (81 282)  routing T_2_17.sp4_h_r_4 <X> T_2_17.sp4_h_l_42
 (10 10)  (82 282)  (82 282)  routing T_2_17.sp4_h_r_4 <X> T_2_17.sp4_h_l_42


LogicTile_3_17

 (1 3)  (127 275)  (127 275)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_4_17

 (3 14)  (183 286)  (183 286)  routing T_4_17.sp12_h_r_1 <X> T_4_17.sp12_v_t_22
 (3 15)  (183 287)  (183 287)  routing T_4_17.sp12_h_r_1 <X> T_4_17.sp12_v_t_22


LogicTile_6_17

 (3 5)  (291 277)  (291 277)  routing T_6_17.sp12_h_l_23 <X> T_6_17.sp12_h_r_0


RAM_Tile_8_17

 (3 4)  (399 276)  (399 276)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0
 (3 5)  (399 277)  (399 277)  routing T_8_17.sp12_v_b_0 <X> T_8_17.sp12_h_r_0


LogicTile_10_17

 (3 10)  (495 282)  (495 282)  routing T_10_17.sp12_h_r_1 <X> T_10_17.sp12_h_l_22
 (3 11)  (495 283)  (495 283)  routing T_10_17.sp12_h_r_1 <X> T_10_17.sp12_h_l_22


LogicTile_12_17

 (3 4)  (603 276)  (603 276)  routing T_12_17.sp12_v_t_23 <X> T_12_17.sp12_h_r_0


LogicTile_13_17

 (26 2)  (680 274)  (680 274)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 274)  (681 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 274)  (684 274)  routing T_13_17.lc_trk_g1_5 <X> T_13_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 274)  (685 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 274)  (686 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 274)  (688 274)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (37 2)  (691 274)  (691 274)  LC_1 Logic Functioning bit
 (38 2)  (692 274)  (692 274)  LC_1 Logic Functioning bit
 (39 2)  (693 274)  (693 274)  LC_1 Logic Functioning bit
 (41 2)  (695 274)  (695 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (47 2)  (701 274)  (701 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (27 3)  (681 275)  (681 275)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 275)  (682 275)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 275)  (683 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (685 275)  (685 275)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (38 3)  (692 275)  (692 275)  LC_1 Logic Functioning bit
 (17 6)  (671 278)  (671 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (677 278)  (677 278)  routing T_13_17.sp12_h_l_12 <X> T_13_17.lc_trk_g1_7
 (18 7)  (672 279)  (672 279)  routing T_13_17.sp4_r_v_b_29 <X> T_13_17.lc_trk_g1_5
 (17 9)  (671 281)  (671 281)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (26 10)  (680 282)  (680 282)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (682 282)  (682 282)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g2_0 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (38 10)  (692 282)  (692 282)  LC_5 Logic Functioning bit
 (48 10)  (702 282)  (702 282)  Enable bit of Mux _out_links/OutMux5_5 => wire_logic_cluster/lc_5/out sp12_h_l_17
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (36 11)  (690 283)  (690 283)  LC_5 Logic Functioning bit
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (38 11)  (692 283)  (692 283)  LC_5 Logic Functioning bit
 (39 11)  (693 283)  (693 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (43 11)  (697 283)  (697 283)  LC_5 Logic Functioning bit
 (16 12)  (670 284)  (670 284)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g3_1
 (18 13)  (672 285)  (672 285)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g3_1
 (14 15)  (668 287)  (668 287)  routing T_13_17.sp4_r_v_b_44 <X> T_13_17.lc_trk_g3_4
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_44 lc_trk_g3_4


LogicTile_14_17

 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_2 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (722 274)  (722 274)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g0_4
 (17 3)  (725 275)  (725 275)  Enable bit of Mux _local_links/g0_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g0_4
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_h_r_6 lc_trk_g0_6
 (23 3)  (731 275)  (731 275)  routing T_14_17.sp4_h_r_6 <X> T_14_17.lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.sp4_h_r_6 <X> T_14_17.lc_trk_g0_6
 (25 3)  (733 275)  (733 275)  routing T_14_17.sp4_h_r_6 <X> T_14_17.lc_trk_g0_6
 (3 6)  (711 278)  (711 278)  routing T_14_17.sp12_v_b_0 <X> T_14_17.sp12_v_t_23
 (21 8)  (729 280)  (729 280)  routing T_14_17.rgt_op_3 <X> T_14_17.lc_trk_g2_3
 (22 8)  (730 280)  (730 280)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (732 280)  (732 280)  routing T_14_17.rgt_op_3 <X> T_14_17.lc_trk_g2_3
 (26 8)  (734 280)  (734 280)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_3 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 280)  (741 280)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (35 8)  (743 280)  (743 280)  routing T_14_17.lc_trk_g0_4 <X> T_14_17.input_2_4
 (36 8)  (744 280)  (744 280)  LC_4 Logic Functioning bit
 (37 8)  (745 280)  (745 280)  LC_4 Logic Functioning bit
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (42 8)  (750 280)  (750 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (46 8)  (754 280)  (754 280)  Enable bit of Mux _out_links/OutMux7_4 => wire_logic_cluster/lc_4/out sp4_h_r_24
 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 281)  (738 281)  routing T_14_17.lc_trk_g2_7 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g2_3 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 9)  (740 281)  (740 281)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_4 input_2_4
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (22 10)  (730 282)  (730 282)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (731 282)  (731 282)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g2_7
 (24 10)  (732 282)  (732 282)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g2_7
 (14 11)  (722 283)  (722 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (15 11)  (723 283)  (723 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (16 11)  (724 283)  (724 283)  routing T_14_17.sp4_h_l_17 <X> T_14_17.lc_trk_g2_4
 (17 11)  (725 283)  (725 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_l_17 lc_trk_g2_4
 (21 11)  (729 283)  (729 283)  routing T_14_17.sp4_h_r_31 <X> T_14_17.lc_trk_g2_7
 (0 14)  (708 286)  (708 286)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 286)  (709 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 287)  (709 287)  routing T_14_17.lc_trk_g2_4 <X> T_14_17.wire_logic_cluster/lc_7/s_r


LogicTile_15_17

 (17 0)  (779 272)  (779 272)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (25 0)  (787 272)  (787 272)  routing T_15_17.sp4_h_r_10 <X> T_15_17.lc_trk_g0_2
 (14 1)  (776 273)  (776 273)  routing T_15_17.sp4_h_r_0 <X> T_15_17.lc_trk_g0_0
 (15 1)  (777 273)  (777 273)  routing T_15_17.sp4_h_r_0 <X> T_15_17.lc_trk_g0_0
 (16 1)  (778 273)  (778 273)  routing T_15_17.sp4_h_r_0 <X> T_15_17.lc_trk_g0_0
 (17 1)  (779 273)  (779 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_h_r_0 lc_trk_g0_0
 (22 1)  (784 273)  (784 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_r_10 lc_trk_g0_2
 (23 1)  (785 273)  (785 273)  routing T_15_17.sp4_h_r_10 <X> T_15_17.lc_trk_g0_2
 (24 1)  (786 273)  (786 273)  routing T_15_17.sp4_h_r_10 <X> T_15_17.lc_trk_g0_2
 (4 2)  (766 274)  (766 274)  routing T_15_17.sp4_h_r_6 <X> T_15_17.sp4_v_t_37
 (6 2)  (768 274)  (768 274)  routing T_15_17.sp4_h_r_6 <X> T_15_17.sp4_v_t_37
 (22 2)  (784 274)  (784 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 274)  (785 274)  routing T_15_17.sp12_h_l_12 <X> T_15_17.lc_trk_g0_7
 (25 2)  (787 274)  (787 274)  routing T_15_17.bnr_op_6 <X> T_15_17.lc_trk_g0_6
 (27 2)  (789 274)  (789 274)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 274)  (790 274)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 274)  (791 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 274)  (793 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 274)  (794 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 274)  (796 274)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 274)  (798 274)  LC_1 Logic Functioning bit
 (38 2)  (800 274)  (800 274)  LC_1 Logic Functioning bit
 (41 2)  (803 274)  (803 274)  LC_1 Logic Functioning bit
 (43 2)  (805 274)  (805 274)  LC_1 Logic Functioning bit
 (47 2)  (809 274)  (809 274)  Enable bit of Mux _out_links/OutMux5_1 => wire_logic_cluster/lc_1/out sp12_h_r_10
 (5 3)  (767 275)  (767 275)  routing T_15_17.sp4_h_r_6 <X> T_15_17.sp4_v_t_37
 (17 3)  (779 275)  (779 275)  Enable bit of Mux _local_links/g0_mux_4 => glb2local_0 lc_trk_g0_4
 (22 3)  (784 275)  (784 275)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (787 275)  (787 275)  routing T_15_17.bnr_op_6 <X> T_15_17.lc_trk_g0_6
 (26 3)  (788 275)  (788 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 275)  (789 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 275)  (790 275)  routing T_15_17.lc_trk_g3_2 <X> T_15_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 275)  (791 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_2 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 275)  (792 275)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 275)  (793 275)  routing T_15_17.lc_trk_g1_7 <X> T_15_17.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 275)  (798 275)  LC_1 Logic Functioning bit
 (38 3)  (800 275)  (800 275)  LC_1 Logic Functioning bit
 (40 3)  (802 275)  (802 275)  LC_1 Logic Functioning bit
 (42 3)  (804 275)  (804 275)  LC_1 Logic Functioning bit
 (26 4)  (788 276)  (788 276)  routing T_15_17.lc_trk_g0_4 <X> T_15_17.wire_logic_cluster/lc_2/in_0
 (36 4)  (798 276)  (798 276)  LC_2 Logic Functioning bit
 (38 4)  (800 276)  (800 276)  LC_2 Logic Functioning bit
 (41 4)  (803 276)  (803 276)  LC_2 Logic Functioning bit
 (43 4)  (805 276)  (805 276)  LC_2 Logic Functioning bit
 (47 4)  (809 276)  (809 276)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (29 5)  (791 277)  (791 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (37 5)  (799 277)  (799 277)  LC_2 Logic Functioning bit
 (39 5)  (801 277)  (801 277)  LC_2 Logic Functioning bit
 (40 5)  (802 277)  (802 277)  LC_2 Logic Functioning bit
 (42 5)  (804 277)  (804 277)  LC_2 Logic Functioning bit
 (51 5)  (813 277)  (813 277)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (53 5)  (815 277)  (815 277)  Enable bit of Mux _out_links/OutMuxb_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_37
 (0 6)  (762 278)  (762 278)  routing T_15_17.glb_netwk_2 <X> T_15_17.glb2local_0
 (1 6)  (763 278)  (763 278)  Enable bit of Mux _local_links/global_mux_0 => glb_netwk_2 glb2local_0
 (22 6)  (784 278)  (784 278)  Enable bit of Mux _local_links/g1_mux_7 => bot_op_7 lc_trk_g1_7
 (24 6)  (786 278)  (786 278)  routing T_15_17.bot_op_7 <X> T_15_17.lc_trk_g1_7
 (26 6)  (788 278)  (788 278)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (32 6)  (794 278)  (794 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 278)  (798 278)  LC_3 Logic Functioning bit
 (38 6)  (800 278)  (800 278)  LC_3 Logic Functioning bit
 (26 7)  (788 279)  (788 279)  routing T_15_17.lc_trk_g0_7 <X> T_15_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 279)  (791 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 279)  (793 279)  routing T_15_17.lc_trk_g0_2 <X> T_15_17.wire_logic_cluster/lc_3/in_3
 (37 7)  (799 279)  (799 279)  LC_3 Logic Functioning bit
 (39 7)  (801 279)  (801 279)  LC_3 Logic Functioning bit
 (29 8)  (791 280)  (791 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 280)  (793 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 280)  (794 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 280)  (795 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 280)  (796 280)  routing T_15_17.lc_trk_g3_4 <X> T_15_17.wire_logic_cluster/lc_4/in_3
 (41 8)  (803 280)  (803 280)  LC_4 Logic Functioning bit
 (43 8)  (805 280)  (805 280)  LC_4 Logic Functioning bit
 (41 9)  (803 281)  (803 281)  LC_4 Logic Functioning bit
 (43 9)  (805 281)  (805 281)  LC_4 Logic Functioning bit
 (15 10)  (777 282)  (777 282)  routing T_15_17.rgt_op_5 <X> T_15_17.lc_trk_g2_5
 (17 10)  (779 282)  (779 282)  Enable bit of Mux _local_links/g2_mux_5 => rgt_op_5 lc_trk_g2_5
 (18 10)  (780 282)  (780 282)  routing T_15_17.rgt_op_5 <X> T_15_17.lc_trk_g2_5
 (26 10)  (788 282)  (788 282)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 282)  (791 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 282)  (792 282)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 282)  (793 282)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 282)  (794 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 282)  (795 282)  routing T_15_17.lc_trk_g2_4 <X> T_15_17.wire_logic_cluster/lc_5/in_3
 (40 10)  (802 282)  (802 282)  LC_5 Logic Functioning bit
 (42 10)  (804 282)  (804 282)  LC_5 Logic Functioning bit
 (50 10)  (812 282)  (812 282)  Cascade bit: LH_LC05_inmux02_5

 (15 11)  (777 283)  (777 283)  routing T_15_17.tnr_op_4 <X> T_15_17.lc_trk_g2_4
 (17 11)  (779 283)  (779 283)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (28 11)  (790 283)  (790 283)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 283)  (791 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 283)  (792 283)  routing T_15_17.lc_trk_g0_6 <X> T_15_17.wire_logic_cluster/lc_5/in_1
 (43 11)  (805 283)  (805 283)  LC_5 Logic Functioning bit
 (21 12)  (783 284)  (783 284)  routing T_15_17.sp4_v_t_14 <X> T_15_17.lc_trk_g3_3
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_v_t_14 <X> T_15_17.lc_trk_g3_3
 (22 13)  (784 285)  (784 285)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 285)  (785 285)  routing T_15_17.sp4_v_b_42 <X> T_15_17.lc_trk_g3_2
 (24 13)  (786 285)  (786 285)  routing T_15_17.sp4_v_b_42 <X> T_15_17.lc_trk_g3_2
 (14 14)  (776 286)  (776 286)  routing T_15_17.sp12_v_t_3 <X> T_15_17.lc_trk_g3_4
 (21 14)  (783 286)  (783 286)  routing T_15_17.rgt_op_7 <X> T_15_17.lc_trk_g3_7
 (22 14)  (784 286)  (784 286)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 286)  (786 286)  routing T_15_17.rgt_op_7 <X> T_15_17.lc_trk_g3_7
 (26 14)  (788 286)  (788 286)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 286)  (791 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 286)  (793 286)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 286)  (794 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 286)  (795 286)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 286)  (796 286)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (40 14)  (802 286)  (802 286)  LC_7 Logic Functioning bit
 (41 14)  (803 286)  (803 286)  LC_7 Logic Functioning bit
 (42 14)  (804 286)  (804 286)  LC_7 Logic Functioning bit
 (43 14)  (805 286)  (805 286)  LC_7 Logic Functioning bit
 (14 15)  (776 287)  (776 287)  routing T_15_17.sp12_v_t_3 <X> T_15_17.lc_trk_g3_4
 (15 15)  (777 287)  (777 287)  routing T_15_17.sp12_v_t_3 <X> T_15_17.lc_trk_g3_4
 (17 15)  (779 287)  (779 287)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4
 (28 15)  (790 287)  (790 287)  routing T_15_17.lc_trk_g2_5 <X> T_15_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 287)  (791 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 287)  (793 287)  routing T_15_17.lc_trk_g3_7 <X> T_15_17.wire_logic_cluster/lc_7/in_3
 (41 15)  (803 287)  (803 287)  LC_7 Logic Functioning bit
 (43 15)  (805 287)  (805 287)  LC_7 Logic Functioning bit


LogicTile_16_17

 (4 0)  (820 272)  (820 272)  routing T_16_17.sp4_v_t_37 <X> T_16_17.sp4_v_b_0
 (21 0)  (837 272)  (837 272)  routing T_16_17.sp4_h_r_19 <X> T_16_17.lc_trk_g0_3
 (22 0)  (838 272)  (838 272)  Enable bit of Mux _local_links/g0_mux_3 => sp4_h_r_19 lc_trk_g0_3
 (23 0)  (839 272)  (839 272)  routing T_16_17.sp4_h_r_19 <X> T_16_17.lc_trk_g0_3
 (24 0)  (840 272)  (840 272)  routing T_16_17.sp4_h_r_19 <X> T_16_17.lc_trk_g0_3
 (29 0)  (845 272)  (845 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 272)  (847 272)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 272)  (848 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 272)  (849 272)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (853 272)  (853 272)  LC_0 Logic Functioning bit
 (39 0)  (855 272)  (855 272)  LC_0 Logic Functioning bit
 (46 0)  (862 272)  (862 272)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (4 1)  (820 273)  (820 273)  routing T_16_17.sp4_h_l_41 <X> T_16_17.sp4_h_r_0
 (6 1)  (822 273)  (822 273)  routing T_16_17.sp4_h_l_41 <X> T_16_17.sp4_h_r_0
 (8 1)  (824 273)  (824 273)  routing T_16_17.sp4_h_r_1 <X> T_16_17.sp4_v_b_1
 (14 1)  (830 273)  (830 273)  routing T_16_17.top_op_0 <X> T_16_17.lc_trk_g0_0
 (15 1)  (831 273)  (831 273)  routing T_16_17.top_op_0 <X> T_16_17.lc_trk_g0_0
 (17 1)  (833 273)  (833 273)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (21 1)  (837 273)  (837 273)  routing T_16_17.sp4_h_r_19 <X> T_16_17.lc_trk_g0_3
 (30 1)  (846 273)  (846 273)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_0/in_1
 (37 1)  (853 273)  (853 273)  LC_0 Logic Functioning bit
 (39 1)  (855 273)  (855 273)  LC_0 Logic Functioning bit
 (0 2)  (816 274)  (816 274)  routing T_16_17.glb_netwk_2 <X> T_16_17.wire_logic_cluster/lc_7/clk
 (2 2)  (818 274)  (818 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (29 2)  (845 274)  (845 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (846 274)  (846 274)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (31 2)  (847 274)  (847 274)  routing T_16_17.lc_trk_g0_4 <X> T_16_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (848 274)  (848 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (856 274)  (856 274)  LC_1 Logic Functioning bit
 (42 2)  (858 274)  (858 274)  LC_1 Logic Functioning bit
 (14 3)  (830 275)  (830 275)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g0_4
 (15 3)  (831 275)  (831 275)  routing T_16_17.top_op_4 <X> T_16_17.lc_trk_g0_4
 (17 3)  (833 275)  (833 275)  Enable bit of Mux _local_links/g0_mux_4 => top_op_4 lc_trk_g0_4
 (22 3)  (838 275)  (838 275)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 275)  (840 275)  routing T_16_17.bot_op_6 <X> T_16_17.lc_trk_g0_6
 (30 3)  (846 275)  (846 275)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_1/in_1
 (40 3)  (856 275)  (856 275)  LC_1 Logic Functioning bit
 (42 3)  (858 275)  (858 275)  LC_1 Logic Functioning bit
 (14 4)  (830 276)  (830 276)  routing T_16_17.sp4_h_r_8 <X> T_16_17.lc_trk_g1_0
 (32 4)  (848 276)  (848 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (850 276)  (850 276)  routing T_16_17.lc_trk_g1_0 <X> T_16_17.wire_logic_cluster/lc_2/in_3
 (41 4)  (857 276)  (857 276)  LC_2 Logic Functioning bit
 (43 4)  (859 276)  (859 276)  LC_2 Logic Functioning bit
 (15 5)  (831 277)  (831 277)  routing T_16_17.sp4_h_r_8 <X> T_16_17.lc_trk_g1_0
 (16 5)  (832 277)  (832 277)  routing T_16_17.sp4_h_r_8 <X> T_16_17.lc_trk_g1_0
 (17 5)  (833 277)  (833 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_h_r_8 lc_trk_g1_0
 (28 5)  (844 277)  (844 277)  routing T_16_17.lc_trk_g2_0 <X> T_16_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 277)  (845 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (40 5)  (856 277)  (856 277)  LC_2 Logic Functioning bit
 (42 5)  (858 277)  (858 277)  LC_2 Logic Functioning bit
 (46 5)  (862 277)  (862 277)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (3 6)  (819 278)  (819 278)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_v_t_23
 (10 6)  (826 278)  (826 278)  routing T_16_17.sp4_v_b_11 <X> T_16_17.sp4_h_l_41
 (29 6)  (845 278)  (845 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (846 278)  (846 278)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (848 278)  (848 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (849 278)  (849 278)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (850 278)  (850 278)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (27 7)  (843 279)  (843 279)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (28 7)  (844 279)  (844 279)  routing T_16_17.lc_trk_g3_0 <X> T_16_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 279)  (845 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 279)  (846 279)  routing T_16_17.lc_trk_g0_6 <X> T_16_17.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 279)  (847 279)  routing T_16_17.lc_trk_g3_3 <X> T_16_17.wire_logic_cluster/lc_3/in_3
 (41 7)  (857 279)  (857 279)  LC_3 Logic Functioning bit
 (43 7)  (859 279)  (859 279)  LC_3 Logic Functioning bit
 (16 8)  (832 280)  (832 280)  routing T_16_17.sp4_v_t_12 <X> T_16_17.lc_trk_g2_1
 (17 8)  (833 280)  (833 280)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_12 lc_trk_g2_1
 (18 8)  (834 280)  (834 280)  routing T_16_17.sp4_v_t_12 <X> T_16_17.lc_trk_g2_1
 (25 8)  (841 280)  (841 280)  routing T_16_17.rgt_op_2 <X> T_16_17.lc_trk_g2_2
 (26 8)  (842 280)  (842 280)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 8)  (845 280)  (845 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (847 280)  (847 280)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (848 280)  (848 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_3
 (33 8)  (849 280)  (849 280)  routing T_16_17.lc_trk_g2_5 <X> T_16_17.wire_logic_cluster/lc_4/in_3
 (41 8)  (857 280)  (857 280)  LC_4 Logic Functioning bit
 (50 8)  (866 280)  (866 280)  Cascade bit: LH_LC04_inmux02_5

 (11 9)  (827 281)  (827 281)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_h_r_8
 (13 9)  (829 281)  (829 281)  routing T_16_17.sp4_h_l_37 <X> T_16_17.sp4_h_r_8
 (16 9)  (832 281)  (832 281)  routing T_16_17.sp12_v_b_8 <X> T_16_17.lc_trk_g2_0
 (17 9)  (833 281)  (833 281)  Enable bit of Mux _local_links/g2_mux_0 => sp12_v_b_8 lc_trk_g2_0
 (22 9)  (838 281)  (838 281)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (840 281)  (840 281)  routing T_16_17.rgt_op_2 <X> T_16_17.lc_trk_g2_2
 (28 9)  (844 281)  (844 281)  routing T_16_17.lc_trk_g2_4 <X> T_16_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (845 281)  (845 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (846 281)  (846 281)  routing T_16_17.lc_trk_g0_3 <X> T_16_17.wire_logic_cluster/lc_4/in_1
 (39 9)  (855 281)  (855 281)  LC_4 Logic Functioning bit
 (40 9)  (856 281)  (856 281)  LC_4 Logic Functioning bit
 (9 10)  (825 282)  (825 282)  routing T_16_17.sp4_v_b_7 <X> T_16_17.sp4_h_l_42
 (14 10)  (830 282)  (830 282)  routing T_16_17.sp4_v_b_36 <X> T_16_17.lc_trk_g2_4
 (17 10)  (833 282)  (833 282)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 282)  (834 282)  routing T_16_17.wire_logic_cluster/lc_5/out <X> T_16_17.lc_trk_g2_5
 (27 10)  (843 282)  (843 282)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (28 10)  (844 282)  (844 282)  routing T_16_17.lc_trk_g3_1 <X> T_16_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 282)  (845 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 282)  (847 282)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 282)  (848 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 282)  (849 282)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 282)  (850 282)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 282)  (852 282)  LC_5 Logic Functioning bit
 (37 10)  (853 282)  (853 282)  LC_5 Logic Functioning bit
 (38 10)  (854 282)  (854 282)  LC_5 Logic Functioning bit
 (39 10)  (855 282)  (855 282)  LC_5 Logic Functioning bit
 (40 10)  (856 282)  (856 282)  LC_5 Logic Functioning bit
 (41 10)  (857 282)  (857 282)  LC_5 Logic Functioning bit
 (42 10)  (858 282)  (858 282)  LC_5 Logic Functioning bit
 (45 10)  (861 282)  (861 282)  LC_5 Logic Functioning bit
 (50 10)  (866 282)  (866 282)  Cascade bit: LH_LC05_inmux02_5

 (14 11)  (830 283)  (830 283)  routing T_16_17.sp4_v_b_36 <X> T_16_17.lc_trk_g2_4
 (16 11)  (832 283)  (832 283)  routing T_16_17.sp4_v_b_36 <X> T_16_17.lc_trk_g2_4
 (17 11)  (833 283)  (833 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (28 11)  (844 283)  (844 283)  routing T_16_17.lc_trk_g2_1 <X> T_16_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 283)  (845 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 283)  (847 283)  routing T_16_17.lc_trk_g3_7 <X> T_16_17.wire_logic_cluster/lc_5/in_3
 (36 11)  (852 283)  (852 283)  LC_5 Logic Functioning bit
 (37 11)  (853 283)  (853 283)  LC_5 Logic Functioning bit
 (38 11)  (854 283)  (854 283)  LC_5 Logic Functioning bit
 (39 11)  (855 283)  (855 283)  LC_5 Logic Functioning bit
 (40 11)  (856 283)  (856 283)  LC_5 Logic Functioning bit
 (41 11)  (857 283)  (857 283)  LC_5 Logic Functioning bit
 (14 12)  (830 284)  (830 284)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g3_0
 (17 12)  (833 284)  (833 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 284)  (834 284)  routing T_16_17.wire_logic_cluster/lc_1/out <X> T_16_17.lc_trk_g3_1
 (21 12)  (837 284)  (837 284)  routing T_16_17.rgt_op_3 <X> T_16_17.lc_trk_g3_3
 (22 12)  (838 284)  (838 284)  Enable bit of Mux _local_links/g3_mux_3 => rgt_op_3 lc_trk_g3_3
 (24 12)  (840 284)  (840 284)  routing T_16_17.rgt_op_3 <X> T_16_17.lc_trk_g3_3
 (14 13)  (830 285)  (830 285)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g3_0
 (16 13)  (832 285)  (832 285)  routing T_16_17.sp4_v_t_21 <X> T_16_17.lc_trk_g3_0
 (17 13)  (833 285)  (833 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (14 14)  (830 286)  (830 286)  routing T_16_17.sp4_v_b_36 <X> T_16_17.lc_trk_g3_4
 (22 14)  (838 286)  (838 286)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (840 286)  (840 286)  routing T_16_17.tnr_op_7 <X> T_16_17.lc_trk_g3_7
 (26 14)  (842 286)  (842 286)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 286)  (845 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 286)  (848 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 286)  (849 286)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 286)  (852 286)  LC_7 Logic Functioning bit
 (38 14)  (854 286)  (854 286)  LC_7 Logic Functioning bit
 (45 14)  (861 286)  (861 286)  LC_7 Logic Functioning bit
 (46 14)  (862 286)  (862 286)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (14 15)  (830 287)  (830 287)  routing T_16_17.sp4_v_b_36 <X> T_16_17.lc_trk_g3_4
 (16 15)  (832 287)  (832 287)  routing T_16_17.sp4_v_b_36 <X> T_16_17.lc_trk_g3_4
 (17 15)  (833 287)  (833 287)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (27 15)  (843 287)  (843 287)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 287)  (844 287)  routing T_16_17.lc_trk_g3_4 <X> T_16_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 287)  (845 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_4 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 287)  (847 287)  routing T_16_17.lc_trk_g2_2 <X> T_16_17.wire_logic_cluster/lc_7/in_3
 (48 15)  (864 287)  (864 287)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_17_17

 (14 0)  (888 272)  (888 272)  routing T_17_17.wire_logic_cluster/lc_0/out <X> T_17_17.lc_trk_g0_0
 (22 0)  (896 272)  (896 272)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_l_16 lc_trk_g0_3
 (23 0)  (897 272)  (897 272)  routing T_17_17.sp12_h_l_16 <X> T_17_17.lc_trk_g0_3
 (27 0)  (901 272)  (901 272)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (903 272)  (903 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (904 272)  (904 272)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (906 272)  (906 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_0 wire_logic_cluster/lc_0/in_3
 (33 0)  (907 272)  (907 272)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (34 0)  (908 272)  (908 272)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_0/in_3
 (35 0)  (909 272)  (909 272)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_0
 (41 0)  (915 272)  (915 272)  LC_0 Logic Functioning bit
 (45 0)  (919 272)  (919 272)  LC_0 Logic Functioning bit
 (17 1)  (891 273)  (891 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (21 1)  (895 273)  (895 273)  routing T_17_17.sp12_h_l_16 <X> T_17_17.lc_trk_g0_3
 (29 1)  (903 273)  (903 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_0 wire_logic_cluster/lc_0/in_0
 (32 1)  (906 273)  (906 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_5 input_2_0
 (33 1)  (907 273)  (907 273)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_0
 (34 1)  (908 273)  (908 273)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.input_2_0
 (38 1)  (912 273)  (912 273)  LC_0 Logic Functioning bit
 (39 1)  (913 273)  (913 273)  LC_0 Logic Functioning bit
 (40 1)  (914 273)  (914 273)  LC_0 Logic Functioning bit
 (0 2)  (874 274)  (874 274)  routing T_17_17.glb_netwk_2 <X> T_17_17.wire_logic_cluster/lc_7/clk
 (2 2)  (876 274)  (876 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (15 2)  (889 274)  (889 274)  routing T_17_17.lft_op_5 <X> T_17_17.lc_trk_g0_5
 (17 2)  (891 274)  (891 274)  Enable bit of Mux _local_links/g0_mux_5 => lft_op_5 lc_trk_g0_5
 (18 2)  (892 274)  (892 274)  routing T_17_17.lft_op_5 <X> T_17_17.lc_trk_g0_5
 (21 2)  (895 274)  (895 274)  routing T_17_17.sp12_h_l_4 <X> T_17_17.lc_trk_g0_7
 (22 2)  (896 274)  (896 274)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_4 lc_trk_g0_7
 (24 2)  (898 274)  (898 274)  routing T_17_17.sp12_h_l_4 <X> T_17_17.lc_trk_g0_7
 (25 2)  (899 274)  (899 274)  routing T_17_17.sp4_v_b_6 <X> T_17_17.lc_trk_g0_6
 (27 2)  (901 274)  (901 274)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (28 2)  (902 274)  (902 274)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_1/in_1
 (29 2)  (903 274)  (903 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (905 274)  (905 274)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (32 2)  (906 274)  (906 274)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_3
 (33 2)  (907 274)  (907 274)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (34 2)  (908 274)  (908 274)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_1/in_3
 (35 2)  (909 274)  (909 274)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.input_2_1
 (36 2)  (910 274)  (910 274)  LC_1 Logic Functioning bit
 (39 2)  (913 274)  (913 274)  LC_1 Logic Functioning bit
 (41 2)  (915 274)  (915 274)  LC_1 Logic Functioning bit
 (43 2)  (917 274)  (917 274)  LC_1 Logic Functioning bit
 (45 2)  (919 274)  (919 274)  LC_1 Logic Functioning bit
 (21 3)  (895 275)  (895 275)  routing T_17_17.sp12_h_l_4 <X> T_17_17.lc_trk_g0_7
 (22 3)  (896 275)  (896 275)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_6 lc_trk_g0_6
 (23 3)  (897 275)  (897 275)  routing T_17_17.sp4_v_b_6 <X> T_17_17.lc_trk_g0_6
 (27 3)  (901 275)  (901 275)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.wire_logic_cluster/lc_1/in_0
 (29 3)  (903 275)  (903 275)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (32 3)  (906 275)  (906 275)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g0_7 input_2_1
 (35 3)  (909 275)  (909 275)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.input_2_1
 (37 3)  (911 275)  (911 275)  LC_1 Logic Functioning bit
 (38 3)  (912 275)  (912 275)  LC_1 Logic Functioning bit
 (41 3)  (915 275)  (915 275)  LC_1 Logic Functioning bit
 (43 3)  (917 275)  (917 275)  LC_1 Logic Functioning bit
 (47 3)  (921 275)  (921 275)  Enable bit of Mux _out_links/OutMux8_1 => wire_logic_cluster/lc_1/out sp4_h_r_34
 (15 4)  (889 276)  (889 276)  routing T_17_17.sp4_h_r_9 <X> T_17_17.lc_trk_g1_1
 (16 4)  (890 276)  (890 276)  routing T_17_17.sp4_h_r_9 <X> T_17_17.lc_trk_g1_1
 (17 4)  (891 276)  (891 276)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_9 lc_trk_g1_1
 (18 4)  (892 276)  (892 276)  routing T_17_17.sp4_h_r_9 <X> T_17_17.lc_trk_g1_1
 (21 4)  (895 276)  (895 276)  routing T_17_17.wire_logic_cluster/lc_3/out <X> T_17_17.lc_trk_g1_3
 (22 4)  (896 276)  (896 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (901 276)  (901 276)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (902 276)  (902 276)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (903 276)  (903 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (906 276)  (906 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (35 4)  (909 276)  (909 276)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.input_2_2
 (36 4)  (910 276)  (910 276)  LC_2 Logic Functioning bit
 (38 4)  (912 276)  (912 276)  LC_2 Logic Functioning bit
 (41 4)  (915 276)  (915 276)  LC_2 Logic Functioning bit
 (45 4)  (919 276)  (919 276)  LC_2 Logic Functioning bit
 (16 5)  (890 277)  (890 277)  routing T_17_17.sp12_h_r_8 <X> T_17_17.lc_trk_g1_0
 (17 5)  (891 277)  (891 277)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_8 lc_trk_g1_0
 (27 5)  (901 277)  (901 277)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (28 5)  (902 277)  (902 277)  routing T_17_17.lc_trk_g3_1 <X> T_17_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (903 277)  (903 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (904 277)  (904 277)  routing T_17_17.lc_trk_g3_2 <X> T_17_17.wire_logic_cluster/lc_2/in_1
 (31 5)  (905 277)  (905 277)  routing T_17_17.lc_trk_g0_3 <X> T_17_17.wire_logic_cluster/lc_2/in_3
 (32 5)  (906 277)  (906 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (909 277)  (909 277)  routing T_17_17.lc_trk_g0_6 <X> T_17_17.input_2_2
 (37 5)  (911 277)  (911 277)  LC_2 Logic Functioning bit
 (38 5)  (912 277)  (912 277)  LC_2 Logic Functioning bit
 (41 5)  (915 277)  (915 277)  LC_2 Logic Functioning bit
 (14 6)  (888 278)  (888 278)  routing T_17_17.wire_logic_cluster/lc_4/out <X> T_17_17.lc_trk_g1_4
 (15 6)  (889 278)  (889 278)  routing T_17_17.sp4_h_r_13 <X> T_17_17.lc_trk_g1_5
 (16 6)  (890 278)  (890 278)  routing T_17_17.sp4_h_r_13 <X> T_17_17.lc_trk_g1_5
 (17 6)  (891 278)  (891 278)  Enable bit of Mux _local_links/g1_mux_5 => sp4_h_r_13 lc_trk_g1_5
 (18 6)  (892 278)  (892 278)  routing T_17_17.sp4_h_r_13 <X> T_17_17.lc_trk_g1_5
 (26 6)  (900 278)  (900 278)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (27 6)  (901 278)  (901 278)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (28 6)  (902 278)  (902 278)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (29 6)  (903 278)  (903 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (904 278)  (904 278)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_3/in_1
 (32 6)  (906 278)  (906 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_3
 (34 6)  (908 278)  (908 278)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (36 6)  (910 278)  (910 278)  LC_3 Logic Functioning bit
 (37 6)  (911 278)  (911 278)  LC_3 Logic Functioning bit
 (39 6)  (913 278)  (913 278)  LC_3 Logic Functioning bit
 (43 6)  (917 278)  (917 278)  LC_3 Logic Functioning bit
 (45 6)  (919 278)  (919 278)  LC_3 Logic Functioning bit
 (17 7)  (891 279)  (891 279)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 7)  (900 279)  (900 279)  routing T_17_17.lc_trk_g0_7 <X> T_17_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (903 279)  (903 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_7 wire_logic_cluster/lc_3/in_0
 (31 7)  (905 279)  (905 279)  routing T_17_17.lc_trk_g1_3 <X> T_17_17.wire_logic_cluster/lc_3/in_3
 (32 7)  (906 279)  (906 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (908 279)  (908 279)  routing T_17_17.lc_trk_g1_0 <X> T_17_17.input_2_3
 (37 7)  (911 279)  (911 279)  LC_3 Logic Functioning bit
 (39 7)  (913 279)  (913 279)  LC_3 Logic Functioning bit
 (26 8)  (900 280)  (900 280)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (27 8)  (901 280)  (901 280)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (903 280)  (903 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (904 280)  (904 280)  routing T_17_17.lc_trk_g1_4 <X> T_17_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (906 280)  (906 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (907 280)  (907 280)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (908 280)  (908 280)  routing T_17_17.lc_trk_g3_0 <X> T_17_17.wire_logic_cluster/lc_4/in_3
 (37 8)  (911 280)  (911 280)  LC_4 Logic Functioning bit
 (39 8)  (913 280)  (913 280)  LC_4 Logic Functioning bit
 (45 8)  (919 280)  (919 280)  LC_4 Logic Functioning bit
 (27 9)  (901 281)  (901 281)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (28 9)  (902 281)  (902 281)  routing T_17_17.lc_trk_g3_5 <X> T_17_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (903 281)  (903 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_5 wire_logic_cluster/lc_4/in_0
 (41 9)  (915 281)  (915 281)  LC_4 Logic Functioning bit
 (43 9)  (917 281)  (917 281)  LC_4 Logic Functioning bit
 (22 11)  (896 283)  (896 283)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_30 lc_trk_g2_6
 (23 11)  (897 283)  (897 283)  routing T_17_17.sp4_h_r_30 <X> T_17_17.lc_trk_g2_6
 (24 11)  (898 283)  (898 283)  routing T_17_17.sp4_h_r_30 <X> T_17_17.lc_trk_g2_6
 (25 11)  (899 283)  (899 283)  routing T_17_17.sp4_h_r_30 <X> T_17_17.lc_trk_g2_6
 (17 12)  (891 284)  (891 284)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (892 284)  (892 284)  routing T_17_17.wire_logic_cluster/lc_1/out <X> T_17_17.lc_trk_g3_1
 (25 12)  (899 284)  (899 284)  routing T_17_17.wire_logic_cluster/lc_2/out <X> T_17_17.lc_trk_g3_2
 (26 12)  (900 284)  (900 284)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (27 12)  (901 284)  (901 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (28 12)  (902 284)  (902 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (903 284)  (903 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (904 284)  (904 284)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (905 284)  (905 284)  routing T_17_17.lc_trk_g0_5 <X> T_17_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (906 284)  (906 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (39 12)  (913 284)  (913 284)  LC_6 Logic Functioning bit
 (41 12)  (915 284)  (915 284)  LC_6 Logic Functioning bit
 (43 12)  (917 284)  (917 284)  LC_6 Logic Functioning bit
 (45 12)  (919 284)  (919 284)  LC_6 Logic Functioning bit
 (14 13)  (888 285)  (888 285)  routing T_17_17.tnl_op_0 <X> T_17_17.lc_trk_g3_0
 (15 13)  (889 285)  (889 285)  routing T_17_17.tnl_op_0 <X> T_17_17.lc_trk_g3_0
 (17 13)  (891 285)  (891 285)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (22 13)  (896 285)  (896 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (900 285)  (900 285)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (28 13)  (902 285)  (902 285)  routing T_17_17.lc_trk_g2_6 <X> T_17_17.wire_logic_cluster/lc_6/in_0
 (29 13)  (903 285)  (903 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_6 wire_logic_cluster/lc_6/in_0
 (30 13)  (904 285)  (904 285)  routing T_17_17.lc_trk_g3_6 <X> T_17_17.wire_logic_cluster/lc_6/in_1
 (32 13)  (906 285)  (906 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_1 input_2_6
 (34 13)  (908 285)  (908 285)  routing T_17_17.lc_trk_g1_1 <X> T_17_17.input_2_6
 (38 13)  (912 285)  (912 285)  LC_6 Logic Functioning bit
 (41 13)  (915 285)  (915 285)  LC_6 Logic Functioning bit
 (43 13)  (917 285)  (917 285)  LC_6 Logic Functioning bit
 (46 13)  (920 285)  (920 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (1 14)  (875 286)  (875 286)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g1_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (889 286)  (889 286)  routing T_17_17.sp4_h_l_16 <X> T_17_17.lc_trk_g3_5
 (16 14)  (890 286)  (890 286)  routing T_17_17.sp4_h_l_16 <X> T_17_17.lc_trk_g3_5
 (17 14)  (891 286)  (891 286)  Enable bit of Mux _local_links/g3_mux_5 => sp4_h_l_16 lc_trk_g3_5
 (25 14)  (899 286)  (899 286)  routing T_17_17.wire_logic_cluster/lc_6/out <X> T_17_17.lc_trk_g3_6
 (0 15)  (874 287)  (874 287)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (1 15)  (875 287)  (875 287)  routing T_17_17.lc_trk_g1_5 <X> T_17_17.wire_logic_cluster/lc_7/s_r
 (18 15)  (892 287)  (892 287)  routing T_17_17.sp4_h_l_16 <X> T_17_17.lc_trk_g3_5
 (22 15)  (896 287)  (896 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_19_17

 (5 2)  (987 274)  (987 274)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_h_l_37
 (4 3)  (986 275)  (986 275)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_h_l_37
 (6 3)  (988 275)  (988 275)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_h_l_37
 (5 10)  (987 282)  (987 282)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_h_l_43
 (6 11)  (988 283)  (988 283)  routing T_19_17.sp4_v_t_43 <X> T_19_17.sp4_h_l_43


LogicTile_20_17

 (3 13)  (1039 285)  (1039 285)  routing T_20_17.sp12_h_l_22 <X> T_20_17.sp12_h_r_1
 (6 14)  (1042 286)  (1042 286)  routing T_20_17.sp4_h_l_41 <X> T_20_17.sp4_v_t_44


LogicTile_21_17

 (3 5)  (1093 277)  (1093 277)  routing T_21_17.sp12_h_l_23 <X> T_21_17.sp12_h_r_0
 (5 14)  (1095 286)  (1095 286)  routing T_21_17.sp4_v_t_38 <X> T_21_17.sp4_h_l_44
 (4 15)  (1094 287)  (1094 287)  routing T_21_17.sp4_v_t_38 <X> T_21_17.sp4_h_l_44
 (6 15)  (1096 287)  (1096 287)  routing T_21_17.sp4_v_t_38 <X> T_21_17.sp4_h_l_44


LogicTile_24_17

 (3 5)  (1255 277)  (1255 277)  routing T_24_17.sp12_h_l_23 <X> T_24_17.sp12_h_r_0
 (3 6)  (1255 278)  (1255 278)  routing T_24_17.sp12_v_b_0 <X> T_24_17.sp12_v_t_23


RAM_Tile_25_17

 (3 2)  (1309 274)  (1309 274)  routing T_25_17.sp12_v_t_23 <X> T_25_17.sp12_h_l_23


LogicTile_26_17

 (3 2)  (1351 274)  (1351 274)  routing T_26_17.sp12_v_t_23 <X> T_26_17.sp12_h_l_23
 (19 15)  (1367 287)  (1367 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_27_17

 (2 4)  (1404 276)  (1404 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_29_17

 (5 8)  (1515 280)  (1515 280)  routing T_29_17.sp4_h_l_38 <X> T_29_17.sp4_h_r_6
 (4 9)  (1514 281)  (1514 281)  routing T_29_17.sp4_h_l_38 <X> T_29_17.sp4_h_r_6


LogicTile_30_17

 (8 8)  (1572 280)  (1572 280)  routing T_30_17.sp4_h_l_42 <X> T_30_17.sp4_h_r_7


LogicTile_32_17

 (3 9)  (1675 281)  (1675 281)  routing T_32_17.sp12_h_l_22 <X> T_32_17.sp12_v_b_1


IO_Tile_33_17

 (16 0)  (1742 272)  (1742 272)  IOB_0 IO Functioning bit
 (3 1)  (1729 273)  (1729 273)  IO control bit: GIORIGHT0_REN_1

 (13 3)  (1739 275)  (1739 275)  routing T_33_17.span4_horz_31 <X> T_33_17.span4_vert_b_1
 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (12 4)  (1738 276)  (1738 276)  routing T_33_17.lc_trk_g1_7 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 276)  (1739 276)  routing T_33_17.lc_trk_g1_7 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1742 276)  (1742 276)  IOB_0 IO Functioning bit
 (12 5)  (1738 277)  (1738 277)  routing T_33_17.lc_trk_g1_7 <X> T_33_17.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 277)  (1739 277)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (13 13)  (1739 285)  (1739 285)  routing T_33_17.span4_horz_43 <X> T_33_17.span4_vert_b_3
 (5 14)  (1731 286)  (1731 286)  routing T_33_17.span4_vert_b_7 <X> T_33_17.lc_trk_g1_7
 (7 14)  (1733 286)  (1733 286)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (8 15)  (1734 287)  (1734 287)  routing T_33_17.span4_vert_b_7 <X> T_33_17.lc_trk_g1_7


IO_Tile_0_16

 (4 0)  (13 256)  (13 256)  routing T_0_16.span4_horz_8 <X> T_0_16.lc_trk_g0_0
 (16 0)  (1 256)  (1 256)  IOB_0 IO Functioning bit
 (3 1)  (14 257)  (14 257)  IO control bit: GIOLEFT1_REN_1

 (4 1)  (13 257)  (13 257)  routing T_0_16.span4_horz_8 <X> T_0_16.lc_trk_g0_0
 (6 1)  (11 257)  (11 257)  routing T_0_16.span4_horz_8 <X> T_0_16.lc_trk_g0_0
 (7 1)  (10 257)  (10 257)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_8 lc_trk_g0_0
 (6 2)  (11 258)  (11 258)  routing T_0_16.span4_horz_3 <X> T_0_16.lc_trk_g0_3
 (7 2)  (10 258)  (10 258)  Enable bit of Mux _local_links/g0_mux_3 => span4_horz_3 lc_trk_g0_3
 (8 2)  (9 258)  (9 258)  routing T_0_16.span4_horz_3 <X> T_0_16.lc_trk_g0_3
 (17 3)  (0 259)  (0 259)  IOB_0 IO Functioning bit
 (17 4)  (0 260)  (0 260)  IOB_0 IO Functioning bit
 (10 5)  (7 261)  (7 261)  routing T_0_16.lc_trk_g0_3 <X> T_0_16.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (6 261)  (6 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 261)  (4 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 261)  (0 261)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 262)  (15 262)  IO control bit: GIOLEFT1_REN_0

 (3 9)  (14 265)  (14 265)  IO control bit: GIOLEFT1_IE_0

 (12 10)  (5 266)  (5 266)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 266)  (1 266)  IOB_1 IO Functioning bit
 (5 11)  (12 267)  (12 267)  routing T_0_16.span4_horz_18 <X> T_0_16.lc_trk_g1_2
 (6 11)  (11 267)  (11 267)  routing T_0_16.span4_horz_18 <X> T_0_16.lc_trk_g1_2
 (7 11)  (10 267)  (10 267)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_18 lc_trk_g1_2
 (12 11)  (5 267)  (5 267)  routing T_0_16.lc_trk_g1_2 <X> T_0_16.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 267)  (4 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 269)  (0 269)  IOB_1 IO Functioning bit
 (16 14)  (1 270)  (1 270)  IOB_1 IO Functioning bit


LogicTile_3_16

 (8 10)  (134 266)  (134 266)  routing T_3_16.sp4_h_r_7 <X> T_3_16.sp4_h_l_42


LogicTile_4_16

 (3 5)  (183 261)  (183 261)  routing T_4_16.sp12_h_l_23 <X> T_4_16.sp12_h_r_0
 (5 6)  (185 262)  (185 262)  routing T_4_16.sp4_v_t_44 <X> T_4_16.sp4_h_l_38
 (4 7)  (184 263)  (184 263)  routing T_4_16.sp4_v_t_44 <X> T_4_16.sp4_h_l_38
 (6 7)  (186 263)  (186 263)  routing T_4_16.sp4_v_t_44 <X> T_4_16.sp4_h_l_38
 (12 10)  (192 266)  (192 266)  routing T_4_16.sp4_h_r_5 <X> T_4_16.sp4_h_l_45
 (13 11)  (193 267)  (193 267)  routing T_4_16.sp4_h_r_5 <X> T_4_16.sp4_h_l_45


LogicTile_7_16

 (9 10)  (351 266)  (351 266)  routing T_7_16.sp4_h_r_4 <X> T_7_16.sp4_h_l_42
 (10 10)  (352 266)  (352 266)  routing T_7_16.sp4_h_r_4 <X> T_7_16.sp4_h_l_42


RAM_Tile_8_16

 (3 4)  (399 260)  (399 260)  routing T_8_16.sp12_v_t_23 <X> T_8_16.sp12_h_r_0
 (12 6)  (408 262)  (408 262)  routing T_8_16.sp4_h_r_2 <X> T_8_16.sp4_h_l_40
 (13 7)  (409 263)  (409 263)  routing T_8_16.sp4_h_r_2 <X> T_8_16.sp4_h_l_40


LogicTile_10_16

 (19 10)  (511 266)  (511 266)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23


LogicTile_11_16

 (9 6)  (555 262)  (555 262)  routing T_11_16.sp4_h_r_1 <X> T_11_16.sp4_h_l_41
 (10 6)  (556 262)  (556 262)  routing T_11_16.sp4_h_r_1 <X> T_11_16.sp4_h_l_41


LogicTile_12_16

 (2 0)  (602 256)  (602 256)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (12 2)  (612 258)  (612 258)  routing T_12_16.sp4_v_b_2 <X> T_12_16.sp4_h_l_39
 (3 8)  (603 264)  (603 264)  routing T_12_16.sp12_h_r_1 <X> T_12_16.sp12_v_b_1
 (3 9)  (603 265)  (603 265)  routing T_12_16.sp12_h_r_1 <X> T_12_16.sp12_v_b_1
 (3 14)  (603 270)  (603 270)  routing T_12_16.sp12_h_r_1 <X> T_12_16.sp12_v_t_22
 (3 15)  (603 271)  (603 271)  routing T_12_16.sp12_h_r_1 <X> T_12_16.sp12_v_t_22


LogicTile_13_16

 (4 2)  (658 258)  (658 258)  routing T_13_16.sp4_h_r_6 <X> T_13_16.sp4_v_t_37
 (6 2)  (660 258)  (660 258)  routing T_13_16.sp4_h_r_6 <X> T_13_16.sp4_v_t_37
 (5 3)  (659 259)  (659 259)  routing T_13_16.sp4_h_r_6 <X> T_13_16.sp4_v_t_37
 (8 3)  (662 259)  (662 259)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_v_t_36
 (9 3)  (663 259)  (663 259)  routing T_13_16.sp4_h_r_1 <X> T_13_16.sp4_v_t_36


LogicTile_14_16

 (14 3)  (722 259)  (722 259)  routing T_14_16.sp12_h_r_20 <X> T_14_16.lc_trk_g0_4
 (16 3)  (724 259)  (724 259)  routing T_14_16.sp12_h_r_20 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (13 6)  (721 262)  (721 262)  routing T_14_16.sp4_h_r_5 <X> T_14_16.sp4_v_t_40
 (22 6)  (730 262)  (730 262)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (12 7)  (720 263)  (720 263)  routing T_14_16.sp4_h_r_5 <X> T_14_16.sp4_v_t_40
 (21 7)  (729 263)  (729 263)  routing T_14_16.sp4_r_v_b_31 <X> T_14_16.lc_trk_g1_7
 (21 10)  (729 266)  (729 266)  routing T_14_16.rgt_op_7 <X> T_14_16.lc_trk_g2_7
 (22 10)  (730 266)  (730 266)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 266)  (732 266)  routing T_14_16.rgt_op_7 <X> T_14_16.lc_trk_g2_7
 (25 10)  (733 266)  (733 266)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (28 10)  (736 266)  (736 266)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 266)  (738 266)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 266)  (739 266)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (744 266)  (744 266)  LC_5 Logic Functioning bit
 (37 10)  (745 266)  (745 266)  LC_5 Logic Functioning bit
 (38 10)  (746 266)  (746 266)  LC_5 Logic Functioning bit
 (39 10)  (747 266)  (747 266)  LC_5 Logic Functioning bit
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (43 10)  (751 266)  (751 266)  LC_5 Logic Functioning bit
 (47 10)  (755 266)  (755 266)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (731 267)  (731 267)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (25 11)  (733 267)  (733 267)  routing T_14_16.sp4_v_b_38 <X> T_14_16.lc_trk_g2_6
 (27 11)  (735 267)  (735 267)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g3_0 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (30 11)  (738 267)  (738 267)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (739 267)  (739 267)  routing T_14_16.lc_trk_g1_7 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (36 11)  (744 267)  (744 267)  LC_5 Logic Functioning bit
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (3 12)  (711 268)  (711 268)  routing T_14_16.sp12_v_t_22 <X> T_14_16.sp12_h_r_1
 (14 12)  (722 268)  (722 268)  routing T_14_16.rgt_op_0 <X> T_14_16.lc_trk_g3_0
 (26 12)  (734 268)  (734 268)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_6/in_0
 (27 12)  (735 268)  (735 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 268)  (736 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 268)  (737 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 268)  (738 268)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 268)  (739 268)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 268)  (740 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 268)  (741 268)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (744 268)  (744 268)  LC_6 Logic Functioning bit
 (38 12)  (746 268)  (746 268)  LC_6 Logic Functioning bit
 (41 12)  (749 268)  (749 268)  LC_6 Logic Functioning bit
 (43 12)  (751 268)  (751 268)  LC_6 Logic Functioning bit
 (47 12)  (755 268)  (755 268)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (15 13)  (723 269)  (723 269)  routing T_14_16.rgt_op_0 <X> T_14_16.lc_trk_g3_0
 (17 13)  (725 269)  (725 269)  Enable bit of Mux _local_links/g3_mux_0 => rgt_op_0 lc_trk_g3_0
 (19 13)  (727 269)  (727 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (29 13)  (737 269)  (737 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 269)  (738 269)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 269)  (739 269)  routing T_14_16.lc_trk_g2_7 <X> T_14_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (744 269)  (744 269)  LC_6 Logic Functioning bit
 (38 13)  (746 269)  (746 269)  LC_6 Logic Functioning bit
 (40 13)  (748 269)  (748 269)  LC_6 Logic Functioning bit
 (42 13)  (750 269)  (750 269)  LC_6 Logic Functioning bit
 (4 14)  (712 270)  (712 270)  routing T_14_16.sp4_h_r_3 <X> T_14_16.sp4_v_t_44
 (6 14)  (714 270)  (714 270)  routing T_14_16.sp4_h_r_3 <X> T_14_16.sp4_v_t_44
 (5 15)  (713 271)  (713 271)  routing T_14_16.sp4_h_r_3 <X> T_14_16.sp4_v_t_44
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 271)  (733 271)  routing T_14_16.sp4_r_v_b_46 <X> T_14_16.lc_trk_g3_6


LogicTile_15_16

 (14 0)  (776 256)  (776 256)  routing T_15_16.wire_logic_cluster/lc_0/out <X> T_15_16.lc_trk_g0_0
 (26 0)  (788 256)  (788 256)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 256)  (795 256)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (37 0)  (799 256)  (799 256)  LC_0 Logic Functioning bit
 (39 0)  (801 256)  (801 256)  LC_0 Logic Functioning bit
 (43 0)  (805 256)  (805 256)  LC_0 Logic Functioning bit
 (45 0)  (807 256)  (807 256)  LC_0 Logic Functioning bit
 (46 0)  (808 256)  (808 256)  Enable bit of Mux _out_links/OutMux7_0 => wire_logic_cluster/lc_0/out sp4_h_l_5
 (52 0)  (814 256)  (814 256)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (17 1)  (779 257)  (779 257)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 257)  (789 257)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 257)  (793 257)  routing T_15_16.lc_trk_g3_2 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (37 1)  (799 257)  (799 257)  LC_0 Logic Functioning bit
 (42 1)  (804 257)  (804 257)  LC_0 Logic Functioning bit
 (47 1)  (809 257)  (809 257)  Enable bit of Mux _out_links/OutMux8_0 => wire_logic_cluster/lc_0/out sp4_h_l_21
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_2 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (8 2)  (770 258)  (770 258)  routing T_15_16.sp4_v_t_36 <X> T_15_16.sp4_h_l_36
 (9 2)  (771 258)  (771 258)  routing T_15_16.sp4_v_t_36 <X> T_15_16.sp4_h_l_36
 (15 2)  (777 258)  (777 258)  routing T_15_16.top_op_5 <X> T_15_16.lc_trk_g0_5
 (17 2)  (779 258)  (779 258)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (18 3)  (780 259)  (780 259)  routing T_15_16.top_op_5 <X> T_15_16.lc_trk_g0_5
 (25 4)  (787 260)  (787 260)  routing T_15_16.sp4_h_r_10 <X> T_15_16.lc_trk_g1_2
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_r_10 lc_trk_g1_2
 (23 5)  (785 261)  (785 261)  routing T_15_16.sp4_h_r_10 <X> T_15_16.lc_trk_g1_2
 (24 5)  (786 261)  (786 261)  routing T_15_16.sp4_h_r_10 <X> T_15_16.lc_trk_g1_2
 (22 6)  (784 262)  (784 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (786 262)  (786 262)  routing T_15_16.top_op_7 <X> T_15_16.lc_trk_g1_7
 (21 7)  (783 263)  (783 263)  routing T_15_16.top_op_7 <X> T_15_16.lc_trk_g1_7
 (22 8)  (784 264)  (784 264)  Enable bit of Mux _local_links/g2_mux_3 => sp12_v_b_11 lc_trk_g2_3
 (23 8)  (785 264)  (785 264)  routing T_15_16.sp12_v_b_11 <X> T_15_16.lc_trk_g2_3
 (25 8)  (787 264)  (787 264)  routing T_15_16.rgt_op_2 <X> T_15_16.lc_trk_g2_2
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (786 265)  (786 265)  routing T_15_16.rgt_op_2 <X> T_15_16.lc_trk_g2_2
 (15 10)  (777 266)  (777 266)  routing T_15_16.tnr_op_5 <X> T_15_16.lc_trk_g2_5
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => tnr_op_5 lc_trk_g2_5
 (21 10)  (783 266)  (783 266)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g2_7
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (26 10)  (788 266)  (788 266)  routing T_15_16.lc_trk_g0_5 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 266)  (798 266)  LC_5 Logic Functioning bit
 (37 10)  (799 266)  (799 266)  LC_5 Logic Functioning bit
 (38 10)  (800 266)  (800 266)  LC_5 Logic Functioning bit
 (40 10)  (802 266)  (802 266)  LC_5 Logic Functioning bit
 (41 10)  (803 266)  (803 266)  LC_5 Logic Functioning bit
 (42 10)  (804 266)  (804 266)  LC_5 Logic Functioning bit
 (43 10)  (805 266)  (805 266)  LC_5 Logic Functioning bit
 (45 10)  (807 266)  (807 266)  LC_5 Logic Functioning bit
 (8 11)  (770 267)  (770 267)  routing T_15_16.sp4_h_r_1 <X> T_15_16.sp4_v_t_42
 (9 11)  (771 267)  (771 267)  routing T_15_16.sp4_h_r_1 <X> T_15_16.sp4_v_t_42
 (10 11)  (772 267)  (772 267)  routing T_15_16.sp4_h_r_1 <X> T_15_16.sp4_v_t_42
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 267)  (792 267)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 267)  (793 267)  routing T_15_16.lc_trk_g1_7 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 267)  (794 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_2 input_2_5
 (34 11)  (796 267)  (796 267)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.input_2_5
 (35 11)  (797 267)  (797 267)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.input_2_5
 (36 11)  (798 267)  (798 267)  LC_5 Logic Functioning bit
 (40 11)  (802 267)  (802 267)  LC_5 Logic Functioning bit
 (41 11)  (803 267)  (803 267)  LC_5 Logic Functioning bit
 (42 11)  (804 267)  (804 267)  LC_5 Logic Functioning bit
 (43 11)  (805 267)  (805 267)  LC_5 Logic Functioning bit
 (46 11)  (808 267)  (808 267)  Enable bit of Mux _out_links/OutMux6_5 => wire_logic_cluster/lc_5/out sp4_h_r_10
 (11 12)  (773 268)  (773 268)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_b_11
 (13 12)  (775 268)  (775 268)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_b_11
 (15 12)  (777 268)  (777 268)  routing T_15_16.rgt_op_1 <X> T_15_16.lc_trk_g3_1
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.rgt_op_1 <X> T_15_16.lc_trk_g3_1
 (12 13)  (774 269)  (774 269)  routing T_15_16.sp4_h_l_40 <X> T_15_16.sp4_v_b_11
 (22 13)  (784 269)  (784 269)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (785 269)  (785 269)  routing T_15_16.sp4_v_b_42 <X> T_15_16.lc_trk_g3_2
 (24 13)  (786 269)  (786 269)  routing T_15_16.sp4_v_b_42 <X> T_15_16.lc_trk_g3_2
 (0 14)  (762 270)  (762 270)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (15 14)  (777 270)  (777 270)  routing T_15_16.sp4_v_t_32 <X> T_15_16.lc_trk_g3_5
 (16 14)  (778 270)  (778 270)  routing T_15_16.sp4_v_t_32 <X> T_15_16.lc_trk_g3_5
 (17 14)  (779 270)  (779 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (22 14)  (784 270)  (784 270)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 270)  (786 270)  routing T_15_16.tnr_op_7 <X> T_15_16.lc_trk_g3_7
 (26 14)  (788 270)  (788 270)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 270)  (789 270)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 270)  (792 270)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 270)  (795 270)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 270)  (796 270)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 270)  (798 270)  LC_7 Logic Functioning bit
 (37 14)  (799 270)  (799 270)  LC_7 Logic Functioning bit
 (41 14)  (803 270)  (803 270)  LC_7 Logic Functioning bit
 (43 14)  (805 270)  (805 270)  LC_7 Logic Functioning bit
 (45 14)  (807 270)  (807 270)  LC_7 Logic Functioning bit
 (46 14)  (808 270)  (808 270)  Enable bit of Mux _out_links/OutMux7_7 => wire_logic_cluster/lc_7/out sp4_h_r_30
 (47 14)  (809 270)  (809 270)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (48 14)  (810 270)  (810 270)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (814 270)  (814 270)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (0 15)  (762 271)  (762 271)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g3_5 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (26 15)  (788 271)  (788 271)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 271)  (790 271)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 271)  (791 271)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g3_7 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (32 15)  (794 271)  (794 271)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g2_3 input_2_7
 (33 15)  (795 271)  (795 271)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.input_2_7
 (35 15)  (797 271)  (797 271)  routing T_15_16.lc_trk_g2_3 <X> T_15_16.input_2_7
 (36 15)  (798 271)  (798 271)  LC_7 Logic Functioning bit
 (37 15)  (799 271)  (799 271)  LC_7 Logic Functioning bit
 (40 15)  (802 271)  (802 271)  LC_7 Logic Functioning bit
 (41 15)  (803 271)  (803 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit
 (43 15)  (805 271)  (805 271)  LC_7 Logic Functioning bit
 (46 15)  (808 271)  (808 271)  Enable bit of Mux _out_links/OutMux6_7 => wire_logic_cluster/lc_7/out sp4_h_r_14
 (53 15)  (815 271)  (815 271)  Enable bit of Mux _out_links/OutMuxb_7 => wire_logic_cluster/lc_7/out sp4_r_v_b_47


LogicTile_16_16

 (4 0)  (820 256)  (820 256)  routing T_16_16.sp4_v_t_37 <X> T_16_16.sp4_v_b_0
 (17 0)  (833 256)  (833 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (834 256)  (834 256)  routing T_16_16.wire_logic_cluster/lc_1/out <X> T_16_16.lc_trk_g0_1
 (25 0)  (841 256)  (841 256)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g0_2
 (26 0)  (842 256)  (842 256)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (843 256)  (843 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (844 256)  (844 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 256)  (845 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 256)  (846 256)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_0/in_1
 (31 0)  (847 256)  (847 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 256)  (848 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 256)  (849 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 256)  (850 256)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (14 1)  (830 257)  (830 257)  routing T_16_16.top_op_0 <X> T_16_16.lc_trk_g0_0
 (15 1)  (831 257)  (831 257)  routing T_16_16.top_op_0 <X> T_16_16.lc_trk_g0_0
 (17 1)  (833 257)  (833 257)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (22 1)  (838 257)  (838 257)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (839 257)  (839 257)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g0_2
 (25 1)  (841 257)  (841 257)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g0_2
 (27 1)  (843 257)  (843 257)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 257)  (844 257)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 257)  (845 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_5 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 257)  (847 257)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_0/in_3
 (36 1)  (852 257)  (852 257)  LC_0 Logic Functioning bit
 (38 1)  (854 257)  (854 257)  LC_0 Logic Functioning bit
 (0 2)  (816 258)  (816 258)  routing T_16_16.glb_netwk_2 <X> T_16_16.wire_logic_cluster/lc_7/clk
 (2 2)  (818 258)  (818 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (29 2)  (845 258)  (845 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 258)  (848 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (36 2)  (852 258)  (852 258)  LC_1 Logic Functioning bit
 (38 2)  (854 258)  (854 258)  LC_1 Logic Functioning bit
 (45 2)  (861 258)  (861 258)  LC_1 Logic Functioning bit
 (50 2)  (866 258)  (866 258)  Cascade bit: LH_LC01_inmux02_5

 (53 2)  (869 258)  (869 258)  Enable bit of Mux _out_links/OutMuxa_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_19
 (8 3)  (824 259)  (824 259)  routing T_16_16.sp4_v_b_10 <X> T_16_16.sp4_v_t_36
 (10 3)  (826 259)  (826 259)  routing T_16_16.sp4_v_b_10 <X> T_16_16.sp4_v_t_36
 (26 3)  (842 259)  (842 259)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (28 3)  (844 259)  (844 259)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_1/in_0
 (29 3)  (845 259)  (845 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (31 3)  (847 259)  (847 259)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_1/in_3
 (36 3)  (852 259)  (852 259)  LC_1 Logic Functioning bit
 (37 3)  (853 259)  (853 259)  LC_1 Logic Functioning bit
 (38 3)  (854 259)  (854 259)  LC_1 Logic Functioning bit
 (48 3)  (864 259)  (864 259)  Enable bit of Mux _out_links/OutMux1_1 => wire_logic_cluster/lc_1/out sp4_v_b_18
 (51 3)  (867 259)  (867 259)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (21 4)  (837 260)  (837 260)  routing T_16_16.wire_logic_cluster/lc_3/out <X> T_16_16.lc_trk_g1_3
 (22 4)  (838 260)  (838 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 260)  (841 260)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g1_2
 (26 4)  (842 260)  (842 260)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 4)  (845 260)  (845 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 260)  (848 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 260)  (849 260)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (39 4)  (855 260)  (855 260)  LC_2 Logic Functioning bit
 (22 5)  (838 261)  (838 261)  Enable bit of Mux _local_links/g1_mux_2 => sp4_v_b_10 lc_trk_g1_2
 (23 5)  (839 261)  (839 261)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g1_2
 (25 5)  (841 261)  (841 261)  routing T_16_16.sp4_v_b_10 <X> T_16_16.lc_trk_g1_2
 (26 5)  (842 261)  (842 261)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (27 5)  (843 261)  (843 261)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 261)  (845 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 261)  (847 261)  routing T_16_16.lc_trk_g2_3 <X> T_16_16.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 261)  (848 261)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_3 input_2_2
 (34 5)  (850 261)  (850 261)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.input_2_2
 (35 5)  (851 261)  (851 261)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.input_2_2
 (3 6)  (819 262)  (819 262)  routing T_16_16.sp12_v_b_0 <X> T_16_16.sp12_v_t_23
 (22 6)  (838 262)  (838 262)  Enable bit of Mux _local_links/g1_mux_7 => top_op_7 lc_trk_g1_7
 (24 6)  (840 262)  (840 262)  routing T_16_16.top_op_7 <X> T_16_16.lc_trk_g1_7
 (29 6)  (845 262)  (845 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 262)  (847 262)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 262)  (848 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_7 wire_logic_cluster/lc_3/in_3
 (34 6)  (850 262)  (850 262)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 6)  (852 262)  (852 262)  LC_3 Logic Functioning bit
 (38 6)  (854 262)  (854 262)  LC_3 Logic Functioning bit
 (45 6)  (861 262)  (861 262)  LC_3 Logic Functioning bit
 (21 7)  (837 263)  (837 263)  routing T_16_16.top_op_7 <X> T_16_16.lc_trk_g1_7
 (30 7)  (846 263)  (846 263)  routing T_16_16.lc_trk_g0_2 <X> T_16_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (847 263)  (847 263)  routing T_16_16.lc_trk_g1_7 <X> T_16_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (852 263)  (852 263)  LC_3 Logic Functioning bit
 (38 7)  (854 263)  (854 263)  LC_3 Logic Functioning bit
 (22 8)  (838 264)  (838 264)  Enable bit of Mux _local_links/g2_mux_3 => tnr_op_3 lc_trk_g2_3
 (24 8)  (840 264)  (840 264)  routing T_16_16.tnr_op_3 <X> T_16_16.lc_trk_g2_3
 (3 9)  (819 265)  (819 265)  routing T_16_16.sp12_h_l_22 <X> T_16_16.sp12_v_b_1
 (26 10)  (842 266)  (842 266)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (31 10)  (847 266)  (847 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 266)  (848 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_5 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 266)  (849 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (34 10)  (850 266)  (850 266)  routing T_16_16.lc_trk_g3_5 <X> T_16_16.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 266)  (852 266)  LC_5 Logic Functioning bit
 (38 10)  (854 266)  (854 266)  LC_5 Logic Functioning bit
 (27 11)  (843 267)  (843 267)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 267)  (844 267)  routing T_16_16.lc_trk_g3_4 <X> T_16_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 267)  (845 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (37 11)  (853 267)  (853 267)  LC_5 Logic Functioning bit
 (39 11)  (855 267)  (855 267)  LC_5 Logic Functioning bit
 (27 12)  (843 268)  (843 268)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 268)  (845 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (31 12)  (847 268)  (847 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (848 268)  (848 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (849 268)  (849 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (34 12)  (850 268)  (850 268)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 12)  (852 268)  (852 268)  LC_6 Logic Functioning bit
 (38 12)  (854 268)  (854 268)  LC_6 Logic Functioning bit
 (41 12)  (857 268)  (857 268)  LC_6 Logic Functioning bit
 (43 12)  (859 268)  (859 268)  LC_6 Logic Functioning bit
 (45 12)  (861 268)  (861 268)  LC_6 Logic Functioning bit
 (50 12)  (866 268)  (866 268)  Cascade bit: LH_LC06_inmux02_5

 (19 13)  (835 269)  (835 269)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1
 (26 13)  (842 269)  (842 269)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (27 13)  (843 269)  (843 269)  routing T_16_16.lc_trk_g1_3 <X> T_16_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 269)  (845 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (846 269)  (846 269)  routing T_16_16.lc_trk_g1_2 <X> T_16_16.wire_logic_cluster/lc_6/in_1
 (31 13)  (847 269)  (847 269)  routing T_16_16.lc_trk_g3_6 <X> T_16_16.wire_logic_cluster/lc_6/in_3
 (36 13)  (852 269)  (852 269)  LC_6 Logic Functioning bit
 (14 14)  (830 270)  (830 270)  routing T_16_16.sp4_v_b_36 <X> T_16_16.lc_trk_g3_4
 (15 14)  (831 270)  (831 270)  routing T_16_16.sp4_v_t_32 <X> T_16_16.lc_trk_g3_5
 (16 14)  (832 270)  (832 270)  routing T_16_16.sp4_v_t_32 <X> T_16_16.lc_trk_g3_5
 (17 14)  (833 270)  (833 270)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_t_32 lc_trk_g3_5
 (25 14)  (841 270)  (841 270)  routing T_16_16.wire_logic_cluster/lc_6/out <X> T_16_16.lc_trk_g3_6
 (14 15)  (830 271)  (830 271)  routing T_16_16.sp4_v_b_36 <X> T_16_16.lc_trk_g3_4
 (16 15)  (832 271)  (832 271)  routing T_16_16.sp4_v_b_36 <X> T_16_16.lc_trk_g3_4
 (17 15)  (833 271)  (833 271)  Enable bit of Mux _local_links/g3_mux_4 => sp4_v_b_36 lc_trk_g3_4
 (22 15)  (838 271)  (838 271)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_17_16

 (11 0)  (885 256)  (885 256)  routing T_17_16.sp4_v_t_46 <X> T_17_16.sp4_v_b_2
 (12 1)  (886 257)  (886 257)  routing T_17_16.sp4_v_t_46 <X> T_17_16.sp4_v_b_2
 (10 3)  (884 259)  (884 259)  routing T_17_16.sp4_h_l_45 <X> T_17_16.sp4_v_t_36
 (4 4)  (878 260)  (878 260)  routing T_17_16.sp4_v_t_38 <X> T_17_16.sp4_v_b_3


LogicTile_18_16

 (10 15)  (938 271)  (938 271)  routing T_18_16.sp4_h_l_40 <X> T_18_16.sp4_v_t_47


LogicTile_24_16

 (3 1)  (1255 257)  (1255 257)  routing T_24_16.sp12_h_l_23 <X> T_24_16.sp12_v_b_0


RAM_Tile_25_16

 (3 13)  (1309 269)  (1309 269)  routing T_25_16.sp12_h_l_22 <X> T_25_16.sp12_h_r_1


LogicTile_26_16

 (3 3)  (1351 259)  (1351 259)  routing T_26_16.sp12_v_b_0 <X> T_26_16.sp12_h_l_23
 (3 15)  (1351 271)  (1351 271)  routing T_26_16.sp12_h_l_22 <X> T_26_16.sp12_v_t_22


LogicTile_28_16

 (3 2)  (1459 258)  (1459 258)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23
 (3 3)  (1459 259)  (1459 259)  routing T_28_16.sp12_h_r_0 <X> T_28_16.sp12_h_l_23


LogicTile_32_16

 (2 6)  (1674 262)  (1674 262)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


IO_Tile_33_16

 (16 0)  (1742 256)  (1742 256)  IOB_0 IO Functioning bit
 (3 1)  (1729 257)  (1729 257)  IO control bit: GIORIGHT1_REN_1

 (17 2)  (1743 258)  (1743 258)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 259)  (1743 259)  IOB_0 IO Functioning bit
 (4 4)  (1730 260)  (1730 260)  routing T_33_16.span4_vert_b_12 <X> T_33_16.lc_trk_g0_4
 (5 4)  (1731 260)  (1731 260)  routing T_33_16.span4_vert_b_5 <X> T_33_16.lc_trk_g0_5
 (7 4)  (1733 260)  (1733 260)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_5 lc_trk_g0_5
 (11 4)  (1737 260)  (1737 260)  routing T_33_16.lc_trk_g1_0 <X> T_33_16.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (1739 260)  (1739 260)  routing T_33_16.lc_trk_g0_4 <X> T_33_16.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 260)  (1743 260)  IOB_0 IO Functioning bit
 (5 5)  (1731 261)  (1731 261)  routing T_33_16.span4_vert_b_12 <X> T_33_16.lc_trk_g0_4
 (7 5)  (1733 261)  (1733 261)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (8 5)  (1734 261)  (1734 261)  routing T_33_16.span4_vert_b_5 <X> T_33_16.lc_trk_g0_5
 (11 5)  (1737 261)  (1737 261)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 261)  (1739 261)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 262)  (1728 262)  IO control bit: GIORIGHT1_REN_0

 (4 8)  (1730 264)  (1730 264)  routing T_33_16.span4_vert_b_8 <X> T_33_16.lc_trk_g1_0
 (3 9)  (1729 265)  (1729 265)  IO control bit: GIORIGHT1_IE_0

 (5 9)  (1731 265)  (1731 265)  routing T_33_16.span4_vert_b_8 <X> T_33_16.lc_trk_g1_0
 (7 9)  (1733 265)  (1733 265)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (13 10)  (1739 266)  (1739 266)  routing T_33_16.lc_trk_g0_5 <X> T_33_16.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 266)  (1742 266)  IOB_1 IO Functioning bit
 (13 11)  (1739 267)  (1739 267)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (13 13)  (1739 269)  (1739 269)  routing T_33_16.span4_horz_19 <X> T_33_16.span4_vert_b_3
 (14 13)  (1740 269)  (1740 269)  routing T_33_16.span4_horz_19 <X> T_33_16.span4_vert_b_3
 (17 13)  (1743 269)  (1743 269)  IOB_1 IO Functioning bit
 (16 14)  (1742 270)  (1742 270)  IOB_1 IO Functioning bit


IO_Tile_0_15

 (3 1)  (14 241)  (14 241)  IO control bit: BIOLEFT_REN_1

 (2 6)  (15 246)  (15 246)  IO control bit: BIOLEFT_REN_0



LogicTile_3_15

 (8 3)  (134 243)  (134 243)  routing T_3_15.sp4_h_r_7 <X> T_3_15.sp4_v_t_36
 (9 3)  (135 243)  (135 243)  routing T_3_15.sp4_h_r_7 <X> T_3_15.sp4_v_t_36
 (10 3)  (136 243)  (136 243)  routing T_3_15.sp4_h_r_7 <X> T_3_15.sp4_v_t_36


LogicTile_4_15

 (2 4)  (182 244)  (182 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 14)  (183 254)  (183 254)  routing T_4_15.sp12_h_r_1 <X> T_4_15.sp12_v_t_22
 (3 15)  (183 255)  (183 255)  routing T_4_15.sp12_h_r_1 <X> T_4_15.sp12_v_t_22


LogicTile_10_15

 (3 2)  (495 242)  (495 242)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_h_l_23
 (3 3)  (495 243)  (495 243)  routing T_10_15.sp12_h_r_0 <X> T_10_15.sp12_h_l_23


LogicTile_11_15

 (3 4)  (549 244)  (549 244)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (3 5)  (549 245)  (549 245)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_h_r_0
 (3 6)  (549 246)  (549 246)  routing T_11_15.sp12_v_b_0 <X> T_11_15.sp12_v_t_23


LogicTile_12_15

 (19 2)  (619 242)  (619 242)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_13_15

 (4 14)  (658 254)  (658 254)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_v_t_44
 (6 14)  (660 254)  (660 254)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_v_t_44
 (5 15)  (659 255)  (659 255)  routing T_13_15.sp4_h_r_3 <X> T_13_15.sp4_v_t_44
 (19 15)  (673 255)  (673 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_15

 (19 15)  (727 255)  (727 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_15

 (0 0)  (762 240)  (762 240)  Negative Clock bit

 (10 0)  (772 240)  (772 240)  routing T_15_15.sp4_v_t_45 <X> T_15_15.sp4_h_r_1
 (17 0)  (779 240)  (779 240)  Enable bit of Mux _local_links/g0_mux_1 => sp4_r_v_b_25 lc_trk_g0_1
 (0 2)  (762 242)  (762 242)  routing T_15_15.glb_netwk_2 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (31 2)  (793 242)  (793 242)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (40 2)  (802 242)  (802 242)  LC_1 Logic Functioning bit
 (41 2)  (803 242)  (803 242)  LC_1 Logic Functioning bit
 (42 2)  (804 242)  (804 242)  LC_1 Logic Functioning bit
 (43 2)  (805 242)  (805 242)  LC_1 Logic Functioning bit
 (52 2)  (814 242)  (814 242)  Enable bit of Mux _out_links/OutMux4_1 => wire_logic_cluster/lc_1/out sp12_v_b_18
 (31 3)  (793 243)  (793 243)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (40 3)  (802 243)  (802 243)  LC_1 Logic Functioning bit
 (41 3)  (803 243)  (803 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (43 3)  (805 243)  (805 243)  LC_1 Logic Functioning bit
 (46 3)  (808 243)  (808 243)  Enable bit of Mux _out_links/OutMux6_1 => wire_logic_cluster/lc_1/out sp4_h_r_2
 (53 3)  (815 243)  (815 243)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (4 6)  (766 246)  (766 246)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_v_t_38
 (15 6)  (777 246)  (777 246)  routing T_15_15.top_op_5 <X> T_15_15.lc_trk_g1_5
 (17 6)  (779 246)  (779 246)  Enable bit of Mux _local_links/g1_mux_5 => top_op_5 lc_trk_g1_5
 (5 7)  (767 247)  (767 247)  routing T_15_15.sp4_h_r_3 <X> T_15_15.sp4_v_t_38
 (18 7)  (780 247)  (780 247)  routing T_15_15.top_op_5 <X> T_15_15.lc_trk_g1_5
 (17 9)  (779 249)  (779 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_r_v_b_8 lc_trk_g2_0
 (11 10)  (773 250)  (773 250)  routing T_15_15.sp4_h_r_2 <X> T_15_15.sp4_v_t_45
 (13 10)  (775 250)  (775 250)  routing T_15_15.sp4_h_r_2 <X> T_15_15.sp4_v_t_45
 (27 10)  (789 250)  (789 250)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 250)  (793 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g1_5 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (39 10)  (801 250)  (801 250)  LC_5 Logic Functioning bit
 (40 10)  (802 250)  (802 250)  LC_5 Logic Functioning bit
 (41 10)  (803 250)  (803 250)  LC_5 Logic Functioning bit
 (42 10)  (804 250)  (804 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (45 10)  (807 250)  (807 250)  LC_5 Logic Functioning bit
 (52 10)  (814 250)  (814 250)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (12 11)  (774 251)  (774 251)  routing T_15_15.sp4_h_r_2 <X> T_15_15.sp4_v_t_45
 (30 11)  (792 251)  (792 251)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (39 11)  (801 251)  (801 251)  LC_5 Logic Functioning bit
 (40 11)  (802 251)  (802 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (42 11)  (804 251)  (804 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (4 12)  (766 252)  (766 252)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_v_b_9
 (6 12)  (768 252)  (768 252)  routing T_15_15.sp4_v_t_36 <X> T_15_15.sp4_v_b_9
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_23 lc_trk_g3_7
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_0 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 254)  (795 254)  routing T_15_15.lc_trk_g2_0 <X> T_15_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (48 14)  (810 254)  (810 254)  Enable bit of Mux _out_links/OutMux5_7 => wire_logic_cluster/lc_7/out sp12_h_l_21
 (52 14)  (814 254)  (814 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (37 15)  (799 255)  (799 255)  LC_7 Logic Functioning bit
 (39 15)  (801 255)  (801 255)  LC_7 Logic Functioning bit


LogicTile_16_15

 (14 1)  (830 241)  (830 241)  routing T_16_15.top_op_0 <X> T_16_15.lc_trk_g0_0
 (15 1)  (831 241)  (831 241)  routing T_16_15.top_op_0 <X> T_16_15.lc_trk_g0_0
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => top_op_0 lc_trk_g0_0
 (0 2)  (816 242)  (816 242)  routing T_16_15.glb_netwk_2 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_2 wire_logic_cluster/lc_7/clk
 (14 2)  (830 242)  (830 242)  routing T_16_15.sp4_h_l_1 <X> T_16_15.lc_trk_g0_4
 (8 3)  (824 243)  (824 243)  routing T_16_15.sp4_h_r_7 <X> T_16_15.sp4_v_t_36
 (9 3)  (825 243)  (825 243)  routing T_16_15.sp4_h_r_7 <X> T_16_15.sp4_v_t_36
 (10 3)  (826 243)  (826 243)  routing T_16_15.sp4_h_r_7 <X> T_16_15.sp4_v_t_36
 (15 3)  (831 243)  (831 243)  routing T_16_15.sp4_h_l_1 <X> T_16_15.lc_trk_g0_4
 (16 3)  (832 243)  (832 243)  routing T_16_15.sp4_h_l_1 <X> T_16_15.lc_trk_g0_4
 (17 3)  (833 243)  (833 243)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (5 7)  (821 247)  (821 247)  routing T_16_15.sp4_h_l_38 <X> T_16_15.sp4_v_t_38
 (21 10)  (837 250)  (837 250)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 250)  (841 250)  routing T_16_15.sp4_v_b_38 <X> T_16_15.lc_trk_g2_6
 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_38 lc_trk_g2_6
 (23 11)  (839 251)  (839 251)  routing T_16_15.sp4_v_b_38 <X> T_16_15.lc_trk_g2_6
 (25 11)  (841 251)  (841 251)  routing T_16_15.sp4_v_b_38 <X> T_16_15.lc_trk_g2_6
 (1 14)  (817 254)  (817 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (26 14)  (842 254)  (842 254)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (847 254)  (847 254)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 254)  (849 254)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 254)  (852 254)  LC_7 Logic Functioning bit
 (37 14)  (853 254)  (853 254)  LC_7 Logic Functioning bit
 (38 14)  (854 254)  (854 254)  LC_7 Logic Functioning bit
 (39 14)  (855 254)  (855 254)  LC_7 Logic Functioning bit
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (52 14)  (868 254)  (868 254)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (1 15)  (817 255)  (817 255)  routing T_16_15.lc_trk_g0_4 <X> T_16_15.wire_logic_cluster/lc_7/s_r
 (19 15)  (835 255)  (835 255)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14
 (26 15)  (842 255)  (842 255)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 255)  (844 255)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 255)  (852 255)  LC_7 Logic Functioning bit
 (37 15)  (853 255)  (853 255)  LC_7 Logic Functioning bit
 (38 15)  (854 255)  (854 255)  LC_7 Logic Functioning bit
 (39 15)  (855 255)  (855 255)  LC_7 Logic Functioning bit
 (40 15)  (856 255)  (856 255)  LC_7 Logic Functioning bit
 (42 15)  (858 255)  (858 255)  LC_7 Logic Functioning bit


LogicTile_17_15

 (2 4)  (876 244)  (876 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_18_15

 (3 6)  (931 246)  (931 246)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_t_23
 (3 7)  (931 247)  (931 247)  routing T_18_15.sp12_h_r_0 <X> T_18_15.sp12_v_t_23
 (4 10)  (932 250)  (932 250)  routing T_18_15.sp4_h_r_0 <X> T_18_15.sp4_v_t_43
 (6 10)  (934 250)  (934 250)  routing T_18_15.sp4_h_r_0 <X> T_18_15.sp4_v_t_43
 (5 11)  (933 251)  (933 251)  routing T_18_15.sp4_h_r_0 <X> T_18_15.sp4_v_t_43


LogicTile_22_15

 (3 2)  (1147 242)  (1147 242)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_h_l_23
 (5 2)  (1149 242)  (1149 242)  routing T_22_15.sp4_v_b_0 <X> T_22_15.sp4_h_l_37
 (3 3)  (1147 243)  (1147 243)  routing T_22_15.sp12_h_r_0 <X> T_22_15.sp12_h_l_23


LogicTile_24_15

 (3 2)  (1255 242)  (1255 242)  routing T_24_15.sp12_h_r_0 <X> T_24_15.sp12_h_l_23
 (3 3)  (1255 243)  (1255 243)  routing T_24_15.sp12_h_r_0 <X> T_24_15.sp12_h_l_23


LogicTile_26_15

 (3 3)  (1351 243)  (1351 243)  routing T_26_15.sp12_v_b_0 <X> T_26_15.sp12_h_l_23


LogicTile_30_15

 (3 2)  (1567 242)  (1567 242)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23
 (3 3)  (1567 243)  (1567 243)  routing T_30_15.sp12_h_r_0 <X> T_30_15.sp12_h_l_23


IO_Tile_33_15

 (16 0)  (1742 240)  (1742 240)  IOB_0 IO Functioning bit
 (3 1)  (1729 241)  (1729 241)  IO control bit: IORIGHT_REN_1

 (5 2)  (1731 242)  (1731 242)  routing T_33_15.span4_vert_b_11 <X> T_33_15.lc_trk_g0_3
 (7 2)  (1733 242)  (1733 242)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (1734 242)  (1734 242)  routing T_33_15.span4_vert_b_11 <X> T_33_15.lc_trk_g0_3
 (17 3)  (1743 243)  (1743 243)  IOB_0 IO Functioning bit
 (4 4)  (1730 244)  (1730 244)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (10 4)  (1736 244)  (1736 244)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 244)  (1737 244)  routing T_33_15.lc_trk_g1_4 <X> T_33_15.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 244)  (1738 244)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 244)  (1739 244)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 244)  (1743 244)  IOB_0 IO Functioning bit
 (5 5)  (1731 245)  (1731 245)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g0_4
 (7 5)  (1733 245)  (1733 245)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (1737 245)  (1737 245)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 245)  (1738 245)  routing T_33_15.lc_trk_g1_7 <X> T_33_15.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 245)  (1739 245)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 245)  (1743 245)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 246)  (1728 246)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 246)  (1729 246)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 248)  (1742 248)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 249)  (1729 249)  IO control bit: IORIGHT_IE_0

 (16 9)  (1742 249)  (1742 249)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (10 10)  (1736 250)  (1736 250)  routing T_33_15.lc_trk_g0_4 <X> T_33_15.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 250)  (1742 250)  IOB_1 IO Functioning bit
 (11 11)  (1737 251)  (1737 251)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 251)  (1738 251)  routing T_33_15.lc_trk_g0_3 <X> T_33_15.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 251)  (1739 251)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 252)  (1730 252)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (5 13)  (1731 253)  (1731 253)  routing T_33_15.span4_vert_b_12 <X> T_33_15.lc_trk_g1_4
 (7 13)  (1733 253)  (1733 253)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (14 13)  (1740 253)  (1740 253)  routing T_33_15.span4_vert_t_15 <X> T_33_15.span4_vert_b_3
 (17 13)  (1743 253)  (1743 253)  IOB_1 IO Functioning bit
 (5 14)  (1731 254)  (1731 254)  routing T_33_15.span4_vert_b_7 <X> T_33_15.lc_trk_g1_7
 (7 14)  (1733 254)  (1733 254)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (1743 254)  (1743 254)  IOB_1 IO Functioning bit
 (8 15)  (1734 255)  (1734 255)  routing T_33_15.span4_vert_b_7 <X> T_33_15.lc_trk_g1_7


IO_Tile_0_14

 (3 1)  (14 225)  (14 225)  IO control bit: IOLEFT_REN_1

 (14 1)  (3 225)  (3 225)  routing T_0_14.span4_vert_t_12 <X> T_0_14.span4_vert_b_0
 (13 3)  (4 227)  (4 227)  routing T_0_14.span4_horz_7 <X> T_0_14.span4_vert_b_1
 (14 3)  (3 227)  (3 227)  routing T_0_14.span4_horz_7 <X> T_0_14.span4_vert_b_1
 (2 6)  (15 230)  (15 230)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 236)  (6 236)  routing T_0_14.span4_vert_b_3 <X> T_0_14.span4_vert_t_15


LogicTile_2_14

 (3 6)  (75 230)  (75 230)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23
 (3 7)  (75 231)  (75 231)  routing T_2_14.sp12_h_r_0 <X> T_2_14.sp12_v_t_23


LogicTile_4_14

 (10 10)  (190 234)  (190 234)  routing T_4_14.sp4_v_b_2 <X> T_4_14.sp4_h_l_42


LogicTile_13_14

 (13 12)  (667 236)  (667 236)  routing T_13_14.sp4_v_t_46 <X> T_13_14.sp4_v_b_11


LogicTile_14_14

 (3 2)  (711 226)  (711 226)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23
 (3 3)  (711 227)  (711 227)  routing T_14_14.sp12_h_r_0 <X> T_14_14.sp12_h_l_23


LogicTile_15_14

 (4 4)  (766 228)  (766 228)  routing T_15_14.sp4_v_t_38 <X> T_15_14.sp4_v_b_3


LogicTile_17_14

 (13 12)  (887 236)  (887 236)  routing T_17_14.sp4_v_t_46 <X> T_17_14.sp4_v_b_11


LogicTile_20_14

 (3 6)  (1039 230)  (1039 230)  routing T_20_14.sp12_v_b_0 <X> T_20_14.sp12_v_t_23


LogicTile_22_14

 (19 0)  (1163 224)  (1163 224)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (3 6)  (1147 230)  (1147 230)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_v_t_23
 (3 7)  (1147 231)  (1147 231)  routing T_22_14.sp12_h_r_0 <X> T_22_14.sp12_v_t_23


LogicTile_26_14

 (3 2)  (1351 226)  (1351 226)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 3)  (1351 227)  (1351 227)  routing T_26_14.sp12_h_r_0 <X> T_26_14.sp12_h_l_23
 (3 6)  (1351 230)  (1351 230)  routing T_26_14.sp12_v_b_0 <X> T_26_14.sp12_v_t_23


IO_Tile_33_14

 (3 1)  (1729 225)  (1729 225)  IO control bit: IORIGHT_REN_1

 (11 1)  (1737 225)  (1737 225)  routing T_33_14.span4_vert_t_12 <X> T_33_14.span4_horz_25
 (13 1)  (1739 225)  (1739 225)  routing T_33_14.span4_horz_25 <X> T_33_14.span4_vert_b_0
 (2 6)  (1728 230)  (1728 230)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 230)  (1729 230)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 230)  (1731 230)  routing T_33_14.span4_vert_b_7 <X> T_33_14.lc_trk_g0_7
 (7 6)  (1733 230)  (1733 230)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 231)  (1734 231)  routing T_33_14.span4_vert_b_7 <X> T_33_14.lc_trk_g0_7
 (5 8)  (1731 232)  (1731 232)  routing T_33_14.span4_horz_25 <X> T_33_14.lc_trk_g1_1
 (6 8)  (1732 232)  (1732 232)  routing T_33_14.span4_horz_25 <X> T_33_14.lc_trk_g1_1
 (7 8)  (1733 232)  (1733 232)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_25 lc_trk_g1_1
 (16 8)  (1742 232)  (1742 232)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (8 9)  (1734 233)  (1734 233)  routing T_33_14.span4_horz_25 <X> T_33_14.lc_trk_g1_1
 (17 9)  (1743 233)  (1743 233)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 234)  (1737 234)  routing T_33_14.lc_trk_g1_1 <X> T_33_14.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 234)  (1739 234)  routing T_33_14.lc_trk_g0_7 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 234)  (1742 234)  IOB_1 IO Functioning bit
 (11 11)  (1737 235)  (1737 235)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 235)  (1738 235)  routing T_33_14.lc_trk_g0_7 <X> T_33_14.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 235)  (1739 235)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 237)  (1743 237)  IOB_1 IO Functioning bit
 (17 14)  (1743 238)  (1743 238)  IOB_1 IO Functioning bit


IO_Tile_0_13

 (3 1)  (14 209)  (14 209)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 214)  (15 214)  IO control bit: IOLEFT_REN_0



LogicTile_4_13

 (19 2)  (199 210)  (199 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


RAM_Tile_8_13

 (3 4)  (399 212)  (399 212)  routing T_8_13.sp12_v_b_0 <X> T_8_13.sp12_h_r_0
 (3 5)  (399 213)  (399 213)  routing T_8_13.sp12_v_b_0 <X> T_8_13.sp12_h_r_0


LogicTile_10_13

 (8 1)  (500 209)  (500 209)  routing T_10_13.sp4_v_t_47 <X> T_10_13.sp4_v_b_1
 (10 1)  (502 209)  (502 209)  routing T_10_13.sp4_v_t_47 <X> T_10_13.sp4_v_b_1


LogicTile_14_13

 (11 10)  (719 218)  (719 218)  routing T_14_13.sp4_v_b_0 <X> T_14_13.sp4_v_t_45
 (13 10)  (721 218)  (721 218)  routing T_14_13.sp4_v_b_0 <X> T_14_13.sp4_v_t_45


LogicTile_15_13

 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 208)  (793 208)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_6 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 208)  (796 208)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 208)  (798 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (52 0)  (814 208)  (814 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (30 1)  (792 209)  (792 209)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (793 209)  (793 209)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (38 1)  (800 209)  (800 209)  LC_0 Logic Functioning bit
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => sp12_h_l_12 lc_trk_g0_7
 (23 2)  (785 210)  (785 210)  routing T_15_13.sp12_h_l_12 <X> T_15_13.lc_trk_g0_7
 (26 6)  (788 214)  (788 214)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 214)  (790 214)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 214)  (793 214)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 214)  (796 214)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 214)  (798 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (41 6)  (803 214)  (803 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (51 6)  (813 214)  (813 214)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => sp4_r_v_b_6 lc_trk_g1_6
 (26 7)  (788 215)  (788 215)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 215)  (790 215)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_7 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (40 7)  (802 215)  (802 215)  LC_3 Logic Functioning bit
 (42 7)  (804 215)  (804 215)  LC_3 Logic Functioning bit
 (16 10)  (778 218)  (778 218)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (17 10)  (779 218)  (779 218)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 218)  (780 218)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (785 218)  (785 218)  routing T_15_13.sp4_v_b_47 <X> T_15_13.lc_trk_g2_7
 (24 10)  (786 218)  (786 218)  routing T_15_13.sp4_v_b_47 <X> T_15_13.lc_trk_g2_7
 (18 11)  (780 219)  (780 219)  routing T_15_13.sp4_v_b_37 <X> T_15_13.lc_trk_g2_5
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => sp4_v_b_46 lc_trk_g2_6
 (23 11)  (785 219)  (785 219)  routing T_15_13.sp4_v_b_46 <X> T_15_13.lc_trk_g2_6
 (24 11)  (786 219)  (786 219)  routing T_15_13.sp4_v_b_46 <X> T_15_13.lc_trk_g2_6
 (16 12)  (778 220)  (778 220)  routing T_15_13.sp4_v_b_33 <X> T_15_13.lc_trk_g3_1
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.sp4_v_b_33 <X> T_15_13.lc_trk_g3_1
 (18 13)  (780 221)  (780 221)  routing T_15_13.sp4_v_b_33 <X> T_15_13.lc_trk_g3_1
 (16 14)  (778 222)  (778 222)  routing T_15_13.sp12_v_b_21 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => sp12_v_b_21 lc_trk_g3_5
 (26 14)  (788 222)  (788 222)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (27 14)  (789 222)  (789 222)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 222)  (790 222)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 222)  (793 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 222)  (796 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 222)  (798 222)  LC_7 Logic Functioning bit
 (38 14)  (800 222)  (800 222)  LC_7 Logic Functioning bit
 (41 14)  (803 222)  (803 222)  LC_7 Logic Functioning bit
 (43 14)  (805 222)  (805 222)  LC_7 Logic Functioning bit
 (47 14)  (809 222)  (809 222)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (18 15)  (780 223)  (780 223)  routing T_15_13.sp12_v_b_21 <X> T_15_13.lc_trk_g3_5
 (28 15)  (790 223)  (790 223)  routing T_15_13.lc_trk_g2_5 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (40 15)  (802 223)  (802 223)  LC_7 Logic Functioning bit
 (42 15)  (804 223)  (804 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (3 6)  (819 214)  (819 214)  routing T_16_13.sp12_v_b_0 <X> T_16_13.sp12_v_t_23
 (11 8)  (827 216)  (827 216)  routing T_16_13.sp4_v_t_37 <X> T_16_13.sp4_v_b_8
 (13 8)  (829 216)  (829 216)  routing T_16_13.sp4_v_t_37 <X> T_16_13.sp4_v_b_8


LogicTile_20_13

 (3 0)  (1039 208)  (1039 208)  routing T_20_13.sp12_v_t_23 <X> T_20_13.sp12_v_b_0


LogicTile_23_13

 (2 14)  (1200 222)  (1200 222)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_26_13

 (9 0)  (1357 208)  (1357 208)  routing T_26_13.sp4_h_l_47 <X> T_26_13.sp4_h_r_1
 (10 0)  (1358 208)  (1358 208)  routing T_26_13.sp4_h_l_47 <X> T_26_13.sp4_h_r_1


LogicTile_30_13

 (8 1)  (1572 209)  (1572 209)  routing T_30_13.sp4_h_l_36 <X> T_30_13.sp4_v_b_1
 (9 1)  (1573 209)  (1573 209)  routing T_30_13.sp4_h_l_36 <X> T_30_13.sp4_v_b_1


LogicTile_32_13

 (19 5)  (1691 213)  (1691 213)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_33_13

 (3 1)  (1729 209)  (1729 209)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 214)  (1728 214)  IO control bit: IORIGHT_REN_0



IO_Tile_0_12

 (4 0)  (13 192)  (13 192)  routing T_0_12.span4_vert_b_8 <X> T_0_12.lc_trk_g0_0
 (16 0)  (1 192)  (1 192)  IOB_0 IO Functioning bit
 (3 1)  (14 193)  (14 193)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 193)  (12 193)  routing T_0_12.span4_vert_b_8 <X> T_0_12.lc_trk_g0_0
 (7 1)  (10 193)  (10 193)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 2)  (0 194)  (0 194)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 195)  (0 195)  IOB_0 IO Functioning bit
 (11 4)  (6 196)  (6 196)  routing T_0_12.lc_trk_g1_0 <X> T_0_12.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 196)  (4 196)  routing T_0_12.lc_trk_g0_4 <X> T_0_12.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 196)  (0 196)  IOB_0 IO Functioning bit
 (4 5)  (13 197)  (13 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (5 5)  (12 197)  (12 197)  routing T_0_12.span4_vert_b_4 <X> T_0_12.lc_trk_g0_4
 (7 5)  (10 197)  (10 197)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 197)  (6 197)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 197)  (4 197)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 198)  (15 198)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 198)  (14 198)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 198)  (12 198)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (7 6)  (10 198)  (10 198)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 199)  (9 199)  routing T_0_12.span4_vert_b_7 <X> T_0_12.lc_trk_g0_7
 (4 8)  (13 200)  (13 200)  routing T_0_12.span4_vert_b_8 <X> T_0_12.lc_trk_g1_0
 (3 9)  (14 201)  (14 201)  IO control bit: IOLEFT_IE_0

 (5 9)  (12 201)  (12 201)  routing T_0_12.span4_vert_b_8 <X> T_0_12.lc_trk_g1_0
 (7 9)  (10 201)  (10 201)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (17 9)  (0 201)  (0 201)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (4 202)  (4 202)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 202)  (1 202)  IOB_1 IO Functioning bit
 (11 11)  (6 203)  (6 203)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 203)  (5 203)  routing T_0_12.lc_trk_g0_7 <X> T_0_12.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 203)  (4 203)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 205)  (0 205)  IOB_1 IO Functioning bit
 (17 14)  (0 206)  (0 206)  IOB_1 IO Functioning bit


LogicTile_6_12

 (3 5)  (291 197)  (291 197)  routing T_6_12.sp12_h_l_23 <X> T_6_12.sp12_h_r_0


RAM_Tile_8_12

 (3 5)  (399 197)  (399 197)  routing T_8_12.sp12_h_l_23 <X> T_8_12.sp12_h_r_0


LogicTile_12_12

 (2 0)  (602 192)  (602 192)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (602 196)  (602 196)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (8 12)  (608 204)  (608 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10
 (9 12)  (609 204)  (609 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10
 (10 12)  (610 204)  (610 204)  routing T_12_12.sp4_v_b_4 <X> T_12_12.sp4_h_r_10


LogicTile_14_12

 (19 0)  (727 192)  (727 192)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13


LogicTile_15_12

 (6 2)  (768 194)  (768 194)  routing T_15_12.sp4_h_l_42 <X> T_15_12.sp4_v_t_37
 (26 2)  (788 194)  (788 194)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (27 2)  (789 194)  (789 194)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 194)  (790 194)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 194)  (791 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_3 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 194)  (793 194)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 194)  (795 194)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (38 2)  (800 194)  (800 194)  LC_1 Logic Functioning bit
 (41 2)  (803 194)  (803 194)  LC_1 Logic Functioning bit
 (43 2)  (805 194)  (805 194)  LC_1 Logic Functioning bit
 (51 2)  (813 194)  (813 194)  Enable bit of Mux _out_links/OutMux3_1 => wire_logic_cluster/lc_1/out sp12_v_t_1
 (26 3)  (788 195)  (788 195)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 195)  (790 195)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 195)  (792 195)  routing T_15_12.lc_trk_g3_3 <X> T_15_12.wire_logic_cluster/lc_1/in_1
 (31 3)  (793 195)  (793 195)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 195)  (798 195)  LC_1 Logic Functioning bit
 (38 3)  (800 195)  (800 195)  LC_1 Logic Functioning bit
 (40 3)  (802 195)  (802 195)  LC_1 Logic Functioning bit
 (42 3)  (804 195)  (804 195)  LC_1 Logic Functioning bit
 (26 6)  (788 198)  (788 198)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (27 6)  (789 198)  (789 198)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 198)  (790 198)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 198)  (792 198)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 198)  (793 198)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 198)  (795 198)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (36 6)  (798 198)  (798 198)  LC_3 Logic Functioning bit
 (38 6)  (800 198)  (800 198)  LC_3 Logic Functioning bit
 (41 6)  (803 198)  (803 198)  LC_3 Logic Functioning bit
 (43 6)  (805 198)  (805 198)  LC_3 Logic Functioning bit
 (51 6)  (813 198)  (813 198)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (28 7)  (790 199)  (790 199)  routing T_15_12.lc_trk_g2_5 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (793 199)  (793 199)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 199)  (798 199)  LC_3 Logic Functioning bit
 (38 7)  (800 199)  (800 199)  LC_3 Logic Functioning bit
 (40 7)  (802 199)  (802 199)  LC_3 Logic Functioning bit
 (42 7)  (804 199)  (804 199)  LC_3 Logic Functioning bit
 (16 10)  (778 202)  (778 202)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g2_5
 (17 10)  (779 202)  (779 202)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (780 202)  (780 202)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g2_5
 (22 10)  (784 202)  (784 202)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_b_47 lc_trk_g2_7
 (23 10)  (785 202)  (785 202)  routing T_15_12.sp4_v_b_47 <X> T_15_12.lc_trk_g2_7
 (24 10)  (786 202)  (786 202)  routing T_15_12.sp4_v_b_47 <X> T_15_12.lc_trk_g2_7
 (18 11)  (780 203)  (780 203)  routing T_15_12.sp4_v_b_37 <X> T_15_12.lc_trk_g2_5
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (785 203)  (785 203)  routing T_15_12.sp12_v_t_21 <X> T_15_12.lc_trk_g2_6
 (25 11)  (787 203)  (787 203)  routing T_15_12.sp12_v_t_21 <X> T_15_12.lc_trk_g2_6
 (21 12)  (783 204)  (783 204)  routing T_15_12.sp4_v_t_14 <X> T_15_12.lc_trk_g3_3
 (22 12)  (784 204)  (784 204)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_14 lc_trk_g3_3
 (23 12)  (785 204)  (785 204)  routing T_15_12.sp4_v_t_14 <X> T_15_12.lc_trk_g3_3
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_21 lc_trk_g3_5
 (10 15)  (772 207)  (772 207)  routing T_15_12.sp4_h_l_40 <X> T_15_12.sp4_v_t_47


LogicTile_16_12

 (4 0)  (820 192)  (820 192)  routing T_16_12.sp4_v_t_37 <X> T_16_12.sp4_v_b_0
 (19 6)  (835 198)  (835 198)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19
 (8 15)  (824 207)  (824 207)  routing T_16_12.sp4_h_l_47 <X> T_16_12.sp4_v_t_47


LogicTile_17_12

 (4 4)  (878 196)  (878 196)  routing T_17_12.sp4_v_t_38 <X> T_17_12.sp4_v_b_3
 (9 13)  (883 205)  (883 205)  routing T_17_12.sp4_v_t_39 <X> T_17_12.sp4_v_b_10
 (10 13)  (884 205)  (884 205)  routing T_17_12.sp4_v_t_39 <X> T_17_12.sp4_v_b_10


IO_Tile_33_12

 (3 1)  (1729 193)  (1729 193)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 198)  (1728 198)  IO control bit: IORIGHT_REN_0



IO_Tile_0_11

 (16 0)  (1 176)  (1 176)  IOB_0 IO Functioning bit
 (3 1)  (14 177)  (14 177)  IO control bit: IOLEFT_REN_1

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (4 4)  (13 180)  (13 180)  routing T_0_11.span4_vert_b_12 <X> T_0_11.lc_trk_g0_4
 (5 4)  (12 180)  (12 180)  routing T_0_11.span4_vert_b_13 <X> T_0_11.lc_trk_g0_5
 (7 4)  (10 180)  (10 180)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_b_13 lc_trk_g0_5
 (8 4)  (9 180)  (9 180)  routing T_0_11.span4_vert_b_13 <X> T_0_11.lc_trk_g0_5
 (10 4)  (7 180)  (7 180)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 180)  (6 180)  routing T_0_11.lc_trk_g1_4 <X> T_0_11.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 180)  (5 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (4 180)  (4 180)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 180)  (0 180)  IOB_0 IO Functioning bit
 (5 5)  (12 181)  (12 181)  routing T_0_11.span4_vert_b_12 <X> T_0_11.lc_trk_g0_4
 (7 5)  (10 181)  (10 181)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (11 5)  (6 181)  (6 181)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (5 181)  (5 181)  routing T_0_11.lc_trk_g1_7 <X> T_0_11.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (4 181)  (4 181)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 182)  (15 182)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 182)  (14 182)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 185)  (0 185)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 186)  (7 186)  routing T_0_11.lc_trk_g0_4 <X> T_0_11.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (4 186)  (4 186)  routing T_0_11.lc_trk_g0_5 <X> T_0_11.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 186)  (1 186)  IOB_1 IO Functioning bit
 (11 11)  (6 187)  (6 187)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 187)  (4 187)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (13 188)  (13 188)  routing T_0_11.span4_vert_b_12 <X> T_0_11.lc_trk_g1_4
 (5 13)  (12 189)  (12 189)  routing T_0_11.span4_vert_b_12 <X> T_0_11.lc_trk_g1_4
 (7 13)  (10 189)  (10 189)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_12 lc_trk_g1_4
 (17 13)  (0 189)  (0 189)  IOB_1 IO Functioning bit
 (5 14)  (12 190)  (12 190)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7
 (7 14)  (10 190)  (10 190)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_7 lc_trk_g1_7
 (17 14)  (0 190)  (0 190)  IOB_1 IO Functioning bit
 (8 15)  (9 191)  (9 191)  routing T_0_11.span4_vert_b_7 <X> T_0_11.lc_trk_g1_7


LogicTile_6_11

 (3 5)  (291 181)  (291 181)  routing T_6_11.sp12_h_l_23 <X> T_6_11.sp12_h_r_0


RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_12_11

 (2 0)  (602 176)  (602 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (2 4)  (602 180)  (602 180)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (19 4)  (619 180)  (619 180)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_15_11

 (6 2)  (768 178)  (768 178)  routing T_15_11.sp4_h_l_42 <X> T_15_11.sp4_v_t_37
 (10 15)  (772 191)  (772 191)  routing T_15_11.sp4_h_l_40 <X> T_15_11.sp4_v_t_47


LogicTile_16_11

 (11 10)  (827 186)  (827 186)  routing T_16_11.sp4_v_b_0 <X> T_16_11.sp4_v_t_45
 (13 10)  (829 186)  (829 186)  routing T_16_11.sp4_v_b_0 <X> T_16_11.sp4_v_t_45


IO_Tile_33_11

 (3 1)  (1729 177)  (1729 177)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 182)  (1728 182)  IO control bit: IORIGHT_REN_0



IO_Tile_0_10

 (3 1)  (14 161)  (14 161)  IO control bit: IOLEFT_REN_1

 (14 1)  (3 161)  (3 161)  routing T_0_10.span4_vert_t_12 <X> T_0_10.span4_vert_b_0
 (2 6)  (15 166)  (15 166)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 172)  (6 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15
 (12 12)  (5 172)  (5 172)  routing T_0_10.span4_horz_19 <X> T_0_10.span4_vert_t_15


LogicTile_3_10

 (5 10)  (131 170)  (131 170)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43
 (4 11)  (130 171)  (130 171)  routing T_3_10.sp4_h_r_3 <X> T_3_10.sp4_h_l_43


LogicTile_4_10

 (19 15)  (199 175)  (199 175)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_10

 (8 5)  (404 165)  (404 165)  routing T_8_10.sp4_h_r_4 <X> T_8_10.sp4_v_b_4


LogicTile_9_10

 (1 3)  (439 163)  (439 163)  Enable bit of Mux _span_links/cross_mux_horz_5 => sp12_h_r_10 sp4_h_l_4


LogicTile_10_10

 (3 4)  (495 164)  (495 164)  routing T_10_10.sp12_v_t_23 <X> T_10_10.sp12_h_r_0
 (19 13)  (511 173)  (511 173)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_13_10

 (8 1)  (662 161)  (662 161)  routing T_13_10.sp4_h_l_36 <X> T_13_10.sp4_v_b_1
 (9 1)  (663 161)  (663 161)  routing T_13_10.sp4_h_l_36 <X> T_13_10.sp4_v_b_1
 (9 9)  (663 169)  (663 169)  routing T_13_10.sp4_v_t_46 <X> T_13_10.sp4_v_b_7
 (10 9)  (664 169)  (664 169)  routing T_13_10.sp4_v_t_46 <X> T_13_10.sp4_v_b_7


LogicTile_14_10

 (3 2)  (711 162)  (711 162)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23
 (3 3)  (711 163)  (711 163)  routing T_14_10.sp12_h_r_0 <X> T_14_10.sp12_h_l_23


LogicTile_15_10

 (3 4)  (765 164)  (765 164)  routing T_15_10.sp12_v_t_23 <X> T_15_10.sp12_h_r_0


LogicTile_16_10

 (3 10)  (819 170)  (819 170)  routing T_16_10.sp12_v_t_22 <X> T_16_10.sp12_h_l_22


LogicTile_17_10

 (9 9)  (883 169)  (883 169)  routing T_17_10.sp4_v_t_46 <X> T_17_10.sp4_v_b_7
 (10 9)  (884 169)  (884 169)  routing T_17_10.sp4_v_t_46 <X> T_17_10.sp4_v_b_7


LogicTile_26_10

 (3 2)  (1351 162)  (1351 162)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23
 (3 3)  (1351 163)  (1351 163)  routing T_26_10.sp12_h_r_0 <X> T_26_10.sp12_h_l_23


LogicTile_27_10

 (3 5)  (1405 165)  (1405 165)  routing T_27_10.sp12_h_l_23 <X> T_27_10.sp12_h_r_0


LogicTile_30_10

 (3 6)  (1567 166)  (1567 166)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_v_t_23
 (3 7)  (1567 167)  (1567 167)  routing T_30_10.sp12_h_r_0 <X> T_30_10.sp12_v_t_23


LogicTile_32_10

 (10 12)  (1682 172)  (1682 172)  routing T_32_10.sp4_v_t_40 <X> T_32_10.sp4_h_r_10


IO_Tile_33_10

 (3 1)  (1729 161)  (1729 161)  IO control bit: IORIGHT_REN_1

 (14 1)  (1740 161)  (1740 161)  routing T_33_10.span4_vert_t_12 <X> T_33_10.span4_vert_b_0
 (2 6)  (1728 166)  (1728 166)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 166)  (1729 166)  IO control bit: IORIGHT_IE_1

 (16 9)  (1742 169)  (1742 169)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 9)  (1743 169)  (1743 169)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (4 10)  (1730 170)  (1730 170)  routing T_33_10.span4_horz_10 <X> T_33_10.lc_trk_g1_2
 (6 10)  (1732 170)  (1732 170)  routing T_33_10.span12_horz_11 <X> T_33_10.lc_trk_g1_3
 (7 10)  (1733 170)  (1733 170)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_11 lc_trk_g1_3
 (11 10)  (1737 170)  (1737 170)  routing T_33_10.lc_trk_g1_3 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 170)  (1738 170)  routing T_33_10.lc_trk_g1_2 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 170)  (1742 170)  IOB_1 IO Functioning bit
 (4 11)  (1730 171)  (1730 171)  routing T_33_10.span4_horz_10 <X> T_33_10.lc_trk_g1_2
 (6 11)  (1732 171)  (1732 171)  routing T_33_10.span4_horz_10 <X> T_33_10.lc_trk_g1_2
 (7 11)  (1733 171)  (1733 171)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (10 11)  (1736 171)  (1736 171)  routing T_33_10.lc_trk_g1_3 <X> T_33_10.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 171)  (1737 171)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 171)  (1738 171)  routing T_33_10.lc_trk_g1_2 <X> T_33_10.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 171)  (1739 171)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 173)  (1743 173)  IOB_1 IO Functioning bit
 (17 14)  (1743 174)  (1743 174)  IOB_1 IO Functioning bit


IO_Tile_0_9

 (11 0)  (6 144)  (6 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (12 0)  (5 144)  (5 144)  routing T_0_9.span4_horz_1 <X> T_0_9.span4_vert_t_12
 (3 1)  (14 145)  (14 145)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 150)  (15 150)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 156)  (6 156)  routing T_0_9.span4_vert_b_3 <X> T_0_9.span4_vert_t_15


LogicTile_1_9



LogicTile_2_9



LogicTile_3_9



LogicTile_4_9

 (10 2)  (190 146)  (190 146)  routing T_4_9.sp4_v_b_8 <X> T_4_9.sp4_h_l_36


LogicTile_5_9



LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9

 (9 0)  (501 144)  (501 144)  routing T_10_9.sp4_v_t_36 <X> T_10_9.sp4_h_r_1


LogicTile_11_9



LogicTile_12_9

 (26 0)  (626 144)  (626 144)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.wire_logic_cluster/lc_0/in_0
 (27 0)  (627 144)  (627 144)  routing T_12_9.lc_trk_g3_2 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (28 0)  (628 144)  (628 144)  routing T_12_9.lc_trk_g3_2 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (629 144)  (629 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (631 144)  (631 144)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (632 144)  (632 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (633 144)  (633 144)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (634 144)  (634 144)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (636 144)  (636 144)  LC_0 Logic Functioning bit
 (37 0)  (637 144)  (637 144)  LC_0 Logic Functioning bit
 (38 0)  (638 144)  (638 144)  LC_0 Logic Functioning bit
 (39 0)  (639 144)  (639 144)  LC_0 Logic Functioning bit
 (41 0)  (641 144)  (641 144)  LC_0 Logic Functioning bit
 (43 0)  (643 144)  (643 144)  LC_0 Logic Functioning bit
 (47 0)  (647 144)  (647 144)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (26 1)  (626 145)  (626 145)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (628 145)  (628 145)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (629 145)  (629 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (630 145)  (630 145)  routing T_12_9.lc_trk_g3_2 <X> T_12_9.wire_logic_cluster/lc_0/in_1
 (31 1)  (631 145)  (631 145)  routing T_12_9.lc_trk_g3_6 <X> T_12_9.wire_logic_cluster/lc_0/in_3
 (36 1)  (636 145)  (636 145)  LC_0 Logic Functioning bit
 (38 1)  (638 145)  (638 145)  LC_0 Logic Functioning bit
 (26 6)  (626 150)  (626 150)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (28 6)  (628 150)  (628 150)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (29 6)  (629 150)  (629 150)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_4 wire_logic_cluster/lc_3/in_1
 (30 6)  (630 150)  (630 150)  routing T_12_9.lc_trk_g2_4 <X> T_12_9.wire_logic_cluster/lc_3/in_1
 (31 6)  (631 150)  (631 150)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.wire_logic_cluster/lc_3/in_3
 (32 6)  (632 150)  (632 150)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_3
 (33 6)  (633 150)  (633 150)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.wire_logic_cluster/lc_3/in_3
 (36 6)  (636 150)  (636 150)  LC_3 Logic Functioning bit
 (38 6)  (638 150)  (638 150)  LC_3 Logic Functioning bit
 (41 6)  (641 150)  (641 150)  LC_3 Logic Functioning bit
 (43 6)  (643 150)  (643 150)  LC_3 Logic Functioning bit
 (47 6)  (647 150)  (647 150)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (27 7)  (627 151)  (627 151)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (28 7)  (628 151)  (628 151)  routing T_12_9.lc_trk_g3_4 <X> T_12_9.wire_logic_cluster/lc_3/in_0
 (29 7)  (629 151)  (629 151)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_4 wire_logic_cluster/lc_3/in_0
 (31 7)  (631 151)  (631 151)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.wire_logic_cluster/lc_3/in_3
 (36 7)  (636 151)  (636 151)  LC_3 Logic Functioning bit
 (38 7)  (638 151)  (638 151)  LC_3 Logic Functioning bit
 (40 7)  (640 151)  (640 151)  LC_3 Logic Functioning bit
 (42 7)  (642 151)  (642 151)  LC_3 Logic Functioning bit
 (15 8)  (615 152)  (615 152)  routing T_12_9.sp4_h_r_25 <X> T_12_9.lc_trk_g2_1
 (16 8)  (616 152)  (616 152)  routing T_12_9.sp4_h_r_25 <X> T_12_9.lc_trk_g2_1
 (17 8)  (617 152)  (617 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_25 lc_trk_g2_1
 (26 8)  (626 152)  (626 152)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (28 8)  (628 152)  (628 152)  routing T_12_9.lc_trk_g2_1 <X> T_12_9.wire_logic_cluster/lc_4/in_1
 (29 8)  (629 152)  (629 152)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_1 wire_logic_cluster/lc_4/in_1
 (32 8)  (632 152)  (632 152)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_0 wire_logic_cluster/lc_4/in_3
 (33 8)  (633 152)  (633 152)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (34 8)  (634 152)  (634 152)  routing T_12_9.lc_trk_g3_0 <X> T_12_9.wire_logic_cluster/lc_4/in_3
 (36 8)  (636 152)  (636 152)  LC_4 Logic Functioning bit
 (37 8)  (637 152)  (637 152)  LC_4 Logic Functioning bit
 (38 8)  (638 152)  (638 152)  LC_4 Logic Functioning bit
 (39 8)  (639 152)  (639 152)  LC_4 Logic Functioning bit
 (41 8)  (641 152)  (641 152)  LC_4 Logic Functioning bit
 (43 8)  (643 152)  (643 152)  LC_4 Logic Functioning bit
 (52 8)  (652 152)  (652 152)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (18 9)  (618 153)  (618 153)  routing T_12_9.sp4_h_r_25 <X> T_12_9.lc_trk_g2_1
 (26 9)  (626 153)  (626 153)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (28 9)  (628 153)  (628 153)  routing T_12_9.lc_trk_g2_6 <X> T_12_9.wire_logic_cluster/lc_4/in_0
 (29 9)  (629 153)  (629 153)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (36 9)  (636 153)  (636 153)  LC_4 Logic Functioning bit
 (38 9)  (638 153)  (638 153)  LC_4 Logic Functioning bit
 (17 11)  (617 155)  (617 155)  Enable bit of Mux _local_links/g2_mux_4 => sp4_r_v_b_12 lc_trk_g2_4
 (22 11)  (622 155)  (622 155)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_b_14 lc_trk_g2_6
 (23 11)  (623 155)  (623 155)  routing T_12_9.sp12_v_b_14 <X> T_12_9.lc_trk_g2_6
 (14 13)  (614 157)  (614 157)  routing T_12_9.sp12_v_b_16 <X> T_12_9.lc_trk_g3_0
 (16 13)  (616 157)  (616 157)  routing T_12_9.sp12_v_b_16 <X> T_12_9.lc_trk_g3_0
 (17 13)  (617 157)  (617 157)  Enable bit of Mux _local_links/g3_mux_0 => sp12_v_b_16 lc_trk_g3_0
 (22 13)  (622 157)  (622 157)  Enable bit of Mux _local_links/g3_mux_2 => sp4_r_v_b_18 lc_trk_g3_2
 (17 15)  (617 159)  (617 159)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4
 (22 15)  (622 159)  (622 159)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_46 lc_trk_g3_6
 (23 15)  (623 159)  (623 159)  routing T_12_9.sp4_v_b_46 <X> T_12_9.lc_trk_g3_6
 (24 15)  (624 159)  (624 159)  routing T_12_9.sp4_v_b_46 <X> T_12_9.lc_trk_g3_6


LogicTile_13_9



LogicTile_14_9



LogicTile_15_9

 (7 11)  (769 155)  (769 155)  Column buffer control bit: LH_colbuf_cntl_2



LogicTile_16_9

 (26 0)  (842 144)  (842 144)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (28 0)  (844 144)  (844 144)  routing T_16_9.lc_trk_g2_1 <X> T_16_9.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 144)  (845 144)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (847 144)  (847 144)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (32 0)  (848 144)  (848 144)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (849 144)  (849 144)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (34 0)  (850 144)  (850 144)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (36 0)  (852 144)  (852 144)  LC_0 Logic Functioning bit
 (38 0)  (854 144)  (854 144)  LC_0 Logic Functioning bit
 (41 0)  (857 144)  (857 144)  LC_0 Logic Functioning bit
 (43 0)  (859 144)  (859 144)  LC_0 Logic Functioning bit
 (26 1)  (842 145)  (842 145)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (28 1)  (844 145)  (844 145)  routing T_16_9.lc_trk_g2_6 <X> T_16_9.wire_logic_cluster/lc_0/in_0
 (29 1)  (845 145)  (845 145)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (31 1)  (847 145)  (847 145)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_0/in_3
 (37 1)  (853 145)  (853 145)  LC_0 Logic Functioning bit
 (39 1)  (855 145)  (855 145)  LC_0 Logic Functioning bit
 (41 1)  (857 145)  (857 145)  LC_0 Logic Functioning bit
 (43 1)  (859 145)  (859 145)  LC_0 Logic Functioning bit
 (53 1)  (869 145)  (869 145)  Enable bit of Mux _out_links/OutMuxb_0 => wire_logic_cluster/lc_0/out sp4_r_v_b_33
 (3 6)  (819 150)  (819 150)  routing T_16_9.sp12_v_b_0 <X> T_16_9.sp12_v_t_23
 (17 8)  (833 152)  (833 152)  Enable bit of Mux _local_links/g2_mux_1 => sp4_r_v_b_9 lc_trk_g2_1
 (7 11)  (823 155)  (823 155)  Column buffer control bit: LH_colbuf_cntl_2

 (22 11)  (838 155)  (838 155)  Enable bit of Mux _local_links/g2_mux_6 => sp4_r_v_b_38 lc_trk_g2_6
 (25 11)  (841 155)  (841 155)  routing T_16_9.sp4_r_v_b_38 <X> T_16_9.lc_trk_g2_6
 (22 12)  (838 156)  (838 156)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (839 156)  (839 156)  routing T_16_9.sp12_v_b_19 <X> T_16_9.lc_trk_g3_3
 (21 13)  (837 157)  (837 157)  routing T_16_9.sp12_v_b_19 <X> T_16_9.lc_trk_g3_3
 (22 14)  (838 158)  (838 158)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (26 14)  (842 158)  (842 158)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (27 14)  (843 158)  (843 158)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 158)  (844 158)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 158)  (845 158)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 158)  (846 158)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 158)  (848 158)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 158)  (849 158)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/in_3
 (34 14)  (850 158)  (850 158)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/in_3
 (36 14)  (852 158)  (852 158)  LC_7 Logic Functioning bit
 (37 14)  (853 158)  (853 158)  LC_7 Logic Functioning bit
 (38 14)  (854 158)  (854 158)  LC_7 Logic Functioning bit
 (39 14)  (855 158)  (855 158)  LC_7 Logic Functioning bit
 (41 14)  (857 158)  (857 158)  LC_7 Logic Functioning bit
 (43 14)  (859 158)  (859 158)  LC_7 Logic Functioning bit
 (47 14)  (863 158)  (863 158)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (837 159)  (837 159)  routing T_16_9.sp4_r_v_b_47 <X> T_16_9.lc_trk_g3_7
 (22 15)  (838 159)  (838 159)  Enable bit of Mux _local_links/g3_mux_6 => sp12_v_b_14 lc_trk_g3_6
 (23 15)  (839 159)  (839 159)  routing T_16_9.sp12_v_b_14 <X> T_16_9.lc_trk_g3_6
 (26 15)  (842 159)  (842 159)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (27 15)  (843 159)  (843 159)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 159)  (844 159)  routing T_16_9.lc_trk_g3_6 <X> T_16_9.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 159)  (845 159)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_6 wire_logic_cluster/lc_7/in_0
 (30 15)  (846 159)  (846 159)  routing T_16_9.lc_trk_g3_7 <X> T_16_9.wire_logic_cluster/lc_7/in_1
 (31 15)  (847 159)  (847 159)  routing T_16_9.lc_trk_g3_3 <X> T_16_9.wire_logic_cluster/lc_7/in_3
 (36 15)  (852 159)  (852 159)  LC_7 Logic Functioning bit
 (38 15)  (854 159)  (854 159)  LC_7 Logic Functioning bit


LogicTile_17_9

 (3 13)  (877 157)  (877 157)  routing T_17_9.sp12_h_l_22 <X> T_17_9.sp12_h_r_1


LogicTile_18_9



LogicTile_19_9



LogicTile_20_9

 (3 5)  (1039 149)  (1039 149)  routing T_20_9.sp12_h_l_23 <X> T_20_9.sp12_h_r_0


LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9

 (19 6)  (1271 150)  (1271 150)  Enable bit of Mux _span_links/cross_mux_vert_7 => sp12_v_t_12 sp4_v_b_19


RAM_Tile_25_9

 (3 9)  (1309 153)  (1309 153)  routing T_25_9.sp12_h_l_22 <X> T_25_9.sp12_v_b_1


LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9

 (3 9)  (1513 153)  (1513 153)  routing T_29_9.sp12_h_l_22 <X> T_29_9.sp12_v_b_1


LogicTile_30_9

 (4 12)  (1568 156)  (1568 156)  routing T_30_9.sp4_v_t_36 <X> T_30_9.sp4_v_b_9
 (6 12)  (1570 156)  (1570 156)  routing T_30_9.sp4_v_t_36 <X> T_30_9.sp4_v_b_9


LogicTile_31_9



LogicTile_32_9

 (3 1)  (1675 145)  (1675 145)  routing T_32_9.sp12_h_l_23 <X> T_32_9.sp12_v_b_0


IO_Tile_33_9

 (3 1)  (1729 145)  (1729 145)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 150)  (1728 150)  IO control bit: IORIGHT_REN_0



IO_Tile_0_8

 (3 1)  (14 129)  (14 129)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 134)  (15 134)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 140)  (6 140)  routing T_0_8.span4_vert_b_3 <X> T_0_8.span4_vert_t_15


LogicTile_1_8



LogicTile_2_8



LogicTile_3_8



LogicTile_4_8

 (19 8)  (199 136)  (199 136)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (8 12)  (188 140)  (188 140)  routing T_4_8.sp4_v_b_4 <X> T_4_8.sp4_h_r_10
 (9 12)  (189 140)  (189 140)  routing T_4_8.sp4_v_b_4 <X> T_4_8.sp4_h_r_10
 (10 12)  (190 140)  (190 140)  routing T_4_8.sp4_v_b_4 <X> T_4_8.sp4_h_r_10


LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8

 (4 9)  (400 137)  (400 137)  routing T_8_8.sp4_h_l_47 <X> T_8_8.sp4_h_r_6
 (6 9)  (402 137)  (402 137)  routing T_8_8.sp4_h_l_47 <X> T_8_8.sp4_h_r_6


LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8

 (11 14)  (611 142)  (611 142)  routing T_12_8.sp4_h_l_43 <X> T_12_8.sp4_v_t_46


LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (3 8)  (765 136)  (765 136)  routing T_15_8.sp12_v_t_22 <X> T_15_8.sp12_v_b_1


LogicTile_16_8

 (6 4)  (822 132)  (822 132)  routing T_16_8.sp4_v_t_37 <X> T_16_8.sp4_v_b_3
 (5 5)  (821 133)  (821 133)  routing T_16_8.sp4_v_t_37 <X> T_16_8.sp4_v_b_3


LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8



LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8



LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8



LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8

 (3 1)  (1729 129)  (1729 129)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 134)  (1728 134)  IO control bit: IORIGHT_REN_0



IO_Tile_0_7

 (3 1)  (14 113)  (14 113)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 118)  (15 118)  IO control bit: IOLEFT_REN_0



LogicTile_4_7

 (3 4)  (183 116)  (183 116)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (5 4)  (185 116)  (185 116)  routing T_4_7.sp4_v_b_3 <X> T_4_7.sp4_h_r_3
 (3 5)  (183 117)  (183 117)  routing T_4_7.sp12_v_b_0 <X> T_4_7.sp12_h_r_0
 (6 5)  (186 117)  (186 117)  routing T_4_7.sp4_v_b_3 <X> T_4_7.sp4_h_r_3


LogicTile_6_7

 (11 0)  (299 112)  (299 112)  routing T_6_7.sp4_h_r_9 <X> T_6_7.sp4_v_b_2


LogicTile_7_7

 (31 4)  (373 116)  (373 116)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (32 4)  (374 116)  (374 116)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (375 116)  (375 116)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (34 4)  (376 116)  (376 116)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (37 4)  (379 116)  (379 116)  LC_2 Logic Functioning bit
 (39 4)  (381 116)  (381 116)  LC_2 Logic Functioning bit
 (46 4)  (388 116)  (388 116)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (27 5)  (369 117)  (369 117)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (28 5)  (370 117)  (370 117)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_2/in_0
 (29 5)  (371 117)  (371 117)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (31 5)  (373 117)  (373 117)  routing T_7_7.lc_trk_g3_6 <X> T_7_7.wire_logic_cluster/lc_2/in_3
 (36 5)  (378 117)  (378 117)  LC_2 Logic Functioning bit
 (38 5)  (380 117)  (380 117)  LC_2 Logic Functioning bit
 (21 6)  (363 118)  (363 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (22 6)  (364 118)  (364 118)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_4 lc_trk_g1_7
 (24 6)  (366 118)  (366 118)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (21 7)  (363 119)  (363 119)  routing T_7_7.sp12_h_l_4 <X> T_7_7.lc_trk_g1_7
 (17 12)  (359 124)  (359 124)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (18 13)  (360 125)  (360 125)  routing T_7_7.sp4_r_v_b_41 <X> T_7_7.lc_trk_g3_1
 (25 14)  (367 126)  (367 126)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6
 (27 14)  (369 126)  (369 126)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_7/in_1
 (29 14)  (371 126)  (371 126)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (372 126)  (372 126)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_7/in_1
 (32 14)  (374 126)  (374 126)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (375 126)  (375 126)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (34 14)  (376 126)  (376 126)  routing T_7_7.lc_trk_g3_1 <X> T_7_7.wire_logic_cluster/lc_7/in_3
 (36 14)  (378 126)  (378 126)  LC_7 Logic Functioning bit
 (37 14)  (379 126)  (379 126)  LC_7 Logic Functioning bit
 (38 14)  (380 126)  (380 126)  LC_7 Logic Functioning bit
 (39 14)  (381 126)  (381 126)  LC_7 Logic Functioning bit
 (41 14)  (383 126)  (383 126)  LC_7 Logic Functioning bit
 (43 14)  (385 126)  (385 126)  LC_7 Logic Functioning bit
 (22 15)  (364 127)  (364 127)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (365 127)  (365 127)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6
 (24 15)  (366 127)  (366 127)  routing T_7_7.sp4_h_r_38 <X> T_7_7.lc_trk_g3_6
 (30 15)  (372 127)  (372 127)  routing T_7_7.lc_trk_g1_7 <X> T_7_7.wire_logic_cluster/lc_7/in_1
 (36 15)  (378 127)  (378 127)  LC_7 Logic Functioning bit
 (37 15)  (379 127)  (379 127)  LC_7 Logic Functioning bit
 (38 15)  (380 127)  (380 127)  LC_7 Logic Functioning bit
 (39 15)  (381 127)  (381 127)  LC_7 Logic Functioning bit
 (41 15)  (383 127)  (383 127)  LC_7 Logic Functioning bit
 (43 15)  (385 127)  (385 127)  LC_7 Logic Functioning bit
 (48 15)  (390 127)  (390 127)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_7

 (3 6)  (765 118)  (765 118)  routing T_15_7.sp12_v_b_0 <X> T_15_7.sp12_v_t_23
 (26 6)  (788 118)  (788 118)  routing T_15_7.lc_trk_g1_4 <X> T_15_7.wire_logic_cluster/lc_3/in_0
 (37 6)  (799 118)  (799 118)  LC_3 Logic Functioning bit
 (39 6)  (801 118)  (801 118)  LC_3 Logic Functioning bit
 (40 6)  (802 118)  (802 118)  LC_3 Logic Functioning bit
 (42 6)  (804 118)  (804 118)  LC_3 Logic Functioning bit
 (51 6)  (813 118)  (813 118)  Enable bit of Mux _out_links/OutMux3_3 => wire_logic_cluster/lc_3/out sp12_v_b_6
 (17 7)  (779 119)  (779 119)  Enable bit of Mux _local_links/g1_mux_4 => sp4_r_v_b_4 lc_trk_g1_4
 (27 7)  (789 119)  (789 119)  routing T_15_7.lc_trk_g1_4 <X> T_15_7.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 119)  (791 119)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_4 wire_logic_cluster/lc_3/in_0
 (36 7)  (798 119)  (798 119)  LC_3 Logic Functioning bit
 (38 7)  (800 119)  (800 119)  LC_3 Logic Functioning bit
 (41 7)  (803 119)  (803 119)  LC_3 Logic Functioning bit
 (43 7)  (805 119)  (805 119)  LC_3 Logic Functioning bit


LogicTile_16_7

 (4 2)  (820 114)  (820 114)  routing T_16_7.sp4_v_b_4 <X> T_16_7.sp4_v_t_37
 (6 2)  (822 114)  (822 114)  routing T_16_7.sp4_v_b_4 <X> T_16_7.sp4_v_t_37
 (3 7)  (819 119)  (819 119)  routing T_16_7.sp12_h_l_23 <X> T_16_7.sp12_v_t_23


LogicTile_17_7

 (13 1)  (887 113)  (887 113)  routing T_17_7.sp4_v_t_44 <X> T_17_7.sp4_h_r_2


LogicTile_21_7

 (11 1)  (1101 113)  (1101 113)  routing T_21_7.sp4_h_l_39 <X> T_21_7.sp4_h_r_2


RAM_Tile_25_7

 (11 1)  (1317 113)  (1317 113)  routing T_25_7.sp4_h_l_39 <X> T_25_7.sp4_h_r_2


LogicTile_29_7

 (11 8)  (1521 120)  (1521 120)  routing T_29_7.sp4_h_l_39 <X> T_29_7.sp4_v_b_8
 (13 8)  (1523 120)  (1523 120)  routing T_29_7.sp4_h_l_39 <X> T_29_7.sp4_v_b_8
 (12 9)  (1522 121)  (1522 121)  routing T_29_7.sp4_h_l_39 <X> T_29_7.sp4_v_b_8


IO_Tile_33_7

 (3 1)  (1729 113)  (1729 113)  IO control bit: IORIGHT_REN_1

 (2 6)  (1728 118)  (1728 118)  IO control bit: IORIGHT_REN_0



IO_Tile_0_6

 (6 0)  (11 96)  (11 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (7 0)  (10 96)  (10 96)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_1 lc_trk_g0_1
 (8 0)  (9 96)  (9 96)  routing T_0_6.span4_horz_1 <X> T_0_6.lc_trk_g0_1
 (16 0)  (1 96)  (1 96)  IOB_0 IO Functioning bit
 (3 1)  (14 97)  (14 97)  IO control bit: IOLEFT_REN_1

 (4 1)  (13 97)  (13 97)  routing T_0_6.span4_vert_b_0 <X> T_0_6.lc_trk_g0_0
 (5 1)  (12 97)  (12 97)  routing T_0_6.span4_vert_b_0 <X> T_0_6.lc_trk_g0_0
 (7 1)  (10 97)  (10 97)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_0 lc_trk_g0_0
 (14 1)  (3 97)  (3 97)  routing T_0_6.span4_vert_t_12 <X> T_0_6.span4_vert_b_0
 (17 3)  (0 99)  (0 99)  IOB_0 IO Functioning bit
 (11 4)  (6 100)  (6 100)  routing T_0_6.lc_trk_g1_0 <X> T_0_6.wire_io_cluster/io_0/OUT_ENB
 (13 4)  (4 100)  (4 100)  routing T_0_6.lc_trk_g0_4 <X> T_0_6.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 100)  (0 100)  IOB_0 IO Functioning bit
 (5 5)  (12 101)  (12 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (6 5)  (11 101)  (11 101)  routing T_0_6.span4_horz_20 <X> T_0_6.lc_trk_g0_4
 (7 5)  (10 101)  (10 101)  Enable bit of Mux _local_links/g0_mux_4 => span4_horz_20 lc_trk_g0_4
 (11 5)  (6 101)  (6 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 101)  (4 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (0 101)  (0 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (15 102)  (15 102)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (16 8)  (1 104)  (1 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (14 105)  (14 105)  IO control bit: IOLEFT_IE_0

 (4 9)  (13 105)  (13 105)  routing T_0_6.span4_vert_b_0 <X> T_0_6.lc_trk_g1_0
 (5 9)  (12 105)  (12 105)  routing T_0_6.span4_vert_b_0 <X> T_0_6.lc_trk_g1_0
 (7 9)  (10 105)  (10 105)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_0 lc_trk_g1_0
 (16 10)  (1 106)  (1 106)  IOB_1 IO Functioning bit
 (11 11)  (6 107)  (6 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (4 107)  (4 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit
 (17 14)  (0 110)  (0 110)  IOB_1 IO Functioning bit


LogicTile_2_6

 (3 5)  (75 101)  (75 101)  routing T_2_6.sp12_h_l_23 <X> T_2_6.sp12_h_r_0


LogicTile_3_6

 (5 14)  (131 110)  (131 110)  routing T_3_6.sp4_v_b_9 <X> T_3_6.sp4_h_l_44


LogicTile_4_6

 (10 2)  (190 98)  (190 98)  routing T_4_6.sp4_v_b_8 <X> T_4_6.sp4_h_l_36
 (3 5)  (183 101)  (183 101)  routing T_4_6.sp12_h_l_23 <X> T_4_6.sp12_h_r_0


LogicTile_10_6

 (3 6)  (495 102)  (495 102)  routing T_10_6.sp12_h_r_0 <X> T_10_6.sp12_v_t_23
 (3 7)  (495 103)  (495 103)  routing T_10_6.sp12_h_r_0 <X> T_10_6.sp12_v_t_23
 (2 8)  (494 104)  (494 104)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_12_6

 (3 6)  (603 102)  (603 102)  routing T_12_6.sp12_h_r_0 <X> T_12_6.sp12_v_t_23
 (3 7)  (603 103)  (603 103)  routing T_12_6.sp12_h_r_0 <X> T_12_6.sp12_v_t_23


LogicTile_13_6

 (5 15)  (659 111)  (659 111)  routing T_13_6.sp4_h_l_44 <X> T_13_6.sp4_v_t_44


LogicTile_14_6

 (3 6)  (711 102)  (711 102)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_v_t_23
 (3 7)  (711 103)  (711 103)  routing T_14_6.sp12_h_r_0 <X> T_14_6.sp12_v_t_23


LogicTile_15_6

 (3 4)  (765 100)  (765 100)  routing T_15_6.sp12_v_t_23 <X> T_15_6.sp12_h_r_0


LogicTile_16_6

 (3 7)  (819 103)  (819 103)  routing T_16_6.sp12_h_l_23 <X> T_16_6.sp12_v_t_23


LogicTile_17_6

 (8 13)  (882 109)  (882 109)  routing T_17_6.sp4_v_t_42 <X> T_17_6.sp4_v_b_10
 (10 13)  (884 109)  (884 109)  routing T_17_6.sp4_v_t_42 <X> T_17_6.sp4_v_b_10


LogicTile_22_6

 (3 2)  (1147 98)  (1147 98)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_h_l_23
 (3 3)  (1147 99)  (1147 99)  routing T_22_6.sp12_h_r_0 <X> T_22_6.sp12_h_l_23


LogicTile_24_6

 (3 2)  (1255 98)  (1255 98)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_h_l_23
 (3 3)  (1255 99)  (1255 99)  routing T_24_6.sp12_h_r_0 <X> T_24_6.sp12_h_l_23
 (13 13)  (1265 109)  (1265 109)  routing T_24_6.sp4_v_t_43 <X> T_24_6.sp4_h_r_11


RAM_Tile_25_6

 (3 12)  (1309 108)  (1309 108)  routing T_25_6.sp12_v_t_22 <X> T_25_6.sp12_h_r_1


LogicTile_26_6

 (3 2)  (1351 98)  (1351 98)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_h_l_23
 (3 3)  (1351 99)  (1351 99)  routing T_26_6.sp12_h_r_0 <X> T_26_6.sp12_h_l_23


LogicTile_27_6

 (3 5)  (1405 101)  (1405 101)  routing T_27_6.sp12_h_l_23 <X> T_27_6.sp12_h_r_0


LogicTile_28_6

 (12 0)  (1468 96)  (1468 96)  routing T_28_6.sp4_h_l_46 <X> T_28_6.sp4_h_r_2
 (13 1)  (1469 97)  (1469 97)  routing T_28_6.sp4_h_l_46 <X> T_28_6.sp4_h_r_2


LogicTile_32_6

 (11 1)  (1683 97)  (1683 97)  routing T_32_6.sp4_h_l_39 <X> T_32_6.sp4_h_r_2


IO_Tile_33_6

 (16 0)  (1742 96)  (1742 96)  IOB_0 IO Functioning bit
 (3 1)  (1729 97)  (1729 97)  IO control bit: IORIGHT_REN_1

 (14 1)  (1740 97)  (1740 97)  routing T_33_6.span4_vert_t_12 <X> T_33_6.span4_vert_b_0
 (4 2)  (1730 98)  (1730 98)  routing T_33_6.span4_horz_2 <X> T_33_6.lc_trk_g0_2
 (6 2)  (1732 98)  (1732 98)  routing T_33_6.span12_horz_11 <X> T_33_6.lc_trk_g0_3
 (7 2)  (1733 98)  (1733 98)  Enable bit of Mux _local_links/g0_mux_3 => span12_horz_11 lc_trk_g0_3
 (6 3)  (1732 99)  (1732 99)  routing T_33_6.span4_horz_2 <X> T_33_6.lc_trk_g0_2
 (7 3)  (1733 99)  (1733 99)  Enable bit of Mux _local_links/g0_mux_2 => span4_horz_2 lc_trk_g0_2
 (17 3)  (1743 99)  (1743 99)  IOB_0 IO Functioning bit
 (17 4)  (1743 100)  (1743 100)  IOB_0 IO Functioning bit
 (10 5)  (1736 101)  (1736 101)  routing T_33_6.lc_trk_g0_3 <X> T_33_6.wire_io_cluster/io_0/OUT_ENB
 (11 5)  (1737 101)  (1737 101)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_3 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 101)  (1738 101)  routing T_33_6.lc_trk_g0_2 <X> T_33_6.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 101)  (1739 101)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_2 wire_io_cluster/io_0/D_OUT_0
 (17 5)  (1743 101)  (1743 101)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 102)  (1728 102)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 102)  (1729 102)  IO control bit: IORIGHT_IE_1

 (16 8)  (1742 104)  (1742 104)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_20
 (3 9)  (1729 105)  (1729 105)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 105)  (1743 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (6 10)  (1732 106)  (1732 106)  routing T_33_6.span12_horz_11 <X> T_33_6.lc_trk_g1_3
 (7 10)  (1733 106)  (1733 106)  Enable bit of Mux _local_links/g1_mux_3 => span12_horz_11 lc_trk_g1_3
 (11 10)  (1737 106)  (1737 106)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 106)  (1738 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 106)  (1739 106)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 106)  (1742 106)  IOB_1 IO Functioning bit
 (10 11)  (1736 107)  (1736 107)  routing T_33_6.lc_trk_g1_3 <X> T_33_6.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1737 107)  (1737 107)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 107)  (1738 107)  routing T_33_6.lc_trk_g1_6 <X> T_33_6.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 107)  (1739 107)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 109)  (1743 109)  IOB_1 IO Functioning bit
 (17 14)  (1743 110)  (1743 110)  IOB_1 IO Functioning bit
 (6 15)  (1732 111)  (1732 111)  routing T_33_6.span12_horz_14 <X> T_33_6.lc_trk_g1_6
 (7 15)  (1733 111)  (1733 111)  Enable bit of Mux _local_links/g1_mux_6 => span12_horz_14 lc_trk_g1_6


IO_Tile_0_5

 (16 0)  (1 80)  (1 80)  IOB_0 IO Functioning bit
 (3 1)  (14 81)  (14 81)  IO control bit: IOLEFT_REN_1

 (17 1)  (0 81)  (0 81)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (5 2)  (12 82)  (12 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (7 2)  (10 82)  (10 82)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_b_11 lc_trk_g0_3
 (8 2)  (9 82)  (9 82)  routing T_0_5.span4_vert_b_11 <X> T_0_5.lc_trk_g0_3
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (10 4)  (7 84)  (7 84)  routing T_0_5.lc_trk_g1_4 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (6 84)  (6 84)  routing T_0_5.lc_trk_g1_4 <X> T_0_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (5 84)  (5 84)  routing T_0_5.lc_trk_g1_1 <X> T_0_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (0 84)  (0 84)  IOB_0 IO Functioning bit
 (4 5)  (13 85)  (13 85)  routing T_0_5.span4_vert_b_4 <X> T_0_5.lc_trk_g0_4
 (5 5)  (12 85)  (12 85)  routing T_0_5.span4_vert_b_4 <X> T_0_5.lc_trk_g0_4
 (7 5)  (10 85)  (10 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (6 85)  (6 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (4 85)  (4 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_1 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (15 86)  (15 86)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 86)  (14 86)  IO control bit: IOLEFT_IE_1

 (6 8)  (11 88)  (11 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (7 8)  (10 88)  (10 88)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_1 lc_trk_g1_1
 (8 8)  (9 88)  (9 88)  routing T_0_5.span4_horz_1 <X> T_0_5.lc_trk_g1_1
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 89)  (0 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (7 90)  (7 90)  routing T_0_5.lc_trk_g0_4 <X> T_0_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1 90)  (1 90)  IOB_1 IO Functioning bit
 (11 11)  (6 91)  (6 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 91)  (5 91)  routing T_0_5.lc_trk_g0_3 <X> T_0_5.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 91)  (4 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 92)  (6 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (12 12)  (5 92)  (5 92)  routing T_0_5.span4_horz_19 <X> T_0_5.span4_vert_t_15
 (4 13)  (13 93)  (13 93)  routing T_0_5.span4_vert_b_4 <X> T_0_5.lc_trk_g1_4
 (5 13)  (12 93)  (12 93)  routing T_0_5.span4_vert_b_4 <X> T_0_5.lc_trk_g1_4
 (7 13)  (10 93)  (10 93)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (0 93)  (0 93)  IOB_1 IO Functioning bit
 (17 14)  (0 94)  (0 94)  IOB_1 IO Functioning bit


LogicTile_3_5

 (5 10)  (131 90)  (131 90)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43
 (4 11)  (130 91)  (130 91)  routing T_3_5.sp4_h_r_3 <X> T_3_5.sp4_h_l_43


LogicTile_4_5

 (10 2)  (190 82)  (190 82)  routing T_4_5.sp4_v_b_8 <X> T_4_5.sp4_h_l_36
 (3 6)  (183 86)  (183 86)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (3 7)  (183 87)  (183 87)  routing T_4_5.sp12_h_r_0 <X> T_4_5.sp12_v_t_23
 (19 8)  (199 88)  (199 88)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 95)  (199 95)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_5

 (3 5)  (291 85)  (291 85)  routing T_6_5.sp12_h_l_23 <X> T_6_5.sp12_h_r_0


RAM_Tile_8_5

 (3 6)  (399 86)  (399 86)  routing T_8_5.sp12_v_b_0 <X> T_8_5.sp12_v_t_23


LogicTile_12_5

 (3 4)  (603 84)  (603 84)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_h_r_0
 (3 5)  (603 85)  (603 85)  routing T_12_5.sp12_v_b_0 <X> T_12_5.sp12_h_r_0
 (3 7)  (603 87)  (603 87)  routing T_12_5.sp12_h_l_23 <X> T_12_5.sp12_v_t_23


LogicTile_14_5

 (3 2)  (711 82)  (711 82)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (3 3)  (711 83)  (711 83)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_h_l_23
 (3 6)  (711 86)  (711 86)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_v_t_23
 (3 7)  (711 87)  (711 87)  routing T_14_5.sp12_h_r_0 <X> T_14_5.sp12_v_t_23
 (2 8)  (710 88)  (710 88)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_16_5

 (3 2)  (819 82)  (819 82)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 3)  (819 83)  (819 83)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_h_l_23
 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23


LogicTile_17_5

 (5 15)  (879 95)  (879 95)  routing T_17_5.sp4_h_l_44 <X> T_17_5.sp4_v_t_44


LogicTile_24_5

 (3 7)  (1255 87)  (1255 87)  routing T_24_5.sp12_h_l_23 <X> T_24_5.sp12_v_t_23


RAM_Tile_25_5

 (19 5)  (1325 85)  (1325 85)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_b_9 sp4_v_b_16


LogicTile_26_5

 (3 2)  (1351 82)  (1351 82)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23
 (3 3)  (1351 83)  (1351 83)  routing T_26_5.sp12_h_r_0 <X> T_26_5.sp12_h_l_23


LogicTile_28_5

 (3 2)  (1459 82)  (1459 82)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23
 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_h_r_0 <X> T_28_5.sp12_h_l_23


LogicTile_29_5

 (19 5)  (1529 85)  (1529 85)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


LogicTile_30_5

 (5 12)  (1569 92)  (1569 92)  routing T_30_5.sp4_v_t_44 <X> T_30_5.sp4_h_r_9


IO_Tile_33_5

 (5 0)  (1731 80)  (1731 80)  routing T_33_5.span4_horz_33 <X> T_33_5.lc_trk_g0_1
 (6 0)  (1732 80)  (1732 80)  routing T_33_5.span4_horz_33 <X> T_33_5.lc_trk_g0_1
 (7 0)  (1733 80)  (1733 80)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_33 lc_trk_g0_1
 (8 0)  (1734 80)  (1734 80)  routing T_33_5.span4_horz_33 <X> T_33_5.lc_trk_g0_1
 (16 0)  (1742 80)  (1742 80)  IOB_0 IO Functioning bit
 (3 1)  (1729 81)  (1729 81)  IO control bit: IORIGHT_REN_1

 (17 2)  (1743 82)  (1743 82)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (10 4)  (1736 84)  (1736 84)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 84)  (1737 84)  routing T_33_5.lc_trk_g1_4 <X> T_33_5.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 84)  (1738 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 84)  (1739 84)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 84)  (1743 84)  IOB_0 IO Functioning bit
 (4 5)  (1730 85)  (1730 85)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g0_4
 (5 5)  (1731 85)  (1731 85)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g0_4
 (7 5)  (1733 85)  (1733 85)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 85)  (1737 85)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 85)  (1738 85)  routing T_33_5.lc_trk_g1_7 <X> T_33_5.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 85)  (1739 85)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 86)  (1729 86)  IO control bit: IORIGHT_IE_1

 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0

 (17 9)  (1743 89)  (1743 89)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 90)  (1736 90)  routing T_33_5.lc_trk_g0_4 <X> T_33_5.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 90)  (1742 90)  IOB_1 IO Functioning bit
 (11 11)  (1737 91)  (1737 91)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 91)  (1739 91)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (4 13)  (1730 93)  (1730 93)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g1_4
 (5 13)  (1731 93)  (1731 93)  routing T_33_5.span4_vert_b_4 <X> T_33_5.lc_trk_g1_4
 (7 13)  (1733 93)  (1733 93)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 93)  (1743 93)  IOB_1 IO Functioning bit
 (5 14)  (1731 94)  (1731 94)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g1_7
 (7 14)  (1733 94)  (1733 94)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 94)  (1734 94)  routing T_33_5.span4_vert_b_15 <X> T_33_5.lc_trk_g1_7
 (17 14)  (1743 94)  (1743 94)  IOB_1 IO Functioning bit


IO_Tile_0_4

 (4 0)  (13 64)  (13 64)  routing T_0_4.span4_vert_b_8 <X> T_0_4.lc_trk_g0_0
 (3 1)  (14 65)  (14 65)  IO control bit: IOLEFT_REN_1

 (5 1)  (12 65)  (12 65)  routing T_0_4.span4_vert_b_8 <X> T_0_4.lc_trk_g0_0
 (7 1)  (10 65)  (10 65)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 1)  (0 65)  (0 65)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (2 6)  (15 70)  (15 70)  IO control bit: IOLEFT_REN_0

 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (5 6)  (12 70)  (12 70)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (7 6)  (10 70)  (10 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (9 71)  (9 71)  routing T_0_4.span4_vert_b_7 <X> T_0_4.lc_trk_g0_7
 (0 9)  (17 73)  (17 73)  Enable bit of Mux _out_links/OutMux0_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_4
 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (13 10)  (4 74)  (4 74)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1 74)  (1 74)  IOB_1 IO Functioning bit
 (11 11)  (6 75)  (6 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (5 75)  (5 75)  routing T_0_4.lc_trk_g0_7 <X> T_0_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (4 75)  (4 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (11 12)  (6 76)  (6 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (12 12)  (5 76)  (5 76)  routing T_0_4.span4_horz_19 <X> T_0_4.span4_vert_t_15
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit
 (17 14)  (0 78)  (0 78)  IOB_1 IO Functioning bit


LogicTile_3_4

 (5 10)  (131 74)  (131 74)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43
 (4 11)  (130 75)  (130 75)  routing T_3_4.sp4_h_r_3 <X> T_3_4.sp4_h_l_43


LogicTile_4_4

 (3 6)  (183 70)  (183 70)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (3 7)  (183 71)  (183 71)  routing T_4_4.sp12_h_r_0 <X> T_4_4.sp12_v_t_23
 (8 7)  (188 71)  (188 71)  routing T_4_4.sp4_h_l_41 <X> T_4_4.sp4_v_t_41
 (19 8)  (199 72)  (199 72)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21
 (19 15)  (199 79)  (199 79)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_7_4

 (6 8)  (348 72)  (348 72)  routing T_7_4.sp4_v_t_38 <X> T_7_4.sp4_v_b_6
 (5 9)  (347 73)  (347 73)  routing T_7_4.sp4_v_t_38 <X> T_7_4.sp4_v_b_6


LogicTile_12_4

 (3 7)  (603 71)  (603 71)  routing T_12_4.sp12_h_l_23 <X> T_12_4.sp12_v_t_23


LogicTile_14_4

 (3 2)  (711 66)  (711 66)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23
 (3 3)  (711 67)  (711 67)  routing T_14_4.sp12_h_r_0 <X> T_14_4.sp12_h_l_23


LogicTile_15_4

 (3 12)  (765 76)  (765 76)  routing T_15_4.sp12_v_t_22 <X> T_15_4.sp12_h_r_1


LogicTile_16_4

 (3 2)  (819 66)  (819 66)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (3 3)  (819 67)  (819 67)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_h_l_23
 (4 4)  (820 68)  (820 68)  routing T_16_4.sp4_v_t_38 <X> T_16_4.sp4_v_b_3
 (3 6)  (819 70)  (819 70)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_v_t_23
 (3 7)  (819 71)  (819 71)  routing T_16_4.sp12_h_r_0 <X> T_16_4.sp12_v_t_23
 (13 9)  (829 73)  (829 73)  routing T_16_4.sp4_v_t_38 <X> T_16_4.sp4_h_r_8


LogicTile_20_4

 (11 9)  (1047 73)  (1047 73)  routing T_20_4.sp4_h_l_45 <X> T_20_4.sp4_h_r_8


LogicTile_24_4

 (13 8)  (1265 72)  (1265 72)  routing T_24_4.sp4_h_l_45 <X> T_24_4.sp4_v_b_8
 (12 9)  (1264 73)  (1264 73)  routing T_24_4.sp4_h_l_45 <X> T_24_4.sp4_v_b_8


LogicTile_26_4

 (3 2)  (1351 66)  (1351 66)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 3)  (1351 67)  (1351 67)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_h_l_23
 (3 6)  (1351 70)  (1351 70)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_v_t_23
 (3 7)  (1351 71)  (1351 71)  routing T_26_4.sp12_h_r_0 <X> T_26_4.sp12_v_t_23
 (2 14)  (1350 78)  (1350 78)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_4

 (3 2)  (1459 66)  (1459 66)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23
 (3 3)  (1459 67)  (1459 67)  routing T_28_4.sp12_h_r_0 <X> T_28_4.sp12_h_l_23


LogicTile_29_4

 (4 9)  (1514 73)  (1514 73)  routing T_29_4.sp4_h_l_47 <X> T_29_4.sp4_h_r_6
 (6 9)  (1516 73)  (1516 73)  routing T_29_4.sp4_h_l_47 <X> T_29_4.sp4_h_r_6


LogicTile_32_4

 (19 4)  (1691 68)  (1691 68)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


IO_Tile_33_4

 (4 0)  (1730 64)  (1730 64)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g0_0
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (3 1)  (1729 65)  (1729 65)  IO control bit: IORIGHT_REN_1

 (5 1)  (1731 65)  (1731 65)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g0_0
 (7 1)  (1733 65)  (1733 65)  Enable bit of Mux _local_links/g0_mux_0 => span4_vert_b_8 lc_trk_g0_0
 (17 2)  (1743 66)  (1743 66)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (11 4)  (1737 68)  (1737 68)  routing T_33_4.lc_trk_g1_0 <X> T_33_4.wire_io_cluster/io_0/OUT_ENB
 (12 4)  (1738 68)  (1738 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 68)  (1739 68)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 68)  (1743 68)  IOB_0 IO Functioning bit
 (11 5)  (1737 69)  (1737 69)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_0 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 69)  (1738 69)  routing T_33_4.lc_trk_g1_7 <X> T_33_4.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 70)  (1729 70)  IO control bit: IORIGHT_IE_1

 (5 6)  (1731 70)  (1731 70)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g0_7
 (7 6)  (1733 70)  (1733 70)  Enable bit of Mux _local_links/g0_mux_7 => span4_vert_b_7 lc_trk_g0_7
 (8 7)  (1734 71)  (1734 71)  routing T_33_4.span4_vert_b_7 <X> T_33_4.lc_trk_g0_7
 (4 8)  (1730 72)  (1730 72)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g1_0
 (3 9)  (1729 73)  (1729 73)  IO control bit: IORIGHT_IE_0

 (5 9)  (1731 73)  (1731 73)  routing T_33_4.span4_vert_b_8 <X> T_33_4.lc_trk_g1_0
 (7 9)  (1733 73)  (1733 73)  Enable bit of Mux _local_links/g1_mux_0 => span4_vert_b_8 lc_trk_g1_0
 (17 9)  (1743 73)  (1743 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (13 10)  (1739 74)  (1739 74)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 74)  (1742 74)  IOB_1 IO Functioning bit
 (11 11)  (1737 75)  (1737 75)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_0 wire_io_cluster/io_1/OUT_ENB
 (12 11)  (1738 75)  (1738 75)  routing T_33_4.lc_trk_g0_7 <X> T_33_4.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 75)  (1739 75)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_7 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 76)  (1738 76)  routing T_33_4.span4_horz_43 <X> T_33_4.span4_vert_t_15
 (17 13)  (1743 77)  (1743 77)  IOB_1 IO Functioning bit
 (5 14)  (1731 78)  (1731 78)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g1_7
 (7 14)  (1733 78)  (1733 78)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_b_15 lc_trk_g1_7
 (8 14)  (1734 78)  (1734 78)  routing T_33_4.span4_vert_b_15 <X> T_33_4.lc_trk_g1_7
 (17 14)  (1743 78)  (1743 78)  IOB_1 IO Functioning bit


IO_Tile_0_3

 (3 1)  (14 49)  (14 49)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 54)  (15 54)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 60)  (6 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15
 (12 12)  (5 60)  (5 60)  routing T_0_3.span4_horz_19 <X> T_0_3.span4_vert_t_15


LogicTile_3_3

 (5 10)  (131 58)  (131 58)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43
 (4 11)  (130 59)  (130 59)  routing T_3_3.sp4_h_r_3 <X> T_3_3.sp4_h_l_43


LogicTile_4_3

 (6 6)  (186 54)  (186 54)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_38
 (5 7)  (185 55)  (185 55)  routing T_4_3.sp4_v_b_0 <X> T_4_3.sp4_v_t_38
 (19 15)  (199 63)  (199 63)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_6_3

 (9 13)  (297 61)  (297 61)  routing T_6_3.sp4_v_t_39 <X> T_6_3.sp4_v_b_10
 (10 13)  (298 61)  (298 61)  routing T_6_3.sp4_v_t_39 <X> T_6_3.sp4_v_b_10


LogicTile_11_3

 (3 6)  (549 54)  (549 54)  routing T_11_3.sp12_v_b_0 <X> T_11_3.sp12_v_t_23


LogicTile_14_3

 (3 2)  (711 50)  (711 50)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23
 (3 3)  (711 51)  (711 51)  routing T_14_3.sp12_h_r_0 <X> T_14_3.sp12_h_l_23


LogicTile_15_3

 (3 12)  (765 60)  (765 60)  routing T_15_3.sp12_v_t_22 <X> T_15_3.sp12_h_r_1


LogicTile_16_3

 (9 7)  (825 55)  (825 55)  routing T_16_3.sp4_v_b_8 <X> T_16_3.sp4_v_t_41
 (10 7)  (826 55)  (826 55)  routing T_16_3.sp4_v_b_8 <X> T_16_3.sp4_v_t_41


LogicTile_22_3

 (3 6)  (1147 54)  (1147 54)  routing T_22_3.sp12_v_b_0 <X> T_22_3.sp12_v_t_23


LogicTile_26_3

 (3 2)  (1351 50)  (1351 50)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 3)  (1351 51)  (1351 51)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_h_l_23
 (3 6)  (1351 54)  (1351 54)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_v_t_23
 (3 7)  (1351 55)  (1351 55)  routing T_26_3.sp12_h_r_0 <X> T_26_3.sp12_v_t_23
 (2 14)  (1350 62)  (1350 62)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_29_3

 (12 8)  (1522 56)  (1522 56)  routing T_29_3.sp4_v_t_45 <X> T_29_3.sp4_h_r_8
 (4 9)  (1514 57)  (1514 57)  routing T_29_3.sp4_h_l_47 <X> T_29_3.sp4_h_r_6
 (6 9)  (1516 57)  (1516 57)  routing T_29_3.sp4_h_l_47 <X> T_29_3.sp4_h_r_6


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (4 4)  (1730 52)  (1730 52)  routing T_33_3.span4_vert_b_12 <X> T_33_3.lc_trk_g0_4
 (5 4)  (1731 52)  (1731 52)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (6 4)  (1732 52)  (1732 52)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (7 4)  (1733 52)  (1733 52)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_45 lc_trk_g0_5
 (8 4)  (1734 52)  (1734 52)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (5 5)  (1731 53)  (1731 53)  routing T_33_3.span4_vert_b_12 <X> T_33_3.lc_trk_g0_4
 (7 5)  (1733 53)  (1733 53)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_12 lc_trk_g0_4
 (8 5)  (1734 53)  (1734 53)  routing T_33_3.span4_horz_45 <X> T_33_3.lc_trk_g0_5
 (2 6)  (1728 54)  (1728 54)  IO control bit: IORIGHT_REN_0

 (3 6)  (1729 54)  (1729 54)  IO control bit: IORIGHT_IE_1

 (17 9)  (1743 57)  (1743 57)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 58)  (1736 58)  routing T_33_3.lc_trk_g0_4 <X> T_33_3.wire_io_cluster/io_1/OUT_ENB
 (13 10)  (1739 58)  (1739 58)  routing T_33_3.lc_trk_g0_5 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (11 11)  (1737 59)  (1737 59)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 60)  (1738 60)  routing T_33_3.span4_horz_43 <X> T_33_3.span4_vert_t_15
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (17 14)  (1743 62)  (1743 62)  IOB_1 IO Functioning bit


IO_Tile_0_2

 (3 1)  (14 33)  (14 33)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 38)  (15 38)  IO control bit: IOLEFT_REN_0



LogicTile_3_2

 (4 14)  (130 46)  (130 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (6 14)  (132 46)  (132 46)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44
 (5 15)  (131 47)  (131 47)  routing T_3_2.sp4_h_r_3 <X> T_3_2.sp4_v_t_44


LogicTile_4_2

 (3 6)  (183 38)  (183 38)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (3 7)  (183 39)  (183 39)  routing T_4_2.sp12_h_r_0 <X> T_4_2.sp12_v_t_23
 (19 15)  (199 47)  (199 47)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_14_2

 (3 2)  (711 34)  (711 34)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23
 (3 3)  (711 35)  (711 35)  routing T_14_2.sp12_h_r_0 <X> T_14_2.sp12_h_l_23


LogicTile_15_2

 (19 7)  (781 39)  (781 39)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_16_2

 (3 2)  (819 34)  (819 34)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23
 (3 3)  (819 35)  (819 35)  routing T_16_2.sp12_h_r_0 <X> T_16_2.sp12_h_l_23


LogicTile_17_2

 (8 1)  (882 33)  (882 33)  routing T_17_2.sp4_v_t_47 <X> T_17_2.sp4_v_b_1
 (10 1)  (884 33)  (884 33)  routing T_17_2.sp4_v_t_47 <X> T_17_2.sp4_v_b_1


LogicTile_20_2

 (3 6)  (1039 38)  (1039 38)  routing T_20_2.sp12_h_r_0 <X> T_20_2.sp12_v_t_23
 (3 7)  (1039 39)  (1039 39)  routing T_20_2.sp12_h_r_0 <X> T_20_2.sp12_v_t_23


RAM_Tile_25_2

 (10 12)  (1316 44)  (1316 44)  routing T_25_2.sp4_v_t_40 <X> T_25_2.sp4_h_r_10


LogicTile_26_2

 (3 2)  (1351 34)  (1351 34)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 3)  (1351 35)  (1351 35)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_h_l_23
 (3 6)  (1351 38)  (1351 38)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_v_t_23
 (3 7)  (1351 39)  (1351 39)  routing T_26_2.sp12_h_r_0 <X> T_26_2.sp12_v_t_23


LogicTile_28_2

 (3 2)  (1459 34)  (1459 34)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23
 (3 3)  (1459 35)  (1459 35)  routing T_28_2.sp12_h_r_0 <X> T_28_2.sp12_h_l_23


LogicTile_29_2

 (9 0)  (1519 32)  (1519 32)  routing T_29_2.sp4_h_l_47 <X> T_29_2.sp4_h_r_1
 (10 0)  (1520 32)  (1520 32)  routing T_29_2.sp4_h_l_47 <X> T_29_2.sp4_h_r_1
 (10 12)  (1520 44)  (1520 44)  routing T_29_2.sp4_v_t_40 <X> T_29_2.sp4_h_r_10


LogicTile_32_2

 (3 2)  (1675 34)  (1675 34)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_h_l_23
 (3 3)  (1675 35)  (1675 35)  routing T_32_2.sp12_h_r_0 <X> T_32_2.sp12_h_l_23


IO_Tile_33_2

 (5 0)  (1731 32)  (1731 32)  routing T_33_2.span4_horz_25 <X> T_33_2.lc_trk_g0_1
 (6 0)  (1732 32)  (1732 32)  routing T_33_2.span4_horz_25 <X> T_33_2.lc_trk_g0_1
 (7 0)  (1733 32)  (1733 32)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_25 lc_trk_g0_1
 (16 0)  (1742 32)  (1742 32)  IOB_0 IO Functioning bit
 (3 1)  (1729 33)  (1729 33)  IO control bit: BIORIGHT_REN_1

 (8 1)  (1734 33)  (1734 33)  routing T_33_2.span4_horz_25 <X> T_33_2.lc_trk_g0_1
 (11 1)  (1737 33)  (1737 33)  routing T_33_2.span4_vert_t_12 <X> T_33_2.span4_horz_25
 (13 1)  (1739 33)  (1739 33)  routing T_33_2.span4_horz_25 <X> T_33_2.span4_vert_b_0
 (17 1)  (1743 33)  (1743 33)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 2)  (1743 34)  (1743 34)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 35)  (1743 35)  IOB_0 IO Functioning bit
 (12 4)  (1738 36)  (1738 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1739 36)  (1739 36)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (17 4)  (1743 36)  (1743 36)  IOB_0 IO Functioning bit
 (11 5)  (1737 37)  (1737 37)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g0_1 wire_io_cluster/io_0/OUT_ENB
 (12 5)  (1738 37)  (1738 37)  routing T_33_2.lc_trk_g1_7 <X> T_33_2.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1739 37)  (1739 37)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 38)  (1728 38)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 38)  (1729 38)  IO control bit: BIORIGHT_IE_1

 (5 8)  (1731 40)  (1731 40)  routing T_33_2.span4_horz_25 <X> T_33_2.lc_trk_g1_1
 (6 8)  (1732 40)  (1732 40)  routing T_33_2.span4_horz_25 <X> T_33_2.lc_trk_g1_1
 (7 8)  (1733 40)  (1733 40)  Enable bit of Mux _local_links/g1_mux_1 => span4_horz_25 lc_trk_g1_1
 (3 9)  (1729 41)  (1729 41)  IO control bit: BIORIGHT_IE_0

 (8 9)  (1734 41)  (1734 41)  routing T_33_2.span4_horz_25 <X> T_33_2.lc_trk_g1_1
 (17 9)  (1743 41)  (1743 41)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (11 10)  (1737 42)  (1737 42)  routing T_33_2.lc_trk_g1_1 <X> T_33_2.wire_io_cluster/io_1/OUT_ENB
 (12 10)  (1738 42)  (1738 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1739 42)  (1739 42)  routing T_33_2.lc_trk_g1_4 <X> T_33_2.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 42)  (1742 42)  IOB_1 IO Functioning bit
 (11 11)  (1737 43)  (1737 43)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_1 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 43)  (1739 43)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_4 wire_io_cluster/io_1/D_OUT_0
 (4 12)  (1730 44)  (1730 44)  routing T_33_2.span4_horz_36 <X> T_33_2.lc_trk_g1_4
 (5 13)  (1731 45)  (1731 45)  routing T_33_2.span4_horz_36 <X> T_33_2.lc_trk_g1_4
 (6 13)  (1732 45)  (1732 45)  routing T_33_2.span4_horz_36 <X> T_33_2.lc_trk_g1_4
 (7 13)  (1733 45)  (1733 45)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_36 lc_trk_g1_4
 (17 13)  (1743 45)  (1743 45)  IOB_1 IO Functioning bit
 (5 14)  (1731 46)  (1731 46)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7
 (6 14)  (1732 46)  (1732 46)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7
 (7 14)  (1733 46)  (1733 46)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_47 lc_trk_g1_7
 (8 14)  (1734 46)  (1734 46)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7
 (17 14)  (1743 46)  (1743 46)  IOB_1 IO Functioning bit
 (8 15)  (1734 47)  (1734 47)  routing T_33_2.span4_horz_47 <X> T_33_2.lc_trk_g1_7


IO_Tile_0_1

 (3 1)  (14 17)  (14 17)  IO control bit: IOLEFT_REN_1

 (2 6)  (15 22)  (15 22)  IO control bit: IOLEFT_REN_0

 (11 12)  (6 28)  (6 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15
 (12 12)  (5 28)  (5 28)  routing T_0_1.span4_horz_19 <X> T_0_1.span4_vert_t_15


LogicTile_3_1

 (5 10)  (131 26)  (131 26)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43
 (4 11)  (130 27)  (130 27)  routing T_3_1.sp4_h_r_3 <X> T_3_1.sp4_h_l_43


LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (3 7)  (183 23)  (183 23)  routing T_4_1.sp12_h_r_0 <X> T_4_1.sp12_v_t_23
 (19 15)  (199 31)  (199 31)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


RAM_Tile_8_1

 (3 6)  (399 22)  (399 22)  routing T_8_1.sp12_v_b_0 <X> T_8_1.sp12_v_t_23


LogicTile_12_1

 (3 4)  (603 20)  (603 20)  routing T_12_1.sp12_v_t_23 <X> T_12_1.sp12_h_r_0


LogicTile_14_1

 (3 2)  (711 18)  (711 18)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 3)  (711 19)  (711 19)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_h_l_23
 (3 6)  (711 22)  (711 22)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_v_t_23
 (3 7)  (711 23)  (711 23)  routing T_14_1.sp12_h_r_0 <X> T_14_1.sp12_v_t_23


LogicTile_15_1

 (3 12)  (765 28)  (765 28)  routing T_15_1.sp12_v_t_22 <X> T_15_1.sp12_h_r_1
 (5 13)  (767 29)  (767 29)  routing T_15_1.sp4_h_r_9 <X> T_15_1.sp4_v_b_9


LogicTile_16_1

 (3 2)  (819 18)  (819 18)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 3)  (819 19)  (819 19)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_h_l_23
 (3 6)  (819 22)  (819 22)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23
 (3 7)  (819 23)  (819 23)  routing T_16_1.sp12_h_r_0 <X> T_16_1.sp12_v_t_23
 (2 8)  (818 24)  (818 24)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_20_1

 (3 2)  (1039 18)  (1039 18)  routing T_20_1.sp12_v_t_23 <X> T_20_1.sp12_h_l_23


LogicTile_24_1

 (3 5)  (1255 21)  (1255 21)  routing T_24_1.sp12_h_l_23 <X> T_24_1.sp12_h_r_0


LogicTile_26_1

 (3 2)  (1351 18)  (1351 18)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (3 3)  (1351 19)  (1351 19)  routing T_26_1.sp12_h_r_0 <X> T_26_1.sp12_h_l_23
 (2 14)  (1350 30)  (1350 30)  Enable bit of Mux _span_links/cross_mux_horz_11 => sp12_h_l_21 sp4_h_l_10


LogicTile_28_1

 (3 2)  (1459 18)  (1459 18)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23
 (3 3)  (1459 19)  (1459 19)  routing T_28_1.sp12_h_r_0 <X> T_28_1.sp12_h_l_23


LogicTile_29_1

 (4 9)  (1514 25)  (1514 25)  routing T_29_1.sp4_h_l_47 <X> T_29_1.sp4_h_r_6
 (6 9)  (1516 25)  (1516 25)  routing T_29_1.sp4_h_l_47 <X> T_29_1.sp4_h_r_6


LogicTile_32_1

 (4 13)  (1676 29)  (1676 29)  routing T_32_1.sp4_v_t_41 <X> T_32_1.sp4_h_r_9


IO_Tile_33_1

 (6 0)  (1732 16)  (1732 16)  routing T_33_1.span4_horz_9 <X> T_33_1.lc_trk_g0_1
 (7 0)  (1733 16)  (1733 16)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_9 lc_trk_g0_1
 (8 0)  (1734 16)  (1734 16)  routing T_33_1.span4_horz_9 <X> T_33_1.lc_trk_g0_1
 (16 0)  (1742 16)  (1742 16)  IOB_0 IO Functioning bit
 (3 1)  (1729 17)  (1729 17)  IO control bit: BIORIGHT_REN_1

 (4 1)  (1730 17)  (1730 17)  routing T_33_1.span12_horz_16 <X> T_33_1.lc_trk_g0_0
 (6 1)  (1732 17)  (1732 17)  routing T_33_1.span12_horz_16 <X> T_33_1.lc_trk_g0_0
 (7 1)  (1733 17)  (1733 17)  Enable bit of Mux _local_links/g0_mux_0 => span12_horz_16 lc_trk_g0_0
 (8 1)  (1734 17)  (1734 17)  routing T_33_1.span4_horz_9 <X> T_33_1.lc_trk_g0_1
 (17 2)  (1743 18)  (1743 18)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (1743 19)  (1743 19)  IOB_0 IO Functioning bit
 (10 4)  (1736 20)  (1736 20)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (11 4)  (1737 20)  (1737 20)  routing T_33_1.lc_trk_g1_4 <X> T_33_1.wire_io_cluster/io_0/OUT_ENB
 (17 4)  (1743 20)  (1743 20)  IOB_0 IO Functioning bit
 (4 5)  (1730 21)  (1730 21)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g0_4
 (5 5)  (1731 21)  (1731 21)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g0_4
 (7 5)  (1733 21)  (1733 21)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_b_4 lc_trk_g0_4
 (11 5)  (1737 21)  (1737 21)  Enable bit of Mux _io_cluster/in_mux0_0 => lc_trk_g1_4 wire_io_cluster/io_0/OUT_ENB
 (13 5)  (1739 21)  (1739 21)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 22)  (1728 22)  IO control bit: BIORIGHT_REN_0

 (3 6)  (1729 22)  (1729 22)  IO control bit: BIORIGHT_IE_1

 (3 9)  (1729 25)  (1729 25)  IO control bit: BIORIGHT_IE_0

 (17 9)  (1743 25)  (1743 25)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (10 10)  (1736 26)  (1736 26)  routing T_33_1.lc_trk_g0_4 <X> T_33_1.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1742 26)  (1742 26)  IOB_1 IO Functioning bit
 (11 11)  (1737 27)  (1737 27)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_4 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1739 27)  (1739 27)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (12 12)  (1738 28)  (1738 28)  routing T_33_1.span4_horz_43 <X> T_33_1.span4_vert_t_15
 (4 13)  (1730 29)  (1730 29)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g1_4
 (5 13)  (1731 29)  (1731 29)  routing T_33_1.span4_vert_b_4 <X> T_33_1.lc_trk_g1_4
 (7 13)  (1733 29)  (1733 29)  Enable bit of Mux _local_links/g1_mux_4 => span4_vert_b_4 lc_trk_g1_4
 (17 13)  (1743 29)  (1743 29)  IOB_1 IO Functioning bit
 (17 14)  (1743 30)  (1743 30)  IOB_1 IO Functioning bit


GlobalNetwork_0_0

 (1 0)  (871 271)  (871 271)  routing T_0_0.padin_7 <X> T_0_0.glb_netwk_7
 (0 3)  (870 272)  (870 272)  routing T_0_0.padin_2 <X> T_0_0.glb_netwk_2


IO_Tile_1_0

 (3 1)  (45 14)  (45 14)  IO control bit: IODOWN_REN_1

 (2 6)  (44 8)  (44 8)  IO control bit: IODOWN_REN_0



IO_Tile_2_0

 (3 1)  (99 14)  (99 14)  IO control bit: IODOWN_REN_1

 (2 6)  (98 8)  (98 8)  IO control bit: IODOWN_REN_0



IO_Tile_3_0

 (3 1)  (153 14)  (153 14)  IO control bit: IODOWN_REN_1

 (2 6)  (152 8)  (152 8)  IO control bit: IODOWN_REN_0



IO_Tile_4_0

 (1 0)  (205 15)  (205 15)  Enable bit of Mux _out_links/OutMux3_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_24
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 6)  (207 8)  (207 8)  IO control bit: IODOWN_IE_1

 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0

 (17 9)  (185 6)  (185 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (185 2)  (185 2)  IOB_1 IO Functioning bit


IO_Tile_5_0

 (3 1)  (261 14)  (261 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (260 8)  (260 8)  IO control bit: BIODOWN_REN_0



IO_Tile_6_0

 (2 6)  (314 8)  (314 8)  IO control bit: BIODOWN_REN_0

 (4 10)  (304 4)  (304 4)  routing T_6_0.span4_vert_34 <X> T_6_0.lc_trk_g1_2
 (12 10)  (322 4)  (322 4)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (292 4)  (292 4)  IOB_1 IO Functioning bit
 (5 11)  (305 5)  (305 5)  routing T_6_0.span4_vert_34 <X> T_6_0.lc_trk_g1_2
 (6 11)  (306 5)  (306 5)  routing T_6_0.span4_vert_34 <X> T_6_0.lc_trk_g1_2
 (7 11)  (307 5)  (307 5)  Enable bit of Mux _local_links/g1_mux_2 => span4_vert_34 lc_trk_g1_2
 (12 11)  (322 5)  (322 5)  routing T_6_0.lc_trk_g1_2 <X> T_6_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (323 5)  (323 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (293 2)  (293 2)  IOB_1 IO Functioning bit
 (16 14)  (292 0)  (292 0)  IOB_1 IO Functioning bit


IO_Tile_7_0

 (5 2)  (359 12)  (359 12)  routing T_7_0.span4_vert_43 <X> T_7_0.lc_trk_g0_3
 (6 2)  (360 12)  (360 12)  routing T_7_0.span4_vert_43 <X> T_7_0.lc_trk_g0_3
 (7 2)  (361 12)  (361 12)  Enable bit of Mux _local_links/g0_mux_3 => span4_vert_43 lc_trk_g0_3
 (8 2)  (362 12)  (362 12)  routing T_7_0.span4_vert_43 <X> T_7_0.lc_trk_g0_3
 (8 3)  (362 13)  (362 13)  routing T_7_0.span4_vert_43 <X> T_7_0.lc_trk_g0_3
 (2 6)  (368 8)  (368 8)  IO control bit: BIODOWN_REN_0

 (16 10)  (346 4)  (346 4)  IOB_1 IO Functioning bit
 (12 11)  (376 5)  (376 5)  routing T_7_0.lc_trk_g0_3 <X> T_7_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (377 5)  (377 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_3 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (347 2)  (347 2)  IOB_1 IO Functioning bit
 (16 14)  (346 0)  (346 0)  IOB_1 IO Functioning bit


IO_Tile_8_0

 (3 1)  (423 14)  (423 14)  IO control bit: BIODOWN_REN_1

 (17 1)  (401 14)  (401 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 2)  (401 12)  (401 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (401 13)  (401 13)  IOB_0 IO Functioning bit
 (2 6)  (422 8)  (422 8)  IO control bit: BIODOWN_REN_0

 (3 9)  (423 6)  (423 6)  IO control bit: BIODOWN_IE_0



IO_Tile_9_0

 (3 1)  (465 14)  (465 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (464 8)  (464 8)  IO control bit: BIODOWN_REN_0



IO_Tile_10_0

 (3 1)  (519 14)  (519 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (518 8)  (518 8)  IO control bit: BIODOWN_REN_0



IO_Tile_11_0

 (2 6)  (572 8)  (572 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (573 8)  (573 8)  IO control bit: BIODOWN_IE_1

 (16 9)  (550 6)  (550 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 13)  (551 2)  (551 2)  IOB_1 IO Functioning bit


IO_Tile_12_0

 (3 1)  (627 14)  (627 14)  IO control bit: BIODOWN_REN_1

 (17 2)  (605 12)  (605 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (605 13)  (605 13)  IOB_0 IO Functioning bit
 (5 4)  (617 11)  (617 11)  routing T_12_0.span4_horz_r_5 <X> T_12_0.lc_trk_g0_5
 (7 4)  (619 11)  (619 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_horz_r_5 lc_trk_g0_5
 (8 5)  (620 10)  (620 10)  routing T_12_0.span4_horz_r_5 <X> T_12_0.lc_trk_g0_5
 (2 6)  (626 8)  (626 8)  IO control bit: BIODOWN_REN_0

 (3 9)  (627 6)  (627 6)  IO control bit: BIODOWN_IE_0

 (13 10)  (635 4)  (635 4)  routing T_12_0.lc_trk_g0_5 <X> T_12_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (604 4)  (604 4)  IOB_1 IO Functioning bit
 (13 11)  (635 5)  (635 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (605 2)  (605 2)  IOB_1 IO Functioning bit
 (16 14)  (604 0)  (604 0)  IOB_1 IO Functioning bit


IO_Tile_13_0

 (3 1)  (681 14)  (681 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (680 8)  (680 8)  IO control bit: BIODOWN_REN_0



IO_Tile_14_0

 (3 1)  (735 14)  (735 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (734 8)  (734 8)  IO control bit: BIODOWN_REN_0



IO_Tile_15_0

 (6 0)  (780 15)  (780 15)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (7 0)  (781 15)  (781 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_9 lc_trk_g0_1
 (8 0)  (782 15)  (782 15)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (8 1)  (782 14)  (782 14)  routing T_15_0.span4_vert_9 <X> T_15_0.lc_trk_g0_1
 (12 2)  (796 12)  (796 12)  routing T_15_0.span4_vert_31 <X> T_15_0.span4_horz_l_13
 (4 3)  (778 13)  (778 13)  routing T_15_0.span12_vert_18 <X> T_15_0.lc_trk_g0_2
 (6 3)  (780 13)  (780 13)  routing T_15_0.span12_vert_18 <X> T_15_0.lc_trk_g0_2
 (7 3)  (781 13)  (781 13)  Enable bit of Mux _local_links/g0_mux_2 => span12_vert_18 lc_trk_g0_2
 (2 6)  (788 8)  (788 8)  IO control bit: IODOWN_REN_0

 (3 6)  (789 8)  (789 8)  IO control bit: IODOWN_IE_1

 (17 9)  (767 6)  (767 6)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (16 10)  (766 4)  (766 4)  IOB_1 IO Functioning bit
 (10 11)  (794 5)  (794 5)  routing T_15_0.lc_trk_g0_2 <X> T_15_0.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (795 5)  (795 5)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g0_2 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (797 5)  (797 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (767 2)  (767 2)  IOB_1 IO Functioning bit
 (17 14)  (767 0)  (767 0)  IOB_1 IO Functioning bit


IO_Tile_16_0

 (2 1)  (842 14)  (842 14)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_vert_32
 (3 1)  (843 14)  (843 14)  IO control bit: GIODOWN1_REN_1

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (17 5)  (821 10)  (821 10)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_16
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (3 9)  (843 6)  (843 6)  IO control bit: GIODOWN1_IE_0

 (12 10)  (850 4)  (850 4)  routing T_16_0.lc_trk_g1_6 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (851 4)  (851 4)  routing T_16_0.lc_trk_g1_6 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (820 4)  (820 4)  IOB_1 IO Functioning bit
 (12 11)  (850 5)  (850 5)  routing T_16_0.lc_trk_g1_6 <X> T_16_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (851 5)  (851 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (4 14)  (832 0)  (832 0)  routing T_16_0.span4_vert_38 <X> T_16_0.lc_trk_g1_6
 (16 14)  (820 0)  (820 0)  IOB_1 IO Functioning bit
 (5 15)  (833 1)  (833 1)  routing T_16_0.span4_vert_38 <X> T_16_0.lc_trk_g1_6
 (6 15)  (834 1)  (834 1)  routing T_16_0.span4_vert_38 <X> T_16_0.lc_trk_g1_6
 (7 15)  (835 1)  (835 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_vert_38 lc_trk_g1_6


IO_Tile_17_0

 (16 0)  (878 15)  (878 15)  IOB_0 IO Functioning bit
 (3 1)  (901 14)  (901 14)  IO control bit: GIODOWN0_REN_1

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (4 4)  (890 11)  (890 11)  routing T_17_0.span4_vert_12 <X> T_17_0.lc_trk_g0_4
 (13 4)  (909 11)  (909 11)  routing T_17_0.lc_trk_g0_4 <X> T_17_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (878 11)  (878 11)  IOB_0 IO Functioning bit
 (4 5)  (890 10)  (890 10)  routing T_17_0.span4_vert_12 <X> T_17_0.lc_trk_g0_4
 (6 5)  (892 10)  (892 10)  routing T_17_0.span4_vert_12 <X> T_17_0.lc_trk_g0_4
 (7 5)  (893 10)  (893 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_12 lc_trk_g0_4
 (13 5)  (909 10)  (909 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0



IO_Tile_18_0

 (3 1)  (955 14)  (955 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (954 8)  (954 8)  IO control bit: BIODOWN_REN_0



IO_Tile_19_0

 (3 1)  (1009 14)  (1009 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1008 8)  (1008 8)  IO control bit: BIODOWN_REN_0



IO_Tile_20_0

 (3 1)  (1063 14)  (1063 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1062 8)  (1062 8)  IO control bit: BIODOWN_REN_0



IO_Tile_21_0

 (3 1)  (1117 14)  (1117 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1116 8)  (1116 8)  IO control bit: BIODOWN_REN_0



IO_Tile_22_0

 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1170 8)  (1170 8)  IO control bit: BIODOWN_REN_0

 (3 6)  (1171 8)  (1171 8)  IO control bit: BIODOWN_IE_1

 (16 9)  (1148 6)  (1148 6)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (1 11)  (1169 5)  (1169 5)  Enable bit of Mux _out_links/OutMux6_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_r_2
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit


IO_Tile_23_0

 (3 1)  (1225 14)  (1225 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1224 8)  (1224 8)  IO control bit: IODOWN_REN_0



IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (3 1)  (1279 14)  (1279 14)  IO control bit: IODOWN_REN_1

 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (12 4)  (1286 11)  (1286 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g1_5 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0

 (5 12)  (1269 3)  (1269 3)  routing T_24_0.span4_vert_45 <X> T_24_0.lc_trk_g1_5
 (6 12)  (1270 3)  (1270 3)  routing T_24_0.span4_vert_45 <X> T_24_0.lc_trk_g1_5
 (7 12)  (1271 3)  (1271 3)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_45 lc_trk_g1_5
 (8 12)  (1272 3)  (1272 3)  routing T_24_0.span4_vert_45 <X> T_24_0.lc_trk_g1_5
 (8 13)  (1272 2)  (1272 2)  routing T_24_0.span4_vert_45 <X> T_24_0.lc_trk_g1_5


IO_Tile_25_0

 (3 1)  (1333 14)  (1333 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1332 8)  (1332 8)  IO control bit: IODOWN_REN_0



IO_Tile_26_0

 (3 1)  (1375 14)  (1375 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1374 8)  (1374 8)  IO control bit: IODOWN_REN_0

 (14 7)  (1384 9)  (1384 9)  routing T_26_0.span4_horz_l_14 <X> T_26_0.span4_horz_r_2


IO_Tile_27_0

 (3 1)  (1429 14)  (1429 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1428 8)  (1428 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (3 1)  (1483 14)  (1483 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0



IO_Tile_29_0

 (3 1)  (1537 14)  (1537 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1536 8)  (1536 8)  IO control bit: IODOWN_REN_0

 (12 10)  (1544 4)  (1544 4)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 10)  (1545 4)  (1545 4)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1514 4)  (1514 4)  IOB_1 IO Functioning bit
 (12 11)  (1544 5)  (1544 5)  routing T_29_0.lc_trk_g1_6 <X> T_29_0.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1545 5)  (1545 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_6 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1515 2)  (1515 2)  IOB_1 IO Functioning bit
 (4 14)  (1526 0)  (1526 0)  routing T_29_0.span4_horz_r_14 <X> T_29_0.lc_trk_g1_6
 (16 14)  (1514 0)  (1514 0)  IOB_1 IO Functioning bit
 (5 15)  (1527 1)  (1527 1)  routing T_29_0.span4_horz_r_14 <X> T_29_0.lc_trk_g1_6
 (7 15)  (1529 1)  (1529 1)  Enable bit of Mux _local_links/g1_mux_6 => span4_horz_r_14 lc_trk_g1_6


IO_Tile_30_0

 (3 1)  (1591 14)  (1591 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1590 8)  (1590 8)  IO control bit: IODOWN_REN_0



IO_Tile_31_0

 (3 1)  (1645 14)  (1645 14)  IO control bit: BIODOWN_REN_1

 (2 6)  (1644 8)  (1644 8)  IO control bit: BIODOWN_REN_0



IO_Tile_32_0

 (3 1)  (1699 14)  (1699 14)  IO control bit: IODOWN_REN_1

 (2 6)  (1698 8)  (1698 8)  IO control bit: IODOWN_REN_0


