// Seed: 2261879898
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    input wire id_0,
    output wor id_1,
    output uwire id_2,
    output uwire id_3,
    input supply0 id_4,
    output wire id_5,
    input wand id_6
);
  assign id_1 = id_0;
  and (id_2, id_0, id_4, id_6, id_8, id_9);
  wire id_8;
  wire id_9;
  assign id_3 = ~id_0;
  module_0(
      id_8, id_9, id_8, id_9, id_9, id_9, id_8, id_9, id_8, id_8
  );
endmodule
