C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe  -osyn  C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\synwork\Toplevel_comp.srs  -top  work.Toplevel  -hdllog  C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\synlog\Toplevel_compiler.srr  -encrypt  -mp  4  -verification_mode 0  -vhdl  -prodtype  synplify_pro  -nram -fixsmult -divnmod  -encrypt  -pro  -dmgen  C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\synthesis\dm  -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm  -vhdl2008  -ignore_undefined_lib  -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ClockDivs.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\FFU_Command_Checker.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\UART.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\UART_Ext2uC_Switch.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\component\work\Communications\Communications.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Data_Hub_Packets.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\FPGA_Buffer\FPGA_Buffer.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Interrupt_Generator.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Packet_Saver.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\component\work\Data_Saving\Data_Saving.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Eject_Signal_Debounce.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\GS_Readout.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\General_Controller.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_PassThrough.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Pressure_Signal_Debounce.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_READ.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\ADC_RESET.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\DAC_SET.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\SET_LP_GAIN.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\SWEEP_SPIDER2.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\component\work\Science\Science.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\I2C_Master.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\LSM303AGR_I2C_Interface.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\component\work\Accelerometer\Accelerometer.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\L3GD20H_Interface.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\component\work\Gyro\Gyro.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\MS5611_01BA03_Interface.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\component\work\Pressure_Sensor\Pressure_Sensor.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\component\work\Sensors\Sensors.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\smartgen\SweepTable\SweepTable.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Timekeeper.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\hdl\Timing.vhd -lib work C:\Users\Lab-user1\Desktop\MasterThesis\Langmuir-DataHub-EMUScience-FPGA\component\work\Toplevel\Toplevel.vhd 
relcom:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe -osyn ..\synwork\Toplevel_comp.srs -top work.Toplevel -hdllog ..\synlog\Toplevel_compiler.srr -encrypt -mp 4 -verification_mode 0 -vhdl -prodtype synplify_pro -nram -fixsmult -divnmod -encrypt -pro -dmgen ..\dm -lite -ui -fid2 -ram -sharing on -ll 2000 -autosm -vhdl2008 -ignore_undefined_lib -lib work ..\..\hdl\ClockDivs.vhd -lib work ..\..\hdl\FFU_Command_Checker.vhd -lib work ..\..\hdl\UART.vhd -lib work ..\..\hdl\UART_Ext2uC_Switch.vhd -lib work ..\..\component\work\Communications\Communications.vhd -lib work ..\..\hdl\Data_Hub_Packets.vhd -lib work ..\..\smartgen\FPGA_Buffer\FPGA_Buffer.vhd -lib work ..\..\hdl\Interrupt_Generator.vhd -lib work ..\..\hdl\Packet_Saver.vhd -lib work ..\..\component\work\Data_Saving\Data_Saving.vhd -lib work ..\..\hdl\Eject_Signal_Debounce.vhd -lib work ..\..\hdl\GS_Readout.vhd -lib work ..\..\hdl\General_Controller.vhd -lib work ..\..\hdl\I2C_PassThrough.vhd -lib work ..\..\hdl\Pressure_Signal_Debounce.vhd -lib work ..\..\hdl\ADC_READ.vhd -lib work ..\..\hdl\ADC_RESET.vhd -lib work ..\..\hdl\DAC_SET.vhd -lib work ..\..\hdl\SET_LP_GAIN.vhd -lib work ..\..\hdl\SWEEP_SPIDER2.vhd -lib work ..\..\component\work\Science\Science.vhd -lib work ..\..\hdl\I2C_Master.vhd -lib work ..\..\hdl\LSM303AGR_I2C_Interface.vhd -lib work ..\..\component\work\Accelerometer\Accelerometer.vhd -lib work ..\..\hdl\L3GD20H_Interface.vhd -lib work ..\..\component\work\Gyro\Gyro.vhd -lib work ..\..\hdl\MS5611_01BA03_Interface.vhd -lib work ..\..\component\work\Pressure_Sensor\Pressure_Sensor.vhd -lib work ..\..\component\work\Sensors\Sensors.vhd -lib work ..\..\smartgen\SweepTable\SweepTable.vhd -lib work ..\..\hdl\Timekeeper.vhd -lib work ..\..\hdl\Timing.vhd -lib work ..\..\component\work\Toplevel\Toplevel.vhd
rc:0 success:1 runtime:5
file:..\synwork\Toplevel_comp.srs|io:o|time:1725045948|size:156503|exec:0|csum:
file:..\synlog\Toplevel_compiler.srr|io:o|time:1725045948|size:101304|exec:0|csum:
file:..\..\hdl\ClockDivs.vhd|io:i|time:1716659914|size:3821|exec:0|csum:49AF3BE0A68DDA8AA6E08E78BD80B60A
file:..\..\hdl\FFU_Command_Checker.vhd|io:i|time:1716659914|size:2776|exec:0|csum:103D1B07FA29FEB9E15390AA39BBAF0A
file:..\..\hdl\UART.vhd|io:i|time:1716659914|size:5989|exec:0|csum:10094A9BFD49A59DBE71577183D34176
file:..\..\hdl\UART_Ext2uC_Switch.vhd|io:i|time:1716659914|size:1224|exec:0|csum:89D29AAAF66FB54C07EF27FEBE2CFEC3
file:..\..\component\work\Communications\Communications.vhd|io:i|time:1716659913|size:8212|exec:0|csum:9B030E9603B240710F4A15CE877739FA
file:..\..\hdl\Data_Hub_Packets.vhd|io:i|time:1716659914|size:2845|exec:0|csum:3DA659260140A9EA6620CEAB643CD180
file:..\..\smartgen\FPGA_Buffer\FPGA_Buffer.vhd|io:i|time:1725021130|size:74275|exec:0|csum:40EB2B66CC9F5841C54EBAFD2240A2D2
file:..\..\hdl\Interrupt_Generator.vhd|io:i|time:1716659914|size:1395|exec:0|csum:1AAF570858C7178623EE3E10B5D6B4FE
file:..\..\hdl\Packet_Saver.vhd|io:i|time:1716659914|size:12993|exec:0|csum:D9F363088673C8042D7EDF03F3261427
file:..\..\component\work\Data_Saving\Data_Saving.vhd|io:i|time:1725021383|size:8866|exec:0|csum:287A35912353E148157A5FC6C9FCE749
file:..\..\hdl\Eject_Signal_Debounce.vhd|io:i|time:1716659914|size:2896|exec:0|csum:52FF6D394A20AAF8AE814B8DA1A4FDB2
file:..\..\hdl\GS_Readout.vhd|io:i|time:1716659914|size:9903|exec:0|csum:E723F6B075925C5E10104C136F5B03F1
file:..\..\hdl\General_Controller.vhd|io:i|time:1725045657|size:45754|exec:0|csum:F914F766FA45DBF06BDB72A75777C761
file:..\..\hdl\I2C_PassThrough.vhd|io:i|time:1716659914|size:3261|exec:0|csum:9D7558CB4BE92D005EACD488F4063670
file:..\..\hdl\Pressure_Signal_Debounce.vhd|io:i|time:1716659914|size:2649|exec:0|csum:33E1FDB4B937D454A403F91A59396C90
file:..\..\hdl\ADC_READ.vhd|io:i|time:1716659914|size:17022|exec:0|csum:DB6A4660876713D128697E734504A222
file:..\..\hdl\ADC_RESET.vhd|io:i|time:1716659914|size:1749|exec:0|csum:0947AF36FAB6E7610BE7BE088C5EBDED
file:..\..\hdl\DAC_SET.vhd|io:i|time:1716659914|size:4289|exec:0|csum:92482DD1C38148EE4704481D13DB8DDD
file:..\..\hdl\SET_LP_GAIN.vhd|io:i|time:1716659914|size:3995|exec:0|csum:14C743FC0C76E34CDFBFA111E7BC8204
file:..\..\hdl\SWEEP_SPIDER2.vhd|io:i|time:1716659914|size:7962|exec:0|csum:B05C546928FE584666DFAFC12BA1E4D7
file:..\..\component\work\Science\Science.vhd|io:i|time:1716659913|size:15954|exec:0|csum:7BD3F04D2748369E8BE8E6875CB2A0FD
file:..\..\hdl\I2C_Master.vhd|io:i|time:1716659914|size:7089|exec:0|csum:E4362B1F4D1550F87BD70DDFBD7F48EB
file:..\..\hdl\LSM303AGR_I2C_Interface.vhd|io:i|time:1716659914|size:18039|exec:0|csum:382EFE5B3FB755BA545957FC59ABF2FC
file:..\..\component\work\Accelerometer\Accelerometer.vhd|io:i|time:1716659913|size:10760|exec:0|csum:56339014D37DE94E49E82FDB9612E46E
file:..\..\hdl\L3GD20H_Interface.vhd|io:i|time:1716659914|size:11395|exec:0|csum:762EFC7494DC3542856A4152156BDD82
file:..\..\component\work\Gyro\Gyro.vhd|io:i|time:1716659913|size:8503|exec:0|csum:013A13A54A9ECB520F43D2B9466F6362
file:..\..\hdl\MS5611_01BA03_Interface.vhd|io:i|time:1716659914|size:16467|exec:0|csum:66A2A74490E5F2B60B496436C30491DE
file:..\..\component\work\Pressure_Sensor\Pressure_Sensor.vhd|io:i|time:1716659913|size:11401|exec:0|csum:E013B76CA31C4BF436EA221D407DBF99
file:..\..\component\work\Sensors\Sensors.vhd|io:i|time:1716659913|size:16586|exec:0|csum:4A4883CE25A8C4A339B830B29C374D37
file:..\..\smartgen\SweepTable\SweepTable.vhd|io:i|time:1724920937|size:6436|exec:0|csum:E098513C0607E096C41C387C0D1C6976
file:..\..\hdl\Timekeeper.vhd|io:i|time:1716659914|size:1902|exec:0|csum:9E538938A645419975DA7D82DD31C2FD
file:..\..\hdl\Timing.vhd|io:i|time:1716659914|size:2779|exec:0|csum:847DAD90B9C9B3D02A87066CB924A999
file:..\..\component\work\Toplevel\Toplevel.vhd|io:i|time:1725023909|size:55664|exec:0|csum:8D16FDFDF3AF9A82D0B77E564270FF5F
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\c_hdl.exe|io:i|time:1509008116|size:1338368|exec:1|csum:4BE9471CC8F1F34D3F79DD6F3C07C7F5
file:..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\c_hdl.exe|io:i|time:1509008324|size:1754112|exec:1|csum:0724D6BF71D325162DC071CC1383571C
