<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p72" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_72{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_72{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_72{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_72{left:69px;bottom:1083px;letter-spacing:0.12px;}
#t5_72{left:151px;bottom:1083px;letter-spacing:0.15px;word-spacing:0.01px;}
#t6_72{left:69px;bottom:1059px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_72{left:69px;bottom:1042px;letter-spacing:-0.14px;word-spacing:-0.57px;}
#t8_72{left:69px;bottom:1025px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t9_72{left:69px;bottom:1001px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#ta_72{left:69px;bottom:984px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#tb_72{left:69px;bottom:967px;letter-spacing:-0.14px;word-spacing:-0.9px;}
#tc_72{left:69px;bottom:950px;letter-spacing:-0.14px;word-spacing:-0.74px;}
#td_72{left:69px;bottom:933px;letter-spacing:-0.16px;word-spacing:-0.41px;}
#te_72{left:69px;bottom:909px;letter-spacing:-0.13px;word-spacing:-0.83px;}
#tf_72{left:69px;bottom:892px;letter-spacing:-0.31px;word-spacing:-0.29px;}
#tg_72{left:338px;bottom:855px;letter-spacing:0.11px;word-spacing:0.03px;}
#th_72{left:415px;bottom:855px;letter-spacing:0.12px;word-spacing:0.02px;}
#ti_72{left:69px;bottom:730px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tj_72{left:69px;bottom:713px;letter-spacing:-0.16px;word-spacing:-0.51px;}
#tk_72{left:69px;bottom:696px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tl_72{left:69px;bottom:672px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tm_72{left:69px;bottom:655px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tn_72{left:69px;bottom:638px;letter-spacing:-0.14px;word-spacing:-0.82px;}
#to_72{left:69px;bottom:621px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tp_72{left:69px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.53px;}
#tq_72{left:69px;bottom:588px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tr_72{left:69px;bottom:538px;letter-spacing:-0.08px;}
#ts_72{left:154px;bottom:538px;letter-spacing:-0.11px;word-spacing:0.02px;}
#tt_72{left:69px;bottom:514px;letter-spacing:-0.14px;word-spacing:-0.62px;}
#tu_72{left:69px;bottom:497px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_72{left:69px;bottom:472px;letter-spacing:-0.13px;word-spacing:-1.24px;}
#tw_72{left:69px;bottom:456px;letter-spacing:-0.14px;word-spacing:-0.72px;}
#tx_72{left:69px;bottom:439px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#ty_72{left:69px;bottom:414px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tz_72{left:69px;bottom:398px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t10_72{left:69px;bottom:381px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t11_72{left:69px;bottom:364px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#t12_72{left:69px;bottom:339px;letter-spacing:-0.16px;word-spacing:-0.79px;}
#t13_72{left:69px;bottom:323px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t14_72{left:69px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t15_72{left:69px;bottom:281px;letter-spacing:-0.15px;word-spacing:-0.79px;}
#t16_72{left:69px;bottom:265px;letter-spacing:-0.15px;word-spacing:-1.28px;}
#t17_72{left:69px;bottom:248px;letter-spacing:-0.14px;word-spacing:-0.92px;}
#t18_72{left:69px;bottom:231px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t19_72{left:69px;bottom:163px;letter-spacing:0.14px;}
#t1a_72{left:150px;bottom:163px;letter-spacing:0.21px;word-spacing:-0.01px;}
#t1b_72{left:69px;bottom:138px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#t1c_72{left:69px;bottom:121px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#t1d_72{left:297px;bottom:834px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1e_72{left:563px;bottom:834px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1f_72{left:710px;bottom:834px;letter-spacing:-0.13px;word-spacing:0.06px;}
#t1g_72{left:75px;bottom:810px;letter-spacing:-0.11px;}
#t1h_72{left:297px;bottom:810px;letter-spacing:-0.12px;}
#t1i_72{left:711px;bottom:810px;letter-spacing:-0.08px;}
#t1j_72{left:75px;bottom:788px;letter-spacing:-0.11px;}
#t1k_72{left:297px;bottom:788px;letter-spacing:-0.12px;}
#t1l_72{left:563px;bottom:788px;letter-spacing:-0.08px;}
#t1m_72{left:75px;bottom:766px;letter-spacing:-0.11px;}
#t1n_72{left:297px;bottom:766px;letter-spacing:-0.08px;}

.s1_72{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_72{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_72{font-size:18px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_72{font-size:14px;font-family:Verdana_13-;color:#000;}
.s5_72{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_72{font-size:17px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s7_72{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_72{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
.s9_72{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts72" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg72Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg72" style="-webkit-user-select: none;"><object width="935" height="1210" data="72/72.svg" type="image/svg+xml" id="pdf72" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_72" class="t s1_72">3-10 </span><span id="t2_72" class="t s1_72">Vol. 1 </span>
<span id="t3_72" class="t s2_72">BASIC EXECUTION ENVIRONMENT </span>
<span id="t4_72" class="t s3_72">3.3.7 </span><span id="t5_72" class="t s3_72">Address Calculations in 64-Bit Mode </span>
<span id="t6_72" class="t s4_72">In most cases, 64-bit mode uses flat address space for code, data, and stacks. In 64-bit mode (if there is no </span>
<span id="t7_72" class="t s4_72">address-size override), the size of effective address calculations is 64 bits. An effective-address calculation uses a </span>
<span id="t8_72" class="t s4_72">64-bit base and index registers and sign-extend displacements to 64 bits. </span>
<span id="t9_72" class="t s4_72">In the flat address space of 64-bit mode, linear addresses are equal to effective addresses because the base </span>
<span id="ta_72" class="t s4_72">address is zero. In the event that FS or GS segments are used with a non-zero base, this rule does not hold. In 64- </span>
<span id="tb_72" class="t s4_72">bit mode, the effective address components are added and the effective address is truncated (See for example the </span>
<span id="tc_72" class="t s4_72">instruction LEA) before adding the full 64-bit segment base. The base is never truncated, regardless of addressing </span>
<span id="td_72" class="t s4_72">mode in 64-bit mode. </span>
<span id="te_72" class="t s4_72">The instruction pointer is extended to 64 bits to support 64-bit code offsets. The 64-bit instruction pointer is called </span>
<span id="tf_72" class="t s4_72">the RIP. Table 3-1 shows the relationship between RIP, EIP, and IP. </span>
<span id="tg_72" class="t s5_72">Table 3-1. </span><span id="th_72" class="t s5_72">Instruction Pointer Sizes </span>
<span id="ti_72" class="t s4_72">Generally, displacements and immediates in 64-bit mode are not extended to 64 bits. They are still limited to 32 </span>
<span id="tj_72" class="t s4_72">bits and sign-extended during effective-address calculations. In 64-bit mode, however, support is provided for 64- </span>
<span id="tk_72" class="t s4_72">bit displacement and immediate forms of the MOV instruction. </span>
<span id="tl_72" class="t s4_72">All 16-bit and 32-bit address calculations are zero-extended in IA-32e mode to form 64-bit addresses. Address </span>
<span id="tm_72" class="t s4_72">calculations are first truncated to the effective address size of the current mode (64-bit mode or compatibility </span>
<span id="tn_72" class="t s4_72">mode), as overridden by any address-size prefix. The result is then zero-extended to the full 64-bit address width. </span>
<span id="to_72" class="t s4_72">Because of this, 16-bit and 32-bit applications running in compatibility mode can access only the low 4 GBytes of </span>
<span id="tp_72" class="t s4_72">the 64-bit mode effective addresses. Likewise, a 32-bit address generated in 64-bit mode can access only the low </span>
<span id="tq_72" class="t s4_72">4 GBytes of the 64-bit mode effective addresses. </span>
<span id="tr_72" class="t s6_72">3.3.7.1 </span><span id="ts_72" class="t s6_72">Canonical Addressing </span>
<span id="tt_72" class="t s4_72">In 64-bit mode, an address is considered to be in canonical form if address bits 63 through to the most-significant </span>
<span id="tu_72" class="t s4_72">implemented bit by the microarchitecture are set to either all ones or all zeros. </span>
<span id="tv_72" class="t s4_72">Intel 64 architecture defines a 64-bit linear address. Implementations can support less. The first implementation of </span>
<span id="tw_72" class="t s4_72">IA-32 processors with Intel 64 architecture supports a 48-bit linear address. This means a canonical address must </span>
<span id="tx_72" class="t s4_72">have bits 63 through 48 set to zeros or ones (depending on whether bit 47 is a zero or one). </span>
<span id="ty_72" class="t s4_72">Although implementations may not use all 64 bits of the linear address, they should check bits 63 through the </span>
<span id="tz_72" class="t s4_72">most-significant implemented bit to see if the address is in canonical form. If a linear-memory reference is not in </span>
<span id="t10_72" class="t s4_72">canonical form, the implementation should generate an exception. In most cases, a general-protection exception </span>
<span id="t11_72" class="t s4_72">(#GP) is generated. However, in the case of explicit or implied stack references, a stack fault (#SS) is generated. </span>
<span id="t12_72" class="t s4_72">Instructions that have implied stack references, by default, use the SS segment register. These include PUSH/POP- </span>
<span id="t13_72" class="t s4_72">related instructions and instructions using RSP/RBP as base registers. In these cases, the canonical fault is #SS. </span>
<span id="t14_72" class="t s4_72">If an instruction uses base registers RSP/RBP and uses a segment override prefix to specify a non-SS segment, a </span>
<span id="t15_72" class="t s4_72">canonical fault generates a #GP (instead of an #SS). In 64-bit mode, only FS and GS segment-overrides are appli- </span>
<span id="t16_72" class="t s4_72">cable in this situation. Other segment override prefixes (CS, DS, ES, and SS) are ignored. Note that this also means </span>
<span id="t17_72" class="t s4_72">that an SS segment-override applied to a “non-stack” register reference is ignored. Such a sequence still produces </span>
<span id="t18_72" class="t s4_72">a #GP for a canonical fault (and not an #SS). </span>
<span id="t19_72" class="t s7_72">3.4 </span><span id="t1a_72" class="t s7_72">BASIC PROGRAM EXECUTION REGISTERS </span>
<span id="t1b_72" class="t s4_72">IA-32 architecture provides 16 basic program execution registers for use in general system and application </span>
<span id="t1c_72" class="t s4_72">programing (see Figure 3-4). These registers can be grouped as follows: </span>
<span id="t1d_72" class="t s8_72">Bits 63:32 </span><span id="t1e_72" class="t s8_72">Bits 31:16 </span><span id="t1f_72" class="t s8_72">Bits 15:0 </span>
<span id="t1g_72" class="t s9_72">16-bit instruction pointer </span><span id="t1h_72" class="t s9_72">Not Modified </span><span id="t1i_72" class="t s9_72">IP </span>
<span id="t1j_72" class="t s9_72">32-bit instruction pointer </span><span id="t1k_72" class="t s9_72">Zero Extension </span><span id="t1l_72" class="t s9_72">EIP </span>
<span id="t1m_72" class="t s9_72">64-bit instruction pointer </span><span id="t1n_72" class="t s9_72">RIP </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
