
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000577                       # Number of seconds simulated
sim_ticks                                   576737000                       # Number of ticks simulated
final_tick                                  576737000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 129473                       # Simulator instruction rate (inst/s)
host_op_rate                                   251797                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               41337903                       # Simulator tick rate (ticks/s)
host_mem_usage                                 448976                       # Number of bytes of host memory used
host_seconds                                    13.95                       # Real time elapsed on the host
sim_insts                                     1806380                       # Number of instructions simulated
sim_ops                                       3513017                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    576737000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          87680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         223936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             311616                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        87680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         87680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        22528                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           22528                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1370                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            3499                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                4869                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          352                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                352                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         152027701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         388280967                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             540308668                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    152027701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        152027701                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       39061132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             39061132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       39061132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        152027701                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        388280967                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            579369799                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      1193.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1320.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3490.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000317432500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           71                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           71                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10655                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               1102                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4870                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1206                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4870                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1206                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 307840                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    3840                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   74816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  311680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                77184                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                     60                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    13                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               252                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               338                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               264                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               416                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               642                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               278                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               250                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              245                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              206                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              273                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              185                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                86                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                34                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               244                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                55                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                97                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               82                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               33                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                7                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               47                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               39                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     576735000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4870                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1206                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2994                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1202                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     12                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     67                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     74                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     76                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     75                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     79                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     71                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1082                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    352.236599                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   213.668795                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   343.314857                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          316     29.21%     29.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          280     25.88%     55.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          125     11.55%     66.64% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           61      5.64%     72.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           55      5.08%     77.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           40      3.70%     81.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           29      2.68%     83.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           26      2.40%     86.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          150     13.86%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1082                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           71                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      67.633803                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.076980                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    114.145176                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             46     64.79%     64.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63             8     11.27%     76.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             6      8.45%     84.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      5.63%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      1.41%     91.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      1.41%     92.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            1      1.41%     94.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      1.41%     95.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      1.41%     97.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            1      1.41%     98.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      1.41%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            71                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           71                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.464789                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.442972                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.875557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               54     76.06%     76.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      4.23%     80.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               12     16.90%     97.18% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      2.82%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            71                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst        84480                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       223360                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        74816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 146479244.438973039389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 387282244.766678750515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 129722906.628151133657                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1371                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         3499                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         1206                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     48197250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    123746500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  12679040500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     35154.81                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     35366.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  10513300.58                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                     81756250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               171943750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   24050000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     16997.14                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                35747.14                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       533.76                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       129.72                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    540.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    133.83                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.18                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.17                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.01                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.45                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3996                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     887                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                74.35                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      94920.18                       # Average gap between requests
system.mem_ctrls.pageHitRate                    81.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5176500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2728605                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                20963040                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                4118580                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         31346640.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             41639640                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1369440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       118031610                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19567680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy         44607240                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              289548975                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            502.046817                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            481615000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1957000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      13260000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF    172055250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     50959250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      79696500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    258809000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  2648940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1377585                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                13373220                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1983600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         29502720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             38810160                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              2309760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       103952040                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        23923200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy         50196840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              268078065                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            464.818565                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            485617500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      4169000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      12480000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF    195347000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     62295500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      74470500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    227975000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    576737000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  195280                       # Number of BP lookups
system.cpu.branchPred.condPredicted            195280                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              8883                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               153172                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   26154                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                507                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          153172                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              83954                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            69218                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         3915                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    576737000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      689588                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      121555                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1292                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           132                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED    576737000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    576737000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      217348                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           161                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       576737000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          1153475                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             256279                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2074924                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      195280                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             110108                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        806882                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   17938                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           234                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           81                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles           15                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    217296                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2661                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            1072485                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.746461                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.660261                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   467468     43.59%     43.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     7181      0.67%     44.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    45005      4.20%     48.45% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    41549      3.87%     52.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    13165      1.23%     53.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    60886      5.68%     59.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    13279      1.24%     60.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    32195      3.00%     63.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   391757     36.53%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              1072485                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.169297                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.798846                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   234912                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                249890                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    563642                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 15072                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   8969                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                3938066                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                   8969                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   244619                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  136347                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           5210                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    567167                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                110173                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                3894874                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  3373                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  12156                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  16175                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  78959                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4481751                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               8640442                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          3831217                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           2800059                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4018241                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   463510                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                144                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            104                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     64724                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               694060                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              126311                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             37512                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            10719                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    3825796                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 220                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   3728468                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              5106                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          312998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       461293                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            156                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       1072485                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.476476                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.811444                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              291579     27.19%     27.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               53984      5.03%     32.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               92307      8.61%     40.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               90894      8.48%     49.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              123286     11.50%     60.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              116829     10.89%     71.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              103983      9.70%     81.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               80983      7.55%     88.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              118640     11.06%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         1072485                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14871     11.59%     11.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     11.59% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     11.59% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                   133      0.10%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     11.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      9      0.01%     11.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     11.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      6      0.00%     11.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    41      0.03%     11.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     11.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     11.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    2      0.00%     11.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     11.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     11.74% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             59341     46.27%     58.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            48616     37.91%     95.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     95.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     95.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     95.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     95.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     95.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     95.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     95.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     95.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     95.92% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     95.92% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    940      0.73%     96.65% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   685      0.53%     97.18% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3559      2.77%     99.96% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               52      0.04%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass              6125      0.16%      0.16% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1703374     45.69%     45.85% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                 9065      0.24%     46.09% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1596      0.04%     46.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              429678     11.52%     57.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     57.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     57.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     57.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     57.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     57.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     57.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     57.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  713      0.02%     57.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     57.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                19464      0.52%     58.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     58.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 1730      0.05%     58.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              296928      7.96%     66.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     66.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.21% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                686      0.02%     66.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.23% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          236004      6.33%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     72.56% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            8014      0.21%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     72.78% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         208000      5.58%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     78.35% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               240183      6.44%     84.80% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               96746      2.59%     87.39% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          444440     11.92%     99.31% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          25658      0.69%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                3728468                       # Type of FU issued
system.cpu.iq.rate                           3.232379                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      128255                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.034399                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            4439822                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2061449                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1646519                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             4222960                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2077642                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2042963                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1683359                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2167239                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           108215                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        52248                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           38                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           82                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         9541                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         1001                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           672                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   8969                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   90491                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  8419                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             3826016                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               793                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                694060                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               126311                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                141                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    644                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  7368                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             82                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           3493                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         7552                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                11045                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               3708166                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                676965                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             20302                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       798514                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   153207                       # Number of branches executed
system.cpu.iew.exec_stores                     121549                       # Number of stores executed
system.cpu.iew.exec_rate                     3.214778                       # Inst execution rate
system.cpu.iew.wb_sent                        3694387                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       3689482                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2449995                       # num instructions producing a value
system.cpu.iew.wb_consumers                   3846797                       # num instructions consuming a value
system.cpu.iew.wb_rate                       3.198580                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.636892                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          313017                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              8906                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      1025136                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.426879                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.161577                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       309709     30.21%     30.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       105608     10.30%     40.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        89760      8.76%     49.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        48816      4.76%     54.03% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        96434      9.41%     63.44% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        46712      4.56%     67.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        56006      5.46%     73.46% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        50619      4.94%     78.40% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       221472     21.60%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      1025136                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              1806380                       # Number of instructions committed
system.cpu.commit.committedOps                3513017                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         758582                       # Number of memory references committed
system.cpu.commit.loads                        641812                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     139851                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2038362                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1930695                       # Number of committed integer instructions.
system.cpu.commit.function_calls                24884                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         3161      0.09%      0.09% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1543247     43.93%     44.02% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult            9049      0.26%     44.28% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     44.32% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         428154     12.19%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     56.51% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     56.52% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           18745      0.53%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     57.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     57.09% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         296724      8.45%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     65.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           294      0.01%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     65.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       236000      6.72%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     72.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         8000      0.23%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     72.49% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       208000      5.92%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     78.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          208574      5.94%     84.34% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          91288      2.60%     86.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       433238     12.33%     99.27% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        25482      0.73%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3513017                       # Class of committed instruction
system.cpu.commit.bw_lim_events                221472                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      4629698                       # The number of ROB reads
system.cpu.rob.rob_writes                     7699855                       # The number of ROB writes
system.cpu.timesIdled                             783                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           80990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     1806380                       # Number of Instructions Simulated
system.cpu.committedOps                       3513017                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.638556                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.638556                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.566033                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.566033                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3511675                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1409086                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   2778626                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2016931                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    654019                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   799705                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1114097                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    576737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2018.632638                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               61453                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               577                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            106.504333                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2018.632638                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.492830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.492830                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2922                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         2891                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.713379                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1394029                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1394029                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    576737000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       563931                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          563931                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       115727                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         115727                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       679658                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           679658                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       679658                       # number of overall hits
system.cpu.dcache.overall_hits::total          679658                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        14561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         14561                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1046                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1046                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        15607                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          15607                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        15607                       # number of overall misses
system.cpu.dcache.overall_misses::total         15607                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    807781500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    807781500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     70323499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     70323499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data    878104999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    878104999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    878104999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    878104999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       578492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       578492                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       116773                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       695265                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       695265                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       695265                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       695265                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.025171                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.025171                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.008958                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.008958                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.022448                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.022448                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.022448                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.022448                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 55475.688483                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 55475.688483                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 67230.878585                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 67230.878585                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56263.535529                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56263.535529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56263.535529                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56263.535529                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        14943                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           30                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               207                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    72.188406                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           30                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          352                       # number of writebacks
system.cpu.dcache.writebacks::total               352                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12105                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12105                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        12108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12108                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12108                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12108                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         2456                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         2456                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1043                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1043                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data         3499                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3499                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         3499                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3499                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    165355000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    165355000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     69136499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     69136499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    234491499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    234491499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    234491499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    234491499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004246                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008932                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008932                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005033                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005033                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005033                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005033                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67326.954397                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67326.954397                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 66286.192713                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 66286.192713                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67016.718777                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67016.718777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67016.718777                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67016.718777                       # average overall mshr miss latency
system.cpu.dcache.replacements                    577                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    576737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           486.686110                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              114061                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               858                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            132.938228                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   486.686110                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.950559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.950559                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           98                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            435962                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           435962                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    576737000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       215467                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          215467                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       215467                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           215467                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       215467                       # number of overall hits
system.cpu.icache.overall_hits::total          215467                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1829                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1829                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         1829                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1829                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1829                       # number of overall misses
system.cpu.icache.overall_misses::total          1829                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    116636000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    116636000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    116636000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    116636000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    116636000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    116636000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       217296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       217296                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       217296                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       217296                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       217296                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       217296                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.008417                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.008417                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.008417                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.008417                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.008417                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.008417                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 63770.366320                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 63770.366320                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 63770.366320                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 63770.366320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 63770.366320                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 63770.366320                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          239                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 5                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.800000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          858                       # number of writebacks
system.cpu.icache.writebacks::total               858                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          458                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          458                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          458                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          458                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          458                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          458                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1371                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1371                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1371                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1371                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1371                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1371                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     92034500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     92034500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     92034500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     92034500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     92034500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     92034500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.006309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.006309                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.006309                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.006309                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.006309                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.006309                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 67129.467542                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 67129.467542                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 67129.467542                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 67129.467542                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 67129.467542                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 67129.467542                       # average overall mshr miss latency
system.cpu.icache.replacements                    858                       # number of replacements
system.membus.snoop_filter.tot_requests          6305                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         1442                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    576737000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               3826                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          352                       # Transaction distribution
system.membus.trans_dist::WritebackClean          858                       # Transaction distribution
system.membus.trans_dist::CleanEvict              225                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1043                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1043                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1371                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2456                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         3599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         3599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         7575                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  11174                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       142592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       142592                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       246464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total       246464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  389056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4870                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002259                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.047477                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4859     99.77%     99.77% # Request fanout histogram
system.membus.snoop_fanout::1                      11      0.23%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                4870                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12000500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy            7264747                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.3                       # Layer utilization (%)
system.membus.respLayer2.occupancy           18441000                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              3.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
