##################################################################################################
## 
##  Xilinx, Inc. 2010            www.xilinx.com 
##  Mon Jul 25 09:06:53 2016
##  Generated by MIG Version 1.9
##  
##################################################################################################
##  File name :       tx1_ddr3.ucf
##  Details :     Constraints file
##                    FPGA Family:       KINTEX7
##                    FPGA Part:         XC7K70T-FBG484
##                    Speedgrade:        -1
##                    Design Entry:      VERILOG
##                    Frequency:         400 MHz
##                    Time Period:       2500 ps
##################################################################################################

##################################################################################################
## Controller 0
## Memory Device: DDR3_SDRAM->Components->MT41J128M8XX-15E
## Data Width: 8
## Time Period: 2500
## Data Mask: 0
##################################################################################################

#NET "sys_clk_i" TNM_NET = TNM_sys_clk;
#TIMESPEC "TS_sys_clk" = PERIOD "TNM_sys_clk" 10 ns;
          
NET "clk_ref_i" TNM_NET = TNM_clk_ref;
TIMESPEC "TS_clk_ref" = PERIOD "TNM_clk_ref" 5 ns ;
          
############## NET - IOSTANDARD ##################

NET   "ddr3_dq[0]"                             LOC = "W5"      |   IOSTANDARD = SSTL15_T_DCI         |     SLEW = FAST        ; # Pad function: IO_L19P_T3_34
NET   "ddr3_dq[1]"                             LOC = "W1"      |   IOSTANDARD = SSTL15_T_DCI         |     SLEW = FAST        ; # Pad function: IO_L20P_T3_34
NET   "ddr3_dq[2]"                             LOC = "Y1"      |   IOSTANDARD = SSTL15_T_DCI         |     SLEW = FAST        ; # Pad function: IO_L20N_T3_34
NET   "ddr3_dq[3]"                             LOC = "AA1"     |   IOSTANDARD = SSTL15_T_DCI         |     SLEW = FAST        ; # Pad function: IO_L22P_T3_34
NET   "ddr3_dq[4]"                             LOC = "AB1"     |   IOSTANDARD = SSTL15_T_DCI         |     SLEW = FAST        ; # Pad function: IO_L22N_T3_34
NET   "ddr3_dq[5]"                             LOC = "AA3"     |   IOSTANDARD = SSTL15_T_DCI         |     SLEW = FAST        ; # Pad function: IO_L23P_T3_34
NET   "ddr3_dq[6]"                             LOC = "AB2"     |   IOSTANDARD = SSTL15_T_DCI         |     SLEW = FAST        ; # Pad function: IO_L23N_T3_34
NET   "ddr3_dq[7]"                             LOC = "AA4"     |   IOSTANDARD = SSTL15_T_DCI         |     SLEW = FAST        ; # Pad function: IO_L24P_T3_34
NET   "ddr3_addr[13]"                          LOC = "L3"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L1P_T0_34
NET   "ddr3_addr[12]"                          LOC = "M3"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L1N_T0_34
NET   "ddr3_addr[11]"                          LOC = "K1"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L2P_T0_34
NET   "ddr3_addr[10]"                          LOC = "L1"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L2N_T0_34
NET   "ddr3_addr[9]"                           LOC = "K3"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L4P_T0_34
NET   "ddr3_addr[8]"                           LOC = "K2"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L4N_T0_34
NET   "ddr3_addr[7]"                           LOC = "N3"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L5P_T0_34
NET   "ddr3_addr[6]"                           LOC = "N2"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L5N_T0_34
NET   "ddr3_addr[5]"                           LOC = "L5"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L6P_T0_34
NET   "ddr3_addr[4]"                           LOC = "P2"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L7P_T1_34
NET   "ddr3_addr[3]"                           LOC = "R2"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L7N_T1_34
NET   "ddr3_addr[2]"                           LOC = "P1"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L8P_T1_34
NET   "ddr3_addr[1]"                           LOC = "R1"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L8N_T1_34
NET   "ddr3_addr[0]"                           LOC = "M5"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L9P_T1_DQS_34
NET   "ddr3_ba[2]"                             LOC = "N4"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L9N_T1_DQS_34
NET   "ddr3_ba[1]"                             LOC = "T1"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L10P_T1_34
NET   "ddr3_ba[0]"                             LOC = "U1"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L10N_T1_34
NET   "ddr3_ras_n"                             LOC = "P4"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L11P_T1_SRCC_34
NET   "ddr3_cas_n"                             LOC = "R4"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L11N_T1_SRCC_34
NET   "ddr3_we_n"                              LOC = "R3"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L12P_T1_MRCC_34
NET   "ddr3_reset_n"                           LOC = "AB3"     |   IOSTANDARD = LVCMOS15             |     SLEW = FAST        ; # Pad function: IO_L24N_T3_34
NET   "ddr3_cke[0]"                            LOC = "U2"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L15P_T2_DQS_34
NET   "ddr3_odt[0]"                            LOC = "V2"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L15N_T2_DQS_34
NET   "ddr3_cs_n[0]"                           LOC = "T3"      |   IOSTANDARD = SSTL15               |     SLEW = FAST        ; # Pad function: IO_L12N_T1_MRCC_34
NET   "clk_ref_i"                              LOC = "Y18"     |   IOSTANDARD = LVCMOS25             ; # Pad function: IO_L13P_T2_MRCC_13
NET   "ddr3_dqs_p[0]"                          LOC = "Y3"      |   IOSTANDARD = DIFF_SSTL15_T_DCI    |     SLEW = FAST        ; # Pad function: IO_L21P_T3_DQS_34
NET   "ddr3_dqs_n[0]"                          LOC = "Y2"      |   IOSTANDARD = DIFF_SSTL15_T_DCI    |     SLEW = FAST        ; # Pad function: IO_L21N_T3_DQS_34
NET   "ddr3_ck_p[0]"                           LOC = "M2"      |   IOSTANDARD = DIFF_SSTL15          |     SLEW = FAST        ; # Pad function: IO_L3P_T0_DQS_34
NET   "ddr3_ck_n[0]"                           LOC = "M1"      |   IOSTANDARD = DIFF_SSTL15          |     SLEW = FAST        ; # Pad function: IO_L3N_T0_DQS_34



INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_out" LOC=PHASER_OUT_PHY_X1Y7;
INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_out" LOC=PHASER_OUT_PHY_X1Y6;
INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_out" LOC=PHASER_OUT_PHY_X1Y5;
INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_out" LOC=PHASER_OUT_PHY_X1Y4;

## INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/phaser_in_gen.phaser_in" LOC=PHASER_IN_PHY_X1Y7;
## INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/phaser_in_gen.phaser_in" LOC=PHASER_IN_PHY_X1Y6;
## INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/phaser_in_gen.phaser_in" LOC=PHASER_IN_PHY_X1Y5;
INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/phaser_in_gen.phaser_in" LOC=PHASER_IN_PHY_X1Y4;



INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/out_fifo" LOC=OUT_FIFO_X1Y7;
INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/out_fifo" LOC=OUT_FIFO_X1Y6;
INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/out_fifo" LOC=OUT_FIFO_X1Y5;
INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/out_fifo" LOC=OUT_FIFO_X1Y4;

INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/in_fifo_gen.in_fifo" LOC=IN_FIFO_X1Y4;

INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phy_control_i" LOC=PHY_CONTROL_X1Y1;

INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/phaser_ref_i" LOC=PHASER_REF_X1Y1;


INST "*/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ddr_byte_group_io/*slave_ts" LOC=OLOGIC_X1Y57;

INST "u_ddr3_infrastructure/plle2_i" LOC=PLLE2_ADV_X1Y1;
INST "u_ddr3_infrastructure/gen_mmcm.mmcm_i" LOC=MMCME2_ADV_X1Y1;


NET "*/iserdes_clk" TNM_NET = "TNM_ISERDES_CLK";
INST "*/mc0/mc_read_idle_r" TNM = "TNM_SOURCE_IDLE";
INST "*/input_[?].iserdes_dq_.iserdesdq" TNM = "TNM_DEST_ISERDES";
TIMESPEC "TS_ISERDES_CLOCK" = PERIOD "TNM_ISERDES_CLK" 2500 ps;
TIMESPEC TS_MULTICYCLEPATH = FROM "TNM_SOURCE_IDLE" TO "TNM_DEST_ISERDES" TS_ISERDES_CLOCK*6;
          

INST "*/device_temp_sync_r1*" TNM="TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC";
TIMESPEC "TS_MULTICYCLEPATH_DEVICE_TEMP_SYNC" = TO "TNM_MULTICYCLEPATH_DEVICE_TEMP_SYNC" 20 ns DATAPATHONLY;
          