Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto 3f18837b42b14a6ca7f31567d0a225ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot timer_tb_behav xil_defaultlib.timer_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port ld_m [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:144]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port ld_m [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:155]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port ld_m [W:/win/ELEC3500/lab/lab_9/fpga_alarm_clock/alarm_clock/alarm_clock.srcs/sources_1/new/timer.v:166]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.timer_control
Compiling module xil_defaultlib.count_to(COUNT_W=13,COUNT_TO=500...
Compiling module xil_defaultlib.dec_en(NUM_DIGITS=5)
Compiling module xil_defaultlib.increment_driver
Compiling module xil_defaultlib.count_from(MAX_VAL=9)
Compiling module xil_defaultlib.count_from(COUNT_W=6,MAX_VAL=59)
Compiling module xil_defaultlib.count_to(COUNT_W=6,COUNT_TO=59)
Compiling module xil_defaultlib.mins_to_bcd_encoder
Compiling module xil_defaultlib.timer
Compiling module xil_defaultlib.timer_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot timer_tb_behav
