

================================================================
== Vivado HLS Report for 'guess_edu'
================================================================
* Date:           Thu Jun 20 17:35:52 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        pred_ctrl_sep_array_sep_burst_V02
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.419|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  1335|  1335|  1335|  1335|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |                     |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+------+------+----------+-----------+-----------+------+----------+
        |- memset_u_educated  |    11|    11|         1|          -|          -|    12|    no    |
        |- u_educated_cal_1   |     6|     6|         2|          -|          -|     3|    no    |
        |- u_educated_cal_2   |    18|    18|         2|          -|          -|     9|    no    |
        |- roh_educated_row   |  1296|  1296|       108|          -|          -|    12|    no    |
        | + roh_educated_col  |    96|    96|         8|          -|          -|    12|    no    |
        +---------------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     190|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      5|     355|     349|    -|
|Memory           |        0|      -|      64|       6|    -|
|Multiplexer      |        -|      -|       -|     331|    -|
|Register         |        -|      -|     297|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      5|     716|     876|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +--------------------------+----------------------+---------+-------+-----+-----+
    |predictive_controbkb_U30  |predictive_controbkb  |        0|      2|  227|  214|
    |predictive_controcud_U31  |predictive_controcud  |        0|      3|  128|  135|
    +--------------------------+----------------------+---------+-------+-----+-----+
    |Total                     |                      |        0|      5|  355|  349|
    +--------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |    Memory    |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |u_educated_U  |guess_edu_u_educaibs  |        0|  64|   6|    12|   32|     1|          384|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total         |                      |        0|  64|   6|    12|   32|     1|          384|
    +--------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |col_4_fu_352_p2         |     +    |      0|  0|  12|           4|           1|
    |i_3_fu_266_p2           |     +    |      0|  0|  12|           4|           1|
    |i_4_fu_278_p2           |     +    |      0|  0|  12|           4|           1|
    |indvarinc_fu_238_p2     |     +    |      0|  0|  12|           4|           1|
    |row_14_fu_306_p2        |     +    |      0|  0|  12|           4|           1|
    |tmp_72_fu_284_p2        |     +    |      0|  0|  12|           4|           2|
    |tmp_78_fu_364_p2        |     +    |      0|  0|  16|           9|           9|
    |tmp_75_fu_336_p2        |     -    |      0|  0|  16|           9|           9|
    |exitcond1_fu_300_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond2_fu_272_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond3_fu_255_p2     |   icmp   |      0|  0|   9|           4|           4|
    |exitcond_fu_346_p2      |   icmp   |      0|  0|   9|           4|           4|
    |tmp_77_fu_358_p2        |   icmp   |      0|  0|   9|           4|           4|
    |tmp_s_fu_249_p2         |   icmp   |      0|  0|   9|           4|           4|
    |temp_value_1_fu_388_p3  |  select  |      0|  0|  32|           1|          32|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      0|  0| 190|          67|          81|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+-----+-----------+-----+-----------+
    |         Name         | LUT | Input Size| Bits| Total Bits|
    +----------------------+-----+-----------+-----+-----------+
    |U_KK_a_address0       |   15|          3|    4|         12|
    |ap_NS_fsm             |  121|         26|    1|         26|
    |ap_return             |    9|          2|   32|         64|
    |col_reg_210           |    9|          2|    4|          8|
    |educated_rho_reg_174  |    9|          2|   32|         64|
    |grp_fu_221_opcode     |   15|          3|    2|          6|
    |grp_fu_221_p0         |   21|          4|   32|        128|
    |grp_fu_221_p1         |   15|          3|   32|         96|
    |grp_fu_229_p0         |   15|          3|   32|         96|
    |grp_fu_229_p1         |   15|          3|   32|         96|
    |i1_reg_162            |    9|          2|    4|          8|
    |i_reg_151             |    9|          2|    4|          8|
    |invdar_reg_140        |    9|          2|    4|          8|
    |row_reg_186           |    9|          2|    4|          8|
    |temp_value_reg_198    |    9|          2|   32|         64|
    |u_educated_address0   |   27|          5|    4|         20|
    |u_educated_d0         |   15|          3|   32|         96|
    +----------------------+-----+-----------+-----+-----------+
    |Total                 |  331|         69|  287|        808|
    +----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |V_Gen_a_cpy_load_reg_475  |  32|   0|   32|          0|
    |ap_CS_fsm                 |  25|   0|   25|          0|
    |ap_return_preg            |  32|   0|   32|          0|
    |col_4_reg_450             |   4|   0|    4|          0|
    |col_reg_210               |   4|   0|    4|          0|
    |educated_rho_reg_174      |  32|   0|   32|          0|
    |i1_reg_162                |   4|   0|    4|          0|
    |i_3_reg_416               |   4|   0|    4|          0|
    |i_4_reg_424               |   4|   0|    4|          0|
    |i_reg_151                 |   4|   0|    4|          0|
    |invdar_reg_140            |   4|   0|    4|          0|
    |reg_233                   |  32|   0|   32|          0|
    |row_14_reg_437            |   4|   0|    4|          0|
    |row_reg_186               |   4|   0|    4|          0|
    |temp_value_2_reg_495      |  32|   0|   32|          0|
    |temp_value_reg_198        |  32|   0|   32|          0|
    |tmp_71_reg_406            |   4|   0|   64|         60|
    |tmp_75_reg_442            |   7|   0|    9|          2|
    |tmp_77_reg_455            |   1|   0|    1|          0|
    |u_educated_load_reg_480   |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 297|   0|  359|         62|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   guess_edu  | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   guess_edu  | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   guess_edu  | return value |
|ap_done               | out |    1| ap_ctrl_hs |   guess_edu  | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   guess_edu  | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   guess_edu  | return value |
|ap_return             | out |   32| ap_ctrl_hs |   guess_edu  | return value |
|U_KK_a_address0       | out |    4|  ap_memory |    U_KK_a    |     array    |
|U_KK_a_ce0            | out |    1|  ap_memory |    U_KK_a    |     array    |
|U_KK_a_q0             |  in |   32|  ap_memory |    U_KK_a    |     array    |
|V_Gen_a_cpy_address0  | out |    8|  ap_memory |  V_Gen_a_cpy |     array    |
|V_Gen_a_cpy_ce0       | out |    1|  ap_memory |  V_Gen_a_cpy |     array    |
|V_Gen_a_cpy_q0        |  in |   32|  ap_memory |  V_Gen_a_cpy |     array    |
|U_unc_kk_address0     | out |    4|  ap_memory |   U_unc_kk   |     array    |
|U_unc_kk_ce0          | out |    1|  ap_memory |   U_unc_kk   |     array    |
|U_unc_kk_q0           |  in |   32|  ap_memory |   U_unc_kk   |     array    |
+----------------------+-----+-----+------------+--------------+--------------+

