# Compile of cpu.v was successful.
vsim work.cpu_ptb
# vsim work.cpu_ptb 
# Start time: 11:12:56 on Apr 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.cpu_ptb(fast)
vsim work.cpu_ptb -voptargs=+acc
# End time: 11:13:30 on Apr 06,2024, Elapsed time: 0:00:34
# Errors: 0, Warnings: 2
# vsim work.cpu_ptb -voptargs="+acc" 
# Start time: 11:13:30 on Apr 06,2024
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
add wave -position insertpoint sim:/cpu_ptb/DUT/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: esparzadiaz  Hostname: WIN-1017  ProcessID: 17500
#           Attempting to use alternate WLF file "./wlftskyxfz".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftskyxfz
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 2005 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of Memory.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
add wave -position 78 sim:/cpu_ptb/#ALWAYS#84
# ** UI-Msg: (vish-4014) No objects found matching '/cpu_ptb/#ALWAYS#84'.
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
run -all
# ** Warning: No matching channel descriptor '4' found.  Ignoring the write into the invalid channel.
#    Time: 1800 ns  Iteration: 1  Instance: /cpu_ptb
# ** Warning: No matching channel descriptor '4' found.  Ignoring the write into the invalid channel.
#    Time: 1800 ns  Iteration: 1  Instance: /cpu_ptb
# ** Warning: No matching channel descriptor '4' found.  Ignoring the write into the invalid channel.
#    Time: 1800 ns  Iteration: 1  Instance: /cpu_ptb
# ** Warning: No matching channel descriptor '4' found.  Ignoring the write into the invalid channel.
#    Time: 1800 ns  Iteration: 1  Instance: /cpu_ptb
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1805 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of Memory.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 2005 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1905 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of Memory.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of cpu.v failed with 1 errors.
# Compile of ID_EXRegister.v was successful.
# 2 compiles, 1 failed with 1 error.
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# Compile of cpu.v was successful.
# Compile of ID_EXRegister.v failed with 1 errors.
# 2 compiles, 1 failed with 1 error.
restart
# Compile of ID_EXRegister.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# Compile of cpu.v was successful.
# Compile of ID_EXRegister.v was successful.
# 2 compiles, 0 failed with no errors.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
add wave -position insertpoint  \
sim:/cpu_ptb/DUT/clk \
sim:/cpu_ptb/DUT/rst_n \
sim:/cpu_ptb/DUT/hlt \
sim:/cpu_ptb/DUT/pc \
sim:/cpu_ptb/DUT/br_pc \
sim:/cpu_ptb/DUT/MemWrite2 \
sim:/cpu_ptb/DUT/MemRead2 \
sim:/cpu_ptb/DUT/RegWrite2 \
sim:/cpu_ptb/DUT/ALUSrcMux \
sim:/cpu_ptb/DUT/MemtoRegMux \
sim:/cpu_ptb/DUT/PCSrcMux \
sim:/cpu_ptb/DUT/nxt_pc \
sim:/cpu_ptb/DUT/next_instr \
sim:/cpu_ptb/DUT/F \
sim:/cpu_ptb/DUT/Ovfl \
sim:/cpu_ptb/DUT/D_Opcode \
sim:/cpu_ptb/DUT/D_Destination \
sim:/cpu_ptb/DUT/D_Operand1 \
sim:/cpu_ptb/DUT/D_Operand2 \
sim:/cpu_ptb/DUT/SrcReg1 \
sim:/cpu_ptb/DUT/SrcReg2 \
sim:/cpu_ptb/DUT/X_Operand1 \
sim:/cpu_ptb/DUT/X_Operand2_Mux \
sim:/cpu_ptb/DUT/X_Operand2_Fw \
sim:/cpu_ptb/DUT/X_Destination \
sim:/cpu_ptb/DUT/X_Opcode \
sim:/cpu_ptb/DUT/M_Destination \
sim:/cpu_ptb/DUT/W_Destination \
sim:/cpu_ptb/DUT/D_Haz_opcode \
sim:/cpu_ptb/DUT/D_Haz_Destination \
sim:/cpu_ptb/DUT/D_Haz_Operand1 \
sim:/cpu_ptb/DUT/D_Haz_Operand2 \
sim:/cpu_ptb/DUT/D_Operand1_Out \
sim:/cpu_ptb/DUT/D_Operand2_Out \
sim:/cpu_ptb/DUT/X_Operand1_Out \
sim:/cpu_ptb/DUT/X_Operand2_Out \
sim:/cpu_ptb/DUT/M_WriteData \
sim:/cpu_ptb/DUT/X_ALU_In1 \
sim:/cpu_ptb/DUT/X_ALU_In2 \
sim:/cpu_ptb/DUT/D_Haz_Operand1_Out \
sim:/cpu_ptb/DUT/D_Haz_Operand2_Out \
sim:/cpu_ptb/DUT/D_Haz_Nxt_Pc \
sim:/cpu_ptb/DUT/M_MemData \
sim:/cpu_ptb/DUT/M_Data_In \
sim:/cpu_ptb/DUT/W_MemData \
sim:/cpu_ptb/DUT/X_ALUout \
sim:/cpu_ptb/DUT/instruction \
sim:/cpu_ptb/DUT/M_ALUout \
sim:/cpu_ptb/DUT/W_ALUout \
sim:/cpu_ptb/DUT/D_RegWrite \
sim:/cpu_ptb/DUT/D_ALUSrc \
sim:/cpu_ptb/DUT/PCSrc \
sim:/cpu_ptb/DUT/D_MemWrite \
sim:/cpu_ptb/DUT/D_MemtoReg \
sim:/cpu_ptb/DUT/D_MemRead \
sim:/cpu_ptb/DUT/br \
sim:/cpu_ptb/DUT/D_Pcs \
sim:/cpu_ptb/DUT/D_hlt \
sim:/cpu_ptb/DUT/D_load_byte \
sim:/cpu_ptb/DUT/D_sw \
sim:/cpu_ptb/DUT/D_Haz_RegWrite \
sim:/cpu_ptb/DUT/D_Haz_ALUSrc \
sim:/cpu_ptb/DUT/D_Haz_MemWrite \
sim:/cpu_ptb/DUT/D_Haz_MemtoReg \
sim:/cpu_ptb/DUT/D_Haz_MemRead \
sim:/cpu_ptb/DUT/D_Haz_Pcs \
sim:/cpu_ptb/DUT/D_Haz_hlt \
sim:/cpu_ptb/DUT/D_Haz_load_byte \
sim:/cpu_ptb/DUT/D_Haz_sw \
sim:/cpu_ptb/DUT/X_RegWrite \
sim:/cpu_ptb/DUT/X_ALUSrc \
sim:/cpu_ptb/DUT/X_MemWrite \
sim:/cpu_ptb/DUT/X_MemtoReg \
sim:/cpu_ptb/DUT/X_MemRead \
sim:/cpu_ptb/DUT/X_Pcs \
sim:/cpu_ptb/DUT/X_hlt \
sim:/cpu_ptb/DUT/X_load_byte \
sim:/cpu_ptb/DUT/X_sw \
sim:/cpu_ptb/DUT/M_RegWrite \
sim:/cpu_ptb/DUT/M_ALUSrc \
sim:/cpu_ptb/DUT/M_MemWrite \
sim:/cpu_ptb/DUT/M_MemtoReg \
sim:/cpu_ptb/DUT/M_MemRead \
sim:/cpu_ptb/DUT/M_Pcs \
sim:/cpu_ptb/DUT/M_hlt \
sim:/cpu_ptb/DUT/M_load_byte \
sim:/cpu_ptb/DUT/M_sw \
sim:/cpu_ptb/DUT/W_RegWrite \
sim:/cpu_ptb/DUT/W_ALUSrc \
sim:/cpu_ptb/DUT/W_MemWrite \
sim:/cpu_ptb/DUT/W_MemtoReg \
sim:/cpu_ptb/DUT/W_MemRead \
sim:/cpu_ptb/DUT/W_Pcs \
sim:/cpu_ptb/DUT/W_hlt \
sim:/cpu_ptb/DUT/W_load_byte \
sim:/cpu_ptb/DUT/W_sw \
sim:/cpu_ptb/DUT/W_RegWrite2 \
sim:/cpu_ptb/DUT/M_MemRead2 \
sim:/cpu_ptb/DUT/M_MemWrite2 \
sim:/cpu_ptb/DUT/ID_Instruction \
sim:/cpu_ptb/DUT/D_Nxt_Pc \
sim:/cpu_ptb/DUT/X_Nxt_Pc \
sim:/cpu_ptb/DUT/M_Nxt_Pc \
sim:/cpu_ptb/DUT/W_Nxt_Pc \
sim:/cpu_ptb/DUT/X_X_forward_op1 \
sim:/cpu_ptb/DUT/X_X_forward_op2 \
sim:/cpu_ptb/DUT/M_X_forward_op1 \
sim:/cpu_ptb/DUT/M_X_forward_op2 \
sim:/cpu_ptb/DUT/M_M_forward \
sim:/cpu_ptb/DUT/Ld_Stall \
sim:/cpu_ptb/DUT/cond_met
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
quit -sim
# End time: 12:30:11 on Apr 06,2024, Elapsed time: 1:16:41
# Errors: 0, Warnings: 2
vsim -voptargs=+acc work.cpu_ptb
# vsim -voptargs="+acc" work.cpu_ptb 
# Start time: 12:30:34 on Apr 06,2024
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
add wave -position insertpoint sim:/cpu_ptb/DUT/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: esparzadiaz  Hostname: WIN-1017  ProcessID: 17500
#           Attempting to use alternate WLF file "./wlfti4604d".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti4604d
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Can't move the Now cursor.
# Can't move the Now cursor.
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 2705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
# Load canceled
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/X_Haz_ALUout'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/X_Haz_ALU_In2'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/X_Haz_Nxt_Pc'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/X_Haz_RegWrite'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/X_Haz_MemWrite'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/X_Haz_MemtoReg'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/X_Haz_MemRead'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/X_Haz_Pcs'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/X_Haz_load_byte'. 
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/X_Haz_sw'. 
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -continue
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 2705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 2705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
# Warning in wave window restart: (vish-4014) No objects found matching '/cpu_ptb/DUT/X_Haz_hlt'. 
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 2705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt3
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 2705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of Memory.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1905 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
vsim -voptargs=+acc work.cpu_ptb
# End time: 13:22:32 on Apr 06,2024, Elapsed time: 0:51:58
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.cpu_ptb 
# Start time: 13:22:32 on Apr 06,2024
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1905 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
# Compile of cpu.v was successful.
# Compile of Memory.v was successful.
restart
# Closing VCD file "dump.vcd"
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.cpu_ptb(fast)
# Loading work.cpu(fast)
# Loading work.memory1c(fast)
# Loading work.Add_Sub_16bit(fast)
# Loading work.CLA4(fast)
# Loading work.RegisterFile(fast)
# Loading work.ReadDecoder_4_16(fast)
# Loading work.WriteDecoder_4_16(fast)
# Loading work.control_signals(fast)
# Loading work.PC_control(fast)
# Loading work.ID_EXRegister(fast)
# Loading work.dff(fast)
# Loading work.ALU(fast)
# Loading work.RED(fast)
# Loading work.Shifter(fast)
# Loading work.PSA_16bit(fast)
# Loading work.EX_MEMRegister(fast)
# Loading work.MEM_WBRegister(fast)
# Loading work.Register(fast)
# Loading work.BitCell(fast)
run -all
# Hello world...simulation starting
# See verilogsim.plog and verilogsim.ptrace for output
# ** Note: $finish    : I:/ece552/552Project/project-phase2-testbench.v(123)
#    Time: 1705 ns  Iteration: 0  Instance: /cpu_ptb
# 1
# Break in Module cpu_ptb at I:/ece552/552Project/project-phase2-testbench.v line 123
