# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ASIP_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ALU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:58 on Apr 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ALU.sv 
# -- Compiling module ALU
# 
# Top level modules:
# 	ALU
# End time: 23:53:59 on Apr 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ALUAdderCarry.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:59 on Apr 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ALUAdderCarry.sv 
# -- Compiling module ALUAdderCarry
# 
# Top level modules:
# 	ALUAdderCarry
# End time: 23:53:59 on Apr 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:59 on Apr 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP.sv 
# -- Compiling module ASIP
# 
# Top level modules:
# 	ASIP
# End time: 23:53:59 on Apr 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/Registers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:59 on Apr 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/Registers.sv 
# -- Compiling module Registers
# 
# Top level modules:
# 	Registers
# End time: 23:53:59 on Apr 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/Memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:59 on Apr 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/Memory.sv 
# -- Compiling module Memory
# 
# Top level modules:
# 	Memory
# End time: 23:53:59 on Apr 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/CPU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:59 on Apr 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/CPU.sv 
# -- Compiling module CPU
# 
# Top level modules:
# 	CPU
# End time: 23:53:59 on Apr 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP {C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/InstructionMemory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:53:59 on Apr 21,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP" C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/InstructionMemory.sv 
# -- Compiling module InstructionMemory
# 
# Top level modules:
# 	InstructionMemory
# End time: 23:54:00 on Apr 21,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:55:04 on Apr 21,2019
# vlog -reportprogress 300 -work work C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv 
# -- Compiling module ASIP_tb
# 
# Top level modules:
# 	ASIP_tb
# End time: 23:55:04 on Apr 21,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ASIP_tb
# vsim work.ASIP_tb 
# Start time: 23:55:10 on Apr 21,2019
# Loading sv_std.std
# Loading work.ASIP_tb
# Loading work.ASIP
# Loading work.ALU
# Loading work.ALUAdderCarry
# Loading work.Registers
# Loading work.Memory
# Loading work.InstructionMemory
# Loading work.CPU
add wave -position end  sim:/ASIP_tb/clk
add wave -position end  sim:/ASIP_tb/DUT/RegistersDevice/RegisterBank
add wave -position end  sim:/ASIP_tb/DUT/core/ALUSize
add wave -position end  sim:/ASIP_tb/DUT/core/RegisterSize
add wave -position end  sim:/ASIP_tb/DUT/core/AmountOfRegisters
add wave -position end  sim:/ASIP_tb/DUT/core/ImageWidth
add wave -position end  sim:/ASIP_tb/DUT/core/ImageHeight
add wave -position end  sim:/ASIP_tb/DUT/core/ColorBits
add wave -position end  sim:/ASIP_tb/DUT/core/PCSize
add wave -position end  sim:/ASIP_tb/DUT/core/InstructionSize
add wave -position end  sim:/ASIP_tb/DUT/core/AmountOfInstructions
add wave -position end  sim:/ASIP_tb/DUT/core/clk
add wave -position end  sim:/ASIP_tb/DUT/core/Control
add wave -position end  sim:/ASIP_tb/DUT/core/A
add wave -position end  sim:/ASIP_tb/DUT/core/B
add wave -position end  sim:/ASIP_tb/DUT/core/C
add wave -position end  sim:/ASIP_tb/DUT/core/Result
add wave -position end  sim:/ASIP_tb/DUT/core/Flags
add wave -position end  sim:/ASIP_tb/DUT/core/reset
add wave -position end  sim:/ASIP_tb/DUT/core/MOVRegisterOrigin
add wave -position end  sim:/ASIP_tb/DUT/core/MOVRegisterDestiny
add wave -position end  sim:/ASIP_tb/DUT/core/writeRegister
add wave -position end  sim:/ASIP_tb/DUT/core/writeValue
add wave -position end  sim:/ASIP_tb/DUT/core/readRegister
add wave -position end  sim:/ASIP_tb/DUT/core/PC_Read
add wave -position end  sim:/ASIP_tb/DUT/core/readValue
add wave -position end  sim:/ASIP_tb/DUT/core/XWrite
add wave -position end  sim:/ASIP_tb/DUT/core/YWrite
add wave -position end  sim:/ASIP_tb/DUT/core/writeValueMemory
add wave -position end  sim:/ASIP_tb/DUT/core/XRead
add wave -position end  sim:/ASIP_tb/DUT/core/YRead
add wave -position end  sim:/ASIP_tb/DUT/core/readValueMemory
add wave -position end  sim:/ASIP_tb/DUT/core/PC_Get
add wave -position end  sim:/ASIP_tb/DUT/core/Instruction
add wave -position end  sim:/ASIP_tb/DUT/core/PC
add wave -position end  sim:/ASIP_tb/DUT/core/InstructionId
add wave -position end  sim:/ASIP_tb/DUT/core/SUB_State
add wave -position end  sim:/ASIP_tb/DUT/core/Op1
add wave -position end  sim:/ASIP_tb/DUT/core/Op2
run -all
# Testbench for ASIP
# ** Note: $finish    : C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv(28)
#    Time: 30 ps  Iteration: 0  Instance: /ASIP_tb
# 1
# Break in Module ASIP_tb at C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv line 28
vlog -reportprogress 300 -work work C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:10 on Apr 22,2019
# vlog -reportprogress 300 -work work C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv 
# -- Compiling module ASIP_tb
# 
# Top level modules:
# 	ASIP_tb
# End time: 00:09:10 on Apr 22,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.ASIP_tb
# End time: 00:09:14 on Apr 22,2019, Elapsed time: 0:14:04
# Errors: 0, Warnings: 0
# vsim work.ASIP_tb 
# Start time: 00:09:14 on Apr 22,2019
# Loading sv_std.std
# Loading work.ASIP_tb
# Loading work.ASIP
# Loading work.ALU
# Loading work.ALUAdderCarry
# Loading work.Registers
# Loading work.Memory
# Loading work.InstructionMemory
# Loading work.CPU
vsim work.ASIP_tb
# End time: 00:09:53 on Apr 22,2019, Elapsed time: 0:00:39
# Errors: 0, Warnings: 0
# vsim work.ASIP_tb 
# Start time: 00:09:53 on Apr 22,2019
# Loading sv_std.std
# Loading work.ASIP_tb
# Loading work.ASIP
# Loading work.ALU
# Loading work.ALUAdderCarry
# Loading work.Registers
# Loading work.Memory
# Loading work.InstructionMemory
# Loading work.CPU
add wave -position end  sim:/ASIP_tb/clk
add wave -position end  sim:/ASIP_tb/DUT/core/ALUSize
add wave -position end  sim:/ASIP_tb/DUT/core/RegisterSize
add wave -position end  sim:/ASIP_tb/DUT/core/AmountOfRegisters
add wave -position end  sim:/ASIP_tb/DUT/core/ImageWidth
add wave -position end  sim:/ASIP_tb/DUT/core/ImageHeight
add wave -position end  sim:/ASIP_tb/DUT/core/ColorBits
add wave -position end  sim:/ASIP_tb/DUT/core/PCSize
add wave -position end  sim:/ASIP_tb/DUT/core/InstructionSize
add wave -position end  sim:/ASIP_tb/DUT/core/AmountOfInstructions
add wave -position end  sim:/ASIP_tb/DUT/core/clk
add wave -position end  sim:/ASIP_tb/DUT/core/Control
add wave -position end  sim:/ASIP_tb/DUT/core/A
add wave -position end  sim:/ASIP_tb/DUT/core/B
add wave -position end  sim:/ASIP_tb/DUT/core/C
add wave -position end  sim:/ASIP_tb/DUT/core/Result
add wave -position end  sim:/ASIP_tb/DUT/core/Flags
add wave -position end  sim:/ASIP_tb/DUT/core/reset
add wave -position end  sim:/ASIP_tb/DUT/core/MOVRegisterOrigin
add wave -position end  sim:/ASIP_tb/DUT/core/MOVRegisterDestiny
add wave -position end  sim:/ASIP_tb/DUT/core/writeRegister
add wave -position end  sim:/ASIP_tb/DUT/core/writeValue
add wave -position end  sim:/ASIP_tb/DUT/core/readRegister
add wave -position end  sim:/ASIP_tb/DUT/core/PC_Read
add wave -position end  sim:/ASIP_tb/DUT/core/readValue
add wave -position end  sim:/ASIP_tb/DUT/core/XWrite
add wave -position end  sim:/ASIP_tb/DUT/core/YWrite
add wave -position end  sim:/ASIP_tb/DUT/core/writeValueMemory
add wave -position end  sim:/ASIP_tb/DUT/core/XRead
add wave -position end  sim:/ASIP_tb/DUT/core/YRead
add wave -position end  sim:/ASIP_tb/DUT/core/readValueMemory
add wave -position end  sim:/ASIP_tb/DUT/core/PC_Get
add wave -position end  sim:/ASIP_tb/DUT/core/Instruction
add wave -position end  sim:/ASIP_tb/DUT/core/PC
add wave -position end  sim:/ASIP_tb/DUT/core/InstructionId
add wave -position end  sim:/ASIP_tb/DUT/core/SUB_State
add wave -position end  sim:/ASIP_tb/DUT/core/Op1
add wave -position end  sim:/ASIP_tb/DUT/core/Op2
run -all
# Testbench for ASIP
# ** Note: $finish    : C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv(28)
#    Time: 30 ps  Iteration: 0  Instance: /ASIP_tb
# 1
# Break in Module ASIP_tb at C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv line 28
add wave -position end  sim:/ASIP_tb/DUT/RegistersDevice/RegisterBank
restart -f
run -all
# Testbench for ASIP
# ** Note: $finish    : C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv(28)
#    Time: 30 ps  Iteration: 0  Instance: /ASIP_tb
# 1
# Break in Module ASIP_tb at C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv line 28
vlog -reportprogress 300 -work work C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:35 on Apr 22,2019
# vlog -reportprogress 300 -work work C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv 
# -- Compiling module ASIP_tb
# 
# Top level modules:
# 	ASIP_tb
# End time: 00:21:36 on Apr 22,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:21:36 on Apr 22,2019
# vlog -reportprogress 300 -work work C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv 
# -- Compiling module ASIP_tb
# 
# Top level modules:
# 	ASIP_tb
# End time: 00:21:37 on Apr 22,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.ASIP_tb
# End time: 00:22:01 on Apr 22,2019, Elapsed time: 0:12:08
# Errors: 0, Warnings: 0
# vsim work.ASIP_tb 
# Start time: 00:22:01 on Apr 22,2019
# Loading sv_std.std
# Loading work.ASIP_tb
# Loading work.ASIP
# Loading work.ALU
# Loading work.ALUAdderCarry
# Loading work.Registers
# Loading work.Memory
# Loading work.InstructionMemory
# Loading work.CPU
add wave -position end  sim:/ASIP_tb/clk
add wave -position end  sim:/ASIP_tb/DUT/RegistersDevice/RegisterBank
add wave -position end  sim:/ASIP_tb/DUT/core/ALUSize
add wave -position end  sim:/ASIP_tb/DUT/core/RegisterSize
add wave -position end  sim:/ASIP_tb/DUT/core/AmountOfRegisters
add wave -position end  sim:/ASIP_tb/DUT/core/ImageWidth
add wave -position end  sim:/ASIP_tb/DUT/core/ImageHeight
add wave -position end  sim:/ASIP_tb/DUT/core/ColorBits
add wave -position end  sim:/ASIP_tb/DUT/core/PCSize
add wave -position end  sim:/ASIP_tb/DUT/core/InstructionSize
add wave -position end  sim:/ASIP_tb/DUT/core/AmountOfInstructions
add wave -position end  sim:/ASIP_tb/DUT/core/clk
add wave -position end  sim:/ASIP_tb/DUT/core/Control
add wave -position end  sim:/ASIP_tb/DUT/core/A
add wave -position end  sim:/ASIP_tb/DUT/core/B
add wave -position end  sim:/ASIP_tb/DUT/core/C
add wave -position end  sim:/ASIP_tb/DUT/core/Result
add wave -position end  sim:/ASIP_tb/DUT/core/Flags
add wave -position end  sim:/ASIP_tb/DUT/core/reset
add wave -position end  sim:/ASIP_tb/DUT/core/MOVRegisterOrigin
add wave -position end  sim:/ASIP_tb/DUT/core/MOVRegisterDestiny
add wave -position end  sim:/ASIP_tb/DUT/core/writeRegister
add wave -position end  sim:/ASIP_tb/DUT/core/writeValue
add wave -position end  sim:/ASIP_tb/DUT/core/readRegister
add wave -position end  sim:/ASIP_tb/DUT/core/PC_Read
add wave -position end  sim:/ASIP_tb/DUT/core/readValue
add wave -position end  sim:/ASIP_tb/DUT/core/XWrite
add wave -position end  sim:/ASIP_tb/DUT/core/YWrite
add wave -position end  sim:/ASIP_tb/DUT/core/writeValueMemory
add wave -position end  sim:/ASIP_tb/DUT/core/XRead
add wave -position end  sim:/ASIP_tb/DUT/core/YRead
add wave -position end  sim:/ASIP_tb/DUT/core/readValueMemory
add wave -position end  sim:/ASIP_tb/DUT/core/PC_Get
add wave -position end  sim:/ASIP_tb/DUT/core/Instruction
add wave -position end  sim:/ASIP_tb/DUT/core/PC
add wave -position end  sim:/ASIP_tb/DUT/core/InstructionId
add wave -position end  sim:/ASIP_tb/DUT/core/SUB_State
add wave -position end  sim:/ASIP_tb/DUT/core/Op1
add wave -position end  sim:/ASIP_tb/DUT/core/Op2
run -all
# Testbench for ASIP
# ** Note: $finish    : C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv(28)
#    Time: 30 ps  Iteration: 0  Instance: /ASIP_tb
# 1
# Break in Module ASIP_tb at C:/Users/ebsadmin/Desktop/TEC/ASIP-Repository/ASIP/ASIP_tb.sv line 28
# End time: 00:48:24 on Apr 22,2019, Elapsed time: 0:26:23
# Errors: 0, Warnings: 0
