#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 11 03:15:32 2019
# Process ID: 5645
# Current directory: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong
# Command line: vivado
# Log file: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/vivado.log
# Journal file: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.xpr
INFO: [Project 1-313] Project file moved from '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/Vivado' since last save.
WARNING: [Project 1-312] File not found as '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/src/hdmi_sync.vhd'; using path '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/src/hdmi_sync.vhd' instead.
WARNING: [Project 1-312] File not found as '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/src/top.vhd'; using path '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/src/top.vhd' instead.
WARNING: [Project 1-312] File not found as '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/src/design_1_wrapper.vhd'; using path '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/src/design_1_wrapper.vhd' instead.
WARNING: [Project 1-312] File not found as '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/src/ZYBO_Z7-10_master.xdc'; using path '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/src/ZYBO_Z7-10_master.xdc' instead.
Scanning sources...
Finished scanning sources
INFO: [filemgmt 56-1] IP Repository Path: Directory not found as '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/ip/vivado-library'; using path '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/ip/vivado-library' instead.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/ip/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/spock/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 6195.965 ; gain = 170.957 ; free physical = 11837 ; free virtual = 22108
update_compile_order -fileset sources_1
update_files -from_files /home/jimp/class/vhdl_fpgas/labs/2019/lab10/VHDL/Top.vhd -to_files /home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/src/top.vhd -filesets [get_filesets *]
INFO: [filemgmt 20-762] Replacing file '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/src/top.vhd' with file '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/VHDL/Top.vhd'.
add_files -norecurse {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/VHDL/LoadUnLoadMem.vhd /home/jimp/class/vhdl_fpgas/labs/2019/lab10/VHDL/DataTypes_pkg.vhd}
update_compile_order -fileset sources_1
add_files -norecurse /home/jimp/class/vhdl_fpgas/labs/2019/lab10/VHDL/pong_graph_st.vhd
update_compile_order -fileset sources_1
open_bd_design {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <design_1> from BD file </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd>
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_gpio:2.0 axi_gpio_0
endgroup
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
WARNING: [BD 5-235] No pins matched 'get_bd_pins /axi_gpio_0/GPIO'
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {Auto} Clk_slave {Auto} Clk_xbar {Auto} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_gpio_0/S_AXI} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_gpio_0/S_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</axi_gpio_0/S_AXI/Reg> is being mapped into </processing_system7_0/Data> at <0x41200000 [ 64K ]>
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {btns_4bits ( 4 Buttons ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_gpio_0/GPIO]
INFO: [board_rule 100-100] set_property CONFIG.USE_BOARD_FLOW true [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] set_property CONFIG.GPIO_BOARD_INTERFACE btns_4bits [get_bd_cells /axi_gpio_0]
INFO: [board_rule 100-100] create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 btns_4bits
INFO: [board_rule 100-100] connect_bd_intf_net /btns_4bits /axi_gpio_0/GPIO
endgroup
regenerate_bd_layout
delete_bd_objs [get_bd_intf_nets axi_gpio_0_GPIO] [get_bd_intf_ports btns_4bits]
startgroup
set_property -dict [list CONFIG.C_GPIO_WIDTH {32} CONFIG.C_IS_DUAL {1} CONFIG.GPIO_BOARD_INTERFACE {Custom} CONFIG.C_ALL_OUTPUTS_2 {1}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_nets sys_clock_1] [get_bd_ports sys_clock]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins clk_wiz_0/clk_in1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
INFO: [Device 21-403] Loading part xc7z010clg400-1
create_bd_cell: Time (s): cpu = 00:00:14 ; elapsed = 00:00:43 . Memory (MB): peak = 6814.102 ; gain = 110.922 ; free physical = 11957 ; free virtual = 22223
endgroup
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Use_RSTA_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_slow] [get_bd_pins blk_mem_gen_0/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
regenerate_bd_layout
create_bd_cell -type module -reference Top Top_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/ip/vivado-library'.
set_property location {0.5 21 287} [get_bd_cells Top_0]
connect_bd_net [get_bd_pins clk_wiz_0/clk_slow] [get_bd_pins Top_0/Clk]
startgroup
create_bd_port -dir I -type rst reset
connect_bd_net [get_bd_pins /Top_0/reset] [get_bd_ports reset]
set_property CONFIG.POLARITY ACTIVE_HIGH [get_bd_ports reset]
endgroup
set_property -dict [list CONFIG.POLARITY {ACTIVE_HIGH}] [get_bd_ports reset]
connect_bd_net [get_bd_pins axi_gpio_0/gpio2_io_o] [get_bd_pins Top_0/GPIO_Ins]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio2_io_o is being overridden by the user. This pin will not be connected as a part of interface connection GPIO2
connect_bd_net [get_bd_pins axi_gpio_0/gpio_io_i] [get_bd_pins Top_0/GPIO_Outs]
WARNING: [BD 41-1306] The connection to interface pin /axi_gpio_0/gpio_io_i is being overridden by the user. This pin will not be connected as a part of interface connection GPIO
connect_bd_net [get_bd_pins blk_mem_gen_0/douta] [get_bd_pins Top_0/PNL_BRAM_dout]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/dina] [get_bd_pins Top_0/PNL_BRAM_din]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/addra] [get_bd_pins Top_0/PNL_BRAM_addr]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins blk_mem_gen_0/wea] [get_bd_pins Top_0/PNL_BRAM_we]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
delete_bd_objs [get_bd_nets hdmi_green_2] [get_bd_ports hdmi_green]
delete_bd_objs [get_bd_nets hdmi_green_1] [get_bd_ports hdmi_blue]
delete_bd_objs [get_bd_nets hdmi_red_1] [get_bd_ports hdmi_red]
connect_bd_net [get_bd_pins Top_0/hdmi_red] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins Top_0/hdmi_green] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins Top_0/hdmi_blue] [get_bd_pins xlconcat_0/In2]
delete_bd_objs [get_bd_nets hdmi_hsync_1] [get_bd_ports hdmi_hsync]
delete_bd_objs [get_bd_nets hdmi_vsync_1] [get_bd_ports hdmi_vsync]
delete_bd_objs [get_bd_nets hdmi_enable_1] [get_bd_ports hdmi_enable]
connect_bd_net [get_bd_pins Top_0/hdmi_hsync] [get_bd_pins rgb2dvi_0/vid_pHSync]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pHSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins Top_0/hdmi_vsync] [get_bd_pins rgb2dvi_0/vid_pVSync]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pVSync is being overridden by the user. This pin will not be connected as a part of interface connection RGB
connect_bd_net [get_bd_pins Top_0/hdmi_enable] [get_bd_pins rgb2dvi_0/vid_pVDE]
WARNING: [BD 41-1306] The connection to interface pin /rgb2dvi_0/vid_pVDE is being overridden by the user. This pin will not be connected as a part of interface connection RGB
regenerate_bd_layout
delete_bd_objs [get_bd_ports hdmi_clock]
startgroup
create_bd_port -dir I -from 1 -to 0 btn
connect_bd_net [get_bd_pins /Top_0/btn] [get_bd_ports btn]
endgroup
regenerate_bd_layout
validate_bd_design
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '125.000' to '50.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '125.000' to '50.000' has been ignored for IP 'clk_wiz_0'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [BD 41-1348] Reset pin /Top_0/reset (associated clock /Top_0/Clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_slow.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
save_bd_design
Wrote  : </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
launch_runs synth_1 -jobs 4
INFO: [BD 41-1662] The design 'design_1.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Nov 11 03:51:26 2019] Launched design_1_clk_wiz_0_0_synth_1, design_1_rgb2dvi_0_0_synth_1, design_1_xlconcat_0_0_synth_1, design_1_blk_mem_gen_0_0_synth_1, design_1_Top_0_0_synth_1, design_1_auto_pc_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_processing_system7_0_0_synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_rgb2dvi_0_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_rgb2dvi_0_0_synth_1/runme.log
design_1_xlconcat_0_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_xlconcat_0_0_synth_1/runme.log
design_1_blk_mem_gen_0_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_blk_mem_gen_0_0_synth_1/runme.log
design_1_Top_0_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_Top_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_auto_pc_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_processing_system7_0_0_synth_1/runme.log
[Mon Nov 11 03:51:27 2019] Launched synth_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:31 . Memory (MB): peak = 7254.902 ; gain = 139.008 ; free physical = 10898 ; free virtual = 21234
close_bd_design [get_bd_designs design_1]
export_ip_user_files -of_objects  [get_files /home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/src/design_1_wrapper.vhd] -no_script -reset -force -quiet
remove_files  /home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/src/design_1_wrapper.vhd
update_compile_order -fileset sources_1
make_wrapper -files [get_files /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd] -top
import_files -force -norecurse /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
update_compile_order -fileset sources_1
set_property top design_1_wrapper [current_fileset]
update_compile_order -fileset sources_1
update_module_reference design_1_Top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/ip/vivado-library'.
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:Top:1.0 - Top_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Top_0_0 from Top_v1_0 1.0 to Top_v1_0 1.0
Wrote  : </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd> 
close_bd_design [get_bd_designs design_1]
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '125.000' to '50.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '125.000' to '50.000' has been ignored for IP 'clk_wiz_0'
CRITICAL WARNING: [BD 41-1348] Reset pin /Top_0/reset (associated clock /Top_0/Clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_slow.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 8d5e31444f4f5ba3; cache size = 3.619 MB.
[Mon Nov 11 03:59:12 2019] Launched design_1_Top_0_0_synth_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_Top_0_0_synth_1/runme.log
[Mon Nov 11 03:59:12 2019] Launched synth_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 7594.047 ; gain = 0.000 ; free physical = 11262 ; free virtual = 21638
update_module_reference design_1_Top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/ip/vivado-library'.
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:Top:1.0 - Top_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Top_0_0 from Top_v1_0 1.0 to Top_v1_0 1.0
Wrote  : </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '125.000' to '50.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '125.000' to '50.000' has been ignored for IP 'clk_wiz_0'
CRITICAL WARNING: [BD 41-1348] Reset pin /Top_0/reset (associated clock /Top_0/Clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_slow.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 8d5e31444f4f5ba3; cache size = 3.619 MB.
[Mon Nov 11 04:00:43 2019] Launched design_1_Top_0_0_synth_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_Top_0_0_synth_1/runme.log
[Mon Nov 11 04:00:43 2019] Launched synth_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 7676.637 ; gain = 10.004 ; free physical = 11215 ; free virtual = 21591
reset_run design_1_Top_0_0_synth_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Mon Nov 11 04:03:12 2019] Launched design_1_Top_0_0_synth_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_Top_0_0_synth_1/runme.log
[Mon Nov 11 04:03:12 2019] Launched synth_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:00.97 ; elapsed = 00:00:10 . Memory (MB): peak = 7676.637 ; gain = 0.000 ; free physical = 11212 ; free virtual = 21590
close_bd_design [get_bd_designs design_1]
update_module_reference design_1_Top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/ip/vivado-library'.
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:Top:1.0 - Top_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Top_0_0 from Top_v1_0 1.0 to Top_v1_0 1.0
Wrote  : </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '125.000' to '50.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '125.000' to '50.000' has been ignored for IP 'clk_wiz_0'
CRITICAL WARNING: [BD 41-1348] Reset pin /Top_0/reset (associated clock /Top_0/Clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_slow.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 8d5e31444f4f5ba3; cache size = 3.619 MB.
[Mon Nov 11 04:05:23 2019] Launched design_1_Top_0_0_synth_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_Top_0_0_synth_1/runme.log
[Mon Nov 11 04:05:23 2019] Launched synth_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 7769.773 ; gain = 0.000 ; free physical = 11167 ; free virtual = 21546
close_bd_design [get_bd_designs design_1]
update_module_reference design_1_Top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/ip/vivado-library'.
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:Top:1.0 - Top_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Top_0_0 from Top_v1_0 1.0 to Top_v1_0 1.0
Wrote  : </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 4
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '125.000' to '50.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PRIM_IN_FREQ' from '125.000' to '50.000' has been ignored for IP 'clk_wiz_0'
CRITICAL WARNING: [BD 41-1348] Reset pin /Top_0/reset (associated clock /Top_0/Clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_slow.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 8d5e31444f4f5ba3; cache size = 3.619 MB.
[Mon Nov 11 04:06:38 2019] Launched design_1_Top_0_0_synth_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_Top_0_0_synth_1/runme.log
[Mon Nov 11 04:06:38 2019] Launched synth_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 7908.473 ; gain = 0.000 ; free physical = 11082 ; free virtual = 21504
launch_runs impl_1 -jobs 4
[Mon Nov 11 04:12:57 2019] Launched impl_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 7908.473 ; gain = 0.000 ; free physical = 11119 ; free virtual = 21505
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
open_run impl_1
INFO: [Netlist 29-17] Analyzing 60 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'design_1_i/clk_wiz_0/clk_in1' is not directly connected to top level port. Synthesis is ignored for /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.edf but preserved for implementation. [/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0.edf:301]
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 8186.074 ; gain = 0.000 ; free physical = 10800 ; free virtual = 21222
Restored from archive | CPU: 0.250000 secs | Memory: 2.484573 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.24 . Memory (MB): peak = 8186.074 ; gain = 0.000 ; free physical = 10800 ; free virtual = 21222
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:34 ; elapsed = 00:02:03 . Memory (MB): peak = 8365.238 ; gain = 456.766 ; free physical = 10718 ; free virtual = 21144
close_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Mon Nov 11 04:19:32 2019] Launched impl_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 8365.238 ; gain = 0.000 ; free physical = 10651 ; free virtual = 21088
close_bd_design [get_bd_designs design_1]
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:18:37
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A6B003A
set_property PROGRAM.FILE {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
open_bd_design {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:Top:1.0 - Top_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd>
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA0_PERIPHERAL_FREQMHZ {100}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
startgroup
set_property -dict [list CONFIG.CLK_IN1_BOARD_INTERFACE {Custom}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
endgroup
validate_bd_design
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [BD 41-1348] Reset pin /Top_0/reset (associated clock /Top_0/Clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_slow.
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /clk_wiz_0/clk_in1(125000000) and /processing_system7_0/FCLK_CLK0(100000000)
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
validate_bd_design
CRITICAL WARNING: [BD 41-1348] Reset pin /Top_0/reset (associated clock /Top_0/Clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_slow.
ERROR: [BD 41-238] Port/Pin property FREQ_HZ does not match between /clk_wiz_0/clk_in1(125000000) and /processing_system7_0/FCLK_CLK0(100000000)
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
ERROR: [Common 17-39] 'validate_bd_design' failed due to earlier errors.
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC PROPAGATED] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.CLKIN1_JITTER_PS {100.0} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKIN1_PERIOD {10.000}] [get_bd_cells clk_wiz_0]
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKFBOUT_MULT_F' from '8.000' to '10.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '8.000' to '10.000' has been ignored for IP 'clk_wiz_0'
endgroup
startgroup
set_property -dict [list CONFIG.PRIM_IN_FREQ.VALUE_SRC USER] [get_bd_cells clk_wiz_0]
set_property -dict [list CONFIG.PRIM_IN_FREQ {100} CONFIG.MMCM_DIVCLK_DIVIDE {1} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_CLKIN1_PERIOD {10.000}] [get_bd_cells clk_wiz_0]
endgroup
startgroup
endgroup
save_bd_design
Wrote  : </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
reset_run design_1_clk_wiz_0_0_synth_1
reset_run design_1_rst_ps7_0_50M_0_synth_1
reset_run design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /Top_0/reset (associated clock /Top_0/Clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_slow.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Mon Nov 11 04:28:41 2019] Launched design_1_clk_wiz_0_0_synth_1, design_1_rst_ps7_0_50M_0_synth_1, design_1_axi_gpio_0_0_synth_1, design_1_processing_system7_0_0_synth_1, design_1_auto_pc_0_synth_1, synth_1...
Run output will be captured here:
design_1_clk_wiz_0_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_clk_wiz_0_0_synth_1/runme.log
design_1_rst_ps7_0_50M_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_rst_ps7_0_50M_0_synth_1/runme.log
design_1_axi_gpio_0_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_axi_gpio_0_0_synth_1/runme.log
design_1_processing_system7_0_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_processing_system7_0_0_synth_1/runme.log
design_1_auto_pc_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_auto_pc_0_synth_1/runme.log
synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/synth_1/runme.log
[Mon Nov 11 04:28:42 2019] Launched impl_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 9062.012 ; gain = 0.000 ; free physical = 9406 ; free virtual = 19853
close_bd_design [get_bd_designs design_1]
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A6B003A
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A6B003A
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
open_bd_design {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:Top:1.0 - Top_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd>
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0 has negative value -0.050 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1 has negative value -0.044 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-3]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.035 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-4]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.100 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
close_bd_design [get_bd_designs design_1]
close_hw
update_module_reference design_1_Top_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'Clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'Clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
WARNING: [IP_Flow 19-3153] Bus Interface 'Clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/z7_hdmi_driver/ip/vivado-library'.
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:Top:1.0 - Top_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_Top_0_0 from Top_v1_0 1.0 to Top_v1_0 1.0
Wrote  : </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-1348] Reset pin /Top_0/reset (associated clock /Top_0/Clk) is connected to asynchronous reset source /reset.
This may prevent design from meeting timing. Please add Processor System Reset module to create a reset that is synchronous to the associated clock source /clk_wiz_0/clk_slow.
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/PixelClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
WARNING: [BD 41-927] Following properties on pin /rgb2dvi_0/SerialClk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=/clk_wiz_0_clk_out1 
Wrote  : </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_50M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Top_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = fc59324be2708dac; cache size = 6.570 MB.
[Mon Nov 11 05:49:08 2019] Launched design_1_Top_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_Top_0_0_synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/design_1_Top_0_0_synth_1/runme.log
synth_1: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/synth_1/runme.log
[Mon Nov 11 05:49:08 2019] Launched impl_1...
Run output will be captured here: /home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:18 . Memory (MB): peak = 9264.180 ; gain = 0.000 ; free physical = 8642 ; free virtual = 19748
close_bd_design [get_bd_designs design_1]
open_bd_design {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding cell -- xilinx.com:module_ref:Top:1.0 - Top_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <design_1> from BD file </home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.srcs/sources_1/bd/design_1/design_1.bd>
close_bd_design [get_bd_designs design_1]
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.2
  **** Build date : Jun 14 2018-20:18:37
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A6B003A
set_property PROGRAM.FILE {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z010_1]
set_property PROGRAM.FILE {/home/jimp/class/vhdl_fpgas/labs/2019/lab10/Vivado/Pong/Pong.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xc7z010_1]
program_hw_devices [get_hw_devices xc7z010_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-1434] Device xc7z010 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210351A6B003A
exit
INFO: [Common 17-206] Exiting Vivado at Mon Nov 11 09:51:16 2019...
