<profile>

<section name = "Vitis HLS Report for 'A_IO_L2_in_boundary_x0'" level="0">
<item name = "Date">Wed Aug 31 19:43:45 2022
</item>
<item name = "Version">2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)</item>
<item name = "Project">top</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">3.33 ns, 2.417 ns, 0.90 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">33284, 33284, 0.111 ms, 0.111 ms, 33284, 33284, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- A_IO_L2_in_boundary_x0_loop_2_A_IO_L2_in_boundary_x0_loop_3">512, 512, 2, 1, 1, 512, yes</column>
<column name="- A_IO_L2_in_boundary_x0_loop_4_A_IO_L2_in_boundary_x0_loop_5">32768, 32768, 17, 16, 16, 2048, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 289, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">8, -, 0, 0, -</column>
<column name="Multiplexer">-, -, -, 435, -</column>
<column name="Register">-, -, 2180, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">~0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">~0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="local_A_pong_V_U">A_IO_L2_in_0_x0_local_A_pong_V, 8, 0, 0, 0, 512, 256, 1, 131072</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln676_fu_401_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln687_1_fu_494_p2">+, 0, 0, 15, 8, 7</column>
<column name="add_ln687_2_fu_513_p2">+, 0, 0, 15, 8, 8</column>
<column name="add_ln687_3_fu_534_p2">+, 0, 0, 16, 9, 8</column>
<column name="add_ln687_4_fu_553_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln687_5_fu_571_p2">+, 0, 0, 16, 9, 9</column>
<column name="add_ln687_fu_483_p2">+, 0, 0, 14, 7, 6</column>
<column name="add_ln691_418_fu_407_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_419_fu_429_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln691_420_fu_463_p2">+, 0, 0, 14, 7, 1</column>
<column name="add_ln691_fu_357_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln890_158_fu_417_p2">+, 0, 0, 19, 12, 1</column>
<column name="add_ln890_fu_345_p2">+, 0, 0, 17, 10, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage0_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp1_stage10_01001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state10_pp1_stage5_iter0">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_pp0_stage0_iter1">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln890125_fu_363_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="icmp_ln890_308_fu_423_p2">icmp, 0, 0, 12, 12, 13</column>
<column name="icmp_ln890_309_fu_435_p2">icmp, 0, 0, 11, 7, 8</column>
<column name="icmp_ln890_fu_351_p2">icmp, 0, 0, 11, 10, 11</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="select_ln691_fu_469_p3">select, 0, 0, 7, 1, 1</column>
<column name="select_ln890_379_fu_377_p3">select, 0, 0, 5, 1, 5</column>
<column name="select_ln890_380_fu_441_p3">select, 0, 0, 6, 1, 6</column>
<column name="select_ln890_fu_369_p3">select, 0, 0, 6, 1, 1</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_pp1">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
<column name="xor_ln687_fu_605_p2">xor, 0, 0, 7, 6, 7</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">102, 21, 1, 21</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">14, 3, 1, 3</column>
<column name="ap_enable_reg_pp1_iter1">9, 2, 1, 2</column>
<column name="ap_phi_mux_c4_V_phi_fu_270_p4">9, 2, 5, 10</column>
<column name="ap_phi_mux_c5_V_phi_fu_303_p4">9, 2, 6, 12</column>
<column name="ap_phi_mux_c6_V_phi_fu_314_p4">9, 2, 7, 14</column>
<column name="ap_phi_mux_indvar_flatten23_phi_fu_292_p4">9, 2, 12, 24</column>
<column name="c4_V_reg_266">9, 2, 5, 10</column>
<column name="c5_V_6_reg_277">9, 2, 6, 12</column>
<column name="c5_V_reg_299">9, 2, 6, 12</column>
<column name="c6_V_reg_310">9, 2, 7, 14</column>
<column name="fifo_A_A_IO_L2_in_12_x013_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_PE_12_0_x052_blk_n">9, 2, 1, 2</column>
<column name="fifo_A_PE_12_0_x052_din">54, 10, 256, 2560</column>
<column name="indvar_flatten23_reg_288">9, 2, 12, 24</column>
<column name="indvar_flatten_reg_255">9, 2, 10, 20</column>
<column name="local_A_pong_V_address0">49, 9, 9, 81</column>
<column name="local_A_pong_V_address1">54, 10, 9, 90</column>
<column name="reg_321">9, 2, 256, 512</column>
<column name="reg_327">9, 2, 256, 512</column>
<column name="reg_333">9, 2, 256, 512</column>
<column name="reg_339">9, 2, 256, 512</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln676_reg_633">9, 0, 9, 0</column>
<column name="add_ln687_2_reg_702">8, 0, 8, 0</column>
<column name="add_ln890_158_reg_643">12, 0, 12, 0</column>
<column name="ap_CS_fsm">20, 0, 20, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp1_iter1">1, 0, 1, 0</column>
<column name="c4_V_reg_266">5, 0, 5, 0</column>
<column name="c5_V_6_reg_277">6, 0, 6, 0</column>
<column name="c5_V_reg_299">6, 0, 6, 0</column>
<column name="c6_V_reg_310">7, 0, 7, 0</column>
<column name="icmp_ln890_308_reg_648">1, 0, 1, 0</column>
<column name="icmp_ln890_reg_624">1, 0, 1, 0</column>
<column name="indvar_flatten23_reg_288">12, 0, 12, 0</column>
<column name="indvar_flatten_reg_255">10, 0, 10, 0</column>
<column name="local_A_pong_V_load_11_reg_763">256, 0, 256, 0</column>
<column name="local_A_pong_V_load_13_reg_778">256, 0, 256, 0</column>
<column name="local_A_pong_V_load_15_reg_783">256, 0, 256, 0</column>
<column name="local_A_pong_V_load_9_reg_748">256, 0, 256, 0</column>
<column name="reg_321">256, 0, 256, 0</column>
<column name="reg_327">256, 0, 256, 0</column>
<column name="reg_333">256, 0, 256, 0</column>
<column name="reg_339">256, 0, 256, 0</column>
<column name="select_ln691_reg_677">7, 0, 7, 0</column>
<column name="select_ln890_379_reg_628">5, 0, 5, 0</column>
<column name="select_ln890_380_reg_652">6, 0, 6, 0</column>
<column name="zext_ln687_1_reg_682">6, 0, 8, 2</column>
<column name="zext_ln687_reg_712">6, 0, 9, 3</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, A_IO_L2_in_boundary_x0, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, A_IO_L2_in_boundary_x0, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, A_IO_L2_in_boundary_x0, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, A_IO_L2_in_boundary_x0, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, A_IO_L2_in_boundary_x0, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, A_IO_L2_in_boundary_x0, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, A_IO_L2_in_boundary_x0, return value</column>
<column name="fifo_A_A_IO_L2_in_12_x013_dout">in, 256, ap_fifo, fifo_A_A_IO_L2_in_12_x013, pointer</column>
<column name="fifo_A_A_IO_L2_in_12_x013_empty_n">in, 1, ap_fifo, fifo_A_A_IO_L2_in_12_x013, pointer</column>
<column name="fifo_A_A_IO_L2_in_12_x013_read">out, 1, ap_fifo, fifo_A_A_IO_L2_in_12_x013, pointer</column>
<column name="fifo_A_PE_12_0_x052_din">out, 256, ap_fifo, fifo_A_PE_12_0_x052, pointer</column>
<column name="fifo_A_PE_12_0_x052_full_n">in, 1, ap_fifo, fifo_A_PE_12_0_x052, pointer</column>
<column name="fifo_A_PE_12_0_x052_write">out, 1, ap_fifo, fifo_A_PE_12_0_x052, pointer</column>
</table>
</item>
</section>
</profile>
