
*** Running vivado
    with args -log design_1_NeopixelDriver_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_NeopixelDriver_0_1.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_NeopixelDriver_0_1.tcl -notrace
create_project: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.094 ; gain = 538.637
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Xilinx/EOS/NeopixelDriverIP/NeopixelDriver_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Programmas/xilinx/Vivado/2021.1/data/ip'.
Command: synth_design -top design_1_NeopixelDriver_0_1 -part xc7z007sclg225-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg225-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17184
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_NeopixelDriver_0_1' [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ip/design_1_NeopixelDriver_0_1/synth/design_1_NeopixelDriver_0_1.vhd:91]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'NeopixelDriver_v1_0' declared at 'c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/hdl/NeopixelDriver_v1_0.vhd:5' bound to instance 'U0' of component 'NeopixelDriver_v1_0' [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ip/design_1_NeopixelDriver_0_1/synth/design_1_NeopixelDriver_0_1.vhd:166]
INFO: [Synth 8-638] synthesizing module 'NeopixelDriver_v1_0' [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/hdl/NeopixelDriver_v1_0.vhd:58]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'NeopixelDriver_v1_0_S00_AXI' declared at 'c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/hdl/NeopixelDriver_v1_0_S00_AXI.vhd:5' bound to instance 'NeopixelDriver_v1_0_S00_AXI_inst' of component 'NeopixelDriver_v1_0_S00_AXI' [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/hdl/NeopixelDriver_v1_0.vhd:103]
INFO: [Synth 8-638] synthesizing module 'NeopixelDriver_v1_0_S00_AXI' [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/hdl/NeopixelDriver_v1_0_S00_AXI.vhd:94]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/hdl/NeopixelDriver_v1_0_S00_AXI.vhd:252]
INFO: [Synth 8-226] default block is never used [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/hdl/NeopixelDriver_v1_0_S00_AXI.vhd:382]
WARNING: [Synth 8-614] signal 'adr_i' is read in the process but is not in the sensitivity list [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/hdl/NeopixelDriver_v1_0_S00_AXI.vhd:377]
WARNING: [Synth 8-614] signal 'ADR0_i' is read in the process but is not in the sensitivity list [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/hdl/NeopixelDriver_v1_0_S00_AXI.vhd:377]
WARNING: [Synth 8-614] signal 'ADRL0_i' is read in the process but is not in the sensitivity list [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/hdl/NeopixelDriver_v1_0_S00_AXI.vhd:377]
INFO: [Synth 8-3491] module 'LedMatrixCode' declared at 'c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/src/LedMatrixCode.vhd:34' bound to instance 'LedMatrixCodeLogic' of component 'LedMatrixCode' [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/hdl/NeopixelDriver_v1_0_S00_AXI.vhd:419]
INFO: [Synth 8-638] synthesizing module 'LedMatrixCode' [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/src/LedMatrixCode.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'LedMatrixCode' (1#1) [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/src/LedMatrixCode.vhd:51]
INFO: [Synth 8-256] done synthesizing module 'NeopixelDriver_v1_0_S00_AXI' (2#1) [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/hdl/NeopixelDriver_v1_0_S00_AXI.vhd:94]
INFO: [Synth 8-256] done synthesizing module 'NeopixelDriver_v1_0' (3#1) [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ipshared/cd80/hdl/NeopixelDriver_v1_0.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'design_1_NeopixelDriver_0_1' (4#1) [c:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.gen/sources_1/bd/design_1/ip/design_1_NeopixelDriver_0_1/synth/design_1_NeopixelDriver_0_1.vhd:91]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:10 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1315.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1315.094 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.165 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg225-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:18 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:19 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               26 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 11    
+---Muxes : 
	  10 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   32 Bit        Muxes := 2     
	   2 Input   20 Bit        Muxes := 1     
	  10 Input   10 Bit        Muxes := 1     
	  10 Input    5 Bit        Muxes := 1     
	  10 Input    4 Bit        Muxes := 1     
	  10 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	  10 Input    1 Bit        Muxes := 12    
	   2 Input    1 Bit        Muxes := 11    
	   8 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:21 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:28 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    26|
|2     |LUT1   |     6|
|3     |LUT2   |    39|
|4     |LUT3   |    28|
|5     |LUT4   |    27|
|6     |LUT5   |    14|
|7     |LUT6   |    91|
|8     |MUXF7  |     3|
|9     |FDRE   |   317|
|10    |FDSE   |     3|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.094 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:28 . Memory (MB): peak = 1315.094 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 1315.094 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1321.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 29 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1332.277 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cf8d488e
INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:44 . Memory (MB): peak = 1332.277 ; gain = 17.184
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.runs/design_1_NeopixelDriver_0_1_synth_1/design_1_NeopixelDriver_0_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_NeopixelDriver_0_1, cache-ID = ad34e18461f0d8f7
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Xilinx/EOS/Project_flappy_screem/led_matrix_test/led_matrix_test.runs/design_1_NeopixelDriver_0_1_synth_1/design_1_NeopixelDriver_0_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_NeopixelDriver_0_1_utilization_synth.rpt -pb design_1_NeopixelDriver_0_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 22 10:17:32 2021...
