rc file Version 1.0

[Design]
COMPILE_PATH=/home/B103040009_HDL/HW1/pre_sim
VCS_HOME=/usr/cad/synopsys/vcs/2023.12
VERDI_HOME=/usr/cad/synopsys/verdi/2023.12
SystemC=FALSE
UUM=FALSE
KDB=FALSE
USE_NOVAS_HOME=FALSE
COSIM=FALSE
TOP=pre_sim_tb 
OPTION=-ssv -ssy 
ELAB_OPTION=-ssv -ssy 

[Value]
WREALX=ffff534e50535f58
WREALZ=ffff534e50535f5a

[CompInfo]
FLOW_OPTS=-ssv -ssy 
