 
****************************************
Report : qor
Design : khu_sensor_pad
Version: F-2011.09-SP5-3
Date   : Thu Sep  3 02:17:53 2020
****************************************


  Timing Path Group 'REGIN'
  -----------------------------------
  Levels of Logic:               5.00
  Critical Path Length:          2.01
  Critical Path Slack:           1.91
  Critical Path Clk Period:      4.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'REGOUT'
  -----------------------------------
  Levels of Logic:               2.00
  Critical Path Length:          3.68
  Critical Path Slack:           0.14
  Critical Path Clk Period:      4.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              20.00
  Critical Path Length:          4.20
  Critical Path Slack:           0.00
  Critical Path Clk Period:      4.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------

  Timing Path Group 'clk_half'
  -----------------------------------
  Levels of Logic:               6.00
  Critical Path Length:          2.06
  Critical Path Slack:           1.75
  Critical Path Clk Period:      9.60
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:        110
  Hierarchical Port Count:       4689
  Leaf Cell Count:              30193
  Buf/Inv Cell Count:            4496
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:     24813
  Sequential Cell Count:         5380
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:    62499.019683
  Noncombinational Area: 37327.325815
  Buf/Inv Area:           4360.677006
  Net Area:                  0.243590
  -----------------------------------
  Cell Area:             99826.345498
  Design Area:           99826.589088


  Design Rules
  -----------------------------------
  Total Number of Nets:         32558
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: vlsi-dist.khu.ac.kr

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                   20.47
  Logic Optimization:                 24.36
  Mapping Optimization:              450.38
  -----------------------------------------
  Overall Compile Time:              550.27
  Overall Compile Wall Clock Time:   582.28

1
