{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543710878961 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543710878966 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 01 19:34:38 2018 " "Processing started: Sat Dec 01 19:34:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543710878966 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1543710878966 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Project -c Project " "Command: quartus_sta Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1543710878966 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #2" {  } {  } 0 0 "qsta_default_script.tcl version: #2" 0 0 "Timing Analyzer" 0 0 1543710879148 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1543710879784 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1543710879784 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543710879869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543710879869 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "50 " "The Timing Analyzer is analyzing 50 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1543710880942 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Project.sdc " "Synopsys Design Constraints File file not found: 'Project.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1543710881075 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1543710881075 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543710881088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " "create_clock -period 1.000 -name ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543710881088 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name inen inen " "create_clock -period 1.000 -name inen inen" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1543710881088 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543710881088 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " "Clock target ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] of clock ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1543710881107 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Equal14~9  from: datac  to: combout " "Cell: controller\|dp\|ALU\|Equal14~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543710881107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|PC_en~0  from: dataa  to: combout " "Cell: controller\|dp\|PC_en~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543710881107 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|PC_en~1  from: datac  to: combout " "Cell: controller\|dp\|PC_en~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543710881107 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543710881107 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1543710881124 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543710881124 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1543710881127 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1543710881149 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1543710881276 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543710881380 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -25.649 " "Worst-case setup slack is -25.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710881395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710881395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.649          -13935.557 clk  " "  -25.649          -13935.557 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710881395 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.314            -480.793 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\]  " "  -17.314            -480.793 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710881395 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543710881395 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.268 " "Worst-case hold slack is -3.268" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710881523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710881523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.268             -37.740 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\]  " "   -3.268             -37.740 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710881523 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.157               0.000 clk  " "    0.157               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710881523 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543710881523 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543710881536 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543710881548 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710881561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710881561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1876.507 clk  " "   -3.000           -1876.507 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710881561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 inen  " "   -3.000              -3.000 inen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710881561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.505             -48.008 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\]  " "   -0.505             -48.008 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710881561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543710881561 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543710881675 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543710881675 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543710881716 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1543710881745 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1543710890549 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " "Clock target ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] of clock ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1543710890866 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Equal14~9  from: datac  to: combout " "Cell: controller\|dp\|ALU\|Equal14~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543710890866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|PC_en~0  from: dataa  to: combout " "Cell: controller\|dp\|PC_en~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543710890866 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|PC_en~1  from: datac  to: combout " "Cell: controller\|dp\|PC_en~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543710890866 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543710890866 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543710890866 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543710891134 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -23.351 " "Worst-case setup slack is -23.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710891149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710891149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -23.351          -12853.881 clk  " "  -23.351          -12853.881 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710891149 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.856            -441.480 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\]  " "  -15.856            -441.480 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710891149 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543710891149 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.755 " "Worst-case hold slack is -2.755" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710891253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710891253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.755             -31.397 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\]  " "   -2.755             -31.397 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710891253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.011              -0.011 clk  " "   -0.011              -0.011 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710891253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543710891253 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543710891264 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543710891271 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710891279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710891279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1875.973 clk  " "   -3.000           -1875.973 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710891279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 inen  " "   -3.000              -3.000 inen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710891279 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.478             -38.975 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\]  " "   -0.478             -38.975 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710891279 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543710891279 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543710891497 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543710891497 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1543710891508 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " "Clock target ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] of clock ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Timing Analyzer" 0 -1 1543710892328 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|ALU\|Equal14~9  from: datac  to: combout " "Cell: controller\|dp\|ALU\|Equal14~9  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543710892328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|PC_en~0  from: dataa  to: combout " "Cell: controller\|dp\|PC_en~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543710892328 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: controller\|dp\|PC_en~1  from: datac  to: combout " "Cell: controller\|dp\|PC_en~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1543710892328 ""}  } {  } 0 332097 "The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network." 0 0 "Timing Analyzer" 0 -1 1543710892328 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543710892329 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1543710892400 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.029 " "Worst-case setup slack is -11.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710892426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710892426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.029           -5392.202 clk  " "  -11.029           -5392.202 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710892426 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.176            -200.170 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\]  " "   -7.176            -200.170 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710892426 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543710892426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.647 " "Worst-case hold slack is -1.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710892522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710892522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.647             -23.248 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\]  " "   -1.647             -23.248 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710892522 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.176               0.000 clk  " "    0.176               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710892522 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543710892522 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543710892529 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1543710892536 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710892545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710892545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000           -1379.278 clk  " "   -3.000           -1379.278 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710892545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 inen  " "   -3.000              -3.000 inen " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710892545 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.302             -18.174 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\]  " "   -0.302             -18.174 ctrler:controller\|datapath:dp\|bus_latch:PClatch\|DATA\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1543710892545 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1543710892545 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 64 synchronizer chains. " "Report Metastability: Found 64 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1543710892615 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1543710892615 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543710893634 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1543710893636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 9 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4853 " "Peak virtual memory: 4853 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543710893753 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 01 19:34:53 2018 " "Processing ended: Sat Dec 01 19:34:53 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543710893753 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543710893753 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543710893753 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1543710893753 ""}
