{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1570749339198 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1570749339198 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 11 10:15:39 2019 " "Processing started: Fri Oct 11 10:15:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1570749339198 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1570749339198 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part4 -c part4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1570749339198 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1570749339581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file part4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 part4-Behavior " "Found design unit 1: part4-Behavior" {  } { { "part4.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/part4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570749340011 ""} { "Info" "ISGN_ENTITY_NAME" "1 part4 " "Found entity 1: part4" {  } { { "part4.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/part4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570749340011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570749340011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Dflop-Behavior " "Found design unit 1: Dflop-Behavior" {  } { { "Dflop.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/Dflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570749340012 ""} { "Info" "ISGN_ENTITY_NAME" "1 Dflop " "Found entity 1: Dflop" {  } { { "Dflop.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/Dflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570749340012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570749340012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Nflop-Behavior " "Found design unit 1: Nflop-Behavior" {  } { { "Nflop.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/Nflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570749340014 ""} { "Info" "ISGN_ENTITY_NAME" "1 Nflop " "Found entity 1: Nflop" {  } { { "Nflop.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/Nflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570749340014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570749340014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Pflop-Behavior " "Found design unit 1: Pflop-Behavior" {  } { { "Pflop.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/Pflop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570749340016 ""} { "Info" "ISGN_ENTITY_NAME" "1 Pflop " "Found entity 1: Pflop" {  } { { "Pflop.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/Pflop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1570749340016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1570749340016 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part4 " "Elaborating entity \"part4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1570749340050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Dflop Dflop:Dlatcha " "Elaborating entity \"Dflop\" for hierarchy \"Dflop:Dlatcha\"" {  } { { "part4.vhd" "Dlatcha" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/part4.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570749340077 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q Dflop.vhd(12) " "VHDL Process Statement warning at Dflop.vhd(12): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "Dflop.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/Dflop.vhd" 12 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570749340077 "|part4|Dflop:Dlatcha"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q Dflop.vhd(12) " "Inferred latch for \"Q\" at Dflop.vhd(12)" {  } { { "Dflop.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/Dflop.vhd" 12 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570749340077 "|part4|Dflop:Dlatcha"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pflop Pflop:Platchb " "Elaborating entity \"Pflop\" for hierarchy \"Pflop:Platchb\"" {  } { { "part4.vhd" "Platchb" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/part4.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570749340083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nflop Nflop:Nlatchc " "Elaborating entity \"Nflop\" for hierarchy \"Nflop:Nlatchc\"" {  } { { "part4.vhd" "Nlatchc" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/part4.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570749340133 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Qm Nflop.vhd(15) " "VHDL Process Statement warning at Nflop.vhd(15): inferring latch(es) for signal or variable \"Qm\", which holds its previous value in one or more paths through the process" {  } { { "Nflop.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/Nflop.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570749340134 "|part4|Nflop:Platchb"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Q Nflop.vhd(15) " "VHDL Process Statement warning at Nflop.vhd(15): inferring latch(es) for signal or variable \"Q\", which holds its previous value in one or more paths through the process" {  } { { "Nflop.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/Nflop.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1570749340134 "|part4|Nflop:Platchb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q Nflop.vhd(15) " "Inferred latch for \"Q\" at Nflop.vhd(15)" {  } { { "Nflop.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/Nflop.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570749340135 "|part4|Nflop:Platchb"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Qm Nflop.vhd(15) " "Inferred latch for \"Qm\" at Nflop.vhd(15)" {  } { { "Nflop.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/Nflop.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1570749340135 "|part4|Nflop:Platchb"}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "Nflop:Nlatchc\|Qm Dflop:Dlatcha\|Q " "Duplicate LATCH primitive \"Nflop:Nlatchc\|Qm\" merged with LATCH primitive \"Dflop:Dlatcha\|Q\"" {  } { { "Nflop.vhd" "" { Text "F:/STUDY/COMPUTER/COMP/COMP3222/WKSpace/Lab3/part4/Nflop.vhd" 11 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1570749340658 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1570749340658 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1570749341068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1570749341068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8 " "Implemented 8 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1570749341295 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1570749341295 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1570749341295 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1570749341295 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4630 " "Peak virtual memory: 4630 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1570749341307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 11 10:15:41 2019 " "Processing ended: Fri Oct 11 10:15:41 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1570749341307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1570749341307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1570749341307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1570749341307 ""}
