Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Fri Aug  7 11:21:02 2020
| Host         : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.6.1810 (Core)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7z020
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    23 |
|    Minimum number of control sets                        |    23 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    53 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    23 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     7 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              47 |           36 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             153 |           48 |
| Yes          | No                    | No                     |             104 |           34 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             299 |           92 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------+-------------------------+------------------+----------------+
| Clock Signal |      Enable Signal      |     Set/Reset Signal    | Slice Load Count | Bel Load Count |
+--------------+-------------------------+-------------------------+------------------+----------------+
|  clk         | fsm9/k0_write_en        | fsm10/done_reg          |                2 |              4 |
|  clk         | fsm9/i0_write_en        | fsm9/done_reg_1         |                1 |              4 |
|  clk         | fsm9/fsm9_write_en      |                         |                2 |              4 |
|  clk         | j0/j0_write_en          |                         |                1 |              4 |
|  clk         | fsm2/i1_write_en        | fsm2/out_reg[0]_12      |                1 |              4 |
|  clk         | fsm8/i3_write_en        | fsm8/done_reg_0         |                1 |              4 |
|  clk         | fsm8/i2_write_en        | fsm8/done_reg_1         |                1 |              4 |
|  clk         | fsm8/fsm5_write_en      | fsm5/out[31]_i_1_n_0    |                8 |             29 |
|  clk         | fsm1/out[31]_i_2__5_n_0 | fsm1/out[31]_i_1_n_0    |                8 |             30 |
|  clk         | fsm9/fsm3_write_en      | fsm3/out[31]_i_1_n_0    |                8 |             30 |
|  clk         | fsm7/fsm7_write_en      | fsm7/out[31]_i_1_n_0    |                8 |             30 |
|  clk         | fsm6/A_i_j0_write_en    |                         |                8 |             32 |
|  clk         | multp1/v0_write_en      |                         |               11 |             32 |
|  clk         | fsm9/nrm0_write_en      | fsm9/done_reg_34        |               22 |             32 |
|  clk         | fsm7/fsm6_write_en      | fsm6/out[31]_i_1__4_n_0 |                8 |             32 |
|  clk         | fsm5/fsm4_write_en      | fsm4/out[31]_i_1__6_n_0 |                8 |             32 |
|  clk         | fsm3/fsm2_write_en      | fsm2/out[31]_i_1__1_n_0 |                8 |             32 |
|  clk         | fsm1/fsm0_write_en      | fsm0/out[31]_i_1__5_n_0 |                8 |             32 |
|  clk         | fsm0/A_i_k0_write_en    |                         |               12 |             32 |
|  clk         |                         |                         |               36 |             47 |
|  clk         |                         | multp2/p_0_in           |               18 |             51 |
|  clk         |                         | fsm9/p_0_in             |               14 |             51 |
|  clk         |                         | fsm0/p_0_in             |               16 |             51 |
+--------------+-------------------------+-------------------------+------------------+----------------+


