 
# Yosys synthesis script for ram_pipeline
# Read source files
read_verilog  -I${ROOT_PATH}/${RTL_PATH} ${ROOT_PATH}/RTL_Benchmark/Verilog/yosys_validation/Bram_Design_suite/EDA-678/ram_pipeline.v


# Technology mapping
hierarchy -top ram_pipeline



plugin -i synth-rs

synth_rs -tech ${SYNTH_SETTING}
write_blif ram_pipeline_post_synth.blif

write_verilog -noexpr -nodec ${TOP}_post_synth.v
