module TopModule (
    input [4:0] a,
    input [4:0] b,
    input [4:0] c,
    input [4:0] d,
    input [4:0] e,
    input [4:0] f,
    output [7:0] w,
    output [7:0] x,
    output [7:0] y,
    output [7:0] z
);

    // Concatenate all inputs with padding bits
    wire [31:0] concat_bits = {a, b, c, d, e, f, 2'b11};

    // Assign outputs from specific bit ranges
    assign w = concat_bits[31:24];
    assign x = concat_bits[23:16];
    assign y = concat_bits[15:8];
    assign z = concat_bits[7:0];

endmodule