[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/Wand/slpp_all/surelog.log".
[WRN:PA0205] ${SURELOG_DIR}/tests/Wand/dut.sv:1:2: No timescale set for "test_wand_wor".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/Wand/dut.sv:1:2: Compile module "work@test_wand_wor".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
ContAssign                                             2
Design                                                 1
Identifier                                             1
LogicNet                                               4
LogicTypespec                                          4
Module                                                 1
ModuleTypespec                                         1
RefObj                                                 4
RefTypespec                                            4
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/Wand/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/Wand/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@test_wand_wor)
    |vpiParent:
    \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
    |vpiName:work@test_wand_wor
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@test_wand_wor.a), line:3:9, endln:3:10
    |vpiParent:
    \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
    |vpiTypespec:
    \_RefTypespec: (work@test_wand_wor.a), line:3:4, endln:3:8
      |vpiParent:
      \_LogicNet: (work@test_wand_wor.a), line:3:9, endln:3:10
      |vpiFullName:work@test_wand_wor.a
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:a
    |vpiFullName:work@test_wand_wor.a
    |vpiNetType:2
  |vpiImportTypespec:
  \_LogicNet: (work@test_wand_wor.b), line:4:9, endln:4:10
    |vpiParent:
    \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
    |vpiTypespec:
    \_RefTypespec: (work@test_wand_wor.b), line:4:4, endln:4:7
      |vpiParent:
      \_LogicNet: (work@test_wand_wor.b), line:4:9, endln:4:10
      |vpiFullName:work@test_wand_wor.b
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:b
    |vpiFullName:work@test_wand_wor.b
    |vpiNetType:3
  |vpiImportTypespec:
  \_LogicNet: (work@test_wand_wor.c), line:5:8, endln:5:9
    |vpiParent:
    \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
    |vpiTypespec:
    \_RefTypespec: (work@test_wand_wor.c), line:5:4, endln:5:7
      |vpiParent:
      \_LogicNet: (work@test_wand_wor.c), line:5:8, endln:5:9
      |vpiFullName:work@test_wand_wor.c
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:c
    |vpiFullName:work@test_wand_wor.c
    |vpiNetType:48
  |vpiImportTypespec:
  \_LogicNet: (work@test_wand_wor.d), line:5:11, endln:5:12
    |vpiParent:
    \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
    |vpiTypespec:
    \_RefTypespec: (work@test_wand_wor.d), line:5:4, endln:5:7
      |vpiParent:
      \_LogicNet: (work@test_wand_wor.d), line:5:11, endln:5:12
      |vpiFullName:work@test_wand_wor.d
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:d
    |vpiFullName:work@test_wand_wor.d
    |vpiNetType:48
  |vpiDefName:work@test_wand_wor
  |vpiNet:
  \_LogicNet: (work@test_wand_wor.a), line:3:9, endln:3:10
  |vpiNet:
  \_LogicNet: (work@test_wand_wor.b), line:4:9, endln:4:10
  |vpiNet:
  \_LogicNet: (work@test_wand_wor.c), line:5:8, endln:5:9
  |vpiNet:
  \_LogicNet: (work@test_wand_wor.d), line:5:11, endln:5:12
  |vpiContAssign:
  \_ContAssign: , line:7:11, endln:7:16
    |vpiParent:
    \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
    |vpiRhs:
    \_RefObj: (work@test_wand_wor.c), line:7:15, endln:7:16
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:16
      |vpiName:c
      |vpiFullName:work@test_wand_wor.c
      |vpiActual:
      \_LogicNet: (work@test_wand_wor.c), line:5:8, endln:5:9
    |vpiLhs:
    \_RefObj: (work@test_wand_wor.a), line:7:11, endln:7:12
      |vpiParent:
      \_ContAssign: , line:7:11, endln:7:16
      |vpiName:a
      |vpiFullName:work@test_wand_wor.a
      |vpiActual:
      \_LogicNet: (work@test_wand_wor.a), line:3:9, endln:3:10
  |vpiContAssign:
  \_ContAssign: , line:8:11, endln:8:16
    |vpiParent:
    \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
    |vpiRhs:
    \_RefObj: (work@test_wand_wor.d), line:8:15, endln:8:16
      |vpiParent:
      \_ContAssign: , line:8:11, endln:8:16
      |vpiName:d
      |vpiFullName:work@test_wand_wor.d
      |vpiActual:
      \_LogicNet: (work@test_wand_wor.d), line:5:11, endln:5:12
    |vpiLhs:
    \_RefObj: (work@test_wand_wor.b), line:8:11, endln:8:12
      |vpiParent:
      \_ContAssign: , line:8:11, endln:8:16
      |vpiName:b
      |vpiFullName:work@test_wand_wor.b
      |vpiActual:
      \_LogicNet: (work@test_wand_wor.b), line:4:9, endln:4:10
|vpiTypedef:
\_ModuleTypespec: (test_wand_wor)
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:test_wand_wor
  |vpiModule:
  \_Module: work@test_wand_wor (work@test_wand_wor), file:${SURELOG_DIR}/tests/Wand/dut.sv, line:1:2, endln:10:11
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
