--***************************************************************
--name: Carlos Virguez
--Course Number: CET3136
--Description: Frequency divider to seconds and to additional freq divider
--Inputs: 
--Outputs: 
--***************************************************************
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
USE IEEE.NUMERIC_STD.ALL;
 
ENTITY freq_divider IS
     PORT( 
          reset : IN STD_LOGIC;
		clk   : IN STD_LOGIC;     
          out_f : OUT STD_LOGIC
         );
END freq_divider;
 
ARCHITECTURE behavioral OF freq_divider IS

CONSTANT max_count : NATURAL := 50000000; 

SIGNAL instant : STD_LOGIC;
 
BEGIN

PROCESS(reset, clk)

VARIABLE count : NATURAL RANGE 0 TO max_count;

BEGIN
	IF reset = '0' THEN
          count := 0;
          instant <= '0';
     ELSIF RISING_EDGE(clk) THEN
          IF count >= max_count THEN
               instant <= '1'; 
               count := 0;
          ELSE
               count := count + 1;  
               instant <= '0';
          END IF;  
     END IF;       
END PROCESS;

     out_f <= instant;
 
END behavioral;
