Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jul 29 13:56:31 2020
| Host         : LAPTOP-ALR57TB7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file test_cam_timing_summary_routed.rpt -pb test_cam_timing_summary_routed.pb -rpx test_cam_timing_summary_routed.rpx -warn_on_violation
| Design       : test_cam
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 42 register/latch pins with no clock driven by root clock pin: CAM_pclk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 288 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.111        0.000                      0                  218        0.218        0.000                      0                  218        3.000        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                       Waveform(ns)       Period(ns)      Frequency(MHz)
-----                       ------------       ----------      --------------
sys_clk_pin                 {0.000 5.000}      10.000          100.000         
  clk24M_clk24_25_nexys4    {0.000 20.833}     41.667          24.000          
  clk25M_clk24_25_nexys4    {0.000 20.000}     40.000          25.000          
  clkfbout_clk24_25_nexys4  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                   3.000        0.000                       0                     2  
  clk24M_clk24_25_nexys4                                                                                                                                                     39.511        0.000                       0                     2  
  clk25M_clk24_25_nexys4         30.111        0.000                      0                  218        0.218        0.000                      0                  218       19.500        0.000                       0                    34  
  clkfbout_clk24_25_nexys4                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   clk25_24/inst/clkin1_bufg/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk24M_clk24_25_nexys4
  To Clock:  clk24M_clk24_25_nexys4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       39.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk24M_clk24_25_nexys4
Waveform(ns):       { 0.000 20.833 }
Period(ns):         41.667
Sources:            { clk25_24/inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         41.667      39.511     BUFGCTRL_X0Y0    clk25_24/inst/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         41.667      40.418     MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       41.667      171.693    MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk25M_clk24_25_nexys4
  To Clock:  clk25M_clk24_25_nexys4

Setup :            0  Failing Endpoints,  Worst Slack       30.111ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.111ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_0/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        9.043ns  (logic 4.614ns (51.021%)  route 4.429ns (48.979%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.722     5.327    VGA_640x480/clk25M
    SLICE_X80Y96         FDSE                                         r  VGA_640x480/countY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDSE (Prop_fdse_C_Q)         0.478     5.805 r  VGA_640x480/countY_reg[8]/Q
                         net (fo=6, routed)           0.609     6.414    VGA_posY[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.012    10.426 r  DP_RAM_addr_out0/P[0]
                         net (fo=1, routed)           1.000    11.426    VGA_640x480/P[0]
    SLICE_X78Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.550 r  VGA_640x480/ram_reg_0_0_i_15/O
                         net (fo=12, routed)          2.820    14.370    DP_RAM/ADDRBWRADDR[0]
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.533    44.958    DP_RAM/clk25M
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.179    45.137    
                         clock uncertainty           -0.091    45.047    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    44.481    DP_RAM/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         44.481    
                         arrival time                         -14.370    
  -------------------------------------------------------------------
                         slack                                 30.111    

Slack (MET) :             30.249ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_0/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.905ns  (logic 4.614ns (51.811%)  route 4.291ns (48.189%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.722     5.327    VGA_640x480/clk25M
    SLICE_X80Y96         FDSE                                         r  VGA_640x480/countY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDSE (Prop_fdse_C_Q)         0.478     5.805 r  VGA_640x480/countY_reg[8]/Q
                         net (fo=6, routed)           0.609     6.414    VGA_posY[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[8]_P[2])
                                                      4.012    10.426 r  DP_RAM_addr_out0/P[2]
                         net (fo=1, routed)           0.981    11.407    VGA_640x480/P[2]
    SLICE_X78Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.531 r  VGA_640x480/ram_reg_0_0_i_13/O
                         net (fo=12, routed)          2.701    14.232    DP_RAM/ADDRBWRADDR[2]
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.533    44.958    DP_RAM/clk25M
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.179    45.137    
                         clock uncertainty           -0.091    45.047    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                     -0.566    44.481    DP_RAM/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         44.481    
                         arrival time                         -14.232    
  -------------------------------------------------------------------
                         slack                                 30.249    

Slack (MET) :             30.354ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_0/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.800ns  (logic 4.614ns (52.429%)  route 4.186ns (47.571%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.722     5.327    VGA_640x480/clk25M
    SLICE_X80Y96         FDSE                                         r  VGA_640x480/countY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDSE (Prop_fdse_C_Q)         0.478     5.805 r  VGA_640x480/countY_reg[8]/Q
                         net (fo=6, routed)           0.609     6.414    VGA_posY[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[8]_P[10])
                                                      4.012    10.426 r  DP_RAM_addr_out0/P[10]
                         net (fo=1, routed)           0.981    11.407    VGA_640x480/P[10]
    SLICE_X78Y97         LUT6 (Prop_lut6_I5_O)        0.124    11.531 r  VGA_640x480/ram_reg_0_0_i_5/O
                         net (fo=12, routed)          2.596    14.127    DP_RAM/ADDRBWRADDR[10]
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.533    44.958    DP_RAM/clk25M
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.179    45.137    
                         clock uncertainty           -0.091    45.047    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                     -0.566    44.481    DP_RAM/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         44.481    
                         arrival time                         -14.127    
  -------------------------------------------------------------------
                         slack                                 30.354    

Slack (MET) :             30.367ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_0/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.787ns  (logic 4.614ns (52.510%)  route 4.173ns (47.490%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.722     5.327    VGA_640x480/clk25M
    SLICE_X80Y96         FDSE                                         r  VGA_640x480/countY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDSE (Prop_fdse_C_Q)         0.478     5.805 r  VGA_640x480/countY_reg[8]/Q
                         net (fo=6, routed)           0.609     6.414    VGA_posY[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[8]_P[1])
                                                      4.012    10.426 r  DP_RAM_addr_out0/P[1]
                         net (fo=1, routed)           0.756    11.182    VGA_640x480/P[1]
    SLICE_X79Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.306 r  VGA_640x480/ram_reg_0_0_i_14/O
                         net (fo=12, routed)          2.807    14.114    DP_RAM/ADDRBWRADDR[1]
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.533    44.958    DP_RAM/clk25M
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.179    45.137    
                         clock uncertainty           -0.091    45.047    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                     -0.566    44.481    DP_RAM/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         44.481    
                         arrival time                         -14.114    
  -------------------------------------------------------------------
                         slack                                 30.367    

Slack (MET) :             30.390ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_0/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.764ns  (logic 4.614ns (52.645%)  route 4.150ns (47.355%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.722     5.327    VGA_640x480/clk25M
    SLICE_X80Y96         FDSE                                         r  VGA_640x480/countY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDSE (Prop_fdse_C_Q)         0.478     5.805 r  VGA_640x480/countY_reg[8]/Q
                         net (fo=6, routed)           0.609     6.414    VGA_posY[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[8]_P[7])
                                                      4.012    10.426 r  DP_RAM_addr_out0/P[7]
                         net (fo=1, routed)           0.985    11.411    VGA_640x480/P[7]
    SLICE_X78Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.535 r  VGA_640x480/ram_reg_0_0_i_8/O
                         net (fo=12, routed)          2.556    14.091    DP_RAM/ADDRBWRADDR[7]
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.533    44.958    DP_RAM/clk25M
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.179    45.137    
                         clock uncertainty           -0.091    45.047    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                     -0.566    44.481    DP_RAM/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         44.481    
                         arrival time                         -14.091    
  -------------------------------------------------------------------
                         slack                                 30.390    

Slack (MET) :             30.436ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_8/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.815ns  (logic 4.614ns (52.342%)  route 4.201ns (47.658%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.975ns = ( 44.975 - 40.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.722     5.327    VGA_640x480/clk25M
    SLICE_X80Y96         FDSE                                         r  VGA_640x480/countY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDSE (Prop_fdse_C_Q)         0.478     5.805 r  VGA_640x480/countY_reg[8]/Q
                         net (fo=6, routed)           0.609     6.414    VGA_posY[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[8]_P[14])
                                                      4.012    10.426 r  DP_RAM_addr_out0/P[14]
                         net (fo=1, routed)           0.996    11.422    VGA_640x480/P[14]
    SLICE_X78Y98         LUT6 (Prop_lut6_I5_O)        0.124    11.546 r  VGA_640x480/ram_reg_0_0_i_1/O
                         net (fo=12, routed)          2.596    14.142    DP_RAM/ADDRBWRADDR[14]
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_8/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.550    44.975    DP_RAM/clk25M
    RAMB36_X1Y18         RAMB36E1                                     r  DP_RAM/ram_reg_0_8/CLKBWRCLK
                         clock pessimism              0.259    45.234    
                         clock uncertainty           -0.091    45.143    
    RAMB36_X1Y18         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    44.577    DP_RAM/ram_reg_0_8
  -------------------------------------------------------------------
                         required time                         44.577    
                         arrival time                         -14.142    
  -------------------------------------------------------------------
                         slack                                 30.436    

Slack (MET) :             30.436ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_0/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.718ns  (logic 4.614ns (52.925%)  route 4.104ns (47.075%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.722     5.327    VGA_640x480/clk25M
    SLICE_X80Y96         FDSE                                         r  VGA_640x480/countY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDSE (Prop_fdse_C_Q)         0.478     5.805 r  VGA_640x480/countY_reg[8]/Q
                         net (fo=6, routed)           0.609     6.414    VGA_posY[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[8]_P[3])
                                                      4.012    10.426 r  DP_RAM_addr_out0/P[3]
                         net (fo=1, routed)           0.759    11.185    VGA_640x480/P[3]
    SLICE_X78Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.309 r  VGA_640x480/ram_reg_0_0_i_12/O
                         net (fo=12, routed)          2.735    14.045    DP_RAM/ADDRBWRADDR[3]
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.533    44.958    DP_RAM/clk25M
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.179    45.137    
                         clock uncertainty           -0.091    45.047    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    44.481    DP_RAM/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         44.481    
                         arrival time                         -14.045    
  -------------------------------------------------------------------
                         slack                                 30.436    

Slack (MET) :             30.453ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_3/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.705ns  (logic 4.614ns (53.002%)  route 4.091ns (46.998%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.962ns = ( 44.962 - 40.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.722     5.327    VGA_640x480/clk25M
    SLICE_X80Y96         FDSE                                         r  VGA_640x480/countY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDSE (Prop_fdse_C_Q)         0.478     5.805 r  VGA_640x480/countY_reg[8]/Q
                         net (fo=6, routed)           0.609     6.414    VGA_posY[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[8]_P[0])
                                                      4.012    10.426 r  DP_RAM_addr_out0/P[0]
                         net (fo=1, routed)           1.000    11.426    VGA_640x480/P[0]
    SLICE_X78Y95         LUT6 (Prop_lut6_I5_O)        0.124    11.550 r  VGA_640x480/ram_reg_0_0_i_15/O
                         net (fo=12, routed)          2.482    14.032    DP_RAM/ADDRBWRADDR[0]
    RAMB36_X1Y22         RAMB36E1                                     r  DP_RAM/ram_reg_0_3/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.537    44.962    DP_RAM/clk25M
    RAMB36_X1Y22         RAMB36E1                                     r  DP_RAM/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.179    45.141    
                         clock uncertainty           -0.091    45.051    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                     -0.566    44.485    DP_RAM/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                         44.485    
                         arrival time                         -14.032    
  -------------------------------------------------------------------
                         slack                                 30.453    

Slack (MET) :             30.480ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_0/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.674ns  (logic 4.614ns (53.192%)  route 4.060ns (46.808%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.722     5.327    VGA_640x480/clk25M
    SLICE_X80Y96         FDSE                                         r  VGA_640x480/countY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDSE (Prop_fdse_C_Q)         0.478     5.805 r  VGA_640x480/countY_reg[8]/Q
                         net (fo=6, routed)           0.609     6.414    VGA_posY[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[8]_P[4])
                                                      4.012    10.426 r  DP_RAM_addr_out0/P[4]
                         net (fo=1, routed)           0.776    11.202    VGA_640x480/P[4]
    SLICE_X78Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.326 r  VGA_640x480/ram_reg_0_0_i_11/O
                         net (fo=12, routed)          2.675    14.001    DP_RAM/ADDRBWRADDR[4]
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.533    44.958    DP_RAM/clk25M
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.179    45.137    
                         clock uncertainty           -0.091    45.047    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    44.481    DP_RAM/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         44.481    
                         arrival time                         -14.001    
  -------------------------------------------------------------------
                         slack                                 30.480    

Slack (MET) :             30.484ns  (required time - arrival time)
  Source:                 VGA_640x480/countY_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_0/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25M_clk24_25_nexys4 rise@40.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        8.670ns  (logic 4.614ns (53.220%)  route 4.056ns (46.780%))
  Logic Levels:           2  (DSP48E1=1 LUT6=1)
  Clock Path Skew:        -0.189ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.958ns = ( 44.958 - 40.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.091ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.167ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.809     5.412    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922     1.490 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018     3.508    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.604 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.722     5.327    VGA_640x480/clk25M
    SLICE_X80Y96         FDSE                                         r  VGA_640x480/countY_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y96         FDSE (Prop_fdse_C_Q)         0.478     5.805 r  VGA_640x480/countY_reg[8]/Q
                         net (fo=6, routed)           0.609     6.414    VGA_posY[8]
    DSP48_X2Y38          DSP48E1 (Prop_dsp48e1_A[8]_P[5])
                                                      4.012    10.426 r  DP_RAM_addr_out0/P[5]
                         net (fo=1, routed)           0.603    11.029    VGA_640x480/P[5]
    SLICE_X78Y96         LUT6 (Prop_lut6_I5_O)        0.124    11.153 r  VGA_640x480/ram_reg_0_0_i_10/O
                         net (fo=12, routed)          2.843    13.996    DP_RAM/ADDRBWRADDR[5]
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                     40.000    40.000 r  
    E3                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    43.331    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    43.422 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           1.683    45.105    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694    41.411 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923    43.334    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    43.425 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          1.533    44.958    DP_RAM/clk25M
    RAMB36_X1Y23         RAMB36E1                                     r  DP_RAM/ram_reg_0_0/CLKBWRCLK
                         clock pessimism              0.179    45.137    
                         clock uncertainty           -0.091    45.047    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    44.481    DP_RAM/ram_reg_0_0
  -------------------------------------------------------------------
                         required time                         44.481    
                         arrival time                         -13.996    
  -------------------------------------------------------------------
                         slack                                 30.484    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.186ns (49.237%)  route 0.192ns (50.763%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.598     1.519    VGA_640x480/clk25M
    SLICE_X79Y95         FDSE                                         r  VGA_640x480/countX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDSE (Prop_fdse_C_Q)         0.141     1.660 r  VGA_640x480/countX_reg[2]/Q
                         net (fo=7, routed)           0.192     1.852    VGA_640x480/Q[2]
    SLICE_X80Y95         LUT5 (Prop_lut5_I3_O)        0.045     1.897 r  VGA_640x480/countX[4]_i_1/O
                         net (fo=1, routed)           0.000     1.897    VGA_640x480/p_2_in[4]
    SLICE_X80Y95         FDRE                                         r  VGA_640x480/countX_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.872     2.039    VGA_640x480/clk25M
    SLICE_X80Y95         FDRE                                         r  VGA_640x480/countX_reg[4]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X80Y95         FDRE (Hold_fdre_C_D)         0.120     1.679    VGA_640x480/countX_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.679    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_5/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.186ns (26.059%)  route 0.528ns (73.941%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.599     1.520    VGA_640x480/clk25M
    SLICE_X79Y98         FDSE                                         r  VGA_640x480/countX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y98         FDSE (Prop_fdse_C_Q)         0.141     1.661 r  VGA_640x480/countX_reg[7]/Q
                         net (fo=33, routed)          0.187     1.849    VGA_640x480/Q[7]
    SLICE_X78Y98         LUT6 (Prop_lut6_I0_O)        0.045     1.894 r  VGA_640x480/ram_reg_0_0_i_1/O
                         net (fo=12, routed)          0.340     2.234    DP_RAM/ADDRBWRADDR[14]
    RAMB36_X2Y20         RAMB36E1                                     r  DP_RAM/ram_reg_0_5/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.906     2.073    DP_RAM/clk25M
    RAMB36_X2Y20         RAMB36E1                                     r  DP_RAM/ram_reg_0_5/CLKBWRCLK
                         clock pessimism             -0.245     1.828    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     2.011    DP_RAM/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.234    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 VGA_640x480/countY_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countY_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.380%)  route 0.183ns (49.620%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.600     1.521    VGA_640x480/clk25M
    SLICE_X81Y96         FDSE                                         r  VGA_640x480/countY_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y96         FDSE (Prop_fdse_C_Q)         0.141     1.662 r  VGA_640x480/countY_reg[5]/Q
                         net (fo=7, routed)           0.183     1.846    VGA_640x480/countY_reg[9]_0[5]
    SLICE_X80Y96         LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  VGA_640x480/countY[6]_i_1/O
                         net (fo=1, routed)           0.000     1.891    VGA_640x480/countY[6]_i_1_n_0
    SLICE_X80Y96         FDSE                                         r  VGA_640x480/countY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.872     2.039    VGA_640x480/clk25M
    SLICE_X80Y96         FDSE                                         r  VGA_640x480/countY_reg[6]/C
                         clock pessimism             -0.504     1.534    
    SLICE_X80Y96         FDSE (Hold_fdse_C_D)         0.121     1.655    VGA_640x480/countY_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.601     1.522    VGA_640x480/clk25M
    SLICE_X81Y97         FDRE                                         r  VGA_640x480/countX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  VGA_640x480/countX_reg[6]/Q
                         net (fo=23, routed)          0.168     1.832    VGA_640x480/Q[6]
    SLICE_X81Y97         LUT4 (Prop_lut4_I2_O)        0.042     1.874 r  VGA_640x480/countX[8]_i_2/O
                         net (fo=1, routed)           0.000     1.874    VGA_640x480/p_2_in[8]
    SLICE_X81Y97         FDRE                                         r  VGA_640x480/countX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.873     2.040    VGA_640x480/clk25M
    SLICE_X81Y97         FDRE                                         r  VGA_640x480/countX_reg[8]/C
                         clock pessimism             -0.517     1.522    
    SLICE_X81Y97         FDRE (Hold_fdre_C_D)         0.107     1.629    VGA_640x480/countX_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.601     1.522    VGA_640x480/clk25M
    SLICE_X81Y97         FDRE                                         r  VGA_640x480/countX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE (Prop_fdre_C_Q)         0.141     1.663 r  VGA_640x480/countX_reg[6]/Q
                         net (fo=23, routed)          0.168     1.832    VGA_640x480/Q[6]
    SLICE_X81Y97         LUT2 (Prop_lut2_I1_O)        0.045     1.877 r  VGA_640x480/countX[6]_i_1/O
                         net (fo=1, routed)           0.000     1.877    VGA_640x480/p_2_in[6]
    SLICE_X81Y97         FDRE                                         r  VGA_640x480/countX_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.873     2.040    VGA_640x480/clk25M
    SLICE_X81Y97         FDRE                                         r  VGA_640x480/countX_reg[6]/C
                         clock pessimism             -0.517     1.522    
    SLICE_X81Y97         FDRE (Hold_fdre_C_D)         0.091     1.613    VGA_640x480/countX_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            DP_RAM/ram_reg_0_5/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.754ns  (logic 0.186ns (24.666%)  route 0.568ns (75.334%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.073ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.601     1.522    VGA_640x480/clk25M
    SLICE_X81Y97         FDRE                                         r  VGA_640x480/countX_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y97         FDRE (Prop_fdre_C_Q)         0.141     1.663 f  VGA_640x480/countX_reg[5]/Q
                         net (fo=21, routed)          0.205     1.868    VGA_640x480/Q[5]
    SLICE_X78Y97         LUT6 (Prop_lut6_I1_O)        0.045     1.913 r  VGA_640x480/ram_reg_0_0_i_5/O
                         net (fo=12, routed)          0.363     2.276    DP_RAM/ADDRBWRADDR[10]
    RAMB36_X2Y20         RAMB36E1                                     r  DP_RAM/ram_reg_0_5/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.906     2.073    DP_RAM/clk25M
    RAMB36_X2Y20         RAMB36E1                                     r  DP_RAM/ram_reg_0_5/CLKBWRCLK
                         clock pessimism             -0.245     1.828    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     2.011    DP_RAM/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                         -2.011    
                         arrival time                           2.276    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 VGA_640x480/countY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countY_reg[7]/D
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.186ns (43.567%)  route 0.241ns (56.433%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.599     1.520    VGA_640x480/clk25M
    SLICE_X79Y97         FDRE                                         r  VGA_640x480/countY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y97         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  VGA_640x480/countY_reg[1]/Q
                         net (fo=8, routed)           0.241     1.902    VGA_640x480/countY_reg[9]_0[1]
    SLICE_X80Y96         LUT6 (Prop_lut6_I3_O)        0.045     1.947 r  VGA_640x480/countY[7]_i_1/O
                         net (fo=1, routed)           0.000     1.947    VGA_640x480/countY[7]_i_1_n_0
    SLICE_X80Y96         FDSE                                         r  VGA_640x480/countY_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.872     2.039    VGA_640x480/clk25M
    SLICE_X80Y96         FDSE                                         r  VGA_640x480/countY_reg[7]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X80Y96         FDSE (Hold_fdse_C_D)         0.121     1.680    VGA_640x480/countY_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.947    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.183ns (47.319%)  route 0.204ns (52.681%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.598     1.519    VGA_640x480/clk25M
    SLICE_X79Y95         FDSE                                         r  VGA_640x480/countX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDSE (Prop_fdse_C_Q)         0.141     1.660 r  VGA_640x480/countX_reg[0]/Q
                         net (fo=9, routed)           0.204     1.864    VGA_640x480/Q[0]
    SLICE_X79Y95         LUT3 (Prop_lut3_I1_O)        0.042     1.906 r  VGA_640x480/countX[1]_i_1/O
                         net (fo=1, routed)           0.000     1.906    VGA_640x480/countX[1]_i_1_n_0
    SLICE_X79Y95         FDSE                                         r  VGA_640x480/countX_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.870     2.037    VGA_640x480/clk25M
    SLICE_X79Y95         FDSE                                         r  VGA_640x480/countX_reg[1]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X79Y95         FDSE (Hold_fdse_C_D)         0.107     1.626    VGA_640x480/countX_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 VGA_640x480/countX_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countX_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.184ns (47.211%)  route 0.206ns (52.789%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.598     1.519    VGA_640x480/clk25M
    SLICE_X79Y95         FDSE                                         r  VGA_640x480/countX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y95         FDSE (Prop_fdse_C_Q)         0.141     1.660 r  VGA_640x480/countX_reg[0]/Q
                         net (fo=9, routed)           0.206     1.866    VGA_640x480/Q[0]
    SLICE_X79Y95         LUT5 (Prop_lut5_I2_O)        0.043     1.909 r  VGA_640x480/countX[3]_i_1/O
                         net (fo=1, routed)           0.000     1.909    VGA_640x480/countX[3]_i_1_n_0
    SLICE_X79Y95         FDSE                                         r  VGA_640x480/countX_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.870     2.037    VGA_640x480/clk25M
    SLICE_X79Y95         FDSE                                         r  VGA_640x480/countX_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X79Y95         FDSE (Hold_fdse_C_D)         0.107     1.626    VGA_640x480/countX_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 VGA_640x480/countY_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            VGA_640x480/countY_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25M_clk24_25_nexys4  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25M_clk24_25_nexys4
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25M_clk24_25_nexys4 rise@0.000ns - clk25M_clk24_25_nexys4 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.189ns (46.146%)  route 0.221ns (53.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.624     1.544    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296     0.248 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648     0.896    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.922 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.599     1.520    VGA_640x480/clk25M
    SLICE_X79Y97         FDRE                                         r  VGA_640x480/countY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y97         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  VGA_640x480/countY_reg[1]/Q
                         net (fo=8, routed)           0.221     1.882    VGA_640x480/countY_reg[9]_0[1]
    SLICE_X79Y96         LUT5 (Prop_lut5_I1_O)        0.048     1.930 r  VGA_640x480/countY[4]_i_1/O
                         net (fo=1, routed)           0.000     1.930    VGA_640x480/countY[4]_i_1_n_0
    SLICE_X79Y96         FDRE                                         r  VGA_640x480/countY_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25M_clk24_25_nexys4 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk25_24/inst/clk100M
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk25_24/inst/clkin1_bufg/O
                         net (fo=1, routed)           0.898     2.063    clk25_24/inst/clk100M_clk24_25_nexys4
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625     0.438 r  clk25_24/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700     1.138    clk25_24/inst/clk25M_clk24_25_nexys4
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.167 r  clk25_24/inst/clkout2_buf/O
                         net (fo=32, routed)          0.870     2.037    VGA_640x480/clk25M
    SLICE_X79Y96         FDRE                                         r  VGA_640x480/countY_reg[4]/C
                         clock pessimism             -0.501     1.535    
    SLICE_X79Y96         FDRE (Hold_fdre_C_D)         0.107     1.642    VGA_640x480/countY_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.642    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.288    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25M_clk24_25_nexys4
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk25_24/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y23     DP_RAM/ram_reg_0_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y19     DP_RAM/ram_reg_0_11/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y21     DP_RAM/ram_reg_0_4/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y21     DP_RAM/ram_reg_0_7/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y23     DP_RAM/ram_reg_0_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y22     DP_RAM/ram_reg_0_2/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y20     DP_RAM/ram_reg_0_5/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y18     DP_RAM/ram_reg_0_8/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X2Y19     DP_RAM/ram_reg_0_10/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB36_X1Y22     DP_RAM/ram_reg_0_3/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y98     VGA_640x480/countX_reg[7]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y98     VGA_640x480/countX_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y97     VGA_640x480/countY_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y95     VGA_640x480/countX_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y95     VGA_640x480/countX_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y95     VGA_640x480/countX_reg[1]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y95     VGA_640x480/countX_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y95     VGA_640x480/countX_reg[2]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y95     VGA_640x480/countX_reg[2]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y95     VGA_640x480/countX_reg[3]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y95     VGA_640x480/countX_reg[0]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y95     VGA_640x480/countX_reg[1]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y95     VGA_640x480/countX_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y95     VGA_640x480/countX_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y96     VGA_640x480/countY_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y96     VGA_640x480/countY_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X79Y96     VGA_640x480/countY_reg[9]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y95     VGA_640x480/countX_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y95     VGA_640x480/countX_reg[1]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         20.000      19.500     SLICE_X79Y95     VGA_640x480/countX_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk24_25_nexys4
  To Clock:  clkfbout_clk24_25_nexys4

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk24_25_nexys4
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk25_24/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    clk25_24/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  clk25_24/inst/mmcm_adv_inst/CLKFBOUT



