============================================================
   Tang Dynasty, V5.6.56362
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.56362/bin/td.exe
   Built at =   19:51:00 Jul 25 2022
   Run by =     shaka
   Run Date =   Sun Mar  5 18:15:42 2023

   Run on =     BR007
============================================================
RUN-1002 : start command "open_project adc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../Core/fifo.v
HDL-1007 : analyze verilog file ../../../Src/top.v
HDL-1007 : undeclared symbol 'valid', assumed default net type 'wire' in ../../../Src/top.v(37)
HDL-1007 : undeclared symbol 'fifo_out', assumed default net type 'wire' in ../../../Src/top.v(47)
HDL-1007 : undeclared symbol 'data_vld', assumed default net type 'wire' in ../../../Src/top.v(48)
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../Src/top.v(49)
HDL-1007 : undeclared symbol 'adc_en', assumed default net type 'wire' in ../../../Src/top.v(58)
HDL-1007 : undeclared symbol 'data', assumed default net type 'wire' in ../../../Src/top.v(64)
HDL-1007 : undeclared symbol 'data_en', assumed default net type 'wire' in ../../../Src/top.v(65)
HDL-1007 : undeclared symbol 'depth', assumed default net type 'wire' in ../../../Src/top.v(78)
HDL-1007 : undeclared symbol 'over', assumed default net type 'wire' in ../../../Src/top.v(80)
HDL-1007 : undeclared symbol 'fifo_working', assumed default net type 'wire' in ../../../Src/top.v(81)
HDL-1007 : undeclared symbol 'condition', assumed default net type 'wire' in ../../../Src/top.v(96)
HDL-1007 : analyze verilog file ../../../Src/uart_rx.v
HDL-1007 : analyze verilog file ../../../Src/uart_tx.v
HDL-1007 : analyze verilog file ../../../Src/adc_ctrl.v
HDL-1007 : analyze verilog file ../../../Src/type_choice.v
HDL-1007 : analyze verilog file ../../../Src/fifo_ctrl.v
HDL-1007 : undeclared symbol 'empty_flag', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(133)
HDL-1007 : undeclared symbol 'wrusedw', assumed default net type 'wire' in ../../../Src/fifo_ctrl.v(134)
RUN-1001 : Project manager successfully analyzed 7 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20NG88"
ARC-1001 : Device Initialization.
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :            OPTION            |        IO         |   SETTING   
ARC-1001 : ---------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  P69/P82/P81/P80  |    gpio    
ARC-1001 :             done             |        P8         |    gpio    
ARC-1001 :           program_b          |        P67        |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |  P25/P22/P26/P21  |  dedicate  
ARC-1001 : ---------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/adc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.56362.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.56362 , DB_VERSION=46140
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
USR-1009 : NO module with IP_SDC ...
RUN-1104 : Import SDC file  finished, there are 0 nets kept by constraints.
RUN-1002 : start command "config_chipwatcher ../../../Debug/adc.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 18 trigger nets, 18 data nets.
KIT-1004 : Chipwatcher code = 0111001001000000
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir C:/Anlogic/TD5.6.56362/cw/ -file adc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_det.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\bus_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\cwc_top.sv
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\detect_non_bus.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\register.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\tap.v
HDL-1007 : analyze verilog file C:/Anlogic/TD5.6.56362/cw\trigger.sv
HDL-1007 : analyze verilog file adc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in adc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.56362/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=74) in C:/Anlogic/TD5.6.56362/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=74) in C:/Anlogic/TD5.6.56362/cw\register.v(21)
HDL-1007 : elaborate module tap in C:/Anlogic/TD5.6.56362/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.56362/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000}) in C:/Anlogic/TD5.6.56362/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000) in C:/Anlogic/TD5.6.56362/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in C:/Anlogic/TD5.6.56362/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=74)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=74)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=18,BUS_CTRL_NUM=52,BUS_WIDTH='{32'sb01,32'sb01,32'sb01000,32'sb01000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010,32'sb01010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb01100,32'sb0100000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top
SYN-1032 : 1844/18 useful/useless nets, 1053/4 useful/useless insts
SYN-1016 : Merged 24 instances.
SYN-1032 : 1637/4 useful/useless nets, 1368/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 1621/16 useful/useless nets, 1356/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 295 better
SYN-1014 : Optimize round 2
SYN-1032 : 1422/30 useful/useless nets, 1157/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 19 IOs to PADs
RUN-1002 : start command "update_pll_param -module top"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 1446/149 useful/useless nets, 1196/23 useful/useless insts
SYN-1016 : Merged 21 instances.
SYN-2571 : Optimize after map_dsp, round 1, 193 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 16 instances.
SYN-2501 : Optimize round 1, 34 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 1789/14 useful/useless nets, 1539/4 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 6515, tnet num: 1789, tinst num: 1538, tnode num: 8309, tedge num: 10064.
TMR-2508 : Levelizing timing graph completed, there are 51 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1789 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 161 (3.70), #lev = 6 (2.08)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 158 (3.75), #lev = 6 (2.06)
SYN-3001 : Logic optimization runtime opt =   0.03 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 397 instances into 158 LUTs, name keeping = 77%.
SYN-1001 : Packing model "top" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 262 DFF/LATCH to SEQ ...
SYN-4009 : Pack 7 carry chain into lslice
SYN-4007 : Packing 92 adder to BLE ...
SYN-4008 : Packed 92 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  1.938051s wall, 1.843750s user + 0.062500s system = 1.906250s CPU (98.4%)

RUN-1004 : used memory is 151 MB, reserved memory is 116 MB, peak memory is 158 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top
SYN-4036 : The kept net key1_dup_3 is useless
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[7] will be merged to another kept net fifo_list/fifo_out[7]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[6] will be merged to another kept net fifo_list/fifo_out[6]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[5] will be merged to another kept net fifo_list/fifo_out[5]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[4] will be merged to another kept net fifo_list/fifo_out[4]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[3] will be merged to another kept net fifo_list/fifo_out[3]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[2] will be merged to another kept net fifo_list/fifo_out[2]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[1] will be merged to another kept net fifo_list/fifo_out[1]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/ram_inst/dob_tmp[0] will be merged to another kept net fifo_list/fifo_out[0]
SYN-5055 WARNING: The kept net tx/uart_data[0] will be merged to another kept net fifo_list/fifo_out[0]
SYN-5055 WARNING: The kept net fifo_list/fifo_list/re will be merged to another kept net fifo_list/re
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (167 clock/control pins, 0 other pins).
SYN-4024 : Net "clk_dup_3" drives clk pins.
SYN-4024 : Net "adc/clk_adc" drives clk pins.
SYN-4025 : Tag rtl::Net adc/clk_adc as clock net
SYN-4025 : Tag rtl::Net clk_dup_3 as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net adc/clk_adc to drive 6 clock pins.
PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 1023 instances
RUN-0007 : 387 luts, 453 seqs, 84 mslices, 55 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1294 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 776 nets have 2 pins
RUN-1001 : 383 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 21 nets have [11 - 20] pins
RUN-1001 : 21 nets have [21 - 99] pins
RUN-1001 : 6 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |      9      
RUN-1001 :   No   |  No   |  Yes  |     230     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |      0      
RUN-1001 :   Yes  |  No   |  Yes  |     214     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    3    |   7   |     6      
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 13
PHY-3001 : Initial placement ...
PHY-3001 : design contains 1021 instances, 387 luts, 453 seqs, 139 slices, 22 macros(139 instances: 84 mslices 55 lslices)
PHY-0007 : Cell area utilization is 3%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5408, tnet num: 1292, tinst num: 1021, tnode num: 7168, tedge num: 9097.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 1292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.306218s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (91.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 345563
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 1021.
PHY-3001 : End clustering;  0.000030s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 3%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 223050, overlap = 54
PHY-3002 : Step(2): len = 146326, overlap = 54
PHY-3002 : Step(3): len = 91263.3, overlap = 54
PHY-3002 : Step(4): len = 75354.3, overlap = 54
PHY-3002 : Step(5): len = 67743.3, overlap = 54
PHY-3002 : Step(6): len = 54472.6, overlap = 49.5
PHY-3002 : Step(7): len = 47383.1, overlap = 54
PHY-3002 : Step(8): len = 43378.5, overlap = 54
PHY-3002 : Step(9): len = 42263.6, overlap = 54
PHY-3002 : Step(10): len = 39162.9, overlap = 49.5
PHY-3002 : Step(11): len = 37215.1, overlap = 54
PHY-3002 : Step(12): len = 34041.2, overlap = 54
PHY-3002 : Step(13): len = 31681.6, overlap = 54
PHY-3002 : Step(14): len = 30656, overlap = 54
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.85544e-06
PHY-3002 : Step(15): len = 30427.1, overlap = 54
PHY-3002 : Step(16): len = 30489.8, overlap = 54
PHY-3002 : Step(17): len = 28615.4, overlap = 54
PHY-3002 : Step(18): len = 28264.8, overlap = 54
PHY-3002 : Step(19): len = 28341.1, overlap = 54
PHY-3002 : Step(20): len = 28702.9, overlap = 54
PHY-3002 : Step(21): len = 28362.8, overlap = 49.5
PHY-3002 : Step(22): len = 28703.2, overlap = 49.5
PHY-3002 : Step(23): len = 28465.8, overlap = 49.5
PHY-3002 : Step(24): len = 27097.4, overlap = 45
PHY-3002 : Step(25): len = 26809.3, overlap = 45
PHY-3002 : Step(26): len = 26321.9, overlap = 54
PHY-3002 : Step(27): len = 26240.4, overlap = 54
PHY-3002 : Step(28): len = 25805.6, overlap = 49.5
PHY-3002 : Step(29): len = 25862.1, overlap = 49.5
PHY-3002 : Step(30): len = 25561.4, overlap = 49.5
PHY-3002 : Step(31): len = 24824.8, overlap = 49.5
PHY-3002 : Step(32): len = 24364.9, overlap = 54.125
PHY-3002 : Step(33): len = 22965.2, overlap = 49.5
PHY-3002 : Step(34): len = 22659.4, overlap = 49.5
PHY-3002 : Step(35): len = 22653.7, overlap = 45.4688
PHY-3002 : Step(36): len = 21873.4, overlap = 46.4062
PHY-3002 : Step(37): len = 21568.5, overlap = 50.8125
PHY-3002 : Step(38): len = 21141, overlap = 51.1562
PHY-3002 : Step(39): len = 21024.3, overlap = 55.5938
PHY-3002 : Step(40): len = 20753.6, overlap = 54.9688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.71088e-06
PHY-3002 : Step(41): len = 21862.2, overlap = 50.4688
PHY-3002 : Step(42): len = 21998, overlap = 50.4688
PHY-3002 : Step(43): len = 22364.4, overlap = 50.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.42175e-06
PHY-3002 : Step(44): len = 23165.5, overlap = 45.9688
PHY-3002 : Step(45): len = 23219.1, overlap = 45.9688
PHY-3002 : Step(46): len = 24054.9, overlap = 41.5938
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.016135s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027964s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.87984e-05
PHY-3002 : Step(47): len = 29853.8, overlap = 13.3125
PHY-3002 : Step(48): len = 29936.5, overlap = 13.1875
PHY-3002 : Step(49): len = 29114.3, overlap = 13.5312
PHY-3002 : Step(50): len = 29060.9, overlap = 13.8125
PHY-3002 : Step(51): len = 28874, overlap = 12.125
PHY-3002 : Step(52): len = 29003.4, overlap = 10.4688
PHY-3002 : Step(53): len = 28220.9, overlap = 10.375
PHY-3002 : Step(54): len = 28238.4, overlap = 10.9375
PHY-3002 : Step(55): len = 28136.3, overlap = 8.65625
PHY-3002 : Step(56): len = 27898.9, overlap = 8.78125
PHY-3002 : Step(57): len = 27738, overlap = 9.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 4%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.027512s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.90444e-06
PHY-3002 : Step(58): len = 28127.9, overlap = 45.7188
PHY-3002 : Step(59): len = 28273.6, overlap = 45.4062
PHY-3002 : Step(60): len = 28510.9, overlap = 47.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 1.98089e-05
PHY-3002 : Step(61): len = 28015.1, overlap = 50.5
PHY-3002 : Step(62): len = 28015.1, overlap = 50.5
PHY-3002 : Step(63): len = 28264.7, overlap = 48.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 3.96178e-05
PHY-3002 : Step(64): len = 29057.6, overlap = 45.6562
PHY-3002 : Step(65): len = 29057.6, overlap = 45.6562
PHY-3002 : Step(66): len = 28528.9, overlap = 43.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 7.92355e-05
PHY-3002 : Step(67): len = 29287.8, overlap = 43.5938
PHY-3002 : Step(68): len = 29556.4, overlap = 40.5625
PHY-3002 : Step(69): len = 29556.4, overlap = 40.5625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000158471
PHY-3002 : Step(70): len = 29805, overlap = 32.2812
PHY-3002 : Step(71): len = 29864.9, overlap = 31
PHY-3002 : Step(72): len = 29720.5, overlap = 32.25
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 5408, tnet num: 1292, tinst num: 1021, tnode num: 7168, tedge num: 9097.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 76.31 peak overflow 3.88
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/1294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35072, over cnt = 138(0%), over = 568, worst = 15
PHY-1001 : End global iterations;  0.096248s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (32.5%)

PHY-1001 : Congestion index: top1 = 32.65, top5 = 16.82, top10 = 9.89, top15 = 6.92.
PHY-1001 : End incremental global routing;  0.168088s wall, 0.062500s user + 0.015625s system = 0.078125s CPU (46.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.037593s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (166.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.227825s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (68.6%)

OPT-1001 : Current memory(MB): used = 198, reserve = 164, peak = 198.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 698/1294.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 35072, over cnt = 138(0%), over = 568, worst = 15
PHY-1002 : len = 39664, over cnt = 82(0%), over = 157, worst = 10
PHY-1002 : len = 40424, over cnt = 29(0%), over = 42, worst = 4
PHY-1002 : len = 40680, over cnt = 22(0%), over = 26, worst = 2
PHY-1002 : len = 41128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.139883s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (33.5%)

PHY-1001 : Congestion index: top1 = 29.48, top5 = 17.44, top10 = 10.85, top15 = 7.73.
OPT-1001 : End congestion update;  0.200994s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (54.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1292 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.028754s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (108.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  0.229882s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (61.2%)

OPT-1001 : Current memory(MB): used = 200, reserve = 165, peak = 200.
OPT-1001 : End physical optimization;  0.663019s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (70.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 387 LUT to BLE ...
SYN-4008 : Packed 387 LUT and 189 SEQ to BLE.
SYN-4003 : Packing 264 remaining SEQ's ...
SYN-4005 : Packed 156 SEQ with LUT/SLICE
SYN-4006 : 72 single LUT's are left
SYN-4006 : 108 single SEQ's are left
SYN-4011 : Packing model "top" (AL_USER_NORMAL) with 495/834 primitive instances ...
PHY-3001 : End packing;  0.040854s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (114.7%)

PHY-1001 : Populate physical database on model top.
RUN-1001 : There are total 456 instances
RUN-1001 : 206 mslices, 206 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1106 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 583 nets have 2 pins
RUN-1001 : 388 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
PHY-3001 : design contains 454 instances, 412 slices, 22 macros(139 instances: 84 mslices 55 lslices)
PHY-3001 : Cell area utilization is 5%
PHY-3001 : After packing: Len = 30228, Over = 38
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4594, tnet num: 1104, tinst num: 454, tnode num: 5877, tedge num: 8037.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.224651s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (83.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.66912e-05
PHY-3002 : Step(73): len = 29177.5, overlap = 37.75
PHY-3002 : Step(74): len = 29252, overlap = 37.5
PHY-3002 : Step(75): len = 29291.9, overlap = 38.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.33825e-05
PHY-3002 : Step(76): len = 29033, overlap = 38.25
PHY-3002 : Step(77): len = 29181.5, overlap = 38.25
PHY-3002 : Step(78): len = 29415.2, overlap = 39.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.67649e-05
PHY-3002 : Step(79): len = 29983.2, overlap = 34.25
PHY-3002 : Step(80): len = 30061.7, overlap = 34.25
PHY-3002 : Step(81): len = 30055.3, overlap = 32.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.168990s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (18.5%)

PHY-3001 : Trial Legalized: Len = 42316.2
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 5%
PHY-3001 : Update timing in Manhattan mode ...
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.023582s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000805269
PHY-3002 : Step(82): len = 37867.6, overlap = 5.5
PHY-3002 : Step(83): len = 35315.8, overlap = 12
PHY-3002 : Step(84): len = 33465, overlap = 14.75
PHY-3002 : Step(85): len = 33219.9, overlap = 14.5
PHY-3002 : Step(86): len = 32860.5, overlap = 15.25
PHY-3002 : Step(87): len = 32685.2, overlap = 14.5
PHY-3002 : Step(88): len = 32410.9, overlap = 15
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00161054
PHY-3002 : Step(89): len = 32403.1, overlap = 15.25
PHY-3002 : Step(90): len = 32390.3, overlap = 15.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00322107
PHY-3002 : Step(91): len = 32348.2, overlap = 15.5
PHY-3002 : Step(92): len = 32348.2, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.006293s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 38295.8, Over = 0
PHY-3001 : Spreading special nets. 4 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.006856s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 7, maxDist = 1.
PHY-3001 : Final: Len = 38451.8, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4594, tnet num: 1104, tinst num: 454, tnode num: 5877, tedge num: 8037.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 64/1106.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 47560, over cnt = 137(0%), over = 227, worst = 6
PHY-1002 : len = 48704, over cnt = 72(0%), over = 88, worst = 4
PHY-1002 : len = 49376, over cnt = 18(0%), over = 23, worst = 3
PHY-1002 : len = 49592, over cnt = 3(0%), over = 3, worst = 1
PHY-1002 : len = 49608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.192234s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (48.8%)

PHY-1001 : Congestion index: top1 = 26.90, top5 = 19.70, top10 = 13.68, top15 = 9.91.
PHY-1001 : End incremental global routing;  0.263656s wall, 0.093750s user + 0.031250s system = 0.125000s CPU (47.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032474s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (96.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  0.317892s wall, 0.140625s user + 0.031250s system = 0.171875s CPU (54.1%)

OPT-1001 : Current memory(MB): used = 201, reserve = 167, peak = 204.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 935/1106.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.009785s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (159.7%)

PHY-1001 : Congestion index: top1 = 26.90, top5 = 19.70, top10 = 13.68, top15 = 9.91.
OPT-1001 : End congestion update;  0.071766s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (108.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.022729s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.7%)

OPT-0007 : Start: WNS 2147483647 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.094619s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.1%)

OPT-1001 : Current memory(MB): used = 202, reserve = 168, peak = 204.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.024238s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (128.9%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 935/1106.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007940s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Congestion index: top1 = 26.90, top5 = 19.70, top10 = 13.68, top15 = 9.91.
PHY-1001 : End incremental global routing;  0.071121s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (87.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.032656s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (95.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 935/1106.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 49608, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.007736s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (202.0%)

PHY-1001 : Congestion index: top1 = 26.90, top5 = 19.70, top10 = 13.68, top15 = 9.91.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.023006s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (135.8%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 26.482759
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  0.860165s wall, 0.671875s user + 0.031250s system = 0.703125s CPU (81.7%)

RUN-1003 : finish command "place" in  6.274329s wall, 2.468750s user + 0.609375s system = 3.078125s CPU (49.1%)

RUN-1004 : used memory is 187 MB, reserved memory is 152 MB, peak memory is 204 MB
RUN-1002 : start command "export_db adc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.56362/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 456 instances
RUN-1001 : 206 mslices, 206 lslices, 19 pads, 20 brams, 0 dsps
RUN-1001 : There are total 1106 nets
RUN-6004 WARNING: There are 1 nets with only 1 pin.
RUN-1001 : 583 nets have 2 pins
RUN-1001 : 388 nets have [3 - 5] pins
RUN-1001 : 86 nets have [6 - 10] pins
RUN-1001 : 20 nets have [11 - 20] pins
RUN-1001 : 24 nets have [21 - 99] pins
RUN-1001 : 4 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top.
TMR-2506 : Build timing graph completely. Port num: 12, tpin num: 4594, tnet num: 1104, tinst num: 454, tnode num: 5877, tedge num: 8037.
TMR-2508 : Levelizing timing graph completed, there are 29 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 206 mslices, 206 lslices, 19 pads, 20 brams, 0 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 1104 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 46344, over cnt = 146(0%), over = 251, worst = 6
PHY-1002 : len = 47600, over cnt = 71(0%), over = 100, worst = 4
PHY-1002 : len = 48592, over cnt = 6(0%), over = 10, worst = 4
PHY-1002 : len = 48776, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.197561s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (23.7%)

PHY-1001 : Congestion index: top1 = 26.66, top5 = 19.65, top10 = 13.52, top15 = 9.76.
PHY-1001 : End global routing;  0.264076s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (35.5%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 225, reserve = 190, peak = 241.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_dup_3 will be routed on clock mesh
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : clock net adc/clk_adc_syn_4 will be merged with clock adc/clk_adc
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net key1_dup_3 is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 487, reserve = 457, peak = 487.
PHY-1001 : End build detailed router design. 4.187215s wall, 3.906250s user + 0.125000s system = 4.031250s CPU (96.3%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 15728, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.216586s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (97.6%)

PHY-1001 : Current memory(MB): used = 519, reserve = 490, peak = 519.
PHY-1001 : End phase 1; 1.228720s wall, 1.171875s user + 0.031250s system = 1.203125s CPU (97.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 11% nets.
PHY-1001 : Routed 24% nets.
PHY-1001 : Routed 36% nets.
PHY-1001 : Routed 38% nets.
PHY-1001 : Routed 39% nets.
PHY-1001 : Patch 532 net; 1.788983s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (93.5%)

PHY-1022 : len = 109784, over cnt = 74(0%), over = 74, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 520, reserve = 491, peak = 520.
PHY-1001 : End initial routed; 3.014559s wall, 2.828125s user + 0.000000s system = 2.828125s CPU (93.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/967(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.261853s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (95.5%)

PHY-1001 : Current memory(MB): used = 523, reserve = 494, peak = 523.
PHY-1001 : End phase 2; 3.276501s wall, 3.078125s user + 0.000000s system = 3.078125s CPU (93.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 109784, over cnt = 74(0%), over = 74, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.009572s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 109704, over cnt = 18(0%), over = 18, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.086703s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (54.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 109768, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 2; 0.050225s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : Update timing.....
PHY-1001 : 0/967(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |  2147483.647  |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 0.266075s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (94.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 16 feed throughs used by 14 nets
PHY-1001 : End commit to database; 0.138321s wall, 0.109375s user + 0.015625s system = 0.125000s CPU (90.4%)

PHY-1001 : Current memory(MB): used = 535, reserve = 506, peak = 535.
PHY-1001 : End phase 3; 0.692108s wall, 0.515625s user + 0.031250s system = 0.546875s CPU (79.0%)

PHY-1003 : Routed, final wirelength = 109768
PHY-1001 : Current memory(MB): used = 535, reserve = 506, peak = 535.
PHY-1001 : End export database. 0.013954s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (112.0%)

PHY-1001 : End detail routing;  9.677286s wall, 8.937500s user + 0.203125s system = 9.140625s CPU (94.5%)

RUN-1003 : finish command "route" in  10.261977s wall, 9.265625s user + 0.203125s system = 9.468750s CPU (92.3%)

RUN-1004 : used memory is 468 MB, reserved memory is 438 MB, peak memory is 535 MB
RUN-1002 : start command "report_area -io_info -file adc_phy.area"
RUN-1001 : standard
***Report Model: top Device: EG4S20NG88***

IO Statistics
#IO                        19
  #input                   14
  #output                   5
  #inout                    0

Utilization Statistics
#lut                      675   out of  19600    3.44%
#reg                      474   out of  19600    2.42%
#le                       783
  #lut only               309   out of    783   39.46%
  #reg only               108   out of    783   13.79%
  #lut&reg                366   out of    783   46.74%
#dsp                        0   out of     29    0.00%
#bram                      16   out of     64   25.00%
  #bram9k                  16
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       19   out of     66   28.79%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%

Clock Resource Statistics
Index     ClockNet             Type               DriverType         Driver                  Fanout
#1        clk_dup_3            GCLK               io                 clk_syn_4.di            203
#2        config_inst_syn_9    GCLK               config             config_inst.jtck        93
#3        adc/clk_adc          GCLK               mslice             type/sel3_syn_886.q0    4


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     clk          INPUT        P34        LVCMOS25          N/A          PULLUP      NONE    
  data_in[7]      INPUT         P2        LVCMOS25          N/A          PULLUP      NONE    
  data_in[6]      INPUT         P3        LVCMOS25          N/A          PULLUP      NONE    
  data_in[5]      INPUT         P4        LVCMOS25          N/A          PULLUP      NONE    
  data_in[4]      INPUT         P5        LVCMOS25          N/A          PULLUP      NONE    
  data_in[3]      INPUT        P10        LVCMOS25          N/A          PULLUP      NONE    
  data_in[2]      INPUT        P11        LVCMOS25          N/A          PULLUP      NONE    
  data_in[1]      INPUT        P12        LVCMOS25          N/A          PULLUP      NONE    
  data_in[0]      INPUT        P13        LVCMOS25          N/A          PULLUP      NONE    
     eoc          INPUT        P60        LVCMOS25          N/A          PULLUP      NONE    
     key1         INPUT        P50        LVCMOS25          N/A          PULLUP      NONE    
     key2         INPUT        P30        LVCMOS25          N/A           N/A        NONE    
   reset_n        INPUT        P55        LVCMOS25          N/A          PULLUP      NONE    
   uart_rxd       INPUT        P54        LVCMOS25          N/A          PULLUP      NONE    
   adc_clk       OUTPUT        P57        LVCMOS25           8            NONE       NONE    
     ale         OUTPUT        P23        LVCMOS25           8            N/A        NONE    
      oe         OUTPUT        P86        LVCMOS25           8            NONE       NONE    
    start        OUTPUT        P59        LVCMOS25           8            NONE       NONE    
   uart_txd      OUTPUT        P52        LVCMOS25           8            NONE       NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------+
|Instance                            |Module         |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------+
|top                                 |top            |783    |536     |139     |474     |20      |0       |
|  adc                               |adc_ctrl       |10     |10      |0       |10      |0       |0       |
|  fifo_list                         |fifo_ctrl      |119    |73      |36      |52      |4       |0       |
|    fifo_list                       |fifo           |114    |69      |36      |48      |4       |0       |
|      ram_inst                      |ram_infer_fifo |17     |17      |0       |3       |4       |0       |
|  rx                                |uart_rx        |51     |45      |6       |35      |0       |0       |
|  tx                                |uart_tx        |53     |37      |8       |37      |0       |0       |
|  type                              |type_choice    |133    |125     |8       |78      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER |415    |244     |81      |261     |0       |0       |
|    wrapper_cwc_top                 |cwc_top        |415    |244     |81      |261     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int    |161    |82      |0       |155     |0       |0       |
|        reg_inst                    |register       |159    |80      |0       |153     |0       |0       |
|        tap_inst                    |tap            |2      |2       |0       |2       |0       |0       |
|      trigger_inst                  |trigger        |254    |162     |81      |106     |0       |0       |
|        bus_inst                    |bus_top        |55     |35      |20      |22      |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det        |1      |1       |0       |1       |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det        |26     |16      |10      |10      |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det        |28     |18      |10      |11      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl       |114    |85      |29      |57      |0       |0       |
+---------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       564   
    #2          2       233   
    #3          3       133   
    #4          4        21   
    #5        5-10       93   
    #6        11-50      33   
    #7       51-100      3    
    #8       101-500     1    
  Average     2.93            

RUN-1002 : start command "export_db adc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1002 : start command "export_bid adc_inst.bid"
RUN-1002 : start command "bitgen -bit adc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 454
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 1106, pip num: 10138
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 16
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 948 valid insts, and 28136 bits set as '1'.
BIT-1004 : the usercode register value: 00000000010100000111001001000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file adc.bit.
RUN-1003 : finish command "bitgen -bit adc.bit" in  2.841384s wall, 11.781250s user + 0.125000s system = 11.906250s CPU (419.0%)

RUN-1004 : used memory is 476 MB, reserved memory is 444 MB, peak memory is 674 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20230305_181542.log"
