// Seed: 3070749123
module module_0 (
    id_1
);
  inout wire id_1;
  always id_1 = 1;
  module_2 modCall_1 (id_1);
endmodule
module module_1 (
    output wor   id_0,
    input  tri   id_1,
    input  tri1  id_2,
    output tri1  id_3,
    output uwire id_4,
    input  tri   id_5
);
  integer id_7 = id_1 - 1;
  module_0 modCall_1 (id_7);
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    id_1
);
  output wire id_1;
endmodule
module module_3 (
    input wire  id_0,
    input uwire id_1,
    input uwire id_2
);
  assign id_4 = id_4;
  module_2 modCall_1 (id_4);
endmodule
