INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad5/project_2/project_2.srcs/sources_1/new/counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad5/project_2/project_2.srcs/sources_1/new/debounce_count_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_count_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad5/project_2/project_2.srcs/sources_1/imports/Diseno de Sistemas Digitales/debouncing.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debouncing
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad5/project_2/project_2.srcs/sources_1/imports/Diseno de Sistemas Digitales/clase24sept/project_1/project_1.srcs/sources_1/new/disp_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module disp_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad5/project_2/project_2.srcs/sources_1/imports/Diseno de Sistemas Digitales/edge_detect_mealy.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module edge_detect_mealy
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/santiago/Desktop/Diseno de Sistemas Digitales/actividad5/project_2/project_2.srcs/sources_1/new/debounce_count_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce_count_tb
