

================================================================
== Vivado HLS Report for 'pid'
================================================================
* Date:           Wed Jun  5 19:43:36 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        PID
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.750|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   26|   26|   22|   22| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 22, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 22, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_5 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 5" [PID/pid.cpp:66]   --->   Operation 28 'getelementptr' 'cmdIn_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [2/2] (2.32ns)   --->   "%p_Val2_s = load i16* %cmdIn_V_addr_5, align 2" [PID/pid.cpp:66]   --->   Operation 29 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%measured_V_addr_3 = getelementptr [6 x i16]* %measured_V, i64 0, i64 3" [PID/pid.cpp:139]   --->   Operation 30 'getelementptr' 'measured_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (2.32ns)   --->   "%p_Val2_29 = load i16* %measured_V_addr_3, align 2" [PID/pid.cpp:139]   --->   Operation 31 'load' 'p_Val2_29' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%kp_V_addr_3 = getelementptr [6 x i32]* %kp_V, i64 0, i64 3" [PID/pid.cpp:142]   --->   Operation 32 'getelementptr' 'kp_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (2.32ns)   --->   "%kp_V_load_3 = load i32* %kp_V_addr_3, align 4" [PID/pid.cpp:142]   --->   Operation 33 'load' 'kp_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%ki_V_addr_2 = getelementptr [4 x i32]* %ki_V, i64 0, i64 2" [PID/pid.cpp:142]   --->   Operation 34 'getelementptr' 'ki_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [2/2] (2.32ns)   --->   "%ki_V_load_2 = load i32* %ki_V_addr_2, align 4" [PID/pid.cpp:142]   --->   Operation 35 'load' 'ki_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%kd_V_addr_2 = getelementptr [4 x i32]* %kd_V, i64 0, i64 2" [PID/pid.cpp:142]   --->   Operation 36 'getelementptr' 'kd_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (2.32ns)   --->   "%kd_V_load_2 = load i32* %kd_V_addr_2, align 4" [PID/pid.cpp:142]   --->   Operation 37 'load' 'kd_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 2 <SV = 1> <Delay = 6.53>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%ki_V_addr = getelementptr [4 x i32]* %ki_V, i64 0, i64 0"   --->   Operation 38 'getelementptr' 'ki_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%kd_V_addr = getelementptr [4 x i32]* %kd_V, i64 0, i64 0"   --->   Operation 39 'getelementptr' 'kd_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%kp_V_addr = getelementptr [6 x i32]* %kp_V, i64 0, i64 0"   --->   Operation 40 'getelementptr' 'kp_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%measured_V_addr = getelementptr [6 x i16]* %measured_V, i64 0, i64 0"   --->   Operation 41 'getelementptr' 'measured_V_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_1 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 1" [PID/pid.cpp:66]   --->   Operation 42 'getelementptr' 'cmdIn_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (2.32ns)   --->   "%p_Val2_1 = load i16* %cmdIn_V_addr_1, align 2" [PID/pid.cpp:66]   --->   Operation 43 'load' 'p_Val2_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 44 [1/2] (2.32ns)   --->   "%p_Val2_s = load i16* %cmdIn_V_addr_5, align 2" [PID/pid.cpp:66]   --->   Operation 44 'load' 'p_Val2_s' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%ret_V = call i3 @_ssdm_op_PartSelect.i3.i16.i32.i32(i16 %p_Val2_s, i32 13, i32 15)" [PID/pid.cpp:73]   --->   Operation 45 'partselect' 'ret_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %p_Val2_s, i32 15)" [PID/pid.cpp:73]   --->   Operation 46 'bitselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i16 %p_Val2_s to i13" [PID/pid.cpp:73]   --->   Operation 47 'trunc' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (2.09ns)   --->   "%tmp_5 = icmp eq i13 %tmp_35, 0" [PID/pid.cpp:73]   --->   Operation 48 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.09> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (1.65ns)   --->   "%ret_V_1 = add i3 1, %ret_V" [PID/pid.cpp:73]   --->   Operation 49 'add' 'ret_V_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%p_s = select i1 %tmp_5, i3 %ret_V, i3 %ret_V_1" [PID/pid.cpp:73]   --->   Operation 50 'select' 'p_s' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns) (grouped into LUT with out node tmp_7)   --->   "%p_1 = select i1 %tmp_18, i3 %p_s, i3 %ret_V" [PID/pid.cpp:73]   --->   Operation 51 'select' 'p_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (1.13ns) (out node of the LUT)   --->   "%tmp_7 = icmp ne i3 %p_1, 0" [PID/pid.cpp:73]   --->   Operation 52 'icmp' 'tmp_7' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.76ns)   --->   "store i16 0, i16* @last_error_pos_V_0, align 2" [PID/pid.cpp:109]   --->   Operation 53 'store' <Predicate = (!tmp_7)> <Delay = 1.76>
ST_2 : Operation 54 [1/1] (1.76ns)   --->   "store i16 0, i16* @last_error_pos_V_1, align 2" [PID/pid.cpp:110]   --->   Operation 54 'store' <Predicate = (!tmp_7)> <Delay = 1.76>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "store i32 0, i32* @integral_pos_V_0, align 4" [PID/pid.cpp:111]   --->   Operation 55 'store' <Predicate = (!tmp_7)> <Delay = 1.76>
ST_2 : Operation 56 [1/1] (1.76ns)   --->   "store i32 0, i32* @integral_pos_V_1, align 4" [PID/pid.cpp:112]   --->   Operation 56 'store' <Predicate = (!tmp_7)> <Delay = 1.76>
ST_2 : Operation 57 [2/2] (2.32ns)   --->   "%p_Val2_2 = load i16* %measured_V_addr, align 2" [PID/pid.cpp:82]   --->   Operation 57 'load' 'p_Val2_2' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 58 [2/2] (2.32ns)   --->   "%kp_V_load = load i32* %kp_V_addr, align 4" [PID/pid.cpp:85]   --->   Operation 58 'load' 'kp_V_load' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 59 [2/2] (2.32ns)   --->   "%ki_V_load = load i32* %ki_V_addr, align 4" [PID/pid.cpp:85]   --->   Operation 59 'load' 'ki_V_load' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 60 [2/2] (2.32ns)   --->   "%kd_V_load = load i32* %kd_V_addr, align 4" [PID/pid.cpp:85]   --->   Operation 60 'load' 'kd_V_load' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 61 [1/2] (2.32ns)   --->   "%p_Val2_29 = load i16* %measured_V_addr_3, align 2" [PID/pid.cpp:139]   --->   Operation 61 'load' 'p_Val2_29' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 62 [1/2] (2.32ns)   --->   "%kp_V_load_3 = load i32* %kp_V_addr_3, align 4" [PID/pid.cpp:142]   --->   Operation 62 'load' 'kp_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 63 [1/2] (2.32ns)   --->   "%ki_V_load_2 = load i32* %ki_V_addr_2, align 4" [PID/pid.cpp:142]   --->   Operation 63 'load' 'ki_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 64 [1/2] (2.32ns)   --->   "%kd_V_load_2 = load i32* %kd_V_addr_2, align 4" [PID/pid.cpp:142]   --->   Operation 64 'load' 'kd_V_load_2' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 65 [1/2] (2.32ns)   --->   "%p_Val2_1 = load i16* %cmdIn_V_addr_1, align 2" [PID/pid.cpp:66]   --->   Operation 65 'load' 'p_Val2_1' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_2 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 2" [PID/pid.cpp:66]   --->   Operation 66 'getelementptr' 'cmdIn_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [2/2] (2.32ns)   --->   "%p_Val2_11 = load i16* %cmdIn_V_addr_2, align 2" [PID/pid.cpp:66]   --->   Operation 67 'load' 'p_Val2_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_8 = sext i16 %p_Val2_1 to i17" [PID/pid.cpp:82]   --->   Operation 68 'sext' 'tmp_8' <Predicate = (tmp_7)> <Delay = 0.00>
ST_3 : Operation 69 [1/2] (2.32ns)   --->   "%p_Val2_2 = load i16* %measured_V_addr, align 2" [PID/pid.cpp:82]   --->   Operation 69 'load' 'p_Val2_2' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_9 = sext i16 %p_Val2_2 to i17" [PID/pid.cpp:82]   --->   Operation 70 'sext' 'tmp_9' <Predicate = (tmp_7)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (2.07ns)   --->   "%p_Val2_3 = sub i17 %tmp_8, %tmp_9" [PID/pid.cpp:82]   --->   Operation 71 'sub' 'p_Val2_3' <Predicate = (tmp_7)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_cast = sext i17 %p_Val2_3 to i18" [PID/pid.cpp:83]   --->   Operation 72 'sext' 'tmp_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%p_Val2_5 = load i16* @last_error_pos_V_0, align 2" [PID/pid.cpp:84]   --->   Operation 73 'load' 'p_Val2_5' <Predicate = (tmp_7)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i16 %p_Val2_5 to i18" [PID/pid.cpp:84]   --->   Operation 74 'sext' 'tmp_4_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (2.10ns)   --->   "%tmp_10 = sub i18 %tmp_cast, %tmp_4_cast" [PID/pid.cpp:84]   --->   Operation 75 'sub' 'tmp_10' <Predicate = (tmp_7)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/2] (2.32ns)   --->   "%kp_V_load = load i32* %kp_V_addr, align 4" [PID/pid.cpp:85]   --->   Operation 76 'load' 'kp_V_load' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 77 [1/2] (2.32ns)   --->   "%ki_V_load = load i32* %ki_V_addr, align 4" [PID/pid.cpp:85]   --->   Operation 77 'load' 'ki_V_load' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 78 [1/2] (2.32ns)   --->   "%kd_V_load = load i32* %kd_V_addr, align 4" [PID/pid.cpp:85]   --->   Operation 78 'load' 'kd_V_load' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_39 = trunc i17 %p_Val2_3 to i16" [PID/pid.cpp:87]   --->   Operation 79 'trunc' 'tmp_39' <Predicate = (tmp_7)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (1.76ns)   --->   "store i16 %tmp_39, i16* @last_error_pos_V_0, align 2" [PID/pid.cpp:87]   --->   Operation 80 'store' <Predicate = (tmp_7)> <Delay = 1.76>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%measured_V_addr_1 = getelementptr [6 x i16]* %measured_V, i64 0, i64 1" [PID/pid.cpp:93]   --->   Operation 81 'getelementptr' 'measured_V_addr_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_3 : Operation 82 [2/2] (2.32ns)   --->   "%p_Val2_12 = load i16* %measured_V_addr_1, align 2" [PID/pid.cpp:93]   --->   Operation 82 'load' 'p_Val2_12' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%kp_V_addr_1 = getelementptr [6 x i32]* %kp_V, i64 0, i64 1" [PID/pid.cpp:96]   --->   Operation 83 'getelementptr' 'kp_V_addr_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_3 : Operation 84 [2/2] (2.32ns)   --->   "%kp_V_load_1 = load i32* %kp_V_addr_1, align 4" [PID/pid.cpp:96]   --->   Operation 84 'load' 'kp_V_load_1' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%ki_V_addr_1 = getelementptr [4 x i32]* %ki_V, i64 0, i64 1" [PID/pid.cpp:96]   --->   Operation 85 'getelementptr' 'ki_V_addr_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (2.32ns)   --->   "%ki_V_load_1 = load i32* %ki_V_addr_1, align 4" [PID/pid.cpp:96]   --->   Operation 86 'load' 'ki_V_load_1' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%kd_V_addr_1 = getelementptr [4 x i32]* %kd_V, i64 0, i64 1" [PID/pid.cpp:96]   --->   Operation 87 'getelementptr' 'kd_V_addr_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_3 : Operation 88 [2/2] (2.32ns)   --->   "%kd_V_load_1 = load i32* %kd_V_addr_1, align 4" [PID/pid.cpp:96]   --->   Operation 88 'load' 'kd_V_load_1' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 4 <SV = 3> <Delay = 8.51>
ST_4 : Operation 89 [1/2] (2.32ns)   --->   "%p_Val2_11 = load i16* %cmdIn_V_addr_2, align 2" [PID/pid.cpp:66]   --->   Operation 89 'load' 'p_Val2_11' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_3 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 3" [PID/pid.cpp:66]   --->   Operation 90 'getelementptr' 'cmdIn_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 91 [2/2] (2.32ns)   --->   "%p_Val2_21 = load i16* %cmdIn_V_addr_3, align 2" [PID/pid.cpp:66]   --->   Operation 91 'load' 'p_Val2_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%p_Val2_4 = load i32* @integral_pos_V_0, align 4" [PID/pid.cpp:83]   --->   Operation 92 'load' 'p_Val2_4' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = sext i17 %p_Val2_3 to i32" [PID/pid.cpp:83]   --->   Operation 93 'sext' 'tmp' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.55ns)   --->   "%tmp_6 = add i32 %tmp, %p_Val2_4" [PID/pid.cpp:83]   --->   Operation 94 'add' 'tmp_6' <Predicate = (tmp_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [1/1] (2.47ns)   --->   "%tmp_s = icmp slt i32 %tmp_6, -819200" [PID/pid.cpp:83]   --->   Operation 95 'icmp' 'tmp_s' <Predicate = (tmp_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 96 [1/1] (2.47ns)   --->   "%tmp_1 = icmp sgt i32 %tmp_6, 819200" [PID/pid.cpp:83]   --->   Operation 96 'icmp' 'tmp_1' <Predicate = (tmp_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node tmp_2)   --->   "%p_tmp_6_cast = select i1 %tmp_s, i32 -819200, i32 819200" [PID/pid.cpp:83]   --->   Operation 97 'select' 'p_tmp_6_cast' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node tmp_2)   --->   "%tmp_4 = or i1 %tmp_s, %tmp_1" [PID/pid.cpp:83]   --->   Operation 98 'or' 'tmp_4' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_2 = select i1 %tmp_4, i32 %p_tmp_6_cast, i32 %tmp_6" [PID/pid.cpp:83]   --->   Operation 99 'select' 'tmp_2' <Predicate = (tmp_7)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (1.76ns)   --->   "store i32 %tmp_2, i32* @integral_pos_V_0, align 4" [PID/pid.cpp:83]   --->   Operation 100 'store' <Predicate = (tmp_7)> <Delay = 1.76>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i32 %kp_V_load to i49" [PID/pid.cpp:85]   --->   Operation 101 'sext' 'OP1_V_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%OP2_V_cast = sext i17 %p_Val2_3 to i49" [PID/pid.cpp:85]   --->   Operation 102 'sext' 'OP2_V_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (8.51ns)   --->   "%p_Val2_7 = mul i49 %OP2_V_cast, %OP1_V_cast" [PID/pid.cpp:85]   --->   Operation 103 'mul' 'p_Val2_7' <Predicate = (tmp_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%OP1_V_2_cast = sext i32 %kd_V_load to i50" [PID/pid.cpp:85]   --->   Operation 104 'sext' 'OP1_V_2_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%OP2_V_2_cast = sext i18 %tmp_10 to i50" [PID/pid.cpp:85]   --->   Operation 105 'sext' 'OP2_V_2_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (8.51ns)   --->   "%p_Val2_8 = mul i50 %OP2_V_2_cast, %OP1_V_2_cast" [PID/pid.cpp:85]   --->   Operation 106 'mul' 'p_Val2_8' <Predicate = (tmp_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_19 = sext i16 %p_Val2_11 to i17" [PID/pid.cpp:93]   --->   Operation 107 'sext' 'tmp_19' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 108 [1/2] (2.32ns)   --->   "%p_Val2_12 = load i16* %measured_V_addr_1, align 2" [PID/pid.cpp:93]   --->   Operation 108 'load' 'p_Val2_12' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_20 = sext i16 %p_Val2_12 to i17" [PID/pid.cpp:93]   --->   Operation 109 'sext' 'tmp_20' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (2.07ns)   --->   "%p_Val2_13 = sub i17 %tmp_19, %tmp_20" [PID/pid.cpp:93]   --->   Operation 110 'sub' 'p_Val2_13' <Predicate = (tmp_7)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_23_cast = sext i17 %p_Val2_13 to i18" [PID/pid.cpp:94]   --->   Operation 111 'sext' 'tmp_23_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%p_Val2_15 = load i16* @last_error_pos_V_1, align 2" [PID/pid.cpp:95]   --->   Operation 112 'load' 'p_Val2_15' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_28_cast = sext i16 %p_Val2_15 to i18" [PID/pid.cpp:95]   --->   Operation 113 'sext' 'tmp_28_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (2.10ns)   --->   "%tmp_27 = sub i18 %tmp_23_cast, %tmp_28_cast" [PID/pid.cpp:95]   --->   Operation 114 'sub' 'tmp_27' <Predicate = (tmp_7)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/2] (2.32ns)   --->   "%kp_V_load_1 = load i32* %kp_V_addr_1, align 4" [PID/pid.cpp:96]   --->   Operation 115 'load' 'kp_V_load_1' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 116 [1/2] (2.32ns)   --->   "%ki_V_load_1 = load i32* %ki_V_addr_1, align 4" [PID/pid.cpp:96]   --->   Operation 116 'load' 'ki_V_load_1' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 117 [1/2] (2.32ns)   --->   "%kd_V_load_1 = load i32* %kd_V_addr_1, align 4" [PID/pid.cpp:96]   --->   Operation 117 'load' 'kd_V_load_1' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_42 = trunc i17 %p_Val2_13 to i16" [PID/pid.cpp:98]   --->   Operation 118 'trunc' 'tmp_42' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 119 [1/1] (1.76ns)   --->   "store i16 %tmp_42, i16* @last_error_pos_V_1, align 2" [PID/pid.cpp:98]   --->   Operation 119 'store' <Predicate = (tmp_7)> <Delay = 1.76>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%measured_V_addr_2 = getelementptr [6 x i16]* %measured_V, i64 0, i64 2" [PID/pid.cpp:104]   --->   Operation 120 'getelementptr' 'measured_V_addr_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (2.32ns)   --->   "%p_Val2_22 = load i16* %measured_V_addr_2, align 2" [PID/pid.cpp:104]   --->   Operation 121 'load' 'p_Val2_22' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%kp_V_addr_2 = getelementptr [6 x i32]* %kp_V, i64 0, i64 2" [PID/pid.cpp:104]   --->   Operation 122 'getelementptr' 'kp_V_addr_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_4 : Operation 123 [2/2] (2.32ns)   --->   "%kp_V_load_2 = load i32* %kp_V_addr_2, align 4" [PID/pid.cpp:104]   --->   Operation 123 'load' 'kp_V_load_2' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 124 [1/1] (0.00ns)   --->   "%ki_V_addr_3 = getelementptr [4 x i32]* %ki_V, i64 0, i64 3" [PID/pid.cpp:153]   --->   Operation 124 'getelementptr' 'ki_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 125 [2/2] (2.32ns)   --->   "%ki_V_load_3 = load i32* %ki_V_addr_3, align 4" [PID/pid.cpp:153]   --->   Operation 125 'load' 'ki_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%kd_V_addr_3 = getelementptr [4 x i32]* %kd_V, i64 0, i64 3" [PID/pid.cpp:153]   --->   Operation 126 'getelementptr' 'kd_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [2/2] (2.32ns)   --->   "%kd_V_load_3 = load i32* %kd_V_addr_3, align 4" [PID/pid.cpp:153]   --->   Operation 127 'load' 'kd_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 5 <SV = 4> <Delay = 8.51>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%cmdIn_V_addr = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 0" [PID/pid.cpp:66]   --->   Operation 128 'getelementptr' 'cmdIn_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 129 [2/2] (2.32ns)   --->   "%p_Val2_49 = load i16* %cmdIn_V_addr, align 2" [PID/pid.cpp:66]   --->   Operation 129 'load' 'p_Val2_49' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_3_1 = sext i16 %p_Val2_1 to i32" [PID/pid.cpp:69]   --->   Operation 130 'sext' 'tmp_3_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (0.00ns)   --->   "%test_V_addr_1 = getelementptr [4096 x i32]* %test_V, i64 0, i64 1" [PID/pid.cpp:69]   --->   Operation 131 'getelementptr' 'test_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 132 [2/2] (3.25ns)   --->   "store i32 %tmp_3_1, i32* %test_V_addr_1, align 4" [PID/pid.cpp:69]   --->   Operation 132 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_5 : Operation 133 [1/2] (2.32ns)   --->   "%p_Val2_21 = load i16* %cmdIn_V_addr_3, align 2" [PID/pid.cpp:66]   --->   Operation 133 'load' 'p_Val2_21' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%OP1_V = sext i32 %ki_V_load to i64" [PID/pid.cpp:85]   --->   Operation 134 'sext' 'OP1_V' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns)   --->   "%OP2_V = sext i32 %tmp_2 to i64" [PID/pid.cpp:85]   --->   Operation 135 'sext' 'OP2_V' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 136 [1/1] (8.51ns)   --->   "%p_Val2_6 = mul nsw i64 %OP2_V, %OP1_V" [PID/pid.cpp:85]   --->   Operation 136 'mul' 'p_Val2_6' <Predicate = (tmp_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%p_Val2_14 = load i32* @integral_pos_V_1, align 4" [PID/pid.cpp:94]   --->   Operation 137 'load' 'p_Val2_14' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_21 = sext i17 %p_Val2_13 to i32" [PID/pid.cpp:94]   --->   Operation 138 'sext' 'tmp_21' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 139 [1/1] (2.55ns)   --->   "%tmp_22 = add i32 %tmp_21, %p_Val2_14" [PID/pid.cpp:94]   --->   Operation 139 'add' 'tmp_22' <Predicate = (tmp_7)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (2.47ns)   --->   "%tmp_23 = icmp slt i32 %tmp_22, -819200" [PID/pid.cpp:94]   --->   Operation 140 'icmp' 'tmp_23' <Predicate = (tmp_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (2.47ns)   --->   "%tmp_24 = icmp sgt i32 %tmp_22, 819200" [PID/pid.cpp:94]   --->   Operation 141 'icmp' 'tmp_24' <Predicate = (tmp_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%p_tmp_1_cast = select i1 %tmp_23, i32 -819200, i32 819200" [PID/pid.cpp:94]   --->   Operation 142 'select' 'p_tmp_1_cast' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node tmp_26)   --->   "%tmp_25 = or i1 %tmp_23, %tmp_24" [PID/pid.cpp:94]   --->   Operation 143 'or' 'tmp_25' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_26 = select i1 %tmp_25, i32 %p_tmp_1_cast, i32 %tmp_22" [PID/pid.cpp:94]   --->   Operation 144 'select' 'tmp_26' <Predicate = (tmp_7)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (1.76ns)   --->   "store i32 %tmp_26, i32* @integral_pos_V_1, align 4" [PID/pid.cpp:94]   --->   Operation 145 'store' <Predicate = (tmp_7)> <Delay = 1.76>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "%OP1_V_3_cast = sext i32 %kp_V_load_1 to i49" [PID/pid.cpp:96]   --->   Operation 146 'sext' 'OP1_V_3_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns)   --->   "%OP2_V_3_cast = sext i17 %p_Val2_13 to i49" [PID/pid.cpp:96]   --->   Operation 147 'sext' 'OP2_V_3_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 148 [1/1] (8.51ns)   --->   "%p_Val2_17 = mul i49 %OP2_V_3_cast, %OP1_V_3_cast" [PID/pid.cpp:96]   --->   Operation 148 'mul' 'p_Val2_17' <Predicate = (tmp_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "%OP1_V_5_cast = sext i32 %kd_V_load_1 to i50" [PID/pid.cpp:96]   --->   Operation 149 'sext' 'OP1_V_5_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 150 [1/1] (0.00ns)   --->   "%OP2_V_5_cast = sext i18 %tmp_27 to i50" [PID/pid.cpp:96]   --->   Operation 150 'sext' 'OP2_V_5_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 151 [1/1] (8.51ns)   --->   "%p_Val2_18 = mul i50 %OP2_V_5_cast, %OP1_V_5_cast" [PID/pid.cpp:96]   --->   Operation 151 'mul' 'p_Val2_18' <Predicate = (tmp_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_36 = sext i16 %p_Val2_21 to i17" [PID/pid.cpp:104]   --->   Operation 152 'sext' 'tmp_36' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 153 [1/2] (2.32ns)   --->   "%p_Val2_22 = load i16* %measured_V_addr_2, align 2" [PID/pid.cpp:104]   --->   Operation 153 'load' 'p_Val2_22' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_37 = sext i16 %p_Val2_22 to i17" [PID/pid.cpp:104]   --->   Operation 154 'sext' 'tmp_37' <Predicate = (tmp_7)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (2.07ns)   --->   "%r_V = sub i17 %tmp_36, %tmp_37" [PID/pid.cpp:104]   --->   Operation 155 'sub' 'r_V' <Predicate = (tmp_7)> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/2] (2.32ns)   --->   "%kp_V_load_2 = load i32* %kp_V_addr_2, align 4" [PID/pid.cpp:104]   --->   Operation 156 'load' 'kp_V_load_2' <Predicate = (tmp_7)> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%measured_V_addr_4 = getelementptr [6 x i16]* %measured_V, i64 0, i64 4" [PID/pid.cpp:150]   --->   Operation 157 'getelementptr' 'measured_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [2/2] (2.32ns)   --->   "%p_Val2_38 = load i16* %measured_V_addr_4, align 2" [PID/pid.cpp:150]   --->   Operation 158 'load' 'p_Val2_38' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%kp_V_addr_4 = getelementptr [6 x i32]* %kp_V, i64 0, i64 4" [PID/pid.cpp:153]   --->   Operation 159 'getelementptr' 'kp_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [2/2] (2.32ns)   --->   "%kp_V_load_4 = load i32* %kp_V_addr_4, align 4" [PID/pid.cpp:153]   --->   Operation 160 'load' 'kp_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 161 [1/2] (2.32ns)   --->   "%ki_V_load_3 = load i32* %ki_V_addr_3, align 4" [PID/pid.cpp:153]   --->   Operation 161 'load' 'ki_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_5 : Operation 162 [1/2] (2.32ns)   --->   "%kd_V_load_3 = load i32* %kd_V_addr_3, align 4" [PID/pid.cpp:153]   --->   Operation 162 'load' 'kd_V_load_3' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 6 <SV = 5> <Delay = 8.51>
ST_6 : Operation 163 [1/2] (2.32ns)   --->   "%p_Val2_49 = load i16* %cmdIn_V_addr, align 2" [PID/pid.cpp:66]   --->   Operation 163 'load' 'p_Val2_49' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_3 = sext i16 %p_Val2_49 to i32" [PID/pid.cpp:69]   --->   Operation 164 'sext' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 165 [1/1] (0.00ns)   --->   "%test_V_addr = getelementptr [4096 x i32]* %test_V, i64 0, i64 0" [PID/pid.cpp:69]   --->   Operation 165 'getelementptr' 'test_V_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 166 [2/2] (3.25ns)   --->   "store i32 %tmp_3, i32* %test_V_addr, align 4" [PID/pid.cpp:69]   --->   Operation 166 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 167 [1/2] (3.25ns)   --->   "store i32 %tmp_3_1, i32* %test_V_addr_1, align 4" [PID/pid.cpp:69]   --->   Operation 167 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_6 : Operation 168 [1/1] (0.00ns)   --->   "%cmdIn_V_addr_4 = getelementptr [6 x i16]* %cmdIn_V, i64 0, i64 4" [PID/pid.cpp:66]   --->   Operation 168 'getelementptr' 'cmdIn_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 169 [2/2] (2.32ns)   --->   "%cmdIn_V_load_4 = load i16* %cmdIn_V_addr_4, align 2" [PID/pid.cpp:66]   --->   Operation 169 'load' 'cmdIn_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 170 [1/1] (0.00ns)   --->   "%p_Val2_7_cast = sext i49 %p_Val2_7 to i64" [PID/pid.cpp:85]   --->   Operation 170 'sext' 'p_Val2_7_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_11 = zext i64 %p_Val2_7_cast to i65" [PID/pid.cpp:85]   --->   Operation 171 'zext' 'tmp_11' <Predicate = (tmp_7)> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (0.00ns)   --->   "%tmp_12 = zext i64 %p_Val2_6 to i65" [PID/pid.cpp:85]   --->   Operation 172 'zext' 'tmp_12' <Predicate = (tmp_7)> <Delay = 0.00>
ST_6 : Operation 173 [1/1] (3.52ns)   --->   "%p_Val2_9 = add nsw i65 %tmp_11, %tmp_12" [PID/pid.cpp:85]   --->   Operation 173 'add' 'p_Val2_9' <Predicate = (tmp_7)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "%OP1_V_1 = sext i32 %ki_V_load_1 to i64" [PID/pid.cpp:96]   --->   Operation 174 'sext' 'OP1_V_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%OP2_V_1 = sext i32 %tmp_26 to i64" [PID/pid.cpp:96]   --->   Operation 175 'sext' 'OP2_V_1' <Predicate = (tmp_7)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (8.51ns)   --->   "%p_Val2_16 = mul nsw i64 %OP2_V_1, %OP1_V_1" [PID/pid.cpp:96]   --->   Operation 176 'mul' 'p_Val2_16' <Predicate = (tmp_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%OP1_V_2 = sext i32 %kp_V_load_2 to i49" [PID/pid.cpp:104]   --->   Operation 177 'sext' 'OP1_V_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%OP2_V_2 = sext i17 %r_V to i49" [PID/pid.cpp:104]   --->   Operation 178 'sext' 'OP2_V_2' <Predicate = (tmp_7)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (8.51ns)   --->   "%p_Val2_23 = mul nsw i49 %OP2_V_2, %OP1_V_2" [PID/pid.cpp:104]   --->   Operation 179 'mul' 'p_Val2_23' <Predicate = (tmp_7)> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%phitmp = call i16 @_ssdm_op_PartSelect.i16.i49.i32.i32(i49 %p_Val2_23, i32 13, i32 28)" [PID/pid.cpp:105]   --->   Operation 180 'partselect' 'phitmp' <Predicate = (tmp_7)> <Delay = 0.00>
ST_6 : Operation 181 [1/2] (2.32ns)   --->   "%p_Val2_38 = load i16* %measured_V_addr_4, align 2" [PID/pid.cpp:150]   --->   Operation 181 'load' 'p_Val2_38' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 182 [1/2] (2.32ns)   --->   "%kp_V_load_4 = load i32* %kp_V_addr_4, align 4" [PID/pid.cpp:153]   --->   Operation 182 'load' 'kp_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 183 [1/1] (0.00ns)   --->   "%measured_V_addr_5 = getelementptr [6 x i16]* %measured_V, i64 0, i64 5" [PID/pid.cpp:162]   --->   Operation 183 'getelementptr' 'measured_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 184 [2/2] (2.32ns)   --->   "%p_Val2_47 = load i16* %measured_V_addr_5, align 2" [PID/pid.cpp:162]   --->   Operation 184 'load' 'p_Val2_47' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_6 : Operation 185 [1/1] (0.00ns)   --->   "%kp_V_addr_5 = getelementptr [6 x i32]* %kp_V, i64 0, i64 5" [PID/pid.cpp:162]   --->   Operation 185 'getelementptr' 'kp_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 186 [2/2] (2.32ns)   --->   "%kp_V_load_5 = load i32* %kp_V_addr_5, align 4" [PID/pid.cpp:162]   --->   Operation 186 'load' 'kp_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 7 <SV = 6> <Delay = 7.06>
ST_7 : Operation 187 [1/2] (3.25ns)   --->   "store i32 %tmp_3, i32* %test_V_addr, align 4" [PID/pid.cpp:69]   --->   Operation 187 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_3_2 = sext i16 %p_Val2_11 to i32" [PID/pid.cpp:69]   --->   Operation 188 'sext' 'tmp_3_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "%test_V_addr_2 = getelementptr [4096 x i32]* %test_V, i64 0, i64 2" [PID/pid.cpp:69]   --->   Operation 189 'getelementptr' 'test_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [2/2] (3.25ns)   --->   "store i32 %tmp_3_2, i32* %test_V_addr_2, align 4" [PID/pid.cpp:69]   --->   Operation 190 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_7 : Operation 191 [1/2] (2.32ns)   --->   "%cmdIn_V_load_4 = load i16* %cmdIn_V_addr_4, align 2" [PID/pid.cpp:66]   --->   Operation 191 'load' 'cmdIn_V_load_4' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 192 [1/1] (1.76ns)   --->   "br label %_ifconv1"   --->   Operation 192 'br' <Predicate = (!tmp_7)> <Delay = 1.76>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%p_Val2_8_cast = sext i50 %p_Val2_8 to i64" [PID/pid.cpp:85]   --->   Operation 193 'sext' 'p_Val2_8_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 194 [1/1] (0.00ns)   --->   "%tmp_13 = zext i65 %p_Val2_9 to i66" [PID/pid.cpp:85]   --->   Operation 194 'zext' 'tmp_13' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_14 = zext i64 %p_Val2_8_cast to i66" [PID/pid.cpp:85]   --->   Operation 195 'zext' 'tmp_14' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (3.54ns)   --->   "%p_Val2_10 = add nsw i66 %tmp_14, %tmp_13" [PID/pid.cpp:85]   --->   Operation 196 'add' 'p_Val2_10' <Predicate = (tmp_7)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_15 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_10, i32 13, i32 44)" [PID/pid.cpp:85]   --->   Operation 197 'partselect' 'tmp_15' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 198 [1/1] (2.47ns)   --->   "%tmp_16 = icmp slt i32 %tmp_15, -8192" [PID/pid.cpp:86]   --->   Operation 198 'icmp' 'tmp_16' <Predicate = (tmp_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 199 [1/1] (2.47ns)   --->   "%tmp_17 = icmp sgt i32 %tmp_15, 8183" [PID/pid.cpp:86]   --->   Operation 199 'icmp' 'tmp_17' <Predicate = (tmp_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 200 [1/1] (0.00ns)   --->   "%p_Val2_17_cast = sext i49 %p_Val2_17 to i64" [PID/pid.cpp:96]   --->   Operation 200 'sext' 'p_Val2_17_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_28 = zext i64 %p_Val2_17_cast to i65" [PID/pid.cpp:96]   --->   Operation 201 'zext' 'tmp_28' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_29 = zext i64 %p_Val2_16 to i65" [PID/pid.cpp:96]   --->   Operation 202 'zext' 'tmp_29' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 203 [1/1] (3.52ns)   --->   "%p_Val2_19 = add nsw i65 %tmp_28, %tmp_29" [PID/pid.cpp:96]   --->   Operation 203 'add' 'p_Val2_19' <Predicate = (tmp_7)> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 204 [1/1] (0.00ns)   --->   "%p_Val2_18_cast = sext i50 %p_Val2_18 to i64" [PID/pid.cpp:96]   --->   Operation 204 'sext' 'p_Val2_18_cast' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_30 = zext i65 %p_Val2_19 to i66" [PID/pid.cpp:96]   --->   Operation 205 'zext' 'tmp_30' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_31 = zext i64 %p_Val2_18_cast to i66" [PID/pid.cpp:96]   --->   Operation 206 'zext' 'tmp_31' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 207 [1/1] (3.54ns)   --->   "%p_Val2_20 = add nsw i66 %tmp_31, %tmp_30" [PID/pid.cpp:96]   --->   Operation 207 'add' 'p_Val2_20' <Predicate = (tmp_7)> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_32 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_20, i32 13, i32 44)" [PID/pid.cpp:96]   --->   Operation 208 'partselect' 'tmp_32' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 209 [1/1] (0.00ns) (grouped into LUT with out node phitmp5)   --->   "%tmp_38 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %p_Val2_10, i32 13, i32 28)" [PID/pid.cpp:105]   --->   Operation 209 'partselect' 'tmp_38' <Predicate = (tmp_7)> <Delay = 0.00>
ST_7 : Operation 210 [1/1] (0.00ns) (grouped into LUT with out node phitmp5)   --->   "%tmp_39_cast = select i1 %tmp_16, i16 -8192, i16 8183" [PID/pid.cpp:105]   --->   Operation 210 'select' 'tmp_39_cast' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node phitmp5)   --->   "%tmp_40 = or i1 %tmp_16, %tmp_17" [PID/pid.cpp:105]   --->   Operation 211 'or' 'tmp_40' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 212 [1/1] (0.97ns) (out node of the LUT)   --->   "%phitmp5 = select i1 %tmp_40, i16 %tmp_39_cast, i16 %tmp_38" [PID/pid.cpp:105]   --->   Operation 212 'select' 'phitmp5' <Predicate = (tmp_7)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 213 [1/2] (2.32ns)   --->   "%p_Val2_47 = load i16* %measured_V_addr_5, align 2" [PID/pid.cpp:162]   --->   Operation 213 'load' 'p_Val2_47' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>
ST_7 : Operation 214 [1/2] (2.32ns)   --->   "%kp_V_load_5 = load i32* %kp_V_addr_5, align 4" [PID/pid.cpp:162]   --->   Operation 214 'load' 'kp_V_load_5' <Predicate = true> <Delay = 2.32> <Core = "RAM_1P">   --->   Core 42 'RAM_1P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 6> <RAM>

State 8 <SV = 7> <Delay = 7.29>
ST_8 : Operation 215 [1/2] (3.25ns)   --->   "store i32 %tmp_3_2, i32* %test_V_addr_2, align 4" [PID/pid.cpp:69]   --->   Operation 215 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_3_3 = sext i16 %p_Val2_21 to i32" [PID/pid.cpp:69]   --->   Operation 216 'sext' 'tmp_3_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%test_V_addr_3 = getelementptr [4096 x i32]* %test_V, i64 0, i64 3" [PID/pid.cpp:69]   --->   Operation 217 'getelementptr' 'test_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 218 [2/2] (3.25ns)   --->   "store i32 %tmp_3_3, i32* %test_V_addr_3, align 4" [PID/pid.cpp:69]   --->   Operation 218 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %_ifconv, label %0" [PID/pid.cpp:76]   --->   Operation 219 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (2.47ns)   --->   "%tmp_33 = icmp slt i32 %tmp_32, -8192" [PID/pid.cpp:97]   --->   Operation 220 'icmp' 'tmp_33' <Predicate = (tmp_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (2.47ns)   --->   "%tmp_34 = icmp sgt i32 %tmp_32, 8183" [PID/pid.cpp:97]   --->   Operation 221 'icmp' 'tmp_34' <Predicate = (tmp_7)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node phitmp6)   --->   "%tmp_41 = call i16 @_ssdm_op_PartSelect.i16.i66.i32.i32(i66 %p_Val2_20, i32 13, i32 28)" [PID/pid.cpp:105]   --->   Operation 222 'partselect' 'tmp_41' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node phitmp6)   --->   "%tmp_42_cast = select i1 %tmp_33, i16 -8192, i16 8183" [PID/pid.cpp:105]   --->   Operation 223 'select' 'tmp_42_cast' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node phitmp6)   --->   "%tmp_43 = or i1 %tmp_33, %tmp_34" [PID/pid.cpp:105]   --->   Operation 224 'or' 'tmp_43' <Predicate = (tmp_7)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.97ns) (out node of the LUT)   --->   "%phitmp6 = select i1 %tmp_43, i16 %tmp_42_cast, i16 %tmp_41" [PID/pid.cpp:105]   --->   Operation 225 'select' 'phitmp6' <Predicate = (tmp_7)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 226 [1/1] (1.76ns)   --->   "br label %_ifconv1" [PID/pid.cpp:105]   --->   Operation 226 'br' <Predicate = (tmp_7)> <Delay = 1.76>
ST_8 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%p_Val2_s_16 = phi i16 [ 0, %0 ], [ %phitmp, %_ifconv ]" [PID/pid.cpp:120]   --->   Operation 227 'phi' 'p_Val2_s_16' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%p_Val2_24 = phi i16 [ 0, %0 ], [ %phitmp6, %_ifconv ]" [PID/pid.cpp:119]   --->   Operation 228 'phi' 'p_Val2_24' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%p_Val2_25 = phi i16 [ 0, %0 ], [ %phitmp5, %_ifconv ]" [PID/pid.cpp:118]   --->   Operation 229 'phi' 'p_Val2_25' <Predicate = (tmp_7)> <Delay = 0.00>
ST_8 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%p_Val2_26 = select i1 %tmp_7, i16 %p_Val2_s_16, i16 %p_Val2_21" [PID/pid.cpp:162]   --->   Operation 230 'select' 'p_Val2_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%p_Val2_27 = select i1 %tmp_7, i16 %p_Val2_24, i16 %p_Val2_11" [PID/pid.cpp:150]   --->   Operation 231 'select' 'p_Val2_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%p_Val2_28 = select i1 %tmp_7, i16 %p_Val2_25, i16 %p_Val2_1" [PID/pid.cpp:139]   --->   Operation 232 'select' 'p_Val2_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%tmp_44 = sext i16 %p_Val2_28 to i17" [PID/pid.cpp:139]   --->   Operation 233 'sext' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_30)   --->   "%tmp_45 = sext i16 %p_Val2_29 to i17" [PID/pid.cpp:139]   --->   Operation 234 'sext' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 235 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_30 = sub i17 %tmp_44, %tmp_45" [PID/pid.cpp:139]   --->   Operation 235 'sub' 'p_Val2_30' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 236 [1/1] (0.00ns)   --->   "%tmp_62 = trunc i17 %p_Val2_30 to i16" [PID/pid.cpp:144]   --->   Operation 236 'trunc' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%tmp_63 = sext i16 %p_Val2_27 to i17" [PID/pid.cpp:150]   --->   Operation 237 'sext' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_39)   --->   "%tmp_64 = sext i16 %p_Val2_38 to i17" [PID/pid.cpp:150]   --->   Operation 238 'sext' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 239 [1/1] (2.07ns) (out node of the LUT)   --->   "%p_Val2_39 = sub i17 %tmp_63, %tmp_64" [PID/pid.cpp:150]   --->   Operation 239 'sub' 'p_Val2_39' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_81 = trunc i17 %p_Val2_39 to i16" [PID/pid.cpp:156]   --->   Operation 240 'trunc' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_82 = sext i16 %p_Val2_26 to i17" [PID/pid.cpp:162]   --->   Operation 241 'sext' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node r_V_1)   --->   "%tmp_83 = sext i16 %p_Val2_47 to i17" [PID/pid.cpp:162]   --->   Operation 242 'sext' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 243 [1/1] (2.07ns) (out node of the LUT)   --->   "%r_V_1 = sub i17 %tmp_82, %tmp_83" [PID/pid.cpp:162]   --->   Operation 243 'sub' 'r_V_1' <Predicate = true> <Delay = 2.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.51>
ST_9 : Operation 244 [1/2] (3.25ns)   --->   "store i32 %tmp_3_3, i32* %test_V_addr_3, align 4" [PID/pid.cpp:69]   --->   Operation 244 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%tmp_3_4 = sext i16 %cmdIn_V_load_4 to i32" [PID/pid.cpp:69]   --->   Operation 245 'sext' 'tmp_3_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (0.00ns)   --->   "%test_V_addr_4 = getelementptr [4096 x i32]* %test_V, i64 0, i64 4" [PID/pid.cpp:69]   --->   Operation 246 'getelementptr' 'test_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 247 [2/2] (3.25ns)   --->   "store i32 %tmp_3_4, i32* %test_V_addr_4, align 4" [PID/pid.cpp:69]   --->   Operation 247 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_9 : Operation 248 [1/1] (0.00ns)   --->   "%p_Val2_31 = load i32* @integral_rate_V_0, align 4" [PID/pid.cpp:140]   --->   Operation 248 'load' 'p_Val2_31' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 249 [1/1] (0.00ns)   --->   "%tmp_46 = sext i17 %p_Val2_30 to i32" [PID/pid.cpp:140]   --->   Operation 249 'sext' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_47_cast = sext i17 %p_Val2_30 to i18" [PID/pid.cpp:140]   --->   Operation 250 'sext' 'tmp_47_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 251 [1/1] (2.55ns)   --->   "%tmp_47 = add i32 %tmp_46, %p_Val2_31" [PID/pid.cpp:140]   --->   Operation 251 'add' 'tmp_47' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 252 [1/1] (2.47ns)   --->   "%tmp_48 = icmp slt i32 %tmp_47, -819200" [PID/pid.cpp:140]   --->   Operation 252 'icmp' 'tmp_48' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 253 [1/1] (2.47ns)   --->   "%tmp_49 = icmp sgt i32 %tmp_47, 819200" [PID/pid.cpp:140]   --->   Operation 253 'icmp' 'tmp_49' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%p_tmp_3_cast = select i1 %tmp_48, i32 -819200, i32 819200" [PID/pid.cpp:140]   --->   Operation 254 'select' 'p_tmp_3_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node tmp_51)   --->   "%tmp_50 = or i1 %tmp_48, %tmp_49" [PID/pid.cpp:140]   --->   Operation 255 'or' 'tmp_50' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_51 = select i1 %tmp_50, i32 %p_tmp_3_cast, i32 %tmp_47" [PID/pid.cpp:140]   --->   Operation 256 'select' 'tmp_51' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (0.00ns)   --->   "store i32 %tmp_51, i32* @integral_rate_V_0, align 4" [PID/pid.cpp:140]   --->   Operation 257 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 258 [1/1] (0.00ns)   --->   "%p_Val2_32 = load i16* @last_error_rate_V_0, align 2" [PID/pid.cpp:141]   --->   Operation 258 'load' 'p_Val2_32' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 259 [1/1] (0.00ns)   --->   "%tmp_52_cast = sext i16 %p_Val2_32 to i18" [PID/pid.cpp:141]   --->   Operation 259 'sext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 260 [1/1] (2.10ns)   --->   "%tmp_52 = sub i18 %tmp_47_cast, %tmp_52_cast" [PID/pid.cpp:141]   --->   Operation 260 'sub' 'tmp_52' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 261 [1/1] (0.00ns)   --->   "%OP1_V_7_cast = sext i32 %kp_V_load_3 to i49" [PID/pid.cpp:142]   --->   Operation 261 'sext' 'OP1_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 262 [1/1] (0.00ns)   --->   "%OP2_V_7_cast = sext i17 %p_Val2_30 to i49" [PID/pid.cpp:142]   --->   Operation 262 'sext' 'OP2_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 263 [1/1] (8.51ns)   --->   "%p_Val2_33 = mul i49 %OP2_V_7_cast, %OP1_V_7_cast" [PID/pid.cpp:142]   --->   Operation 263 'mul' 'p_Val2_33' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 264 [1/1] (0.00ns)   --->   "store i16 %tmp_62, i16* @last_error_rate_V_0, align 2" [PID/pid.cpp:144]   --->   Operation 264 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 265 [1/1] (0.00ns)   --->   "%p_Val2_40 = load i32* @integral_rate_V_1, align 4" [PID/pid.cpp:151]   --->   Operation 265 'load' 'p_Val2_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 266 [1/1] (0.00ns)   --->   "%tmp_65 = sext i17 %p_Val2_39 to i32" [PID/pid.cpp:151]   --->   Operation 266 'sext' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 267 [1/1] (0.00ns)   --->   "%tmp_67_cast = sext i17 %p_Val2_39 to i18" [PID/pid.cpp:151]   --->   Operation 267 'sext' 'tmp_67_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 268 [1/1] (2.55ns)   --->   "%tmp_66 = add i32 %tmp_65, %p_Val2_40" [PID/pid.cpp:151]   --->   Operation 268 'add' 'tmp_66' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 269 [1/1] (2.47ns)   --->   "%tmp_67 = icmp slt i32 %tmp_66, -819200" [PID/pid.cpp:151]   --->   Operation 269 'icmp' 'tmp_67' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 270 [1/1] (2.47ns)   --->   "%tmp_68 = icmp sgt i32 %tmp_66, 819200" [PID/pid.cpp:151]   --->   Operation 270 'icmp' 'tmp_68' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%p_tmp_4_cast = select i1 %tmp_67, i32 -819200, i32 819200" [PID/pid.cpp:151]   --->   Operation 271 'select' 'p_tmp_4_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 272 [1/1] (0.00ns) (grouped into LUT with out node tmp_70)   --->   "%tmp_69 = or i1 %tmp_67, %tmp_68" [PID/pid.cpp:151]   --->   Operation 272 'or' 'tmp_69' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 273 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_70 = select i1 %tmp_69, i32 %p_tmp_4_cast, i32 %tmp_66" [PID/pid.cpp:151]   --->   Operation 273 'select' 'tmp_70' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 274 [1/1] (0.00ns)   --->   "store i32 %tmp_70, i32* @integral_rate_V_1, align 4" [PID/pid.cpp:151]   --->   Operation 274 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 275 [1/1] (0.00ns)   --->   "%p_Val2_41 = load i16* @last_error_rate_V_1, align 2" [PID/pid.cpp:152]   --->   Operation 275 'load' 'p_Val2_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 276 [1/1] (0.00ns)   --->   "%tmp_72_cast = sext i16 %p_Val2_41 to i18" [PID/pid.cpp:152]   --->   Operation 276 'sext' 'tmp_72_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 277 [1/1] (2.10ns)   --->   "%tmp_71 = sub i18 %tmp_67_cast, %tmp_72_cast" [PID/pid.cpp:152]   --->   Operation 277 'sub' 'tmp_71' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 278 [1/1] (0.00ns)   --->   "%OP1_V_10_cast = sext i32 %kp_V_load_4 to i49" [PID/pid.cpp:153]   --->   Operation 278 'sext' 'OP1_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 279 [1/1] (0.00ns)   --->   "%OP2_V_10_cast = sext i17 %p_Val2_39 to i49" [PID/pid.cpp:153]   --->   Operation 279 'sext' 'OP2_V_10_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 280 [1/1] (8.51ns)   --->   "%p_Val2_42 = mul i49 %OP2_V_10_cast, %OP1_V_10_cast" [PID/pid.cpp:153]   --->   Operation 280 'mul' 'p_Val2_42' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 281 [1/1] (0.00ns)   --->   "store i16 %tmp_81, i16* @last_error_rate_V_1, align 2" [PID/pid.cpp:156]   --->   Operation 281 'store' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 282 [1/1] (0.00ns)   --->   "%OP1_V_5 = sext i32 %kp_V_load_5 to i49" [PID/pid.cpp:162]   --->   Operation 282 'sext' 'OP1_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 283 [1/1] (0.00ns)   --->   "%OP2_V_5 = sext i17 %r_V_1 to i49" [PID/pid.cpp:162]   --->   Operation 283 'sext' 'OP2_V_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 284 [1/1] (8.51ns)   --->   "%p_Val2_48 = mul nsw i49 %OP2_V_5, %OP1_V_5" [PID/pid.cpp:162]   --->   Operation 284 'mul' 'p_Val2_48' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_84 = call i17 @_ssdm_op_PartSelect.i17.i49.i32.i32(i49 %p_Val2_48, i32 13, i32 29)" [PID/pid.cpp:162]   --->   Operation 285 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 8.51>
ST_10 : Operation 286 [1/2] (3.25ns)   --->   "store i32 %tmp_3_4, i32* %test_V_addr_4, align 4" [PID/pid.cpp:69]   --->   Operation 286 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_3_5 = sext i16 %p_Val2_s to i32" [PID/pid.cpp:69]   --->   Operation 287 'sext' 'tmp_3_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 288 [1/1] (0.00ns)   --->   "%test_V_addr_5 = getelementptr [4096 x i32]* %test_V, i64 0, i64 5" [PID/pid.cpp:69]   --->   Operation 288 'getelementptr' 'test_V_addr_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 289 [2/2] (3.25ns)   --->   "store i32 %tmp_3_5, i32* %test_V_addr_5, align 4" [PID/pid.cpp:69]   --->   Operation 289 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%OP1_V_3 = sext i32 %ki_V_load_2 to i64" [PID/pid.cpp:142]   --->   Operation 290 'sext' 'OP1_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%OP2_V_3 = sext i32 %tmp_51 to i64" [PID/pid.cpp:142]   --->   Operation 291 'sext' 'OP2_V_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (8.51ns)   --->   "%p_Val2_34 = mul nsw i64 %OP2_V_3, %OP1_V_3" [PID/pid.cpp:142]   --->   Operation 292 'mul' 'p_Val2_34' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 293 [1/1] (0.00ns)   --->   "%OP1_V_9_cast = sext i32 %kd_V_load_2 to i50" [PID/pid.cpp:142]   --->   Operation 293 'sext' 'OP1_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 294 [1/1] (0.00ns)   --->   "%OP2_V_9_cast = sext i18 %tmp_52 to i50" [PID/pid.cpp:142]   --->   Operation 294 'sext' 'OP2_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 295 [1/1] (8.51ns)   --->   "%p_Val2_36 = mul i50 %OP2_V_9_cast, %OP1_V_9_cast" [PID/pid.cpp:142]   --->   Operation 295 'mul' 'p_Val2_36' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 296 [1/1] (0.00ns)   --->   "%OP1_V_4 = sext i32 %ki_V_load_3 to i64" [PID/pid.cpp:153]   --->   Operation 296 'sext' 'OP1_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 297 [1/1] (0.00ns)   --->   "%OP2_V_4 = sext i32 %tmp_70 to i64" [PID/pid.cpp:153]   --->   Operation 297 'sext' 'OP2_V_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 298 [1/1] (8.51ns)   --->   "%p_Val2_43 = mul nsw i64 %OP2_V_4, %OP1_V_4" [PID/pid.cpp:153]   --->   Operation 298 'mul' 'p_Val2_43' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 299 [1/1] (0.00ns)   --->   "%OP1_V_12_cast = sext i32 %kd_V_load_3 to i50" [PID/pid.cpp:153]   --->   Operation 299 'sext' 'OP1_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 300 [1/1] (0.00ns)   --->   "%OP2_V_12_cast = sext i18 %tmp_71 to i50" [PID/pid.cpp:153]   --->   Operation 300 'sext' 'OP2_V_12_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 301 [1/1] (8.51ns)   --->   "%p_Val2_45 = mul i50 %OP2_V_12_cast, %OP1_V_12_cast" [PID/pid.cpp:153]   --->   Operation 301 'mul' 'p_Val2_45' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.06>
ST_11 : Operation 302 [1/2] (3.25ns)   --->   "store i32 %tmp_3_5, i32* %test_V_addr_5, align 4" [PID/pid.cpp:69]   --->   Operation 302 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_11 : Operation 303 [1/1] (0.00ns)   --->   "%p_Val2_33_cast = sext i49 %p_Val2_33 to i64" [PID/pid.cpp:142]   --->   Operation 303 'sext' 'p_Val2_33_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 304 [1/1] (0.00ns)   --->   "%tmp_53 = zext i64 %p_Val2_33_cast to i65" [PID/pid.cpp:142]   --->   Operation 304 'zext' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_54 = zext i64 %p_Val2_34 to i65" [PID/pid.cpp:142]   --->   Operation 305 'zext' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (3.52ns)   --->   "%p_Val2_35 = add nsw i65 %tmp_53, %tmp_54" [PID/pid.cpp:142]   --->   Operation 306 'add' 'p_Val2_35' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 307 [1/1] (0.00ns)   --->   "%p_Val2_36_cast = sext i50 %p_Val2_36 to i64" [PID/pid.cpp:142]   --->   Operation 307 'sext' 'p_Val2_36_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 308 [1/1] (0.00ns)   --->   "%tmp_55 = zext i65 %p_Val2_35 to i66" [PID/pid.cpp:142]   --->   Operation 308 'zext' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_56 = zext i64 %p_Val2_36_cast to i66" [PID/pid.cpp:142]   --->   Operation 309 'zext' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (3.54ns)   --->   "%p_Val2_37 = add nsw i66 %tmp_56, %tmp_55" [PID/pid.cpp:142]   --->   Operation 310 'add' 'p_Val2_37' <Predicate = true> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 311 [1/1] (0.00ns)   --->   "%tmp_57 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_37, i32 13, i32 44)" [PID/pid.cpp:142]   --->   Operation 311 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 312 [1/1] (0.00ns)   --->   "%p_Val2_42_cast = sext i49 %p_Val2_42 to i64" [PID/pid.cpp:153]   --->   Operation 312 'sext' 'p_Val2_42_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 313 [1/1] (0.00ns)   --->   "%tmp_72 = zext i64 %p_Val2_42_cast to i65" [PID/pid.cpp:153]   --->   Operation 313 'zext' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_73 = zext i64 %p_Val2_43 to i65" [PID/pid.cpp:153]   --->   Operation 314 'zext' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 315 [1/1] (3.52ns)   --->   "%p_Val2_44 = add nsw i65 %tmp_72, %tmp_73" [PID/pid.cpp:153]   --->   Operation 315 'add' 'p_Val2_44' <Predicate = true> <Delay = 3.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 316 [1/1] (0.00ns)   --->   "%p_Val2_45_cast = sext i50 %p_Val2_45 to i64" [PID/pid.cpp:153]   --->   Operation 316 'sext' 'p_Val2_45_cast' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%tmp_74 = zext i65 %p_Val2_44 to i66" [PID/pid.cpp:153]   --->   Operation 317 'zext' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_75 = zext i64 %p_Val2_45_cast to i66" [PID/pid.cpp:153]   --->   Operation 318 'zext' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (3.54ns)   --->   "%p_Val2_46 = add nsw i66 %tmp_75, %tmp_74" [PID/pid.cpp:153]   --->   Operation 319 'add' 'p_Val2_46' <Predicate = true> <Delay = 3.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 320 [1/1] (0.00ns)   --->   "%tmp_76 = call i32 @_ssdm_op_PartSelect.i32.i66.i32.i32(i66 %p_Val2_46, i32 13, i32 44)" [PID/pid.cpp:153]   --->   Operation 320 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 8.59>
ST_12 : Operation 321 [1/1] (2.47ns)   --->   "%tmp_58 = icmp slt i32 %tmp_57, -8192" [PID/pid.cpp:143]   --->   Operation 321 'icmp' 'tmp_58' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 322 [1/1] (2.47ns)   --->   "%tmp_59 = icmp sgt i32 %tmp_57, 8183" [PID/pid.cpp:143]   --->   Operation 322 'icmp' 'tmp_59' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 323 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_60 = call i17 @_ssdm_op_PartSelect.i17.i66.i32.i32(i66 %p_Val2_37, i32 13, i32 29)" [PID/pid.cpp:142]   --->   Operation 323 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%phitmp1 = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %tmp_60, i2 0)" [PID/pid.cpp:143]   --->   Operation 324 'bitconcatenate' 'phitmp1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%sel_tmp = xor i1 %tmp_58, true" [PID/pid.cpp:143]   --->   Operation 325 'xor' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%sel_tmp2 = and i1 %tmp_59, %sel_tmp" [PID/pid.cpp:143]   --->   Operation 326 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 327 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_61 = or i1 %tmp_58, %sel_tmp2" [PID/pid.cpp:173]   --->   Operation 327 'or' 'tmp_61' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 328 [1/1] (2.47ns)   --->   "%tmp_77 = icmp slt i32 %tmp_76, -8192" [PID/pid.cpp:155]   --->   Operation 328 'icmp' 'tmp_77' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 329 [1/1] (2.47ns)   --->   "%tmp_78 = icmp sgt i32 %tmp_76, 8183" [PID/pid.cpp:155]   --->   Operation 329 'icmp' 'tmp_78' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_79 = call i17 @_ssdm_op_PartSelect.i17.i66.i32.i32(i66 %p_Val2_46, i32 13, i32 29)" [PID/pid.cpp:153]   --->   Operation 330 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%phitmp2 = call i19 @_ssdm_op_BitConcatenate.i19.i17.i2(i17 %tmp_79, i2 0)" [PID/pid.cpp:155]   --->   Operation 331 'bitconcatenate' 'phitmp2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 332 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%sel_tmp6 = xor i1 %tmp_77, true" [PID/pid.cpp:155]   --->   Operation 332 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%sel_tmp7 = and i1 %tmp_78, %sel_tmp6" [PID/pid.cpp:155]   --->   Operation 333 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_80 = or i1 %tmp_77, %sel_tmp7" [PID/pid.cpp:174]   --->   Operation 334 'or' 'tmp_80' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node tmp_85)   --->   "%tmp_85_cast = select i1 %tmp_58, i19 -32768, i19 32732" [PID/pid.cpp:173]   --->   Operation 335 'select' 'tmp_85_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 336 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_85 = select i1 %tmp_61, i19 %tmp_85_cast, i19 %phitmp1" [PID/pid.cpp:173]   --->   Operation 336 'select' 'tmp_85' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%p_shl1 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_85, i13 0)" [PID/pid.cpp:181]   --->   Operation 337 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%p_shl1_cast = sext i32 %p_shl1 to i33" [PID/pid.cpp:181]   --->   Operation 338 'sext' 'p_shl1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node tmp_86)   --->   "%tmp_87_cast = select i1 %tmp_77, i19 -32768, i19 32732" [PID/pid.cpp:174]   --->   Operation 339 'select' 'tmp_87_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 340 [1/1] (0.97ns) (out node of the LUT)   --->   "%tmp_86 = select i1 %tmp_80, i19 %tmp_87_cast, i19 %phitmp2" [PID/pid.cpp:174]   --->   Operation 340 'select' 'tmp_86' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%p_Val2_50 = call i32 @_ssdm_op_BitConcatenate.i32.i19.i13(i19 %tmp_86, i13 0)" [PID/pid.cpp:181]   --->   Operation 341 'bitconcatenate' 'p_Val2_50' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%p_Val2_50_cast = sext i32 %p_Val2_50 to i33" [PID/pid.cpp:181]   --->   Operation 342 'sext' 'p_Val2_50_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (2.55ns)   --->   "%addconv = sub i33 %p_Val2_50_cast, %p_shl1_cast" [PID/pid.cpp:181]   --->   Operation 343 'sub' 'addconv' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%p_shl = call i32 @_ssdm_op_BitConcatenate.i32.i17.i15(i17 %tmp_84, i15 0)" [PID/pid.cpp:181]   --->   Operation 344 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%p_shl_cast1 = sext i32 %p_shl to i34" [PID/pid.cpp:181]   --->   Operation 345 'sext' 'p_shl_cast1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%p_shl_cast = sext i32 %p_shl to i33" [PID/pid.cpp:181]   --->   Operation 346 'sext' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (2.55ns)   --->   "%p_Val2_51 = sub i33 0, %p_shl_cast" [PID/pid.cpp:181]   --->   Operation 347 'sub' 'p_Val2_51' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%tmp_90_cast = sext i33 %addconv to i34" [PID/pid.cpp:181]   --->   Operation 348 'sext' 'tmp_90_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_91_cast = sext i33 %p_Val2_51 to i34" [PID/pid.cpp:181]   --->   Operation 349 'sext' 'tmp_91_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 350 [1/1] (2.59ns)   --->   "%r_V_2 = sub i34 %tmp_90_cast, %p_shl_cast1" [PID/pid.cpp:181]   --->   Operation 350 'sub' 'r_V_2' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 351 [1/1] (2.55ns)   --->   "%sum = add i33 %p_shl1_cast, %p_Val2_50_cast" [PID/pid.cpp:181]   --->   Operation 351 'add' 'sum' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 352 [1/1] (0.00ns)   --->   "%sum_cast = sext i33 %sum to i34" [PID/pid.cpp:181]   --->   Operation 352 'sext' 'sum_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 353 [1/1] (2.59ns)   --->   "%r_V_2_1 = sub i34 %p_shl_cast1, %sum_cast" [PID/pid.cpp:181]   --->   Operation 353 'sub' 'r_V_2_1' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 354 [1/1] (2.59ns)   --->   "%addconv2 = add i34 %p_shl_cast1, %sum_cast" [PID/pid.cpp:181]   --->   Operation 354 'add' 'addconv2' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [1/1] (2.55ns)   --->   "%addconv3 = sub i33 %p_shl1_cast, %p_Val2_50_cast" [PID/pid.cpp:181]   --->   Operation 355 'sub' 'addconv3' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/1] (0.00ns)   --->   "%tmp_102_3_cast = sext i33 %addconv3 to i34" [PID/pid.cpp:181]   --->   Operation 356 'sext' 'tmp_102_3_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 357 [1/1] (2.59ns)   --->   "%r_V_2_3 = sub i34 %tmp_102_3_cast, %p_shl_cast1" [PID/pid.cpp:181]   --->   Operation 357 'sub' 'r_V_2_3' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 358 [1/1] (2.59ns)   --->   "%r_V_2_4 = add i34 %p_shl_cast1, %tmp_90_cast" [PID/pid.cpp:181]   --->   Operation 358 'add' 'r_V_2_4' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 359 [1/1] (2.59ns)   --->   "%r_V_2_5 = sub i34 %tmp_91_cast, %sum_cast" [PID/pid.cpp:181]   --->   Operation 359 'sub' 'r_V_2_5' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 360 [1/1] (2.59ns)   --->   "%addconv4 = sub i34 %sum_cast, %p_shl_cast1" [PID/pid.cpp:181]   --->   Operation 360 'sub' 'addconv4' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 361 [1/1] (2.59ns)   --->   "%r_V_2_7 = add i34 %p_shl_cast1, %tmp_102_3_cast" [PID/pid.cpp:181]   --->   Operation 361 'add' 'r_V_2_7' <Predicate = true> <Delay = 2.59> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 8.49>
ST_13 : Operation 362 [1/1] (0.00ns)   --->   "%OP1_V_16_cast_cast = sext i34 %r_V_2 to i49" [PID/pid.cpp:181]   --->   Operation 362 'sext' 'OP1_V_16_cast_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 363 [1/1] (8.49ns)   --->   "%p_Val2_52 = mul i49 10813, %OP1_V_16_cast_cast" [PID/pid.cpp:181]   --->   Operation 363 'mul' 'p_Val2_52' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_88 = trunc i49 %p_Val2_52 to i47" [PID/pid.cpp:181]   --->   Operation 364 'trunc' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 365 [1/1] (0.00ns)   --->   "%OP1_V_17_1_cast_cast = sext i34 %r_V_2_1 to i49" [PID/pid.cpp:181]   --->   Operation 365 'sext' 'OP1_V_17_1_cast_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 366 [1/1] (8.49ns)   --->   "%p_Val2_81_1 = mul i49 10813, %OP1_V_17_1_cast_cast" [PID/pid.cpp:181]   --->   Operation 366 'mul' 'p_Val2_81_1' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_95 = trunc i49 %p_Val2_81_1 to i47" [PID/pid.cpp:181]   --->   Operation 367 'trunc' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 368 [1/1] (0.00ns)   --->   "%OP1_V_17_2_cast = sext i34 %addconv2 to i49" [PID/pid.cpp:181]   --->   Operation 368 'sext' 'OP1_V_17_2_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 369 [1/1] (8.49ns)   --->   "%p_Val2_81_2 = mul i49 10813, %OP1_V_17_2_cast" [PID/pid.cpp:181]   --->   Operation 369 'mul' 'p_Val2_81_2' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_98 = trunc i49 %p_Val2_81_2 to i47" [PID/pid.cpp:181]   --->   Operation 370 'trunc' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 371 [1/1] (0.00ns)   --->   "%OP1_V_17_3_cast_cast = sext i34 %r_V_2_3 to i49" [PID/pid.cpp:181]   --->   Operation 371 'sext' 'OP1_V_17_3_cast_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 372 [1/1] (8.49ns)   --->   "%p_Val2_81_3 = mul i49 10813, %OP1_V_17_3_cast_cast" [PID/pid.cpp:181]   --->   Operation 372 'mul' 'p_Val2_81_3' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 373 [1/1] (0.00ns)   --->   "%tmp_101 = trunc i49 %p_Val2_81_3 to i47" [PID/pid.cpp:181]   --->   Operation 373 'trunc' 'tmp_101' <Predicate = true> <Delay = 0.00>

State 14 <SV = 13> <Delay = 8.75>
ST_14 : Operation 374 [1/1] (0.00ns)   --->   "%p_Val2_52_cast = sext i49 %p_Val2_52 to i50" [PID/pid.cpp:181]   --->   Operation 374 'sext' 'p_Val2_52_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_87 = call i46 @_ssdm_op_BitConcatenate.i46.i16.i30(i16 %p_Val2_49, i30 0)" [PID/pid.cpp:181]   --->   Operation 375 'bitconcatenate' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 376 [1/1] (0.00ns)   --->   "%tmp_93_cast_cast1 = sext i46 %tmp_87 to i51" [PID/pid.cpp:181]   --->   Operation 376 'sext' 'tmp_93_cast_cast1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_93_cast_cast2 = sext i46 %tmp_87 to i53" [PID/pid.cpp:181]   --->   Operation 377 'sext' 'tmp_93_cast_cast2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 378 [1/1] (0.00ns)   --->   "%tmp_93_cast_cast = sext i46 %tmp_87 to i52" [PID/pid.cpp:181]   --->   Operation 378 'sext' 'tmp_93_cast_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 379 [1/1] (0.00ns)   --->   "%tmp_90_cast9 = zext i50 %p_Val2_52_cast to i52" [PID/pid.cpp:181]   --->   Operation 379 'zext' 'tmp_90_cast9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 380 [1/1] (0.00ns)   --->   "%tmp_89 = sext i46 %tmp_87 to i47" [PID/pid.cpp:181]   --->   Operation 380 'sext' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 381 [1/1] (3.15ns)   --->   "%p_Val2_53 = add i52 %tmp_90_cast9, %tmp_93_cast_cast" [PID/pid.cpp:181]   --->   Operation 381 'add' 'p_Val2_53' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 382 [1/1] (3.07ns)   --->   "%p_Val2_54_cast = add i47 %tmp_89, %tmp_88" [PID/pid.cpp:181]   --->   Operation 382 'add' 'p_Val2_54_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 383 [1/1] (0.00ns)   --->   "%tmp_90 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_54_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 383 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_91 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_54_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 384 'bitselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 385 [1/1] (2.43ns)   --->   "%tmp_92 = icmp sgt i19 %tmp_90, 32735" [PID/pid.cpp:187]   --->   Operation 385 'icmp' 'tmp_92' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_54)   --->   "%phitmp4 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_53, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 386 'partselect' 'phitmp4' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp4)   --->   "%sel_tmp1 = xor i1 %tmp_91, true" [PID/pid.cpp:187]   --->   Operation 387 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 388 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp4 = and i1 %tmp_92, %sel_tmp1" [PID/pid.cpp:187]   --->   Operation 388 'and' 'sel_tmp4' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_54)   --->   "%sel_tmp5_cast = select i1 %sel_tmp4, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 389 'select' 'sel_tmp5_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 390 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_54)   --->   "%tmp_93 = or i1 %sel_tmp4, %tmp_91" [PID/pid.cpp:187]   --->   Operation 390 'or' 'tmp_93' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 391 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_54 = select i1 %tmp_93, i16 %sel_tmp5_cast, i16 %phitmp4" [PID/pid.cpp:187]   --->   Operation 391 'select' 'p_Val2_54' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 392 [1/1] (8.75ns)   --->   "%OUT_req = call i1 @_ssdm_op_WriteReq.m_axi.i16P(i16* %OUT_r, i32 8)" [PID/pid.cpp:188]   --->   Operation 392 'writereq' 'OUT_req' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_14 : Operation 393 [1/1] (0.00ns)   --->   "%p_Val2_81_1_cast = sext i49 %p_Val2_81_1 to i51" [PID/pid.cpp:181]   --->   Operation 393 'sext' 'p_Val2_81_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 394 [1/1] (0.00ns)   --->   "%tmp_10646_1_cast = zext i51 %p_Val2_81_1_cast to i53" [PID/pid.cpp:181]   --->   Operation 394 'zext' 'tmp_10646_1_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 395 [1/1] (3.18ns)   --->   "%p_Val2_82_1 = add i53 %tmp_10646_1_cast, %tmp_93_cast_cast2" [PID/pid.cpp:181]   --->   Operation 395 'add' 'p_Val2_82_1' <Predicate = true> <Delay = 3.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 396 [1/1] (3.07ns)   --->   "%p_Val2_82_1_cast = add i47 %tmp_89, %tmp_95" [PID/pid.cpp:181]   --->   Operation 396 'add' 'p_Val2_82_1_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 397 [1/1] (0.00ns)   --->   "%tmp_108_1 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_1_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 397 'partselect' 'tmp_108_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 398 [1/1] (0.00ns)   --->   "%tmp_96 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_1_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 398 'bitselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 399 [1/1] (2.43ns)   --->   "%tmp_110_1 = icmp sgt i19 %tmp_108_1, 32735" [PID/pid.cpp:187]   --->   Operation 399 'icmp' 'tmp_110_1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_1)   --->   "%phitmp49_1 = call i16 @_ssdm_op_PartSelect.i16.i53.i32.i32(i53 %p_Val2_82_1, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 400 'partselect' 'phitmp49_1' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp3)   --->   "%sel_tmp9 = xor i1 %tmp_96, true" [PID/pid.cpp:187]   --->   Operation 401 'xor' 'sel_tmp9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 402 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp3 = and i1 %tmp_110_1, %sel_tmp9" [PID/pid.cpp:187]   --->   Operation 402 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_1)   --->   "%sel_tmp8_cast = select i1 %sel_tmp3, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 403 'select' 'sel_tmp8_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_1)   --->   "%tmp_97 = or i1 %sel_tmp3, %tmp_96" [PID/pid.cpp:187]   --->   Operation 404 'or' 'tmp_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 405 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_83_1 = select i1 %tmp_97, i16 %sel_tmp8_cast, i16 %phitmp49_1" [PID/pid.cpp:187]   --->   Operation 405 'select' 'p_Val2_83_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_10646_2_cast = zext i49 %p_Val2_81_2 to i51" [PID/pid.cpp:181]   --->   Operation 406 'zext' 'tmp_10646_2_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 407 [1/1] (3.13ns)   --->   "%p_Val2_82_2 = add i51 %tmp_10646_2_cast, %tmp_93_cast_cast1" [PID/pid.cpp:181]   --->   Operation 407 'add' 'p_Val2_82_2' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 408 [1/1] (3.07ns)   --->   "%p_Val2_82_2_cast = add i47 %tmp_89, %tmp_98" [PID/pid.cpp:181]   --->   Operation 408 'add' 'p_Val2_82_2_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_108_2 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_2_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 409 'partselect' 'tmp_108_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_99 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_2_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 410 'bitselect' 'tmp_99' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 411 [1/1] (2.43ns)   --->   "%tmp_110_2 = icmp sgt i19 %tmp_108_2, 32735" [PID/pid.cpp:187]   --->   Operation 411 'icmp' 'tmp_110_2' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_2)   --->   "%phitmp49_2 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_82_2, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 412 'partselect' 'phitmp49_2' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp8)   --->   "%sel_tmp5 = xor i1 %tmp_99, true" [PID/pid.cpp:187]   --->   Operation 413 'xor' 'sel_tmp5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 414 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp8 = and i1 %tmp_110_2, %sel_tmp5" [PID/pid.cpp:187]   --->   Operation 414 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_2)   --->   "%sel_tmp12_cast = select i1 %sel_tmp8, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 415 'select' 'sel_tmp12_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_2)   --->   "%tmp_100 = or i1 %sel_tmp8, %tmp_99" [PID/pid.cpp:187]   --->   Operation 416 'or' 'tmp_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 417 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_83_2 = select i1 %tmp_100, i16 %sel_tmp12_cast, i16 %phitmp49_2" [PID/pid.cpp:187]   --->   Operation 417 'select' 'p_Val2_83_2' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 418 [1/1] (0.00ns)   --->   "%p_Val2_81_3_cast = sext i49 %p_Val2_81_3 to i50" [PID/pid.cpp:181]   --->   Operation 418 'sext' 'p_Val2_81_3_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 419 [1/1] (0.00ns)   --->   "%tmp_10646_3_cast = zext i50 %p_Val2_81_3_cast to i52" [PID/pid.cpp:181]   --->   Operation 419 'zext' 'tmp_10646_3_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 420 [1/1] (3.15ns)   --->   "%p_Val2_82_3 = add i52 %tmp_10646_3_cast, %tmp_93_cast_cast" [PID/pid.cpp:181]   --->   Operation 420 'add' 'p_Val2_82_3' <Predicate = true> <Delay = 3.15> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 421 [1/1] (3.07ns)   --->   "%p_Val2_82_3_cast = add i47 %tmp_89, %tmp_101" [PID/pid.cpp:181]   --->   Operation 421 'add' 'p_Val2_82_3_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_108_3 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_3_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 422 'partselect' 'tmp_108_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 423 [1/1] (0.00ns)   --->   "%tmp_102 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_3_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 423 'bitselect' 'tmp_102' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 424 [1/1] (2.43ns)   --->   "%tmp_110_3 = icmp sgt i19 %tmp_108_3, 32735" [PID/pid.cpp:187]   --->   Operation 424 'icmp' 'tmp_110_3' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_3)   --->   "%phitmp49_3 = call i16 @_ssdm_op_PartSelect.i16.i52.i32.i32(i52 %p_Val2_82_3, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 425 'partselect' 'phitmp49_3' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 426 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp11)   --->   "%sel_tmp10 = xor i1 %tmp_102, true" [PID/pid.cpp:187]   --->   Operation 426 'xor' 'sel_tmp10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 427 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp11 = and i1 %tmp_110_3, %sel_tmp10" [PID/pid.cpp:187]   --->   Operation 427 'and' 'sel_tmp11' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_3)   --->   "%sel_tmp15_cast = select i1 %sel_tmp11, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 428 'select' 'sel_tmp15_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_3)   --->   "%tmp_103 = or i1 %sel_tmp11, %tmp_102" [PID/pid.cpp:187]   --->   Operation 429 'or' 'tmp_103' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 430 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_83_3 = select i1 %tmp_103, i16 %sel_tmp15_cast, i16 %phitmp49_3" [PID/pid.cpp:187]   --->   Operation 430 'select' 'p_Val2_83_3' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 431 [1/1] (0.00ns)   --->   "%OP1_V_17_4_cast = sext i34 %r_V_2_4 to i49" [PID/pid.cpp:181]   --->   Operation 431 'sext' 'OP1_V_17_4_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 432 [1/1] (8.49ns)   --->   "%p_Val2_81_4 = mul i49 10813, %OP1_V_17_4_cast" [PID/pid.cpp:181]   --->   Operation 432 'mul' 'p_Val2_81_4' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_104 = trunc i49 %p_Val2_81_4 to i47" [PID/pid.cpp:181]   --->   Operation 433 'trunc' 'tmp_104' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%OP1_V_17_5_cast_cast = sext i34 %r_V_2_5 to i49" [PID/pid.cpp:181]   --->   Operation 434 'sext' 'OP1_V_17_5_cast_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 435 [1/1] (8.49ns)   --->   "%p_Val2_81_5 = mul i49 10813, %OP1_V_17_5_cast_cast" [PID/pid.cpp:181]   --->   Operation 435 'mul' 'p_Val2_81_5' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_108 = trunc i49 %p_Val2_81_5 to i47" [PID/pid.cpp:181]   --->   Operation 436 'trunc' 'tmp_108' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 437 [1/1] (0.00ns)   --->   "%OP1_V_17_6_cast = sext i34 %addconv4 to i49" [PID/pid.cpp:181]   --->   Operation 437 'sext' 'OP1_V_17_6_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 438 [1/1] (8.49ns)   --->   "%p_Val2_81_6 = mul i49 10813, %OP1_V_17_6_cast" [PID/pid.cpp:181]   --->   Operation 438 'mul' 'p_Val2_81_6' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_112 = trunc i49 %p_Val2_81_6 to i47" [PID/pid.cpp:181]   --->   Operation 439 'trunc' 'tmp_112' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 440 [1/1] (0.00ns)   --->   "%OP1_V_17_7_cast = sext i34 %r_V_2_7 to i49" [PID/pid.cpp:181]   --->   Operation 440 'sext' 'OP1_V_17_7_cast' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 441 [1/1] (8.49ns)   --->   "%p_Val2_81_7 = mul i49 10813, %OP1_V_17_7_cast" [PID/pid.cpp:181]   --->   Operation 441 'mul' 'p_Val2_81_7' <Predicate = true> <Delay = 8.49> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.49> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 442 [1/1] (0.00ns)   --->   "%tmp_114 = trunc i49 %p_Val2_81_7 to i47" [PID/pid.cpp:181]   --->   Operation 442 'trunc' 'tmp_114' <Predicate = true> <Delay = 0.00>

State 15 <SV = 14> <Delay = 8.75>
ST_15 : Operation 443 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_54, i2 -1)" [PID/pid.cpp:188]   --->   Operation 443 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 444 [1/1] (0.00ns)   --->   "%tmp_94 = sext i16 %p_Val2_54 to i32" [PID/pid.cpp:191]   --->   Operation 444 'sext' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 445 [1/1] (0.00ns)   --->   "%test_V_addr_6 = getelementptr [4096 x i32]* %test_V, i64 0, i64 6" [PID/pid.cpp:191]   --->   Operation 445 'getelementptr' 'test_V_addr_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 446 [2/2] (3.25ns)   --->   "store i32 %tmp_94, i32* %test_V_addr_6, align 4" [PID/pid.cpp:191]   --->   Operation 446 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_15 : Operation 447 [1/1] (0.00ns)   --->   "%tmp_10646_4_cast = zext i49 %p_Val2_81_4 to i51" [PID/pid.cpp:181]   --->   Operation 447 'zext' 'tmp_10646_4_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 448 [1/1] (3.13ns)   --->   "%p_Val2_82_4 = add i51 %tmp_10646_4_cast, %tmp_93_cast_cast1" [PID/pid.cpp:181]   --->   Operation 448 'add' 'p_Val2_82_4' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 449 [1/1] (3.07ns)   --->   "%p_Val2_82_4_cast = add i47 %tmp_89, %tmp_104" [PID/pid.cpp:181]   --->   Operation 449 'add' 'p_Val2_82_4_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 450 [1/1] (0.00ns)   --->   "%tmp_108_4 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_4_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 450 'partselect' 'tmp_108_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 451 [1/1] (0.00ns)   --->   "%tmp_106 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_4_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 451 'bitselect' 'tmp_106' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 452 [1/1] (2.43ns)   --->   "%tmp_110_4 = icmp sgt i19 %tmp_108_4, 32735" [PID/pid.cpp:187]   --->   Operation 452 'icmp' 'tmp_110_4' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_4)   --->   "%phitmp49_4 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_82_4, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 453 'partselect' 'phitmp49_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp13)   --->   "%sel_tmp12 = xor i1 %tmp_106, true" [PID/pid.cpp:187]   --->   Operation 454 'xor' 'sel_tmp12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 455 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp13 = and i1 %tmp_110_4, %sel_tmp12" [PID/pid.cpp:187]   --->   Operation 455 'and' 'sel_tmp13' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_4)   --->   "%sel_tmp18_cast = select i1 %sel_tmp13, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 456 'select' 'sel_tmp18_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_4)   --->   "%tmp_105 = or i1 %sel_tmp13, %tmp_106" [PID/pid.cpp:187]   --->   Operation 457 'or' 'tmp_105' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 458 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_83_4 = select i1 %tmp_105, i16 %sel_tmp18_cast, i16 %phitmp49_4" [PID/pid.cpp:187]   --->   Operation 458 'select' 'p_Val2_83_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 459 [1/1] (0.00ns)   --->   "%p_Val2_81_5_cast = sext i49 %p_Val2_81_5 to i51" [PID/pid.cpp:181]   --->   Operation 459 'sext' 'p_Val2_81_5_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 460 [1/1] (0.00ns)   --->   "%tmp_10646_5_cast = zext i51 %p_Val2_81_5_cast to i53" [PID/pid.cpp:181]   --->   Operation 460 'zext' 'tmp_10646_5_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 461 [1/1] (3.18ns)   --->   "%p_Val2_82_5 = add i53 %tmp_10646_5_cast, %tmp_93_cast_cast2" [PID/pid.cpp:181]   --->   Operation 461 'add' 'p_Val2_82_5' <Predicate = true> <Delay = 3.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 462 [1/1] (3.07ns)   --->   "%p_Val2_82_5_cast = add i47 %tmp_89, %tmp_108" [PID/pid.cpp:181]   --->   Operation 462 'add' 'p_Val2_82_5_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 463 [1/1] (0.00ns)   --->   "%tmp_108_5 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_5_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 463 'partselect' 'tmp_108_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_110 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_5_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 464 'bitselect' 'tmp_110' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 465 [1/1] (2.43ns)   --->   "%tmp_110_5 = icmp sgt i19 %tmp_108_5, 32735" [PID/pid.cpp:187]   --->   Operation 465 'icmp' 'tmp_110_5' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_5)   --->   "%phitmp49_5 = call i16 @_ssdm_op_PartSelect.i16.i53.i32.i32(i53 %p_Val2_82_5, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 466 'partselect' 'phitmp49_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 467 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp15)   --->   "%sel_tmp14 = xor i1 %tmp_110, true" [PID/pid.cpp:187]   --->   Operation 467 'xor' 'sel_tmp14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 468 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp15 = and i1 %tmp_110_5, %sel_tmp14" [PID/pid.cpp:187]   --->   Operation 468 'and' 'sel_tmp15' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_5)   --->   "%sel_tmp21_cast = select i1 %sel_tmp15, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 469 'select' 'sel_tmp21_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_5)   --->   "%tmp_107 = or i1 %sel_tmp15, %tmp_110" [PID/pid.cpp:187]   --->   Operation 470 'or' 'tmp_107' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 471 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_83_5 = select i1 %tmp_107, i16 %sel_tmp21_cast, i16 %phitmp49_5" [PID/pid.cpp:187]   --->   Operation 471 'select' 'p_Val2_83_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 472 [1/1] (0.00ns)   --->   "%tmp_10646_6_cast = zext i49 %p_Val2_81_6 to i51" [PID/pid.cpp:181]   --->   Operation 472 'zext' 'tmp_10646_6_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 473 [1/1] (3.13ns)   --->   "%p_Val2_82_6 = add i51 %tmp_10646_6_cast, %tmp_93_cast_cast1" [PID/pid.cpp:181]   --->   Operation 473 'add' 'p_Val2_82_6' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 474 [1/1] (3.07ns)   --->   "%p_Val2_82_6_cast = add i47 %tmp_89, %tmp_112" [PID/pid.cpp:181]   --->   Operation 474 'add' 'p_Val2_82_6_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 475 [1/1] (0.00ns)   --->   "%tmp_108_6 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_6_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 475 'partselect' 'tmp_108_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_113 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_6_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 476 'bitselect' 'tmp_113' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 477 [1/1] (2.43ns)   --->   "%tmp_110_6 = icmp sgt i19 %tmp_108_6, 32735" [PID/pid.cpp:187]   --->   Operation 477 'icmp' 'tmp_110_6' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_6)   --->   "%phitmp49_6 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_82_6, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 478 'partselect' 'phitmp49_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp17)   --->   "%sel_tmp16 = xor i1 %tmp_113, true" [PID/pid.cpp:187]   --->   Operation 479 'xor' 'sel_tmp16' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 480 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp17 = and i1 %tmp_110_6, %sel_tmp16" [PID/pid.cpp:187]   --->   Operation 480 'and' 'sel_tmp17' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_6)   --->   "%sel_tmp24_cast = select i1 %sel_tmp17, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 481 'select' 'sel_tmp24_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_6)   --->   "%tmp_109 = or i1 %sel_tmp17, %tmp_113" [PID/pid.cpp:187]   --->   Operation 482 'or' 'tmp_109' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 483 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_83_6 = select i1 %tmp_109, i16 %sel_tmp24_cast, i16 %phitmp49_6" [PID/pid.cpp:187]   --->   Operation 483 'select' 'p_Val2_83_6' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%tmp_10646_7_cast = zext i49 %p_Val2_81_7 to i51" [PID/pid.cpp:181]   --->   Operation 484 'zext' 'tmp_10646_7_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 485 [1/1] (3.13ns)   --->   "%p_Val2_82_7 = add i51 %tmp_10646_7_cast, %tmp_93_cast_cast1" [PID/pid.cpp:181]   --->   Operation 485 'add' 'p_Val2_82_7' <Predicate = true> <Delay = 3.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 486 [1/1] (3.07ns)   --->   "%p_Val2_82_7_cast = add i47 %tmp_89, %tmp_114" [PID/pid.cpp:181]   --->   Operation 486 'add' 'p_Val2_82_7_cast' <Predicate = true> <Delay = 3.07> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 3.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 487 [1/1] (0.00ns)   --->   "%tmp_108_7 = call i19 @_ssdm_op_PartSelect.i19.i47.i32.i32(i47 %p_Val2_82_7_cast, i32 28, i32 46)" [PID/pid.cpp:181]   --->   Operation 487 'partselect' 'tmp_108_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 488 [1/1] (0.00ns)   --->   "%tmp_115 = call i1 @_ssdm_op_BitSelect.i1.i47.i32(i47 %p_Val2_82_7_cast, i32 46)" [PID/pid.cpp:187]   --->   Operation 488 'bitselect' 'tmp_115' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 489 [1/1] (2.43ns)   --->   "%tmp_110_7 = icmp sgt i19 %tmp_108_7, 32735" [PID/pid.cpp:187]   --->   Operation 489 'icmp' 'tmp_110_7' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_7)   --->   "%phitmp49_7 = call i16 @_ssdm_op_PartSelect.i16.i51.i32.i32(i51 %p_Val2_82_7, i32 30, i32 45)" [PID/pid.cpp:187]   --->   Operation 490 'partselect' 'phitmp49_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp19)   --->   "%sel_tmp18 = xor i1 %tmp_115, true" [PID/pid.cpp:187]   --->   Operation 491 'xor' 'sel_tmp18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 492 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp19 = and i1 %tmp_110_7, %sel_tmp18" [PID/pid.cpp:187]   --->   Operation 492 'and' 'sel_tmp19' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_7)   --->   "%sel_tmp27_cast = select i1 %sel_tmp19, i16 8183, i16 0" [PID/pid.cpp:187]   --->   Operation 493 'select' 'sel_tmp27_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_83_7)   --->   "%tmp_111 = or i1 %sel_tmp19, %tmp_115" [PID/pid.cpp:187]   --->   Operation 494 'or' 'tmp_111' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 495 [1/1] (0.97ns) (out node of the LUT)   --->   "%p_Val2_83_7 = select i1 %tmp_111, i16 %sel_tmp27_cast, i16 %phitmp49_7" [PID/pid.cpp:187]   --->   Operation 495 'select' 'p_Val2_83_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 8.75>
ST_16 : Operation 496 [1/2] (3.25ns)   --->   "store i32 %tmp_94, i32* %test_V_addr_6, align 4" [PID/pid.cpp:191]   --->   Operation 496 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_16 : Operation 497 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_1, i2 -1)" [PID/pid.cpp:188]   --->   Operation 497 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_114_1 = sext i16 %p_Val2_83_1 to i32" [PID/pid.cpp:191]   --->   Operation 498 'sext' 'tmp_114_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 499 [1/1] (0.00ns)   --->   "%test_V_addr_7 = getelementptr [4096 x i32]* %test_V, i64 0, i64 7" [PID/pid.cpp:191]   --->   Operation 499 'getelementptr' 'test_V_addr_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 500 [2/2] (3.25ns)   --->   "store i32 %tmp_114_1, i32* %test_V_addr_7, align 4" [PID/pid.cpp:191]   --->   Operation 500 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 17 <SV = 16> <Delay = 8.75>
ST_17 : Operation 501 [1/2] (3.25ns)   --->   "store i32 %tmp_114_1, i32* %test_V_addr_7, align 4" [PID/pid.cpp:191]   --->   Operation 501 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_17 : Operation 502 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_2, i2 -1)" [PID/pid.cpp:188]   --->   Operation 502 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_114_2 = sext i16 %p_Val2_83_2 to i32" [PID/pid.cpp:191]   --->   Operation 503 'sext' 'tmp_114_2' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 504 [1/1] (0.00ns)   --->   "%test_V_addr_8 = getelementptr [4096 x i32]* %test_V, i64 0, i64 8" [PID/pid.cpp:191]   --->   Operation 504 'getelementptr' 'test_V_addr_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 505 [2/2] (3.25ns)   --->   "store i32 %tmp_114_2, i32* %test_V_addr_8, align 4" [PID/pid.cpp:191]   --->   Operation 505 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 18 <SV = 17> <Delay = 8.75>
ST_18 : Operation 506 [1/2] (3.25ns)   --->   "store i32 %tmp_114_2, i32* %test_V_addr_8, align 4" [PID/pid.cpp:191]   --->   Operation 506 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_18 : Operation 507 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_3, i2 -1)" [PID/pid.cpp:188]   --->   Operation 507 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_114_3 = sext i16 %p_Val2_83_3 to i32" [PID/pid.cpp:191]   --->   Operation 508 'sext' 'tmp_114_3' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 509 [1/1] (0.00ns)   --->   "%test_V_addr_9 = getelementptr [4096 x i32]* %test_V, i64 0, i64 9" [PID/pid.cpp:191]   --->   Operation 509 'getelementptr' 'test_V_addr_9' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 510 [2/2] (3.25ns)   --->   "store i32 %tmp_114_3, i32* %test_V_addr_9, align 4" [PID/pid.cpp:191]   --->   Operation 510 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 19 <SV = 18> <Delay = 8.75>
ST_19 : Operation 511 [1/2] (3.25ns)   --->   "store i32 %tmp_114_3, i32* %test_V_addr_9, align 4" [PID/pid.cpp:191]   --->   Operation 511 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_19 : Operation 512 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_4, i2 -1)" [PID/pid.cpp:188]   --->   Operation 512 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 513 [1/1] (0.00ns)   --->   "%tmp_114_4 = sext i16 %p_Val2_83_4 to i32" [PID/pid.cpp:191]   --->   Operation 513 'sext' 'tmp_114_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 514 [1/1] (0.00ns)   --->   "%test_V_addr_10 = getelementptr [4096 x i32]* %test_V, i64 0, i64 10" [PID/pid.cpp:191]   --->   Operation 514 'getelementptr' 'test_V_addr_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 515 [2/2] (3.25ns)   --->   "store i32 %tmp_114_4, i32* %test_V_addr_10, align 4" [PID/pid.cpp:191]   --->   Operation 515 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 20 <SV = 19> <Delay = 8.75>
ST_20 : Operation 516 [1/2] (3.25ns)   --->   "store i32 %tmp_114_4, i32* %test_V_addr_10, align 4" [PID/pid.cpp:191]   --->   Operation 516 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_20 : Operation 517 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_5, i2 -1)" [PID/pid.cpp:188]   --->   Operation 517 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 518 [1/1] (0.00ns)   --->   "%tmp_114_5 = sext i16 %p_Val2_83_5 to i32" [PID/pid.cpp:191]   --->   Operation 518 'sext' 'tmp_114_5' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 519 [1/1] (0.00ns)   --->   "%test_V_addr_11 = getelementptr [4096 x i32]* %test_V, i64 0, i64 11" [PID/pid.cpp:191]   --->   Operation 519 'getelementptr' 'test_V_addr_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 520 [2/2] (3.25ns)   --->   "store i32 %tmp_114_5, i32* %test_V_addr_11, align 4" [PID/pid.cpp:191]   --->   Operation 520 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 21 <SV = 20> <Delay = 8.75>
ST_21 : Operation 521 [1/2] (3.25ns)   --->   "store i32 %tmp_114_5, i32* %test_V_addr_11, align 4" [PID/pid.cpp:191]   --->   Operation 521 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_21 : Operation 522 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_6, i2 -1)" [PID/pid.cpp:188]   --->   Operation 522 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 523 [1/1] (0.00ns)   --->   "%tmp_114_6 = sext i16 %p_Val2_83_6 to i32" [PID/pid.cpp:191]   --->   Operation 523 'sext' 'tmp_114_6' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 524 [1/1] (0.00ns)   --->   "%test_V_addr_12 = getelementptr [4096 x i32]* %test_V, i64 0, i64 12" [PID/pid.cpp:191]   --->   Operation 524 'getelementptr' 'test_V_addr_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 525 [2/2] (3.25ns)   --->   "store i32 %tmp_114_6, i32* %test_V_addr_12, align 4" [PID/pid.cpp:191]   --->   Operation 525 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 22 <SV = 21> <Delay = 8.75>
ST_22 : Operation 526 [1/2] (3.25ns)   --->   "store i32 %tmp_114_6, i32* %test_V_addr_12, align 4" [PID/pid.cpp:191]   --->   Operation 526 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>
ST_22 : Operation 527 [1/1] (8.75ns)   --->   "call void @_ssdm_op_Write.m_axi.i16P(i16* %OUT_r, i16 %p_Val2_83_7, i2 -1)" [PID/pid.cpp:188]   --->   Operation 527 'write' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 528 [1/1] (0.00ns)   --->   "%tmp_114_7 = sext i16 %p_Val2_83_7 to i32" [PID/pid.cpp:191]   --->   Operation 528 'sext' 'tmp_114_7' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 529 [1/1] (0.00ns)   --->   "%test_V_addr_13 = getelementptr [4096 x i32]* %test_V, i64 0, i64 13" [PID/pid.cpp:191]   --->   Operation 529 'getelementptr' 'test_V_addr_13' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 530 [2/2] (3.25ns)   --->   "store i32 %tmp_114_7, i32* %test_V_addr_13, align 4" [PID/pid.cpp:191]   --->   Operation 530 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 23 <SV = 22> <Delay = 8.75>
ST_23 : Operation 531 [5/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:188]   --->   Operation 531 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_23 : Operation 532 [1/2] (3.25ns)   --->   "store i32 %tmp_114_7, i32* %test_V_addr_13, align 4" [PID/pid.cpp:191]   --->   Operation 532 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM_1P_BRAM">   --->   Core 44 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 4096> <RAM>

State 24 <SV = 23> <Delay = 8.75>
ST_24 : Operation 533 [4/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:188]   --->   Operation 533 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 25 <SV = 24> <Delay = 8.75>
ST_25 : Operation 534 [3/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:188]   --->   Operation 534 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 26 <SV = 25> <Delay = 8.75>
ST_26 : Operation 535 [2/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:188]   --->   Operation 535 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 27 <SV = 26> <Delay = 8.75>
ST_27 : Operation 536 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %cmdIn_V), !map !106"   --->   Operation 536 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 537 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i16]* %measured_V), !map !112"   --->   Operation 537 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 538 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([6 x i32]* %kp_V), !map !116"   --->   Operation 538 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 539 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %kd_V), !map !120"   --->   Operation 539 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 540 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i32]* %ki_V), !map !126"   --->   Operation 540 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 541 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i16* %OUT_r), !map !130"   --->   Operation 541 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 542 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4096 x i32]* %test_V), !map !136"   --->   Operation 542 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 543 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @pid_str) nounwind"   --->   Operation 543 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 544 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 2, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [PID/pid.cpp:19]   --->   Operation 544 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 545 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind" [PID/pid.cpp:21]   --->   Operation 545 'specinterface' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 546 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %cmdIn_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 546 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 547 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %cmdIn_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 547 'specinterface' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 548 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6 x i16]* %measured_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 548 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 549 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i16]* %measured_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 549 'specinterface' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 550 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([6 x i32]* %kp_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 550 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 551 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([6 x i32]* %kp_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 551 'specinterface' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 552 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %kd_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 552 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 553 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %kd_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 553 'specinterface' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 554 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4 x i32]* %ki_V, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 554 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 555 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4 x i32]* %ki_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 555 'specinterface' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 556 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* %OUT_r, [6 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [4 x i8]* @p_str5, [4 x i8]* @p_str6, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 556 'specinterface' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 557 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface([4096 x i32]* %test_V, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [5 x i8]* @p_str7, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind"   --->   Operation 557 'specinterface' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 558 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([4096 x i32]* %test_V, [1 x i8]* @p_str, [12 x i8]* @p_str8, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 558 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 559 [1/5] (8.75ns)   --->   "%OUT_resp = call i1 @_ssdm_op_WriteResp.m_axi.i16P(i16* %OUT_r)" [PID/pid.cpp:188]   --->   Operation 559 'writeresp' 'OUT_resp' <Predicate = true> <Delay = 8.75> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 560 [1/1] (0.00ns)   --->   "ret void" [PID/pid.cpp:194]   --->   Operation 560 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('cmdIn_V_addr_5', PID/pid.cpp:66) [68]  (0 ns)
	'load' operation ('__Val2__', PID/pid.cpp:66) on array 'cmdIn_V' [69]  (2.32 ns)

 <State 2>: 6.53ns
The critical path consists of the following:
	'load' operation ('__Val2__', PID/pid.cpp:66) on array 'cmdIn_V' [69]  (2.32 ns)
	'icmp' operation ('tmp_5', PID/pid.cpp:73) [76]  (2.1 ns)
	'select' operation ('p_s', PID/pid.cpp:73) [78]  (0 ns)
	'select' operation ('p_1', PID/pid.cpp:73) [79]  (0 ns)
	'icmp' operation ('tmp_7', PID/pid.cpp:73) [80]  (1.13 ns)
	blocking operation 0.978 ns on control path)

 <State 3>: 6.51ns
The critical path consists of the following:
	'load' operation ('__Val2__', PID/pid.cpp:66) on array 'cmdIn_V' [49]  (2.32 ns)
	'sub' operation ('__Val2__', PID/pid.cpp:82) [92]  (2.08 ns)
	'sub' operation ('tmp_10', PID/pid.cpp:84) [105]  (2.11 ns)

 <State 4>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:85) [109]  (8.51 ns)

 <State 5>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:85) [114]  (8.51 ns)

 <State 6>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:96) [159]  (8.51 ns)

 <State 7>: 7.07ns
The critical path consists of the following:
	'add' operation ('__Val2__', PID/pid.cpp:96) [162]  (3.52 ns)
	'add' operation ('__Val2__', PID/pid.cpp:96) [171]  (3.55 ns)

 <State 8>: 7.3ns
The critical path consists of the following:
	'icmp' operation ('tmp_33', PID/pid.cpp:97) [173]  (2.47 ns)
	'select' operation ('tmp_42_cast', PID/pid.cpp:105) [193]  (0 ns)
	'select' operation ('phitmp6', PID/pid.cpp:105) [195]  (0.978 ns)
	multiplexor before 'phi' operation ('p_Val2_24', PID/pid.cpp:119) with incoming values : ('phitmp6', PID/pid.cpp:105) [199]  (1.77 ns)
	'phi' operation ('p_Val2_24', PID/pid.cpp:119) with incoming values : ('phitmp6', PID/pid.cpp:105) [199]  (0 ns)
	'select' operation ('__Val2__', PID/pid.cpp:150) [202]  (0 ns)
	'sub' operation ('__Val2__', PID/pid.cpp:150) [259]  (2.08 ns)

 <State 9>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:142) [226]  (8.51 ns)

 <State 10>: 8.51ns
The critical path consists of the following:
	'mul' operation ('__Val2__', PID/pid.cpp:142) [232]  (8.51 ns)

 <State 11>: 7.07ns
The critical path consists of the following:
	'add' operation ('__Val2__', PID/pid.cpp:142) [235]  (3.52 ns)
	'add' operation ('__Val2__', PID/pid.cpp:142) [244]  (3.55 ns)

 <State 12>: 8.6ns
The critical path consists of the following:
	'icmp' operation ('tmp_58', PID/pid.cpp:143) [246]  (2.47 ns)
	'select' operation ('tmp_85_cast', PID/pid.cpp:173) [317]  (0 ns)
	'select' operation ('tmp_85', PID/pid.cpp:173) [318]  (0.978 ns)
	'sub' operation ('addconv', PID/pid.cpp:181) [325]  (2.55 ns)
	'add' operation ('r_V_2_4', PID/pid.cpp:181) [425]  (2.59 ns)

 <State 13>: 8.5ns
The critical path consists of the following:
	'mul' operation ('p_Val2_52', PID/pid.cpp:181) [334]  (8.5 ns)

 <State 14>: 8.75ns
The critical path consists of the following:
	bus request on port 'OUT_r' (PID/pid.cpp:188) [354]  (8.75 ns)

 <State 15>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [355]  (8.75 ns)

 <State 16>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [378]  (8.75 ns)

 <State 17>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [398]  (8.75 ns)

 <State 18>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [421]  (8.75 ns)

 <State 19>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [441]  (8.75 ns)

 <State 20>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [462]  (8.75 ns)

 <State 21>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [482]  (8.75 ns)

 <State 22>: 8.75ns
The critical path consists of the following:
	bus write on port 'OUT_r' (PID/pid.cpp:188) [502]  (8.75 ns)

 <State 23>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:188) [503]  (8.75 ns)

 <State 24>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:188) [503]  (8.75 ns)

 <State 25>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:188) [503]  (8.75 ns)

 <State 26>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:188) [503]  (8.75 ns)

 <State 27>: 8.75ns
The critical path consists of the following:
	bus access on port 'OUT_r' (PID/pid.cpp:188) [503]  (8.75 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
