/****************************************************************************************************
 *                          ! THIS FILE WAS AUTO-GENERATED BY TMRG TOOL !                           *
 *                                   ! DO NOT EDIT IT MANUALLY !                                    *
 *                                                                                                  *
 * file    : ./output/timeoutrst_moduleTMR.v                                                        *
 *                                                                                                  *
 * user    : lucas                                                                                  *
 * host    : DESKTOP-BFDSFP2                                                                        *
 * date    : 05/12/2022 13:28:36                                                                    *
 *                                                                                                  *
 * workdir : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/triplicated/mopshub_top_board_16/hdl *
 * cmd     : /mnt/c/Users/Lucas/Documents/GitHub/mopshub_triplicated/tmrg-master/bin/tmrg -vv -c    *
 *           tmrg.cfg                                                                               *
 * tmrg rev: b25f042058e4e97751df2a0933c24aeadd5a78a5                                               *
 *                                                                                                  *
 * src file: timeoutrst_module.v                                                                    *
 *           Git SHA           : b25f042058e4e97751df2a0933c24aeadd5a78a5 (?? timeoutrst_module.v)  *
 *           Modification time : 2022-12-04 13:11:15                                                *
 *           File Size         : 803                                                                *
 *           MD5 hash          : 9779a008ad92b5b9008fbe9ca38e8ed2                                   *
 *                                                                                                  *
 ****************************************************************************************************/

`resetall 
`timescale  1ns/10ps
module timout_rstTMR(
  input wire  clk ,
  input wire  entimeout ,
  input wire [31:0] time_limit ,
  input wire  rst ,
  output wire  timeoutrst 
);
wire timeoutrstC;
wire timeoutrstB;
wire timeoutrstA;
wire [31:0] time_limitC;
wire [31:0] time_limitB;
wire [31:0] time_limitA;
wire rstC;
wire rstB;
wire rstA;
wire entimeoutC;
wire entimeoutB;
wire entimeoutA;
wire clkC;
wire clkB;
wire clkA;
wor timeoutrstregTmrError;
wire timeoutrstreg;
wor counterTmrError;
wire [31:0] counter;
reg  [31:0] counterA ;
reg  [31:0] counterB ;
reg  [31:0] counterC ;
reg  timeoutrstregA ;
reg  timeoutrstregB ;
reg  timeoutrstregC ;
wire [31:0] counterV =  counter;
wire timeoutrstregV =  timeoutrstreg;

always @( posedge clkA )
  begin
    if (!rstA)
      begin
        counterA <= 0;
      end
    else
      begin
        if (entimeoutA&!timeoutrstA)
          counterA <= {counterA+1};
        else
          begin
            counterA <= 0;
          end
      end
  end

always @( posedge clkB )
  begin
    if (!rstB)
      begin
        counterB <= 0;
      end
    else
      begin
        if (entimeoutB&!timeoutrstB)
          counterB <= {counterB+1};
        else
          begin
            counterB <= 0;
          end
      end
  end

always @( posedge clkC )
  begin
    if (!rstC)
      begin
        counterC <= 0;
      end
    else
      begin
        if (entimeoutC&!timeoutrstC)
          counterC <= {counterC+1};
        else
          begin
            counterC <= 0;
          end
      end
  end

always @( posedge clkA )
  begin
    if (counterA>=time_limitA)
      timeoutrstregA <= 1'b1;
    else
      timeoutrstregA <= 1'b0;
  end

always @( posedge clkB )
  begin
    if (counterB>=time_limitB)
      timeoutrstregB <= 1'b1;
    else
      timeoutrstregB <= 1'b0;
  end

always @( posedge clkC )
  begin
    if (counterC>=time_limitC)
      timeoutrstregC <= 1'b1;
    else
      timeoutrstregC <= 1'b0;
  end

majorityVoter #(.WIDTH(32)) counterVoter (
    .inA(counterA),
    .inB(counterB),
    .inC(counterC),
    .out(counter),
    .tmrErr(counterTmrError)
    );

majorityVoter timeoutrstregVoter (
    .inA(timeoutrstregA),
    .inB(timeoutrstregB),
    .inC(timeoutrstregC),
    .out(timeoutrstreg),
    .tmrErr(timeoutrstregTmrError)
    );

fanout clkFanout (
    .in(clk),
    .outA(clkA),
    .outB(clkB),
    .outC(clkC)
    );

fanout entimeoutFanout (
    .in(entimeout),
    .outA(entimeoutA),
    .outB(entimeoutB),
    .outC(entimeoutC)
    );

fanout rstFanout (
    .in(rst),
    .outA(rstA),
    .outB(rstB),
    .outC(rstC)
    );

fanout #(.WIDTH(32)) time_limitFanout (
    .in(time_limit),
    .outA(time_limitA),
    .outB(time_limitB),
    .outC(time_limitC)
    );

fanout timeoutrstFanout (
    .in(timeoutrst),
    .outA(timeoutrstA),
    .outB(timeoutrstB),
    .outC(timeoutrstC)
    );
endmodule

