Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Jan 14 09:40:32 2026
| Host         : DESKTOP-VSR4OFT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.570        0.000                      0                  126        0.157        0.000                      0                  126        4.500        0.000                       0                    99  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.570        0.000                      0                  126        0.157        0.000                      0                  126        4.500        0.000                       0                    99  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.570ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 1.243ns (31.484%)  route 2.705ns (68.516%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.717     5.320    uart_rx_inst/CLK
    SLICE_X2Y83          FDCE                                         r  uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.478     5.798 r  uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.688     6.485    uart_rx_inst/baud_cnt_reg_n_0_[1]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.295     6.780 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.630     7.411    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.118     7.529 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.771     8.299    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I3_O)        0.352     8.651 r  uart_rx_inst/rx_shift_reg[0]_i_1/O
                         net (fo=1, routed)           0.617     9.268    uart_rx_inst/rx_shift_reg[0]_i_1_n_0
    SLICE_X5Y85          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.598    15.021    uart_rx_inst/CLK
    SLICE_X5Y85          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[0]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y85          FDCE (Setup_fdce_C_CE)      -0.407    14.837    uart_rx_inst/rx_shift_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.268    
  -------------------------------------------------------------------
                         slack                                  5.570    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 1.245ns (33.352%)  route 2.488ns (66.648%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.717     5.320    uart_rx_inst/CLK
    SLICE_X2Y83          FDCE                                         r  uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.478     5.798 r  uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.688     6.485    uart_rx_inst/baud_cnt_reg_n_0_[1]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.295     6.780 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.630     7.411    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.118     7.529 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.977     8.505    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I0_O)        0.354     8.859 r  uart_rx_inst/rx_shift_reg[7]_i_1/O
                         net (fo=1, routed)           0.193     9.053    uart_rx_inst/rx_shift_reg[7]_i_1_n_0
    SLICE_X4Y86          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.598    15.021    uart_rx_inst/CLK
    SLICE_X4Y86          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[7]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X4Y86          FDCE (Setup_fdce_C_CE)      -0.407    14.837    uart_rx_inst/rx_shift_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                          -9.053    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.786ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.988ns  (logic 1.217ns (30.516%)  route 2.771ns (69.484%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.717     5.320    uart_rx_inst/CLK
    SLICE_X2Y83          FDCE                                         r  uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.478     5.798 r  uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.688     6.485    uart_rx_inst/baud_cnt_reg_n_0_[1]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.295     6.780 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.630     7.411    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.118     7.529 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.977     8.505    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.326     8.831 r  uart_rx_inst/rx_shift_reg[5]_i_1/O
                         net (fo=1, routed)           0.476     9.308    uart_rx_inst/rx_shift_reg[5]_i_1_n_0
    SLICE_X2Y86          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.600    15.023    uart_rx_inst/CLK
    SLICE_X2Y86          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[5]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X2Y86          FDCE (Setup_fdce_C_CE)      -0.169    15.093    uart_rx_inst/rx_shift_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                          -9.308    
  -------------------------------------------------------------------
                         slack                                  5.786    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.656ns  (logic 1.243ns (33.998%)  route 2.413ns (66.002%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.717     5.320    uart_rx_inst/CLK
    SLICE_X2Y83          FDCE                                         r  uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.478     5.798 r  uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.688     6.485    uart_rx_inst/baud_cnt_reg_n_0_[1]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.295     6.780 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.630     7.411    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.118     7.529 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.769     8.297    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I3_O)        0.352     8.649 r  uart_rx_inst/rx_shift_reg[4]_i_1/O
                         net (fo=1, routed)           0.327     8.976    uart_rx_inst/rx_shift_reg[4]_i_1_n_0
    SLICE_X6Y85          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.598    15.021    uart_rx_inst/CLK
    SLICE_X6Y85          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[4]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X6Y85          FDCE (Setup_fdce_C_CE)      -0.377    14.867    uart_rx_inst/rx_shift_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.867    
                         arrival time                          -8.976    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.808ns  (logic 1.217ns (31.958%)  route 2.591ns (68.042%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.717     5.320    uart_rx_inst/CLK
    SLICE_X2Y83          FDCE                                         r  uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.478     5.798 r  uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.688     6.485    uart_rx_inst/baud_cnt_reg_n_0_[1]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.295     6.780 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.630     7.411    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.118     7.529 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.754     8.282    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X5Y86          LUT4 (Prop_lut4_I3_O)        0.326     8.608 r  uart_rx_inst/rx_shift_reg[3]_i_1/O
                         net (fo=1, routed)           0.519     9.128    uart_rx_inst/rx_shift_reg[3]_i_1_n_0
    SLICE_X5Y86          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.598    15.021    uart_rx_inst/CLK
    SLICE_X5Y86          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[3]/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y86          FDCE (Setup_fdce_C_CE)      -0.205    15.039    uart_rx_inst/rx_shift_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -9.128    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             6.085ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.651ns  (logic 1.217ns (33.332%)  route 2.434ns (66.668%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.717     5.320    uart_rx_inst/CLK
    SLICE_X2Y83          FDCE                                         r  uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.478     5.798 r  uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.688     6.485    uart_rx_inst/baud_cnt_reg_n_0_[1]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.295     6.780 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.630     7.411    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.118     7.529 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.769     8.297    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I3_O)        0.326     8.623 r  uart_rx_inst/rx_shift_reg[2]_i_1/O
                         net (fo=1, routed)           0.348     8.971    uart_rx_inst/rx_shift_reg[2]_i_1_n_0
    SLICE_X3Y84          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.599    15.022    uart_rx_inst/CLK
    SLICE_X3Y84          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[2]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X3Y84          FDCE (Setup_fdce_C_CE)      -0.205    15.056    uart_rx_inst/rx_shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -8.971    
  -------------------------------------------------------------------
                         slack                                  6.085    

Slack (MET) :             6.094ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.644ns  (logic 1.217ns (33.399%)  route 2.427ns (66.601%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.717     5.320    uart_rx_inst/CLK
    SLICE_X2Y83          FDCE                                         r  uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.478     5.798 r  uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.688     6.485    uart_rx_inst/baud_cnt_reg_n_0_[1]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.295     6.780 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.630     7.411    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.118     7.529 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.771     8.299    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X5Y85          LUT4 (Prop_lut4_I3_O)        0.326     8.625 r  uart_rx_inst/rx_shift_reg[1]_i_1/O
                         net (fo=1, routed)           0.339     8.964    uart_rx_inst/rx_shift_reg[1]_i_1_n_0
    SLICE_X3Y85          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.600    15.023    uart_rx_inst/CLK
    SLICE_X3Y85          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[1]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y85          FDCE (Setup_fdce_C_CE)      -0.205    15.057    uart_rx_inst/rx_shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.964    
  -------------------------------------------------------------------
                         slack                                  6.094    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/rx_shift_reg_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.511ns  (logic 1.217ns (34.666%)  route 2.294ns (65.334%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.717     5.320    uart_rx_inst/CLK
    SLICE_X2Y83          FDCE                                         r  uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.478     5.798 r  uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.688     6.485    uart_rx_inst/baud_cnt_reg_n_0_[1]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.295     6.780 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.630     7.411    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.118     7.529 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.481     8.010    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X4Y86          LUT4 (Prop_lut4_I3_O)        0.326     8.336 r  uart_rx_inst/rx_shift_reg[6]_i_1/O
                         net (fo=1, routed)           0.495     8.830    uart_rx_inst/rx_shift_reg[6]_i_1_n_0
    SLICE_X3Y86          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.600    15.023    uart_rx_inst/CLK
    SLICE_X3Y86          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[6]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X3Y86          FDCE (Setup_fdce_C_CE)      -0.205    15.057    uart_rx_inst/rx_shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.057    
                         arrival time                          -8.830    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.217ns (36.408%)  route 2.126ns (63.592%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.717     5.320    uart_rx_inst/CLK
    SLICE_X2Y83          FDCE                                         r  uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.478     5.798 r  uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.688     6.485    uart_rx_inst/baud_cnt_reg_n_0_[1]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.295     6.780 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.630     7.411    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.118     7.529 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.618     8.146    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.326     8.472 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.190     8.662    uart_rx_inst/FSM_onehot_rx_state[4]_i_1_n_0
    SLICE_X4Y84          FDPE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.597    15.020    uart_rx_inst/CLK
    SLICE_X4Y84          FDPE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[0]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y84          FDPE (Setup_fdpe_C_CE)      -0.205    15.038    uart_rx_inst/FSM_onehot_rx_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  6.376    

Slack (MET) :             6.376ns  (required time - arrival time)
  Source:                 uart_rx_inst/baud_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.343ns  (logic 1.217ns (36.408%)  route 2.126ns (63.592%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.717     5.320    uart_rx_inst/CLK
    SLICE_X2Y83          FDCE                                         r  uart_rx_inst/baud_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y83          FDCE (Prop_fdce_C_Q)         0.478     5.798 r  uart_rx_inst/baud_cnt_reg[1]/Q
                         net (fo=7, routed)           0.688     6.485    uart_rx_inst/baud_cnt_reg_n_0_[1]
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.295     6.780 f  uart_rx_inst/o_Rx_DV_i_2/O
                         net (fo=3, routed)           0.630     7.411    uart_rx_inst/o_Rx_DV_i_2_n_0
    SLICE_X4Y83          LUT4 (Prop_lut4_I1_O)        0.118     7.529 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_2/O
                         net (fo=12, routed)          0.618     8.146    uart_rx_inst/FSM_onehot_rx_state[4]_i_2_n_0
    SLICE_X4Y84          LUT6 (Prop_lut6_I0_O)        0.326     8.472 r  uart_rx_inst/FSM_onehot_rx_state[4]_i_1/O
                         net (fo=5, routed)           0.190     8.662    uart_rx_inst/FSM_onehot_rx_state[4]_i_1_n_0
    SLICE_X4Y84          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.597    15.020    uart_rx_inst/CLK
    SLICE_X4Y84          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism              0.259    15.279    
                         clock uncertainty           -0.035    15.243    
    SLICE_X4Y84          FDCE (Setup_fdce_C_CE)      -0.205    15.038    uart_rx_inst/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                          -8.662    
  -------------------------------------------------------------------
                         slack                                  6.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_shift_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_Rx_Byte_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.228%)  route 0.119ns (45.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.599     1.518    uart_rx_inst/CLK
    SLICE_X4Y86          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y86          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  uart_rx_inst/rx_shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.119     1.778    uart_rx_inst/rx_shift_reg[7]
    SLICE_X2Y85          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.872     2.037    uart_rx_inst/CLK
    SLICE_X2Y85          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[7]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.064     1.621    uart_rx_inst/o_Rx_Byte_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_shift_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_Rx_Byte_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.164ns (58.106%)  route 0.118ns (41.894%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.599     1.518    uart_rx_inst/CLK
    SLICE_X6Y85          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y85          FDCE (Prop_fdce_C_Q)         0.164     1.682 r  uart_rx_inst/rx_shift_reg_reg[4]/Q
                         net (fo=1, routed)           0.118     1.801    uart_rx_inst/rx_shift_reg[4]
    SLICE_X2Y85          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.872     2.037    uart_rx_inst/CLK
    SLICE_X2Y85          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[4]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.060     1.617    uart_rx_inst/o_Rx_Byte_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_shift_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_Rx_Byte_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.141ns (46.183%)  route 0.164ns (53.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.599     1.518    uart_rx_inst/CLK
    SLICE_X5Y85          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDCE (Prop_fdce_C_Q)         0.141     1.659 r  uart_rx_inst/rx_shift_reg_reg[0]/Q
                         net (fo=1, routed)           0.164     1.824    uart_rx_inst/rx_shift_reg[0]
    SLICE_X2Y85          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.872     2.037    uart_rx_inst/CLK
    SLICE_X2Y85          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[0]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.075     1.632    uart_rx_inst/o_Rx_Byte_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_Rx_Byte_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.164ns (63.770%)  route 0.093ns (36.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.600     1.519    uart_rx_inst/CLK
    SLICE_X2Y85          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  uart_rx_inst/o_Rx_Byte_reg[2]/Q
                         net (fo=1, routed)           0.093     1.777    o_Rx_Byte[2]
    SLICE_X1Y85          FDCE                                         r  debug_led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.872     2.037    clock_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  debug_led_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.047     1.581    debug_led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_rx_inst/o_Rx_Byte_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debug_led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.164ns (63.278%)  route 0.095ns (36.722%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.600     1.519    uart_rx_inst/CLK
    SLICE_X2Y85          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y85          FDCE (Prop_fdce_C_Q)         0.164     1.683 r  uart_rx_inst/o_Rx_Byte_reg[1]/Q
                         net (fo=1, routed)           0.095     1.779    o_Rx_Byte[1]
    SLICE_X1Y85          FDCE                                         r  debug_led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.872     2.037    clock_IBUF_BUFG
    SLICE_X1Y85          FDCE                                         r  debug_led_reg[1]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X1Y85          FDCE (Hold_fdce_C_D)         0.047     1.581    debug_led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_shift_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_Rx_Byte_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.141ns (46.527%)  route 0.162ns (53.473%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.600     1.519    uart_rx_inst/CLK
    SLICE_X3Y84          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  uart_rx_inst/rx_shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.162     1.822    uart_rx_inst/rx_shift_reg[2]
    SLICE_X2Y85          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.872     2.037    uart_rx_inst/CLK
    SLICE_X2Y85          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[2]/C
                         clock pessimism             -0.502     1.534    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.076     1.610    uart_rx_inst/o_Rx_Byte_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 uart_tx_inst/bit_idx_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx_inst/o_Tx_Serial_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.709%)  route 0.160ns (46.291%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.598     1.517    uart_tx_inst/CLK
    SLICE_X7Y83          FDCE                                         r  uart_tx_inst/bit_idx_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y83          FDCE (Prop_fdce_C_Q)         0.141     1.658 r  uart_tx_inst/bit_idx_reg[2]/Q
                         net (fo=4, routed)           0.160     1.819    uart_tx_inst/bit_idx_reg_n_0_[2]
    SLICE_X6Y83          LUT5 (Prop_lut5_I3_O)        0.045     1.864 r  uart_tx_inst/o_Tx_Serial_i_1/O
                         net (fo=1, routed)           0.000     1.864    uart_tx_inst/o_Tx_Serial_i_1_n_0
    SLICE_X6Y83          FDPE                                         r  uart_tx_inst/o_Tx_Serial_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.867     2.032    uart_tx_inst/CLK
    SLICE_X6Y83          FDPE                                         r  uart_tx_inst/o_Tx_Serial_reg/C
                         clock pessimism             -0.501     1.530    
    SLICE_X6Y83          FDPE (Hold_fdpe_C_D)         0.121     1.651    uart_tx_inst/o_Tx_Serial_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart_rx_inst/rx_shift_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/o_Rx_Byte_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.141ns (45.559%)  route 0.168ns (54.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.600     1.519    uart_rx_inst/CLK
    SLICE_X3Y85          FDCE                                         r  uart_rx_inst/rx_shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y85          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  uart_rx_inst/rx_shift_reg_reg[1]/Q
                         net (fo=1, routed)           0.168     1.829    uart_rx_inst/rx_shift_reg[1]
    SLICE_X2Y85          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.872     2.037    uart_rx_inst/CLK
    SLICE_X2Y85          FDCE                                         r  uart_rx_inst/o_Rx_Byte_reg[1]/C
                         clock pessimism             -0.504     1.532    
    SLICE_X2Y85          FDCE (Hold_fdce_C_D)         0.076     1.608    uart_rx_inst/o_Rx_Byte_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 uart_rx_inst/bit_idx_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/bit_idx_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.227ns (71.819%)  route 0.089ns (28.181%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.599     1.518    uart_rx_inst/CLK
    SLICE_X4Y85          FDCE                                         r  uart_rx_inst/bit_idx_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDCE (Prop_fdce_C_Q)         0.128     1.646 r  uart_rx_inst/bit_idx_reg[1]/Q
                         net (fo=11, routed)          0.089     1.735    uart_rx_inst/bit_idx_reg_n_0_[1]
    SLICE_X4Y85          LUT6 (Prop_lut6_I1_O)        0.099     1.834 r  uart_rx_inst/bit_idx[2]_i_1/O
                         net (fo=1, routed)           0.000     1.834    uart_rx_inst/bit_idx[2]_i_1_n_0
    SLICE_X4Y85          FDCE                                         r  uart_rx_inst/bit_idx_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.869     2.034    uart_rx_inst/CLK
    SLICE_X4Y85          FDCE                                         r  uart_rx_inst/bit_idx_reg[2]/C
                         clock pessimism             -0.515     1.518    
    SLICE_X4Y85          FDCE (Hold_fdce_C_D)         0.092     1.610    uart_rx_inst/bit_idx_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uart_rx_inst/FSM_onehot_rx_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx_inst/FSM_onehot_rx_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.556%)  route 0.155ns (52.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.599     1.518    uart_rx_inst/CLK
    SLICE_X4Y84          FDPE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y84          FDPE (Prop_fdpe_C_Q)         0.141     1.659 r  uart_rx_inst/FSM_onehot_rx_state_reg[0]/Q
                         net (fo=6, routed)           0.155     1.815    uart_rx_inst/FSM_onehot_rx_state_reg_n_0_[0]
    SLICE_X4Y84          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.868     2.033    uart_rx_inst/CLK
    SLICE_X4Y84          FDCE                                         r  uart_rx_inst/FSM_onehot_rx_state_reg[1]/C
                         clock pessimism             -0.514     1.518    
    SLICE_X4Y84          FDCE (Hold_fdce_C_D)         0.071     1.589    uart_rx_inst/FSM_onehot_rx_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     debug_led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     debug_led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     debug_led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     debug_led_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     debug_led_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     debug_led_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     debug_led_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y85     debug_led_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y81     hb_cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     sw_prev_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     sw_prev_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     sw_prev_reg[5]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     uart_rx_inst/FSM_onehot_rx_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     uart_rx_inst/FSM_onehot_rx_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     uart_rx_inst/FSM_onehot_rx_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     uart_rx_inst/FSM_onehot_rx_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y84     uart_rx_inst/FSM_onehot_rx_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     uart_tx_inst/baud_cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y84     uart_tx_inst/baud_cnt_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     hb_cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     hb_cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     hb_cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     hb_cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     hb_cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y84     hb_cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     hb_cnt_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     hb_cnt_reg[9]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     sw_prev_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y84     sw_prev_reg[4]/C



