C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlib C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/sd_fec_v1_1_10
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vmap sd_fec_v1_1_10 C:/Users/18019/Documents/UofU/SPRING2023/capstoneProject/MemoryVHDL/NeuralNet/NeuralNet.cache/compile_simlib/modelsim/sd_fec_v1_1_10
C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vlog  -L fec_5g_common_v1_1_1 -L sd_fec_v1_1_10 +incdir+C:\Users\18019\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -sv -svinputport=relaxed -work sd_fec_v1_1_10 -f C:\Users\18019\Documents\UofU\SPRING2023\capstoneProject\MemoryVHDL\NeuralNet\NeuralNet.cache\compile_simlib\modelsim/sd_fec_v1_1_10/.cxl.systemverilog.sd_fec_v1_1_10.sd_fec_v1_1_10.nt64.cmf
