# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 266 \
    name buf_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read \
    op interface \
    ports { buf_read { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 267 \
    name buf_read_255 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_255 \
    op interface \
    ports { buf_read_255 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 268 \
    name buf_read_256 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_256 \
    op interface \
    ports { buf_read_256 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 269 \
    name buf_read_257 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_257 \
    op interface \
    ports { buf_read_257 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 270 \
    name buf_read_258 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_258 \
    op interface \
    ports { buf_read_258 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 271 \
    name buf_read_259 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_259 \
    op interface \
    ports { buf_read_259 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 272 \
    name buf_read_260 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_260 \
    op interface \
    ports { buf_read_260 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 273 \
    name buf_read_261 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_261 \
    op interface \
    ports { buf_read_261 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 274 \
    name buf_read_262 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_262 \
    op interface \
    ports { buf_read_262 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 275 \
    name buf_read_263 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_263 \
    op interface \
    ports { buf_read_263 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 276 \
    name buf_read_264 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_264 \
    op interface \
    ports { buf_read_264 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 277 \
    name buf_read_265 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_265 \
    op interface \
    ports { buf_read_265 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 278 \
    name buf_read_266 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_266 \
    op interface \
    ports { buf_read_266 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 279 \
    name buf_read_267 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_267 \
    op interface \
    ports { buf_read_267 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 280 \
    name buf_read_268 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_268 \
    op interface \
    ports { buf_read_268 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 281 \
    name buf_read_269 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_269 \
    op interface \
    ports { buf_read_269 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 282 \
    name buf_read_270 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_270 \
    op interface \
    ports { buf_read_270 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 283 \
    name buf_read_271 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_271 \
    op interface \
    ports { buf_read_271 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 284 \
    name buf_read_272 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_272 \
    op interface \
    ports { buf_read_272 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 285 \
    name buf_read_273 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_273 \
    op interface \
    ports { buf_read_273 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 286 \
    name buf_read_274 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_274 \
    op interface \
    ports { buf_read_274 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 287 \
    name buf_read_275 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_275 \
    op interface \
    ports { buf_read_275 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 288 \
    name buf_read_276 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_276 \
    op interface \
    ports { buf_read_276 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 289 \
    name buf_read_277 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_277 \
    op interface \
    ports { buf_read_277 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 290 \
    name buf_read_278 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_278 \
    op interface \
    ports { buf_read_278 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 291 \
    name buf_read_279 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_279 \
    op interface \
    ports { buf_read_279 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 292 \
    name buf_read_280 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_280 \
    op interface \
    ports { buf_read_280 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 293 \
    name buf_read_281 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_281 \
    op interface \
    ports { buf_read_281 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 294 \
    name buf_read_282 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_282 \
    op interface \
    ports { buf_read_282 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 295 \
    name buf_read_283 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_283 \
    op interface \
    ports { buf_read_283 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 296 \
    name buf_read_284 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_284 \
    op interface \
    ports { buf_read_284 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 297 \
    name buf_read_285 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_285 \
    op interface \
    ports { buf_read_285 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 298 \
    name buf_read_286 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_286 \
    op interface \
    ports { buf_read_286 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 299 \
    name buf_read_287 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_287 \
    op interface \
    ports { buf_read_287 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 300 \
    name buf_read_288 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_288 \
    op interface \
    ports { buf_read_288 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 301 \
    name buf_read_289 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_289 \
    op interface \
    ports { buf_read_289 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 302 \
    name buf_read_290 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_290 \
    op interface \
    ports { buf_read_290 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 303 \
    name buf_read_291 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_291 \
    op interface \
    ports { buf_read_291 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 304 \
    name buf_read_292 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_292 \
    op interface \
    ports { buf_read_292 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 305 \
    name buf_read_293 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_293 \
    op interface \
    ports { buf_read_293 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 306 \
    name buf_read_294 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_294 \
    op interface \
    ports { buf_read_294 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 307 \
    name buf_read_295 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_295 \
    op interface \
    ports { buf_read_295 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 308 \
    name buf_read_296 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_296 \
    op interface \
    ports { buf_read_296 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 309 \
    name buf_read_297 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_297 \
    op interface \
    ports { buf_read_297 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 310 \
    name buf_read_298 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_298 \
    op interface \
    ports { buf_read_298 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 311 \
    name buf_read_299 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_299 \
    op interface \
    ports { buf_read_299 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 312 \
    name buf_read_300 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_300 \
    op interface \
    ports { buf_read_300 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 313 \
    name buf_read_301 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_301 \
    op interface \
    ports { buf_read_301 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 314 \
    name buf_read_302 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_302 \
    op interface \
    ports { buf_read_302 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 315 \
    name buf_read_303 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_303 \
    op interface \
    ports { buf_read_303 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 316 \
    name buf_read_304 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_304 \
    op interface \
    ports { buf_read_304 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 317 \
    name buf_read_305 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_305 \
    op interface \
    ports { buf_read_305 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 318 \
    name buf_read_306 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_306 \
    op interface \
    ports { buf_read_306 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 319 \
    name buf_read_307 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_307 \
    op interface \
    ports { buf_read_307 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 320 \
    name buf_read_308 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_308 \
    op interface \
    ports { buf_read_308 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 321 \
    name buf_read_309 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_309 \
    op interface \
    ports { buf_read_309 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 322 \
    name buf_read_310 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_310 \
    op interface \
    ports { buf_read_310 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 323 \
    name buf_read_311 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_311 \
    op interface \
    ports { buf_read_311 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 324 \
    name buf_read_312 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_312 \
    op interface \
    ports { buf_read_312 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 325 \
    name buf_read_313 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_313 \
    op interface \
    ports { buf_read_313 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 326 \
    name buf_read_314 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_314 \
    op interface \
    ports { buf_read_314 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 327 \
    name buf_read_315 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_315 \
    op interface \
    ports { buf_read_315 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 328 \
    name buf_read_316 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_316 \
    op interface \
    ports { buf_read_316 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 329 \
    name buf_read_317 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_buf_read_317 \
    op interface \
    ports { buf_read_317 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 330 \
    name gmem \
    type other \
    dir O \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem \
    op interface \
    ports { m_axi_gmem_AWVALID { O 1 bit } m_axi_gmem_AWREADY { I 1 bit } m_axi_gmem_AWADDR { O 64 vector } m_axi_gmem_AWID { O 1 vector } m_axi_gmem_AWLEN { O 32 vector } m_axi_gmem_AWSIZE { O 3 vector } m_axi_gmem_AWBURST { O 2 vector } m_axi_gmem_AWLOCK { O 2 vector } m_axi_gmem_AWCACHE { O 4 vector } m_axi_gmem_AWPROT { O 3 vector } m_axi_gmem_AWQOS { O 4 vector } m_axi_gmem_AWREGION { O 4 vector } m_axi_gmem_AWUSER { O 1 vector } m_axi_gmem_WVALID { O 1 bit } m_axi_gmem_WREADY { I 1 bit } m_axi_gmem_WDATA { O 512 vector } m_axi_gmem_WSTRB { O 64 vector } m_axi_gmem_WLAST { O 1 bit } m_axi_gmem_WID { O 1 vector } m_axi_gmem_WUSER { O 1 vector } m_axi_gmem_ARVALID { O 1 bit } m_axi_gmem_ARREADY { I 1 bit } m_axi_gmem_ARADDR { O 64 vector } m_axi_gmem_ARID { O 1 vector } m_axi_gmem_ARLEN { O 32 vector } m_axi_gmem_ARSIZE { O 3 vector } m_axi_gmem_ARBURST { O 2 vector } m_axi_gmem_ARLOCK { O 2 vector } m_axi_gmem_ARCACHE { O 4 vector } m_axi_gmem_ARPROT { O 3 vector } m_axi_gmem_ARQOS { O 4 vector } m_axi_gmem_ARREGION { O 4 vector } m_axi_gmem_ARUSER { O 1 vector } m_axi_gmem_RVALID { I 1 bit } m_axi_gmem_RREADY { O 1 bit } m_axi_gmem_RDATA { I 512 vector } m_axi_gmem_RLAST { I 1 bit } m_axi_gmem_RID { I 1 vector } m_axi_gmem_RFIFONUM { I 9 vector } m_axi_gmem_RUSER { I 1 vector } m_axi_gmem_RRESP { I 2 vector } m_axi_gmem_BVALID { I 1 bit } m_axi_gmem_BREADY { O 1 bit } m_axi_gmem_BRESP { I 2 vector } m_axi_gmem_BID { I 1 vector } m_axi_gmem_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 331 \
    name output_r \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_output_r \
    op interface \
    ports { output_r_dout { I 64 vector } output_r_num_data_valid { I 5 vector } output_r_fifo_cap { I 5 vector } output_r_empty_n { I 1 bit } output_r_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


