/* Copyright (c) 2011, Code Aurora Forum. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */


#include "mt9e013.h"
#define FPS_11 //vince, for FPS11
static struct mt9e013_i2c_reg_conf mipi_settings[] = {
	/*Disable embedded data*/
	{0x3064, 0x7800},/*SMIA_TEST*/
	/*configure 2-lane MIPI*/
	{0x31AE, 0x0202},/*SERIAL_FORMAT*/
	{0x31B8, 0x0E3F},/*MIPI_TIMING_2*/
	/*set data to RAW10 format*/
	{0x0112, 0x0A0A},/*CCP_DATA_FORMAT*/
	{0x30F0, 0x8000},/*VCM CONTROL*/
};

/*PLL Configuration
(Ext=24MHz, vt_pix_clk=174MHz, op_pix_clk=69.6MHz)*/
static struct mt9e013_i2c_reg_conf pll_settings[] = {
//vince, 11 FPS+++
#ifdef FPS_11
	{0x0300, 0x0004},/*VT_PIX_CLK_DIV*/
	{0x0302, 0x0001},/*VT_SYS_CLK_DIV*/
	{0x0304, 0x0002},/*PRE_PLL_CLK_DIV*/
	{0x0306, 0x003A},/*PLL_MULTIPLIER*/
	{0x0308, 0x000A},/*OP_PIX_CLK_DIV*/
	{0x030A, 0x0001},/*OP_SYS_CLK_DIV*/
#else	
	{0x0300, 0x0004},/*VT_PIX_CLK_DIV*/
	{0x0302, 0x0001},/*VT_SYS_CLK_DIV*/
	{0x0304, 0x0002},/*PRE_PLL_CLK_DIV*/
	{0x0306, 0x003A},/*PLL_MULTIPLIER*/
	{0x0308, 0x000A},/*OP_PIX_CLK_DIV*/
	{0x030A, 0x0001},/*OP_SYS_CLK_DIV*/
#endif
//vince, 11 FPS---
};

static struct mt9e013_i2c_reg_conf prev_settings[] = {
	/*Output Size (1632x1224)*/
	{0x0344, 0x0008},/*X_ADDR_START*/
	{0x0348, 0x0CC9},/*X_ADDR_END*/
	{0x0346, 0x0008},/*Y_ADDR_START*/
	{0x034A, 0x0999},/*Y_ADDR_END*/
	{0x034C, 0x0660},/*X_OUTPUT_SIZE*/
	{0x034E, 0x04C8},/*Y_OUTPUT_SIZE*/
	{0x306E, 0xFCB0},/*DATAPATH_SELECT*/
	{0x3040, 0x04C3},/*READ_MODE*/
	{0x3178, 0x0000},/*ANALOG_CONTROL5*/
	{0x3ED0, 0x1E24},/*DAC_LD_4_5*/
	{0x0400, 0x0002},/*SCALING_MODE*/
	{0x0404, 0x0010},/*SCALE_M*/
	/*Timing configuration*/
	{0x0342, 0x1018},/*LINE_LENGTH_PCK*/
	{0x0340, 0x055B},/*FRAME_LENGTH_LINES*/
	{0x0202, 0x0557},/*COARSE_INTEGRATION_TIME*/
	{0x3014, 0x0846},/*FINE_INTEGRATION_TIME_*/
	{0x3010, 0x0130},/*FINE_CORRECTION*/
};

static struct mt9e013_i2c_reg_conf snap_settings[] = {
	/*Output Size (3264x2448)*/
//vince, 11 FPS+++
#ifdef FPS_11
//3264x2448
	{0x0344, 0x0008},/*X_ADDR_START */
	{0x0348, 0x0CC7},/*X_ADDR_END*/
	{0x0346, 0x0008},/*Y_ADDR_START */
	{0x034A, 0x0997},/*Y_ADDR_END*/
	{0x034C, 0x0CC0},/*X_OUTPUT_SIZE*/
	{0x034E, 0x0990},/*Y_OUTPUT_SIZE*/
#else
	{0x0344, 0x0008},/*X_ADDR_START */
	{0x0348, 0x0CD7},/*X_ADDR_END*/
	{0x0346, 0x0008},/*Y_ADDR_START */
	{0x034A, 0x09A7},/*Y_ADDR_END*/
	{0x034C, 0x0CD0},/*X_OUTPUT_SIZE*/
	{0x034E, 0x09A0},/*Y_OUTPUT_SIZE*/
#endif
//vince, 11 FPS---
	{0x306E, 0xFC80},/*DATAPATH_SELECT*/
	{0x3040, 0x0041},/*READ_MODE*/
	{0x3178, 0x0000},/*ANALOG_CONTROL5*/
	{0x3ED0, 0x1E24},/*DAC_LD_4_5*/
	{0x0400, 0x0000},/*SCALING_MODE*/
	{0x0404, 0x0010},/*SCALE_M*/
	/*Timing configuration*/
//vince, 11FPS+++
#ifdef FPS_11
	{0x0342, 0x17D8},/*LINE_LENGTH_PCK*/
	{0x0340, 0x0A1F},/*FRAME_LENGTH_LINES*/
	{0x0202, 0x0A1F},/*COARSE_INTEGRATION_TIME*/
	{0x3014, 0xA9D},/*FINE_INTEGRATION_TIME_ */
	{0x3010, 0x0078},/*FINE_CORRECTION*/
#else
	{0x0342, 0x186C},/*LINE_LENGTH_PCK*/
	{0x0340, 0x0A1F},/*FRAME_LENGTH_LINES*/
	{0x0202, 0x0A1F},/*COARSE_INTEGRATION_TIME*/
	{0x3014, 0x042C},/*FINE_INTEGRATION_TIME_ */
	{0x3010, 0x0078},/*FINE_CORRECTION*/
#endif
//vince, 11 FPS---
};

static struct mt9e013_i2c_reg_conf pll_settings_60fps[] = {
	{0x0300, 0x0004},/*VT_PIX_CLK_DIV*/
	{0x0302, 0x0001},/*VT_SYS_CLK_DIV*/
	{0x0304, 0x0002},/*PRE_PLL_CLK_DIV*/
	{0x0306, 0x0042},/*PLL_MULTIPLIER*/
	{0x0308, 0x000A},/*OP_PIX_CLK_DIV*/
	{0x030A, 0x0001},/*OP_SYS_CLK_DIV*/
};

static struct mt9e013_i2c_reg_conf prev_settings_60fps[] = {
	/*Output Size (1632x1224)*/
	{0x0344, 0x0008},/*X_ADDR_START*/
	{0x0348, 0x0CC5},/*X_ADDR_END*/
	{0x0346, 0x013a},/*Y_ADDR_START*/
	{0x034A, 0x0863},/*Y_ADDR_END*/
	{0x034C, 0x0660},/*X_OUTPUT_SIZE*/
	{0x034E, 0x0396},/*Y_OUTPUT_SIZE*/
	{0x306E, 0xFC80},/*DATAPATH_SELECT*/
	{0x3040, 0x00C3},/*READ_MODE*/
	{0x3178, 0x0000},/*ANALOG_CONTROL5*/
	{0x3ED0, 0x1E24},/*DAC_LD_4_5*/
	{0x0400, 0x0000},/*SCALING_MODE*/
	{0x0404, 0x0010},/*SCALE_M*/
	/*Timing configuration*/
	{0x0342, 0x0BE8},/*LINE_LENGTH_PCK*/
	{0x0340, 0x0425},/*FRAME_LENGTH_LINES*/
	{0x0202, 0x0425},/*COARSE_INTEGRATION_TIME*/
	{0x3014, 0x03F6},/*FINE_INTEGRATION_TIME_*/
	{0x3010, 0x0078},/*FINE_CORRECTION*/
};

static struct mt9e013_i2c_reg_conf pll_settings_120fps[] = {
	{0x0300, 0x0005},/*VT_PIX_CLK_DIV*/
	{0x0302, 0x0001},/*VT_SYS_CLK_DIV*/
	{0x0304, 0x0002},/*PRE_PLL_CLK_DIV*/
	{0x0306, 0x0052},/*PLL_MULTIPLIER*/
	{0x0308, 0x000A},/*OP_PIX_CLK_DIV*/
	{0x030A, 0x0001},/*OP_SYS_CLK_DIV*/
};

static struct mt9e013_i2c_reg_conf prev_settings_120fps[] = {
	{0x0344, 0x0008},/*X_ADDR_START*/
	{0x0348, 0x0685},/*X_ADDR_END*/
	{0x0346, 0x013a},/*Y_ADDR_START*/
	{0x034A, 0x055B},/*Y_ADDR_END*/
	{0x034C, 0x0340},/*X_OUTPUT_SIZE*/
	{0x034E, 0x0212},/*Y_OUTPUT_SIZE*/
	{0x306E, 0xFC80},/*DATAPATH_SELECT*/
	{0x3040, 0x00C3},/*READ_MODE*/
	{0x3178, 0x0000},/*ANALOG_CONTROL5*/
	{0x3ED0, 0x1E24},/*DAC_LD_4_5*/
	{0x0400, 0x0000},/*SCALING_MODE*/
	{0x0404, 0x0010},/*SCALE_M*/
	/*Timing configuration*/
	{0x0342, 0x0970},/*LINE_LENGTH_PCK*/
	{0x0340, 0x02A1},/*FRAME_LENGTH_LINES*/
	{0x0202, 0x02A1},/*COARSE_INTEGRATION_TIME*/
	{0x3014, 0x03F6},/*FINE_INTEGRATION_TIME_*/
	{0x3010, 0x0078},/*FINE_CORRECTION*/
};

static struct mt9e013_i2c_reg_conf recommend_settings[] = {
	{0x3044, 0x0590},
	{0x306E, 0xFC80},
	{0x30B2, 0xC000},
	{0x30D6, 0x0800},
	{0x316C, 0xB42F},
	{0x316E, 0x869C},
	{0x3170, 0x210E},
	{0x317A, 0x010E},
	{0x31E0, 0x1FB9},
	{0x31E6, 0x07FC},
	{0x37C0, 0x0000},
	{0x37C2, 0x0000},
	{0x37C4, 0x0000},
	{0x37C6, 0x0000},
	{0x3E02, 0x8801},
	{0x3E04, 0x2301},
	{0x3E06, 0x8449},
	{0x3E08, 0x6841},
	{0x3E0A, 0x400C},
	{0x3E0C, 0x1001},
	{0x3E0E, 0x2103},
	{0x3E10, 0x4B41},
	{0x3E12, 0x4B26},
	{0x3E16, 0x8802},
	{0x3E18, 0x84FF},
	{0x3E1A, 0x8601},
	{0x3E1C, 0x8401},
	{0x3E1E, 0x840A},
	{0x3E20, 0xFF00},
	{0x3E22, 0x8401},
	{0x3E24, 0x00FF},
	{0x3E26, 0x0088},
	{0x3E28, 0x2E8A},
	{0x3E32, 0x8801},
	{0x3E34, 0x4024},
	{0x3E38, 0x8469},
	{0x3E3C, 0x2301},
	{0x3E3E, 0x3E25},
	{0x3E40, 0x1C01},
	{0x3E42, 0x8486},
	{0x3E44, 0x8401},
	{0x3E46, 0x00FF},
	{0x3E48, 0x8401},
	{0x3E4A, 0x8601},
	{0x3E4C, 0x8402},
	{0x3E4E, 0x00FF},
	{0x3E50, 0x6623},
	{0x3E52, 0x8340},
	{0x3E54, 0x00FF},
	{0x3E56, 0x4A42},
	{0x3E58, 0x2203},
	{0x3E5A, 0x674D},
	{0x3E5C, 0x3F25},
	{0x3E5E, 0x846A},
	{0x3E60, 0x4C01},
	{0x3E62, 0x8401},
	{0x3E66, 0x3901},
	{0x3ECC, 0x00EB},
	{0x3ED0, 0x1E24},
	{0x3ED4, 0xAFC4},
	{0x3ED6, 0x909B},
	{0x3ED8, 0x0006},
	{0x3EDA, 0xCFC6},
	{0x3EDC, 0x4FE4},
	{0x3EE0, 0x2424},
	{0x3EE2, 0x9797},
	{0x3EE4, 0xC100},
	{0x3EE6, 0x0540}
};

static struct mt9e013_i2c_reg_conf  lsc_setting[] = 
{
	{0x3600, 0},
	{0x3602, 0},
	{0x3604, 0},
	{0x3606, 0},
	{0x3608, 0},
	{0x360A, 0},
	{0x360C, 0},
	{0x360E, 0},
	{0x3610, 0},
	{0x3612, 0},
	{0x3614, 0},
	{0x3616, 0},
	{0x3618, 0},
	{0x361A, 0},
	{0x361C, 0},
	{0x361E, 0},
	{0x3620, 0},
	{0x3622, 0},
	{0x3624, 0},
	{0x3626, 0},
	{0x3640, 0},
	{0x3642, 0},
	{0x3644, 0},
	{0x3646, 0},
	{0x3648, 0},
	{0x364A, 0},
	{0x364C, 0},
	{0x364E, 0},
	{0x3650, 0},
	{0x3652, 0},
	{0x3654, 0},
	{0x3656, 0},
	{0x3658, 0},
	{0x365A, 0},
	{0x365C, 0},
	{0x365E, 0},
	{0x3660, 0},
	{0x3662, 0},
	{0x3664, 0},
	{0x3666, 0},
	{0x3680, 0},
	{0x3682, 0},
	{0x3684, 0},
	{0x3686, 0},
	{0x3688, 0},
	{0x368A, 0},
	{0x368C, 0},
	{0x368E, 0},
	{0x3690, 0},
	{0x3692, 0},
	{0x3694, 0},
	{0x3696, 0},
	{0x3698, 0},
	{0x369A, 0},
	{0x369C, 0},
	{0x369E, 0},
	{0x36A0, 0},
	{0x36A2, 0},
	{0x36A4, 0},
	{0x36A6, 0},
	{0x36C0, 0},
	{0x36C2, 0},
	{0x36C4, 0},
	{0x36C6, 0},
	{0x36C8, 0},
	{0x36CA, 0},
	{0x36CC, 0},
	{0x36CE, 0},
	{0x36D0, 0},
	{0x36D2, 0},
	{0x36D4, 0},
	{0x36D6, 0},
	{0x36D8, 0},
	{0x36DA, 0},
	{0x36DC, 0},
	{0x36DE, 0},
	{0x36E0, 0},
	{0x36E2, 0},
	{0x36E4, 0},
	{0x36E6, 0},
	{0x3700, 0},
	{0x3702, 0},
	{0x3704, 0},
	{0x3706, 0},
	{0x3708, 0},
	{0x370A, 0},
	{0x370C, 0},
	{0x370E, 0},
	{0x3710, 0},
	{0x3712, 0},
	{0x3714, 0},
	{0x3716, 0},
	{0x3718, 0},
	{0x371A, 0},
	{0x371C, 0},
	{0x371E, 0},
	{0x3720, 0},
	{0x3722, 0},
	{0x3724, 0},
	{0x3726, 0},
	{0x3782, 0},
	{0x3784, 0},
	{0x37C0, 0},
	{0x37C2, 0},
	{0x37C4, 0},
	{0x37C6, 0},

};


static struct mt9e013_i2c_reg_conf  lsc_def_setting[] = 
{
	{0x3600, 0x0250},
	{0x3602, 0x060E},
	{0x3604, 0x5350},
	{0x3606, 0x8AAE},
	{0x3608, 0xA1F0},
	{0x360A, 0x0310},
	{0x360C, 0x8D0E},
	{0x360E, 0x1FD0},
	{0x3610, 0x724D},
	{0x3612, 0xC50F},
	{0x3614, 0x0230},
	{0x3616, 0x0B0E},
	{0x3618, 0x00B0},
	{0x361A, 0xA4CE},
	{0x361C, 0xB56F},
	{0x361E, 0x03D0},
	{0x3620, 0x95EE},
	{0x3622, 0x52F0},
	{0x3624, 0x49ED},
	{0x3626, 0xA590},
	{0x3640, 0x85CD},
	{0x3642, 0xA14E},
	{0x3644, 0x940F},
	{0x3646, 0x37AE},
	{0x3648, 0x7C6F},
	{0x364A, 0xDFEC},
	{0x364C, 0x138E},
	{0x364E, 0x95CE},
	{0x3650, 0xD66E},
	{0x3652, 0x0FAF},
	{0x3654, 0x0EED},
	{0x3656, 0x3BAE},
	{0x3658, 0x4C8C},
	{0x365A, 0xF22E},
	{0x365C, 0xDA6D},
	{0x365E, 0x384D},
	{0x3660, 0x938E},
	{0x3662, 0x816D},
	{0x3664, 0x258E},
	{0x3666, 0x7EEC},
	{0x3680, 0x18D1},
	{0x3682, 0x70CE},
	{0x3684, 0x83B3},
	{0x3686, 0xE3CF},
	{0x3688, 0x28F3},
	{0x368A, 0x1A51},
	{0x368C, 0x80EE},
	{0x368E, 0xD672},
	{0x3690, 0xA86E},
	{0x3692, 0x0C33},
	{0x3694, 0x0831},
	{0x3696, 0x6BCE},
	{0x3698, 0xD2F2},
	{0x369A, 0xA5EF},
	{0x369C, 0x0A53},
	{0x369E, 0x1831},
	{0x36A0, 0x208D},
	{0x36A2, 0x8B73},
	{0x36A4, 0xDA6F},
	{0x36A6, 0x39D3},
	{0x36C0, 0xAC2D},
	{0x36C2, 0x19CE},
	{0x36C4, 0x7EB0},
	{0x36C6, 0x934F},
	{0x36C8, 0xAE71},
	{0x36CA, 0x7F2C},
	{0x36CC, 0x840E},
	{0x36CE, 0x0750},
	{0x36D0, 0x10CF},
	{0x36D2, 0xD250},
	{0x36D4, 0xF4CD},
	{0x36D6, 0x8D8F},
	{0x36D8, 0x31CE},
	{0x36DA, 0x1770},
	{0x36DC, 0x7D8F},
	{0x36DE, 0x8B0E},
	{0x36E0, 0x25AE},
	{0x36E2, 0x104F},
	{0x36E4, 0xF16F},
	{0x36E6, 0x5DCF},
	{0x3700, 0xCE71},
	{0x3702, 0xC270},
	{0x3704, 0x3FD3},
	{0x3706, 0x3891},
	{0x3708, 0xABB2},
	{0x370A, 0xC611},
	{0x370C, 0x3EAF},
	{0x370E, 0x30F3},
	{0x3710, 0xD830},
	{0x3712, 0x9BD2},
	{0x3714, 0xBF71},
	{0x3716, 0xBFD0},
	{0x3718, 0x2533},
	{0x371A, 0x2EF1},
	{0x371C, 0x82B2},
	{0x371E, 0xC9F1},
	{0x3720, 0x25AB},
	{0x3722, 0x5113},
	{0x3724, 0xDBAF},
	{0x3726, 0xE432},
	{0x3782, 0x0660},
	{0x3784, 0x04FC},
	{0x37C0, 0xA2EB},
	{0x37C2, 0xEBAA},
	{0x37C4, 0xF689},
	{0x37C6, 0x8BCB},

};



struct mt9e013_reg mt9e013_regs = {
	.reg_mipi = &mipi_settings[0],
	.reg_mipi_size = ARRAY_SIZE(mipi_settings),
	.rec_settings = &recommend_settings[0],
	.rec_size = ARRAY_SIZE(recommend_settings),
	.reg_pll = &pll_settings[0],
	.reg_pll_size = ARRAY_SIZE(pll_settings),
	.reg_prev = &prev_settings[0],
	.reg_pll_60fps = &pll_settings_60fps[0],
	.reg_pll_60fps_size = ARRAY_SIZE(pll_settings_60fps),
	.reg_pll_120fps = &pll_settings_120fps[0],
	.reg_pll_120fps_size = ARRAY_SIZE(pll_settings_120fps),
	.reg_prev_size = ARRAY_SIZE(prev_settings),
	.reg_snap = &snap_settings[0],
	.reg_snap_size = ARRAY_SIZE(snap_settings),
	.reg_60fps = &prev_settings_60fps[0],
	.reg_60fps_size = ARRAY_SIZE(prev_settings_60fps),
	.reg_120fps = &prev_settings_120fps[0],
	.reg_120fps_size = ARRAY_SIZE(prev_settings_120fps),
	.reg_lsc = &lsc_setting[0],
	.reg_lsc_size = ARRAY_SIZE(lsc_setting),
	.reg_def_lsc = &lsc_def_setting[0],
	.reg_def_lsc_size = ARRAY_SIZE(lsc_def_setting),

};
