module top_module(
    output reg out);

always @(posedge clk)
    out <= 0;

endmodule
