# Generated by Yosys 0.7+627 (git sha1 e275692e, clang 6.0.1-2 -fPIC -Os)

.model spi_slave_led
.inputs clock sck mosi cs
.outputs miso leds[0] leds[1] leds[2] leds[3] leds[4] leds[5] leds[6] leds[7]
.names $false
.names $true
1
.names $undef
.gate SB_LUT4 I0=$abc$1721$n43_1 I1=spi_slave_fifo_async0_spi_start I2=$false I3=$false O=$abc$1721$n1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0001
.gate SB_LUT4 I0=spi_slave_fifo_async0_bitcnt[3] I1=spi_slave_fifo_async0_bitcnt[0] I2=spi_slave_fifo_async0_bitcnt[1] I3=spi_slave_fifo_async0_bitcnt[2] O=$abc$1721$n43_1
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0000000000000001
.gate SB_LUT4 I0=spi_slave_fifo_async0_syncro1_staps[2][3] I1=spi_slave_fifo_async0_gotit I2=$false I3=$false O=$abc$1721$n11
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0111
.gate SB_LUT4 I0=spi_slave_fifo_async0_gotit I1=spi_slave_fifo_async0_syncro1_staps[2][3] I2=$false I3=$false O=$abc$1721$n13
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=spi_slave_fifo_async0_bitcnt[3] I1=spi_slave_fifo_async0_bitcnt[0] I2=spi_slave_fifo_async0_bitcnt[1] I3=spi_slave_fifo_async0_bitcnt[2] O=$0\spi_slave_fifo_async0_b2[3:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 0100000000000000
.gate SB_LUT4 I0=$0\spi_slave_fifo_async0_b2[3:0][3] I1=$abc$1721$n28 I2=$false I3=$false O=$0\spi_slave_fifo_async0_bitcnt[3:0][0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\spi_slave_fifo_async0_b2[3:0][3] I1=$abc$1721$n32 I2=$false I3=$false O=$0\spi_slave_fifo_async0_bitcnt[3:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=$0\spi_slave_fifo_async0_b2[3:0][3] I1=$abc$1721$n34 I2=$false I3=$false O=$0\spi_slave_fifo_async0_bitcnt[3:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:44"
.param LUT_INIT 0100
.gate SB_LUT4 I0=spi_slave_fifo_async0_oreg[1] I1=spi_slave_fifo_async0_ocap[1] I2=$abc$1721$n43_1 I3=spi_slave_fifo_async0_spi_start O=$0\spi_slave_fifo_async0_oreg[7:0][2]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=spi_slave_fifo_async0_oreg[2] I1=spi_slave_fifo_async0_ocap[2] I2=$abc$1721$n43_1 I3=spi_slave_fifo_async0_spi_start O=$0\spi_slave_fifo_async0_oreg[7:0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=spi_slave_fifo_async0_oreg[3] I1=spi_slave_fifo_async0_ocap[3] I2=$abc$1721$n43_1 I3=spi_slave_fifo_async0_spi_start O=$0\spi_slave_fifo_async0_oreg[7:0][4]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=spi_slave_fifo_async0_oreg[4] I1=spi_slave_fifo_async0_ocap[4] I2=$abc$1721$n43_1 I3=spi_slave_fifo_async0_spi_start O=$0\spi_slave_fifo_async0_oreg[7:0][5]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=spi_slave_fifo_async0_oreg[5] I1=spi_slave_fifo_async0_ocap[5] I2=$abc$1721$n43_1 I3=spi_slave_fifo_async0_spi_start O=$0\spi_slave_fifo_async0_oreg[7:0][6]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=spi_slave_fifo_async0_oreg[6] I1=spi_slave_fifo_async0_ocap[6] I2=$abc$1721$n43_1 I3=spi_slave_fifo_async0_spi_start O=$0\spi_slave_fifo_async0_oreg[7:0][7]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=spi_slave_fifo_async0_oreg[7] I1=spi_slave_fifo_async0_ocap[7] I2=$abc$1721$n43_1 I3=spi_slave_fifo_async0_spi_start O=$0\miso[0:0]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:52"
.param LUT_INIT 1100110011001010
.gate SB_LUT4 I0=spi_slave_fifo_async0_bitcnt[1] I1=$false I2=$false I3=$false O=$0\spi_slave_fifo_async0_bitcnt[3:0][1]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:40"
.param LUT_INIT 01
.gate SB_LUT4 I0=$false I1=$true I2=spi_slave_fifo_async0_bitcnt[0] I3=$false O=$abc$1721$n28
.attr src "spi_slave_led.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=spi_slave_fifo_async0_bitcnt[0] CO=$auto$alumacc.cc:474:replace_alu$948.C[2] I0=$false I1=spi_slave_fifo_async0_bitcnt[1]
.attr src "spi_slave_led.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi_slave_fifo_async0_bitcnt[2] I3=$auto$alumacc.cc:474:replace_alu$948.C[2] O=$abc$1721$n32
.attr src "spi_slave_led.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_CARRY CI=$auto$alumacc.cc:474:replace_alu$948.C[2] CO=$auto$alumacc.cc:474:replace_alu$948.C[3] I0=$false I1=spi_slave_fifo_async0_bitcnt[2]
.attr src "spi_slave_led.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
.gate SB_LUT4 I0=$false I1=$false I2=spi_slave_fifo_async0_bitcnt[3] I3=$auto$alumacc.cc:474:replace_alu$948.C[3] O=$abc$1721$n34
.attr src "spi_slave_led.v:418|/usr/local/bin/../share/yosys/ice40/arith_map.v:53"
.param LUT_INIT 0110100110010110
.gate SB_DFF C=clock D=spi_slave_fifo_async0_b2[3] Q=spi_slave_fifo_async0_syncro1_staps[0][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo_async0_syncro1_staps[1][3] Q=spi_slave_fifo_async0_syncro1_staps[2][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=clock D=spi_slave_fifo_async0_syncro1_staps[0][3] Q=spi_slave_fifo_async0_syncro1_staps[1][3]
.attr src "/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFN C=cs D=$true Q=spi_slave_fifo_async0_spi_start
.attr src "spi_slave_led.v:604|/usr/local/bin/../share/yosys/ice40/cells_map.v:1"
.gate SB_DFF C=sck D=$0\miso[0:0] Q=miso
.attr src "spi_slave_led.v:403|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFSR C=sck D=spi_slave_fifo_async0_ocap[0] Q=spi_slave_fifo_async0_oreg[1] R=$abc$1721$n1
.attr src "spi_slave_led.v:403|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo_async0_oreg[7:0][2] Q=spi_slave_fifo_async0_oreg[2]
.attr src "spi_slave_led.v:403|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo_async0_oreg[7:0][3] Q=spi_slave_fifo_async0_oreg[3]
.attr src "spi_slave_led.v:403|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo_async0_oreg[7:0][4] Q=spi_slave_fifo_async0_oreg[4]
.attr src "spi_slave_led.v:403|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo_async0_oreg[7:0][5] Q=spi_slave_fifo_async0_oreg[5]
.attr src "spi_slave_led.v:403|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo_async0_oreg[7:0][6] Q=spi_slave_fifo_async0_oreg[6]
.attr src "spi_slave_led.v:403|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFF C=sck D=$0\spi_slave_fifo_async0_oreg[7:0][7] Q=spi_slave_fifo_async0_oreg[7]
.attr src "spi_slave_led.v:403|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
.gate SB_DFFE C=clock D=spi_slave_fifo_async0_syncro1_staps[2][3] E=$abc$1721$n11 Q=spi_slave_fifo_async0_gotit
.attr src "spi_slave_led.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$1721$n13 Q=spi_slave_fifo_async0_ocap[0]
.attr src "spi_slave_led.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$1721$n13 Q=spi_slave_fifo_async0_ocap[1]
.attr src "spi_slave_led.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$1721$n13 Q=spi_slave_fifo_async0_ocap[2]
.attr src "spi_slave_led.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$1721$n13 Q=spi_slave_fifo_async0_ocap[3]
.attr src "spi_slave_led.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$1721$n13 Q=spi_slave_fifo_async0_ocap[4]
.attr src "spi_slave_led.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$1721$n13 Q=spi_slave_fifo_async0_ocap[5]
.attr src "spi_slave_led.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$1721$n13 Q=spi_slave_fifo_async0_ocap[6]
.attr src "spi_slave_led.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFE C=clock D=$false E=$abc$1721$n13 Q=spi_slave_fifo_async0_ocap[7]
.attr src "spi_slave_led.v:222|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
.gate SB_DFFR C=sck D=$0\spi_slave_fifo_async0_bitcnt[3:0][0] Q=spi_slave_fifo_async0_bitcnt[0] R=cs
.attr src "spi_slave_led.v:403|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFER C=sck D=$0\spi_slave_fifo_async0_bitcnt[3:0][1] E=spi_slave_fifo_async0_bitcnt[0] Q=spi_slave_fifo_async0_bitcnt[1] R=cs
.attr src "spi_slave_led.v:403|/usr/local/bin/../share/yosys/ice40/cells_map.v:27"
.gate SB_DFFR C=sck D=$0\spi_slave_fifo_async0_bitcnt[3:0][2] Q=spi_slave_fifo_async0_bitcnt[2] R=cs
.attr src "spi_slave_led.v:403|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sck D=$0\spi_slave_fifo_async0_bitcnt[3:0][3] Q=spi_slave_fifo_async0_bitcnt[3] R=cs
.attr src "spi_slave_led.v:403|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.gate SB_DFFR C=sck D=$0\spi_slave_fifo_async0_b2[3:0][3] Q=spi_slave_fifo_async0_b2[3] R=cs
.attr src "spi_slave_led.v:403|/usr/local/bin/../share/yosys/ice40/cells_map.v:17"
.names $undef leds[0]
1 1
.names $undef leds[1]
1 1
.names $undef leds[2]
1 1
.names $undef leds[3]
1 1
.names $undef leds[4]
1 1
.names $undef leds[5]
1 1
.names $undef leds[6]
1 1
.names $undef leds[7]
1 1
.names $false spi_slave_fifo_async0_b2[0]
1 1
.names $false spi_slave_fifo_async0_b2[1]
1 1
.names $false spi_slave_fifo_async0_b2[2]
1 1
.names $false spi_slave_fifo_async0_b3[0]
1 1
.names $false spi_slave_fifo_async0_b3[1]
1 1
.names $false spi_slave_fifo_async0_b3[2]
1 1
.names spi_slave_fifo_async0_syncro1_staps[2][3] spi_slave_fifo_async0_b3[3]
1 1
.names $false spi_slave_fifo_async0_oreg[0]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[0][0]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[0][1]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[0][2]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[1][0]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[1][1]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[1][2]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[2][0]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[2][1]
1 1
.names $false spi_slave_fifo_async0_syncro1_staps[2][2]
1 1
.names cs spibus_csn
1 1
.end
