// Seed: 2772667708
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1
);
  assign id_2 = id_0[1 : 1];
  reg id_3, id_4 = 1;
  always begin
    id_3 <= id_2;
    id_4 = 'h0;
  end
endmodule
`define pp_2 0
