

================================================================
== Vitis HLS Report for 'logsch'
================================================================
* Date:           Wed Jul  9 03:19:59 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        ADPCM
* Solution:       solution0 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.00 ns|  2.957 ns|     2.16 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    0|    0|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.95>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln21 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty_4" [/home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_directives/adpcm.tcl:21]   --->   Operation 2 'specpipeline' 'specpipeline_ln21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%nbh_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %nbh" [data/benchmarks/adpcm/adpcm.c:620]   --->   Operation 3 'read' 'nbh_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ih_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %ih" [data/benchmarks/adpcm/adpcm.c:620]   --->   Operation 4 'read' 'ih_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%zext_ln620 = zext i15 %nbh_read" [data/benchmarks/adpcm/adpcm.c:620]   --->   Operation 5 'zext' 'zext_ln620' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i22 @_ssdm_op_BitConcatenate.i22.i15.i7, i15 %nbh_read, i7 0" [data/benchmarks/adpcm/adpcm.c:620]   --->   Operation 6 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln620_1 = zext i22 %shl_ln" [data/benchmarks/adpcm/adpcm.c:620]   --->   Operation 7 'zext' 'zext_ln620_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.82ns)   --->   "%sub_ln620 = sub i23 %zext_ln620_1, i23 %zext_ln620" [data/benchmarks/adpcm/adpcm.c:620]   --->   Operation 8 'sub' 'sub_ln620' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 9 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%wd = partselect i16 @_ssdm_op_PartSelect.i16.i23.i32.i32, i23 %sub_ln620, i32 7, i32 22" [data/benchmarks/adpcm/adpcm.c:620]   --->   Operation 9 'partselect' 'wd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%sext_ln618 = sext i16 %wd" [data/benchmarks/adpcm/adpcm.c:618]   --->   Operation 10 'sext' 'sext_ln618' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%tmp = mux i11 @_ssdm_op_Mux.ap_auto.4i11.i2, i11 798, i11 1834, i11 798, i11 1834, i2 %ih_read" [data/benchmarks/adpcm/adpcm.c:621]   --->   Operation 11 'mux' 'tmp' <Predicate = true> <Delay = 0.00> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.45> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node add_ln621)   --->   "%sext_ln621 = sext i11 %tmp" [data/benchmarks/adpcm/adpcm.c:621]   --->   Operation 12 'sext' 'sext_ln621' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln621 = add i17 %sext_ln621, i17 %sext_ln618" [data/benchmarks/adpcm/adpcm.c:621]   --->   Operation 13 'add' 'add_ln621' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%sext_ln622 = sext i17 %add_ln621" [data/benchmarks/adpcm/adpcm.c:622]   --->   Operation 14 'sext' 'sext_ln622' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %sext_ln622, i32 31" [data/benchmarks/adpcm/adpcm.c:622]   --->   Operation 15 'bitselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.26ns)   --->   "%select_ln622 = select i1 %tmp_4, i17 0, i17 %add_ln621" [data/benchmarks/adpcm/adpcm.c:622]   --->   Operation 16 'select' 'select_ln622' <Predicate = true> <Delay = 0.26> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.26> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln624 = trunc i17 %select_ln622" [data/benchmarks/adpcm/adpcm.c:624]   --->   Operation 17 'trunc' 'trunc_ln624' <Predicate = (!icmp_ln624)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.79ns)   --->   "%icmp_ln624 = icmp_ugt  i17 %select_ln622, i17 22528" [data/benchmarks/adpcm/adpcm.c:624]   --->   Operation 18 'icmp' 'icmp_ln624' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.29ns)   --->   "%select_ln624 = select i1 %icmp_ln624, i15 22528, i15 %trunc_ln624" [data/benchmarks/adpcm/adpcm.c:624]   --->   Operation 19 'select' 'select_ln624' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%ret_ln627 = ret i15 %select_ln624" [data/benchmarks/adpcm/adpcm.c:627]   --->   Operation 20 'ret' 'ret_ln627' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ih]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ nbh]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln21 (specpipeline  ) [ 00]
nbh_read          (read          ) [ 00]
ih_read           (read          ) [ 00]
zext_ln620        (zext          ) [ 00]
shl_ln            (bitconcatenate) [ 00]
zext_ln620_1      (zext          ) [ 00]
sub_ln620         (sub           ) [ 00]
wd                (partselect    ) [ 00]
sext_ln618        (sext          ) [ 00]
tmp               (mux           ) [ 00]
sext_ln621        (sext          ) [ 00]
add_ln621         (add           ) [ 00]
sext_ln622        (sext          ) [ 00]
tmp_4             (bitselect     ) [ 00]
select_ln622      (select        ) [ 00]
trunc_ln624       (trunc         ) [ 00]
icmp_ln624        (icmp          ) [ 01]
select_ln624      (select        ) [ 00]
ret_ln627         (ret           ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ih">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ih"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nbh">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nbh"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i15.i7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i11.i2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="nbh_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="15" slack="0"/>
<pin id="44" dir="0" index="1" bw="15" slack="0"/>
<pin id="45" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nbh_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="ih_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="2" slack="0"/>
<pin id="50" dir="0" index="1" bw="2" slack="0"/>
<pin id="51" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ih_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="zext_ln620_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="15" slack="0"/>
<pin id="56" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln620/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="shl_ln_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="22" slack="0"/>
<pin id="60" dir="0" index="1" bw="15" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="zext_ln620_1_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="22" slack="0"/>
<pin id="68" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln620_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="sub_ln620_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="22" slack="0"/>
<pin id="72" dir="0" index="1" bw="15" slack="0"/>
<pin id="73" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln620/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="wd_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="16" slack="0"/>
<pin id="78" dir="0" index="1" bw="23" slack="0"/>
<pin id="79" dir="0" index="2" bw="4" slack="0"/>
<pin id="80" dir="0" index="3" bw="6" slack="0"/>
<pin id="81" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="wd/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="sext_ln618_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln618/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="11" slack="0"/>
<pin id="92" dir="0" index="1" bw="11" slack="0"/>
<pin id="93" dir="0" index="2" bw="9" slack="0"/>
<pin id="94" dir="0" index="3" bw="11" slack="0"/>
<pin id="95" dir="0" index="4" bw="9" slack="0"/>
<pin id="96" dir="0" index="5" bw="2" slack="0"/>
<pin id="97" dir="1" index="6" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="sext_ln621_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="11" slack="0"/>
<pin id="106" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln621/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="add_ln621_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="11" slack="0"/>
<pin id="110" dir="0" index="1" bw="16" slack="0"/>
<pin id="111" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln621/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sext_ln622_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="17" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln622/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="tmp_4_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="0" index="1" bw="17" slack="0"/>
<pin id="121" dir="0" index="2" bw="6" slack="0"/>
<pin id="122" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="select_ln622_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="17" slack="0"/>
<pin id="130" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln622/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="trunc_ln624_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="17" slack="0"/>
<pin id="136" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln624/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="icmp_ln624_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="17" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln624/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="select_ln624_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="15" slack="0"/>
<pin id="147" dir="0" index="2" bw="15" slack="0"/>
<pin id="148" dir="1" index="3" bw="15" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln624/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="2" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="14" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="0" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="57"><net_src comp="42" pin="2"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="16" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="42" pin="2"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="18" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="69"><net_src comp="58" pin="3"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="66" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="54" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="70" pin="2"/><net_sink comp="76" pin=1"/></net>

<net id="84"><net_src comp="22" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="85"><net_src comp="24" pin="0"/><net_sink comp="76" pin=3"/></net>

<net id="89"><net_src comp="76" pin="4"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="26" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="90" pin=3"/></net>

<net id="102"><net_src comp="30" pin="0"/><net_sink comp="90" pin=4"/></net>

<net id="103"><net_src comp="48" pin="2"/><net_sink comp="90" pin=5"/></net>

<net id="107"><net_src comp="90" pin="6"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="104" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="86" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="117"><net_src comp="108" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="123"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="114" pin="1"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="34" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="118" pin="3"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="36" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="108" pin="2"/><net_sink comp="126" pin=2"/></net>

<net id="137"><net_src comp="126" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="126" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="138" pin="2"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="40" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="151"><net_src comp="134" pin="1"/><net_sink comp="144" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: logsch : ih | {1 }
	Port: logsch : nbh | {1 }
  - Chain level:
	State 1
		zext_ln620_1 : 1
		sub_ln620 : 2
		wd : 3
		sext_ln618 : 4
		sext_ln621 : 1
		add_ln621 : 5
		sext_ln622 : 6
		tmp_4 : 7
		select_ln622 : 8
		trunc_ln624 : 9
		icmp_ln624 : 9
		select_ln624 : 10
		ret_ln627 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|  select  | select_ln622_fu_126 |    0    |    17   |
|          | select_ln624_fu_144 |    0    |    15   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln620_fu_70   |    0    |    29   |
|----------|---------------------|---------|---------|
|   icmp   |  icmp_ln624_fu_138  |    0    |    24   |
|----------|---------------------|---------|---------|
|    add   |   add_ln621_fu_108  |    0    |    23   |
|----------|---------------------|---------|---------|
|    mux   |      tmp_fu_90      |    0    |    20   |
|----------|---------------------|---------|---------|
|   read   | nbh_read_read_fu_42 |    0    |    0    |
|          |  ih_read_read_fu_48 |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln620_fu_54  |    0    |    0    |
|          |  zext_ln620_1_fu_66 |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     shl_ln_fu_58    |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|       wd_fu_76      |    0    |    0    |
|----------|---------------------|---------|---------|
|          |   sext_ln618_fu_86  |    0    |    0    |
|   sext   |  sext_ln621_fu_104  |    0    |    0    |
|          |  sext_ln622_fu_114  |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|     tmp_4_fu_118    |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln624_fu_134 |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   128   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   128  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   128  |
+-----------+--------+--------+
