$date
	Fri Jun 26 19:52:42 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module BUF $end
$var wire 1 ! A $end
$var wire 1 " Y $end
$upscope $end
$scope module DFFSR $end
$var wire 1 # C $end
$var wire 1 $ D $end
$var wire 1 % R $end
$var wire 1 & S $end
$var reg 1 ' Q $end
$upscope $end
$scope module NAND $end
$var wire 1 ( A $end
$var wire 1 ) B $end
$var wire 1 * Y $end
$upscope $end
$scope module NOR $end
$var wire 1 + A $end
$var wire 1 , B $end
$var wire 1 - Y $end
$upscope $end
$scope module NOT $end
$var wire 1 . A $end
$var wire 1 / Y $end
$upscope $end
$scope module TestBench $end
$var wire 5 0 state_STB [4:0] $end
$var wire 5 1 state_BTB [4:0] $end
$var wire 1 2 reset $end
$var wire 1 3 error_STB $end
$var wire 1 4 error_BTB $end
$var wire 1 5 clk $end
$var wire 16 6 bus_data_out_STB [15:0] $end
$var wire 16 7 bus_data_out_BTB [15:0] $end
$var wire 16 8 bus_data_in_TB [15:0] $end
$scope module fsm_mux_TB $end
$var wire 1 2 reset $end
$var wire 5 9 nstate [4:0] $end
$var wire 1 : nerror $end
$var wire 16 ; data_out [15:0] $end
$var wire 1 5 clk $end
$var wire 16 < bus_data_in [15:0] $end
$var reg 16 = bus_data_out [15:0] $end
$var reg 1 4 error $end
$var reg 5 > state [4:0] $end
$scope begin MEMBLOCK[0] $end
$scope module control $end
$var wire 4 ? data_in [3:0] $end
$var wire 1 2 reset $end
$var wire 1 5 clk $end
$var reg 4 @ mem [3:0] $end
$var reg 4 A out [3:0] $end
$upscope $end
$upscope $end
$scope begin MEMBLOCK[1] $end
$scope module control $end
$var wire 4 B data_in [3:0] $end
$var wire 1 2 reset $end
$var wire 1 5 clk $end
$var reg 4 C mem [3:0] $end
$var reg 4 D out [3:0] $end
$upscope $end
$upscope $end
$scope begin MEMBLOCK[2] $end
$scope module control $end
$var wire 4 E data_in [3:0] $end
$var wire 1 2 reset $end
$var wire 1 5 clk $end
$var reg 4 F mem [3:0] $end
$var reg 4 G out [3:0] $end
$upscope $end
$upscope $end
$scope begin MEMBLOCK[3] $end
$scope module control $end
$var wire 4 H data_in [3:0] $end
$var wire 1 2 reset $end
$var wire 1 5 clk $end
$var reg 4 I mem [3:0] $end
$var reg 4 J out [3:0] $end
$upscope $end
$upscope $end
$scope module FSMcontrol $end
$var wire 4 K LSW [3:0] $end
$var wire 4 L MSW [3:0] $end
$var wire 1 2 reset $end
$var wire 1 5 clk $end
$var reg 1 : Error_out $end
$var reg 5 M active_state [4:0] $end
$var reg 5 N error [4:0] $end
$var reg 2 O iterator [1:0] $end
$var reg 1 P next_error $end
$var reg 5 Q next_state [4:0] $end
$var reg 5 R state [4:0] $end
$upscope $end
$upscope $end
$scope module fsm_mux_syn_TB $end
$var wire 16 S bus_data_out [15:0] $end
$var wire 1 3 error $end
$var wire 5 T state [4:0] $end
$var wire 1 2 reset $end
$var wire 5 U nstate [4:0] $end
$var wire 1 V nerror $end
$var wire 16 W data_out [15:0] $end
$var wire 1 5 clk $end
$var wire 16 X bus_data_in [15:0] $end
$scope module FSMcontrol $end
$var wire 4 Y LSW [3:0] $end
$var wire 4 Z MSW [3:0] $end
$var wire 1 [ _006_ $end
$var wire 1 \ _009_ $end
$var wire 1 ] _010_ $end
$var wire 1 ^ _011_ $end
$var wire 1 _ _012_ $end
$var wire 1 ` _014_ $end
$var wire 1 a _015_ $end
$var wire 1 b _019_ $end
$var wire 1 c _021_ $end
$var wire 1 d _023_ $end
$var wire 1 e _025_ $end
$var wire 1 f _026_ $end
$var wire 1 g _027_ $end
$var wire 1 h _033_ $end
$var wire 1 i _034_ $end
$var wire 1 j _035_ $end
$var wire 1 k _036_ $end
$var wire 1 l _037_ $end
$var wire 1 m _038_ $end
$var wire 1 n _041_ $end
$var wire 1 o _042_ $end
$var wire 1 p _043_ $end
$var wire 1 q _047_ $end
$var wire 5 r state [4:0] $end
$var wire 1 2 reset $end
$var wire 5 s next_state [4:0] $end
$var wire 1 t next_error $end
$var wire 2 u iterator [1:0] $end
$var wire 1 5 clk $end
$var wire 5 v active_state [4:0] $end
$var wire 1 w _046_ $end
$var wire 2 x _045_ [1:0] $end
$var wire 5 y _044_ [4:0] $end
$var wire 5 z _040_ [4:0] $end
$var wire 10 { _039_ [9:0] $end
$var wire 5 | _032_ [4:0] $end
$var wire 5 } _031_ [4:0] $end
$var wire 5 ~ _030_ [4:0] $end
$var wire 4 !" _029_ [3:0] $end
$var wire 4 "" _028_ [3:0] $end
$var wire 2 #" _024_ [1:0] $end
$var wire 2 $" _022_ [1:0] $end
$var wire 2 %" _020_ [1:0] $end
$var wire 2 &" _018_ [1:0] $end
$var wire 2 '" _017_ [1:0] $end
$var wire 2 (" _016_ [1:0] $end
$var wire 2 )" _013_ [1:0] $end
$var wire 32 *" _008_ [31:0] $end
$var wire 5 +" _007_ [4:0] $end
$var wire 5 ," _005_ [4:0] $end
$var wire 1 -" _004_ $end
$var wire 5 ." _003_ [4:0] $end
$var wire 2 /" _002_ [1:0] $end
$var wire 5 0" _001_ [4:0] $end
$var wire 1 1" _000_ $end
$var wire 1 V Error_out $end
$scope module _117_ $end
$var wire 1 2" D $end
$var wire 1 5 C $end
$var reg 1 3" Q $end
$upscope $end
$scope module _118_ $end
$var wire 1 4" D $end
$var wire 1 5 C $end
$var reg 1 5" Q $end
$upscope $end
$scope module _119_ $end
$var wire 1 6" D $end
$var wire 1 5 C $end
$var reg 1 7" Q $end
$upscope $end
$scope module _120_ $end
$var wire 1 8" D $end
$var wire 1 5 C $end
$var reg 1 9" Q $end
$upscope $end
$scope module _121_ $end
$var wire 1 :" D $end
$var wire 1 5 C $end
$var reg 1 ;" Q $end
$upscope $end
$scope module _122_ $end
$var wire 1 1" D $end
$var wire 1 5 C $end
$var reg 1 V Q $end
$upscope $end
$scope module _123_ $end
$var wire 1 <" D $end
$var wire 1 5 C $end
$var reg 1 =" Q $end
$upscope $end
$scope module _124_ $end
$var wire 1 >" D $end
$var wire 1 5 C $end
$var reg 1 ?" Q $end
$upscope $end
$scope module _125_ $end
$var wire 1 @" D $end
$var wire 1 5 C $end
$var reg 1 A" Q $end
$upscope $end
$scope module _126_ $end
$var wire 1 B" D $end
$var wire 1 5 C $end
$var reg 1 C" Q $end
$upscope $end
$scope module _127_ $end
$var wire 1 D" D $end
$var wire 1 5 C $end
$var reg 1 E" Q $end
$upscope $end
$scope module _128_ $end
$var wire 1 F" D $end
$var wire 1 5 C $end
$var reg 1 G" Q $end
$upscope $end
$scope module _129_ $end
$var wire 1 H" D $end
$var wire 1 5 C $end
$var reg 1 I" Q $end
$upscope $end
$upscope $end
$scope module MEMBLOCK[0].control $end
$var wire 4 J" data_in [3:0] $end
$var wire 4 K" mem [3:0] $end
$var wire 1 2 reset $end
$var wire 4 L" out [3:0] $end
$var wire 1 5 clk $end
$upscope $end
$scope module MEMBLOCK[1].control $end
$var wire 4 M" data_in [3:0] $end
$var wire 4 N" mem [3:0] $end
$var wire 1 2 reset $end
$var wire 4 O" out [3:0] $end
$var wire 1 5 clk $end
$upscope $end
$scope module MEMBLOCK[2].control $end
$var wire 4 P" data_in [3:0] $end
$var wire 4 Q" mem [3:0] $end
$var wire 1 2 reset $end
$var wire 4 R" out [3:0] $end
$var wire 1 5 clk $end
$upscope $end
$scope module MEMBLOCK[3].control $end
$var wire 4 S" data_in [3:0] $end
$var wire 4 T" mem [3:0] $end
$var wire 1 2 reset $end
$var wire 4 U" out [3:0] $end
$var wire 1 5 clk $end
$upscope $end
$upscope $end
$scope module t_fsm_parame_mux_TB $end
$var wire 16 V" bus_data_out [15:0] $end
$var wire 16 W" bus_data_out_s [15:0] $end
$var wire 1 4 error $end
$var wire 1 3 error_s $end
$var wire 5 X" state [4:0] $end
$var wire 5 Y" state_s [4:0] $end
$var reg 16 Z" bus_data_in [15:0] $end
$var reg 1 5 clk $end
$var reg 1 2 reset $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 Z"
bx Y"
bx X"
b0 W"
b0 V"
b0 U"
b0 T"
b0 S"
b0 R"
b0 Q"
b0 P"
b0 O"
b0 N"
b0 M"
b0 L"
b0 K"
b0 J"
xI"
xH"
xG"
xF"
xE"
xD"
xC"
xB"
xA"
x@"
x?"
x>"
x="
x<"
x;"
x:"
x9"
x8"
x7"
x6"
x5"
x4"
x3"
x2"
x1"
bx 0"
bx /"
bx ."
1-"
b1111 ,"
bx1xx0 +"
b0zxx *"
bx )"
b11 ("
b0x '"
bx &"
bx %"
bx $"
bx #"
b1111 ""
b0xx !"
bx ~
bx }
bx |
b0xxxx0000x {
b0xxxx z
bx y
bx x
xw
bx v
bx u
xt
bx s
bx r
xq
xp
xo
xn
xm
xl
xk
xj
xi
xh
xg
xf
xe
xd
xc
xb
xa
x`
x_
x^
x]
x\
x[
b0 Z
b0 Y
b0 X
b0 W
xV
bx U
bx T
b0 S
bx R
b11010 Q
0P
bx O
bx N
bx M
b0 L
b0 K
b0 J
b0 I
b0 H
b0 G
b0 F
b0 E
b0 D
b0 C
b0 B
b0 A
b0 @
b0 ?
bx >
b0 =
b0 <
b0 ;
x:
bx 9
b0 8
b0 7
b0 6
05
x4
x3
x2
bx 1
bx 0
z/
z.
x-
z,
z+
x*
z)
z(
x'
z&
z%
z$
z#
z"
z!
$end
#4000
0:"
08"
06"
04"
02"
0>"
0<"
0H"
0F"
0D"
0B"
0@"
b0 ."
b0 /"
b0 0"
b0 Q
02
#10000
0w
0t
b1 s
1q
b1 {
b1 z
0_
1]
1^
1`
0l
0o
0n
1\
1k
1i
1h
1a
b1 )"
1e
1d
1c
1b
1p
b11010 +"
0[
0g
0m
b11 %"
b11 $"
0f
1j
b0 '"
b1 x
b10 &"
b1 #"
b1100 ~
b0 y
b0 !"
b0z01 *"
b0 1
b0 >
b0 X"
b11010 |
b1111 }
b0 O
b0 9
b0 M
b0 N
b0 R
03"
05"
07"
09"
b0 r
0;"
0="
b0 u
0?"
0A"
0C"
0E"
0G"
b0 0
b0 T
b0 Y"
b0 U
b0 v
0I"
15
#20000
05
#30000
15
#40000
05
#50000
15
#60000
05
#70000
15
#80000
05
#90000
15
#100000
05
#110000
15
#120000
05
#130000
15
#140000
05
#150000
15
#160000
05
#170000
15
#180000
05
#190000
15
#200000
05
#210000
b111111111111 7
b111111111111 =
b111111111111 V"
b1111 D
b1111 G
b111111111111 ;
b1111 J
b1111 C
b1111 F
b1111 I
12"
1<"
b1111 U"
b1111 R"
b111111111111 6
b111111111111 S
b111111111111 W"
b111111111111 W
b1111 O"
b1 ."
01"
b1 /"
b1 Q
12
0-"
b11010 ,"
b0 ("
b0 ""
b1111 T"
b1111 S"
b1111 Q"
b1111 P"
b1111 N"
b1111 M"
b1111 Y
b1111 K
b1111 H
b1111 E
b1111 B
b1111111111110000 8
b1111111111110000 <
b1111111111110000 X
b1111111111110000 Z"
15
#220000
05
#230000
b1101111001111 7
b1101111001111 =
b1101111001111 V"
b1100 G
b1011 D
b1101111001111 ;
b1 A
1:"
14"
02"
18"
b11010 ."
b11010 s
b1101000000 {
b11010 z
1_
0^
0`
1l
1\
1>"
0<"
0k
0a
b0 )"
b10 /"
0e
0p
1@"
1g
b10 x
b0 #"
b1 0"
1f
b0z10 *"
b1110 }
b1101 ~
b1 y
b11 &"
b11011 |
04
b11010 Q
b1100 F
b1011 C
b1 @
b1 u
1="
03
0V
b1 r
13"
0:
b1 O
b1 R
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b1100 R"
b1011 O"
b1101111001111 6
b1101111001111 S
b1101111001111 W"
b1101111001111 W
b1 L"
b0 !"
b1100 Q"
b1100 P"
b1011 N"
b1011 M"
b1 K"
b1 J"
b1 Z
b1 L
b1100 E
b1011 B
b1 ?
b1111110010110001 8
b1111110010110001 <
b1111110010110001 X
b1111110010110001 Z"
15
#240000
05
#250000
b10100111111111 7
b10100111111111 =
b10100111111111 V"
b1111 G
b1001 D
b10100111111111 ;
b10 A
1`
1a
b10 )"
1m
18"
1>"
0j
1<"
0d
b11 /"
0@"
1B"
1F"
1H"
1q
b0 $"
1e
b11010 0"
1_
1\
1]
b11 x
0l
b11 #"
b10110 ~
b11010 y
1k
b0z11 *"
b1 1
b1 >
b1 X"
b0 |
b10101 }
b1111 F
b1001 C
b10 @
b1 9
b1 M
b10 O
b11010 R
03"
15"
19"
b11010 r
1;"
0="
b10 u
1?"
b1 0
b1 T
b1 Y"
b1 U
b1 v
1A"
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b1111 R"
b1001 O"
b10100111111111 6
b10100111111111 S
b10100111111111 W"
b10100111111111 W
b10 L"
b0 !"
0P
b11010 Q
b1111 Q"
b1111 P"
b1001 N"
b1001 M"
b10 K"
b10 J"
b10 Z
b10 L
b1111 E
b1001 B
b10 ?
b1111111110010010 8
b1111111110010010 <
b1111111110010010 X
b1111111110010010 Z"
15
#260000
05
#270000
b11110111001111 7
b11110111001111 =
b11110111001111 V"
b1100 G
b1101 D
b11110111001111 ;
b11 A
0>"
0<"
b0 /"
b0 x
b0z00 *"
b11010 1
b11010 >
b11010 X"
b1100 F
b1101 C
b11 @
1I"
1G"
1C"
b11010 0
b11010 T
b11010 Y"
b11010 U
b11010 v
0A"
b11 u
1="
b11010 9
b11010 M
b11 O
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b1100 R"
b1101 O"
b11110111001111 6
b11110111001111 S
b11110111001111 W"
b11110111001111 W
b11 L"
b0 !"
0P
b11010 Q
b1100 Q"
b1100 P"
b1101 N"
b1101 M"
b11 K"
b11 J"
b11 Z
b11 L
b1100 E
b1101 B
b11 ?
b1111110011010011 8
b1111110011010011 <
b1111110011010011 X
b1111110011010011 Z"
15
#280000
05
#290000
b101110101111 7
b101110101111 =
b101110101111 V"
b1010 G
b1011 D
b101110101111 ;
b0 A
1<"
b1 /"
b1 x
b0z01 *"
b1010 F
b1011 C
b0 @
b0 O
0="
b0 u
0?"
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b1010 R"
b1011 O"
b101110101111 6
b101110101111 S
b101110101111 W"
b101110101111 W
b0 L"
b0 !"
0P
b11010 Q
b1010 Q"
b1010 P"
b1011 N"
b1011 M"
b0 K"
b0 J"
b0 Z
b0 L
b1010 E
b1011 B
b0 ?
b1111101010110000 8
b1111101010110000 <
b1111101010110000 X
b1111101010110000 Z"
15
#300000
05
#310000
b1100010001111 7
b1100010001111 =
b1100010001111 V"
b1000 G
b1000 D
b1100010001111 ;
b1 A
1>"
0<"
b10 /"
b10 x
b0z10 *"
b1000 F
b1000 C
b1 @
b1 u
1="
b1 O
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b1000 R"
b1000 O"
b1100010001111 6
b1100010001111 S
b1100010001111 W"
b1100010001111 W
b1 L"
b0 !"
0P
b11010 Q
b1000 Q"
b1000 P"
b1000 N"
b1000 M"
b1 K"
b1 J"
b1 Z
b1 L
b1000 E
b1000 B
b1 ?
b1111100010000001 8
b1111100010000001 <
b1111100010000001 X
b1111100010000001 Z"
15
#320000
05
#330000
b10011101111111 7
b10011101111111 =
b10011101111111 V"
b111 G
b111 D
b10011101111111 ;
b10 A
1<"
b11 /"
b11 x
b0z11 *"
b111 F
b111 C
b10 @
b10 O
0="
b10 u
1?"
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b111 R"
b111 O"
b10011101111111 6
b10011101111111 S
b10011101111111 W"
b10011101111111 W
b10 L"
b0 !"
0P
b11010 Q
b111 Q"
b111 P"
b111 N"
b111 M"
b10 K"
b10 J"
b10 Z
b10 L
b111 E
b111 B
b10 ?
b1111011101110010 8
b1111011101110010 <
b1111011101110010 X
b1111011101110010 Z"
15
#340000
05
#350000
b11010001111111 7
b11010001111111 =
b11010001111111 V"
b100 D
b11010001111111 ;
b11 A
0>"
0<"
b0 /"
b0 x
b0z00 *"
b100 C
b11 @
b11 u
1="
b11 O
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b100 O"
b11010001111111 6
b11010001111111 S
b11010001111111 W"
b11010001111111 W
b11 L"
b0 !"
0P
b11010 Q
b100 N"
b100 M"
b11 K"
b11 J"
b11 Z
b11 L
b100 B
b11 ?
b1111011101000011 8
b1111011101000011 <
b1111011101000011 X
b1111011101000011 Z"
15
#360000
05
#370000
b11101011111 7
b11101011111 =
b11101011111 V"
b101 G
b111 D
b11101011111 ;
b0 A
1<"
b1 /"
b1 x
b0z01 *"
b101 F
b111 C
b0 @
b0 O
0="
b0 u
0?"
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b101 R"
b111 O"
b11101011111 6
b11101011111 S
b11101011111 W"
b11101011111 W
b0 L"
b0 !"
0P
b11010 Q
b101 Q"
b101 P"
b111 N"
b111 M"
b0 K"
b0 J"
b0 Z
b0 L
b101 E
b111 B
b0 ?
b1111010101110000 8
b1111010101110000 <
b1111010101110000 X
b1111010101110000 Z"
15
#380000
05
#390000
b1000101111111 7
b1000101111111 =
b1000101111111 V"
b111 G
b1 D
b1000101111111 ;
b1 A
1>"
0<"
b10 /"
b10 x
b0z10 *"
b111 F
b1 C
b1 @
b1 u
1="
b1 O
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b111 R"
b1 O"
b1000101111111 6
b1000101111111 S
b1000101111111 W"
b1000101111111 W
b1 L"
b0 !"
0P
b11010 Q
b111 Q"
b111 P"
b1 N"
b1 M"
b1 K"
b1 J"
b1 Z
b1 L
b111 E
b1 B
b1 ?
b1111011100010001 8
b1111011100010001 <
b1111011100010001 X
b1111011100010001 Z"
15
#400000
05
#410000
b10111101111111 7
b10111101111111 =
b10111101111111 V"
b1111 D
b10111101111111 ;
b10 A
1<"
b11 /"
b11 x
b0z11 *"
b1111 C
b10 @
b10 O
0="
b10 u
1?"
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b1111 O"
b10111101111111 6
b10111101111111 S
b10111101111111 W"
b10111101111111 W
b10 L"
b0 !"
0P
b11010 Q
b1111 N"
b1111 M"
b10 K"
b10 J"
b10 Z
b10 L
b1111 B
b10 ?
b1111011111110010 8
b1111011111110010 <
b1111011111110010 X
b1111011111110010 Z"
15
#420000
05
#430000
b11100110011001 7
b11100110011001 =
b11100110011001 V"
b1001 J
b1001 G
b1001 D
b11100110011001 ;
b11 A
0>"
0<"
b0 /"
b0 x
b0z00 *"
b1001 I
b1001 F
b1001 C
b11 @
b11 u
1="
b11 O
12"
0:"
16"
b1111 ."
11"
b1111 s
1w
b1111 z
1t
b111100000 {
1-"
b1111 ,"
b11010 +"
0[
b11 ("
b0 '"
b1001 U"
b1001 R"
b1001 O"
b11100110011001 6
b11100110011001 S
b11100110011001 W"
b11100110011001 W
b11 L"
b110 ""
b0 !"
1P
b1111 Q
b1001 T"
b1001 S"
b1001 Q"
b1001 P"
b1001 N"
b1001 M"
b11 K"
b11 J"
b1001 Y
b11 Z
b1001 K
b11 L
b1001 H
b1001 E
b1001 B
b11 ?
b1001100110010011 8
b1001100110010011 <
b1001100110010011 X
b1001100110010011 Z"
15
#440000
05
#450000
b100110011111 7
b100110011111 =
b100110011111 V"
b1111 J
b100110011111 ;
b0 A
1B"
1F"
1^
06"
0:"
08"
01"
1]
1o
0w
1`
0i
1q
0t
0\
0<"
0-"
0c
0_
0a
b1 )"
b0 /"
1@"
1D"
0m
0H"
b0 %"
b1 &"
1d
1j
b1111 0"
b0 x
b11 $"
b11 ~
b1111 y
b0z01 *"
14
0P
b10101 |
b0 }
b1111 I
b0 @
1:
b0 O
b1111 R
13"
17"
b1111 r
0;"
13
1V
0="
b0 u
0?"
12"
04"
b1 ."
b1 s
b1 z
b1 {
b11010 ,"
b11010 +"
0[
b0 ("
b0 '"
b1111 U"
b100110011111 6
b100110011111 S
b100110011111 W"
b100110011111 W
b0 L"
b0 ""
b0 !"
b1 Q
b1111 T"
b1111 S"
b0 K"
b0 J"
b1111 Y
b0 Z
b1111 K
b0 L
b1111 H
b0 ?
b1111100110010000 8
b1111100110010000 <
b1111100110010000 X
b1111100110010000 Z"
15
#460000
05
#470000
b1111110011111 7
b1111110011111 =
b1111110011111 V"
b1111 D
b1111110011111 ;
b1 A
02"
16"
0^
0`
18"
1<"
11"
b1100 ."
b1 /"
b0 )"
1w
0o
1t
b1100 s
b110000000 {
b1 x
1i
b1100 z
1_
1\
1c
1l
0F"
0D"
0B"
0k
b11 &"
b11 %"
b1 0"
0e
b11 $"
b1110 }
b1101 ~
b1 y
b0 #"
b11011 |
b1111 1
b1111 >
b1111 X"
04
1P
b1100 Q
b1111 C
b1 @
0I"
1E"
b1111 0
b1111 T
b1111 Y"
b1111 U
b1111 v
1A"
03
0V
09"
07"
b1 r
05"
b1111 9
b1111 M
b1111 N
0:
b0 O
b1 R
b1100 ,"
1-"
b1100 +"
1[
b1 '"
b1111 O"
b1111110011111 6
b1111110011111 S
b1111110011111 W"
b1111110011111 W
b1 L"
b1 !"
b1111 N"
b1111 M"
b1 K"
b1 J"
b1 Z
b1 L
b1111 B
b1 ?
b1111100111110001 8
b1111100111110001 <
b1111100111110001 X
b1111100111110001 Z"
15
#480000
05
#490000
b10111110011010 7
b10111110011010 =
b10111110011010 V"
b1010 J
b10111110011010 ;
b10 A
06"
0:"
1`
08"
1^
b10 )"
01"
1n
1q
0t
0w
0h
0_
0\
1]
0>"
0<"
0b
0l
b0 /"
0@"
1D"
b1 %"
1F"
1k
b1100 0"
1e
b0 x
b11 }
b0 &"
b0 ~
b1100 y
b11 #"
b0z10 *"
b1 1
b1 >
b1 X"
14
0P
b10110 |
b1010 I
b10 @
b1 9
b1 M
b0 N
1:
b1 O
b1100 R
03"
17"
b1100 r
19"
13
1V
b1 u
1="
0C"
0E"
b1 0
b1 T
b1 Y"
b1 U
b1 v
0G"
12"
04"
b1 ."
b1 s
b1 z
b1 {
b1111 ,"
b11 ("
b1010 U"
b10111110011010 6
b10111110011010 S
b10111110011010 W"
b10111110011010 W
b10 L"
b101 ""
b11 !"
b1 Q
b1010 T"
b1010 S"
b10 K"
b10 J"
b1010 Y
b10 Z
b1010 K
b10 L
b1010 H
b10 ?
b1010100111110010 8
b1010100111110010 <
b1010100111110010 X
b1010100111110010 Z"
15
#500000
05
#510000
b111111111111 7
b111111111111 =
b111111111111 V"
b1111 J
b1111 G
b111111111111 ;
b0 A
1<"
b1 /"
02"
14"
18"
1:"
b11010 ."
b1 x
1_
1\
b11010 s
0`
1l
b11010 z
1q
b1101000000 {
0-"
0k
0^
b0 )"
b11010 +"
0[
0e
0n
0F"
b11 %"
0D"
1@"
1h
b0 '"
b1 0"
1b
b0z01 *"
b0 #"
b11 $"
b1110 }
b1101 ~
b1 y
b11 &"
b11011 |
b1100 1
b1100 >
b1100 X"
04
b11010 Q
b1111 I
b1111 F
b0 @
1G"
1E"
b1100 0
b1100 T
b1100 Y"
b1100 U
b1100 v
0A"
b0 u
0="
03
0V
09"
07"
b1 r
13"
b1100 9
b1100 M
b1100 N
0:
b0 O
b1 R
b11010 ,"
b0 ("
b1111 U"
b1111 R"
b111111111111 6
b111111111111 S
b111111111111 W"
b111111111111 W
b0 L"
b0 ""
b0 !"
b1111 T"
b1111 S"
b1111 Q"
b1111 P"
b0 K"
b0 J"
b1111 Y
b0 Z
b1111 K
b0 L
b1111 H
b1111 E
b0 ?
b1111111111110000 8
b1111111111110000 <
b1111111111110000 X
b1111111111110000 Z"
15
#520000
05
#530000
b1101111001111 7
b1101111001111 =
b1101111001111 V"
b1100 G
b1011 D
b1101111001111 ;
b1 A
1`
1a
b10 )"
1m
18"
0j
1>"
0<"
0d
b10 /"
0@"
1B"
1F"
1H"
1q
b0 $"
1e
b11010 0"
1_
1\
1]
b10 x
0l
b11 #"
b10110 ~
b11010 y
1k
b0z10 *"
b1 1
b1 >
b1 X"
b0 |
b10101 }
b1100 F
b1011 C
b1 @
b1 9
b1 M
b0 N
b1 O
b11010 R
03"
15"
19"
b11010 r
1;"
b1 u
1="
1A"
0E"
b1 0
b1 T
b1 Y"
b1 U
b1 v
0G"
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b1100 R"
b1011 O"
b1101111001111 6
b1101111001111 S
b1101111001111 W"
b1101111001111 W
b1 L"
b0 !"
0P
b11010 Q
b1100 Q"
b1100 P"
b1011 N"
b1011 M"
b1 K"
b1 J"
b1 Z
b1 L
b1100 E
b1011 B
b1 ?
b1111110010110001 8
b1111110010110001 <
b1111110010110001 X
b1111110010110001 Z"
15
#540000
05
#550000
b10100111111111 7
b10100111111111 =
b10100111111111 V"
b1111 G
b1001 D
b10100111111111 ;
b10 A
1<"
b11 /"
b11 x
b0z11 *"
b11010 1
b11010 >
b11010 X"
b1111 F
b1001 C
b10 @
1I"
1G"
1C"
b11010 0
b11010 T
b11010 Y"
b11010 U
b11010 v
0A"
1?"
b10 u
0="
b11010 9
b11010 M
b10 O
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b1111 R"
b1001 O"
b10100111111111 6
b10100111111111 S
b10100111111111 W"
b10100111111111 W
b10 L"
b0 !"
0P
b11010 Q
b1111 Q"
b1111 P"
b1001 N"
b1001 M"
b10 K"
b10 J"
b10 Z
b10 L
b1111 E
b1001 B
b10 ?
b1111111110010010 8
b1111111110010010 <
b1111111110010010 X
b1111111110010010 Z"
15
#560000
05
#570000
b11110111001111 7
b11110111001111 =
b11110111001111 V"
b1100 G
b1101 D
b11110111001111 ;
b11 A
0>"
0<"
b0 /"
b0 x
b0z00 *"
b1100 F
b1101 C
b11 @
b11 O
b11 u
1="
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b1100 R"
b1101 O"
b11110111001111 6
b11110111001111 S
b11110111001111 W"
b11110111001111 W
b11 L"
b0 !"
0P
b11010 Q
b1100 Q"
b1100 P"
b1101 N"
b1101 M"
b11 K"
b11 J"
b11 Z
b11 L
b1100 E
b1101 B
b11 ?
b1111110011010011 8
b1111110011010011 <
b1111110011010011 X
b1111110011010011 Z"
15
#580000
05
#590000
b101110101111 7
b101110101111 =
b101110101111 V"
b1010 G
b1011 D
b101110101111 ;
b0 A
1<"
b1 /"
b1 x
b0z01 *"
b1010 F
b1011 C
b0 @
0?"
b0 u
0="
b0 O
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b1010 R"
b1011 O"
b101110101111 6
b101110101111 S
b101110101111 W"
b101110101111 W
b0 L"
b0 !"
0P
b11010 Q
b1010 Q"
b1010 P"
b1011 N"
b1011 M"
b0 K"
b0 J"
b0 Z
b0 L
b1010 E
b1011 B
b0 ?
b1111101010110000 8
b1111101010110000 <
b1111101010110000 X
b1111101010110000 Z"
15
#600000
05
#610000
b1100010001111 7
b1100010001111 =
b1100010001111 V"
b1000 G
b1000 D
b1100010001111 ;
b1 A
1>"
0<"
b10 /"
b10 x
b0z10 *"
b1000 F
b1000 C
b1 @
b1 O
b1 u
1="
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b1000 R"
b1000 O"
b1100010001111 6
b1100010001111 S
b1100010001111 W"
b1100010001111 W
b1 L"
b0 !"
0P
b11010 Q
b1000 Q"
b1000 P"
b1000 N"
b1000 M"
b1 K"
b1 J"
b1 Z
b1 L
b1000 E
b1000 B
b1 ?
b1111100010000001 8
b1111100010000001 <
b1111100010000001 X
b1111100010000001 Z"
15
#620000
05
#630000
b10011101111111 7
b10011101111111 =
b10011101111111 V"
b111 G
b111 D
b10011101111111 ;
b10 A
1<"
b11 /"
b11 x
b0z11 *"
b111 F
b111 C
b10 @
1?"
b10 u
0="
b10 O
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b111 R"
b111 O"
b10011101111111 6
b10011101111111 S
b10011101111111 W"
b10011101111111 W
b10 L"
b0 !"
0P
b11010 Q
b111 Q"
b111 P"
b111 N"
b111 M"
b10 K"
b10 J"
b10 Z
b10 L
b111 E
b111 B
b10 ?
b1111011101110010 8
b1111011101110010 <
b1111011101110010 X
b1111011101110010 Z"
15
#640000
05
#650000
b11010001111111 7
b11010001111111 =
b11010001111111 V"
b100 D
b11010001111111 ;
b11 A
0>"
0<"
b0 /"
b0 x
b0z00 *"
b100 C
b11 @
b11 O
b11 u
1="
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b100 O"
b11010001111111 6
b11010001111111 S
b11010001111111 W"
b11010001111111 W
b11 L"
b0 !"
0P
b11010 Q
b100 N"
b100 M"
b11 K"
b11 J"
b11 Z
b11 L
b100 B
b11 ?
b1111011101000011 8
b1111011101000011 <
b1111011101000011 X
b1111011101000011 Z"
15
#660000
05
#670000
b11101011111 7
b11101011111 =
b11101011111 V"
b101 G
b111 D
b11101011111 ;
b0 A
1<"
b1 /"
b1 x
b0z01 *"
b101 F
b111 C
b0 @
0?"
b0 u
0="
b0 O
1:"
14"
06"
b11010 ."
01"
b11010 s
0w
b11010 z
0t
b1101000000 {
b11010 ,"
0-"
b11010 +"
0[
b0 '"
b101 R"
b111 O"
b11101011111 6
b11101011111 S
b11101011111 W"
b11101011111 W
b0 L"
b0 !"
0P
b11010 Q
b101 Q"
b101 P"
b111 N"
b111 M"
b0 K"
b0 J"
b0 Z
b0 L
b101 E
b111 B
b0 ?
b1111010101110000 8
b1111010101110000 <
b1111010101110000 X
b1111010101110000 Z"
15
#680000
05
#690000
b10011101111111 7
b10011101111111 =
b10011101111111 V"
b111 G
b10011101111111 ;
b10 A
1>"
0<"
b10 /"
b10 x
b0z10 *"
b111 F
b10 @
b1 O
b1 u
1="
0:"
04"
16"
b1100 ."
11"
b1100 s
1w
b1100 z
1t
b110000000 {
b1100 ,"
1-"
b1100 +"
1[
b1 '"
b111 R"
b10011101111111 6
b10011101111111 S
b10011101111111 W"
b10011101111111 W
b10 L"
b11 !"
1P
b1100 Q
b111 Q"
b111 P"
b10 K"
b10 J"
b10 Z
b10 L
b111 E
b10 ?
b1111011101110010 8
b1111011101110010 <
b1111011101110010 X
b1111011101110010 Z"
15
#700000
05
#710000
12"
1F"
04"
06"
0:"
0>"
08"
01"
b1 ."
1]
1^
0w
1`
1n
b11010 ,"
0-"
0<"
1q
0t
b1 s
b1 {
0\
0h
b11010 +"
0[
b0 /"
b1 z
0_
0a
b10 )"
0b
0m
0H"
b1 %"
1D"
0B"
b0 '"
b0 x
1j
1d
b1100 0"
b0 !"
b0z11 *"
b11 $"
b0 ~
b1100 y
b0 &"
b11 }
b10110 |
14
0P
b1 Q
1?"
b10 u
0="
13
1V
0;"
17"
b1100 r
05"
1:
b10 O
b1100 R
15
#720000
05
#730000
16"
1<"
11"
b1 /"
02"
04"
18"
0:"
1w
b1100 ."
1t
b1 x
1_
1\
b1100 s
0`
1l
b1100 z
1q
b110000000 {
0k
0^
b0 )"
b1100 ,"
1-"
0e
0n
b1100 +"
1[
1@"
1h
0D"
b11 %"
0F"
1b
b1 0"
b1 '"
b1110 }
b11 &"
b11 $"
b1101 ~
b1 y
b0 #"
b10 !"
b0z01 *"
b1100 1
b1100 >
b1100 X"
04
1P
b1100 Q
b11011 |
b1100 9
b1100 M
b1100 N
0:
b0 O
b1 R
13"
07"
b1 r
09"
03
0V
b0 u
0?"
0C"
1E"
b1100 0
b1100 T
b1100 Y"
b1100 U
b1100 v
0I"
15
#734000
b0 7
b0 =
b0 V"
b0 A
b0 @
b0 D
b0 C
b0 G
b0 F
b0 ;
b0 J
b0 I
08"
06"
0<"
0@"
b0 U"
b0 R"
b0 O"
b0 6
b0 S
b0 W"
b0 W
b0 L"
b0 ."
01"
b0 /"
b0 0"
b0 Q
0P
02
#740000
05
#750000
0w
0t
b1 s
b1 {
b1 z
0_
1^
1`
0l
1k
1a
b1 )"
1e
1p
0g
b1 #"
0f
b1111 }
b1100 ~
b0 y
b10 &"
b11010 |
b0 1
b0 >
b0 X"
0G"
b0 0
b0 T
b0 Y"
b0 U
b0 v
0E"
b0 r
03"
b0 9
b0 M
b0 N
b0 R
15
#760000
05
#770000
15
#774000
