// Seed: 355586953
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_3 = id_2;
  assign id_2 = -1;
endmodule
module module_1 #(
    parameter id_4 = 32'd8
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    module_1
);
  inout wire id_7;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_2,
      id_5,
      id_2,
      id_5,
      id_3,
      id_3
  );
  input logic [7:0] id_6;
  inout wire id_5;
  input wire _id_4;
  input wire id_3;
  inout wire id_2;
  output logic [7:0] id_1;
  assign id_1[id_4] = id_6[-1];
  reg  id_8;
  wire id_9;
  wire id_10;
  generate
    wire id_11, id_12;
    for (id_13 = id_6; -1; id_8 = 1) begin : LABEL_0
      wire id_14;
      ;
    end
  endgenerate
endmodule
