This repository contains a custom 19-bit CPU architecture implemented in Verilog HDL using Vivado Design Suite. This project includes:
cpu_19_bit.v: Main Verilog module defining the CPU architecture.
CPU_tb.v: Testbench for simulating and verifying the CPU's functionality.
19-bit custom instruction set.
Functional simulation in Vivado.
Verilog HDL
Vivado Design Suite
