// Seed: 288930397
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    input supply1 id_0,
    input wor id_1
);
  uwire id_3 = -1;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output tri0  id_0,
    input  wor   id_1,
    input  uwire id_2,
    output logic id_3,
    output uwire id_4
);
  wire id_6;
  bit  id_7 = -1 ^ id_1;
  xor primCall (id_0, id_7, id_2, id_8, id_1);
  localparam id_8 = 1;
  always id_3 <= id_7;
  module_0 modCall_1 (
      id_8,
      id_8
  );
  assign modCall_1.id_2 = 0;
  initial
    if (id_2 - id_6) $display(id_2);
    else id_3 <= -1'b0;
  always id_4 = id_6;
  wire id_9;
endmodule
