

================================================================
== Vitis HLS Report for 'MLP_Pipeline_VITIS_LOOP_23_1'
================================================================
* Date:           Tue Jan 21 17:55:58 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        mlp_accel
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.693 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       22|       22|  0.220 us|  0.220 us|   21|   21|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_23_1  |       20|       20|         3|          2|          1|    10|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    156|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     68|    -|
|Register         |        -|    -|      82|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      82|    224|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance             |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U368  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                             |                             |        0|   0|  0|   0|    0|
    +----------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_115_p2     |         +|   0|  0|  12|           4|           1|
    |and_ln24_1_fu_210_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln24_fu_204_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln23_fu_109_p2    |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln24_1_fu_178_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln24_2_fu_184_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln24_3_fu_190_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln24_fu_172_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln24_1_fu_200_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln24_fu_196_p2      |        or|   0|  0|   2|           1|           1|
    |result_5_fu_219_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 156|          76|          49|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  14|          3|    1|          3|
    |ap_done_int                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1    |   9|          2|    1|          2|
    |ap_sig_allocacmp_result_3  |   9|          2|   32|         64|
    |result_1_fu_46             |   9|          2|    4|          8|
    |result_fu_42               |   9|          2|   32|         64|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  68|         15|   72|        145|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   2|   0|    2|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |i_reg_250                    |   4|   0|    4|          0|
    |icmp_ln23_reg_255            |   1|   0|    1|          0|
    |icmp_ln24_1_reg_284          |   1|   0|    1|          0|
    |icmp_ln24_2_reg_289          |   1|   0|    1|          0|
    |icmp_ln24_3_reg_294          |   1|   0|    1|          0|
    |icmp_ln24_reg_279            |   1|   0|    1|          0|
    |result_1_fu_46               |   4|   0|    4|          0|
    |result_3_reg_245             |  32|   0|   32|          0|
    |result_fu_42                 |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  82|   0|   82|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+------------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+------------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  MLP_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  MLP_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  MLP_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  MLP_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  MLP_Pipeline_VITIS_LOOP_23_1|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  MLP_Pipeline_VITIS_LOOP_23_1|  return value|
|l_out_outputs_address0  |  out|    4|   ap_memory|                 l_out_outputs|         array|
|l_out_outputs_ce0       |  out|    1|   ap_memory|                 l_out_outputs|         array|
|l_out_outputs_q0        |   in|   32|   ap_memory|                 l_out_outputs|         array|
|l_out_outputs_address1  |  out|    4|   ap_memory|                 l_out_outputs|         array|
|l_out_outputs_ce1       |  out|    1|   ap_memory|                 l_out_outputs|         array|
|l_out_outputs_q1        |   in|   32|   ap_memory|                 l_out_outputs|         array|
|result_out              |  out|    8|      ap_vld|                    result_out|       pointer|
|result_out_ap_vld       |  out|    1|      ap_vld|                    result_out|       pointer|
+------------------------+-----+-----+------------+------------------------------+--------------+

