{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1716424147132 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1716424147133 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 22 18:29:07 2024 " "Processing started: Wed May 22 18:29:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1716424147133 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424147133 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tsensor -c tsensor " "Command: quartus_map --read_settings_files=on --write_settings_files=off tsensor -c tsensor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424147133 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1716424147559 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1716424147559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversor-BEAS " "Found design unit 1: conversor-BEAS" {  } { { "conversor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/conversor.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424156678 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversor " "Found entity 1: conversor" {  } { { "conversor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/conversor.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424156678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deco.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deco.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deco-BEAS " "Found design unit 1: deco-BEAS" {  } { { "deco.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/deco.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424156678 ""} { "Info" "ISGN_ENTITY_NAME" "1 deco " "Found entity 1: deco" {  } { { "deco.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/deco.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424156678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156678 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sent3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sent3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 SenT3 " "Found entity 1: SenT3" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/emili/Downloads/tsensor/SenT3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424156686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decop-BEAS " "Found design unit 1: decop-BEAS" {  } { { "decop.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/decop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424156686 ""} { "Info" "ISGN_ENTITY_NAME" "1 decop " "Found entity 1: decop" {  } { { "decop.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/decop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424156686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156686 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SenT3 " "Elaborating entity \"SenT3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1716424156809 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tsensor.vhd 2 1 " "Using design file tsensor.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tsensor-Behavioral " "Found design unit 1: tsensor-Behavioral" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424156850 ""} { "Info" "ISGN_ENTITY_NAME" "1 tsensor " "Found entity 1: tsensor" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424156850 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1716424156850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tsensor tsensor:huih " "Elaborating entity \"tsensor\" for hierarchy \"tsensor:huih\"" {  } { { "SenT3.bdf" "huih" { Schematic "C:/Users/emili/Downloads/tsensor/SenT3.bdf" { { 200 40 248 344 "huih" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716424156851 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sum tsensor.vhd(41) " "VHDL Process Statement warning at tsensor.vhd(41): signal \"sum\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716424156859 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_total tsensor.vhd(41) " "VHDL Process Statement warning at tsensor.vhd(41): signal \"reg_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716424156859 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_total tsensor.vhd(42) " "VHDL Process Statement warning at tsensor.vhd(42): signal \"reg_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716424156859 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_total tsensor.vhd(43) " "VHDL Process Statement warning at tsensor.vhd(43): signal \"reg_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716424156859 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_total tsensor.vhd(44) " "VHDL Process Statement warning at tsensor.vhd(44): signal \"reg_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 44 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716424156859 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reg_total tsensor.vhd(45) " "VHDL Process Statement warning at tsensor.vhd(45): signal \"reg_total\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 45 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1716424156859 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tEnt tsensor.vhd(38) " "VHDL Process Statement warning at tsensor.vhd(38): inferring latch(es) for signal or variable \"tEnt\", which holds its previous value in one or more paths through the process" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716424156859 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tDec tsensor.vhd(38) " "VHDL Process Statement warning at tsensor.vhd(38): inferring latch(es) for signal or variable \"tDec\", which holds its previous value in one or more paths through the process" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716424156859 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hEnt tsensor.vhd(38) " "VHDL Process Statement warning at tsensor.vhd(38): inferring latch(es) for signal or variable \"hEnt\", which holds its previous value in one or more paths through the process" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716424156859 "|SenT3|tsensor:huih"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "hDec tsensor.vhd(38) " "VHDL Process Statement warning at tsensor.vhd(38): inferring latch(es) for signal or variable \"hDec\", which holds its previous value in one or more paths through the process" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1716424156859 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[0\] tsensor.vhd(38) " "Inferred latch for \"hDec\[0\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156859 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[1\] tsensor.vhd(38) " "Inferred latch for \"hDec\[1\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156859 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[2\] tsensor.vhd(38) " "Inferred latch for \"hDec\[2\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[3\] tsensor.vhd(38) " "Inferred latch for \"hDec\[3\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[4\] tsensor.vhd(38) " "Inferred latch for \"hDec\[4\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[5\] tsensor.vhd(38) " "Inferred latch for \"hDec\[5\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[6\] tsensor.vhd(38) " "Inferred latch for \"hDec\[6\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hDec\[7\] tsensor.vhd(38) " "Inferred latch for \"hDec\[7\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[0\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[0\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[1\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[1\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[2\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[2\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[3\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[3\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[4\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[4\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[5\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[5\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[6\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[6\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "hEnt\[7\] tsensor.vhd(38) " "Inferred latch for \"hEnt\[7\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[0\] tsensor.vhd(38) " "Inferred latch for \"tDec\[0\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[1\] tsensor.vhd(38) " "Inferred latch for \"tDec\[1\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[2\] tsensor.vhd(38) " "Inferred latch for \"tDec\[2\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[3\] tsensor.vhd(38) " "Inferred latch for \"tDec\[3\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[4\] tsensor.vhd(38) " "Inferred latch for \"tDec\[4\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[5\] tsensor.vhd(38) " "Inferred latch for \"tDec\[5\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[6\] tsensor.vhd(38) " "Inferred latch for \"tDec\[6\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tDec\[7\] tsensor.vhd(38) " "Inferred latch for \"tDec\[7\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[0\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[0\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[1\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[1\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[2\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[2\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[3\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[3\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[4\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[4\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[5\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[5\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[6\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[6\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tEnt\[7\] tsensor.vhd(38) " "Inferred latch for \"tEnt\[7\]\" at tsensor.vhd(38)" {  } { { "tsensor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/tsensor.vhd" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424156862 "|SenT3|tsensor:huih"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decop decop:iuigcfft " "Elaborating entity \"decop\" for hierarchy \"decop:iuigcfft\"" {  } { { "SenT3.bdf" "iuigcfft" { Schematic "C:/Users/emili/Downloads/tsensor/SenT3.bdf" { { 208 768 952 288 "iuigcfft" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716424156865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversor conversor:inst " "Elaborating entity \"conversor\" for hierarchy \"conversor:inst\"" {  } { { "SenT3.bdf" "inst" { Schematic "C:/Users/emili/Downloads/tsensor/SenT3.bdf" { { 160 504 704 240 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716424156866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deco deco:inst5 " "Elaborating entity \"deco\" for hierarchy \"deco:inst5\"" {  } { { "SenT3.bdf" "inst5" { Schematic "C:/Users/emili/Downloads/tsensor/SenT3.bdf" { { 312 776 960 392 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716424156869 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:inst\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:inst\|Mod0\"" {  } { { "conversor.vhd" "Mod0" { Text "C:/Users/emili/Downloads/tsensor/conversor.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716424157259 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:inst98\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:inst98\|Div0\"" {  } { { "conversor.vhd" "Div0" { Text "C:/Users/emili/Downloads/tsensor/conversor.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716424157259 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:inst98\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:inst98\|Mod1\"" {  } { { "conversor.vhd" "Mod1" { Text "C:/Users/emili/Downloads/tsensor/conversor.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716424157259 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:inst\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:inst\|Div0\"" {  } { { "conversor.vhd" "Div0" { Text "C:/Users/emili/Downloads/tsensor/conversor.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716424157259 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:inst\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:inst\|Mod1\"" {  } { { "conversor.vhd" "Mod1" { Text "C:/Users/emili/Downloads/tsensor/conversor.vhd" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716424157259 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "conversor:inst98\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"conversor:inst98\|Mod0\"" {  } { { "conversor.vhd" "Mod0" { Text "C:/Users/emili/Downloads/tsensor/conversor.vhd" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1716424157259 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1716424157259 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conversor:inst\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"conversor:inst\|lpm_divide:Mod0\"" {  } { { "conversor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/conversor.vhd" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716424157324 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversor:inst\|lpm_divide:Mod0 " "Instantiated megafunction \"conversor:inst\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716424157324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716424157324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716424157324 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716424157324 ""}  } { { "conversor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/conversor.vhd" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716424157324 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gkl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gkl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gkl " "Found entity 1: lpm_divide_gkl" {  } { { "db/lpm_divide_gkl.tdf" "" { Text "C:/Users/emili/Downloads/tsensor/db/lpm_divide_gkl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424157372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424157372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_fkh " "Found entity 1: sign_div_unsign_fkh" {  } { { "db/sign_div_unsign_fkh.tdf" "" { Text "C:/Users/emili/Downloads/tsensor/db/sign_div_unsign_fkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424157380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424157380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_8fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_8fe " "Found entity 1: alt_u_div_8fe" {  } { { "db/alt_u_div_8fe.tdf" "" { Text "C:/Users/emili/Downloads/tsensor/db/alt_u_div_8fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424157396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424157396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t3c " "Found entity 1: add_sub_t3c" {  } { { "db/add_sub_t3c.tdf" "" { Text "C:/Users/emili/Downloads/tsensor/db/add_sub_t3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424157452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424157452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_u3c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_u3c " "Found entity 1: add_sub_u3c" {  } { { "db/add_sub_u3c.tdf" "" { Text "C:/Users/emili/Downloads/tsensor/db/add_sub_u3c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424157493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424157493 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "conversor:inst98\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"conversor:inst98\|lpm_divide:Div0\"" {  } { { "conversor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/conversor.vhd" 23 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716424157509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "conversor:inst98\|lpm_divide:Div0 " "Instantiated megafunction \"conversor:inst98\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716424157509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716424157509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716424157509 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1716424157509 ""}  } { { "conversor.vhd" "" { Text "C:/Users/emili/Downloads/tsensor/conversor.vhd" 23 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1716424157509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9sl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9sl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9sl " "Found entity 1: lpm_divide_9sl" {  } { { "db/lpm_divide_9sl.tdf" "" { Text "C:/Users/emili/Downloads/tsensor/db/lpm_divide_9sl.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424157549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424157549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/emili/Downloads/tsensor/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424157565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424157565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_0fe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_0fe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_0fe " "Found entity 1: alt_u_div_0fe" {  } { { "db/alt_u_div_0fe.tdf" "" { Text "C:/Users/emili/Downloads/tsensor/db/alt_u_div_0fe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1716424157582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424157582 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "C\[0\] GND " "Pin \"C\[0\]\" is stuck at GND" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/emili/Downloads/tsensor/SenT3.bdf" { { 232 976 1152 248 "C\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716424158031 "|SenT3|C[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "D\[0\] VCC " "Pin \"D\[0\]\" is stuck at VCC" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/emili/Downloads/tsensor/SenT3.bdf" { { 336 984 1160 352 "D\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716424158031 "|SenT3|D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "M\[0\] VCC " "Pin \"M\[0\]\" is stuck at VCC" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/emili/Downloads/tsensor/SenT3.bdf" { { 128 1088 1264 144 "M\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716424158031 "|SenT3|M[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "U\[0\] VCC " "Pin \"U\[0\]\" is stuck at VCC" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/emili/Downloads/tsensor/SenT3.bdf" { { 440 992 1168 456 "U\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716424158031 "|SenT3|U[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uni\[3\] GND " "Pin \"uni\[3\]\" is stuck at GND" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/emili/Downloads/tsensor/SenT3.bdf" { { 288 248 424 304 "uni\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716424158031 "|SenT3|uni[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uni\[2\] GND " "Pin \"uni\[2\]\" is stuck at GND" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/emili/Downloads/tsensor/SenT3.bdf" { { 288 248 424 304 "uni\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716424158031 "|SenT3|uni[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "uni\[0\] VCC " "Pin \"uni\[0\]\" is stuck at VCC" {  } { { "SenT3.bdf" "" { Schematic "C:/Users/emili/Downloads/tsensor/SenT3.bdf" { { 288 248 424 304 "uni\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1716424158031 "|SenT3|uni[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1716424158031 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1716424158105 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "conversor:inst98\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"conversor:inst98\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_8fe.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/emili/Downloads/tsensor/db/alt_u_div_8fe.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716424158745 ""} { "Info" "ISCL_SCL_CELL_NAME" "conversor:inst98\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"conversor:inst98\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_8fe.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/emili/Downloads/tsensor/db/alt_u_div_8fe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716424158745 ""} { "Info" "ISCL_SCL_CELL_NAME" "conversor:inst\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_7_result_int\[0\]~0 " "Logic cell \"conversor:inst\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_7_result_int\[0\]~0\"" {  } { { "db/alt_u_div_8fe.tdf" "add_sub_7_result_int\[0\]~0" { Text "C:/Users/emili/Downloads/tsensor/db/alt_u_div_8fe.tdf" 62 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716424158745 ""} { "Info" "ISCL_SCL_CELL_NAME" "conversor:inst\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_6_result_int\[0\]~14 " "Logic cell \"conversor:inst\|lpm_divide:Mod1\|lpm_divide_gkl:auto_generated\|sign_div_unsign_fkh:divider\|alt_u_div_8fe:divider\|add_sub_6_result_int\[0\]~14\"" {  } { { "db/alt_u_div_8fe.tdf" "add_sub_6_result_int\[0\]~14" { Text "C:/Users/emili/Downloads/tsensor/db/alt_u_div_8fe.tdf" 57 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1716424158745 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1716424158745 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1716424158983 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1716424158983 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "704 " "Implemented 704 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1716424159121 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1716424159121 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "1 " "Implemented 1 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1716424159121 ""} { "Info" "ICUT_CUT_TM_LCELLS" "658 " "Implemented 658 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1716424159121 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1716424159121 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 20 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4851 " "Peak virtual memory: 4851 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1716424159154 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 22 18:29:19 2024 " "Processing ended: Wed May 22 18:29:19 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1716424159154 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1716424159154 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1716424159154 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1716424159154 ""}
