-- EASICS generated file
-- command : ariadne test.ari
-- input : test.ari
-- input : a_ent.vhd
-- input : b_ent.vhd

architecture rtl of test is

  signal r_wire : boolean;
  component a
    port (
          clk : in std_logic;
          reset_n : in std_logic;
          r : in booleans ( 0 downto 0 )
         );
  end component;

  component b
    port (
          clk : in std_logic;
          reset_n : in std_logic;
          r : out boolean
         );
  end component;


begin
  a_0 : a
    port map (
      clk => clk,
      reset_n => reset_n,
      r  ( 0 ) => r_wire);
  b_0 : b
    port map (
      clk => clk,
      reset_n => reset_n,
      r => r_wire);

end rtl;
