Stephen Donchez

Dr. Wang

ECE 8448-DL1

5 February 2020

# Homework 3 README

## General Notes
-	All source files (excluding the auto-generated tutorial file) were authored using Microsoft Visual Studio 2019, but should be viewable in any text editor
-	All Intel FPGA Monitor Program assets were generated using Intel FPGA Monitor Program Version 18.1 (December 2018). Program was installed alongside Quartus Prime Lite Edition, Version 18.1 with all current updates as of 5 February 2020
-	Programs are intended for execution on the Intel/Terasic DE1-SoC Development Board

If any questions arise, please feel free to contact me via email or phone:

sdonchez@villanova.edu

(484) 714-8517

## Important Files
-   __/hardware/my_first_hps-fpga_base/soc_system.qpf__ - Quartus Prime project file for SoC Design
-   __/hardware/my_first_hps-fpga_base/soc_system.qsys__ - Platform Designer project file for SoC Design
-   __/hardware/my_first_hps-fpga_base/ghrd_top.v__ - Top Level SoC Verilog HDL file
-   __/software/Homework3.amp__ - XML based project information file
-   __/software/leds.c__ - C Source Code for Assignment Executable
-   __/software/makefile__ - instructions for the make executable (compiler wrapper)
-   __/software/soc_system.sof__ - Compiled hardware design for installation on DE1-SoC
-   __/software/soc_system.sopcinfo__ - SOPC Builder information file


