0.7
2020.2
May  7 2023
15:24:31
D:/Verilog Projects/Memory Address Register/Memory Address Register.sim/sim_1/behav/xsim/glbl.v,1683266558,verilog,,,,glbl,,,,,,,,
D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sim_1/new/Test.v,1702367643,verilog,,,,Test,,,,,,,,
D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sources_1/new/Comb_circuit.v,1701989155,verilog,,D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sources_1/new/DFF.v,,Comb_Circuit,,,,,,,,
D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sources_1/new/DFF.v,1701989211,verilog,,D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sources_1/new/MAR.v,,DFF,,,,,,,,
D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sources_1/new/MAR.v,1701989630,verilog,,D:/Verilog Projects/Memory Address Register/Memory Address Register.srcs/sim_1/new/Test.v,,Temp_Reg,,,,,,,,
