- Greetings, I'm Santiago Licudis (aka: Slicudis)
- I'm interested in logic design and CPU architecture design.

The languages that I know are:
- System Verilog
- Verilog
- RISC-V Assembly
- Some C

<!---
SLicudis/SLicudis is a ✨ special ✨ repository because its `README.md` (this file) appears on your GitHub profile.
You can click the Preview link to take a look at your changes.
--->
![Top Langs](https://github-readme-stats.vercel.app/api/top-langs/?username=slicudis&layout=compact)
