// Seed: 1874996036
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19
);
  inout wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  supply0 id_20 = id_8 + id_7;
  assign id_9 = 1;
  always @(posedge 1'b0) $display;
  assign id_12[1] = id_6;
  always @(posedge 1 <= id_7 or 1) id_10 = 1;
  assign id_2 = 1;
  wire id_21;
  if (id_11) supply1 id_22 = 1;
  wire id_23;
  assign id_19 = id_7 ? 1 : id_15;
  wire id_24;
endmodule
module module_1 (
    input  wire  id_0
    , id_10,
    input  uwire id_1,
    input  wand  id_2,
    input  tri0  id_3,
    output tri   id_4,
    input  uwire id_5,
    output logic id_6,
    input  tri1  id_7,
    input  tri   id_8
);
  integer id_11;
  initial begin : LABEL_0
    id_6 <= id_0 - id_11;
  end
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_10,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
  assign id_10[1'h0] = 1;
endmodule
