
P1_STM32_Bootloader_IAP_InApplicationProgramming.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001f14  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000158  080020b4  080020b4  000030b4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800220c  0800220c  0000405c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800220c  0800220c  0000320c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08002214  08002214  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002214  08002214  00003214  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002218  08002218  00003218  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800221c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002b8  2000005c  08002278  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000314  08002278  00004314  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002929  00000000  00000000  0000408c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000f09  00000000  00000000  000069b5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000370  00000000  00000000  000078c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000267  00000000  00000000  00007c30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000103c2  00000000  00000000  00007e97  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000051a0  00000000  00000000  00018259  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00055d09  00000000  00000000  0001d3f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00073102  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001344  00000000  00000000  00073148  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000d3  00000000  00000000  0007448c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	2000005c 	.word	0x2000005c
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800209c 	.word	0x0800209c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000060 	.word	0x20000060
 80001dc:	0800209c 	.word	0x0800209c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <pa1_adc_init>:
#define CR2_CONT	 (1U<<1)
#define CR2_SWSTART	  (1U<<30)
#define SR_EOC		  (1U<<1)

void pa1_adc_init(void)
{
 8000280:	b480      	push	{r7}
 8000282:	af00      	add	r7, sp, #0
	/****Configure the ADC GPIO Pin**/
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000284:	4b14      	ldr	r3, [pc, #80]	@ (80002d8 <pa1_adc_init+0x58>)
 8000286:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000288:	4a13      	ldr	r2, [pc, #76]	@ (80002d8 <pa1_adc_init+0x58>)
 800028a:	f043 0301 	orr.w	r3, r3, #1
 800028e:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA1 mode to analog mode*/
	GPIOA->MODER |=(1U<<2);
 8000290:	4b12      	ldr	r3, [pc, #72]	@ (80002dc <pa1_adc_init+0x5c>)
 8000292:	681b      	ldr	r3, [r3, #0]
 8000294:	4a11      	ldr	r2, [pc, #68]	@ (80002dc <pa1_adc_init+0x5c>)
 8000296:	f043 0304 	orr.w	r3, r3, #4
 800029a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<3);
 800029c:	4b0f      	ldr	r3, [pc, #60]	@ (80002dc <pa1_adc_init+0x5c>)
 800029e:	681b      	ldr	r3, [r3, #0]
 80002a0:	4a0e      	ldr	r2, [pc, #56]	@ (80002dc <pa1_adc_init+0x5c>)
 80002a2:	f043 0308 	orr.w	r3, r3, #8
 80002a6:	6013      	str	r3, [r2, #0]

	/****Configure the ADC Module**/
	/*Enable clock access to the ADC module*/
	RCC->APB2ENR |=ADC1EN;
 80002a8:	4b0b      	ldr	r3, [pc, #44]	@ (80002d8 <pa1_adc_init+0x58>)
 80002aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80002ac:	4a0a      	ldr	r2, [pc, #40]	@ (80002d8 <pa1_adc_init+0x58>)
 80002ae:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002b2:	6453      	str	r3, [r2, #68]	@ 0x44

	/*Set conversion sequence start*/
	ADC1->SQR3 = ADC_CH1;
 80002b4:	4b0a      	ldr	r3, [pc, #40]	@ (80002e0 <pa1_adc_init+0x60>)
 80002b6:	2201      	movs	r2, #1
 80002b8:	635a      	str	r2, [r3, #52]	@ 0x34

	/*Set conversion sequence length*/
	ADC1->SQR1 = AD_SEQ_LEN_1;
 80002ba:	4b09      	ldr	r3, [pc, #36]	@ (80002e0 <pa1_adc_init+0x60>)
 80002bc:	2200      	movs	r2, #0
 80002be:	62da      	str	r2, [r3, #44]	@ 0x2c

	/*Enable ADC module*/
	ADC1->CR2 |=CR2_ADCON;
 80002c0:	4b07      	ldr	r3, [pc, #28]	@ (80002e0 <pa1_adc_init+0x60>)
 80002c2:	689b      	ldr	r3, [r3, #8]
 80002c4:	4a06      	ldr	r2, [pc, #24]	@ (80002e0 <pa1_adc_init+0x60>)
 80002c6:	f043 0301 	orr.w	r3, r3, #1
 80002ca:	6093      	str	r3, [r2, #8]

}
 80002cc:	bf00      	nop
 80002ce:	46bd      	mov	sp, r7
 80002d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d4:	4770      	bx	lr
 80002d6:	bf00      	nop
 80002d8:	40023800 	.word	0x40023800
 80002dc:	40020000 	.word	0x40020000
 80002e0:	40012000 	.word	0x40012000

080002e4 <start_conversion>:


void start_conversion(void)
{
 80002e4:	b480      	push	{r7}
 80002e6:	af00      	add	r7, sp, #0
	/*Enable continuous conversion*/
	ADC1->CR2 |=CR2_CONT;
 80002e8:	4b08      	ldr	r3, [pc, #32]	@ (800030c <start_conversion+0x28>)
 80002ea:	689b      	ldr	r3, [r3, #8]
 80002ec:	4a07      	ldr	r2, [pc, #28]	@ (800030c <start_conversion+0x28>)
 80002ee:	f043 0302 	orr.w	r3, r3, #2
 80002f2:	6093      	str	r3, [r2, #8]

	/*Start ADC conversion*/
	ADC1->CR2 |=CR2_SWSTART;
 80002f4:	4b05      	ldr	r3, [pc, #20]	@ (800030c <start_conversion+0x28>)
 80002f6:	689b      	ldr	r3, [r3, #8]
 80002f8:	4a04      	ldr	r2, [pc, #16]	@ (800030c <start_conversion+0x28>)
 80002fa:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80002fe:	6093      	str	r3, [r2, #8]
}
 8000300:	bf00      	nop
 8000302:	46bd      	mov	sp, r7
 8000304:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000308:	4770      	bx	lr
 800030a:	bf00      	nop
 800030c:	40012000 	.word	0x40012000

08000310 <led_init>:
#define GPIOCEN		(1U<<2)



void led_init(void)
{
 8000310:	b480      	push	{r7}
 8000312:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000314:	4b0b      	ldr	r3, [pc, #44]	@ (8000344 <led_init+0x34>)
 8000316:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000318:	4a0a      	ldr	r2, [pc, #40]	@ (8000344 <led_init+0x34>)
 800031a:	f043 0301 	orr.w	r3, r3, #1
 800031e:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PA5 mode to output mode*/
	GPIOA->MODER |=(1U<<10);
 8000320:	4b09      	ldr	r3, [pc, #36]	@ (8000348 <led_init+0x38>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	4a08      	ldr	r2, [pc, #32]	@ (8000348 <led_init+0x38>)
 8000326:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800032a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<11);
 800032c:	4b06      	ldr	r3, [pc, #24]	@ (8000348 <led_init+0x38>)
 800032e:	681b      	ldr	r3, [r3, #0]
 8000330:	4a05      	ldr	r2, [pc, #20]	@ (8000348 <led_init+0x38>)
 8000332:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000336:	6013      	str	r3, [r2, #0]
}
 8000338:	bf00      	nop
 800033a:	46bd      	mov	sp, r7
 800033c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000340:	4770      	bx	lr
 8000342:	bf00      	nop
 8000344:	40023800 	.word	0x40023800
 8000348:	40020000 	.word	0x40020000

0800034c <button_init>:
	GPIOA->ODR &=~LED_PIN;

}

void button_init(void)
{
 800034c:	b480      	push	{r7}
 800034e:	af00      	add	r7, sp, #0
	/*Enable clock access to PORTC*/
	RCC->AHB1ENR |=GPIOCEN;
 8000350:	4b0b      	ldr	r3, [pc, #44]	@ (8000380 <button_init+0x34>)
 8000352:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000354:	4a0a      	ldr	r2, [pc, #40]	@ (8000380 <button_init+0x34>)
 8000356:	f043 0304 	orr.w	r3, r3, #4
 800035a:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set PC13 as an input pin*/
	GPIOC->MODER &=~(1U<<26);
 800035c:	4b09      	ldr	r3, [pc, #36]	@ (8000384 <button_init+0x38>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	4a08      	ldr	r2, [pc, #32]	@ (8000384 <button_init+0x38>)
 8000362:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8000366:	6013      	str	r3, [r2, #0]
	GPIOC->MODER &=~(1U<<27);
 8000368:	4b06      	ldr	r3, [pc, #24]	@ (8000384 <button_init+0x38>)
 800036a:	681b      	ldr	r3, [r3, #0]
 800036c:	4a05      	ldr	r2, [pc, #20]	@ (8000384 <button_init+0x38>)
 800036e:	f023 6300 	bic.w	r3, r3, #134217728	@ 0x8000000
 8000372:	6013      	str	r3, [r2, #0]

}
 8000374:	bf00      	nop
 8000376:	46bd      	mov	sp, r7
 8000378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800037c:	4770      	bx	lr
 800037e:	bf00      	nop
 8000380:	40023800 	.word	0x40023800
 8000384:	40020800 	.word	0x40020800

08000388 <get_btn_state>:


bool get_btn_state(void)
{
 8000388:	b480      	push	{r7}
 800038a:	af00      	add	r7, sp, #0

	/*Note : BTN is active low*/

	/*Check if button is pressed*/
	if(GPIOC->IDR & BTN_PIN)
 800038c:	4b06      	ldr	r3, [pc, #24]	@ (80003a8 <get_btn_state+0x20>)
 800038e:	691b      	ldr	r3, [r3, #16]
 8000390:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000394:	2b00      	cmp	r3, #0
 8000396:	d001      	beq.n	800039c <get_btn_state+0x14>
	{
		return false;
 8000398:	2300      	movs	r3, #0
 800039a:	e000      	b.n	800039e <get_btn_state+0x16>
	}
	else
	{
		return true;
 800039c:	2301      	movs	r3, #1
	}

}
 800039e:	4618      	mov	r0, r3
 80003a0:	46bd      	mov	sp, r7
 80003a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a6:	4770      	bx	lr
 80003a8:	40020800 	.word	0x40020800

080003ac <flash_ex_erase>:
DEV_StatusTypeDef  flash_wait_for_last_operation(uint32_t timeout);
static void flush_caches(void);


DEV_StatusTypeDef flash_ex_erase(FLASH_EraseInitTypeDef *pt_erase_init, uint32_t *sect_err)
{
 80003ac:	b580      	push	{r7, lr}
 80003ae:	b084      	sub	sp, #16
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
 80003b4:	6039      	str	r1, [r7, #0]
	DEV_StatusTypeDef  status =  DEV_ERROR;
 80003b6:	2301      	movs	r3, #1
 80003b8:	73fb      	strb	r3, [r7, #15]
	uint32_t index = 0U;
 80003ba:	2300      	movs	r3, #0
 80003bc:	60bb      	str	r3, [r7, #8]

	/*wait for last operation to be completed*/
	status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 80003be:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80003c2:	f000 f8b9 	bl	8000538 <flash_wait_for_last_operation>
 80003c6:	4603      	mov	r3, r0
 80003c8:	73fb      	strb	r3, [r7, #15]

	if( status  == DEV_OK)
 80003ca:	7bfb      	ldrb	r3, [r7, #15]
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d145      	bne.n	800045c <flash_ex_erase+0xb0>
	{
	   *sect_err =  0xFFFFFFFFU;
 80003d0:	683b      	ldr	r3, [r7, #0]
 80003d2:	f04f 32ff 	mov.w	r2, #4294967295
 80003d6:	601a      	str	r2, [r3, #0]

	   if(pt_erase_init->TypeErase ==  FLASH_TYPEERASE_MASSERASE)
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	2b01      	cmp	r3, #1
 80003de:	d112      	bne.n	8000406 <flash_ex_erase+0x5a>
	   {
		   /*Mass erase*/
		   flash_mass_erase((uint8_t)pt_erase_init->VoltageRange);
 80003e0:	687b      	ldr	r3, [r7, #4]
 80003e2:	68db      	ldr	r3, [r3, #12]
 80003e4:	b2db      	uxtb	r3, r3
 80003e6:	4618      	mov	r0, r3
 80003e8:	f000 f884 	bl	80004f4 <flash_mass_erase>

			/*wait for last operation to be completed*/
			status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 80003ec:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80003f0:	f000 f8a2 	bl	8000538 <flash_wait_for_last_operation>
 80003f4:	4603      	mov	r3, r0
 80003f6:	73fb      	strb	r3, [r7, #15]

			/*Disable MER bit*/
			FLASH->CR &=~(1U<<2);
 80003f8:	4b1b      	ldr	r3, [pc, #108]	@ (8000468 <flash_ex_erase+0xbc>)
 80003fa:	691b      	ldr	r3, [r3, #16]
 80003fc:	4a1a      	ldr	r2, [pc, #104]	@ (8000468 <flash_ex_erase+0xbc>)
 80003fe:	f023 0304 	bic.w	r3, r3, #4
 8000402:	6113      	str	r3, [r2, #16]
 8000404:	e028      	b.n	8000458 <flash_ex_erase+0xac>
	   }
	   else
	   {
		   /*Sector erase*/
		   for(index = pt_erase_init->Sector; index <  (pt_erase_init->NbSectors + pt_erase_init->Sector); index++)
 8000406:	687b      	ldr	r3, [r7, #4]
 8000408:	685b      	ldr	r3, [r3, #4]
 800040a:	60bb      	str	r3, [r7, #8]
 800040c:	e01c      	b.n	8000448 <flash_ex_erase+0x9c>
		   {
			   flash_sector_erase(index, (uint8_t)pt_erase_init->VoltageRange);
 800040e:	687b      	ldr	r3, [r7, #4]
 8000410:	68db      	ldr	r3, [r3, #12]
 8000412:	b2db      	uxtb	r3, r3
 8000414:	4619      	mov	r1, r3
 8000416:	68b8      	ldr	r0, [r7, #8]
 8000418:	f000 f828 	bl	800046c <flash_sector_erase>

				/*wait for last operation to be completed*/
				status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 800041c:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8000420:	f000 f88a 	bl	8000538 <flash_wait_for_last_operation>
 8000424:	4603      	mov	r3, r0
 8000426:	73fb      	strb	r3, [r7, #15]

				/*Clear SNB bit and SER bit*/
				CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8000428:	4b0f      	ldr	r3, [pc, #60]	@ (8000468 <flash_ex_erase+0xbc>)
 800042a:	691b      	ldr	r3, [r3, #16]
 800042c:	4a0e      	ldr	r2, [pc, #56]	@ (8000468 <flash_ex_erase+0xbc>)
 800042e:	f023 03fa 	bic.w	r3, r3, #250	@ 0xfa
 8000432:	6113      	str	r3, [r2, #16]

				if(status !=DEV_OK)
 8000434:	7bfb      	ldrb	r3, [r7, #15]
 8000436:	2b00      	cmp	r3, #0
 8000438:	d003      	beq.n	8000442 <flash_ex_erase+0x96>
				{
					*sect_err =  index;
 800043a:	683b      	ldr	r3, [r7, #0]
 800043c:	68ba      	ldr	r2, [r7, #8]
 800043e:	601a      	str	r2, [r3, #0]
					break;
 8000440:	e00a      	b.n	8000458 <flash_ex_erase+0xac>
		   for(index = pt_erase_init->Sector; index <  (pt_erase_init->NbSectors + pt_erase_init->Sector); index++)
 8000442:	68bb      	ldr	r3, [r7, #8]
 8000444:	3301      	adds	r3, #1
 8000446:	60bb      	str	r3, [r7, #8]
 8000448:	687b      	ldr	r3, [r7, #4]
 800044a:	689a      	ldr	r2, [r3, #8]
 800044c:	687b      	ldr	r3, [r7, #4]
 800044e:	685b      	ldr	r3, [r3, #4]
 8000450:	4413      	add	r3, r2
 8000452:	68ba      	ldr	r2, [r7, #8]
 8000454:	429a      	cmp	r2, r3
 8000456:	d3da      	bcc.n	800040e <flash_ex_erase+0x62>
				}
		   }
	   }

	   flush_caches();
 8000458:	f000 f984 	bl	8000764 <flush_caches>

	}

	return status;
 800045c:	7bfb      	ldrb	r3, [r7, #15]
}
 800045e:	4618      	mov	r0, r3
 8000460:	3710      	adds	r7, #16
 8000462:	46bd      	mov	sp, r7
 8000464:	bd80      	pop	{r7, pc}
 8000466:	bf00      	nop
 8000468:	40023c00 	.word	0x40023c00

0800046c <flash_sector_erase>:


void flash_sector_erase(uint32_t sector, uint8_t voltage_range)
{
 800046c:	b580      	push	{r7, lr}
 800046e:	b084      	sub	sp, #16
 8000470:	af00      	add	r7, sp, #0
 8000472:	6078      	str	r0, [r7, #4]
 8000474:	460b      	mov	r3, r1
 8000476:	70fb      	strb	r3, [r7, #3]
	uint32_t tmp_psize = 0U;
 8000478:	2300      	movs	r3, #0
 800047a:	60fb      	str	r3, [r7, #12]

	if(voltage_range ==  FLASH_VOLTAGE_RANGE_1)
 800047c:	78fb      	ldrb	r3, [r7, #3]
 800047e:	2b00      	cmp	r3, #0
 8000480:	d102      	bne.n	8000488 <flash_sector_erase+0x1c>
	{
		tmp_psize = FLASH_PSIZE_BYTE;
 8000482:	2300      	movs	r3, #0
 8000484:	60fb      	str	r3, [r7, #12]
 8000486:	e010      	b.n	80004aa <flash_sector_erase+0x3e>
	}
	else if(voltage_range ==  FLASH_VOLTAGE_RANGE_2)
 8000488:	78fb      	ldrb	r3, [r7, #3]
 800048a:	2b01      	cmp	r3, #1
 800048c:	d103      	bne.n	8000496 <flash_sector_erase+0x2a>
	{
		tmp_psize = FLASH_PSIZE_HALF_WORD;
 800048e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000492:	60fb      	str	r3, [r7, #12]
 8000494:	e009      	b.n	80004aa <flash_sector_erase+0x3e>
	}
	else if(voltage_range ==  FLASH_VOLTAGE_RANGE_3)
 8000496:	78fb      	ldrb	r3, [r7, #3]
 8000498:	2b02      	cmp	r3, #2
 800049a:	d103      	bne.n	80004a4 <flash_sector_erase+0x38>
	{
		tmp_psize = FLASH_PSIZE_WORD;
 800049c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80004a0:	60fb      	str	r3, [r7, #12]
 80004a2:	e002      	b.n	80004aa <flash_sector_erase+0x3e>
	}
	else
	{
		tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80004a4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80004a8:	60fb      	str	r3, [r7, #12]

	}

	FLASH->CR &=~FLASH_CR_PSIZE;
 80004aa:	4b11      	ldr	r3, [pc, #68]	@ (80004f0 <flash_sector_erase+0x84>)
 80004ac:	691b      	ldr	r3, [r3, #16]
 80004ae:	4a10      	ldr	r2, [pc, #64]	@ (80004f0 <flash_sector_erase+0x84>)
 80004b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80004b4:	6113      	str	r3, [r2, #16]
	FLASH->CR |= tmp_psize;
 80004b6:	4b0e      	ldr	r3, [pc, #56]	@ (80004f0 <flash_sector_erase+0x84>)
 80004b8:	691a      	ldr	r2, [r3, #16]
 80004ba:	490d      	ldr	r1, [pc, #52]	@ (80004f0 <flash_sector_erase+0x84>)
 80004bc:	68fb      	ldr	r3, [r7, #12]
 80004be:	4313      	orrs	r3, r2
 80004c0:	610b      	str	r3, [r1, #16]

	/*Set SER bit and select sector*/
	FLASH->CR |=  FLASH_CR_SER |(sector << FLASH_CR_SNB_Pos);
 80004c2:	4b0b      	ldr	r3, [pc, #44]	@ (80004f0 <flash_sector_erase+0x84>)
 80004c4:	691a      	ldr	r2, [r3, #16]
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	00db      	lsls	r3, r3, #3
 80004ca:	4313      	orrs	r3, r2
 80004cc:	4a08      	ldr	r2, [pc, #32]	@ (80004f0 <flash_sector_erase+0x84>)
 80004ce:	f043 0302 	orr.w	r3, r3, #2
 80004d2:	6113      	str	r3, [r2, #16]

	/*Very IMPORTANT*/
	FLASH->CR |= FLASH_CR_STRT;
 80004d4:	4b06      	ldr	r3, [pc, #24]	@ (80004f0 <flash_sector_erase+0x84>)
 80004d6:	691b      	ldr	r3, [r3, #16]
 80004d8:	4a05      	ldr	r2, [pc, #20]	@ (80004f0 <flash_sector_erase+0x84>)
 80004da:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80004de:	6113      	str	r3, [r2, #16]
	flash_wait_for_last_operation(5);
 80004e0:	2005      	movs	r0, #5
 80004e2:	f000 f829 	bl	8000538 <flash_wait_for_last_operation>


}
 80004e6:	bf00      	nop
 80004e8:	3710      	adds	r7, #16
 80004ea:	46bd      	mov	sp, r7
 80004ec:	bd80      	pop	{r7, pc}
 80004ee:	bf00      	nop
 80004f0:	40023c00 	.word	0x40023c00

080004f4 <flash_mass_erase>:

void flash_mass_erase(uint8_t voltage_range)
{
 80004f4:	b480      	push	{r7}
 80004f6:	b083      	sub	sp, #12
 80004f8:	af00      	add	r7, sp, #0
 80004fa:	4603      	mov	r3, r0
 80004fc:	71fb      	strb	r3, [r7, #7]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 80004fe:	4b0d      	ldr	r3, [pc, #52]	@ (8000534 <flash_mass_erase+0x40>)
 8000500:	691b      	ldr	r3, [r3, #16]
 8000502:	4a0c      	ldr	r2, [pc, #48]	@ (8000534 <flash_mass_erase+0x40>)
 8000504:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000508:	6113      	str	r3, [r2, #16]

	/*Set MER bit*/
	FLASH->CR |= FLASH_CR_MER;
 800050a:	4b0a      	ldr	r3, [pc, #40]	@ (8000534 <flash_mass_erase+0x40>)
 800050c:	691b      	ldr	r3, [r3, #16]
 800050e:	4a09      	ldr	r2, [pc, #36]	@ (8000534 <flash_mass_erase+0x40>)
 8000510:	f043 0304 	orr.w	r3, r3, #4
 8000514:	6113      	str	r3, [r2, #16]
	/*Set Start bit and voltage*/
	FLASH->CR |=  FLASH_CR_STRT |((uint32_t)voltage_range <<8U);
 8000516:	4b07      	ldr	r3, [pc, #28]	@ (8000534 <flash_mass_erase+0x40>)
 8000518:	691a      	ldr	r2, [r3, #16]
 800051a:	79fb      	ldrb	r3, [r7, #7]
 800051c:	021b      	lsls	r3, r3, #8
 800051e:	4313      	orrs	r3, r2
 8000520:	4a04      	ldr	r2, [pc, #16]	@ (8000534 <flash_mass_erase+0x40>)
 8000522:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8000526:	6113      	str	r3, [r2, #16]
}
 8000528:	bf00      	nop
 800052a:	370c      	adds	r7, #12
 800052c:	46bd      	mov	sp, r7
 800052e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000532:	4770      	bx	lr
 8000534:	40023c00 	.word	0x40023c00

08000538 <flash_wait_for_last_operation>:

DEV_StatusTypeDef  flash_wait_for_last_operation(uint32_t timeout)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	b084      	sub	sp, #16
 800053c:	af00      	add	r7, sp, #0
 800053e:	6078      	str	r0, [r7, #4]
   uint32_t tickstart = 0U;
 8000540:	2300      	movs	r3, #0
 8000542:	60fb      	str	r3, [r7, #12]

   pFlash.ErrorCode = 0;
 8000544:	4b15      	ldr	r3, [pc, #84]	@ (800059c <flash_wait_for_last_operation+0x64>)
 8000546:	2200      	movs	r2, #0
 8000548:	615a      	str	r2, [r3, #20]

   tickstart = get_tick();
 800054a:	f000 fc23 	bl	8000d94 <get_tick>
 800054e:	60f8      	str	r0, [r7, #12]

   while((FLASH->SR & FLASH_SR_BSY) != RESET)
 8000550:	e010      	b.n	8000574 <flash_wait_for_last_operation+0x3c>
   {
	   if(timeout != MAX_DELAY)
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000558:	d00c      	beq.n	8000574 <flash_wait_for_last_operation+0x3c>
	   {
		   if((timeout  == 0) || ((get_tick() -  tickstart) > timeout))
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	2b00      	cmp	r3, #0
 800055e:	d007      	beq.n	8000570 <flash_wait_for_last_operation+0x38>
 8000560:	f000 fc18 	bl	8000d94 <get_tick>
 8000564:	4602      	mov	r2, r0
 8000566:	68fb      	ldr	r3, [r7, #12]
 8000568:	1ad3      	subs	r3, r2, r3
 800056a:	687a      	ldr	r2, [r7, #4]
 800056c:	429a      	cmp	r2, r3
 800056e:	d201      	bcs.n	8000574 <flash_wait_for_last_operation+0x3c>
		   {
			   return DEV_TIMEOUT;
 8000570:	2303      	movs	r3, #3
 8000572:	e00f      	b.n	8000594 <flash_wait_for_last_operation+0x5c>
   while((FLASH->SR & FLASH_SR_BSY) != RESET)
 8000574:	4b0a      	ldr	r3, [pc, #40]	@ (80005a0 <flash_wait_for_last_operation+0x68>)
 8000576:	68db      	ldr	r3, [r3, #12]
 8000578:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800057c:	2b00      	cmp	r3, #0
 800057e:	d1e8      	bne.n	8000552 <flash_wait_for_last_operation+0x1a>
		   }
	   }
   }

   /*Check end of operation flag*/
   if((FLASH->SR & (1U<<0)) != RESET)
 8000580:	4b07      	ldr	r3, [pc, #28]	@ (80005a0 <flash_wait_for_last_operation+0x68>)
 8000582:	68db      	ldr	r3, [r3, #12]
 8000584:	f003 0301 	and.w	r3, r3, #1
 8000588:	2b00      	cmp	r3, #0
 800058a:	d002      	beq.n	8000592 <flash_wait_for_last_operation+0x5a>
   {
	   /*Clear flash end of operation pending bit*/
	   FLASH->SR = (1U<<0);
 800058c:	4b04      	ldr	r3, [pc, #16]	@ (80005a0 <flash_wait_for_last_operation+0x68>)
 800058e:	2201      	movs	r2, #1
 8000590:	60da      	str	r2, [r3, #12]
   }

   return DEV_OK;
 8000592:	2300      	movs	r3, #0
}
 8000594:	4618      	mov	r0, r3
 8000596:	3710      	adds	r7, #16
 8000598:	46bd      	mov	sp, r7
 800059a:	bd80      	pop	{r7, pc}
 800059c:	20000078 	.word	0x20000078
 80005a0:	40023c00 	.word	0x40023c00

080005a4 <flash_program>:


DEV_StatusTypeDef flash_program(uint32_t prg_type,  uint32_t address, uint64_t data)
{
 80005a4:	b580      	push	{r7, lr}
 80005a6:	b086      	sub	sp, #24
 80005a8:	af00      	add	r7, sp, #0
 80005aa:	60f8      	str	r0, [r7, #12]
 80005ac:	60b9      	str	r1, [r7, #8]
 80005ae:	e9c7 2300 	strd	r2, r3, [r7]
	DEV_StatusTypeDef status = DEV_ERROR;
 80005b2:	2301      	movs	r3, #1
 80005b4:	75fb      	strb	r3, [r7, #23]

	/*wait for last operation to be completed*/
	status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 80005b6:	f24c 3050 	movw	r0, #50000	@ 0xc350
 80005ba:	f7ff ffbd 	bl	8000538 <flash_wait_for_last_operation>
 80005be:	4603      	mov	r3, r0
 80005c0:	75fb      	strb	r3, [r7, #23]

	if( status == DEV_OK)
 80005c2:	7dfb      	ldrb	r3, [r7, #23]
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	d12b      	bne.n	8000620 <flash_program+0x7c>
	{
		if(prg_type == FLASH_TYPEPROGRAM_BYTE)
 80005c8:	68fb      	ldr	r3, [r7, #12]
 80005ca:	2b00      	cmp	r3, #0
 80005cc:	d105      	bne.n	80005da <flash_program+0x36>
		{
			flash_program_byte(address,(uint8_t)data);
 80005ce:	783b      	ldrb	r3, [r7, #0]
 80005d0:	4619      	mov	r1, r3
 80005d2:	68b8      	ldr	r0, [r7, #8]
 80005d4:	f000 f82c 	bl	8000630 <flash_program_byte>
 80005d8:	e016      	b.n	8000608 <flash_program+0x64>
		}

		else if(prg_type == FLASH_TYPEPROGRAM_HALFWORD)
 80005da:	68fb      	ldr	r3, [r7, #12]
 80005dc:	2b01      	cmp	r3, #1
 80005de:	d105      	bne.n	80005ec <flash_program+0x48>
		{
			flash_program_halfword(address,(uint16_t)data);
 80005e0:	883b      	ldrh	r3, [r7, #0]
 80005e2:	4619      	mov	r1, r3
 80005e4:	68b8      	ldr	r0, [r7, #8]
 80005e6:	f000 f845 	bl	8000674 <flash_program_halfword>
 80005ea:	e00d      	b.n	8000608 <flash_program+0x64>
		}
		else if(prg_type == FLASH_TYPEPROGRAM_WORD)
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	2b02      	cmp	r3, #2
 80005f0:	d105      	bne.n	80005fe <flash_program+0x5a>
		{
			flash_program_word(address,(uint32_t)data);
 80005f2:	683b      	ldr	r3, [r7, #0]
 80005f4:	4619      	mov	r1, r3
 80005f6:	68b8      	ldr	r0, [r7, #8]
 80005f8:	f000 f860 	bl	80006bc <flash_program_word>
 80005fc:	e004      	b.n	8000608 <flash_program+0x64>
		}
		else
		{
			flash_program_doubleword(address,data);
 80005fe:	e9d7 2300 	ldrd	r2, r3, [r7]
 8000602:	68b8      	ldr	r0, [r7, #8]
 8000604:	f000 f87c 	bl	8000700 <flash_program_doubleword>

		}

		/*wait for last operation to be completed*/
		status = flash_wait_for_last_operation(FLASH_TIMEOUT_VALUE);
 8000608:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800060c:	f7ff ff94 	bl	8000538 <flash_wait_for_last_operation>
 8000610:	4603      	mov	r3, r0
 8000612:	75fb      	strb	r3, [r7, #23]

		/*Clear Program bit*/
		FLASH->CR &=~FLASH_CR_PG;
 8000614:	4b05      	ldr	r3, [pc, #20]	@ (800062c <flash_program+0x88>)
 8000616:	691b      	ldr	r3, [r3, #16]
 8000618:	4a04      	ldr	r2, [pc, #16]	@ (800062c <flash_program+0x88>)
 800061a:	f023 0301 	bic.w	r3, r3, #1
 800061e:	6113      	str	r3, [r2, #16]
	}

	return status;
 8000620:	7dfb      	ldrb	r3, [r7, #23]
}
 8000622:	4618      	mov	r0, r3
 8000624:	3718      	adds	r7, #24
 8000626:	46bd      	mov	sp, r7
 8000628:	bd80      	pop	{r7, pc}
 800062a:	bf00      	nop
 800062c:	40023c00 	.word	0x40023c00

08000630 <flash_program_byte>:
void flash_program_byte(uint32_t address, uint8_t data)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
 8000638:	460b      	mov	r3, r1
 800063a:	70fb      	strb	r3, [r7, #3]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 800063c:	4b0c      	ldr	r3, [pc, #48]	@ (8000670 <flash_program_byte+0x40>)
 800063e:	691b      	ldr	r3, [r3, #16]
 8000640:	4a0b      	ldr	r2, [pc, #44]	@ (8000670 <flash_program_byte+0x40>)
 8000642:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000646:	6113      	str	r3, [r2, #16]

	/*Set PSIZE for byte*/
	FLASH->CR |=FLASH_PSIZE_BYTE;
 8000648:	4b09      	ldr	r3, [pc, #36]	@ (8000670 <flash_program_byte+0x40>)
 800064a:	4a09      	ldr	r2, [pc, #36]	@ (8000670 <flash_program_byte+0x40>)
 800064c:	691b      	ldr	r3, [r3, #16]
 800064e:	6113      	str	r3, [r2, #16]

	/*Set PG bit*/
	FLASH->CR |= FLASH_CR_PG;
 8000650:	4b07      	ldr	r3, [pc, #28]	@ (8000670 <flash_program_byte+0x40>)
 8000652:	691b      	ldr	r3, [r3, #16]
 8000654:	4a06      	ldr	r2, [pc, #24]	@ (8000670 <flash_program_byte+0x40>)
 8000656:	f043 0301 	orr.w	r3, r3, #1
 800065a:	6113      	str	r3, [r2, #16]

	/*Put data at the address*/
	*(__IO uint8_t *)address =  data;
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	78fa      	ldrb	r2, [r7, #3]
 8000660:	701a      	strb	r2, [r3, #0]
}
 8000662:	bf00      	nop
 8000664:	370c      	adds	r7, #12
 8000666:	46bd      	mov	sp, r7
 8000668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	40023c00 	.word	0x40023c00

08000674 <flash_program_halfword>:

void flash_program_halfword(uint32_t address, uint16_t data)
{
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	6078      	str	r0, [r7, #4]
 800067c:	460b      	mov	r3, r1
 800067e:	807b      	strh	r3, [r7, #2]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 8000680:	4b0d      	ldr	r3, [pc, #52]	@ (80006b8 <flash_program_halfword+0x44>)
 8000682:	691b      	ldr	r3, [r3, #16]
 8000684:	4a0c      	ldr	r2, [pc, #48]	@ (80006b8 <flash_program_halfword+0x44>)
 8000686:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800068a:	6113      	str	r3, [r2, #16]

	/*Set PSIZE for halfword*/
	FLASH->CR |=FLASH_PSIZE_HALF_WORD;
 800068c:	4b0a      	ldr	r3, [pc, #40]	@ (80006b8 <flash_program_halfword+0x44>)
 800068e:	691b      	ldr	r3, [r3, #16]
 8000690:	4a09      	ldr	r2, [pc, #36]	@ (80006b8 <flash_program_halfword+0x44>)
 8000692:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000696:	6113      	str	r3, [r2, #16]

	/*Set PG bit*/
	FLASH->CR |= FLASH_CR_PG;
 8000698:	4b07      	ldr	r3, [pc, #28]	@ (80006b8 <flash_program_halfword+0x44>)
 800069a:	691b      	ldr	r3, [r3, #16]
 800069c:	4a06      	ldr	r2, [pc, #24]	@ (80006b8 <flash_program_halfword+0x44>)
 800069e:	f043 0301 	orr.w	r3, r3, #1
 80006a2:	6113      	str	r3, [r2, #16]

	/*Put data at the address*/
	*(__IO uint16_t *)address =  data;
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	887a      	ldrh	r2, [r7, #2]
 80006a8:	801a      	strh	r2, [r3, #0]
}
 80006aa:	bf00      	nop
 80006ac:	370c      	adds	r7, #12
 80006ae:	46bd      	mov	sp, r7
 80006b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b4:	4770      	bx	lr
 80006b6:	bf00      	nop
 80006b8:	40023c00 	.word	0x40023c00

080006bc <flash_program_word>:

void flash_program_word(uint32_t address, uint32_t data)
{
 80006bc:	b480      	push	{r7}
 80006be:	b083      	sub	sp, #12
 80006c0:	af00      	add	r7, sp, #0
 80006c2:	6078      	str	r0, [r7, #4]
 80006c4:	6039      	str	r1, [r7, #0]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 80006c6:	4b0d      	ldr	r3, [pc, #52]	@ (80006fc <flash_program_word+0x40>)
 80006c8:	691b      	ldr	r3, [r3, #16]
 80006ca:	4a0c      	ldr	r2, [pc, #48]	@ (80006fc <flash_program_word+0x40>)
 80006cc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80006d0:	6113      	str	r3, [r2, #16]

	/*Set PSIZE for halfword*/
	FLASH->CR |=FLASH_PSIZE_WORD;
 80006d2:	4b0a      	ldr	r3, [pc, #40]	@ (80006fc <flash_program_word+0x40>)
 80006d4:	691b      	ldr	r3, [r3, #16]
 80006d6:	4a09      	ldr	r2, [pc, #36]	@ (80006fc <flash_program_word+0x40>)
 80006d8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80006dc:	6113      	str	r3, [r2, #16]

	/*Set PG bit*/
	FLASH->CR |= FLASH_CR_PG;
 80006de:	4b07      	ldr	r3, [pc, #28]	@ (80006fc <flash_program_word+0x40>)
 80006e0:	691b      	ldr	r3, [r3, #16]
 80006e2:	4a06      	ldr	r2, [pc, #24]	@ (80006fc <flash_program_word+0x40>)
 80006e4:	f043 0301 	orr.w	r3, r3, #1
 80006e8:	6113      	str	r3, [r2, #16]

	/*Put data at the address*/
	*(__IO uint32_t *)address =  data;
 80006ea:	687b      	ldr	r3, [r7, #4]
 80006ec:	683a      	ldr	r2, [r7, #0]
 80006ee:	601a      	str	r2, [r3, #0]
}
 80006f0:	bf00      	nop
 80006f2:	370c      	adds	r7, #12
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr
 80006fc:	40023c00 	.word	0x40023c00

08000700 <flash_program_doubleword>:

void flash_program_doubleword(uint32_t address, uint64_t data)
{
 8000700:	b480      	push	{r7}
 8000702:	b085      	sub	sp, #20
 8000704:	af00      	add	r7, sp, #0
 8000706:	60f8      	str	r0, [r7, #12]
 8000708:	e9c7 2300 	strd	r2, r3, [r7]
	/*Clear PSIZE field*/
	FLASH->CR &=~FLASH_CR_PSIZE;
 800070c:	4b14      	ldr	r3, [pc, #80]	@ (8000760 <flash_program_doubleword+0x60>)
 800070e:	691b      	ldr	r3, [r3, #16]
 8000710:	4a13      	ldr	r2, [pc, #76]	@ (8000760 <flash_program_doubleword+0x60>)
 8000712:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8000716:	6113      	str	r3, [r2, #16]

	/*Set PSIZE for halfword*/
	FLASH->CR |=FLASH_PSIZE_DOUBLE_WORD;
 8000718:	4b11      	ldr	r3, [pc, #68]	@ (8000760 <flash_program_doubleword+0x60>)
 800071a:	691b      	ldr	r3, [r3, #16]
 800071c:	4a10      	ldr	r2, [pc, #64]	@ (8000760 <flash_program_doubleword+0x60>)
 800071e:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 8000722:	6113      	str	r3, [r2, #16]

	/*Set PG bit*/
	FLASH->CR |= FLASH_CR_PG;
 8000724:	4b0e      	ldr	r3, [pc, #56]	@ (8000760 <flash_program_doubleword+0x60>)
 8000726:	691b      	ldr	r3, [r3, #16]
 8000728:	4a0d      	ldr	r2, [pc, #52]	@ (8000760 <flash_program_doubleword+0x60>)
 800072a:	f043 0301 	orr.w	r3, r3, #1
 800072e:	6113      	str	r3, [r2, #16]

	/*Put  first word at the address*/
	*(__IO uint32_t *)address =  (uint32_t)data;
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	683a      	ldr	r2, [r7, #0]
 8000734:	601a      	str	r2, [r3, #0]
           so that all instructions following the ISB are fetched from cache or memory,
           after the instruction has been completed.
 */
__STATIC_FORCEINLINE void __ISB(void)
{
  __ASM volatile ("isb 0xF":::"memory");
 8000736:	f3bf 8f6f 	isb	sy
}
 800073a:	bf00      	nop

	/*Flush pipeline : ensure programming is performed steps.*/
	__ISB();

	/*Put  second word at the address*/
	*(__IO uint32_t *)(address+4) =  (uint32_t)(data>>32);
 800073c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8000740:	f04f 0200 	mov.w	r2, #0
 8000744:	f04f 0300 	mov.w	r3, #0
 8000748:	000a      	movs	r2, r1
 800074a:	2300      	movs	r3, #0
 800074c:	68f9      	ldr	r1, [r7, #12]
 800074e:	3104      	adds	r1, #4
 8000750:	4613      	mov	r3, r2
 8000752:	600b      	str	r3, [r1, #0]
}
 8000754:	bf00      	nop
 8000756:	3714      	adds	r7, #20
 8000758:	46bd      	mov	sp, r7
 800075a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800075e:	4770      	bx	lr
 8000760:	40023c00 	.word	0x40023c00

08000764 <flush_caches>:

static void flush_caches(void)
{
 8000764:	b480      	push	{r7}
 8000766:	af00      	add	r7, sp, #0
	/*Flush instruction cache*/
	  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8000768:	4b20      	ldr	r3, [pc, #128]	@ (80007ec <flush_caches+0x88>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000770:	2b00      	cmp	r3, #0
 8000772:	d017      	beq.n	80007a4 <flush_caches+0x40>
	  {
		    /* Disable instruction cache  */
			  FLASH->ACR &= (~FLASH_ACR_ICEN);
 8000774:	4b1d      	ldr	r3, [pc, #116]	@ (80007ec <flush_caches+0x88>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	4a1c      	ldr	r2, [pc, #112]	@ (80007ec <flush_caches+0x88>)
 800077a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800077e:	6013      	str	r3, [r2, #0]

			/* Reset instruction cache */
			  FLASH->ACR |= FLASH_ACR_ICRST;
 8000780:	4b1a      	ldr	r3, [pc, #104]	@ (80007ec <flush_caches+0x88>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a19      	ldr	r2, [pc, #100]	@ (80007ec <flush_caches+0x88>)
 8000786:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 800078a:	6013      	str	r3, [r2, #0]
			 FLASH->ACR &= ~FLASH_ACR_ICRST;
 800078c:	4b17      	ldr	r3, [pc, #92]	@ (80007ec <flush_caches+0x88>)
 800078e:	681b      	ldr	r3, [r3, #0]
 8000790:	4a16      	ldr	r2, [pc, #88]	@ (80007ec <flush_caches+0x88>)
 8000792:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000796:	6013      	str	r3, [r2, #0]


			 /* Enable instruction cache */
			 FLASH->ACR |= FLASH_ACR_ICEN;
 8000798:	4b14      	ldr	r3, [pc, #80]	@ (80007ec <flush_caches+0x88>)
 800079a:	681b      	ldr	r3, [r3, #0]
 800079c:	4a13      	ldr	r2, [pc, #76]	@ (80007ec <flush_caches+0x88>)
 800079e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80007a2:	6013      	str	r3, [r2, #0]
	  }

	  /*Flush data cache*/

	  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 80007a4:	4b11      	ldr	r3, [pc, #68]	@ (80007ec <flush_caches+0x88>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d017      	beq.n	80007e0 <flush_caches+0x7c>
	  {
	    /* Disable data cache  */
		  FLASH->ACR &= (~FLASH_ACR_DCEN);
 80007b0:	4b0e      	ldr	r3, [pc, #56]	@ (80007ec <flush_caches+0x88>)
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	4a0d      	ldr	r2, [pc, #52]	@ (80007ec <flush_caches+0x88>)
 80007b6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80007ba:	6013      	str	r3, [r2, #0]

	    /* Reset data cache */
	    FLASH->ACR |= FLASH_ACR_DCRST;
 80007bc:	4b0b      	ldr	r3, [pc, #44]	@ (80007ec <flush_caches+0x88>)
 80007be:	681b      	ldr	r3, [r3, #0]
 80007c0:	4a0a      	ldr	r2, [pc, #40]	@ (80007ec <flush_caches+0x88>)
 80007c2:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80007c6:	6013      	str	r3, [r2, #0]
	    FLASH->ACR &= ~FLASH_ACR_DCRST;
 80007c8:	4b08      	ldr	r3, [pc, #32]	@ (80007ec <flush_caches+0x88>)
 80007ca:	681b      	ldr	r3, [r3, #0]
 80007cc:	4a07      	ldr	r2, [pc, #28]	@ (80007ec <flush_caches+0x88>)
 80007ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80007d2:	6013      	str	r3, [r2, #0]

	    /* Enable data cache */
	    FLASH->ACR |= FLASH_ACR_DCEN;
 80007d4:	4b05      	ldr	r3, [pc, #20]	@ (80007ec <flush_caches+0x88>)
 80007d6:	681b      	ldr	r3, [r3, #0]
 80007d8:	4a04      	ldr	r2, [pc, #16]	@ (80007ec <flush_caches+0x88>)
 80007da:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80007de:	6013      	str	r3, [r2, #0]
	  }
}
 80007e0:	bf00      	nop
 80007e2:	46bd      	mov	sp, r7
 80007e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e8:	4770      	bx	lr
 80007ea:	bf00      	nop
 80007ec:	40023c00 	.word	0x40023c00

080007f0 <flash_unlock>:


DEV_StatusTypeDef flash_unlock(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b083      	sub	sp, #12
 80007f4:	af00      	add	r7, sp, #0
	DEV_StatusTypeDef status = DEV_OK;
 80007f6:	2300      	movs	r3, #0
 80007f8:	71fb      	strb	r3, [r7, #7]

	if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80007fa:	4b0b      	ldr	r3, [pc, #44]	@ (8000828 <flash_unlock+0x38>)
 80007fc:	691b      	ldr	r3, [r3, #16]
 80007fe:	2b00      	cmp	r3, #0
 8000800:	da0b      	bge.n	800081a <flash_unlock+0x2a>
	{

		/*Authorize flash write access*/
		FLASH->KEYR  =  FLASH_KEY1;
 8000802:	4b09      	ldr	r3, [pc, #36]	@ (8000828 <flash_unlock+0x38>)
 8000804:	4a09      	ldr	r2, [pc, #36]	@ (800082c <flash_unlock+0x3c>)
 8000806:	605a      	str	r2, [r3, #4]
		FLASH->KEYR  =  FLASH_KEY2;
 8000808:	4b07      	ldr	r3, [pc, #28]	@ (8000828 <flash_unlock+0x38>)
 800080a:	4a09      	ldr	r2, [pc, #36]	@ (8000830 <flash_unlock+0x40>)
 800080c:	605a      	str	r2, [r3, #4]

		if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 800080e:	4b06      	ldr	r3, [pc, #24]	@ (8000828 <flash_unlock+0x38>)
 8000810:	691b      	ldr	r3, [r3, #16]
 8000812:	2b00      	cmp	r3, #0
 8000814:	da01      	bge.n	800081a <flash_unlock+0x2a>
		{
			status =  DEV_ERROR;
 8000816:	2301      	movs	r3, #1
 8000818:	71fb      	strb	r3, [r7, #7]
		}

	}

	return status;
 800081a:	79fb      	ldrb	r3, [r7, #7]
}
 800081c:	4618      	mov	r0, r3
 800081e:	370c      	adds	r7, #12
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr
 8000828:	40023c00 	.word	0x40023c00
 800082c:	45670123 	.word	0x45670123
 8000830:	cdef89ab 	.word	0xcdef89ab

08000834 <flash_lock>:

DEV_StatusTypeDef flash_lock(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8000838:	4b05      	ldr	r3, [pc, #20]	@ (8000850 <flash_lock+0x1c>)
 800083a:	691b      	ldr	r3, [r3, #16]
 800083c:	4a04      	ldr	r2, [pc, #16]	@ (8000850 <flash_lock+0x1c>)
 800083e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000842:	6113      	str	r3, [r2, #16]
	return DEV_OK;
 8000844:	2300      	movs	r3, #0
}
 8000846:	4618      	mov	r0, r3
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	40023c00 	.word	0x40023c00

08000854 <fpu_enable>:
#include "stm32f4xx.h"



void fpu_enable(void)
{
 8000854:	b480      	push	{r7}
 8000856:	af00      	add	r7, sp, #0
	/*Enable floating point unit:  Enable CP10 and CP11 full access
	 * SCB: System Control Block
	 * CPACR: CoProcessor Access Control Register*/
	SCB->CPACR |=(1<<20);
 8000858:	4b12      	ldr	r3, [pc, #72]	@ (80008a4 <fpu_enable+0x50>)
 800085a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800085e:	4a11      	ldr	r2, [pc, #68]	@ (80008a4 <fpu_enable+0x50>)
 8000860:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000864:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |=(1<<21);
 8000868:	4b0e      	ldr	r3, [pc, #56]	@ (80008a4 <fpu_enable+0x50>)
 800086a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800086e:	4a0d      	ldr	r2, [pc, #52]	@ (80008a4 <fpu_enable+0x50>)
 8000870:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000874:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |=(1<<22);
 8000878:	4b0a      	ldr	r3, [pc, #40]	@ (80008a4 <fpu_enable+0x50>)
 800087a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800087e:	4a09      	ldr	r2, [pc, #36]	@ (80008a4 <fpu_enable+0x50>)
 8000880:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000884:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
	SCB->CPACR |=(1<<23);
 8000888:	4b06      	ldr	r3, [pc, #24]	@ (80008a4 <fpu_enable+0x50>)
 800088a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800088e:	4a05      	ldr	r2, [pc, #20]	@ (80008a4 <fpu_enable+0x50>)
 8000890:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000894:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

}
 8000898:	bf00      	nop
 800089a:	46bd      	mov	sp, r7
 800089c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008a0:	4770      	bx	lr
 80008a2:	bf00      	nop
 80008a4:	e000ed00 	.word	0xe000ed00

080008a8 <iap_send_ack>:
#define MAX_NUM_OF_SECTS	8
#define LAST_SECT_NUM		7

/*Function to transmit the ACK or NACK and number of expected bytes (length)*/
void iap_send_ack(uint32_t expected_bytes_len)
{
 80008a8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80008ac:	b087      	sub	sp, #28
 80008ae:	af00      	add	r7, sp, #0
 80008b0:	6078      	str	r0, [r7, #4]
 80008b2:	466b      	mov	r3, sp
 80008b4:	461e      	mov	r6, r3
	const uint8_t ACK_BUFFSIZE = 2;
 80008b6:	2302      	movs	r3, #2
 80008b8:	75fb      	strb	r3, [r7, #23]
	uint8_t ack_buff[ACK_BUFFSIZE];
 80008ba:	7dfb      	ldrb	r3, [r7, #23]
 80008bc:	3b01      	subs	r3, #1
 80008be:	613b      	str	r3, [r7, #16]
 80008c0:	7dfb      	ldrb	r3, [r7, #23]
 80008c2:	2200      	movs	r2, #0
 80008c4:	4698      	mov	r8, r3
 80008c6:	4691      	mov	r9, r2
 80008c8:	f04f 0200 	mov.w	r2, #0
 80008cc:	f04f 0300 	mov.w	r3, #0
 80008d0:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80008d4:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80008d8:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80008dc:	7dfb      	ldrb	r3, [r7, #23]
 80008de:	2200      	movs	r2, #0
 80008e0:	461c      	mov	r4, r3
 80008e2:	4615      	mov	r5, r2
 80008e4:	f04f 0200 	mov.w	r2, #0
 80008e8:	f04f 0300 	mov.w	r3, #0
 80008ec:	00eb      	lsls	r3, r5, #3
 80008ee:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80008f2:	00e2      	lsls	r2, r4, #3
 80008f4:	7dfb      	ldrb	r3, [r7, #23]
 80008f6:	3307      	adds	r3, #7
 80008f8:	08db      	lsrs	r3, r3, #3
 80008fa:	00db      	lsls	r3, r3, #3
 80008fc:	ebad 0d03 	sub.w	sp, sp, r3
 8000900:	466b      	mov	r3, sp
 8000902:	3300      	adds	r3, #0
 8000904:	60fb      	str	r3, [r7, #12]

	ack_buff[0] = ACK_RESP;
 8000906:	68fb      	ldr	r3, [r7, #12]
 8000908:	226d      	movs	r2, #109	@ 0x6d
 800090a:	701a      	strb	r2, [r3, #0]
	ack_buff[1] = expected_bytes_len;
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	b2da      	uxtb	r2, r3
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	705a      	strb	r2, [r3, #1]

	//Reminder: #define IAP_UART USART2
	uart_transmit_buff(IAP_UART, ack_buff, ACK_BUFFSIZE);
 8000914:	7dfb      	ldrb	r3, [r7, #23]
 8000916:	b29b      	uxth	r3, r3
 8000918:	461a      	mov	r2, r3
 800091a:	68f9      	ldr	r1, [r7, #12]
 800091c:	4804      	ldr	r0, [pc, #16]	@ (8000930 <iap_send_ack+0x88>)
 800091e:	f000 fb2f 	bl	8000f80 <uart_transmit_buff>
 8000922:	46b5      	mov	sp, r6
	// same as: iap_uart_write_data(ack_buff, ACK_BUFFSIZE);

}
 8000924:	bf00      	nop
 8000926:	371c      	adds	r7, #28
 8000928:	46bd      	mov	sp, r7
 800092a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800092e:	bf00      	nop
 8000930:	40004400 	.word	0x40004400

08000934 <iap_uart_write_data>:
	// same as: iap_uart_write_data(&nack,1);
}

/*Same function as uart_transmit_buff but only for IAP_UART, which is USART2 */
void iap_uart_write_data(uint8_t *p_buff, uint32_t len)
{
 8000934:	b580      	push	{r7, lr}
 8000936:	b082      	sub	sp, #8
 8000938:	af00      	add	r7, sp, #0
 800093a:	6078      	str	r0, [r7, #4]
 800093c:	6039      	str	r1, [r7, #0]
	//Reminder: #define IAP_UART	USART2
	uart_transmit_buff(IAP_UART, p_buff, len);
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	b29b      	uxth	r3, r3
 8000942:	461a      	mov	r2, r3
 8000944:	6879      	ldr	r1, [r7, #4]
 8000946:	4803      	ldr	r0, [pc, #12]	@ (8000954 <iap_uart_write_data+0x20>)
 8000948:	f000 fb1a 	bl	8000f80 <uart_transmit_buff>
}
 800094c:	bf00      	nop
 800094e:	3708      	adds	r7, #8
 8000950:	46bd      	mov	sp, r7
 8000952:	bd80      	pop	{r7, pc}
 8000954:	40004400 	.word	0x40004400

08000958 <_addr_valid>:

/*Auxiliary function to check if address is in flash range*/
uint8_t _addr_valid(uint32_t addr)
{
 8000958:	b480      	push	{r7}
 800095a:	b083      	sub	sp, #12
 800095c:	af00      	add	r7, sp, #0
 800095e:	6078      	str	r0, [r7, #4]
	if(addr >= FLASH_BASE && addr <= FLASH_END)
 8000960:	687b      	ldr	r3, [r7, #4]
 8000962:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8000966:	d305      	bcc.n	8000974 <_addr_valid+0x1c>
 8000968:	687b      	ldr	r3, [r7, #4]
 800096a:	4a06      	ldr	r2, [pc, #24]	@ (8000984 <_addr_valid+0x2c>)
 800096c:	4293      	cmp	r3, r2
 800096e:	d801      	bhi.n	8000974 <_addr_valid+0x1c>
	{
		return VALID_ADDR;
 8000970:	2300      	movs	r3, #0
 8000972:	e000      	b.n	8000976 <_addr_valid+0x1e>
	}
	else
	{
		return INVALID_ADDR;
 8000974:	2301      	movs	r3, #1
	}
}
 8000976:	4618      	mov	r0, r3
 8000978:	370c      	adds	r7, #12
 800097a:	46bd      	mov	sp, r7
 800097c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000980:	4770      	bx	lr
 8000982:	bf00      	nop
 8000984:	0803ffff 	.word	0x0803ffff

08000988 <execute_flash_erase>:

/*Auxiliary function for the erase handle*/
static uint8_t execute_flash_erase(uint8_t sector_number, uint8_t number_of_sectors)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b088      	sub	sp, #32
 800098c:	af00      	add	r7, sp, #0
 800098e:	4603      	mov	r3, r0
 8000990:	460a      	mov	r2, r1
 8000992:	71fb      	strb	r3, [r7, #7]
 8000994:	4613      	mov	r3, r2
 8000996:	71bb      	strb	r3, [r7, #6]
	FLASH_EraseInitTypeDef flash_erase_handle;
	uint32_t sect_arr;
	DEV_StatusTypeDef status;

	if((number_of_sectors > MAX_NUM_OF_SECTS) || (sector_number > LAST_SECT_NUM))
 8000998:	79bb      	ldrb	r3, [r7, #6]
 800099a:	2b08      	cmp	r3, #8
 800099c:	d802      	bhi.n	80009a4 <execute_flash_erase+0x1c>
 800099e:	79fb      	ldrb	r3, [r7, #7]
 80009a0:	2b07      	cmp	r3, #7
 80009a2:	d901      	bls.n	80009a8 <execute_flash_erase+0x20>
	{
		return DEV_ERROR;
 80009a4:	2301      	movs	r3, #1
 80009a6:	e021      	b.n	80009ec <execute_flash_erase+0x64>
	}

	if(sector_number <= LAST_SECT_NUM)
 80009a8:	79fb      	ldrb	r3, [r7, #7]
 80009aa:	2b07      	cmp	r3, #7
 80009ac:	d80f      	bhi.n	80009ce <execute_flash_erase+0x46>
	{
		uint8_t remaining_sectors = MAX_NUM_OF_SECTS - sector_number;
 80009ae:	79fb      	ldrb	r3, [r7, #7]
 80009b0:	f1c3 0308 	rsb	r3, r3, #8
 80009b4:	77fb      	strb	r3, [r7, #31]
		if(number_of_sectors > remaining_sectors)
 80009b6:	79ba      	ldrb	r2, [r7, #6]
 80009b8:	7ffb      	ldrb	r3, [r7, #31]
 80009ba:	429a      	cmp	r2, r3
 80009bc:	d901      	bls.n	80009c2 <execute_flash_erase+0x3a>
		{
			number_of_sectors = remaining_sectors;
 80009be:	7ffb      	ldrb	r3, [r7, #31]
 80009c0:	71bb      	strb	r3, [r7, #6]
		}
		flash_erase_handle.TypeErase = FLASH_TYPEERASE_SECTORS;
 80009c2:	2300      	movs	r3, #0
 80009c4:	60fb      	str	r3, [r7, #12]
		flash_erase_handle.Sector = sector_number;
 80009c6:	79fb      	ldrb	r3, [r7, #7]
 80009c8:	613b      	str	r3, [r7, #16]
		flash_erase_handle.NbSectors = number_of_sectors;
 80009ca:	79bb      	ldrb	r3, [r7, #6]
 80009cc:	617b      	str	r3, [r7, #20]
	}

	flash_unlock();
 80009ce:	f7ff ff0f 	bl	80007f0 <flash_unlock>
	flash_erase_handle.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 80009d2:	2302      	movs	r3, #2
 80009d4:	61bb      	str	r3, [r7, #24]
	status = flash_ex_erase(&flash_erase_handle, &sect_arr);
 80009d6:	f107 0208 	add.w	r2, r7, #8
 80009da:	f107 030c 	add.w	r3, r7, #12
 80009de:	4611      	mov	r1, r2
 80009e0:	4618      	mov	r0, r3
 80009e2:	f7ff fce3 	bl	80003ac <flash_ex_erase>
 80009e6:	4603      	mov	r3, r0
 80009e8:	77bb      	strb	r3, [r7, #30]

	return status;
 80009ea:	7fbb      	ldrb	r3, [r7, #30]
}
 80009ec:	4618      	mov	r0, r3
 80009ee:	3720      	adds	r7, #32
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}

080009f4 <handle_sect_erase_cmd>:

/*Erase handle*/
void handle_sect_erase_cmd(uint8_t *pbuff)
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b084      	sub	sp, #16
 80009f8:	af00      	add	r7, sp, #0
 80009fa:	6078      	str	r0, [r7, #4]
	printf("handle_secterase_cmd \n");
 80009fc:	4816      	ldr	r0, [pc, #88]	@ (8000a58 <handle_sect_erase_cmd+0x64>)
 80009fe:	f000 fceb 	bl	80013d8 <puts>

	iap_send_ack(CMD_RESP_LEN);						// Send ack byte & expected length
 8000a02:	2001      	movs	r0, #1
 8000a04:	f7ff ff50 	bl	80008a8 <iap_send_ack>

	DEV_StatusTypeDef status = DEV_OK;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	73fb      	strb	r3, [r7, #15]
	status = execute_flash_erase(pbuff[2], pbuff[3]);
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	3302      	adds	r3, #2
 8000a10:	781a      	ldrb	r2, [r3, #0]
 8000a12:	687b      	ldr	r3, [r7, #4]
 8000a14:	3303      	adds	r3, #3
 8000a16:	781b      	ldrb	r3, [r3, #0]
 8000a18:	4619      	mov	r1, r3
 8000a1a:	4610      	mov	r0, r2
 8000a1c:	f7ff ffb4 	bl	8000988 <execute_flash_erase>
 8000a20:	4603      	mov	r3, r0
 8000a22:	73fb      	strb	r3, [r7, #15]
	iap_uart_write_data(&status, CMD_RESP_LEN);
 8000a24:	f107 030f 	add.w	r3, r7, #15
 8000a28:	2101      	movs	r1, #1
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f7ff ff82 	bl	8000934 <iap_uart_write_data>

	printf("First sector to erase is: %d, and number of sectors is: %d \n", pbuff[2], pbuff[3]);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	3302      	adds	r3, #2
 8000a34:	781b      	ldrb	r3, [r3, #0]
 8000a36:	4619      	mov	r1, r3
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	3303      	adds	r3, #3
 8000a3c:	781b      	ldrb	r3, [r3, #0]
 8000a3e:	461a      	mov	r2, r3
 8000a40:	4806      	ldr	r0, [pc, #24]	@ (8000a5c <handle_sect_erase_cmd+0x68>)
 8000a42:	f000 fc61 	bl	8001308 <iprintf>
	printf("Sector erase status: %#x \n", status);
 8000a46:	7bfb      	ldrb	r3, [r7, #15]
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4805      	ldr	r0, [pc, #20]	@ (8000a60 <handle_sect_erase_cmd+0x6c>)
 8000a4c:	f000 fc5c 	bl	8001308 <iprintf>

}
 8000a50:	bf00      	nop
 8000a52:	3710      	adds	r7, #16
 8000a54:	46bd      	mov	sp, r7
 8000a56:	bd80      	pop	{r7, pc}
 8000a58:	080020b4 	.word	0x080020b4
 8000a5c:	080020cc 	.word	0x080020cc
 8000a60:	0800210c 	.word	0x0800210c

08000a64 <mem_write>:


/*Auxiliary function to write function*/
static DEV_StatusTypeDef mem_write(uint8_t *pbuff, uint32_t mem_address, uint32_t len)
{
 8000a64:	b5b0      	push	{r4, r5, r7, lr}
 8000a66:	b086      	sub	sp, #24
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	60f8      	str	r0, [r7, #12]
 8000a6c:	60b9      	str	r1, [r7, #8]
 8000a6e:	607a      	str	r2, [r7, #4]
	DEV_StatusTypeDef status = DEV_OK;
 8000a70:	2300      	movs	r3, #0
 8000a72:	75fb      	strb	r3, [r7, #23]
	flash_unlock();
 8000a74:	f7ff febc 	bl	80007f0 <flash_unlock>
	for(int i = 0; i < len; i++)
 8000a78:	2300      	movs	r3, #0
 8000a7a:	613b      	str	r3, [r7, #16]
 8000a7c:	e014      	b.n	8000aa8 <mem_write+0x44>
	{
		status = flash_program(FLASH_TYPEPROGRAM_BYTE, mem_address + i, pbuff[i]);
 8000a7e:	693a      	ldr	r2, [r7, #16]
 8000a80:	68bb      	ldr	r3, [r7, #8]
 8000a82:	18d1      	adds	r1, r2, r3
 8000a84:	693b      	ldr	r3, [r7, #16]
 8000a86:	68fa      	ldr	r2, [r7, #12]
 8000a88:	4413      	add	r3, r2
 8000a8a:	781b      	ldrb	r3, [r3, #0]
 8000a8c:	b2db      	uxtb	r3, r3
 8000a8e:	2200      	movs	r2, #0
 8000a90:	461c      	mov	r4, r3
 8000a92:	4615      	mov	r5, r2
 8000a94:	4622      	mov	r2, r4
 8000a96:	462b      	mov	r3, r5
 8000a98:	2000      	movs	r0, #0
 8000a9a:	f7ff fd83 	bl	80005a4 <flash_program>
 8000a9e:	4603      	mov	r3, r0
 8000aa0:	75fb      	strb	r3, [r7, #23]
	for(int i = 0; i < len; i++)
 8000aa2:	693b      	ldr	r3, [r7, #16]
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	613b      	str	r3, [r7, #16]
 8000aa8:	693b      	ldr	r3, [r7, #16]
 8000aaa:	687a      	ldr	r2, [r7, #4]
 8000aac:	429a      	cmp	r2, r3
 8000aae:	d8e6      	bhi.n	8000a7e <mem_write+0x1a>
	}
	flash_lock();
 8000ab0:	f7ff fec0 	bl	8000834 <flash_lock>
	return status;
 8000ab4:	7dfb      	ldrb	r3, [r7, #23]
}
 8000ab6:	4618      	mov	r0, r3
 8000ab8:	3718      	adds	r7, #24
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bdb0      	pop	{r4, r5, r7, pc}

08000abe <handle_sect_write_cmd>:

/*Write handle*/
void handle_sect_write_cmd(uint8_t *pbuff)
{
 8000abe:	b580      	push	{r7, lr}
 8000ac0:	b086      	sub	sp, #24
 8000ac2:	af00      	add	r7, sp, #0
 8000ac4:	6078      	str	r0, [r7, #4]
	iap_send_ack(CMD_RESP_LEN);						// Send ack byte & expected length
 8000ac6:	2001      	movs	r0, #1
 8000ac8:	f7ff feee 	bl	80008a8 <iap_send_ack>

	DEV_StatusTypeDef status = DEV_OK;
 8000acc:	2300      	movs	r3, #0
 8000ace:	73fb      	strb	r3, [r7, #15]
	uint8_t payload_len = pbuff[6];
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	799b      	ldrb	r3, [r3, #6]
 8000ad4:	75fb      	strb	r3, [r7, #23]
	uint32_t mem_addr =  *((uint32_t *)(&pbuff[2]));
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	f8d3 3002 	ldr.w	r3, [r3, #2]
 8000adc:	613b      	str	r3, [r7, #16]

	if(_addr_valid(mem_addr) == VALID_ADDR)
 8000ade:	6938      	ldr	r0, [r7, #16]
 8000ae0:	f7ff ff3a 	bl	8000958 <_addr_valid>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d10f      	bne.n	8000b0a <handle_sect_write_cmd+0x4c>
	{
		status = mem_write(&pbuff[7], mem_addr, payload_len);
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	3307      	adds	r3, #7
 8000aee:	7dfa      	ldrb	r2, [r7, #23]
 8000af0:	6939      	ldr	r1, [r7, #16]
 8000af2:	4618      	mov	r0, r3
 8000af4:	f7ff ffb6 	bl	8000a64 <mem_write>
 8000af8:	4603      	mov	r3, r0
 8000afa:	73fb      	strb	r3, [r7, #15]
		iap_uart_write_data(&status, CMD_RESP_LEN);
 8000afc:	f107 030f 	add.w	r3, r7, #15
 8000b00:	2101      	movs	r1, #1
 8000b02:	4618      	mov	r0, r3
 8000b04:	f7ff ff16 	bl	8000934 <iap_uart_write_data>
	else
	{
		status = DEV_ERROR;
		iap_uart_write_data(&status, CMD_RESP_LEN);
	}
}
 8000b08:	e007      	b.n	8000b1a <handle_sect_write_cmd+0x5c>
		status = DEV_ERROR;
 8000b0a:	2301      	movs	r3, #1
 8000b0c:	73fb      	strb	r3, [r7, #15]
		iap_uart_write_data(&status, CMD_RESP_LEN);
 8000b0e:	f107 030f 	add.w	r3, r7, #15
 8000b12:	2101      	movs	r1, #1
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff ff0d 	bl	8000934 <iap_uart_write_data>
}
 8000b1a:	bf00      	nop
 8000b1c:	3718      	adds	r7, #24
 8000b1e:	46bd      	mov	sp, r7
 8000b20:	bd80      	pop	{r7, pc}
	...

08000b24 <main>:
static void process_host_cmds(void);
void jump_to_app(uint32_t addr_value);

/*Run main*/
int main(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
	/*Initialize drivers*/
	led_init();
 8000b28:	f7ff fbf2 	bl	8000310 <led_init>
	button_init();
 8000b2c:	f7ff fc0e 	bl	800034c <button_init>
	fpu_enable();
 8000b30:	f7ff fe90 	bl	8000854 <fpu_enable>
	timebase_init();
 8000b34:	f000 f952 	bl	8000ddc <timebase_init>
	system_uart_init();		// to communicate HOST - TARGET for IAP (TX and RX)
 8000b38:	f000 f986 	bl	8000e48 <system_uart_init>
	debug_uart_init();		// to communicate to PC for debugging purposes (TX only required)
 8000b3c:	f000 fa68 	bl	8001010 <debug_uart_init>
	pa1_adc_init();
 8000b40:	f7ff fb9e 	bl	8000280 <pa1_adc_init>
	start_conversion();
 8000b44:	f7ff fbce 	bl	80002e4 <start_conversion>

	/*If the button of the boards is pressed at restart, go to bootloader mode and read the host commands*/
	if(get_btn_state())
 8000b48:	f7ff fc1e 	bl	8000388 <get_btn_state>
 8000b4c:	4603      	mov	r3, r0
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d005      	beq.n	8000b5e <main+0x3a>
	{
		printf("Button pressed, going to Bootloader mode\n\r");
 8000b52:	4807      	ldr	r0, [pc, #28]	@ (8000b70 <main+0x4c>)
 8000b54:	f000 fbd8 	bl	8001308 <iprintf>
		process_host_cmds();
 8000b58:	f000 f810 	bl	8000b7c <process_host_cmds>
 8000b5c:	e005      	b.n	8000b6a <main+0x46>
	}
	/*otherwise, run default application, if it exists at DEFAULT_APP_ADDRESS*/
	else
	{
		printf("Button not pressed, execute Application\n\r");
 8000b5e:	4805      	ldr	r0, [pc, #20]	@ (8000b74 <main+0x50>)
 8000b60:	f000 fbd2 	bl	8001308 <iprintf>
		jump_to_app(DEFAULT_APP_ADDRESS);
 8000b64:	4804      	ldr	r0, [pc, #16]	@ (8000b78 <main+0x54>)
 8000b66:	f000 f849 	bl	8000bfc <jump_to_app>
 8000b6a:	2300      	movs	r3, #0
	}
}
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	bd80      	pop	{r7, pc}
 8000b70:	08002128 	.word	0x08002128
 8000b74:	08002154 	.word	0x08002154
 8000b78:	08008000 	.word	0x08008000

08000b7c <process_host_cmds>:

/*Function to process the host commands*/
static void process_host_cmds(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b082      	sub	sp, #8
 8000b80:	af00      	add	r7, sp, #0
	uint8_t expected_num_of_bytes = 0;
 8000b82:	2300      	movs	r3, #0
 8000b84:	70fb      	strb	r3, [r7, #3]
	while(1)
	{
		/*Reset RX Buffer */
		for (int i = 0; i < RX_PCK_LEN; i++)
 8000b86:	2300      	movs	r3, #0
 8000b88:	607b      	str	r3, [r7, #4]
 8000b8a:	e007      	b.n	8000b9c <process_host_cmds+0x20>
		{
			RX_PCK_BUFF[i] = 0;
 8000b8c:	4a17      	ldr	r2, [pc, #92]	@ (8000bec <process_host_cmds+0x70>)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	4413      	add	r3, r2
 8000b92:	2200      	movs	r2, #0
 8000b94:	701a      	strb	r2, [r3, #0]
		for (int i = 0; i < RX_PCK_LEN; i++)
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	3301      	adds	r3, #1
 8000b9a:	607b      	str	r3, [r7, #4]
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000ba2:	dbf3      	blt.n	8000b8c <process_host_cmds+0x10>
		}

		/*Receive first bytes. They contain the number of expected bytes */
		uart_receive_buff(IAP_UART, RX_PCK_BUFF, 1);
 8000ba4:	2201      	movs	r2, #1
 8000ba6:	4911      	ldr	r1, [pc, #68]	@ (8000bec <process_host_cmds+0x70>)
 8000ba8:	4811      	ldr	r0, [pc, #68]	@ (8000bf0 <process_host_cmds+0x74>)
 8000baa:	f000 fa0d 	bl	8000fc8 <uart_receive_buff>
		expected_num_of_bytes = RX_PCK_BUFF[0];
 8000bae:	4b0f      	ldr	r3, [pc, #60]	@ (8000bec <process_host_cmds+0x70>)
 8000bb0:	781b      	ldrb	r3, [r3, #0]
 8000bb2:	70fb      	strb	r3, [r7, #3]

		/*Tell the UART to receive the expected number of bytes */
		uart_receive_buff(IAP_UART, &RX_PCK_BUFF[1], expected_num_of_bytes);
 8000bb4:	78fb      	ldrb	r3, [r7, #3]
 8000bb6:	b29b      	uxth	r3, r3
 8000bb8:	461a      	mov	r2, r3
 8000bba:	490e      	ldr	r1, [pc, #56]	@ (8000bf4 <process_host_cmds+0x78>)
 8000bbc:	480c      	ldr	r0, [pc, #48]	@ (8000bf0 <process_host_cmds+0x74>)
 8000bbe:	f000 fa03 	bl	8000fc8 <uart_receive_buff>

		/*Go to to either erase or write handle depending on the host command*/
		if (RX_PCK_BUFF[1] == SECT_ERASE)
 8000bc2:	4b0a      	ldr	r3, [pc, #40]	@ (8000bec <process_host_cmds+0x70>)
 8000bc4:	785b      	ldrb	r3, [r3, #1]
 8000bc6:	2b01      	cmp	r3, #1
 8000bc8:	d103      	bne.n	8000bd2 <process_host_cmds+0x56>
		{
			handle_sect_erase_cmd(RX_PCK_BUFF);
 8000bca:	4808      	ldr	r0, [pc, #32]	@ (8000bec <process_host_cmds+0x70>)
 8000bcc:	f7ff ff12 	bl	80009f4 <handle_sect_erase_cmd>
 8000bd0:	e7d9      	b.n	8000b86 <process_host_cmds+0xa>
		}
		else if (RX_PCK_BUFF[1] == SECT_WRITE)
 8000bd2:	4b06      	ldr	r3, [pc, #24]	@ (8000bec <process_host_cmds+0x70>)
 8000bd4:	785b      	ldrb	r3, [r3, #1]
 8000bd6:	2b02      	cmp	r3, #2
 8000bd8:	d103      	bne.n	8000be2 <process_host_cmds+0x66>
		{
			handle_sect_write_cmd(RX_PCK_BUFF);
 8000bda:	4804      	ldr	r0, [pc, #16]	@ (8000bec <process_host_cmds+0x70>)
 8000bdc:	f7ff ff6f 	bl	8000abe <handle_sect_write_cmd>
 8000be0:	e7d1      	b.n	8000b86 <process_host_cmds+0xa>
		}
		else
		{
			printf("Wrong command \n\r");
 8000be2:	4805      	ldr	r0, [pc, #20]	@ (8000bf8 <process_host_cmds+0x7c>)
 8000be4:	f000 fb90 	bl	8001308 <iprintf>
		for (int i = 0; i < RX_PCK_LEN; i++)
 8000be8:	e7cd      	b.n	8000b86 <process_host_cmds+0xa>
 8000bea:	bf00      	nop
 8000bec:	20000090 	.word	0x20000090
 8000bf0:	40004400 	.word	0x40004400
 8000bf4:	20000091 	.word	0x20000091
 8000bf8:	08002180 	.word	0x08002180

08000bfc <jump_to_app>:
}


/*Function to jump to a different part of the memory, where the firmware is stored*/
void jump_to_app(uint32_t addr_value)
{
 8000bfc:	b580      	push	{r7, lr}
 8000bfe:	b086      	sub	sp, #24
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
	uint32_t app_start_address;
	func_ptr jump_to_app;

	if((*(uint32_t *)addr_value) != EMPTY_MEM)
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c0c:	d012      	beq.n	8000c34 <jump_to_app+0x38>
	{
		printf("Jumping to indicated address \n\r");
 8000c0e:	480d      	ldr	r0, [pc, #52]	@ (8000c44 <jump_to_app+0x48>)
 8000c10:	f000 fb7a 	bl	8001308 <iprintf>
		app_start_address = *(uint32_t *)(addr_value +4);
 8000c14:	687b      	ldr	r3, [r7, #4]
 8000c16:	3304      	adds	r3, #4
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	617b      	str	r3, [r7, #20]
		jump_to_app = (func_ptr) app_start_address;
 8000c1c:	697b      	ldr	r3, [r7, #20]
 8000c1e:	613b      	str	r3, [r7, #16]
		__set_MSP(*(uint32_t *) addr_value);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 8000c26:	68fb      	ldr	r3, [r7, #12]
 8000c28:	f383 8808 	msr	MSP, r3
}
 8000c2c:	bf00      	nop

		jump_to_app();
 8000c2e:	693b      	ldr	r3, [r7, #16]
 8000c30:	4798      	blx	r3
	}
	else
	{
		printf("No application found at location \n\r");
	}
}
 8000c32:	e002      	b.n	8000c3a <jump_to_app+0x3e>
		printf("No application found at location \n\r");
 8000c34:	4804      	ldr	r0, [pc, #16]	@ (8000c48 <jump_to_app+0x4c>)
 8000c36:	f000 fb67 	bl	8001308 <iprintf>
}
 8000c3a:	bf00      	nop
 8000c3c:	3718      	adds	r7, #24
 8000c3e:	46bd      	mov	sp, r7
 8000c40:	bd80      	pop	{r7, pc}
 8000c42:	bf00      	nop
 8000c44:	08002194 	.word	0x08002194
 8000c48:	080021b4 	.word	0x080021b4

08000c4c <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c4c:	b580      	push	{r7, lr}
 8000c4e:	b086      	sub	sp, #24
 8000c50:	af00      	add	r7, sp, #0
 8000c52:	60f8      	str	r0, [r7, #12]
 8000c54:	60b9      	str	r1, [r7, #8]
 8000c56:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c58:	2300      	movs	r3, #0
 8000c5a:	617b      	str	r3, [r7, #20]
 8000c5c:	e00a      	b.n	8000c74 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c5e:	f3af 8000 	nop.w
 8000c62:	4601      	mov	r1, r0
 8000c64:	68bb      	ldr	r3, [r7, #8]
 8000c66:	1c5a      	adds	r2, r3, #1
 8000c68:	60ba      	str	r2, [r7, #8]
 8000c6a:	b2ca      	uxtb	r2, r1
 8000c6c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c6e:	697b      	ldr	r3, [r7, #20]
 8000c70:	3301      	adds	r3, #1
 8000c72:	617b      	str	r3, [r7, #20]
 8000c74:	697a      	ldr	r2, [r7, #20]
 8000c76:	687b      	ldr	r3, [r7, #4]
 8000c78:	429a      	cmp	r2, r3
 8000c7a:	dbf0      	blt.n	8000c5e <_read+0x12>
  }

  return len;
 8000c7c:	687b      	ldr	r3, [r7, #4]
}
 8000c7e:	4618      	mov	r0, r3
 8000c80:	3718      	adds	r7, #24
 8000c82:	46bd      	mov	sp, r7
 8000c84:	bd80      	pop	{r7, pc}

08000c86 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c86:	b580      	push	{r7, lr}
 8000c88:	b086      	sub	sp, #24
 8000c8a:	af00      	add	r7, sp, #0
 8000c8c:	60f8      	str	r0, [r7, #12]
 8000c8e:	60b9      	str	r1, [r7, #8]
 8000c90:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c92:	2300      	movs	r3, #0
 8000c94:	617b      	str	r3, [r7, #20]
 8000c96:	e009      	b.n	8000cac <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c98:	68bb      	ldr	r3, [r7, #8]
 8000c9a:	1c5a      	adds	r2, r3, #1
 8000c9c:	60ba      	str	r2, [r7, #8]
 8000c9e:	781b      	ldrb	r3, [r3, #0]
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f000 f8c5 	bl	8000e30 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca6:	697b      	ldr	r3, [r7, #20]
 8000ca8:	3301      	adds	r3, #1
 8000caa:	617b      	str	r3, [r7, #20]
 8000cac:	697a      	ldr	r2, [r7, #20]
 8000cae:	687b      	ldr	r3, [r7, #4]
 8000cb0:	429a      	cmp	r2, r3
 8000cb2:	dbf1      	blt.n	8000c98 <_write+0x12>
  }
  return len;
 8000cb4:	687b      	ldr	r3, [r7, #4]
}
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	3718      	adds	r7, #24
 8000cba:	46bd      	mov	sp, r7
 8000cbc:	bd80      	pop	{r7, pc}

08000cbe <_close>:

int _close(int file)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	b083      	sub	sp, #12
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cc6:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	370c      	adds	r7, #12
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd4:	4770      	bx	lr

08000cd6 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cd6:	b480      	push	{r7}
 8000cd8:	b083      	sub	sp, #12
 8000cda:	af00      	add	r7, sp, #0
 8000cdc:	6078      	str	r0, [r7, #4]
 8000cde:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ce0:	683b      	ldr	r3, [r7, #0]
 8000ce2:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000ce6:	605a      	str	r2, [r3, #4]
  return 0;
 8000ce8:	2300      	movs	r3, #0
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	370c      	adds	r7, #12
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf4:	4770      	bx	lr

08000cf6 <_isatty>:

int _isatty(int file)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	b083      	sub	sp, #12
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000cfe:	2301      	movs	r3, #1
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	370c      	adds	r7, #12
 8000d04:	46bd      	mov	sp, r7
 8000d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0a:	4770      	bx	lr

08000d0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d0c:	b480      	push	{r7}
 8000d0e:	b085      	sub	sp, #20
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	60f8      	str	r0, [r7, #12]
 8000d14:	60b9      	str	r1, [r7, #8]
 8000d16:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d18:	2300      	movs	r3, #0
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	3714      	adds	r7, #20
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d24:	4770      	bx	lr
	...

08000d28 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b086      	sub	sp, #24
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d30:	4a14      	ldr	r2, [pc, #80]	@ (8000d84 <_sbrk+0x5c>)
 8000d32:	4b15      	ldr	r3, [pc, #84]	@ (8000d88 <_sbrk+0x60>)
 8000d34:	1ad3      	subs	r3, r2, r3
 8000d36:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d38:	697b      	ldr	r3, [r7, #20]
 8000d3a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d3c:	4b13      	ldr	r3, [pc, #76]	@ (8000d8c <_sbrk+0x64>)
 8000d3e:	681b      	ldr	r3, [r3, #0]
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d102      	bne.n	8000d4a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d44:	4b11      	ldr	r3, [pc, #68]	@ (8000d8c <_sbrk+0x64>)
 8000d46:	4a12      	ldr	r2, [pc, #72]	@ (8000d90 <_sbrk+0x68>)
 8000d48:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d4a:	4b10      	ldr	r3, [pc, #64]	@ (8000d8c <_sbrk+0x64>)
 8000d4c:	681a      	ldr	r2, [r3, #0]
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	4413      	add	r3, r2
 8000d52:	693a      	ldr	r2, [r7, #16]
 8000d54:	429a      	cmp	r2, r3
 8000d56:	d207      	bcs.n	8000d68 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d58:	f000 fc6c 	bl	8001634 <__errno>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	220c      	movs	r2, #12
 8000d60:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d62:	f04f 33ff 	mov.w	r3, #4294967295
 8000d66:	e009      	b.n	8000d7c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d68:	4b08      	ldr	r3, [pc, #32]	@ (8000d8c <_sbrk+0x64>)
 8000d6a:	681b      	ldr	r3, [r3, #0]
 8000d6c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d6e:	4b07      	ldr	r3, [pc, #28]	@ (8000d8c <_sbrk+0x64>)
 8000d70:	681a      	ldr	r2, [r3, #0]
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	4413      	add	r3, r2
 8000d76:	4a05      	ldr	r2, [pc, #20]	@ (8000d8c <_sbrk+0x64>)
 8000d78:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d7a:	68fb      	ldr	r3, [r7, #12]
}
 8000d7c:	4618      	mov	r0, r3
 8000d7e:	3718      	adds	r7, #24
 8000d80:	46bd      	mov	sp, r7
 8000d82:	bd80      	pop	{r7, pc}
 8000d84:	20018000 	.word	0x20018000
 8000d88:	00000400 	.word	0x00000400
 8000d8c:	200001bc 	.word	0x200001bc
 8000d90:	20000318 	.word	0x20000318

08000d94 <get_tick>:
    while((get_tick() - tickstart) < wait){}

}

uint32_t get_tick(void)
{
 8000d94:	b480      	push	{r7}
 8000d96:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000d98:	b672      	cpsid	i
}
 8000d9a:	bf00      	nop
	__disable_irq();
	g_curr_tick_p = g_curr_tick;
 8000d9c:	4b06      	ldr	r3, [pc, #24]	@ (8000db8 <get_tick+0x24>)
 8000d9e:	681b      	ldr	r3, [r3, #0]
 8000da0:	4a06      	ldr	r2, [pc, #24]	@ (8000dbc <get_tick+0x28>)
 8000da2:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000da4:	b662      	cpsie	i
}
 8000da6:	bf00      	nop
	__enable_irq();

	return g_curr_tick_p;
 8000da8:	4b04      	ldr	r3, [pc, #16]	@ (8000dbc <get_tick+0x28>)
 8000daa:	681b      	ldr	r3, [r3, #0]

}
 8000dac:	4618      	mov	r0, r3
 8000dae:	46bd      	mov	sp, r7
 8000db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db4:	4770      	bx	lr
 8000db6:	bf00      	nop
 8000db8:	200001c0 	.word	0x200001c0
 8000dbc:	200001c4 	.word	0x200001c4

08000dc0 <tick_increment>:
static void tick_increment(void)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	af00      	add	r7, sp, #0
	g_curr_tick += TICK_FREQ;
 8000dc4:	4b04      	ldr	r3, [pc, #16]	@ (8000dd8 <tick_increment+0x18>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	3301      	adds	r3, #1
 8000dca:	4a03      	ldr	r2, [pc, #12]	@ (8000dd8 <tick_increment+0x18>)
 8000dcc:	6013      	str	r3, [r2, #0]
}
 8000dce:	bf00      	nop
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd6:	4770      	bx	lr
 8000dd8:	200001c0 	.word	0x200001c0

08000ddc <timebase_init>:
void timebase_init(void)
{
 8000ddc:	b480      	push	{r7}
 8000dde:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8000de0:	b672      	cpsid	i
}
 8000de2:	bf00      	nop

	/*Disable global interrupts*/
	__disable_irq();

    /*Load the timer with number of clock cycles per second*/
	SysTick->LOAD =  ONE_SEC_LOAD - 1;
 8000de4:	4b0d      	ldr	r3, [pc, #52]	@ (8000e1c <timebase_init+0x40>)
 8000de6:	4a0e      	ldr	r2, [pc, #56]	@ (8000e20 <timebase_init+0x44>)
 8000de8:	605a      	str	r2, [r3, #4]

    /*Clear systick current value register*/
	SysTick->VAL = 0;
 8000dea:	4b0c      	ldr	r3, [pc, #48]	@ (8000e1c <timebase_init+0x40>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	609a      	str	r2, [r3, #8]

    /*Select internal clock source*/
	SysTick->CTRL = CTRL_CLCKSRC;
 8000df0:	4b0a      	ldr	r3, [pc, #40]	@ (8000e1c <timebase_init+0x40>)
 8000df2:	2204      	movs	r2, #4
 8000df4:	601a      	str	r2, [r3, #0]

    /*Enable interrupt*/
	SysTick->CTRL |= CTRL_TICKINT;
 8000df6:	4b09      	ldr	r3, [pc, #36]	@ (8000e1c <timebase_init+0x40>)
 8000df8:	681b      	ldr	r3, [r3, #0]
 8000dfa:	4a08      	ldr	r2, [pc, #32]	@ (8000e1c <timebase_init+0x40>)
 8000dfc:	f043 0302 	orr.w	r3, r3, #2
 8000e00:	6013      	str	r3, [r2, #0]

	/*Enable systick*/
	SysTick->CTRL |=CTRL_ENABLE;
 8000e02:	4b06      	ldr	r3, [pc, #24]	@ (8000e1c <timebase_init+0x40>)
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	4a05      	ldr	r2, [pc, #20]	@ (8000e1c <timebase_init+0x40>)
 8000e08:	f043 0301 	orr.w	r3, r3, #1
 8000e0c:	6013      	str	r3, [r2, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 8000e0e:	b662      	cpsie	i
}
 8000e10:	bf00      	nop

	/*Enable global interrupts*/
	__enable_irq();
}
 8000e12:	bf00      	nop
 8000e14:	46bd      	mov	sp, r7
 8000e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1a:	4770      	bx	lr
 8000e1c:	e000e010 	.word	0xe000e010
 8000e20:	00f423ff 	.word	0x00f423ff

08000e24 <SysTick_Handler>:

void SysTick_Handler(void)
{
 8000e24:	b580      	push	{r7, lr}
 8000e26:	af00      	add	r7, sp, #0
	tick_increment();
 8000e28:	f7ff ffca 	bl	8000dc0 <tick_increment>
}
 8000e2c:	bf00      	nop
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <__io_putchar>:
static void sys_uart_write(int ch);
static void debug_uart_write(int ch);
static uint16_t compute_uart_bd(uint32_t periph_clk,uint32_t baudrate);

int __io_putchar(int ch)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b082      	sub	sp, #8
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	6078      	str	r0, [r7, #4]
	debug_uart_write(ch);
 8000e38:	6878      	ldr	r0, [r7, #4]
 8000e3a:	f000 f961 	bl	8001100 <debug_uart_write>
	//sys_uart_write(ch);
	return ch;
 8000e3e:	687b      	ldr	r3, [r7, #4]
}
 8000e40:	4618      	mov	r0, r3
 8000e42:	3708      	adds	r7, #8
 8000e44:	46bd      	mov	sp, r7
 8000e46:	bd80      	pop	{r7, pc}

08000e48 <system_uart_init>:

void system_uart_init(void)
{
 8000e48:	b580      	push	{r7, lr}
 8000e4a:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8000e4c:	4b34      	ldr	r3, [pc, #208]	@ (8000f20 <system_uart_init+0xd8>)
 8000e4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e50:	4a33      	ldr	r2, [pc, #204]	@ (8000f20 <system_uart_init+0xd8>)
 8000e52:	f043 0301 	orr.w	r3, r3, #1
 8000e56:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set the mode of PA2 to alternate function mode*/
	GPIOA->MODER &=~(1U<<4);
 8000e58:	4b32      	ldr	r3, [pc, #200]	@ (8000f24 <system_uart_init+0xdc>)
 8000e5a:	681b      	ldr	r3, [r3, #0]
 8000e5c:	4a31      	ldr	r2, [pc, #196]	@ (8000f24 <system_uart_init+0xdc>)
 8000e5e:	f023 0310 	bic.w	r3, r3, #16
 8000e62:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<5);
 8000e64:	4b2f      	ldr	r3, [pc, #188]	@ (8000f24 <system_uart_init+0xdc>)
 8000e66:	681b      	ldr	r3, [r3, #0]
 8000e68:	4a2e      	ldr	r2, [pc, #184]	@ (8000f24 <system_uart_init+0xdc>)
 8000e6a:	f043 0320 	orr.w	r3, r3, #32
 8000e6e:	6013      	str	r3, [r2, #0]

	/*Set the mode of PA3 to alternate function mode*/
	GPIOA->MODER &=~(1U<<6);
 8000e70:	4b2c      	ldr	r3, [pc, #176]	@ (8000f24 <system_uart_init+0xdc>)
 8000e72:	681b      	ldr	r3, [r3, #0]
 8000e74:	4a2b      	ldr	r2, [pc, #172]	@ (8000f24 <system_uart_init+0xdc>)
 8000e76:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000e7a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<7);
 8000e7c:	4b29      	ldr	r3, [pc, #164]	@ (8000f24 <system_uart_init+0xdc>)
 8000e7e:	681b      	ldr	r3, [r3, #0]
 8000e80:	4a28      	ldr	r2, [pc, #160]	@ (8000f24 <system_uart_init+0xdc>)
 8000e82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000e86:	6013      	str	r3, [r2, #0]

	/*Set alternate function type to AF7(UART2_TX) for PA2*/
	GPIOA->AFR[0] |=(1U<<8);
 8000e88:	4b26      	ldr	r3, [pc, #152]	@ (8000f24 <system_uart_init+0xdc>)
 8000e8a:	6a1b      	ldr	r3, [r3, #32]
 8000e8c:	4a25      	ldr	r2, [pc, #148]	@ (8000f24 <system_uart_init+0xdc>)
 8000e8e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000e92:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<9);
 8000e94:	4b23      	ldr	r3, [pc, #140]	@ (8000f24 <system_uart_init+0xdc>)
 8000e96:	6a1b      	ldr	r3, [r3, #32]
 8000e98:	4a22      	ldr	r2, [pc, #136]	@ (8000f24 <system_uart_init+0xdc>)
 8000e9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000e9e:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<10);
 8000ea0:	4b20      	ldr	r3, [pc, #128]	@ (8000f24 <system_uart_init+0xdc>)
 8000ea2:	6a1b      	ldr	r3, [r3, #32]
 8000ea4:	4a1f      	ldr	r2, [pc, #124]	@ (8000f24 <system_uart_init+0xdc>)
 8000ea6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000eaa:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<11);
 8000eac:	4b1d      	ldr	r3, [pc, #116]	@ (8000f24 <system_uart_init+0xdc>)
 8000eae:	6a1b      	ldr	r3, [r3, #32]
 8000eb0:	4a1c      	ldr	r2, [pc, #112]	@ (8000f24 <system_uart_init+0xdc>)
 8000eb2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000eb6:	6213      	str	r3, [r2, #32]

	/*Set alternate function type to AF7(UART2_RX) for PA3*/
	GPIOA->AFR[0] |=(1U<<12);
 8000eb8:	4b1a      	ldr	r3, [pc, #104]	@ (8000f24 <system_uart_init+0xdc>)
 8000eba:	6a1b      	ldr	r3, [r3, #32]
 8000ebc:	4a19      	ldr	r2, [pc, #100]	@ (8000f24 <system_uart_init+0xdc>)
 8000ebe:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000ec2:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<13);
 8000ec4:	4b17      	ldr	r3, [pc, #92]	@ (8000f24 <system_uart_init+0xdc>)
 8000ec6:	6a1b      	ldr	r3, [r3, #32]
 8000ec8:	4a16      	ldr	r2, [pc, #88]	@ (8000f24 <system_uart_init+0xdc>)
 8000eca:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000ece:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] |=(1U<<14);
 8000ed0:	4b14      	ldr	r3, [pc, #80]	@ (8000f24 <system_uart_init+0xdc>)
 8000ed2:	6a1b      	ldr	r3, [r3, #32]
 8000ed4:	4a13      	ldr	r2, [pc, #76]	@ (8000f24 <system_uart_init+0xdc>)
 8000ed6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000eda:	6213      	str	r3, [r2, #32]
	GPIOA->AFR[0] &=~(1U<<15);
 8000edc:	4b11      	ldr	r3, [pc, #68]	@ (8000f24 <system_uart_init+0xdc>)
 8000ede:	6a1b      	ldr	r3, [r3, #32]
 8000ee0:	4a10      	ldr	r2, [pc, #64]	@ (8000f24 <system_uart_init+0xdc>)
 8000ee2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000ee6:	6213      	str	r3, [r2, #32]

	/*Enable clock access to UART2*/
     RCC->APB1ENR |=	UART2EN;
 8000ee8:	4b0d      	ldr	r3, [pc, #52]	@ (8000f20 <system_uart_init+0xd8>)
 8000eea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eec:	4a0c      	ldr	r2, [pc, #48]	@ (8000f20 <system_uart_init+0xd8>)
 8000eee:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ef2:	6413      	str	r3, [r2, #64]	@ 0x40

  	/*Disable UART Module before configuring it*/
     USART2->CR1 &= ~CR1_UE;
 8000ef4:	4b0c      	ldr	r3, [pc, #48]	@ (8000f28 <system_uart_init+0xe0>)
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	4a0b      	ldr	r2, [pc, #44]	@ (8000f28 <system_uart_init+0xe0>)
 8000efa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000efe:	60d3      	str	r3, [r2, #12]

	/*Configure uart baudrate*/
     uart_set_baudrate(APB1_CLK,SYS_UART_BAUDRATE);
 8000f00:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8000f04:	4809      	ldr	r0, [pc, #36]	@ (8000f2c <system_uart_init+0xe4>)
 8000f06:	f000 f827 	bl	8000f58 <uart_set_baudrate>

	/*Configure transfer direction*/
     USART2->CR1 = (CR1_TE | CR1_RE);
 8000f0a:	4b07      	ldr	r3, [pc, #28]	@ (8000f28 <system_uart_init+0xe0>)
 8000f0c:	220c      	movs	r2, #12
 8000f0e:	60da      	str	r2, [r3, #12]

	/*Enable UART Module*/
     USART2->CR1 |= CR1_UE;
 8000f10:	4b05      	ldr	r3, [pc, #20]	@ (8000f28 <system_uart_init+0xe0>)
 8000f12:	68db      	ldr	r3, [r3, #12]
 8000f14:	4a04      	ldr	r2, [pc, #16]	@ (8000f28 <system_uart_init+0xe0>)
 8000f16:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000f1a:	60d3      	str	r3, [r2, #12]
}
 8000f1c:	bf00      	nop
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	40023800 	.word	0x40023800
 8000f24:	40020000 	.word	0x40020000
 8000f28:	40004400 	.word	0x40004400
 8000f2c:	00f42400 	.word	0x00f42400

08000f30 <compute_uart_bd>:

/*
 * functions to set and compute uart baudrate
 */
static uint16_t compute_uart_bd(uint32_t periph_clk,uint32_t baudrate)
{
 8000f30:	b480      	push	{r7}
 8000f32:	b083      	sub	sp, #12
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
 8000f38:	6039      	str	r1, [r7, #0]
	return((periph_clk + (baudrate/2U))/baudrate);
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	085a      	lsrs	r2, r3, #1
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	441a      	add	r2, r3
 8000f42:	683b      	ldr	r3, [r7, #0]
 8000f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f48:	b29b      	uxth	r3, r3
}
 8000f4a:	4618      	mov	r0, r3
 8000f4c:	370c      	adds	r7, #12
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
	...

08000f58 <uart_set_baudrate>:

static void uart_set_baudrate(uint32_t periph_clk,uint32_t baudrate)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
 8000f60:	6039      	str	r1, [r7, #0]
	USART2->BRR = compute_uart_bd(periph_clk,baudrate);
 8000f62:	6839      	ldr	r1, [r7, #0]
 8000f64:	6878      	ldr	r0, [r7, #4]
 8000f66:	f7ff ffe3 	bl	8000f30 <compute_uart_bd>
 8000f6a:	4603      	mov	r3, r0
 8000f6c:	461a      	mov	r2, r3
 8000f6e:	4b03      	ldr	r3, [pc, #12]	@ (8000f7c <uart_set_baudrate+0x24>)
 8000f70:	609a      	str	r2, [r3, #8]
}
 8000f72:	bf00      	nop
 8000f74:	3708      	adds	r7, #8
 8000f76:	46bd      	mov	sp, r7
 8000f78:	bd80      	pop	{r7, pc}
 8000f7a:	bf00      	nop
 8000f7c:	40004400 	.word	0x40004400

08000f80 <uart_transmit_buff>:

/*
 * functions to transmit and receive full messages
 */
void uart_transmit_buff(USART_TypeDef *UARTx, uint8_t *data_buff, uint16_t len)
{
 8000f80:	b480      	push	{r7}
 8000f82:	b085      	sub	sp, #20
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	60f8      	str	r0, [r7, #12]
 8000f88:	60b9      	str	r1, [r7, #8]
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	80fb      	strh	r3, [r7, #6]
	while(len > 0U)
 8000f8e:	e011      	b.n	8000fb4 <uart_transmit_buff+0x34>
	{
		while(!(UARTx->SR & SR_TXE)){}
 8000f90:	bf00      	nop
 8000f92:	68fb      	ldr	r3, [r7, #12]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d0f9      	beq.n	8000f92 <uart_transmit_buff+0x12>
		UARTx->DR = (uint8_t)(*data_buff & 0xFF);
 8000f9e:	68bb      	ldr	r3, [r7, #8]
 8000fa0:	781b      	ldrb	r3, [r3, #0]
 8000fa2:	461a      	mov	r2, r3
 8000fa4:	68fb      	ldr	r3, [r7, #12]
 8000fa6:	605a      	str	r2, [r3, #4]
		data_buff++;
 8000fa8:	68bb      	ldr	r3, [r7, #8]
 8000faa:	3301      	adds	r3, #1
 8000fac:	60bb      	str	r3, [r7, #8]
		len--;
 8000fae:	88fb      	ldrh	r3, [r7, #6]
 8000fb0:	3b01      	subs	r3, #1
 8000fb2:	80fb      	strh	r3, [r7, #6]
	while(len > 0U)
 8000fb4:	88fb      	ldrh	r3, [r7, #6]
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d1ea      	bne.n	8000f90 <uart_transmit_buff+0x10>
	}
}
 8000fba:	bf00      	nop
 8000fbc:	bf00      	nop
 8000fbe:	3714      	adds	r7, #20
 8000fc0:	46bd      	mov	sp, r7
 8000fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc6:	4770      	bx	lr

08000fc8 <uart_receive_buff>:

void uart_receive_buff(USART_TypeDef *UARTx, uint8_t *data_buff, uint16_t len)
{
 8000fc8:	b480      	push	{r7}
 8000fca:	b085      	sub	sp, #20
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	60f8      	str	r0, [r7, #12]
 8000fd0:	60b9      	str	r1, [r7, #8]
 8000fd2:	4613      	mov	r3, r2
 8000fd4:	80fb      	strh	r3, [r7, #6]
	while(len > 0U)
 8000fd6:	e011      	b.n	8000ffc <uart_receive_buff+0x34>
	{
		while(!(UARTx->SR & SR_RXNE)){}
 8000fd8:	bf00      	nop
 8000fda:	68fb      	ldr	r3, [r7, #12]
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	f003 0320 	and.w	r3, r3, #32
 8000fe2:	2b00      	cmp	r3, #0
 8000fe4:	d0f9      	beq.n	8000fda <uart_receive_buff+0x12>
		*data_buff = (uint8_t)(UARTx->DR &(uint8_t)0xFF);
 8000fe6:	68fb      	ldr	r3, [r7, #12]
 8000fe8:	685b      	ldr	r3, [r3, #4]
 8000fea:	b2da      	uxtb	r2, r3
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	701a      	strb	r2, [r3, #0]
		data_buff++;
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	60bb      	str	r3, [r7, #8]
		len--;
 8000ff6:	88fb      	ldrh	r3, [r7, #6]
 8000ff8:	3b01      	subs	r3, #1
 8000ffa:	80fb      	strh	r3, [r7, #6]
	while(len > 0U)
 8000ffc:	88fb      	ldrh	r3, [r7, #6]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d1ea      	bne.n	8000fd8 <uart_receive_buff+0x10>
	}
}
 8001002:	bf00      	nop
 8001004:	bf00      	nop
 8001006:	3714      	adds	r7, #20
 8001008:	46bd      	mov	sp, r7
 800100a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800100e:	4770      	bx	lr

08001010 <debug_uart_init>:
 * Because we are using TX to send data from MC to PC, use PA9 -> D8 in MC to communicate to COM in PC
 *
 */

void debug_uart_init(void)
{
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
	/*Enable clock access to GPIOA*/
	RCC->AHB1ENR |= GPIOAEN;
 8001014:	4b36      	ldr	r3, [pc, #216]	@ (80010f0 <debug_uart_init+0xe0>)
 8001016:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001018:	4a35      	ldr	r2, [pc, #212]	@ (80010f0 <debug_uart_init+0xe0>)
 800101a:	f043 0301 	orr.w	r3, r3, #1
 800101e:	6313      	str	r3, [r2, #48]	@ 0x30

	/*Set the mode of PA9 to alternate function mode*/
	GPIOA->MODER &=~(1U<<18);
 8001020:	4b34      	ldr	r3, [pc, #208]	@ (80010f4 <debug_uart_init+0xe4>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	4a33      	ldr	r2, [pc, #204]	@ (80010f4 <debug_uart_init+0xe4>)
 8001026:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800102a:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<19);
 800102c:	4b31      	ldr	r3, [pc, #196]	@ (80010f4 <debug_uart_init+0xe4>)
 800102e:	681b      	ldr	r3, [r3, #0]
 8001030:	4a30      	ldr	r2, [pc, #192]	@ (80010f4 <debug_uart_init+0xe4>)
 8001032:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8001036:	6013      	str	r3, [r2, #0]

	/*Set the mode of PA10 to alternate function mode*/
	GPIOA->MODER &=~(1U<<20);
 8001038:	4b2e      	ldr	r3, [pc, #184]	@ (80010f4 <debug_uart_init+0xe4>)
 800103a:	681b      	ldr	r3, [r3, #0]
 800103c:	4a2d      	ldr	r2, [pc, #180]	@ (80010f4 <debug_uart_init+0xe4>)
 800103e:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8001042:	6013      	str	r3, [r2, #0]
	GPIOA->MODER |=(1U<<21);
 8001044:	4b2b      	ldr	r3, [pc, #172]	@ (80010f4 <debug_uart_init+0xe4>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	4a2a      	ldr	r2, [pc, #168]	@ (80010f4 <debug_uart_init+0xe4>)
 800104a:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800104e:	6013      	str	r3, [r2, #0]

	/*Set alternate function type to AF7(UART1_TX) for PA9*/
	GPIOA->AFR[1] |=(1U<<4);
 8001050:	4b28      	ldr	r3, [pc, #160]	@ (80010f4 <debug_uart_init+0xe4>)
 8001052:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001054:	4a27      	ldr	r2, [pc, #156]	@ (80010f4 <debug_uart_init+0xe4>)
 8001056:	f043 0310 	orr.w	r3, r3, #16
 800105a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |=(1U<<5);
 800105c:	4b25      	ldr	r3, [pc, #148]	@ (80010f4 <debug_uart_init+0xe4>)
 800105e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001060:	4a24      	ldr	r2, [pc, #144]	@ (80010f4 <debug_uart_init+0xe4>)
 8001062:	f043 0320 	orr.w	r3, r3, #32
 8001066:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |=(1U<<6);
 8001068:	4b22      	ldr	r3, [pc, #136]	@ (80010f4 <debug_uart_init+0xe4>)
 800106a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800106c:	4a21      	ldr	r2, [pc, #132]	@ (80010f4 <debug_uart_init+0xe4>)
 800106e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001072:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] &=~(1U<<7);
 8001074:	4b1f      	ldr	r3, [pc, #124]	@ (80010f4 <debug_uart_init+0xe4>)
 8001076:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001078:	4a1e      	ldr	r2, [pc, #120]	@ (80010f4 <debug_uart_init+0xe4>)
 800107a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800107e:	6253      	str	r3, [r2, #36]	@ 0x24

	/*Set alternate function type to AF7(UART1_RX) for PA10*/
	GPIOA->AFR[1] |=(1U<<8);
 8001080:	4b1c      	ldr	r3, [pc, #112]	@ (80010f4 <debug_uart_init+0xe4>)
 8001082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001084:	4a1b      	ldr	r2, [pc, #108]	@ (80010f4 <debug_uart_init+0xe4>)
 8001086:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800108a:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |=(1U<<9);
 800108c:	4b19      	ldr	r3, [pc, #100]	@ (80010f4 <debug_uart_init+0xe4>)
 800108e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001090:	4a18      	ldr	r2, [pc, #96]	@ (80010f4 <debug_uart_init+0xe4>)
 8001092:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001096:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] |=(1U<<10);
 8001098:	4b16      	ldr	r3, [pc, #88]	@ (80010f4 <debug_uart_init+0xe4>)
 800109a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800109c:	4a15      	ldr	r2, [pc, #84]	@ (80010f4 <debug_uart_init+0xe4>)
 800109e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80010a2:	6253      	str	r3, [r2, #36]	@ 0x24
	GPIOA->AFR[1] &=~(1U<<11);
 80010a4:	4b13      	ldr	r3, [pc, #76]	@ (80010f4 <debug_uart_init+0xe4>)
 80010a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80010a8:	4a12      	ldr	r2, [pc, #72]	@ (80010f4 <debug_uart_init+0xe4>)
 80010aa:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80010ae:	6253      	str	r3, [r2, #36]	@ 0x24

	/*Enable clock access to UART1*/
     RCC->APB2ENR |=	UART1EN;
 80010b0:	4b0f      	ldr	r3, [pc, #60]	@ (80010f0 <debug_uart_init+0xe0>)
 80010b2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80010b4:	4a0e      	ldr	r2, [pc, #56]	@ (80010f0 <debug_uart_init+0xe0>)
 80010b6:	f043 0310 	orr.w	r3, r3, #16
 80010ba:	6453      	str	r3, [r2, #68]	@ 0x44

 	/*Disable UART Module before configuring it*/
     USART1->CR1 &= ~CR1_UE;
 80010bc:	4b0e      	ldr	r3, [pc, #56]	@ (80010f8 <debug_uart_init+0xe8>)
 80010be:	68db      	ldr	r3, [r3, #12]
 80010c0:	4a0d      	ldr	r2, [pc, #52]	@ (80010f8 <debug_uart_init+0xe8>)
 80010c2:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80010c6:	60d3      	str	r3, [r2, #12]

	/*Configure uart baudrate*/
     USART1->BRR = compute_uart_bd(APB2_CLK,DBG_UART_BAUDRATE);
 80010c8:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 80010cc:	480b      	ldr	r0, [pc, #44]	@ (80010fc <debug_uart_init+0xec>)
 80010ce:	f7ff ff2f 	bl	8000f30 <compute_uart_bd>
 80010d2:	4603      	mov	r3, r0
 80010d4:	461a      	mov	r2, r3
 80010d6:	4b08      	ldr	r3, [pc, #32]	@ (80010f8 <debug_uart_init+0xe8>)
 80010d8:	609a      	str	r2, [r3, #8]

	/*Configure transfer direction*/
     USART1->CR1 = (CR1_TE | CR1_RE);
 80010da:	4b07      	ldr	r3, [pc, #28]	@ (80010f8 <debug_uart_init+0xe8>)
 80010dc:	220c      	movs	r2, #12
 80010de:	60da      	str	r2, [r3, #12]

	/*Enable UART Module*/
     USART1->CR1 |= CR1_UE;
 80010e0:	4b05      	ldr	r3, [pc, #20]	@ (80010f8 <debug_uart_init+0xe8>)
 80010e2:	68db      	ldr	r3, [r3, #12]
 80010e4:	4a04      	ldr	r2, [pc, #16]	@ (80010f8 <debug_uart_init+0xe8>)
 80010e6:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80010ea:	60d3      	str	r3, [r2, #12]
}
 80010ec:	bf00      	nop
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	40023800 	.word	0x40023800
 80010f4:	40020000 	.word	0x40020000
 80010f8:	40011000 	.word	0x40011000
 80010fc:	00f42400 	.word	0x00f42400

08001100 <debug_uart_write>:

static void debug_uart_write(int ch)
{
 8001100:	b480      	push	{r7}
 8001102:	b083      	sub	sp, #12
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
	/*Make sure transmit data register is empty*/
	while(!(USART1->SR & SR_TXE)){}
 8001108:	bf00      	nop
 800110a:	4b08      	ldr	r3, [pc, #32]	@ (800112c <debug_uart_write+0x2c>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001112:	2b00      	cmp	r3, #0
 8001114:	d0f9      	beq.n	800110a <debug_uart_write+0xa>

	/*Write to transmit data register*/
	USART1->DR =(ch & 0xFF);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	4a04      	ldr	r2, [pc, #16]	@ (800112c <debug_uart_write+0x2c>)
 800111a:	b2db      	uxtb	r3, r3
 800111c:	6053      	str	r3, [r2, #4]
}
 800111e:	bf00      	nop
 8001120:	370c      	adds	r7, #12
 8001122:	46bd      	mov	sp, r7
 8001124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001128:	4770      	bx	lr
 800112a:	bf00      	nop
 800112c:	40011000 	.word	0x40011000

08001130 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001130:	480d      	ldr	r0, [pc, #52]	@ (8001168 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001132:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001134:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001138:	480c      	ldr	r0, [pc, #48]	@ (800116c <LoopForever+0x6>)
  ldr r1, =_edata
 800113a:	490d      	ldr	r1, [pc, #52]	@ (8001170 <LoopForever+0xa>)
  ldr r2, =_sidata
 800113c:	4a0d      	ldr	r2, [pc, #52]	@ (8001174 <LoopForever+0xe>)
  movs r3, #0
 800113e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001140:	e002      	b.n	8001148 <LoopCopyDataInit>

08001142 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001142:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001144:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001146:	3304      	adds	r3, #4

08001148 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001148:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800114a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800114c:	d3f9      	bcc.n	8001142 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800114e:	4a0a      	ldr	r2, [pc, #40]	@ (8001178 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001150:	4c0a      	ldr	r4, [pc, #40]	@ (800117c <LoopForever+0x16>)
  movs r3, #0
 8001152:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001154:	e001      	b.n	800115a <LoopFillZerobss>

08001156 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001156:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001158:	3204      	adds	r2, #4

0800115a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800115a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800115c:	d3fb      	bcc.n	8001156 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 800115e:	f000 fa6f 	bl	8001640 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001162:	f7ff fcdf 	bl	8000b24 <main>

08001166 <LoopForever>:

LoopForever:
  b LoopForever
 8001166:	e7fe      	b.n	8001166 <LoopForever>
  ldr   r0, =_estack
 8001168:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 800116c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001170:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8001174:	0800221c 	.word	0x0800221c
  ldr r2, =_sbss
 8001178:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 800117c:	20000314 	.word	0x20000314

08001180 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001180:	e7fe      	b.n	8001180 <ADC_IRQHandler>
	...

08001184 <std>:
 8001184:	2300      	movs	r3, #0
 8001186:	b510      	push	{r4, lr}
 8001188:	4604      	mov	r4, r0
 800118a:	e9c0 3300 	strd	r3, r3, [r0]
 800118e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8001192:	6083      	str	r3, [r0, #8]
 8001194:	8181      	strh	r1, [r0, #12]
 8001196:	6643      	str	r3, [r0, #100]	@ 0x64
 8001198:	81c2      	strh	r2, [r0, #14]
 800119a:	6183      	str	r3, [r0, #24]
 800119c:	4619      	mov	r1, r3
 800119e:	2208      	movs	r2, #8
 80011a0:	305c      	adds	r0, #92	@ 0x5c
 80011a2:	f000 f9f9 	bl	8001598 <memset>
 80011a6:	4b0d      	ldr	r3, [pc, #52]	@ (80011dc <std+0x58>)
 80011a8:	6263      	str	r3, [r4, #36]	@ 0x24
 80011aa:	4b0d      	ldr	r3, [pc, #52]	@ (80011e0 <std+0x5c>)
 80011ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 80011ae:	4b0d      	ldr	r3, [pc, #52]	@ (80011e4 <std+0x60>)
 80011b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80011b2:	4b0d      	ldr	r3, [pc, #52]	@ (80011e8 <std+0x64>)
 80011b4:	6323      	str	r3, [r4, #48]	@ 0x30
 80011b6:	4b0d      	ldr	r3, [pc, #52]	@ (80011ec <std+0x68>)
 80011b8:	6224      	str	r4, [r4, #32]
 80011ba:	429c      	cmp	r4, r3
 80011bc:	d006      	beq.n	80011cc <std+0x48>
 80011be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80011c2:	4294      	cmp	r4, r2
 80011c4:	d002      	beq.n	80011cc <std+0x48>
 80011c6:	33d0      	adds	r3, #208	@ 0xd0
 80011c8:	429c      	cmp	r4, r3
 80011ca:	d105      	bne.n	80011d8 <std+0x54>
 80011cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80011d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80011d4:	f000 ba58 	b.w	8001688 <__retarget_lock_init_recursive>
 80011d8:	bd10      	pop	{r4, pc}
 80011da:	bf00      	nop
 80011dc:	080013e9 	.word	0x080013e9
 80011e0:	0800140b 	.word	0x0800140b
 80011e4:	08001443 	.word	0x08001443
 80011e8:	08001467 	.word	0x08001467
 80011ec:	200001c8 	.word	0x200001c8

080011f0 <stdio_exit_handler>:
 80011f0:	4a02      	ldr	r2, [pc, #8]	@ (80011fc <stdio_exit_handler+0xc>)
 80011f2:	4903      	ldr	r1, [pc, #12]	@ (8001200 <stdio_exit_handler+0x10>)
 80011f4:	4803      	ldr	r0, [pc, #12]	@ (8001204 <stdio_exit_handler+0x14>)
 80011f6:	f000 b869 	b.w	80012cc <_fwalk_sglue>
 80011fa:	bf00      	nop
 80011fc:	20000000 	.word	0x20000000
 8001200:	08001f25 	.word	0x08001f25
 8001204:	20000010 	.word	0x20000010

08001208 <cleanup_stdio>:
 8001208:	6841      	ldr	r1, [r0, #4]
 800120a:	4b0c      	ldr	r3, [pc, #48]	@ (800123c <cleanup_stdio+0x34>)
 800120c:	4299      	cmp	r1, r3
 800120e:	b510      	push	{r4, lr}
 8001210:	4604      	mov	r4, r0
 8001212:	d001      	beq.n	8001218 <cleanup_stdio+0x10>
 8001214:	f000 fe86 	bl	8001f24 <_fflush_r>
 8001218:	68a1      	ldr	r1, [r4, #8]
 800121a:	4b09      	ldr	r3, [pc, #36]	@ (8001240 <cleanup_stdio+0x38>)
 800121c:	4299      	cmp	r1, r3
 800121e:	d002      	beq.n	8001226 <cleanup_stdio+0x1e>
 8001220:	4620      	mov	r0, r4
 8001222:	f000 fe7f 	bl	8001f24 <_fflush_r>
 8001226:	68e1      	ldr	r1, [r4, #12]
 8001228:	4b06      	ldr	r3, [pc, #24]	@ (8001244 <cleanup_stdio+0x3c>)
 800122a:	4299      	cmp	r1, r3
 800122c:	d004      	beq.n	8001238 <cleanup_stdio+0x30>
 800122e:	4620      	mov	r0, r4
 8001230:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001234:	f000 be76 	b.w	8001f24 <_fflush_r>
 8001238:	bd10      	pop	{r4, pc}
 800123a:	bf00      	nop
 800123c:	200001c8 	.word	0x200001c8
 8001240:	20000230 	.word	0x20000230
 8001244:	20000298 	.word	0x20000298

08001248 <global_stdio_init.part.0>:
 8001248:	b510      	push	{r4, lr}
 800124a:	4b0b      	ldr	r3, [pc, #44]	@ (8001278 <global_stdio_init.part.0+0x30>)
 800124c:	4c0b      	ldr	r4, [pc, #44]	@ (800127c <global_stdio_init.part.0+0x34>)
 800124e:	4a0c      	ldr	r2, [pc, #48]	@ (8001280 <global_stdio_init.part.0+0x38>)
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	4620      	mov	r0, r4
 8001254:	2200      	movs	r2, #0
 8001256:	2104      	movs	r1, #4
 8001258:	f7ff ff94 	bl	8001184 <std>
 800125c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8001260:	2201      	movs	r2, #1
 8001262:	2109      	movs	r1, #9
 8001264:	f7ff ff8e 	bl	8001184 <std>
 8001268:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800126c:	2202      	movs	r2, #2
 800126e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8001272:	2112      	movs	r1, #18
 8001274:	f7ff bf86 	b.w	8001184 <std>
 8001278:	20000300 	.word	0x20000300
 800127c:	200001c8 	.word	0x200001c8
 8001280:	080011f1 	.word	0x080011f1

08001284 <__sfp_lock_acquire>:
 8001284:	4801      	ldr	r0, [pc, #4]	@ (800128c <__sfp_lock_acquire+0x8>)
 8001286:	f000 ba00 	b.w	800168a <__retarget_lock_acquire_recursive>
 800128a:	bf00      	nop
 800128c:	20000309 	.word	0x20000309

08001290 <__sfp_lock_release>:
 8001290:	4801      	ldr	r0, [pc, #4]	@ (8001298 <__sfp_lock_release+0x8>)
 8001292:	f000 b9fb 	b.w	800168c <__retarget_lock_release_recursive>
 8001296:	bf00      	nop
 8001298:	20000309 	.word	0x20000309

0800129c <__sinit>:
 800129c:	b510      	push	{r4, lr}
 800129e:	4604      	mov	r4, r0
 80012a0:	f7ff fff0 	bl	8001284 <__sfp_lock_acquire>
 80012a4:	6a23      	ldr	r3, [r4, #32]
 80012a6:	b11b      	cbz	r3, 80012b0 <__sinit+0x14>
 80012a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80012ac:	f7ff bff0 	b.w	8001290 <__sfp_lock_release>
 80012b0:	4b04      	ldr	r3, [pc, #16]	@ (80012c4 <__sinit+0x28>)
 80012b2:	6223      	str	r3, [r4, #32]
 80012b4:	4b04      	ldr	r3, [pc, #16]	@ (80012c8 <__sinit+0x2c>)
 80012b6:	681b      	ldr	r3, [r3, #0]
 80012b8:	2b00      	cmp	r3, #0
 80012ba:	d1f5      	bne.n	80012a8 <__sinit+0xc>
 80012bc:	f7ff ffc4 	bl	8001248 <global_stdio_init.part.0>
 80012c0:	e7f2      	b.n	80012a8 <__sinit+0xc>
 80012c2:	bf00      	nop
 80012c4:	08001209 	.word	0x08001209
 80012c8:	20000300 	.word	0x20000300

080012cc <_fwalk_sglue>:
 80012cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80012d0:	4607      	mov	r7, r0
 80012d2:	4688      	mov	r8, r1
 80012d4:	4614      	mov	r4, r2
 80012d6:	2600      	movs	r6, #0
 80012d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80012dc:	f1b9 0901 	subs.w	r9, r9, #1
 80012e0:	d505      	bpl.n	80012ee <_fwalk_sglue+0x22>
 80012e2:	6824      	ldr	r4, [r4, #0]
 80012e4:	2c00      	cmp	r4, #0
 80012e6:	d1f7      	bne.n	80012d8 <_fwalk_sglue+0xc>
 80012e8:	4630      	mov	r0, r6
 80012ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80012ee:	89ab      	ldrh	r3, [r5, #12]
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d907      	bls.n	8001304 <_fwalk_sglue+0x38>
 80012f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80012f8:	3301      	adds	r3, #1
 80012fa:	d003      	beq.n	8001304 <_fwalk_sglue+0x38>
 80012fc:	4629      	mov	r1, r5
 80012fe:	4638      	mov	r0, r7
 8001300:	47c0      	blx	r8
 8001302:	4306      	orrs	r6, r0
 8001304:	3568      	adds	r5, #104	@ 0x68
 8001306:	e7e9      	b.n	80012dc <_fwalk_sglue+0x10>

08001308 <iprintf>:
 8001308:	b40f      	push	{r0, r1, r2, r3}
 800130a:	b507      	push	{r0, r1, r2, lr}
 800130c:	4906      	ldr	r1, [pc, #24]	@ (8001328 <iprintf+0x20>)
 800130e:	ab04      	add	r3, sp, #16
 8001310:	6808      	ldr	r0, [r1, #0]
 8001312:	f853 2b04 	ldr.w	r2, [r3], #4
 8001316:	6881      	ldr	r1, [r0, #8]
 8001318:	9301      	str	r3, [sp, #4]
 800131a:	f000 fadb 	bl	80018d4 <_vfiprintf_r>
 800131e:	b003      	add	sp, #12
 8001320:	f85d eb04 	ldr.w	lr, [sp], #4
 8001324:	b004      	add	sp, #16
 8001326:	4770      	bx	lr
 8001328:	2000000c 	.word	0x2000000c

0800132c <_puts_r>:
 800132c:	6a03      	ldr	r3, [r0, #32]
 800132e:	b570      	push	{r4, r5, r6, lr}
 8001330:	6884      	ldr	r4, [r0, #8]
 8001332:	4605      	mov	r5, r0
 8001334:	460e      	mov	r6, r1
 8001336:	b90b      	cbnz	r3, 800133c <_puts_r+0x10>
 8001338:	f7ff ffb0 	bl	800129c <__sinit>
 800133c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800133e:	07db      	lsls	r3, r3, #31
 8001340:	d405      	bmi.n	800134e <_puts_r+0x22>
 8001342:	89a3      	ldrh	r3, [r4, #12]
 8001344:	0598      	lsls	r0, r3, #22
 8001346:	d402      	bmi.n	800134e <_puts_r+0x22>
 8001348:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800134a:	f000 f99e 	bl	800168a <__retarget_lock_acquire_recursive>
 800134e:	89a3      	ldrh	r3, [r4, #12]
 8001350:	0719      	lsls	r1, r3, #28
 8001352:	d502      	bpl.n	800135a <_puts_r+0x2e>
 8001354:	6923      	ldr	r3, [r4, #16]
 8001356:	2b00      	cmp	r3, #0
 8001358:	d135      	bne.n	80013c6 <_puts_r+0x9a>
 800135a:	4621      	mov	r1, r4
 800135c:	4628      	mov	r0, r5
 800135e:	f000 f8c5 	bl	80014ec <__swsetup_r>
 8001362:	b380      	cbz	r0, 80013c6 <_puts_r+0x9a>
 8001364:	f04f 35ff 	mov.w	r5, #4294967295
 8001368:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800136a:	07da      	lsls	r2, r3, #31
 800136c:	d405      	bmi.n	800137a <_puts_r+0x4e>
 800136e:	89a3      	ldrh	r3, [r4, #12]
 8001370:	059b      	lsls	r3, r3, #22
 8001372:	d402      	bmi.n	800137a <_puts_r+0x4e>
 8001374:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001376:	f000 f989 	bl	800168c <__retarget_lock_release_recursive>
 800137a:	4628      	mov	r0, r5
 800137c:	bd70      	pop	{r4, r5, r6, pc}
 800137e:	2b00      	cmp	r3, #0
 8001380:	da04      	bge.n	800138c <_puts_r+0x60>
 8001382:	69a2      	ldr	r2, [r4, #24]
 8001384:	429a      	cmp	r2, r3
 8001386:	dc17      	bgt.n	80013b8 <_puts_r+0x8c>
 8001388:	290a      	cmp	r1, #10
 800138a:	d015      	beq.n	80013b8 <_puts_r+0x8c>
 800138c:	6823      	ldr	r3, [r4, #0]
 800138e:	1c5a      	adds	r2, r3, #1
 8001390:	6022      	str	r2, [r4, #0]
 8001392:	7019      	strb	r1, [r3, #0]
 8001394:	68a3      	ldr	r3, [r4, #8]
 8001396:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800139a:	3b01      	subs	r3, #1
 800139c:	60a3      	str	r3, [r4, #8]
 800139e:	2900      	cmp	r1, #0
 80013a0:	d1ed      	bne.n	800137e <_puts_r+0x52>
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	da11      	bge.n	80013ca <_puts_r+0x9e>
 80013a6:	4622      	mov	r2, r4
 80013a8:	210a      	movs	r1, #10
 80013aa:	4628      	mov	r0, r5
 80013ac:	f000 f85f 	bl	800146e <__swbuf_r>
 80013b0:	3001      	adds	r0, #1
 80013b2:	d0d7      	beq.n	8001364 <_puts_r+0x38>
 80013b4:	250a      	movs	r5, #10
 80013b6:	e7d7      	b.n	8001368 <_puts_r+0x3c>
 80013b8:	4622      	mov	r2, r4
 80013ba:	4628      	mov	r0, r5
 80013bc:	f000 f857 	bl	800146e <__swbuf_r>
 80013c0:	3001      	adds	r0, #1
 80013c2:	d1e7      	bne.n	8001394 <_puts_r+0x68>
 80013c4:	e7ce      	b.n	8001364 <_puts_r+0x38>
 80013c6:	3e01      	subs	r6, #1
 80013c8:	e7e4      	b.n	8001394 <_puts_r+0x68>
 80013ca:	6823      	ldr	r3, [r4, #0]
 80013cc:	1c5a      	adds	r2, r3, #1
 80013ce:	6022      	str	r2, [r4, #0]
 80013d0:	220a      	movs	r2, #10
 80013d2:	701a      	strb	r2, [r3, #0]
 80013d4:	e7ee      	b.n	80013b4 <_puts_r+0x88>
	...

080013d8 <puts>:
 80013d8:	4b02      	ldr	r3, [pc, #8]	@ (80013e4 <puts+0xc>)
 80013da:	4601      	mov	r1, r0
 80013dc:	6818      	ldr	r0, [r3, #0]
 80013de:	f7ff bfa5 	b.w	800132c <_puts_r>
 80013e2:	bf00      	nop
 80013e4:	2000000c 	.word	0x2000000c

080013e8 <__sread>:
 80013e8:	b510      	push	{r4, lr}
 80013ea:	460c      	mov	r4, r1
 80013ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80013f0:	f000 f8fc 	bl	80015ec <_read_r>
 80013f4:	2800      	cmp	r0, #0
 80013f6:	bfab      	itete	ge
 80013f8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80013fa:	89a3      	ldrhlt	r3, [r4, #12]
 80013fc:	181b      	addge	r3, r3, r0
 80013fe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8001402:	bfac      	ite	ge
 8001404:	6563      	strge	r3, [r4, #84]	@ 0x54
 8001406:	81a3      	strhlt	r3, [r4, #12]
 8001408:	bd10      	pop	{r4, pc}

0800140a <__swrite>:
 800140a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800140e:	461f      	mov	r7, r3
 8001410:	898b      	ldrh	r3, [r1, #12]
 8001412:	05db      	lsls	r3, r3, #23
 8001414:	4605      	mov	r5, r0
 8001416:	460c      	mov	r4, r1
 8001418:	4616      	mov	r6, r2
 800141a:	d505      	bpl.n	8001428 <__swrite+0x1e>
 800141c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001420:	2302      	movs	r3, #2
 8001422:	2200      	movs	r2, #0
 8001424:	f000 f8d0 	bl	80015c8 <_lseek_r>
 8001428:	89a3      	ldrh	r3, [r4, #12]
 800142a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800142e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001432:	81a3      	strh	r3, [r4, #12]
 8001434:	4632      	mov	r2, r6
 8001436:	463b      	mov	r3, r7
 8001438:	4628      	mov	r0, r5
 800143a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800143e:	f000 b8e7 	b.w	8001610 <_write_r>

08001442 <__sseek>:
 8001442:	b510      	push	{r4, lr}
 8001444:	460c      	mov	r4, r1
 8001446:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800144a:	f000 f8bd 	bl	80015c8 <_lseek_r>
 800144e:	1c43      	adds	r3, r0, #1
 8001450:	89a3      	ldrh	r3, [r4, #12]
 8001452:	bf15      	itete	ne
 8001454:	6560      	strne	r0, [r4, #84]	@ 0x54
 8001456:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800145a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800145e:	81a3      	strheq	r3, [r4, #12]
 8001460:	bf18      	it	ne
 8001462:	81a3      	strhne	r3, [r4, #12]
 8001464:	bd10      	pop	{r4, pc}

08001466 <__sclose>:
 8001466:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800146a:	f000 b89d 	b.w	80015a8 <_close_r>

0800146e <__swbuf_r>:
 800146e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001470:	460e      	mov	r6, r1
 8001472:	4614      	mov	r4, r2
 8001474:	4605      	mov	r5, r0
 8001476:	b118      	cbz	r0, 8001480 <__swbuf_r+0x12>
 8001478:	6a03      	ldr	r3, [r0, #32]
 800147a:	b90b      	cbnz	r3, 8001480 <__swbuf_r+0x12>
 800147c:	f7ff ff0e 	bl	800129c <__sinit>
 8001480:	69a3      	ldr	r3, [r4, #24]
 8001482:	60a3      	str	r3, [r4, #8]
 8001484:	89a3      	ldrh	r3, [r4, #12]
 8001486:	071a      	lsls	r2, r3, #28
 8001488:	d501      	bpl.n	800148e <__swbuf_r+0x20>
 800148a:	6923      	ldr	r3, [r4, #16]
 800148c:	b943      	cbnz	r3, 80014a0 <__swbuf_r+0x32>
 800148e:	4621      	mov	r1, r4
 8001490:	4628      	mov	r0, r5
 8001492:	f000 f82b 	bl	80014ec <__swsetup_r>
 8001496:	b118      	cbz	r0, 80014a0 <__swbuf_r+0x32>
 8001498:	f04f 37ff 	mov.w	r7, #4294967295
 800149c:	4638      	mov	r0, r7
 800149e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80014a0:	6823      	ldr	r3, [r4, #0]
 80014a2:	6922      	ldr	r2, [r4, #16]
 80014a4:	1a98      	subs	r0, r3, r2
 80014a6:	6963      	ldr	r3, [r4, #20]
 80014a8:	b2f6      	uxtb	r6, r6
 80014aa:	4283      	cmp	r3, r0
 80014ac:	4637      	mov	r7, r6
 80014ae:	dc05      	bgt.n	80014bc <__swbuf_r+0x4e>
 80014b0:	4621      	mov	r1, r4
 80014b2:	4628      	mov	r0, r5
 80014b4:	f000 fd36 	bl	8001f24 <_fflush_r>
 80014b8:	2800      	cmp	r0, #0
 80014ba:	d1ed      	bne.n	8001498 <__swbuf_r+0x2a>
 80014bc:	68a3      	ldr	r3, [r4, #8]
 80014be:	3b01      	subs	r3, #1
 80014c0:	60a3      	str	r3, [r4, #8]
 80014c2:	6823      	ldr	r3, [r4, #0]
 80014c4:	1c5a      	adds	r2, r3, #1
 80014c6:	6022      	str	r2, [r4, #0]
 80014c8:	701e      	strb	r6, [r3, #0]
 80014ca:	6962      	ldr	r2, [r4, #20]
 80014cc:	1c43      	adds	r3, r0, #1
 80014ce:	429a      	cmp	r2, r3
 80014d0:	d004      	beq.n	80014dc <__swbuf_r+0x6e>
 80014d2:	89a3      	ldrh	r3, [r4, #12]
 80014d4:	07db      	lsls	r3, r3, #31
 80014d6:	d5e1      	bpl.n	800149c <__swbuf_r+0x2e>
 80014d8:	2e0a      	cmp	r6, #10
 80014da:	d1df      	bne.n	800149c <__swbuf_r+0x2e>
 80014dc:	4621      	mov	r1, r4
 80014de:	4628      	mov	r0, r5
 80014e0:	f000 fd20 	bl	8001f24 <_fflush_r>
 80014e4:	2800      	cmp	r0, #0
 80014e6:	d0d9      	beq.n	800149c <__swbuf_r+0x2e>
 80014e8:	e7d6      	b.n	8001498 <__swbuf_r+0x2a>
	...

080014ec <__swsetup_r>:
 80014ec:	b538      	push	{r3, r4, r5, lr}
 80014ee:	4b29      	ldr	r3, [pc, #164]	@ (8001594 <__swsetup_r+0xa8>)
 80014f0:	4605      	mov	r5, r0
 80014f2:	6818      	ldr	r0, [r3, #0]
 80014f4:	460c      	mov	r4, r1
 80014f6:	b118      	cbz	r0, 8001500 <__swsetup_r+0x14>
 80014f8:	6a03      	ldr	r3, [r0, #32]
 80014fa:	b90b      	cbnz	r3, 8001500 <__swsetup_r+0x14>
 80014fc:	f7ff fece 	bl	800129c <__sinit>
 8001500:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001504:	0719      	lsls	r1, r3, #28
 8001506:	d422      	bmi.n	800154e <__swsetup_r+0x62>
 8001508:	06da      	lsls	r2, r3, #27
 800150a:	d407      	bmi.n	800151c <__swsetup_r+0x30>
 800150c:	2209      	movs	r2, #9
 800150e:	602a      	str	r2, [r5, #0]
 8001510:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001514:	81a3      	strh	r3, [r4, #12]
 8001516:	f04f 30ff 	mov.w	r0, #4294967295
 800151a:	e033      	b.n	8001584 <__swsetup_r+0x98>
 800151c:	0758      	lsls	r0, r3, #29
 800151e:	d512      	bpl.n	8001546 <__swsetup_r+0x5a>
 8001520:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001522:	b141      	cbz	r1, 8001536 <__swsetup_r+0x4a>
 8001524:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001528:	4299      	cmp	r1, r3
 800152a:	d002      	beq.n	8001532 <__swsetup_r+0x46>
 800152c:	4628      	mov	r0, r5
 800152e:	f000 f8af 	bl	8001690 <_free_r>
 8001532:	2300      	movs	r3, #0
 8001534:	6363      	str	r3, [r4, #52]	@ 0x34
 8001536:	89a3      	ldrh	r3, [r4, #12]
 8001538:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800153c:	81a3      	strh	r3, [r4, #12]
 800153e:	2300      	movs	r3, #0
 8001540:	6063      	str	r3, [r4, #4]
 8001542:	6923      	ldr	r3, [r4, #16]
 8001544:	6023      	str	r3, [r4, #0]
 8001546:	89a3      	ldrh	r3, [r4, #12]
 8001548:	f043 0308 	orr.w	r3, r3, #8
 800154c:	81a3      	strh	r3, [r4, #12]
 800154e:	6923      	ldr	r3, [r4, #16]
 8001550:	b94b      	cbnz	r3, 8001566 <__swsetup_r+0x7a>
 8001552:	89a3      	ldrh	r3, [r4, #12]
 8001554:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8001558:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800155c:	d003      	beq.n	8001566 <__swsetup_r+0x7a>
 800155e:	4621      	mov	r1, r4
 8001560:	4628      	mov	r0, r5
 8001562:	f000 fd2d 	bl	8001fc0 <__smakebuf_r>
 8001566:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800156a:	f013 0201 	ands.w	r2, r3, #1
 800156e:	d00a      	beq.n	8001586 <__swsetup_r+0x9a>
 8001570:	2200      	movs	r2, #0
 8001572:	60a2      	str	r2, [r4, #8]
 8001574:	6962      	ldr	r2, [r4, #20]
 8001576:	4252      	negs	r2, r2
 8001578:	61a2      	str	r2, [r4, #24]
 800157a:	6922      	ldr	r2, [r4, #16]
 800157c:	b942      	cbnz	r2, 8001590 <__swsetup_r+0xa4>
 800157e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8001582:	d1c5      	bne.n	8001510 <__swsetup_r+0x24>
 8001584:	bd38      	pop	{r3, r4, r5, pc}
 8001586:	0799      	lsls	r1, r3, #30
 8001588:	bf58      	it	pl
 800158a:	6962      	ldrpl	r2, [r4, #20]
 800158c:	60a2      	str	r2, [r4, #8]
 800158e:	e7f4      	b.n	800157a <__swsetup_r+0x8e>
 8001590:	2000      	movs	r0, #0
 8001592:	e7f7      	b.n	8001584 <__swsetup_r+0x98>
 8001594:	2000000c 	.word	0x2000000c

08001598 <memset>:
 8001598:	4402      	add	r2, r0
 800159a:	4603      	mov	r3, r0
 800159c:	4293      	cmp	r3, r2
 800159e:	d100      	bne.n	80015a2 <memset+0xa>
 80015a0:	4770      	bx	lr
 80015a2:	f803 1b01 	strb.w	r1, [r3], #1
 80015a6:	e7f9      	b.n	800159c <memset+0x4>

080015a8 <_close_r>:
 80015a8:	b538      	push	{r3, r4, r5, lr}
 80015aa:	4d06      	ldr	r5, [pc, #24]	@ (80015c4 <_close_r+0x1c>)
 80015ac:	2300      	movs	r3, #0
 80015ae:	4604      	mov	r4, r0
 80015b0:	4608      	mov	r0, r1
 80015b2:	602b      	str	r3, [r5, #0]
 80015b4:	f7ff fb83 	bl	8000cbe <_close>
 80015b8:	1c43      	adds	r3, r0, #1
 80015ba:	d102      	bne.n	80015c2 <_close_r+0x1a>
 80015bc:	682b      	ldr	r3, [r5, #0]
 80015be:	b103      	cbz	r3, 80015c2 <_close_r+0x1a>
 80015c0:	6023      	str	r3, [r4, #0]
 80015c2:	bd38      	pop	{r3, r4, r5, pc}
 80015c4:	20000304 	.word	0x20000304

080015c8 <_lseek_r>:
 80015c8:	b538      	push	{r3, r4, r5, lr}
 80015ca:	4d07      	ldr	r5, [pc, #28]	@ (80015e8 <_lseek_r+0x20>)
 80015cc:	4604      	mov	r4, r0
 80015ce:	4608      	mov	r0, r1
 80015d0:	4611      	mov	r1, r2
 80015d2:	2200      	movs	r2, #0
 80015d4:	602a      	str	r2, [r5, #0]
 80015d6:	461a      	mov	r2, r3
 80015d8:	f7ff fb98 	bl	8000d0c <_lseek>
 80015dc:	1c43      	adds	r3, r0, #1
 80015de:	d102      	bne.n	80015e6 <_lseek_r+0x1e>
 80015e0:	682b      	ldr	r3, [r5, #0]
 80015e2:	b103      	cbz	r3, 80015e6 <_lseek_r+0x1e>
 80015e4:	6023      	str	r3, [r4, #0]
 80015e6:	bd38      	pop	{r3, r4, r5, pc}
 80015e8:	20000304 	.word	0x20000304

080015ec <_read_r>:
 80015ec:	b538      	push	{r3, r4, r5, lr}
 80015ee:	4d07      	ldr	r5, [pc, #28]	@ (800160c <_read_r+0x20>)
 80015f0:	4604      	mov	r4, r0
 80015f2:	4608      	mov	r0, r1
 80015f4:	4611      	mov	r1, r2
 80015f6:	2200      	movs	r2, #0
 80015f8:	602a      	str	r2, [r5, #0]
 80015fa:	461a      	mov	r2, r3
 80015fc:	f7ff fb26 	bl	8000c4c <_read>
 8001600:	1c43      	adds	r3, r0, #1
 8001602:	d102      	bne.n	800160a <_read_r+0x1e>
 8001604:	682b      	ldr	r3, [r5, #0]
 8001606:	b103      	cbz	r3, 800160a <_read_r+0x1e>
 8001608:	6023      	str	r3, [r4, #0]
 800160a:	bd38      	pop	{r3, r4, r5, pc}
 800160c:	20000304 	.word	0x20000304

08001610 <_write_r>:
 8001610:	b538      	push	{r3, r4, r5, lr}
 8001612:	4d07      	ldr	r5, [pc, #28]	@ (8001630 <_write_r+0x20>)
 8001614:	4604      	mov	r4, r0
 8001616:	4608      	mov	r0, r1
 8001618:	4611      	mov	r1, r2
 800161a:	2200      	movs	r2, #0
 800161c:	602a      	str	r2, [r5, #0]
 800161e:	461a      	mov	r2, r3
 8001620:	f7ff fb31 	bl	8000c86 <_write>
 8001624:	1c43      	adds	r3, r0, #1
 8001626:	d102      	bne.n	800162e <_write_r+0x1e>
 8001628:	682b      	ldr	r3, [r5, #0]
 800162a:	b103      	cbz	r3, 800162e <_write_r+0x1e>
 800162c:	6023      	str	r3, [r4, #0]
 800162e:	bd38      	pop	{r3, r4, r5, pc}
 8001630:	20000304 	.word	0x20000304

08001634 <__errno>:
 8001634:	4b01      	ldr	r3, [pc, #4]	@ (800163c <__errno+0x8>)
 8001636:	6818      	ldr	r0, [r3, #0]
 8001638:	4770      	bx	lr
 800163a:	bf00      	nop
 800163c:	2000000c 	.word	0x2000000c

08001640 <__libc_init_array>:
 8001640:	b570      	push	{r4, r5, r6, lr}
 8001642:	4d0d      	ldr	r5, [pc, #52]	@ (8001678 <__libc_init_array+0x38>)
 8001644:	4c0d      	ldr	r4, [pc, #52]	@ (800167c <__libc_init_array+0x3c>)
 8001646:	1b64      	subs	r4, r4, r5
 8001648:	10a4      	asrs	r4, r4, #2
 800164a:	2600      	movs	r6, #0
 800164c:	42a6      	cmp	r6, r4
 800164e:	d109      	bne.n	8001664 <__libc_init_array+0x24>
 8001650:	4d0b      	ldr	r5, [pc, #44]	@ (8001680 <__libc_init_array+0x40>)
 8001652:	4c0c      	ldr	r4, [pc, #48]	@ (8001684 <__libc_init_array+0x44>)
 8001654:	f000 fd22 	bl	800209c <_init>
 8001658:	1b64      	subs	r4, r4, r5
 800165a:	10a4      	asrs	r4, r4, #2
 800165c:	2600      	movs	r6, #0
 800165e:	42a6      	cmp	r6, r4
 8001660:	d105      	bne.n	800166e <__libc_init_array+0x2e>
 8001662:	bd70      	pop	{r4, r5, r6, pc}
 8001664:	f855 3b04 	ldr.w	r3, [r5], #4
 8001668:	4798      	blx	r3
 800166a:	3601      	adds	r6, #1
 800166c:	e7ee      	b.n	800164c <__libc_init_array+0xc>
 800166e:	f855 3b04 	ldr.w	r3, [r5], #4
 8001672:	4798      	blx	r3
 8001674:	3601      	adds	r6, #1
 8001676:	e7f2      	b.n	800165e <__libc_init_array+0x1e>
 8001678:	08002214 	.word	0x08002214
 800167c:	08002214 	.word	0x08002214
 8001680:	08002214 	.word	0x08002214
 8001684:	08002218 	.word	0x08002218

08001688 <__retarget_lock_init_recursive>:
 8001688:	4770      	bx	lr

0800168a <__retarget_lock_acquire_recursive>:
 800168a:	4770      	bx	lr

0800168c <__retarget_lock_release_recursive>:
 800168c:	4770      	bx	lr
	...

08001690 <_free_r>:
 8001690:	b538      	push	{r3, r4, r5, lr}
 8001692:	4605      	mov	r5, r0
 8001694:	2900      	cmp	r1, #0
 8001696:	d041      	beq.n	800171c <_free_r+0x8c>
 8001698:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800169c:	1f0c      	subs	r4, r1, #4
 800169e:	2b00      	cmp	r3, #0
 80016a0:	bfb8      	it	lt
 80016a2:	18e4      	addlt	r4, r4, r3
 80016a4:	f000 f8e0 	bl	8001868 <__malloc_lock>
 80016a8:	4a1d      	ldr	r2, [pc, #116]	@ (8001720 <_free_r+0x90>)
 80016aa:	6813      	ldr	r3, [r2, #0]
 80016ac:	b933      	cbnz	r3, 80016bc <_free_r+0x2c>
 80016ae:	6063      	str	r3, [r4, #4]
 80016b0:	6014      	str	r4, [r2, #0]
 80016b2:	4628      	mov	r0, r5
 80016b4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80016b8:	f000 b8dc 	b.w	8001874 <__malloc_unlock>
 80016bc:	42a3      	cmp	r3, r4
 80016be:	d908      	bls.n	80016d2 <_free_r+0x42>
 80016c0:	6820      	ldr	r0, [r4, #0]
 80016c2:	1821      	adds	r1, r4, r0
 80016c4:	428b      	cmp	r3, r1
 80016c6:	bf01      	itttt	eq
 80016c8:	6819      	ldreq	r1, [r3, #0]
 80016ca:	685b      	ldreq	r3, [r3, #4]
 80016cc:	1809      	addeq	r1, r1, r0
 80016ce:	6021      	streq	r1, [r4, #0]
 80016d0:	e7ed      	b.n	80016ae <_free_r+0x1e>
 80016d2:	461a      	mov	r2, r3
 80016d4:	685b      	ldr	r3, [r3, #4]
 80016d6:	b10b      	cbz	r3, 80016dc <_free_r+0x4c>
 80016d8:	42a3      	cmp	r3, r4
 80016da:	d9fa      	bls.n	80016d2 <_free_r+0x42>
 80016dc:	6811      	ldr	r1, [r2, #0]
 80016de:	1850      	adds	r0, r2, r1
 80016e0:	42a0      	cmp	r0, r4
 80016e2:	d10b      	bne.n	80016fc <_free_r+0x6c>
 80016e4:	6820      	ldr	r0, [r4, #0]
 80016e6:	4401      	add	r1, r0
 80016e8:	1850      	adds	r0, r2, r1
 80016ea:	4283      	cmp	r3, r0
 80016ec:	6011      	str	r1, [r2, #0]
 80016ee:	d1e0      	bne.n	80016b2 <_free_r+0x22>
 80016f0:	6818      	ldr	r0, [r3, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	6053      	str	r3, [r2, #4]
 80016f6:	4408      	add	r0, r1
 80016f8:	6010      	str	r0, [r2, #0]
 80016fa:	e7da      	b.n	80016b2 <_free_r+0x22>
 80016fc:	d902      	bls.n	8001704 <_free_r+0x74>
 80016fe:	230c      	movs	r3, #12
 8001700:	602b      	str	r3, [r5, #0]
 8001702:	e7d6      	b.n	80016b2 <_free_r+0x22>
 8001704:	6820      	ldr	r0, [r4, #0]
 8001706:	1821      	adds	r1, r4, r0
 8001708:	428b      	cmp	r3, r1
 800170a:	bf04      	itt	eq
 800170c:	6819      	ldreq	r1, [r3, #0]
 800170e:	685b      	ldreq	r3, [r3, #4]
 8001710:	6063      	str	r3, [r4, #4]
 8001712:	bf04      	itt	eq
 8001714:	1809      	addeq	r1, r1, r0
 8001716:	6021      	streq	r1, [r4, #0]
 8001718:	6054      	str	r4, [r2, #4]
 800171a:	e7ca      	b.n	80016b2 <_free_r+0x22>
 800171c:	bd38      	pop	{r3, r4, r5, pc}
 800171e:	bf00      	nop
 8001720:	20000310 	.word	0x20000310

08001724 <sbrk_aligned>:
 8001724:	b570      	push	{r4, r5, r6, lr}
 8001726:	4e0f      	ldr	r6, [pc, #60]	@ (8001764 <sbrk_aligned+0x40>)
 8001728:	460c      	mov	r4, r1
 800172a:	6831      	ldr	r1, [r6, #0]
 800172c:	4605      	mov	r5, r0
 800172e:	b911      	cbnz	r1, 8001736 <sbrk_aligned+0x12>
 8001730:	f000 fca4 	bl	800207c <_sbrk_r>
 8001734:	6030      	str	r0, [r6, #0]
 8001736:	4621      	mov	r1, r4
 8001738:	4628      	mov	r0, r5
 800173a:	f000 fc9f 	bl	800207c <_sbrk_r>
 800173e:	1c43      	adds	r3, r0, #1
 8001740:	d103      	bne.n	800174a <sbrk_aligned+0x26>
 8001742:	f04f 34ff 	mov.w	r4, #4294967295
 8001746:	4620      	mov	r0, r4
 8001748:	bd70      	pop	{r4, r5, r6, pc}
 800174a:	1cc4      	adds	r4, r0, #3
 800174c:	f024 0403 	bic.w	r4, r4, #3
 8001750:	42a0      	cmp	r0, r4
 8001752:	d0f8      	beq.n	8001746 <sbrk_aligned+0x22>
 8001754:	1a21      	subs	r1, r4, r0
 8001756:	4628      	mov	r0, r5
 8001758:	f000 fc90 	bl	800207c <_sbrk_r>
 800175c:	3001      	adds	r0, #1
 800175e:	d1f2      	bne.n	8001746 <sbrk_aligned+0x22>
 8001760:	e7ef      	b.n	8001742 <sbrk_aligned+0x1e>
 8001762:	bf00      	nop
 8001764:	2000030c 	.word	0x2000030c

08001768 <_malloc_r>:
 8001768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800176c:	1ccd      	adds	r5, r1, #3
 800176e:	f025 0503 	bic.w	r5, r5, #3
 8001772:	3508      	adds	r5, #8
 8001774:	2d0c      	cmp	r5, #12
 8001776:	bf38      	it	cc
 8001778:	250c      	movcc	r5, #12
 800177a:	2d00      	cmp	r5, #0
 800177c:	4606      	mov	r6, r0
 800177e:	db01      	blt.n	8001784 <_malloc_r+0x1c>
 8001780:	42a9      	cmp	r1, r5
 8001782:	d904      	bls.n	800178e <_malloc_r+0x26>
 8001784:	230c      	movs	r3, #12
 8001786:	6033      	str	r3, [r6, #0]
 8001788:	2000      	movs	r0, #0
 800178a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800178e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8001864 <_malloc_r+0xfc>
 8001792:	f000 f869 	bl	8001868 <__malloc_lock>
 8001796:	f8d8 3000 	ldr.w	r3, [r8]
 800179a:	461c      	mov	r4, r3
 800179c:	bb44      	cbnz	r4, 80017f0 <_malloc_r+0x88>
 800179e:	4629      	mov	r1, r5
 80017a0:	4630      	mov	r0, r6
 80017a2:	f7ff ffbf 	bl	8001724 <sbrk_aligned>
 80017a6:	1c43      	adds	r3, r0, #1
 80017a8:	4604      	mov	r4, r0
 80017aa:	d158      	bne.n	800185e <_malloc_r+0xf6>
 80017ac:	f8d8 4000 	ldr.w	r4, [r8]
 80017b0:	4627      	mov	r7, r4
 80017b2:	2f00      	cmp	r7, #0
 80017b4:	d143      	bne.n	800183e <_malloc_r+0xd6>
 80017b6:	2c00      	cmp	r4, #0
 80017b8:	d04b      	beq.n	8001852 <_malloc_r+0xea>
 80017ba:	6823      	ldr	r3, [r4, #0]
 80017bc:	4639      	mov	r1, r7
 80017be:	4630      	mov	r0, r6
 80017c0:	eb04 0903 	add.w	r9, r4, r3
 80017c4:	f000 fc5a 	bl	800207c <_sbrk_r>
 80017c8:	4581      	cmp	r9, r0
 80017ca:	d142      	bne.n	8001852 <_malloc_r+0xea>
 80017cc:	6821      	ldr	r1, [r4, #0]
 80017ce:	1a6d      	subs	r5, r5, r1
 80017d0:	4629      	mov	r1, r5
 80017d2:	4630      	mov	r0, r6
 80017d4:	f7ff ffa6 	bl	8001724 <sbrk_aligned>
 80017d8:	3001      	adds	r0, #1
 80017da:	d03a      	beq.n	8001852 <_malloc_r+0xea>
 80017dc:	6823      	ldr	r3, [r4, #0]
 80017de:	442b      	add	r3, r5
 80017e0:	6023      	str	r3, [r4, #0]
 80017e2:	f8d8 3000 	ldr.w	r3, [r8]
 80017e6:	685a      	ldr	r2, [r3, #4]
 80017e8:	bb62      	cbnz	r2, 8001844 <_malloc_r+0xdc>
 80017ea:	f8c8 7000 	str.w	r7, [r8]
 80017ee:	e00f      	b.n	8001810 <_malloc_r+0xa8>
 80017f0:	6822      	ldr	r2, [r4, #0]
 80017f2:	1b52      	subs	r2, r2, r5
 80017f4:	d420      	bmi.n	8001838 <_malloc_r+0xd0>
 80017f6:	2a0b      	cmp	r2, #11
 80017f8:	d917      	bls.n	800182a <_malloc_r+0xc2>
 80017fa:	1961      	adds	r1, r4, r5
 80017fc:	42a3      	cmp	r3, r4
 80017fe:	6025      	str	r5, [r4, #0]
 8001800:	bf18      	it	ne
 8001802:	6059      	strne	r1, [r3, #4]
 8001804:	6863      	ldr	r3, [r4, #4]
 8001806:	bf08      	it	eq
 8001808:	f8c8 1000 	streq.w	r1, [r8]
 800180c:	5162      	str	r2, [r4, r5]
 800180e:	604b      	str	r3, [r1, #4]
 8001810:	4630      	mov	r0, r6
 8001812:	f000 f82f 	bl	8001874 <__malloc_unlock>
 8001816:	f104 000b 	add.w	r0, r4, #11
 800181a:	1d23      	adds	r3, r4, #4
 800181c:	f020 0007 	bic.w	r0, r0, #7
 8001820:	1ac2      	subs	r2, r0, r3
 8001822:	bf1c      	itt	ne
 8001824:	1a1b      	subne	r3, r3, r0
 8001826:	50a3      	strne	r3, [r4, r2]
 8001828:	e7af      	b.n	800178a <_malloc_r+0x22>
 800182a:	6862      	ldr	r2, [r4, #4]
 800182c:	42a3      	cmp	r3, r4
 800182e:	bf0c      	ite	eq
 8001830:	f8c8 2000 	streq.w	r2, [r8]
 8001834:	605a      	strne	r2, [r3, #4]
 8001836:	e7eb      	b.n	8001810 <_malloc_r+0xa8>
 8001838:	4623      	mov	r3, r4
 800183a:	6864      	ldr	r4, [r4, #4]
 800183c:	e7ae      	b.n	800179c <_malloc_r+0x34>
 800183e:	463c      	mov	r4, r7
 8001840:	687f      	ldr	r7, [r7, #4]
 8001842:	e7b6      	b.n	80017b2 <_malloc_r+0x4a>
 8001844:	461a      	mov	r2, r3
 8001846:	685b      	ldr	r3, [r3, #4]
 8001848:	42a3      	cmp	r3, r4
 800184a:	d1fb      	bne.n	8001844 <_malloc_r+0xdc>
 800184c:	2300      	movs	r3, #0
 800184e:	6053      	str	r3, [r2, #4]
 8001850:	e7de      	b.n	8001810 <_malloc_r+0xa8>
 8001852:	230c      	movs	r3, #12
 8001854:	6033      	str	r3, [r6, #0]
 8001856:	4630      	mov	r0, r6
 8001858:	f000 f80c 	bl	8001874 <__malloc_unlock>
 800185c:	e794      	b.n	8001788 <_malloc_r+0x20>
 800185e:	6005      	str	r5, [r0, #0]
 8001860:	e7d6      	b.n	8001810 <_malloc_r+0xa8>
 8001862:	bf00      	nop
 8001864:	20000310 	.word	0x20000310

08001868 <__malloc_lock>:
 8001868:	4801      	ldr	r0, [pc, #4]	@ (8001870 <__malloc_lock+0x8>)
 800186a:	f7ff bf0e 	b.w	800168a <__retarget_lock_acquire_recursive>
 800186e:	bf00      	nop
 8001870:	20000308 	.word	0x20000308

08001874 <__malloc_unlock>:
 8001874:	4801      	ldr	r0, [pc, #4]	@ (800187c <__malloc_unlock+0x8>)
 8001876:	f7ff bf09 	b.w	800168c <__retarget_lock_release_recursive>
 800187a:	bf00      	nop
 800187c:	20000308 	.word	0x20000308

08001880 <__sfputc_r>:
 8001880:	6893      	ldr	r3, [r2, #8]
 8001882:	3b01      	subs	r3, #1
 8001884:	2b00      	cmp	r3, #0
 8001886:	b410      	push	{r4}
 8001888:	6093      	str	r3, [r2, #8]
 800188a:	da08      	bge.n	800189e <__sfputc_r+0x1e>
 800188c:	6994      	ldr	r4, [r2, #24]
 800188e:	42a3      	cmp	r3, r4
 8001890:	db01      	blt.n	8001896 <__sfputc_r+0x16>
 8001892:	290a      	cmp	r1, #10
 8001894:	d103      	bne.n	800189e <__sfputc_r+0x1e>
 8001896:	f85d 4b04 	ldr.w	r4, [sp], #4
 800189a:	f7ff bde8 	b.w	800146e <__swbuf_r>
 800189e:	6813      	ldr	r3, [r2, #0]
 80018a0:	1c58      	adds	r0, r3, #1
 80018a2:	6010      	str	r0, [r2, #0]
 80018a4:	7019      	strb	r1, [r3, #0]
 80018a6:	4608      	mov	r0, r1
 80018a8:	f85d 4b04 	ldr.w	r4, [sp], #4
 80018ac:	4770      	bx	lr

080018ae <__sfputs_r>:
 80018ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018b0:	4606      	mov	r6, r0
 80018b2:	460f      	mov	r7, r1
 80018b4:	4614      	mov	r4, r2
 80018b6:	18d5      	adds	r5, r2, r3
 80018b8:	42ac      	cmp	r4, r5
 80018ba:	d101      	bne.n	80018c0 <__sfputs_r+0x12>
 80018bc:	2000      	movs	r0, #0
 80018be:	e007      	b.n	80018d0 <__sfputs_r+0x22>
 80018c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80018c4:	463a      	mov	r2, r7
 80018c6:	4630      	mov	r0, r6
 80018c8:	f7ff ffda 	bl	8001880 <__sfputc_r>
 80018cc:	1c43      	adds	r3, r0, #1
 80018ce:	d1f3      	bne.n	80018b8 <__sfputs_r+0xa>
 80018d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080018d4 <_vfiprintf_r>:
 80018d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80018d8:	460d      	mov	r5, r1
 80018da:	b09d      	sub	sp, #116	@ 0x74
 80018dc:	4614      	mov	r4, r2
 80018de:	4698      	mov	r8, r3
 80018e0:	4606      	mov	r6, r0
 80018e2:	b118      	cbz	r0, 80018ec <_vfiprintf_r+0x18>
 80018e4:	6a03      	ldr	r3, [r0, #32]
 80018e6:	b90b      	cbnz	r3, 80018ec <_vfiprintf_r+0x18>
 80018e8:	f7ff fcd8 	bl	800129c <__sinit>
 80018ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80018ee:	07d9      	lsls	r1, r3, #31
 80018f0:	d405      	bmi.n	80018fe <_vfiprintf_r+0x2a>
 80018f2:	89ab      	ldrh	r3, [r5, #12]
 80018f4:	059a      	lsls	r2, r3, #22
 80018f6:	d402      	bmi.n	80018fe <_vfiprintf_r+0x2a>
 80018f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80018fa:	f7ff fec6 	bl	800168a <__retarget_lock_acquire_recursive>
 80018fe:	89ab      	ldrh	r3, [r5, #12]
 8001900:	071b      	lsls	r3, r3, #28
 8001902:	d501      	bpl.n	8001908 <_vfiprintf_r+0x34>
 8001904:	692b      	ldr	r3, [r5, #16]
 8001906:	b99b      	cbnz	r3, 8001930 <_vfiprintf_r+0x5c>
 8001908:	4629      	mov	r1, r5
 800190a:	4630      	mov	r0, r6
 800190c:	f7ff fdee 	bl	80014ec <__swsetup_r>
 8001910:	b170      	cbz	r0, 8001930 <_vfiprintf_r+0x5c>
 8001912:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001914:	07dc      	lsls	r4, r3, #31
 8001916:	d504      	bpl.n	8001922 <_vfiprintf_r+0x4e>
 8001918:	f04f 30ff 	mov.w	r0, #4294967295
 800191c:	b01d      	add	sp, #116	@ 0x74
 800191e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001922:	89ab      	ldrh	r3, [r5, #12]
 8001924:	0598      	lsls	r0, r3, #22
 8001926:	d4f7      	bmi.n	8001918 <_vfiprintf_r+0x44>
 8001928:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800192a:	f7ff feaf 	bl	800168c <__retarget_lock_release_recursive>
 800192e:	e7f3      	b.n	8001918 <_vfiprintf_r+0x44>
 8001930:	2300      	movs	r3, #0
 8001932:	9309      	str	r3, [sp, #36]	@ 0x24
 8001934:	2320      	movs	r3, #32
 8001936:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800193a:	f8cd 800c 	str.w	r8, [sp, #12]
 800193e:	2330      	movs	r3, #48	@ 0x30
 8001940:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8001af0 <_vfiprintf_r+0x21c>
 8001944:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8001948:	f04f 0901 	mov.w	r9, #1
 800194c:	4623      	mov	r3, r4
 800194e:	469a      	mov	sl, r3
 8001950:	f813 2b01 	ldrb.w	r2, [r3], #1
 8001954:	b10a      	cbz	r2, 800195a <_vfiprintf_r+0x86>
 8001956:	2a25      	cmp	r2, #37	@ 0x25
 8001958:	d1f9      	bne.n	800194e <_vfiprintf_r+0x7a>
 800195a:	ebba 0b04 	subs.w	fp, sl, r4
 800195e:	d00b      	beq.n	8001978 <_vfiprintf_r+0xa4>
 8001960:	465b      	mov	r3, fp
 8001962:	4622      	mov	r2, r4
 8001964:	4629      	mov	r1, r5
 8001966:	4630      	mov	r0, r6
 8001968:	f7ff ffa1 	bl	80018ae <__sfputs_r>
 800196c:	3001      	adds	r0, #1
 800196e:	f000 80a7 	beq.w	8001ac0 <_vfiprintf_r+0x1ec>
 8001972:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8001974:	445a      	add	r2, fp
 8001976:	9209      	str	r2, [sp, #36]	@ 0x24
 8001978:	f89a 3000 	ldrb.w	r3, [sl]
 800197c:	2b00      	cmp	r3, #0
 800197e:	f000 809f 	beq.w	8001ac0 <_vfiprintf_r+0x1ec>
 8001982:	2300      	movs	r3, #0
 8001984:	f04f 32ff 	mov.w	r2, #4294967295
 8001988:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800198c:	f10a 0a01 	add.w	sl, sl, #1
 8001990:	9304      	str	r3, [sp, #16]
 8001992:	9307      	str	r3, [sp, #28]
 8001994:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8001998:	931a      	str	r3, [sp, #104]	@ 0x68
 800199a:	4654      	mov	r4, sl
 800199c:	2205      	movs	r2, #5
 800199e:	f814 1b01 	ldrb.w	r1, [r4], #1
 80019a2:	4853      	ldr	r0, [pc, #332]	@ (8001af0 <_vfiprintf_r+0x21c>)
 80019a4:	f7fe fc1c 	bl	80001e0 <memchr>
 80019a8:	9a04      	ldr	r2, [sp, #16]
 80019aa:	b9d8      	cbnz	r0, 80019e4 <_vfiprintf_r+0x110>
 80019ac:	06d1      	lsls	r1, r2, #27
 80019ae:	bf44      	itt	mi
 80019b0:	2320      	movmi	r3, #32
 80019b2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80019b6:	0713      	lsls	r3, r2, #28
 80019b8:	bf44      	itt	mi
 80019ba:	232b      	movmi	r3, #43	@ 0x2b
 80019bc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80019c0:	f89a 3000 	ldrb.w	r3, [sl]
 80019c4:	2b2a      	cmp	r3, #42	@ 0x2a
 80019c6:	d015      	beq.n	80019f4 <_vfiprintf_r+0x120>
 80019c8:	9a07      	ldr	r2, [sp, #28]
 80019ca:	4654      	mov	r4, sl
 80019cc:	2000      	movs	r0, #0
 80019ce:	f04f 0c0a 	mov.w	ip, #10
 80019d2:	4621      	mov	r1, r4
 80019d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80019d8:	3b30      	subs	r3, #48	@ 0x30
 80019da:	2b09      	cmp	r3, #9
 80019dc:	d94b      	bls.n	8001a76 <_vfiprintf_r+0x1a2>
 80019de:	b1b0      	cbz	r0, 8001a0e <_vfiprintf_r+0x13a>
 80019e0:	9207      	str	r2, [sp, #28]
 80019e2:	e014      	b.n	8001a0e <_vfiprintf_r+0x13a>
 80019e4:	eba0 0308 	sub.w	r3, r0, r8
 80019e8:	fa09 f303 	lsl.w	r3, r9, r3
 80019ec:	4313      	orrs	r3, r2
 80019ee:	9304      	str	r3, [sp, #16]
 80019f0:	46a2      	mov	sl, r4
 80019f2:	e7d2      	b.n	800199a <_vfiprintf_r+0xc6>
 80019f4:	9b03      	ldr	r3, [sp, #12]
 80019f6:	1d19      	adds	r1, r3, #4
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	9103      	str	r1, [sp, #12]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	bfbb      	ittet	lt
 8001a00:	425b      	neglt	r3, r3
 8001a02:	f042 0202 	orrlt.w	r2, r2, #2
 8001a06:	9307      	strge	r3, [sp, #28]
 8001a08:	9307      	strlt	r3, [sp, #28]
 8001a0a:	bfb8      	it	lt
 8001a0c:	9204      	strlt	r2, [sp, #16]
 8001a0e:	7823      	ldrb	r3, [r4, #0]
 8001a10:	2b2e      	cmp	r3, #46	@ 0x2e
 8001a12:	d10a      	bne.n	8001a2a <_vfiprintf_r+0x156>
 8001a14:	7863      	ldrb	r3, [r4, #1]
 8001a16:	2b2a      	cmp	r3, #42	@ 0x2a
 8001a18:	d132      	bne.n	8001a80 <_vfiprintf_r+0x1ac>
 8001a1a:	9b03      	ldr	r3, [sp, #12]
 8001a1c:	1d1a      	adds	r2, r3, #4
 8001a1e:	681b      	ldr	r3, [r3, #0]
 8001a20:	9203      	str	r2, [sp, #12]
 8001a22:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8001a26:	3402      	adds	r4, #2
 8001a28:	9305      	str	r3, [sp, #20]
 8001a2a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8001b00 <_vfiprintf_r+0x22c>
 8001a2e:	7821      	ldrb	r1, [r4, #0]
 8001a30:	2203      	movs	r2, #3
 8001a32:	4650      	mov	r0, sl
 8001a34:	f7fe fbd4 	bl	80001e0 <memchr>
 8001a38:	b138      	cbz	r0, 8001a4a <_vfiprintf_r+0x176>
 8001a3a:	9b04      	ldr	r3, [sp, #16]
 8001a3c:	eba0 000a 	sub.w	r0, r0, sl
 8001a40:	2240      	movs	r2, #64	@ 0x40
 8001a42:	4082      	lsls	r2, r0
 8001a44:	4313      	orrs	r3, r2
 8001a46:	3401      	adds	r4, #1
 8001a48:	9304      	str	r3, [sp, #16]
 8001a4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8001a4e:	4829      	ldr	r0, [pc, #164]	@ (8001af4 <_vfiprintf_r+0x220>)
 8001a50:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8001a54:	2206      	movs	r2, #6
 8001a56:	f7fe fbc3 	bl	80001e0 <memchr>
 8001a5a:	2800      	cmp	r0, #0
 8001a5c:	d03f      	beq.n	8001ade <_vfiprintf_r+0x20a>
 8001a5e:	4b26      	ldr	r3, [pc, #152]	@ (8001af8 <_vfiprintf_r+0x224>)
 8001a60:	bb1b      	cbnz	r3, 8001aaa <_vfiprintf_r+0x1d6>
 8001a62:	9b03      	ldr	r3, [sp, #12]
 8001a64:	3307      	adds	r3, #7
 8001a66:	f023 0307 	bic.w	r3, r3, #7
 8001a6a:	3308      	adds	r3, #8
 8001a6c:	9303      	str	r3, [sp, #12]
 8001a6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8001a70:	443b      	add	r3, r7
 8001a72:	9309      	str	r3, [sp, #36]	@ 0x24
 8001a74:	e76a      	b.n	800194c <_vfiprintf_r+0x78>
 8001a76:	fb0c 3202 	mla	r2, ip, r2, r3
 8001a7a:	460c      	mov	r4, r1
 8001a7c:	2001      	movs	r0, #1
 8001a7e:	e7a8      	b.n	80019d2 <_vfiprintf_r+0xfe>
 8001a80:	2300      	movs	r3, #0
 8001a82:	3401      	adds	r4, #1
 8001a84:	9305      	str	r3, [sp, #20]
 8001a86:	4619      	mov	r1, r3
 8001a88:	f04f 0c0a 	mov.w	ip, #10
 8001a8c:	4620      	mov	r0, r4
 8001a8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8001a92:	3a30      	subs	r2, #48	@ 0x30
 8001a94:	2a09      	cmp	r2, #9
 8001a96:	d903      	bls.n	8001aa0 <_vfiprintf_r+0x1cc>
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d0c6      	beq.n	8001a2a <_vfiprintf_r+0x156>
 8001a9c:	9105      	str	r1, [sp, #20]
 8001a9e:	e7c4      	b.n	8001a2a <_vfiprintf_r+0x156>
 8001aa0:	fb0c 2101 	mla	r1, ip, r1, r2
 8001aa4:	4604      	mov	r4, r0
 8001aa6:	2301      	movs	r3, #1
 8001aa8:	e7f0      	b.n	8001a8c <_vfiprintf_r+0x1b8>
 8001aaa:	ab03      	add	r3, sp, #12
 8001aac:	9300      	str	r3, [sp, #0]
 8001aae:	462a      	mov	r2, r5
 8001ab0:	4b12      	ldr	r3, [pc, #72]	@ (8001afc <_vfiprintf_r+0x228>)
 8001ab2:	a904      	add	r1, sp, #16
 8001ab4:	4630      	mov	r0, r6
 8001ab6:	f3af 8000 	nop.w
 8001aba:	4607      	mov	r7, r0
 8001abc:	1c78      	adds	r0, r7, #1
 8001abe:	d1d6      	bne.n	8001a6e <_vfiprintf_r+0x19a>
 8001ac0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8001ac2:	07d9      	lsls	r1, r3, #31
 8001ac4:	d405      	bmi.n	8001ad2 <_vfiprintf_r+0x1fe>
 8001ac6:	89ab      	ldrh	r3, [r5, #12]
 8001ac8:	059a      	lsls	r2, r3, #22
 8001aca:	d402      	bmi.n	8001ad2 <_vfiprintf_r+0x1fe>
 8001acc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8001ace:	f7ff fddd 	bl	800168c <__retarget_lock_release_recursive>
 8001ad2:	89ab      	ldrh	r3, [r5, #12]
 8001ad4:	065b      	lsls	r3, r3, #25
 8001ad6:	f53f af1f 	bmi.w	8001918 <_vfiprintf_r+0x44>
 8001ada:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001adc:	e71e      	b.n	800191c <_vfiprintf_r+0x48>
 8001ade:	ab03      	add	r3, sp, #12
 8001ae0:	9300      	str	r3, [sp, #0]
 8001ae2:	462a      	mov	r2, r5
 8001ae4:	4b05      	ldr	r3, [pc, #20]	@ (8001afc <_vfiprintf_r+0x228>)
 8001ae6:	a904      	add	r1, sp, #16
 8001ae8:	4630      	mov	r0, r6
 8001aea:	f000 f879 	bl	8001be0 <_printf_i>
 8001aee:	e7e4      	b.n	8001aba <_vfiprintf_r+0x1e6>
 8001af0:	080021d8 	.word	0x080021d8
 8001af4:	080021e2 	.word	0x080021e2
 8001af8:	00000000 	.word	0x00000000
 8001afc:	080018af 	.word	0x080018af
 8001b00:	080021de 	.word	0x080021de

08001b04 <_printf_common>:
 8001b04:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001b08:	4616      	mov	r6, r2
 8001b0a:	4698      	mov	r8, r3
 8001b0c:	688a      	ldr	r2, [r1, #8]
 8001b0e:	690b      	ldr	r3, [r1, #16]
 8001b10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001b14:	4293      	cmp	r3, r2
 8001b16:	bfb8      	it	lt
 8001b18:	4613      	movlt	r3, r2
 8001b1a:	6033      	str	r3, [r6, #0]
 8001b1c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001b20:	4607      	mov	r7, r0
 8001b22:	460c      	mov	r4, r1
 8001b24:	b10a      	cbz	r2, 8001b2a <_printf_common+0x26>
 8001b26:	3301      	adds	r3, #1
 8001b28:	6033      	str	r3, [r6, #0]
 8001b2a:	6823      	ldr	r3, [r4, #0]
 8001b2c:	0699      	lsls	r1, r3, #26
 8001b2e:	bf42      	ittt	mi
 8001b30:	6833      	ldrmi	r3, [r6, #0]
 8001b32:	3302      	addmi	r3, #2
 8001b34:	6033      	strmi	r3, [r6, #0]
 8001b36:	6825      	ldr	r5, [r4, #0]
 8001b38:	f015 0506 	ands.w	r5, r5, #6
 8001b3c:	d106      	bne.n	8001b4c <_printf_common+0x48>
 8001b3e:	f104 0a19 	add.w	sl, r4, #25
 8001b42:	68e3      	ldr	r3, [r4, #12]
 8001b44:	6832      	ldr	r2, [r6, #0]
 8001b46:	1a9b      	subs	r3, r3, r2
 8001b48:	42ab      	cmp	r3, r5
 8001b4a:	dc26      	bgt.n	8001b9a <_printf_common+0x96>
 8001b4c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001b50:	6822      	ldr	r2, [r4, #0]
 8001b52:	3b00      	subs	r3, #0
 8001b54:	bf18      	it	ne
 8001b56:	2301      	movne	r3, #1
 8001b58:	0692      	lsls	r2, r2, #26
 8001b5a:	d42b      	bmi.n	8001bb4 <_printf_common+0xb0>
 8001b5c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8001b60:	4641      	mov	r1, r8
 8001b62:	4638      	mov	r0, r7
 8001b64:	47c8      	blx	r9
 8001b66:	3001      	adds	r0, #1
 8001b68:	d01e      	beq.n	8001ba8 <_printf_common+0xa4>
 8001b6a:	6823      	ldr	r3, [r4, #0]
 8001b6c:	6922      	ldr	r2, [r4, #16]
 8001b6e:	f003 0306 	and.w	r3, r3, #6
 8001b72:	2b04      	cmp	r3, #4
 8001b74:	bf02      	ittt	eq
 8001b76:	68e5      	ldreq	r5, [r4, #12]
 8001b78:	6833      	ldreq	r3, [r6, #0]
 8001b7a:	1aed      	subeq	r5, r5, r3
 8001b7c:	68a3      	ldr	r3, [r4, #8]
 8001b7e:	bf0c      	ite	eq
 8001b80:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8001b84:	2500      	movne	r5, #0
 8001b86:	4293      	cmp	r3, r2
 8001b88:	bfc4      	itt	gt
 8001b8a:	1a9b      	subgt	r3, r3, r2
 8001b8c:	18ed      	addgt	r5, r5, r3
 8001b8e:	2600      	movs	r6, #0
 8001b90:	341a      	adds	r4, #26
 8001b92:	42b5      	cmp	r5, r6
 8001b94:	d11a      	bne.n	8001bcc <_printf_common+0xc8>
 8001b96:	2000      	movs	r0, #0
 8001b98:	e008      	b.n	8001bac <_printf_common+0xa8>
 8001b9a:	2301      	movs	r3, #1
 8001b9c:	4652      	mov	r2, sl
 8001b9e:	4641      	mov	r1, r8
 8001ba0:	4638      	mov	r0, r7
 8001ba2:	47c8      	blx	r9
 8001ba4:	3001      	adds	r0, #1
 8001ba6:	d103      	bne.n	8001bb0 <_printf_common+0xac>
 8001ba8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001bb0:	3501      	adds	r5, #1
 8001bb2:	e7c6      	b.n	8001b42 <_printf_common+0x3e>
 8001bb4:	18e1      	adds	r1, r4, r3
 8001bb6:	1c5a      	adds	r2, r3, #1
 8001bb8:	2030      	movs	r0, #48	@ 0x30
 8001bba:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001bbe:	4422      	add	r2, r4
 8001bc0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001bc4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8001bc8:	3302      	adds	r3, #2
 8001bca:	e7c7      	b.n	8001b5c <_printf_common+0x58>
 8001bcc:	2301      	movs	r3, #1
 8001bce:	4622      	mov	r2, r4
 8001bd0:	4641      	mov	r1, r8
 8001bd2:	4638      	mov	r0, r7
 8001bd4:	47c8      	blx	r9
 8001bd6:	3001      	adds	r0, #1
 8001bd8:	d0e6      	beq.n	8001ba8 <_printf_common+0xa4>
 8001bda:	3601      	adds	r6, #1
 8001bdc:	e7d9      	b.n	8001b92 <_printf_common+0x8e>
	...

08001be0 <_printf_i>:
 8001be0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001be4:	7e0f      	ldrb	r7, [r1, #24]
 8001be6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8001be8:	2f78      	cmp	r7, #120	@ 0x78
 8001bea:	4691      	mov	r9, r2
 8001bec:	4680      	mov	r8, r0
 8001bee:	460c      	mov	r4, r1
 8001bf0:	469a      	mov	sl, r3
 8001bf2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8001bf6:	d807      	bhi.n	8001c08 <_printf_i+0x28>
 8001bf8:	2f62      	cmp	r7, #98	@ 0x62
 8001bfa:	d80a      	bhi.n	8001c12 <_printf_i+0x32>
 8001bfc:	2f00      	cmp	r7, #0
 8001bfe:	f000 80d1 	beq.w	8001da4 <_printf_i+0x1c4>
 8001c02:	2f58      	cmp	r7, #88	@ 0x58
 8001c04:	f000 80b8 	beq.w	8001d78 <_printf_i+0x198>
 8001c08:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001c0c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001c10:	e03a      	b.n	8001c88 <_printf_i+0xa8>
 8001c12:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8001c16:	2b15      	cmp	r3, #21
 8001c18:	d8f6      	bhi.n	8001c08 <_printf_i+0x28>
 8001c1a:	a101      	add	r1, pc, #4	@ (adr r1, 8001c20 <_printf_i+0x40>)
 8001c1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001c20:	08001c79 	.word	0x08001c79
 8001c24:	08001c8d 	.word	0x08001c8d
 8001c28:	08001c09 	.word	0x08001c09
 8001c2c:	08001c09 	.word	0x08001c09
 8001c30:	08001c09 	.word	0x08001c09
 8001c34:	08001c09 	.word	0x08001c09
 8001c38:	08001c8d 	.word	0x08001c8d
 8001c3c:	08001c09 	.word	0x08001c09
 8001c40:	08001c09 	.word	0x08001c09
 8001c44:	08001c09 	.word	0x08001c09
 8001c48:	08001c09 	.word	0x08001c09
 8001c4c:	08001d8b 	.word	0x08001d8b
 8001c50:	08001cb7 	.word	0x08001cb7
 8001c54:	08001d45 	.word	0x08001d45
 8001c58:	08001c09 	.word	0x08001c09
 8001c5c:	08001c09 	.word	0x08001c09
 8001c60:	08001dad 	.word	0x08001dad
 8001c64:	08001c09 	.word	0x08001c09
 8001c68:	08001cb7 	.word	0x08001cb7
 8001c6c:	08001c09 	.word	0x08001c09
 8001c70:	08001c09 	.word	0x08001c09
 8001c74:	08001d4d 	.word	0x08001d4d
 8001c78:	6833      	ldr	r3, [r6, #0]
 8001c7a:	1d1a      	adds	r2, r3, #4
 8001c7c:	681b      	ldr	r3, [r3, #0]
 8001c7e:	6032      	str	r2, [r6, #0]
 8001c80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001c84:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e09c      	b.n	8001dc6 <_printf_i+0x1e6>
 8001c8c:	6833      	ldr	r3, [r6, #0]
 8001c8e:	6820      	ldr	r0, [r4, #0]
 8001c90:	1d19      	adds	r1, r3, #4
 8001c92:	6031      	str	r1, [r6, #0]
 8001c94:	0606      	lsls	r6, r0, #24
 8001c96:	d501      	bpl.n	8001c9c <_printf_i+0xbc>
 8001c98:	681d      	ldr	r5, [r3, #0]
 8001c9a:	e003      	b.n	8001ca4 <_printf_i+0xc4>
 8001c9c:	0645      	lsls	r5, r0, #25
 8001c9e:	d5fb      	bpl.n	8001c98 <_printf_i+0xb8>
 8001ca0:	f9b3 5000 	ldrsh.w	r5, [r3]
 8001ca4:	2d00      	cmp	r5, #0
 8001ca6:	da03      	bge.n	8001cb0 <_printf_i+0xd0>
 8001ca8:	232d      	movs	r3, #45	@ 0x2d
 8001caa:	426d      	negs	r5, r5
 8001cac:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001cb0:	4858      	ldr	r0, [pc, #352]	@ (8001e14 <_printf_i+0x234>)
 8001cb2:	230a      	movs	r3, #10
 8001cb4:	e011      	b.n	8001cda <_printf_i+0xfa>
 8001cb6:	6821      	ldr	r1, [r4, #0]
 8001cb8:	6833      	ldr	r3, [r6, #0]
 8001cba:	0608      	lsls	r0, r1, #24
 8001cbc:	f853 5b04 	ldr.w	r5, [r3], #4
 8001cc0:	d402      	bmi.n	8001cc8 <_printf_i+0xe8>
 8001cc2:	0649      	lsls	r1, r1, #25
 8001cc4:	bf48      	it	mi
 8001cc6:	b2ad      	uxthmi	r5, r5
 8001cc8:	2f6f      	cmp	r7, #111	@ 0x6f
 8001cca:	4852      	ldr	r0, [pc, #328]	@ (8001e14 <_printf_i+0x234>)
 8001ccc:	6033      	str	r3, [r6, #0]
 8001cce:	bf14      	ite	ne
 8001cd0:	230a      	movne	r3, #10
 8001cd2:	2308      	moveq	r3, #8
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8001cda:	6866      	ldr	r6, [r4, #4]
 8001cdc:	60a6      	str	r6, [r4, #8]
 8001cde:	2e00      	cmp	r6, #0
 8001ce0:	db05      	blt.n	8001cee <_printf_i+0x10e>
 8001ce2:	6821      	ldr	r1, [r4, #0]
 8001ce4:	432e      	orrs	r6, r5
 8001ce6:	f021 0104 	bic.w	r1, r1, #4
 8001cea:	6021      	str	r1, [r4, #0]
 8001cec:	d04b      	beq.n	8001d86 <_printf_i+0x1a6>
 8001cee:	4616      	mov	r6, r2
 8001cf0:	fbb5 f1f3 	udiv	r1, r5, r3
 8001cf4:	fb03 5711 	mls	r7, r3, r1, r5
 8001cf8:	5dc7      	ldrb	r7, [r0, r7]
 8001cfa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001cfe:	462f      	mov	r7, r5
 8001d00:	42bb      	cmp	r3, r7
 8001d02:	460d      	mov	r5, r1
 8001d04:	d9f4      	bls.n	8001cf0 <_printf_i+0x110>
 8001d06:	2b08      	cmp	r3, #8
 8001d08:	d10b      	bne.n	8001d22 <_printf_i+0x142>
 8001d0a:	6823      	ldr	r3, [r4, #0]
 8001d0c:	07df      	lsls	r7, r3, #31
 8001d0e:	d508      	bpl.n	8001d22 <_printf_i+0x142>
 8001d10:	6923      	ldr	r3, [r4, #16]
 8001d12:	6861      	ldr	r1, [r4, #4]
 8001d14:	4299      	cmp	r1, r3
 8001d16:	bfde      	ittt	le
 8001d18:	2330      	movle	r3, #48	@ 0x30
 8001d1a:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001d1e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8001d22:	1b92      	subs	r2, r2, r6
 8001d24:	6122      	str	r2, [r4, #16]
 8001d26:	f8cd a000 	str.w	sl, [sp]
 8001d2a:	464b      	mov	r3, r9
 8001d2c:	aa03      	add	r2, sp, #12
 8001d2e:	4621      	mov	r1, r4
 8001d30:	4640      	mov	r0, r8
 8001d32:	f7ff fee7 	bl	8001b04 <_printf_common>
 8001d36:	3001      	adds	r0, #1
 8001d38:	d14a      	bne.n	8001dd0 <_printf_i+0x1f0>
 8001d3a:	f04f 30ff 	mov.w	r0, #4294967295
 8001d3e:	b004      	add	sp, #16
 8001d40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001d44:	6823      	ldr	r3, [r4, #0]
 8001d46:	f043 0320 	orr.w	r3, r3, #32
 8001d4a:	6023      	str	r3, [r4, #0]
 8001d4c:	4832      	ldr	r0, [pc, #200]	@ (8001e18 <_printf_i+0x238>)
 8001d4e:	2778      	movs	r7, #120	@ 0x78
 8001d50:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8001d54:	6823      	ldr	r3, [r4, #0]
 8001d56:	6831      	ldr	r1, [r6, #0]
 8001d58:	061f      	lsls	r7, r3, #24
 8001d5a:	f851 5b04 	ldr.w	r5, [r1], #4
 8001d5e:	d402      	bmi.n	8001d66 <_printf_i+0x186>
 8001d60:	065f      	lsls	r7, r3, #25
 8001d62:	bf48      	it	mi
 8001d64:	b2ad      	uxthmi	r5, r5
 8001d66:	6031      	str	r1, [r6, #0]
 8001d68:	07d9      	lsls	r1, r3, #31
 8001d6a:	bf44      	itt	mi
 8001d6c:	f043 0320 	orrmi.w	r3, r3, #32
 8001d70:	6023      	strmi	r3, [r4, #0]
 8001d72:	b11d      	cbz	r5, 8001d7c <_printf_i+0x19c>
 8001d74:	2310      	movs	r3, #16
 8001d76:	e7ad      	b.n	8001cd4 <_printf_i+0xf4>
 8001d78:	4826      	ldr	r0, [pc, #152]	@ (8001e14 <_printf_i+0x234>)
 8001d7a:	e7e9      	b.n	8001d50 <_printf_i+0x170>
 8001d7c:	6823      	ldr	r3, [r4, #0]
 8001d7e:	f023 0320 	bic.w	r3, r3, #32
 8001d82:	6023      	str	r3, [r4, #0]
 8001d84:	e7f6      	b.n	8001d74 <_printf_i+0x194>
 8001d86:	4616      	mov	r6, r2
 8001d88:	e7bd      	b.n	8001d06 <_printf_i+0x126>
 8001d8a:	6833      	ldr	r3, [r6, #0]
 8001d8c:	6825      	ldr	r5, [r4, #0]
 8001d8e:	6961      	ldr	r1, [r4, #20]
 8001d90:	1d18      	adds	r0, r3, #4
 8001d92:	6030      	str	r0, [r6, #0]
 8001d94:	062e      	lsls	r6, r5, #24
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	d501      	bpl.n	8001d9e <_printf_i+0x1be>
 8001d9a:	6019      	str	r1, [r3, #0]
 8001d9c:	e002      	b.n	8001da4 <_printf_i+0x1c4>
 8001d9e:	0668      	lsls	r0, r5, #25
 8001da0:	d5fb      	bpl.n	8001d9a <_printf_i+0x1ba>
 8001da2:	8019      	strh	r1, [r3, #0]
 8001da4:	2300      	movs	r3, #0
 8001da6:	6123      	str	r3, [r4, #16]
 8001da8:	4616      	mov	r6, r2
 8001daa:	e7bc      	b.n	8001d26 <_printf_i+0x146>
 8001dac:	6833      	ldr	r3, [r6, #0]
 8001dae:	1d1a      	adds	r2, r3, #4
 8001db0:	6032      	str	r2, [r6, #0]
 8001db2:	681e      	ldr	r6, [r3, #0]
 8001db4:	6862      	ldr	r2, [r4, #4]
 8001db6:	2100      	movs	r1, #0
 8001db8:	4630      	mov	r0, r6
 8001dba:	f7fe fa11 	bl	80001e0 <memchr>
 8001dbe:	b108      	cbz	r0, 8001dc4 <_printf_i+0x1e4>
 8001dc0:	1b80      	subs	r0, r0, r6
 8001dc2:	6060      	str	r0, [r4, #4]
 8001dc4:	6863      	ldr	r3, [r4, #4]
 8001dc6:	6123      	str	r3, [r4, #16]
 8001dc8:	2300      	movs	r3, #0
 8001dca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001dce:	e7aa      	b.n	8001d26 <_printf_i+0x146>
 8001dd0:	6923      	ldr	r3, [r4, #16]
 8001dd2:	4632      	mov	r2, r6
 8001dd4:	4649      	mov	r1, r9
 8001dd6:	4640      	mov	r0, r8
 8001dd8:	47d0      	blx	sl
 8001dda:	3001      	adds	r0, #1
 8001ddc:	d0ad      	beq.n	8001d3a <_printf_i+0x15a>
 8001dde:	6823      	ldr	r3, [r4, #0]
 8001de0:	079b      	lsls	r3, r3, #30
 8001de2:	d413      	bmi.n	8001e0c <_printf_i+0x22c>
 8001de4:	68e0      	ldr	r0, [r4, #12]
 8001de6:	9b03      	ldr	r3, [sp, #12]
 8001de8:	4298      	cmp	r0, r3
 8001dea:	bfb8      	it	lt
 8001dec:	4618      	movlt	r0, r3
 8001dee:	e7a6      	b.n	8001d3e <_printf_i+0x15e>
 8001df0:	2301      	movs	r3, #1
 8001df2:	4632      	mov	r2, r6
 8001df4:	4649      	mov	r1, r9
 8001df6:	4640      	mov	r0, r8
 8001df8:	47d0      	blx	sl
 8001dfa:	3001      	adds	r0, #1
 8001dfc:	d09d      	beq.n	8001d3a <_printf_i+0x15a>
 8001dfe:	3501      	adds	r5, #1
 8001e00:	68e3      	ldr	r3, [r4, #12]
 8001e02:	9903      	ldr	r1, [sp, #12]
 8001e04:	1a5b      	subs	r3, r3, r1
 8001e06:	42ab      	cmp	r3, r5
 8001e08:	dcf2      	bgt.n	8001df0 <_printf_i+0x210>
 8001e0a:	e7eb      	b.n	8001de4 <_printf_i+0x204>
 8001e0c:	2500      	movs	r5, #0
 8001e0e:	f104 0619 	add.w	r6, r4, #25
 8001e12:	e7f5      	b.n	8001e00 <_printf_i+0x220>
 8001e14:	080021e9 	.word	0x080021e9
 8001e18:	080021fa 	.word	0x080021fa

08001e1c <__sflush_r>:
 8001e1c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8001e20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e24:	0716      	lsls	r6, r2, #28
 8001e26:	4605      	mov	r5, r0
 8001e28:	460c      	mov	r4, r1
 8001e2a:	d454      	bmi.n	8001ed6 <__sflush_r+0xba>
 8001e2c:	684b      	ldr	r3, [r1, #4]
 8001e2e:	2b00      	cmp	r3, #0
 8001e30:	dc02      	bgt.n	8001e38 <__sflush_r+0x1c>
 8001e32:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	dd48      	ble.n	8001eca <__sflush_r+0xae>
 8001e38:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001e3a:	2e00      	cmp	r6, #0
 8001e3c:	d045      	beq.n	8001eca <__sflush_r+0xae>
 8001e3e:	2300      	movs	r3, #0
 8001e40:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8001e44:	682f      	ldr	r7, [r5, #0]
 8001e46:	6a21      	ldr	r1, [r4, #32]
 8001e48:	602b      	str	r3, [r5, #0]
 8001e4a:	d030      	beq.n	8001eae <__sflush_r+0x92>
 8001e4c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8001e4e:	89a3      	ldrh	r3, [r4, #12]
 8001e50:	0759      	lsls	r1, r3, #29
 8001e52:	d505      	bpl.n	8001e60 <__sflush_r+0x44>
 8001e54:	6863      	ldr	r3, [r4, #4]
 8001e56:	1ad2      	subs	r2, r2, r3
 8001e58:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8001e5a:	b10b      	cbz	r3, 8001e60 <__sflush_r+0x44>
 8001e5c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8001e5e:	1ad2      	subs	r2, r2, r3
 8001e60:	2300      	movs	r3, #0
 8001e62:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8001e64:	6a21      	ldr	r1, [r4, #32]
 8001e66:	4628      	mov	r0, r5
 8001e68:	47b0      	blx	r6
 8001e6a:	1c43      	adds	r3, r0, #1
 8001e6c:	89a3      	ldrh	r3, [r4, #12]
 8001e6e:	d106      	bne.n	8001e7e <__sflush_r+0x62>
 8001e70:	6829      	ldr	r1, [r5, #0]
 8001e72:	291d      	cmp	r1, #29
 8001e74:	d82b      	bhi.n	8001ece <__sflush_r+0xb2>
 8001e76:	4a2a      	ldr	r2, [pc, #168]	@ (8001f20 <__sflush_r+0x104>)
 8001e78:	40ca      	lsrs	r2, r1
 8001e7a:	07d6      	lsls	r6, r2, #31
 8001e7c:	d527      	bpl.n	8001ece <__sflush_r+0xb2>
 8001e7e:	2200      	movs	r2, #0
 8001e80:	6062      	str	r2, [r4, #4]
 8001e82:	04d9      	lsls	r1, r3, #19
 8001e84:	6922      	ldr	r2, [r4, #16]
 8001e86:	6022      	str	r2, [r4, #0]
 8001e88:	d504      	bpl.n	8001e94 <__sflush_r+0x78>
 8001e8a:	1c42      	adds	r2, r0, #1
 8001e8c:	d101      	bne.n	8001e92 <__sflush_r+0x76>
 8001e8e:	682b      	ldr	r3, [r5, #0]
 8001e90:	b903      	cbnz	r3, 8001e94 <__sflush_r+0x78>
 8001e92:	6560      	str	r0, [r4, #84]	@ 0x54
 8001e94:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8001e96:	602f      	str	r7, [r5, #0]
 8001e98:	b1b9      	cbz	r1, 8001eca <__sflush_r+0xae>
 8001e9a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8001e9e:	4299      	cmp	r1, r3
 8001ea0:	d002      	beq.n	8001ea8 <__sflush_r+0x8c>
 8001ea2:	4628      	mov	r0, r5
 8001ea4:	f7ff fbf4 	bl	8001690 <_free_r>
 8001ea8:	2300      	movs	r3, #0
 8001eaa:	6363      	str	r3, [r4, #52]	@ 0x34
 8001eac:	e00d      	b.n	8001eca <__sflush_r+0xae>
 8001eae:	2301      	movs	r3, #1
 8001eb0:	4628      	mov	r0, r5
 8001eb2:	47b0      	blx	r6
 8001eb4:	4602      	mov	r2, r0
 8001eb6:	1c50      	adds	r0, r2, #1
 8001eb8:	d1c9      	bne.n	8001e4e <__sflush_r+0x32>
 8001eba:	682b      	ldr	r3, [r5, #0]
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d0c6      	beq.n	8001e4e <__sflush_r+0x32>
 8001ec0:	2b1d      	cmp	r3, #29
 8001ec2:	d001      	beq.n	8001ec8 <__sflush_r+0xac>
 8001ec4:	2b16      	cmp	r3, #22
 8001ec6:	d11e      	bne.n	8001f06 <__sflush_r+0xea>
 8001ec8:	602f      	str	r7, [r5, #0]
 8001eca:	2000      	movs	r0, #0
 8001ecc:	e022      	b.n	8001f14 <__sflush_r+0xf8>
 8001ece:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001ed2:	b21b      	sxth	r3, r3
 8001ed4:	e01b      	b.n	8001f0e <__sflush_r+0xf2>
 8001ed6:	690f      	ldr	r7, [r1, #16]
 8001ed8:	2f00      	cmp	r7, #0
 8001eda:	d0f6      	beq.n	8001eca <__sflush_r+0xae>
 8001edc:	0793      	lsls	r3, r2, #30
 8001ede:	680e      	ldr	r6, [r1, #0]
 8001ee0:	bf08      	it	eq
 8001ee2:	694b      	ldreq	r3, [r1, #20]
 8001ee4:	600f      	str	r7, [r1, #0]
 8001ee6:	bf18      	it	ne
 8001ee8:	2300      	movne	r3, #0
 8001eea:	eba6 0807 	sub.w	r8, r6, r7
 8001eee:	608b      	str	r3, [r1, #8]
 8001ef0:	f1b8 0f00 	cmp.w	r8, #0
 8001ef4:	dde9      	ble.n	8001eca <__sflush_r+0xae>
 8001ef6:	6a21      	ldr	r1, [r4, #32]
 8001ef8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8001efa:	4643      	mov	r3, r8
 8001efc:	463a      	mov	r2, r7
 8001efe:	4628      	mov	r0, r5
 8001f00:	47b0      	blx	r6
 8001f02:	2800      	cmp	r0, #0
 8001f04:	dc08      	bgt.n	8001f18 <__sflush_r+0xfc>
 8001f06:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001f0a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001f0e:	81a3      	strh	r3, [r4, #12]
 8001f10:	f04f 30ff 	mov.w	r0, #4294967295
 8001f14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001f18:	4407      	add	r7, r0
 8001f1a:	eba8 0800 	sub.w	r8, r8, r0
 8001f1e:	e7e7      	b.n	8001ef0 <__sflush_r+0xd4>
 8001f20:	20400001 	.word	0x20400001

08001f24 <_fflush_r>:
 8001f24:	b538      	push	{r3, r4, r5, lr}
 8001f26:	690b      	ldr	r3, [r1, #16]
 8001f28:	4605      	mov	r5, r0
 8001f2a:	460c      	mov	r4, r1
 8001f2c:	b913      	cbnz	r3, 8001f34 <_fflush_r+0x10>
 8001f2e:	2500      	movs	r5, #0
 8001f30:	4628      	mov	r0, r5
 8001f32:	bd38      	pop	{r3, r4, r5, pc}
 8001f34:	b118      	cbz	r0, 8001f3e <_fflush_r+0x1a>
 8001f36:	6a03      	ldr	r3, [r0, #32]
 8001f38:	b90b      	cbnz	r3, 8001f3e <_fflush_r+0x1a>
 8001f3a:	f7ff f9af 	bl	800129c <__sinit>
 8001f3e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d0f3      	beq.n	8001f2e <_fflush_r+0xa>
 8001f46:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8001f48:	07d0      	lsls	r0, r2, #31
 8001f4a:	d404      	bmi.n	8001f56 <_fflush_r+0x32>
 8001f4c:	0599      	lsls	r1, r3, #22
 8001f4e:	d402      	bmi.n	8001f56 <_fflush_r+0x32>
 8001f50:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001f52:	f7ff fb9a 	bl	800168a <__retarget_lock_acquire_recursive>
 8001f56:	4628      	mov	r0, r5
 8001f58:	4621      	mov	r1, r4
 8001f5a:	f7ff ff5f 	bl	8001e1c <__sflush_r>
 8001f5e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8001f60:	07da      	lsls	r2, r3, #31
 8001f62:	4605      	mov	r5, r0
 8001f64:	d4e4      	bmi.n	8001f30 <_fflush_r+0xc>
 8001f66:	89a3      	ldrh	r3, [r4, #12]
 8001f68:	059b      	lsls	r3, r3, #22
 8001f6a:	d4e1      	bmi.n	8001f30 <_fflush_r+0xc>
 8001f6c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8001f6e:	f7ff fb8d 	bl	800168c <__retarget_lock_release_recursive>
 8001f72:	e7dd      	b.n	8001f30 <_fflush_r+0xc>

08001f74 <__swhatbuf_r>:
 8001f74:	b570      	push	{r4, r5, r6, lr}
 8001f76:	460c      	mov	r4, r1
 8001f78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8001f7c:	2900      	cmp	r1, #0
 8001f7e:	b096      	sub	sp, #88	@ 0x58
 8001f80:	4615      	mov	r5, r2
 8001f82:	461e      	mov	r6, r3
 8001f84:	da0d      	bge.n	8001fa2 <__swhatbuf_r+0x2e>
 8001f86:	89a3      	ldrh	r3, [r4, #12]
 8001f88:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8001f8c:	f04f 0100 	mov.w	r1, #0
 8001f90:	bf14      	ite	ne
 8001f92:	2340      	movne	r3, #64	@ 0x40
 8001f94:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8001f98:	2000      	movs	r0, #0
 8001f9a:	6031      	str	r1, [r6, #0]
 8001f9c:	602b      	str	r3, [r5, #0]
 8001f9e:	b016      	add	sp, #88	@ 0x58
 8001fa0:	bd70      	pop	{r4, r5, r6, pc}
 8001fa2:	466a      	mov	r2, sp
 8001fa4:	f000 f848 	bl	8002038 <_fstat_r>
 8001fa8:	2800      	cmp	r0, #0
 8001faa:	dbec      	blt.n	8001f86 <__swhatbuf_r+0x12>
 8001fac:	9901      	ldr	r1, [sp, #4]
 8001fae:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8001fb2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8001fb6:	4259      	negs	r1, r3
 8001fb8:	4159      	adcs	r1, r3
 8001fba:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001fbe:	e7eb      	b.n	8001f98 <__swhatbuf_r+0x24>

08001fc0 <__smakebuf_r>:
 8001fc0:	898b      	ldrh	r3, [r1, #12]
 8001fc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001fc4:	079d      	lsls	r5, r3, #30
 8001fc6:	4606      	mov	r6, r0
 8001fc8:	460c      	mov	r4, r1
 8001fca:	d507      	bpl.n	8001fdc <__smakebuf_r+0x1c>
 8001fcc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8001fd0:	6023      	str	r3, [r4, #0]
 8001fd2:	6123      	str	r3, [r4, #16]
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	6163      	str	r3, [r4, #20]
 8001fd8:	b003      	add	sp, #12
 8001fda:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fdc:	ab01      	add	r3, sp, #4
 8001fde:	466a      	mov	r2, sp
 8001fe0:	f7ff ffc8 	bl	8001f74 <__swhatbuf_r>
 8001fe4:	9f00      	ldr	r7, [sp, #0]
 8001fe6:	4605      	mov	r5, r0
 8001fe8:	4639      	mov	r1, r7
 8001fea:	4630      	mov	r0, r6
 8001fec:	f7ff fbbc 	bl	8001768 <_malloc_r>
 8001ff0:	b948      	cbnz	r0, 8002006 <__smakebuf_r+0x46>
 8001ff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8001ff6:	059a      	lsls	r2, r3, #22
 8001ff8:	d4ee      	bmi.n	8001fd8 <__smakebuf_r+0x18>
 8001ffa:	f023 0303 	bic.w	r3, r3, #3
 8001ffe:	f043 0302 	orr.w	r3, r3, #2
 8002002:	81a3      	strh	r3, [r4, #12]
 8002004:	e7e2      	b.n	8001fcc <__smakebuf_r+0xc>
 8002006:	89a3      	ldrh	r3, [r4, #12]
 8002008:	6020      	str	r0, [r4, #0]
 800200a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800200e:	81a3      	strh	r3, [r4, #12]
 8002010:	9b01      	ldr	r3, [sp, #4]
 8002012:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8002016:	b15b      	cbz	r3, 8002030 <__smakebuf_r+0x70>
 8002018:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800201c:	4630      	mov	r0, r6
 800201e:	f000 f81d 	bl	800205c <_isatty_r>
 8002022:	b128      	cbz	r0, 8002030 <__smakebuf_r+0x70>
 8002024:	89a3      	ldrh	r3, [r4, #12]
 8002026:	f023 0303 	bic.w	r3, r3, #3
 800202a:	f043 0301 	orr.w	r3, r3, #1
 800202e:	81a3      	strh	r3, [r4, #12]
 8002030:	89a3      	ldrh	r3, [r4, #12]
 8002032:	431d      	orrs	r5, r3
 8002034:	81a5      	strh	r5, [r4, #12]
 8002036:	e7cf      	b.n	8001fd8 <__smakebuf_r+0x18>

08002038 <_fstat_r>:
 8002038:	b538      	push	{r3, r4, r5, lr}
 800203a:	4d07      	ldr	r5, [pc, #28]	@ (8002058 <_fstat_r+0x20>)
 800203c:	2300      	movs	r3, #0
 800203e:	4604      	mov	r4, r0
 8002040:	4608      	mov	r0, r1
 8002042:	4611      	mov	r1, r2
 8002044:	602b      	str	r3, [r5, #0]
 8002046:	f7fe fe46 	bl	8000cd6 <_fstat>
 800204a:	1c43      	adds	r3, r0, #1
 800204c:	d102      	bne.n	8002054 <_fstat_r+0x1c>
 800204e:	682b      	ldr	r3, [r5, #0]
 8002050:	b103      	cbz	r3, 8002054 <_fstat_r+0x1c>
 8002052:	6023      	str	r3, [r4, #0]
 8002054:	bd38      	pop	{r3, r4, r5, pc}
 8002056:	bf00      	nop
 8002058:	20000304 	.word	0x20000304

0800205c <_isatty_r>:
 800205c:	b538      	push	{r3, r4, r5, lr}
 800205e:	4d06      	ldr	r5, [pc, #24]	@ (8002078 <_isatty_r+0x1c>)
 8002060:	2300      	movs	r3, #0
 8002062:	4604      	mov	r4, r0
 8002064:	4608      	mov	r0, r1
 8002066:	602b      	str	r3, [r5, #0]
 8002068:	f7fe fe45 	bl	8000cf6 <_isatty>
 800206c:	1c43      	adds	r3, r0, #1
 800206e:	d102      	bne.n	8002076 <_isatty_r+0x1a>
 8002070:	682b      	ldr	r3, [r5, #0]
 8002072:	b103      	cbz	r3, 8002076 <_isatty_r+0x1a>
 8002074:	6023      	str	r3, [r4, #0]
 8002076:	bd38      	pop	{r3, r4, r5, pc}
 8002078:	20000304 	.word	0x20000304

0800207c <_sbrk_r>:
 800207c:	b538      	push	{r3, r4, r5, lr}
 800207e:	4d06      	ldr	r5, [pc, #24]	@ (8002098 <_sbrk_r+0x1c>)
 8002080:	2300      	movs	r3, #0
 8002082:	4604      	mov	r4, r0
 8002084:	4608      	mov	r0, r1
 8002086:	602b      	str	r3, [r5, #0]
 8002088:	f7fe fe4e 	bl	8000d28 <_sbrk>
 800208c:	1c43      	adds	r3, r0, #1
 800208e:	d102      	bne.n	8002096 <_sbrk_r+0x1a>
 8002090:	682b      	ldr	r3, [r5, #0]
 8002092:	b103      	cbz	r3, 8002096 <_sbrk_r+0x1a>
 8002094:	6023      	str	r3, [r4, #0]
 8002096:	bd38      	pop	{r3, r4, r5, pc}
 8002098:	20000304 	.word	0x20000304

0800209c <_init>:
 800209c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800209e:	bf00      	nop
 80020a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020a2:	bc08      	pop	{r3}
 80020a4:	469e      	mov	lr, r3
 80020a6:	4770      	bx	lr

080020a8 <_fini>:
 80020a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020aa:	bf00      	nop
 80020ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80020ae:	bc08      	pop	{r3}
 80020b0:	469e      	mov	lr, r3
 80020b2:	4770      	bx	lr
