{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1691667693521 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1691667693524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 10 08:41:32 2023 " "Processing started: Thu Aug 10 08:41:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1691667693524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667693524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA " "Command: quartus_map --read_settings_files=on --write_settings_files=off ULA -c ULA" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667693524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1691667700244 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1691667700246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ula.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776159 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/Adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador_8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador_8x1 " "Found entity 1: Multiplexador_8x1" {  } { { "Multiplexador_8x1.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/Multiplexador_8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtrator.bdf 1 1 " "Found 1 design units, including 1 entities, in source file subtrator.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Subtrator " "Found entity 1: Subtrator" {  } { { "Subtrator.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/Subtrator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gt.bdf 1 1 " "Found 1 design units, including 1 entities, in source file gt.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 GT " "Found entity 1: GT" {  } { { "GT.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/GT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lte.bdf 1 1 " "Found 1 design units, including 1 entities, in source file lte.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 LTE " "Found entity 1: LTE" {  } { { "LTE.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/LTE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file comparator_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator_1bit " "Found entity 1: Comparator_1bit" {  } { { "Comparator_1bit.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/Comparator_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mod_a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_A " "Found entity 1: Mod_A" {  } { { "Mod_A.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/Mod_A.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "max_ab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file max_ab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Max_AB " "Found entity 1: Max_AB" {  } { { "Max_AB.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/Max_AB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_1bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_1bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_1bit " "Found entity 1: Adder_1bit" {  } { { "Adder_1bit.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/Adder_1bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador_2x1 " "Found entity 1: Multiplexador_2x1" {  } { { "Multiplexador_2x1.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/Multiplexador_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "min_ab.bdf 1 1 " "Found 1 design units, including 1 entities, in source file min_ab.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Min_AB " "Found entity 1: Min_AB" {  } { { "Min_AB.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/Min_AB.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "overflow.bdf 1 1 " "Found 1 design units, including 1 entities, in source file overflow.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Overflow " "Found entity 1: Overflow" {  } { { "Overflow.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/Overflow.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inverter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file inverter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Inverter " "Found entity 1: Inverter" {  } { { "Inverter.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/Inverter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shl2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ShL2 " "Found entity 1: ShL2" {  } { { "ShL2.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ShL2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "busmux_8x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file busmux_8x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux_8x1 " "Found entity 1: BusMux_8x1" {  } { { "BusMux_8x1.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/BusMux_8x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "takesinal.bdf 1 1 " "Found 1 design units, including 1 entities, in source file takesinal.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 takesinal " "Found entity 1: takesinal" {  } { { "takesinal.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/takesinal.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667776291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667776291 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA " "Elaborating entity \"ULA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1691667776594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador_8x1 Multiplexador_8x1:inst8 " "Elaborating entity \"Multiplexador_8x1\" for hierarchy \"Multiplexador_8x1:inst8\"" {  } { { "ULA.bdf" "inst8" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { -88 1112 1208 136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667776611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:inst " "Elaborating entity \"Adder\" for hierarchy \"Adder:inst\"" {  } { { "ULA.bdf" "inst" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 232 432 584 328 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667776625 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "Adder.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/Adder.bdf" { { 456 912 944 456 "" "" } { 656 936 936 808 "" "" } { 656 936 944 656 "" "" } { 216 912 912 360 "" "" } { 360 912 912 456 "" "" } { 456 944 944 504 "" "" } { 504 944 944 656 "" "" } { 200 728 912 217 "S\[0\]" "" } { 344 728 912 361 "S\[1\]" "" } { 488 728 944 505 "S\[2\]" "" } { 640 728 936 657 "S\[3\]" "" } { 944 776 800 944 "" "" } { 808 776 776 944 "" "" } { 792 728 776 809 "S\[4\]" "" } { 808 776 936 808 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1691667776629 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "soma\[4..0\] " "Pin \"soma\[4..0\]\" is missing source" {  } { { "Adder.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/Adder.bdf" { { 448 944 1120 464 "soma\[4..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1691667776630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_1bit Adder:inst\|Adder_1bit:inst4 " "Elaborating entity \"Adder_1bit\" for hierarchy \"Adder:inst\|Adder_1bit:inst4\"" {  } { { "Adder.bdf" "inst4" { Schematic "C:/users/saulolv/Downloads/ULA/Adder.bdf" { { 776 632 728 872 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667776639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Overflow Adder:inst\|Overflow:inst5 " "Elaborating entity \"Overflow\" for hierarchy \"Adder:inst\|Overflow:inst5\"" {  } { { "Adder.bdf" "inst5" { Schematic "C:/users/saulolv/Downloads/ULA/Adder.bdf" { { 880 800 920 976 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667776671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subtrator Subtrator:inst5 " "Elaborating entity \"Subtrator\" for hierarchy \"Subtrator:inst5\"" {  } { { "ULA.bdf" "inst5" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 328 432 576 424 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667776683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Inverter Subtrator:inst5\|Inverter:inst2 " "Elaborating entity \"Inverter\" for hierarchy \"Subtrator:inst5\|Inverter:inst2\"" {  } { { "Subtrator.bdf" "inst2" { Schematic "C:/users/saulolv/Downloads/ULA/Subtrator.bdf" { { 176 224 352 272 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667776744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GT GT:inst3 " "Elaborating entity \"GT\" for hierarchy \"GT:inst3\"" {  } { { "ULA.bdf" "inst3" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 432 448 544 528 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667776762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator_1bit GT:inst3\|Comparator_1bit:inst " "Elaborating entity \"Comparator_1bit\" for hierarchy \"GT:inst3\|Comparator_1bit:inst\"" {  } { { "GT.bdf" "inst" { Schematic "C:/users/saulolv/Downloads/ULA/GT.bdf" { { 400 328 424 496 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667776770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LTE LTE:inst1 " "Elaborating entity \"LTE\" for hierarchy \"LTE:inst1\"" {  } { { "ULA.bdf" "inst1" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 544 448 544 640 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667776807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "takesinal takesinal:inst12 " "Elaborating entity \"takesinal\" for hierarchy \"takesinal:inst12\"" {  } { { "ULA.bdf" "inst12" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 704 1248 1376 800 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667776859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BusMux_8x1 BusMux_8x1:inst4 " "Elaborating entity \"BusMux_8x1\" for hierarchy \"BusMux_8x1:inst4\"" {  } { { "ULA.bdf" "inst4" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 704 1088 1240 864 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667776872 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Max_AB Max_AB:inst6 " "Elaborating entity \"Max_AB\" for hierarchy \"Max_AB:inst6\"" {  } { { "ULA.bdf" "inst6" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 664 440 584 760 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667776911 ""}
{ "Warning" "WSGN_SEARCH_FILE" "busmux_2x1.bdf 1 1 " "Using design file busmux_2x1.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BusMux_2x1 " "Found entity 1: BusMux_2x1" {  } { { "busmux_2x1.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/busmux_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667777105 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691667777105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "busmux_2x1 Max_AB:inst6\|busmux_2x1:inst " "Elaborating entity \"busmux_2x1\" for hierarchy \"Max_AB:inst6\|busmux_2x1:inst\"" {  } { { "Max_AB.bdf" "inst" { Schematic "C:/users/saulolv/Downloads/ULA/Max_AB.bdf" { { 344 416 544 440 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667777108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador_2x1 Max_AB:inst6\|busmux_2x1:inst\|Multiplexador_2x1:inst2 " "Elaborating entity \"Multiplexador_2x1\" for hierarchy \"Max_AB:inst6\|busmux_2x1:inst\|Multiplexador_2x1:inst2\"" {  } { { "busmux_2x1.bdf" "inst2" { Schematic "C:/users/saulolv/Downloads/ULA/busmux_2x1.bdf" { { 104 296 392 200 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667777116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Min_AB Min_AB:inst7 " "Elaborating entity \"Min_AB\" for hierarchy \"Min_AB:inst7\"" {  } { { "ULA.bdf" "inst7" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 776 440 584 872 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667777158 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod_A Mod_A:inst2 " "Elaborating entity \"Mod_A\" for hierarchy \"Mod_A:inst2\"" {  } { { "ULA.bdf" "inst2" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 888 440 568 984 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667777214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShL2 ShL2:inst10 " "Elaborating entity \"ShL2\" for hierarchy \"ShL2:inst10\"" {  } { { "ULA.bdf" "inst10" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 1000 440 576 1096 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667777270 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "ShL2.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ShL2.bdf" { { 328 248 376 345 "S\[0\]" "" } { 312 376 376 344 "" "" } { 296 248 376 313 "S\[1\]" "" } { 272 376 376 312 "" "" } { 256 176 376 273 "S\[2\]" "" } { 200 176 376 217 "S\[3\]" "" } { 216 376 376 272 "" "" } { 144 176 376 161 "S\[4\]" "" } { 112 376 416 112 "" "" } { 112 376 376 160 "" "" } { 160 376 376 216 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1691667777279 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "shl\[4..0\] " "Pin \"shl\[4..0\]\" is missing source" {  } { { "ShL2.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ShL2.bdf" { { 104 416 592 120 "shl\[4..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1691667777281 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "X " "Pin \"X\" not connected" {  } { { "ShL2.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ShL2.bdf" { { 336 80 248 352 "X" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1691667777281 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "Y " "Pin \"Y\" not connected" {  } { { "ShL2.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ShL2.bdf" { { 304 80 248 320 "Y" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1691667777283 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "A " "Pin \"A\" not connected" {  } { { "ShL2.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ShL2.bdf" { { 64 -168 0 80 "A\[4..0\]" "" } { 256 48 72 273 "A\[0\]" "" } { 200 48 78 217 "A\[1\]" "" } { 144 48 78 161 "A\[2\]" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1691667777283 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst " "Primitive \"NOT\" of instance \"inst\" not used" {  } { { "ShL2.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ShL2.bdf" { { 144 128 176 176 "inst" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1691667777284 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst1 " "Primitive \"NOT\" of instance \"inst1\" not used" {  } { { "ShL2.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ShL2.bdf" { { 256 72 120 288 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1691667777285 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst4 " "Primitive \"NOT\" of instance \"inst4\" not used" {  } { { "ShL2.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ShL2.bdf" { { 256 128 176 288 "inst4" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1691667777285 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst5 " "Primitive \"NOT\" of instance \"inst5\" not used" {  } { { "ShL2.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ShL2.bdf" { { 200 128 176 232 "inst5" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1691667777285 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst6 " "Primitive \"NOT\" of instance \"inst6\" not used" {  } { { "ShL2.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ShL2.bdf" { { 200 72 120 232 "inst6" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1691667777286 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NOT inst7 " "Primitive \"NOT\" of instance \"inst7\" not used" {  } { { "ShL2.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ShL2.bdf" { { 144 72 120 176 "inst7" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Analysis & Synthesis" 0 -1 1691667777287 ""}
{ "Warning" "WSGN_SEARCH_FILE" "display.bdf 1 1 " "Using design file display.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/display.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667777461 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691667777460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst14 " "Elaborating entity \"display\" for hierarchy \"display:inst14\"" {  } { { "ULA.bdf" "inst14" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 544 2128 2224 704 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667777465 ""}
{ "Warning" "WSGN_SEARCH_FILE" "binary2bdc.bdf 1 1 " "Using design file binary2bdc.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 binary2BDC " "Found entity 1: binary2BDC" {  } { { "binary2bdc.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/binary2bdc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1691667777652 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1691667777652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary2BDC binary2BDC:inst13 " "Elaborating entity \"binary2BDC\" for hierarchy \"binary2BDC:inst13\"" {  } { { "ULA.bdf" "inst13" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 696 1880 1992 888 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667777655 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name1 GND " "Pin \"pin_name1\" is stuck at GND" {  } { { "ULA.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 568 2256 2432 584 "pin_name1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691667782577 "|ULA|pin_name1"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name4 GND " "Pin \"pin_name4\" is stuck at GND" {  } { { "ULA.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 616 2256 2432 632 "pin_name4" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691667782577 "|ULA|pin_name4"} { "Warning" "WMLS_MLS_STUCK_PIN" "pin_name5 GND " "Pin \"pin_name5\" is stuck at GND" {  } { { "ULA.bdf" "" { Schematic "C:/users/saulolv/Downloads/ULA/ULA.bdf" { { 632 2256 2432 648 "pin_name5" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1691667782577 "|ULA|pin_name5"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1691667782577 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1691667783304 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1691667786825 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1691667786825 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "59 " "Implemented 59 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "13 " "Implemented 13 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1691667787294 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1691667787294 ""} { "Info" "ICUT_CUT_TM_LCELLS" "29 " "Implemented 29 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1691667787294 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1691667787294 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "552 " "Peak virtual memory: 552 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1691667787380 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 10 08:43:07 2023 " "Processing ended: Thu Aug 10 08:43:07 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1691667787380 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:35 " "Elapsed time: 00:01:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1691667787380 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1691667787380 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1691667787380 ""}
