[Project]
Current Flow=Generic
VCS=0
version=1
Current Config=compile

[Configurations]
compile=sum_compl

[Library]
sum_compl=.\sum_compl.LIB

[$LibMap$]
sum_compl=.
Active_lib=

[Settings]
FLOW_TYPE=HDL
LANGUAGE=VHDL
REFRESH_FLOW=1
FLOWTOOLS=NONE
FAMILY=

[Files]
/sum_compl.vhd=-1

[Files.Data]
.\src\sum_compl.vhd=VHDL Source Code

[HierarchyViewer]
SortInfo=u
HierarchyInformation=sum_compl|struct_sum_compl|0    
ShowHide=ShowTopLevel
Selected=
