INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Projects/verilog_learn/Learn_proj/src/shift.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_regist2
INFO: [VRFC 10-311] analyzing module shift_regist1
