// Seed: 2887891764
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  input id_3;
  output id_2;
  inout id_1;
  reg id_5;
  type_7(
      1'b0, 1, 1
  );
  assign id_1 = id_5;
  always @(*)
    if (1) begin
      id_5 <= 1;
    end else id_5 <= 1;
endmodule
