Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Apr  7 17:31:54 2022
| Host         : LAPTOP-VG095PM2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2279 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5645 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     35.277        0.000                      0                  190        0.162        0.000                      0                  190        3.000        0.000                       0                   126  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
X0/inst/clk_in      {0.000 5.000}      10.000          100.000         
  clk_out_clk_vga   {0.000 20.000}     40.000          25.000          
  clkfbout_clk_vga  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
X0/inst/clk_in                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out_clk_vga        35.277        0.000                      0                  190        0.162        0.000                      0                  190       19.500        0.000                       0                   122  
  clkfbout_clk_vga                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  X0/inst/clk_in
  To Clock:  X0/inst/clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         X0/inst/clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { X0/inst/clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out_clk_vga
  To Clock:  clk_out_clk_vga

Setup :            0  Failing Endpoints,  Worst Slack       35.277ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.277ns  (required time - arrival time)
  Source:                 X4/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.120ns (27.471%)  route 2.957ns (72.529%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.562     1.562    X4/clk_out
    SLICE_X8Y34          FDCE                                         r  X4/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     2.080 r  X4/vcount_reg[2]/Q
                         net (fo=7, routed)           1.247     3.327    X4/vcount[2]
    SLICE_X9Y34          LUT5 (Prop_lut5_I3_O)        0.152     3.479 f  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.508     3.987    X4/vcount[8]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.326     4.313 r  X4/rgb_out[11]_i_5/O
                         net (fo=1, routed)           0.466     4.779    X4/rgb_out[11]_i_5_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.903 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.736     5.639    X4/rgb_out[11]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  X4/rgb_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.443    41.443    X4/clk_out
    SLICE_X8Y33          FDRE                                         r  X4/rgb_out_reg[0]/C
                         clock pessimism              0.094    41.537    
                         clock uncertainty           -0.098    41.440    
    SLICE_X8Y33          FDRE (Setup_fdre_C_R)       -0.524    40.916    X4/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         40.916    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 35.277    

Slack (MET) :             35.277ns  (required time - arrival time)
  Source:                 X4/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.120ns (27.471%)  route 2.957ns (72.529%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.562     1.562    X4/clk_out
    SLICE_X8Y34          FDCE                                         r  X4/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     2.080 r  X4/vcount_reg[2]/Q
                         net (fo=7, routed)           1.247     3.327    X4/vcount[2]
    SLICE_X9Y34          LUT5 (Prop_lut5_I3_O)        0.152     3.479 f  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.508     3.987    X4/vcount[8]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.326     4.313 r  X4/rgb_out[11]_i_5/O
                         net (fo=1, routed)           0.466     4.779    X4/rgb_out[11]_i_5_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.903 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.736     5.639    X4/rgb_out[11]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  X4/rgb_out_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.443    41.443    X4/clk_out
    SLICE_X8Y33          FDRE                                         r  X4/rgb_out_reg[11]/C
                         clock pessimism              0.094    41.537    
                         clock uncertainty           -0.098    41.440    
    SLICE_X8Y33          FDRE (Setup_fdre_C_R)       -0.524    40.916    X4/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         40.916    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 35.277    

Slack (MET) :             35.277ns  (required time - arrival time)
  Source:                 X4/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.120ns (27.471%)  route 2.957ns (72.529%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.562     1.562    X4/clk_out
    SLICE_X8Y34          FDCE                                         r  X4/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     2.080 r  X4/vcount_reg[2]/Q
                         net (fo=7, routed)           1.247     3.327    X4/vcount[2]
    SLICE_X9Y34          LUT5 (Prop_lut5_I3_O)        0.152     3.479 f  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.508     3.987    X4/vcount[8]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.326     4.313 r  X4/rgb_out[11]_i_5/O
                         net (fo=1, routed)           0.466     4.779    X4/rgb_out[11]_i_5_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.903 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.736     5.639    X4/rgb_out[11]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  X4/rgb_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.443    41.443    X4/clk_out
    SLICE_X8Y33          FDRE                                         r  X4/rgb_out_reg[1]/C
                         clock pessimism              0.094    41.537    
                         clock uncertainty           -0.098    41.440    
    SLICE_X8Y33          FDRE (Setup_fdre_C_R)       -0.524    40.916    X4/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         40.916    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 35.277    

Slack (MET) :             35.277ns  (required time - arrival time)
  Source:                 X4/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.077ns  (logic 1.120ns (27.471%)  route 2.957ns (72.529%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 41.443 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.562     1.562    X4/clk_out
    SLICE_X8Y34          FDCE                                         r  X4/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     2.080 r  X4/vcount_reg[2]/Q
                         net (fo=7, routed)           1.247     3.327    X4/vcount[2]
    SLICE_X9Y34          LUT5 (Prop_lut5_I3_O)        0.152     3.479 f  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.508     3.987    X4/vcount[8]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.326     4.313 r  X4/rgb_out[11]_i_5/O
                         net (fo=1, routed)           0.466     4.779    X4/rgb_out[11]_i_5_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.903 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.736     5.639    X4/rgb_out[11]_i_1_n_0
    SLICE_X8Y33          FDRE                                         r  X4/rgb_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.443    41.443    X4/clk_out
    SLICE_X8Y33          FDRE                                         r  X4/rgb_out_reg[2]/C
                         clock pessimism              0.094    41.537    
                         clock uncertainty           -0.098    41.440    
    SLICE_X8Y33          FDRE (Setup_fdre_C_R)       -0.524    40.916    X4/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         40.916    
                         arrival time                          -5.639    
  -------------------------------------------------------------------
                         slack                                 35.277    

Slack (MET) :             35.389ns  (required time - arrival time)
  Source:                 X4/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/vcount_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.356ns (30.477%)  route 3.093ns (69.523%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.446ns = ( 41.446 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.562     1.562    X4/clk_out
    SLICE_X8Y34          FDCE                                         r  X4/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     2.080 r  X4/vcount_reg[2]/Q
                         net (fo=7, routed)           1.247     3.327    X4/vcount[2]
    SLICE_X9Y34          LUT5 (Prop_lut5_I3_O)        0.152     3.479 f  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.698     4.177    X4/vcount[8]_i_2_n_0
    SLICE_X9Y34          LUT3 (Prop_lut3_I2_O)        0.354     4.531 r  X4/vcount[9]_i_4/O
                         net (fo=1, routed)           0.812     5.343    X4/vcount[9]_i_4_n_0
    SLICE_X9Y35          LUT5 (Prop_lut5_I2_O)        0.332     5.675 r  X4/vcount[9]_i_2/O
                         net (fo=1, routed)           0.337     6.012    X4/vcount[9]_i_2_n_0
    SLICE_X10Y35         FDCE                                         r  X4/vcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.446    41.446    X4/clk_out
    SLICE_X10Y35         FDCE                                         r  X4/vcount_reg[9]/C
                         clock pessimism              0.080    41.526    
                         clock uncertainty           -0.098    41.429    
    SLICE_X10Y35         FDCE (Setup_fdce_C_D)       -0.028    41.401    X4/vcount_reg[9]
  -------------------------------------------------------------------
                         required time                         41.401    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                 35.389    

Slack (MET) :             35.478ns  (required time - arrival time)
  Source:                 X4/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.120ns (28.886%)  route 2.757ns (71.114%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.562     1.562    X4/clk_out
    SLICE_X8Y34          FDCE                                         r  X4/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     2.080 r  X4/vcount_reg[2]/Q
                         net (fo=7, routed)           1.247     3.327    X4/vcount[2]
    SLICE_X9Y34          LUT5 (Prop_lut5_I3_O)        0.152     3.479 f  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.508     3.987    X4/vcount[8]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.326     4.313 r  X4/rgb_out[11]_i_5/O
                         net (fo=1, routed)           0.466     4.779    X4/rgb_out[11]_i_5_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.903 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.537     5.440    X4/rgb_out[11]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  X4/rgb_out_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.445    41.445    X4/clk_out
    SLICE_X8Y35          FDRE                                         r  X4/rgb_out_reg[10]/C
                         clock pessimism              0.094    41.539    
                         clock uncertainty           -0.098    41.442    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524    40.918    X4/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         40.918    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                 35.478    

Slack (MET) :             35.478ns  (required time - arrival time)
  Source:                 X4/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.120ns (28.886%)  route 2.757ns (71.114%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.562     1.562    X4/clk_out
    SLICE_X8Y34          FDCE                                         r  X4/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     2.080 r  X4/vcount_reg[2]/Q
                         net (fo=7, routed)           1.247     3.327    X4/vcount[2]
    SLICE_X9Y34          LUT5 (Prop_lut5_I3_O)        0.152     3.479 f  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.508     3.987    X4/vcount[8]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.326     4.313 r  X4/rgb_out[11]_i_5/O
                         net (fo=1, routed)           0.466     4.779    X4/rgb_out[11]_i_5_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.903 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.537     5.440    X4/rgb_out[11]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  X4/rgb_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.445    41.445    X4/clk_out
    SLICE_X8Y35          FDRE                                         r  X4/rgb_out_reg[3]/C
                         clock pessimism              0.094    41.539    
                         clock uncertainty           -0.098    41.442    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524    40.918    X4/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         40.918    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                 35.478    

Slack (MET) :             35.478ns  (required time - arrival time)
  Source:                 X4/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.120ns (28.886%)  route 2.757ns (71.114%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.562     1.562    X4/clk_out
    SLICE_X8Y34          FDCE                                         r  X4/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     2.080 r  X4/vcount_reg[2]/Q
                         net (fo=7, routed)           1.247     3.327    X4/vcount[2]
    SLICE_X9Y34          LUT5 (Prop_lut5_I3_O)        0.152     3.479 f  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.508     3.987    X4/vcount[8]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.326     4.313 r  X4/rgb_out[11]_i_5/O
                         net (fo=1, routed)           0.466     4.779    X4/rgb_out[11]_i_5_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.903 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.537     5.440    X4/rgb_out[11]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  X4/rgb_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.445    41.445    X4/clk_out
    SLICE_X8Y35          FDRE                                         r  X4/rgb_out_reg[4]/C
                         clock pessimism              0.094    41.539    
                         clock uncertainty           -0.098    41.442    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524    40.918    X4/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         40.918    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                 35.478    

Slack (MET) :             35.478ns  (required time - arrival time)
  Source:                 X4/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.120ns (28.886%)  route 2.757ns (71.114%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.562     1.562    X4/clk_out
    SLICE_X8Y34          FDCE                                         r  X4/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     2.080 r  X4/vcount_reg[2]/Q
                         net (fo=7, routed)           1.247     3.327    X4/vcount[2]
    SLICE_X9Y34          LUT5 (Prop_lut5_I3_O)        0.152     3.479 f  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.508     3.987    X4/vcount[8]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.326     4.313 r  X4/rgb_out[11]_i_5/O
                         net (fo=1, routed)           0.466     4.779    X4/rgb_out[11]_i_5_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.903 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.537     5.440    X4/rgb_out[11]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  X4/rgb_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.445    41.445    X4/clk_out
    SLICE_X8Y35          FDRE                                         r  X4/rgb_out_reg[5]/C
                         clock pessimism              0.094    41.539    
                         clock uncertainty           -0.098    41.442    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524    40.918    X4/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         40.918    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                 35.478    

Slack (MET) :             35.478ns  (required time - arrival time)
  Source:                 X4/vcount_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            X4/rgb_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out_clk_vga rise@40.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        3.877ns  (logic 1.120ns (28.886%)  route 2.757ns (71.114%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.445ns = ( 41.445 - 40.000 ) 
    Source Clock Delay      (SCD):    1.562ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.575     1.575    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.562     1.562    X4/clk_out
    SLICE_X8Y34          FDCE                                         r  X4/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y34          FDCE (Prop_fdce_C_Q)         0.518     2.080 r  X4/vcount_reg[2]/Q
                         net (fo=7, routed)           1.247     3.327    X4/vcount[2]
    SLICE_X9Y34          LUT5 (Prop_lut5_I3_O)        0.152     3.479 f  X4/vcount[8]_i_2/O
                         net (fo=6, routed)           0.508     3.987    X4/vcount[8]_i_2_n_0
    SLICE_X10Y35         LUT6 (Prop_lut6_I2_O)        0.326     4.313 r  X4/rgb_out[11]_i_5/O
                         net (fo=1, routed)           0.466     4.779    X4/rgb_out[11]_i_5_n_0
    SLICE_X10Y35         LUT4 (Prop_lut4_I2_O)        0.124     4.903 r  X4/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.537     5.440    X4/rgb_out[11]_i_1_n_0
    SLICE_X8Y35          FDRE                                         r  X4/rgb_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        1.457    41.457    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         1.445    41.445    X4/clk_out
    SLICE_X8Y35          FDRE                                         r  X4/rgb_out_reg[6]/C
                         clock pessimism              0.094    41.539    
                         clock uncertainty           -0.098    41.442    
    SLICE_X8Y35          FDRE (Setup_fdre_C_R)       -0.524    40.918    X4/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                         40.918    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                 35.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.412%)  route 0.132ns (41.588%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.829ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.560     0.560    S1/clk_out
    SLICE_X9Y17          FDCE                                         r  S1/s_data_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141     0.701 r  S1/s_data_out_reg[7]/Q
                         net (fo=3, routed)           0.132     0.833    S0/Q[6]
    SLICE_X10Y16         LUT5 (Prop_lut5_I0_O)        0.045     0.878 r  S0/s_data_out[6]_i_1/O
                         net (fo=1, routed)           0.000     0.878    S1/D[6]
    SLICE_X10Y16         FDCE                                         r  S1/s_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.829     0.829    S1/clk_out
    SLICE_X10Y16         FDCE                                         r  S1/s_data_out_reg[6]/C
                         clock pessimism             -0.234     0.595    
    SLICE_X10Y16         FDCE (Hold_fdce_C_D)         0.121     0.716    S1/s_data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.716    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 S1/clk_cycle_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/clk_cycle_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.209ns (77.407%)  route 0.061ns (22.593%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.557     0.557    S1/clk_out
    SLICE_X8Y20          FDCE                                         r  S1/clk_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y20          FDCE (Prop_fdce_C_Q)         0.164     0.721 r  S1/clk_cycle_reg[1]/Q
                         net (fo=4, routed)           0.061     0.782    S1/clk_cycle_reg_n_0_[1]
    SLICE_X9Y20          LUT6 (Prop_lut6_I5_O)        0.045     0.827 r  S1/clk_cycle[4]_i_2/O
                         net (fo=1, routed)           0.000     0.827    S1/clk_cycle[4]_i_2_n_0
    SLICE_X9Y20          FDCE                                         r  S1/clk_cycle_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.825     0.825    S1/clk_out
    SLICE_X9Y20          FDCE                                         r  S1/clk_cycle_reg[4]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X9Y20          FDCE (Hold_fdce_C_D)         0.092     0.662    S1/clk_cycle_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.827    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 S1/clk_cycle_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/clk_cycle_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.681%)  route 0.121ns (39.319%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.557     0.557    S1/clk_out
    SLICE_X9Y20          FDCE                                         r  S1/clk_cycle_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141     0.698 f  S1/clk_cycle_reg[4]/Q
                         net (fo=8, routed)           0.121     0.818    S1/clk_cycle_reg_n_0_[4]
    SLICE_X8Y20          LUT6 (Prop_lut6_I0_O)        0.045     0.863 r  S1/clk_cycle[1]_i_1/O
                         net (fo=1, routed)           0.000     0.863    S1/clk_cycle[1]_i_1_n_0
    SLICE_X8Y20          FDCE                                         r  S1/clk_cycle_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.825     0.825    S1/clk_out
    SLICE_X8Y20          FDCE                                         r  S1/clk_cycle_reg[1]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X8Y20          FDCE (Hold_fdce_C_D)         0.121     0.691    S1/clk_cycle_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.316%)  route 0.129ns (47.684%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.560     0.560    S1/clk_out
    SLICE_X9Y17          FDCE                                         r  S1/s_data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141     0.701 r  S1/s_data_out_reg[15]/Q
                         net (fo=3, routed)           0.129     0.829    S1/s_data_out_reg[27]_0[14]
    SLICE_X8Y17          FDRE                                         r  S1/data_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.828     0.828    S1/clk_out
    SLICE_X8Y17          FDRE                                         r  S1/data_out_reg[15]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.075     0.648    S1/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.648    
                         arrival time                           0.829    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 S1/clk_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/clk_cycle_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.557     0.557    S1/clk_out
    SLICE_X9Y20          FDCE                                         r  S1/clk_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141     0.698 r  S1/clk_cycle_reg[0]/Q
                         net (fo=5, routed)           0.132     0.829    S1/clk_cycle_reg_n_0_[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.045     0.874 r  S1/clk_cycle[2]_i_1/O
                         net (fo=1, routed)           0.000     0.874    S1/clk_cycle[2]_i_1_n_0
    SLICE_X8Y20          FDCE                                         r  S1/clk_cycle_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.825     0.825    S1/clk_out
    SLICE_X8Y20          FDCE                                         r  S1/clk_cycle_reg[2]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X8Y20          FDCE (Hold_fdce_C_D)         0.120     0.690    S1/clk_cycle_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 S1/clk_cycle_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/clk_cycle_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.557     0.557    S1/clk_out
    SLICE_X9Y20          FDCE                                         r  S1/clk_cycle_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDCE (Prop_fdce_C_Q)         0.141     0.698 r  S1/clk_cycle_reg[0]/Q
                         net (fo=5, routed)           0.136     0.833    S1/clk_cycle_reg_n_0_[0]
    SLICE_X8Y20          LUT6 (Prop_lut6_I3_O)        0.045     0.878 r  S1/clk_cycle[3]_i_1/O
                         net (fo=1, routed)           0.000     0.878    S1/clk_cycle[3]_i_1_n_0
    SLICE_X8Y20          FDCE                                         r  S1/clk_cycle_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.825     0.825    S1/clk_out
    SLICE_X8Y20          FDCE                                         r  S1/clk_cycle_reg[3]/C
                         clock pessimism             -0.255     0.570    
    SLICE_X8Y20          FDCE (Hold_fdce_C_D)         0.121     0.691    S1/clk_cycle_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.691    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.737%)  route 0.120ns (42.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.561     0.561    S1/clk_out
    SLICE_X10Y16         FDCE                                         r  S1/s_data_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDCE (Prop_fdce_C_Q)         0.164     0.725 r  S1/s_data_out_reg[0]/Q
                         net (fo=2, routed)           0.120     0.845    S1/s_data_out__0[0]
    SLICE_X10Y17         FDRE                                         r  S1/data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.828     0.828    S1/clk_out
    SLICE_X10Y17         FDRE                                         r  S1/data_out_reg[0]/C
                         clock pessimism             -0.254     0.574    
    SLICE_X10Y17         FDRE (Hold_fdre_C_D)         0.075     0.649    S1/data_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.209ns (63.133%)  route 0.122ns (36.867%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.558     0.558    S1/clk_out
    SLICE_X10Y19         FDCE                                         r  S1/s_data_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDCE (Prop_fdce_C_Q)         0.164     0.722 r  S1/s_data_out_reg[11]/Q
                         net (fo=3, routed)           0.122     0.844    S0/Q[10]
    SLICE_X10Y18         LUT5 (Prop_lut5_I0_O)        0.045     0.889 r  S0/s_data_out[10]_i_1/O
                         net (fo=1, routed)           0.000     0.889    S1/D[10]
    SLICE_X10Y18         FDCE                                         r  S1/s_data_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.827     0.827    S1/clk_out
    SLICE_X10Y18         FDCE                                         r  S1/s_data_out_reg[10]/C
                         clock pessimism             -0.254     0.573    
    SLICE_X10Y18         FDCE (Hold_fdce_C_D)         0.120     0.693    S1/s_data_out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.889    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/s_data_out_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.246ns (76.655%)  route 0.075ns (23.345%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.557     0.557    S1/clk_out
    SLICE_X10Y20         FDCE                                         r  S1/s_data_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y20         FDCE (Prop_fdce_C_Q)         0.148     0.705 r  S1/s_data_out_reg[13]/Q
                         net (fo=3, routed)           0.075     0.780    S0/Q[12]
    SLICE_X10Y20         LUT5 (Prop_lut5_I0_O)        0.098     0.878 r  S0/s_data_out[12]_i_1/O
                         net (fo=1, routed)           0.000     0.878    S1/D[12]
    SLICE_X10Y20         FDCE                                         r  S1/s_data_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.825     0.825    S1/clk_out
    SLICE_X10Y20         FDCE                                         r  S1/s_data_out_reg[12]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X10Y20         FDCE (Hold_fdce_C_D)         0.120     0.677    S1/s_data_out_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 S1/s_data_out_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            S1/data_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out_clk_vga  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out_clk_vga
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out_clk_vga rise@0.000ns - clk_out_clk_vga rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.549     0.549    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.560     0.560    S1/clk_out
    SLICE_X9Y17          FDCE                                         r  S1/s_data_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141     0.701 r  S1/s_data_out_reg[9]/Q
                         net (fo=3, routed)           0.139     0.840    S1/s_data_out_reg[27]_0[8]
    SLICE_X8Y17          FDRE                                         r  S1/data_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out_clk_vga rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=2306, routed)        0.817     0.817    X0/inst/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  X0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    X0/inst/clk_out_clk_vga
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  X0/inst/clkout1_buf/O
                         net (fo=155, routed)         0.828     0.828    S1/clk_out
    SLICE_X8Y17          FDRE                                         r  S1/data_out_reg[9]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X8Y17          FDRE (Hold_fdre_C_D)         0.064     0.637    S1/data_out_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.203    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out_clk_vga
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { X0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    X0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X8Y21      S0/D1_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y18      S0/D2_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X9Y18      S0/D3_reg/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y20      S1/clk_cycle_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y20      S1/clk_cycle_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y20      S1/clk_cycle_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X8Y20      S1/clk_cycle_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X9Y20      S1/clk_cycle_reg[4]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y21      S0/D1_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y17      S1/data_out_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y17      S1/data_out_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y17      S1/data_out_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y17      S1/data_out_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y17      S1/data_out_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y16     S1/data_out_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y17      S1/data_out_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y17      S1/data_out_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y16     S1/s_data_out_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y19     S1/s_data_out_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y19     S1/s_data_out_reg[17]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y19     S1/s_data_out_reg[18]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y19     S1/s_data_out_reg[19]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y19     S1/s_data_out_reg[20]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y19     S1/s_data_out_reg[22]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X11Y19     S1/s_data_out_reg[23]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X10Y19     S1/s_data_out_reg[24]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y19      S1/sck_prev_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X8Y30      X4/hcount_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_vga
  To Clock:  clkfbout_clk_vga

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_vga
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { X0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    X0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  X0/inst/mmcm_adv_inst/CLKFBOUT



