=====
SETUP
7.266
16.808
24.074
clk_ibuf
0.000
4.230
cmd_index_0_s0
4.474
4.932
n1657_s4
7.592
8.624
spi_data_0_s7
10.100
11.199
n1300_s18
13.191
14.290
n1300_s16
14.296
15.357
n1300_s13
15.776
16.808
spi_data_3_s2
16.808
=====
SETUP
7.919
16.155
24.074
clk_ibuf
0.000
4.230
cmd_index_0_s0
4.474
4.932
n1657_s4
7.592
8.624
n1308_s13
9.456
10.555
n1296_s20
11.567
12.593
n1296_s16
13.012
14.044
n1296_s13
15.333
16.155
spi_data_5_s2
16.155
=====
SETUP
8.403
15.671
24.074
clk_ibuf
0.000
4.230
cmd_index_0_s0
4.474
4.932
n1657_s4
7.592
8.624
n1657_s2
9.936
11.035
n1294_s29
12.185
13.007
n1294_s16
13.012
13.834
n1294_s13
14.639
15.671
spi_data_6_s2
15.671
=====
SETUP
8.516
15.558
24.074
clk_ibuf
0.000
4.230
cmd_index_0_s0
4.474
4.932
n1657_s4
7.592
8.624
n1657_s2
9.936
11.035
n1290_s26
11.051
12.150
n1290_s12
13.631
14.453
n1290_s10
14.459
15.558
lcd_rs_r_s2
15.558
=====
SETUP
8.527
15.547
24.074
clk_ibuf
0.000
4.230
cmd_index_0_s0
4.474
4.932
n1657_s4
7.592
8.624
n1657_s2
9.936
11.035
n1292_s25
11.850
12.476
n1292_s17
13.280
14.306
n1292_s13
14.725
15.547
spi_data_7_s2
15.547
=====
SETUP
8.870
15.204
24.074
clk_ibuf
0.000
4.230
cmd_index_0_s0
4.474
4.932
n1657_s4
7.592
8.624
n1657_s2
9.936
11.035
n1306_s28
12.669
13.768
n1306_s26
14.105
15.204
spi_data_0_s2
15.204
=====
SETUP
8.958
15.116
24.074
clk_ibuf
0.000
4.230
cmd_index_0_s0
4.474
4.932
n1657_s4
7.592
8.624
n1657_s2
9.936
11.035
n1290_s26
11.051
12.112
n1304_s16
12.537
13.598
n1304_s13
14.017
15.116
spi_data_1_s2
15.116
=====
SETUP
8.983
15.091
24.074
clk_ibuf
0.000
4.230
cmd_index_0_s0
4.474
4.932
n1657_s4
7.592
8.624
n1308_s13
9.456
10.555
n1298_s21
12.053
12.679
n1298_s17
13.015
13.640
n1298_s13
14.059
15.091
spi_data_4_s2
15.091
=====
SETUP
9.065
15.009
24.074
clk_ibuf
0.000
4.230
cmd_index_0_s0
4.474
4.932
n1657_s4
7.592
8.624
n1308_s13
9.456
10.555
n1302_s21
12.057
13.156
n1302_s17
13.162
13.964
n1302_s13
14.383
15.009
spi_data_2_s2
15.009
=====
SETUP
9.422
14.652
24.074
clk_ibuf
0.000
4.230
pixel_cnt_6_s0
4.474
4.932
spi_data_0_s12
6.734
7.795
spi_data_0_s9
8.214
9.036
n1290_s11
10.538
11.360
n1288_s14
12.989
13.615
n1288_s12
13.620
14.652
lcd_cs_r_s2
14.652
=====
SETUP
9.518
14.556
24.074
clk_ibuf
0.000
4.230
cmd_index_0_s0
4.474
4.932
n1657_s4
7.592
8.624
spi_data_0_s7
10.100
11.199
n1310_s11
12.690
13.315
n1310_s9
13.734
14.556
bit_loop_3_s2
14.556
=====
SETUP
9.720
14.354
24.074
clk_ibuf
0.000
4.230
cmd_index_0_s0
4.474
4.932
n1657_s4
7.592
8.624
spi_data_0_s7
10.100
11.199
n1316_s11
12.690
13.316
n1316_s9
13.322
14.354
bit_loop_0_s2
14.354
=====
SETUP
9.929
14.145
24.074
clk_ibuf
0.000
4.230
clk_cnt_18_s1
4.474
4.932
n1652_s7
5.766
6.865
n1652_s4
7.839
8.465
init_state_2_s12
9.769
10.395
init_state_2_s9
10.731
11.763
n1250_s7
13.113
14.145
clk_cnt_13_s1
14.145
=====
SETUP
10.000
14.074
24.074
clk_ibuf
0.000
4.230
clk_cnt_18_s1
4.474
4.932
n1652_s7
5.766
6.865
n1652_s4
7.839
8.465
init_state_2_s12
9.769
10.395
init_state_2_s9
10.731
11.763
n1272_s8
12.975
14.074
clk_cnt_2_s1
14.074
=====
SETUP
10.058
14.016
24.074
clk_ibuf
0.000
4.230
clk_cnt_18_s1
4.474
4.932
n1652_s7
5.766
6.865
n1652_s4
7.839
8.465
init_state_2_s12
9.769
10.395
init_state_2_s9
10.731
11.763
n1268_s7
12.984
14.016
clk_cnt_4_s1
14.016
=====
SETUP
10.058
14.016
24.074
clk_ibuf
0.000
4.230
clk_cnt_18_s1
4.474
4.932
n1652_s7
5.766
6.865
n1652_s4
7.839
8.465
init_state_2_s12
9.769
10.395
init_state_2_s9
10.731
11.763
n1266_s8
12.984
14.016
clk_cnt_5_s1
14.016
=====
SETUP
10.058
14.016
24.074
clk_ibuf
0.000
4.230
clk_cnt_18_s1
4.474
4.932
n1652_s7
5.766
6.865
n1652_s4
7.839
8.465
init_state_2_s12
9.769
10.395
init_state_2_s9
10.731
11.763
n1264_s7
12.984
14.016
clk_cnt_6_s1
14.016
=====
SETUP
10.062
14.012
24.074
clk_ibuf
0.000
4.230
clk_cnt_18_s1
4.474
4.932
n1652_s7
5.766
6.865
n1652_s4
7.839
8.465
init_state_2_s12
9.769
10.395
init_state_2_s9
10.731
11.763
n1276_s7
12.980
14.012
clk_cnt_0_s1
14.012
=====
SETUP
10.063
14.367
24.430
clk_ibuf
0.000
4.230
clk_cnt_18_s1
4.474
4.932
n1652_s7
5.766
6.865
n1652_s4
7.839
8.465
init_state_2_s12
9.769
10.395
init_state_2_s9
10.731
11.763
init_state_2_s6
12.628
13.654
init_state_1_s4
14.367
=====
SETUP
10.063
14.367
24.430
clk_ibuf
0.000
4.230
clk_cnt_18_s1
4.474
4.932
n1652_s7
5.766
6.865
n1652_s4
7.839
8.465
init_state_2_s12
9.769
10.395
init_state_2_s9
10.731
11.763
init_state_2_s6
12.628
13.654
init_state_2_s4
14.367
=====
SETUP
10.067
14.007
24.074
clk_ibuf
0.000
4.230
clk_cnt_18_s1
4.474
4.932
n1652_s7
5.766
6.865
n1652_s4
7.839
8.465
init_state_2_s12
9.769
10.395
init_state_2_s9
10.731
11.763
n1224_s7
12.975
14.007
clk_cnt_26_s1
14.007
=====
SETUP
10.125
13.949
24.074
clk_ibuf
0.000
4.230
cmd_index_0_s0
4.474
4.932
n1657_s4
7.592
8.624
spi_data_0_s7
10.100
11.199
n1308_s11
12.218
13.317
n1308_s9
13.323
13.949
bit_loop_4_s2
13.949
=====
SETUP
10.135
13.939
24.074
clk_ibuf
0.000
4.230
clk_cnt_18_s1
4.474
4.932
n1652_s7
5.766
6.865
n1652_s4
7.839
8.465
init_state_2_s12
9.769
10.395
init_state_2_s9
10.731
11.763
n1256_s7
13.117
13.939
clk_cnt_10_s1
13.939
=====
SETUP
10.135
13.939
24.074
clk_ibuf
0.000
4.230
clk_cnt_18_s1
4.474
4.932
n1652_s7
5.766
6.865
n1652_s4
7.839
8.465
init_state_2_s12
9.769
10.395
init_state_2_s9
10.731
11.763
n1246_s7
13.117
13.939
clk_cnt_15_s1
13.939
=====
SETUP
10.185
13.889
24.074
clk_ibuf
0.000
4.230
cmd_index_3_s0
4.474
4.932
n1657_s5
6.622
7.654
init_state_2_s13
8.501
9.533
n1314_s12
10.992
12.024
n1314_s10
12.030
13.062
n1314_s9
13.067
13.889
bit_loop_1_s2
13.889
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
clk_cnt_0_s1
3.311
3.644
n1276_s7
3.648
4.020
clk_cnt_0_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
clk_cnt_5_s1
3.311
3.644
n1266_s8
3.648
4.020
clk_cnt_5_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
clk_cnt_6_s1
3.311
3.644
n1264_s7
3.648
4.020
clk_cnt_6_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
clk_cnt_9_s1
3.311
3.644
n1258_s7
3.648
4.020
clk_cnt_9_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
clk_cnt_12_s1
3.311
3.644
n1252_s7
3.648
4.020
clk_cnt_12_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
clk_cnt_18_s1
3.311
3.644
n1240_s7
3.648
4.020
clk_cnt_18_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
clk_cnt_22_s1
3.311
3.644
n1232_s7
3.648
4.020
clk_cnt_22_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
clk_cnt_26_s1
3.311
3.644
n1224_s7
3.648
4.020
clk_cnt_26_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
clk_cnt_28_s1
3.311
3.644
n1220_s7
3.648
4.020
clk_cnt_28_s1
4.020
=====
HOLD
0.709
4.020
3.311
clk_ibuf
0.000
3.126
clk_cnt_29_s1
3.311
3.644
n1218_s7
3.648
4.020
clk_cnt_29_s1
4.020
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
clk_cnt_2_s1
3.311
3.644
n1272_s8
3.649
4.021
clk_cnt_2_s1
4.021
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
clk_cnt_3_s1
3.311
3.644
n1270_s7
3.649
4.021
clk_cnt_3_s1
4.021
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
clk_cnt_7_s1
3.311
3.644
n1262_s7
3.649
4.021
clk_cnt_7_s1
4.021
=====
HOLD
0.710
4.021
3.311
clk_ibuf
0.000
3.126
clk_cnt_24_s1
3.311
3.644
n1228_s7
3.649
4.021
clk_cnt_24_s1
4.021
=====
HOLD
0.711
4.022
3.311
clk_ibuf
0.000
3.126
bit_loop_1_s2
3.311
3.644
n1314_s9
3.650
4.022
bit_loop_1_s2
4.022
=====
HOLD
0.711
4.022
3.311
clk_ibuf
0.000
3.126
clk_cnt_19_s1
3.311
3.644
n1238_s7
3.650
4.022
clk_cnt_19_s1
4.022
=====
HOLD
0.730
4.041
3.311
clk_ibuf
0.000
3.126
pixel_cnt_2_s0
3.311
3.644
n1066_s
3.647
4.041
pixel_cnt_2_s0
4.041
=====
HOLD
0.730
4.041
3.311
clk_ibuf
0.000
3.126
pixel_cnt_6_s0
3.311
3.644
n1062_s
3.647
4.041
pixel_cnt_6_s0
4.041
=====
HOLD
0.731
4.042
3.311
clk_ibuf
0.000
3.126
pixel_cnt_8_s0
3.311
3.644
n1060_s
3.648
4.042
pixel_cnt_8_s0
4.042
=====
HOLD
0.731
4.042
3.311
clk_ibuf
0.000
3.126
pixel_cnt_12_s0
3.311
3.644
n1056_s
3.648
4.042
pixel_cnt_12_s0
4.042
=====
HOLD
0.731
4.042
3.311
clk_ibuf
0.000
3.126
pixel_cnt_14_s0
3.311
3.644
n1054_s
3.648
4.042
pixel_cnt_14_s0
4.042
=====
HOLD
0.732
4.043
3.311
clk_ibuf
0.000
3.126
cmd_index_3_s0
3.311
3.644
n958_s
3.649
4.043
cmd_index_3_s0
4.043
=====
HOLD
0.853
4.164
3.311
clk_ibuf
0.000
3.126
pixel_cnt_1_s0
3.311
3.644
n1067_s
3.647
4.164
pixel_cnt_1_s0
4.164
=====
HOLD
0.894
4.205
3.311
clk_ibuf
0.000
3.126
clk_cnt_13_s1
3.311
3.644
n1250_s7
3.649
4.205
clk_cnt_13_s1
4.205
=====
HOLD
0.894
4.205
3.311
clk_ibuf
0.000
3.126
clk_cnt_14_s1
3.311
3.644
n1248_s7
3.649
4.205
clk_cnt_14_s1
4.205
