Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Mon Apr  2 10:26:52 2018
| Host         : nezin-desktop running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file maia_timing_summary_routed.rpt -rpx maia_timing_summary_routed.rpx
| Design       : maia
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 33 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.764        0.000                      0                33615        0.063        0.000                      0                33615        8.750        0.000                       0                  9732  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              2.764        0.000                      0                33615        0.063        0.000                      0                33615        8.750        0.000                       0                  9732  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        2.764ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.063ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 fc_layer/mux_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/out_index_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        16.603ns  (logic 6.039ns (36.373%)  route 10.564ns (63.627%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 24.477 - 20.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=8, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.709     4.989    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  fc_layer/mux_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  fc_layer/mux_addr_reg[1]/Q
                         net (fo=109, routed)         1.804     7.211    fc_layer/addr[1]
    SLICE_X53Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.507 r  fc_layer/activation_fifo_input[30]_i_79/O
                         net (fo=1, routed)           0.000     7.507    fc_layer/activation_fifo_input[30]_i_79_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.057 r  fc_layer/activation_fifo_input_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.057    fc_layer/activation_fifo_input_reg[30]_i_36_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  fc_layer/activation_fifo_input_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.171    fc_layer/activation_fifo_input_reg[30]_i_15_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  fc_layer/activation_fifo_input_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.285    fc_layer/activation_fifo_input_reg[30]_i_6_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  fc_layer/activation_fifo_input_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           1.250     9.650    fc_layer/out_index2
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.774 r  fc_layer/switching_i_55/O
                         net (fo=1, routed)           0.000     9.774    fc_layer/switching_i_55_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.306 r  fc_layer/switching_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.306    fc_layer/switching_reg_i_31_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  fc_layer/switching_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.420    fc_layer/switching_reg_i_30_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  fc_layer/switching_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.534    fc_layer/switching_reg_i_29_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  fc_layer/switching_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.648    fc_layer/switching_reg_i_20_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  fc_layer/switching_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.762    fc_layer/switching_reg_i_19_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 f  fc_layer/switching_reg_i_18/O[3]
                         net (fo=1, routed)           0.851    11.925    fc_layer_n_3668
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.306    12.231 r  switching_i_8/O
                         net (fo=1, routed)           0.000    12.231    fc_layer/out_index_reg[23]_0[3]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.632 r  fc_layer/switching_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.632    fc_layer/switching_reg_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.860 r  fc_layer/switching_reg_i_2/CO[2]
                         net (fo=2, routed)           1.487    14.347    fc_layer/switching_reg_i_2_n_1
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.313    14.660 r  fc_layer/fin_count[0]_i_5/O
                         net (fo=1, routed)           0.000    14.660    fc_layer/fin_count[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.192 r  fc_layer/fin_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.192    fc_layer/fin_count_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.505 f  fc_layer/fin_count_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.818    16.323    fc_layer/data0__0[7]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.334    16.657 f  fc_layer/mux_addr[1]_i_9/O
                         net (fo=2, routed)           0.544    17.201    fc_layer/mux_addr[1]_i_9_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.332    17.533 f  fc_layer/mux_addr[1]_i_5/O
                         net (fo=2, routed)           1.053    18.587    fc_layer/mux_addr[1]_i_5_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    18.711 r  fc_layer/mux_addr[1]_i_2/O
                         net (fo=65, routed)          1.750    20.461    fc_layer/done_counting
    SLICE_X55Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  fc_layer/out_index[0]_i_1/O
                         net (fo=54, routed)          1.007    21.591    fc_layer/out_index[0]_i_1_n_0
    SLICE_X57Y51         FDRE                                         r  fc_layer/out_index_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=8, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.541    24.477    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  fc_layer/out_index_reg[28]/C
                         clock pessimism              0.343    24.820    
                         clock uncertainty           -0.035    24.785    
    SLICE_X57Y51         FDRE (Setup_fdre_C_R)       -0.429    24.356    fc_layer/out_index_reg[28]
  -------------------------------------------------------------------
                         required time                         24.356    
                         arrival time                         -21.591    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 fc_layer/mux_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/out_index_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        16.603ns  (logic 6.039ns (36.373%)  route 10.564ns (63.627%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 24.477 - 20.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=8, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.709     4.989    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  fc_layer/mux_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  fc_layer/mux_addr_reg[1]/Q
                         net (fo=109, routed)         1.804     7.211    fc_layer/addr[1]
    SLICE_X53Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.507 r  fc_layer/activation_fifo_input[30]_i_79/O
                         net (fo=1, routed)           0.000     7.507    fc_layer/activation_fifo_input[30]_i_79_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.057 r  fc_layer/activation_fifo_input_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.057    fc_layer/activation_fifo_input_reg[30]_i_36_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  fc_layer/activation_fifo_input_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.171    fc_layer/activation_fifo_input_reg[30]_i_15_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  fc_layer/activation_fifo_input_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.285    fc_layer/activation_fifo_input_reg[30]_i_6_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  fc_layer/activation_fifo_input_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           1.250     9.650    fc_layer/out_index2
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.774 r  fc_layer/switching_i_55/O
                         net (fo=1, routed)           0.000     9.774    fc_layer/switching_i_55_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.306 r  fc_layer/switching_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.306    fc_layer/switching_reg_i_31_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  fc_layer/switching_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.420    fc_layer/switching_reg_i_30_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  fc_layer/switching_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.534    fc_layer/switching_reg_i_29_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  fc_layer/switching_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.648    fc_layer/switching_reg_i_20_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  fc_layer/switching_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.762    fc_layer/switching_reg_i_19_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 f  fc_layer/switching_reg_i_18/O[3]
                         net (fo=1, routed)           0.851    11.925    fc_layer_n_3668
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.306    12.231 r  switching_i_8/O
                         net (fo=1, routed)           0.000    12.231    fc_layer/out_index_reg[23]_0[3]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.632 r  fc_layer/switching_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.632    fc_layer/switching_reg_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.860 r  fc_layer/switching_reg_i_2/CO[2]
                         net (fo=2, routed)           1.487    14.347    fc_layer/switching_reg_i_2_n_1
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.313    14.660 r  fc_layer/fin_count[0]_i_5/O
                         net (fo=1, routed)           0.000    14.660    fc_layer/fin_count[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.192 r  fc_layer/fin_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.192    fc_layer/fin_count_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.505 f  fc_layer/fin_count_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.818    16.323    fc_layer/data0__0[7]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.334    16.657 f  fc_layer/mux_addr[1]_i_9/O
                         net (fo=2, routed)           0.544    17.201    fc_layer/mux_addr[1]_i_9_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.332    17.533 f  fc_layer/mux_addr[1]_i_5/O
                         net (fo=2, routed)           1.053    18.587    fc_layer/mux_addr[1]_i_5_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    18.711 r  fc_layer/mux_addr[1]_i_2/O
                         net (fo=65, routed)          1.750    20.461    fc_layer/done_counting
    SLICE_X55Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  fc_layer/out_index[0]_i_1/O
                         net (fo=54, routed)          1.007    21.591    fc_layer/out_index[0]_i_1_n_0
    SLICE_X57Y51         FDRE                                         r  fc_layer/out_index_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=8, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.541    24.477    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  fc_layer/out_index_reg[29]/C
                         clock pessimism              0.343    24.820    
                         clock uncertainty           -0.035    24.785    
    SLICE_X57Y51         FDRE (Setup_fdre_C_R)       -0.429    24.356    fc_layer/out_index_reg[29]
  -------------------------------------------------------------------
                         required time                         24.356    
                         arrival time                         -21.591    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 fc_layer/mux_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/out_index_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        16.603ns  (logic 6.039ns (36.373%)  route 10.564ns (63.627%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 24.477 - 20.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=8, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.709     4.989    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  fc_layer/mux_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  fc_layer/mux_addr_reg[1]/Q
                         net (fo=109, routed)         1.804     7.211    fc_layer/addr[1]
    SLICE_X53Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.507 r  fc_layer/activation_fifo_input[30]_i_79/O
                         net (fo=1, routed)           0.000     7.507    fc_layer/activation_fifo_input[30]_i_79_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.057 r  fc_layer/activation_fifo_input_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.057    fc_layer/activation_fifo_input_reg[30]_i_36_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  fc_layer/activation_fifo_input_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.171    fc_layer/activation_fifo_input_reg[30]_i_15_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  fc_layer/activation_fifo_input_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.285    fc_layer/activation_fifo_input_reg[30]_i_6_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  fc_layer/activation_fifo_input_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           1.250     9.650    fc_layer/out_index2
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.774 r  fc_layer/switching_i_55/O
                         net (fo=1, routed)           0.000     9.774    fc_layer/switching_i_55_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.306 r  fc_layer/switching_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.306    fc_layer/switching_reg_i_31_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  fc_layer/switching_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.420    fc_layer/switching_reg_i_30_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  fc_layer/switching_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.534    fc_layer/switching_reg_i_29_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  fc_layer/switching_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.648    fc_layer/switching_reg_i_20_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  fc_layer/switching_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.762    fc_layer/switching_reg_i_19_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 f  fc_layer/switching_reg_i_18/O[3]
                         net (fo=1, routed)           0.851    11.925    fc_layer_n_3668
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.306    12.231 r  switching_i_8/O
                         net (fo=1, routed)           0.000    12.231    fc_layer/out_index_reg[23]_0[3]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.632 r  fc_layer/switching_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.632    fc_layer/switching_reg_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.860 r  fc_layer/switching_reg_i_2/CO[2]
                         net (fo=2, routed)           1.487    14.347    fc_layer/switching_reg_i_2_n_1
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.313    14.660 r  fc_layer/fin_count[0]_i_5/O
                         net (fo=1, routed)           0.000    14.660    fc_layer/fin_count[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.192 r  fc_layer/fin_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.192    fc_layer/fin_count_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.505 f  fc_layer/fin_count_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.818    16.323    fc_layer/data0__0[7]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.334    16.657 f  fc_layer/mux_addr[1]_i_9/O
                         net (fo=2, routed)           0.544    17.201    fc_layer/mux_addr[1]_i_9_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.332    17.533 f  fc_layer/mux_addr[1]_i_5/O
                         net (fo=2, routed)           1.053    18.587    fc_layer/mux_addr[1]_i_5_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    18.711 r  fc_layer/mux_addr[1]_i_2/O
                         net (fo=65, routed)          1.750    20.461    fc_layer/done_counting
    SLICE_X55Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  fc_layer/out_index[0]_i_1/O
                         net (fo=54, routed)          1.007    21.591    fc_layer/out_index[0]_i_1_n_0
    SLICE_X57Y51         FDRE                                         r  fc_layer/out_index_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=8, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.541    24.477    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  fc_layer/out_index_reg[30]/C
                         clock pessimism              0.343    24.820    
                         clock uncertainty           -0.035    24.785    
    SLICE_X57Y51         FDRE (Setup_fdre_C_R)       -0.429    24.356    fc_layer/out_index_reg[30]
  -------------------------------------------------------------------
                         required time                         24.356    
                         arrival time                         -21.591    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.764ns  (required time - arrival time)
  Source:                 fc_layer/mux_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/out_index_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        16.603ns  (logic 6.039ns (36.373%)  route 10.564ns (63.627%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.477ns = ( 24.477 - 20.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=8, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.709     4.989    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  fc_layer/mux_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  fc_layer/mux_addr_reg[1]/Q
                         net (fo=109, routed)         1.804     7.211    fc_layer/addr[1]
    SLICE_X53Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.507 r  fc_layer/activation_fifo_input[30]_i_79/O
                         net (fo=1, routed)           0.000     7.507    fc_layer/activation_fifo_input[30]_i_79_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.057 r  fc_layer/activation_fifo_input_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.057    fc_layer/activation_fifo_input_reg[30]_i_36_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  fc_layer/activation_fifo_input_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.171    fc_layer/activation_fifo_input_reg[30]_i_15_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  fc_layer/activation_fifo_input_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.285    fc_layer/activation_fifo_input_reg[30]_i_6_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  fc_layer/activation_fifo_input_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           1.250     9.650    fc_layer/out_index2
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.774 r  fc_layer/switching_i_55/O
                         net (fo=1, routed)           0.000     9.774    fc_layer/switching_i_55_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.306 r  fc_layer/switching_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.306    fc_layer/switching_reg_i_31_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  fc_layer/switching_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.420    fc_layer/switching_reg_i_30_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  fc_layer/switching_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.534    fc_layer/switching_reg_i_29_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  fc_layer/switching_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.648    fc_layer/switching_reg_i_20_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  fc_layer/switching_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.762    fc_layer/switching_reg_i_19_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 f  fc_layer/switching_reg_i_18/O[3]
                         net (fo=1, routed)           0.851    11.925    fc_layer_n_3668
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.306    12.231 r  switching_i_8/O
                         net (fo=1, routed)           0.000    12.231    fc_layer/out_index_reg[23]_0[3]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.632 r  fc_layer/switching_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.632    fc_layer/switching_reg_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.860 r  fc_layer/switching_reg_i_2/CO[2]
                         net (fo=2, routed)           1.487    14.347    fc_layer/switching_reg_i_2_n_1
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.313    14.660 r  fc_layer/fin_count[0]_i_5/O
                         net (fo=1, routed)           0.000    14.660    fc_layer/fin_count[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.192 r  fc_layer/fin_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.192    fc_layer/fin_count_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.505 f  fc_layer/fin_count_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.818    16.323    fc_layer/data0__0[7]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.334    16.657 f  fc_layer/mux_addr[1]_i_9/O
                         net (fo=2, routed)           0.544    17.201    fc_layer/mux_addr[1]_i_9_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.332    17.533 f  fc_layer/mux_addr[1]_i_5/O
                         net (fo=2, routed)           1.053    18.587    fc_layer/mux_addr[1]_i_5_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    18.711 r  fc_layer/mux_addr[1]_i_2/O
                         net (fo=65, routed)          1.750    20.461    fc_layer/done_counting
    SLICE_X55Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  fc_layer/out_index[0]_i_1/O
                         net (fo=54, routed)          1.007    21.591    fc_layer/out_index[0]_i_1_n_0
    SLICE_X57Y51         FDRE                                         r  fc_layer/out_index_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=8, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.541    24.477    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y51         FDRE                                         r  fc_layer/out_index_reg[31]/C
                         clock pessimism              0.343    24.820    
                         clock uncertainty           -0.035    24.785    
    SLICE_X57Y51         FDRE (Setup_fdre_C_R)       -0.429    24.356    fc_layer/out_index_reg[31]
  -------------------------------------------------------------------
                         required time                         24.356    
                         arrival time                         -21.591    
  -------------------------------------------------------------------
                         slack                                  2.764    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 fc_layer/mux_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/out_index_reg[0]_rep__21/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        16.478ns  (logic 6.039ns (36.648%)  route 10.439ns (63.352%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 24.404 - 20.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=8, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.709     4.989    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  fc_layer/mux_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  fc_layer/mux_addr_reg[1]/Q
                         net (fo=109, routed)         1.804     7.211    fc_layer/addr[1]
    SLICE_X53Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.507 r  fc_layer/activation_fifo_input[30]_i_79/O
                         net (fo=1, routed)           0.000     7.507    fc_layer/activation_fifo_input[30]_i_79_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.057 r  fc_layer/activation_fifo_input_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.057    fc_layer/activation_fifo_input_reg[30]_i_36_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  fc_layer/activation_fifo_input_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.171    fc_layer/activation_fifo_input_reg[30]_i_15_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  fc_layer/activation_fifo_input_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.285    fc_layer/activation_fifo_input_reg[30]_i_6_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  fc_layer/activation_fifo_input_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           1.250     9.650    fc_layer/out_index2
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.774 r  fc_layer/switching_i_55/O
                         net (fo=1, routed)           0.000     9.774    fc_layer/switching_i_55_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.306 r  fc_layer/switching_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.306    fc_layer/switching_reg_i_31_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  fc_layer/switching_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.420    fc_layer/switching_reg_i_30_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  fc_layer/switching_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.534    fc_layer/switching_reg_i_29_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  fc_layer/switching_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.648    fc_layer/switching_reg_i_20_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  fc_layer/switching_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.762    fc_layer/switching_reg_i_19_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 f  fc_layer/switching_reg_i_18/O[3]
                         net (fo=1, routed)           0.851    11.925    fc_layer_n_3668
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.306    12.231 r  switching_i_8/O
                         net (fo=1, routed)           0.000    12.231    fc_layer/out_index_reg[23]_0[3]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.632 r  fc_layer/switching_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.632    fc_layer/switching_reg_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.860 r  fc_layer/switching_reg_i_2/CO[2]
                         net (fo=2, routed)           1.487    14.347    fc_layer/switching_reg_i_2_n_1
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.313    14.660 r  fc_layer/fin_count[0]_i_5/O
                         net (fo=1, routed)           0.000    14.660    fc_layer/fin_count[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.192 r  fc_layer/fin_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.192    fc_layer/fin_count_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.505 f  fc_layer/fin_count_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.818    16.323    fc_layer/data0__0[7]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.334    16.657 f  fc_layer/mux_addr[1]_i_9/O
                         net (fo=2, routed)           0.544    17.201    fc_layer/mux_addr[1]_i_9_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.332    17.533 f  fc_layer/mux_addr[1]_i_5/O
                         net (fo=2, routed)           1.053    18.587    fc_layer/mux_addr[1]_i_5_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    18.711 r  fc_layer/mux_addr[1]_i_2/O
                         net (fo=65, routed)          1.750    20.461    fc_layer/done_counting
    SLICE_X55Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  fc_layer/out_index[0]_i_1/O
                         net (fo=54, routed)          0.882    21.467    fc_layer/out_index[0]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  fc_layer/out_index_reg[0]_rep__21/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=8, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.468    24.404    fc_layer/clk_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  fc_layer/out_index_reg[0]_rep__21/C
                         clock pessimism              0.343    24.747    
                         clock uncertainty           -0.035    24.712    
    SLICE_X51Y57         FDRE (Setup_fdre_C_R)       -0.429    24.283    fc_layer/out_index_reg[0]_rep__21
  -------------------------------------------------------------------
                         required time                         24.283    
                         arrival time                         -21.467    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.816ns  (required time - arrival time)
  Source:                 fc_layer/mux_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/out_index_reg[0]_rep__4/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        16.478ns  (logic 6.039ns (36.648%)  route 10.439ns (63.352%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.404ns = ( 24.404 - 20.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=8, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.709     4.989    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  fc_layer/mux_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  fc_layer/mux_addr_reg[1]/Q
                         net (fo=109, routed)         1.804     7.211    fc_layer/addr[1]
    SLICE_X53Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.507 r  fc_layer/activation_fifo_input[30]_i_79/O
                         net (fo=1, routed)           0.000     7.507    fc_layer/activation_fifo_input[30]_i_79_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.057 r  fc_layer/activation_fifo_input_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.057    fc_layer/activation_fifo_input_reg[30]_i_36_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  fc_layer/activation_fifo_input_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.171    fc_layer/activation_fifo_input_reg[30]_i_15_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  fc_layer/activation_fifo_input_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.285    fc_layer/activation_fifo_input_reg[30]_i_6_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  fc_layer/activation_fifo_input_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           1.250     9.650    fc_layer/out_index2
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.774 r  fc_layer/switching_i_55/O
                         net (fo=1, routed)           0.000     9.774    fc_layer/switching_i_55_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.306 r  fc_layer/switching_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.306    fc_layer/switching_reg_i_31_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  fc_layer/switching_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.420    fc_layer/switching_reg_i_30_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  fc_layer/switching_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.534    fc_layer/switching_reg_i_29_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  fc_layer/switching_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.648    fc_layer/switching_reg_i_20_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  fc_layer/switching_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.762    fc_layer/switching_reg_i_19_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 f  fc_layer/switching_reg_i_18/O[3]
                         net (fo=1, routed)           0.851    11.925    fc_layer_n_3668
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.306    12.231 r  switching_i_8/O
                         net (fo=1, routed)           0.000    12.231    fc_layer/out_index_reg[23]_0[3]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.632 r  fc_layer/switching_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.632    fc_layer/switching_reg_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.860 r  fc_layer/switching_reg_i_2/CO[2]
                         net (fo=2, routed)           1.487    14.347    fc_layer/switching_reg_i_2_n_1
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.313    14.660 r  fc_layer/fin_count[0]_i_5/O
                         net (fo=1, routed)           0.000    14.660    fc_layer/fin_count[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.192 r  fc_layer/fin_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.192    fc_layer/fin_count_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.505 f  fc_layer/fin_count_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.818    16.323    fc_layer/data0__0[7]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.334    16.657 f  fc_layer/mux_addr[1]_i_9/O
                         net (fo=2, routed)           0.544    17.201    fc_layer/mux_addr[1]_i_9_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.332    17.533 f  fc_layer/mux_addr[1]_i_5/O
                         net (fo=2, routed)           1.053    18.587    fc_layer/mux_addr[1]_i_5_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    18.711 r  fc_layer/mux_addr[1]_i_2/O
                         net (fo=65, routed)          1.750    20.461    fc_layer/done_counting
    SLICE_X55Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  fc_layer/out_index[0]_i_1/O
                         net (fo=54, routed)          0.882    21.467    fc_layer/out_index[0]_i_1_n_0
    SLICE_X51Y57         FDRE                                         r  fc_layer/out_index_reg[0]_rep__4/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=8, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.468    24.404    fc_layer/clk_IBUF_BUFG
    SLICE_X51Y57         FDRE                                         r  fc_layer/out_index_reg[0]_rep__4/C
                         clock pessimism              0.343    24.747    
                         clock uncertainty           -0.035    24.712    
    SLICE_X51Y57         FDRE (Setup_fdre_C_R)       -0.429    24.283    fc_layer/out_index_reg[0]_rep__4
  -------------------------------------------------------------------
                         required time                         24.283    
                         arrival time                         -21.467    
  -------------------------------------------------------------------
                         slack                                  2.816    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 fc_layer/mux_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/out_index_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        16.702ns  (logic 6.039ns (36.156%)  route 10.663ns (63.844%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 24.488 - 20.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=8, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.709     4.989    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  fc_layer/mux_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  fc_layer/mux_addr_reg[1]/Q
                         net (fo=109, routed)         1.804     7.211    fc_layer/addr[1]
    SLICE_X53Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.507 r  fc_layer/activation_fifo_input[30]_i_79/O
                         net (fo=1, routed)           0.000     7.507    fc_layer/activation_fifo_input[30]_i_79_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.057 r  fc_layer/activation_fifo_input_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.057    fc_layer/activation_fifo_input_reg[30]_i_36_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  fc_layer/activation_fifo_input_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.171    fc_layer/activation_fifo_input_reg[30]_i_15_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  fc_layer/activation_fifo_input_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.285    fc_layer/activation_fifo_input_reg[30]_i_6_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  fc_layer/activation_fifo_input_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           1.250     9.650    fc_layer/out_index2
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.774 r  fc_layer/switching_i_55/O
                         net (fo=1, routed)           0.000     9.774    fc_layer/switching_i_55_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.306 r  fc_layer/switching_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.306    fc_layer/switching_reg_i_31_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  fc_layer/switching_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.420    fc_layer/switching_reg_i_30_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  fc_layer/switching_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.534    fc_layer/switching_reg_i_29_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  fc_layer/switching_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.648    fc_layer/switching_reg_i_20_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  fc_layer/switching_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.762    fc_layer/switching_reg_i_19_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 f  fc_layer/switching_reg_i_18/O[3]
                         net (fo=1, routed)           0.851    11.925    fc_layer_n_3668
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.306    12.231 r  switching_i_8/O
                         net (fo=1, routed)           0.000    12.231    fc_layer/out_index_reg[23]_0[3]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.632 r  fc_layer/switching_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.632    fc_layer/switching_reg_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.860 r  fc_layer/switching_reg_i_2/CO[2]
                         net (fo=2, routed)           1.487    14.347    fc_layer/switching_reg_i_2_n_1
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.313    14.660 r  fc_layer/fin_count[0]_i_5/O
                         net (fo=1, routed)           0.000    14.660    fc_layer/fin_count[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.192 r  fc_layer/fin_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.192    fc_layer/fin_count_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.505 f  fc_layer/fin_count_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.818    16.323    fc_layer/data0__0[7]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.334    16.657 f  fc_layer/mux_addr[1]_i_9/O
                         net (fo=2, routed)           0.544    17.201    fc_layer/mux_addr[1]_i_9_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.332    17.533 f  fc_layer/mux_addr[1]_i_5/O
                         net (fo=2, routed)           1.053    18.587    fc_layer/mux_addr[1]_i_5_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    18.711 r  fc_layer/mux_addr[1]_i_2/O
                         net (fo=65, routed)          1.750    20.461    fc_layer/done_counting
    SLICE_X55Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  fc_layer/out_index[0]_i_1/O
                         net (fo=54, routed)          1.106    21.691    fc_layer/out_index[0]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  fc_layer/out_index_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=8, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.551    24.488    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  fc_layer/out_index_reg[4]/C
                         clock pessimism              0.493    24.981    
                         clock uncertainty           -0.035    24.945    
    SLICE_X57Y45         FDRE (Setup_fdre_C_R)       -0.429    24.516    fc_layer/out_index_reg[4]
  -------------------------------------------------------------------
                         required time                         24.516    
                         arrival time                         -21.691    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 fc_layer/mux_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/out_index_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        16.702ns  (logic 6.039ns (36.156%)  route 10.663ns (63.844%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 24.488 - 20.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=8, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.709     4.989    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  fc_layer/mux_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  fc_layer/mux_addr_reg[1]/Q
                         net (fo=109, routed)         1.804     7.211    fc_layer/addr[1]
    SLICE_X53Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.507 r  fc_layer/activation_fifo_input[30]_i_79/O
                         net (fo=1, routed)           0.000     7.507    fc_layer/activation_fifo_input[30]_i_79_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.057 r  fc_layer/activation_fifo_input_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.057    fc_layer/activation_fifo_input_reg[30]_i_36_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  fc_layer/activation_fifo_input_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.171    fc_layer/activation_fifo_input_reg[30]_i_15_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  fc_layer/activation_fifo_input_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.285    fc_layer/activation_fifo_input_reg[30]_i_6_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  fc_layer/activation_fifo_input_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           1.250     9.650    fc_layer/out_index2
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.774 r  fc_layer/switching_i_55/O
                         net (fo=1, routed)           0.000     9.774    fc_layer/switching_i_55_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.306 r  fc_layer/switching_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.306    fc_layer/switching_reg_i_31_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  fc_layer/switching_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.420    fc_layer/switching_reg_i_30_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  fc_layer/switching_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.534    fc_layer/switching_reg_i_29_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  fc_layer/switching_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.648    fc_layer/switching_reg_i_20_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  fc_layer/switching_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.762    fc_layer/switching_reg_i_19_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 f  fc_layer/switching_reg_i_18/O[3]
                         net (fo=1, routed)           0.851    11.925    fc_layer_n_3668
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.306    12.231 r  switching_i_8/O
                         net (fo=1, routed)           0.000    12.231    fc_layer/out_index_reg[23]_0[3]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.632 r  fc_layer/switching_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.632    fc_layer/switching_reg_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.860 r  fc_layer/switching_reg_i_2/CO[2]
                         net (fo=2, routed)           1.487    14.347    fc_layer/switching_reg_i_2_n_1
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.313    14.660 r  fc_layer/fin_count[0]_i_5/O
                         net (fo=1, routed)           0.000    14.660    fc_layer/fin_count[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.192 r  fc_layer/fin_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.192    fc_layer/fin_count_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.505 f  fc_layer/fin_count_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.818    16.323    fc_layer/data0__0[7]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.334    16.657 f  fc_layer/mux_addr[1]_i_9/O
                         net (fo=2, routed)           0.544    17.201    fc_layer/mux_addr[1]_i_9_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.332    17.533 f  fc_layer/mux_addr[1]_i_5/O
                         net (fo=2, routed)           1.053    18.587    fc_layer/mux_addr[1]_i_5_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    18.711 r  fc_layer/mux_addr[1]_i_2/O
                         net (fo=65, routed)          1.750    20.461    fc_layer/done_counting
    SLICE_X55Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  fc_layer/out_index[0]_i_1/O
                         net (fo=54, routed)          1.106    21.691    fc_layer/out_index[0]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  fc_layer/out_index_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=8, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.551    24.488    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  fc_layer/out_index_reg[5]/C
                         clock pessimism              0.493    24.981    
                         clock uncertainty           -0.035    24.945    
    SLICE_X57Y45         FDRE (Setup_fdre_C_R)       -0.429    24.516    fc_layer/out_index_reg[5]
  -------------------------------------------------------------------
                         required time                         24.516    
                         arrival time                         -21.691    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 fc_layer/mux_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/out_index_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        16.702ns  (logic 6.039ns (36.156%)  route 10.663ns (63.844%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 24.488 - 20.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=8, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.709     4.989    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  fc_layer/mux_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  fc_layer/mux_addr_reg[1]/Q
                         net (fo=109, routed)         1.804     7.211    fc_layer/addr[1]
    SLICE_X53Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.507 r  fc_layer/activation_fifo_input[30]_i_79/O
                         net (fo=1, routed)           0.000     7.507    fc_layer/activation_fifo_input[30]_i_79_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.057 r  fc_layer/activation_fifo_input_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.057    fc_layer/activation_fifo_input_reg[30]_i_36_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  fc_layer/activation_fifo_input_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.171    fc_layer/activation_fifo_input_reg[30]_i_15_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  fc_layer/activation_fifo_input_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.285    fc_layer/activation_fifo_input_reg[30]_i_6_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  fc_layer/activation_fifo_input_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           1.250     9.650    fc_layer/out_index2
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.774 r  fc_layer/switching_i_55/O
                         net (fo=1, routed)           0.000     9.774    fc_layer/switching_i_55_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.306 r  fc_layer/switching_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.306    fc_layer/switching_reg_i_31_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  fc_layer/switching_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.420    fc_layer/switching_reg_i_30_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  fc_layer/switching_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.534    fc_layer/switching_reg_i_29_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  fc_layer/switching_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.648    fc_layer/switching_reg_i_20_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  fc_layer/switching_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.762    fc_layer/switching_reg_i_19_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 f  fc_layer/switching_reg_i_18/O[3]
                         net (fo=1, routed)           0.851    11.925    fc_layer_n_3668
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.306    12.231 r  switching_i_8/O
                         net (fo=1, routed)           0.000    12.231    fc_layer/out_index_reg[23]_0[3]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.632 r  fc_layer/switching_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.632    fc_layer/switching_reg_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.860 r  fc_layer/switching_reg_i_2/CO[2]
                         net (fo=2, routed)           1.487    14.347    fc_layer/switching_reg_i_2_n_1
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.313    14.660 r  fc_layer/fin_count[0]_i_5/O
                         net (fo=1, routed)           0.000    14.660    fc_layer/fin_count[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.192 r  fc_layer/fin_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.192    fc_layer/fin_count_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.505 f  fc_layer/fin_count_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.818    16.323    fc_layer/data0__0[7]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.334    16.657 f  fc_layer/mux_addr[1]_i_9/O
                         net (fo=2, routed)           0.544    17.201    fc_layer/mux_addr[1]_i_9_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.332    17.533 f  fc_layer/mux_addr[1]_i_5/O
                         net (fo=2, routed)           1.053    18.587    fc_layer/mux_addr[1]_i_5_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    18.711 r  fc_layer/mux_addr[1]_i_2/O
                         net (fo=65, routed)          1.750    20.461    fc_layer/done_counting
    SLICE_X55Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  fc_layer/out_index[0]_i_1/O
                         net (fo=54, routed)          1.106    21.691    fc_layer/out_index[0]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  fc_layer/out_index_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=8, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.551    24.488    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  fc_layer/out_index_reg[6]/C
                         clock pessimism              0.493    24.981    
                         clock uncertainty           -0.035    24.945    
    SLICE_X57Y45         FDRE (Setup_fdre_C_R)       -0.429    24.516    fc_layer/out_index_reg[6]
  -------------------------------------------------------------------
                         required time                         24.516    
                         arrival time                         -21.691    
  -------------------------------------------------------------------
                         slack                                  2.825    

Slack (MET) :             2.825ns  (required time - arrival time)
  Source:                 fc_layer/mux_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            fc_layer/out_index_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sysClk rise@20.000ns - sysClk rise@0.000ns)
  Data Path Delay:        16.702ns  (logic 6.039ns (36.156%)  route 10.663ns (63.844%))
  Logic Levels:           22  (CARRY4=14 LUT2=1 LUT3=3 LUT4=3 LUT5=1)
  Clock Path Skew:        -0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.488ns = ( 24.488 - 20.000 ) 
    Source Clock Delay      (SCD):    4.989ns
    Clock Pessimism Removal (CPR):    0.493ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         1.008     1.008 r  clk_IBUF_inst/O
                         net (fo=8, routed)           2.171     3.179    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.280 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.709     4.989    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y27         FDRE                                         r  fc_layer/mux_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDRE (Prop_fdre_C_Q)         0.419     5.408 r  fc_layer/mux_addr_reg[1]/Q
                         net (fo=109, routed)         1.804     7.211    fc_layer/addr[1]
    SLICE_X53Y46         LUT4 (Prop_lut4_I0_O)        0.296     7.507 r  fc_layer/activation_fifo_input[30]_i_79/O
                         net (fo=1, routed)           0.000     7.507    fc_layer/activation_fifo_input[30]_i_79_n_0
    SLICE_X53Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.057 r  fc_layer/activation_fifo_input_reg[30]_i_36/CO[3]
                         net (fo=1, routed)           0.000     8.057    fc_layer/activation_fifo_input_reg[30]_i_36_n_0
    SLICE_X53Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.171 r  fc_layer/activation_fifo_input_reg[30]_i_15/CO[3]
                         net (fo=1, routed)           0.000     8.171    fc_layer/activation_fifo_input_reg[30]_i_15_n_0
    SLICE_X53Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.285 r  fc_layer/activation_fifo_input_reg[30]_i_6/CO[3]
                         net (fo=1, routed)           0.000     8.285    fc_layer/activation_fifo_input_reg[30]_i_6_n_0
    SLICE_X53Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.399 r  fc_layer/activation_fifo_input_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           1.250     9.650    fc_layer/out_index2
    SLICE_X56Y44         LUT3 (Prop_lut3_I2_O)        0.124     9.774 r  fc_layer/switching_i_55/O
                         net (fo=1, routed)           0.000     9.774    fc_layer/switching_i_55_n_0
    SLICE_X56Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.306 r  fc_layer/switching_reg_i_31/CO[3]
                         net (fo=1, routed)           0.000    10.306    fc_layer/switching_reg_i_31_n_0
    SLICE_X56Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.420 r  fc_layer/switching_reg_i_30/CO[3]
                         net (fo=1, routed)           0.000    10.420    fc_layer/switching_reg_i_30_n_0
    SLICE_X56Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.534 r  fc_layer/switching_reg_i_29/CO[3]
                         net (fo=1, routed)           0.000    10.534    fc_layer/switching_reg_i_29_n_0
    SLICE_X56Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.648 r  fc_layer/switching_reg_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.648    fc_layer/switching_reg_i_20_n_0
    SLICE_X56Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.762 r  fc_layer/switching_reg_i_19/CO[3]
                         net (fo=1, routed)           0.000    10.762    fc_layer/switching_reg_i_19_n_0
    SLICE_X56Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.075 f  fc_layer/switching_reg_i_18/O[3]
                         net (fo=1, routed)           0.851    11.925    fc_layer_n_3668
    SLICE_X55Y47         LUT3 (Prop_lut3_I0_O)        0.306    12.231 r  switching_i_8/O
                         net (fo=1, routed)           0.000    12.231    fc_layer/out_index_reg[23]_0[3]
    SLICE_X55Y47         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.632 r  fc_layer/switching_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.632    fc_layer/switching_reg_i_3_n_0
    SLICE_X55Y48         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.860 r  fc_layer/switching_reg_i_2/CO[2]
                         net (fo=2, routed)           1.487    14.347    fc_layer/switching_reg_i_2_n_1
    SLICE_X61Y19         LUT2 (Prop_lut2_I1_O)        0.313    14.660 r  fc_layer/fin_count[0]_i_5/O
                         net (fo=1, routed)           0.000    14.660    fc_layer/fin_count[0]_i_5_n_0
    SLICE_X61Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    15.192 r  fc_layer/fin_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000    15.192    fc_layer/fin_count_reg[0]_i_1_n_0
    SLICE_X61Y20         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.505 f  fc_layer/fin_count_reg[7]_i_2/O[3]
                         net (fo=2, routed)           0.818    16.323    fc_layer/data0__0[7]
    SLICE_X63Y20         LUT4 (Prop_lut4_I1_O)        0.334    16.657 f  fc_layer/mux_addr[1]_i_9/O
                         net (fo=2, routed)           0.544    17.201    fc_layer/mux_addr[1]_i_9_n_0
    SLICE_X62Y20         LUT5 (Prop_lut5_I0_O)        0.332    17.533 f  fc_layer/mux_addr[1]_i_5/O
                         net (fo=2, routed)           1.053    18.587    fc_layer/mux_addr[1]_i_5_n_0
    SLICE_X62Y25         LUT4 (Prop_lut4_I2_O)        0.124    18.711 r  fc_layer/mux_addr[1]_i_2/O
                         net (fo=65, routed)          1.750    20.461    fc_layer/done_counting
    SLICE_X55Y61         LUT3 (Prop_lut3_I1_O)        0.124    20.585 r  fc_layer/out_index[0]_i_1/O
                         net (fo=54, routed)          1.106    21.691    fc_layer/out_index[0]_i_1_n_0
    SLICE_X57Y45         FDRE                                         r  fc_layer/out_index_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    20.000    20.000 r  
    AA9                                               0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.874    20.874 r  clk_IBUF_inst/O
                         net (fo=8, routed)           1.972    22.846    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    22.937 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        1.551    24.488    fc_layer/clk_IBUF_BUFG
    SLICE_X57Y45         FDRE                                         r  fc_layer/out_index_reg[7]/C
                         clock pessimism              0.493    24.981    
                         clock uncertainty           -0.035    24.945    
    SLICE_X57Y45         FDRE (Setup_fdre_C_R)       -0.429    24.516    fc_layer/out_index_reg[7]
  -------------------------------------------------------------------
                         required time                         24.516    
                         arrival time                         -21.691    
  -------------------------------------------------------------------
                         slack                                  2.825    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.377%)  route 0.247ns (63.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.589     1.514    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y0          FDRE                                         r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.247     1.901    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X30Y1          RAMD32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.857     2.030    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X30Y1          RAMD32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.377%)  route 0.247ns (63.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.589     1.514    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y0          FDRE                                         r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.247     1.901    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X30Y1          RAMD32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.857     2.030    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X30Y1          RAMD32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.377%)  route 0.247ns (63.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.589     1.514    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y0          FDRE                                         r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.247     1.901    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X30Y1          RAMD32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.857     2.030    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X30Y1          RAMD32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.377%)  route 0.247ns (63.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.589     1.514    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y0          FDRE                                         r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.247     1.901    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X30Y1          RAMD32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.857     2.030    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X30Y1          RAMD32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.377%)  route 0.247ns (63.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.589     1.514    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y0          FDRE                                         r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.247     1.901    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X30Y1          RAMD32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.857     2.030    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X30Y1          RAMD32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.377%)  route 0.247ns (63.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.589     1.514    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y0          FDRE                                         r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.247     1.901    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X30Y1          RAMD32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.857     2.030    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X30Y1          RAMD32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X30Y1          RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.839    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.377%)  route 0.247ns (63.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.589     1.514    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y0          FDRE                                         r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.247     1.901    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X30Y1          RAMS32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.857     2.030    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X30Y1          RAMS32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X30Y1          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.839    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.377%)  route 0.247ns (63.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.589     1.514    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X29Y0          FDRE                                         r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y0          FDRE (Prop_fdre_C_Q)         0.141     1.655 r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc1.gsym.count_d2_reg[1]/Q
                         net (fo=50, routed)          0.247     1.901    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/ADDRD1
    SLICE_X30Y1          RAMS32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.857     2.030    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/WCLK
    SLICE_X30Y1          RAMS32                                       r  conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1/CLK
                         clock pessimism             -0.501     1.530    
    SLICE_X30Y1          RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.839    conv_layer/generate_conv[6].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.063    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.131%)  route 0.202ns (58.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.595     1.520    conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y2          FDRE                                         r  conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=34, routed)          0.202     1.863    conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X16Y2          RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.864     2.037    conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X16Y2          RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
                         clock pessimism             -0.482     1.556    
    SLICE_X16Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.796    conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by sysClk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.141ns (41.131%)  route 0.202ns (58.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.236     0.236 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.663     0.899    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.925 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.595     1.520    conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X15Y2          FDRE                                         r  conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y2          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/Q
                         net (fo=34, routed)          0.202     1.863    conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/ADDRD3
    SLICE_X16Y2          RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    AA9                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA9                  IBUF (Prop_ibuf_I_O)         0.425     0.425 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.719     1.144    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.173 r  clk_IBUF_BUFG_inst/O
                         net (fo=7384, routed)        0.864     2.037    conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/WCLK
    SLICE_X16Y2          RAMD32                                       r  conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
                         clock pessimism             -0.482     1.556    
    SLICE_X16Y2          RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.796    conv_layer/generate_conv[13].conv_gen/x_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.796    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y16  conv1/conv0/fifo_128_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y16  conv1/conv0/fifo_128_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y1   conv_layer/generate_conv[7].conv_gen/o_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X4Y1   conv_layer/generate_conv[7].conv_gen/o_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2   conv_layer/generate_conv[15].conv_gen/o_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X1Y2   conv_layer/generate_conv[15].conv_gen/o_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y6   conv1/conv1/fifo_128_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB18_X0Y6   conv1/conv1/fifo_128_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y1   conv_layer/generate_conv[4].conv_gen/o_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         20.000      17.056     RAMB36_X3Y1   conv_layer/generate_conv[4].conv_gen/o_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y2   conv_layer/generate_conv[7].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y2   conv_layer/generate_conv[7].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y2   conv_layer/generate_conv[7].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y2   conv_layer/generate_conv[7].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y2   conv_layer/generate_conv[7].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y2   conv_layer/generate_conv[7].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y2   conv_layer/generate_conv[7].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y2   conv_layer/generate_conv[7].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y0   conv_layer/generate_conv[7].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X82Y0   conv_layer/generate_conv[7].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y20  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y20  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y20  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y20  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y20  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y20  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y20  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y20  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y19  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X16Y19  conv_layer/generate_conv[8].conv_gen/h_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_17/RAMA_D1/CLK



