import CEngine
import Foundation
import Hypervisor

/// What the embedding machine provides: x86 devices, MSRs and CPUID stay out here. QEMU's AccelOps layer is meant to implement
/// this protocol; see `DESIGN.md`. Each call runs on the vCPU thread with the guest stopped at an x86 boundary or an ARM load.
public protocol EngineMachine: AnyObject {
    func mmioRead(address: UInt64, size: Int) -> UInt64
    func mmioWrite(address: UInt64, size: Int, value: UInt64)
    func portRead(port: UInt16, size: Int) -> UInt32
    func portWrite(port: UInt16, size: Int, value: UInt32)
    func readMSR(_ msr: UInt32) -> UInt64?
    func writeMSR(_ msr: UInt32, value: UInt64) -> Bool
    func cpuid(leaf: UInt32, subleaf: UInt32) -> (eax: UInt32, ebx: UInt32, ecx: UInt32, edx: UInt32)
    /// Returns the next external interrupt vector the local APIC model would deliver, if any.
    func acknowledgeInterrupt() -> UInt8?
    /// The guest ran `hlt`. Blocks until an interrupt may be pending. False: nothing can ever wake it, the run ends.
    func waitForInterrupt(deadlineNanos: UInt64) -> Bool
    /// EOI of a level-triggered vector, for the IO-APIC model.
    func apicEOI(vector: UInt8)
    /// An IPI the local APIC model cannot finish alone. High word in bits 63:32.
    func apicICR(_ icr: UInt64)
    /// True when an interrupt wants delivering; the engine then raises the guest's IRQ line on the vCPU thread.
    func hasInterruptWaiting() -> Bool
    /// User-mode shim only: an x86 `syscall` with no kernel model. Registers are in `state`.
    func syscall(_ state: UnsafeMutablePointer<EngineCtx>, engine: Engine) throws
}

public struct EngineOptions {
    public var hostRAM: UnsafeMutableRawPointer?
    public var ramBytes: UInt64 = 2 << 30
    public var preciseFlags = true
    public var useTSO = true
    public var kernelModel = false
    public var tzcntLzcnt = false
    public var codeCacheBytes: UInt64 = 0
    public var shadowPoolPages: UInt32 = 0
    /// Nonzero: this many bytes of RAM at GPA 0, the rest at GPA 4 GB.
    public var ramBelow4G: UInt64 = 0
    /// Another CPU emulator owns the machine and takes single instructions back: see `ENGINE_RUN_FALLBACK`.
    public var hybrid = false
    public init() {}
}

public enum RunOutcome: Equatable, Sendable {
    case boundary(rip: UInt64)
    case halted(rax: UInt64)
    case exited(code: Int32)
    case fallback(rip: UInt64)
}

/// One x86 vCPU, created and run on the calling thread. The first one makes the VM; `init(secondaryOf:index:)` adds another to it, on its own thread.
public final class Engine {
    public let options: EngineOptions
    public let cpuIndex: UInt32
    private let translatorLock: UnsafeMutablePointer<os_unfair_lock>
    public let ram: UnsafeMutableRawPointer
    let priv: UnsafeMutableRawPointer
    public let ctx: UnsafeMutablePointer<EngineCtx>
    public weak var machine: EngineMachine?
    var vcpu: hv_vcpu_t = 0
    var vcpuExit: UnsafeMutablePointer<hv_vcpu_exit_t>!
    public private(set) var exitCount: UInt64 = 0
    private nonisolated(unsafe) var watchdogFired = false
    private var trace = Int(ProcessInfo.processInfo.environment["ENGINE_TRACE"] ?? "") ?? 0
    public var exitCode: Int32?
    public var requestStop = false
    public internal(set) var boundaryRIP: UInt64 = 0
    private var vtimerMasked = false
    private var vtimerExits = 0
    private var irqLine = false
    private var vtimerOffset: UInt64 = 0
    /// One past the highest RAM GPA. Below it there can be holes, which `PI_RAM` tells apart.
    public let ramTop: UInt64
    public var tally: Tally?
    // For stall reports, read from another thread. One word each, written around each exit.
    private nonisolated(unsafe) var inVCPURun = false
    private nonisolated(unsafe) var lastHostCall = 0
    private nonisolated(unsafe) var fallbackCount: UInt64 = 0
    private nonisolated(unsafe) var portCount: UInt64 = 0

    public init(options: EngineOptions) throws {
        self.options = options
        cpuIndex = 0
        translatorLock = .allocate(capacity: 1)
        translatorLock.initialize(to: os_unfair_lock())
        let below = options.ramBelow4G
        ramTop = below != 0 && options.ramBytes > below ? (1 << 32) + options.ramBytes - below : options.ramBytes
        // The monitor's per-frame tables hold 32 GB of frames; see MIRROR_HEAD_OFF and RMAP_HEAD_OFF.
        if ramTop > 32 << 30 { throw EngineError.stop("RAM reaches past GPA 32 GB") }
        try hvCheck("hv_vm_create") {
            let config = hv_vm_config_create()
            if #available(macOS 26.0, *) {
                _ = hv_vm_config_set_ipa_granule(config, HV_IPA_GRANULE_16KB)
            }
            return hv_vm_create(config)
        }
        func anon(_ bytes: UInt64) throws -> UnsafeMutableRawPointer {
            let p = mmap(nil, Int(bytes), PROT_READ | PROT_WRITE, MAP_ANON | MAP_PRIVATE, -1, 0)
            guard let p, p != MAP_FAILED else { throw EngineError.stop("mmap failed") }
            return p
        }
        ram = try options.hostRAM ?? anon(options.ramBytes)
        priv = try anon(kPrivSize)
        ctx = (priv + Int(kOffCtx)).bindMemory(to: EngineCtx.self, capacity: 1)
        let rwx = hv_memory_flags_t(HV_MEMORY_READ | HV_MEMORY_WRITE | HV_MEMORY_EXEC)
        if ramTop > options.ramBytes {
            try hvCheck("hv_vm_map ram below 4 GB") { hv_vm_map(ram, 0, Int(below), rwx) }
            try hvCheck("hv_vm_map ram above 4 GB") { hv_vm_map(ram + Int(below), 1 << 32, Int(options.ramBytes - below), rwx) }
        } else {
            try hvCheck("hv_vm_map ram") { hv_vm_map(ram, 0, Int(options.ramBytes), rwx) }
        }
        try hvCheck("hv_vm_map private") { hv_vm_map(priv, kPrivIPA, Int(kPrivSize), rwx) }
        try loadMonitor()
        var config = TrConfig()
        config.priv = priv.assumingMemoryBound(to: UInt8.self)
        config.ram = ram.assumingMemoryBound(to: UInt8.self)
        config.ram_size = ramTop
        config.ram_below_4g = ramTop > options.ramBytes ? below : 0
        config.hybrid = options.hybrid
        let environment = ProcessInfo.processInfo.environment
        config.no_bulk_rep = options.hybrid && environment["LC_HVDBT_NO_BULK"] == "1"
        config.no_return_prediction = options.hybrid && environment["LC_HVDBT_NO_RETURN_PREDICTION"] == "1"
        config.all_flags_live = options.hybrid && environment["LC_HVDBT_ALL_FLAGS"] == "1"
        config.precise_flags = options.preciseFlags
        config.has_tzcnt_lzcnt = options.tzcntLzcnt
        config.code_cache_bytes = options.codeCacheBytes
        let stubs = kPrivVA + kOffStubs
        config.stub_lookup = stubs
        config.stub_ret_miss = stubs + 0x80
        config.stub_pushf = stubs + 0x100
        config.stub_sahf = stubs + 0x180
        tr_init(&config)
        ctx.pointee.vcpu_count = 1
        try setUpVCPU()
    }

    /// Another vCPU in `first`'s VM. Call on the thread that will run it. `prepareCount` must have been called before the first vCPU ran; this one may start later.
    public init(secondaryOf first: Engine, index: UInt32) throws {
        options = first.options
        cpuIndex = index
        translatorLock = first.translatorLock
        ram = first.ram
        priv = first.priv
        ramTop = first.ramTop
        bootTTBR = first.bootTTBR
        ctx = (priv + Int(kOffCtx + UInt64(index) * kCtxSlot)).bindMemory(to: EngineCtx.self, capacity: 1)
        try setUpVCPU()
        // One clock: the TSC and the APIC timer read this counter on every vCPU.
        vtimerOffset = first.vtimerOffset
        try hvCheck("set vtimer offset") { hv_vcpu_set_vtimer_offset(vcpu, vtimerOffset) }
    }

    /// On the first vCPU, before any vCPU runs: how many this VM will have.
    public func prepareCount(_ count: UInt32) { ctx.pointee.vcpu_count = count }

    // ---- Private memory ----
    private func loadMonitor() throws {
        let bytes = Array(UnsafeBufferPointer(start: engine_monitor_macho_ptr(), count: engine_monitor_macho_size()))
        let image = try MachOImage(bytes: bytes)
        image.copy(to: priv, origin: kPrivVA)

        // Static tables for the private slots, 2 MB blocks, shared by every shadow root.
        var next = kOffPT
        func table() -> UInt64 {
            let at = next
            next += 4096
            return at
        }
        func slot(_ tableOff: UInt64, _ index: Int) -> UnsafeMutablePointer<UInt64> {
            (priv + Int(tableOff)).assumingMemoryBound(to: UInt64.self) + index
        }
        func ipa(_ off: UInt64) -> UInt64 { kPrivIPA + off }
        let valid: UInt64 = 3
        let af: UInt64 = 1 << 10
        let sh: UInt64 = 3 << 8
        let uxn: UInt64 = 1 << 54
        let pxn: UInt64 = 1 << 53
        let apEL1RW: UInt64 = 0 << 6
        let apRW: UInt64 = 1 << 6
        let apEL1RO: UInt64 = 2 << 6
        let apRO: UInt64 = 3 << 6
        let block = af | sh | 1

        // Boot root, used until the monitor builds the first view.
        let bootRoot = table()
        let privL1 = table()
        let privL2 = table()
        slot(bootRoot, Int((kPrivVA >> 39) & 0x1FF)).pointee = ipa(privL1) | valid
        slot(privL1, Int((kPrivVA >> 30) & 0x1FF)).pointee = ipa(privL2) | valid
        var off: UInt64 = 0
        while off < kPrivSize {
            var attrs: UInt64
            switch off {
            case kOffMonText..<kOffMonData: attrs = apEL1RO | uxn  // monitor text: EL1 execute
            case kOffStubs..<(kOffCC + kCCSize): attrs = apEL1RW | pxn  // stubs and code: EL0 execute-only
            case kOffCtx..<kOffRStacks: attrs = apRW | uxn | pxn
            case kOffHash..<kOffBlocks: attrs = apRO | uxn | pxn
            default: attrs = apEL1RW | uxn | pxn
            }
            if off == kOffStubs { attrs = apEL1RO | pxn }
            slot(privL2, Int(off >> 21)).pointee = ipa(off) | block | attrs
            off += 2 << 20
        }
        // Return stacks grow down: each slot is an unmapped guard, then the writable part.
        for cpu in 0..<UInt32(MAX_VCPUS) {
            let stacks = engine_off_rstacks(cpu)
            let rstackL3 = table()
            slot(privL2, Int((stacks >> 21) & 0x1FF)).pointee = ipa(rstackL3) | valid
            var page: UInt64 = 0
            while page < 2 << 20 {
                let inSlot = page % kRStackSlot
                if inSlot >= kRStackSlot - kRStackBytes {
                    slot(rstackL3, Int(page >> 12)).pointee =
                        ipa(stacks + page) | valid | af | sh | apRW | uxn | pxn
                }
                page += 4096
            }
        }
        // RAM alias for the monitor: 1 GB blocks where possible.
        let ramL1 = table()
        var gb: UInt64 = 0
        while gb < ramTop {
            slot(ramL1, Int((kRamAliasVA + gb) >> 30) & 0x1FF).pointee = gb | block | apEL1RW | uxn | pxn
            gb += 1 << 30
        }
        // Handed to the monitor: the root-level descriptors of its private slots.
        let handoff = (priv + Int(kOffMonData) + (1 << 20)).assumingMemoryBound(to: UInt64.self)
        handoff[0] = ipa(privL1) | valid
        handoff[1] = ipa(ramL1) | valid
        slot(bootRoot, Int((kRamAliasVA >> 39) & 0x1FF)).pointee = ipa(ramL1) | valid
        bootTTBR = ipa(bootRoot)
    }
    private var bootTTBR: UInt64 = 0

    private func setUpVCPU() throws {
        try hvCheck("hv_vcpu_create") { hv_vcpu_create(&vcpu, &vcpuExit, nil) }
        func sys(_ reg: hv_sys_reg_t, _ value: UInt64) throws {
            try hvCheck("set sys reg") { hv_vcpu_set_sys_reg(vcpu, reg, value) }
        }
        var actlr: UInt64 = 0
        hv_vcpu_get_sys_reg(vcpu, HV_SYS_REG_ACTLR_EL1, &actlr)
        try sys(HV_SYS_REG_ACTLR_EL1, options.useTSO ? actlr | 2 : actlr & ~2)
        try sys(HV_SYS_REG_MAIR_EL1, 0xFF)
        // 48-bit VA both ways, 4 KB granule, 16-bit ASIDs from TTBR0, 36-bit IPA.
        let tcr: UInt64 =
            16 | 16 << 16 | 3 << 12 | 1 << 10 | 1 << 8 | 3 << 28 | 1 << 26 | 1 << 24 | 2 << 30 | 1 << 32 | 1 << 36
        try sys(HV_SYS_REG_TCR_EL1, tcr)
        try sys(HV_SYS_REG_TTBR0_EL1, bootTTBR)
        try sys(HV_SYS_REG_TTBR1_EL1, bootTTBR)
        try sys(HV_SYS_REG_VBAR_EL1, engine_sym_mon_vectors)
        // MMU, caches, nAA for LSE2, RES1 bits.
        try sys(HV_SYS_REG_SCTLR_EL1, 0x30D0_0800 | 1 | 1 << 2 | 1 << 12 | 1 << 6)
        try sys(HV_SYS_REG_CPACR_EL1, 3 << 20)
        let stackTop = kPrivVA + kOffMonCPU + (UInt64(cpuIndex) + 1) * kCtxSlot - 16
        try sys(HV_SYS_REG_SP_EL1, stackTop)
        try sys(HV_SYS_REG_TPIDR_EL1, stackTop)
        try hvCheck("set x18") { hv_vcpu_set_reg(vcpu, HV_REG_X18, kPrivVA + kOffCtx + UInt64(cpuIndex) * kCtxSlot) }
        hv_vcpu_get_vtimer_offset(vcpu, &vtimerOffset)
        try hvCheck("unmask vtimer") { hv_vcpu_set_vtimer_mask(vcpu, false) }
        ctx.pointee.apic_id = cpuIndex << 24
        ctx.pointee.ram_size = ramTop
        ctx.pointee.hybrid = options.hybrid ? 1 : 0
        ctx.pointee.share_user = options.hybrid && ProcessInfo.processInfo.environment["LC_HVDBT_NO_SHARE"] != "1" ? 1 : 0
        ctx.pointee.clts_on_host = options.hybrid && ProcessInfo.processInfo.environment["LC_HVDBT_CLTS_TCG"] == "1" ? 1 : 0
        ctx.pointee.tsc_den = 1
        ctx.pointee.resume_mxcsr = 0x1F80
        if cpuIndex == 0 {
            let pageInfo = priv + Int(kOffPageInfo)
            let lowFrames = Int(min(options.ramBelow4G != 0 ? options.ramBelow4G : options.ramBytes, options.ramBytes) >> 12)
            memset(pageInfo, Int32(PI_RAM), lowFrames)
            if ramTop > options.ramBytes { memset(pageInfo + (1 << 20), Int32(PI_RAM), Int((ramTop - (1 << 32)) >> 12)) }
        }
        ctx.pointee.df = 1
        ctx.pointee.rflags_sys = 0x202
        ctx.pointee.spsr = 1 << 29  // EL0t, C set: x86 CF clear
        ctx.pointee.model_kernel = options.kernelModel ? 1 : 0
        ctx.pointee.pool_limit = options.shadowPoolPages
        ctx.pointee.cr0 = 0x8001_0033
        ctx.pointee.cr4 = 0x620
        ctx.pointee.efer = 0xD01
    }

    // ---- Running ----

    /// Starts the x86 CPU at `rip`. The caller filled registers in `ctx` and page tables in RAM.
    public func run(entry rip: UInt64) throws -> RunOutcome {
        ctx.pointee.req_a.0 = rip
        if let seconds = ProcessInfo.processInfo.environment["ENGINE_WATCHDOG"].flatMap(Double.init) {
            let target = vcpu
            Thread.detachNewThread { [weak self] in
                Thread.sleep(forTimeInterval: seconds)
                self?.watchdogFired = true
                var v = target
                hv_vcpus_exit(&v, 1)
            }
        }
        try hvCheck("set pc") { hv_vcpu_set_reg(vcpu, HV_REG_PC, engine_sym_mon_init) }
        try hvCheck("set cpsr") { hv_vcpu_set_reg(vcpu, HV_REG_CPSR, 0x3C5) }
        return try runLoop()
    }

    // For the tally: ticks inside hv_vcpu_run, and per host call their number and the ticks from the exit to the end of handling.
    var ticksInVCPU: UInt64 = 0
    var hostCallCount = [UInt64](repeating: 0, count: 32)
    var hostCallTicks = [UInt64](repeating: 0, count: 32)

    private func runLoop() throws -> RunOutcome {
        while true {
            // The hypervisor forgets a pending interrupt at each exit, so the line is held here until the monitor takes it.
            if irqLine { hv_vcpu_set_pending_interrupt(vcpu, HV_INTERRUPT_TYPE_IRQ, true) }
            inVCPURun = true
            let entered = mach_absolute_time()
            let r = hv_vcpu_run(vcpu)
            let left = mach_absolute_time()
            ticksInVCPU &+= left &- entered
            inVCPURun = false
            if r != HV_SUCCESS { throw EngineError.hypervisor("hv_vcpu_run", r) }
            exitCount += 1
            switch vcpuExit.pointee.reason {
            case HV_EXIT_REASON_EXCEPTION:
                let syndrome = vcpuExit.pointee.exception.syndrome
                let ec = syndrome >> 26
                if ec != 0x16 {
                    var pc: UInt64 = 0
                    hv_vcpu_get_reg(vcpu, HV_REG_PC, &pc)
                    throw EngineError.stop(
                        "unexpected exit: syndrome \(hex(syndrome)) pc \(hex(pc)) va \(hex(vcpuExit.pointee.exception.virtual_address))")
                }
                var code: UInt64 = 0
                hv_vcpu_get_reg(vcpu, HV_REG_X0, &code)
                if trace > 0 {
                    trace -= 1
                    FileHandle.standardError.write(
                        Data(
                            "hc \(code) a0 \(hex(ctx.pointee.req_a.0)) a1 \(hex(ctx.pointee.req_a.1)) a2 \(hex(ctx.pointee.req_a.2)) elr \(hex(ctx.pointee.elr)) esr \(hex(ctx.pointee.esr))\n"
                                .utf8))
                }
                lastHostCall = Int(code)
                let outcome = try hostCall(Int(code))
                if code < 32 {
                    hostCallCount[Int(code)] &+= 1
                    hostCallTicks[Int(code)] &+= mach_absolute_time() &- left
                }
                if let outcome { return outcome }
            case HV_EXIT_REASON_CANCELED:
                if watchdogFired {
                    var pc: UInt64 = 0
                    var elr: UInt64 = 0
                    var esr: UInt64 = 0
                    var far: UInt64 = 0
                    hv_vcpu_get_reg(vcpu, HV_REG_PC, &pc)
                    hv_vcpu_get_sys_reg(vcpu, HV_SYS_REG_ELR_EL1, &elr)
                    hv_vcpu_get_sys_reg(vcpu, HV_SYS_REG_ESR_EL1, &esr)
                    hv_vcpu_get_sys_reg(vcpu, HV_SYS_REG_FAR_EL1, &far)
                    let regs = withUnsafeBytes(of: &ctx.pointee.x) { Array($0.bindMemory(to: UInt64.self)) }
                    var ctl: UInt64 = 0
                    var cval: UInt64 = 0
                    hv_vcpu_get_sys_reg(vcpu, HV_SYS_REG_CNTV_CTL_EL0, &ctl)
                    hv_vcpu_get_sys_reg(vcpu, HV_SYS_REG_CNTV_CVAL_EL0, &cval)
                    FileHandle.standardError.write(
                        Data(
                            "vtimer ctl \(ctl) cval \(hex(cval)) deadline \(hex(ctx.pointee.apic_deadline_cnt)) now \(hex(mach_absolute_time() &- vtimerOffset)) lvt \(hex(UInt64(ctx.pointee.apic_lvt_timer))) vtexits \(vtimerExits) masked \(vtimerMasked) irqs \(ctx.pointee.stat_irq) apictimer \(ctx.pointee.stat_apic_timer) rf \(hex(ctx.pointee.rflags_sys))\n"
                                .utf8))
                    throw EngineError.stop(
                        "watchdog: pc \(hex(pc)) elr \(hex(elr)) esr \(hex(esr)) far \(hex(far)) exits \(exitCount) "
                            + "ctx.elr \(hex(ctx.pointee.elr)) x16 \(hex(regs[16])) x30 \(hex(regs[30]))")
                }
                // A kick means a device interrupt, a posted vector or a stop request: the monitor sorts out which.
                irqLine = true
                continue
            case HV_EXIT_REASON_VTIMER_ACTIVATED:
                // The APIC timer's compare fired. The monitor rearms it during the IRQ it now takes, then HC_IRQ unmasks.
                hv_vcpu_set_vtimer_mask(vcpu, true)
                vtimerMasked = true
                vtimerExits += 1
                irqLine = true
                continue
            default:
                throw EngineError.stop("unexpected exit reason \(vcpuExit.pointee.reason)")
            }
        }
    }

    public func stats() -> String {
        let t = tr_stats()
        var line =
            "exits \(exitCount) blocks \(t.blocks) x86-insns \(t.insns) arm-words \(t.words) "
            + "invalidated \(t.invalidated) fills \(ctx.pointee.stat_fills) dirty \(ctx.pointee.stat_dirty) "
            + "smc \(ctx.pointee.stat_smc) pfs \(ctx.pointee.stat_pf_delivered) pt-writes \(ctx.pointee.stat_pt_writes) "
            + "steps \(ctx.pointee.stat_steps) irqs \(ctx.pointee.stat_irq) view-evictions \(ctx.pointee.stat_view_evictions) unshadowed \(ctx.pointee.stat_pt_unshadow) pool-reclaims \(ctx.pointee.stat_pool_reclaim)"
        if t.insns > 0 { line += String(format: " words/insn %.2f", Double(t.words) / Double(t.insns)) }
        return line
    }

    private func hostCall(_ code: Int) throws -> RunOutcome? {
        let c = ctx
        // The translator's tables are one set for the VM. Taken here, in the slow path of a host exit that costs far more.
        let translating = code == Int(HC_TRANSLATE) || code == Int(HC_SMC) || code == Int(HC_VIEW_INVALIDATE_VA) || code == Int(HC_VIEW_DROP)
        if translating { os_unfair_lock_lock(translatorLock) }
        defer { if translating { os_unfair_lock_unlock(translatorLock) } }
        switch code {
        case Int(HC_TRANSLATE):
            let view = Int32(c.pointee.req_a.0)
            let rip = c.pointee.req_a.1
            let site = c.pointee.req_a.2
            let kind = Int32(c.pointee.req_a.3)
            let coldBefore = tally != nil ? tr_stats().blocks : 0
            let result = tr_translate(view, c.pointee.req_a.5, Int32(c.pointee.cpl), rip, c.pointee.req_a.4 != 0)
            if let tally, c.pointee.cpl == 3, tr_stats().blocks != coldBefore { tally.coldUserBlock(rip: rip, cr3: c.pointee.req_a.5) }
            if result.fetch_fault_va != 0 {
                c.pointee.req_r.1 = result.fetch_fault_va + 1
                return nil
            }
            c.pointee.req_r.0 = result.arm
            c.pointee.req_r.1 = 0
            c.pointee.req_r.2 = result.frames.0 == ~0 ? 0 : result.frames.0 | 1
            c.pointee.req_r.3 = result.frames.1 == ~0 ? 0 : result.frames.1 | 1
            if result.flushed {
                // The site was in the old cache; the monitor drops return stacks on seeing tr_flushed.
            } else if kind == SVC_LOOKUP_MISS {
                tr_hash_insert(view, rip, result.arm)
            } else if site != 0 {
                tr_link(site, kind, result.arm, result.key)
                tr_hash_insert(view, rip, result.arm) // so the next site with this target links in the monitor
            }
        case Int(HC_SMC):
            _ = tr_invalidate_frame(c.pointee.req_a.0, UInt32(c.pointee.req_a.1))
        case Int(HC_VIEW_INVALIDATE_VA):
            _ = tr_invalidate_view_va(Int32(c.pointee.req_a.0), c.pointee.req_a.1, UInt32(c.pointee.req_a.2), c.pointee.req_a.3 != 0, c.pointee.req_a.4 != 0)
        case Int(HC_VIEW_FORGET):
            tr_view_forget(Int32(c.pointee.req_a.0))
        case Int(HC_VIEW_DROP):
            tr_view_drop(Int32(c.pointee.req_a.0))
        case Int(HC_SYSCALL):
            guard let machine else { throw EngineError.stop("syscall with no machine attached") }
            try machine.syscall(c, engine: self)
            if let code = exitCode { return .exited(code: code) }
        case Int(HC_MMIO):
            guard let machine else { throw EngineError.stop("device access with no machine attached") }
            tally?.mmio(c.pointee.req_a.0)
            if c.pointee.req_a.4 != 0 {
                tally?.mmioSample(rip: c.pointee.req_a.4, gpa: c.pointee.req_a.0, size: c.pointee.req_a.1, write: c.pointee.req_a.2 != 0)
            }
            if c.pointee.req_a.2 != 0 {
                machine.mmioWrite(address: c.pointee.req_a.0, size: Int(c.pointee.req_a.1), value: c.pointee.req_a.3)
            } else {
                c.pointee.req_r.0 = machine.mmioRead(address: c.pointee.req_a.0, size: Int(c.pointee.req_a.1))
            }
        case Int(HC_PORT):
            guard let machine else { throw EngineError.stop("port access with no machine attached") }
            tally?.port(UInt16(truncatingIfNeeded: c.pointee.req_a.0))
            portCount += 1
            if c.pointee.req_a.2 != 0 {
                machine.portWrite(
                    port: UInt16(truncatingIfNeeded: c.pointee.req_a.0), size: Int(c.pointee.req_a.1),
                    value: UInt32(truncatingIfNeeded: c.pointee.req_a.3))
            } else {
                c.pointee.req_r.0 = UInt64(
                    machine.portRead(port: UInt16(truncatingIfNeeded: c.pointee.req_a.0), size: Int(c.pointee.req_a.1)))
            }
            if requestStop { return .exited(code: exitCode ?? 0) }
        case Int(HC_RDMSR):
            let v = machine?.readMSR(UInt32(truncatingIfNeeded: c.pointee.req_a.0))
            c.pointee.req_r.0 = v ?? 0
            c.pointee.req_r.1 = v == nil ? 1 : 0
        case Int(HC_WRMSR):
            let ok =
                machine?.writeMSR(UInt32(truncatingIfNeeded: c.pointee.req_a.0), value: c.pointee.req_a.1) ?? false
            c.pointee.req_r.1 = ok ? 0 : 1
        case Int(HC_CPUID):
            let v =
                machine?.cpuid(
                    leaf: UInt32(truncatingIfNeeded: c.pointee.req_a.0),
                    subleaf: UInt32(truncatingIfNeeded: c.pointee.req_a.1)) ?? (0, 0, 0, 0)
            c.pointee.req_r = (UInt64(v.0), UInt64(v.1), UInt64(v.2), UInt64(v.3))
        case Int(HC_HLT):
            guard let machine else { throw EngineError.stop("hlt with no machine attached") }
            // The APIC deadline arrives in guest counter ticks. It stays in the virtual counter's terms, which track the host's.
            var deadlineNanos: UInt64 = 0
            if c.pointee.req_a.1 != 0 {
                let now = mach_absolute_time() &- vtimerOffset
                deadlineNanos = c.pointee.req_a.1 > now ? (c.pointee.req_a.1 - now) * 125 / 3 : 1
            }
            let wake = machine.waitForInterrupt(deadlineNanos: deadlineNanos)
            if let vector = machine.acknowledgeInterrupt() {
                c.pointee.req_r.0 = UInt64(vector)
            } else {
                c.pointee.req_r.0 = ~0
            }
            c.pointee.req_r.1 = wake || deadlineNanos != 0 ? 0 : 1
        case Int(HC_APIC_EOI):
            machine?.apicEOI(vector: UInt8(truncatingIfNeeded: c.pointee.req_a.0))
        case Int(HC_APIC_ICR):
            machine?.apicICR(c.pointee.req_a.0)
        case Int(HC_BOUNDARY):
            boundaryRIP = c.pointee.req_a.0
            tally?.boundary(rip: boundaryRIP, cpl: c.pointee.cpl, cr3: c.pointee.cr3)
            return .boundary(rip: boundaryRIP)
        case Int(HC_NOTE):
            tally?.processNote()
        case Int(HC_FALLBACK):
            boundaryRIP = c.pointee.req_a.1
            fallbackCount += 1
            if let tally {
                tally.fallback(
                    reason: fallbackReason(), rip: boundaryRIP, bytes: bytes(at: boundaryRIP, count: 4),
                    detail: c.pointee.req_a.3)
            }
            return .fallback(rip: boundaryRIP)
        case Int(HC_IRQ):
            irqLine = false
            if vtimerMasked {
                vtimerMasked = false
                hv_vcpu_set_vtimer_mask(vcpu, false)
            }
            if options.hybrid {
                // QEMU's APIC keeps a vector until it is taken, so take one only when it can go in at once. The monitor comes back here when IF opens.
                c.pointee.req_r.0 = ~0
                let line = machine?.hasInterruptWaiting() ?? false
                engine_ctx_set_irq_line(c, line)
                if line && c.pointee.irq_pending == 0 && c.pointee.rflags_sys & 0x200 != 0 {
                    if let vector = machine?.acknowledgeInterrupt() { c.pointee.req_r.0 = UInt64(vector) }
                    engine_ctx_set_irq_line(c, machine?.hasInterruptWaiting() ?? false)
                }
            } else if let vector = machine?.acknowledgeInterrupt() {
                c.pointee.req_r.0 = UInt64(vector)
            } else {
                c.pointee.req_r.0 = ~0
            }
        case Int(HC_STOP):
            return try stopReport()
        default:
            throw EngineError.stop("unknown host call \(code)")
        }
        return nil
    }

    private func fallbackReason() -> String {
        let a = ctx.pointee.req_a
        switch Int(a.0) {
        case Int(STOP_UNTRANSLATED):
            return String(cString: tr_stop_reason(UInt32(truncatingIfNeeded: a.2)))
        case Int(STOP_UNSUPPORTED):
            let names: [UInt64: String] = [
                3: "split locked access", 4: "mmio form: pair, atomic or SIMD to a device", 5: "split store on a page table",
                6: "sysret to compatibility mode", 7: "16 or 32-bit iret", 8: "iret to compatibility mode", 9: "TF set",
                10: "CR0 write: paging, protection or WP off", 11: "CR4 write: unsupported bit", 13: "non-flat fs or gs",
                14: "unmasked SSE exceptions", 15: "split access across a device page", 16: "x87 with an exception unmasked or pending", 17: "x87 area on a device",
            ]
            return names[a.2] ?? "unsupported case \(a.2)"
        default:
            switch Int(a.2) {
            case Int(FB_UD): return "unknown opcode: #UD or a feature only TCG has"
            case Int(FB_HLT): return "hlt"
            case Int(FB_FX): return "fxsave, fxrstor: a device, a tracked frame, an unmasked MXCSR or no OSFXSR"
            case Int(FB_X87): return "x87 with an exception unmasked or pending"
            case Int(FB_CR8): return "mov cr8: the TPR is in QEMU's APIC"
            case Int(FB_RDMSR): return "rdmsr \(hex(a.3))"
            case Int(FB_WRMSR): return "wrmsr \(hex(a.3))"
            case Int(FB_FETCH_NOT_RAM): return "fetch from a page outside RAM"
            case Int(FB_CLTS): return "clts, on TCG by request"
            case Int(FB_VMPORT): return "vmport: its model uses the CPU's registers"
            default: return "fallback \(a.2)"
            }
        }
    }

    private func stopReport() throws -> RunOutcome? {
        let a = ctx.pointee.req_a
        let rip = a.1
        switch Int(a.0) {
        case Int(STOP_GUEST_HALT):
            return .halted(rax: a.2)
        case Int(STOP_UNTRANSLATED):
            let why = String(cString: tr_stop_reason(UInt32(truncatingIfNeeded: a.2)))
            throw EngineError.stop("\(why) at x86 rip \(hex(rip)): \(bytes(at: rip))")
        case Int(STOP_MONITOR_FAULT):
            // In any dump that follows, the registers are the monitor's at the fault, and the rip is the last boundary or fallback.
            throw EngineError.stop("monitor fault: esr \(hex(a.2)) far \(hex(a.3)) elr \(hex(a.4)), the registers below are the monitor's, not the guest's")
        case Int(STOP_UNSUPPORTED):
            throw EngineError.stop("unsupported case \(a.2) at x86 rip \(hex(rip)): \(hex(a.3)) \(hex(a.4))")
        case Int(STOP_TRIPLE_FAULT):
            throw EngineError.stop("triple fault at x86 rip \(hex(rip)): vector \(a.2) error \(hex(a.3)) \(hex(a.4))")
        case Int(STOP_GUEST_FAULT_NO_IDT):
            throw EngineError.stop(
                "x86 exception \(a.2) error \(hex(a.3)) at rip \(hex(rip)) address \(hex(a.4)): \(bytes(at: rip))")
        case Int(STOP_SHADOW_FULL):
            throw EngineError.stop("shadow pool exhausted (\(a.2))")
        default:
            throw EngineError.stop("stop reason \(a.0)")
        }
    }

    func hex(_ v: UInt64) -> String { "0x" + String(v, radix: 16) }

    /// Guest bytes at a VA for error messages, through the current CR3.
    public func bytes(at va: UInt64, count: Int = 12, cr3: UInt64? = nil) -> String {
        var out: [String] = []
        let cr3 = cr3 ?? ctx.pointee.cr3  // once: from another thread it changes mid-read, and a user page's bytes stop at the first switch
        for i in 0..<count {
            guard let gpa = translate(va + UInt64(i), cr3: cr3), let at = host(gpa) else { break }
            out.append(String(format: "%02x", at.load(as: UInt8.self)))
        }
        return out.joined(separator: " ")
    }

    /// The host address of a RAM GPA.
    public func host(_ gpa: UInt64) -> UnsafeMutableRawPointer? {
        guard gpa < ramTop, (priv + Int(kOffPageInfo)).load(fromByteOffset: Int(gpa >> 12), as: UInt8.self) & UInt8(PI_RAM) != 0 else { return nil }
        return ram + Int(ramTop > options.ramBytes && gpa >= 1 << 32 ? gpa - (1 << 32) + options.ramBelow4G : gpa)
    }

    public func mapDirect(gpa: UInt64, host: UnsafeMutableRawPointer, bytes: UInt64) -> Bool {
        // A frame must be describable to the monitor, and must not be RAM already.
        guard gpa + bytes <= ramTop else { return false }
        let pageInfo = (priv + Int(kOffPageInfo)).assumingMemoryBound(to: UInt8.self)
        for frame in stride(from: gpa >> 12, to: (gpa + bytes) >> 12, by: 1) where pageInfo[Int(frame)] & UInt8(PI_RAM) != 0 { return false }
        let rwx = hv_memory_flags_t(HV_MEMORY_READ | HV_MEMORY_WRITE | HV_MEMORY_EXEC)
        guard hv_vm_map(host, gpa, Int(bytes), rwx) == HV_SUCCESS else { return false }
        for frame in stride(from: gpa >> 12, to: (gpa + bytes) >> 12, by: 1) { pageInfo[Int(frame)] |= UInt8(PI_DIRECT) }
        return true
    }

    public func unmapDirect(gpa: UInt64, bytes: UInt64) {
        let pageInfo = (priv + Int(kOffPageInfo)).assumingMemoryBound(to: UInt8.self)
        for frame in stride(from: gpa >> 12, to: (gpa + bytes) >> 12, by: 1) { pageInfo[Int(frame)] &= ~UInt8(PI_DIRECT) }
        ctx.pointee.direct_flush = 1
        hv_vm_unmap(gpa, Int(bytes))
    }

    /// Before the first run: a device answers for this range, whatever RAM lies behind it.
    public func markDevice(gpa: UInt64, bytes: UInt64) {
        let pageInfo = (priv + Int(kOffPageInfo)).assumingMemoryBound(to: UInt8.self)
        var at = gpa & ~0xFFF
        while at < min(gpa + bytes, ramTop) {
            pageInfo[Int(at >> 12)] &= ~UInt8(PI_RAM)
            at += 4096
        }
    }

    /// Any thread: guest RAM was written other than by this engine. See `engine_note_write`.
    public func noteWrite(gpa: UInt64, bytes: UInt64) {
        if engine_ctx_note_write(ctx, (priv + Int(kOffPageInfo)).assumingMemoryBound(to: UInt8.self), gpa, bytes) { interruptRequested() }
    }

    /// Software walk with no permission checks.
    public func translate(_ va: UInt64, cr3: UInt64? = nil) -> UInt64? {
        var table = (cr3 ?? ctx.pointee.cr3) & 0x000F_FFFF_FFFF_F000
        var level = 3
        while level >= 0 {
            let index = (va >> UInt64(12 + 9 * level)) & 0x1FF
            guard let at = host(table + index * 8) else { return nil }
            let entry = at.load(as: UInt64.self)
            if entry & 1 == 0 { return nil }
            if level == 0 || (level < 3 && entry & 0x80 != 0) {
                let size = UInt64(1) << UInt64(12 + 9 * level)
                return (entry & 0x000F_FFFF_FFFF_F000 & ~(size - 1)) | (va & (size - 1))
            }
            table = entry & 0x000F_FFFF_FFFF_F000
            level -= 1
        }
        return nil
    }

    /// Reads guest virtual memory, for shims.
    public func readGuest(_ va: UInt64, count: Int) -> [UInt8]? {
        var out = [UInt8](repeating: 0, count: count)
        var done = 0
        while done < count {
            guard let gpa = translate(va + UInt64(done)) else { return nil }
            let chunk = min(4096 - Int((va + UInt64(done)) & 0xFFF), count - done)
            out.withUnsafeMutableBytes { dest in
                dest.baseAddress!.advanced(by: done).copyMemory(from: host(gpa) ?? ram, byteCount: chunk)
            }
            done += chunk
        }
        return out
    }

    /// Writes guest virtual memory, for shims. The caller must keep away from frames holding code or page tables.
    public func writeGuest(_ va: UInt64, bytes: [UInt8]) -> Bool {
        var done = 0
        while done < bytes.count {
            guard let gpa = translate(va + UInt64(done)) else { return false }
            let chunk = min(4096 - Int((va + UInt64(done)) & 0xFFF), bytes.count - done)
            bytes.withUnsafeBytes { src in
                (host(gpa) ?? ram).copyMemory(from: src.baseAddress!.advanced(by: done), byteCount: chunk)
            }
            done += chunk
        }
        return true
    }

    /// Any thread: forces a VM exit, after which the run loop asks the machine about pending interrupts.
    public func interruptRequested() {
        var v = vcpu
        hv_vcpus_exit(&v, 1)
    }

    /// Any thread: `run` returns `.boundary` at the next x86 instruction boundary.
    public func requestBoundary() {
        engine_ctx_set_stop(ctx)
        interruptRequested()
    }

    /// Any thread: a vector for the virtual APIC's IRR, as an IO-APIC or MSI would deliver.
    public func postVector(_ vector: UInt8, level: Bool) {
        engine_ctx_post_vector(ctx, vector, level)
        interruptRequested()
    }

    /// Continues after `.boundary`. The rip in `req_r.0` is where execution resumes.
    public func resume() throws -> RunOutcome { try runLoop() }

    /// While stopped. See `engine_set_tsc`. The monitor's counter runs behind the host's by the VM's virtual timer offset.
    public func setTSC(nsOffset: UInt64, tscOffset: UInt64, num: UInt64, den: UInt64) {
        ctx.pointee.tsc_ns_offset = nsOffset &+ vtimerOffset &* 125 / 3
        ctx.pointee.tsc_offset = tscOffset
        ctx.pointee.tsc_num = num
        ctx.pointee.tsc_den = den
    }

    func progress() -> UInt64 {
        let c = ctx.pointee
        return tr_stats().blocks &+ fallbackCount &+ portCount &+ c.stat_fills &+ c.stat_dirty &+ c.stat_smc &+ c.stat_pf_delivered
            &+ c.stat_pt_writes &+ c.stat_iret &+ c.stat_syscall &+ c.stat_mmio &+ c.stat_irq &+ c.stat_cr3
    }

    func debugText() -> String {
        let c = ctx.pointee
        let ns = (mach_absolute_time() &- vtimerOffset) &* 125 / 3 &+ c.tsc_ns_offset
        let tsc = ns &+ ns &* c.tsc_num / c.tsc_den &+ c.tsc_offset
        var o = "in hv_vcpu_run: \(inVCPURun), last host call \(lastHostCall), exits \(exitCount), progress \(progress())\n"
        o += "monitor: elr \(hex(c.elr)) esr \(hex(c.esr)) far \(hex(c.far)) spsr \(hex(c.spsr)) cpl \(c.cpl) view \(c.view) cr0 \(hex(c.cr0)) cr3 \(hex(c.cr3)) cr4 \(hex(c.cr4))\n"
        o += "interrupts: rflags_sys \(hex(c.rflags_sys)) irq_line \(c.irq_line) irq_pending \(c.irq_pending) stop_requested \(c.stop_requested) stepping \(c.stepping) steps \(c.stat_steps) irqs \(c.stat_irq)\n"
        o += "engine TSC by its formula: \(hex(tsc))\n"
        let x = withUnsafeBytes(of: c.x) { Array($0.bindMemory(to: UInt64.self)) }
        o += "registers at the last monitor entry, x0-x15 are rax rcx rdx rbx rsp rbp rsi rdi r8-r15:\n"
        for i in 0..<16 { o += hex(x[i]) + (i % 4 == 3 ? "\n" : " ") }
        return o
    }

    func mxcsr() -> UInt32 {
        var fpsr: UInt64 = 0
        hv_vcpu_get_reg(vcpu, HV_REG_FPSR, &fpsr)
        var v = ctx.pointee.mxcsr
        if fpsr & 1 != 0 { v |= 1 }
        if fpsr & 2 != 0 { v |= 4 }
        if fpsr & 4 != 0 { v |= 8 }
        if fpsr & 8 != 0 { v |= 16 }
        if fpsr & 16 != 0 { v |= 32 }
        if fpsr & 128 != 0 { v |= 2 }
        return v
    }

    func readXMM(into s: inout EngineX86State) {
        withUnsafeMutableBytes(of: &s.xmm) { out in
            for i in 0..<16 {
                var value = hv_simd_fp_uchar16_t()
                hv_vcpu_get_simd_fp_reg(vcpu, hv_simd_fp_reg_t(rawValue: HV_SIMD_FP_REG_Q0.rawValue + UInt32(i)), &value)
                withUnsafeBytes(of: value) { (out.baseAddress! + i * 16).copyMemory(from: $0.baseAddress!, byteCount: 16) }
            }
        }
    }

    func writeXMM(from s: EngineX86State) {
        var copy = s
        withUnsafeBytes(of: &copy.xmm) { input in
            for i in 0..<16 {
                let value = input.loadUnaligned(fromByteOffset: i * 16, as: hv_simd_fp_uchar16_t.self)
                hv_vcpu_set_simd_fp_reg(vcpu, hv_simd_fp_reg_t(rawValue: HV_SIMD_FP_REG_Q0.rawValue + UInt32(i)), value)
            }
        }
    }
}

func hvCheck(_ what: String, _ call: () -> hv_return_t) throws {
    let r = call()
    if r != HV_SUCCESS { throw EngineError.hypervisor(what, r) }
}
