<def f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.h' l='244' type='bool llvm::PPCSubtarget::useCRBits() const'/>
<doc f='llvm/llvm/lib/Target/PowerPC/PPCSubtarget.h' l='242'>/// useCRBits - Return true if we should store and manipulate i1 values in
  /// the individual condition register bits.</doc>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='830' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel10PPCEmitCmpEPKN4llvm5ValueES4_bjNS1_3PPC9PredicateE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='1581' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel13fastLowerCallERN4llvm8FastISel16CallLoweringInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='2215' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel17PPCMaterializeIntEPKN4llvm11ConstantIntENS1_3MVTEb'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCFastISel.cpp' l='2397' u='c' c='_ZN12_GLOBAL__N_111PPCFastISel10fastEmit_iEN4llvm3MVTES2_jm'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='4052' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel8trySETCCEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='4160' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel8trySETCCEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='5132' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel6SelectEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelDAGToDAG.cpp' l='5776' u='c' c='_ZN12_GLOBAL__N_115PPCDAGToDAGISel12foldBoolExtsERN4llvm7SDValueERPNS1_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='222' u='c' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='440' u='c' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='453' u='c' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='467' u='c' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='845' u='c' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1296' u='c' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1311' u='c' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1348' u='c' c='_ZN4llvm17PPCTargetLoweringC1ERKNS_16PPCTargetMachineERKNS_12PPCSubtargetE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='1629' u='c' c='_ZNK4llvm17PPCTargetLowering18getSetCCResultTypeERKNS_10DataLayoutERNS_11LLVMContextENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='12809' u='c' c='_ZNK4llvm17PPCTargetLowering22DAGCombineExtBoolTruncEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='15081' u='c' c='_ZNK4llvm17PPCTargetLowering28getRegForInlineAsmConstraintEPKNS_18TargetRegisterInfoENS_9StringRefENS_3MVTE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCISelLowering.cpp' l='16077' u='c' c='_ZNK4llvm17PPCTargetLowering15combineTRUNCATEEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
<use f='llvm/llvm/lib/Target/PowerPC/PPCReduceCRLogicals.cpp' l='419' u='c' c='_ZN12_GLOBAL__N_119PPCReduceCRLogicals20runOnMachineFunctionERN4llvm15MachineFunctionE'/>
