/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [2:0] _00_;
  wire [21:0] _01_;
  wire [12:0] _02_;
  wire [4:0] _03_;
  wire [18:0] _04_;
  wire [7:0] celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [21:0] celloutsig_0_12z;
  wire [21:0] celloutsig_0_14z;
  wire [3:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [5:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [12:0] celloutsig_0_24z;
  wire [12:0] celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire [10:0] celloutsig_0_2z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire [9:0] celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_13z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [10:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [10:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~in_data[154];
  assign celloutsig_1_9z = ~celloutsig_1_1z;
  assign celloutsig_0_6z = ~celloutsig_0_0z[5];
  assign celloutsig_0_3z = ~celloutsig_0_1z[0];
  assign celloutsig_0_28z = ~celloutsig_0_7z;
  assign celloutsig_0_33z = ~celloutsig_0_17z;
  assign celloutsig_0_5z = celloutsig_0_0z[7:1] + celloutsig_0_4z[8:2];
  assign celloutsig_1_13z = { celloutsig_1_6z, celloutsig_1_10z, celloutsig_1_6z } + _00_;
  assign celloutsig_1_16z = { celloutsig_1_7z[2:1], celloutsig_1_10z, celloutsig_1_9z } + { celloutsig_1_3z[3:2], celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_8z = celloutsig_0_0z[5:2] + celloutsig_0_2z[9:6];
  assign celloutsig_0_24z = { _02_[12], _01_[21:14], _02_[3:2], celloutsig_0_1z[0], celloutsig_0_6z } + { celloutsig_0_14z[18:11], celloutsig_0_14z[18], celloutsig_0_14z[9:7], celloutsig_0_3z };
  reg [4:0] _16_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[64])
    if (clkin_data[64]) _16_ <= 5'h00;
    else _16_ <= in_data[136:132];
  assign { _03_[4], _00_, _03_[0] } = _16_;
  reg [18:0] _17_;
  always_ff @(negedge clkin_data[0], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _17_ <= 19'h00000;
    else _17_ <= { in_data[80:65], celloutsig_0_1z[0], celloutsig_0_11z, celloutsig_0_21z };
  assign { _04_[18:17], _02_[12], _01_[21:14], _02_[3:2], _04_[5:0] } = _17_;
  assign celloutsig_1_1z = { in_data[157:155], celloutsig_1_0z } <= in_data[172:169];
  assign celloutsig_1_8z = celloutsig_1_3z <= { celloutsig_1_0z, celloutsig_1_7z };
  assign celloutsig_1_11z = in_data[160:158] <= { celloutsig_1_0z, celloutsig_1_9z, celloutsig_1_8z };
  assign celloutsig_1_19z = { celloutsig_1_2z[9:4], celloutsig_1_6z } <= { _03_[4], _00_, _03_[0], celloutsig_1_17z, celloutsig_1_1z };
  assign celloutsig_1_6z = in_data[112:103] && { _00_, _03_[0], _03_[4], _00_, _03_[0], celloutsig_1_1z };
  assign celloutsig_1_10z = { _00_[1:0], _03_[0] } && celloutsig_1_2z[3:1];
  assign celloutsig_0_7z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z } && celloutsig_0_4z;
  assign celloutsig_0_11z = in_data[91:86] && celloutsig_0_10z[7:2];
  assign celloutsig_0_17z = in_data[43:24] && { celloutsig_0_12z[21:6], celloutsig_0_12z[11:8] };
  assign celloutsig_0_18z = { celloutsig_0_4z[7:3], celloutsig_0_11z, celloutsig_0_1z } && in_data[90:79];
  assign celloutsig_0_20z = { celloutsig_0_9z[4:2], celloutsig_0_1z[0], celloutsig_0_14z[21:11], celloutsig_0_14z[18], celloutsig_0_14z[9:6], celloutsig_0_14z[21:19], celloutsig_0_14z[2:0], celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_18z } && { celloutsig_0_4z[8:0], celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_1z[0] };
  assign celloutsig_0_21z = celloutsig_0_0z[7:1] && { celloutsig_0_5z[6:3], celloutsig_0_18z, celloutsig_0_7z, celloutsig_0_20z };
  assign celloutsig_0_35z = { celloutsig_0_12z[14:6], celloutsig_0_12z[11:9] } && { celloutsig_0_31z[6:5], celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_1z[0] };
  assign celloutsig_0_37z = { celloutsig_0_5z[2], celloutsig_0_21z, celloutsig_0_33z, celloutsig_0_35z, celloutsig_0_7z, celloutsig_0_3z } != { celloutsig_0_26z[12:8], celloutsig_0_28z };
  assign celloutsig_1_17z = { _03_[0], celloutsig_1_0z, celloutsig_1_6z } != celloutsig_1_13z;
  assign celloutsig_0_0z = - in_data[46:39];
  assign celloutsig_1_3z = - { in_data[132:130], celloutsig_1_0z };
  assign celloutsig_1_18z = - { in_data[127:122], celloutsig_1_16z, celloutsig_1_11z };
  assign celloutsig_0_9z = - celloutsig_0_4z[5:0];
  assign celloutsig_0_10z = ~ in_data[64:51];
  assign celloutsig_0_1z = ~ in_data[49:44];
  assign celloutsig_0_16z = ~ celloutsig_0_12z[18:15];
  assign celloutsig_0_2z = ~ { celloutsig_0_1z[4:2], celloutsig_0_0z };
  assign celloutsig_0_26z = ~ celloutsig_0_12z[21:9];
  assign celloutsig_0_4z = ~ { celloutsig_0_2z[9], celloutsig_0_0z, celloutsig_0_3z };
  assign celloutsig_1_2z = { in_data[145:136], celloutsig_1_0z } ~^ { in_data[157:152], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_7z = { celloutsig_1_2z[5:4], celloutsig_1_1z } ~^ { _03_[4], _00_[2:1] };
  assign celloutsig_0_36z = { celloutsig_0_24z[8:0], celloutsig_0_21z } ~^ { _01_[20:14], _02_[3:2], celloutsig_0_18z };
  assign { celloutsig_0_12z[12:6], celloutsig_0_12z[21:13] } = ~ { celloutsig_0_7z, celloutsig_0_1z, in_data[84:76] };
  assign { celloutsig_0_14z[18], celloutsig_0_14z[9:6], celloutsig_0_14z[21:19], celloutsig_0_14z[2:0], celloutsig_0_14z[11], celloutsig_0_14z[17:12] } = ~ { celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z };
  assign { celloutsig_0_31z[1], celloutsig_0_31z[6:2] } = { celloutsig_0_21z, celloutsig_0_5z[4:0] } ~^ { celloutsig_0_1z[0], celloutsig_0_8z[1:0], celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_1z[0] };
  assign _01_[13:0] = celloutsig_0_10z;
  assign { _02_[11:4], _02_[1:0] } = { _01_[21:14], celloutsig_0_1z[0], celloutsig_0_6z };
  assign _03_[3:1] = _00_;
  assign _04_[16:6] = { _02_[12], _01_[21:14], _02_[3:2] };
  assign celloutsig_0_12z[5:0] = celloutsig_0_12z[11:6];
  assign { celloutsig_0_14z[10], celloutsig_0_14z[5:3] } = { celloutsig_0_14z[18], celloutsig_0_14z[21:19] };
  assign celloutsig_0_31z[0] = 1'h1;
  assign { out_data[138:128], out_data[96], out_data[41:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z, celloutsig_0_37z };
endmodule
