# Chipster Documentation

Welcome to the official documentation for Chipster. This project combines multiple AI-driven tools to assist in the chip design workflow.

Use the links below to navigate to the specific guide for each tool.

## Guides

-   ### [Verilog Generator](./verilog_generator.md)
    A complete guide on using the LLM to generate, simulate, and synthesize Verilog modules. Covers the entire flow from natural language prompts to a final GDSII layout.

-   ### [Standard Cell Generator](./std_cell_generator.md)
    Learn how to generate `.mag` layout files for standard cells like inverters, NAND gates, and more using simple text descriptions.