<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="RCA_jr.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="FullAdderTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="FullAdderTB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="HalfAdderTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="HalfAdderTB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RCA16_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RCA16_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RCA32_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RCA32_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RCA64_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RCA64_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RCA64_TB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RCA8_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RCA8_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RCA_subTB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RCA_subTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="RCA_subTB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RCA_subTB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="half_addr_TestBench_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="half_addr_TestBench_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1661457557" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1661457557">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661504046" xil_pn:in_ck="-4421464702330563169" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1661504046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RCA_16.v"/>
      <outfile xil_pn:name="RCA_16_TestBench.v"/>
      <outfile xil_pn:name="RCA_32.v"/>
      <outfile xil_pn:name="RCA_32_TestBench.v"/>
      <outfile xil_pn:name="RCA_64.v"/>
      <outfile xil_pn:name="RCA_64_TestBench.v"/>
      <outfile xil_pn:name="RCA_8.v"/>
      <outfile xil_pn:name="RCA_8_TestBench.v"/>
      <outfile xil_pn:name="RCA_subtraction.v"/>
      <outfile xil_pn:name="RCA_subtraction_TestBench.v"/>
      <outfile xil_pn:name="full_addr.v"/>
      <outfile xil_pn:name="full_addr_TestBench.v"/>
      <outfile xil_pn:name="half_addr.v"/>
      <outfile xil_pn:name="half_addr_TestBench.v"/>
    </transform>
    <transform xil_pn:end_ts="1661503588" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-779016770832837812" xil_pn:start_ts="1661503588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661503588" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="1483425681241714538" xil_pn:start_ts="1661503588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661503588" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2760738349884842970" xil_pn:start_ts="1661503588">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1661504049" xil_pn:in_ck="-4421464702330563169" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1661504049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RCA_16.v"/>
      <outfile xil_pn:name="RCA_16_TestBench.v"/>
      <outfile xil_pn:name="RCA_32.v"/>
      <outfile xil_pn:name="RCA_32_TestBench.v"/>
      <outfile xil_pn:name="RCA_64.v"/>
      <outfile xil_pn:name="RCA_64_TestBench.v"/>
      <outfile xil_pn:name="RCA_8.v"/>
      <outfile xil_pn:name="RCA_8_TestBench.v"/>
      <outfile xil_pn:name="RCA_subtraction.v"/>
      <outfile xil_pn:name="RCA_subtraction_TestBench.v"/>
      <outfile xil_pn:name="full_addr.v"/>
      <outfile xil_pn:name="full_addr_TestBench.v"/>
      <outfile xil_pn:name="half_addr.v"/>
      <outfile xil_pn:name="half_addr_TestBench.v"/>
    </transform>
    <transform xil_pn:end_ts="1661504051" xil_pn:in_ck="-4421464702330563169" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7079488711788100249" xil_pn:start_ts="1661504049">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RCA_subTB_beh.prj"/>
      <outfile xil_pn:name="RCA_subTB_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1661504051" xil_pn:in_ck="1335761190655444580" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="417393483917612650" xil_pn:start_ts="1661504051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="RCA_subTB_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
  </transforms>

</generated_project>
