/* Generated by Yosys 0.51+46 (git sha1 f92ad7d90, x86_64-w64-mingw32-g++ 13.2.1 -O3) */
module mriscvcore(clk, rstn, Rdata, ARready, Rvalid, AWready, Wready, Bvalid, AWdata, ARdata, Wdata, ARvalid, RReady, AWvalid, Wvalid, ARprot, AWprot, Bready, Wstrb, inirr, outirr
, trap);
  wire _0000_;
  wire _0001_;
  wire _0002_;
  wire _0003_;
  wire _0004_;
  wire _0005_;
  wire _0006_;
  wire _0007_;
  wire _0008_;
  wire _0009_;
  wire _0010_;
  wire _0011_;
  wire _0012_;
  wire _0013_;
  wire _0014_;
  wire _0015_;
  wire _0016_;
  wire _0017_;
  wire _0018_;
  wire _0019_;
  wire _0020_;
  wire _0021_;
  wire _0022_;
  wire _0023_;
  wire _0024_;
  wire _0025_;
  wire _0026_;
  wire _0027_;
  wire _0028_;
  wire _0029_;
  wire _0030_;
  wire _0031_;
  wire _0032_;
  wire _0033_;
  wire _0034_;
  wire _0035_;
  wire _0036_;
  wire _0037_;
  wire _0038_;
  wire _0039_;
  wire _0040_;
  wire _0041_;
  wire _0042_;
  wire _0043_;
  wire _0044_;
  wire _0045_;
  wire _0046_;
  wire _0047_;
  wire _0048_;
  wire _0049_;
  wire _0050_;
  wire _0051_;
  wire _0052_;
  wire _0053_;
  wire _0054_;
  wire _0055_;
  wire _0056_;
  wire _0057_;
  wire _0058_;
  wire _0059_;
  wire _0060_;
  wire _0061_;
  wire _0062_;
  wire _0063_;
  wire _0064_;
  wire _0065_;
  wire _0066_;
  wire _0067_;
  wire _0068_;
  wire _0069_;
  wire _0070_;
  wire _0071_;
  wire _0072_;
  wire _0073_;
  wire _0074_;
  wire _0075_;
  wire _0076_;
  wire _0077_;
  wire _0078_;
  wire _0079_;
  wire _0080_;
  wire _0081_;
  wire _0082_;
  wire _0083_;
  wire _0084_;
  wire _0085_;
  wire _0086_;
  wire _0087_;
  wire _0088_;
  wire _0089_;
  wire _0090_;
  wire _0091_;
  wire _0092_;
  wire _0093_;
  wire _0094_;
  wire _0095_;
  wire _0096_;
  wire _0097_;
  wire _0098_;
  wire _0099_;
  wire _0100_;
  wire _0101_;
  wire _0102_;
  wire [2:0] _0103_;
  wire [1:0] _0104_;
  wire [5:0] _0105_;
  wire [2:0] _0106_;
  wire _0107_;
  wire [5:0] _0108_;
  wire [2:0] _0109_;
  wire _0110_;
  wire [1:0] _0111_;
  wire _0112_;
  wire [1:0] _0113_;
  wire _0114_;
  wire [1:0] _0115_;
  wire _0116_;
  wire [5:0] _0117_;
  wire [2:0] _0118_;
  wire _0119_;
  wire [5:0] _0120_;
  wire [2:0] _0121_;
  wire _0122_;
  wire _0123_;
  wire [5:0] _0124_;
  wire [2:0] _0125_;
  wire _0126_;
  wire [5:0] _0127_;
  wire [2:0] _0128_;
  wire _0129_;
  wire [5:0] _0130_;
  wire [2:0] _0131_;
  wire _0132_;
  wire [1:0] _0133_;
  wire [1:0] _0134_;
  wire _0135_;
  wire [1:0] _0136_;
  wire _0137_;
  wire [2:0] _0138_;
  wire _0139_;
  wire _0140_;
  wire [1:0] _0141_;
  wire [1:0] _0142_;
  wire [1:0] _0143_;
  wire [1:0] _0144_;
  wire [1:0] _0145_;
  wire [5:0] _0146_;
  wire [2:0] _0147_;
  wire _0148_;
  wire [5:0] _0149_;
  wire [2:0] _0150_;
  wire _0151_;
  wire [2:0] _0152_;
  wire [1:0] _0153_;
  wire [2:0] _0154_;
  wire [1:0] _0155_;
  wire _0156_;
  wire _0157_;
  wire _0158_;
  wire [4:0] _0159_;
  wire [1:0] _0160_;
  wire _0161_;
  wire [4:0] _0162_;
  wire [1:0] _0163_;
  wire [1:0] _0164_;
  wire [1:0] _0165_;
  wire [1:0] _0166_;
  wire [1:0] _0167_;
  wire [1:0] _0168_;
  wire [1:0] _0169_;
  wire [1:0] _0170_;
  wire [1:0] _0171_;
  wire [2:0] _0172_;
  wire _0173_;
  wire [2:0] _0174_;
  wire _0175_;
  wire [1:0] _0176_;
  wire _0177_;
  wire _0178_;
  wire [2:0] _0179_;
  wire [1:0] _0180_;
  wire [1:0] _0181_;
  wire [2:0] _0182_;
  wire [1:0] _0183_;
  wire [2:0] _0184_;
  wire [1:0] _0185_;
  wire [2:0] _0186_;
  wire [1:0] _0187_;
  wire _0188_;
  wire _0189_;
  wire _0190_;
  wire _0191_;
  wire _0192_;
  wire [4:0] _0193_;
  wire [4:0] _0194_;
  wire [4:0] _0195_;
  wire [4:0] _0196_;
  wire [4:0] _0197_;
  wire [4:0] _0198_;
  wire [4:0] _0199_;
  wire [1:0] _0200_;
  wire _0201_;
  wire [4:0] _0202_;
  wire [1:0] _0203_;
  wire _0204_;
  wire [4:0] _0205_;
  wire [1:0] _0206_;
  wire _0207_;
  wire [4:0] _0208_;
  wire [1:0] _0209_;
  wire _0210_;
  wire [4:0] _0211_;
  wire [1:0] _0212_;
  wire _0213_;
  wire [4:0] _0214_;
  wire [1:0] _0215_;
  wire _0216_;
  wire [4:0] _0217_;
  wire [1:0] _0218_;
  wire _0219_;
  wire [4:0] _0220_;
  wire [1:0] _0221_;
  wire _0222_;
  wire [4:0] _0223_;
  wire [1:0] _0224_;
  wire _0225_;
  wire [4:0] _0226_;
  wire [1:0] _0227_;
  wire [4:0] _0228_;
  wire [1:0] _0229_;
  wire _0230_;
  wire [4:0] _0231_;
  wire [3:0] _0232_;
  wire [1:0] _0233_;
  wire [3:0] _0234_;
  wire [1:0] _0235_;
  wire [3:0] _0236_;
  wire [1:0] _0237_;
  wire [3:0] _0238_;
  wire [1:0] _0239_;
  wire [3:0] _0240_;
  wire [1:0] _0241_;
  wire [3:0] _0242_;
  wire [1:0] _0243_;
  wire _0244_;
  wire [3:0] _0245_;
  wire [1:0] _0246_;
  wire _0247_;
  wire [3:0] _0248_;
  wire [1:0] _0249_;
  wire _0250_;
  wire [3:0] _0251_;
  wire [1:0] _0252_;
  wire _0253_;
  wire [3:0] _0254_;
  wire [1:0] _0255_;
  wire _0256_;
  wire [3:0] _0257_;
  wire [1:0] _0258_;
  wire _0259_;
  wire [3:0] _0260_;
  wire [1:0] _0261_;
  wire _0262_;
  wire [4:0] _0263_;
  wire [4:0] _0264_;
  wire [4:0] _0265_;
  wire [4:0] _0266_;
  wire [4:0] _0267_;
  wire [4:0] _0268_;
  wire [4:0] _0269_;
  wire [4:0] _0270_;
  wire [2:0] _0271_;
  wire [1:0] _0272_;
  wire [2:0] _0273_;
  wire [1:0] _0274_;
  wire [2:0] _0275_;
  wire [1:0] _0276_;
  wire [2:0] _0277_;
  wire [1:0] _0278_;
  wire [2:0] _0279_;
  wire [1:0] _0280_;
  wire _0281_;
  wire [2:0] _0282_;
  wire [1:0] _0283_;
  wire [4:0] _0284_;
  wire [1:0] _0285_;
  wire _0286_;
  wire [4:0] _0287_;
  wire [1:0] _0288_;
  wire _0289_;
  wire [4:0] _0290_;
  wire [4:0] _0291_;
  wire [4:0] _0292_;
  wire _0293_;
  wire [1:0] _0294_;
  wire [1:0] _0295_;
  wire [3:0] _0296_;
  wire [1:0] _0297_;
  wire _0298_;
  wire [7:0] _0299_;
  wire [3:0] _0300_;
  wire [1:0] _0301_;
  wire [2:0] _0302_;
  wire _0303_;
  wire _0304_;
  wire _0305_;
  wire [1:0] _0306_;
  wire _0307_;
  wire [8:0] _0308_;
  wire [4:0] _0309_;
  wire [1:0] _0310_;
  wire _0311_;
  wire [2:0] _0312_;
  wire _0313_;
  wire [1:0] _0314_;
  wire _0315_;
  wire [1:0] _0316_;
  wire [1:0] _0317_;
  wire _0318_;
  wire [1:0] _0319_;
  wire [1:0] _0320_;
  wire [3:0] _0321_;
  wire [1:0] _0322_;
  wire [1:0] _0323_;
  wire [2:0] _0324_;
  wire [1:0] _0325_;
  wire [2:0] _0326_;
  wire [1:0] _0327_;
  wire [2:0] _0328_;
  wire [1:0] _0329_;
  wire [2:0] _0330_;
  wire [1:0] _0331_;
  wire [2:0] _0332_;
  wire [1:0] _0333_;
  wire [1:0] _0334_;
  wire [1:0] _0335_;
  wire [2:0] _0336_;
  wire [1:0] _0337_;
  wire _0338_;
  wire [2:0] _0339_;
  wire [1:0] _0340_;
  wire [1:0] _0341_;
  wire _0342_;
  wire [5:0] _0343_;
  wire [2:0] _0344_;
  wire _0345_;
  wire [5:0] _0346_;
  wire [2:0] _0347_;
  wire _0348_;
  wire [2:0] _0349_;
  wire [2:0] _0350_;
  wire [2:0] _0351_;
  wire _0352_;
  wire [5:0] _0353_;
  wire [2:0] _0354_;
  wire _0355_;
  wire [15:0] _0356_;
  wire [7:0] _0357_;
  wire [3:0] _0358_;
  wire [1:0] _0359_;
  wire [2:0] _0360_;
  wire [1:0] _0361_;
  wire _0362_;
  wire _0363_;
  wire _0364_;
  wire _0365_;
  wire _0366_;
  wire _0367_;
  wire [2:0] _0368_;
  wire _0369_;
  wire _0370_;
  wire _0371_;
  wire _0372_;
  wire [2:0] _0373_;
  wire [4:0] _0374_;
  wire [1:0] _0375_;
  wire [1:0] _0376_;
  wire [6:0] _0377_;
  wire _0378_;
  wire _0379_;
  wire _0380_;
  wire _0381_;
  wire _0382_;
  wire _0383_;
  wire _0384_;
  wire _0385_;
  wire _0386_;
  wire _0387_;
  wire _0388_;
  wire _0389_;
  wire _0390_;
  wire _0391_;
  wire _0392_;
  wire _0393_;
  wire _0394_;
  wire _0395_;
  wire _0396_;
  wire _0397_;
  wire _0398_;
  wire _0399_;
  wire _0400_;
  wire _0401_;
  wire _0402_;
  wire _0403_;
  wire _0404_;
  wire _0405_;
  wire _0406_;
  wire _0407_;
  wire _0408_;
  wire _0409_;
  wire _0410_;
  wire _0411_;
  wire _0412_;
  wire _0413_;
  wire _0414_;
  wire _0415_;
  wire _0416_;
  wire _0417_;
  wire _0418_;
  wire _0419_;
  wire _0420_;
  wire _0421_;
  wire _0422_;
  wire _0423_;
  wire _0424_;
  wire _0425_;
  wire _0426_;
  wire _0427_;
  wire _0428_;
  wire _0429_;
  wire _0430_;
  wire _0431_;
  wire _0432_;
  wire _0433_;
  wire _0434_;
  wire _0435_;
  wire _0436_;
  wire _0437_;
  wire _0438_;
  wire _0439_;
  wire _0440_;
  wire _0441_;
  wire _0442_;
  wire _0443_;
  wire _0444_;
  wire _0445_;
  wire _0446_;
  wire _0447_;
  wire _0448_;
  wire _0449_;
  wire _0450_;
  wire _0451_;
  wire _0452_;
  wire _0453_;
  wire _0454_;
  wire [5:0] _0455_;
  wire [5:0] _0456_;
  wire _0457_;
  wire _0458_;
  wire _0459_;
  wire _0460_;
  wire _0461_;
  wire _0462_;
  wire _0463_;
  wire _0464_;
  wire _0465_;
  wire _0466_;
  wire _0467_;
  wire _0468_;
  wire _0469_;
  wire _0470_;
  wire _0471_;
  wire _0472_;
  wire _0473_;
  wire _0474_;
  wire _0475_;
  wire _0476_;
  wire [63:0] _0477_;
  wire [1:0] _0478_;
  wire [1:0] _0479_;
  wire [1:0] _0480_;
  wire _0481_;
  wire _0482_;
  wire [4:0] _0483_;
  wire [4:0] _0484_;
  wire [4:0] _0485_;
  wire [11:0] _0486_;
  wire [31:0] _0487_;
  wire _0488_;
  wire _0489_;
  wire _0490_;
  wire _0491_;
  wire _0492_;
  wire _0493_;
  wire _0494_;
  wire _0495_;
  wire _0496_;
  wire _0497_;
  wire _0498_;
  wire _0499_;
  wire [107:0] _0500_;
  wire [107:0] _0501_;
  wire [8:0] _0502_;
  wire [11:0] _0503_;
  wire [1:0] _0504_;
  wire [39:0] _0505_;
  wire [39:0] _0506_;
  wire [319:0] _0507_;
  wire [319:0] _0508_;
  wire [9:0] _0509_;
  wire [31:0] _0510_;
  wire _0511_;
  wire _0512_;
  wire _0513_;
  wire _0514_;
  wire [27:0] _0515_;
  wire [27:0] _0516_;
  wire [6:0] _0517_;
  wire [3:0] _0518_;
  wire [3:0] _0519_;
  wire [3:0] _0520_;
  wire [3:0] _0521_;
  wire [3:0] _0522_;
  wire [3:0] _0523_;
  wire [3:0] _0524_;
  wire [3:0] _0525_;
  wire _0526_;
  wire [1:0] _0527_;
  wire [1:0] _0528_;
  wire _0529_;
  wire _0530_;
  wire _0531_;
  wire _0532_;
  wire [1:0] _0533_;
  wire [1:0] _0534_;
  wire [1:0] _0535_;
  wire _0536_;
  wire _0537_;
  wire _0538_;
  wire _0539_;
  wire [5:0] _0540_;
  wire [5:0] _0541_;
  wire [1:0] _0542_;
  wire [1:0] _0543_;
  wire [1:0] _0544_;
  wire [1:0] _0545_;
  wire _0546_;
  wire [3:0] _0547_;
  wire [3:0] _0548_;
  wire _0549_;
  wire [3:0] _0550_;
  wire _0551_;
  wire [3:0] _0552_;
  wire _0553_;
  wire _0554_;
  wire _0555_;
  wire _0556_;
  wire [3:0] _0557_;
  wire _0558_;
  wire [3:0] _0559_;
  wire _0560_;
  wire [3:0] _0561_;
  wire _0562_;
  wire [3:0] _0563_;
  wire _0564_;
  wire [3:0] _0565_;
  wire _0566_;
  wire _0567_;
  wire _0568_;
  wire _0569_;
  wire _0570_;
  wire _0571_;
  wire _0572_;
  wire _0573_;
  wire _0574_;
  wire [1:0] _0575_;
  wire [1:0] _0576_;
  wire [1:0] _0577_;
  wire _0578_;
  wire [1:0] _0579_;
  wire [63:0] _0580_;
  wire [31:0] _0581_;
  wire [1:0] _0582_;
  wire [27:0] _0583_;
  wire [27:0] _0584_;
  wire [6:0] _0585_;
  wire [3:0] _0586_;
  wire [2:0] _0587_;
  wire [2:0] _0588_;
  wire _0589_;
  wire _0590_;
  wire [1:0] _0591_;
  wire [1:0] _0592_;
  wire _0593_;
  wire _0594_;
  wire [1:0] _0595_;
  wire _0596_;
  wire _0597_;
  wire [1:0] _0598_;
  wire _0599_;
  wire _0600_;
  wire [1:0] _0601_;
  wire [1:0] _0602_;
  wire _0603_;
  wire _0604_;
  wire _0605_;
  wire _0606_;
  wire [6:0] _0607_;
  wire [6:0] _0608_;
  wire _0609_;
  wire _0610_;
  wire [1:0] _0611_;
  wire [1:0] _0612_;
  wire [1:0] _0613_;
  wire _0614_;
  wire [11:0] _0615_;
  wire [11:0] _0616_;
  wire [2:0] _0617_;
  wire [3:0] _0618_;
  wire [3:0] _0619_;
  wire [7:0] _0620_;
  wire [1:0] _0621_;
  wire [31:0] _0622_;
  wire _0623_;
  wire _0624_;
  wire _0625_;
  wire _0626_;
  wire _0627_;
  wire _0628_;
  wire _0629_;
  wire _0630_;
  wire _0631_;
  wire _0632_;
  wire _0633_;
  wire [2:0] _0634_;
  wire [7:0] _0635_;
  wire [7:0] _0636_;
  wire [3:0] _0637_;
  wire [1:0] _0638_;
  wire [2:0] _0639_;
  wire [7:0] _0640_;
  wire [7:0] _0641_;
  wire [3:0] _0642_;
  wire [1:0] _0643_;
  wire [2:0] _0644_;
  wire [7:0] _0645_;
  wire [7:0] _0646_;
  wire [3:0] _0647_;
  wire [1:0] _0648_;
  wire [95:0] _0649_;
  wire [2:0] _0650_;
  wire [31:0] _0651_;
  wire [31:0] _0652_;
  wire _0653_;
  wire _0654_;
  wire _0655_;
  wire _0656_;
  wire _0657_;
  wire _0658_;
  wire _0659_;
  wire [31:0] _0660_;
  wire [31:0] _0661_;
  wire [31:0] _0662_;
  wire _0663_;
  wire [4:0] _0664_;
  wire [4:0] _0665_;
  wire [4:0] _0666_;
  wire _0667_;
  wire _0668_;
  wire _0669_;
  wire [31:0] _0670_;
  wire [31:0] _0671_;
  wire [31:0] _0672_;
  wire _0673_;
  wire _0674_;
  wire _0675_;
  wire _0676_;
  wire _0677_;
  wire _0678_;
  wire _0679_;
  wire _0680_;
  wire _0681_;
  wire _0682_;
  wire _0683_;
  wire _0684_;
  wire [31:0] _0685_;
  wire [31:0] _0686_;
  wire [31:0] _0687_;
  wire [31:0] _0688_;
  wire [31:0] _0689_;
  wire [31:0] _0690_;
  wire [31:0] _0691_;
  wire [31:0] _0692_;
  wire [31:0] _0693_;
  wire _0694_;
  wire _0695_;
  wire _0696_;
  wire [31:0] _0697_;
  wire [31:0] _0698_;
  wire [31:0] _0699_;
  wire [31:0] _0700_;
  wire _0701_;
  wire _0702_;
  wire _0703_;
  wire _0704_;
  wire _0705_;
  wire _0706_;
  wire _0707_;
  wire _0708_;
  wire _0709_;
  wire _0710_;
  wire _0711_;
  wire _0712_;
  wire _0713_;
  wire _0714_;
  wire _0715_;
  wire _0716_;
  wire _0717_;
  wire _0718_;
  wire _0719_;
  wire _0720_;
  wire _0721_;
  wire _0722_;
  wire _0723_;
  wire _0724_;
  wire _0725_;
  wire _0726_;
  wire _0727_;
  wire _0728_;
  wire _0729_;
  wire _0730_;
  wire _0731_;
  wire _0732_;
  wire _0733_;
  wire _0734_;
  wire _0735_;
  wire _0736_;
  wire _0737_;
  wire _0738_;
  wire _0739_;
  wire _0740_;
  wire _0741_;
  wire _0742_;
  wire _0743_;
  wire _0744_;
  wire _0745_;
  wire _0746_;
  wire _0747_;
  wire _0748_;
  wire _0749_;
  wire _0750_;
  wire _0751_;
  wire _0752_;
  wire _0753_;
  wire _0754_;
  wire _0755_;
  wire _0756_;
  wire _0757_;
  wire _0758_;
  wire _0759_;
  wire _0760_;
  wire _0761_;
  wire _0762_;
  wire _0763_;
  wire _0764_;
  wire _0765_;
  wire _0766_;
  wire _0767_;
  wire _0768_;
  wire _0769_;
  wire _0770_;
  wire _0771_;
  wire _0772_;
  wire _0773_;
  wire _0774_;
  wire _0775_;
  wire _0776_;
  wire _0777_;
  wire _0778_;
  wire _0779_;
  wire _0780_;
  wire _0781_;
  wire _0782_;
  wire _0783_;
  wire _0784_;
  wire _0785_;
  wire _0786_;
  wire _0787_;
  wire _0788_;
  wire _0789_;
  wire _0790_;
  wire _0791_;
  wire _0792_;
  wire _0793_;
  wire _0794_;
  wire _0795_;
  wire _0796_;
  wire _0797_;
  wire _0798_;
  wire _0799_;
  wire _0800_;
  wire _0801_;
  wire _0802_;
  wire _0803_;
  wire _0804_;
  wire _0805_;
  wire _0806_;
  wire _0807_;
  wire _0808_;
  wire _0809_;
  wire _0810_;
  wire _0811_;
  wire _0812_;
  wire _0813_;
  wire _0814_;
  wire _0815_;
  wire _0816_;
  wire _0817_;
  wire _0818_;
  wire _0819_;
  wire _0820_;
  wire _0821_;
  wire _0822_;
  wire _0823_;
  wire _0824_;
  wire _0825_;
  wire _0826_;
  wire _0827_;
  wire _0828_;
  wire _0829_;
  wire _0830_;
  wire _0831_;
  wire _0832_;
  wire _0833_;
  wire _0834_;
  wire _0835_;
  wire _0836_;
  wire _0837_;
  wire _0838_;
  wire _0839_;
  wire _0840_;
  wire _0841_;
  wire _0842_;
  wire _0843_;
  wire _0844_;
  wire _0845_;
  wire _0846_;
  wire _0847_;
  wire _0848_;
  wire _0849_;
  wire _0850_;
  wire _0851_;
  wire \ALU_inst.ALU_add_inst.clk ;
  wire [31:0] \ALU_inst.ALU_add_inst.oper2 ;
  wire \ALU_inst.ALU_add_inst.reset ;
  wire [31:0] \ALU_inst.ALU_add_inst.rs1 ;
  wire \ALU_inst.ALU_and_inst.clk ;
  wire [31:0] \ALU_inst.ALU_and_inst.oper2 ;
  wire \ALU_inst.ALU_and_inst.reset ;
  wire [31:0] \ALU_inst.ALU_and_inst.rs1 ;
  wire \ALU_inst.ALU_beq_inst.BEQ_Alu ;
  wire \ALU_inst.ALU_beq_inst.clk ;
  wire [31:0] \ALU_inst.ALU_beq_inst.oper2 ;
  wire \ALU_inst.ALU_beq_inst.reset ;
  wire [31:0] \ALU_inst.ALU_beq_inst.rs1 ;
  wire \ALU_inst.ALU_blt_inst.BLT_Alu ;
  wire \ALU_inst.ALU_blt_inst.clk ;
  wire [31:0] \ALU_inst.ALU_blt_inst.oper2 ;
  wire \ALU_inst.ALU_blt_inst.reset ;
  wire [31:0] \ALU_inst.ALU_blt_inst.rs1 ;
  wire \ALU_inst.ALU_bltu_inst.BLTU_Alu ;
  wire \ALU_inst.ALU_bltu_inst.clk ;
  wire [31:0] \ALU_inst.ALU_bltu_inst.oper2 ;
  wire \ALU_inst.ALU_bltu_inst.reset ;
  wire [31:0] \ALU_inst.ALU_bltu_inst.rs1 ;
  wire \ALU_inst.ALU_or_inst.clk ;
  wire [31:0] \ALU_inst.ALU_or_inst.oper2 ;
  wire \ALU_inst.ALU_or_inst.reset ;
  wire [31:0] \ALU_inst.ALU_or_inst.rs1 ;
  wire \ALU_inst.ALU_sXXx_inst.clk ;
  reg [4:0] \ALU_inst.ALU_sXXx_inst.count ;
  wire \ALU_inst.ALU_sXXx_inst.en ;
  wire [31:0] \ALU_inst.ALU_sXXx_inst.oper2 ;
  wire \ALU_inst.ALU_sXXx_inst.reset ;
  wire [31:0] \ALU_inst.ALU_sXXx_inst.rs1 ;
  reg \ALU_inst.ALU_sXXx_inst.sl_ok ;
  wire \ALU_inst.ALU_sub_inst.clk ;
  wire [31:0] \ALU_inst.ALU_sub_inst.oper2 ;
  wire \ALU_inst.ALU_sub_inst.reset ;
  wire [31:0] \ALU_inst.ALU_sub_inst.rs1 ;
  wire \ALU_inst.ALU_xor_inst.clk ;
  wire [31:0] \ALU_inst.ALU_xor_inst.oper2 ;
  wire \ALU_inst.ALU_xor_inst.reset ;
  wire [31:0] \ALU_inst.ALU_xor_inst.rs1 ;
  wire \ALU_inst.BEQ_Alu ;
  wire \ALU_inst.BGEU_Alu ;
  wire \ALU_inst.BGE_Alu ;
  wire \ALU_inst.BLTU_Alu ;
  wire \ALU_inst.BLT_Alu ;
  wire \ALU_inst.BNE_Alu ;
  wire \ALU_inst.clk ;
  wire \ALU_inst.cmp ;
  wire [11:0] \ALU_inst.decinst ;
  wire \ALU_inst.en ;
  reg \ALU_inst.en_reg ;
  wire [31:0] \ALU_inst.imm ;
  wire \ALU_inst.is_inst ;
  wire \ALU_inst.is_inst_nr ;
  reg [1:0] \ALU_inst.is_inst_reg ;
  wire [31:0] \ALU_inst.oper2 ;
  wire [31:0] \ALU_inst.rd ;
  wire \ALU_inst.reset ;
  wire [31:0] \ALU_inst.rs1 ;
  wire [31:0] \ALU_inst.rs2 ;
  wire \ALU_inst.sl_ok ;
  output [31:0] ARdata;
  wire [31:0] ARdata;
  output [2:0] ARprot;
  wire [2:0] ARprot;
  input ARready;
  wire ARready;
  output ARvalid;
  wire ARvalid;
  output [31:0] AWdata;
  wire [31:0] AWdata;
  output [2:0] AWprot;
  wire [2:0] AWprot;
  input AWready;
  wire AWready;
  output AWvalid;
  wire AWvalid;
  output Bready;
  wire Bready;
  input Bvalid;
  wire Bvalid;
  wire \DECO_INSTR_inst.clk ;
  reg [11:0] \DECO_INSTR_inst.code ;
  wire [11:0] \DECO_INSTR_inst.codif ;
  reg [31:0] \DECO_INSTR_inst.imm ;
  wire [31:0] \DECO_INSTR_inst.inst ;
  reg [1:0] \FSM_inst.W_R_mem ;
  wire \FSM_inst.aligned_mem ;
  wire \FSM_inst.busy_mem ;
  wire \FSM_inst.clk ;
  wire [11:0] \FSM_inst.codif ;
  wire \FSM_inst.done_exec ;
  wire \FSM_inst.done_mem ;
  reg \FSM_inst.en_mem ;
  reg \FSM_inst.enable_exec ;
  wire \FSM_inst.enable_pc ;
  reg \FSM_inst.enable_pc_aux ;
  wire \FSM_inst.enable_pc_fsm ;
  wire \FSM_inst.is_illisn ;
  wire \FSM_inst.is_mem ;
  wire \FSM_inst.reset ;
  reg [3:0] \FSM_inst.state ;
  reg \FSM_inst.trap ;
  wire [1:0] \FSM_inst.wordsize_mem ;
  wire \FSM_inst.write_mem ;
  wire \IRQ_inst.clk ;
  wire [31:0] \IRQ_inst.div_freq ;
  wire \IRQ_inst.en ;
  wire \IRQ_inst.enable ;
  wire [31:0] \IRQ_inst.imm ;
  wire [31:0] \IRQ_inst.inirr ;
  wire [11:0] \IRQ_inst.instr ;
  wire [8:0] \IRQ_inst.instr_sel ;
  wire \IRQ_inst.irr_ebreak ;
  wire \IRQ_inst.is_addpcirq ;
  wire \IRQ_inst.is_addrme ;
  wire \IRQ_inst.is_addrms ;
  wire \IRQ_inst.is_clraddrm ;
  wire \IRQ_inst.is_clrirq ;
  wire \IRQ_inst.is_ebreak ;
  wire \IRQ_inst.is_irrstate ;
  wire \IRQ_inst.is_retirq ;
  wire \IRQ_inst.is_tisirr ;
  wire [31:0] \IRQ_inst.outirr ;
  wire [31:0] \IRQ_inst.pc ;
  wire [31:0] \IRQ_inst.pc_c ;
  wire [31:0] \IRQ_inst.pc_c_q ;
  wire [31:0] \IRQ_inst.q ;
  wire [31:0] \IRQ_inst.rd ;
  wire [31:0] \IRQ_inst.rd1 ;
  wire [31:0] \IRQ_inst.rs1 ;
  wire [31:0] \IRQ_inst.rs2 ;
  wire \IRQ_inst.rst ;
  wire \IRQ_inst.savepc ;
  wire [31:0] \IRQ_inst.timer_counter.Max_count ;
  wire \IRQ_inst.timer_counter.RESET ;
  wire \IRQ_inst.timer_counter.clk_in ;
  wire \IRQ_inst.timer_counter.enable ;
  wire [31:0] \IRQ_inst.timer_counter.freq ;
  wire \IRQ_inst.timer_counter.instance_name.RESET ;
  wire \IRQ_inst.timer_counter.instance_name.clk_in ;
  wire [31:0] \IRQ_inst.timer_max_count ;
  wire [31:0] \MEMORY_INTERFACE_inst.ARdata ;
  wire \MEMORY_INTERFACE_inst.ARready ;
  wire \MEMORY_INTERFACE_inst.ARvalid ;
  wire [31:0] \MEMORY_INTERFACE_inst.AWdata ;
  wire \MEMORY_INTERFACE_inst.AWready ;
  wire \MEMORY_INTERFACE_inst.AWvalid ;
  wire \MEMORY_INTERFACE_inst.Bready ;
  wire \MEMORY_INTERFACE_inst.Bvalid ;
  wire \MEMORY_INTERFACE_inst.RReady ;
  wire [31:0] \MEMORY_INTERFACE_inst.Rdata_mem ;
  wire \MEMORY_INTERFACE_inst.Rvalid ;
  wire [1:0] \MEMORY_INTERFACE_inst.W_R ;
  wire [31:0] \MEMORY_INTERFACE_inst.Wdata ;
  wire [31:0] \MEMORY_INTERFACE_inst.Wdataq ;
  wire \MEMORY_INTERFACE_inst.Wready ;
  reg [3:0] \MEMORY_INTERFACE_inst.Wstrb ;
  wire [3:0] \MEMORY_INTERFACE_inst.Wstrbq ;
  wire \MEMORY_INTERFACE_inst.Wvalid ;
  wire \MEMORY_INTERFACE_inst.align ;
  wire [2:0] \MEMORY_INTERFACE_inst.arprot ;
  wire [2:0] \MEMORY_INTERFACE_inst.awprot ;
  wire \MEMORY_INTERFACE_inst.busy ;
  wire \MEMORY_INTERFACE_inst.clock ;
  wire \MEMORY_INTERFACE_inst.done ;
  wire \MEMORY_INTERFACE_inst.en_instr ;
  wire \MEMORY_INTERFACE_inst.en_read ;
  wire \MEMORY_INTERFACE_inst.enable ;
  wire [31:0] \MEMORY_INTERFACE_inst.imm ;
  reg [31:0] \MEMORY_INTERFACE_inst.inst ;
  wire [3:0] \MEMORY_INTERFACE_inst.nexstate ;
  wire [31:0] \MEMORY_INTERFACE_inst.pc ;
  wire [31:0] \MEMORY_INTERFACE_inst.rd ;
  wire \MEMORY_INTERFACE_inst.resetn ;
  wire [31:0] \MEMORY_INTERFACE_inst.rs1 ;
  wire [31:0] \MEMORY_INTERFACE_inst.rs2 ;
  reg [3:0] \MEMORY_INTERFACE_inst.state ;
  wire [1:0] \MEMORY_INTERFACE_inst.wordsize ;
  reg \MULT_inst.Done ;
  wire \MULT_inst.Enable ;
  wire \MULT_inst.EnableMul ;
  wire [17:0] \MULT_inst.M1 ;
  wire [17:0] \MULT_inst.M2 ;
  wire [63:0] \MULT_inst.Out0 ;
  wire [63:0] \MULT_inst.Out1 ;
  wire [63:0] \MULT_inst.Out2 ;
  wire [2:0] \MULT_inst.OutFSM1 ;
  wire [2:0] \MULT_inst.OutFSM2 ;
  wire [2:0] \MULT_inst.OutFSM3 ;
  wire \MULT_inst.Ready ;
  wire [16:0] \MULT_inst.X0 ;
  wire [16:0] \MULT_inst.X1 ;
  wire [16:0] \MULT_inst.Y0 ;
  wire [16:0] \MULT_inst.Y1 ;
  wire [33:0] \MULT_inst.Z0 ;
  wire [35:0] \MULT_inst.Z1_Z2_Z0 ;
  wire [33:0] \MULT_inst.Z2 ;
  wire \MULT_inst.clk ;
  wire [11:0] \MULT_inst.codif ;
  reg [4:0] \MULT_inst.cont1 ;
  reg [4:0] \MULT_inst.cont2 ;
  reg [4:0] \MULT_inst.cont3 ;
  wire \MULT_inst.is_oper ;
  wire [31:0] \MULT_inst.rd ;
  wire \MULT_inst.reset ;
  wire [31:0] \MULT_inst.rs1 ;
  wire [31:0] \MULT_inst.rs2 ;
  wire [31:0] \MULT_inst.ss1 ;
  wire [16:0] \MULT_inst.ss1_ss1 ;
  wire [31:0] \MULT_inst.ss2 ;
  wire [16:0] \MULT_inst.ss2_ss2 ;
  wire \MULT_inst.u1.Enable ;
  wire [2:0] \MULT_inst.u1.OutFSM ;
  wire \MULT_inst.u1.clk ;
  wire [4:0] \MULT_inst.u1.cont ;
  wire [1:0] \MULT_inst.u1.nextState ;
  wire \MULT_inst.u1.reset ;
  reg [1:0] \MULT_inst.u1.state ;
  wire \MULT_inst.u2.Busy ;
  wire \MULT_inst.u2.Em ;
  wire \MULT_inst.u2.Er ;
  wire [16:0] \MULT_inst.u2.Q1 ;
  wire [16:0] \MULT_inst.u2.R1 ;
  wire [16:0] \MULT_inst.u2.R2 ;
  wire [33:0] \MULT_inst.u2.Z ;
  wire \MULT_inst.u2.clk ;
  wire \MULT_inst.u2.reset ;
  wire \MULT_inst.u3.Enable ;
  wire [2:0] \MULT_inst.u3.OutFSM ;
  wire \MULT_inst.u3.clk ;
  wire [4:0] \MULT_inst.u3.cont ;
  wire [1:0] \MULT_inst.u3.nextState ;
  wire \MULT_inst.u3.reset ;
  reg [1:0] \MULT_inst.u3.state ;
  wire \MULT_inst.u4.Busy ;
  wire \MULT_inst.u4.Em ;
  wire \MULT_inst.u4.Er ;
  wire [17:0] \MULT_inst.u4.Q1 ;
  wire [17:0] \MULT_inst.u4.R1 ;
  wire [17:0] \MULT_inst.u4.R2 ;
  wire \MULT_inst.u4.clk ;
  wire \MULT_inst.u4.reset ;
  wire \MULT_inst.u5.Enable ;
  wire [2:0] \MULT_inst.u5.OutFSM ;
  wire \MULT_inst.u5.clk ;
  wire [4:0] \MULT_inst.u5.cont ;
  wire [1:0] \MULT_inst.u5.nextState ;
  wire \MULT_inst.u5.reset ;
  reg [1:0] \MULT_inst.u5.state ;
  wire \MULT_inst.u6.Busy ;
  wire \MULT_inst.u6.Em ;
  wire \MULT_inst.u6.Er ;
  wire [16:0] \MULT_inst.u6.Q1 ;
  wire [16:0] \MULT_inst.u6.R1 ;
  wire [16:0] \MULT_inst.u6.R2 ;
  wire [33:0] \MULT_inst.u6.Z ;
  wire \MULT_inst.u6.clk ;
  wire \MULT_inst.u6.reset ;
  wire \REG_FILE_inst.MEM_FILE.clk ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.data_a ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.q_a ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.q_b ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[0] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[10] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[11] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[12] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[13] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[14] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[15] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[16] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[17] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[18] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[19] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[1] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[20] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[21] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[22] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[23] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[24] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[25] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[26] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[27] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[28] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[29] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[2] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[30] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[31] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[3] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[4] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[5] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[6] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[7] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[8] ;
  wire [31:0] \REG_FILE_inst.MEM_FILE.ram[9] ;
  wire \REG_FILE_inst.MEM_FILE.rst ;
  wire \REG_FILE_inst.clk ;
  wire [31:0] \REG_FILE_inst.data_a ;
  wire [31:0] \REG_FILE_inst.q_a ;
  wire [31:0] \REG_FILE_inst.q_b ;
  wire [31:0] \REG_FILE_inst.rd ;
  wire [31:0] \REG_FILE_inst.rs1 ;
  wire [31:0] \REG_FILE_inst.rs2 ;
  wire \REG_FILE_inst.rst ;
  output RReady;
  wire RReady;
  input [31:0] Rdata;
  wire [31:0] Rdata;
  input Rvalid;
  wire Rvalid;
  wire [31:0] \UTILITY_inst.PC_BRANCH ;
  wire [31:0] \UTILITY_inst.PC_N ;
  reg [31:0] \UTILITY_inst.PC_N2  = 32'd0;
  wire [31:0] \UTILITY_inst.PC_ORIG ;
  wire [31:0] \UTILITY_inst.PC_SALTOS ;
  wire \UTILITY_inst.branch ;
  wire \UTILITY_inst.clk ;
  wire \UTILITY_inst.enable_pc ;
  wire [31:0] \UTILITY_inst.imm ;
  wire \UTILITY_inst.irr ;
  wire [31:0] \UTILITY_inst.irr_ret ;
  wire \UTILITY_inst.is_inst ;
  wire \UTILITY_inst.is_rd ;
  wire [11:0] \UTILITY_inst.opcode ;
  wire [31:0] \UTILITY_inst.pc ;
  wire [31:0] \UTILITY_inst.rd ;
  wire [31:0] \UTILITY_inst.rs1 ;
  wire \UTILITY_inst.rst ;
  wire [1:0] W_R_mem;
  output [31:0] Wdata;
  wire [31:0] Wdata;
  input Wready;
  wire Wready;
  output [3:0] Wstrb;
  wire [3:0] Wstrb;
  output Wvalid;
  wire Wvalid;
  wire align_mem;
  wire busy_mem;
  input clk;
  wire clk;
  wire cmp;
  wire [11:0] code;
  wire [11:0] codif;
  wire done_exec;
  wire done_mem;
  wire done_mul;
  wire en_mem;
  wire enable_alu;
  wire enable_exec;
  wire enable_mul;
  wire enable_pc;
  wire [31:0] imm;
  input [31:0] inirr;
  wire [31:0] inirr;
  wire [31:0] inst;
  wire is_inst_alu;
  wire is_inst_mul;
  wire is_inst_util;
  wire is_rd_util;
  output [31:0] outirr;
  wire [31:0] outirr;
  wire [31:0] pc;
  wire [31:0] pc_c;
  wire [31:0] rd;
  wire [31:0] rs1;
  wire [31:0] rs2;
  input rstn;
  wire rstn;
  output trap;
  wire trap;
  wire [1:0] wordsize_mem;
  always @(posedge clk)
    if (_0627_) \MULT_inst.cont1 [0] <= 1'h0;
    else if (\MULT_inst.u2.Em ) \MULT_inst.cont1 [0] <= _0686_[0];
  always @(posedge clk)
    if (_0627_) \MULT_inst.cont1 [1] <= 1'h0;
    else if (\MULT_inst.u2.Em ) \MULT_inst.cont1 [1] <= _0687_[1];
  always @(posedge clk)
    if (_0627_) \MULT_inst.cont1 [2] <= 1'h0;
    else if (\MULT_inst.u2.Em ) \MULT_inst.cont1 [2] <= _0687_[2];
  always @(posedge clk)
    if (_0627_) \MULT_inst.cont1 [3] <= 1'h0;
    else if (\MULT_inst.u2.Em ) \MULT_inst.cont1 [3] <= _0687_[3];
  always @(posedge clk)
    if (_0627_) \MULT_inst.cont1 [4] <= 1'h0;
    else if (\MULT_inst.u2.Em ) \MULT_inst.cont1 [4] <= _0687_[4];
  always @(posedge clk)
    if (!rstn) \FSM_inst.enable_pc_aux  <= 1'h0;
    else \FSM_inst.enable_pc_aux  <= \FSM_inst.enable_exec ;
  always @(posedge clk)
    if (\MULT_inst.Ready ) \MULT_inst.Done  <= 1'h1;
    else \MULT_inst.Done  <= 1'h0;
  always @(posedge clk)
    if (_0628_) \MULT_inst.cont2 [0] <= 1'h0;
    else if (\MULT_inst.u4.Em ) \MULT_inst.cont2 [0] <= _0689_[0];
  always @(posedge clk)
    if (_0628_) \MULT_inst.cont2 [1] <= 1'h0;
    else if (\MULT_inst.u4.Em ) \MULT_inst.cont2 [1] <= _0690_[1];
  always @(posedge clk)
    if (_0628_) \MULT_inst.cont2 [2] <= 1'h0;
    else if (\MULT_inst.u4.Em ) \MULT_inst.cont2 [2] <= _0690_[2];
  always @(posedge clk)
    if (_0628_) \MULT_inst.cont2 [3] <= 1'h0;
    else if (\MULT_inst.u4.Em ) \MULT_inst.cont2 [3] <= _0690_[3];
  always @(posedge clk)
    if (_0628_) \MULT_inst.cont2 [4] <= 1'h0;
    else if (\MULT_inst.u4.Em ) \MULT_inst.cont2 [4] <= _0690_[4];
  always @(posedge clk)
    if (!rstn) \MULT_inst.u5.state [0] <= 1'h0;
    else \MULT_inst.u5.state [0] <= \MULT_inst.u5.nextState [0];
  always @(posedge clk)
    if (!rstn) \MULT_inst.u5.state [1] <= 1'h0;
    else \MULT_inst.u5.state [1] <= \MULT_inst.u5.nextState [1];
  always @(posedge clk)
    if (!rstn) \MULT_inst.u3.state [0] <= 1'h0;
    else \MULT_inst.u3.state [0] <= \MULT_inst.u3.nextState [0];
  always @(posedge clk)
    if (!rstn) \MULT_inst.u3.state [1] <= 1'h0;
    else \MULT_inst.u3.state [1] <= \MULT_inst.u3.nextState [1];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [2] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [2] <= \UTILITY_inst.PC_N [2];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [3] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [3] <= \UTILITY_inst.PC_N [3];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [4] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [4] <= \UTILITY_inst.PC_N [4];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [5] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [5] <= \UTILITY_inst.PC_N [5];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [6] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [6] <= \UTILITY_inst.PC_N [6];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [7] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [7] <= \UTILITY_inst.PC_N [7];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [8] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [8] <= \UTILITY_inst.PC_N [8];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [9] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [9] <= \UTILITY_inst.PC_N [9];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [10] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [10] <= \UTILITY_inst.PC_N [10];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [11] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [11] <= \UTILITY_inst.PC_N [11];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [12] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [12] <= \UTILITY_inst.PC_N [12];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [13] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [13] <= \UTILITY_inst.PC_N [13];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [14] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [14] <= \UTILITY_inst.PC_N [14];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [15] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [15] <= \UTILITY_inst.PC_N [15];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [16] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [16] <= \UTILITY_inst.PC_N [16];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [17] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [17] <= \UTILITY_inst.PC_N [17];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [18] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [18] <= \UTILITY_inst.PC_N [18];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [19] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [19] <= \UTILITY_inst.PC_N [19];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [20] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [20] <= \UTILITY_inst.PC_N [20];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [21] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [21] <= \UTILITY_inst.PC_N [21];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [22] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [22] <= \UTILITY_inst.PC_N [22];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [23] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [23] <= \UTILITY_inst.PC_N [23];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [24] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [24] <= \UTILITY_inst.PC_N [24];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [25] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [25] <= \UTILITY_inst.PC_N [25];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [26] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [26] <= \UTILITY_inst.PC_N [26];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [27] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [27] <= \UTILITY_inst.PC_N [27];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [28] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [28] <= \UTILITY_inst.PC_N [28];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [29] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [29] <= \UTILITY_inst.PC_N [29];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [30] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [30] <= \UTILITY_inst.PC_N [30];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [31] <= 1'h0;
    else if (\FSM_inst.enable_pc ) \UTILITY_inst.PC_N2 [31] <= \UTILITY_inst.PC_N [31];
  always @(posedge clk)
    if (!rstn) \FSM_inst.state [2] <= 1'h0;
    else if (_0028_) \FSM_inst.state [2] <= _0525_[2];
  always @(posedge clk)
    if (!rstn) \FSM_inst.trap  <= 1'h0;
    else if (_0019_) \FSM_inst.trap  <= _0532_;
  always @(posedge clk)
    if (!rstn) \FSM_inst.enable_exec  <= 1'h0;
    else if (_0030_) \FSM_inst.enable_exec  <= _0529_;
  always @(posedge clk)
    if (!rstn) \FSM_inst.W_R_mem [0] <= 1'h0;
    else if (_0033_) \FSM_inst.W_R_mem [0] <= _0542_[0];
  always @(posedge clk)
    if (!rstn) \FSM_inst.W_R_mem [1] <= 1'h0;
    else if (_0033_) \FSM_inst.W_R_mem [1] <= _0542_[1];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [0] <= 1'h0;
    else if (_0026_) \UTILITY_inst.PC_N2 [0] <= \UTILITY_inst.PC_N [0];
  always @(posedge clk)
    if (!rstn) \UTILITY_inst.PC_N2 [1] <= 1'h0;
    else if (_0026_) \UTILITY_inst.PC_N2 [1] <= \UTILITY_inst.PC_N [1];
  always @(posedge clk)
    if (!rstn) \ALU_inst.ALU_sXXx_inst.count [0] <= 1'h0;
    else if (_0027_) \ALU_inst.ALU_sXXx_inst.count [0] <= _0485_[0];
  always @(posedge clk)
    if (!rstn) \ALU_inst.ALU_sXXx_inst.count [1] <= 1'h0;
    else if (_0027_) \ALU_inst.ALU_sXXx_inst.count [1] <= _0485_[1];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [31] <= 1'h1;
    else \DECO_INSTR_inst.imm [31] <= _0510_[31];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [30] <= 1'h1;
    else \DECO_INSTR_inst.imm [30] <= _0510_[30];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [29] <= 1'h1;
    else \DECO_INSTR_inst.imm [29] <= _0510_[29];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [28] <= 1'h1;
    else \DECO_INSTR_inst.imm [28] <= _0510_[28];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [27] <= 1'h1;
    else \DECO_INSTR_inst.imm [27] <= _0510_[27];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [26] <= 1'h1;
    else \DECO_INSTR_inst.imm [26] <= _0510_[26];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [25] <= 1'h1;
    else \DECO_INSTR_inst.imm [25] <= _0510_[25];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [24] <= 1'h1;
    else \DECO_INSTR_inst.imm [24] <= _0510_[24];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [23] <= 1'h1;
    else \DECO_INSTR_inst.imm [23] <= _0510_[23];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [22] <= 1'h1;
    else \DECO_INSTR_inst.imm [22] <= _0510_[22];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [21] <= 1'h1;
    else \DECO_INSTR_inst.imm [21] <= _0510_[21];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [20] <= 1'h1;
    else \DECO_INSTR_inst.imm [20] <= _0510_[20];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [19] <= 1'h1;
    else \DECO_INSTR_inst.imm [19] <= _0510_[19];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [18] <= 1'h1;
    else \DECO_INSTR_inst.imm [18] <= _0510_[18];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [17] <= 1'h1;
    else \DECO_INSTR_inst.imm [17] <= _0510_[17];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [16] <= 1'h1;
    else \DECO_INSTR_inst.imm [16] <= _0510_[16];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [15] <= 1'h1;
    else \DECO_INSTR_inst.imm [15] <= _0510_[15];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [14] <= 1'h1;
    else \DECO_INSTR_inst.imm [14] <= _0510_[14];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [13] <= 1'h1;
    else \DECO_INSTR_inst.imm [13] <= _0510_[13];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [12] <= 1'h1;
    else \DECO_INSTR_inst.imm [12] <= _0510_[12];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [11] <= 1'h1;
    else \DECO_INSTR_inst.imm [11] <= _0510_[11];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [10] <= 1'h1;
    else \DECO_INSTR_inst.imm [10] <= _0510_[10];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [9] <= 1'h1;
    else \DECO_INSTR_inst.imm [9] <= _0510_[9];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [8] <= 1'h1;
    else \DECO_INSTR_inst.imm [8] <= _0510_[8];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [7] <= 1'h1;
    else \DECO_INSTR_inst.imm [7] <= _0510_[7];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [6] <= 1'h1;
    else \DECO_INSTR_inst.imm [6] <= _0510_[6];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [5] <= 1'h1;
    else \DECO_INSTR_inst.imm [5] <= _0510_[5];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [4] <= 1'h1;
    else \DECO_INSTR_inst.imm [4] <= _0510_[4];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [3] <= 1'h1;
    else \DECO_INSTR_inst.imm [3] <= _0510_[3];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [2] <= 1'h1;
    else \DECO_INSTR_inst.imm [2] <= _0510_[2];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [1] <= 1'h1;
    else \DECO_INSTR_inst.imm [1] <= _0510_[1];
  always @(posedge clk)
    if (!_0673_) \DECO_INSTR_inst.imm [0] <= 1'h1;
    else \DECO_INSTR_inst.imm [0] <= _0510_[0];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [0] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [0] <= Rdata[0];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [1] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [1] <= Rdata[1];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [2] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [2] <= Rdata[2];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [3] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [3] <= Rdata[3];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [4] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [4] <= Rdata[4];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [5] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [5] <= Rdata[5];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [6] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [6] <= Rdata[6];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [7] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [7] <= Rdata[7];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [8] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [8] <= Rdata[8];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [9] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [9] <= Rdata[9];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [10] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [10] <= Rdata[10];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [11] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [11] <= Rdata[11];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [12] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [12] <= Rdata[12];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [13] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [13] <= Rdata[13];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [14] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [14] <= Rdata[14];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [15] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [15] <= Rdata[15];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [16] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [16] <= Rdata[16];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [17] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [17] <= Rdata[17];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [18] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [18] <= Rdata[18];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [19] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [19] <= Rdata[19];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [20] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [20] <= Rdata[20];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [21] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [21] <= Rdata[21];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [22] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [22] <= Rdata[22];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [23] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [23] <= Rdata[23];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [24] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [24] <= Rdata[24];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [25] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [25] <= Rdata[25];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [26] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [26] <= Rdata[26];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [27] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [27] <= Rdata[27];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [28] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [28] <= Rdata[28];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [29] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [29] <= Rdata[29];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [30] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [30] <= Rdata[30];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.inst [31] <= 1'h0;
    else if (_0571_) \MEMORY_INTERFACE_inst.inst [31] <= Rdata[31];
  always @(posedge clk)
    if (_0629_) \MULT_inst.cont3 [0] <= 1'h0;
    else if (\MULT_inst.u6.Em ) \MULT_inst.cont3 [0] <= _0692_[0];
  always @(posedge clk)
    if (_0629_) \MULT_inst.cont3 [1] <= 1'h0;
    else if (\MULT_inst.u6.Em ) \MULT_inst.cont3 [1] <= _0693_[1];
  always @(posedge clk)
    if (_0629_) \MULT_inst.cont3 [2] <= 1'h0;
    else if (\MULT_inst.u6.Em ) \MULT_inst.cont3 [2] <= _0693_[2];
  always @(posedge clk)
    if (_0629_) \MULT_inst.cont3 [3] <= 1'h0;
    else if (\MULT_inst.u6.Em ) \MULT_inst.cont3 [3] <= _0693_[3];
  always @(posedge clk)
    if (_0629_) \MULT_inst.cont3 [4] <= 1'h0;
    else if (\MULT_inst.u6.Em ) \MULT_inst.cont3 [4] <= _0693_[4];
  always @(posedge clk)
    if (!_0034_) \FSM_inst.state [0] <= 1'h0;
    else if (_0029_) \FSM_inst.state [0] <= _0518_[0];
  always @(posedge clk)
    if (!_0034_) \FSM_inst.state [1] <= 1'h0;
    else if (_0029_) \FSM_inst.state [1] <= _0518_[1];
  always @(posedge clk)
    if (!_0034_) \FSM_inst.state [3] <= 1'h0;
    else if (_0029_) \FSM_inst.state [3] <= _0518_[3];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.Wstrb [0] <= 1'h0;
    else \MEMORY_INTERFACE_inst.Wstrb [0] <= \MEMORY_INTERFACE_inst.Wstrbq [0];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.Wstrb [1] <= 1'h0;
    else \MEMORY_INTERFACE_inst.Wstrb [1] <= \MEMORY_INTERFACE_inst.Wstrbq [1];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.Wstrb [2] <= 1'h0;
    else \MEMORY_INTERFACE_inst.Wstrb [2] <= \MEMORY_INTERFACE_inst.Wstrbq [2];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.Wstrb [3] <= 1'h0;
    else \MEMORY_INTERFACE_inst.Wstrb [3] <= \MEMORY_INTERFACE_inst.Wstrbq [3];
  always @(posedge clk)
    if (!rstn) \MULT_inst.u1.state [0] <= 1'h0;
    else \MULT_inst.u1.state [0] <= \MULT_inst.u1.nextState [0];
  always @(posedge clk)
    if (!rstn) \MULT_inst.u1.state [1] <= 1'h0;
    else \MULT_inst.u1.state [1] <= \MULT_inst.u1.nextState [1];
  always @(posedge clk)
    \DECO_INSTR_inst.code [0] <= \FSM_inst.codif [0];
  always @(posedge clk)
    \DECO_INSTR_inst.code [1] <= \FSM_inst.codif [1];
  always @(posedge clk)
    \DECO_INSTR_inst.code [2] <= \FSM_inst.codif [2];
  always @(posedge clk)
    \DECO_INSTR_inst.code [3] <= \FSM_inst.codif [3];
  always @(posedge clk)
    \DECO_INSTR_inst.code [4] <= \FSM_inst.codif [4];
  always @(posedge clk)
    \DECO_INSTR_inst.code [5] <= \FSM_inst.codif [5];
  always @(posedge clk)
    \DECO_INSTR_inst.code [6] <= \FSM_inst.codif [6];
  always @(posedge clk)
    \DECO_INSTR_inst.code [7] <= \FSM_inst.codif [7];
  always @(posedge clk)
    \DECO_INSTR_inst.code [8] <= \FSM_inst.codif [8];
  always @(posedge clk)
    \DECO_INSTR_inst.code [9] <= \FSM_inst.codif [9];
  always @(posedge clk)
    \DECO_INSTR_inst.code [10] <= \FSM_inst.codif [10];
  always @(posedge clk)
    \DECO_INSTR_inst.code [11] <= \FSM_inst.codif [11];
  always @(posedge clk)
    if (!_0035_) \ALU_inst.ALU_sXXx_inst.sl_ok  <= 1'h0;
    else if (_0031_) \ALU_inst.ALU_sXXx_inst.sl_ok  <= 1'h1;
  always @(posedge clk)
    if (!rstn) \ALU_inst.ALU_sXXx_inst.count [2] <= 1'h0;
    else if (_0022_) \ALU_inst.ALU_sXXx_inst.count [2] <= _0485_[2];
  always @(posedge clk)
    if (!rstn) \ALU_inst.ALU_sXXx_inst.count [3] <= 1'h0;
    else if (_0022_) \ALU_inst.ALU_sXXx_inst.count [3] <= _0485_[3];
  always @(posedge clk)
    if (!rstn) \ALU_inst.ALU_sXXx_inst.count [4] <= 1'h0;
    else if (_0022_) \ALU_inst.ALU_sXXx_inst.count [4] <= _0485_[4];
  always @(posedge clk)
    if (_0454_) \ALU_inst.en_reg  <= 1'h0;
    else \ALU_inst.en_reg  <= \FSM_inst.enable_exec ;
  always @(posedge clk)
    if (_0454_) \ALU_inst.is_inst_reg [0] <= 1'h0;
    else \ALU_inst.is_inst_reg [0] <= \ALU_inst.is_inst_nr ;
  always @(posedge clk)
    if (_0454_) \ALU_inst.is_inst_reg [1] <= 1'h0;
    else \ALU_inst.is_inst_reg [1] <= \ALU_inst.is_inst_reg [0];
  always @(posedge clk)
    if (!rstn) \FSM_inst.en_mem  <= 1'h0;
    else if (_0033_) \FSM_inst.en_mem  <= _0536_;
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.state [0] <= 1'h0;
    else if (_0032_) \MEMORY_INTERFACE_inst.state [0] <= \MEMORY_INTERFACE_inst.nexstate [0];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.state [1] <= 1'h0;
    else if (_0032_) \MEMORY_INTERFACE_inst.state [1] <= \MEMORY_INTERFACE_inst.nexstate [1];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.state [2] <= 1'h0;
    else if (_0032_) \MEMORY_INTERFACE_inst.state [2] <= \MEMORY_INTERFACE_inst.nexstate [2];
  always @(posedge clk)
    if (!rstn) \MEMORY_INTERFACE_inst.state [3] <= 1'h0;
    else if (_0032_) \MEMORY_INTERFACE_inst.state [3] <= \MEMORY_INTERFACE_inst.nexstate [3];
  assign _0040_ = ~\MEMORY_INTERFACE_inst.inst [6];
  assign _0041_ = ~\MEMORY_INTERFACE_inst.inst [5];
  assign _0043_ = ~\MEMORY_INTERFACE_inst.inst [0];
  assign _0044_ = ~\MEMORY_INTERFACE_inst.inst [1];
  assign _0042_ = ~\MEMORY_INTERFACE_inst.inst [4];
  assign _0046_ = ~\MEMORY_INTERFACE_inst.inst [3];
  assign _0048_ = ~\MEMORY_INTERFACE_inst.inst [25];
  assign _0045_ = ~\MEMORY_INTERFACE_inst.inst [14];
  assign _0049_ = ~\MEMORY_INTERFACE_inst.inst [13];
  assign _0050_ = ~\MEMORY_INTERFACE_inst.inst [12];
  assign _0047_ = ~\MEMORY_INTERFACE_inst.inst [2];
  assign _0058_ = ~\DECO_INSTR_inst.code [11];
  assign _0062_ = ~\DECO_INSTR_inst.code [2];
  assign _0063_ = ~\MEMORY_INTERFACE_inst.state [3];
  assign _0064_ = ~\MEMORY_INTERFACE_inst.state [2];
  assign _0065_ = ~\MEMORY_INTERFACE_inst.state [1];
  assign _0066_ = ~\MEMORY_INTERFACE_inst.state [0];
  assign _0067_ = ~\FSM_inst.W_R_mem [0];
  assign _0068_ = ~\FSM_inst.W_R_mem [1];
  assign _0689_[0] = ~\MULT_inst.cont2 [0];
  assign _0069_ = ~\MULT_inst.cont1 [4];
  assign _0071_ = ~\FSM_inst.state [1];
  assign _0073_ = ~\MULT_inst.cont2 [4];
  assign _0072_ = ~\FSM_inst.state [0];
  assign _0074_ = ~_0556_;
  assign _0583_[21] = ~_0587_[1];
  assign _0076_ = ~_0601_[1];
  assign \FSM_inst.done_mem  = ~\FSM_inst.busy_mem ;
  assign _0079_ = ~\FSM_inst.codif [8];
  assign _0080_ = ~\FSM_inst.aligned_mem ;
  assign _0082_ = ~\FSM_inst.en_mem ;
  assign _0070_ = ~\FSM_inst.state [2];
  assign \FSM_inst.write_mem  = ~\FSM_inst.codif [5];
  assign _0084_ = ~\FSM_inst.codif [1];
  assign _0085_ = ~\FSM_inst.codif [0];
  assign _0086_ = ~\MULT_inst.u5.state [0];
  assign _0087_ = ~\MULT_inst.u5.state [1];
  assign _0059_ = ~\DECO_INSTR_inst.code [10];
  assign _0088_ = ~\MULT_inst.u3.state [0];
  assign _0089_ = ~\MULT_inst.u3.state [1];
  assign _0090_ = ~\MULT_inst.u1.state [0];
  assign _0091_ = ~\MULT_inst.u1.state [1];
  assign _0692_[0] = ~\MULT_inst.cont3 [0];
  assign _0092_ = ~\MULT_inst.cont3 [4];
  assign _0665_[3] = ~\ALU_inst.ALU_sXXx_inst.count [3];
  assign _0093_ = ~\ALU_inst.en_reg ;
  assign _0665_[4] = ~\ALU_inst.ALU_sXXx_inst.count [4];
  assign _0666_[2] = ~\ALU_inst.ALU_sXXx_inst.count [2];
  assign _0665_[1] = ~\ALU_inst.ALU_sXXx_inst.count [1];
  assign _0665_[0] = ~\ALU_inst.ALU_sXXx_inst.count [0];
  assign \UTILITY_inst.PC_ORIG [2] = ~\UTILITY_inst.PC_N2 [2];
  assign _0051_ = ~\DECO_INSTR_inst.code [5];
  assign _0060_ = ~\DECO_INSTR_inst.code [6];
  assign _0054_ = ~\DECO_INSTR_inst.code [0];
  assign _0053_ = ~\DECO_INSTR_inst.code [1];
  assign _0078_ = ~\FSM_inst.codif [7];
  assign _0094_ = ~\FSM_inst.codif [6];
  assign _0095_ = ~\FSM_inst.codif [4];
  assign _0055_ = ~\DECO_INSTR_inst.code [7];
  assign _0052_ = ~\DECO_INSTR_inst.code [4];
  assign _0061_ = ~\DECO_INSTR_inst.code [3];
  assign _0057_ = ~\DECO_INSTR_inst.code [9];
  assign _0056_ = ~\DECO_INSTR_inst.code [8];
  assign _0686_[0] = ~\MULT_inst.cont1 [0];
  assign _0096_ = ~_0535_[0];
  assign _0670_[31] = ~_0664_[4];
  assign _0100_ = ~_0375_[1];
  assign _0101_ = _0373_[0] |  _0372_;
  assign _0022_ = _0101_ |  _0093_;
  assign _0007_ = _0102_ |  \FSM_inst.en_mem ;
  assign _0378_ = _0086_ |  _0087_;
  assign _0379_ = \MULT_inst.u5.state [0] |  _0087_;
  assign _0380_ = _0086_ |  \MULT_inst.u5.state [1];
  assign _0103_[0] = _0517_[6] |  _0517_[5];
  assign _0104_[0] = _0103_[0] |  _0017_;
  assign _0104_[1] = _0020_ |  _0516_[2];
  assign _0011_ = _0104_[0] |  _0104_[1];
  assign _0381_ = _0088_ |  _0089_;
  assign _0382_ = \MULT_inst.u3.state [0] |  _0089_;
  assign _0383_ = _0088_ |  \MULT_inst.u3.state [1];
  assign _0384_ = _0090_ |  _0091_;
  assign _0385_ = \MULT_inst.u1.state [0] |  _0091_;
  assign _0386_ = _0090_ |  \MULT_inst.u1.state [1];
  assign _0387_ = _0107_ |  _0106_[2];
  assign _0388_ = _0110_ |  _0109_[2];
  assign _0109_[2] = _0108_[4] |  _0105_[5];
  assign _0389_ = _0107_ |  _0109_[2];
  assign _0105_[4] = _0056_ |  \DECO_INSTR_inst.code [9];
  assign _0105_[5] = _0059_ |  \DECO_INSTR_inst.code [11];
  assign _0106_[2] = _0105_[4] |  _0105_[5];
  assign _0390_ = _0110_ |  _0106_[2];
  assign _0111_[0] = \MULT_inst.cont3 [0] |  \MULT_inst.cont3 [1];
  assign _0111_[1] = \MULT_inst.cont3 [2] |  \MULT_inst.cont3 [3];
  assign _0112_ = _0111_[0] |  _0111_[1];
  assign _0391_ = _0112_ |  _0092_;
  assign _0113_[0] = _0689_[0] |  \MULT_inst.cont2 [1];
  assign _0113_[1] = \MULT_inst.cont2 [2] |  \MULT_inst.cont2 [3];
  assign _0114_ = _0113_[0] |  _0113_[1];
  assign _0392_ = _0114_ |  _0073_;
  assign _0115_[0] = \MULT_inst.cont1 [0] |  \MULT_inst.cont1 [1];
  assign _0115_[1] = \MULT_inst.cont1 [2] |  \MULT_inst.cont1 [3];
  assign _0116_ = _0115_[0] |  _0115_[1];
  assign _0393_ = _0116_ |  _0069_;
  assign _0118_[1] = _0105_[2] |  _0117_[3];
  assign _0119_ = _0106_[0] |  _0118_[1];
  assign _0394_ = _0119_ |  _0118_[2];
  assign _0121_[1] = _0120_[2] |  _0108_[3];
  assign _0122_ = _0121_[0] |  _0121_[1];
  assign _0395_ = _0122_ |  _0118_[2];
  assign _0105_[2] = _0052_ |  _0051_;
  assign _0108_[3] = \DECO_INSTR_inst.code [6] |  \DECO_INSTR_inst.code [7];
  assign _0109_[1] = _0105_[2] |  _0108_[3];
  assign _0123_ = _0121_[0] |  _0109_[1];
  assign _0396_ = _0123_ |  _0118_[2];
  assign _0120_[1] = _0062_ |  \DECO_INSTR_inst.code [3];
  assign _0121_[0] = _0105_[0] |  _0120_[1];
  assign _0126_ = _0121_[0] |  _0125_[1];
  assign _0397_ = _0126_ |  _0118_[2];
  assign _0127_[1] = _0062_ |  _0061_;
  assign _0117_[3] = _0060_ |  \DECO_INSTR_inst.code [7];
  assign _0108_[4] = \DECO_INSTR_inst.code [8] |  \DECO_INSTR_inst.code [9];
  assign _0128_[0] = _0105_[0] |  _0127_[1];
  assign _0125_[1] = _0124_[2] |  _0117_[3];
  assign _0118_[2] = _0108_[4] |  _0117_[5];
  assign _0129_ = _0128_[0] |  _0125_[1];
  assign _0398_ = _0129_ |  _0118_[2];
  assign _0130_[0] = \DECO_INSTR_inst.code [0] |  \DECO_INSTR_inst.code [1];
  assign _0130_[1] = \DECO_INSTR_inst.code [2] |  _0061_;
  assign _0120_[2] = _0052_ |  \DECO_INSTR_inst.code [5];
  assign _0105_[3] = \DECO_INSTR_inst.code [6] |  _0055_;
  assign _0130_[4] = _0056_ |  _0057_;
  assign _0117_[5] = \DECO_INSTR_inst.code [10] |  \DECO_INSTR_inst.code [11];
  assign _0131_[0] = _0130_[0] |  _0130_[1];
  assign _0131_[1] = _0120_[2] |  _0105_[3];
  assign _0131_[2] = _0130_[4] |  _0117_[5];
  assign _0132_ = _0131_[0] |  _0131_[1];
  assign _0399_ = _0132_ |  _0131_[2];
  assign _0105_[0] = _0054_ |  _0053_;
  assign _0105_[1] = \DECO_INSTR_inst.code [2] |  \DECO_INSTR_inst.code [3];
  assign _0124_[2] = \DECO_INSTR_inst.code [4] |  _0051_;
  assign _0106_[0] = _0105_[0] |  _0105_[1];
  assign _0133_[1] = _0124_[2] |  _0060_;
  assign _0375_[1] = _0106_[0] |  _0133_[1];
  assign _0102_ = _0080_ |  _0083_;
  assign _0135_ = _0102_ |  _0134_[1];
  assign _0006_ = _0135_ |  _0082_;
  assign _0136_[0] = _0080_ |  _0081_;
  assign _0134_[1] = _0374_[2] |  _0374_[3];
  assign _0137_ = _0136_[0] |  _0134_[1];
  assign _0008_ = _0137_ |  _0082_;
  assign _0138_[0] = _0004_ &  _0009_;
  assign _0138_[1] = _0008_ &  _0007_;
  assign _0138_[2] = _0005_ &  _0006_;
  assign _0139_ = _0138_[0] &  _0138_[1];
  assign _0028_ = _0139_ &  _0138_[2];
  assign _0010_ = \FSM_inst.done_mem  |  _0077_;
  assign _0140_ = _0075_ |  _0583_[21];
  assign _0024_ = _0140_ |  _0076_;
  assign _0032_ = _0024_ &  _0023_;
  assign _0077_ = _0141_[0] |  _0141_[1];
  assign _0141_[0] = _0072_ |  \FSM_inst.state [1];
  assign _0098_ = _0141_[0] |  _0142_[1];
  assign _0099_ = _0143_[0] |  _0142_[1];
  assign _0144_[0] = _0072_ |  _0071_;
  assign _0142_[1] = \FSM_inst.state [2] |  \FSM_inst.state [3];
  assign _0081_ = _0144_[0] |  _0142_[1];
  assign _0143_[0] = \FSM_inst.state [0] |  _0071_;
  assign _0097_ = _0143_[0] |  _0141_[1];
  assign _0145_[0] = \FSM_inst.state [0] |  \FSM_inst.state [1];
  assign _0141_[1] = _0070_ |  \FSM_inst.state [3];
  assign _0400_ = _0145_[0] |  _0141_[1];
  assign _0146_[2] = _0095_ |  \FSM_inst.write_mem ;
  assign _0146_[3] = _0094_ |  _0078_;
  assign _0146_[4] = \FSM_inst.codif [8] |  \FSM_inst.codif [9];
  assign _0146_[5] = \FSM_inst.codif [10] |  \FSM_inst.codif [11];
  assign _0147_[1] = _0146_[2] |  _0146_[3];
  assign _0147_[2] = _0146_[4] |  _0146_[5];
  assign _0148_ = _0147_[0] |  _0147_[1];
  assign _0401_ = _0148_ |  _0147_[2];
  assign _0149_[0] = \FSM_inst.codif [0] &  \FSM_inst.codif [1];
  assign _0149_[1] = \FSM_inst.codif [2] &  \FSM_inst.codif [3];
  assign _0149_[2] = \FSM_inst.codif [4] &  \FSM_inst.codif [5];
  assign _0149_[3] = \FSM_inst.codif [6] &  \FSM_inst.codif [7];
  assign _0149_[4] = \FSM_inst.codif [8] &  \FSM_inst.codif [9];
  assign _0149_[5] = \FSM_inst.codif [10] &  \FSM_inst.codif [11];
  assign _0150_[0] = _0149_[0] &  _0149_[1];
  assign _0150_[1] = _0149_[2] &  _0149_[3];
  assign _0150_[2] = _0149_[4] &  _0149_[5];
  assign _0151_ = _0150_[0] &  _0150_[1];
  assign _0546_ = _0151_ &  _0150_[2];
  assign _0152_[2] = \FSM_inst.codif [4] |  \FSM_inst.codif [5];
  assign _0153_[1] = _0152_[2] |  \FSM_inst.codif [6];
  assign _0402_ = _0147_[0] |  _0153_[1];
  assign _0146_[0] = _0085_ |  _0084_;
  assign _0146_[1] = \FSM_inst.codif [2] |  \FSM_inst.codif [3];
  assign _0154_[2] = \FSM_inst.codif [4] |  \FSM_inst.write_mem ;
  assign _0147_[0] = _0146_[0] |  _0146_[1];
  assign _0155_[1] = _0154_[2] |  \FSM_inst.codif [6];
  assign _0403_ = _0147_[0] |  _0155_[1];
  assign _0675_ = _0535_[0] |  _0535_[1];
  assign _0537_ = _0534_[0] |  _0534_[1];
  assign _0156_ = _0535_[0] |  _0517_[2];
  assign _0676_ = _0156_ |  _0517_[6];
  assign _0157_ = _0534_[0] |  _0541_[2];
  assign _0543_[0] = _0157_ |  _0541_[4];
  assign _0158_ = _0534_[0] |  _0541_[3];
  assign _0543_[1] = _0158_ |  _0541_[5];
  assign _0159_[4] = _0508_[287] |  _0508_[310];
  assign _0510_[22] = _0161_ |  _0159_[4];
  assign _0162_[4] = _0508_[287] |  _0508_[311];
  assign _0510_[23] = _0161_ |  _0162_[4];
  assign _0163_[0] = _0637_[0] |  _0636_[3];
  assign _0163_[1] = _0636_[5] |  _0637_[3];
  assign _0694_ = _0163_[0] |  _0163_[1];
  assign _0164_[0] = _0636_[1] |  _0636_[2];
  assign _0638_[0] = _0164_[0] |  _0636_[6];
  assign _0165_[0] = _0636_[1] |  _0636_[3];
  assign _0638_[1] = _0165_[0] |  _0636_[5];
  assign _0166_[0] = _0642_[0] |  _0641_[3];
  assign _0166_[1] = _0641_[5] |  _0642_[3];
  assign _0695_ = _0166_[0] |  _0166_[1];
  assign _0167_[0] = _0641_[1] |  _0641_[2];
  assign _0643_[0] = _0167_[0] |  _0641_[6];
  assign _0168_[0] = _0641_[1] |  _0641_[3];
  assign _0643_[1] = _0168_[0] |  _0641_[5];
  assign _0169_[0] = _0647_[0] |  _0646_[3];
  assign _0169_[1] = _0646_[5] |  _0647_[3];
  assign _0696_ = _0169_[0] |  _0169_[1];
  assign _0170_[0] = _0646_[1] |  _0646_[2];
  assign _0648_[0] = _0170_[0] |  _0646_[6];
  assign _0171_[0] = _0646_[1] |  _0646_[3];
  assign _0648_[1] = _0171_[0] |  _0646_[5];
  assign _0172_[0] = _0456_[0] |  _0456_[1];
  assign _0172_[1] = _0456_[2] |  _0456_[3];
  assign _0172_[2] = _0456_[4] |  _0456_[5];
  assign _0173_ = _0172_[0] |  _0172_[1];
  assign _0657_ = _0173_ |  _0172_[2];
  assign _0174_[0] = _0455_[0] |  _0455_[1];
  assign _0174_[1] = _0455_[2] |  _0455_[3];
  assign _0174_[2] = _0455_[4] |  _0455_[5];
  assign _0175_ = _0174_[0] |  _0174_[1];
  assign _0457_ = _0175_ |  _0174_[2];
  assign _0658_ = _0478_[0] |  _0478_[1];
  assign _0659_ = _0480_[0] |  _0480_[1];
  assign _0481_ = _0479_[0] |  _0479_[1];
  assign _0373_[0] = _0667_ |  _0668_;
  assign _0176_[0] = _0665_[0] &  _0665_[1];
  assign _0177_ = _0176_[0] &  _0176_[1];
  assign _0668_ = _0177_ &  _0665_[4];
  assign _0178_ = _0650_[0] |  _0650_[1];
  assign _0376_[1] = _0178_ |  _0650_[2];
  assign _0652_[31] = _0649_[63] |  _0649_[95];
  assign _0652_[30] = _0649_[62] |  _0649_[94];
  assign _0652_[29] = _0649_[61] |  _0649_[93];
  assign _0652_[28] = _0649_[60] |  _0649_[92];
  assign _0652_[27] = _0649_[59] |  _0649_[91];
  assign _0652_[26] = _0649_[58] |  _0649_[90];
  assign _0652_[25] = _0649_[57] |  _0649_[89];
  assign _0652_[24] = _0649_[56] |  _0649_[88];
  assign _0652_[23] = _0649_[55] |  _0649_[87];
  assign _0652_[22] = _0649_[54] |  _0649_[86];
  assign _0652_[21] = _0649_[53] |  _0649_[85];
  assign _0652_[20] = _0649_[52] |  _0649_[84];
  assign _0652_[19] = _0649_[51] |  _0649_[83];
  assign _0652_[18] = _0649_[50] |  _0649_[82];
  assign _0652_[17] = _0649_[49] |  _0649_[81];
  assign _0652_[16] = _0649_[48] |  _0649_[80];
  assign _0652_[15] = _0649_[47] |  _0649_[79];
  assign _0652_[14] = _0649_[46] |  _0649_[78];
  assign _0652_[13] = _0649_[45] |  _0649_[77];
  assign _0652_[12] = _0649_[44] |  _0649_[76];
  assign _0652_[11] = _0649_[43] |  _0649_[75];
  assign _0652_[10] = _0649_[42] |  _0649_[74];
  assign _0652_[9] = _0649_[41] |  _0649_[73];
  assign _0652_[8] = _0649_[40] |  _0649_[72];
  assign _0652_[7] = _0649_[39] |  _0649_[71];
  assign _0652_[6] = _0649_[38] |  _0649_[70];
  assign _0652_[5] = _0649_[37] |  _0649_[69];
  assign _0652_[4] = _0649_[36] |  _0649_[68];
  assign _0652_[3] = _0649_[35] |  _0649_[67];
  assign _0652_[2] = _0649_[34] |  _0649_[66];
  assign _0652_[1] = _0649_[33] |  _0649_[65];
  assign _0652_[0] = _0649_[32] |  _0649_[64];
  assign _0179_[0] = _0516_[2] |  _0517_[1];
  assign _0179_[1] = _0517_[2] |  _0517_[3];
  assign _0179_[2] = _0517_[4] |  _0517_[5];
  assign _0180_[0] = _0179_[0] |  _0179_[1];
  assign _0180_[1] = _0179_[2] |  _0517_[6];
  assign _0674_ = _0180_[0] |  _0180_[1];
  assign _0181_[1] = _0516_[23] |  _0516_[27];
  assign _0519_[3] = _0516_[11] |  _0181_[1];
  assign _0182_[0] = _0516_[2] |  _0516_[6];
  assign _0182_[2] = _0516_[18] |  _0516_[23];
  assign _0183_[0] = _0182_[0] |  _0516_[10];
  assign _0183_[1] = _0182_[2] |  _0516_[26];
  assign _0519_[2] = _0183_[0] |  _0183_[1];
  assign _0184_[1] = _0516_[10] |  _0516_[13];
  assign _0184_[2] = _0516_[17] |  _0516_[23];
  assign _0185_[0] = _0516_[6] |  _0184_[1];
  assign _0185_[1] = _0184_[2] |  _0516_[27];
  assign _0519_[1] = _0185_[0] |  _0185_[1];
  assign _0186_[1] = _0516_[11] |  _0516_[12];
  assign _0187_[1] = _0516_[20] |  _0516_[24];
  assign _0519_[0] = _0186_[1] |  _0187_[1];
  assign _0017_ = _0517_[3] |  _0517_[4];
  assign _0530_ = _0528_[0] |  _0528_[1];
  assign _0020_ = _0517_[1] |  _0517_[2];
  assign _0684_ = _0621_[0] |  _0621_[1];
  assign _0683_ = _0188_ |  _0613_[1];
  assign _0189_ = _0616_[0] |  _0616_[5];
  assign _0619_[0] = _0189_ |  _0613_[1];
  assign _0190_ = _0616_[1] |  _0616_[5];
  assign _0619_[1] = _0190_ |  _0613_[1];
  assign _0191_ = _0616_[2] |  _0616_[7];
  assign _0619_[2] = _0191_ |  _0613_[1];
  assign _0192_ = _0616_[3] |  _0616_[7];
  assign _0619_[3] = _0192_ |  _0613_[1];
  assign _0188_ = _0617_[0] |  _0613_[0];
  assign _0578_ = _0576_[0] |  _0576_[1];
  assign _0682_ = _0613_[0] |  _0613_[1];
  assign _0614_ = _0612_[0] |  _0612_[1];
  assign _0581_[0] = _0580_[0] |  _0580_[32];
  assign _0581_[1] = _0580_[1] |  _0580_[33];
  assign _0581_[2] = _0580_[2] |  _0580_[34];
  assign _0581_[3] = _0580_[3] |  _0580_[35];
  assign _0581_[4] = _0580_[4] |  _0580_[36];
  assign _0581_[5] = _0580_[5] |  _0580_[37];
  assign _0581_[6] = _0580_[6] |  _0580_[38];
  assign _0581_[7] = _0580_[7] |  _0580_[39];
  assign _0581_[8] = _0580_[8] |  _0580_[40];
  assign _0581_[9] = _0580_[9] |  _0580_[41];
  assign _0581_[10] = _0580_[10] |  _0580_[42];
  assign _0581_[11] = _0580_[11] |  _0580_[43];
  assign _0581_[12] = _0580_[12] |  _0580_[44];
  assign _0581_[13] = _0580_[13] |  _0580_[45];
  assign _0581_[14] = _0580_[14] |  _0580_[46];
  assign _0581_[15] = _0580_[15] |  _0580_[47];
  assign _0581_[16] = _0580_[16] |  _0580_[48];
  assign _0581_[17] = _0580_[17] |  _0580_[49];
  assign _0581_[18] = _0580_[18] |  _0580_[50];
  assign _0581_[19] = _0580_[19] |  _0580_[51];
  assign _0581_[20] = _0580_[20] |  _0580_[52];
  assign _0581_[21] = _0580_[21] |  _0580_[53];
  assign _0581_[22] = _0580_[22] |  _0580_[54];
  assign _0581_[23] = _0580_[23] |  _0580_[55];
  assign _0581_[24] = _0580_[24] |  _0580_[56];
  assign _0581_[25] = _0580_[25] |  _0580_[57];
  assign _0581_[26] = _0580_[26] |  _0580_[58];
  assign _0581_[27] = _0580_[27] |  _0580_[59];
  assign _0581_[28] = _0580_[28] |  _0580_[60];
  assign _0581_[29] = _0580_[29] |  _0580_[61];
  assign _0581_[30] = _0580_[30] |  _0580_[62];
  assign _0581_[31] = _0580_[31] |  _0580_[63];
  assign _0193_[4] = _0508_[273] |  _0508_[305];
  assign _0510_[17] = _0161_ |  _0193_[4];
  assign _0194_[4] = _0508_[272] |  _0508_[304];
  assign _0510_[16] = _0161_ |  _0194_[4];
  assign _0195_[4] = _0508_[271] |  _0508_[303];
  assign _0510_[15] = _0161_ |  _0195_[4];
  assign _0196_[4] = _0508_[270] |  _0508_[302];
  assign _0510_[14] = _0161_ |  _0196_[4];
  assign _0197_[4] = _0508_[269] |  _0508_[301];
  assign _0510_[13] = _0161_ |  _0197_[4];
  assign _0198_[4] = _0508_[268] |  _0508_[300];
  assign _0510_[12] = _0161_ |  _0198_[4];
  assign _0199_[0] = _0508_[31] |  _0508_[43];
  assign _0199_[3] = _0508_[203] |  _0508_[255];
  assign _0200_[0] = _0199_[0] |  _0159_[1];
  assign _0200_[1] = _0159_[2] |  _0199_[3];
  assign _0201_ = _0200_[0] |  _0200_[1];
  assign _0510_[11] = _0201_ |  _0508_[267];
  assign _0202_[0] = _0508_[10] |  _0508_[42];
  assign _0202_[1] = _0508_[95] |  _0508_[106];
  assign _0202_[2] = _0508_[138] |  _0508_[170];
  assign _0202_[3] = _0508_[202] |  _0508_[234];
  assign _0203_[0] = _0202_[0] |  _0202_[1];
  assign _0203_[1] = _0202_[2] |  _0202_[3];
  assign _0204_ = _0203_[0] |  _0203_[1];
  assign _0510_[10] = _0204_ |  _0508_[266];
  assign _0205_[0] = _0508_[8] |  _0508_[40];
  assign _0205_[1] = _0508_[95] |  _0508_[104];
  assign _0205_[2] = _0508_[136] |  _0508_[168];
  assign _0205_[3] = _0508_[200] |  _0508_[232];
  assign _0206_[0] = _0205_[0] |  _0205_[1];
  assign _0206_[1] = _0205_[2] |  _0205_[3];
  assign _0207_ = _0206_[0] |  _0206_[1];
  assign _0510_[8] = _0207_ |  _0508_[264];
  assign _0208_[0] = _0508_[7] |  _0508_[39];
  assign _0208_[1] = _0508_[95] |  _0508_[103];
  assign _0208_[2] = _0508_[135] |  _0508_[167];
  assign _0208_[3] = _0508_[199] |  _0508_[231];
  assign _0209_[0] = _0208_[0] |  _0208_[1];
  assign _0209_[1] = _0208_[2] |  _0208_[3];
  assign _0210_ = _0209_[0] |  _0209_[1];
  assign _0510_[7] = _0210_ |  _0508_[263];
  assign _0211_[0] = _0508_[5] |  _0508_[37];
  assign _0211_[1] = _0508_[95] |  _0508_[101];
  assign _0211_[2] = _0508_[133] |  _0508_[165];
  assign _0211_[3] = _0508_[197] |  _0508_[229];
  assign _0212_[0] = _0211_[0] |  _0211_[1];
  assign _0212_[1] = _0211_[2] |  _0211_[3];
  assign _0213_ = _0212_[0] |  _0212_[1];
  assign _0510_[5] = _0213_ |  _0508_[261];
  assign _0214_[0] = _0506_[4] |  _0508_[36];
  assign _0214_[1] = _0508_[95] |  _0508_[100];
  assign _0214_[2] = _0508_[132] |  _0508_[164];
  assign _0214_[3] = _0508_[196] |  _0508_[228];
  assign _0215_[0] = _0214_[0] |  _0214_[1];
  assign _0215_[1] = _0214_[2] |  _0214_[3];
  assign _0216_ = _0215_[0] |  _0215_[1];
  assign _0510_[4] = _0216_ |  _0508_[260];
  assign _0217_[0] = _0506_[3] |  _0508_[35];
  assign _0217_[1] = _0508_[95] |  _0508_[99];
  assign _0217_[2] = _0508_[131] |  _0508_[163];
  assign _0217_[3] = _0508_[195] |  _0508_[227];
  assign _0218_[0] = _0217_[0] |  _0217_[1];
  assign _0218_[1] = _0217_[2] |  _0217_[3];
  assign _0219_ = _0218_[0] |  _0218_[1];
  assign _0510_[3] = _0219_ |  _0508_[259];
  assign _0220_[0] = _0506_[2] |  _0508_[34];
  assign _0220_[1] = _0508_[95] |  _0508_[98];
  assign _0220_[2] = _0508_[130] |  _0508_[162];
  assign _0220_[3] = _0508_[194] |  _0508_[226];
  assign _0221_[0] = _0220_[0] |  _0220_[1];
  assign _0221_[1] = _0220_[2] |  _0220_[3];
  assign _0222_ = _0221_[0] |  _0221_[1];
  assign _0510_[2] = _0222_ |  _0508_[258];
  assign _0223_[0] = _0506_[1] |  _0508_[33];
  assign _0223_[1] = _0508_[95] |  _0508_[97];
  assign _0223_[2] = _0508_[129] |  _0508_[161];
  assign _0223_[3] = _0508_[193] |  _0508_[225];
  assign _0224_[0] = _0223_[0] |  _0223_[1];
  assign _0224_[1] = _0223_[2] |  _0223_[3];
  assign _0225_ = _0224_[0] |  _0224_[1];
  assign _0510_[1] = _0225_ |  _0508_[257];
  assign _0226_[0] = _0506_[0] |  _0508_[32];
  assign _0226_[1] = _0508_[95] |  _0508_[96];
  assign _0226_[2] = _0508_[128] |  _0508_[160];
  assign _0226_[3] = _0501_[83] |  _0508_[224];
  assign _0227_[0] = _0226_[0] |  _0226_[1];
  assign _0227_[1] = _0226_[2] |  _0226_[3];
  assign _0510_[0] = _0227_[0] |  _0227_[1];
  assign _0502_[8] = _0509_[8] |  _0509_[9];
  assign _0231_[4] = _0508_[287] |  _0508_[312];
  assign _0510_[24] = _0161_ |  _0231_[4];
  assign _0233_[0] = _0232_[0] |  _0501_[35];
  assign _0503_[11] = _0233_[0] |  _0233_[1];
  assign _0232_[0] = _0501_[11] |  _0501_[23];
  assign _0234_[1] = _0501_[34] |  _0501_[46];
  assign _0232_[2] = _0501_[59] |  _0501_[71];
  assign _0232_[3] = _0501_[83] |  _0501_[95];
  assign _0235_[0] = _0232_[0] |  _0234_[1];
  assign _0233_[1] = _0232_[2] |  _0232_[3];
  assign _0503_[10] = _0235_[0] |  _0233_[1];
  assign _0236_[0] = _0501_[9] |  _0501_[21];
  assign _0236_[1] = _0501_[33] |  _0501_[45];
  assign _0236_[2] = _0501_[57] |  _0501_[69];
  assign _0236_[3] = _0501_[81] |  _0501_[93];
  assign _0237_[0] = _0236_[0] |  _0236_[1];
  assign _0237_[1] = _0236_[2] |  _0236_[3];
  assign _0503_[9] = _0237_[0] |  _0237_[1];
  assign _0238_[0] = _0501_[8] |  _0501_[20];
  assign _0238_[1] = _0501_[32] |  _0501_[44];
  assign _0238_[2] = _0501_[56] |  _0501_[68];
  assign _0238_[3] = _0501_[80] |  _0501_[92];
  assign _0239_[0] = _0238_[0] |  _0238_[1];
  assign _0239_[1] = _0238_[2] |  _0238_[3];
  assign _0503_[8] = _0239_[0] |  _0239_[1];
  assign _0240_[0] = _0501_[7] |  _0501_[19];
  assign _0240_[1] = _0501_[31] |  _0501_[43];
  assign _0240_[2] = _0501_[55] |  _0501_[67];
  assign _0240_[3] = _0501_[79] |  _0501_[91];
  assign _0241_[0] = _0240_[0] |  _0240_[1];
  assign _0241_[1] = _0240_[2] |  _0240_[3];
  assign _0503_[7] = _0241_[0] |  _0241_[1];
  assign _0242_[0] = _0501_[6] |  _0501_[18];
  assign _0242_[1] = _0501_[30] |  _0501_[42];
  assign _0242_[2] = _0501_[54] |  _0501_[66];
  assign _0242_[3] = _0501_[78] |  _0501_[90];
  assign _0243_[0] = _0242_[0] |  _0242_[1];
  assign _0243_[1] = _0242_[2] |  _0242_[3];
  assign _0244_ = _0243_[0] |  _0243_[1];
  assign _0503_[6] = _0244_ |  _0501_[102];
  assign _0245_[0] = _0501_[5] |  _0501_[17];
  assign _0245_[1] = _0501_[29] |  _0501_[41];
  assign _0245_[2] = _0501_[53] |  _0501_[65];
  assign _0245_[3] = _0501_[77] |  _0501_[89];
  assign _0246_[0] = _0245_[0] |  _0245_[1];
  assign _0246_[1] = _0245_[2] |  _0245_[3];
  assign _0247_ = _0246_[0] |  _0246_[1];
  assign _0503_[5] = _0247_ |  _0501_[101];
  assign _0248_[0] = _0501_[4] |  _0501_[16];
  assign _0248_[1] = _0501_[28] |  _0501_[40];
  assign _0248_[2] = _0501_[52] |  _0501_[64];
  assign _0248_[3] = _0501_[76] |  _0501_[88];
  assign _0249_[0] = _0248_[0] |  _0248_[1];
  assign _0249_[1] = _0248_[2] |  _0248_[3];
  assign _0250_ = _0249_[0] |  _0249_[1];
  assign _0503_[4] = _0250_ |  _0501_[100];
  assign _0251_[0] = _0501_[3] |  _0501_[15];
  assign _0251_[1] = _0501_[27] |  _0501_[39];
  assign _0251_[2] = _0501_[51] |  _0501_[63];
  assign _0251_[3] = _0501_[75] |  _0501_[87];
  assign _0252_[0] = _0251_[0] |  _0251_[1];
  assign _0252_[1] = _0251_[2] |  _0251_[3];
  assign _0253_ = _0252_[0] |  _0252_[1];
  assign _0503_[3] = _0253_ |  _0501_[99];
  assign _0254_[0] = _0501_[2] |  _0501_[14];
  assign _0254_[1] = _0501_[26] |  _0501_[38];
  assign _0254_[2] = _0501_[50] |  _0501_[62];
  assign _0254_[3] = _0501_[74] |  _0501_[86];
  assign _0255_[0] = _0254_[0] |  _0254_[1];
  assign _0255_[1] = _0254_[2] |  _0254_[3];
  assign _0256_ = _0255_[0] |  _0255_[1];
  assign _0503_[2] = _0256_ |  _0501_[98];
  assign _0257_[0] = _0501_[1] |  _0501_[13];
  assign _0257_[1] = _0501_[25] |  _0501_[37];
  assign _0257_[2] = _0501_[49] |  _0501_[61];
  assign _0257_[3] = _0501_[73] |  _0501_[85];
  assign _0258_[0] = _0257_[0] |  _0257_[1];
  assign _0258_[1] = _0257_[2] |  _0257_[3];
  assign _0259_ = _0258_[0] |  _0258_[1];
  assign _0503_[1] = _0259_ |  _0501_[97];
  assign _0260_[0] = _0501_[0] |  _0501_[12];
  assign _0260_[1] = _0501_[24] |  _0501_[36];
  assign _0260_[2] = _0501_[48] |  _0501_[60];
  assign _0260_[3] = _0501_[72] |  _0501_[84];
  assign _0261_[0] = _0260_[0] |  _0260_[1];
  assign _0261_[1] = _0260_[2] |  _0260_[3];
  assign _0262_ = _0261_[0] |  _0261_[1];
  assign _0503_[0] = _0262_ |  _0501_[96];
  assign _0673_ = _0230_ |  _0502_[8];
  assign _0263_[4] = _0508_[287] |  _0508_[313];
  assign _0510_[25] = _0161_ |  _0263_[4];
  assign _0264_[4] = _0508_[287] |  _0508_[314];
  assign _0510_[26] = _0161_ |  _0264_[4];
  assign _0265_[4] = _0508_[287] |  _0508_[315];
  assign _0510_[27] = _0161_ |  _0265_[4];
  assign _0266_[4] = _0508_[287] |  _0508_[316];
  assign _0510_[28] = _0161_ |  _0266_[4];
  assign _0267_[4] = _0508_[287] |  _0508_[317];
  assign _0510_[29] = _0161_ |  _0267_[4];
  assign _0268_[4] = _0508_[287] |  _0508_[318];
  assign _0510_[30] = _0161_ |  _0268_[4];
  assign _0269_[4] = _0508_[287] |  _0508_[319];
  assign _0160_[0] = _0159_[0] |  _0159_[1];
  assign _0161_ = _0160_[0] |  _0160_[1];
  assign _0510_[31] = _0161_ |  _0269_[4];
  assign _0228_[1] = _0502_[2] |  _0502_[3];
  assign _0229_[0] = _0228_[0] |  _0228_[1];
  assign _0230_ = _0229_[0] |  _0229_[1];
  assign _0228_[0] = _0502_[0] |  _0502_[1];
  assign _0228_[2] = _0502_[4] |  _0502_[5];
  assign _0228_[3] = _0502_[6] |  _0502_[7];
  assign _0229_[1] = _0228_[2] |  _0228_[3];
  assign _0159_[0] = _0508_[31] |  _0501_[23];
  assign _0159_[1] = _0508_[95] |  _0508_[127];
  assign _0159_[2] = _0508_[159] |  _0508_[191];
  assign _0159_[3] = _0508_[223] |  _0508_[255];
  assign _0270_[4] = _0508_[274] |  _0508_[306];
  assign _0160_[1] = _0159_[2] |  _0159_[3];
  assign _0510_[18] = _0161_ |  _0270_[4];
  assign _0677_ = _0592_[0] |  _0272_[1];
  assign _0273_[2] = _0584_[17] |  _0584_[20];
  assign _0274_[0] = _0584_[6] |  _0584_[12];
  assign _0274_[1] = _0273_[2] |  _0584_[24];
  assign _0586_[0] = _0274_[0] |  _0274_[1];
  assign _0275_[1] = _0584_[10] |  _0584_[13];
  assign _0276_[0] = _0584_[6] |  _0275_[1];
  assign _0276_[1] = _0275_[2] |  _0584_[25];
  assign _0586_[1] = _0276_[0] |  _0276_[1];
  assign _0277_[1] = _0584_[10] |  _0584_[14];
  assign _0278_[0] = _0584_[6] |  _0277_[1];
  assign _0586_[2] = _0278_[0] |  _0584_[26];
  assign _0279_[0] = _0584_[3] |  _0584_[7];
  assign _0279_[1] = _0584_[11] |  _0584_[15];
  assign _0280_[0] = _0279_[0] |  _0279_[1];
  assign _0586_[3] = _0280_[0] |  _0584_[27];
  assign _0281_ = _0588_[0] |  _0588_[1];
  assign _0590_ = _0281_ |  _0588_[2];
  assign _0678_ = _0592_[0] |  _0585_[6];
  assign _0594_ = _0592_[0] |  _0592_[1];
  assign _0679_ = _0595_[0] |  _0585_[6];
  assign _0597_ = _0595_[0] |  _0592_[1];
  assign _0680_ = _0598_[0] |  _0585_[6];
  assign _0600_ = _0598_[0] |  _0592_[1];
  assign _0604_ = _0602_[0] |  _0602_[1];
  assign _0681_ = _0585_[5] |  _0585_[6];
  assign _0606_ = _0585_[5] |  _0602_[1];
  assign _0271_[0] = _0585_[0] |  _0585_[1];
  assign _0595_[0] = _0585_[2] |  _0585_[3];
  assign _0602_[0] = _0585_[4] |  _0585_[5];
  assign _0592_[0] = _0271_[0] |  _0595_[0];
  assign _0272_[1] = _0602_[0] |  _0585_[6];
  assign _0282_[0] = _0584_[3] |  _0608_[1];
  assign _0282_[1] = _0608_[2] |  _0608_[3];
  assign _0275_[2] = _0584_[17] |  _0584_[21];
  assign _0283_[0] = _0282_[0] |  _0282_[1];
  assign _0283_[1] = _0275_[2] |  _0608_[6];
  assign _0610_ = _0283_[0] |  _0283_[1];
  assign _0284_[0] = _0508_[9] |  _0508_[41];
  assign _0284_[1] = _0508_[95] |  _0508_[105];
  assign _0284_[2] = _0508_[137] |  _0508_[169];
  assign _0284_[3] = _0508_[201] |  _0508_[233];
  assign _0285_[0] = _0284_[0] |  _0284_[1];
  assign _0285_[1] = _0284_[2] |  _0284_[3];
  assign _0286_ = _0285_[0] |  _0285_[1];
  assign _0510_[9] = _0286_ |  _0508_[265];
  assign _0287_[0] = _0508_[6] |  _0508_[38];
  assign _0287_[1] = _0508_[95] |  _0508_[102];
  assign _0287_[2] = _0508_[134] |  _0508_[166];
  assign _0287_[3] = _0508_[198] |  _0508_[230];
  assign _0288_[0] = _0287_[0] |  _0287_[1];
  assign _0288_[1] = _0287_[2] |  _0287_[3];
  assign _0289_ = _0288_[0] |  _0288_[1];
  assign _0510_[6] = _0289_ |  _0508_[262];
  assign _0290_[4] = _0508_[287] |  _0508_[309];
  assign _0510_[21] = _0161_ |  _0290_[4];
  assign _0291_[4] = _0508_[287] |  _0508_[308];
  assign _0510_[20] = _0161_ |  _0291_[4];
  assign _0292_[4] = _0508_[275] |  _0508_[307];
  assign _0510_[19] = _0161_ |  _0292_[4];
  assign _0001_ = \UTILITY_inst.branch  |  _0375_[1];
  assign _0002_ = _0100_ |  _0376_[1];
  assign _0293_ = _0001_ &  _0002_;
  assign _0026_ = _0293_ &  \FSM_inst.enable_pc ;
  assign _0003_ = _0038_ |  _0093_;
  assign _0027_ = _0003_ &  _0022_;
  assign _0294_[0] = _0633_ |  _0632_;
  assign _0294_[1] = _0631_ |  _0630_;
  assign \MULT_inst.is_oper  = _0294_[0] |  _0294_[1];
  assign _0295_[0] = _0081_ |  _0374_[2];
  assign _0014_ = _0295_[0] |  _0295_[1];
  assign _0015_ = _0081_ |  \FSM_inst.en_mem ;
  assign _0034_ = rstn &  \FSM_inst.aligned_mem ;
  assign _0296_[0] = _0475_ |  _0473_;
  assign _0296_[1] = _0471_ |  _0469_;
  assign _0296_[2] = _0468_ |  _0464_;
  assign _0296_[3] = _0462_ |  _0460_;
  assign _0297_[0] = _0296_[0] |  _0296_[1];
  assign _0297_[1] = _0296_[2] |  _0296_[3];
  assign _0298_ = _0297_[0] |  _0297_[1];
  assign _0478_[0] = _0298_ |  _0459_;
  assign _0299_[0] = _0476_ |  _0474_;
  assign _0299_[1] = _0472_ |  _0470_;
  assign _0299_[2] = _0467_ |  _0466_;
  assign _0299_[3] = _0465_ |  _0463_;
  assign _0299_[4] = _0461_ |  _0458_;
  assign _0300_[0] = _0299_[0] |  _0299_[1];
  assign _0300_[1] = _0299_[2] |  _0299_[3];
  assign _0300_[2] = _0299_[4] |  _0172_[2];
  assign _0301_[0] = _0300_[0] |  _0300_[1];
  assign _0301_[1] = _0300_[2] |  _0173_;
  assign _0478_[1] = _0301_[0] |  _0301_[1];
  assign _0621_[0] = _0576_[1] |  _0582_[0];
  assign _0577_[0] = _0621_[1] |  _0582_[0];
  assign _0036_ = _0576_[1] |  _0577_[0];
  assign _0302_[0] = _0015_ &  _0012_;
  assign _0302_[1] = _0014_ &  _0011_;
  assign _0302_[2] = _0013_ &  _0010_;
  assign _0303_ = _0302_[0] &  _0302_[1];
  assign _0029_ = _0303_ &  _0302_[2];
  assign _0304_ = \FSM_inst.done_mem  |  _0080_;
  assign _0004_ = _0304_ |  _0077_;
  assign _0305_ = \FSM_inst.done_exec  |  _0099_;
  assign _0016_ = _0305_ |  \FSM_inst.is_mem ;
  assign _0306_[0] = _0655_ |  _0654_;
  assign _0306_[1] = _0653_ |  _0650_[2];
  assign _0307_ = _0306_[0] |  _0306_[1];
  assign \UTILITY_inst.is_rd  = _0307_ |  _0650_[1];
  assign _0576_[1] = _0579_[0] |  _0579_[1];
  assign _0025_ = _0096_ |  \FSM_inst.done_mem ;
  assign _0308_[6] = _0458_ |  _0456_[5];
  assign _0308_[7] = _0456_[4] |  _0456_[3];
  assign _0308_[8] = _0456_[2] |  _0456_[1];
  assign _0309_[3] = _0308_[6] |  _0308_[7];
  assign _0309_[4] = _0308_[8] |  _0456_[0];
  assign _0310_[1] = _0309_[2] |  _0309_[3];
  assign _0311_ = _0310_[0] |  _0310_[1];
  assign _0480_[1] = _0311_ |  _0309_[4];
  assign _0312_[0] = _0465_ |  _0464_;
  assign _0312_[1] = _0463_ |  _0462_;
  assign _0312_[2] = _0461_ |  _0460_;
  assign _0313_ = _0312_[0] |  _0312_[1];
  assign _0480_[0] = _0313_ |  _0312_[2];
  assign _0308_[0] = _0476_ |  _0475_;
  assign _0308_[1] = _0474_ |  _0473_;
  assign _0308_[2] = _0472_ |  _0471_;
  assign _0308_[3] = _0470_ |  _0469_;
  assign _0308_[4] = _0468_ |  _0467_;
  assign _0308_[5] = _0466_ |  _0459_;
  assign _0309_[0] = _0308_[0] |  _0308_[1];
  assign _0309_[1] = _0308_[2] |  _0308_[3];
  assign _0309_[2] = _0308_[4] |  _0308_[5];
  assign _0310_[0] = _0309_[0] |  _0309_[1];
  assign _0598_[0] = _0585_[3] |  _0585_[1];
  assign _0018_ = _0098_ |  _0515_[17];
  assign _0314_[0] = _0016_ &  _0017_;
  assign _0314_[1] = _0018_ &  \FSM_inst.aligned_mem ;
  assign _0030_ = _0314_[0] &  _0314_[1];
  assign _0019_ = _0080_ |  _0516_[2];
  assign _0315_ = _0021_ &  \FSM_inst.aligned_mem ;
  assign _0033_ = _0315_ &  _0025_;
  assign _0021_ = _0103_[0] |  _0020_;
  assign _0404_ = _0316_[0] |  _0316_[1];
  assign _0316_[1] = \MEMORY_INTERFACE_inst.state [2] |  \MEMORY_INTERFACE_inst.state [3];
  assign _0405_ = _0317_[0] |  _0316_[1];
  assign _0035_ = rstn &  \ALU_inst.en_reg ;
  assign _0318_ = _0037_ &  _0038_;
  assign _0031_ = _0318_ &  _0037_;
  assign _0319_[0] = _0066_ |  \MEMORY_INTERFACE_inst.state [1];
  assign _0406_ = _0319_[0] |  _0319_[1];
  assign _0316_[0] = \MEMORY_INTERFACE_inst.state [0] |  _0065_;
  assign _0407_ = _0316_[0] |  _0319_[1];
  assign _0317_[0] = _0066_ |  _0065_;
  assign _0319_[1] = _0064_ |  \MEMORY_INTERFACE_inst.state [3];
  assign _0408_ = _0317_[0] |  _0319_[1];
  assign _0320_[0] = \MEMORY_INTERFACE_inst.state [0] |  \MEMORY_INTERFACE_inst.state [1];
  assign _0320_[1] = \MEMORY_INTERFACE_inst.state [2] |  _0063_;
  assign _0409_ = _0320_[0] |  _0320_[1];
  assign _0321_[0] = _0080_ |  _0517_[6];
  assign _0322_[0] = _0321_[0] |  _0179_[2];
  assign _0005_ = _0322_[0] |  _0180_[0];
  assign _0410_ = _0067_ |  _0068_;
  assign _0411_ = \FSM_inst.W_R_mem [0] |  _0068_;
  assign _0009_ = _0136_[0] |  \FSM_inst.en_mem ;
  assign _0412_ = \FSM_inst.codif [7] |  _0079_;
  assign _0413_ = _0078_ |  \FSM_inst.codif [8];
  assign _0323_[0] = _0083_ |  _0374_[2];
  assign _0295_[1] = _0374_[3] |  _0082_;
  assign _0012_ = _0323_[0] |  _0295_[1];
  assign _0414_ = _0067_ |  \FSM_inst.W_R_mem [1];
  assign _0415_ = _0325_[0] |  _0325_[1];
  assign _0416_ = _0325_[0] |  _0327_[1];
  assign _0328_[1] = _0047_ |  _0046_;
  assign _0329_[0] = _0324_[0] |  _0328_[1];
  assign _0417_ = _0329_[0] |  _0329_[1];
  assign _0324_[1] = _0047_ |  \MEMORY_INTERFACE_inst.inst [3];
  assign _0325_[0] = _0324_[0] |  _0324_[1];
  assign _0418_ = _0325_[0] |  _0329_[1];
  assign _0329_[1] = _0328_[2] |  _0040_;
  assign _0419_ = _0331_[0] |  _0329_[1];
  assign _0332_[2] = \MEMORY_INTERFACE_inst.inst [4] |  \MEMORY_INTERFACE_inst.inst [5];
  assign _0333_[1] = _0332_[2] |  \MEMORY_INTERFACE_inst.inst [6];
  assign _0420_ = _0331_[0] |  _0333_[1];
  assign _0328_[2] = \MEMORY_INTERFACE_inst.inst [4] |  _0041_;
  assign _0334_[1] = _0328_[2] |  \MEMORY_INTERFACE_inst.inst [6];
  assign _0421_ = _0331_[0] |  _0334_[1];
  assign _0422_ = _0331_[0] |  _0327_[1];
  assign _0325_[1] = _0324_[2] |  \MEMORY_INTERFACE_inst.inst [6];
  assign _0423_ = _0331_[0] |  _0325_[1];
  assign _0324_[0] = _0043_ |  _0044_;
  assign _0330_[1] = \MEMORY_INTERFACE_inst.inst [2] |  \MEMORY_INTERFACE_inst.inst [3];
  assign _0324_[2] = _0042_ |  _0041_;
  assign _0331_[0] = _0324_[0] |  _0330_[1];
  assign _0335_[1] = _0324_[2] |  _0040_;
  assign _0424_ = _0331_[0] |  _0335_[1];
  assign _0336_[0] = \MEMORY_INTERFACE_inst.inst [0] |  \MEMORY_INTERFACE_inst.inst [1];
  assign _0336_[1] = \MEMORY_INTERFACE_inst.inst [2] |  _0046_;
  assign _0326_[2] = _0042_ |  \MEMORY_INTERFACE_inst.inst [5];
  assign _0337_[0] = _0336_[0] |  _0336_[1];
  assign _0327_[1] = _0326_[2] |  \MEMORY_INTERFACE_inst.inst [6];
  assign _0425_ = _0337_[0] |  _0327_[1];
  assign _0497_ = _0338_ |  _0045_;
  assign _0339_[0] = _0048_ |  \MEMORY_INTERFACE_inst.inst [26];
  assign _0339_[2] = \MEMORY_INTERFACE_inst.inst [29] |  \MEMORY_INTERFACE_inst.inst [30];
  assign _0340_[0] = _0339_[0] |  _0339_[1];
  assign _0340_[1] = _0339_[2] |  \MEMORY_INTERFACE_inst.inst [31];
  assign _0426_ = _0340_[0] |  _0340_[1];
  assign _0499_ = _0050_ |  \MEMORY_INTERFACE_inst.inst [13];
  assign _0427_ = \MEMORY_INTERFACE_inst.inst [13] |  _0045_;
  assign _0498_ = _0050_ |  _0049_;
  assign _0344_[2] = _0108_[4] |  _0343_[5];
  assign _0428_ = _0110_ |  _0344_[2];
  assign _0429_ = _0345_ |  _0131_[2];
  assign _0430_ = _0107_ |  _0131_[2];
  assign _0431_ = _0348_ |  _0347_[2];
  assign _0432_ = _0110_ |  _0347_[2];
  assign _0433_ = _0348_ |  _0131_[2];
  assign _0434_ = _0110_ |  _0131_[2];
  assign _0435_ = _0348_ |  _0349_[2];
  assign _0436_ = _0345_ |  _0349_[2];
  assign _0437_ = _0110_ |  _0349_[2];
  assign _0349_[2] = _0105_[4] |  _0117_[5];
  assign _0438_ = _0107_ |  _0349_[2];
  assign _0439_ = _0107_ |  _0347_[2];
  assign _0440_ = _0345_ |  _0347_[2];
  assign _0441_ = _0107_ |  _0118_[2];
  assign _0442_ = _0345_ |  _0118_[2];
  assign _0343_[5] = \DECO_INSTR_inst.code [10] |  _0058_;
  assign _0106_[1] = _0105_[2] |  _0105_[3];
  assign _0350_[2] = _0346_[4] |  _0343_[5];
  assign _0107_ = _0106_[0] |  _0106_[1];
  assign _0443_ = _0107_ |  _0350_[2];
  assign _0351_[2] = _0346_[4] |  _0105_[5];
  assign _0345_ = _0106_[0] |  _0131_[1];
  assign _0444_ = _0345_ |  _0351_[2];
  assign _0348_ = _0106_[0] |  _0121_[1];
  assign _0445_ = _0348_ |  _0118_[2];
  assign _0110_ = _0106_[0] |  _0109_[1];
  assign _0446_ = _0110_ |  _0118_[2];
  assign _0447_ = _0352_ |  _0118_[2];
  assign _0448_ = _0355_ |  _0347_[2];
  assign _0449_ = _0355_ |  _0118_[2];
  assign _0346_[4] = \DECO_INSTR_inst.code [8] |  _0057_;
  assign _0347_[2] = _0346_[4] |  _0117_[5];
  assign _0450_ = _0352_ |  _0347_[2];
  assign _0352_ = _0106_[0] |  _0125_[1];
  assign _0451_ = _0352_ |  _0131_[2];
  assign _0353_[3] = _0060_ |  _0055_;
  assign _0354_[1] = _0124_[2] |  _0353_[3];
  assign _0355_ = _0106_[0] |  _0354_[1];
  assign _0452_ = _0355_ |  _0131_[2];
  assign _0482_ = \ALU_inst.is_inst_reg [0] &  \ALU_inst.is_inst_reg [1];
  assign _0356_[0] = \ALU_inst.ALU_add_inst.oper2 [0] |  \ALU_inst.ALU_add_inst.oper2 [1];
  assign _0356_[1] = \ALU_inst.ALU_add_inst.oper2 [2] |  \ALU_inst.ALU_add_inst.oper2 [3];
  assign _0356_[2] = \ALU_inst.ALU_add_inst.oper2 [4] |  \ALU_inst.ALU_add_inst.oper2 [5];
  assign _0356_[3] = \ALU_inst.ALU_add_inst.oper2 [6] |  \ALU_inst.ALU_add_inst.oper2 [7];
  assign _0356_[4] = \ALU_inst.ALU_add_inst.oper2 [8] |  \ALU_inst.ALU_add_inst.oper2 [9];
  assign _0356_[5] = \ALU_inst.ALU_add_inst.oper2 [10] |  \ALU_inst.ALU_add_inst.oper2 [11];
  assign _0356_[6] = \ALU_inst.ALU_add_inst.oper2 [12] |  \ALU_inst.ALU_add_inst.oper2 [13];
  assign _0356_[7] = \ALU_inst.ALU_add_inst.oper2 [14] |  \ALU_inst.ALU_add_inst.oper2 [15];
  assign _0356_[8] = \ALU_inst.ALU_add_inst.oper2 [16] |  \ALU_inst.ALU_add_inst.oper2 [17];
  assign _0356_[9] = \ALU_inst.ALU_add_inst.oper2 [18] |  \ALU_inst.ALU_add_inst.oper2 [19];
  assign _0356_[10] = \ALU_inst.ALU_add_inst.oper2 [20] |  \ALU_inst.ALU_add_inst.oper2 [21];
  assign _0356_[11] = \ALU_inst.ALU_add_inst.oper2 [22] |  \ALU_inst.ALU_add_inst.oper2 [23];
  assign _0356_[12] = \ALU_inst.ALU_add_inst.oper2 [24] |  \ALU_inst.ALU_add_inst.oper2 [25];
  assign _0356_[13] = \ALU_inst.ALU_add_inst.oper2 [26] |  \ALU_inst.ALU_add_inst.oper2 [27];
  assign _0356_[14] = \ALU_inst.ALU_add_inst.oper2 [28] |  \ALU_inst.ALU_add_inst.oper2 [29];
  assign _0356_[15] = \ALU_inst.ALU_add_inst.oper2 [30] |  \ALU_inst.ALU_add_inst.oper2 [31];
  assign _0357_[0] = _0356_[0] |  _0356_[1];
  assign _0357_[1] = _0356_[2] |  _0356_[3];
  assign _0357_[2] = _0356_[4] |  _0356_[5];
  assign _0357_[3] = _0356_[6] |  _0356_[7];
  assign _0357_[4] = _0356_[8] |  _0356_[9];
  assign _0357_[5] = _0356_[10] |  _0356_[11];
  assign _0357_[6] = _0356_[12] |  _0356_[13];
  assign _0357_[7] = _0356_[14] |  _0356_[15];
  assign _0358_[0] = _0357_[0] |  _0357_[1];
  assign _0358_[1] = _0357_[2] |  _0357_[3];
  assign _0358_[2] = _0357_[4] |  _0357_[5];
  assign _0358_[3] = _0357_[6] |  _0357_[7];
  assign _0359_[0] = _0358_[0] |  _0358_[1];
  assign _0359_[1] = _0358_[2] |  _0358_[3];
  assign \ALU_inst.BNE_Alu  = _0359_[0] |  _0359_[1];
  assign _0360_[0] = _0075_ |  _0377_[1];
  assign _0360_[1] = _0377_[2] |  _0377_[3];
  assign _0360_[2] = _0377_[4] |  _0074_;
  assign _0361_[0] = _0360_[0] |  _0360_[1];
  assign _0361_[1] = _0360_[2] |  _0601_[1];
  assign _0023_ = _0361_[0] |  _0361_[1];
  assign _0535_[0] = _0517_[5] |  _0517_[1];
  assign _0013_ = _0083_ |  \FSM_inst.en_mem ;
  assign _0509_[9] = _0504_[0] |  _0504_[1];
  assign _0535_[1] = _0517_[6] |  _0517_[2];
  assign _0362_ = \MULT_inst.u5.state [0] |  \MULT_inst.u5.state [1];
  assign _0363_ = \MULT_inst.u3.state [0] |  \MULT_inst.u3.state [1];
  assign _0364_ = \MULT_inst.u1.state [0] |  \MULT_inst.u1.state [1];
  assign _0083_ = _0145_[0] |  _0142_[1];
  assign _0075_ = _0320_[0] |  _0316_[1];
  assign _0365_ = \FSM_inst.codif [7] |  \FSM_inst.codif [8];
  assign _0366_ = \DECO_INSTR_inst.imm [0] |  \DECO_INSTR_inst.imm [1];
  assign _0367_ = \FSM_inst.W_R_mem [0] |  \FSM_inst.W_R_mem [1];
  assign _0338_ = \MEMORY_INTERFACE_inst.inst [12] |  \MEMORY_INTERFACE_inst.inst [13];
  assign _0500_[95] = _0338_ |  \MEMORY_INTERFACE_inst.inst [14];
  assign _0368_[0] = \MEMORY_INTERFACE_inst.inst [25] |  \MEMORY_INTERFACE_inst.inst [26];
  assign _0339_[1] = \MEMORY_INTERFACE_inst.inst [27] |  \MEMORY_INTERFACE_inst.inst [28];
  assign _0368_[2] = \MEMORY_INTERFACE_inst.inst [29] |  \MEMORY_INTERFACE_inst.inst [31];
  assign _0369_ = _0368_[0] |  _0339_[1];
  assign _0370_ = _0369_ |  _0368_[2];
  assign _0371_ = \MEMORY_INTERFACE_inst.inst [13] |  \MEMORY_INTERFACE_inst.inst [14];
  assign _0341_[0] = \ALU_inst.ALU_sXXx_inst.count [0] |  \ALU_inst.ALU_sXXx_inst.count [1];
  assign _0341_[1] = \ALU_inst.ALU_sXXx_inst.count [2] |  \ALU_inst.ALU_sXXx_inst.count [3];
  assign _0342_ = _0341_[0] |  _0341_[1];
  assign _0372_ = _0342_ |  \ALU_inst.ALU_sXXx_inst.count [4];
  assign _0647_[0] = ~ _0378_;
  assign _0647_[3] = ~ _0362_;
  assign _0642_[0] = ~ _0381_;
  assign _0642_[3] = ~ _0363_;
  assign _0637_[0] = ~ _0384_;
  assign _0637_[3] = ~ _0364_;
  assign _0633_ = ~ _0387_;
  assign _0632_ = ~ _0388_;
  assign _0631_ = ~ _0389_;
  assign _0630_ = ~ _0390_;
  assign _0655_ = ~ _0394_;
  assign _0654_ = ~ _0395_;
  assign _0653_ = ~ _0396_;
  assign _0650_[2] = ~ _0397_;
  assign _0650_[1] = ~ _0398_;
  assign _0650_[0] = ~ _0399_;
  assign _0517_[6] = ~ _0083_;
  assign _0517_[5] = ~ _0077_;
  assign _0517_[4] = ~ _0098_;
  assign _0517_[3] = ~ _0099_;
  assign _0517_[2] = ~ _0081_;
  assign _0517_[1] = ~ _0097_;
  assign _0516_[2] = ~ _0400_;
  assign _0513_ = ~ _0401_;
  assign _0512_ = ~ _0402_;
  assign _0511_ = ~ _0403_;
  assign _0585_[6] = ~ _0075_;
  assign _0585_[5] = ~ _0404_;
  assign _0585_[4] = ~ _0405_;
  assign _0585_[3] = ~ _0406_;
  assign _0585_[2] = ~ _0407_;
  assign _0585_[1] = ~ _0408_;
  assign _0585_[0] = ~ _0409_;
  assign _0579_[1] = ~ _0410_;
  assign _0579_[0] = ~ _0411_;
  assign _0613_[1] = ~ _0412_;
  assign _0613_[0] = ~ _0413_;
  assign _0617_[0] = ~ _0365_;
  assign _0583_[3] = ~ Bvalid;
  assign _0572_ = ~ Wready;
  assign _0573_ = ~ AWready;
  assign _0621_[1] = ~ _0367_;
  assign _0582_[0] = ~ _0414_;
  assign _0504_[1] = ~ _0415_;
  assign _0504_[0] = ~ _0416_;
  assign _0509_[8] = ~ _0417_;
  assign _0502_[7] = ~ _0418_;
  assign _0502_[6] = ~ _0419_;
  assign _0502_[5] = ~ _0420_;
  assign _0502_[4] = ~ _0421_;
  assign _0502_[3] = ~ _0422_;
  assign _0502_[2] = ~ _0423_;
  assign _0502_[1] = ~ _0424_;
  assign _0502_[0] = ~ _0425_;
  assign _0491_ = ~ _0426_;
  assign _0490_ = ~ _0370_;
  assign _0489_ = ~ _0427_;
  assign _0488_ = ~ _0371_;
  assign _0476_ = ~ _0428_;
  assign _0475_ = ~ _0429_;
  assign _0474_ = ~ _0430_;
  assign _0473_ = ~ _0431_;
  assign _0472_ = ~ _0432_;
  assign _0471_ = ~ _0433_;
  assign _0470_ = ~ _0434_;
  assign _0469_ = ~ _0435_;
  assign _0468_ = ~ _0436_;
  assign _0467_ = ~ _0437_;
  assign _0466_ = ~ _0438_;
  assign _0465_ = ~ _0439_;
  assign _0464_ = ~ _0440_;
  assign _0463_ = ~ _0441_;
  assign _0462_ = ~ _0442_;
  assign _0461_ = ~ _0443_;
  assign _0460_ = ~ _0444_;
  assign _0459_ = ~ _0445_;
  assign _0458_ = ~ _0446_;
  assign _0456_[5] = ~ _0447_;
  assign _0456_[4] = ~ _0448_;
  assign _0456_[3] = ~ _0449_;
  assign _0456_[2] = ~ _0450_;
  assign _0456_[1] = ~ _0451_;
  assign _0456_[0] = ~ _0452_;
  assign \ALU_inst.BGE_Alu  = ~ \ALU_inst.BLT_Alu ;
  assign \ALU_inst.BEQ_Alu  = ~ \ALU_inst.BNE_Alu ;
  assign _0629_ = _0039_ |  _0645_[2];
  assign _0628_ = _0039_ |  _0640_[2];
  assign _0627_ = _0039_ |  _0635_[2];
  assign \MULT_inst.Ready  = _0626_ &  _0625_;
  assign _0626_ = _0623_ &  _0624_;
  assign _0374_[2] = \FSM_inst.en_mem  &  \FSM_inst.done_mem ;
  assign _0374_[3] = \FSM_inst.en_mem  &  \FSM_inst.busy_mem ;
  assign \FSM_inst.enable_pc  = _0514_ &  \FSM_inst.enable_exec ;
  assign \FSM_inst.is_illisn  = _0546_ |  _0513_;
  assign \FSM_inst.is_mem  = _0511_ |  _0512_;
  assign _0571_ = \MEMORY_INTERFACE_inst.en_instr  &  \MEMORY_INTERFACE_inst.en_read ;
  assign _0570_ = AWready &  Bvalid;
  assign _0583_[7] = AWready &  _0583_[3];
  assign _0569_ = Wready &  Bvalid;
  assign _0583_[11] = Wready &  _0583_[3];
  assign _0568_ = _0567_ &  Bvalid;
  assign _0377_[1] = _0567_ &  _0583_[3];
  assign _0567_ = AWready &  Wready;
  assign _0377_[2] = _0573_ &  Wready;
  assign _0377_[3] = AWready &  _0572_;
  assign _0377_[4] = _0573_ &  _0572_;
  assign _0556_ = _0621_[1] &  \FSM_inst.en_mem ;
  assign _0548_[0] = ARready &  _0583_[17];
  assign _0587_[1] = ARready &  Rvalid;
  assign _0601_[1] = _0574_ &  \FSM_inst.en_mem ;
  assign _0574_ = \FSM_inst.W_R_mem [1] |  _0582_[0];
  assign _0496_ = _0490_ |  _0493_;
  assign _0493_ = _0491_ &  _0045_;
  assign _0495_ = _0492_ |  _0489_;
  assign _0492_ = _0045_ &  _0498_;
  assign _0494_ = \MEMORY_INTERFACE_inst.inst [14] |  _0488_;
  assign _0454_ = _0039_ |  _0453_;
  assign _0646_[3] = ~ _0379_;
  assign _0644_[0] = _0380_ ?  _0646_[3] : 1'h0;
  assign _0646_[5] = ~ _0380_;
  assign _0644_[2] = _0380_ ?  _0646_[3] : 1'h1;
  assign \MULT_inst.u6.Em  = _0362_ ?  _0644_[0] : 1'h0;
  assign \MULT_inst.u6.Busy  = _0362_ ?  _0644_[2] : 1'h1;
  assign _0645_[2] = ~ _0391_;
  assign _0641_[3] = ~ _0382_;
  assign _0639_[0] = _0383_ ?  _0641_[3] : 1'h0;
  assign _0641_[5] = ~ _0383_;
  assign _0639_[2] = _0383_ ?  _0641_[3] : 1'h1;
  assign \MULT_inst.u4.Em  = _0363_ ?  _0639_[0] : 1'h0;
  assign \MULT_inst.u4.Busy  = _0363_ ?  _0639_[2] : 1'h1;
  assign _0640_[2] = ~ _0392_;
  assign _0636_[3] = ~ _0385_;
  assign _0634_[0] = _0386_ ?  _0636_[3] : 1'h0;
  assign _0636_[5] = ~ _0386_;
  assign _0634_[2] = _0386_ ?  _0636_[3] : 1'h1;
  assign \MULT_inst.u2.Em  = _0364_ ?  _0634_[0] : 1'h0;
  assign \MULT_inst.u2.Busy  = _0364_ ?  _0634_[2] : 1'h1;
  assign _0635_[2] = ~ _0393_;
  assign \UTILITY_inst.PC_N [0] = _0375_[1] ?  _0651_[0] : \UTILITY_inst.PC_BRANCH [0];
  assign \UTILITY_inst.PC_N [1] = _0375_[1] ?  _0651_[1] : \UTILITY_inst.PC_BRANCH [1];
  assign \UTILITY_inst.PC_N [2] = _0375_[1] ?  _0651_[2] : \UTILITY_inst.PC_BRANCH [2];
  assign \UTILITY_inst.PC_N [3] = _0375_[1] ?  _0651_[3] : \UTILITY_inst.PC_BRANCH [3];
  assign \UTILITY_inst.PC_N [4] = _0375_[1] ?  _0651_[4] : \UTILITY_inst.PC_BRANCH [4];
  assign \UTILITY_inst.PC_N [5] = _0375_[1] ?  _0651_[5] : \UTILITY_inst.PC_BRANCH [5];
  assign \UTILITY_inst.PC_N [6] = _0375_[1] ?  _0651_[6] : \UTILITY_inst.PC_BRANCH [6];
  assign \UTILITY_inst.PC_N [7] = _0375_[1] ?  _0651_[7] : \UTILITY_inst.PC_BRANCH [7];
  assign \UTILITY_inst.PC_N [8] = _0375_[1] ?  _0651_[8] : \UTILITY_inst.PC_BRANCH [8];
  assign \UTILITY_inst.PC_N [9] = _0375_[1] ?  _0651_[9] : \UTILITY_inst.PC_BRANCH [9];
  assign \UTILITY_inst.PC_N [10] = _0375_[1] ?  _0651_[10] : \UTILITY_inst.PC_BRANCH [10];
  assign \UTILITY_inst.PC_N [11] = _0375_[1] ?  _0651_[11] : \UTILITY_inst.PC_BRANCH [11];
  assign \UTILITY_inst.PC_N [12] = _0375_[1] ?  _0651_[12] : \UTILITY_inst.PC_BRANCH [12];
  assign \UTILITY_inst.PC_N [13] = _0375_[1] ?  _0651_[13] : \UTILITY_inst.PC_BRANCH [13];
  assign \UTILITY_inst.PC_N [14] = _0375_[1] ?  _0651_[14] : \UTILITY_inst.PC_BRANCH [14];
  assign \UTILITY_inst.PC_N [15] = _0375_[1] ?  _0651_[15] : \UTILITY_inst.PC_BRANCH [15];
  assign \UTILITY_inst.PC_N [16] = _0375_[1] ?  _0651_[16] : \UTILITY_inst.PC_BRANCH [16];
  assign \UTILITY_inst.PC_N [17] = _0375_[1] ?  _0651_[17] : \UTILITY_inst.PC_BRANCH [17];
  assign \UTILITY_inst.PC_N [18] = _0375_[1] ?  _0651_[18] : \UTILITY_inst.PC_BRANCH [18];
  assign \UTILITY_inst.PC_N [19] = _0375_[1] ?  _0651_[19] : \UTILITY_inst.PC_BRANCH [19];
  assign \UTILITY_inst.PC_N [20] = _0375_[1] ?  _0651_[20] : \UTILITY_inst.PC_BRANCH [20];
  assign \UTILITY_inst.PC_N [21] = _0375_[1] ?  _0651_[21] : \UTILITY_inst.PC_BRANCH [21];
  assign \UTILITY_inst.PC_N [22] = _0375_[1] ?  _0651_[22] : \UTILITY_inst.PC_BRANCH [22];
  assign \UTILITY_inst.PC_N [23] = _0375_[1] ?  _0651_[23] : \UTILITY_inst.PC_BRANCH [23];
  assign \UTILITY_inst.PC_N [24] = _0375_[1] ?  _0651_[24] : \UTILITY_inst.PC_BRANCH [24];
  assign \UTILITY_inst.PC_N [25] = _0375_[1] ?  _0651_[25] : \UTILITY_inst.PC_BRANCH [25];
  assign \UTILITY_inst.PC_N [26] = _0375_[1] ?  _0651_[26] : \UTILITY_inst.PC_BRANCH [26];
  assign \UTILITY_inst.PC_N [27] = _0375_[1] ?  _0651_[27] : \UTILITY_inst.PC_BRANCH [27];
  assign \UTILITY_inst.PC_N [28] = _0375_[1] ?  _0651_[28] : \UTILITY_inst.PC_BRANCH [28];
  assign \UTILITY_inst.PC_N [29] = _0375_[1] ?  _0651_[29] : \UTILITY_inst.PC_BRANCH [29];
  assign \UTILITY_inst.PC_N [30] = _0375_[1] ?  _0651_[30] : \UTILITY_inst.PC_BRANCH [30];
  assign \UTILITY_inst.PC_N [31] = _0375_[1] ?  _0651_[31] : \UTILITY_inst.PC_BRANCH [31];
  assign \UTILITY_inst.PC_BRANCH [0] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [0] : 1'hx;
  assign \UTILITY_inst.PC_BRANCH [1] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [1] : 1'hx;
  assign \UTILITY_inst.PC_BRANCH [2] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [2] : \UTILITY_inst.PC_ORIG [2];
  assign \UTILITY_inst.PC_BRANCH [3] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [3] : \UTILITY_inst.PC_ORIG [3];
  assign \UTILITY_inst.PC_BRANCH [4] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [4] : \UTILITY_inst.PC_ORIG [4];
  assign \UTILITY_inst.PC_BRANCH [5] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [5] : \UTILITY_inst.PC_ORIG [5];
  assign \UTILITY_inst.PC_BRANCH [6] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [6] : \UTILITY_inst.PC_ORIG [6];
  assign \UTILITY_inst.PC_BRANCH [7] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [7] : \UTILITY_inst.PC_ORIG [7];
  assign \UTILITY_inst.PC_BRANCH [8] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [8] : \UTILITY_inst.PC_ORIG [8];
  assign \UTILITY_inst.PC_BRANCH [9] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [9] : \UTILITY_inst.PC_ORIG [9];
  assign \UTILITY_inst.PC_BRANCH [10] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [10] : \UTILITY_inst.PC_ORIG [10];
  assign \UTILITY_inst.PC_BRANCH [11] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [11] : \UTILITY_inst.PC_ORIG [11];
  assign \UTILITY_inst.PC_BRANCH [12] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [12] : \UTILITY_inst.PC_ORIG [12];
  assign \UTILITY_inst.PC_BRANCH [13] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [13] : \UTILITY_inst.PC_ORIG [13];
  assign \UTILITY_inst.PC_BRANCH [14] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [14] : \UTILITY_inst.PC_ORIG [14];
  assign \UTILITY_inst.PC_BRANCH [15] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [15] : \UTILITY_inst.PC_ORIG [15];
  assign \UTILITY_inst.PC_BRANCH [16] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [16] : \UTILITY_inst.PC_ORIG [16];
  assign \UTILITY_inst.PC_BRANCH [17] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [17] : \UTILITY_inst.PC_ORIG [17];
  assign \UTILITY_inst.PC_BRANCH [18] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [18] : \UTILITY_inst.PC_ORIG [18];
  assign \UTILITY_inst.PC_BRANCH [19] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [19] : \UTILITY_inst.PC_ORIG [19];
  assign \UTILITY_inst.PC_BRANCH [20] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [20] : \UTILITY_inst.PC_ORIG [20];
  assign \UTILITY_inst.PC_BRANCH [21] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [21] : \UTILITY_inst.PC_ORIG [21];
  assign \UTILITY_inst.PC_BRANCH [22] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [22] : \UTILITY_inst.PC_ORIG [22];
  assign \UTILITY_inst.PC_BRANCH [23] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [23] : \UTILITY_inst.PC_ORIG [23];
  assign \UTILITY_inst.PC_BRANCH [24] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [24] : \UTILITY_inst.PC_ORIG [24];
  assign \UTILITY_inst.PC_BRANCH [25] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [25] : \UTILITY_inst.PC_ORIG [25];
  assign \UTILITY_inst.PC_BRANCH [26] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [26] : \UTILITY_inst.PC_ORIG [26];
  assign \UTILITY_inst.PC_BRANCH [27] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [27] : \UTILITY_inst.PC_ORIG [27];
  assign \UTILITY_inst.PC_BRANCH [28] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [28] : \UTILITY_inst.PC_ORIG [28];
  assign \UTILITY_inst.PC_BRANCH [29] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [29] : \UTILITY_inst.PC_ORIG [29];
  assign \UTILITY_inst.PC_BRANCH [30] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [30] : \UTILITY_inst.PC_ORIG [30];
  assign \UTILITY_inst.PC_BRANCH [31] = \UTILITY_inst.branch  ?  \UTILITY_inst.PC_SALTOS [31] : \UTILITY_inst.PC_ORIG [31];
  assign _0540_[4] = \FSM_inst.en_mem  ?  _0545_[0] : 1'h1;
  assign _0540_[5] = \FSM_inst.en_mem  ?  _0545_[1] : 1'h1;
  assign _0540_[2] = \FSM_inst.en_mem  ?  _0545_[0] : \FSM_inst.write_mem ;
  assign _0540_[3] = \FSM_inst.en_mem  ?  _0545_[1] : 1'h0;
  assign _0545_[0] = _0374_[3] ?  \FSM_inst.W_R_mem [0] : _0544_[0];
  assign _0545_[1] = _0374_[3] ?  \FSM_inst.W_R_mem [1] : _0544_[1];
  assign _0544_[0] = _0374_[2] ?  1'h0 : \FSM_inst.W_R_mem [0];
  assign _0544_[1] = _0374_[2] ?  1'h0 : \FSM_inst.W_R_mem [1];
  assign _0533_[1] = \FSM_inst.en_mem  ?  _0539_ : 1'h1;
  assign _0539_ = _0374_[3] ?  1'h0 : _0538_;
  assign _0538_ = ~ _0374_[2];
  assign _0532_ = \FSM_inst.aligned_mem  ?  _0531_ : 1'h1;
  assign _0531_ = _0400_ ?  1'hx : 1'h1;
  assign _0527_[1] = \FSM_inst.is_illisn  ?  1'hx : 1'h1;
  assign _0527_[0] = \FSM_inst.is_mem  ?  1'h0 : _0526_;
  assign _0526_ = \FSM_inst.done_exec  ?  1'h0 : 1'hx;
  assign _0525_[2] = \FSM_inst.aligned_mem  ?  _0518_[2] : 1'h1;
  assign _0515_[24] = \FSM_inst.en_mem  ?  _0524_[0] : 1'hx;
  assign _0524_[0] = _0374_[3] ?  1'h1 : _0523_[0];
  assign _0523_[0] = _0374_[2] ?  1'h1 : 1'hx;
  assign _0515_[20] = \FSM_inst.busy_mem  ?  1'hx : 1'h1;
  assign _0515_[23] = \FSM_inst.busy_mem  ?  1'hx : 1'h0;
  assign _0515_[17] = ~ \FSM_inst.is_illisn ;
  assign _0515_[13] = \FSM_inst.is_mem  ?  1'h1 : _0522_[1];
  assign _0522_[1] = ~ \FSM_inst.done_exec ;
  assign _0515_[27] = \FSM_inst.en_mem  ?  _0521_[3] : 1'hx;
  assign _0515_[26] = \FSM_inst.en_mem  ?  _0521_[2] : 1'hx;
  assign _0521_[3] = _0374_[3] ?  1'h0 : _0520_[3];
  assign _0521_[2] = _0374_[3] ?  1'h1 : _0520_[3];
  assign _0520_[3] = _0374_[2] ?  1'h0 : 1'hx;
  assign _0536_ = _0675_ ?  _0537_ : 1'hx;
  assign _0542_[0] = _0676_ ?  _0543_[0] : 1'hx;
  assign _0542_[1] = _0676_ ?  _0543_[1] : 1'hx;
  assign \MULT_inst.u1.nextState [0] = _0694_ ?  _0638_[0] : 1'hx;
  assign \MULT_inst.u1.nextState [1] = _0694_ ?  _0638_[1] : 1'hx;
  assign \MULT_inst.u3.nextState [0] = _0695_ ?  _0643_[0] : 1'hx;
  assign \MULT_inst.u3.nextState [1] = _0695_ ?  _0643_[1] : 1'hx;
  assign \MULT_inst.u5.nextState [0] = _0696_ ?  _0648_[0] : 1'hx;
  assign \MULT_inst.u5.nextState [1] = _0696_ ?  _0648_[1] : 1'hx;
  assign \UTILITY_inst.branch  = _0657_ ?  _0457_ : 1'h0;
  assign \ALU_inst.ALU_add_inst.oper2 [0] = _0658_ ?  _0477_[0] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [1] = _0658_ ?  _0477_[1] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [2] = _0658_ ?  _0477_[2] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [3] = _0658_ ?  _0477_[3] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [4] = _0658_ ?  _0477_[4] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [5] = _0658_ ?  _0477_[5] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [6] = _0658_ ?  _0477_[6] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [7] = _0658_ ?  _0477_[7] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [8] = _0658_ ?  _0477_[8] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [9] = _0658_ ?  _0477_[9] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [10] = _0658_ ?  _0477_[10] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [11] = _0658_ ?  _0477_[11] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [12] = _0658_ ?  _0477_[12] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [13] = _0658_ ?  _0477_[13] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [14] = _0658_ ?  _0477_[14] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [15] = _0658_ ?  _0477_[15] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [16] = _0658_ ?  _0477_[16] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [17] = _0658_ ?  _0477_[17] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [18] = _0658_ ?  _0477_[18] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [19] = _0658_ ?  _0477_[19] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [20] = _0658_ ?  _0477_[20] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [21] = _0658_ ?  _0477_[21] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [22] = _0658_ ?  _0477_[22] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [23] = _0658_ ?  _0477_[23] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [24] = _0658_ ?  _0477_[24] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [25] = _0658_ ?  _0477_[25] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [26] = _0658_ ?  _0477_[26] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [27] = _0658_ ?  _0477_[27] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [28] = _0658_ ?  _0477_[28] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [29] = _0658_ ?  _0477_[29] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [30] = _0658_ ?  _0477_[30] : 1'hx;
  assign \ALU_inst.ALU_add_inst.oper2 [31] = _0658_ ?  _0477_[31] : 1'hx;
  assign \ALU_inst.is_inst_nr  = _0659_ ?  _0481_ : 1'h0;
  assign _0651_[0] = _0376_[1] ?  _0652_[0] : 1'hx;
  assign _0651_[1] = _0376_[1] ?  _0652_[1] : 1'hx;
  assign _0651_[2] = _0376_[1] ?  _0652_[2] : \UTILITY_inst.PC_ORIG [2];
  assign _0651_[3] = _0376_[1] ?  _0652_[3] : \UTILITY_inst.PC_ORIG [3];
  assign _0651_[4] = _0376_[1] ?  _0652_[4] : \UTILITY_inst.PC_ORIG [4];
  assign _0651_[5] = _0376_[1] ?  _0652_[5] : \UTILITY_inst.PC_ORIG [5];
  assign _0651_[6] = _0376_[1] ?  _0652_[6] : \UTILITY_inst.PC_ORIG [6];
  assign _0651_[7] = _0376_[1] ?  _0652_[7] : \UTILITY_inst.PC_ORIG [7];
  assign _0651_[8] = _0376_[1] ?  _0652_[8] : \UTILITY_inst.PC_ORIG [8];
  assign _0651_[9] = _0376_[1] ?  _0652_[9] : \UTILITY_inst.PC_ORIG [9];
  assign _0651_[10] = _0376_[1] ?  _0652_[10] : \UTILITY_inst.PC_ORIG [10];
  assign _0651_[11] = _0376_[1] ?  _0652_[11] : \UTILITY_inst.PC_ORIG [11];
  assign _0651_[12] = _0376_[1] ?  _0652_[12] : \UTILITY_inst.PC_ORIG [12];
  assign _0651_[13] = _0376_[1] ?  _0652_[13] : \UTILITY_inst.PC_ORIG [13];
  assign _0651_[14] = _0376_[1] ?  _0652_[14] : \UTILITY_inst.PC_ORIG [14];
  assign _0651_[15] = _0376_[1] ?  _0652_[15] : \UTILITY_inst.PC_ORIG [15];
  assign _0651_[16] = _0376_[1] ?  _0652_[16] : \UTILITY_inst.PC_ORIG [16];
  assign _0651_[17] = _0376_[1] ?  _0652_[17] : \UTILITY_inst.PC_ORIG [17];
  assign _0651_[18] = _0376_[1] ?  _0652_[18] : \UTILITY_inst.PC_ORIG [18];
  assign _0651_[19] = _0376_[1] ?  _0652_[19] : \UTILITY_inst.PC_ORIG [19];
  assign _0651_[20] = _0376_[1] ?  _0652_[20] : \UTILITY_inst.PC_ORIG [20];
  assign _0651_[21] = _0376_[1] ?  _0652_[21] : \UTILITY_inst.PC_ORIG [21];
  assign _0651_[22] = _0376_[1] ?  _0652_[22] : \UTILITY_inst.PC_ORIG [22];
  assign _0651_[23] = _0376_[1] ?  _0652_[23] : \UTILITY_inst.PC_ORIG [23];
  assign _0651_[24] = _0376_[1] ?  _0652_[24] : \UTILITY_inst.PC_ORIG [24];
  assign _0651_[25] = _0376_[1] ?  _0652_[25] : \UTILITY_inst.PC_ORIG [25];
  assign _0651_[26] = _0376_[1] ?  _0652_[26] : \UTILITY_inst.PC_ORIG [26];
  assign _0651_[27] = _0376_[1] ?  _0652_[27] : \UTILITY_inst.PC_ORIG [27];
  assign _0651_[28] = _0376_[1] ?  _0652_[28] : \UTILITY_inst.PC_ORIG [28];
  assign _0651_[29] = _0376_[1] ?  _0652_[29] : \UTILITY_inst.PC_ORIG [29];
  assign _0651_[30] = _0376_[1] ?  _0652_[30] : \UTILITY_inst.PC_ORIG [30];
  assign _0651_[31] = _0376_[1] ?  _0652_[31] : \UTILITY_inst.PC_ORIG [31];
  assign _0518_[0] = _0674_ ?  _0519_[0] : 1'hx;
  assign _0518_[1] = _0674_ ?  _0519_[1] : 1'hx;
  assign _0518_[2] = _0674_ ?  _0519_[2] : 1'hx;
  assign _0518_[3] = _0674_ ?  _0519_[3] : 1'hx;
  assign _0529_ = _0017_ ?  _0530_ : 1'hx;
  assign \MEMORY_INTERFACE_inst.Wstrbq [0] = _0684_ ?  _0620_[4] : 1'hx;
  assign \MEMORY_INTERFACE_inst.Wstrbq [1] = _0684_ ?  _0620_[5] : 1'hx;
  assign \MEMORY_INTERFACE_inst.Wstrbq [2] = _0684_ ?  _0620_[6] : 1'hx;
  assign \MEMORY_INTERFACE_inst.Wstrbq [3] = _0684_ ?  _0620_[7] : 1'hx;
  assign _0618_[0] = _0683_ ?  _0619_[0] : 1'h0;
  assign _0618_[1] = _0683_ ?  _0619_[1] : 1'h0;
  assign _0618_[2] = _0683_ ?  _0619_[2] : 1'h0;
  assign _0618_[3] = _0683_ ?  _0619_[3] : 1'h0;
  assign \FSM_inst.aligned_mem  = _0036_ ?  _0578_ : 1'hx;
  assign _0575_[0] = _0682_ ?  _0614_ : 1'h1;
  assign ARdata[0] = _0036_ ?  _0581_[0] : 1'hx;
  assign ARdata[1] = _0036_ ?  _0581_[1] : 1'hx;
  assign ARdata[2] = _0036_ ?  _0581_[2] : 1'hx;
  assign ARdata[3] = _0036_ ?  _0581_[3] : 1'hx;
  assign ARdata[4] = _0036_ ?  _0581_[4] : 1'hx;
  assign ARdata[5] = _0036_ ?  _0581_[5] : 1'hx;
  assign ARdata[6] = _0036_ ?  _0581_[6] : 1'hx;
  assign ARdata[7] = _0036_ ?  _0581_[7] : 1'hx;
  assign ARdata[8] = _0036_ ?  _0581_[8] : 1'hx;
  assign ARdata[9] = _0036_ ?  _0581_[9] : 1'hx;
  assign ARdata[10] = _0036_ ?  _0581_[10] : 1'hx;
  assign ARdata[11] = _0036_ ?  _0581_[11] : 1'hx;
  assign ARdata[12] = _0036_ ?  _0581_[12] : 1'hx;
  assign ARdata[13] = _0036_ ?  _0581_[13] : 1'hx;
  assign ARdata[14] = _0036_ ?  _0581_[14] : 1'hx;
  assign ARdata[15] = _0036_ ?  _0581_[15] : 1'hx;
  assign ARdata[16] = _0036_ ?  _0581_[16] : 1'hx;
  assign ARdata[17] = _0036_ ?  _0581_[17] : 1'hx;
  assign ARdata[18] = _0036_ ?  _0581_[18] : 1'hx;
  assign ARdata[19] = _0036_ ?  _0581_[19] : 1'hx;
  assign ARdata[20] = _0036_ ?  _0581_[20] : 1'hx;
  assign ARdata[21] = _0036_ ?  _0581_[21] : 1'hx;
  assign ARdata[22] = _0036_ ?  _0581_[22] : 1'hx;
  assign ARdata[23] = _0036_ ?  _0581_[23] : 1'hx;
  assign ARdata[24] = _0036_ ?  _0581_[24] : 1'hx;
  assign ARdata[25] = _0036_ ?  _0581_[25] : 1'hx;
  assign ARdata[26] = _0036_ ?  _0581_[26] : 1'hx;
  assign ARdata[27] = _0036_ ?  _0581_[27] : 1'hx;
  assign ARdata[28] = _0036_ ?  _0581_[28] : 1'hx;
  assign ARdata[29] = _0036_ ?  _0581_[29] : 1'hx;
  assign ARdata[30] = _0036_ ?  _0581_[30] : 1'hx;
  assign ARdata[31] = _0036_ ?  _0581_[31] : 1'hx;
  assign \FSM_inst.codif [0] = _0673_ ?  _0503_[0] : 1'h1;
  assign \FSM_inst.codif [1] = _0673_ ?  _0503_[1] : 1'h1;
  assign \FSM_inst.codif [2] = _0673_ ?  _0503_[2] : 1'h1;
  assign \FSM_inst.codif [3] = _0673_ ?  _0503_[3] : 1'h1;
  assign \FSM_inst.codif [4] = _0673_ ?  _0503_[4] : 1'h1;
  assign \FSM_inst.codif [5] = _0673_ ?  _0503_[5] : 1'h1;
  assign \FSM_inst.codif [6] = _0673_ ?  _0503_[6] : 1'h1;
  assign \FSM_inst.codif [7] = _0673_ ?  _0503_[7] : 1'h1;
  assign \FSM_inst.codif [8] = _0673_ ?  _0503_[8] : 1'h1;
  assign \FSM_inst.codif [9] = _0673_ ?  _0503_[9] : 1'h1;
  assign \FSM_inst.codif [10] = _0673_ ?  _0503_[10] : 1'h1;
  assign \FSM_inst.codif [11] = _0673_ ?  _0503_[11] : 1'h1;
  assign \MEMORY_INTERFACE_inst.en_instr  = _0036_ ?  _0576_[1] : 1'hx;
  assign ARprot[1] = _0036_ ?  1'h0 : 1'hx;
  assign \MEMORY_INTERFACE_inst.nexstate [0] = _0677_ ?  _0586_[0] : 1'h0;
  assign \MEMORY_INTERFACE_inst.nexstate [1] = _0677_ ?  _0586_[1] : 1'h0;
  assign \MEMORY_INTERFACE_inst.nexstate [2] = _0677_ ?  _0586_[2] : 1'h0;
  assign \MEMORY_INTERFACE_inst.nexstate [3] = _0677_ ?  _0586_[3] : 1'h0;
  assign _0589_ = _0272_[1] ?  _0590_ : 1'h0;
  assign _0593_ = _0678_ ?  _0594_ : 1'h0;
  assign _0596_ = _0679_ ?  _0597_ : 1'h0;
  assign _0599_ = _0680_ ?  _0600_ : 1'h0;
  assign _0603_ = _0272_[1] ?  _0604_ : 1'h0;
  assign _0605_ = _0681_ ?  _0606_ : 1'h0;
  assign _0609_ = _0677_ ?  _0610_ : 1'h0;
  assign \FSM_inst.busy_mem  = rstn ?  _0609_ : 1'h0;
  assign ARvalid = rstn ?  _0605_ : 1'h0;
  assign RReady = rstn ?  _0603_ : 1'h0;
  assign AWvalid = rstn ?  _0599_ : 1'h0;
  assign Wvalid = rstn ?  _0596_ : 1'h0;
  assign Bready = rstn ?  _0593_ : 1'h0;
  assign \MEMORY_INTERFACE_inst.en_read  = rstn ?  _0589_ : 1'h0;
  assign _0591_[1] = _0601_[1] ?  1'h0 : _0556_;
  assign _0607_[6] = _0601_[1] ?  _0583_[21] : _0558_;
  assign _0587_[2] = _0601_[1] ?  _0587_[1] : 1'h0;
  assign _0583_[24] = _0601_[1] ?  _0557_[0] : _0559_[0];
  assign _0583_[25] = _0601_[1] ?  _0557_[1] : _0559_[1];
  assign _0583_[26] = _0601_[1] ?  _0557_[3] : _0559_[2];
  assign _0583_[27] = _0601_[1] ?  _0557_[3] : _0559_[3];
  assign _0557_[0] = _0587_[1] ?  1'hx : _0548_[0];
  assign _0557_[1] = _0587_[1] ?  1'hx : 1'h1;
  assign _0557_[3] = _0587_[1] ?  1'hx : 1'h0;
  assign _0558_ = _0556_ ?  _0560_ : 1'h0;
  assign _0559_[0] = _0556_ ?  _0561_[0] : 1'h0;
  assign _0559_[1] = _0556_ ?  _0561_[1] : 1'h0;
  assign _0559_[2] = _0556_ ?  _0561_[2] : 1'h0;
  assign _0559_[3] = _0556_ ?  _0561_[3] : 1'h0;
  assign _0561_[0] = _0377_[4] ?  1'h1 : _0563_[0];
  assign _0561_[1] = _0377_[4] ?  1'h0 : _0563_[2];
  assign _0561_[2] = _0377_[4] ?  1'h1 : _0563_[2];
  assign _0561_[3] = _0377_[4] ?  1'h0 : _0563_[3];
  assign _0560_ = _0377_[4] ?  1'h1 : _0562_;
  assign _0563_[0] = _0377_[3] ?  1'h0 : _0565_[2];
  assign _0563_[2] = _0377_[3] ?  1'h1 : _0565_[2];
  assign _0563_[3] = _0377_[3] ?  1'h0 : _0565_[3];
  assign _0562_ = _0377_[3] ?  1'h1 : _0564_;
  assign _0565_[2] = _0377_[2] ?  1'h1 : _0547_[2];
  assign _0565_[3] = _0377_[2] ?  1'h0 : _0547_[3];
  assign _0564_ = _0377_[2] ?  1'h1 : _0377_[1];
  assign _0547_[2] = _0377_[1] ?  1'h0 : 1'hx;
  assign _0547_[3] = _0377_[1] ?  1'h1 : 1'hx;
  assign _0583_[20] = _0587_[1] ?  1'h0 : _0548_[0];
  assign _0583_[17] = ~ Rvalid;
  assign _0583_[12] = _0377_[3] ?  1'h0 : _0550_[2];
  assign _0583_[13] = _0377_[3] ?  1'h1 : _0377_[2];
  assign _0583_[14] = _0377_[3] ?  1'h1 : _0550_[2];
  assign _0583_[15] = _0377_[3] ?  1'h0 : _0550_[3];
  assign _0607_[3] = _0377_[3] ?  1'h1 : _0549_;
  assign _0550_[2] = _0377_[2] ?  1'h1 : _0552_[2];
  assign _0550_[3] = _0377_[2] ?  1'h0 : _0377_[1];
  assign _0549_ = _0377_[2] ?  1'h1 : _0551_;
  assign _0552_[2] = _0377_[1] ?  1'h0 : _0553_;
  assign _0551_ = _0377_[1] ?  1'h1 : _0553_;
  assign _0553_ = ~ _0568_;
  assign _0583_[10] = _0583_[11] ?  1'h0 : _0554_;
  assign _0607_[2] = _0583_[11] ?  1'h1 : _0554_;
  assign _0554_ = ~ _0569_;
  assign _0583_[6] = _0583_[7] ?  1'h0 : _0555_;
  assign _0607_[1] = _0583_[7] ?  1'h1 : _0555_;
  assign _0555_ = ~ _0570_;
  assign _0611_[1] = \FSM_inst.en_mem  ?  _0566_ : 1'h1;
  assign _0611_[0] = \FSM_inst.en_mem  ?  _0622_[0] : 1'h1;
  assign _0615_[5] = ~ \DECO_INSTR_inst.imm [1];
  assign _0622_[0] = ~ \DECO_INSTR_inst.imm [0];
  assign _0566_ = ~ _0366_;
  assign _0507_[224] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [20];
  assign _0507_[225] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [21];
  assign _0507_[226] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [22];
  assign _0507_[227] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [23];
  assign _0507_[228] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [24];
  assign _0507_[229] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [25];
  assign _0507_[230] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [26];
  assign _0507_[231] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [27];
  assign _0507_[232] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [28];
  assign _0507_[233] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [29];
  assign _0507_[234] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [30];
  assign _0507_[255] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [31];
  assign _0500_[84] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [0];
  assign _0500_[85] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [1];
  assign _0500_[86] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [2];
  assign _0500_[87] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [3];
  assign _0500_[88] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [4];
  assign _0500_[89] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [5];
  assign _0500_[90] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [6];
  assign _0500_[91] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [12];
  assign _0500_[92] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [13];
  assign _0500_[93] = _0500_[95] ?  1'h1 : \MEMORY_INTERFACE_inst.inst [14];
  assign _0507_[193] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [8] : 1'h1;
  assign _0507_[194] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [9] : 1'h1;
  assign _0507_[195] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [10] : 1'h1;
  assign _0507_[196] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [11] : 1'h1;
  assign _0507_[197] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [25] : 1'h1;
  assign _0507_[198] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [26] : 1'h1;
  assign _0507_[199] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [27] : 1'h1;
  assign _0507_[200] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [28] : 1'h1;
  assign _0507_[201] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [29] : 1'h1;
  assign _0507_[202] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [30] : 1'h1;
  assign _0507_[203] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [7] : 1'h1;
  assign _0507_[223] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [31] : 1'h1;
  assign _0500_[72] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [0] : 1'h1;
  assign _0500_[73] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [1] : 1'h1;
  assign _0500_[74] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [2] : 1'h1;
  assign _0500_[75] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [3] : 1'h1;
  assign _0500_[76] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [4] : 1'h1;
  assign _0500_[77] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [5] : 1'h1;
  assign _0500_[78] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [6] : 1'h1;
  assign _0500_[79] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [12] : 1'h1;
  assign _0500_[80] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [13] : 1'h1;
  assign _0500_[81] = _0494_ ?  \MEMORY_INTERFACE_inst.inst [14] : 1'h1;
  assign _0500_[83] = ~ _0494_;
  assign _0507_[160] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [20] : 1'h1;
  assign _0507_[161] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [21] : 1'h1;
  assign _0507_[162] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [22] : 1'h1;
  assign _0507_[163] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [23] : 1'h1;
  assign _0507_[164] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [24] : 1'h1;
  assign _0507_[165] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [25] : 1'h1;
  assign _0507_[166] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [26] : 1'h1;
  assign _0507_[167] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [27] : 1'h1;
  assign _0507_[168] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [28] : 1'h1;
  assign _0507_[169] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [29] : 1'h1;
  assign _0507_[170] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [30] : 1'h1;
  assign _0507_[191] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [31] : 1'h1;
  assign _0500_[60] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [0] : 1'h1;
  assign _0500_[61] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [1] : 1'h1;
  assign _0500_[62] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [2] : 1'h1;
  assign _0500_[63] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [3] : 1'h1;
  assign _0500_[64] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [4] : 1'h1;
  assign _0500_[65] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [5] : 1'h1;
  assign _0500_[66] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [6] : 1'h1;
  assign _0500_[67] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [12] : 1'h1;
  assign _0500_[68] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [13] : 1'h1;
  assign _0500_[69] = _0495_ ?  \MEMORY_INTERFACE_inst.inst [14] : 1'h1;
  assign _0500_[71] = ~ _0495_;
  assign _0507_[128] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [7] : 1'h1;
  assign _0507_[129] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [8] : 1'h1;
  assign _0507_[130] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [9] : 1'h1;
  assign _0507_[131] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [10] : 1'h1;
  assign _0507_[132] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [11] : 1'h1;
  assign _0507_[133] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [25] : 1'h1;
  assign _0507_[134] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [26] : 1'h1;
  assign _0507_[135] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [27] : 1'h1;
  assign _0507_[136] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [28] : 1'h1;
  assign _0507_[137] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [29] : 1'h1;
  assign _0507_[138] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [30] : 1'h1;
  assign _0507_[159] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [31] : 1'h1;
  assign _0500_[48] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [0] : 1'h1;
  assign _0500_[49] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [1] : 1'h1;
  assign _0500_[50] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [2] : 1'h1;
  assign _0500_[51] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [3] : 1'h1;
  assign _0500_[52] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [4] : 1'h1;
  assign _0500_[53] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [5] : 1'h1;
  assign _0500_[54] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [6] : 1'h1;
  assign _0500_[55] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [12] : 1'h1;
  assign _0500_[56] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [13] : 1'h1;
  assign _0500_[57] = _0492_ ?  \MEMORY_INTERFACE_inst.inst [14] : 1'h1;
  assign _0500_[59] = ~ _0492_;
  assign _0500_[46] = _0499_ ?  1'h0 : \MEMORY_INTERFACE_inst.inst [30];
  assign _0507_[95] = ~ _0496_;
  assign _0500_[24] = _0496_ ?  \MEMORY_INTERFACE_inst.inst [0] : 1'h1;
  assign _0500_[25] = _0496_ ?  \MEMORY_INTERFACE_inst.inst [1] : 1'h1;
  assign _0500_[26] = _0496_ ?  \MEMORY_INTERFACE_inst.inst [2] : 1'h1;
  assign _0500_[27] = _0496_ ?  \MEMORY_INTERFACE_inst.inst [3] : 1'h1;
  assign _0500_[28] = _0496_ ?  \MEMORY_INTERFACE_inst.inst [4] : 1'h1;
  assign _0500_[29] = _0496_ ?  \MEMORY_INTERFACE_inst.inst [5] : 1'h1;
  assign _0500_[30] = _0496_ ?  \MEMORY_INTERFACE_inst.inst [6] : 1'h1;
  assign _0500_[31] = _0496_ ?  \MEMORY_INTERFACE_inst.inst [12] : 1'h1;
  assign _0500_[32] = _0496_ ?  \MEMORY_INTERFACE_inst.inst [13] : 1'h1;
  assign _0500_[33] = _0496_ ?  \MEMORY_INTERFACE_inst.inst [14] : 1'h1;
  assign _0500_[34] = _0496_ ?  \MEMORY_INTERFACE_inst.inst [25] : 1'h1;
  assign _0500_[35] = _0496_ ?  \MEMORY_INTERFACE_inst.inst [30] : 1'h1;
  assign _0507_[32] = _0500_[95] ?  _0487_[0] : \MEMORY_INTERFACE_inst.inst [20];
  assign _0507_[33] = _0500_[95] ?  _0487_[1] : \MEMORY_INTERFACE_inst.inst [21];
  assign _0507_[34] = _0500_[95] ?  _0487_[2] : \MEMORY_INTERFACE_inst.inst [22];
  assign _0507_[35] = _0500_[95] ?  _0487_[3] : \MEMORY_INTERFACE_inst.inst [23];
  assign _0507_[36] = _0500_[95] ?  _0487_[4] : \MEMORY_INTERFACE_inst.inst [24];
  assign _0507_[37] = _0500_[95] ?  _0487_[5] : \MEMORY_INTERFACE_inst.inst [25];
  assign _0507_[38] = _0500_[95] ?  _0487_[6] : \MEMORY_INTERFACE_inst.inst [26];
  assign _0507_[39] = _0500_[95] ?  _0487_[7] : \MEMORY_INTERFACE_inst.inst [27];
  assign _0507_[40] = _0500_[95] ?  _0487_[8] : \MEMORY_INTERFACE_inst.inst [28];
  assign _0507_[41] = _0500_[95] ?  _0487_[9] : \MEMORY_INTERFACE_inst.inst [29];
  assign _0507_[42] = _0500_[95] ?  _0487_[10] : \MEMORY_INTERFACE_inst.inst [30];
  assign _0507_[43] = _0500_[95] ?  _0487_[11] : \MEMORY_INTERFACE_inst.inst [31];
  assign _0500_[12] = _0500_[95] ?  _0486_[0] : \MEMORY_INTERFACE_inst.inst [0];
  assign _0500_[13] = _0500_[95] ?  _0486_[1] : \MEMORY_INTERFACE_inst.inst [1];
  assign _0500_[14] = _0500_[95] ?  _0486_[2] : \MEMORY_INTERFACE_inst.inst [2];
  assign _0500_[15] = _0500_[95] ?  _0486_[3] : \MEMORY_INTERFACE_inst.inst [3];
  assign _0500_[16] = _0500_[95] ?  _0486_[4] : \MEMORY_INTERFACE_inst.inst [4];
  assign _0500_[17] = _0500_[95] ?  _0486_[5] : \MEMORY_INTERFACE_inst.inst [5];
  assign _0500_[18] = _0500_[95] ?  _0486_[6] : \MEMORY_INTERFACE_inst.inst [6];
  assign _0500_[19] = _0500_[95] ?  _0486_[7] : \MEMORY_INTERFACE_inst.inst [20];
  assign _0500_[20] = _0500_[95] ?  _0486_[8] : 1'h0;
  assign _0500_[21] = _0500_[95] ?  _0486_[9] : 1'h0;
  assign _0500_[23] = _0500_[95] ?  _0486_[11] : 1'h0;
  assign _0487_[0] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [20] : 1'h1;
  assign _0487_[1] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [21] : 1'h1;
  assign _0487_[2] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [22] : 1'h1;
  assign _0487_[3] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [23] : 1'h1;
  assign _0487_[4] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [24] : 1'h1;
  assign _0487_[5] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [25] : 1'h1;
  assign _0487_[6] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [26] : 1'h1;
  assign _0487_[7] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [27] : 1'h1;
  assign _0487_[8] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [28] : 1'h1;
  assign _0487_[9] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [29] : 1'h1;
  assign _0487_[10] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [30] : 1'h1;
  assign _0487_[11] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [31] : 1'h1;
  assign _0486_[0] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [0] : 1'h1;
  assign _0486_[1] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [1] : 1'h1;
  assign _0486_[2] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [2] : 1'h1;
  assign _0486_[3] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [3] : 1'h1;
  assign _0486_[4] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [4] : 1'h1;
  assign _0486_[5] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [5] : 1'h1;
  assign _0486_[6] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [6] : 1'h1;
  assign _0486_[7] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [12] : 1'h1;
  assign _0486_[8] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [13] : 1'h1;
  assign _0486_[9] = _0497_ ?  \MEMORY_INTERFACE_inst.inst [14] : 1'h1;
  assign _0486_[11] = ~ _0497_;
  assign _0505_[4] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [24] : 1'h1;
  assign _0507_[5] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [25] : 1'h1;
  assign _0507_[6] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [26] : 1'h1;
  assign _0507_[7] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [27] : 1'h1;
  assign _0507_[8] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [28] : 1'h1;
  assign _0507_[9] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [29] : 1'h1;
  assign _0507_[10] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [30] : 1'h1;
  assign _0507_[31] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [31] : 1'h1;
  assign _0505_[0] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [20] : 1'h1;
  assign _0505_[1] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [21] : 1'h1;
  assign _0505_[2] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [22] : 1'h1;
  assign _0505_[3] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [23] : 1'h1;
  assign _0500_[0] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [0] : 1'h1;
  assign _0500_[1] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [1] : 1'h1;
  assign _0500_[2] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [2] : 1'h1;
  assign _0500_[3] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [3] : 1'h1;
  assign _0500_[4] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [4] : 1'h1;
  assign _0500_[5] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [5] : 1'h1;
  assign _0500_[6] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [6] : 1'h1;
  assign _0500_[7] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [12] : 1'h1;
  assign _0500_[8] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [13] : 1'h1;
  assign _0500_[9] = _0500_[95] ?  \MEMORY_INTERFACE_inst.inst [14] : 1'h1;
  assign _0500_[11] = ~ _0500_[95];
  assign _0483_[0] = _0372_ ?  _0665_[0] : 1'hx;
  assign _0483_[1] = _0372_ ?  _0672_[1] : 1'hx;
  assign _0483_[2] = _0372_ ?  _0672_[2] : 1'hx;
  assign _0483_[3] = _0372_ ?  _0672_[3] : 1'hx;
  assign _0483_[4] = _0372_ ?  _0672_[4] : 1'hx;
  assign _0484_[0] = _0373_[0] ?  1'hx : _0483_[0];
  assign _0484_[1] = _0373_[0] ?  1'hx : _0483_[1];
  assign _0484_[2] = _0373_[0] ?  _0666_[2] : _0483_[2];
  assign _0484_[3] = _0373_[0] ?  _0666_[3] : _0483_[3];
  assign _0484_[4] = _0373_[0] ?  _0666_[4] : _0483_[4];
  assign _0485_[0] = \ALU_inst.en_reg  ?  _0484_[0] : \ALU_inst.ALU_add_inst.oper2 [0];
  assign _0485_[1] = \ALU_inst.en_reg  ?  _0484_[1] : \ALU_inst.ALU_add_inst.oper2 [1];
  assign _0485_[2] = \ALU_inst.en_reg  ?  _0484_[2] : \ALU_inst.ALU_add_inst.oper2 [2];
  assign _0485_[3] = \ALU_inst.en_reg  ?  _0484_[3] : \ALU_inst.ALU_add_inst.oper2 [3];
  assign _0485_[4] = \ALU_inst.en_reg  ?  _0484_[4] : \ALU_inst.ALU_add_inst.oper2 [4];
  assign _0625_ = ~ \MULT_inst.u6.Busy ;
  assign _0624_ = ~ \MULT_inst.u4.Busy ;
  assign _0623_ = ~ \MULT_inst.u2.Busy ;
  assign _0514_ = ~ \FSM_inst.enable_pc_aux ;
  assign \ALU_inst.BLTU_Alu  = ~ \ALU_inst.BGEU_Alu ;
  assign _0667_ = ~ _0669_;
  assign _0660_[0] = ~ \ALU_inst.ALU_add_inst.oper2 [0];
  assign _0660_[1] = ~ \ALU_inst.ALU_add_inst.oper2 [1];
  assign _0660_[2] = ~ \ALU_inst.ALU_add_inst.oper2 [2];
  assign _0660_[3] = ~ \ALU_inst.ALU_add_inst.oper2 [3];
  assign _0660_[4] = ~ \ALU_inst.ALU_add_inst.oper2 [4];
  assign _0660_[5] = ~ \ALU_inst.ALU_add_inst.oper2 [5];
  assign _0660_[6] = ~ \ALU_inst.ALU_add_inst.oper2 [6];
  assign _0660_[7] = ~ \ALU_inst.ALU_add_inst.oper2 [7];
  assign _0660_[8] = ~ \ALU_inst.ALU_add_inst.oper2 [8];
  assign _0660_[9] = ~ \ALU_inst.ALU_add_inst.oper2 [9];
  assign _0660_[10] = ~ \ALU_inst.ALU_add_inst.oper2 [10];
  assign _0660_[11] = ~ \ALU_inst.ALU_add_inst.oper2 [11];
  assign _0660_[12] = ~ \ALU_inst.ALU_add_inst.oper2 [12];
  assign _0660_[13] = ~ \ALU_inst.ALU_add_inst.oper2 [13];
  assign _0660_[14] = ~ \ALU_inst.ALU_add_inst.oper2 [14];
  assign _0660_[15] = ~ \ALU_inst.ALU_add_inst.oper2 [15];
  assign _0660_[16] = ~ \ALU_inst.ALU_add_inst.oper2 [16];
  assign _0660_[17] = ~ \ALU_inst.ALU_add_inst.oper2 [17];
  assign _0660_[18] = ~ \ALU_inst.ALU_add_inst.oper2 [18];
  assign _0660_[19] = ~ \ALU_inst.ALU_add_inst.oper2 [19];
  assign _0660_[20] = ~ \ALU_inst.ALU_add_inst.oper2 [20];
  assign _0660_[21] = ~ \ALU_inst.ALU_add_inst.oper2 [21];
  assign _0660_[22] = ~ \ALU_inst.ALU_add_inst.oper2 [22];
  assign _0660_[23] = ~ \ALU_inst.ALU_add_inst.oper2 [23];
  assign _0660_[24] = ~ \ALU_inst.ALU_add_inst.oper2 [24];
  assign _0660_[25] = ~ \ALU_inst.ALU_add_inst.oper2 [25];
  assign _0660_[26] = ~ \ALU_inst.ALU_add_inst.oper2 [26];
  assign _0660_[27] = ~ \ALU_inst.ALU_add_inst.oper2 [27];
  assign _0660_[28] = ~ \ALU_inst.ALU_add_inst.oper2 [28];
  assign _0660_[29] = ~ \ALU_inst.ALU_add_inst.oper2 [29];
  assign _0660_[30] = ~ \ALU_inst.ALU_add_inst.oper2 [30];
  assign _0660_[31] = ~ \ALU_inst.ALU_add_inst.oper2 [31];
  assign _0037_ = ~ _0372_;
  assign _0038_ = ~ _0373_[0];
  assign _0039_ = ~ rstn;
  assign _0453_ = ~ \FSM_inst.enable_exec ;
  assign \MULT_inst.u1.Enable  = \FSM_inst.enable_exec  &  \MULT_inst.is_oper ;
  assign \ALU_inst.BLT_Alu  = _0663_ ^  _0662_[31];
  assign _0663_ = \ALU_inst.BGEU_Alu  ^  _0661_[30];
  assign _0534_[1] = _0533_[1] &  _0535_[1];
  assign _0534_[0] = _0515_[23] &  _0535_[0];
  assign _0541_[2] = _0540_[2] &  _0517_[2];
  assign _0541_[3] = _0540_[3] &  _0517_[2];
  assign _0541_[4] = _0540_[4] &  _0517_[6];
  assign _0541_[5] = _0540_[5] &  _0517_[6];
  assign _0636_[1] = \MULT_inst.u1.Enable  &  _0637_[0];
  assign _0636_[2] = _0635_[2] &  _0636_[3];
  assign _0636_[6] = \MULT_inst.u1.Enable  &  _0637_[3];
  assign _0641_[1] = \MULT_inst.u1.Enable  &  _0642_[0];
  assign _0641_[2] = _0640_[2] &  _0641_[3];
  assign _0641_[6] = \MULT_inst.u1.Enable  &  _0642_[3];
  assign _0646_[1] = \MULT_inst.u1.Enable  &  _0647_[0];
  assign _0646_[2] = _0645_[2] &  _0646_[3];
  assign _0646_[6] = \MULT_inst.u1.Enable  &  _0647_[3];
  assign _0455_[0] = \ALU_inst.BGEU_Alu  &  _0456_[0];
  assign _0455_[1] = \ALU_inst.BLTU_Alu  &  _0456_[1];
  assign _0455_[2] = \ALU_inst.BLT_Alu  &  _0456_[2];
  assign _0455_[3] = \ALU_inst.BNE_Alu  &  _0456_[3];
  assign _0455_[4] = \ALU_inst.BGE_Alu  &  _0456_[4];
  assign _0455_[5] = \ALU_inst.BEQ_Alu  &  _0456_[5];
  assign _0477_[0] = \DECO_INSTR_inst.imm [0] &  _0478_[0];
  assign _0477_[1] = \DECO_INSTR_inst.imm [1] &  _0478_[0];
  assign _0477_[2] = \DECO_INSTR_inst.imm [2] &  _0478_[0];
  assign _0477_[3] = \DECO_INSTR_inst.imm [3] &  _0478_[0];
  assign _0477_[4] = \DECO_INSTR_inst.imm [4] &  _0478_[0];
  assign _0477_[5] = \DECO_INSTR_inst.imm [5] &  _0478_[0];
  assign _0477_[6] = \DECO_INSTR_inst.imm [6] &  _0478_[0];
  assign _0477_[7] = \DECO_INSTR_inst.imm [7] &  _0478_[0];
  assign _0477_[8] = \DECO_INSTR_inst.imm [8] &  _0478_[0];
  assign _0477_[9] = \DECO_INSTR_inst.imm [9] &  _0478_[0];
  assign _0477_[10] = \DECO_INSTR_inst.imm [10] &  _0478_[0];
  assign _0477_[11] = \DECO_INSTR_inst.imm [11] &  _0478_[0];
  assign _0477_[12] = \DECO_INSTR_inst.imm [12] &  _0478_[0];
  assign _0477_[13] = \DECO_INSTR_inst.imm [13] &  _0478_[0];
  assign _0477_[14] = \DECO_INSTR_inst.imm [14] &  _0478_[0];
  assign _0477_[15] = \DECO_INSTR_inst.imm [15] &  _0478_[0];
  assign _0477_[16] = \DECO_INSTR_inst.imm [16] &  _0478_[0];
  assign _0477_[17] = \DECO_INSTR_inst.imm [17] &  _0478_[0];
  assign _0477_[18] = \DECO_INSTR_inst.imm [18] &  _0478_[0];
  assign _0477_[19] = \DECO_INSTR_inst.imm [19] &  _0478_[0];
  assign _0477_[20] = \DECO_INSTR_inst.imm [20] &  _0478_[0];
  assign _0477_[21] = \DECO_INSTR_inst.imm [21] &  _0478_[0];
  assign _0477_[22] = \DECO_INSTR_inst.imm [22] &  _0478_[0];
  assign _0477_[23] = \DECO_INSTR_inst.imm [23] &  _0478_[0];
  assign _0477_[24] = \DECO_INSTR_inst.imm [24] &  _0478_[0];
  assign _0477_[25] = \DECO_INSTR_inst.imm [25] &  _0478_[0];
  assign _0477_[26] = \DECO_INSTR_inst.imm [26] &  _0478_[0];
  assign _0477_[27] = \DECO_INSTR_inst.imm [27] &  _0478_[0];
  assign _0477_[28] = \DECO_INSTR_inst.imm [28] &  _0478_[0];
  assign _0477_[29] = \DECO_INSTR_inst.imm [29] &  _0478_[0];
  assign _0477_[30] = \DECO_INSTR_inst.imm [30] &  _0478_[0];
  assign _0477_[31] = \DECO_INSTR_inst.imm [31] &  _0478_[0];
  assign _0479_[1] = \FSM_inst.enable_exec  &  _0480_[1];
  assign _0479_[0] = \ALU_inst.ALU_sXXx_inst.sl_ok  &  _0480_[0];
  assign _0669_ = _0670_[31] |  _0668_;
  assign _0649_[64] = \DECO_INSTR_inst.imm [0] &  _0650_[2];
  assign _0649_[65] = \DECO_INSTR_inst.imm [1] &  _0650_[2];
  assign _0649_[66] = \DECO_INSTR_inst.imm [2] &  _0650_[2];
  assign _0649_[67] = \DECO_INSTR_inst.imm [3] &  _0650_[2];
  assign _0649_[68] = \DECO_INSTR_inst.imm [4] &  _0650_[2];
  assign _0649_[69] = \DECO_INSTR_inst.imm [5] &  _0650_[2];
  assign _0649_[70] = \DECO_INSTR_inst.imm [6] &  _0650_[2];
  assign _0649_[71] = \DECO_INSTR_inst.imm [7] &  _0650_[2];
  assign _0649_[72] = \DECO_INSTR_inst.imm [8] &  _0650_[2];
  assign _0649_[73] = \DECO_INSTR_inst.imm [9] &  _0650_[2];
  assign _0649_[74] = \DECO_INSTR_inst.imm [10] &  _0650_[2];
  assign _0649_[75] = \DECO_INSTR_inst.imm [11] &  _0650_[2];
  assign _0649_[76] = \DECO_INSTR_inst.imm [12] &  _0650_[2];
  assign _0649_[77] = \DECO_INSTR_inst.imm [13] &  _0650_[2];
  assign _0649_[78] = \DECO_INSTR_inst.imm [14] &  _0650_[2];
  assign _0649_[79] = \DECO_INSTR_inst.imm [15] &  _0650_[2];
  assign _0649_[80] = \DECO_INSTR_inst.imm [16] &  _0650_[2];
  assign _0649_[81] = \DECO_INSTR_inst.imm [17] &  _0650_[2];
  assign _0649_[82] = \DECO_INSTR_inst.imm [18] &  _0650_[2];
  assign _0649_[83] = \DECO_INSTR_inst.imm [19] &  _0650_[2];
  assign _0649_[84] = \DECO_INSTR_inst.imm [20] &  _0650_[2];
  assign _0649_[85] = \DECO_INSTR_inst.imm [21] &  _0650_[2];
  assign _0649_[86] = \DECO_INSTR_inst.imm [22] &  _0650_[2];
  assign _0649_[87] = \DECO_INSTR_inst.imm [23] &  _0650_[2];
  assign _0649_[88] = \DECO_INSTR_inst.imm [24] &  _0650_[2];
  assign _0649_[89] = \DECO_INSTR_inst.imm [25] &  _0650_[2];
  assign _0649_[90] = \DECO_INSTR_inst.imm [26] &  _0650_[2];
  assign _0649_[91] = \DECO_INSTR_inst.imm [27] &  _0650_[2];
  assign _0649_[92] = \DECO_INSTR_inst.imm [28] &  _0650_[2];
  assign _0649_[93] = \DECO_INSTR_inst.imm [29] &  _0650_[2];
  assign _0649_[94] = \DECO_INSTR_inst.imm [30] &  _0650_[2];
  assign _0649_[95] = \DECO_INSTR_inst.imm [31] &  _0650_[2];
  assign _0649_[32] = \UTILITY_inst.PC_SALTOS [0] &  _0650_[1];
  assign _0649_[33] = \UTILITY_inst.PC_SALTOS [1] &  _0650_[1];
  assign _0649_[34] = \UTILITY_inst.PC_SALTOS [2] &  _0650_[1];
  assign _0649_[35] = \UTILITY_inst.PC_SALTOS [3] &  _0650_[1];
  assign _0649_[36] = \UTILITY_inst.PC_SALTOS [4] &  _0650_[1];
  assign _0649_[37] = \UTILITY_inst.PC_SALTOS [5] &  _0650_[1];
  assign _0649_[38] = \UTILITY_inst.PC_SALTOS [6] &  _0650_[1];
  assign _0649_[39] = \UTILITY_inst.PC_SALTOS [7] &  _0650_[1];
  assign _0649_[40] = \UTILITY_inst.PC_SALTOS [8] &  _0650_[1];
  assign _0649_[41] = \UTILITY_inst.PC_SALTOS [9] &  _0650_[1];
  assign _0649_[42] = \UTILITY_inst.PC_SALTOS [10] &  _0650_[1];
  assign _0649_[43] = \UTILITY_inst.PC_SALTOS [11] &  _0650_[1];
  assign _0649_[44] = \UTILITY_inst.PC_SALTOS [12] &  _0650_[1];
  assign _0649_[45] = \UTILITY_inst.PC_SALTOS [13] &  _0650_[1];
  assign _0649_[46] = \UTILITY_inst.PC_SALTOS [14] &  _0650_[1];
  assign _0649_[47] = \UTILITY_inst.PC_SALTOS [15] &  _0650_[1];
  assign _0649_[48] = \UTILITY_inst.PC_SALTOS [16] &  _0650_[1];
  assign _0649_[49] = \UTILITY_inst.PC_SALTOS [17] &  _0650_[1];
  assign _0649_[50] = \UTILITY_inst.PC_SALTOS [18] &  _0650_[1];
  assign _0649_[51] = \UTILITY_inst.PC_SALTOS [19] &  _0650_[1];
  assign _0649_[52] = \UTILITY_inst.PC_SALTOS [20] &  _0650_[1];
  assign _0649_[53] = \UTILITY_inst.PC_SALTOS [21] &  _0650_[1];
  assign _0649_[54] = \UTILITY_inst.PC_SALTOS [22] &  _0650_[1];
  assign _0649_[55] = \UTILITY_inst.PC_SALTOS [23] &  _0650_[1];
  assign _0649_[56] = \UTILITY_inst.PC_SALTOS [24] &  _0650_[1];
  assign _0649_[57] = \UTILITY_inst.PC_SALTOS [25] &  _0650_[1];
  assign _0649_[58] = \UTILITY_inst.PC_SALTOS [26] &  _0650_[1];
  assign _0649_[59] = \UTILITY_inst.PC_SALTOS [27] &  _0650_[1];
  assign _0649_[60] = \UTILITY_inst.PC_SALTOS [28] &  _0650_[1];
  assign _0649_[61] = \UTILITY_inst.PC_SALTOS [29] &  _0650_[1];
  assign _0649_[62] = \UTILITY_inst.PC_SALTOS [30] &  _0650_[1];
  assign _0649_[63] = \UTILITY_inst.PC_SALTOS [31] &  _0650_[1];
  assign _0516_[24] = _0515_[24] &  _0517_[6];
  assign _0516_[26] = _0515_[26] &  _0517_[6];
  assign _0516_[27] = _0515_[27] &  _0517_[6];
  assign _0516_[20] = _0515_[20] &  _0517_[5];
  assign _0516_[23] = _0515_[23] &  _0517_[5];
  assign _0516_[17] = _0515_[17] &  _0517_[4];
  assign _0516_[18] = \FSM_inst.is_illisn  &  _0517_[4];
  assign _0516_[12] = \FSM_inst.is_mem  &  _0517_[3];
  assign _0516_[13] = _0515_[13] &  _0517_[3];
  assign _0516_[10] = _0515_[26] &  _0517_[2];
  assign _0516_[11] = _0515_[27] &  _0517_[2];
  assign _0516_[6] = \FSM_inst.busy_mem  &  _0517_[1];
  assign _0528_[1] = _0527_[1] &  _0517_[4];
  assign _0528_[0] = _0527_[0] &  _0517_[3];
  assign _0620_[4] = _0618_[0] &  _0621_[1];
  assign _0620_[5] = _0618_[1] &  _0621_[1];
  assign _0620_[6] = _0618_[2] &  _0621_[1];
  assign _0620_[7] = _0618_[3] &  _0621_[1];
  assign _0616_[0] = _0615_[0] &  _0617_[0];
  assign _0616_[1] = _0615_[1] &  _0617_[0];
  assign _0616_[2] = _0615_[2] &  _0617_[0];
  assign _0616_[3] = _0615_[3] &  _0617_[0];
  assign _0616_[5] = _0615_[5] &  _0613_[0];
  assign _0616_[7] = \DECO_INSTR_inst.imm [1] &  _0613_[0];
  assign _0576_[0] = _0575_[0] &  _0577_[0];
  assign _0612_[0] = _0611_[0] &  _0613_[0];
  assign _0612_[1] = _0611_[1] &  _0613_[1];
  assign _0580_[0] = \DECO_INSTR_inst.imm [0] &  _0577_[0];
  assign _0580_[1] = \DECO_INSTR_inst.imm [1] &  _0577_[0];
  assign _0580_[2] = \DECO_INSTR_inst.imm [2] &  _0577_[0];
  assign _0580_[3] = \DECO_INSTR_inst.imm [3] &  _0577_[0];
  assign _0580_[4] = \DECO_INSTR_inst.imm [4] &  _0577_[0];
  assign _0580_[5] = \DECO_INSTR_inst.imm [5] &  _0577_[0];
  assign _0580_[6] = \DECO_INSTR_inst.imm [6] &  _0577_[0];
  assign _0580_[7] = \DECO_INSTR_inst.imm [7] &  _0577_[0];
  assign _0580_[8] = \DECO_INSTR_inst.imm [8] &  _0577_[0];
  assign _0580_[9] = \DECO_INSTR_inst.imm [9] &  _0577_[0];
  assign _0580_[10] = \DECO_INSTR_inst.imm [10] &  _0577_[0];
  assign _0580_[11] = \DECO_INSTR_inst.imm [11] &  _0577_[0];
  assign _0580_[12] = \DECO_INSTR_inst.imm [12] &  _0577_[0];
  assign _0580_[13] = \DECO_INSTR_inst.imm [13] &  _0577_[0];
  assign _0580_[14] = \DECO_INSTR_inst.imm [14] &  _0577_[0];
  assign _0580_[15] = \DECO_INSTR_inst.imm [15] &  _0577_[0];
  assign _0580_[16] = \DECO_INSTR_inst.imm [16] &  _0577_[0];
  assign _0580_[17] = \DECO_INSTR_inst.imm [17] &  _0577_[0];
  assign _0580_[18] = \DECO_INSTR_inst.imm [18] &  _0577_[0];
  assign _0580_[19] = \DECO_INSTR_inst.imm [19] &  _0577_[0];
  assign _0580_[20] = \DECO_INSTR_inst.imm [20] &  _0577_[0];
  assign _0580_[21] = \DECO_INSTR_inst.imm [21] &  _0577_[0];
  assign _0580_[22] = \DECO_INSTR_inst.imm [22] &  _0577_[0];
  assign _0580_[23] = \DECO_INSTR_inst.imm [23] &  _0577_[0];
  assign _0580_[24] = \DECO_INSTR_inst.imm [24] &  _0577_[0];
  assign _0580_[25] = \DECO_INSTR_inst.imm [25] &  _0577_[0];
  assign _0580_[26] = \DECO_INSTR_inst.imm [26] &  _0577_[0];
  assign _0580_[27] = \DECO_INSTR_inst.imm [27] &  _0577_[0];
  assign _0580_[28] = \DECO_INSTR_inst.imm [28] &  _0577_[0];
  assign _0580_[29] = \DECO_INSTR_inst.imm [29] &  _0577_[0];
  assign _0580_[30] = \DECO_INSTR_inst.imm [30] &  _0577_[0];
  assign _0580_[31] = \DECO_INSTR_inst.imm [31] &  _0577_[0];
  assign _0580_[32] = \UTILITY_inst.PC_N2 [0] &  _0576_[1];
  assign _0580_[33] = \UTILITY_inst.PC_N2 [1] &  _0576_[1];
  assign _0580_[34] = \UTILITY_inst.PC_N2 [2] &  _0576_[1];
  assign _0580_[35] = \UTILITY_inst.PC_N2 [3] &  _0576_[1];
  assign _0580_[36] = \UTILITY_inst.PC_N2 [4] &  _0576_[1];
  assign _0580_[37] = \UTILITY_inst.PC_N2 [5] &  _0576_[1];
  assign _0580_[38] = \UTILITY_inst.PC_N2 [6] &  _0576_[1];
  assign _0580_[39] = \UTILITY_inst.PC_N2 [7] &  _0576_[1];
  assign _0580_[40] = \UTILITY_inst.PC_N2 [8] &  _0576_[1];
  assign _0580_[41] = \UTILITY_inst.PC_N2 [9] &  _0576_[1];
  assign _0580_[42] = \UTILITY_inst.PC_N2 [10] &  _0576_[1];
  assign _0580_[43] = \UTILITY_inst.PC_N2 [11] &  _0576_[1];
  assign _0580_[44] = \UTILITY_inst.PC_N2 [12] &  _0576_[1];
  assign _0580_[45] = \UTILITY_inst.PC_N2 [13] &  _0576_[1];
  assign _0580_[46] = \UTILITY_inst.PC_N2 [14] &  _0576_[1];
  assign _0580_[47] = \UTILITY_inst.PC_N2 [15] &  _0576_[1];
  assign _0580_[48] = \UTILITY_inst.PC_N2 [16] &  _0576_[1];
  assign _0580_[49] = \UTILITY_inst.PC_N2 [17] &  _0576_[1];
  assign _0580_[50] = \UTILITY_inst.PC_N2 [18] &  _0576_[1];
  assign _0580_[51] = \UTILITY_inst.PC_N2 [19] &  _0576_[1];
  assign _0580_[52] = \UTILITY_inst.PC_N2 [20] &  _0576_[1];
  assign _0580_[53] = \UTILITY_inst.PC_N2 [21] &  _0576_[1];
  assign _0580_[54] = \UTILITY_inst.PC_N2 [22] &  _0576_[1];
  assign _0580_[55] = \UTILITY_inst.PC_N2 [23] &  _0576_[1];
  assign _0580_[56] = \UTILITY_inst.PC_N2 [24] &  _0576_[1];
  assign _0580_[57] = \UTILITY_inst.PC_N2 [25] &  _0576_[1];
  assign _0580_[58] = \UTILITY_inst.PC_N2 [26] &  _0576_[1];
  assign _0580_[59] = \UTILITY_inst.PC_N2 [27] &  _0576_[1];
  assign _0580_[60] = \UTILITY_inst.PC_N2 [28] &  _0576_[1];
  assign _0580_[61] = \UTILITY_inst.PC_N2 [29] &  _0576_[1];
  assign _0580_[62] = \UTILITY_inst.PC_N2 [30] &  _0576_[1];
  assign _0580_[63] = \UTILITY_inst.PC_N2 [31] &  _0576_[1];
  assign _0508_[300] = \MEMORY_INTERFACE_inst.inst [12] &  _0509_[9];
  assign _0508_[301] = \MEMORY_INTERFACE_inst.inst [13] &  _0509_[9];
  assign _0508_[302] = \MEMORY_INTERFACE_inst.inst [14] &  _0509_[9];
  assign _0508_[303] = \MEMORY_INTERFACE_inst.inst [15] &  _0509_[9];
  assign _0508_[304] = \MEMORY_INTERFACE_inst.inst [16] &  _0509_[9];
  assign _0508_[305] = \MEMORY_INTERFACE_inst.inst [17] &  _0509_[9];
  assign _0508_[306] = \MEMORY_INTERFACE_inst.inst [18] &  _0509_[9];
  assign _0508_[307] = \MEMORY_INTERFACE_inst.inst [19] &  _0509_[9];
  assign _0508_[308] = \MEMORY_INTERFACE_inst.inst [20] &  _0509_[9];
  assign _0508_[309] = \MEMORY_INTERFACE_inst.inst [21] &  _0509_[9];
  assign _0508_[310] = \MEMORY_INTERFACE_inst.inst [22] &  _0509_[9];
  assign _0508_[311] = \MEMORY_INTERFACE_inst.inst [23] &  _0509_[9];
  assign _0508_[312] = \MEMORY_INTERFACE_inst.inst [24] &  _0509_[9];
  assign _0508_[313] = \MEMORY_INTERFACE_inst.inst [25] &  _0509_[9];
  assign _0508_[314] = \MEMORY_INTERFACE_inst.inst [26] &  _0509_[9];
  assign _0508_[315] = \MEMORY_INTERFACE_inst.inst [27] &  _0509_[9];
  assign _0508_[316] = \MEMORY_INTERFACE_inst.inst [28] &  _0509_[9];
  assign _0508_[317] = \MEMORY_INTERFACE_inst.inst [29] &  _0509_[9];
  assign _0508_[318] = \MEMORY_INTERFACE_inst.inst [30] &  _0509_[9];
  assign _0508_[319] = \MEMORY_INTERFACE_inst.inst [31] &  _0509_[9];
  assign _0508_[257] = \MEMORY_INTERFACE_inst.inst [21] &  _0509_[8];
  assign _0508_[258] = \MEMORY_INTERFACE_inst.inst [22] &  _0509_[8];
  assign _0508_[259] = \MEMORY_INTERFACE_inst.inst [23] &  _0509_[8];
  assign _0508_[260] = \MEMORY_INTERFACE_inst.inst [24] &  _0509_[8];
  assign _0508_[261] = \MEMORY_INTERFACE_inst.inst [25] &  _0509_[8];
  assign _0508_[262] = \MEMORY_INTERFACE_inst.inst [26] &  _0509_[8];
  assign _0508_[263] = \MEMORY_INTERFACE_inst.inst [27] &  _0509_[8];
  assign _0508_[264] = \MEMORY_INTERFACE_inst.inst [28] &  _0509_[8];
  assign _0508_[265] = \MEMORY_INTERFACE_inst.inst [29] &  _0509_[8];
  assign _0508_[266] = \MEMORY_INTERFACE_inst.inst [30] &  _0509_[8];
  assign _0508_[267] = \MEMORY_INTERFACE_inst.inst [20] &  _0509_[8];
  assign _0508_[268] = \MEMORY_INTERFACE_inst.inst [12] &  _0509_[8];
  assign _0508_[269] = \MEMORY_INTERFACE_inst.inst [13] &  _0509_[8];
  assign _0508_[270] = \MEMORY_INTERFACE_inst.inst [14] &  _0509_[8];
  assign _0508_[271] = \MEMORY_INTERFACE_inst.inst [15] &  _0509_[8];
  assign _0508_[272] = \MEMORY_INTERFACE_inst.inst [16] &  _0509_[8];
  assign _0508_[273] = \MEMORY_INTERFACE_inst.inst [17] &  _0509_[8];
  assign _0508_[274] = \MEMORY_INTERFACE_inst.inst [18] &  _0509_[8];
  assign _0508_[275] = \MEMORY_INTERFACE_inst.inst [19] &  _0509_[8];
  assign _0508_[287] = \MEMORY_INTERFACE_inst.inst [31] &  _0509_[8];
  assign _0508_[193] = _0507_[193] &  _0502_[6];
  assign _0508_[194] = _0507_[194] &  _0502_[6];
  assign _0508_[195] = _0507_[195] &  _0502_[6];
  assign _0508_[196] = _0507_[196] &  _0502_[6];
  assign _0508_[197] = _0507_[197] &  _0502_[6];
  assign _0508_[198] = _0507_[198] &  _0502_[6];
  assign _0508_[199] = _0507_[199] &  _0502_[6];
  assign _0508_[200] = _0507_[200] &  _0502_[6];
  assign _0508_[201] = _0507_[201] &  _0502_[6];
  assign _0508_[202] = _0507_[202] &  _0502_[6];
  assign _0508_[203] = _0507_[203] &  _0502_[6];
  assign _0508_[223] = _0507_[223] &  _0502_[6];
  assign _0508_[160] = _0507_[160] &  _0502_[5];
  assign _0508_[161] = _0507_[161] &  _0502_[5];
  assign _0508_[162] = _0507_[162] &  _0502_[5];
  assign _0508_[163] = _0507_[163] &  _0502_[5];
  assign _0508_[164] = _0507_[164] &  _0502_[5];
  assign _0508_[165] = _0507_[165] &  _0502_[5];
  assign _0508_[166] = _0507_[166] &  _0502_[5];
  assign _0508_[167] = _0507_[167] &  _0502_[5];
  assign _0508_[168] = _0507_[168] &  _0502_[5];
  assign _0508_[169] = _0507_[169] &  _0502_[5];
  assign _0508_[170] = _0507_[170] &  _0502_[5];
  assign _0508_[191] = _0507_[191] &  _0502_[5];
  assign _0508_[96] = \MEMORY_INTERFACE_inst.inst [20] &  _0502_[3];
  assign _0508_[97] = \MEMORY_INTERFACE_inst.inst [21] &  _0502_[3];
  assign _0508_[98] = \MEMORY_INTERFACE_inst.inst [22] &  _0502_[3];
  assign _0508_[99] = \MEMORY_INTERFACE_inst.inst [23] &  _0502_[3];
  assign _0508_[100] = \MEMORY_INTERFACE_inst.inst [24] &  _0502_[3];
  assign _0508_[101] = \MEMORY_INTERFACE_inst.inst [25] &  _0502_[3];
  assign _0508_[102] = \MEMORY_INTERFACE_inst.inst [26] &  _0502_[3];
  assign _0508_[103] = \MEMORY_INTERFACE_inst.inst [27] &  _0502_[3];
  assign _0508_[104] = \MEMORY_INTERFACE_inst.inst [28] &  _0502_[3];
  assign _0508_[105] = \MEMORY_INTERFACE_inst.inst [29] &  _0502_[3];
  assign _0508_[106] = \MEMORY_INTERFACE_inst.inst [30] &  _0502_[3];
  assign _0508_[127] = \MEMORY_INTERFACE_inst.inst [31] &  _0502_[3];
  assign _0508_[95] = _0507_[95] &  _0502_[2];
  assign _0508_[32] = _0507_[32] &  _0502_[1];
  assign _0508_[33] = _0507_[33] &  _0502_[1];
  assign _0508_[34] = _0507_[34] &  _0502_[1];
  assign _0508_[35] = _0507_[35] &  _0502_[1];
  assign _0508_[36] = _0507_[36] &  _0502_[1];
  assign _0508_[37] = _0507_[37] &  _0502_[1];
  assign _0508_[38] = _0507_[38] &  _0502_[1];
  assign _0508_[39] = _0507_[39] &  _0502_[1];
  assign _0508_[40] = _0507_[40] &  _0502_[1];
  assign _0508_[41] = _0507_[41] &  _0502_[1];
  assign _0508_[42] = _0507_[42] &  _0502_[1];
  assign _0508_[43] = _0507_[43] &  _0502_[1];
  assign _0506_[4] = _0505_[4] &  _0502_[0];
  assign _0508_[5] = _0507_[5] &  _0502_[0];
  assign _0508_[6] = _0507_[6] &  _0502_[0];
  assign _0508_[7] = _0507_[7] &  _0502_[0];
  assign _0508_[8] = _0507_[8] &  _0502_[0];
  assign _0508_[9] = _0507_[9] &  _0502_[0];
  assign _0508_[10] = _0507_[10] &  _0502_[0];
  assign _0508_[31] = _0507_[31] &  _0502_[0];
  assign _0501_[96] = \MEMORY_INTERFACE_inst.inst [0] &  _0502_[8];
  assign _0501_[97] = \MEMORY_INTERFACE_inst.inst [1] &  _0502_[8];
  assign _0501_[98] = \MEMORY_INTERFACE_inst.inst [2] &  _0502_[8];
  assign _0501_[99] = \MEMORY_INTERFACE_inst.inst [3] &  _0502_[8];
  assign _0501_[100] = \MEMORY_INTERFACE_inst.inst [4] &  _0502_[8];
  assign _0501_[101] = \MEMORY_INTERFACE_inst.inst [5] &  _0502_[8];
  assign _0501_[102] = \MEMORY_INTERFACE_inst.inst [6] &  _0502_[8];
  assign _0501_[84] = _0500_[84] &  _0502_[7];
  assign _0501_[85] = _0500_[85] &  _0502_[7];
  assign _0501_[86] = _0500_[86] &  _0502_[7];
  assign _0501_[87] = _0500_[87] &  _0502_[7];
  assign _0501_[88] = _0500_[88] &  _0502_[7];
  assign _0501_[89] = _0500_[89] &  _0502_[7];
  assign _0501_[90] = _0500_[90] &  _0502_[7];
  assign _0501_[91] = _0500_[91] &  _0502_[7];
  assign _0501_[92] = _0500_[92] &  _0502_[7];
  assign _0501_[93] = _0500_[93] &  _0502_[7];
  assign _0501_[72] = _0500_[72] &  _0502_[6];
  assign _0501_[73] = _0500_[73] &  _0502_[6];
  assign _0501_[74] = _0500_[74] &  _0502_[6];
  assign _0501_[75] = _0500_[75] &  _0502_[6];
  assign _0501_[76] = _0500_[76] &  _0502_[6];
  assign _0501_[77] = _0500_[77] &  _0502_[6];
  assign _0501_[78] = _0500_[78] &  _0502_[6];
  assign _0501_[79] = _0500_[79] &  _0502_[6];
  assign _0501_[80] = _0500_[80] &  _0502_[6];
  assign _0501_[81] = _0500_[81] &  _0502_[6];
  assign _0501_[60] = _0500_[60] &  _0502_[5];
  assign _0501_[61] = _0500_[61] &  _0502_[5];
  assign _0501_[62] = _0500_[62] &  _0502_[5];
  assign _0501_[63] = _0500_[63] &  _0502_[5];
  assign _0501_[64] = _0500_[64] &  _0502_[5];
  assign _0501_[65] = _0500_[65] &  _0502_[5];
  assign _0501_[66] = _0500_[66] &  _0502_[5];
  assign _0501_[67] = _0500_[67] &  _0502_[5];
  assign _0501_[68] = _0500_[68] &  _0502_[5];
  assign _0501_[69] = _0500_[69] &  _0502_[5];
  assign _0501_[48] = _0500_[48] &  _0502_[4];
  assign _0501_[49] = _0500_[49] &  _0502_[4];
  assign _0501_[50] = _0500_[50] &  _0502_[4];
  assign _0501_[51] = _0500_[51] &  _0502_[4];
  assign _0501_[52] = _0500_[52] &  _0502_[4];
  assign _0501_[53] = _0500_[53] &  _0502_[4];
  assign _0501_[54] = _0500_[54] &  _0502_[4];
  assign _0501_[55] = _0500_[55] &  _0502_[4];
  assign _0501_[56] = _0500_[56] &  _0502_[4];
  assign _0501_[57] = _0500_[57] &  _0502_[4];
  assign _0501_[36] = \MEMORY_INTERFACE_inst.inst [0] &  _0502_[3];
  assign _0501_[37] = \MEMORY_INTERFACE_inst.inst [1] &  _0502_[3];
  assign _0501_[38] = \MEMORY_INTERFACE_inst.inst [2] &  _0502_[3];
  assign _0501_[39] = \MEMORY_INTERFACE_inst.inst [3] &  _0502_[3];
  assign _0501_[40] = \MEMORY_INTERFACE_inst.inst [4] &  _0502_[3];
  assign _0501_[41] = \MEMORY_INTERFACE_inst.inst [5] &  _0502_[3];
  assign _0501_[42] = \MEMORY_INTERFACE_inst.inst [6] &  _0502_[3];
  assign _0501_[43] = \MEMORY_INTERFACE_inst.inst [12] &  _0502_[3];
  assign _0501_[44] = \MEMORY_INTERFACE_inst.inst [13] &  _0502_[3];
  assign _0501_[45] = \MEMORY_INTERFACE_inst.inst [14] &  _0502_[3];
  assign _0501_[46] = _0500_[46] &  _0502_[3];
  assign _0501_[24] = _0500_[24] &  _0502_[2];
  assign _0501_[25] = _0500_[25] &  _0502_[2];
  assign _0501_[26] = _0500_[26] &  _0502_[2];
  assign _0501_[27] = _0500_[27] &  _0502_[2];
  assign _0501_[28] = _0500_[28] &  _0502_[2];
  assign _0501_[29] = _0500_[29] &  _0502_[2];
  assign _0501_[30] = _0500_[30] &  _0502_[2];
  assign _0501_[31] = _0500_[31] &  _0502_[2];
  assign _0501_[32] = _0500_[32] &  _0502_[2];
  assign _0501_[33] = _0500_[33] &  _0502_[2];
  assign _0501_[34] = _0500_[34] &  _0502_[2];
  assign _0501_[35] = _0500_[35] &  _0502_[2];
  assign _0501_[12] = _0500_[12] &  _0502_[1];
  assign _0501_[13] = _0500_[13] &  _0502_[1];
  assign _0501_[14] = _0500_[14] &  _0502_[1];
  assign _0501_[15] = _0500_[15] &  _0502_[1];
  assign _0501_[16] = _0500_[16] &  _0502_[1];
  assign _0501_[17] = _0500_[17] &  _0502_[1];
  assign _0501_[18] = _0500_[18] &  _0502_[1];
  assign _0501_[19] = _0500_[19] &  _0502_[1];
  assign _0501_[20] = _0500_[20] &  _0502_[1];
  assign _0501_[21] = _0500_[21] &  _0502_[1];
  assign _0501_[0] = _0500_[0] &  _0502_[0];
  assign _0501_[1] = _0500_[1] &  _0502_[0];
  assign _0501_[2] = _0500_[2] &  _0502_[0];
  assign _0501_[3] = _0500_[3] &  _0502_[0];
  assign _0501_[4] = _0500_[4] &  _0502_[0];
  assign _0501_[5] = _0500_[5] &  _0502_[0];
  assign _0501_[6] = _0500_[6] &  _0502_[0];
  assign _0501_[7] = _0500_[7] &  _0502_[0];
  assign _0501_[8] = _0500_[8] &  _0502_[0];
  assign _0501_[9] = _0500_[9] &  _0502_[0];
  assign _0501_[11] = _0500_[11] &  _0502_[0];
  assign _0501_[83] = _0500_[83] &  _0502_[6];
  assign _0501_[59] = _0500_[59] &  _0502_[4];
  assign _0501_[95] = _0500_[95] &  _0502_[7];
  assign _0501_[71] = _0500_[71] &  _0502_[5];
  assign _0501_[23] = _0500_[23] &  _0502_[1];
  assign _0506_[0] = _0505_[0] &  _0502_[0];
  assign _0506_[1] = _0505_[1] &  _0502_[0];
  assign _0506_[2] = _0505_[2] &  _0502_[0];
  assign _0506_[3] = _0505_[3] &  _0502_[0];
  assign _0584_[3] = _0583_[3] &  _0585_[0];
  assign _0584_[6] = _0583_[6] &  _0585_[1];
  assign _0584_[7] = _0583_[7] &  _0585_[1];
  assign _0584_[10] = _0583_[10] &  _0585_[2];
  assign _0584_[11] = _0583_[11] &  _0585_[2];
  assign _0584_[12] = _0583_[12] &  _0585_[3];
  assign _0584_[13] = _0583_[13] &  _0585_[3];
  assign _0584_[14] = _0583_[14] &  _0585_[3];
  assign _0584_[15] = _0583_[15] &  _0585_[3];
  assign _0584_[17] = _0583_[17] &  _0585_[4];
  assign _0584_[20] = _0583_[20] &  _0585_[5];
  assign _0584_[21] = _0583_[21] &  _0585_[5];
  assign _0584_[24] = _0583_[24] &  _0585_[6];
  assign _0584_[25] = _0583_[25] &  _0585_[6];
  assign _0584_[26] = _0583_[26] &  _0585_[6];
  assign _0584_[27] = _0583_[27] &  _0585_[6];
  assign _0588_[0] = Rvalid &  _0585_[4];
  assign _0588_[1] = _0587_[1] &  _0585_[5];
  assign _0588_[2] = _0587_[2] &  _0585_[6];
  assign _0592_[1] = _0591_[1] &  _0585_[6];
  assign _0602_[1] = _0601_[1] &  _0585_[6];
  assign _0608_[1] = _0607_[1] &  _0585_[1];
  assign _0608_[2] = _0607_[2] &  _0585_[2];
  assign _0608_[3] = _0607_[3] &  _0585_[3];
  assign _0608_[6] = _0607_[6] &  _0585_[6];
  assign _0508_[224] = _0507_[224] &  _0502_[7];
  assign _0508_[225] = _0507_[225] &  _0502_[7];
  assign _0508_[226] = _0507_[226] &  _0502_[7];
  assign _0508_[227] = _0507_[227] &  _0502_[7];
  assign _0508_[228] = _0507_[228] &  _0502_[7];
  assign _0508_[229] = _0507_[229] &  _0502_[7];
  assign _0508_[230] = _0507_[230] &  _0502_[7];
  assign _0508_[231] = _0507_[231] &  _0502_[7];
  assign _0508_[232] = _0507_[232] &  _0502_[7];
  assign _0508_[233] = _0507_[233] &  _0502_[7];
  assign _0508_[234] = _0507_[234] &  _0502_[7];
  assign _0508_[255] = _0507_[255] &  _0502_[7];
  assign _0508_[128] = _0507_[128] &  _0502_[4];
  assign _0508_[129] = _0507_[129] &  _0502_[4];
  assign _0508_[130] = _0507_[130] &  _0502_[4];
  assign _0508_[131] = _0507_[131] &  _0502_[4];
  assign _0508_[132] = _0507_[132] &  _0502_[4];
  assign _0508_[133] = _0507_[133] &  _0502_[4];
  assign _0508_[134] = _0507_[134] &  _0502_[4];
  assign _0508_[135] = _0507_[135] &  _0502_[4];
  assign _0508_[136] = _0507_[136] &  _0502_[4];
  assign _0508_[137] = _0507_[137] &  _0502_[4];
  assign _0508_[138] = _0507_[138] &  _0502_[4];
  assign _0508_[159] = _0507_[159] &  _0502_[4];
  assign _0690_[1] = \MULT_inst.cont2 [1] ^  \MULT_inst.cont2 [0];
  assign _0690_[2] = \MULT_inst.cont2 [2] ^  _0688_[1];
  assign _0690_[3] = \MULT_inst.cont2 [3] ^  _0688_[2];
  assign _0690_[4] = \MULT_inst.cont2 [4] ^  _0688_[3];
  assign _0693_[1] = \MULT_inst.cont3 [1] ^  \MULT_inst.cont3 [0];
  assign _0693_[2] = \MULT_inst.cont3 [2] ^  _0691_[1];
  assign _0693_[3] = \MULT_inst.cont3 [3] ^  _0691_[2];
  assign _0693_[4] = \MULT_inst.cont3 [4] ^  _0691_[3];
  assign _0662_[31] = _0660_[31] ^  _0661_[30];
  assign _0687_[1] = \MULT_inst.cont1 [1] ^  \MULT_inst.cont1 [0];
  assign _0687_[2] = \MULT_inst.cont1 [2] ^  _0685_[1];
  assign _0687_[3] = \MULT_inst.cont1 [3] ^  _0685_[2];
  assign _0687_[4] = \MULT_inst.cont1 [4] ^  _0685_[3];
  assign _0672_[1] = _0665_[1] ^  \ALU_inst.ALU_sXXx_inst.count [0];
  assign _0672_[2] = _0666_[2] ^  _0671_[1];
  assign _0672_[3] = _0665_[3] ^  _0671_[2];
  assign _0672_[4] = _0665_[4] ^  _0671_[3];
  assign _0666_[3] = _0665_[3] ^  \ALU_inst.ALU_sXXx_inst.count [2];
  assign _0666_[4] = _0665_[4] ^  _0664_[3];
  assign \UTILITY_inst.PC_SALTOS [1] = _0698_[1] ^  _0697_[0];
  assign \UTILITY_inst.PC_SALTOS [2] = _0698_[2] ^  _0697_[1];
  assign \UTILITY_inst.PC_SALTOS [3] = _0698_[3] ^  _0697_[2];
  assign \UTILITY_inst.PC_SALTOS [4] = _0698_[4] ^  _0697_[3];
  assign \UTILITY_inst.PC_SALTOS [5] = _0698_[5] ^  _0697_[4];
  assign \UTILITY_inst.PC_SALTOS [6] = _0698_[6] ^  _0697_[5];
  assign \UTILITY_inst.PC_SALTOS [7] = _0698_[7] ^  _0697_[6];
  assign \UTILITY_inst.PC_SALTOS [8] = _0698_[8] ^  _0697_[7];
  assign \UTILITY_inst.PC_SALTOS [9] = _0698_[9] ^  _0697_[8];
  assign \UTILITY_inst.PC_SALTOS [10] = _0698_[10] ^  _0697_[9];
  assign \UTILITY_inst.PC_SALTOS [11] = _0698_[11] ^  _0697_[10];
  assign \UTILITY_inst.PC_SALTOS [12] = _0698_[12] ^  _0697_[11];
  assign \UTILITY_inst.PC_SALTOS [13] = _0698_[13] ^  _0697_[12];
  assign \UTILITY_inst.PC_SALTOS [14] = _0698_[14] ^  _0697_[13];
  assign \UTILITY_inst.PC_SALTOS [15] = _0698_[15] ^  _0697_[14];
  assign \UTILITY_inst.PC_SALTOS [16] = _0698_[16] ^  _0697_[15];
  assign \UTILITY_inst.PC_SALTOS [17] = _0698_[17] ^  _0697_[16];
  assign \UTILITY_inst.PC_SALTOS [18] = _0698_[18] ^  _0697_[17];
  assign \UTILITY_inst.PC_SALTOS [19] = _0698_[19] ^  _0697_[18];
  assign \UTILITY_inst.PC_SALTOS [20] = _0698_[20] ^  _0697_[19];
  assign \UTILITY_inst.PC_SALTOS [21] = _0698_[21] ^  _0697_[20];
  assign \UTILITY_inst.PC_SALTOS [22] = _0698_[22] ^  _0697_[21];
  assign \UTILITY_inst.PC_SALTOS [23] = _0698_[23] ^  _0697_[22];
  assign \UTILITY_inst.PC_SALTOS [24] = _0698_[24] ^  _0697_[23];
  assign \UTILITY_inst.PC_SALTOS [25] = _0698_[25] ^  _0697_[24];
  assign \UTILITY_inst.PC_SALTOS [26] = _0698_[26] ^  _0697_[25];
  assign \UTILITY_inst.PC_SALTOS [27] = _0698_[27] ^  _0697_[26];
  assign \UTILITY_inst.PC_SALTOS [28] = _0698_[28] ^  _0697_[27];
  assign \UTILITY_inst.PC_SALTOS [29] = _0698_[29] ^  _0697_[28];
  assign \UTILITY_inst.PC_SALTOS [30] = _0698_[30] ^  _0697_[29];
  assign \UTILITY_inst.PC_SALTOS [31] = _0698_[31] ^  _0697_[30];
  assign \UTILITY_inst.PC_SALTOS [0] = \UTILITY_inst.PC_N2 [0] ^  \DECO_INSTR_inst.imm [0];
  assign _0698_[1] = \UTILITY_inst.PC_N2 [1] ^  \DECO_INSTR_inst.imm [1];
  assign _0698_[2] = \UTILITY_inst.PC_N2 [2] ^  \DECO_INSTR_inst.imm [2];
  assign _0698_[3] = \UTILITY_inst.PC_N2 [3] ^  \DECO_INSTR_inst.imm [3];
  assign _0698_[4] = \UTILITY_inst.PC_N2 [4] ^  \DECO_INSTR_inst.imm [4];
  assign _0698_[5] = \UTILITY_inst.PC_N2 [5] ^  \DECO_INSTR_inst.imm [5];
  assign _0698_[6] = \UTILITY_inst.PC_N2 [6] ^  \DECO_INSTR_inst.imm [6];
  assign _0698_[7] = \UTILITY_inst.PC_N2 [7] ^  \DECO_INSTR_inst.imm [7];
  assign _0698_[8] = \UTILITY_inst.PC_N2 [8] ^  \DECO_INSTR_inst.imm [8];
  assign _0698_[9] = \UTILITY_inst.PC_N2 [9] ^  \DECO_INSTR_inst.imm [9];
  assign _0698_[10] = \UTILITY_inst.PC_N2 [10] ^  \DECO_INSTR_inst.imm [10];
  assign _0698_[11] = \UTILITY_inst.PC_N2 [11] ^  \DECO_INSTR_inst.imm [11];
  assign _0698_[12] = \UTILITY_inst.PC_N2 [12] ^  \DECO_INSTR_inst.imm [12];
  assign _0698_[13] = \UTILITY_inst.PC_N2 [13] ^  \DECO_INSTR_inst.imm [13];
  assign _0698_[14] = \UTILITY_inst.PC_N2 [14] ^  \DECO_INSTR_inst.imm [14];
  assign _0698_[15] = \UTILITY_inst.PC_N2 [15] ^  \DECO_INSTR_inst.imm [15];
  assign _0698_[16] = \UTILITY_inst.PC_N2 [16] ^  \DECO_INSTR_inst.imm [16];
  assign _0698_[17] = \UTILITY_inst.PC_N2 [17] ^  \DECO_INSTR_inst.imm [17];
  assign _0698_[18] = \UTILITY_inst.PC_N2 [18] ^  \DECO_INSTR_inst.imm [18];
  assign _0698_[19] = \UTILITY_inst.PC_N2 [19] ^  \DECO_INSTR_inst.imm [19];
  assign _0698_[20] = \UTILITY_inst.PC_N2 [20] ^  \DECO_INSTR_inst.imm [20];
  assign _0698_[21] = \UTILITY_inst.PC_N2 [21] ^  \DECO_INSTR_inst.imm [21];
  assign _0698_[22] = \UTILITY_inst.PC_N2 [22] ^  \DECO_INSTR_inst.imm [22];
  assign _0698_[23] = \UTILITY_inst.PC_N2 [23] ^  \DECO_INSTR_inst.imm [23];
  assign _0698_[24] = \UTILITY_inst.PC_N2 [24] ^  \DECO_INSTR_inst.imm [24];
  assign _0698_[25] = \UTILITY_inst.PC_N2 [25] ^  \DECO_INSTR_inst.imm [25];
  assign _0698_[26] = \UTILITY_inst.PC_N2 [26] ^  \DECO_INSTR_inst.imm [26];
  assign _0698_[27] = \UTILITY_inst.PC_N2 [27] ^  \DECO_INSTR_inst.imm [27];
  assign _0698_[28] = \UTILITY_inst.PC_N2 [28] ^  \DECO_INSTR_inst.imm [28];
  assign _0698_[29] = \UTILITY_inst.PC_N2 [29] ^  \DECO_INSTR_inst.imm [29];
  assign _0698_[30] = \UTILITY_inst.PC_N2 [30] ^  \DECO_INSTR_inst.imm [30];
  assign _0698_[31] = \UTILITY_inst.PC_N2 [31] ^  \DECO_INSTR_inst.imm [31];
  assign _0697_[0] = \UTILITY_inst.PC_N2 [0] &  \DECO_INSTR_inst.imm [0];
  assign _0699_[1] = \UTILITY_inst.PC_N2 [1] &  \DECO_INSTR_inst.imm [1];
  assign _0699_[2] = \UTILITY_inst.PC_N2 [2] &  \DECO_INSTR_inst.imm [2];
  assign _0699_[3] = \UTILITY_inst.PC_N2 [3] &  \DECO_INSTR_inst.imm [3];
  assign _0699_[4] = \UTILITY_inst.PC_N2 [4] &  \DECO_INSTR_inst.imm [4];
  assign _0699_[5] = \UTILITY_inst.PC_N2 [5] &  \DECO_INSTR_inst.imm [5];
  assign _0699_[6] = \UTILITY_inst.PC_N2 [6] &  \DECO_INSTR_inst.imm [6];
  assign _0699_[7] = \UTILITY_inst.PC_N2 [7] &  \DECO_INSTR_inst.imm [7];
  assign _0699_[8] = \UTILITY_inst.PC_N2 [8] &  \DECO_INSTR_inst.imm [8];
  assign _0699_[9] = \UTILITY_inst.PC_N2 [9] &  \DECO_INSTR_inst.imm [9];
  assign _0699_[10] = \UTILITY_inst.PC_N2 [10] &  \DECO_INSTR_inst.imm [10];
  assign _0699_[11] = \UTILITY_inst.PC_N2 [11] &  \DECO_INSTR_inst.imm [11];
  assign _0699_[12] = \UTILITY_inst.PC_N2 [12] &  \DECO_INSTR_inst.imm [12];
  assign _0699_[13] = \UTILITY_inst.PC_N2 [13] &  \DECO_INSTR_inst.imm [13];
  assign _0699_[14] = \UTILITY_inst.PC_N2 [14] &  \DECO_INSTR_inst.imm [14];
  assign _0699_[15] = \UTILITY_inst.PC_N2 [15] &  \DECO_INSTR_inst.imm [15];
  assign _0699_[16] = \UTILITY_inst.PC_N2 [16] &  \DECO_INSTR_inst.imm [16];
  assign _0699_[17] = \UTILITY_inst.PC_N2 [17] &  \DECO_INSTR_inst.imm [17];
  assign _0699_[18] = \UTILITY_inst.PC_N2 [18] &  \DECO_INSTR_inst.imm [18];
  assign _0699_[19] = \UTILITY_inst.PC_N2 [19] &  \DECO_INSTR_inst.imm [19];
  assign _0699_[20] = \UTILITY_inst.PC_N2 [20] &  \DECO_INSTR_inst.imm [20];
  assign _0699_[21] = \UTILITY_inst.PC_N2 [21] &  \DECO_INSTR_inst.imm [21];
  assign _0699_[22] = \UTILITY_inst.PC_N2 [22] &  \DECO_INSTR_inst.imm [22];
  assign _0699_[23] = \UTILITY_inst.PC_N2 [23] &  \DECO_INSTR_inst.imm [23];
  assign _0699_[24] = \UTILITY_inst.PC_N2 [24] &  \DECO_INSTR_inst.imm [24];
  assign _0699_[25] = \UTILITY_inst.PC_N2 [25] &  \DECO_INSTR_inst.imm [25];
  assign _0699_[26] = \UTILITY_inst.PC_N2 [26] &  \DECO_INSTR_inst.imm [26];
  assign _0699_[27] = \UTILITY_inst.PC_N2 [27] &  \DECO_INSTR_inst.imm [27];
  assign _0699_[28] = \UTILITY_inst.PC_N2 [28] &  \DECO_INSTR_inst.imm [28];
  assign _0699_[29] = \UTILITY_inst.PC_N2 [29] &  \DECO_INSTR_inst.imm [29];
  assign _0699_[30] = \UTILITY_inst.PC_N2 [30] &  \DECO_INSTR_inst.imm [30];
  assign \UTILITY_inst.PC_ORIG [3] = \UTILITY_inst.PC_N2 [3] ^  \UTILITY_inst.PC_N2 [2];
  assign \UTILITY_inst.PC_ORIG [4] = \UTILITY_inst.PC_N2 [4] ^  _0700_[3];
  assign \UTILITY_inst.PC_ORIG [5] = \UTILITY_inst.PC_N2 [5] ^  _0700_[4];
  assign \UTILITY_inst.PC_ORIG [6] = \UTILITY_inst.PC_N2 [6] ^  _0700_[5];
  assign \UTILITY_inst.PC_ORIG [7] = \UTILITY_inst.PC_N2 [7] ^  _0700_[6];
  assign \UTILITY_inst.PC_ORIG [8] = \UTILITY_inst.PC_N2 [8] ^  _0700_[7];
  assign \UTILITY_inst.PC_ORIG [9] = \UTILITY_inst.PC_N2 [9] ^  _0700_[8];
  assign \UTILITY_inst.PC_ORIG [10] = \UTILITY_inst.PC_N2 [10] ^  _0700_[9];
  assign \UTILITY_inst.PC_ORIG [11] = \UTILITY_inst.PC_N2 [11] ^  _0700_[10];
  assign \UTILITY_inst.PC_ORIG [12] = \UTILITY_inst.PC_N2 [12] ^  _0700_[11];
  assign \UTILITY_inst.PC_ORIG [13] = \UTILITY_inst.PC_N2 [13] ^  _0700_[12];
  assign \UTILITY_inst.PC_ORIG [14] = \UTILITY_inst.PC_N2 [14] ^  _0700_[13];
  assign \UTILITY_inst.PC_ORIG [15] = \UTILITY_inst.PC_N2 [15] ^  _0700_[14];
  assign \UTILITY_inst.PC_ORIG [16] = \UTILITY_inst.PC_N2 [16] ^  _0700_[15];
  assign \UTILITY_inst.PC_ORIG [17] = \UTILITY_inst.PC_N2 [17] ^  _0700_[16];
  assign \UTILITY_inst.PC_ORIG [18] = \UTILITY_inst.PC_N2 [18] ^  _0700_[17];
  assign \UTILITY_inst.PC_ORIG [19] = \UTILITY_inst.PC_N2 [19] ^  _0700_[18];
  assign \UTILITY_inst.PC_ORIG [20] = \UTILITY_inst.PC_N2 [20] ^  _0700_[19];
  assign \UTILITY_inst.PC_ORIG [21] = \UTILITY_inst.PC_N2 [21] ^  _0700_[20];
  assign \UTILITY_inst.PC_ORIG [22] = \UTILITY_inst.PC_N2 [22] ^  _0700_[21];
  assign \UTILITY_inst.PC_ORIG [23] = \UTILITY_inst.PC_N2 [23] ^  _0700_[22];
  assign \UTILITY_inst.PC_ORIG [24] = \UTILITY_inst.PC_N2 [24] ^  _0700_[23];
  assign \UTILITY_inst.PC_ORIG [25] = \UTILITY_inst.PC_N2 [25] ^  _0700_[24];
  assign \UTILITY_inst.PC_ORIG [26] = \UTILITY_inst.PC_N2 [26] ^  _0700_[25];
  assign \UTILITY_inst.PC_ORIG [27] = \UTILITY_inst.PC_N2 [27] ^  _0700_[26];
  assign \UTILITY_inst.PC_ORIG [28] = \UTILITY_inst.PC_N2 [28] ^  _0700_[27];
  assign \UTILITY_inst.PC_ORIG [29] = \UTILITY_inst.PC_N2 [29] ^  _0700_[28];
  assign \UTILITY_inst.PC_ORIG [30] = \UTILITY_inst.PC_N2 [30] ^  _0700_[29];
  assign \UTILITY_inst.PC_ORIG [31] = \UTILITY_inst.PC_N2 [31] ^  _0700_[30];
  assign _0688_[1] = \MULT_inst.cont2 [1] &  \MULT_inst.cont2 [0];
  assign _0688_[3] = _0733_ &  _0688_[1];
  assign _0733_ = \MULT_inst.cont2 [3] &  \MULT_inst.cont2 [2];
  assign _0688_[2] = \MULT_inst.cont2 [2] &  _0688_[1];
  assign _0661_[1] = _0660_[1] &  _0660_[0];
  assign _0661_[3] = _0701_ &  _0661_[1];
  assign _0661_[7] = _0716_ &  _0661_[3];
  assign _0661_[15] = _0723_ &  _0661_[7];
  assign \ALU_inst.BGEU_Alu  = _0726_ &  _0661_[15];
  assign _0701_ = _0660_[3] &  _0660_[2];
  assign _0702_ = _0660_[5] &  _0660_[4];
  assign _0703_ = _0660_[7] &  _0660_[6];
  assign _0705_ = _0660_[11] &  _0660_[10];
  assign _0706_ = _0660_[13] &  _0660_[12];
  assign _0707_ = _0660_[15] &  _0660_[14];
  assign _0708_ = _0660_[17] &  _0660_[16];
  assign _0709_ = _0660_[19] &  _0660_[18];
  assign _0710_ = _0660_[21] &  _0660_[20];
  assign _0711_ = _0660_[23] &  _0660_[22];
  assign _0712_ = _0660_[25] &  _0660_[24];
  assign _0713_ = _0660_[27] &  _0660_[26];
  assign _0714_ = _0660_[29] &  _0660_[28];
  assign _0716_ = _0703_ &  _0702_;
  assign _0717_ = _0705_ &  _0704_;
  assign _0718_ = _0707_ &  _0706_;
  assign _0723_ = _0718_ &  _0717_;
  assign _0724_ = _0720_ &  _0719_;
  assign _0725_ = _0722_ &  _0721_;
  assign _0726_ = _0725_ &  _0724_;
  assign _0661_[30] = _0660_[30] &  _0661_[29];
  assign _0691_[1] = \MULT_inst.cont3 [1] &  \MULT_inst.cont3 [0];
  assign _0691_[3] = _0734_ &  _0691_[1];
  assign _0734_ = \MULT_inst.cont3 [3] &  \MULT_inst.cont3 [2];
  assign _0691_[2] = \MULT_inst.cont3 [2] &  _0691_[1];
  assign _0704_ = _0660_[9] &  _0660_[8];
  assign _0715_ = _0660_[31] &  _0660_[30];
  assign _0719_ = _0709_ &  _0708_;
  assign _0720_ = _0711_ &  _0710_;
  assign _0721_ = _0713_ &  _0712_;
  assign _0722_ = _0715_ &  _0714_;
  assign _0661_[23] = _0724_ &  _0661_[15];
  assign _0661_[27] = _0721_ &  _0661_[23];
  assign _0661_[29] = _0714_ &  _0661_[27];
  assign _0685_[1] = \MULT_inst.cont1 [1] &  \MULT_inst.cont1 [0];
  assign _0685_[3] = _0732_ &  _0685_[1];
  assign _0732_ = \MULT_inst.cont1 [3] &  \MULT_inst.cont1 [2];
  assign _0685_[2] = \MULT_inst.cont1 [2] &  _0685_[1];
  assign _0728_ = _0665_[1] &  \ALU_inst.ALU_sXXx_inst.count [0];
  assign _0729_ = _0730_ &  _0671_[1];
  assign _0730_ = _0665_[3] &  _0666_[2];
  assign _0731_ = _0666_[2] &  _0671_[1];
  assign _0671_[1] = \ALU_inst.ALU_sXXx_inst.count [1] |  _0728_;
  assign _0664_[3] = \ALU_inst.ALU_sXXx_inst.count [3] |  _0176_[1];
  assign _0671_[3] = _0664_[3] |  _0729_;
  assign _0671_[2] = \ALU_inst.ALU_sXXx_inst.count [2] |  _0731_;
  assign _0176_[1] = _0665_[3] &  \ALU_inst.ALU_sXXx_inst.count [2];
  assign _0664_[4] = \ALU_inst.ALU_sXXx_inst.count [4] |  _0727_;
  assign _0727_ = _0665_[4] &  _0664_[3];
  assign _0735_ = _0698_[1] &  _0697_[0];
  assign _0736_ = _0698_[3] &  _0699_[2];
  assign _0737_ = _0698_[5] &  _0699_[4];
  assign _0738_ = _0698_[7] &  _0699_[6];
  assign _0739_ = _0698_[9] &  _0699_[8];
  assign _0740_ = _0698_[11] &  _0699_[10];
  assign _0741_ = _0698_[13] &  _0699_[12];
  assign _0742_ = _0698_[15] &  _0699_[14];
  assign _0743_ = _0698_[17] &  _0699_[16];
  assign _0744_ = _0698_[19] &  _0699_[18];
  assign _0745_ = _0698_[21] &  _0699_[20];
  assign _0746_ = _0698_[23] &  _0699_[22];
  assign _0747_ = _0698_[25] &  _0699_[24];
  assign _0748_ = _0698_[27] &  _0699_[26];
  assign _0749_ = _0698_[29] &  _0699_[28];
  assign _0750_ = _0761_ &  _0697_[1];
  assign _0751_ = _0763_ &  _0810_;
  assign _0752_ = _0765_ &  _0812_;
  assign _0753_ = _0767_ &  _0814_;
  assign _0754_ = _0769_ &  _0816_;
  assign _0755_ = _0771_ &  _0818_;
  assign _0756_ = _0773_ &  _0820_;
  assign _0757_ = _0775_ &  _0697_[3];
  assign _0758_ = _0777_ &  _0824_;
  assign _0759_ = _0779_ &  _0826_;
  assign _0760_ = _0781_ &  _0697_[7];
  assign _0761_ = _0698_[3] &  _0698_[2];
  assign _0762_ = _0698_[5] &  _0698_[4];
  assign _0763_ = _0698_[7] &  _0698_[6];
  assign _0764_ = _0698_[9] &  _0698_[8];
  assign _0765_ = _0698_[11] &  _0698_[10];
  assign _0766_ = _0698_[13] &  _0698_[12];
  assign _0767_ = _0698_[15] &  _0698_[14];
  assign _0768_ = _0698_[17] &  _0698_[16];
  assign _0769_ = _0698_[19] &  _0698_[18];
  assign _0770_ = _0698_[21] &  _0698_[20];
  assign _0771_ = _0698_[23] &  _0698_[22];
  assign _0772_ = _0698_[25] &  _0698_[24];
  assign _0773_ = _0698_[27] &  _0698_[26];
  assign _0774_ = _0698_[29] &  _0698_[28];
  assign _0775_ = _0763_ &  _0762_;
  assign _0776_ = _0765_ &  _0764_;
  assign _0777_ = _0767_ &  _0766_;
  assign _0778_ = _0769_ &  _0768_;
  assign _0779_ = _0771_ &  _0770_;
  assign _0780_ = _0773_ &  _0772_;
  assign _0781_ = _0777_ &  _0776_;
  assign _0782_ = _0779_ &  _0778_;
  assign _0783_ = _0782_ &  _0697_[15];
  assign _0784_ = _0776_ &  _0697_[7];
  assign _0785_ = _0778_ &  _0697_[15];
  assign _0786_ = _0780_ &  _0697_[23];
  assign _0787_ = _0762_ &  _0697_[3];
  assign _0788_ = _0764_ &  _0697_[7];
  assign _0789_ = _0766_ &  _0697_[11];
  assign _0790_ = _0768_ &  _0697_[15];
  assign _0791_ = _0770_ &  _0697_[19];
  assign _0792_ = _0772_ &  _0697_[23];
  assign _0793_ = _0774_ &  _0697_[27];
  assign _0794_ = _0698_[2] &  _0697_[1];
  assign _0795_ = _0698_[4] &  _0697_[3];
  assign _0796_ = _0698_[6] &  _0697_[5];
  assign _0797_ = _0698_[8] &  _0697_[7];
  assign _0798_ = _0698_[10] &  _0697_[9];
  assign _0799_ = _0698_[12] &  _0697_[11];
  assign _0800_ = _0698_[14] &  _0697_[13];
  assign _0801_ = _0698_[16] &  _0697_[15];
  assign _0802_ = _0698_[18] &  _0697_[17];
  assign _0803_ = _0698_[20] &  _0697_[19];
  assign _0804_ = _0698_[22] &  _0697_[21];
  assign _0805_ = _0698_[24] &  _0697_[23];
  assign _0806_ = _0698_[26] &  _0697_[25];
  assign _0807_ = _0698_[28] &  _0697_[27];
  assign _0808_ = _0698_[30] &  _0697_[29];
  assign _0697_[1] = _0699_[1] |  _0735_;
  assign _0809_ = _0699_[3] |  _0736_;
  assign _0810_ = _0699_[5] |  _0737_;
  assign _0811_ = _0699_[7] |  _0738_;
  assign _0812_ = _0699_[9] |  _0739_;
  assign _0813_ = _0699_[11] |  _0740_;
  assign _0814_ = _0699_[13] |  _0741_;
  assign _0815_ = _0699_[15] |  _0742_;
  assign _0816_ = _0699_[17] |  _0743_;
  assign _0817_ = _0699_[19] |  _0744_;
  assign _0818_ = _0699_[21] |  _0745_;
  assign _0819_ = _0699_[23] |  _0746_;
  assign _0820_ = _0699_[25] |  _0747_;
  assign _0821_ = _0699_[27] |  _0748_;
  assign _0822_ = _0699_[29] |  _0749_;
  assign _0697_[3] = _0809_ |  _0750_;
  assign _0823_ = _0811_ |  _0751_;
  assign _0824_ = _0813_ |  _0752_;
  assign _0825_ = _0815_ |  _0753_;
  assign _0826_ = _0817_ |  _0754_;
  assign _0827_ = _0819_ |  _0755_;
  assign _0828_ = _0821_ |  _0756_;
  assign _0697_[7] = _0823_ |  _0757_;
  assign _0829_ = _0825_ |  _0758_;
  assign _0830_ = _0827_ |  _0759_;
  assign _0697_[15] = _0829_ |  _0760_;
  assign _0697_[23] = _0830_ |  _0783_;
  assign _0697_[11] = _0824_ |  _0784_;
  assign _0697_[19] = _0826_ |  _0785_;
  assign _0697_[27] = _0828_ |  _0786_;
  assign _0697_[5] = _0810_ |  _0787_;
  assign _0697_[9] = _0812_ |  _0788_;
  assign _0697_[13] = _0814_ |  _0789_;
  assign _0697_[17] = _0816_ |  _0790_;
  assign _0697_[21] = _0818_ |  _0791_;
  assign _0697_[25] = _0820_ |  _0792_;
  assign _0697_[29] = _0822_ |  _0793_;
  assign _0697_[2] = _0699_[2] |  _0794_;
  assign _0697_[4] = _0699_[4] |  _0795_;
  assign _0697_[6] = _0699_[6] |  _0796_;
  assign _0697_[8] = _0699_[8] |  _0797_;
  assign _0697_[10] = _0699_[10] |  _0798_;
  assign _0697_[12] = _0699_[12] |  _0799_;
  assign _0697_[14] = _0699_[14] |  _0800_;
  assign _0697_[16] = _0699_[16] |  _0801_;
  assign _0697_[18] = _0699_[18] |  _0802_;
  assign _0697_[20] = _0699_[20] |  _0803_;
  assign _0697_[22] = _0699_[22] |  _0804_;
  assign _0697_[24] = _0699_[24] |  _0805_;
  assign _0697_[26] = _0699_[26] |  _0806_;
  assign _0697_[28] = _0699_[28] |  _0807_;
  assign _0697_[30] = _0699_[30] |  _0808_;
  assign _0700_[3] = \UTILITY_inst.PC_N2 [3] &  \UTILITY_inst.PC_N2 [2];
  assign _0700_[7] = _0844_ &  _0700_[3];
  assign _0700_[15] = _0850_ &  _0700_[7];
  assign _0831_ = \UTILITY_inst.PC_N2 [5] &  \UTILITY_inst.PC_N2 [4];
  assign _0832_ = \UTILITY_inst.PC_N2 [7] &  \UTILITY_inst.PC_N2 [6];
  assign _0833_ = \UTILITY_inst.PC_N2 [9] &  \UTILITY_inst.PC_N2 [8];
  assign _0834_ = \UTILITY_inst.PC_N2 [11] &  \UTILITY_inst.PC_N2 [10];
  assign _0835_ = \UTILITY_inst.PC_N2 [13] &  \UTILITY_inst.PC_N2 [12];
  assign _0836_ = \UTILITY_inst.PC_N2 [15] &  \UTILITY_inst.PC_N2 [14];
  assign _0837_ = \UTILITY_inst.PC_N2 [17] &  \UTILITY_inst.PC_N2 [16];
  assign _0838_ = \UTILITY_inst.PC_N2 [19] &  \UTILITY_inst.PC_N2 [18];
  assign _0839_ = \UTILITY_inst.PC_N2 [21] &  \UTILITY_inst.PC_N2 [20];
  assign _0840_ = \UTILITY_inst.PC_N2 [23] &  \UTILITY_inst.PC_N2 [22];
  assign _0841_ = \UTILITY_inst.PC_N2 [25] &  \UTILITY_inst.PC_N2 [24];
  assign _0842_ = \UTILITY_inst.PC_N2 [27] &  \UTILITY_inst.PC_N2 [26];
  assign _0843_ = \UTILITY_inst.PC_N2 [29] &  \UTILITY_inst.PC_N2 [28];
  assign _0844_ = _0832_ &  _0831_;
  assign _0845_ = _0834_ &  _0833_;
  assign _0846_ = _0836_ &  _0835_;
  assign _0847_ = _0838_ &  _0837_;
  assign _0848_ = _0840_ &  _0839_;
  assign _0849_ = _0842_ &  _0841_;
  assign _0850_ = _0846_ &  _0845_;
  assign _0851_ = _0848_ &  _0847_;
  assign _0700_[23] = _0851_ &  _0700_[15];
  assign _0700_[11] = _0845_ &  _0700_[7];
  assign _0700_[19] = _0847_ &  _0700_[15];
  assign _0700_[27] = _0849_ &  _0700_[23];
  assign _0700_[5] = _0831_ &  _0700_[3];
  assign _0700_[9] = _0833_ &  _0700_[7];
  assign _0700_[13] = _0835_ &  _0700_[11];
  assign _0700_[17] = _0837_ &  _0700_[15];
  assign _0700_[21] = _0839_ &  _0700_[19];
  assign _0700_[25] = _0841_ &  _0700_[23];
  assign _0700_[29] = _0843_ &  _0700_[27];
  assign _0700_[4] = \UTILITY_inst.PC_N2 [4] &  _0700_[3];
  assign _0700_[6] = \UTILITY_inst.PC_N2 [6] &  _0700_[5];
  assign _0700_[8] = \UTILITY_inst.PC_N2 [8] &  _0700_[7];
  assign _0700_[10] = \UTILITY_inst.PC_N2 [10] &  _0700_[9];
  assign _0700_[12] = \UTILITY_inst.PC_N2 [12] &  _0700_[11];
  assign _0700_[14] = \UTILITY_inst.PC_N2 [14] &  _0700_[13];
  assign _0700_[16] = \UTILITY_inst.PC_N2 [16] &  _0700_[15];
  assign _0700_[18] = \UTILITY_inst.PC_N2 [18] &  _0700_[17];
  assign _0700_[20] = \UTILITY_inst.PC_N2 [20] &  _0700_[19];
  assign _0700_[22] = \UTILITY_inst.PC_N2 [22] &  _0700_[21];
  assign _0700_[24] = \UTILITY_inst.PC_N2 [24] &  _0700_[23];
  assign _0700_[26] = \UTILITY_inst.PC_N2 [26] &  _0700_[25];
  assign _0700_[28] = \UTILITY_inst.PC_N2 [28] &  _0700_[27];
  assign _0700_[30] = \UTILITY_inst.PC_N2 [30] &  _0700_[29];
  assign _0656_ = \UTILITY_inst.is_rd  |  is_inst_alu;
  assign _0000_ = \MULT_inst.Done  &  \MULT_inst.is_oper ;
  assign \FSM_inst.done_exec  = _0656_ |  _0000_;
  assign is_inst_alu = \ALU_inst.is_inst_nr  &  _0482_;
  assign _0615_[0] = \DECO_INSTR_inst.imm [1] ?  1'h0 : _0622_[0];
  assign _0615_[1] = \DECO_INSTR_inst.imm [1] ?  1'h0 : \DECO_INSTR_inst.imm [0];
  assign _0615_[2] = \DECO_INSTR_inst.imm [1] ?  _0622_[0] : 1'h0;
  assign _0615_[3] = \DECO_INSTR_inst.imm [1] ?  \DECO_INSTR_inst.imm [0] : 1'h0;
  assign _0103_[2:1] = { _0020_, _0017_ };
  assign { _0108_[5], _0108_[2:0] } = { _0105_[5], _0105_[2:0] };
  assign _0109_[0] = _0106_[0];
  assign { _0117_[4], _0117_[2:0] } = { _0108_[4], _0105_[2:0] };
  assign _0118_[0] = _0106_[0];
  assign { _0120_[5:3], _0120_[0] } = { _0117_[5], _0108_[4:3], _0105_[0] };
  assign _0121_[2] = _0118_[2];
  assign { _0124_[5:3], _0124_[1:0] } = { _0117_[5], _0108_[4], _0117_[3], _0120_[1], _0105_[0] };
  assign { _0125_[2], _0125_[0] } = { _0118_[2], _0121_[0] };
  assign { _0127_[5:2], _0127_[0] } = { _0117_[5], _0108_[4], _0117_[3], _0124_[2], _0105_[0] };
  assign _0128_[2:1] = { _0118_[2], _0125_[1] };
  assign { _0130_[5], _0130_[3:2] } = { _0117_[5], _0105_[3], _0120_[2] };
  assign _0133_[0] = _0106_[0];
  assign _0134_[0] = _0102_;
  assign _0136_[1] = _0134_[1];
  assign _0142_[0] = _0141_[0];
  assign _0143_[1] = _0142_[1];
  assign _0144_[1] = _0142_[1];
  assign _0145_[1] = _0141_[1];
  assign _0152_[1:0] = _0146_[1:0];
  assign _0153_[0] = _0147_[0];
  assign _0154_[1:0] = _0146_[1:0];
  assign _0155_[0] = _0147_[0];
  assign _0162_[3:0] = _0159_[3:0];
  assign _0164_[1] = _0636_[6];
  assign _0165_[1] = _0636_[5];
  assign _0167_[1] = _0641_[6];
  assign _0168_[1] = _0641_[5];
  assign _0170_[1] = _0646_[6];
  assign _0171_[1] = _0646_[5];
  assign _0181_[0] = _0516_[11];
  assign _0182_[1] = _0516_[10];
  assign _0184_[0] = _0516_[6];
  assign { _0186_[2], _0186_[0] } = { _0516_[20], 1'h0 };
  assign _0187_[0] = _0186_[1];
  assign _0193_[3:0] = _0159_[3:0];
  assign _0194_[3:0] = _0159_[3:0];
  assign _0195_[3:0] = _0159_[3:0];
  assign _0196_[3:0] = _0159_[3:0];
  assign _0197_[3:0] = _0159_[3:0];
  assign _0198_[3:0] = _0159_[3:0];
  assign { _0199_[4], _0199_[2:1] } = { _0508_[267], _0159_[2:1] };
  assign _0202_[4] = _0508_[266];
  assign _0205_[4] = _0508_[264];
  assign _0208_[4] = _0508_[263];
  assign _0211_[4] = _0508_[261];
  assign _0214_[4] = _0508_[260];
  assign _0217_[4] = _0508_[259];
  assign _0220_[4] = _0508_[258];
  assign _0223_[4] = _0508_[257];
  assign _0226_[4] = 1'h0;
  assign _0228_[4] = _0502_[8];
  assign _0231_[3:0] = _0159_[3:0];
  assign _0232_[1] = _0501_[35];
  assign { _0234_[3:2], _0234_[0] } = { _0232_[3:2], _0232_[0] };
  assign _0235_[1] = _0233_[1];
  assign _0263_[3:0] = _0159_[3:0];
  assign _0264_[3:0] = _0159_[3:0];
  assign _0265_[3:0] = _0159_[3:0];
  assign _0266_[3:0] = _0159_[3:0];
  assign _0267_[3:0] = _0159_[3:0];
  assign _0268_[3:0] = _0159_[3:0];
  assign _0269_[3:0] = _0159_[3:0];
  assign _0270_[3:0] = _0159_[3:0];
  assign _0271_[2:1] = { _0602_[0], _0595_[0] };
  assign _0272_[0] = _0592_[0];
  assign _0273_[1:0] = { _0584_[12], _0584_[6] };
  assign _0275_[0] = _0584_[6];
  assign { _0277_[2], _0277_[0] } = { 1'h0, _0584_[6] };
  assign _0278_[1] = _0584_[26];
  assign _0279_[2] = 1'h0;
  assign _0280_[1] = _0584_[27];
  assign _0282_[2] = _0275_[2];
  assign _0284_[4] = _0508_[265];
  assign _0287_[4] = _0508_[262];
  assign _0290_[3:0] = _0159_[3:0];
  assign _0291_[3:0] = _0159_[3:0];
  assign _0292_[3:0] = _0159_[3:0];
  assign _0299_[7:5] = { _0172_[0], _0172_[1], _0172_[2] };
  assign _0300_[3] = _0173_;
  assign _0317_[1] = _0316_[1];
  assign _0321_[3:1] = { _0179_[0], _0179_[1], _0179_[2] };
  assign _0322_[1] = _0180_[0];
  assign _0323_[1] = _0295_[1];
  assign _0326_[1:0] = _0324_[1:0];
  assign _0327_[0] = _0325_[0];
  assign _0328_[0] = _0324_[0];
  assign { _0330_[2], _0330_[0] } = { _0328_[2], _0324_[0] };
  assign _0331_[1] = _0329_[1];
  assign _0332_[1:0] = { _0330_[1], _0324_[0] };
  assign _0333_[0] = _0331_[0];
  assign _0334_[0] = _0331_[0];
  assign _0335_[0] = _0331_[0];
  assign _0336_[2] = _0326_[2];
  assign _0337_[1] = _0327_[1];
  assign _0343_[4:0] = { _0108_[4:3], _0105_[2:0] };
  assign _0344_[1:0] = { _0109_[1], _0106_[0] };
  assign { _0346_[5], _0346_[3:0] } = { _0117_[5], _0108_[3], _0120_[2], _0105_[1:0] };
  assign _0347_[1:0] = { _0121_[1], _0106_[0] };
  assign _0349_[1:0] = { _0121_[1], _0106_[0] };
  assign _0350_[1:0] = _0106_[1:0];
  assign _0351_[1:0] = { _0131_[1], _0106_[0] };
  assign { _0353_[5:4], _0353_[2:0] } = { _0117_[5], _0346_[4], _0124_[2], _0105_[1:0] };
  assign { _0354_[2], _0354_[0] } = { _0347_[2], _0106_[0] };
  assign _0368_[1] = _0339_[1];
  assign _0373_[2:1] = { _0093_, _0372_ };
  assign { _0374_[4], _0374_[1:0] } = { _0082_, _0083_, _0080_ };
  assign _0375_[0] = \UTILITY_inst.branch ;
  assign _0376_[0] = _0100_;
  assign { _0377_[6:5], _0377_[0] } = { _0601_[1], _0074_, _0075_ };
  assign _0477_[63:32] = 32'd0;
  assign _0486_[10] = _0486_[11];
  assign _0487_[31:12] = { _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11], _0486_[11] };
  assign { _0500_[107:96], _0500_[94], _0500_[82], _0500_[70], _0500_[58], _0500_[47], _0500_[45:36], _0500_[22], _0500_[10] } = { 5'h00, \MEMORY_INTERFACE_inst.inst [6:0], _0500_[95], _0500_[83], _0500_[71], _0500_[59], 1'h0, \MEMORY_INTERFACE_inst.inst [14:12], \MEMORY_INTERFACE_inst.inst [6:0], _0500_[23], _0500_[11] };
  assign { _0501_[107:103], _0501_[94], _0501_[82], _0501_[70], _0501_[58], _0501_[47], _0501_[22], _0501_[10] } = { 5'h00, _0501_[95], _0501_[83], _0501_[71], _0501_[59], 1'h0, _0501_[23], _0501_[11] };
  assign { _0505_[39:35], _0505_[29:25], _0505_[19:15], _0505_[9:5] } = { _0500_[95], _0500_[95], _0500_[95], _0500_[95], _0500_[95], _0500_[71], _0500_[71], _0500_[71], _0500_[71], _0500_[71], 5'h00, _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23] };
  assign { _0506_[39:35], _0506_[29:25], _0506_[19:15], _0506_[9:5] } = { _0501_[95], _0501_[95], _0501_[95], _0501_[95], _0501_[95], _0501_[71], _0501_[71], _0501_[71], _0501_[71], _0501_[71], 5'h00, _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23] };
  assign { _0507_[319:256], _0507_[254:235], _0507_[222:204], _0507_[192], _0507_[190:171], _0507_[158:139], _0507_[127:96], _0507_[94:44], _0507_[30:11], _0507_[4:0] } = { \MEMORY_INTERFACE_inst.inst [31:12], 12'h000, \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [19:12], \MEMORY_INTERFACE_inst.inst [20], \MEMORY_INTERFACE_inst.inst [30:21], 1'h0, _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[255], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0507_[223], _0500_[83], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[191], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], _0507_[159], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31], \MEMORY_INTERFACE_inst.inst [31:20], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0507_[95], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0500_[23], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0507_[31], _0505_[4:0] };
  assign { _0508_[299:288], _0508_[286:276], _0508_[256], _0508_[254:235], _0508_[222:204], _0508_[192], _0508_[190:171], _0508_[158:139], _0508_[126:107], _0508_[94:44], _0508_[30:11], _0508_[4:0] } = { 12'h000, _0508_[287], _0508_[287], _0508_[287], _0508_[287], _0508_[287], _0508_[287], _0508_[287], _0508_[287], _0508_[287], _0508_[287], _0508_[287], 1'h0, _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[255], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0508_[223], _0501_[83], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[191], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[159], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[127], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0508_[95], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0501_[23], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0508_[31], _0506_[4:0] };
  assign _0509_[7:0] = _0502_[7:0];
  assign { _0515_[25], _0515_[22:21], _0515_[19:18], _0515_[16:14], _0515_[12:0] } = { _0515_[27], _0515_[23], _0515_[23], 1'h0, \FSM_inst.is_illisn , 3'h0, \FSM_inst.is_mem , _0515_[27:26], _0515_[26], _0515_[27], 1'h0, \FSM_inst.busy_mem , \FSM_inst.busy_mem , 5'h04 };
  assign { _0516_[25], _0516_[22:21], _0516_[19], _0516_[16:14], _0516_[9:7], _0516_[5:3], _0516_[1:0] } = { _0516_[27], _0516_[23], _0516_[23], 4'h0, _0516_[10], _0516_[11], 1'h0, _0516_[6], 4'h0 };
  assign _0517_[0] = _0516_[2];
  assign _0520_[2:0] = { _0520_[3], _0520_[3], _0520_[3] };
  assign _0521_[1:0] = { _0521_[2], _0521_[3] };
  assign { _0522_[3:2], _0522_[0] } = 3'h0;
  assign _0523_[3:1] = { _0520_[3], _0520_[3], _0520_[3] };
  assign _0524_[3:1] = { _0521_[3:2], _0521_[3] };
  assign _0533_[0] = _0515_[23];
  assign _0540_[1:0] = { _0515_[23], _0515_[23] };
  assign _0541_[1:0] = { _0534_[0], _0534_[0] };
  assign _0547_[1:0] = { _0547_[2], _0547_[2] };
  assign _0548_[3:1] = 3'h1;
  assign _0550_[1:0] = { _0377_[2], _0550_[2] };
  assign { _0552_[3], _0552_[1:0] } = { _0377_[1], 1'h0, _0552_[2] };
  assign _0557_[2] = _0557_[3];
  assign _0563_[1] = _0563_[2];
  assign _0565_[1:0] = { _0565_[2], _0565_[2] };
  assign _0575_[1] = 1'h1;
  assign _0577_[1] = _0576_[1];
  assign { _0583_[23:22], _0583_[19:18], _0583_[16], _0583_[9:8], _0583_[5:4], _0583_[2:0] } = { 4'h0, _0583_[17], _0583_[10], 1'h0, _0583_[6], _0583_[6], 3'h0 };
  assign { _0584_[23:22], _0584_[19:18], _0584_[16], _0584_[9:8], _0584_[5:4], _0584_[2:0] } = { 4'h0, _0584_[17], _0584_[10], 1'h0, _0584_[6], _0584_[6], 3'h0 };
  assign _0587_[0] = Rvalid;
  assign _0591_[0] = 1'h1;
  assign _0595_[1] = _0592_[1];
  assign _0598_[1] = _0592_[1];
  assign _0601_[0] = 1'h1;
  assign { _0607_[5:4], _0607_[0] } = { _0583_[21], _0583_[17], _0583_[3] };
  assign { _0608_[5:4], _0608_[0] } = { _0584_[21], _0584_[17], _0584_[3] };
  assign { _0615_[11:6], _0615_[4] } = { 4'hf, \DECO_INSTR_inst.imm [1], \DECO_INSTR_inst.imm [1], _0615_[5] };
  assign { _0616_[11:8], _0616_[6], _0616_[4] } = { _0613_[1], _0613_[1], _0613_[1], _0613_[1], _0616_[7], _0616_[5] };
  assign _0617_[2:1] = _0613_;
  assign _0620_[3:0] = 4'h0;
  assign _0622_[31:1] = 31'h00000000;
  assign _0634_[1] = _0636_[5];
  assign { _0635_[7:3], _0635_[1:0] } = { 1'h0, \MULT_inst.u1.Enable , 3'h5, \MULT_inst.u1.Enable , \MULT_inst.u1.Enable  };
  assign { _0636_[7], _0636_[4], _0636_[0] } = { 2'h0, _0636_[1] };
  assign _0637_[2:1] = { _0636_[5], _0636_[3] };
  assign _0639_[1] = _0641_[5];
  assign { _0640_[7:3], _0640_[1:0] } = { 1'h0, \MULT_inst.u1.Enable , 3'h5, \MULT_inst.u1.Enable , \MULT_inst.u1.Enable  };
  assign { _0641_[7], _0641_[4], _0641_[0] } = { 2'h0, _0641_[1] };
  assign _0642_[2:1] = { _0641_[5], _0641_[3] };
  assign _0644_[1] = _0646_[5];
  assign { _0645_[7:3], _0645_[1:0] } = { 1'h0, \MULT_inst.u1.Enable , 3'h5, \MULT_inst.u1.Enable , \MULT_inst.u1.Enable  };
  assign { _0646_[7], _0646_[4], _0646_[0] } = { 2'h0, _0646_[1] };
  assign _0647_[2:1] = { _0646_[5], _0646_[3] };
  assign _0649_[31:0] = 32'd0;
  assign { _0661_[31], _0661_[0] } = { \ALU_inst.BGEU_Alu , _0660_[0] };
  assign _0664_[2:0] = { \ALU_inst.ALU_sXXx_inst.count [2], 2'h3 };
  assign _0665_[2] = \ALU_inst.ALU_sXXx_inst.count [2];
  assign _0666_[1:0] = \ALU_inst.ALU_sXXx_inst.count [1:0];
  assign _0670_[30:0] = { _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0670_[31], _0666_[4:2], \ALU_inst.ALU_sXXx_inst.count [1:0] };
  assign { _0671_[30:4], _0671_[0] } = { _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], _0671_[31], \ALU_inst.ALU_sXXx_inst.count [0] };
  assign { _0672_[30:5], _0672_[0] } = { _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0672_[31], _0665_[0] };
  assign { _0685_[31:5], _0685_[0] } = { 27'h0000000, \MULT_inst.cont1 [0] };
  assign _0686_[31:1] = { 27'h0000000, \MULT_inst.cont1 [4:1] };
  assign { _0687_[31:5], _0687_[0] } = { 26'h0000000, _0685_[4], _0686_[0] };
  assign { _0688_[31:5], _0688_[0] } = { 27'h0000000, \MULT_inst.cont2 [0] };
  assign _0689_[31:1] = { 27'h0000000, \MULT_inst.cont2 [4:1] };
  assign { _0690_[31:5], _0690_[0] } = { 26'h0000000, _0688_[4], _0689_[0] };
  assign { _0691_[31:5], _0691_[0] } = { 27'h0000000, \MULT_inst.cont3 [0] };
  assign _0692_[31:1] = { 27'h0000000, \MULT_inst.cont3 [4:1] };
  assign { _0693_[31:5], _0693_[0] } = { 26'h0000000, _0691_[4], _0692_[0] };
  assign _0698_[0] = \UTILITY_inst.PC_SALTOS [0];
  assign _0699_[0] = _0697_[0];
  assign _0700_[2:0] = { \UTILITY_inst.PC_N2 [2], 2'h0 };
  assign \ALU_inst.ALU_add_inst.clk  = clk;
  assign \ALU_inst.ALU_add_inst.reset  = rstn;
  assign \ALU_inst.ALU_add_inst.rs1  = 32'd0;
  assign \ALU_inst.ALU_and_inst.clk  = clk;
  assign \ALU_inst.ALU_and_inst.oper2  = \ALU_inst.ALU_add_inst.oper2 ;
  assign \ALU_inst.ALU_and_inst.reset  = rstn;
  assign \ALU_inst.ALU_and_inst.rs1  = 32'd0;
  assign \ALU_inst.ALU_beq_inst.BEQ_Alu  = \ALU_inst.BEQ_Alu ;
  assign \ALU_inst.ALU_beq_inst.clk  = clk;
  assign \ALU_inst.ALU_beq_inst.oper2  = \ALU_inst.ALU_add_inst.oper2 ;
  assign \ALU_inst.ALU_beq_inst.reset  = rstn;
  assign \ALU_inst.ALU_beq_inst.rs1  = 32'd0;
  assign \ALU_inst.ALU_blt_inst.BLT_Alu  = \ALU_inst.BLT_Alu ;
  assign \ALU_inst.ALU_blt_inst.clk  = clk;
  assign \ALU_inst.ALU_blt_inst.oper2  = \ALU_inst.ALU_add_inst.oper2 ;
  assign \ALU_inst.ALU_blt_inst.reset  = rstn;
  assign \ALU_inst.ALU_blt_inst.rs1  = 32'd0;
  assign \ALU_inst.ALU_bltu_inst.BLTU_Alu  = \ALU_inst.BLTU_Alu ;
  assign \ALU_inst.ALU_bltu_inst.clk  = clk;
  assign \ALU_inst.ALU_bltu_inst.oper2  = \ALU_inst.ALU_add_inst.oper2 ;
  assign \ALU_inst.ALU_bltu_inst.reset  = rstn;
  assign \ALU_inst.ALU_bltu_inst.rs1  = 32'd0;
  assign \ALU_inst.ALU_or_inst.clk  = clk;
  assign \ALU_inst.ALU_or_inst.oper2  = \ALU_inst.ALU_add_inst.oper2 ;
  assign \ALU_inst.ALU_or_inst.reset  = rstn;
  assign \ALU_inst.ALU_or_inst.rs1  = 32'd0;
  assign \ALU_inst.ALU_sXXx_inst.clk  = clk;
  assign \ALU_inst.ALU_sXXx_inst.en  = \ALU_inst.en_reg ;
  assign \ALU_inst.ALU_sXXx_inst.oper2  = \ALU_inst.ALU_add_inst.oper2 ;
  assign \ALU_inst.ALU_sXXx_inst.reset  = rstn;
  assign \ALU_inst.ALU_sXXx_inst.rs1  = 32'd0;
  assign \ALU_inst.ALU_sub_inst.clk  = clk;
  assign \ALU_inst.ALU_sub_inst.oper2  = \ALU_inst.ALU_add_inst.oper2 ;
  assign \ALU_inst.ALU_sub_inst.reset  = rstn;
  assign \ALU_inst.ALU_sub_inst.rs1  = 32'd0;
  assign \ALU_inst.ALU_xor_inst.clk  = clk;
  assign \ALU_inst.ALU_xor_inst.oper2  = \ALU_inst.ALU_add_inst.oper2 ;
  assign \ALU_inst.ALU_xor_inst.reset  = rstn;
  assign \ALU_inst.ALU_xor_inst.rs1  = 32'd0;
  assign \ALU_inst.clk  = clk;
  assign \ALU_inst.cmp  = \UTILITY_inst.branch ;
  assign \ALU_inst.decinst  = \DECO_INSTR_inst.code ;
  assign \ALU_inst.en  = \FSM_inst.enable_exec ;
  assign \ALU_inst.imm  = \DECO_INSTR_inst.imm ;
  assign \ALU_inst.is_inst  = is_inst_alu;
  assign \ALU_inst.oper2  = \ALU_inst.ALU_add_inst.oper2 ;
  assign \ALU_inst.rd  = 32'hzzzzzzzz;
  assign \ALU_inst.reset  = rstn;
  assign \ALU_inst.rs1  = 32'd0;
  assign \ALU_inst.rs2  = 32'd0;
  assign \ALU_inst.sl_ok  = \ALU_inst.ALU_sXXx_inst.sl_ok ;
  assign { ARprot[2], ARprot[0] } = { \MEMORY_INTERFACE_inst.en_instr , ARprot[1] };
  assign AWdata = ARdata;
  assign AWprot = { ARprot[1], ARprot[1], ARprot[1] };
  assign \DECO_INSTR_inst.clk  = clk;
  assign \DECO_INSTR_inst.codif  = \FSM_inst.codif ;
  assign \DECO_INSTR_inst.inst  = \MEMORY_INTERFACE_inst.inst ;
  assign \FSM_inst.clk  = clk;
  assign \FSM_inst.enable_pc_fsm  = \FSM_inst.enable_exec ;
  assign \FSM_inst.reset  = rstn;
  assign \FSM_inst.wordsize_mem  = \FSM_inst.codif [8:7];
  assign \IRQ_inst.clk  = clk;
  assign \IRQ_inst.div_freq  = 32'd0;
  assign \IRQ_inst.en  = 1'h0;
  assign \IRQ_inst.enable  = 1'h0;
  assign \IRQ_inst.imm  = \DECO_INSTR_inst.imm ;
  assign \IRQ_inst.inirr  = inirr;
  assign \IRQ_inst.instr  = \DECO_INSTR_inst.code ;
  assign \IRQ_inst.instr_sel  = 9'h000;
  assign \IRQ_inst.irr_ebreak  = 1'h0;
  assign \IRQ_inst.is_addpcirq  = 1'h0;
  assign \IRQ_inst.is_addrme  = 1'h0;
  assign \IRQ_inst.is_addrms  = 1'h0;
  assign \IRQ_inst.is_clraddrm  = 1'h0;
  assign \IRQ_inst.is_clrirq  = 1'h0;
  assign \IRQ_inst.is_ebreak  = 1'h0;
  assign \IRQ_inst.is_irrstate  = 1'h0;
  assign \IRQ_inst.is_retirq  = 1'h0;
  assign \IRQ_inst.is_tisirr  = 1'h0;
  assign \IRQ_inst.outirr  = 32'd0;
  assign \IRQ_inst.pc  = \UTILITY_inst.PC_N2 ;
  assign \IRQ_inst.pc_c  = 32'd0;
  assign \IRQ_inst.pc_c_q  = 32'd0;
  assign \IRQ_inst.q  = 32'd0;
  assign \IRQ_inst.rd  = 32'hzzzzzzzz;
  assign \IRQ_inst.rd1  = 32'hzzzzzzzz;
  assign \IRQ_inst.rs1  = 32'd0;
  assign \IRQ_inst.rs2  = 32'd0;
  assign \IRQ_inst.rst  = rstn;
  assign \IRQ_inst.savepc  = 1'h0;
  assign \IRQ_inst.timer_counter.Max_count  = 32'd0;
  assign \IRQ_inst.timer_counter.RESET  = rstn;
  assign \IRQ_inst.timer_counter.clk_in  = clk;
  assign \IRQ_inst.timer_counter.enable  = 1'h0;
  assign \IRQ_inst.timer_counter.freq  = 32'd0;
  assign \IRQ_inst.timer_counter.instance_name.RESET  = rstn;
  assign \IRQ_inst.timer_counter.instance_name.clk_in  = clk;
  assign \IRQ_inst.timer_max_count  = 32'd0;
  assign \MEMORY_INTERFACE_inst.ARdata  = ARdata;
  assign \MEMORY_INTERFACE_inst.ARready  = ARready;
  assign \MEMORY_INTERFACE_inst.ARvalid  = ARvalid;
  assign \MEMORY_INTERFACE_inst.AWdata  = ARdata;
  assign \MEMORY_INTERFACE_inst.AWready  = AWready;
  assign \MEMORY_INTERFACE_inst.AWvalid  = AWvalid;
  assign \MEMORY_INTERFACE_inst.Bready  = Bready;
  assign \MEMORY_INTERFACE_inst.Bvalid  = Bvalid;
  assign \MEMORY_INTERFACE_inst.RReady  = RReady;
  assign \MEMORY_INTERFACE_inst.Rdata_mem  = Rdata;
  assign \MEMORY_INTERFACE_inst.Rvalid  = Rvalid;
  assign \MEMORY_INTERFACE_inst.W_R  = \FSM_inst.W_R_mem ;
  assign \MEMORY_INTERFACE_inst.Wdata  = 32'd0;
  assign \MEMORY_INTERFACE_inst.Wdataq [30:0] = { \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31], \MEMORY_INTERFACE_inst.Wdataq [31] };
  assign \MEMORY_INTERFACE_inst.Wready  = Wready;
  assign \MEMORY_INTERFACE_inst.Wvalid  = Wvalid;
  assign \MEMORY_INTERFACE_inst.align  = \FSM_inst.aligned_mem ;
  assign \MEMORY_INTERFACE_inst.arprot  = { \MEMORY_INTERFACE_inst.en_instr , ARprot[1], ARprot[1] };
  assign \MEMORY_INTERFACE_inst.awprot  = { ARprot[1], ARprot[1], ARprot[1] };
  assign \MEMORY_INTERFACE_inst.busy  = \FSM_inst.busy_mem ;
  assign \MEMORY_INTERFACE_inst.clock  = clk;
  assign \MEMORY_INTERFACE_inst.done  = \FSM_inst.done_mem ;
  assign \MEMORY_INTERFACE_inst.enable  = \FSM_inst.en_mem ;
  assign \MEMORY_INTERFACE_inst.imm  = \DECO_INSTR_inst.imm ;
  assign \MEMORY_INTERFACE_inst.pc  = \UTILITY_inst.PC_N2 ;
  assign \MEMORY_INTERFACE_inst.rd  = 32'hzzzzzzzz;
  assign \MEMORY_INTERFACE_inst.resetn  = rstn;
  assign \MEMORY_INTERFACE_inst.rs1  = 32'd0;
  assign \MEMORY_INTERFACE_inst.rs2  = 32'd0;
  assign \MEMORY_INTERFACE_inst.wordsize  = \FSM_inst.codif [8:7];
  assign \MULT_inst.Enable  = \FSM_inst.enable_exec ;
  assign \MULT_inst.EnableMul  = \MULT_inst.u1.Enable ;
  assign \MULT_inst.M1 [17] = 1'h0;
  assign \MULT_inst.M2 [17] = 1'h0;
  assign \MULT_inst.Out0 [62:33] = { \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63], \MULT_inst.Out0 [63] };
  assign { \MULT_inst.Out1 [62:52], \MULT_inst.Out1 [49], \MULT_inst.Out1 [15:0] } = { \MULT_inst.Out1 [63], \MULT_inst.Out1 [63], \MULT_inst.Out1 [63], \MULT_inst.Out1 [63], \MULT_inst.Out1 [63], \MULT_inst.Out1 [63], \MULT_inst.Out1 [63], \MULT_inst.Out1 [63], \MULT_inst.Out1 [63], \MULT_inst.Out1 [63], \MULT_inst.Out1 [63], \MULT_inst.Out1 [63], 16'h0000 };
  assign \MULT_inst.Out2 [31:0] = 32'd0;
  assign { \MULT_inst.OutFSM1 [2], \MULT_inst.OutFSM1 [0] } = { \MULT_inst.u2.Busy , \MULT_inst.u2.Em  };
  assign { \MULT_inst.OutFSM2 [2], \MULT_inst.OutFSM2 [0] } = { \MULT_inst.u4.Busy , \MULT_inst.u4.Em  };
  assign { \MULT_inst.OutFSM3 [2], \MULT_inst.OutFSM3 [0] } = { \MULT_inst.u6.Busy , \MULT_inst.u6.Em  };
  assign \MULT_inst.X0 [16] = 1'h0;
  assign \MULT_inst.X1 [16] = 1'h0;
  assign \MULT_inst.Y0 [16] = 1'h0;
  assign \MULT_inst.Y1 [16] = 1'h0;
  assign \MULT_inst.Z0  = { \MULT_inst.Out0 [63], \MULT_inst.Out0 [32:0] };
  assign \MULT_inst.Z1_Z2_Z0  = { \MULT_inst.Out1 [51:50], \MULT_inst.Out1 [63], \MULT_inst.Out1 [48:16] };
  assign \MULT_inst.Z2 [31:0] = \MULT_inst.Out2 [63:32];
  assign \MULT_inst.clk  = clk;
  assign \MULT_inst.codif  = \DECO_INSTR_inst.code ;
  assign \MULT_inst.rd  = 32'hzzzzzzzz;
  assign \MULT_inst.reset  = rstn;
  assign \MULT_inst.rs1  = 32'd0;
  assign \MULT_inst.rs2  = 32'd0;
  assign \MULT_inst.ss1  = { \MULT_inst.X1 [15:0], \MULT_inst.X0 [15:0] };
  assign \MULT_inst.ss1_ss1  = \MULT_inst.M1 [16:0];
  assign \MULT_inst.ss2  = { \MULT_inst.Y1 [15:0], \MULT_inst.Y0 [15:0] };
  assign \MULT_inst.ss2_ss2  = \MULT_inst.M2 [16:0];
  assign \MULT_inst.u1.OutFSM  = { \MULT_inst.u2.Busy , \MULT_inst.OutFSM1 [1], \MULT_inst.u2.Em  };
  assign \MULT_inst.u1.clk  = clk;
  assign \MULT_inst.u1.cont  = \MULT_inst.cont1 ;
  assign \MULT_inst.u1.reset  = rstn;
  assign \MULT_inst.u2.Er  = \MULT_inst.OutFSM1 [1];
  assign \MULT_inst.u2.Q1 [16] = 1'h0;
  assign \MULT_inst.u2.R1  = { 1'h0, \MULT_inst.X1 [15:0] };
  assign \MULT_inst.u2.R2  = { 1'h0, \MULT_inst.Y1 [15:0] };
  assign \MULT_inst.u2.Z  = { \MULT_inst.Z2 [33:32], \MULT_inst.Out2 [63:32] };
  assign \MULT_inst.u2.clk  = clk;
  assign \MULT_inst.u2.reset  = rstn;
  assign \MULT_inst.u3.Enable  = \MULT_inst.u1.Enable ;
  assign \MULT_inst.u3.OutFSM  = { \MULT_inst.u4.Busy , \MULT_inst.OutFSM2 [1], \MULT_inst.u4.Em  };
  assign \MULT_inst.u3.clk  = clk;
  assign \MULT_inst.u3.cont  = \MULT_inst.cont2 ;
  assign \MULT_inst.u3.reset  = rstn;
  assign \MULT_inst.u4.Er  = \MULT_inst.OutFSM2 [1];
  assign \MULT_inst.u4.Q1 [17] = 1'h0;
  assign \MULT_inst.u4.R1  = { 1'h0, \MULT_inst.M1 [16:0] };
  assign \MULT_inst.u4.R2  = { 1'h0, \MULT_inst.M2 [16:0] };
  assign \MULT_inst.u4.clk  = clk;
  assign \MULT_inst.u4.reset  = rstn;
  assign \MULT_inst.u5.Enable  = \MULT_inst.u1.Enable ;
  assign \MULT_inst.u5.OutFSM  = { \MULT_inst.u6.Busy , \MULT_inst.OutFSM3 [1], \MULT_inst.u6.Em  };
  assign \MULT_inst.u5.clk  = clk;
  assign \MULT_inst.u5.cont  = \MULT_inst.cont3 ;
  assign \MULT_inst.u5.reset  = rstn;
  assign \MULT_inst.u6.Er  = \MULT_inst.OutFSM3 [1];
  assign \MULT_inst.u6.Q1 [16] = 1'h0;
  assign \MULT_inst.u6.R1  = { 1'h0, \MULT_inst.X0 [15:0] };
  assign \MULT_inst.u6.R2  = { 1'h0, \MULT_inst.Y0 [15:0] };
  assign \MULT_inst.u6.Z  = { \MULT_inst.Out0 [63], \MULT_inst.Out0 [32:0] };
  assign \MULT_inst.u6.clk  = clk;
  assign \MULT_inst.u6.reset  = rstn;
  assign \REG_FILE_inst.MEM_FILE.clk  = clk;
  assign \REG_FILE_inst.MEM_FILE.data_a  = 32'hzzzzzzzz;
  assign \REG_FILE_inst.MEM_FILE.q_a  = 32'd0;
  assign \REG_FILE_inst.MEM_FILE.q_b  = 32'd0;
  assign \REG_FILE_inst.MEM_FILE.ram[0]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[10]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[11]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[12]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[13]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[14]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[15]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[16]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[17]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[18]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[19]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[1]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[20]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[21]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[22]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[23]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[24]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[25]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[26]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[27]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[28]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[29]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[2]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[30]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[31]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[3]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[4]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[5]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[6]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[7]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[8]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.ram[9]  = 32'hxxxxxxxx;
  assign \REG_FILE_inst.MEM_FILE.rst  = rstn;
  assign \REG_FILE_inst.clk  = clk;
  assign \REG_FILE_inst.data_a  = 32'hzzzzzzzz;
  assign \REG_FILE_inst.q_a  = 32'd0;
  assign \REG_FILE_inst.q_b  = 32'd0;
  assign \REG_FILE_inst.rd  = 32'hzzzzzzzz;
  assign \REG_FILE_inst.rs1  = 32'd0;
  assign \REG_FILE_inst.rs2  = 32'd0;
  assign \REG_FILE_inst.rst  = rstn;
  assign \UTILITY_inst.PC_ORIG [1:0] = \UTILITY_inst.PC_N2 [1:0];
  assign \UTILITY_inst.clk  = clk;
  assign \UTILITY_inst.enable_pc  = \FSM_inst.enable_pc ;
  assign \UTILITY_inst.imm  = \DECO_INSTR_inst.imm ;
  assign \UTILITY_inst.irr  = 1'h0;
  assign \UTILITY_inst.irr_ret  = 32'd0;
  assign \UTILITY_inst.is_inst  = \UTILITY_inst.is_rd ;
  assign \UTILITY_inst.opcode  = \DECO_INSTR_inst.code ;
  assign \UTILITY_inst.pc  = \UTILITY_inst.PC_N2 ;
  assign \UTILITY_inst.rd  = 32'hzzzzzzzz;
  assign \UTILITY_inst.rs1  = 32'd0;
  assign \UTILITY_inst.rst  = rstn;
  assign W_R_mem = \FSM_inst.W_R_mem ;
  assign Wdata = 32'd0;
  assign Wstrb = \MEMORY_INTERFACE_inst.Wstrb ;
  assign align_mem = \FSM_inst.aligned_mem ;
  assign busy_mem = \FSM_inst.busy_mem ;
  assign cmp = \UTILITY_inst.branch ;
  assign code = \DECO_INSTR_inst.code ;
  assign codif = \FSM_inst.codif ;
  assign done_exec = \FSM_inst.done_exec ;
  assign done_mem = \FSM_inst.done_mem ;
  assign done_mul = \MULT_inst.Done ;
  assign en_mem = \FSM_inst.en_mem ;
  assign enable_alu = \FSM_inst.enable_exec ;
  assign enable_exec = \FSM_inst.enable_exec ;
  assign enable_mul = \FSM_inst.enable_exec ;
  assign enable_pc = \FSM_inst.enable_pc ;
  assign imm = \DECO_INSTR_inst.imm ;
  assign inst = \MEMORY_INTERFACE_inst.inst ;
  assign is_inst_mul = \MULT_inst.is_oper ;
  assign is_inst_util = \UTILITY_inst.is_rd ;
  assign is_rd_util = \UTILITY_inst.is_rd ;
  assign outirr = 32'd0;
  assign pc = \UTILITY_inst.PC_N2 ;
  assign pc_c = 32'd0;
  assign rd = 32'hzzzzzzzz;
  assign rs1 = 32'd0;
  assign rs2 = 32'd0;
  assign trap = \FSM_inst.trap ;
  assign wordsize_mem = \FSM_inst.codif [8:7];
endmodule
