Determining the location of the ModelSim executable...

Using: D:\intelFPGA\18.1\modelsim_ase\win32aloem

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off VendingMachine -c VendingMachine --vector_source="E:/VendingMachine2.0/sec_test.vwf" --testbench_file="E:/VendingMachine2.0/simulation/qsim/sec_test.vwf.vt"

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Nov 17 15:12:55 2018
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=verilog --write_settings_files=off VendingMachine -c VendingMachine --vector_source=E:/VendingMachine2.0/sec_test.vwf --testbench_file=E:/VendingMachine2.0/simulation/qsim/sec_test.vwf.vt
Info (119006): Selected device 5CGXFC7C7F23C8 for design "VendingMachine"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

achine2.0/simulation/qsim/sec_test.vwf.vt for simulation
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 29 warnings
    Info: Peak virtual memory: 4735 megabytes
    Info: Processing ended: Sat Nov 17 15:12:57 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory="E:/VendingMachine2.0/simulation/qsim/" VendingMachine -c VendingMachine

Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition
    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Sat Nov 17 15:12:57 2018
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=verilog --output_directory=E:/VendingMachine2.0/simulation/qsim/ VendingMachine -c VendingMachine
Info (119006): Selected device 5CGXFC7C7F23C8 for design "VendingMachine"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file VendingMachine.vo in folder "E:/VendingMachine2.0/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4742 megabytes
    Info: Processing ended: Sat Nov 17 15:12:59 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

E:/VendingMachine2.0/simulation/qsim/VendingMachine.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

D:/intelFPGA/18.1/modelsim_ase/win32aloem/vsim -c -do VendingMachine.do

Reading D:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b


# do VendingMachine.do
# ** Warning: (vlib-34) Library already exists at "work".

# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:00 on Nov 17,2018
# vlog -work work VendingMachine.vo 
# -- Compiling module VendingMachine
# 
# Top level modules:
# 	VendingMachine

# End time: 15:13:00 on Nov 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:13:00 on Nov 17,2018
# vlog -work work sec_test.vwf.vt 

# -- Compiling module VendingMachine_vlg_vec_tst
# 
# Top level modules:
# 	VendingMachine_vlg_vec_tst
# End time: 15:13:00 on Nov 17,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.VendingMachine_vlg_vec_tst 
# Start time: 15:13:00 on Nov 17,2018
# Loading work.VendingMachine_vlg_vec_tst
# Loading work.VendingMachine
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# Loading altera_ver.dffeas
# Loading altera_ver.PRIM_GDFF_LOW
# after#25
# ** Note: $finish    : sec_test.vwf.vt(66)
#    Time: 1 us  Iteration: 0  Instance: /VendingMachine_vlg_vec_tst
# End time: 15:13:01 on Nov 17,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading E:/VendingMachine2.0/sec_test.vwf...

Reading E:/VendingMachine2.0/simulation/qsim/VendingMachine.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to E:/VendingMachine2.0/simulation/qsim/VendingMachine_20181117151301.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.