Starting run_script_no_grep.log test...
Tue Dec 22 06:11:43 CST 2015

06:11:44
[?1034h---> performance testing REAL match efficiency at frequency =  79  and voltages(vprech, vdd, vdd):  30 30 30
data match: 32767 ,data miss: 0 , Multiplier =  8  freq:  79
RUNNING LOAD MODE!!
RUN LOAD+CHECK MODE!!
done
------------------------
-----> written to output/tmp1_i.txt
[ 0.0% done[ 1.0% done[ 2.0% done[ 3.0% done[ 4.0% done[ 5.0% done[= 6.0% done[= 7.0% done[= 8.0% done[= 9.0% done[= 10.0% done[== 11.0% done[== 12.0% done[== 13.0% done[== 14.0% done[== 15.0% done[=== 16.0% done[=== 17.0% done[=== 18.0% done[=== 19.0% done[=== 20.0% done[==== 21.0% done[==== 22.0% done[==== 23.0% done[==== 24.0% done[==== 25.0% done[===== 26.0% done[===== 27.0% done[===== 28.0% done[===== 29.0% done[===== 30.0% done[====== 31.0% done[====== 32.0% done[====== 33.0% done[====== 34.0% done[====== 35.0% done[======= 36.0% done[======= 37.0% done[======= 38.0% done[======= 39.0% done[======= 40.0% done[======== 41.0% done[======== 42.0% done[======== 43.0% done[======== 44.0% done[======== 45.0% done[========= 46.0% done[========= 47.0% done[========= 48.0% done[========= 49.0% done[========= 50.0% done[========== 51.0% done[========== 52.0% done[========== 53.0% done[========== 54.0% done[========== 55.0% done[=========== 56.0% done[=========== 57.0% done[=========== 58.0% done[=========== 59.0% done[=========== 60.0% done[============ 61.0% done[============ 62.0% done[============ 63.0% done[============ 64.0% done[============ 65.0% done[============= 66.0% done[============= 67.0% done[============= 68.0% done[============= 69.0% done[============= 70.0% done[============== 71.0% done[============== 72.0% done[============== 73.0% done[============== 74.0% done[============== 75.0% done[=============== 76.0% done[=============== 77.0% done[=============== 78.0% done[=============== 79.0% done[=============== 80.0% done[================ 81.0% done[================ 82.0% done[================ 83.0% done[================ 84.0% done[================ 85.0% done[================= 86.0% done[================= 87.0% done[================= 88.0% done[================= 89.0% done[================= 90.0% done[================== 91.0% done[================== 92.0% done[================== 93.0% done[================== 94.0% done[================== 95.0% done[=================== 96.0% done[=================== 97.0% done[=================== 98.0% done[=================== 99.0% done[=================== 100.0% done
 ------------------------
[0;36m22-12-15 06:15:10.907098 [0x3ba2f30] INFO - XML file[0m
[0;36m22-12-15 06:15:10.949771 [0x3ba2f30] INFO - ConnectionManager created node tree: 
+ Node "", Address 0x00000000, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
  + Node "VipMEM", Address 0x00100000, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Status", SINGLE register, Address 0x00100000, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Go", SINGLE register, Address 0x00100001, Mask 0xFFFFFFFF, Permissions -w, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "FWver", SINGLE register, Address 0x00100002, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Ident", SINGLE register, Address 0x00100003, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "TestReg", SINGLE register, Address 0x00100004, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "DVDD", SINGLE register, Address 0x00100100, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_DVDD", SINGLE register, Address 0x00100101, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_DVDD", SINGLE register, Address 0x00100102, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "VDD", SINGLE register, Address 0x00100103, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VDD", SINGLE register, Address 0x00100104, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_VDD", SINGLE register, Address 0x00100105, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "VPRECH", SINGLE register, Address 0x00100106, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VPRECH", SINGLE register, Address 0x00100107, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_VPRECH", SINGLE register, Address 0x00100108, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Temperature", SINGLE register, Address 0x00100109, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VCC3V3", SINGLE register, Address 0x0010010A, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "LTC2991", SINGLE register, Address 0x0010010B, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKFBOUT_1", SINGLE register, Address 0x00100214, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKFBOUT_2", SINGLE register, Address 0x00100215, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT0_1", SINGLE register, Address 0x00100208, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT0_2", SINGLE register, Address 0x00100209, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT1_1", SINGLE register, Address 0x0010020A, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT1_2", SINGLE register, Address 0x0010020B, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT2_1", SINGLE register, Address 0x0010020C, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT2_2", SINGLE register, Address 0x0010020D, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT3_1", SINGLE register, Address 0x0010020E, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT3_2", SINGLE register, Address 0x0010020F, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKPOWER", SINGLE register, Address 0x00100228, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A0", INCREMENTAL block, Size 1024, Addresses [0x00101000-001013FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A1", INCREMENTAL block, Size 1024, Addresses [0x00102000-001023FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A2", INCREMENTAL block, Size 1024, Addresses [0x00103000-001033FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A3", INCREMENTAL block, Size 1024, Addresses [0x00104000-001043FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A4", INCREMENTAL block, Size 1024, Addresses [0x00105000-001053FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A5", INCREMENTAL block, Size 1024, Addresses [0x00106000-001063FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A6", INCREMENTAL block, Size 1024, Addresses [0x00107000-001073FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A7", INCREMENTAL block, Size 1024, Addresses [0x00108000-001083FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A8", INCREMENTAL block, Size 1024, Addresses [0x00109000-001093FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A9", INCREMENTAL block, Size 1024, Addresses [0x0010A000-0010A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A10", INCREMENTAL block, Size 1024, Addresses [0x0010B000-0010B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A11", INCREMENTAL block, Size 1024, Addresses [0x0010C000-0010C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A12", INCREMENTAL block, Size 1024, Addresses [0x0010D000-0010D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A13", INCREMENTAL block, Size 1024, Addresses [0x0010E000-0010E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A14", INCREMENTAL block, Size 1024, Addresses [0x0010F000-0010F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A15", INCREMENTAL block, Size 1024, Addresses [0x00110000-001103FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B0", INCREMENTAL block, Size 1024, Addresses [0x00111000-001113FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B1", INCREMENTAL block, Size 1024, Addresses [0x00112000-001123FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B2", INCREMENTAL block, Size 1024, Addresses [0x00113000-001133FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B3", INCREMENTAL block, Size 1024, Addresses [0x00114000-001143FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B4", INCREMENTAL block, Size 1024, Addresses [0x00115000-001153FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B5", INCREMENTAL block, Size 1024, Addresses [0x00116000-001163FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B6", INCREMENTAL block, Size 1024, Addresses [0x00117000-001173FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B7", INCREMENTAL block, Size 1024, Addresses [0x00118000-001183FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B8", INCREMENTAL block, Size 1024, Addresses [0x00119000-001193FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B9", INCREMENTAL block, Size 1024, Addresses [0x0011A000-0011A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B10", INCREMENTAL block, Size 1024, Addresses [0x0011B000-0011B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B11", INCREMENTAL block, Size 1024, Addresses [0x0011C000-0011C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B12", INCREMENTAL block, Size 1024, Addresses [0x0011D000-0011D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B13", INCREMENTAL block, Size 1024, Addresses [0x0011E000-0011E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B14", INCREMENTAL block, Size 1024, Addresses [0x0011F000-0011F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B15", INCREMENTAL block, Size 1024, Addresses [0x00120000-001203FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C0", INCREMENTAL block, Size 1024, Addresses [0x00121000-001213FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C1", INCREMENTAL block, Size 1024, Addresses [0x00122000-001223FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C2", INCREMENTAL block, Size 1024, Addresses [0x00123000-001233FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C3", INCREMENTAL block, Size 1024, Addresses [0x00124000-001243FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C4", INCREMENTAL block, Size 1024, Addresses [0x00125000-001253FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C5", INCREMENTAL block, Size 1024, Addresses [0x00126000-001263FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C6", INCREMENTAL block, Size 1024, Addresses [0x00127000-001273FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C7", INCREMENTAL block, Size 1024, Addresses [0x00128000-001283FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C8", INCREMENTAL block, Size 1024, Addresses [0x00129000-001293FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C9", INCREMENTAL block, Size 1024, Addresses [0x0012A000-0012A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C10", INCREMENTAL block, Size 1024, Addresses [0x0012B000-0012B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C11", INCREMENTAL block, Size 1024, Addresses [0x0012C000-0012C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C12", INCREMENTAL block, Size 1024, Addresses [0x0012D000-0012D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C13", INCREMENTAL block, Size 1024, Addresses [0x0012E000-0012E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C14", INCREMENTAL block, Size 1024, Addresses [0x0012F000-0012F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C15", INCREMENTAL block, Size 1024, Addresses [0x00130000-001303FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D0", INCREMENTAL block, Size 1024, Addresses [0x00131000-001313FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D1", INCREMENTAL block, Size 1024, Addresses [0x00132000-001323FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D2", INCREMENTAL block, Size 1024, Addresses [0x00133000-001333FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D3", INCREMENTAL block, Size 1024, Addresses [0x00134000-001343FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D4", INCREMENTAL block, Size 1024, Addresses [0x00135000-001353FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D5", INCREMENTAL block, Size 1024, Addresses [0x00136000-001363FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D6", INCREMENTAL block, Size 1024, Addresses [0x00137000-001373FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D7", INCREMENTAL block, Size 1024, Addresses [0x00138000-001383FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D8", INCREMENTAL block, Size 1024, Addresses [0x00139000-001393FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D9", INCREMENTAL block, Size 1024, Addresses [0x0013A000-0013A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D10", INCREMENTAL block, Size 1024, Addresses [0x0013B000-0013B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D11", INCREMENTAL block, Size 1024, Addresses [0x0013C000-0013C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D12", INCREMENTAL block, Size 1024, Addresses [0x0013D000-0013D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D13", INCREMENTAL block, Size 1024, Addresses [0x0013E000-0013E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D14", INCREMENTAL block, Size 1024, Addresses [0x0013F000-0013F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D15", INCREMENTAL block, Size 1024, Addresses [0x00140000-001403FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA0", INCREMENTAL block, Size 1024, Addresses [0x00141000-001413FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA1", INCREMENTAL block, Size 1024, Addresses [0x00142000-001423FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA2", INCREMENTAL block, Size 1024, Addresses [0x00143000-001433FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA3", INCREMENTAL block, Size 1024, Addresses [0x00144000-001443FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA4", INCREMENTAL block, Size 1024, Addresses [0x00145000-001453FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA5", INCREMENTAL block, Size 1024, Addresses [0x00146000-001463FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA6", INCREMENTAL block, Size 1024, Addresses [0x00147000-001473FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA0", INCREMENTAL block, Size 1024, Addresses [0x00148000-001483FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA1", INCREMENTAL block, Size 1024, Addresses [0x00149000-001493FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA2", INCREMENTAL block, Size 1024, Addresses [0x0014A000-0014A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA3", INCREMENTAL block, Size 1024, Addresses [0x0014B000-0014B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA4", INCREMENTAL block, Size 1024, Addresses [0x0014C000-0014C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss0", INCREMENTAL block, Size 1024, Addresses [0x0014D000-0014D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss1", INCREMENTAL block, Size 1024, Addresses [0x0014E000-0014E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss2", INCREMENTAL block, Size 1024, Addresses [0x0014F000-0014F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "ReqL0", INCREMENTAL block, Size 1024, Addresses [0x00153000-001533FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Latch", INCREMENTAL block, Size 1024, Addresses [0x00150000-001503FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "EvRearm", INCREMENTAL block, Size 1024, Addresses [0x00151000-001513FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RunMode", INCREMENTAL block, Size 1024, Addresses [0x00152000-001523FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Primary", INCREMENTAL block, Size 1024, Addresses [0x00154000-001543FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out0", INCREMENTAL block, Size 1024, Addresses [0x00180000-001803FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out1", INCREMENTAL block, Size 1024, Addresses [0x00181000-001813FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out2", INCREMENTAL block, Size 1024, Addresses [0x00182000-001823FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out3", INCREMENTAL block, Size 1024, Addresses [0x00183000-001833FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out4", INCREMENTAL block, Size 1024, Addresses [0x00184000-001843FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out5", INCREMENTAL block, Size 1024, Addresses [0x00185000-001853FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out6", INCREMENTAL block, Size 1024, Addresses [0x00186000-001863FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out7", INCREMENTAL block, Size 1024, Addresses [0x00187000-001873FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out8", INCREMENTAL block, Size 1024, Addresses [0x00188000-001883FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out9", INCREMENTAL block, Size 1024, Addresses [0x00189000-001893FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out10", INCREMENTAL block, Size 1024, Addresses [0x0018A000-0018A3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out11", INCREMENTAL block, Size 1024, Addresses [0x0018B000-0018B3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out12", INCREMENTAL block, Size 1024, Addresses [0x0018C000-0018C3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out13", INCREMENTAL block, Size 1024, Addresses [0x0018D000-0018D3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out14", INCREMENTAL block, Size 1024, Addresses [0x0018E000-0018E3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out15", INCREMENTAL block, Size 1024, Addresses [0x0018F000-0018F3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out16", INCREMENTAL block, Size 1024, Addresses [0x00190000-001903FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out17", INCREMENTAL block, Size 1024, Addresses [0x00191000-001913FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out18", INCREMENTAL block, Size 1024, Addresses [0x00192000-001923FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out19", INCREMENTAL block, Size 1024, Addresses [0x00193000-001933FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out20", INCREMENTAL block, Size 1024, Addresses [0x00194000-001943FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out21", INCREMENTAL block, Size 1024, Addresses [0x00195000-001953FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out22", INCREMENTAL block, Size 1024, Addresses [0x00196000-001963FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out23", INCREMENTAL block, Size 1024, Addresses [0x00197000-001973FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out24", INCREMENTAL block, Size 1024, Addresses [0x00198000-001983FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out25", INCREMENTAL block, Size 1024, Addresses [0x00199000-001993FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out26", INCREMENTAL block, Size 1024, Addresses [0x0019A000-0019A3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out27", INCREMENTAL block, Size 1024, Addresses [0x0019B000-0019B3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out28", INCREMENTAL block, Size 1024, Addresses [0x0019C000-0019C3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out29", INCREMENTAL block, Size 1024, Addresses [0x0019D000-0019D3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out30", INCREMENTAL block, Size 1024, Addresses [0x0019E000-0019E3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out31", INCREMENTAL block, Size 1024, Addresses [0x0019F000-0019F3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
  + Node "ram", INCREMENTAL block, Size 256, Addresses [0x00001000-000010FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"[0m
[0;36m22-12-15 06:15:10.0EE527 [0x3ba2f30] INFO - URI "ipbusudp-2.0://192.168.0.131:50001" parsed as:
 > protocol : ipbusudp-2.0
 > hostname : 192.168.0.131
 > port : 50001
 > path : 
 > extension : 
 > arguments :
[0m
Firmware identity =  0xdeadbeef , firmware version =  1 , Vpre bit =  30 , Vpre measured =  4995
Vdd bit =  30 , Vdd measured =  4997 Dvdd bit =  30 , Dvdd measured =  4979
registers size =  117
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock0 00000000000000000001000100000100  gets replaced by  00000000000000000001000110000110
Clock: clock0 00000000000000000000000000000000  gets replaced by  00000000000000000000000000000000
Writing to clock0
After transaction: clock0
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000000
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock1 00000000000000000001000100000100  gets replaced by  00000000000000000001000110000110
Clock: clock1 00000000000000000000000000000000  gets replaced by  00000000000000000000000000000000
Writing to clock1
After transaction: clock1
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000000
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock2 00000000000000000001000100000100  gets replaced by  00000000000000000001000110000110
Clock: clock2 00000000000000000000000000000001  gets replaced by  00000000000000000000000000000001
Writing to clock2
After transaction: clock2
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000001
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
list1 lenghth =  379632  and bits length =  379632
memoryBlocksNeeded =  12
[VipramCom: runTest] On memory block  0
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  1
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  2
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  3
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  4
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  5
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  6
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  7
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  8
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  9
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  10
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  32767
newlist2 lenghth =  32768
time slice:  102 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  183 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  264 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  345 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  426 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  507 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  588 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  669 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  750 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  831 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  912 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  993 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  1074 , checkData =  1 , row =  12 , 12 , col =  1 , 1
time slice:  1155 , checkData =  1 , row =  13 , 13 , col =  1 , 1
time slice:  1236 , checkData =  1 , row =  14 , 14 , col =  1 , 1
time slice:  1317 , checkData =  1 , row =  15 , 15 , col =  1 , 1
time slice:  1398 , checkData =  1 , row =  16 , 16 , col =  1 , 1
time slice:  1479 , checkData =  1 , row =  17 , 17 , col =  1 , 1
time slice:  1560 , checkData =  1 , row =  18 , 18 , col =  1 , 1
time slice:  1641 , checkData =  1 , row =  19 , 19 , col =  1 , 1
time slice:  1722 , checkData =  1 , row =  20 , 20 , col =  1 , 1
time slice:  1803 , checkData =  1 , row =  21 , 21 , col =  1 , 1
time slice:  1884 , checkData =  1 , row =  22 , 22 , col =  1 , 1
time slice:  1965 , checkData =  1 , row =  23 , 23 , col =  1 , 1
time slice:  2046 , checkData =  1 , row =  24 , 24 , col =  1 , 1
time slice:  2127 , checkData =  1 , row =  25 , 25 , col =  1 , 1
time slice:  2208 , checkData =  1 , row =  26 , 26 , col =  1 , 1
time slice:  2289 , checkData =  1 , row =  27 , 27 , col =  1 , 1
time slice:  2370 , checkData =  1 , row =  28 , 28 , col =  1 , 1
time slice:  2451 , checkData =  1 , row =  29 , 29 , col =  1 , 1
time slice:  2532 , checkData =  1 , row =  30 , 30 , col =  1 , 1
time slice:  2613 , checkData =  1 , row =  31 , 31 , col =  1 , 1
time slice:  2694 , checkData =  1 , row =  32 , 32 , col =  1 , 1
time slice:  2775 , checkData =  1 , row =  33 , 33 , col =  1 , 1
time slice:  2856 , checkData =  1 , row =  34 , 34 , col =  1 , 1
time slice:  2937 , checkData =  1 , row =  35 , 35 , col =  1 , 1
time slice:  3018 , checkData =  1 , row =  36 , 36 , col =  1 , 1
time slice:  3099 , checkData =  1 , row =  37 , 37 , col =  1 , 1
time slice:  3180 , checkData =  1 , row =  38 , 38 , col =  1 , 1
time slice:  3261 , checkData =  1 , row =  39 , 39 , col =  1 , 1
time slice:  3342 , checkData =  1 , row =  40 , 40 , col =  1 , 1
time slice:  3423 , checkData =  1 , row =  41 , 41 , col =  1 , 1
time slice:  3504 , checkData =  1 , row =  42 , 42 , col =  1 , 1
time slice:  3585 , checkData =  1 , row =  43 , 43 , col =  1 , 1
time slice:  3666 , checkData =  1 , row =  44 , 44 , col =  1 , 1
time slice:  3747 , checkData =  1 , row =  45 , 45 , col =  1 , 1
time slice:  3828 , checkData =  1 , row =  46 , 46 , col =  1 , 1
time slice:  3909 , checkData =  1 , row =  47 , 47 , col =  1 , 1
time slice:  3990 , checkData =  1 , row =  48 , 48 , col =  1 , 1
time slice:  4071 , checkData =  1 , row =  49 , 49 , col =  1 , 1
time slice:  4152 , checkData =  1 , row =  50 , 50 , col =  1 , 1
time slice:  4233 , checkData =  1 , row =  51 , 51 , col =  1 , 1
time slice:  4314 , checkData =  1 , row =  52 , 52 , col =  1 , 1
time slice:  4395 , checkData =  1 , row =  53 , 53 , col =  1 , 1
time slice:  4476 , checkData =  1 , row =  54 , 54 , col =  1 , 1
time slice:  4557 , checkData =  1 , row =  55 , 55 , col =  1 , 1
time slice:  4638 , checkData =  1 , row =  56 , 56 , col =  1 , 1
time slice:  4719 , checkData =  1 , row =  57 , 57 , col =  1 , 1
time slice:  4800 , checkData =  1 , row =  58 , 58 , col =  1 , 1
time slice:  4881 , checkData =  1 , row =  59 , 59 , col =  1 , 1
time slice:  4962 , checkData =  1 , row =  60 , 60 , col =  1 , 1
time slice:  5043 , checkData =  1 , row =  61 , 61 , col =  1 , 1
time slice:  5124 , checkData =  1 , row =  62 , 62 , col =  1 , 1
time slice:  5205 , checkData =  1 , row =  63 , 63 , col =  1 , 1
time slice:  5286 , checkData =  1 , row =  64 , 64 , col =  1 , 1
time slice:  5367 , checkData =  1 , row =  65 , 65 , col =  1 , 1
time slice:  5448 , checkData =  1 , row =  66 , 66 , col =  1 , 1
time slice:  5529 , checkData =  1 , row =  67 , 67 , col =  1 , 1
time slice:  5610 , checkData =  1 , row =  68 , 68 , col =  1 , 1
time slice:  5691 , checkData =  1 , row =  69 , 69 , col =  1 , 1
time slice:  5772 , checkData =  1 , row =  70 , 70 , col =  1 , 1
time slice:  5853 , checkData =  1 , row =  71 , 71 , col =  1 , 1
time slice:  5934 , checkData =  1 , row =  72 , 72 , col =  1 , 1
time slice:  6015 , checkData =  1 , row =  73 , 73 , col =  1 , 1
time slice:  6096 , checkData =  1 , row =  74 , 74 , col =  1 , 1
time slice:  6177 , checkData =  1 , row =  75 , 75 , col =  1 , 1
time slice:  6258 , checkData =  1 , row =  76 , 76 , col =  1 , 1
time slice:  6339 , checkData =  1 , row =  77 , 77 , col =  1 , 1
time slice:  6420 , checkData =  1 , row =  78 , 78 , col =  1 , 1
time slice:  6501 , checkData =  1 , row =  79 , 79 , col =  1 , 1
time slice:  6582 , checkData =  1 , row =  80 , 80 , col =  1 , 1
time slice:  6663 , checkData =  1 , row =  81 , 81 , col =  1 , 1
time slice:  6744 , checkData =  1 , row =  82 , 82 , col =  1 , 1
time slice:  6825 , checkData =  1 , row =  83 , 83 , col =  1 , 1
time slice:  6906 , checkData =  1 , row =  84 , 84 , col =  1 , 1
time slice:  6987 , checkData =  1 , row =  85 , 85 , col =  1 , 1
time slice:  7068 , checkData =  1 , row =  86 , 86 , col =  1 , 1
time slice:  7149 , checkData =  1 , row =  87 , 87 , col =  1 , 1
time slice:  7230 , checkData =  1 , row =  88 , 88 , col =  1 , 1
time slice:  7311 , checkData =  1 , row =  89 , 89 , col =  1 , 1
time slice:  7392 , checkData =  1 , row =  90 , 90 , col =  1 , 1
time slice:  7473 , checkData =  1 , row =  91 , 91 , col =  1 , 1
time slice:  7554 , checkData =  1 , row =  92 , 92 , col =  1 , 1
time slice:  7635 , checkData =  1 , row =  93 , 93 , col =  1 , 1
time slice:  7716 , checkData =  1 , row =  94 , 94 , col =  1 , 1
time slice:  7797 , checkData =  1 , row =  95 , 95 , col =  1 , 1
time slice:  7878 , checkData =  1 , row =  96 , 96 , col =  1 , 1
time slice:  7959 , checkData =  1 , row =  97 , 97 , col =  1 , 1
time slice:  8040 , checkData =  1 , row =  98 , 98 , col =  1 , 1
time slice:  8121 , checkData =  1 , row =  99 , 99 , col =  1 , 1
time slice:  8202 , checkData =  1 , row =  100 , 100 , col =  1 , 1
time slice:  8283 , checkData =  1 , row =  101 , 101 , col =  1 , 1
time slice:  8364 , checkData =  1 , row =  102 , 102 , col =  1 , 1
time slice:  8445 , checkData =  1 , row =  103 , 103 , col =  1 , 1
time slice:  8526 , checkData =  1 , row =  104 , 104 , col =  1 , 1
time slice:  8607 , checkData =  1 , row =  105 , 105 , col =  1 , 1
time slice:  8688 , checkData =  1 , row =  106 , 106 , col =  1 , 1
time slice:  8769 , checkData =  1 , row =  107 , 107 , col =  1 , 1
time slice:  8850 , checkData =  1 , row =  108 , 108 , col =  1 , 1
time slice:  8931 , checkData =  1 , row =  109 , 109 , col =  1 , 1
time slice:  9012 , checkData =  1 , row =  110 , 110 , col =  1 , 1
time slice:  9093 , checkData =  1 , row =  111 , 111 , col =  1 , 1
time slice:  9174 , checkData =  1 , row =  112 , 112 , col =  1 , 1
time slice:  9255 , checkData =  1 , row =  113 , 113 , col =  1 , 1
time slice:  9336 , checkData =  1 , row =  114 , 114 , col =  1 , 1
time slice:  9417 , checkData =  1 , row =  115 , 115 , col =  1 , 1
time slice:  9498 , checkData =  1 , row =  116 , 116 , col =  1 , 1
time slice:  9579 , checkData =  1 , row =  117 , 117 , col =  1 , 1
time slice:  9660 , checkData =  1 , row =  118 , 118 , col =  1 , 1
time slice:  9741 , checkData =  1 , row =  119 , 119 , col =  1 , 1
time slice:  9822 , checkData =  1 , row =  120 , 120 , col =  1 , 1
time slice:  9903 , checkData =  1 , row =  121 , 121 , col =  1 , 1
time slice:  9984 , checkData =  1 , row =  122 , 122 , col =  1 , 1
time slice:  10065 , checkData =  1 , row =  123 , 123 , col =  1 , 1
time slice:  10146 , checkData =  1 , row =  124 , 124 , col =  1 , 1
time slice:  10227 , checkData =  1 , row =  125 , 125 , col =  1 , 1
time slice:  10308 , checkData =  1 , row =  126 , 126 , col =  1 , 1
time slice:  10389 , checkData =  1 , row =  127 , 127 , col =  1 , 1
time slice:  10492 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  10573 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  10654 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  10735 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  10816 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  10897 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  10978 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  11059 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  11140 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  11221 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  11302 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  11383 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  11464 , checkData =  1 , row =  12 , 12 , col =  1 , 1
time slice:  11545 , checkData =  1 , row =  13 , 13 , col =  1 , 1
time slice:  11626 , checkData =  1 , row =  14 , 14 , col =  1 , 1
time slice:  11707 , checkData =  1 , row =  15 , 15 , col =  1 , 1
time slice:  11788 , checkData =  1 , row =  16 , 16 , col =  1 , 1
time slice:  11869 , checkData =  1 , row =  17 , 17 , col =  1 , 1
time slice:  11950 , checkData =  1 , row =  18 , 18 , col =  1 , 1
time slice:  12031 , checkData =  1 , row =  19 , 19 , col =  1 , 1
time slice:  12112 , checkData =  1 , row =  20 , 20 , col =  1 , 1
time slice:  12193 , checkData =  1 , row =  21 , 21 , col =  1 , 1
time slice:  12274 , checkData =  1 , row =  22 , 22 , col =  1 , 1
time slice:  12355 , checkData =  1 , row =  23 , 23 , col =  1 , 1
time slice:  12436 , checkData =  1 , row =  24 , 24 , col =  1 , 1
time slice:  12517 , checkData =  1 , row =  25 , 25 , col =  1 , 1
time slice:  12598 , checkData =  1 , row =  26 , 26 , col =  1 , 1
time slice:  12679 , checkData =  1 , row =  27 , 27 , col =  1 , 1
time slice:  12760 , checkData =  1 , row =  28 , 28 , col =  1 , 1
time slice:  12841 , checkData =  1 , row =  29 , 29 , col =  1 , 1
time slice:  12922 , checkData =  1 , row =  30 , 30 , col =  1 , 1
time slice:  13003 , checkData =  1 , row =  31 , 31 , col =  1 , 1
time slice:  13084 , checkData =  1 , row =  32 , 32 , col =  1 , 1
time slice:  13165 , checkData =  1 , row =  33 , 33 , col =  1 , 1
time slice:  13246 , checkData =  1 , row =  34 , 34 , col =  1 , 1
time slice:  13327 , checkData =  1 , row =  35 , 35 , col =  1 , 1
time slice:  13408 , checkData =  1 , row =  36 , 36 , col =  1 , 1
time slice:  13489 , checkData =  1 , row =  37 , 37 , col =  1 , 1
time slice:  13570 , checkData =  1 , row =  38 , 38 , col =  1 , 1
time slice:  13651 , checkData =  1 , row =  39 , 39 , col =  1 , 1
time slice:  13732 , checkData =  1 , row =  40 , 40 , col =  1 , 1
time slice:  13813 , checkData =  1 , row =  41 , 41 , col =  1 , 1
time slice:  13894 , checkData =  1 , row =  42 , 42 , col =  1 , 1
time slice:  13975 , checkData =  1 , row =  43 , 43 , col =  1 , 1
time slice:  14056 , checkData =  1 , row =  44 , 44 , col =  1 , 1
time slice:  14137 , checkData =  1 , row =  45 , 45 , col =  1 , 1
time slice:  14218 , checkData =  1 , row =  46 , 46 , col =  1 , 1
time slice:  14299 , checkData =  1 , row =  47 , 47 , col =  1 , 1
time slice:  14380 , checkData =  1 , row =  48 , 48 , col =  1 , 1
time slice:  14461 , checkData =  1 , row =  49 , 49 , col =  1 , 1
time slice:  14542 , checkData =  1 , row =  50 , 50 , col =  1 , 1
time slice:  14623 , checkData =  1 , row =  51 , 51 , col =  1 , 1
time slice:  14704 , checkData =  1 , row =  52 , 52 , col =  1 , 1
time slice:  14785 , checkData =  1 , row =  53 , 53 , col =  1 , 1
time slice:  14866 , checkData =  1 , row =  54 , 54 , col =  1 , 1
time slice:  14947 , checkData =  1 , row =  55 , 55 , col =  1 , 1
time slice:  15028 , checkData =  1 , row =  56 , 56 , col =  1 , 1
time slice:  15109 , checkData =  1 , row =  57 , 57 , col =  1 , 1
time slice:  15190 , checkData =  1 , row =  58 , 58 , col =  1 , 1
time slice:  15271 , checkData =  1 , row =  59 , 59 , col =  1 , 1
time slice:  15352 , checkData =  1 , row =  60 , 60 , col =  1 , 1
time slice:  15433 , checkData =  1 , row =  61 , 61 , col =  1 , 1
time slice:  15514 , checkData =  1 , row =  62 , 62 , col =  1 , 1
time slice:  15595 , checkData =  1 , row =  63 , 63 , col =  1 , 1
time slice:  15676 , checkData =  1 , row =  64 , 64 , col =  1 , 1
time slice:  15757 , checkData =  1 , row =  65 , 65 , col =  1 , 1
time slice:  15838 , checkData =  1 , row =  66 , 66 , col =  1 , 1
time slice:  15919 , checkData =  1 , row =  67 , 67 , col =  1 , 1
time slice:  16000 , checkData =  1 , row =  68 , 68 , col =  1 , 1
time slice:  16081 , checkData =  1 , row =  69 , 69 , col =  1 , 1
time slice:  16162 , checkData =  1 , row =  70 , 70 , col =  1 , 1
time slice:  16243 , checkData =  1 , row =  71 , 71 , col =  1 , 1
time slice:  16324 , checkData =  1 , row =  72 , 72 , col =  1 , 1
time slice:  16405 , checkData =  1 , row =  73 , 73 , col =  1 , 1
time slice:  16486 , checkData =  1 , row =  74 , 74 , col =  1 , 1
time slice:  16567 , checkData =  1 , row =  75 , 75 , col =  1 , 1
time slice:  16648 , checkData =  1 , row =  76 , 76 , col =  1 , 1
time slice:  16729 , checkData =  1 , row =  77 , 77 , col =  1 , 1
time slice:  16810 , checkData =  1 , row =  78 , 78 , col =  1 , 1
time slice:  16891 , checkData =  1 , row =  79 , 79 , col =  1 , 1
time slice:  16972 , checkData =  1 , row =  80 , 80 , col =  1 , 1
time slice:  17053 , checkData =  1 , row =  81 , 81 , col =  1 , 1
time slice:  17134 , checkData =  1 , row =  82 , 82 , col =  1 , 1
time slice:  17215 , checkData =  1 , row =  83 , 83 , col =  1 , 1
time slice:  17296 , checkData =  1 , row =  84 , 84 , col =  1 , 1
time slice:  17377 , checkData =  1 , row =  85 , 85 , col =  1 , 1
time slice:  17458 , checkData =  1 , row =  86 , 86 , col =  1 , 1
time slice:  17539 , checkData =  1 , row =  87 , 87 , col =  1 , 1
time slice:  17620 , checkData =  1 , row =  88 , 88 , col =  1 , 1
time slice:  17701 , checkData =  1 , row =  89 , 89 , col =  1 , 1
time slice:  17782 , checkData =  1 , row =  90 , 90 , col =  1 , 1
time slice:  17863 , checkData =  1 , row =  91 , 91 , col =  1 , 1
time slice:  17944 , checkData =  1 , row =  92 , 92 , col =  1 , 1
time slice:  18025 , checkData =  1 , row =  93 , 93 , col =  1 , 1
time slice:  18106 , checkData =  1 , row =  94 , 94 , col =  1 , 1
time slice:  18187 , checkData =  1 , row =  95 , 95 , col =  1 , 1
time slice:  18268 , checkData =  1 , row =  96 , 96 , col =  1 , 1
time slice:  18349 , checkData =  1 , row =  97 , 97 , col =  1 , 1
time slice:  18430 , checkData =  1 , row =  98 , 98 , col =  1 , 1
time slice:  18511 , checkData =  1 , row =  99 , 99 , col =  1 , 1
time slice:  18592 , checkData =  1 , row =  100 , 100 , col =  1 , 1
time slice:  18673 , checkData =  1 , row =  101 , 101 , col =  1 , 1
time slice:  18754 , checkData =  1 , row =  102 , 102 , col =  1 , 1
time slice:  18835 , checkData =  1 , row =  103 , 103 , col =  1 , 1
time slice:  18916 , checkData =  1 , row =  104 , 104 , col =  1 , 1
time slice:  18997 , checkData =  1 , row =  105 , 105 , col =  1 , 1
time slice:  19078 , checkData =  1 , row =  106 , 106 , col =  1 , 1
time slice:  19159 , checkData =  1 , row =  107 , 107 , col =  1 , 1
time slice:  19240 , checkData =  1 , row =  108 , 108 , col =  1 , 1
time slice:  19321 , checkData =  1 , row =  109 , 109 , col =  1 , 1
time slice:  19402 , checkData =  1 , row =  110 , 110 , col =  1 , 1
time slice:  19483 , checkData =  1 , row =  111 , 111 , col =  1 , 1
time slice:  19564 , checkData =  1 , row =  112 , 112 , col =  1 , 1
time slice:  19645 , checkData =  1 , row =  113 , 113 , col =  1 , 1
time slice:  19726 , checkData =  1 , row =  114 , 114 , col =  1 , 1
time slice:  19807 , checkData =  1 , row =  115 , 115 , col =  1 , 1
time slice:  19888 , checkData =  1 , row =  116 , 116 , col =  1 , 1
time slice:  19969 , checkData =  1 , row =  117 , 117 , col =  1 , 1
time slice:  20050 , checkData =  1 , row =  118 , 118 , col =  1 , 1
time slice:  20131 , checkData =  1 , row =  119 , 119 , col =  1 , 1
time slice:  20212 , checkData =  1 , row =  120 , 120 , col =  1 , 1
time slice:  20293 , checkData =  1 , row =  121 , 121 , col =  1 , 1
time slice:  20374 , checkData =  1 , row =  122 , 122 , col =  1 , 1
time slice:  20455 , checkData =  1 , row =  123 , 123 , col =  1 , 1
time slice:  20536 , checkData =  1 , row =  124 , 124 , col =  1 , 1
time slice:  20617 , checkData =  1 , row =  125 , 125 , col =  1 , 1
time slice:  20698 , checkData =  1 , row =  126 , 126 , col =  1 , 1
time slice:  20779 , checkData =  1 , row =  127 , 127 , col =  1 , 1
time slice:  20882 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  20963 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  21044 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  21125 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  21206 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  21287 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  21368 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  21449 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  21530 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  21611 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  21692 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  21773 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  21854 , checkData =  1 , row =  12 , 12 , col =  1 , 1
time slice:  21935 , checkData =  1 , row =  13 , 13 , col =  1 , 1
time slice:  22016 , checkData =  1 , row =  14 , 14 , col =  1 , 1
time slice:  22097 , checkData =  1 , row =  15 , 15 , col =  1 , 1
time slice:  22178 , checkData =  1 , row =  16 , 16 , col =  1 , 1
time slice:  22259 , checkData =  1 , row =  17 , 17 , col =  1 , 1
time slice:  22340 , checkData =  1 , row =  18 , 18 , col =  1 , 1
time slice:  22421 , checkData =  1 , row =  19 , 19 , col =  1 , 1
time slice:  22502 , checkData =  1 , row =  20 , 20 , col =  1 , 1
time slice:  22583 , checkData =  1 , row =  21 , 21 , col =  1 , 1
time slice:  22664 , checkData =  1 , row =  22 , 22 , col =  1 , 1
time slice:  22745 , checkData =  1 , row =  23 , 23 , col =  1 , 1
time slice:  22826 , checkData =  1 , row =  24 , 24 , col =  1 , 1
time slice:  22907 , checkData =  1 , row =  25 , 25 , col =  1 , 1
time slice:  22988 , checkData =  1 , row =  26 , 26 , col =  1 , 1
time slice:  23069 , checkData =  1 , row =  27 , 27 , col =  1 , 1
time slice:  23150 , checkData =  1 , row =  28 , 28 , col =  1 , 1
time slice:  23231 , checkData =  1 , row =  29 , 29 , col =  1 , 1
time slice:  23312 , checkData =  1 , row =  30 , 30 , col =  1 , 1
time slice:  23393 , checkData =  1 , row =  31 , 31 , col =  1 , 1
time slice:  23474 , checkData =  1 , row =  32 , 32 , col =  1 , 1
time slice:  23555 , checkData =  1 , row =  33 , 33 , col =  1 , 1
time slice:  23636 , checkData =  1 , row =  34 , 34 , col =  1 , 1
time slice:  23717 , checkData =  1 , row =  35 , 35 , col =  1 , 1
time slice:  23798 , checkData =  1 , row =  36 , 36 , col =  1 , 1
time slice:  23879 , checkData =  1 , row =  37 , 37 , col =  1 , 1
time slice:  23960 , checkData =  1 , row =  38 , 38 , col =  1 , 1
time slice:  24041 , checkData =  1 , row =  39 , 39 , col =  1 , 1
time slice:  24122 , checkData =  1 , row =  40 , 40 , col =  1 , 1
time slice:  24203 , checkData =  1 , row =  41 , 41 , col =  1 , 1
time slice:  24284 , checkData =  1 , row =  42 , 42 , col =  1 , 1
time slice:  24365 , checkData =  1 , row =  43 , 43 , col =  1 , 1
time slice:  24446 , checkData =  1 , row =  44 , 44 , col =  1 , 1
time slice:  24527 , checkData =  1 , row =  45 , 45 , col =  1 , 1
time slice:  24608 , checkData =  1 , row =  46 , 46 , col =  1 , 1
time slice:  24689 , checkData =  1 , row =  47 , 47 , col =  1 , 1
time slice:  24770 , checkData =  1 , row =  48 , 48 , col =  1 , 1
time slice:  24851 , checkData =  1 , row =  49 , 49 , col =  1 , 1
time slice:  24932 , checkData =  1 , row =  50 , 50 , col =  1 , 1
time slice:  25013 , checkData =  1 , row =  51 , 51 , col =  1 , 1
time slice:  25094 , checkData =  1 , row =  52 , 52 , col =  1 , 1
time slice:  25175 , checkData =  1 , row =  53 , 53 , col =  1 , 1
time slice:  25256 , checkData =  1 , row =  54 , 54 , col =  1 , 1
time slice:  25337 , checkData =  1 , row =  55 , 55 , col =  1 , 1
time slice:  25418 , checkData =  1 , row =  56 , 56 , col =  1 , 1
time slice:  25499 , checkData =  1 , row =  57 , 57 , col =  1 , 1
time slice:  25580 , checkData =  1 , row =  58 , 58 , col =  1 , 1
time slice:  25661 , checkData =  1 , row =  59 , 59 , col =  1 , 1
time slice:  25742 , checkData =  1 , row =  60 , 60 , col =  1 , 1
time slice:  25823 , checkData =  1 , row =  61 , 61 , col =  1 , 1
time slice:  25904 , checkData =  1 , row =  62 , 62 , col =  1 , 1
time slice:  25985 , checkData =  1 , row =  63 , 63 , col =  1 , 1
time slice:  26066 , checkData =  1 , row =  64 , 64 , col =  1 , 1
time slice:  26147 , checkData =  1 , row =  65 , 65 , col =  1 , 1
time slice:  26228 , checkData =  1 , row =  66 , 66 , col =  1 , 1
time slice:  26309 , checkData =  1 , row =  67 , 67 , col =  1 , 1
time slice:  26390 , checkData =  1 , row =  68 , 68 , col =  1 , 1
time slice:  26471 , checkData =  1 , row =  69 , 69 , col =  1 , 1
time slice:  26552 , checkData =  1 , row =  70 , 70 , col =  1 , 1
time slice:  26633 , checkData =  1 , row =  71 , 71 , col =  1 , 1
time slice:  26714 , checkData =  1 , row =  72 , 72 , col =  1 , 1
time slice:  26795 , checkData =  1 , row =  73 , 73 , col =  1 , 1
time slice:  26876 , checkData =  1 , row =  74 , 74 , col =  1 , 1
time slice:  26957 , checkData =  1 , row =  75 , 75 , col =  1 , 1
time slice:  27038 , checkData =  1 , row =  76 , 76 , col =  1 , 1
time slice:  27119 , checkData =  1 , row =  77 , 77 , col =  1 , 1
time slice:  27200 , checkData =  1 , row =  78 , 78 , col =  1 , 1
time slice:  27281 , checkData =  1 , row =  79 , 79 , col =  1 , 1
time slice:  27362 , checkData =  1 , row =  80 , 80 , col =  1 , 1
time slice:  27443 , checkData =  1 , row =  81 , 81 , col =  1 , 1
time slice:  27524 , checkData =  1 , row =  82 , 82 , col =  1 , 1
time slice:  27605 , checkData =  1 , row =  83 , 83 , col =  1 , 1
time slice:  27686 , checkData =  1 , row =  84 , 84 , col =  1 , 1
time slice:  27767 , checkData =  1 , row =  85 , 85 , col =  1 , 1
time slice:  27848 , checkData =  1 , row =  86 , 86 , col =  1 , 1
time slice:  27929 , checkData =  1 , row =  87 , 87 , col =  1 , 1
time slice:  28010 , checkData =  1 , row =  88 , 88 , col =  1 , 1
time slice:  28091 , checkData =  1 , row =  89 , 89 , col =  1 , 1
time slice:  28172 , checkData =  1 , row =  90 , 90 , col =  1 , 1
time slice:  28253 , checkData =  1 , row =  91 , 91 , col =  1 , 1
time slice:  28334 , checkData =  1 , row =  92 , 92 , col =  1 , 1
time slice:  28415 , checkData =  1 , row =  93 , 93 , col =  1 , 1
time slice:  28496 , checkData =  1 , row =  94 , 94 , col =  1 , 1
time slice:  28577 , checkData =  1 , row =  95 , 95 , col =  1 , 1
time slice:  28658 , checkData =  1 , row =  96 , 96 , col =  1 , 1
time slice:  28739 , checkData =  1 , row =  97 , 97 , col =  1 , 1
time slice:  28820 , checkData =  1 , row =  98 , 98 , col =  1 , 1
time slice:  28901 , checkData =  1 , row =  99 , 99 , col =  1 , 1
time slice:  28982 , checkData =  1 , row =  100 , 100 , col =  1 , 1
time slice:  29063 , checkData =  1 , row =  101 , 101 , col =  1 , 1
time slice:  29144 , checkData =  1 , row =  102 , 102 , col =  1 , 1
time slice:  29225 , checkData =  1 , row =  103 , 103 , col =  1 , 1
time slice:  29306 , checkData =  1 , row =  104 , 104 , col =  1 , 1
time slice:  29387 , checkData =  1 , row =  105 , 105 , col =  1 , 1
time slice:  29468 , checkData =  1 , row =  106 , 106 , col =  1 , 1
time slice:  29549 , checkData =  1 , row =  107 , 107 , col =  1 , 1
time slice:  29630 , checkData =  1 , row =  108 , 108 , col =  1 , 1
time slice:  29711 , checkData =  1 , row =  109 , 109 , col =  1 , 1
time slice:  29792 , checkData =  1 , row =  110 , 110 , col =  1 , 1
time slice:  29873 , checkData =  1 , row =  111 , 111 , col =  1 , 1
time slice:  29954 , checkData =  1 , row =  112 , 112 , col =  1 , 1
time slice:  30035 , checkData =  1 , row =  113 , 113 , col =  1 , 1
time slice:  30116 , checkData =  1 , row =  114 , 114 , col =  1 , 1
time slice:  30197 , checkData =  1 , row =  115 , 115 , col =  1 , 1
time slice:  30278 , checkData =  1 , row =  116 , 116 , col =  1 , 1
time slice:  30359 , checkData =  1 , row =  117 , 117 , col =  1 , 1
time slice:  30440 , checkData =  1 , row =  118 , 118 , col =  1 , 1
time slice:  30521 , checkData =  1 , row =  119 , 119 , col =  1 , 1
time slice:  30602 , checkData =  1 , row =  120 , 120 , col =  1 , 1
time slice:  30683 , checkData =  1 , row =  121 , 121 , col =  1 , 1
time slice:  30764 , checkData =  1 , row =  122 , 122 , col =  1 , 1
time slice:  30845 , checkData =  1 , row =  123 , 123 , col =  1 , 1
time slice:  30926 , checkData =  1 , row =  124 , 124 , col =  1 , 1
time slice:  31007 , checkData =  1 , row =  125 , 125 , col =  1 , 1
time slice:  31088 , checkData =  1 , row =  126 , 126 , col =  1 , 1
time slice:  31169 , checkData =  1 , row =  127 , 127 , col =  1 , 1
time slice:  31272 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  31353 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  31434 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  31515 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  31596 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  31677 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  31758 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  31839 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  31920 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  32001 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  32082 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  32163 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  32244 , checkData =  1 , row =  12 , 12 , col =  1 , 1
time slice:  32325 , checkData =  1 , row =  13 , 13 , col =  1 , 1
time slice:  32406 , checkData =  1 , row =  14 , 14 , col =  1 , 1
time slice:  32487 , checkData =  1 , row =  15 , 15 , col =  1 , 1
time slice:  32568 , checkData =  1 , row =  16 , 16 , col =  1 , 1
time slice:  32649 , checkData =  1 , row =  17 , 17 , col =  1 , 1
time slice:  32730 , checkData =  1 , row =  18 , 18 , col =  1 , 1
REAL test results: match efficiency =  2 / 4  =  50.0 %
[VipramCom: runTest] On memory block  11
total time slices =  19184
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  19684
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  19184
list2 lenghth =  19712
newlist1 lenghth =  19184
newlist2 lenghth =  19712
time slice:  44 , checkData =  1 , row =  19 , 20 , col =  1 , 1
time slice:  125 , checkData =  1 , row =  20 , 21 , col =  1 , 1
time slice:  206 , checkData =  1 , row =  21 , 22 , col =  1 , 1
time slice:  287 , checkData =  1 , row =  22 , 23 , col =  1 , 1
time slice:  368 , checkData =  1 , row =  23 , 24 , col =  1 , 1
time slice:  449 , checkData =  1 , row =  24 , 25 , col =  1 , 1
time slice:  530 , checkData =  1 , row =  25 , 26 , col =  1 , 1
time slice:  611 , checkData =  1 , row =  26 , 27 , col =  1 , 1
time slice:  692 , checkData =  1 , row =  27 , 28 , col =  1 , 1
time slice:  773 , checkData =  1 , row =  28 , 29 , col =  1 , 1
time slice:  854 , checkData =  1 , row =  29 , 30 , col =  1 , 1
time slice:  935 , checkData =  1 , row =  30 , 31 , col =  1 , 1
time slice:  1016 , checkData =  1 , row =  31 , 32 , col =  1 , 1
time slice:  1097 , checkData =  1 , row =  32 , 33 , col =  1 , 1
time slice:  1178 , checkData =  1 , row =  33 , 34 , col =  1 , 1
time slice:  1259 , checkData =  1 , row =  34 , 35 , col =  1 , 1
time slice:  1340 , checkData =  1 , row =  35 , 36 , col =  1 , 1
time slice:  1421 , checkData =  1 , row =  36 , 37 , col =  1 , 1
time slice:  1502 , checkData =  1 , row =  37 , 38 , col =  1 , 1
time slice:  1583 , checkData =  1 , row =  38 , 39 , col =  1 , 1
time slice:  1664 , checkData =  1 , row =  39 , 40 , col =  1 , 1
time slice:  1745 , checkData =  1 , row =  40 , 41 , col =  1 , 1
time slice:  1826 , checkData =  1 , row =  41 , 42 , col =  1 , 1
time slice:  1907 , checkData =  1 , row =  42 , 43 , col =  1 , 1
time slice:  1988 , checkData =  1 , row =  43 , 44 , col =  1 , 1
time slice:  2069 , checkData =  1 , row =  44 , 45 , col =  1 , 1
time slice:  2150 , checkData =  1 , row =  45 , 46 , col =  1 , 1
time slice:  2231 , checkData =  1 , row =  46 , 47 , col =  1 , 1
time slice:  2312 , checkData =  1 , row =  47 , 48 , col =  1 , 1
time slice:  2393 , checkData =  1 , row =  48 , 49 , col =  1 , 1
time slice:  2474 , checkData =  1 , row =  49 , 50 , col =  1 , 1
time slice:  2555 , checkData =  1 , row =  50 , 51 , col =  1 , 1
time slice:  2636 , checkData =  1 , row =  51 , 52 , col =  1 , 1
time slice:  2717 , checkData =  1 , row =  52 , 53 , col =  1 , 1
time slice:  2798 , checkData =  1 , row =  53 , 54 , col =  1 , 1
time slice:  2879 , checkData =  1 , row =  54 , 55 , col =  1 , 1
time slice:  2960 , checkData =  1 , row =  55 , 56 , col =  1 , 1
time slice:  3041 , checkData =  1 , row =  56 , 57 , col =  1 , 1
time slice:  3122 , checkData =  1 , row =  57 , 58 , col =  1 , 1
time slice:  3203 , checkData =  1 , row =  58 , 59 , col =  1 , 1
time slice:  3284 , checkData =  1 , row =  59 , 60 , col =  1 , 1
time slice:  3365 , checkData =  1 , row =  60 , 61 , col =  1 , 1
time slice:  3446 , checkData =  1 , row =  61 , 62 , col =  1 , 1
time slice:  3527 , checkData =  1 , row =  62 , 63 , col =  1 , 1
time slice:  3608 , checkData =  1 , row =  63 , 64 , col =  1 , 1
time slice:  3689 , checkData =  1 , row =  64 , 65 , col =  1 , 1
time slice:  3770 , checkData =  1 , row =  65 , 66 , col =  1 , 1
time slice:  3851 , checkData =  1 , row =  66 , 67 , col =  1 , 1
time slice:  3932 , checkData =  1 , row =  67 , 68 , col =  1 , 1
time slice:  4013 , checkData =  1 , row =  68 , 69 , col =  1 , 1
time slice:  4094 , checkData =  1 , row =  69 , 70 , col =  1 , 1
time slice:  4175 , checkData =  1 , row =  70 , 71 , col =  1 , 1
time slice:  4256 , checkData =  1 , row =  71 , 72 , col =  1 , 1
time slice:  4337 , checkData =  1 , row =  72 , 73 , col =  1 , 1
time slice:  4418 , checkData =  1 , row =  73 , 74 , col =  1 , 1
time slice:  4499 , checkData =  1 , row =  74 , 75 , col =  1 , 1
time slice:  4580 , checkData =  1 , row =  75 , 76 , col =  1 , 1
time slice:  4661 , checkData =  1 , row =  76 , 77 , col =  1 , 1
time slice:  4742 , checkData =  1 , row =  77 , 78 , col =  1 , 1
time slice:  4823 , checkData =  1 , row =  78 , 79 , col =  1 , 1
time slice:  4904 , checkData =  1 , row =  79 , 80 , col =  1 , 1
time slice:  4985 , checkData =  1 , row =  80 , 81 , col =  1 , 1
time slice:  5066 , checkData =  1 , row =  81 , 82 , col =  1 , 1
time slice:  5147 , checkData =  1 , row =  82 , 83 , col =  1 , 1
time slice:  5228 , checkData =  1 , row =  83 , 84 , col =  1 , 1
time slice:  5309 , checkData =  1 , row =  84 , 85 , col =  1 , 1
time slice:  5390 , checkData =  1 , row =  85 , 86 , col =  1 , 1
time slice:  5471 , checkData =  1 , row =  86 , 87 , col =  1 , 1
time slice:  5552 , checkData =  1 , row =  87 , 88 , col =  1 , 1
time slice:  5633 , checkData =  1 , row =  88 , 89 , col =  1 , 1
time slice:  5714 , checkData =  1 , row =  89 , 90 , col =  1 , 1
time slice:  5795 , checkData =  1 , row =  90 , 91 , col =  1 , 1
time slice:  5876 , checkData =  1 , row =  91 , 92 , col =  1 , 1
time slice:  5957 , checkData =  1 , row =  92 , 93 , col =  1 , 1
time slice:  6038 , checkData =  1 , row =  93 , 94 , col =  1 , 1
time slice:  6119 , checkData =  1 , row =  94 , 95 , col =  1 , 1
time slice:  6200 , checkData =  1 , row =  95 , 96 , col =  1 , 1
time slice:  6281 , checkData =  1 , row =  96 , 97 , col =  1 , 1
time slice:  6362 , checkData =  1 , row =  97 , 98 , col =  1 , 1
time slice:  6443 , checkData =  1 , row =  98 , 99 , col =  1 , 1
time slice:  6524 , checkData =  1 , row =  99 , 100 , col =  1 , 1
time slice:  6605 , checkData =  1 , row =  100 , 101 , col =  1 , 1
time slice:  6686 , checkData =  1 , row =  101 , 102 , col =  1 , 1
time slice:  6767 , checkData =  1 , row =  102 , 103 , col =  1 , 1
time slice:  6848 , checkData =  1 , row =  103 , 104 , col =  1 , 1
time slice:  6929 , checkData =  1 , row =  104 , 105 , col =  1 , 1
time slice:  7010 , checkData =  1 , row =  105 , 106 , col =  1 , 1
time slice:  7091 , checkData =  1 , row =  106 , 107 , col =  1 , 1
time slice:  7172 , checkData =  1 , row =  107 , 108 , col =  1 , 1
time slice:  7253 , checkData =  1 , row =  108 , 109 , col =  1 , 1
time slice:  7334 , checkData =  1 , row =  109 , 110 , col =  1 , 1
time slice:  7415 , checkData =  1 , row =  110 , 111 , col =  1 , 1
time slice:  7496 , checkData =  1 , row =  111 , 112 , col =  1 , 1
time slice:  7577 , checkData =  1 , row =  112 , 113 , col =  1 , 1
time slice:  7658 , checkData =  1 , row =  113 , 114 , col =  1 , 1
time slice:  7739 , checkData =  1 , row =  114 , 115 , col =  1 , 1
time slice:  7820 , checkData =  1 , row =  115 , 116 , col =  1 , 1
time slice:  7901 , checkData =  1 , row =  116 , 117 , col =  1 , 1
time slice:  7982 , checkData =  1 , row =  117 , 118 , col =  1 , 1
time slice:  8063 , checkData =  1 , row =  118 , 119 , col =  1 , 1
time slice:  8144 , checkData =  1 , row =  119 , 120 , col =  1 , 1
time slice:  8225 , checkData =  1 , row =  120 , 121 , col =  1 , 1
time slice:  8306 , checkData =  1 , row =  121 , 122 , col =  1 , 1
time slice:  8387 , checkData =  1 , row =  122 , 123 , col =  1 , 1
time slice:  8468 , checkData =  1 , row =  123 , 124 , col =  1 , 1
time slice:  8549 , checkData =  1 , row =  124 , 125 , col =  1 , 1
time slice:  8630 , checkData =  1 , row =  125 , 126 , col =  1 , 1
time slice:  8711 , checkData =  1 , row =  126 , 127 , col =  1 , 1
time slice:  8792 , checkData =  1 , row =  127 , 22 , col =  1 , 0
time slice:  8895 , checkData =  1 , row =  0 , 1 , col =  1 , 1
time slice:  8976 , checkData =  1 , row =  1 , 2 , col =  1 , 1
time slice:  9057 , checkData =  1 , row =  2 , 3 , col =  1 , 1
time slice:  9138 , checkData =  1 , row =  3 , 4 , col =  1 , 1
time slice:  9219 , checkData =  1 , row =  4 , 5 , col =  1 , 1
time slice:  9300 , checkData =  1 , row =  5 , 6 , col =  1 , 1
time slice:  9381 , checkData =  1 , row =  6 , 7 , col =  1 , 1
time slice:  9462 , checkData =  1 , row =  7 , 8 , col =  1 , 1
time slice:  9543 , checkData =  1 , row =  8 , 9 , col =  1 , 1
time slice:  9624 , checkData =  1 , row =  9 , 10 , col =  1 , 1
time slice:  9705 , checkData =  1 , row =  10 , 11 , col =  1 , 1
time slice:  9786 , checkData =  1 , row =  11 , 12 , col =  1 , 1
time slice:  9867 , checkData =  1 , row =  12 , 13 , col =  1 , 1
time slice:  9948 , checkData =  1 , row =  13 , 14 , col =  1 , 1
time slice:  10029 , checkData =  1 , row =  14 , 15 , col =  1 , 1
time slice:  10110 , checkData =  1 , row =  15 , 16 , col =  1 , 1
time slice:  10191 , checkData =  1 , row =  16 , 17 , col =  1 , 1
time slice:  10272 , checkData =  1 , row =  17 , 18 , col =  1 , 1
time slice:  10353 , checkData =  1 , row =  18 , 19 , col =  1 , 1
time slice:  10434 , checkData =  1 , row =  19 , 20 , col =  1 , 1
time slice:  10515 , checkData =  1 , row =  20 , 21 , col =  1 , 1
time slice:  10596 , checkData =  1 , row =  21 , 22 , col =  1 , 1
time slice:  10677 , checkData =  1 , row =  22 , 23 , col =  1 , 1
time slice:  10758 , checkData =  1 , row =  23 , 24 , col =  1 , 1
time slice:  10839 , checkData =  1 , row =  24 , 25 , col =  1 , 1
time slice:  10920 , checkData =  1 , row =  25 , 26 , col =  1 , 1
time slice:  11001 , checkData =  1 , row =  26 , 27 , col =  1 , 1
time slice:  11082 , checkData =  1 , row =  27 , 28 , col =  1 , 1
time slice:  11163 , checkData =  1 , row =  28 , 29 , col =  1 , 1
time slice:  11244 , checkData =  1 , row =  29 , 30 , col =  1 , 1
time slice:  11325 , checkData =  1 , row =  30 , 31 , col =  1 , 1
time slice:  11406 , checkData =  1 , row =  31 , 32 , col =  1 , 1
time slice:  11487 , checkData =  1 , row =  32 , 33 , col =  1 , 1
time slice:  11568 , checkData =  1 , row =  33 , 34 , col =  1 , 1
time slice:  11649 , checkData =  1 , row =  34 , 35 , col =  1 , 1
time slice:  11730 , checkData =  1 , row =  35 , 36 , col =  1 , 1
time slice:  11811 , checkData =  1 , row =  36 , 37 , col =  1 , 1
time slice:  11892 , checkData =  1 , row =  37 , 38 , col =  1 , 1
time slice:  11973 , checkData =  1 , row =  38 , 39 , col =  1 , 1
time slice:  12054 , checkData =  1 , row =  39 , 40 , col =  1 , 1
time slice:  12135 , checkData =  1 , row =  40 , 41 , col =  1 , 1
time slice:  12216 , checkData =  1 , row =  41 , 42 , col =  1 , 1
time slice:  12297 , checkData =  1 , row =  42 , 43 , col =  1 , 1
time slice:  12378 , checkData =  1 , row =  43 , 44 , col =  1 , 1
time slice:  12459 , checkData =  1 , row =  44 , 45 , col =  1 , 1
time slice:  12540 , checkData =  1 , row =  45 , 46 , col =  1 , 1
time slice:  12621 , checkData =  1 , row =  46 , 47 , col =  1 , 1
time slice:  12702 , checkData =  1 , row =  47 , 48 , col =  1 , 1
time slice:  12783 , checkData =  1 , row =  48 , 49 , col =  1 , 1
time slice:  12864 , checkData =  1 , row =  49 , 50 , col =  1 , 1
time slice:  12945 , checkData =  1 , row =  50 , 51 , col =  1 , 1
time slice:  13026 , checkData =  1 , row =  51 , 52 , col =  1 , 1
time slice:  13107 , checkData =  1 , row =  52 , 53 , col =  1 , 1
time slice:  13188 , checkData =  1 , row =  53 , 54 , col =  1 , 1
time slice:  13269 , checkData =  1 , row =  54 , 55 , col =  1 , 1
time slice:  13350 , checkData =  1 , row =  55 , 56 , col =  1 , 1
time slice:  13431 , checkData =  1 , row =  56 , 57 , col =  1 , 1
time slice:  13512 , checkData =  1 , row =  57 , 58 , col =  1 , 1
time slice:  13593 , checkData =  1 , row =  58 , 59 , col =  1 , 1
time slice:  13674 , checkData =  1 , row =  59 , 60 , col =  1 , 1
time slice:  13755 , checkData =  1 , row =  60 , 61 , col =  1 , 1
time slice:  13836 , checkData =  1 , row =  61 , 62 , col =  1 , 1
time slice:  13917 , checkData =  1 , row =  62 , 63 , col =  1 , 1
time slice:  13998 , checkData =  1 , row =  63 , 64 , col =  1 , 1
time slice:  14079 , checkData =  1 , row =  64 , 65 , col =  1 , 1
time slice:  14160 , checkData =  1 , row =  65 , 66 , col =  1 , 1
time slice:  14241 , checkData =  1 , row =  66 , 67 , col =  1 , 1
time slice:  14322 , checkData =  1 , row =  67 , 68 , col =  1 , 1
time slice:  14403 , checkData =  1 , row =  68 , 69 , col =  1 , 1
time slice:  14484 , checkData =  1 , row =  69 , 70 , col =  1 , 1
time slice:  14565 , checkData =  1 , row =  70 , 71 , col =  1 , 1
time slice:  14646 , checkData =  1 , row =  71 , 72 , col =  1 , 1
time slice:  14727 , checkData =  1 , row =  72 , 73 , col =  1 , 1
time slice:  14808 , checkData =  1 , row =  73 , 74 , col =  1 , 1
time slice:  14889 , checkData =  1 , row =  74 , 75 , col =  1 , 1
time slice:  14970 , checkData =  1 , row =  75 , 76 , col =  1 , 1
time slice:  15051 , checkData =  1 , row =  76 , 77 , col =  1 , 1
time slice:  15132 , checkData =  1 , row =  77 , 78 , col =  1 , 1
time slice:  15213 , checkData =  1 , row =  78 , 79 , col =  1 , 1
time slice:  15294 , checkData =  1 , row =  79 , 80 , col =  1 , 1
time slice:  15375 , checkData =  1 , row =  80 , 81 , col =  1 , 1
time slice:  15456 , checkData =  1 , row =  81 , 82 , col =  1 , 1
time slice:  15537 , checkData =  1 , row =  82 , 83 , col =  1 , 1
time slice:  15618 , checkData =  1 , row =  83 , 84 , col =  1 , 1
time slice:  15699 , checkData =  1 , row =  84 , 85 , col =  1 , 1
time slice:  15780 , checkData =  1 , row =  85 , 86 , col =  1 , 1
time slice:  15861 , checkData =  1 , row =  86 , 87 , col =  1 , 1
time slice:  15942 , checkData =  1 , row =  87 , 88 , col =  1 , 1
time slice:  16023 , checkData =  1 , row =  88 , 89 , col =  1 , 1
time slice:  16104 , checkData =  1 , row =  89 , 90 , col =  1 , 1
time slice:  16185 , checkData =  1 , row =  90 , 91 , col =  1 , 1
time slice:  16266 , checkData =  1 , row =  91 , 92 , col =  1 , 1
time slice:  16347 , checkData =  1 , row =  92 , 93 , col =  1 , 1
time slice:  16428 , checkData =  1 , row =  93 , 94 , col =  1 , 1
time slice:  16509 , checkData =  1 , row =  94 , 95 , col =  1 , 1
time slice:  16590 , checkData =  1 , row =  95 , 96 , col =  1 , 1
time slice:  16671 , checkData =  1 , row =  96 , 97 , col =  1 , 1
time slice:  16752 , checkData =  1 , row =  97 , 98 , col =  1 , 1
time slice:  16833 , checkData =  1 , row =  98 , 99 , col =  1 , 1
time slice:  16914 , checkData =  1 , row =  99 , 100 , col =  1 , 1
time slice:  16995 , checkData =  1 , row =  100 , 101 , col =  1 , 1
time slice:  17076 , checkData =  1 , row =  101 , 102 , col =  1 , 1
time slice:  17157 , checkData =  1 , row =  102 , 103 , col =  1 , 1
time slice:  17238 , checkData =  1 , row =  103 , 104 , col =  1 , 1
time slice:  17319 , checkData =  1 , row =  104 , 105 , col =  1 , 1
time slice:  17400 , checkData =  1 , row =  105 , 106 , col =  1 , 1
time slice:  17481 , checkData =  1 , row =  106 , 107 , col =  1 , 1
time slice:  17562 , checkData =  1 , row =  107 , 108 , col =  1 , 1
time slice:  17643 , checkData =  1 , row =  108 , 109 , col =  1 , 1
time slice:  17724 , checkData =  1 , row =  109 , 110 , col =  1 , 1
time slice:  17805 , checkData =  1 , row =  110 , 111 , col =  1 , 1
time slice:  17886 , checkData =  1 , row =  111 , 112 , col =  1 , 1
time slice:  17967 , checkData =  1 , row =  112 , 113 , col =  1 , 1
time slice:  18048 , checkData =  1 , row =  113 , 114 , col =  1 , 1
time slice:  18129 , checkData =  1 , row =  114 , 115 , col =  1 , 1
time slice:  18210 , checkData =  1 , row =  115 , 116 , col =  1 , 1
time slice:  18291 , checkData =  1 , row =  116 , 117 , col =  1 , 1
time slice:  18372 , checkData =  1 , row =  117 , 118 , col =  1 , 1
time slice:  18453 , checkData =  1 , row =  118 , 119 , col =  1 , 1
time slice:  18534 , checkData =  1 , row =  119 , 120 , col =  1 , 1
time slice:  18615 , checkData =  1 , row =  120 , 121 , col =  1 , 1
time slice:  18696 , checkData =  1 , row =  121 , 122 , col =  1 , 1
time slice:  18777 , checkData =  1 , row =  122 , 123 , col =  1 , 1
time slice:  18858 , checkData =  1 , row =  123 , 124 , col =  1 , 1
time slice:  18939 , checkData =  1 , row =  124 , 125 , col =  1 , 1
time slice:  19020 , checkData =  1 , row =  125 , 126 , col =  1 , 1
time slice:  19101 , checkData =  1 , row =  126 , 127 , col =  1 , 1
time slice:  19182 , checkData =  1 , row =  127 , 22 , col =  1 , 0
REAL test results: match efficiency =  3 / 5  =  60.0 %
len(vc1._i_dvdd) =  12
len(vc1._i_vdd) =  12
len(vc1._i_vdd) =  12
06:19:46

06:19:47
[?1034h---> performance testing REAL match efficiency at frequency =  80  and voltages(vprech, vdd, vdd):  30 30 30
data match: 32767 ,data miss: 0 , Multiplier =  9  freq:  80
RUNNING LOAD MODE!!
RUN LOAD+CHECK MODE!!
done
------------------------
-----> written to output/tmp1_i.txt
[ 0.0% done[ 1.0% done[ 2.0% done[ 3.0% done[ 4.0% done[ 5.0% done[= 6.0% done[= 7.0% done[= 8.0% done[= 9.0% done[= 10.0% done[== 11.0% done[== 12.0% done[== 13.0% done[== 14.0% done[== 15.0% done[=== 16.0% done[=== 17.0% done[=== 18.0% done[=== 19.0% done[=== 20.0% done[==== 21.0% done[==== 22.0% done[==== 23.0% done[==== 24.0% done[==== 25.0% done[===== 26.0% done[===== 27.0% done[===== 28.0% done[===== 29.0% done[===== 30.0% done[====== 31.0% done[====== 32.0% done[====== 33.0% done[====== 34.0% done[====== 35.0% done[======= 36.0% done[======= 37.0% done[======= 38.0% done[======= 39.0% done[======= 40.0% done[======== 41.0% done[======== 42.0% done[======== 43.0% done[======== 44.0% done[======== 45.0% done[========= 46.0% done[========= 47.0% done[========= 48.0% done[========= 49.0% done[========= 50.0% done[========== 51.0% done[========== 52.0% done[========== 53.0% done[========== 54.0% done[========== 55.0% done[=========== 56.0% done[=========== 57.0% done[=========== 58.0% done[=========== 59.0% done[=========== 60.0% done[============ 61.0% done[============ 62.0% done[============ 63.0% done[============ 64.0% done[============ 65.0% done[============= 66.0% done[============= 67.0% done[============= 68.0% done[============= 69.0% done[============= 70.0% done[============== 71.0% done[============== 72.0% done[============== 73.0% done[============== 74.0% done[============== 75.0% done[=============== 76.0% done[=============== 77.0% done[=============== 78.0% done[=============== 79.0% done[=============== 80.0% done[================ 81.0% done[================ 82.0% done[================ 83.0% done[================ 84.0% done[================ 85.0% done[================= 86.0% done[================= 87.0% done[================= 88.0% done[================= 89.0% done[================= 90.0% done[================== 91.0% done[================== 92.0% done[================== 93.0% done[================== 94.0% done[================== 95.0% done[=================== 96.0% done[=================== 97.0% done[=================== 98.0% done[=================== 99.0% done[=================== 100.0% done
 ------------------------
[0;36m22-12-15 06:23:33.408057 [0x3f04310] INFO - XML file[0m
[0;36m22-12-15 06:23:33.409662 [0x3f04310] INFO - ConnectionManager created node tree: 
+ Node "", Address 0x00000000, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
  + Node "VipMEM", Address 0x00100000, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Status", SINGLE register, Address 0x00100000, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Go", SINGLE register, Address 0x00100001, Mask 0xFFFFFFFF, Permissions -w, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "FWver", SINGLE register, Address 0x00100002, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Ident", SINGLE register, Address 0x00100003, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "TestReg", SINGLE register, Address 0x00100004, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "DVDD", SINGLE register, Address 0x00100100, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_DVDD", SINGLE register, Address 0x00100101, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_DVDD", SINGLE register, Address 0x00100102, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "VDD", SINGLE register, Address 0x00100103, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VDD", SINGLE register, Address 0x00100104, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_VDD", SINGLE register, Address 0x00100105, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "VPRECH", SINGLE register, Address 0x00100106, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VPRECH", SINGLE register, Address 0x00100107, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_VPRECH", SINGLE register, Address 0x00100108, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Temperature", SINGLE register, Address 0x00100109, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VCC3V3", SINGLE register, Address 0x0010010A, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "LTC2991", SINGLE register, Address 0x0010010B, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKFBOUT_1", SINGLE register, Address 0x00100214, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKFBOUT_2", SINGLE register, Address 0x00100215, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT0_1", SINGLE register, Address 0x00100208, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT0_2", SINGLE register, Address 0x00100209, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT1_1", SINGLE register, Address 0x0010020A, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT1_2", SINGLE register, Address 0x0010020B, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT2_1", SINGLE register, Address 0x0010020C, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT2_2", SINGLE register, Address 0x0010020D, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT3_1", SINGLE register, Address 0x0010020E, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT3_2", SINGLE register, Address 0x0010020F, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKPOWER", SINGLE register, Address 0x00100228, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A0", INCREMENTAL block, Size 1024, Addresses [0x00101000-001013FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A1", INCREMENTAL block, Size 1024, Addresses [0x00102000-001023FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A2", INCREMENTAL block, Size 1024, Addresses [0x00103000-001033FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A3", INCREMENTAL block, Size 1024, Addresses [0x00104000-001043FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A4", INCREMENTAL block, Size 1024, Addresses [0x00105000-001053FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A5", INCREMENTAL block, Size 1024, Addresses [0x00106000-001063FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A6", INCREMENTAL block, Size 1024, Addresses [0x00107000-001073FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A7", INCREMENTAL block, Size 1024, Addresses [0x00108000-001083FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A8", INCREMENTAL block, Size 1024, Addresses [0x00109000-001093FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A9", INCREMENTAL block, Size 1024, Addresses [0x0010A000-0010A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A10", INCREMENTAL block, Size 1024, Addresses [0x0010B000-0010B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A11", INCREMENTAL block, Size 1024, Addresses [0x0010C000-0010C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A12", INCREMENTAL block, Size 1024, Addresses [0x0010D000-0010D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A13", INCREMENTAL block, Size 1024, Addresses [0x0010E000-0010E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A14", INCREMENTAL block, Size 1024, Addresses [0x0010F000-0010F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A15", INCREMENTAL block, Size 1024, Addresses [0x00110000-001103FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B0", INCREMENTAL block, Size 1024, Addresses [0x00111000-001113FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B1", INCREMENTAL block, Size 1024, Addresses [0x00112000-001123FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B2", INCREMENTAL block, Size 1024, Addresses [0x00113000-001133FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B3", INCREMENTAL block, Size 1024, Addresses [0x00114000-001143FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B4", INCREMENTAL block, Size 1024, Addresses [0x00115000-001153FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B5", INCREMENTAL block, Size 1024, Addresses [0x00116000-001163FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B6", INCREMENTAL block, Size 1024, Addresses [0x00117000-001173FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B7", INCREMENTAL block, Size 1024, Addresses [0x00118000-001183FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B8", INCREMENTAL block, Size 1024, Addresses [0x00119000-001193FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B9", INCREMENTAL block, Size 1024, Addresses [0x0011A000-0011A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B10", INCREMENTAL block, Size 1024, Addresses [0x0011B000-0011B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B11", INCREMENTAL block, Size 1024, Addresses [0x0011C000-0011C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B12", INCREMENTAL block, Size 1024, Addresses [0x0011D000-0011D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B13", INCREMENTAL block, Size 1024, Addresses [0x0011E000-0011E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B14", INCREMENTAL block, Size 1024, Addresses [0x0011F000-0011F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B15", INCREMENTAL block, Size 1024, Addresses [0x00120000-001203FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C0", INCREMENTAL block, Size 1024, Addresses [0x00121000-001213FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C1", INCREMENTAL block, Size 1024, Addresses [0x00122000-001223FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C2", INCREMENTAL block, Size 1024, Addresses [0x00123000-001233FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C3", INCREMENTAL block, Size 1024, Addresses [0x00124000-001243FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C4", INCREMENTAL block, Size 1024, Addresses [0x00125000-001253FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C5", INCREMENTAL block, Size 1024, Addresses [0x00126000-001263FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C6", INCREMENTAL block, Size 1024, Addresses [0x00127000-001273FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C7", INCREMENTAL block, Size 1024, Addresses [0x00128000-001283FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C8", INCREMENTAL block, Size 1024, Addresses [0x00129000-001293FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C9", INCREMENTAL block, Size 1024, Addresses [0x0012A000-0012A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C10", INCREMENTAL block, Size 1024, Addresses [0x0012B000-0012B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C11", INCREMENTAL block, Size 1024, Addresses [0x0012C000-0012C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C12", INCREMENTAL block, Size 1024, Addresses [0x0012D000-0012D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C13", INCREMENTAL block, Size 1024, Addresses [0x0012E000-0012E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C14", INCREMENTAL block, Size 1024, Addresses [0x0012F000-0012F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C15", INCREMENTAL block, Size 1024, Addresses [0x00130000-001303FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D0", INCREMENTAL block, Size 1024, Addresses [0x00131000-001313FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D1", INCREMENTAL block, Size 1024, Addresses [0x00132000-001323FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D2", INCREMENTAL block, Size 1024, Addresses [0x00133000-001333FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D3", INCREMENTAL block, Size 1024, Addresses [0x00134000-001343FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D4", INCREMENTAL block, Size 1024, Addresses [0x00135000-001353FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D5", INCREMENTAL block, Size 1024, Addresses [0x00136000-001363FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D6", INCREMENTAL block, Size 1024, Addresses [0x00137000-001373FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D7", INCREMENTAL block, Size 1024, Addresses [0x00138000-001383FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D8", INCREMENTAL block, Size 1024, Addresses [0x00139000-001393FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D9", INCREMENTAL block, Size 1024, Addresses [0x0013A000-0013A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D10", INCREMENTAL block, Size 1024, Addresses [0x0013B000-0013B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D11", INCREMENTAL block, Size 1024, Addresses [0x0013C000-0013C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D12", INCREMENTAL block, Size 1024, Addresses [0x0013D000-0013D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D13", INCREMENTAL block, Size 1024, Addresses [0x0013E000-0013E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D14", INCREMENTAL block, Size 1024, Addresses [0x0013F000-0013F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D15", INCREMENTAL block, Size 1024, Addresses [0x00140000-001403FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA0", INCREMENTAL block, Size 1024, Addresses [0x00141000-001413FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA1", INCREMENTAL block, Size 1024, Addresses [0x00142000-001423FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA2", INCREMENTAL block, Size 1024, Addresses [0x00143000-001433FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA3", INCREMENTAL block, Size 1024, Addresses [0x00144000-001443FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA4", INCREMENTAL block, Size 1024, Addresses [0x00145000-001453FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA5", INCREMENTAL block, Size 1024, Addresses [0x00146000-001463FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA6", INCREMENTAL block, Size 1024, Addresses [0x00147000-001473FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA0", INCREMENTAL block, Size 1024, Addresses [0x00148000-001483FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA1", INCREMENTAL block, Size 1024, Addresses [0x00149000-001493FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA2", INCREMENTAL block, Size 1024, Addresses [0x0014A000-0014A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA3", INCREMENTAL block, Size 1024, Addresses [0x0014B000-0014B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA4", INCREMENTAL block, Size 1024, Addresses [0x0014C000-0014C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss0", INCREMENTAL block, Size 1024, Addresses [0x0014D000-0014D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss1", INCREMENTAL block, Size 1024, Addresses [0x0014E000-0014E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss2", INCREMENTAL block, Size 1024, Addresses [0x0014F000-0014F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "ReqL0", INCREMENTAL block, Size 1024, Addresses [0x00153000-001533FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Latch", INCREMENTAL block, Size 1024, Addresses [0x00150000-001503FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "EvRearm", INCREMENTAL block, Size 1024, Addresses [0x00151000-001513FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RunMode", INCREMENTAL block, Size 1024, Addresses [0x00152000-001523FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Primary", INCREMENTAL block, Size 1024, Addresses [0x00154000-001543FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out0", INCREMENTAL block, Size 1024, Addresses [0x00180000-001803FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out1", INCREMENTAL block, Size 1024, Addresses [0x00181000-001813FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out2", INCREMENTAL block, Size 1024, Addresses [0x00182000-001823FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out3", INCREMENTAL block, Size 1024, Addresses [0x00183000-001833FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out4", INCREMENTAL block, Size 1024, Addresses [0x00184000-001843FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out5", INCREMENTAL block, Size 1024, Addresses [0x00185000-001853FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out6", INCREMENTAL block, Size 1024, Addresses [0x00186000-001863FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out7", INCREMENTAL block, Size 1024, Addresses [0x00187000-001873FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out8", INCREMENTAL block, Size 1024, Addresses [0x00188000-001883FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out9", INCREMENTAL block, Size 1024, Addresses [0x00189000-001893FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out10", INCREMENTAL block, Size 1024, Addresses [0x0018A000-0018A3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out11", INCREMENTAL block, Size 1024, Addresses [0x0018B000-0018B3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out12", INCREMENTAL block, Size 1024, Addresses [0x0018C000-0018C3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out13", INCREMENTAL block, Size 1024, Addresses [0x0018D000-0018D3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out14", INCREMENTAL block, Size 1024, Addresses [0x0018E000-0018E3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out15", INCREMENTAL block, Size 1024, Addresses [0x0018F000-0018F3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out16", INCREMENTAL block, Size 1024, Addresses [0x00190000-001903FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out17", INCREMENTAL block, Size 1024, Addresses [0x00191000-001913FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out18", INCREMENTAL block, Size 1024, Addresses [0x00192000-001923FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out19", INCREMENTAL block, Size 1024, Addresses [0x00193000-001933FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out20", INCREMENTAL block, Size 1024, Addresses [0x00194000-001943FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out21", INCREMENTAL block, Size 1024, Addresses [0x00195000-001953FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out22", INCREMENTAL block, Size 1024, Addresses [0x00196000-001963FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out23", INCREMENTAL block, Size 1024, Addresses [0x00197000-001973FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out24", INCREMENTAL block, Size 1024, Addresses [0x00198000-001983FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out25", INCREMENTAL block, Size 1024, Addresses [0x00199000-001993FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out26", INCREMENTAL block, Size 1024, Addresses [0x0019A000-0019A3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out27", INCREMENTAL block, Size 1024, Addresses [0x0019B000-0019B3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out28", INCREMENTAL block, Size 1024, Addresses [0x0019C000-0019C3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out29", INCREMENTAL block, Size 1024, Addresses [0x0019D000-0019D3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out30", INCREMENTAL block, Size 1024, Addresses [0x0019E000-0019E3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out31", INCREMENTAL block, Size 1024, Addresses [0x0019F000-0019F3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
  + Node "ram", INCREMENTAL block, Size 256, Addresses [0x00001000-000010FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"[0m
[0;36m22-12-15 06:23:33.064162 [0x3f04310] INFO - URI "ipbusudp-2.0://192.168.0.131:50001" parsed as:
 > protocol : ipbusudp-2.0
 > hostname : 192.168.0.131
 > port : 50001
 > path : 
 > extension : 
 > arguments :
[0m
Firmware identity =  0xdeadbeef , firmware version =  1 , Vpre bit =  30 , Vpre measured =  4427
Vdd bit =  30 , Vdd measured =  4416 Dvdd bit =  30 , Dvdd measured =  4418
registers size =  117
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock0 00000000000000000001000110000110  gets replaced by  00000000000000000001000110000110
Clock: clock0 00000000000000000000000000000000  gets replaced by  00000000000000000000000000000000
Writing to clock0
After transaction: clock0
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000000
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock1 00000000000000000001000110000110  gets replaced by  00000000000000000001000110000110
Clock: clock1 00000000000000000000000000000000  gets replaced by  00000000000000000000000000000000
Writing to clock1
After transaction: clock1
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000000
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock2 00000000000000000001000110000110  gets replaced by  00000000000000000001000110000110
Clock: clock2 00000000000000000000000000000001  gets replaced by  00000000000000000000000000000001
Writing to clock2
After transaction: clock2
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000001
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
list1 lenghth =  426992  and bits length =  426992
memoryBlocksNeeded =  14
[VipramCom: runTest] On memory block  0
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  1
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  2
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  3
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  4
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  5
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  6
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  7
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  8
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  9
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  10
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  11
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  24575
newlist2 lenghth =  24576
time slice:  112 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  203 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  294 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  385 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  476 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  567 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  658 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  749 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  840 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  931 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  1022 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  1113 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  1204 , checkData =  1 , row =  12 , 12 , col =  1 , 1
time slice:  1295 , checkData =  1 , row =  13 , 13 , col =  1 , 1
time slice:  1386 , checkData =  1 , row =  14 , 14 , col =  1 , 1
time slice:  1477 , checkData =  1 , row =  15 , 15 , col =  1 , 1
time slice:  1568 , checkData =  1 , row =  16 , 16 , col =  1 , 1
time slice:  1659 , checkData =  1 , row =  17 , 17 , col =  1 , 1
time slice:  1750 , checkData =  1 , row =  18 , 18 , col =  1 , 1
time slice:  1841 , checkData =  1 , row =  19 , 19 , col =  1 , 1
time slice:  1932 , checkData =  1 , row =  20 , 20 , col =  1 , 1
time slice:  2023 , checkData =  1 , row =  21 , 21 , col =  1 , 1
time slice:  2114 , checkData =  1 , row =  22 , 22 , col =  1 , 1
time slice:  2205 , checkData =  1 , row =  23 , 23 , col =  1 , 1
time slice:  2296 , checkData =  1 , row =  24 , 24 , col =  1 , 1
time slice:  2387 , checkData =  1 , row =  25 , 25 , col =  1 , 1
time slice:  2478 , checkData =  1 , row =  26 , 26 , col =  1 , 1
time slice:  2569 , checkData =  1 , row =  27 , 27 , col =  1 , 1
time slice:  2660 , checkData =  1 , row =  28 , 28 , col =  1 , 1
time slice:  2751 , checkData =  1 , row =  29 , 29 , col =  1 , 1
time slice:  2842 , checkData =  1 , row =  30 , 30 , col =  1 , 1
time slice:  2933 , checkData =  1 , row =  31 , 31 , col =  1 , 1
time slice:  3024 , checkData =  1 , row =  32 , 32 , col =  1 , 1
time slice:  3115 , checkData =  1 , row =  33 , 33 , col =  1 , 1
time slice:  3206 , checkData =  1 , row =  34 , 34 , col =  1 , 1
time slice:  3297 , checkData =  1 , row =  35 , 35 , col =  1 , 1
time slice:  3388 , checkData =  1 , row =  36 , 36 , col =  1 , 1
time slice:  3479 , checkData =  1 , row =  37 , 37 , col =  1 , 1
time slice:  3570 , checkData =  1 , row =  38 , 38 , col =  1 , 1
time slice:  3661 , checkData =  1 , row =  39 , 39 , col =  1 , 1
time slice:  3752 , checkData =  1 , row =  40 , 40 , col =  1 , 1
time slice:  3843 , checkData =  1 , row =  41 , 41 , col =  1 , 1
time slice:  3934 , checkData =  1 , row =  42 , 42 , col =  1 , 1
time slice:  4025 , checkData =  1 , row =  43 , 43 , col =  1 , 1
time slice:  4116 , checkData =  1 , row =  44 , 44 , col =  1 , 1
time slice:  4207 , checkData =  1 , row =  45 , 45 , col =  1 , 1
time slice:  4298 , checkData =  1 , row =  46 , 46 , col =  1 , 1
time slice:  4389 , checkData =  1 , row =  47 , 47 , col =  1 , 1
time slice:  4480 , checkData =  1 , row =  48 , 48 , col =  1 , 1
time slice:  4571 , checkData =  1 , row =  49 , 49 , col =  1 , 1
time slice:  4662 , checkData =  1 , row =  50 , 50 , col =  1 , 1
time slice:  4753 , checkData =  1 , row =  51 , 51 , col =  1 , 1
time slice:  4844 , checkData =  1 , row =  52 , 52 , col =  1 , 1
time slice:  4935 , checkData =  1 , row =  53 , 53 , col =  1 , 1
time slice:  5026 , checkData =  1 , row =  54 , 54 , col =  1 , 1
time slice:  5117 , checkData =  1 , row =  55 , 55 , col =  1 , 1
time slice:  5208 , checkData =  1 , row =  56 , 56 , col =  1 , 1
time slice:  5299 , checkData =  1 , row =  57 , 57 , col =  1 , 1
time slice:  5390 , checkData =  1 , row =  58 , 58 , col =  1 , 1
time slice:  5481 , checkData =  1 , row =  59 , 59 , col =  1 , 1
time slice:  5572 , checkData =  1 , row =  60 , 60 , col =  1 , 1
time slice:  5663 , checkData =  1 , row =  61 , 61 , col =  1 , 1
time slice:  5754 , checkData =  1 , row =  62 , 62 , col =  1 , 1
time slice:  5845 , checkData =  1 , row =  63 , 63 , col =  1 , 1
time slice:  5936 , checkData =  1 , row =  64 , 64 , col =  1 , 1
time slice:  6027 , checkData =  1 , row =  65 , 65 , col =  1 , 1
time slice:  6118 , checkData =  1 , row =  66 , 66 , col =  1 , 1
time slice:  6209 , checkData =  1 , row =  67 , 67 , col =  1 , 1
time slice:  6300 , checkData =  1 , row =  68 , 68 , col =  1 , 1
time slice:  6391 , checkData =  1 , row =  69 , 69 , col =  1 , 1
time slice:  6482 , checkData =  1 , row =  70 , 70 , col =  1 , 1
time slice:  6573 , checkData =  1 , row =  71 , 71 , col =  1 , 1
time slice:  6664 , checkData =  1 , row =  72 , 72 , col =  1 , 1
time slice:  6755 , checkData =  1 , row =  73 , 73 , col =  1 , 1
time slice:  6846 , checkData =  1 , row =  74 , 74 , col =  1 , 1
time slice:  6937 , checkData =  1 , row =  75 , 75 , col =  1 , 1
time slice:  7028 , checkData =  1 , row =  76 , 76 , col =  1 , 1
time slice:  7119 , checkData =  1 , row =  77 , 77 , col =  1 , 1
time slice:  7210 , checkData =  1 , row =  78 , 78 , col =  1 , 1
time slice:  7301 , checkData =  1 , row =  79 , 79 , col =  1 , 1
time slice:  7392 , checkData =  1 , row =  80 , 80 , col =  1 , 1
time slice:  7483 , checkData =  1 , row =  81 , 81 , col =  1 , 1
time slice:  7574 , checkData =  1 , row =  82 , 82 , col =  1 , 1
time slice:  7665 , checkData =  1 , row =  83 , 83 , col =  1 , 1
time slice:  7756 , checkData =  1 , row =  84 , 84 , col =  1 , 1
time slice:  7847 , checkData =  1 , row =  85 , 85 , col =  1 , 1
time slice:  7938 , checkData =  1 , row =  86 , 86 , col =  1 , 1
time slice:  8029 , checkData =  1 , row =  87 , 87 , col =  1 , 1
time slice:  8120 , checkData =  1 , row =  88 , 88 , col =  1 , 1
time slice:  8211 , checkData =  1 , row =  89 , 89 , col =  1 , 1
time slice:  8302 , checkData =  1 , row =  90 , 90 , col =  1 , 1
time slice:  8393 , checkData =  1 , row =  91 , 91 , col =  1 , 1
time slice:  8484 , checkData =  1 , row =  92 , 92 , col =  1 , 1
time slice:  8575 , checkData =  1 , row =  93 , 93 , col =  1 , 1
time slice:  8666 , checkData =  1 , row =  94 , 94 , col =  1 , 1
time slice:  8757 , checkData =  1 , row =  95 , 95 , col =  1 , 1
time slice:  8848 , checkData =  1 , row =  96 , 96 , col =  1 , 1
time slice:  8939 , checkData =  1 , row =  97 , 97 , col =  1 , 1
time slice:  9030 , checkData =  1 , row =  98 , 98 , col =  1 , 1
time slice:  9121 , checkData =  1 , row =  99 , 99 , col =  1 , 1
time slice:  9212 , checkData =  1 , row =  100 , 100 , col =  1 , 1
time slice:  9303 , checkData =  1 , row =  101 , 101 , col =  1 , 1
time slice:  9394 , checkData =  1 , row =  102 , 102 , col =  1 , 1
time slice:  9485 , checkData =  1 , row =  103 , 103 , col =  1 , 1
time slice:  9576 , checkData =  1 , row =  104 , 104 , col =  1 , 1
time slice:  9667 , checkData =  1 , row =  105 , 105 , col =  1 , 1
time slice:  9758 , checkData =  1 , row =  106 , 106 , col =  1 , 1
time slice:  9849 , checkData =  1 , row =  107 , 107 , col =  1 , 1
time slice:  9940 , checkData =  1 , row =  108 , 108 , col =  1 , 1
time slice:  10031 , checkData =  1 , row =  109 , 109 , col =  1 , 1
time slice:  10122 , checkData =  1 , row =  110 , 110 , col =  1 , 1
time slice:  10213 , checkData =  1 , row =  111 , 111 , col =  1 , 1
time slice:  10304 , checkData =  1 , row =  112 , 112 , col =  1 , 1
time slice:  10395 , checkData =  1 , row =  113 , 113 , col =  1 , 1
time slice:  10486 , checkData =  1 , row =  114 , 114 , col =  1 , 1
time slice:  10577 , checkData =  1 , row =  115 , 115 , col =  1 , 1
time slice:  10668 , checkData =  1 , row =  116 , 116 , col =  1 , 1
time slice:  10759 , checkData =  1 , row =  117 , 117 , col =  1 , 1
time slice:  10850 , checkData =  1 , row =  118 , 118 , col =  1 , 1
time slice:  10941 , checkData =  1 , row =  119 , 119 , col =  1 , 1
time slice:  11032 , checkData =  1 , row =  120 , 120 , col =  1 , 1
time slice:  11123 , checkData =  1 , row =  121 , 121 , col =  1 , 1
time slice:  11214 , checkData =  1 , row =  122 , 122 , col =  1 , 1
time slice:  11305 , checkData =  1 , row =  123 , 123 , col =  1 , 1
time slice:  11396 , checkData =  1 , row =  124 , 124 , col =  1 , 1
time slice:  11487 , checkData =  1 , row =  125 , 125 , col =  1 , 1
time slice:  11578 , checkData =  1 , row =  126 , 126 , col =  1 , 1
time slice:  11669 , checkData =  1 , row =  127 , 127 , col =  1 , 1
time slice:  11782 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  11873 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  11964 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  12055 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  12146 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  12237 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  12328 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  12419 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  12510 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  12601 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  12692 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  12783 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  12874 , checkData =  1 , row =  12 , 12 , col =  1 , 1
time slice:  12965 , checkData =  1 , row =  13 , 13 , col =  1 , 1
time slice:  13056 , checkData =  1 , row =  14 , 14 , col =  1 , 1
time slice:  13147 , checkData =  1 , row =  15 , 15 , col =  1 , 1
time slice:  13238 , checkData =  1 , row =  16 , 16 , col =  1 , 1
time slice:  13329 , checkData =  1 , row =  17 , 17 , col =  1 , 1
time slice:  13420 , checkData =  1 , row =  18 , 18 , col =  1 , 1
time slice:  13511 , checkData =  1 , row =  19 , 19 , col =  1 , 1
time slice:  13602 , checkData =  1 , row =  20 , 20 , col =  1 , 1
time slice:  13693 , checkData =  1 , row =  21 , 21 , col =  1 , 1
time slice:  13784 , checkData =  1 , row =  22 , 22 , col =  1 , 1
time slice:  13875 , checkData =  1 , row =  23 , 23 , col =  1 , 1
time slice:  13966 , checkData =  1 , row =  24 , 24 , col =  1 , 1
time slice:  14057 , checkData =  1 , row =  25 , 25 , col =  1 , 1
time slice:  14148 , checkData =  1 , row =  26 , 26 , col =  1 , 1
time slice:  14239 , checkData =  1 , row =  27 , 27 , col =  1 , 1
time slice:  14330 , checkData =  1 , row =  28 , 28 , col =  1 , 1
time slice:  14421 , checkData =  1 , row =  29 , 29 , col =  1 , 1
time slice:  14512 , checkData =  1 , row =  30 , 30 , col =  1 , 1
time slice:  14603 , checkData =  1 , row =  31 , 31 , col =  1 , 1
time slice:  14694 , checkData =  1 , row =  32 , 32 , col =  1 , 1
time slice:  14785 , checkData =  1 , row =  33 , 33 , col =  1 , 1
time slice:  14876 , checkData =  1 , row =  34 , 34 , col =  1 , 1
time slice:  14967 , checkData =  1 , row =  35 , 35 , col =  1 , 1
time slice:  15058 , checkData =  1 , row =  36 , 36 , col =  1 , 1
time slice:  15149 , checkData =  1 , row =  37 , 37 , col =  1 , 1
time slice:  15240 , checkData =  1 , row =  38 , 38 , col =  1 , 1
time slice:  15331 , checkData =  1 , row =  39 , 39 , col =  1 , 1
time slice:  15422 , checkData =  1 , row =  40 , 40 , col =  1 , 1
time slice:  15513 , checkData =  1 , row =  41 , 41 , col =  1 , 1
time slice:  15604 , checkData =  1 , row =  42 , 42 , col =  1 , 1
time slice:  15695 , checkData =  1 , row =  43 , 43 , col =  1 , 1
time slice:  15786 , checkData =  1 , row =  44 , 44 , col =  1 , 1
time slice:  15877 , checkData =  1 , row =  45 , 45 , col =  1 , 1
time slice:  15968 , checkData =  1 , row =  46 , 46 , col =  1 , 1
time slice:  16059 , checkData =  1 , row =  47 , 47 , col =  1 , 1
time slice:  16150 , checkData =  1 , row =  48 , 48 , col =  1 , 1
time slice:  16241 , checkData =  1 , row =  49 , 49 , col =  1 , 1
time slice:  16332 , checkData =  1 , row =  50 , 50 , col =  1 , 1
time slice:  16423 , checkData =  1 , row =  51 , 51 , col =  1 , 1
time slice:  16514 , checkData =  1 , row =  52 , 52 , col =  1 , 1
time slice:  16605 , checkData =  1 , row =  53 , 53 , col =  1 , 1
time slice:  16696 , checkData =  1 , row =  54 , 54 , col =  1 , 1
time slice:  16787 , checkData =  1 , row =  55 , 55 , col =  1 , 1
time slice:  16878 , checkData =  1 , row =  56 , 56 , col =  1 , 1
time slice:  16969 , checkData =  1 , row =  57 , 57 , col =  1 , 1
time slice:  17060 , checkData =  1 , row =  58 , 58 , col =  1 , 1
time slice:  17151 , checkData =  1 , row =  59 , 59 , col =  1 , 1
time slice:  17242 , checkData =  1 , row =  60 , 60 , col =  1 , 1
time slice:  17333 , checkData =  1 , row =  61 , 61 , col =  1 , 1
time slice:  17424 , checkData =  1 , row =  62 , 62 , col =  1 , 1
time slice:  17515 , checkData =  1 , row =  63 , 63 , col =  1 , 1
time slice:  17606 , checkData =  1 , row =  64 , 64 , col =  1 , 1
time slice:  17697 , checkData =  1 , row =  65 , 65 , col =  1 , 1
time slice:  17788 , checkData =  1 , row =  66 , 66 , col =  1 , 1
time slice:  17879 , checkData =  1 , row =  67 , 67 , col =  1 , 1
time slice:  17970 , checkData =  1 , row =  68 , 68 , col =  1 , 1
time slice:  18061 , checkData =  1 , row =  69 , 69 , col =  1 , 1
time slice:  18152 , checkData =  1 , row =  70 , 70 , col =  1 , 1
time slice:  18243 , checkData =  1 , row =  71 , 71 , col =  1 , 1
time slice:  18334 , checkData =  1 , row =  72 , 72 , col =  1 , 1
time slice:  18425 , checkData =  1 , row =  73 , 73 , col =  1 , 1
time slice:  18516 , checkData =  1 , row =  74 , 74 , col =  1 , 1
time slice:  18607 , checkData =  1 , row =  75 , 75 , col =  1 , 1
time slice:  18698 , checkData =  1 , row =  76 , 76 , col =  1 , 1
time slice:  18789 , checkData =  1 , row =  77 , 77 , col =  1 , 1
time slice:  18880 , checkData =  1 , row =  78 , 78 , col =  1 , 1
time slice:  18971 , checkData =  1 , row =  79 , 79 , col =  1 , 1
time slice:  19062 , checkData =  1 , row =  80 , 80 , col =  1 , 1
time slice:  19153 , checkData =  1 , row =  81 , 81 , col =  1 , 1
time slice:  19244 , checkData =  1 , row =  82 , 82 , col =  1 , 1
time slice:  19335 , checkData =  1 , row =  83 , 83 , col =  1 , 1
time slice:  19426 , checkData =  1 , row =  84 , 84 , col =  1 , 1
time slice:  19517 , checkData =  1 , row =  85 , 85 , col =  1 , 1
time slice:  19608 , checkData =  1 , row =  86 , 86 , col =  1 , 1
time slice:  19699 , checkData =  1 , row =  87 , 87 , col =  1 , 1
time slice:  19790 , checkData =  1 , row =  88 , 88 , col =  1 , 1
time slice:  19881 , checkData =  1 , row =  89 , 89 , col =  1 , 1
time slice:  19972 , checkData =  1 , row =  90 , 90 , col =  1 , 1
time slice:  20063 , checkData =  1 , row =  91 , 91 , col =  1 , 1
time slice:  20154 , checkData =  1 , row =  92 , 92 , col =  1 , 1
time slice:  20245 , checkData =  1 , row =  93 , 93 , col =  1 , 1
time slice:  20336 , checkData =  1 , row =  94 , 94 , col =  1 , 1
time slice:  20427 , checkData =  1 , row =  95 , 95 , col =  1 , 1
time slice:  20518 , checkData =  1 , row =  96 , 96 , col =  1 , 1
time slice:  20609 , checkData =  1 , row =  97 , 97 , col =  1 , 1
time slice:  20700 , checkData =  1 , row =  98 , 98 , col =  1 , 1
time slice:  20791 , checkData =  1 , row =  99 , 99 , col =  1 , 1
time slice:  20882 , checkData =  1 , row =  100 , 100 , col =  1 , 1
time slice:  20973 , checkData =  1 , row =  101 , 101 , col =  1 , 1
time slice:  21064 , checkData =  1 , row =  102 , 102 , col =  1 , 1
time slice:  21155 , checkData =  1 , row =  103 , 103 , col =  1 , 1
time slice:  21246 , checkData =  1 , row =  104 , 104 , col =  1 , 1
time slice:  21337 , checkData =  1 , row =  105 , 105 , col =  1 , 1
time slice:  21428 , checkData =  1 , row =  106 , 106 , col =  1 , 1
time slice:  21519 , checkData =  1 , row =  107 , 107 , col =  1 , 1
time slice:  21610 , checkData =  1 , row =  108 , 108 , col =  1 , 1
time slice:  21701 , checkData =  1 , row =  109 , 109 , col =  1 , 1
time slice:  21792 , checkData =  1 , row =  110 , 110 , col =  1 , 1
time slice:  21883 , checkData =  1 , row =  111 , 111 , col =  1 , 1
time slice:  21974 , checkData =  1 , row =  112 , 112 , col =  1 , 1
time slice:  22065 , checkData =  1 , row =  113 , 113 , col =  1 , 1
time slice:  22156 , checkData =  1 , row =  114 , 114 , col =  1 , 1
time slice:  22247 , checkData =  1 , row =  115 , 115 , col =  1 , 1
time slice:  22338 , checkData =  1 , row =  116 , 116 , col =  1 , 1
time slice:  22429 , checkData =  1 , row =  117 , 117 , col =  1 , 1
time slice:  22520 , checkData =  1 , row =  118 , 118 , col =  1 , 1
time slice:  22611 , checkData =  1 , row =  119 , 119 , col =  1 , 1
time slice:  22702 , checkData =  1 , row =  120 , 120 , col =  1 , 1
time slice:  22793 , checkData =  1 , row =  121 , 121 , col =  1 , 1
time slice:  22884 , checkData =  1 , row =  122 , 122 , col =  1 , 1
time slice:  22975 , checkData =  1 , row =  123 , 123 , col =  1 , 1
time slice:  23066 , checkData =  1 , row =  124 , 124 , col =  1 , 1
time slice:  23157 , checkData =  1 , row =  125 , 125 , col =  1 , 1
time slice:  23248 , checkData =  1 , row =  126 , 126 , col =  1 , 1
time slice:  23339 , checkData =  1 , row =  127 , 127 , col =  1 , 1
time slice:  23452 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  23543 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  23634 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  23725 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  23816 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  23907 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  23998 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  24089 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  24180 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  24271 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  24362 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  24453 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  24544 , checkData =  1 , row =  12 , 12 , col =  1 , 1
REAL test results: match efficiency =  1 / 3  =  33.3333333333 %
[VipramCom: runTest] On memory block  12
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  32768
newlist2 lenghth =  32768
time slice:  60 , checkData =  1 , row =  13 , 14 , col =  1 , 1
time slice:  151 , checkData =  1 , row =  14 , 15 , col =  1 , 1
time slice:  242 , checkData =  1 , row =  15 , 16 , col =  1 , 1
time slice:  333 , checkData =  1 , row =  16 , 17 , col =  1 , 1
time slice:  424 , checkData =  1 , row =  17 , 18 , col =  1 , 1
time slice:  515 , checkData =  1 , row =  18 , 19 , col =  1 , 1
time slice:  606 , checkData =  1 , row =  19 , 20 , col =  1 , 1
time slice:  697 , checkData =  1 , row =  20 , 21 , col =  1 , 1
time slice:  788 , checkData =  1 , row =  21 , 22 , col =  1 , 1
time slice:  879 , checkData =  1 , row =  22 , 23 , col =  1 , 1
time slice:  970 , checkData =  1 , row =  23 , 24 , col =  1 , 1
time slice:  1061 , checkData =  1 , row =  24 , 25 , col =  1 , 1
time slice:  1152 , checkData =  1 , row =  25 , 26 , col =  1 , 1
time slice:  1243 , checkData =  1 , row =  26 , 27 , col =  1 , 1
time slice:  1334 , checkData =  1 , row =  27 , 28 , col =  1 , 1
time slice:  1425 , checkData =  1 , row =  28 , 29 , col =  1 , 1
time slice:  1516 , checkData =  1 , row =  29 , 30 , col =  1 , 1
time slice:  1607 , checkData =  1 , row =  30 , 31 , col =  1 , 1
time slice:  1698 , checkData =  1 , row =  31 , 32 , col =  1 , 1
time slice:  1789 , checkData =  1 , row =  32 , 33 , col =  1 , 1
time slice:  1880 , checkData =  1 , row =  33 , 34 , col =  1 , 1
time slice:  1971 , checkData =  1 , row =  34 , 35 , col =  1 , 1
time slice:  2062 , checkData =  1 , row =  35 , 36 , col =  1 , 1
time slice:  2153 , checkData =  1 , row =  36 , 37 , col =  1 , 1
time slice:  2244 , checkData =  1 , row =  37 , 38 , col =  1 , 1
time slice:  2335 , checkData =  1 , row =  38 , 39 , col =  1 , 1
time slice:  2426 , checkData =  1 , row =  39 , 40 , col =  1 , 1
time slice:  2517 , checkData =  1 , row =  40 , 41 , col =  1 , 1
time slice:  2608 , checkData =  1 , row =  41 , 42 , col =  1 , 1
time slice:  2699 , checkData =  1 , row =  42 , 43 , col =  1 , 1
time slice:  2790 , checkData =  1 , row =  43 , 44 , col =  1 , 1
time slice:  2881 , checkData =  1 , row =  44 , 45 , col =  1 , 1
time slice:  2972 , checkData =  1 , row =  45 , 46 , col =  1 , 1
time slice:  3063 , checkData =  1 , row =  46 , 47 , col =  1 , 1
time slice:  3154 , checkData =  1 , row =  47 , 48 , col =  1 , 1
time slice:  3245 , checkData =  1 , row =  48 , 49 , col =  1 , 1
time slice:  3336 , checkData =  1 , row =  49 , 50 , col =  1 , 1
time slice:  3427 , checkData =  1 , row =  50 , 51 , col =  1 , 1
time slice:  3518 , checkData =  1 , row =  51 , 52 , col =  1 , 1
time slice:  3609 , checkData =  1 , row =  52 , 53 , col =  1 , 1
time slice:  3700 , checkData =  1 , row =  53 , 54 , col =  1 , 1
time slice:  3791 , checkData =  1 , row =  54 , 55 , col =  1 , 1
time slice:  3882 , checkData =  1 , row =  55 , 56 , col =  1 , 1
time slice:  3973 , checkData =  1 , row =  56 , 57 , col =  1 , 1
time slice:  4064 , checkData =  1 , row =  57 , 58 , col =  1 , 1
time slice:  4155 , checkData =  1 , row =  58 , 59 , col =  1 , 1
time slice:  4246 , checkData =  1 , row =  59 , 60 , col =  1 , 1
time slice:  4337 , checkData =  1 , row =  60 , 61 , col =  1 , 1
time slice:  4428 , checkData =  1 , row =  61 , 62 , col =  1 , 1
time slice:  4519 , checkData =  1 , row =  62 , 63 , col =  1 , 1
time slice:  4610 , checkData =  1 , row =  63 , 64 , col =  1 , 1
time slice:  4701 , checkData =  1 , row =  64 , 65 , col =  1 , 1
time slice:  4792 , checkData =  1 , row =  65 , 66 , col =  1 , 1
time slice:  4883 , checkData =  1 , row =  66 , 67 , col =  1 , 1
time slice:  4974 , checkData =  1 , row =  67 , 68 , col =  1 , 1
time slice:  5065 , checkData =  1 , row =  68 , 69 , col =  1 , 1
time slice:  5156 , checkData =  1 , row =  69 , 70 , col =  1 , 1
time slice:  5247 , checkData =  1 , row =  70 , 71 , col =  1 , 1
time slice:  5338 , checkData =  1 , row =  71 , 72 , col =  1 , 1
time slice:  5429 , checkData =  1 , row =  72 , 73 , col =  1 , 1
time slice:  5520 , checkData =  1 , row =  73 , 74 , col =  1 , 1
time slice:  5611 , checkData =  1 , row =  74 , 75 , col =  1 , 1
time slice:  5702 , checkData =  1 , row =  75 , 76 , col =  1 , 1
time slice:  5793 , checkData =  1 , row =  76 , 77 , col =  1 , 1
time slice:  5884 , checkData =  1 , row =  77 , 78 , col =  1 , 1
time slice:  5975 , checkData =  1 , row =  78 , 79 , col =  1 , 1
time slice:  6066 , checkData =  1 , row =  79 , 80 , col =  1 , 1
time slice:  6157 , checkData =  1 , row =  80 , 81 , col =  1 , 1
time slice:  6248 , checkData =  1 , row =  81 , 82 , col =  1 , 1
time slice:  6339 , checkData =  1 , row =  82 , 83 , col =  1 , 1
time slice:  6430 , checkData =  1 , row =  83 , 84 , col =  1 , 1
time slice:  6521 , checkData =  1 , row =  84 , 85 , col =  1 , 1
time slice:  6612 , checkData =  1 , row =  85 , 86 , col =  1 , 1
time slice:  6703 , checkData =  1 , row =  86 , 87 , col =  1 , 1
time slice:  6794 , checkData =  1 , row =  87 , 88 , col =  1 , 1
time slice:  6885 , checkData =  1 , row =  88 , 89 , col =  1 , 1
time slice:  6976 , checkData =  1 , row =  89 , 90 , col =  1 , 1
time slice:  7067 , checkData =  1 , row =  90 , 91 , col =  1 , 1
time slice:  7158 , checkData =  1 , row =  91 , 92 , col =  1 , 1
time slice:  7249 , checkData =  1 , row =  92 , 93 , col =  1 , 1
time slice:  7340 , checkData =  1 , row =  93 , 94 , col =  1 , 1
time slice:  7431 , checkData =  1 , row =  94 , 95 , col =  1 , 1
time slice:  7522 , checkData =  1 , row =  95 , 96 , col =  1 , 1
time slice:  7613 , checkData =  1 , row =  96 , 97 , col =  1 , 1
time slice:  7704 , checkData =  1 , row =  97 , 98 , col =  1 , 1
time slice:  7795 , checkData =  1 , row =  98 , 99 , col =  1 , 1
time slice:  7886 , checkData =  1 , row =  99 , 100 , col =  1 , 1
time slice:  7977 , checkData =  1 , row =  100 , 101 , col =  1 , 1
time slice:  8068 , checkData =  1 , row =  101 , 102 , col =  1 , 1
time slice:  8159 , checkData =  1 , row =  102 , 103 , col =  1 , 1
time slice:  8250 , checkData =  1 , row =  103 , 104 , col =  1 , 1
time slice:  8341 , checkData =  1 , row =  104 , 105 , col =  1 , 1
time slice:  8432 , checkData =  1 , row =  105 , 106 , col =  1 , 1
time slice:  8523 , checkData =  1 , row =  106 , 107 , col =  1 , 1
time slice:  8614 , checkData =  1 , row =  107 , 108 , col =  1 , 1
time slice:  8705 , checkData =  1 , row =  108 , 109 , col =  1 , 1
time slice:  8796 , checkData =  1 , row =  109 , 110 , col =  1 , 1
time slice:  8887 , checkData =  1 , row =  110 , 111 , col =  1 , 1
time slice:  8978 , checkData =  1 , row =  111 , 112 , col =  1 , 1
time slice:  9069 , checkData =  1 , row =  112 , 113 , col =  1 , 1
time slice:  9160 , checkData =  1 , row =  113 , 114 , col =  1 , 1
time slice:  9251 , checkData =  1 , row =  114 , 115 , col =  1 , 1
time slice:  9342 , checkData =  1 , row =  115 , 116 , col =  1 , 1
time slice:  9433 , checkData =  1 , row =  116 , 117 , col =  1 , 1
time slice:  9524 , checkData =  1 , row =  117 , 118 , col =  1 , 1
time slice:  9615 , checkData =  1 , row =  118 , 119 , col =  1 , 1
time slice:  9706 , checkData =  1 , row =  119 , 120 , col =  1 , 1
time slice:  9797 , checkData =  1 , row =  120 , 121 , col =  1 , 1
time slice:  9888 , checkData =  1 , row =  121 , 122 , col =  1 , 1
time slice:  9979 , checkData =  1 , row =  122 , 123 , col =  1 , 1
time slice:  10070 , checkData =  1 , row =  123 , 124 , col =  1 , 1
time slice:  10161 , checkData =  1 , row =  124 , 125 , col =  1 , 1
time slice:  10252 , checkData =  1 , row =  125 , 126 , col =  1 , 1
time slice:  10343 , checkData =  1 , row =  126 , 127 , col =  1 , 1
time slice:  10434 , checkData =  1 , row =  127 , 22 , col =  1 , 0
time slice:  10547 , checkData =  1 , row =  0 , 1 , col =  1 , 1
time slice:  10638 , checkData =  1 , row =  1 , 2 , col =  1 , 1
time slice:  10729 , checkData =  1 , row =  2 , 3 , col =  1 , 1
time slice:  10820 , checkData =  1 , row =  3 , 4 , col =  1 , 1
time slice:  10911 , checkData =  1 , row =  4 , 5 , col =  1 , 1
time slice:  11002 , checkData =  1 , row =  5 , 6 , col =  1 , 1
time slice:  11093 , checkData =  1 , row =  6 , 7 , col =  1 , 1
time slice:  11184 , checkData =  1 , row =  7 , 8 , col =  1 , 1
time slice:  11275 , checkData =  1 , row =  8 , 9 , col =  1 , 1
time slice:  11366 , checkData =  1 , row =  9 , 10 , col =  1 , 1
time slice:  11457 , checkData =  1 , row =  10 , 11 , col =  1 , 1
time slice:  11548 , checkData =  1 , row =  11 , 12 , col =  1 , 1
time slice:  11639 , checkData =  1 , row =  12 , 13 , col =  1 , 1
time slice:  11730 , checkData =  1 , row =  13 , 14 , col =  1 , 1
time slice:  11821 , checkData =  1 , row =  14 , 15 , col =  1 , 1
time slice:  11912 , checkData =  1 , row =  15 , 16 , col =  1 , 1
time slice:  12003 , checkData =  1 , row =  16 , 17 , col =  1 , 1
time slice:  12094 , checkData =  1 , row =  17 , 18 , col =  1 , 1
time slice:  12185 , checkData =  1 , row =  18 , 19 , col =  1 , 1
time slice:  12276 , checkData =  1 , row =  19 , 20 , col =  1 , 1
time slice:  12367 , checkData =  1 , row =  20 , 21 , col =  1 , 1
time slice:  12458 , checkData =  1 , row =  21 , 22 , col =  1 , 1
time slice:  12549 , checkData =  1 , row =  22 , 23 , col =  1 , 1
time slice:  12640 , checkData =  1 , row =  23 , 24 , col =  1 , 1
time slice:  12731 , checkData =  1 , row =  24 , 25 , col =  1 , 1
time slice:  12822 , checkData =  1 , row =  25 , 26 , col =  1 , 1
time slice:  12913 , checkData =  1 , row =  26 , 27 , col =  1 , 1
time slice:  13004 , checkData =  1 , row =  27 , 28 , col =  1 , 1
time slice:  13095 , checkData =  1 , row =  28 , 29 , col =  1 , 1
time slice:  13186 , checkData =  1 , row =  29 , 30 , col =  1 , 1
time slice:  13277 , checkData =  1 , row =  30 , 31 , col =  1 , 1
time slice:  13368 , checkData =  1 , row =  31 , 32 , col =  1 , 1
time slice:  13459 , checkData =  1 , row =  32 , 33 , col =  1 , 1
time slice:  13550 , checkData =  1 , row =  33 , 34 , col =  1 , 1
time slice:  13641 , checkData =  1 , row =  34 , 35 , col =  1 , 1
time slice:  13732 , checkData =  1 , row =  35 , 36 , col =  1 , 1
time slice:  13823 , checkData =  1 , row =  36 , 37 , col =  1 , 1
time slice:  13914 , checkData =  1 , row =  37 , 38 , col =  1 , 1
time slice:  14005 , checkData =  1 , row =  38 , 39 , col =  1 , 1
time slice:  14096 , checkData =  1 , row =  39 , 40 , col =  1 , 1
time slice:  14187 , checkData =  1 , row =  40 , 41 , col =  1 , 1
time slice:  14278 , checkData =  1 , row =  41 , 42 , col =  1 , 1
time slice:  14369 , checkData =  1 , row =  42 , 43 , col =  1 , 1
time slice:  14460 , checkData =  1 , row =  43 , 44 , col =  1 , 1
time slice:  14551 , checkData =  1 , row =  44 , 45 , col =  1 , 1
time slice:  14642 , checkData =  1 , row =  45 , 46 , col =  1 , 1
time slice:  14733 , checkData =  1 , row =  46 , 47 , col =  1 , 1
time slice:  14824 , checkData =  1 , row =  47 , 48 , col =  1 , 1
time slice:  14915 , checkData =  1 , row =  48 , 49 , col =  1 , 1
time slice:  15006 , checkData =  1 , row =  49 , 50 , col =  1 , 1
time slice:  15097 , checkData =  1 , row =  50 , 51 , col =  1 , 1
time slice:  15188 , checkData =  1 , row =  51 , 52 , col =  1 , 1
time slice:  15279 , checkData =  1 , row =  52 , 53 , col =  1 , 1
time slice:  15370 , checkData =  1 , row =  53 , 54 , col =  1 , 1
time slice:  15461 , checkData =  1 , row =  54 , 55 , col =  1 , 1
time slice:  15552 , checkData =  1 , row =  55 , 56 , col =  1 , 1
time slice:  15643 , checkData =  1 , row =  56 , 57 , col =  1 , 1
time slice:  15734 , checkData =  1 , row =  57 , 58 , col =  1 , 1
time slice:  15825 , checkData =  1 , row =  58 , 59 , col =  1 , 1
time slice:  15916 , checkData =  1 , row =  59 , 60 , col =  1 , 1
time slice:  16007 , checkData =  1 , row =  60 , 61 , col =  1 , 1
time slice:  16098 , checkData =  1 , row =  61 , 62 , col =  1 , 1
time slice:  16189 , checkData =  1 , row =  62 , 63 , col =  1 , 1
time slice:  16280 , checkData =  1 , row =  63 , 64 , col =  1 , 1
time slice:  16371 , checkData =  1 , row =  64 , 65 , col =  1 , 1
time slice:  16462 , checkData =  1 , row =  65 , 66 , col =  1 , 1
time slice:  16553 , checkData =  1 , row =  66 , 67 , col =  1 , 1
time slice:  16644 , checkData =  1 , row =  67 , 68 , col =  1 , 1
time slice:  16735 , checkData =  1 , row =  68 , 69 , col =  1 , 1
time slice:  16826 , checkData =  1 , row =  69 , 70 , col =  1 , 1
time slice:  16917 , checkData =  1 , row =  70 , 71 , col =  1 , 1
time slice:  17008 , checkData =  1 , row =  71 , 72 , col =  1 , 1
time slice:  17099 , checkData =  1 , row =  72 , 73 , col =  1 , 1
time slice:  17190 , checkData =  1 , row =  73 , 74 , col =  1 , 1
time slice:  17281 , checkData =  1 , row =  74 , 75 , col =  1 , 1
time slice:  17372 , checkData =  1 , row =  75 , 76 , col =  1 , 1
time slice:  17463 , checkData =  1 , row =  76 , 77 , col =  1 , 1
time slice:  17554 , checkData =  1 , row =  77 , 78 , col =  1 , 1
time slice:  17645 , checkData =  1 , row =  78 , 79 , col =  1 , 1
time slice:  17736 , checkData =  1 , row =  79 , 80 , col =  1 , 1
time slice:  17827 , checkData =  1 , row =  80 , 81 , col =  1 , 1
time slice:  17918 , checkData =  1 , row =  81 , 82 , col =  1 , 1
time slice:  18009 , checkData =  1 , row =  82 , 83 , col =  1 , 1
time slice:  18100 , checkData =  1 , row =  83 , 84 , col =  1 , 1
time slice:  18191 , checkData =  1 , row =  84 , 85 , col =  1 , 1
time slice:  18282 , checkData =  1 , row =  85 , 86 , col =  1 , 1
time slice:  18373 , checkData =  1 , row =  86 , 87 , col =  1 , 1
time slice:  18464 , checkData =  1 , row =  87 , 88 , col =  1 , 1
time slice:  18555 , checkData =  1 , row =  88 , 89 , col =  1 , 1
time slice:  18646 , checkData =  1 , row =  89 , 90 , col =  1 , 1
time slice:  18737 , checkData =  1 , row =  90 , 91 , col =  1 , 1
time slice:  18828 , checkData =  1 , row =  91 , 92 , col =  1 , 1
time slice:  18919 , checkData =  1 , row =  92 , 93 , col =  1 , 1
time slice:  19010 , checkData =  1 , row =  93 , 94 , col =  1 , 1
time slice:  19101 , checkData =  1 , row =  94 , 95 , col =  1 , 1
time slice:  19192 , checkData =  1 , row =  95 , 96 , col =  1 , 1
time slice:  19283 , checkData =  1 , row =  96 , 97 , col =  1 , 1
time slice:  19374 , checkData =  1 , row =  97 , 98 , col =  1 , 1
time slice:  19465 , checkData =  1 , row =  98 , 99 , col =  1 , 1
time slice:  19556 , checkData =  1 , row =  99 , 100 , col =  1 , 1
time slice:  19647 , checkData =  1 , row =  100 , 101 , col =  1 , 1
time slice:  19738 , checkData =  1 , row =  101 , 102 , col =  1 , 1
time slice:  19829 , checkData =  1 , row =  102 , 103 , col =  1 , 1
time slice:  19920 , checkData =  1 , row =  103 , 104 , col =  1 , 1
time slice:  20011 , checkData =  1 , row =  104 , 105 , col =  1 , 1
time slice:  20102 , checkData =  1 , row =  105 , 106 , col =  1 , 1
time slice:  20193 , checkData =  1 , row =  106 , 107 , col =  1 , 1
time slice:  20284 , checkData =  1 , row =  107 , 108 , col =  1 , 1
time slice:  20375 , checkData =  1 , row =  108 , 109 , col =  1 , 1
time slice:  20466 , checkData =  1 , row =  109 , 110 , col =  1 , 1
time slice:  20557 , checkData =  1 , row =  110 , 111 , col =  1 , 1
time slice:  20648 , checkData =  1 , row =  111 , 112 , col =  1 , 1
time slice:  20739 , checkData =  1 , row =  112 , 113 , col =  1 , 1
time slice:  20830 , checkData =  1 , row =  113 , 114 , col =  1 , 1
time slice:  20921 , checkData =  1 , row =  114 , 115 , col =  1 , 1
time slice:  21012 , checkData =  1 , row =  115 , 116 , col =  1 , 1
time slice:  21103 , checkData =  1 , row =  116 , 117 , col =  1 , 1
time slice:  21194 , checkData =  1 , row =  117 , 118 , col =  1 , 1
time slice:  21285 , checkData =  1 , row =  118 , 119 , col =  1 , 1
time slice:  21376 , checkData =  1 , row =  119 , 120 , col =  1 , 1
time slice:  21467 , checkData =  1 , row =  120 , 121 , col =  1 , 1
time slice:  21558 , checkData =  1 , row =  121 , 122 , col =  1 , 1
time slice:  21649 , checkData =  1 , row =  122 , 123 , col =  1 , 1
time slice:  21740 , checkData =  1 , row =  123 , 124 , col =  1 , 1
time slice:  21831 , checkData =  1 , row =  124 , 125 , col =  1 , 1
time slice:  21922 , checkData =  1 , row =  125 , 126 , col =  1 , 1
time slice:  22013 , checkData =  1 , row =  126 , 127 , col =  1 , 1
time slice:  22104 , checkData =  1 , row =  127 , 22 , col =  1 , 0
time slice:  22217 , checkData =  1 , row =  0 , 1 , col =  1 , 1
time slice:  22308 , checkData =  1 , row =  1 , 2 , col =  1 , 1
time slice:  22399 , checkData =  1 , row =  2 , 3 , col =  1 , 1
time slice:  22490 , checkData =  1 , row =  3 , 4 , col =  1 , 1
time slice:  22581 , checkData =  1 , row =  4 , 5 , col =  1 , 1
time slice:  22672 , checkData =  1 , row =  5 , 6 , col =  1 , 1
time slice:  22763 , checkData =  1 , row =  6 , 7 , col =  1 , 1
time slice:  22854 , checkData =  1 , row =  7 , 8 , col =  1 , 1
time slice:  22945 , checkData =  1 , row =  8 , 9 , col =  1 , 1
time slice:  23036 , checkData =  1 , row =  9 , 10 , col =  1 , 1
time slice:  23127 , checkData =  1 , row =  10 , 11 , col =  1 , 1
time slice:  23218 , checkData =  1 , row =  11 , 12 , col =  1 , 1
time slice:  23309 , checkData =  1 , row =  12 , 13 , col =  1 , 1
time slice:  23400 , checkData =  1 , row =  13 , 14 , col =  1 , 1
time slice:  23491 , checkData =  1 , row =  14 , 15 , col =  1 , 1
time slice:  23582 , checkData =  1 , row =  15 , 16 , col =  1 , 1
time slice:  23673 , checkData =  1 , row =  16 , 17 , col =  1 , 1
time slice:  23764 , checkData =  1 , row =  17 , 18 , col =  1 , 1
time slice:  23855 , checkData =  1 , row =  18 , 19 , col =  1 , 1
time slice:  23946 , checkData =  1 , row =  19 , 20 , col =  1 , 1
time slice:  24037 , checkData =  1 , row =  20 , 21 , col =  1 , 1
time slice:  24128 , checkData =  1 , row =  21 , 22 , col =  1 , 1
time slice:  24219 , checkData =  1 , row =  22 , 23 , col =  1 , 1
time slice:  24310 , checkData =  1 , row =  23 , 24 , col =  1 , 1
time slice:  24401 , checkData =  1 , row =  24 , 25 , col =  1 , 1
time slice:  24492 , checkData =  1 , row =  25 , 26 , col =  1 , 1
time slice:  24583 , checkData =  1 , row =  26 , 27 , col =  1 , 1
time slice:  24674 , checkData =  1 , row =  27 , 28 , col =  1 , 1
time slice:  24765 , checkData =  1 , row =  28 , 29 , col =  1 , 1
time slice:  24856 , checkData =  1 , row =  29 , 30 , col =  1 , 1
time slice:  24947 , checkData =  1 , row =  30 , 31 , col =  1 , 1
time slice:  25038 , checkData =  1 , row =  31 , 32 , col =  1 , 1
time slice:  25129 , checkData =  1 , row =  32 , 33 , col =  1 , 1
time slice:  25220 , checkData =  1 , row =  33 , 34 , col =  1 , 1
time slice:  25311 , checkData =  1 , row =  34 , 35 , col =  1 , 1
time slice:  25402 , checkData =  1 , row =  35 , 36 , col =  1 , 1
time slice:  25493 , checkData =  1 , row =  36 , 37 , col =  1 , 1
time slice:  25584 , checkData =  1 , row =  37 , 38 , col =  1 , 1
time slice:  25675 , checkData =  1 , row =  38 , 39 , col =  1 , 1
time slice:  25766 , checkData =  1 , row =  39 , 40 , col =  1 , 1
time slice:  25857 , checkData =  1 , row =  40 , 41 , col =  1 , 1
time slice:  25948 , checkData =  1 , row =  41 , 42 , col =  1 , 1
time slice:  26039 , checkData =  1 , row =  42 , 43 , col =  1 , 1
time slice:  26130 , checkData =  1 , row =  43 , 44 , col =  1 , 1
time slice:  26221 , checkData =  1 , row =  44 , 45 , col =  1 , 1
time slice:  26312 , checkData =  1 , row =  45 , 46 , col =  1 , 1
time slice:  26403 , checkData =  1 , row =  46 , 47 , col =  1 , 1
time slice:  26494 , checkData =  1 , row =  47 , 48 , col =  1 , 1
time slice:  26585 , checkData =  1 , row =  48 , 49 , col =  1 , 1
time slice:  26676 , checkData =  1 , row =  49 , 50 , col =  1 , 1
time slice:  26767 , checkData =  1 , row =  50 , 51 , col =  1 , 1
time slice:  26858 , checkData =  1 , row =  51 , 52 , col =  1 , 1
time slice:  26949 , checkData =  1 , row =  52 , 53 , col =  1 , 1
time slice:  27040 , checkData =  1 , row =  53 , 54 , col =  1 , 1
time slice:  27131 , checkData =  1 , row =  54 , 55 , col =  1 , 1
time slice:  27222 , checkData =  1 , row =  55 , 56 , col =  1 , 1
time slice:  27313 , checkData =  1 , row =  56 , 57 , col =  1 , 1
time slice:  27404 , checkData =  1 , row =  57 , 58 , col =  1 , 1
time slice:  27495 , checkData =  1 , row =  58 , 59 , col =  1 , 1
time slice:  27586 , checkData =  1 , row =  59 , 60 , col =  1 , 1
time slice:  27677 , checkData =  1 , row =  60 , 61 , col =  1 , 1
time slice:  27768 , checkData =  1 , row =  61 , 62 , col =  1 , 1
time slice:  27859 , checkData =  1 , row =  62 , 63 , col =  1 , 1
time slice:  27950 , checkData =  1 , row =  63 , 64 , col =  1 , 1
time slice:  28041 , checkData =  1 , row =  64 , 65 , col =  1 , 1
time slice:  28132 , checkData =  1 , row =  65 , 66 , col =  1 , 1
time slice:  28223 , checkData =  1 , row =  66 , 67 , col =  1 , 1
time slice:  28314 , checkData =  1 , row =  67 , 68 , col =  1 , 1
time slice:  28405 , checkData =  1 , row =  68 , 69 , col =  1 , 1
time slice:  28496 , checkData =  1 , row =  69 , 70 , col =  1 , 1
time slice:  28587 , checkData =  1 , row =  70 , 71 , col =  1 , 1
time slice:  28678 , checkData =  1 , row =  71 , 72 , col =  1 , 1
time slice:  28769 , checkData =  1 , row =  72 , 73 , col =  1 , 1
time slice:  28860 , checkData =  1 , row =  73 , 74 , col =  1 , 1
time slice:  28951 , checkData =  1 , row =  74 , 75 , col =  1 , 1
time slice:  29042 , checkData =  1 , row =  75 , 76 , col =  1 , 1
time slice:  29133 , checkData =  1 , row =  76 , 77 , col =  1 , 1
time slice:  29224 , checkData =  1 , row =  77 , 78 , col =  1 , 1
time slice:  29315 , checkData =  1 , row =  78 , 79 , col =  1 , 1
time slice:  29406 , checkData =  1 , row =  79 , 80 , col =  1 , 1
time slice:  29497 , checkData =  1 , row =  80 , 81 , col =  1 , 1
time slice:  29588 , checkData =  1 , row =  81 , 82 , col =  1 , 1
time slice:  29679 , checkData =  1 , row =  82 , 83 , col =  1 , 1
time slice:  29770 , checkData =  1 , row =  83 , 84 , col =  1 , 1
time slice:  29861 , checkData =  1 , row =  84 , 85 , col =  1 , 1
time slice:  29952 , checkData =  1 , row =  85 , 86 , col =  1 , 1
time slice:  30043 , checkData =  1 , row =  86 , 87 , col =  1 , 1
time slice:  30134 , checkData =  1 , row =  87 , 88 , col =  1 , 1
time slice:  30225 , checkData =  1 , row =  88 , 89 , col =  1 , 1
time slice:  30316 , checkData =  1 , row =  89 , 90 , col =  1 , 1
time slice:  30407 , checkData =  1 , row =  90 , 91 , col =  1 , 1
time slice:  30498 , checkData =  1 , row =  91 , 92 , col =  1 , 1
time slice:  30589 , checkData =  1 , row =  92 , 93 , col =  1 , 1
time slice:  30680 , checkData =  1 , row =  93 , 94 , col =  1 , 1
time slice:  30771 , checkData =  1 , row =  94 , 95 , col =  1 , 1
time slice:  30862 , checkData =  1 , row =  95 , 96 , col =  1 , 1
time slice:  30953 , checkData =  1 , row =  96 , 97 , col =  1 , 1
time slice:  31044 , checkData =  1 , row =  97 , 98 , col =  1 , 1
time slice:  31135 , checkData =  1 , row =  98 , 99 , col =  1 , 1
time slice:  31226 , checkData =  1 , row =  99 , 100 , col =  1 , 1
time slice:  31317 , checkData =  1 , row =  100 , 101 , col =  1 , 1
time slice:  31408 , checkData =  1 , row =  101 , 102 , col =  1 , 1
time slice:  31499 , checkData =  1 , row =  102 , 103 , col =  1 , 1
time slice:  31590 , checkData =  1 , row =  103 , 104 , col =  1 , 1
time slice:  31681 , checkData =  1 , row =  104 , 105 , col =  1 , 1
time slice:  31772 , checkData =  1 , row =  105 , 106 , col =  1 , 1
time slice:  31863 , checkData =  1 , row =  106 , 107 , col =  1 , 1
time slice:  31954 , checkData =  1 , row =  107 , 108 , col =  1 , 1
time slice:  32045 , checkData =  1 , row =  108 , 109 , col =  1 , 1
time slice:  32136 , checkData =  1 , row =  109 , 110 , col =  1 , 1
time slice:  32227 , checkData =  1 , row =  110 , 111 , col =  1 , 1
time slice:  32318 , checkData =  1 , row =  111 , 112 , col =  1 , 1
time slice:  32409 , checkData =  1 , row =  112 , 113 , col =  1 , 1
time slice:  32500 , checkData =  1 , row =  113 , 114 , col =  1 , 1
time slice:  32591 , checkData =  1 , row =  114 , 115 , col =  1 , 1
time slice:  32682 , checkData =  1 , row =  115 , 116 , col =  1 , 1
REAL test results: match efficiency =  1 / 5  =  20.0 %
[VipramCom: runTest] On memory block  13
total time slices =  1008
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  1508
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  1008
list2 lenghth =  1536
newlist1 lenghth =  1008
newlist2 lenghth =  1536
time slice:  5 , checkData =  1 , row =  116 , 117 , col =  1 , 1
time slice:  96 , checkData =  1 , row =  117 , 118 , col =  1 , 1
time slice:  187 , checkData =  1 , row =  118 , 119 , col =  1 , 1
time slice:  278 , checkData =  1 , row =  119 , 120 , col =  1 , 1
time slice:  369 , checkData =  1 , row =  120 , 121 , col =  1 , 1
time slice:  460 , checkData =  1 , row =  121 , 122 , col =  1 , 1
time slice:  551 , checkData =  1 , row =  122 , 123 , col =  1 , 1
time slice:  642 , checkData =  1 , row =  123 , 124 , col =  1 , 1
time slice:  733 , checkData =  1 , row =  124 , 125 , col =  1 , 1
time slice:  824 , checkData =  1 , row =  125 , 126 , col =  1 , 1
time slice:  915 , checkData =  1 , row =  126 , 127 , col =  1 , 1
time slice:  1006 , checkData =  1 , row =  127 , 22 , col =  1 , 0
REAL test results: match efficiency =  1 / 5  =  20.0 %
len(vc1._i_dvdd) =  14
len(vc1._i_vdd) =  14
len(vc1._i_vdd) =  14
06:28:40

06:28:41
[?1034h---> performance testing REAL match efficiency at frequency =  81  and voltages(vprech, vdd, vdd):  30 30 30
data match: 32767 ,data miss: 0 , Multiplier =  9  freq:  81
RUNNING LOAD MODE!!
RUN LOAD+CHECK MODE!!
done
------------------------
-----> written to output/tmp1_i.txt
[ 0.0% done[ 1.0% done[ 2.0% done[ 3.0% done[ 4.0% done[ 5.0% done[= 6.0% done[= 7.0% done[= 8.0% done[= 9.0% done[= 10.0% done[== 11.0% done[== 12.0% done[== 13.0% done[== 14.0% done[== 15.0% done[=== 16.0% done[=== 17.0% done[=== 18.0% done[=== 19.0% done[=== 20.0% done[==== 21.0% done[==== 22.0% done[==== 23.0% done[==== 24.0% done[==== 25.0% done[===== 26.0% done[===== 27.0% done[===== 28.0% done[===== 29.0% done[===== 30.0% done[====== 31.0% done[====== 32.0% done[====== 33.0% done[====== 34.0% done[====== 35.0% done[======= 36.0% done[======= 37.0% done[======= 38.0% done[======= 39.0% done[======= 40.0% done[======== 41.0% done[======== 42.0% done[======== 43.0% done[======== 44.0% done[======== 45.0% done[========= 46.0% done[========= 47.0% done[========= 48.0% done[========= 49.0% done[========= 50.0% done[========== 51.0% done[========== 52.0% done[========== 53.0% done[========== 54.0% done[========== 55.0% done[=========== 56.0% done[=========== 57.0% done[=========== 58.0% done[=========== 59.0% done[=========== 60.0% done[============ 61.0% done[============ 62.0% done[============ 63.0% done[============ 64.0% done[============ 65.0% done[============= 66.0% done[============= 67.0% done[============= 68.0% done[============= 69.0% done[============= 70.0% done[============== 71.0% done[============== 72.0% done[============== 73.0% done[============== 74.0% done[============== 75.0% done[=============== 76.0% done[=============== 77.0% done[=============== 78.0% done[=============== 79.0% done[=============== 80.0% done[================ 81.0% done[================ 82.0% done[================ 83.0% done[================ 84.0% done[================ 85.0% done[================= 86.0% done[================= 87.0% done[================= 88.0% done[================= 89.0% done[================= 90.0% done[================== 91.0% done[================== 92.0% done[================== 93.0% done[================== 94.0% done[================== 95.0% done[=================== 96.0% done[=================== 97.0% done[=================== 98.0% done[=================== 99.0% done[=================== 100.0% done
 ------------------------
[0;36m22-12-15 06:32:29.295164 [0x405b400] INFO - XML file[0m
[0;36m22-12-15 06:32:29.296614 [0x405b400] INFO - ConnectionManager created node tree: 
+ Node "", Address 0x00000000, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
  + Node "VipMEM", Address 0x00100000, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Status", SINGLE register, Address 0x00100000, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Go", SINGLE register, Address 0x00100001, Mask 0xFFFFFFFF, Permissions -w, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "FWver", SINGLE register, Address 0x00100002, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Ident", SINGLE register, Address 0x00100003, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "TestReg", SINGLE register, Address 0x00100004, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "DVDD", SINGLE register, Address 0x00100100, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_DVDD", SINGLE register, Address 0x00100101, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_DVDD", SINGLE register, Address 0x00100102, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "VDD", SINGLE register, Address 0x00100103, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VDD", SINGLE register, Address 0x00100104, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_VDD", SINGLE register, Address 0x00100105, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "VPRECH", SINGLE register, Address 0x00100106, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VPRECH", SINGLE register, Address 0x00100107, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_VPRECH", SINGLE register, Address 0x00100108, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Temperature", SINGLE register, Address 0x00100109, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VCC3V3", SINGLE register, Address 0x0010010A, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "LTC2991", SINGLE register, Address 0x0010010B, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKFBOUT_1", SINGLE register, Address 0x00100214, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKFBOUT_2", SINGLE register, Address 0x00100215, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT0_1", SINGLE register, Address 0x00100208, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT0_2", SINGLE register, Address 0x00100209, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT1_1", SINGLE register, Address 0x0010020A, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT1_2", SINGLE register, Address 0x0010020B, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT2_1", SINGLE register, Address 0x0010020C, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT2_2", SINGLE register, Address 0x0010020D, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT3_1", SINGLE register, Address 0x0010020E, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT3_2", SINGLE register, Address 0x0010020F, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKPOWER", SINGLE register, Address 0x00100228, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A0", INCREMENTAL block, Size 1024, Addresses [0x00101000-001013FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A1", INCREMENTAL block, Size 1024, Addresses [0x00102000-001023FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A2", INCREMENTAL block, Size 1024, Addresses [0x00103000-001033FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A3", INCREMENTAL block, Size 1024, Addresses [0x00104000-001043FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A4", INCREMENTAL block, Size 1024, Addresses [0x00105000-001053FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A5", INCREMENTAL block, Size 1024, Addresses [0x00106000-001063FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A6", INCREMENTAL block, Size 1024, Addresses [0x00107000-001073FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A7", INCREMENTAL block, Size 1024, Addresses [0x00108000-001083FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A8", INCREMENTAL block, Size 1024, Addresses [0x00109000-001093FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A9", INCREMENTAL block, Size 1024, Addresses [0x0010A000-0010A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A10", INCREMENTAL block, Size 1024, Addresses [0x0010B000-0010B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A11", INCREMENTAL block, Size 1024, Addresses [0x0010C000-0010C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A12", INCREMENTAL block, Size 1024, Addresses [0x0010D000-0010D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A13", INCREMENTAL block, Size 1024, Addresses [0x0010E000-0010E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A14", INCREMENTAL block, Size 1024, Addresses [0x0010F000-0010F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A15", INCREMENTAL block, Size 1024, Addresses [0x00110000-001103FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B0", INCREMENTAL block, Size 1024, Addresses [0x00111000-001113FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B1", INCREMENTAL block, Size 1024, Addresses [0x00112000-001123FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B2", INCREMENTAL block, Size 1024, Addresses [0x00113000-001133FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B3", INCREMENTAL block, Size 1024, Addresses [0x00114000-001143FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B4", INCREMENTAL block, Size 1024, Addresses [0x00115000-001153FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B5", INCREMENTAL block, Size 1024, Addresses [0x00116000-001163FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B6", INCREMENTAL block, Size 1024, Addresses [0x00117000-001173FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B7", INCREMENTAL block, Size 1024, Addresses [0x00118000-001183FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B8", INCREMENTAL block, Size 1024, Addresses [0x00119000-001193FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B9", INCREMENTAL block, Size 1024, Addresses [0x0011A000-0011A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B10", INCREMENTAL block, Size 1024, Addresses [0x0011B000-0011B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B11", INCREMENTAL block, Size 1024, Addresses [0x0011C000-0011C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B12", INCREMENTAL block, Size 1024, Addresses [0x0011D000-0011D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B13", INCREMENTAL block, Size 1024, Addresses [0x0011E000-0011E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B14", INCREMENTAL block, Size 1024, Addresses [0x0011F000-0011F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B15", INCREMENTAL block, Size 1024, Addresses [0x00120000-001203FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C0", INCREMENTAL block, Size 1024, Addresses [0x00121000-001213FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C1", INCREMENTAL block, Size 1024, Addresses [0x00122000-001223FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C2", INCREMENTAL block, Size 1024, Addresses [0x00123000-001233FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C3", INCREMENTAL block, Size 1024, Addresses [0x00124000-001243FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C4", INCREMENTAL block, Size 1024, Addresses [0x00125000-001253FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C5", INCREMENTAL block, Size 1024, Addresses [0x00126000-001263FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C6", INCREMENTAL block, Size 1024, Addresses [0x00127000-001273FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C7", INCREMENTAL block, Size 1024, Addresses [0x00128000-001283FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C8", INCREMENTAL block, Size 1024, Addresses [0x00129000-001293FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C9", INCREMENTAL block, Size 1024, Addresses [0x0012A000-0012A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C10", INCREMENTAL block, Size 1024, Addresses [0x0012B000-0012B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C11", INCREMENTAL block, Size 1024, Addresses [0x0012C000-0012C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C12", INCREMENTAL block, Size 1024, Addresses [0x0012D000-0012D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C13", INCREMENTAL block, Size 1024, Addresses [0x0012E000-0012E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C14", INCREMENTAL block, Size 1024, Addresses [0x0012F000-0012F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C15", INCREMENTAL block, Size 1024, Addresses [0x00130000-001303FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D0", INCREMENTAL block, Size 1024, Addresses [0x00131000-001313FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D1", INCREMENTAL block, Size 1024, Addresses [0x00132000-001323FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D2", INCREMENTAL block, Size 1024, Addresses [0x00133000-001333FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D3", INCREMENTAL block, Size 1024, Addresses [0x00134000-001343FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D4", INCREMENTAL block, Size 1024, Addresses [0x00135000-001353FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D5", INCREMENTAL block, Size 1024, Addresses [0x00136000-001363FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D6", INCREMENTAL block, Size 1024, Addresses [0x00137000-001373FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D7", INCREMENTAL block, Size 1024, Addresses [0x00138000-001383FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D8", INCREMENTAL block, Size 1024, Addresses [0x00139000-001393FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D9", INCREMENTAL block, Size 1024, Addresses [0x0013A000-0013A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D10", INCREMENTAL block, Size 1024, Addresses [0x0013B000-0013B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D11", INCREMENTAL block, Size 1024, Addresses [0x0013C000-0013C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D12", INCREMENTAL block, Size 1024, Addresses [0x0013D000-0013D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D13", INCREMENTAL block, Size 1024, Addresses [0x0013E000-0013E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D14", INCREMENTAL block, Size 1024, Addresses [0x0013F000-0013F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D15", INCREMENTAL block, Size 1024, Addresses [0x00140000-001403FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA0", INCREMENTAL block, Size 1024, Addresses [0x00141000-001413FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA1", INCREMENTAL block, Size 1024, Addresses [0x00142000-001423FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA2", INCREMENTAL block, Size 1024, Addresses [0x00143000-001433FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA3", INCREMENTAL block, Size 1024, Addresses [0x00144000-001443FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA4", INCREMENTAL block, Size 1024, Addresses [0x00145000-001453FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA5", INCREMENTAL block, Size 1024, Addresses [0x00146000-001463FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA6", INCREMENTAL block, Size 1024, Addresses [0x00147000-001473FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA0", INCREMENTAL block, Size 1024, Addresses [0x00148000-001483FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA1", INCREMENTAL block, Size 1024, Addresses [0x00149000-001493FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA2", INCREMENTAL block, Size 1024, Addresses [0x0014A000-0014A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA3", INCREMENTAL block, Size 1024, Addresses [0x0014B000-0014B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA4", INCREMENTAL block, Size 1024, Addresses [0x0014C000-0014C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss0", INCREMENTAL block, Size 1024, Addresses [0x0014D000-0014D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss1", INCREMENTAL block, Size 1024, Addresses [0x0014E000-0014E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss2", INCREMENTAL block, Size 1024, Addresses [0x0014F000-0014F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "ReqL0", INCREMENTAL block, Size 1024, Addresses [0x00153000-001533FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Latch", INCREMENTAL block, Size 1024, Addresses [0x00150000-001503FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "EvRearm", INCREMENTAL block, Size 1024, Addresses [0x00151000-001513FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RunMode", INCREMENTAL block, Size 1024, Addresses [0x00152000-001523FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Primary", INCREMENTAL block, Size 1024, Addresses [0x00154000-001543FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out0", INCREMENTAL block, Size 1024, Addresses [0x00180000-001803FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out1", INCREMENTAL block, Size 1024, Addresses [0x00181000-001813FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out2", INCREMENTAL block, Size 1024, Addresses [0x00182000-001823FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out3", INCREMENTAL block, Size 1024, Addresses [0x00183000-001833FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out4", INCREMENTAL block, Size 1024, Addresses [0x00184000-001843FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out5", INCREMENTAL block, Size 1024, Addresses [0x00185000-001853FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out6", INCREMENTAL block, Size 1024, Addresses [0x00186000-001863FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out7", INCREMENTAL block, Size 1024, Addresses [0x00187000-001873FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out8", INCREMENTAL block, Size 1024, Addresses [0x00188000-001883FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out9", INCREMENTAL block, Size 1024, Addresses [0x00189000-001893FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out10", INCREMENTAL block, Size 1024, Addresses [0x0018A000-0018A3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out11", INCREMENTAL block, Size 1024, Addresses [0x0018B000-0018B3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out12", INCREMENTAL block, Size 1024, Addresses [0x0018C000-0018C3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out13", INCREMENTAL block, Size 1024, Addresses [0x0018D000-0018D3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out14", INCREMENTAL block, Size 1024, Addresses [0x0018E000-0018E3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out15", INCREMENTAL block, Size 1024, Addresses [0x0018F000-0018F3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out16", INCREMENTAL block, Size 1024, Addresses [0x00190000-001903FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out17", INCREMENTAL block, Size 1024, Addresses [0x00191000-001913FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out18", INCREMENTAL block, Size 1024, Addresses [0x00192000-001923FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out19", INCREMENTAL block, Size 1024, Addresses [0x00193000-001933FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out20", INCREMENTAL block, Size 1024, Addresses [0x00194000-001943FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out21", INCREMENTAL block, Size 1024, Addresses [0x00195000-001953FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out22", INCREMENTAL block, Size 1024, Addresses [0x00196000-001963FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out23", INCREMENTAL block, Size 1024, Addresses [0x00197000-001973FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out24", INCREMENTAL block, Size 1024, Addresses [0x00198000-001983FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out25", INCREMENTAL block, Size 1024, Addresses [0x00199000-001993FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out26", INCREMENTAL block, Size 1024, Addresses [0x0019A000-0019A3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out27", INCREMENTAL block, Size 1024, Addresses [0x0019B000-0019B3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out28", INCREMENTAL block, Size 1024, Addresses [0x0019C000-0019C3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out29", INCREMENTAL block, Size 1024, Addresses [0x0019D000-0019D3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out30", INCREMENTAL block, Size 1024, Addresses [0x0019E000-0019E3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out31", INCREMENTAL block, Size 1024, Addresses [0x0019F000-0019F3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
  + Node "ram", INCREMENTAL block, Size 256, Addresses [0x00001000-000010FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"[0m
[0;36m22-12-15 06:32:29.0487C5 [0x405b400] INFO - URI "ipbusudp-2.0://192.168.0.131:50001" parsed as:
 > protocol : ipbusudp-2.0
 > hostname : 192.168.0.131
 > port : 50001
 > path : 
 > extension : 
 > arguments :
[0m
Firmware identity =  0xdeadbeef , firmware version =  1 , Vpre bit =  30 , Vpre measured =  4427
Vdd bit =  30 , Vdd measured =  4414 Dvdd bit =  30 , Dvdd measured =  4417
registers size =  117
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock0 00000000000000000001000110000110  gets replaced by  00000000000000000001000110000110
Clock: clock0 00000000000000000000000000000000  gets replaced by  00000000000000000000000000000000
Writing to clock0
After transaction: clock0
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000000
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock1 00000000000000000001000110000110  gets replaced by  00000000000000000001000110000110
Clock: clock1 00000000000000000000000000000000  gets replaced by  00000000000000000000000000000000
Writing to clock1
After transaction: clock1
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000000
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock2 00000000000000000001000110000110  gets replaced by  00000000000000000001000110000110
Clock: clock2 00000000000000000000000000000001  gets replaced by  00000000000000000000000000000001
Writing to clock2
After transaction: clock2
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000001
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
list1 lenghth =  426992  and bits length =  426992
memoryBlocksNeeded =  14
[VipramCom: runTest] On memory block  0
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  1
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  2
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  3
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  4
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  5
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  6
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  7
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  8
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  9
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  10
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  11
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  24575
newlist2 lenghth =  24576
time slice:  112 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  203 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  294 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  385 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  476 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  567 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  658 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  749 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  840 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  931 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  1022 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  1113 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  1204 , checkData =  1 , row =  12 , 12 , col =  1 , 1
time slice:  1295 , checkData =  1 , row =  13 , 13 , col =  1 , 1
time slice:  1386 , checkData =  1 , row =  14 , 14 , col =  1 , 1
time slice:  1477 , checkData =  1 , row =  15 , 15 , col =  1 , 1
time slice:  1568 , checkData =  1 , row =  16 , 16 , col =  1 , 1
time slice:  1659 , checkData =  1 , row =  17 , 17 , col =  1 , 1
time slice:  1750 , checkData =  1 , row =  18 , 18 , col =  1 , 1
time slice:  1841 , checkData =  1 , row =  19 , 19 , col =  1 , 1
time slice:  1932 , checkData =  1 , row =  20 , 20 , col =  1 , 1
time slice:  2023 , checkData =  1 , row =  21 , 21 , col =  1 , 1
time slice:  2114 , checkData =  1 , row =  22 , 22 , col =  1 , 1
time slice:  2205 , checkData =  1 , row =  23 , 23 , col =  1 , 1
time slice:  2296 , checkData =  1 , row =  24 , 24 , col =  1 , 1
time slice:  2387 , checkData =  1 , row =  25 , 25 , col =  1 , 1
time slice:  2478 , checkData =  1 , row =  26 , 26 , col =  1 , 1
time slice:  2569 , checkData =  1 , row =  27 , 27 , col =  1 , 1
time slice:  2660 , checkData =  1 , row =  28 , 28 , col =  1 , 1
time slice:  2751 , checkData =  1 , row =  29 , 29 , col =  1 , 1
time slice:  2842 , checkData =  1 , row =  30 , 30 , col =  1 , 1
time slice:  2933 , checkData =  1 , row =  31 , 31 , col =  1 , 1
time slice:  3024 , checkData =  1 , row =  32 , 32 , col =  1 , 1
time slice:  3115 , checkData =  1 , row =  33 , 33 , col =  1 , 1
time slice:  3206 , checkData =  1 , row =  34 , 34 , col =  1 , 1
time slice:  3297 , checkData =  1 , row =  35 , 35 , col =  1 , 1
time slice:  3388 , checkData =  1 , row =  36 , 36 , col =  1 , 1
time slice:  3479 , checkData =  1 , row =  37 , 37 , col =  1 , 1
time slice:  3570 , checkData =  1 , row =  38 , 38 , col =  1 , 1
time slice:  3661 , checkData =  1 , row =  39 , 39 , col =  1 , 1
time slice:  3752 , checkData =  1 , row =  40 , 40 , col =  1 , 1
time slice:  3843 , checkData =  1 , row =  41 , 41 , col =  1 , 1
time slice:  3934 , checkData =  1 , row =  42 , 42 , col =  1 , 1
time slice:  4025 , checkData =  1 , row =  43 , 43 , col =  1 , 1
time slice:  4116 , checkData =  1 , row =  44 , 44 , col =  1 , 1
time slice:  4207 , checkData =  1 , row =  45 , 45 , col =  1 , 1
time slice:  4298 , checkData =  1 , row =  46 , 46 , col =  1 , 1
time slice:  4389 , checkData =  1 , row =  47 , 47 , col =  1 , 1
time slice:  4480 , checkData =  1 , row =  48 , 48 , col =  1 , 1
time slice:  4571 , checkData =  1 , row =  49 , 49 , col =  1 , 1
time slice:  4662 , checkData =  1 , row =  50 , 50 , col =  1 , 1
time slice:  4753 , checkData =  1 , row =  51 , 51 , col =  1 , 1
time slice:  4844 , checkData =  1 , row =  52 , 52 , col =  1 , 1
time slice:  4935 , checkData =  1 , row =  53 , 53 , col =  1 , 1
time slice:  5026 , checkData =  1 , row =  54 , 54 , col =  1 , 1
time slice:  5117 , checkData =  1 , row =  55 , 55 , col =  1 , 1
time slice:  5208 , checkData =  1 , row =  56 , 56 , col =  1 , 1
time slice:  5299 , checkData =  1 , row =  57 , 57 , col =  1 , 1
time slice:  5390 , checkData =  1 , row =  58 , 58 , col =  1 , 1
time slice:  5481 , checkData =  1 , row =  59 , 59 , col =  1 , 1
time slice:  5572 , checkData =  1 , row =  60 , 60 , col =  1 , 1
time slice:  5663 , checkData =  1 , row =  61 , 61 , col =  1 , 1
time slice:  5754 , checkData =  1 , row =  62 , 62 , col =  1 , 1
time slice:  5845 , checkData =  1 , row =  63 , 63 , col =  1 , 1
time slice:  5936 , checkData =  1 , row =  64 , 64 , col =  1 , 1
time slice:  6027 , checkData =  1 , row =  65 , 65 , col =  1 , 1
time slice:  6118 , checkData =  1 , row =  66 , 66 , col =  1 , 1
time slice:  6209 , checkData =  1 , row =  67 , 67 , col =  1 , 1
time slice:  6300 , checkData =  1 , row =  68 , 68 , col =  1 , 1
time slice:  6391 , checkData =  1 , row =  69 , 69 , col =  1 , 1
time slice:  6482 , checkData =  1 , row =  70 , 70 , col =  1 , 1
time slice:  6573 , checkData =  1 , row =  71 , 71 , col =  1 , 1
time slice:  6664 , checkData =  1 , row =  72 , 72 , col =  1 , 1
time slice:  6755 , checkData =  1 , row =  73 , 73 , col =  1 , 1
time slice:  6846 , checkData =  1 , row =  74 , 74 , col =  1 , 1
time slice:  6937 , checkData =  1 , row =  75 , 75 , col =  1 , 1
time slice:  7028 , checkData =  1 , row =  76 , 76 , col =  1 , 1
time slice:  7119 , checkData =  1 , row =  77 , 77 , col =  1 , 1
time slice:  7210 , checkData =  1 , row =  78 , 78 , col =  1 , 1
time slice:  7301 , checkData =  1 , row =  79 , 79 , col =  1 , 1
time slice:  7392 , checkData =  1 , row =  80 , 80 , col =  1 , 1
time slice:  7483 , checkData =  1 , row =  81 , 81 , col =  1 , 1
time slice:  7574 , checkData =  1 , row =  82 , 82 , col =  1 , 1
time slice:  7665 , checkData =  1 , row =  83 , 83 , col =  1 , 1
time slice:  7756 , checkData =  1 , row =  84 , 84 , col =  1 , 1
time slice:  7847 , checkData =  1 , row =  85 , 85 , col =  1 , 1
time slice:  7938 , checkData =  1 , row =  86 , 86 , col =  1 , 1
time slice:  8029 , checkData =  1 , row =  87 , 87 , col =  1 , 1
time slice:  8120 , checkData =  1 , row =  88 , 88 , col =  1 , 1
time slice:  8211 , checkData =  1 , row =  89 , 89 , col =  1 , 1
time slice:  8302 , checkData =  1 , row =  90 , 90 , col =  1 , 1
time slice:  8393 , checkData =  1 , row =  91 , 91 , col =  1 , 1
time slice:  8484 , checkData =  1 , row =  92 , 92 , col =  1 , 1
time slice:  8575 , checkData =  1 , row =  93 , 93 , col =  1 , 1
time slice:  8666 , checkData =  1 , row =  94 , 94 , col =  1 , 1
time slice:  8757 , checkData =  1 , row =  95 , 95 , col =  1 , 1
time slice:  8848 , checkData =  1 , row =  96 , 96 , col =  1 , 1
time slice:  8939 , checkData =  1 , row =  97 , 97 , col =  1 , 1
time slice:  9030 , checkData =  1 , row =  98 , 98 , col =  1 , 1
time slice:  9121 , checkData =  1 , row =  99 , 99 , col =  1 , 1
time slice:  9212 , checkData =  1 , row =  100 , 100 , col =  1 , 1
time slice:  9303 , checkData =  1 , row =  101 , 101 , col =  1 , 1
time slice:  9394 , checkData =  1 , row =  102 , 102 , col =  1 , 1
time slice:  9485 , checkData =  1 , row =  103 , 103 , col =  1 , 1
time slice:  9576 , checkData =  1 , row =  104 , 104 , col =  1 , 1
time slice:  9667 , checkData =  1 , row =  105 , 105 , col =  1 , 1
time slice:  9758 , checkData =  1 , row =  106 , 106 , col =  1 , 1
time slice:  9849 , checkData =  1 , row =  107 , 107 , col =  1 , 1
time slice:  9940 , checkData =  1 , row =  108 , 108 , col =  1 , 1
time slice:  10031 , checkData =  1 , row =  109 , 109 , col =  1 , 1
time slice:  10122 , checkData =  1 , row =  110 , 110 , col =  1 , 1
time slice:  10213 , checkData =  1 , row =  111 , 111 , col =  1 , 1
time slice:  10304 , checkData =  1 , row =  112 , 112 , col =  1 , 1
time slice:  10395 , checkData =  1 , row =  113 , 113 , col =  1 , 1
time slice:  10486 , checkData =  1 , row =  114 , 114 , col =  1 , 1
time slice:  10577 , checkData =  1 , row =  115 , 115 , col =  1 , 1
time slice:  10668 , checkData =  1 , row =  116 , 116 , col =  1 , 1
time slice:  10759 , checkData =  1 , row =  117 , 117 , col =  1 , 1
time slice:  10850 , checkData =  1 , row =  118 , 118 , col =  1 , 1
time slice:  10941 , checkData =  1 , row =  119 , 119 , col =  1 , 1
time slice:  11032 , checkData =  1 , row =  120 , 120 , col =  1 , 1
time slice:  11123 , checkData =  1 , row =  121 , 121 , col =  1 , 1
time slice:  11214 , checkData =  1 , row =  122 , 122 , col =  1 , 1
time slice:  11305 , checkData =  1 , row =  123 , 123 , col =  1 , 1
time slice:  11396 , checkData =  1 , row =  124 , 124 , col =  1 , 1
time slice:  11487 , checkData =  1 , row =  125 , 125 , col =  1 , 1
time slice:  11578 , checkData =  1 , row =  126 , 126 , col =  1 , 1
time slice:  11669 , checkData =  1 , row =  127 , 127 , col =  1 , 1
time slice:  11782 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  11873 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  11964 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  12055 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  12146 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  12237 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  12328 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  12419 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  12510 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  12601 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  12692 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  12783 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  12874 , checkData =  1 , row =  12 , 12 , col =  1 , 1
time slice:  12965 , checkData =  1 , row =  13 , 13 , col =  1 , 1
time slice:  13056 , checkData =  1 , row =  14 , 14 , col =  1 , 1
time slice:  13147 , checkData =  1 , row =  15 , 15 , col =  1 , 1
time slice:  13238 , checkData =  1 , row =  16 , 16 , col =  1 , 1
time slice:  13329 , checkData =  1 , row =  17 , 17 , col =  1 , 1
time slice:  13420 , checkData =  1 , row =  18 , 18 , col =  1 , 1
time slice:  13511 , checkData =  1 , row =  19 , 19 , col =  1 , 1
time slice:  13602 , checkData =  1 , row =  20 , 20 , col =  1 , 1
time slice:  13693 , checkData =  1 , row =  21 , 21 , col =  1 , 1
time slice:  13784 , checkData =  1 , row =  22 , 22 , col =  1 , 1
time slice:  13875 , checkData =  1 , row =  23 , 23 , col =  1 , 1
time slice:  13966 , checkData =  1 , row =  24 , 24 , col =  1 , 1
time slice:  14057 , checkData =  1 , row =  25 , 25 , col =  1 , 1
time slice:  14148 , checkData =  1 , row =  26 , 26 , col =  1 , 1
time slice:  14239 , checkData =  1 , row =  27 , 27 , col =  1 , 1
time slice:  14330 , checkData =  1 , row =  28 , 28 , col =  1 , 1
time slice:  14421 , checkData =  1 , row =  29 , 29 , col =  1 , 1
time slice:  14512 , checkData =  1 , row =  30 , 30 , col =  1 , 1
time slice:  14603 , checkData =  1 , row =  31 , 31 , col =  1 , 1
time slice:  14694 , checkData =  1 , row =  32 , 32 , col =  1 , 1
time slice:  14785 , checkData =  1 , row =  33 , 33 , col =  1 , 1
time slice:  14876 , checkData =  1 , row =  34 , 34 , col =  1 , 1
time slice:  14967 , checkData =  1 , row =  35 , 35 , col =  1 , 1
time slice:  15058 , checkData =  1 , row =  36 , 36 , col =  1 , 1
time slice:  15149 , checkData =  1 , row =  37 , 37 , col =  1 , 1
time slice:  15240 , checkData =  1 , row =  38 , 38 , col =  1 , 1
time slice:  15331 , checkData =  1 , row =  39 , 39 , col =  1 , 1
time slice:  15422 , checkData =  1 , row =  40 , 40 , col =  1 , 1
time slice:  15513 , checkData =  1 , row =  41 , 41 , col =  1 , 1
time slice:  15604 , checkData =  1 , row =  42 , 42 , col =  1 , 1
time slice:  15695 , checkData =  1 , row =  43 , 43 , col =  1 , 1
time slice:  15786 , checkData =  1 , row =  44 , 44 , col =  1 , 1
time slice:  15877 , checkData =  1 , row =  45 , 45 , col =  1 , 1
time slice:  15968 , checkData =  1 , row =  46 , 46 , col =  1 , 1
time slice:  16059 , checkData =  1 , row =  47 , 47 , col =  1 , 1
time slice:  16150 , checkData =  1 , row =  48 , 48 , col =  1 , 1
time slice:  16241 , checkData =  1 , row =  49 , 49 , col =  1 , 1
time slice:  16332 , checkData =  1 , row =  50 , 50 , col =  1 , 1
time slice:  16423 , checkData =  1 , row =  51 , 51 , col =  1 , 1
time slice:  16514 , checkData =  1 , row =  52 , 52 , col =  1 , 1
time slice:  16605 , checkData =  1 , row =  53 , 53 , col =  1 , 1
time slice:  16696 , checkData =  1 , row =  54 , 54 , col =  1 , 1
time slice:  16787 , checkData =  1 , row =  55 , 55 , col =  1 , 1
time slice:  16878 , checkData =  1 , row =  56 , 56 , col =  1 , 1
time slice:  16969 , checkData =  1 , row =  57 , 57 , col =  1 , 1
time slice:  17060 , checkData =  1 , row =  58 , 58 , col =  1 , 1
time slice:  17151 , checkData =  1 , row =  59 , 59 , col =  1 , 1
time slice:  17242 , checkData =  1 , row =  60 , 60 , col =  1 , 1
time slice:  17333 , checkData =  1 , row =  61 , 61 , col =  1 , 1
time slice:  17424 , checkData =  1 , row =  62 , 62 , col =  1 , 1
time slice:  17515 , checkData =  1 , row =  63 , 63 , col =  1 , 1
time slice:  17606 , checkData =  1 , row =  64 , 64 , col =  1 , 1
time slice:  17697 , checkData =  1 , row =  65 , 65 , col =  1 , 1
time slice:  17788 , checkData =  1 , row =  66 , 66 , col =  1 , 1
time slice:  17879 , checkData =  1 , row =  67 , 67 , col =  1 , 1
time slice:  17970 , checkData =  1 , row =  68 , 68 , col =  1 , 1
time slice:  18061 , checkData =  1 , row =  69 , 69 , col =  1 , 1
time slice:  18152 , checkData =  1 , row =  70 , 70 , col =  1 , 1
time slice:  18243 , checkData =  1 , row =  71 , 71 , col =  1 , 1
time slice:  18334 , checkData =  1 , row =  72 , 72 , col =  1 , 1
time slice:  18425 , checkData =  1 , row =  73 , 73 , col =  1 , 1
time slice:  18516 , checkData =  1 , row =  74 , 74 , col =  1 , 1
time slice:  18607 , checkData =  1 , row =  75 , 75 , col =  1 , 1
time slice:  18698 , checkData =  1 , row =  76 , 76 , col =  1 , 1
time slice:  18789 , checkData =  1 , row =  77 , 77 , col =  1 , 1
time slice:  18880 , checkData =  1 , row =  78 , 78 , col =  1 , 1
time slice:  18971 , checkData =  1 , row =  79 , 79 , col =  1 , 1
time slice:  19062 , checkData =  1 , row =  80 , 80 , col =  1 , 1
time slice:  19153 , checkData =  1 , row =  81 , 81 , col =  1 , 1
time slice:  19244 , checkData =  1 , row =  82 , 82 , col =  1 , 1
time slice:  19335 , checkData =  1 , row =  83 , 83 , col =  1 , 1
time slice:  19426 , checkData =  1 , row =  84 , 84 , col =  1 , 1
time slice:  19517 , checkData =  1 , row =  85 , 85 , col =  1 , 1
time slice:  19608 , checkData =  1 , row =  86 , 86 , col =  1 , 1
time slice:  19699 , checkData =  1 , row =  87 , 87 , col =  1 , 1
time slice:  19790 , checkData =  1 , row =  88 , 88 , col =  1 , 1
time slice:  19881 , checkData =  1 , row =  89 , 89 , col =  1 , 1
time slice:  19972 , checkData =  1 , row =  90 , 90 , col =  1 , 1
time slice:  20063 , checkData =  1 , row =  91 , 91 , col =  1 , 1
time slice:  20154 , checkData =  1 , row =  92 , 92 , col =  1 , 1
time slice:  20245 , checkData =  1 , row =  93 , 93 , col =  1 , 1
time slice:  20336 , checkData =  1 , row =  94 , 94 , col =  1 , 1
time slice:  20427 , checkData =  1 , row =  95 , 95 , col =  1 , 1
time slice:  20518 , checkData =  1 , row =  96 , 96 , col =  1 , 1
time slice:  20609 , checkData =  1 , row =  97 , 97 , col =  1 , 1
time slice:  20700 , checkData =  1 , row =  98 , 98 , col =  1 , 1
time slice:  20791 , checkData =  1 , row =  99 , 99 , col =  1 , 1
time slice:  20882 , checkData =  1 , row =  100 , 100 , col =  1 , 1
time slice:  20973 , checkData =  1 , row =  101 , 101 , col =  1 , 1
time slice:  21064 , checkData =  1 , row =  102 , 102 , col =  1 , 1
time slice:  21155 , checkData =  1 , row =  103 , 103 , col =  1 , 1
time slice:  21246 , checkData =  1 , row =  104 , 104 , col =  1 , 1
time slice:  21337 , checkData =  1 , row =  105 , 105 , col =  1 , 1
time slice:  21428 , checkData =  1 , row =  106 , 106 , col =  1 , 1
time slice:  21519 , checkData =  1 , row =  107 , 107 , col =  1 , 1
time slice:  21610 , checkData =  1 , row =  108 , 108 , col =  1 , 1
time slice:  21701 , checkData =  1 , row =  109 , 109 , col =  1 , 1
time slice:  21792 , checkData =  1 , row =  110 , 110 , col =  1 , 1
time slice:  21883 , checkData =  1 , row =  111 , 111 , col =  1 , 1
time slice:  21974 , checkData =  1 , row =  112 , 112 , col =  1 , 1
time slice:  22065 , checkData =  1 , row =  113 , 113 , col =  1 , 1
time slice:  22156 , checkData =  1 , row =  114 , 114 , col =  1 , 1
time slice:  22247 , checkData =  1 , row =  115 , 115 , col =  1 , 1
time slice:  22338 , checkData =  1 , row =  116 , 116 , col =  1 , 1
time slice:  22429 , checkData =  1 , row =  117 , 117 , col =  1 , 1
time slice:  22520 , checkData =  1 , row =  118 , 118 , col =  1 , 1
time slice:  22611 , checkData =  1 , row =  119 , 119 , col =  1 , 1
time slice:  22702 , checkData =  1 , row =  120 , 120 , col =  1 , 1
time slice:  22793 , checkData =  1 , row =  121 , 121 , col =  1 , 1
time slice:  22884 , checkData =  1 , row =  122 , 122 , col =  1 , 1
time slice:  22975 , checkData =  1 , row =  123 , 123 , col =  1 , 1
time slice:  23066 , checkData =  1 , row =  124 , 124 , col =  1 , 1
time slice:  23157 , checkData =  1 , row =  125 , 125 , col =  1 , 1
time slice:  23248 , checkData =  1 , row =  126 , 126 , col =  1 , 1
time slice:  23339 , checkData =  1 , row =  127 , 127 , col =  1 , 1
time slice:  23452 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  23543 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  23634 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  23725 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  23816 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  23907 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  23998 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  24089 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  24180 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  24271 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  24362 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  24453 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  24544 , checkData =  1 , row =  12 , 12 , col =  1 , 1
REAL test results: match efficiency =  2 / 3  =  66.6666666667 %
[VipramCom: runTest] On memory block  12
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  32768
newlist2 lenghth =  32768
time slice:  60 , checkData =  1 , row =  13 , 14 , col =  1 , 1
time slice:  151 , checkData =  1 , row =  14 , 15 , col =  1 , 1
time slice:  242 , checkData =  1 , row =  15 , 16 , col =  1 , 1
time slice:  333 , checkData =  1 , row =  16 , 17 , col =  1 , 1
time slice:  424 , checkData =  1 , row =  17 , 18 , col =  1 , 1
time slice:  515 , checkData =  1 , row =  18 , 19 , col =  1 , 1
time slice:  606 , checkData =  1 , row =  19 , 20 , col =  1 , 1
time slice:  697 , checkData =  1 , row =  20 , 21 , col =  1 , 1
time slice:  788 , checkData =  1 , row =  21 , 22 , col =  1 , 1
time slice:  879 , checkData =  1 , row =  22 , 23 , col =  1 , 1
time slice:  970 , checkData =  1 , row =  23 , 24 , col =  1 , 1
time slice:  1061 , checkData =  1 , row =  24 , 25 , col =  1 , 1
time slice:  1152 , checkData =  1 , row =  25 , 26 , col =  1 , 1
time slice:  1243 , checkData =  1 , row =  26 , 27 , col =  1 , 1
time slice:  1334 , checkData =  1 , row =  27 , 28 , col =  1 , 1
time slice:  1425 , checkData =  1 , row =  28 , 29 , col =  1 , 1
time slice:  1516 , checkData =  1 , row =  29 , 30 , col =  1 , 1
time slice:  1607 , checkData =  1 , row =  30 , 31 , col =  1 , 1
time slice:  1698 , checkData =  1 , row =  31 , 32 , col =  1 , 1
time slice:  1789 , checkData =  1 , row =  32 , 33 , col =  1 , 1
time slice:  1880 , checkData =  1 , row =  33 , 34 , col =  1 , 1
time slice:  1971 , checkData =  1 , row =  34 , 35 , col =  1 , 1
time slice:  2062 , checkData =  1 , row =  35 , 36 , col =  1 , 1
time slice:  2153 , checkData =  1 , row =  36 , 37 , col =  1 , 1
time slice:  2244 , checkData =  1 , row =  37 , 38 , col =  1 , 1
time slice:  2335 , checkData =  1 , row =  38 , 39 , col =  1 , 1
time slice:  2426 , checkData =  1 , row =  39 , 40 , col =  1 , 1
time slice:  2517 , checkData =  1 , row =  40 , 41 , col =  1 , 1
time slice:  2608 , checkData =  1 , row =  41 , 42 , col =  1 , 1
time slice:  2699 , checkData =  1 , row =  42 , 43 , col =  1 , 1
time slice:  2790 , checkData =  1 , row =  43 , 44 , col =  1 , 1
time slice:  2881 , checkData =  1 , row =  44 , 45 , col =  1 , 1
time slice:  2972 , checkData =  1 , row =  45 , 46 , col =  1 , 1
time slice:  3063 , checkData =  1 , row =  46 , 47 , col =  1 , 1
time slice:  3154 , checkData =  1 , row =  47 , 48 , col =  1 , 1
time slice:  3245 , checkData =  1 , row =  48 , 49 , col =  1 , 1
time slice:  3336 , checkData =  1 , row =  49 , 50 , col =  1 , 1
time slice:  3427 , checkData =  1 , row =  50 , 51 , col =  1 , 1
time slice:  3518 , checkData =  1 , row =  51 , 52 , col =  1 , 1
time slice:  3609 , checkData =  1 , row =  52 , 53 , col =  1 , 1
time slice:  3700 , checkData =  1 , row =  53 , 54 , col =  1 , 1
time slice:  3791 , checkData =  1 , row =  54 , 55 , col =  1 , 1
time slice:  3882 , checkData =  1 , row =  55 , 56 , col =  1 , 1
time slice:  3973 , checkData =  1 , row =  56 , 57 , col =  1 , 1
time slice:  4064 , checkData =  1 , row =  57 , 58 , col =  1 , 1
time slice:  4155 , checkData =  1 , row =  58 , 59 , col =  1 , 1
time slice:  4246 , checkData =  1 , row =  59 , 60 , col =  1 , 1
time slice:  4337 , checkData =  1 , row =  60 , 61 , col =  1 , 1
time slice:  4428 , checkData =  1 , row =  61 , 62 , col =  1 , 1
time slice:  4519 , checkData =  1 , row =  62 , 63 , col =  1 , 1
time slice:  4610 , checkData =  1 , row =  63 , 64 , col =  1 , 1
time slice:  4701 , checkData =  1 , row =  64 , 65 , col =  1 , 1
time slice:  4792 , checkData =  1 , row =  65 , 66 , col =  1 , 1
time slice:  4883 , checkData =  1 , row =  66 , 67 , col =  1 , 1
time slice:  4974 , checkData =  1 , row =  67 , 68 , col =  1 , 1
time slice:  5065 , checkData =  1 , row =  68 , 69 , col =  1 , 1
time slice:  5156 , checkData =  1 , row =  69 , 70 , col =  1 , 1
time slice:  5247 , checkData =  1 , row =  70 , 71 , col =  1 , 1
time slice:  5338 , checkData =  1 , row =  71 , 72 , col =  1 , 1
time slice:  5429 , checkData =  1 , row =  72 , 73 , col =  1 , 1
time slice:  5520 , checkData =  1 , row =  73 , 74 , col =  1 , 1
time slice:  5611 , checkData =  1 , row =  74 , 75 , col =  1 , 1
time slice:  5702 , checkData =  1 , row =  75 , 76 , col =  1 , 1
time slice:  5793 , checkData =  1 , row =  76 , 77 , col =  1 , 1
time slice:  5884 , checkData =  1 , row =  77 , 78 , col =  1 , 1
time slice:  5975 , checkData =  1 , row =  78 , 79 , col =  1 , 1
time slice:  6066 , checkData =  1 , row =  79 , 80 , col =  1 , 1
time slice:  6157 , checkData =  1 , row =  80 , 81 , col =  1 , 1
time slice:  6248 , checkData =  1 , row =  81 , 82 , col =  1 , 1
time slice:  6339 , checkData =  1 , row =  82 , 83 , col =  1 , 1
time slice:  6430 , checkData =  1 , row =  83 , 84 , col =  1 , 1
time slice:  6521 , checkData =  1 , row =  84 , 85 , col =  1 , 1
time slice:  6612 , checkData =  1 , row =  85 , 86 , col =  1 , 1
time slice:  6703 , checkData =  1 , row =  86 , 87 , col =  1 , 1
time slice:  6794 , checkData =  1 , row =  87 , 88 , col =  1 , 1
time slice:  6885 , checkData =  1 , row =  88 , 89 , col =  1 , 1
time slice:  6976 , checkData =  1 , row =  89 , 90 , col =  1 , 1
time slice:  7067 , checkData =  1 , row =  90 , 91 , col =  1 , 1
time slice:  7158 , checkData =  1 , row =  91 , 92 , col =  1 , 1
time slice:  7249 , checkData =  1 , row =  92 , 93 , col =  1 , 1
time slice:  7340 , checkData =  1 , row =  93 , 94 , col =  1 , 1
time slice:  7431 , checkData =  1 , row =  94 , 95 , col =  1 , 1
time slice:  7522 , checkData =  1 , row =  95 , 96 , col =  1 , 1
time slice:  7613 , checkData =  1 , row =  96 , 97 , col =  1 , 1
time slice:  7704 , checkData =  1 , row =  97 , 98 , col =  1 , 1
time slice:  7795 , checkData =  1 , row =  98 , 99 , col =  1 , 1
time slice:  7886 , checkData =  1 , row =  99 , 100 , col =  1 , 1
time slice:  7977 , checkData =  1 , row =  100 , 101 , col =  1 , 1
time slice:  8068 , checkData =  1 , row =  101 , 102 , col =  1 , 1
time slice:  8159 , checkData =  1 , row =  102 , 103 , col =  1 , 1
time slice:  8250 , checkData =  1 , row =  103 , 104 , col =  1 , 1
time slice:  8341 , checkData =  1 , row =  104 , 105 , col =  1 , 1
time slice:  8432 , checkData =  1 , row =  105 , 106 , col =  1 , 1
time slice:  8523 , checkData =  1 , row =  106 , 107 , col =  1 , 1
time slice:  8614 , checkData =  1 , row =  107 , 108 , col =  1 , 1
time slice:  8705 , checkData =  1 , row =  108 , 109 , col =  1 , 1
time slice:  8796 , checkData =  1 , row =  109 , 110 , col =  1 , 1
time slice:  8887 , checkData =  1 , row =  110 , 111 , col =  1 , 1
time slice:  8978 , checkData =  1 , row =  111 , 112 , col =  1 , 1
time slice:  9069 , checkData =  1 , row =  112 , 113 , col =  1 , 1
time slice:  9160 , checkData =  1 , row =  113 , 114 , col =  1 , 1
time slice:  9251 , checkData =  1 , row =  114 , 115 , col =  1 , 1
time slice:  9342 , checkData =  1 , row =  115 , 116 , col =  1 , 1
time slice:  9433 , checkData =  1 , row =  116 , 117 , col =  1 , 1
time slice:  9524 , checkData =  1 , row =  117 , 118 , col =  1 , 1
time slice:  9615 , checkData =  1 , row =  118 , 119 , col =  1 , 1
time slice:  9706 , checkData =  1 , row =  119 , 120 , col =  1 , 1
time slice:  9797 , checkData =  1 , row =  120 , 121 , col =  1 , 1
time slice:  9888 , checkData =  1 , row =  121 , 122 , col =  1 , 1
time slice:  9979 , checkData =  1 , row =  122 , 123 , col =  1 , 1
time slice:  10070 , checkData =  1 , row =  123 , 124 , col =  1 , 1
time slice:  10161 , checkData =  1 , row =  124 , 125 , col =  1 , 1
time slice:  10252 , checkData =  1 , row =  125 , 126 , col =  1 , 1
time slice:  10343 , checkData =  1 , row =  126 , 127 , col =  1 , 1
time slice:  10434 , checkData =  1 , row =  127 , 22 , col =  1 , 0
time slice:  10547 , checkData =  1 , row =  0 , 1 , col =  1 , 1
time slice:  10638 , checkData =  1 , row =  1 , 2 , col =  1 , 1
time slice:  10729 , checkData =  1 , row =  2 , 3 , col =  1 , 1
time slice:  10820 , checkData =  1 , row =  3 , 4 , col =  1 , 1
time slice:  10911 , checkData =  1 , row =  4 , 5 , col =  1 , 1
time slice:  11002 , checkData =  1 , row =  5 , 6 , col =  1 , 1
time slice:  11093 , checkData =  1 , row =  6 , 7 , col =  1 , 1
time slice:  11184 , checkData =  1 , row =  7 , 8 , col =  1 , 1
time slice:  11275 , checkData =  1 , row =  8 , 9 , col =  1 , 1
time slice:  11366 , checkData =  1 , row =  9 , 10 , col =  1 , 1
time slice:  11457 , checkData =  1 , row =  10 , 11 , col =  1 , 1
time slice:  11548 , checkData =  1 , row =  11 , 12 , col =  1 , 1
time slice:  11639 , checkData =  1 , row =  12 , 13 , col =  1 , 1
time slice:  11730 , checkData =  1 , row =  13 , 14 , col =  1 , 1
time slice:  11821 , checkData =  1 , row =  14 , 15 , col =  1 , 1
time slice:  11912 , checkData =  1 , row =  15 , 16 , col =  1 , 1
time slice:  12003 , checkData =  1 , row =  16 , 17 , col =  1 , 1
time slice:  12094 , checkData =  1 , row =  17 , 18 , col =  1 , 1
time slice:  12185 , checkData =  1 , row =  18 , 19 , col =  1 , 1
time slice:  12276 , checkData =  1 , row =  19 , 20 , col =  1 , 1
time slice:  12367 , checkData =  1 , row =  20 , 21 , col =  1 , 1
time slice:  12458 , checkData =  1 , row =  21 , 22 , col =  1 , 1
time slice:  12549 , checkData =  1 , row =  22 , 23 , col =  1 , 1
time slice:  12640 , checkData =  1 , row =  23 , 24 , col =  1 , 1
time slice:  12731 , checkData =  1 , row =  24 , 25 , col =  1 , 1
time slice:  12822 , checkData =  1 , row =  25 , 26 , col =  1 , 1
time slice:  12913 , checkData =  1 , row =  26 , 27 , col =  1 , 1
time slice:  13004 , checkData =  1 , row =  27 , 28 , col =  1 , 1
time slice:  13095 , checkData =  1 , row =  28 , 29 , col =  1 , 1
time slice:  13186 , checkData =  1 , row =  29 , 30 , col =  1 , 1
time slice:  13277 , checkData =  1 , row =  30 , 31 , col =  1 , 1
time slice:  13368 , checkData =  1 , row =  31 , 32 , col =  1 , 1
time slice:  13459 , checkData =  1 , row =  32 , 33 , col =  1 , 1
time slice:  13550 , checkData =  1 , row =  33 , 34 , col =  1 , 1
time slice:  13641 , checkData =  1 , row =  34 , 35 , col =  1 , 1
time slice:  13732 , checkData =  1 , row =  35 , 36 , col =  1 , 1
time slice:  13823 , checkData =  1 , row =  36 , 37 , col =  1 , 1
time slice:  13914 , checkData =  1 , row =  37 , 38 , col =  1 , 1
time slice:  14005 , checkData =  1 , row =  38 , 39 , col =  1 , 1
time slice:  14096 , checkData =  1 , row =  39 , 40 , col =  1 , 1
time slice:  14187 , checkData =  1 , row =  40 , 41 , col =  1 , 1
time slice:  14278 , checkData =  1 , row =  41 , 42 , col =  1 , 1
time slice:  14369 , checkData =  1 , row =  42 , 43 , col =  1 , 1
time slice:  14460 , checkData =  1 , row =  43 , 44 , col =  1 , 1
time slice:  14551 , checkData =  1 , row =  44 , 45 , col =  1 , 1
time slice:  14642 , checkData =  1 , row =  45 , 46 , col =  1 , 1
time slice:  14733 , checkData =  1 , row =  46 , 47 , col =  1 , 1
time slice:  14824 , checkData =  1 , row =  47 , 48 , col =  1 , 1
time slice:  14915 , checkData =  1 , row =  48 , 49 , col =  1 , 1
time slice:  15006 , checkData =  1 , row =  49 , 50 , col =  1 , 1
time slice:  15097 , checkData =  1 , row =  50 , 51 , col =  1 , 1
time slice:  15188 , checkData =  1 , row =  51 , 52 , col =  1 , 1
time slice:  15279 , checkData =  1 , row =  52 , 53 , col =  1 , 1
time slice:  15370 , checkData =  1 , row =  53 , 54 , col =  1 , 1
time slice:  15461 , checkData =  1 , row =  54 , 55 , col =  1 , 1
time slice:  15552 , checkData =  1 , row =  55 , 56 , col =  1 , 1
time slice:  15643 , checkData =  1 , row =  56 , 57 , col =  1 , 1
time slice:  15734 , checkData =  1 , row =  57 , 58 , col =  1 , 1
time slice:  15825 , checkData =  1 , row =  58 , 59 , col =  1 , 1
time slice:  15916 , checkData =  1 , row =  59 , 60 , col =  1 , 1
time slice:  16007 , checkData =  1 , row =  60 , 61 , col =  1 , 1
time slice:  16098 , checkData =  1 , row =  61 , 62 , col =  1 , 1
time slice:  16189 , checkData =  1 , row =  62 , 63 , col =  1 , 1
time slice:  16280 , checkData =  1 , row =  63 , 64 , col =  1 , 1
time slice:  16371 , checkData =  1 , row =  64 , 65 , col =  1 , 1
time slice:  16462 , checkData =  1 , row =  65 , 66 , col =  1 , 1
time slice:  16553 , checkData =  1 , row =  66 , 67 , col =  1 , 1
time slice:  16644 , checkData =  1 , row =  67 , 68 , col =  1 , 1
time slice:  16735 , checkData =  1 , row =  68 , 69 , col =  1 , 1
time slice:  16826 , checkData =  1 , row =  69 , 70 , col =  1 , 1
time slice:  16917 , checkData =  1 , row =  70 , 71 , col =  1 , 1
time slice:  17008 , checkData =  1 , row =  71 , 72 , col =  1 , 1
time slice:  17099 , checkData =  1 , row =  72 , 73 , col =  1 , 1
time slice:  17190 , checkData =  1 , row =  73 , 74 , col =  1 , 1
time slice:  17281 , checkData =  1 , row =  74 , 75 , col =  1 , 1
time slice:  17372 , checkData =  1 , row =  75 , 76 , col =  1 , 1
time slice:  17463 , checkData =  1 , row =  76 , 77 , col =  1 , 1
time slice:  17554 , checkData =  1 , row =  77 , 78 , col =  1 , 1
time slice:  17645 , checkData =  1 , row =  78 , 79 , col =  1 , 1
time slice:  17736 , checkData =  1 , row =  79 , 80 , col =  1 , 1
time slice:  17827 , checkData =  1 , row =  80 , 81 , col =  1 , 1
time slice:  17918 , checkData =  1 , row =  81 , 82 , col =  1 , 1
time slice:  18009 , checkData =  1 , row =  82 , 83 , col =  1 , 1
time slice:  18100 , checkData =  1 , row =  83 , 84 , col =  1 , 1
time slice:  18191 , checkData =  1 , row =  84 , 85 , col =  1 , 1
time slice:  18282 , checkData =  1 , row =  85 , 86 , col =  1 , 1
time slice:  18373 , checkData =  1 , row =  86 , 87 , col =  1 , 1
time slice:  18464 , checkData =  1 , row =  87 , 88 , col =  1 , 1
time slice:  18555 , checkData =  1 , row =  88 , 89 , col =  1 , 1
time slice:  18646 , checkData =  1 , row =  89 , 90 , col =  1 , 1
time slice:  18737 , checkData =  1 , row =  90 , 91 , col =  1 , 1
time slice:  18828 , checkData =  1 , row =  91 , 92 , col =  1 , 1
time slice:  18919 , checkData =  1 , row =  92 , 93 , col =  1 , 1
time slice:  19010 , checkData =  1 , row =  93 , 94 , col =  1 , 1
time slice:  19101 , checkData =  1 , row =  94 , 95 , col =  1 , 1
time slice:  19192 , checkData =  1 , row =  95 , 96 , col =  1 , 1
time slice:  19283 , checkData =  1 , row =  96 , 97 , col =  1 , 1
time slice:  19374 , checkData =  1 , row =  97 , 98 , col =  1 , 1
time slice:  19465 , checkData =  1 , row =  98 , 99 , col =  1 , 1
time slice:  19556 , checkData =  1 , row =  99 , 100 , col =  1 , 1
time slice:  19647 , checkData =  1 , row =  100 , 101 , col =  1 , 1
time slice:  19738 , checkData =  1 , row =  101 , 102 , col =  1 , 1
time slice:  19829 , checkData =  1 , row =  102 , 103 , col =  1 , 1
time slice:  19920 , checkData =  1 , row =  103 , 104 , col =  1 , 1
time slice:  20011 , checkData =  1 , row =  104 , 105 , col =  1 , 1
time slice:  20102 , checkData =  1 , row =  105 , 106 , col =  1 , 1
time slice:  20193 , checkData =  1 , row =  106 , 107 , col =  1 , 1
time slice:  20284 , checkData =  1 , row =  107 , 108 , col =  1 , 1
time slice:  20375 , checkData =  1 , row =  108 , 109 , col =  1 , 1
time slice:  20466 , checkData =  1 , row =  109 , 110 , col =  1 , 1
time slice:  20557 , checkData =  1 , row =  110 , 111 , col =  1 , 1
time slice:  20648 , checkData =  1 , row =  111 , 112 , col =  1 , 1
time slice:  20739 , checkData =  1 , row =  112 , 113 , col =  1 , 1
time slice:  20830 , checkData =  1 , row =  113 , 114 , col =  1 , 1
time slice:  20921 , checkData =  1 , row =  114 , 115 , col =  1 , 1
time slice:  21012 , checkData =  1 , row =  115 , 116 , col =  1 , 1
time slice:  21103 , checkData =  1 , row =  116 , 117 , col =  1 , 1
time slice:  21194 , checkData =  1 , row =  117 , 118 , col =  1 , 1
time slice:  21285 , checkData =  1 , row =  118 , 119 , col =  1 , 1
time slice:  21376 , checkData =  1 , row =  119 , 120 , col =  1 , 1
time slice:  21467 , checkData =  1 , row =  120 , 121 , col =  1 , 1
time slice:  21558 , checkData =  1 , row =  121 , 122 , col =  1 , 1
time slice:  21649 , checkData =  1 , row =  122 , 123 , col =  1 , 1
time slice:  21740 , checkData =  1 , row =  123 , 124 , col =  1 , 1
time slice:  21831 , checkData =  1 , row =  124 , 125 , col =  1 , 1
time slice:  21922 , checkData =  1 , row =  125 , 126 , col =  1 , 1
time slice:  22013 , checkData =  1 , row =  126 , 127 , col =  1 , 1
time slice:  22104 , checkData =  1 , row =  127 , 22 , col =  1 , 0
time slice:  22217 , checkData =  1 , row =  0 , 1 , col =  1 , 1
time slice:  22308 , checkData =  1 , row =  1 , 2 , col =  1 , 1
time slice:  22399 , checkData =  1 , row =  2 , 3 , col =  1 , 1
time slice:  22490 , checkData =  1 , row =  3 , 4 , col =  1 , 1
time slice:  22581 , checkData =  1 , row =  4 , 5 , col =  1 , 1
time slice:  22672 , checkData =  1 , row =  5 , 6 , col =  1 , 1
time slice:  22763 , checkData =  1 , row =  6 , 7 , col =  1 , 1
time slice:  22854 , checkData =  1 , row =  7 , 8 , col =  1 , 1
time slice:  22945 , checkData =  1 , row =  8 , 9 , col =  1 , 1
time slice:  23036 , checkData =  1 , row =  9 , 10 , col =  1 , 1
time slice:  23127 , checkData =  1 , row =  10 , 11 , col =  1 , 1
time slice:  23218 , checkData =  1 , row =  11 , 12 , col =  1 , 1
time slice:  23309 , checkData =  1 , row =  12 , 13 , col =  1 , 1
time slice:  23400 , checkData =  1 , row =  13 , 14 , col =  1 , 1
time slice:  23491 , checkData =  1 , row =  14 , 15 , col =  1 , 1
time slice:  23582 , checkData =  1 , row =  15 , 16 , col =  1 , 1
time slice:  23673 , checkData =  1 , row =  16 , 17 , col =  1 , 1
time slice:  23764 , checkData =  1 , row =  17 , 18 , col =  1 , 1
time slice:  23855 , checkData =  1 , row =  18 , 19 , col =  1 , 1
time slice:  23946 , checkData =  1 , row =  19 , 20 , col =  1 , 1
time slice:  24037 , checkData =  1 , row =  20 , 21 , col =  1 , 1
time slice:  24128 , checkData =  1 , row =  21 , 22 , col =  1 , 1
time slice:  24219 , checkData =  1 , row =  22 , 23 , col =  1 , 1
time slice:  24310 , checkData =  1 , row =  23 , 24 , col =  1 , 1
time slice:  24401 , checkData =  1 , row =  24 , 25 , col =  1 , 1
time slice:  24492 , checkData =  1 , row =  25 , 26 , col =  1 , 1
time slice:  24583 , checkData =  1 , row =  26 , 27 , col =  1 , 1
time slice:  24674 , checkData =  1 , row =  27 , 28 , col =  1 , 1
time slice:  24765 , checkData =  1 , row =  28 , 29 , col =  1 , 1
time slice:  24856 , checkData =  1 , row =  29 , 30 , col =  1 , 1
time slice:  24947 , checkData =  1 , row =  30 , 31 , col =  1 , 1
time slice:  25038 , checkData =  1 , row =  31 , 32 , col =  1 , 1
time slice:  25129 , checkData =  1 , row =  32 , 33 , col =  1 , 1
time slice:  25220 , checkData =  1 , row =  33 , 34 , col =  1 , 1
time slice:  25311 , checkData =  1 , row =  34 , 35 , col =  1 , 1
time slice:  25402 , checkData =  1 , row =  35 , 36 , col =  1 , 1
time slice:  25493 , checkData =  1 , row =  36 , 37 , col =  1 , 1
time slice:  25584 , checkData =  1 , row =  37 , 38 , col =  1 , 1
time slice:  25675 , checkData =  1 , row =  38 , 39 , col =  1 , 1
time slice:  25766 , checkData =  1 , row =  39 , 40 , col =  1 , 1
time slice:  25857 , checkData =  1 , row =  40 , 41 , col =  1 , 1
time slice:  25948 , checkData =  1 , row =  41 , 42 , col =  1 , 1
time slice:  26039 , checkData =  1 , row =  42 , 43 , col =  1 , 1
time slice:  26130 , checkData =  1 , row =  43 , 44 , col =  1 , 1
time slice:  26221 , checkData =  1 , row =  44 , 45 , col =  1 , 1
time slice:  26312 , checkData =  1 , row =  45 , 46 , col =  1 , 1
time slice:  26403 , checkData =  1 , row =  46 , 47 , col =  1 , 1
time slice:  26494 , checkData =  1 , row =  47 , 48 , col =  1 , 1
time slice:  26585 , checkData =  1 , row =  48 , 49 , col =  1 , 1
time slice:  26676 , checkData =  1 , row =  49 , 50 , col =  1 , 1
time slice:  26767 , checkData =  1 , row =  50 , 51 , col =  1 , 1
time slice:  26858 , checkData =  1 , row =  51 , 52 , col =  1 , 1
time slice:  26949 , checkData =  1 , row =  52 , 53 , col =  1 , 1
time slice:  27040 , checkData =  1 , row =  53 , 54 , col =  1 , 1
time slice:  27131 , checkData =  1 , row =  54 , 55 , col =  1 , 1
time slice:  27222 , checkData =  1 , row =  55 , 56 , col =  1 , 1
time slice:  27313 , checkData =  1 , row =  56 , 57 , col =  1 , 1
time slice:  27404 , checkData =  1 , row =  57 , 58 , col =  1 , 1
time slice:  27495 , checkData =  1 , row =  58 , 59 , col =  1 , 1
time slice:  27586 , checkData =  1 , row =  59 , 60 , col =  1 , 1
time slice:  27677 , checkData =  1 , row =  60 , 61 , col =  1 , 1
time slice:  27768 , checkData =  1 , row =  61 , 62 , col =  1 , 1
time slice:  27859 , checkData =  1 , row =  62 , 63 , col =  1 , 1
time slice:  27950 , checkData =  1 , row =  63 , 64 , col =  1 , 1
time slice:  28041 , checkData =  1 , row =  64 , 65 , col =  1 , 1
time slice:  28132 , checkData =  1 , row =  65 , 66 , col =  1 , 1
time slice:  28223 , checkData =  1 , row =  66 , 67 , col =  1 , 1
time slice:  28314 , checkData =  1 , row =  67 , 68 , col =  1 , 1
time slice:  28405 , checkData =  1 , row =  68 , 69 , col =  1 , 1
time slice:  28496 , checkData =  1 , row =  69 , 70 , col =  1 , 1
time slice:  28587 , checkData =  1 , row =  70 , 71 , col =  1 , 1
time slice:  28678 , checkData =  1 , row =  71 , 72 , col =  1 , 1
time slice:  28769 , checkData =  1 , row =  72 , 73 , col =  1 , 1
time slice:  28860 , checkData =  1 , row =  73 , 74 , col =  1 , 1
time slice:  28951 , checkData =  1 , row =  74 , 75 , col =  1 , 1
time slice:  29042 , checkData =  1 , row =  75 , 76 , col =  1 , 1
time slice:  29133 , checkData =  1 , row =  76 , 77 , col =  1 , 1
time slice:  29224 , checkData =  1 , row =  77 , 78 , col =  1 , 1
time slice:  29315 , checkData =  1 , row =  78 , 79 , col =  1 , 1
time slice:  29406 , checkData =  1 , row =  79 , 80 , col =  1 , 1
time slice:  29497 , checkData =  1 , row =  80 , 81 , col =  1 , 1
time slice:  29588 , checkData =  1 , row =  81 , 82 , col =  1 , 1
time slice:  29679 , checkData =  1 , row =  82 , 83 , col =  1 , 1
time slice:  29770 , checkData =  1 , row =  83 , 84 , col =  1 , 1
time slice:  29861 , checkData =  1 , row =  84 , 85 , col =  1 , 1
time slice:  29952 , checkData =  1 , row =  85 , 86 , col =  1 , 1
time slice:  30043 , checkData =  1 , row =  86 , 87 , col =  1 , 1
time slice:  30134 , checkData =  1 , row =  87 , 88 , col =  1 , 1
time slice:  30225 , checkData =  1 , row =  88 , 89 , col =  1 , 1
time slice:  30316 , checkData =  1 , row =  89 , 90 , col =  1 , 1
time slice:  30407 , checkData =  1 , row =  90 , 91 , col =  1 , 1
time slice:  30498 , checkData =  1 , row =  91 , 92 , col =  1 , 1
time slice:  30589 , checkData =  1 , row =  92 , 93 , col =  1 , 1
time slice:  30680 , checkData =  1 , row =  93 , 94 , col =  1 , 1
time slice:  30771 , checkData =  1 , row =  94 , 95 , col =  1 , 1
time slice:  30862 , checkData =  1 , row =  95 , 96 , col =  1 , 1
time slice:  30953 , checkData =  1 , row =  96 , 97 , col =  1 , 1
time slice:  31044 , checkData =  1 , row =  97 , 98 , col =  1 , 1
time slice:  31135 , checkData =  1 , row =  98 , 99 , col =  1 , 1
time slice:  31226 , checkData =  1 , row =  99 , 100 , col =  1 , 1
time slice:  31317 , checkData =  1 , row =  100 , 101 , col =  1 , 1
time slice:  31408 , checkData =  1 , row =  101 , 102 , col =  1 , 1
time slice:  31499 , checkData =  1 , row =  102 , 103 , col =  1 , 1
time slice:  31590 , checkData =  1 , row =  103 , 104 , col =  1 , 1
time slice:  31681 , checkData =  1 , row =  104 , 105 , col =  1 , 1
time slice:  31772 , checkData =  1 , row =  105 , 106 , col =  1 , 1
time slice:  31863 , checkData =  1 , row =  106 , 107 , col =  1 , 1
time slice:  31954 , checkData =  1 , row =  107 , 108 , col =  1 , 1
time slice:  32045 , checkData =  1 , row =  108 , 109 , col =  1 , 1
time slice:  32136 , checkData =  1 , row =  109 , 110 , col =  1 , 1
time slice:  32227 , checkData =  1 , row =  110 , 111 , col =  1 , 1
time slice:  32318 , checkData =  1 , row =  111 , 112 , col =  1 , 1
time slice:  32409 , checkData =  1 , row =  112 , 113 , col =  1 , 1
time slice:  32500 , checkData =  1 , row =  113 , 114 , col =  1 , 1
time slice:  32591 , checkData =  1 , row =  114 , 115 , col =  1 , 1
time slice:  32682 , checkData =  1 , row =  115 , 116 , col =  1 , 1
REAL test results: match efficiency =  4 / 5  =  80.0 %
[VipramCom: runTest] On memory block  13
total time slices =  1008
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  1508
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  1008
list2 lenghth =  1536
newlist1 lenghth =  1008
newlist2 lenghth =  1536
time slice:  5 , checkData =  1 , row =  116 , 117 , col =  1 , 1
time slice:  96 , checkData =  1 , row =  117 , 118 , col =  1 , 1
time slice:  187 , checkData =  1 , row =  118 , 119 , col =  1 , 1
time slice:  278 , checkData =  1 , row =  119 , 120 , col =  1 , 1
time slice:  369 , checkData =  1 , row =  120 , 121 , col =  1 , 1
time slice:  460 , checkData =  1 , row =  121 , 122 , col =  1 , 1
time slice:  551 , checkData =  1 , row =  122 , 123 , col =  1 , 1
time slice:  642 , checkData =  1 , row =  123 , 124 , col =  1 , 1
time slice:  733 , checkData =  1 , row =  124 , 125 , col =  1 , 1
time slice:  824 , checkData =  1 , row =  125 , 126 , col =  1 , 1
time slice:  915 , checkData =  1 , row =  126 , 127 , col =  1 , 1
time slice:  1006 , checkData =  1 , row =  127 , 22 , col =  1 , 0
REAL test results: match efficiency =  4 / 5  =  80.0 %
len(vc1._i_dvdd) =  14
len(vc1._i_vdd) =  14
len(vc1._i_vdd) =  14
06:37:41

06:37:42
[?1034h---> performance testing REAL match efficiency at frequency =  82  and voltages(vprech, vdd, vdd):  30 30 30
data match: 32767 ,data miss: 0 , Multiplier =  9  freq:  82
RUNNING LOAD MODE!!
RUN LOAD+CHECK MODE!!
done
------------------------
-----> written to output/tmp1_i.txt
[ 0.0% done[ 1.0% done[ 2.0% done[ 3.0% done[ 4.0% done[ 5.0% done[= 6.0% done[= 7.0% done[= 8.0% done[= 9.0% done[= 10.0% done[== 11.0% done[== 12.0% done[== 13.0% done[== 14.0% done[== 15.0% done[=== 16.0% done[=== 17.0% done[=== 18.0% done[=== 19.0% done[=== 20.0% done[==== 21.0% done[==== 22.0% done[==== 23.0% done[==== 24.0% done[==== 25.0% done[===== 26.0% done[===== 27.0% done[===== 28.0% done[===== 29.0% done[===== 30.0% done[====== 31.0% done[====== 32.0% done[====== 33.0% done[====== 34.0% done[====== 35.0% done[======= 36.0% done[======= 37.0% done[======= 38.0% done[======= 39.0% done[======= 40.0% done[======== 41.0% done[======== 42.0% done[======== 43.0% done[======== 44.0% done[======== 45.0% done[========= 46.0% done[========= 47.0% done[========= 48.0% done[========= 49.0% done[========= 50.0% done[========== 51.0% done[========== 52.0% done[========== 53.0% done[========== 54.0% done[========== 55.0% done[=========== 56.0% done[=========== 57.0% done[=========== 58.0% done[=========== 59.0% done[=========== 60.0% done[============ 61.0% done[============ 62.0% done[============ 63.0% done[============ 64.0% done[============ 65.0% done[============= 66.0% done[============= 67.0% done[============= 68.0% done[============= 69.0% done[============= 70.0% done[============== 71.0% done[============== 72.0% done[============== 73.0% done[============== 74.0% done[============== 75.0% done[=============== 76.0% done[=============== 77.0% done[=============== 78.0% done[=============== 79.0% done[=============== 80.0% done[================ 81.0% done[================ 82.0% done[================ 83.0% done[================ 84.0% done[================ 85.0% done[================= 86.0% done[================= 87.0% done[================= 88.0% done[================= 89.0% done[================= 90.0% done[================== 91.0% done[================== 92.0% done[================== 93.0% done[================== 94.0% done[================== 95.0% done[=================== 96.0% done[=================== 97.0% done[=================== 98.0% done[=================== 99.0% done[=================== 100.0% done
 ------------------------
[0;36m22-12-15 06:41:33.202460 [0x324a310] INFO - XML file[0m
[0;36m22-12-15 06:41:33.203871 [0x324a310] INFO - ConnectionManager created node tree: 
+ Node "", Address 0x00000000, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
  + Node "VipMEM", Address 0x00100000, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Status", SINGLE register, Address 0x00100000, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Go", SINGLE register, Address 0x00100001, Mask 0xFFFFFFFF, Permissions -w, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "FWver", SINGLE register, Address 0x00100002, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Ident", SINGLE register, Address 0x00100003, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "TestReg", SINGLE register, Address 0x00100004, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "DVDD", SINGLE register, Address 0x00100100, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_DVDD", SINGLE register, Address 0x00100101, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_DVDD", SINGLE register, Address 0x00100102, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "VDD", SINGLE register, Address 0x00100103, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VDD", SINGLE register, Address 0x00100104, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_VDD", SINGLE register, Address 0x00100105, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "VPRECH", SINGLE register, Address 0x00100106, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VPRECH", SINGLE register, Address 0x00100107, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_VPRECH", SINGLE register, Address 0x00100108, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Temperature", SINGLE register, Address 0x00100109, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VCC3V3", SINGLE register, Address 0x0010010A, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "LTC2991", SINGLE register, Address 0x0010010B, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKFBOUT_1", SINGLE register, Address 0x00100214, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKFBOUT_2", SINGLE register, Address 0x00100215, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT0_1", SINGLE register, Address 0x00100208, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT0_2", SINGLE register, Address 0x00100209, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT1_1", SINGLE register, Address 0x0010020A, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT1_2", SINGLE register, Address 0x0010020B, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT2_1", SINGLE register, Address 0x0010020C, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT2_2", SINGLE register, Address 0x0010020D, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT3_1", SINGLE register, Address 0x0010020E, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT3_2", SINGLE register, Address 0x0010020F, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKPOWER", SINGLE register, Address 0x00100228, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A0", INCREMENTAL block, Size 1024, Addresses [0x00101000-001013FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A1", INCREMENTAL block, Size 1024, Addresses [0x00102000-001023FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A2", INCREMENTAL block, Size 1024, Addresses [0x00103000-001033FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A3", INCREMENTAL block, Size 1024, Addresses [0x00104000-001043FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A4", INCREMENTAL block, Size 1024, Addresses [0x00105000-001053FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A5", INCREMENTAL block, Size 1024, Addresses [0x00106000-001063FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A6", INCREMENTAL block, Size 1024, Addresses [0x00107000-001073FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A7", INCREMENTAL block, Size 1024, Addresses [0x00108000-001083FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A8", INCREMENTAL block, Size 1024, Addresses [0x00109000-001093FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A9", INCREMENTAL block, Size 1024, Addresses [0x0010A000-0010A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A10", INCREMENTAL block, Size 1024, Addresses [0x0010B000-0010B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A11", INCREMENTAL block, Size 1024, Addresses [0x0010C000-0010C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A12", INCREMENTAL block, Size 1024, Addresses [0x0010D000-0010D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A13", INCREMENTAL block, Size 1024, Addresses [0x0010E000-0010E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A14", INCREMENTAL block, Size 1024, Addresses [0x0010F000-0010F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A15", INCREMENTAL block, Size 1024, Addresses [0x00110000-001103FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B0", INCREMENTAL block, Size 1024, Addresses [0x00111000-001113FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B1", INCREMENTAL block, Size 1024, Addresses [0x00112000-001123FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B2", INCREMENTAL block, Size 1024, Addresses [0x00113000-001133FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B3", INCREMENTAL block, Size 1024, Addresses [0x00114000-001143FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B4", INCREMENTAL block, Size 1024, Addresses [0x00115000-001153FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B5", INCREMENTAL block, Size 1024, Addresses [0x00116000-001163FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B6", INCREMENTAL block, Size 1024, Addresses [0x00117000-001173FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B7", INCREMENTAL block, Size 1024, Addresses [0x00118000-001183FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B8", INCREMENTAL block, Size 1024, Addresses [0x00119000-001193FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B9", INCREMENTAL block, Size 1024, Addresses [0x0011A000-0011A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B10", INCREMENTAL block, Size 1024, Addresses [0x0011B000-0011B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B11", INCREMENTAL block, Size 1024, Addresses [0x0011C000-0011C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B12", INCREMENTAL block, Size 1024, Addresses [0x0011D000-0011D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B13", INCREMENTAL block, Size 1024, Addresses [0x0011E000-0011E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B14", INCREMENTAL block, Size 1024, Addresses [0x0011F000-0011F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B15", INCREMENTAL block, Size 1024, Addresses [0x00120000-001203FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C0", INCREMENTAL block, Size 1024, Addresses [0x00121000-001213FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C1", INCREMENTAL block, Size 1024, Addresses [0x00122000-001223FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C2", INCREMENTAL block, Size 1024, Addresses [0x00123000-001233FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C3", INCREMENTAL block, Size 1024, Addresses [0x00124000-001243FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C4", INCREMENTAL block, Size 1024, Addresses [0x00125000-001253FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C5", INCREMENTAL block, Size 1024, Addresses [0x00126000-001263FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C6", INCREMENTAL block, Size 1024, Addresses [0x00127000-001273FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C7", INCREMENTAL block, Size 1024, Addresses [0x00128000-001283FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C8", INCREMENTAL block, Size 1024, Addresses [0x00129000-001293FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C9", INCREMENTAL block, Size 1024, Addresses [0x0012A000-0012A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C10", INCREMENTAL block, Size 1024, Addresses [0x0012B000-0012B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C11", INCREMENTAL block, Size 1024, Addresses [0x0012C000-0012C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C12", INCREMENTAL block, Size 1024, Addresses [0x0012D000-0012D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C13", INCREMENTAL block, Size 1024, Addresses [0x0012E000-0012E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C14", INCREMENTAL block, Size 1024, Addresses [0x0012F000-0012F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C15", INCREMENTAL block, Size 1024, Addresses [0x00130000-001303FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D0", INCREMENTAL block, Size 1024, Addresses [0x00131000-001313FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D1", INCREMENTAL block, Size 1024, Addresses [0x00132000-001323FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D2", INCREMENTAL block, Size 1024, Addresses [0x00133000-001333FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D3", INCREMENTAL block, Size 1024, Addresses [0x00134000-001343FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D4", INCREMENTAL block, Size 1024, Addresses [0x00135000-001353FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D5", INCREMENTAL block, Size 1024, Addresses [0x00136000-001363FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D6", INCREMENTAL block, Size 1024, Addresses [0x00137000-001373FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D7", INCREMENTAL block, Size 1024, Addresses [0x00138000-001383FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D8", INCREMENTAL block, Size 1024, Addresses [0x00139000-001393FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D9", INCREMENTAL block, Size 1024, Addresses [0x0013A000-0013A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D10", INCREMENTAL block, Size 1024, Addresses [0x0013B000-0013B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D11", INCREMENTAL block, Size 1024, Addresses [0x0013C000-0013C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D12", INCREMENTAL block, Size 1024, Addresses [0x0013D000-0013D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D13", INCREMENTAL block, Size 1024, Addresses [0x0013E000-0013E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D14", INCREMENTAL block, Size 1024, Addresses [0x0013F000-0013F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D15", INCREMENTAL block, Size 1024, Addresses [0x00140000-001403FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA0", INCREMENTAL block, Size 1024, Addresses [0x00141000-001413FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA1", INCREMENTAL block, Size 1024, Addresses [0x00142000-001423FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA2", INCREMENTAL block, Size 1024, Addresses [0x00143000-001433FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA3", INCREMENTAL block, Size 1024, Addresses [0x00144000-001443FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA4", INCREMENTAL block, Size 1024, Addresses [0x00145000-001453FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA5", INCREMENTAL block, Size 1024, Addresses [0x00146000-001463FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA6", INCREMENTAL block, Size 1024, Addresses [0x00147000-001473FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA0", INCREMENTAL block, Size 1024, Addresses [0x00148000-001483FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA1", INCREMENTAL block, Size 1024, Addresses [0x00149000-001493FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA2", INCREMENTAL block, Size 1024, Addresses [0x0014A000-0014A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA3", INCREMENTAL block, Size 1024, Addresses [0x0014B000-0014B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA4", INCREMENTAL block, Size 1024, Addresses [0x0014C000-0014C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss0", INCREMENTAL block, Size 1024, Addresses [0x0014D000-0014D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss1", INCREMENTAL block, Size 1024, Addresses [0x0014E000-0014E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss2", INCREMENTAL block, Size 1024, Addresses [0x0014F000-0014F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "ReqL0", INCREMENTAL block, Size 1024, Addresses [0x00153000-001533FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Latch", INCREMENTAL block, Size 1024, Addresses [0x00150000-001503FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "EvRearm", INCREMENTAL block, Size 1024, Addresses [0x00151000-001513FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RunMode", INCREMENTAL block, Size 1024, Addresses [0x00152000-001523FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Primary", INCREMENTAL block, Size 1024, Addresses [0x00154000-001543FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out0", INCREMENTAL block, Size 1024, Addresses [0x00180000-001803FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out1", INCREMENTAL block, Size 1024, Addresses [0x00181000-001813FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out2", INCREMENTAL block, Size 1024, Addresses [0x00182000-001823FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out3", INCREMENTAL block, Size 1024, Addresses [0x00183000-001833FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out4", INCREMENTAL block, Size 1024, Addresses [0x00184000-001843FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out5", INCREMENTAL block, Size 1024, Addresses [0x00185000-001853FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out6", INCREMENTAL block, Size 1024, Addresses [0x00186000-001863FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out7", INCREMENTAL block, Size 1024, Addresses [0x00187000-001873FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out8", INCREMENTAL block, Size 1024, Addresses [0x00188000-001883FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out9", INCREMENTAL block, Size 1024, Addresses [0x00189000-001893FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out10", INCREMENTAL block, Size 1024, Addresses [0x0018A000-0018A3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out11", INCREMENTAL block, Size 1024, Addresses [0x0018B000-0018B3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out12", INCREMENTAL block, Size 1024, Addresses [0x0018C000-0018C3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out13", INCREMENTAL block, Size 1024, Addresses [0x0018D000-0018D3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out14", INCREMENTAL block, Size 1024, Addresses [0x0018E000-0018E3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out15", INCREMENTAL block, Size 1024, Addresses [0x0018F000-0018F3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out16", INCREMENTAL block, Size 1024, Addresses [0x00190000-001903FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out17", INCREMENTAL block, Size 1024, Addresses [0x00191000-001913FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out18", INCREMENTAL block, Size 1024, Addresses [0x00192000-001923FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out19", INCREMENTAL block, Size 1024, Addresses [0x00193000-001933FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out20", INCREMENTAL block, Size 1024, Addresses [0x00194000-001943FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out21", INCREMENTAL block, Size 1024, Addresses [0x00195000-001953FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out22", INCREMENTAL block, Size 1024, Addresses [0x00196000-001963FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out23", INCREMENTAL block, Size 1024, Addresses [0x00197000-001973FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out24", INCREMENTAL block, Size 1024, Addresses [0x00198000-001983FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out25", INCREMENTAL block, Size 1024, Addresses [0x00199000-001993FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out26", INCREMENTAL block, Size 1024, Addresses [0x0019A000-0019A3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out27", INCREMENTAL block, Size 1024, Addresses [0x0019B000-0019B3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out28", INCREMENTAL block, Size 1024, Addresses [0x0019C000-0019C3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out29", INCREMENTAL block, Size 1024, Addresses [0x0019D000-0019D3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out30", INCREMENTAL block, Size 1024, Addresses [0x0019E000-0019E3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out31", INCREMENTAL block, Size 1024, Addresses [0x0019F000-0019F3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
  + Node "ram", INCREMENTAL block, Size 256, Addresses [0x00001000-000010FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"[0m
[0;36m22-12-15 06:41:33.031D82 [0x324a310] INFO - URI "ipbusudp-2.0://192.168.0.131:50001" parsed as:
 > protocol : ipbusudp-2.0
 > hostname : 192.168.0.131
 > port : 50001
 > path : 
 > extension : 
 > arguments :
[0m
Firmware identity =  0xdeadbeef , firmware version =  1 , Vpre bit =  30 , Vpre measured =  4427
Vdd bit =  30 , Vdd measured =  4417 Dvdd bit =  30 , Dvdd measured =  4417
registers size =  117
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock0 00000000000000000001000110000110  gets replaced by  00000000000000000001000110000110
Clock: clock0 00000000000000000000000000000000  gets replaced by  00000000000000000000000000000000
Writing to clock0
After transaction: clock0
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000000
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock1 00000000000000000001000110000110  gets replaced by  00000000000000000001000110000110
Clock: clock1 00000000000000000000000000000000  gets replaced by  00000000000000000000000000000000
Writing to clock1
After transaction: clock1
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000000
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock2 00000000000000000001000110000110  gets replaced by  00000000000000000001000110000110
Clock: clock2 00000000000000000000000000000001  gets replaced by  00000000000000000000000000000001
Writing to clock2
After transaction: clock2
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000001
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
list1 lenghth =  426992  and bits length =  426992
memoryBlocksNeeded =  14
[VipramCom: runTest] On memory block  0
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  1
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  2
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  3
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  4
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  5
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  6
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  7
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  8
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  9
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  10
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  11
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  24575
newlist2 lenghth =  24576
time slice:  112 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  203 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  294 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  385 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  476 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  567 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  658 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  749 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  840 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  931 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  1022 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  1113 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  1204 , checkData =  1 , row =  12 , 12 , col =  1 , 1
time slice:  1295 , checkData =  1 , row =  13 , 13 , col =  1 , 1
time slice:  1386 , checkData =  1 , row =  14 , 14 , col =  1 , 1
time slice:  1477 , checkData =  1 , row =  15 , 15 , col =  1 , 1
time slice:  1568 , checkData =  1 , row =  16 , 16 , col =  1 , 1
time slice:  1659 , checkData =  1 , row =  17 , 17 , col =  1 , 1
time slice:  1750 , checkData =  1 , row =  18 , 18 , col =  1 , 1
time slice:  1841 , checkData =  1 , row =  19 , 19 , col =  1 , 1
time slice:  1932 , checkData =  1 , row =  20 , 20 , col =  1 , 1
time slice:  2023 , checkData =  1 , row =  21 , 21 , col =  1 , 1
time slice:  2114 , checkData =  1 , row =  22 , 22 , col =  1 , 1
time slice:  2205 , checkData =  1 , row =  23 , 23 , col =  1 , 1
time slice:  2296 , checkData =  1 , row =  24 , 24 , col =  1 , 1
time slice:  2387 , checkData =  1 , row =  25 , 25 , col =  1 , 1
time slice:  2478 , checkData =  1 , row =  26 , 26 , col =  1 , 1
time slice:  2569 , checkData =  1 , row =  27 , 27 , col =  1 , 1
time slice:  2660 , checkData =  1 , row =  28 , 28 , col =  1 , 1
time slice:  2751 , checkData =  1 , row =  29 , 29 , col =  1 , 1
time slice:  2842 , checkData =  1 , row =  30 , 30 , col =  1 , 1
time slice:  2933 , checkData =  1 , row =  31 , 31 , col =  1 , 1
time slice:  3024 , checkData =  1 , row =  32 , 32 , col =  1 , 1
time slice:  3115 , checkData =  1 , row =  33 , 33 , col =  1 , 1
time slice:  3206 , checkData =  1 , row =  34 , 34 , col =  1 , 1
time slice:  3297 , checkData =  1 , row =  35 , 35 , col =  1 , 1
time slice:  3388 , checkData =  1 , row =  36 , 36 , col =  1 , 1
time slice:  3479 , checkData =  1 , row =  37 , 37 , col =  1 , 1
time slice:  3570 , checkData =  1 , row =  38 , 38 , col =  1 , 1
time slice:  3661 , checkData =  1 , row =  39 , 39 , col =  1 , 1
time slice:  3752 , checkData =  1 , row =  40 , 40 , col =  1 , 1
time slice:  3843 , checkData =  1 , row =  41 , 41 , col =  1 , 1
time slice:  3934 , checkData =  1 , row =  42 , 42 , col =  1 , 1
time slice:  4025 , checkData =  1 , row =  43 , 43 , col =  1 , 1
time slice:  4116 , checkData =  1 , row =  44 , 44 , col =  1 , 1
time slice:  4207 , checkData =  1 , row =  45 , 45 , col =  1 , 1
time slice:  4298 , checkData =  1 , row =  46 , 46 , col =  1 , 1
time slice:  4389 , checkData =  1 , row =  47 , 47 , col =  1 , 1
time slice:  4480 , checkData =  1 , row =  48 , 48 , col =  1 , 1
time slice:  4571 , checkData =  1 , row =  49 , 49 , col =  1 , 1
time slice:  4662 , checkData =  1 , row =  50 , 50 , col =  1 , 1
time slice:  4753 , checkData =  1 , row =  51 , 51 , col =  1 , 1
time slice:  4844 , checkData =  1 , row =  52 , 52 , col =  1 , 1
time slice:  4935 , checkData =  1 , row =  53 , 53 , col =  1 , 1
time slice:  5026 , checkData =  1 , row =  54 , 54 , col =  1 , 1
time slice:  5117 , checkData =  1 , row =  55 , 55 , col =  1 , 1
time slice:  5208 , checkData =  1 , row =  56 , 56 , col =  1 , 1
time slice:  5299 , checkData =  1 , row =  57 , 57 , col =  1 , 1
time slice:  5390 , checkData =  1 , row =  58 , 58 , col =  1 , 1
time slice:  5481 , checkData =  1 , row =  59 , 59 , col =  1 , 1
time slice:  5572 , checkData =  1 , row =  60 , 60 , col =  1 , 1
time slice:  5663 , checkData =  1 , row =  61 , 61 , col =  1 , 1
time slice:  5754 , checkData =  1 , row =  62 , 62 , col =  1 , 1
time slice:  5845 , checkData =  1 , row =  63 , 63 , col =  1 , 1
time slice:  5936 , checkData =  1 , row =  64 , 64 , col =  1 , 1
time slice:  6027 , checkData =  1 , row =  65 , 65 , col =  1 , 1
time slice:  6118 , checkData =  1 , row =  66 , 66 , col =  1 , 1
time slice:  6209 , checkData =  1 , row =  67 , 67 , col =  1 , 1
time slice:  6300 , checkData =  1 , row =  68 , 68 , col =  1 , 1
time slice:  6391 , checkData =  1 , row =  69 , 69 , col =  1 , 1
time slice:  6482 , checkData =  1 , row =  70 , 70 , col =  1 , 1
time slice:  6573 , checkData =  1 , row =  71 , 71 , col =  1 , 1
time slice:  6664 , checkData =  1 , row =  72 , 72 , col =  1 , 1
time slice:  6755 , checkData =  1 , row =  73 , 73 , col =  1 , 1
time slice:  6846 , checkData =  1 , row =  74 , 74 , col =  1 , 1
time slice:  6937 , checkData =  1 , row =  75 , 75 , col =  1 , 1
time slice:  7028 , checkData =  1 , row =  76 , 76 , col =  1 , 1
time slice:  7119 , checkData =  1 , row =  77 , 77 , col =  1 , 1
time slice:  7210 , checkData =  1 , row =  78 , 78 , col =  1 , 1
time slice:  7301 , checkData =  1 , row =  79 , 79 , col =  1 , 1
time slice:  7392 , checkData =  1 , row =  80 , 80 , col =  1 , 1
time slice:  7483 , checkData =  1 , row =  81 , 81 , col =  1 , 1
time slice:  7574 , checkData =  1 , row =  82 , 82 , col =  1 , 1
time slice:  7665 , checkData =  1 , row =  83 , 83 , col =  1 , 1
time slice:  7756 , checkData =  1 , row =  84 , 84 , col =  1 , 1
time slice:  7847 , checkData =  1 , row =  85 , 85 , col =  1 , 1
time slice:  7938 , checkData =  1 , row =  86 , 86 , col =  1 , 1
time slice:  8029 , checkData =  1 , row =  87 , 87 , col =  1 , 1
time slice:  8120 , checkData =  1 , row =  88 , 88 , col =  1 , 1
time slice:  8211 , checkData =  1 , row =  89 , 89 , col =  1 , 1
time slice:  8302 , checkData =  1 , row =  90 , 90 , col =  1 , 1
time slice:  8393 , checkData =  1 , row =  91 , 91 , col =  1 , 1
time slice:  8484 , checkData =  1 , row =  92 , 92 , col =  1 , 1
time slice:  8575 , checkData =  1 , row =  93 , 93 , col =  1 , 1
time slice:  8666 , checkData =  1 , row =  94 , 94 , col =  1 , 1
time slice:  8757 , checkData =  1 , row =  95 , 95 , col =  1 , 1
time slice:  8848 , checkData =  1 , row =  96 , 96 , col =  1 , 1
time slice:  8939 , checkData =  1 , row =  97 , 97 , col =  1 , 1
time slice:  9030 , checkData =  1 , row =  98 , 98 , col =  1 , 1
time slice:  9121 , checkData =  1 , row =  99 , 99 , col =  1 , 1
time slice:  9212 , checkData =  1 , row =  100 , 100 , col =  1 , 1
time slice:  9303 , checkData =  1 , row =  101 , 101 , col =  1 , 1
time slice:  9394 , checkData =  1 , row =  102 , 102 , col =  1 , 1
time slice:  9485 , checkData =  1 , row =  103 , 103 , col =  1 , 1
time slice:  9576 , checkData =  1 , row =  104 , 104 , col =  1 , 1
time slice:  9667 , checkData =  1 , row =  105 , 105 , col =  1 , 1
time slice:  9758 , checkData =  1 , row =  106 , 106 , col =  1 , 1
time slice:  9849 , checkData =  1 , row =  107 , 107 , col =  1 , 1
time slice:  9940 , checkData =  1 , row =  108 , 108 , col =  1 , 1
time slice:  10031 , checkData =  1 , row =  109 , 109 , col =  1 , 1
time slice:  10122 , checkData =  1 , row =  110 , 110 , col =  1 , 1
time slice:  10213 , checkData =  1 , row =  111 , 111 , col =  1 , 1
time slice:  10304 , checkData =  1 , row =  112 , 112 , col =  1 , 1
time slice:  10395 , checkData =  1 , row =  113 , 113 , col =  1 , 1
time slice:  10486 , checkData =  1 , row =  114 , 114 , col =  1 , 1
time slice:  10577 , checkData =  1 , row =  115 , 115 , col =  1 , 1
time slice:  10668 , checkData =  1 , row =  116 , 116 , col =  1 , 1
time slice:  10759 , checkData =  1 , row =  117 , 117 , col =  1 , 1
time slice:  10850 , checkData =  1 , row =  118 , 118 , col =  1 , 1
time slice:  10941 , checkData =  1 , row =  119 , 119 , col =  1 , 1
time slice:  11032 , checkData =  1 , row =  120 , 120 , col =  1 , 1
time slice:  11123 , checkData =  1 , row =  121 , 121 , col =  1 , 1
time slice:  11214 , checkData =  1 , row =  122 , 122 , col =  1 , 1
time slice:  11305 , checkData =  1 , row =  123 , 123 , col =  1 , 1
time slice:  11396 , checkData =  1 , row =  124 , 124 , col =  1 , 1
time slice:  11487 , checkData =  1 , row =  125 , 125 , col =  1 , 1
time slice:  11578 , checkData =  1 , row =  126 , 126 , col =  1 , 1
time slice:  11669 , checkData =  1 , row =  127 , 127 , col =  1 , 1
time slice:  11782 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  11873 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  11964 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  12055 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  12146 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  12237 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  12328 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  12419 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  12510 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  12601 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  12692 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  12783 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  12874 , checkData =  1 , row =  12 , 12 , col =  1 , 1
time slice:  12965 , checkData =  1 , row =  13 , 13 , col =  1 , 1
time slice:  13056 , checkData =  1 , row =  14 , 14 , col =  1 , 1
time slice:  13147 , checkData =  1 , row =  15 , 15 , col =  1 , 1
time slice:  13238 , checkData =  1 , row =  16 , 16 , col =  1 , 1
time slice:  13329 , checkData =  1 , row =  17 , 17 , col =  1 , 1
time slice:  13420 , checkData =  1 , row =  18 , 18 , col =  1 , 1
time slice:  13511 , checkData =  1 , row =  19 , 19 , col =  1 , 1
time slice:  13602 , checkData =  1 , row =  20 , 20 , col =  1 , 1
time slice:  13693 , checkData =  1 , row =  21 , 21 , col =  1 , 1
time slice:  13784 , checkData =  1 , row =  22 , 22 , col =  1 , 1
time slice:  13875 , checkData =  1 , row =  23 , 23 , col =  1 , 1
time slice:  13966 , checkData =  1 , row =  24 , 24 , col =  1 , 1
time slice:  14057 , checkData =  1 , row =  25 , 25 , col =  1 , 1
time slice:  14148 , checkData =  1 , row =  26 , 26 , col =  1 , 1
time slice:  14239 , checkData =  1 , row =  27 , 27 , col =  1 , 1
time slice:  14330 , checkData =  1 , row =  28 , 28 , col =  1 , 1
time slice:  14421 , checkData =  1 , row =  29 , 29 , col =  1 , 1
time slice:  14512 , checkData =  1 , row =  30 , 30 , col =  1 , 1
time slice:  14603 , checkData =  1 , row =  31 , 31 , col =  1 , 1
time slice:  14694 , checkData =  1 , row =  32 , 32 , col =  1 , 1
time slice:  14785 , checkData =  1 , row =  33 , 33 , col =  1 , 1
time slice:  14876 , checkData =  1 , row =  34 , 34 , col =  1 , 1
time slice:  14967 , checkData =  1 , row =  35 , 35 , col =  1 , 1
time slice:  15058 , checkData =  1 , row =  36 , 36 , col =  1 , 1
time slice:  15149 , checkData =  1 , row =  37 , 37 , col =  1 , 1
time slice:  15240 , checkData =  1 , row =  38 , 38 , col =  1 , 1
time slice:  15331 , checkData =  1 , row =  39 , 39 , col =  1 , 1
time slice:  15422 , checkData =  1 , row =  40 , 40 , col =  1 , 1
time slice:  15513 , checkData =  1 , row =  41 , 41 , col =  1 , 1
time slice:  15604 , checkData =  1 , row =  42 , 42 , col =  1 , 1
time slice:  15695 , checkData =  1 , row =  43 , 43 , col =  1 , 1
time slice:  15786 , checkData =  1 , row =  44 , 44 , col =  1 , 1
time slice:  15877 , checkData =  1 , row =  45 , 45 , col =  1 , 1
time slice:  15968 , checkData =  1 , row =  46 , 46 , col =  1 , 1
time slice:  16059 , checkData =  1 , row =  47 , 47 , col =  1 , 1
time slice:  16150 , checkData =  1 , row =  48 , 48 , col =  1 , 1
time slice:  16241 , checkData =  1 , row =  49 , 49 , col =  1 , 1
time slice:  16332 , checkData =  1 , row =  50 , 50 , col =  1 , 1
time slice:  16423 , checkData =  1 , row =  51 , 51 , col =  1 , 1
time slice:  16514 , checkData =  1 , row =  52 , 52 , col =  1 , 1
time slice:  16605 , checkData =  1 , row =  53 , 53 , col =  1 , 1
time slice:  16696 , checkData =  1 , row =  54 , 54 , col =  1 , 1
time slice:  16787 , checkData =  1 , row =  55 , 55 , col =  1 , 1
time slice:  16878 , checkData =  1 , row =  56 , 56 , col =  1 , 1
time slice:  16969 , checkData =  1 , row =  57 , 57 , col =  1 , 1
time slice:  17060 , checkData =  1 , row =  58 , 58 , col =  1 , 1
time slice:  17151 , checkData =  1 , row =  59 , 59 , col =  1 , 1
time slice:  17242 , checkData =  1 , row =  60 , 60 , col =  1 , 1
time slice:  17333 , checkData =  1 , row =  61 , 61 , col =  1 , 1
time slice:  17424 , checkData =  1 , row =  62 , 62 , col =  1 , 1
time slice:  17515 , checkData =  1 , row =  63 , 63 , col =  1 , 1
time slice:  17606 , checkData =  1 , row =  64 , 64 , col =  1 , 1
time slice:  17697 , checkData =  1 , row =  65 , 65 , col =  1 , 1
time slice:  17788 , checkData =  1 , row =  66 , 66 , col =  1 , 1
time slice:  17879 , checkData =  1 , row =  67 , 67 , col =  1 , 1
time slice:  17970 , checkData =  1 , row =  68 , 68 , col =  1 , 1
time slice:  18061 , checkData =  1 , row =  69 , 69 , col =  1 , 1
time slice:  18152 , checkData =  1 , row =  70 , 70 , col =  1 , 1
time slice:  18243 , checkData =  1 , row =  71 , 71 , col =  1 , 1
time slice:  18334 , checkData =  1 , row =  72 , 72 , col =  1 , 1
time slice:  18425 , checkData =  1 , row =  73 , 73 , col =  1 , 1
time slice:  18516 , checkData =  1 , row =  74 , 74 , col =  1 , 1
time slice:  18607 , checkData =  1 , row =  75 , 75 , col =  1 , 1
time slice:  18698 , checkData =  1 , row =  76 , 76 , col =  1 , 1
time slice:  18789 , checkData =  1 , row =  77 , 77 , col =  1 , 1
time slice:  18880 , checkData =  1 , row =  78 , 78 , col =  1 , 1
time slice:  18971 , checkData =  1 , row =  79 , 79 , col =  1 , 1
time slice:  19062 , checkData =  1 , row =  80 , 80 , col =  1 , 1
time slice:  19153 , checkData =  1 , row =  81 , 81 , col =  1 , 1
time slice:  19244 , checkData =  1 , row =  82 , 82 , col =  1 , 1
time slice:  19335 , checkData =  1 , row =  83 , 83 , col =  1 , 1
time slice:  19426 , checkData =  1 , row =  84 , 84 , col =  1 , 1
time slice:  19517 , checkData =  1 , row =  85 , 85 , col =  1 , 1
time slice:  19608 , checkData =  1 , row =  86 , 86 , col =  1 , 1
time slice:  19699 , checkData =  1 , row =  87 , 87 , col =  1 , 1
time slice:  19790 , checkData =  1 , row =  88 , 88 , col =  1 , 1
time slice:  19881 , checkData =  1 , row =  89 , 89 , col =  1 , 1
time slice:  19972 , checkData =  1 , row =  90 , 90 , col =  1 , 1
time slice:  20063 , checkData =  1 , row =  91 , 91 , col =  1 , 1
time slice:  20154 , checkData =  1 , row =  92 , 92 , col =  1 , 1
time slice:  20245 , checkData =  1 , row =  93 , 93 , col =  1 , 1
time slice:  20336 , checkData =  1 , row =  94 , 94 , col =  1 , 1
time slice:  20427 , checkData =  1 , row =  95 , 95 , col =  1 , 1
time slice:  20518 , checkData =  1 , row =  96 , 96 , col =  1 , 1
time slice:  20609 , checkData =  1 , row =  97 , 97 , col =  1 , 1
time slice:  20700 , checkData =  1 , row =  98 , 98 , col =  1 , 1
time slice:  20791 , checkData =  1 , row =  99 , 99 , col =  1 , 1
time slice:  20882 , checkData =  1 , row =  100 , 100 , col =  1 , 1
time slice:  20973 , checkData =  1 , row =  101 , 101 , col =  1 , 1
time slice:  21064 , checkData =  1 , row =  102 , 102 , col =  1 , 1
time slice:  21155 , checkData =  1 , row =  103 , 103 , col =  1 , 1
time slice:  21246 , checkData =  1 , row =  104 , 104 , col =  1 , 1
time slice:  21337 , checkData =  1 , row =  105 , 105 , col =  1 , 1
time slice:  21428 , checkData =  1 , row =  106 , 106 , col =  1 , 1
time slice:  21519 , checkData =  1 , row =  107 , 107 , col =  1 , 1
time slice:  21610 , checkData =  1 , row =  108 , 108 , col =  1 , 1
time slice:  21701 , checkData =  1 , row =  109 , 109 , col =  1 , 1
time slice:  21792 , checkData =  1 , row =  110 , 110 , col =  1 , 1
time slice:  21883 , checkData =  1 , row =  111 , 111 , col =  1 , 1
time slice:  21974 , checkData =  1 , row =  112 , 112 , col =  1 , 1
time slice:  22065 , checkData =  1 , row =  113 , 113 , col =  1 , 1
time slice:  22156 , checkData =  1 , row =  114 , 114 , col =  1 , 1
time slice:  22247 , checkData =  1 , row =  115 , 115 , col =  1 , 1
time slice:  22338 , checkData =  1 , row =  116 , 116 , col =  1 , 1
time slice:  22429 , checkData =  1 , row =  117 , 117 , col =  1 , 1
time slice:  22520 , checkData =  1 , row =  118 , 118 , col =  1 , 1
time slice:  22611 , checkData =  1 , row =  119 , 119 , col =  1 , 1
time slice:  22702 , checkData =  1 , row =  120 , 120 , col =  1 , 1
time slice:  22793 , checkData =  1 , row =  121 , 121 , col =  1 , 1
time slice:  22884 , checkData =  1 , row =  122 , 122 , col =  1 , 1
time slice:  22975 , checkData =  1 , row =  123 , 123 , col =  1 , 1
time slice:  23066 , checkData =  1 , row =  124 , 124 , col =  1 , 1
time slice:  23157 , checkData =  1 , row =  125 , 125 , col =  1 , 1
time slice:  23248 , checkData =  1 , row =  126 , 126 , col =  1 , 1
time slice:  23339 , checkData =  1 , row =  127 , 127 , col =  1 , 1
time slice:  23452 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  23543 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  23634 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  23725 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  23816 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  23907 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  23998 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  24089 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  24180 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  24271 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  24362 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  24453 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  24544 , checkData =  1 , row =  12 , 12 , col =  1 , 1
REAL test results: match efficiency =  0 / 3  =  0.0 %
[VipramCom: runTest] On memory block  12
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  32768
newlist2 lenghth =  32768
time slice:  60 , checkData =  1 , row =  13 , 14 , col =  1 , 1
time slice:  151 , checkData =  1 , row =  14 , 15 , col =  1 , 1
time slice:  242 , checkData =  1 , row =  15 , 16 , col =  1 , 1
time slice:  333 , checkData =  1 , row =  16 , 17 , col =  1 , 1
time slice:  424 , checkData =  1 , row =  17 , 18 , col =  1 , 1
time slice:  515 , checkData =  1 , row =  18 , 19 , col =  1 , 1
time slice:  606 , checkData =  1 , row =  19 , 20 , col =  1 , 1
time slice:  697 , checkData =  1 , row =  20 , 21 , col =  1 , 1
time slice:  788 , checkData =  1 , row =  21 , 22 , col =  1 , 1
time slice:  879 , checkData =  1 , row =  22 , 23 , col =  1 , 1
time slice:  970 , checkData =  1 , row =  23 , 24 , col =  1 , 1
time slice:  1061 , checkData =  1 , row =  24 , 25 , col =  1 , 1
time slice:  1152 , checkData =  1 , row =  25 , 26 , col =  1 , 1
time slice:  1243 , checkData =  1 , row =  26 , 27 , col =  1 , 1
time slice:  1334 , checkData =  1 , row =  27 , 28 , col =  1 , 1
time slice:  1425 , checkData =  1 , row =  28 , 29 , col =  1 , 1
time slice:  1516 , checkData =  1 , row =  29 , 30 , col =  1 , 1
time slice:  1607 , checkData =  1 , row =  30 , 31 , col =  1 , 1
time slice:  1698 , checkData =  1 , row =  31 , 32 , col =  1 , 1
time slice:  1789 , checkData =  1 , row =  32 , 33 , col =  1 , 1
time slice:  1880 , checkData =  1 , row =  33 , 34 , col =  1 , 1
time slice:  1971 , checkData =  1 , row =  34 , 35 , col =  1 , 1
time slice:  2062 , checkData =  1 , row =  35 , 36 , col =  1 , 1
time slice:  2153 , checkData =  1 , row =  36 , 37 , col =  1 , 1
time slice:  2244 , checkData =  1 , row =  37 , 38 , col =  1 , 1
time slice:  2335 , checkData =  1 , row =  38 , 39 , col =  1 , 1
time slice:  2426 , checkData =  1 , row =  39 , 40 , col =  1 , 1
time slice:  2517 , checkData =  1 , row =  40 , 41 , col =  1 , 1
time slice:  2608 , checkData =  1 , row =  41 , 42 , col =  1 , 1
time slice:  2699 , checkData =  1 , row =  42 , 43 , col =  1 , 1
time slice:  2790 , checkData =  1 , row =  43 , 44 , col =  1 , 1
time slice:  2881 , checkData =  1 , row =  44 , 45 , col =  1 , 1
time slice:  2972 , checkData =  1 , row =  45 , 46 , col =  1 , 1
time slice:  3063 , checkData =  1 , row =  46 , 47 , col =  1 , 1
time slice:  3154 , checkData =  1 , row =  47 , 48 , col =  1 , 1
time slice:  3245 , checkData =  1 , row =  48 , 49 , col =  1 , 1
time slice:  3336 , checkData =  1 , row =  49 , 50 , col =  1 , 1
time slice:  3427 , checkData =  1 , row =  50 , 51 , col =  1 , 1
time slice:  3518 , checkData =  1 , row =  51 , 52 , col =  1 , 1
time slice:  3609 , checkData =  1 , row =  52 , 53 , col =  1 , 1
time slice:  3700 , checkData =  1 , row =  53 , 54 , col =  1 , 1
time slice:  3791 , checkData =  1 , row =  54 , 55 , col =  1 , 1
time slice:  3882 , checkData =  1 , row =  55 , 56 , col =  1 , 1
time slice:  3973 , checkData =  1 , row =  56 , 57 , col =  1 , 1
time slice:  4064 , checkData =  1 , row =  57 , 58 , col =  1 , 1
time slice:  4155 , checkData =  1 , row =  58 , 59 , col =  1 , 1
time slice:  4246 , checkData =  1 , row =  59 , 60 , col =  1 , 1
time slice:  4337 , checkData =  1 , row =  60 , 61 , col =  1 , 1
time slice:  4428 , checkData =  1 , row =  61 , 62 , col =  1 , 1
time slice:  4519 , checkData =  1 , row =  62 , 63 , col =  1 , 1
time slice:  4610 , checkData =  1 , row =  63 , 64 , col =  1 , 1
time slice:  4701 , checkData =  1 , row =  64 , 65 , col =  1 , 1
time slice:  4792 , checkData =  1 , row =  65 , 66 , col =  1 , 1
time slice:  4883 , checkData =  1 , row =  66 , 67 , col =  1 , 1
time slice:  4974 , checkData =  1 , row =  67 , 68 , col =  1 , 1
time slice:  5065 , checkData =  1 , row =  68 , 69 , col =  1 , 1
time slice:  5156 , checkData =  1 , row =  69 , 70 , col =  1 , 1
time slice:  5247 , checkData =  1 , row =  70 , 71 , col =  1 , 1
time slice:  5338 , checkData =  1 , row =  71 , 72 , col =  1 , 1
time slice:  5429 , checkData =  1 , row =  72 , 73 , col =  1 , 1
time slice:  5520 , checkData =  1 , row =  73 , 74 , col =  1 , 1
time slice:  5611 , checkData =  1 , row =  74 , 75 , col =  1 , 1
time slice:  5702 , checkData =  1 , row =  75 , 76 , col =  1 , 1
time slice:  5793 , checkData =  1 , row =  76 , 77 , col =  1 , 1
time slice:  5884 , checkData =  1 , row =  77 , 78 , col =  1 , 1
time slice:  5975 , checkData =  1 , row =  78 , 79 , col =  1 , 1
time slice:  6066 , checkData =  1 , row =  79 , 80 , col =  1 , 1
time slice:  6157 , checkData =  1 , row =  80 , 81 , col =  1 , 1
time slice:  6248 , checkData =  1 , row =  81 , 82 , col =  1 , 1
time slice:  6339 , checkData =  1 , row =  82 , 83 , col =  1 , 1
time slice:  6430 , checkData =  1 , row =  83 , 84 , col =  1 , 1
time slice:  6521 , checkData =  1 , row =  84 , 85 , col =  1 , 1
time slice:  6612 , checkData =  1 , row =  85 , 86 , col =  1 , 1
time slice:  6703 , checkData =  1 , row =  86 , 87 , col =  1 , 1
time slice:  6794 , checkData =  1 , row =  87 , 88 , col =  1 , 1
time slice:  6885 , checkData =  1 , row =  88 , 89 , col =  1 , 1
time slice:  6976 , checkData =  1 , row =  89 , 90 , col =  1 , 1
time slice:  7067 , checkData =  1 , row =  90 , 91 , col =  1 , 1
time slice:  7158 , checkData =  1 , row =  91 , 92 , col =  1 , 1
time slice:  7249 , checkData =  1 , row =  92 , 93 , col =  1 , 1
time slice:  7340 , checkData =  1 , row =  93 , 94 , col =  1 , 1
time slice:  7431 , checkData =  1 , row =  94 , 95 , col =  1 , 1
time slice:  7522 , checkData =  1 , row =  95 , 96 , col =  1 , 1
time slice:  7613 , checkData =  1 , row =  96 , 97 , col =  1 , 1
time slice:  7704 , checkData =  1 , row =  97 , 98 , col =  1 , 1
time slice:  7795 , checkData =  1 , row =  98 , 99 , col =  1 , 1
time slice:  7886 , checkData =  1 , row =  99 , 100 , col =  1 , 1
time slice:  7977 , checkData =  1 , row =  100 , 101 , col =  1 , 1
time slice:  8068 , checkData =  1 , row =  101 , 102 , col =  1 , 1
time slice:  8159 , checkData =  1 , row =  102 , 103 , col =  1 , 1
time slice:  8250 , checkData =  1 , row =  103 , 104 , col =  1 , 1
time slice:  8341 , checkData =  1 , row =  104 , 105 , col =  1 , 1
time slice:  8432 , checkData =  1 , row =  105 , 106 , col =  1 , 1
time slice:  8523 , checkData =  1 , row =  106 , 107 , col =  1 , 1
time slice:  8614 , checkData =  1 , row =  107 , 108 , col =  1 , 1
time slice:  8705 , checkData =  1 , row =  108 , 109 , col =  1 , 1
time slice:  8796 , checkData =  1 , row =  109 , 110 , col =  1 , 1
time slice:  8887 , checkData =  1 , row =  110 , 111 , col =  1 , 1
time slice:  8978 , checkData =  1 , row =  111 , 112 , col =  1 , 1
time slice:  9069 , checkData =  1 , row =  112 , 113 , col =  1 , 1
time slice:  9160 , checkData =  1 , row =  113 , 114 , col =  1 , 1
time slice:  9251 , checkData =  1 , row =  114 , 115 , col =  1 , 1
time slice:  9342 , checkData =  1 , row =  115 , 116 , col =  1 , 1
time slice:  9433 , checkData =  1 , row =  116 , 117 , col =  1 , 1
time slice:  9524 , checkData =  1 , row =  117 , 118 , col =  1 , 1
time slice:  9615 , checkData =  1 , row =  118 , 119 , col =  1 , 1
time slice:  9706 , checkData =  1 , row =  119 , 120 , col =  1 , 1
time slice:  9797 , checkData =  1 , row =  120 , 121 , col =  1 , 1
time slice:  9888 , checkData =  1 , row =  121 , 122 , col =  1 , 1
time slice:  9979 , checkData =  1 , row =  122 , 123 , col =  1 , 1
time slice:  10070 , checkData =  1 , row =  123 , 124 , col =  1 , 1
time slice:  10161 , checkData =  1 , row =  124 , 125 , col =  1 , 1
time slice:  10252 , checkData =  1 , row =  125 , 126 , col =  1 , 1
time slice:  10343 , checkData =  1 , row =  126 , 127 , col =  1 , 1
time slice:  10434 , checkData =  1 , row =  127 , 22 , col =  1 , 0
time slice:  10547 , checkData =  1 , row =  0 , 1 , col =  1 , 1
time slice:  10638 , checkData =  1 , row =  1 , 2 , col =  1 , 1
time slice:  10729 , checkData =  1 , row =  2 , 3 , col =  1 , 1
time slice:  10820 , checkData =  1 , row =  3 , 4 , col =  1 , 1
time slice:  10911 , checkData =  1 , row =  4 , 5 , col =  1 , 1
time slice:  11002 , checkData =  1 , row =  5 , 6 , col =  1 , 1
time slice:  11093 , checkData =  1 , row =  6 , 7 , col =  1 , 1
time slice:  11184 , checkData =  1 , row =  7 , 8 , col =  1 , 1
time slice:  11275 , checkData =  1 , row =  8 , 9 , col =  1 , 1
time slice:  11366 , checkData =  1 , row =  9 , 10 , col =  1 , 1
time slice:  11457 , checkData =  1 , row =  10 , 11 , col =  1 , 1
time slice:  11548 , checkData =  1 , row =  11 , 12 , col =  1 , 1
time slice:  11639 , checkData =  1 , row =  12 , 13 , col =  1 , 1
time slice:  11730 , checkData =  1 , row =  13 , 14 , col =  1 , 1
time slice:  11821 , checkData =  1 , row =  14 , 15 , col =  1 , 1
time slice:  11912 , checkData =  1 , row =  15 , 16 , col =  1 , 1
time slice:  12003 , checkData =  1 , row =  16 , 17 , col =  1 , 1
time slice:  12094 , checkData =  1 , row =  17 , 18 , col =  1 , 1
time slice:  12185 , checkData =  1 , row =  18 , 19 , col =  1 , 1
time slice:  12276 , checkData =  1 , row =  19 , 20 , col =  1 , 1
time slice:  12367 , checkData =  1 , row =  20 , 21 , col =  1 , 1
time slice:  12458 , checkData =  1 , row =  21 , 22 , col =  1 , 1
time slice:  12549 , checkData =  1 , row =  22 , 23 , col =  1 , 1
time slice:  12640 , checkData =  1 , row =  23 , 24 , col =  1 , 1
time slice:  12731 , checkData =  1 , row =  24 , 25 , col =  1 , 1
time slice:  12822 , checkData =  1 , row =  25 , 26 , col =  1 , 1
time slice:  12913 , checkData =  1 , row =  26 , 27 , col =  1 , 1
time slice:  13004 , checkData =  1 , row =  27 , 28 , col =  1 , 1
time slice:  13095 , checkData =  1 , row =  28 , 29 , col =  1 , 1
time slice:  13186 , checkData =  1 , row =  29 , 30 , col =  1 , 1
time slice:  13277 , checkData =  1 , row =  30 , 31 , col =  1 , 1
time slice:  13368 , checkData =  1 , row =  31 , 32 , col =  1 , 1
time slice:  13459 , checkData =  1 , row =  32 , 33 , col =  1 , 1
time slice:  13550 , checkData =  1 , row =  33 , 34 , col =  1 , 1
time slice:  13641 , checkData =  1 , row =  34 , 35 , col =  1 , 1
time slice:  13732 , checkData =  1 , row =  35 , 36 , col =  1 , 1
time slice:  13823 , checkData =  1 , row =  36 , 37 , col =  1 , 1
time slice:  13914 , checkData =  1 , row =  37 , 38 , col =  1 , 1
time slice:  14005 , checkData =  1 , row =  38 , 39 , col =  1 , 1
time slice:  14096 , checkData =  1 , row =  39 , 40 , col =  1 , 1
time slice:  14187 , checkData =  1 , row =  40 , 41 , col =  1 , 1
time slice:  14278 , checkData =  1 , row =  41 , 42 , col =  1 , 1
time slice:  14369 , checkData =  1 , row =  42 , 43 , col =  1 , 1
time slice:  14460 , checkData =  1 , row =  43 , 44 , col =  1 , 1
time slice:  14551 , checkData =  1 , row =  44 , 45 , col =  1 , 1
time slice:  14642 , checkData =  1 , row =  45 , 46 , col =  1 , 1
time slice:  14733 , checkData =  1 , row =  46 , 47 , col =  1 , 1
time slice:  14824 , checkData =  1 , row =  47 , 48 , col =  1 , 1
time slice:  14915 , checkData =  1 , row =  48 , 49 , col =  1 , 1
time slice:  15006 , checkData =  1 , row =  49 , 50 , col =  1 , 1
time slice:  15097 , checkData =  1 , row =  50 , 51 , col =  1 , 1
time slice:  15188 , checkData =  1 , row =  51 , 52 , col =  1 , 1
time slice:  15279 , checkData =  1 , row =  52 , 53 , col =  1 , 1
time slice:  15370 , checkData =  1 , row =  53 , 54 , col =  1 , 1
time slice:  15461 , checkData =  1 , row =  54 , 55 , col =  1 , 1
time slice:  15552 , checkData =  1 , row =  55 , 56 , col =  1 , 1
time slice:  15643 , checkData =  1 , row =  56 , 57 , col =  1 , 1
time slice:  15734 , checkData =  1 , row =  57 , 58 , col =  1 , 1
time slice:  15825 , checkData =  1 , row =  58 , 59 , col =  1 , 1
time slice:  15916 , checkData =  1 , row =  59 , 60 , col =  1 , 1
time slice:  16007 , checkData =  1 , row =  60 , 61 , col =  1 , 1
time slice:  16098 , checkData =  1 , row =  61 , 62 , col =  1 , 1
time slice:  16189 , checkData =  1 , row =  62 , 63 , col =  1 , 1
time slice:  16280 , checkData =  1 , row =  63 , 64 , col =  1 , 1
time slice:  16371 , checkData =  1 , row =  64 , 65 , col =  1 , 1
time slice:  16462 , checkData =  1 , row =  65 , 66 , col =  1 , 1
time slice:  16553 , checkData =  1 , row =  66 , 67 , col =  1 , 1
time slice:  16644 , checkData =  1 , row =  67 , 68 , col =  1 , 1
time slice:  16735 , checkData =  1 , row =  68 , 69 , col =  1 , 1
time slice:  16826 , checkData =  1 , row =  69 , 70 , col =  1 , 1
time slice:  16917 , checkData =  1 , row =  70 , 71 , col =  1 , 1
time slice:  17008 , checkData =  1 , row =  71 , 72 , col =  1 , 1
time slice:  17099 , checkData =  1 , row =  72 , 73 , col =  1 , 1
time slice:  17190 , checkData =  1 , row =  73 , 74 , col =  1 , 1
time slice:  17281 , checkData =  1 , row =  74 , 75 , col =  1 , 1
time slice:  17372 , checkData =  1 , row =  75 , 76 , col =  1 , 1
time slice:  17463 , checkData =  1 , row =  76 , 77 , col =  1 , 1
time slice:  17554 , checkData =  1 , row =  77 , 78 , col =  1 , 1
time slice:  17645 , checkData =  1 , row =  78 , 79 , col =  1 , 1
time slice:  17736 , checkData =  1 , row =  79 , 80 , col =  1 , 1
time slice:  17827 , checkData =  1 , row =  80 , 81 , col =  1 , 1
time slice:  17918 , checkData =  1 , row =  81 , 82 , col =  1 , 1
time slice:  18009 , checkData =  1 , row =  82 , 83 , col =  1 , 1
time slice:  18100 , checkData =  1 , row =  83 , 84 , col =  1 , 1
time slice:  18191 , checkData =  1 , row =  84 , 85 , col =  1 , 1
time slice:  18282 , checkData =  1 , row =  85 , 86 , col =  1 , 1
time slice:  18373 , checkData =  1 , row =  86 , 87 , col =  1 , 1
time slice:  18464 , checkData =  1 , row =  87 , 88 , col =  1 , 1
time slice:  18555 , checkData =  1 , row =  88 , 89 , col =  1 , 1
time slice:  18646 , checkData =  1 , row =  89 , 90 , col =  1 , 1
time slice:  18737 , checkData =  1 , row =  90 , 91 , col =  1 , 1
time slice:  18828 , checkData =  1 , row =  91 , 92 , col =  1 , 1
time slice:  18919 , checkData =  1 , row =  92 , 93 , col =  1 , 1
time slice:  19010 , checkData =  1 , row =  93 , 94 , col =  1 , 1
time slice:  19101 , checkData =  1 , row =  94 , 95 , col =  1 , 1
time slice:  19192 , checkData =  1 , row =  95 , 96 , col =  1 , 1
time slice:  19283 , checkData =  1 , row =  96 , 97 , col =  1 , 1
time slice:  19374 , checkData =  1 , row =  97 , 98 , col =  1 , 1
time slice:  19465 , checkData =  1 , row =  98 , 99 , col =  1 , 1
time slice:  19556 , checkData =  1 , row =  99 , 100 , col =  1 , 1
time slice:  19647 , checkData =  1 , row =  100 , 101 , col =  1 , 1
time slice:  19738 , checkData =  1 , row =  101 , 102 , col =  1 , 1
time slice:  19829 , checkData =  1 , row =  102 , 103 , col =  1 , 1
time slice:  19920 , checkData =  1 , row =  103 , 104 , col =  1 , 1
time slice:  20011 , checkData =  1 , row =  104 , 105 , col =  1 , 1
time slice:  20102 , checkData =  1 , row =  105 , 106 , col =  1 , 1
time slice:  20193 , checkData =  1 , row =  106 , 107 , col =  1 , 1
time slice:  20284 , checkData =  1 , row =  107 , 108 , col =  1 , 1
time slice:  20375 , checkData =  1 , row =  108 , 109 , col =  1 , 1
time slice:  20466 , checkData =  1 , row =  109 , 110 , col =  1 , 1
time slice:  20557 , checkData =  1 , row =  110 , 111 , col =  1 , 1
time slice:  20648 , checkData =  1 , row =  111 , 112 , col =  1 , 1
time slice:  20739 , checkData =  1 , row =  112 , 113 , col =  1 , 1
time slice:  20830 , checkData =  1 , row =  113 , 114 , col =  1 , 1
time slice:  20921 , checkData =  1 , row =  114 , 115 , col =  1 , 1
time slice:  21012 , checkData =  1 , row =  115 , 116 , col =  1 , 1
time slice:  21103 , checkData =  1 , row =  116 , 117 , col =  1 , 1
time slice:  21194 , checkData =  1 , row =  117 , 118 , col =  1 , 1
time slice:  21285 , checkData =  1 , row =  118 , 119 , col =  1 , 1
time slice:  21376 , checkData =  1 , row =  119 , 120 , col =  1 , 1
time slice:  21467 , checkData =  1 , row =  120 , 121 , col =  1 , 1
time slice:  21558 , checkData =  1 , row =  121 , 122 , col =  1 , 1
time slice:  21649 , checkData =  1 , row =  122 , 123 , col =  1 , 1
time slice:  21740 , checkData =  1 , row =  123 , 124 , col =  1 , 1
time slice:  21831 , checkData =  1 , row =  124 , 125 , col =  1 , 1
time slice:  21922 , checkData =  1 , row =  125 , 126 , col =  1 , 1
time slice:  22013 , checkData =  1 , row =  126 , 127 , col =  1 , 1
time slice:  22104 , checkData =  1 , row =  127 , 22 , col =  1 , 0
time slice:  22217 , checkData =  1 , row =  0 , 1 , col =  1 , 1
time slice:  22308 , checkData =  1 , row =  1 , 2 , col =  1 , 1
time slice:  22399 , checkData =  1 , row =  2 , 3 , col =  1 , 1
time slice:  22490 , checkData =  1 , row =  3 , 4 , col =  1 , 1
time slice:  22581 , checkData =  1 , row =  4 , 5 , col =  1 , 1
time slice:  22672 , checkData =  1 , row =  5 , 6 , col =  1 , 1
time slice:  22763 , checkData =  1 , row =  6 , 7 , col =  1 , 1
time slice:  22854 , checkData =  1 , row =  7 , 8 , col =  1 , 1
time slice:  22945 , checkData =  1 , row =  8 , 9 , col =  1 , 1
time slice:  23036 , checkData =  1 , row =  9 , 10 , col =  1 , 1
time slice:  23127 , checkData =  1 , row =  10 , 11 , col =  1 , 1
time slice:  23218 , checkData =  1 , row =  11 , 12 , col =  1 , 1
time slice:  23309 , checkData =  1 , row =  12 , 13 , col =  1 , 1
time slice:  23400 , checkData =  1 , row =  13 , 14 , col =  1 , 1
time slice:  23491 , checkData =  1 , row =  14 , 15 , col =  1 , 1
time slice:  23582 , checkData =  1 , row =  15 , 16 , col =  1 , 1
time slice:  23673 , checkData =  1 , row =  16 , 17 , col =  1 , 1
time slice:  23764 , checkData =  1 , row =  17 , 18 , col =  1 , 1
time slice:  23855 , checkData =  1 , row =  18 , 19 , col =  1 , 1
time slice:  23946 , checkData =  1 , row =  19 , 20 , col =  1 , 1
time slice:  24037 , checkData =  1 , row =  20 , 21 , col =  1 , 1
time slice:  24128 , checkData =  1 , row =  21 , 22 , col =  1 , 1
time slice:  24219 , checkData =  1 , row =  22 , 23 , col =  1 , 1
time slice:  24310 , checkData =  1 , row =  23 , 24 , col =  1 , 1
time slice:  24401 , checkData =  1 , row =  24 , 25 , col =  1 , 1
time slice:  24492 , checkData =  1 , row =  25 , 26 , col =  1 , 1
time slice:  24583 , checkData =  1 , row =  26 , 27 , col =  1 , 1
time slice:  24674 , checkData =  1 , row =  27 , 28 , col =  1 , 1
time slice:  24765 , checkData =  1 , row =  28 , 29 , col =  1 , 1
time slice:  24856 , checkData =  1 , row =  29 , 30 , col =  1 , 1
time slice:  24947 , checkData =  1 , row =  30 , 31 , col =  1 , 1
time slice:  25038 , checkData =  1 , row =  31 , 32 , col =  1 , 1
time slice:  25129 , checkData =  1 , row =  32 , 33 , col =  1 , 1
time slice:  25220 , checkData =  1 , row =  33 , 34 , col =  1 , 1
time slice:  25311 , checkData =  1 , row =  34 , 35 , col =  1 , 1
time slice:  25402 , checkData =  1 , row =  35 , 36 , col =  1 , 1
time slice:  25493 , checkData =  1 , row =  36 , 37 , col =  1 , 1
time slice:  25584 , checkData =  1 , row =  37 , 38 , col =  1 , 1
time slice:  25675 , checkData =  1 , row =  38 , 39 , col =  1 , 1
time slice:  25766 , checkData =  1 , row =  39 , 40 , col =  1 , 1
time slice:  25857 , checkData =  1 , row =  40 , 41 , col =  1 , 1
time slice:  25948 , checkData =  1 , row =  41 , 42 , col =  1 , 1
time slice:  26039 , checkData =  1 , row =  42 , 43 , col =  1 , 1
time slice:  26130 , checkData =  1 , row =  43 , 44 , col =  1 , 1
time slice:  26221 , checkData =  1 , row =  44 , 45 , col =  1 , 1
time slice:  26312 , checkData =  1 , row =  45 , 46 , col =  1 , 1
time slice:  26403 , checkData =  1 , row =  46 , 47 , col =  1 , 1
time slice:  26494 , checkData =  1 , row =  47 , 48 , col =  1 , 1
time slice:  26585 , checkData =  1 , row =  48 , 49 , col =  1 , 1
time slice:  26676 , checkData =  1 , row =  49 , 50 , col =  1 , 1
time slice:  26767 , checkData =  1 , row =  50 , 51 , col =  1 , 1
time slice:  26858 , checkData =  1 , row =  51 , 52 , col =  1 , 1
time slice:  26949 , checkData =  1 , row =  52 , 53 , col =  1 , 1
time slice:  27040 , checkData =  1 , row =  53 , 54 , col =  1 , 1
time slice:  27131 , checkData =  1 , row =  54 , 55 , col =  1 , 1
time slice:  27222 , checkData =  1 , row =  55 , 56 , col =  1 , 1
time slice:  27313 , checkData =  1 , row =  56 , 57 , col =  1 , 1
time slice:  27404 , checkData =  1 , row =  57 , 58 , col =  1 , 1
time slice:  27495 , checkData =  1 , row =  58 , 59 , col =  1 , 1
time slice:  27586 , checkData =  1 , row =  59 , 60 , col =  1 , 1
time slice:  27677 , checkData =  1 , row =  60 , 61 , col =  1 , 1
time slice:  27768 , checkData =  1 , row =  61 , 62 , col =  1 , 1
time slice:  27859 , checkData =  1 , row =  62 , 63 , col =  1 , 1
time slice:  27950 , checkData =  1 , row =  63 , 64 , col =  1 , 1
time slice:  28041 , checkData =  1 , row =  64 , 65 , col =  1 , 1
time slice:  28132 , checkData =  1 , row =  65 , 66 , col =  1 , 1
time slice:  28223 , checkData =  1 , row =  66 , 67 , col =  1 , 1
time slice:  28314 , checkData =  1 , row =  67 , 68 , col =  1 , 1
time slice:  28405 , checkData =  1 , row =  68 , 69 , col =  1 , 1
time slice:  28496 , checkData =  1 , row =  69 , 70 , col =  1 , 1
time slice:  28587 , checkData =  1 , row =  70 , 71 , col =  1 , 1
time slice:  28678 , checkData =  1 , row =  71 , 72 , col =  1 , 1
time slice:  28769 , checkData =  1 , row =  72 , 73 , col =  1 , 1
time slice:  28860 , checkData =  1 , row =  73 , 74 , col =  1 , 1
time slice:  28951 , checkData =  1 , row =  74 , 75 , col =  1 , 1
time slice:  29042 , checkData =  1 , row =  75 , 76 , col =  1 , 1
time slice:  29133 , checkData =  1 , row =  76 , 77 , col =  1 , 1
time slice:  29224 , checkData =  1 , row =  77 , 78 , col =  1 , 1
time slice:  29315 , checkData =  1 , row =  78 , 79 , col =  1 , 1
time slice:  29406 , checkData =  1 , row =  79 , 80 , col =  1 , 1
time slice:  29497 , checkData =  1 , row =  80 , 81 , col =  1 , 1
time slice:  29588 , checkData =  1 , row =  81 , 82 , col =  1 , 1
time slice:  29679 , checkData =  1 , row =  82 , 83 , col =  1 , 1
time slice:  29770 , checkData =  1 , row =  83 , 84 , col =  1 , 1
time slice:  29861 , checkData =  1 , row =  84 , 85 , col =  1 , 1
time slice:  29952 , checkData =  1 , row =  85 , 86 , col =  1 , 1
time slice:  30043 , checkData =  1 , row =  86 , 87 , col =  1 , 1
time slice:  30134 , checkData =  1 , row =  87 , 88 , col =  1 , 1
time slice:  30225 , checkData =  1 , row =  88 , 89 , col =  1 , 1
time slice:  30316 , checkData =  1 , row =  89 , 90 , col =  1 , 1
time slice:  30407 , checkData =  1 , row =  90 , 91 , col =  1 , 1
time slice:  30498 , checkData =  1 , row =  91 , 92 , col =  1 , 1
time slice:  30589 , checkData =  1 , row =  92 , 93 , col =  1 , 1
time slice:  30680 , checkData =  1 , row =  93 , 94 , col =  1 , 1
time slice:  30771 , checkData =  1 , row =  94 , 95 , col =  1 , 1
time slice:  30862 , checkData =  1 , row =  95 , 96 , col =  1 , 1
time slice:  30953 , checkData =  1 , row =  96 , 97 , col =  1 , 1
time slice:  31044 , checkData =  1 , row =  97 , 98 , col =  1 , 1
time slice:  31135 , checkData =  1 , row =  98 , 99 , col =  1 , 1
time slice:  31226 , checkData =  1 , row =  99 , 100 , col =  1 , 1
time slice:  31317 , checkData =  1 , row =  100 , 101 , col =  1 , 1
time slice:  31408 , checkData =  1 , row =  101 , 102 , col =  1 , 1
time slice:  31499 , checkData =  1 , row =  102 , 103 , col =  1 , 1
time slice:  31590 , checkData =  1 , row =  103 , 104 , col =  1 , 1
time slice:  31681 , checkData =  1 , row =  104 , 105 , col =  1 , 1
time slice:  31772 , checkData =  1 , row =  105 , 106 , col =  1 , 1
time slice:  31863 , checkData =  1 , row =  106 , 107 , col =  1 , 1
time slice:  31954 , checkData =  1 , row =  107 , 108 , col =  1 , 1
time slice:  32045 , checkData =  1 , row =  108 , 109 , col =  1 , 1
time slice:  32136 , checkData =  1 , row =  109 , 110 , col =  1 , 1
time slice:  32227 , checkData =  1 , row =  110 , 111 , col =  1 , 1
time slice:  32318 , checkData =  1 , row =  111 , 112 , col =  1 , 1
time slice:  32409 , checkData =  1 , row =  112 , 113 , col =  1 , 1
time slice:  32500 , checkData =  1 , row =  113 , 114 , col =  1 , 1
time slice:  32591 , checkData =  1 , row =  114 , 115 , col =  1 , 1
time slice:  32682 , checkData =  1 , row =  115 , 116 , col =  1 , 1
REAL test results: match efficiency =  2 / 5  =  40.0 %
[VipramCom: runTest] On memory block  13
total time slices =  1008
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  1508
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  1008
list2 lenghth =  1536
newlist1 lenghth =  1008
newlist2 lenghth =  1536
time slice:  5 , checkData =  1 , row =  116 , 117 , col =  1 , 1
time slice:  96 , checkData =  1 , row =  117 , 118 , col =  1 , 1
time slice:  187 , checkData =  1 , row =  118 , 119 , col =  1 , 1
time slice:  278 , checkData =  1 , row =  119 , 120 , col =  1 , 1
time slice:  369 , checkData =  1 , row =  120 , 121 , col =  1 , 1
time slice:  460 , checkData =  1 , row =  121 , 122 , col =  1 , 1
time slice:  551 , checkData =  1 , row =  122 , 123 , col =  1 , 1
time slice:  642 , checkData =  1 , row =  123 , 124 , col =  1 , 1
time slice:  733 , checkData =  1 , row =  124 , 125 , col =  1 , 1
time slice:  824 , checkData =  1 , row =  125 , 126 , col =  1 , 1
time slice:  915 , checkData =  1 , row =  126 , 127 , col =  1 , 1
time slice:  1006 , checkData =  1 , row =  127 , 22 , col =  1 , 0
REAL test results: match efficiency =  2 / 5  =  40.0 %
len(vc1._i_dvdd) =  14
len(vc1._i_vdd) =  14
len(vc1._i_vdd) =  14
06:46:50

06:46:51
[?1034h---> performance testing REAL match efficiency at frequency =  83  and voltages(vprech, vdd, vdd):  30 30 30
data match: 32767 ,data miss: 0 , Multiplier =  9  freq:  83
RUNNING LOAD MODE!!
RUN LOAD+CHECK MODE!!
done
------------------------
-----> written to output/tmp1_i.txt
[ 0.0% done[ 1.0% done[ 2.0% done[ 3.0% done[ 4.0% done[ 5.0% done[= 6.0% done[= 7.0% done[= 8.0% done[= 9.0% done[= 10.0% done[== 11.0% done[== 12.0% done[== 13.0% done[== 14.0% done[== 15.0% done[=== 16.0% done[=== 17.0% done[=== 18.0% done[=== 19.0% done[=== 20.0% done[==== 21.0% done[==== 22.0% done[==== 23.0% done[==== 24.0% done[==== 25.0% done[===== 26.0% done[===== 27.0% done[===== 28.0% done[===== 29.0% done[===== 30.0% done[====== 31.0% done[====== 32.0% done[====== 33.0% done[====== 34.0% done[====== 35.0% done[======= 36.0% done[======= 37.0% done[======= 38.0% done[======= 39.0% done[======= 40.0% done[======== 41.0% done[======== 42.0% done[======== 43.0% done[======== 44.0% done[======== 45.0% done[========= 46.0% done[========= 47.0% done[========= 48.0% done[========= 49.0% done[========= 50.0% done[========== 51.0% done[========== 52.0% done[========== 53.0% done[========== 54.0% done[========== 55.0% done[=========== 56.0% done[=========== 57.0% done[=========== 58.0% done[=========== 59.0% done[=========== 60.0% done[============ 61.0% done[============ 62.0% done[============ 63.0% done[============ 64.0% done[============ 65.0% done[============= 66.0% done[============= 67.0% done[============= 68.0% done[============= 69.0% done[============= 70.0% done[============== 71.0% done[============== 72.0% done[============== 73.0% done[============== 74.0% done[============== 75.0% done[=============== 76.0% done[=============== 77.0% done[=============== 78.0% done[=============== 79.0% done[=============== 80.0% done[================ 81.0% done[================ 82.0% done[================ 83.0% done[================ 84.0% done[================ 85.0% done[================= 86.0% done[================= 87.0% done[================= 88.0% done[================= 89.0% done[================= 90.0% done[================== 91.0% done[================== 92.0% done[================== 93.0% done[================== 94.0% done[================== 95.0% done[=================== 96.0% done[=================== 97.0% done[=================== 98.0% done[=================== 99.0% done[=================== 100.0% done
 ------------------------
[0;36m22-12-15 06:50:42.050007 [0x2f7c400] INFO - XML file[0m
[0;36m22-12-15 06:50:42.051486 [0x2f7c400] INFO - ConnectionManager created node tree: 
+ Node "", Address 0x00000000, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
  + Node "VipMEM", Address 0x00100000, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Status", SINGLE register, Address 0x00100000, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Go", SINGLE register, Address 0x00100001, Mask 0xFFFFFFFF, Permissions -w, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "FWver", SINGLE register, Address 0x00100002, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Ident", SINGLE register, Address 0x00100003, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "TestReg", SINGLE register, Address 0x00100004, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "DVDD", SINGLE register, Address 0x00100100, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_DVDD", SINGLE register, Address 0x00100101, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_DVDD", SINGLE register, Address 0x00100102, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "VDD", SINGLE register, Address 0x00100103, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VDD", SINGLE register, Address 0x00100104, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_VDD", SINGLE register, Address 0x00100105, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "VPRECH", SINGLE register, Address 0x00100106, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VPRECH", SINGLE register, Address 0x00100107, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "I_VPRECH", SINGLE register, Address 0x00100108, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Temperature", SINGLE register, Address 0x00100109, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "V_VCC3V3", SINGLE register, Address 0x0010010A, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "LTC2991", SINGLE register, Address 0x0010010B, Mask 0xFFFFFFFF, Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKFBOUT_1", SINGLE register, Address 0x00100214, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKFBOUT_2", SINGLE register, Address 0x00100215, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT0_1", SINGLE register, Address 0x00100208, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT0_2", SINGLE register, Address 0x00100209, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT1_1", SINGLE register, Address 0x0010020A, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT1_2", SINGLE register, Address 0x0010020B, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT2_1", SINGLE register, Address 0x0010020C, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT2_2", SINGLE register, Address 0x0010020D, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT3_1", SINGLE register, Address 0x0010020E, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKOUT3_2", SINGLE register, Address 0x0010020F, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CLKPOWER", SINGLE register, Address 0x00100228, Mask 0xFFFFFFFF, Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A0", INCREMENTAL block, Size 1024, Addresses [0x00101000-001013FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A1", INCREMENTAL block, Size 1024, Addresses [0x00102000-001023FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A2", INCREMENTAL block, Size 1024, Addresses [0x00103000-001033FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A3", INCREMENTAL block, Size 1024, Addresses [0x00104000-001043FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A4", INCREMENTAL block, Size 1024, Addresses [0x00105000-001053FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A5", INCREMENTAL block, Size 1024, Addresses [0x00106000-001063FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A6", INCREMENTAL block, Size 1024, Addresses [0x00107000-001073FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A7", INCREMENTAL block, Size 1024, Addresses [0x00108000-001083FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A8", INCREMENTAL block, Size 1024, Addresses [0x00109000-001093FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A9", INCREMENTAL block, Size 1024, Addresses [0x0010A000-0010A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A10", INCREMENTAL block, Size 1024, Addresses [0x0010B000-0010B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A11", INCREMENTAL block, Size 1024, Addresses [0x0010C000-0010C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A12", INCREMENTAL block, Size 1024, Addresses [0x0010D000-0010D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A13", INCREMENTAL block, Size 1024, Addresses [0x0010E000-0010E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A14", INCREMENTAL block, Size 1024, Addresses [0x0010F000-0010F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "A15", INCREMENTAL block, Size 1024, Addresses [0x00110000-001103FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B0", INCREMENTAL block, Size 1024, Addresses [0x00111000-001113FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B1", INCREMENTAL block, Size 1024, Addresses [0x00112000-001123FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B2", INCREMENTAL block, Size 1024, Addresses [0x00113000-001133FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B3", INCREMENTAL block, Size 1024, Addresses [0x00114000-001143FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B4", INCREMENTAL block, Size 1024, Addresses [0x00115000-001153FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B5", INCREMENTAL block, Size 1024, Addresses [0x00116000-001163FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B6", INCREMENTAL block, Size 1024, Addresses [0x00117000-001173FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B7", INCREMENTAL block, Size 1024, Addresses [0x00118000-001183FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B8", INCREMENTAL block, Size 1024, Addresses [0x00119000-001193FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B9", INCREMENTAL block, Size 1024, Addresses [0x0011A000-0011A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B10", INCREMENTAL block, Size 1024, Addresses [0x0011B000-0011B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B11", INCREMENTAL block, Size 1024, Addresses [0x0011C000-0011C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B12", INCREMENTAL block, Size 1024, Addresses [0x0011D000-0011D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B13", INCREMENTAL block, Size 1024, Addresses [0x0011E000-0011E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B14", INCREMENTAL block, Size 1024, Addresses [0x0011F000-0011F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "B15", INCREMENTAL block, Size 1024, Addresses [0x00120000-001203FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C0", INCREMENTAL block, Size 1024, Addresses [0x00121000-001213FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C1", INCREMENTAL block, Size 1024, Addresses [0x00122000-001223FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C2", INCREMENTAL block, Size 1024, Addresses [0x00123000-001233FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C3", INCREMENTAL block, Size 1024, Addresses [0x00124000-001243FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C4", INCREMENTAL block, Size 1024, Addresses [0x00125000-001253FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C5", INCREMENTAL block, Size 1024, Addresses [0x00126000-001263FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C6", INCREMENTAL block, Size 1024, Addresses [0x00127000-001273FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C7", INCREMENTAL block, Size 1024, Addresses [0x00128000-001283FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C8", INCREMENTAL block, Size 1024, Addresses [0x00129000-001293FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C9", INCREMENTAL block, Size 1024, Addresses [0x0012A000-0012A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C10", INCREMENTAL block, Size 1024, Addresses [0x0012B000-0012B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C11", INCREMENTAL block, Size 1024, Addresses [0x0012C000-0012C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C12", INCREMENTAL block, Size 1024, Addresses [0x0012D000-0012D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C13", INCREMENTAL block, Size 1024, Addresses [0x0012E000-0012E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C14", INCREMENTAL block, Size 1024, Addresses [0x0012F000-0012F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "C15", INCREMENTAL block, Size 1024, Addresses [0x00130000-001303FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D0", INCREMENTAL block, Size 1024, Addresses [0x00131000-001313FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D1", INCREMENTAL block, Size 1024, Addresses [0x00132000-001323FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D2", INCREMENTAL block, Size 1024, Addresses [0x00133000-001333FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D3", INCREMENTAL block, Size 1024, Addresses [0x00134000-001343FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D4", INCREMENTAL block, Size 1024, Addresses [0x00135000-001353FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D5", INCREMENTAL block, Size 1024, Addresses [0x00136000-001363FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D6", INCREMENTAL block, Size 1024, Addresses [0x00137000-001373FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D7", INCREMENTAL block, Size 1024, Addresses [0x00138000-001383FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D8", INCREMENTAL block, Size 1024, Addresses [0x00139000-001393FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D9", INCREMENTAL block, Size 1024, Addresses [0x0013A000-0013A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D10", INCREMENTAL block, Size 1024, Addresses [0x0013B000-0013B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D11", INCREMENTAL block, Size 1024, Addresses [0x0013C000-0013C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D12", INCREMENTAL block, Size 1024, Addresses [0x0013D000-0013D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D13", INCREMENTAL block, Size 1024, Addresses [0x0013E000-0013E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D14", INCREMENTAL block, Size 1024, Addresses [0x0013F000-0013F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "D15", INCREMENTAL block, Size 1024, Addresses [0x00140000-001403FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA0", INCREMENTAL block, Size 1024, Addresses [0x00141000-001413FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA1", INCREMENTAL block, Size 1024, Addresses [0x00142000-001423FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA2", INCREMENTAL block, Size 1024, Addresses [0x00143000-001433FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA3", INCREMENTAL block, Size 1024, Addresses [0x00144000-001443FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA4", INCREMENTAL block, Size 1024, Addresses [0x00145000-001453FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA5", INCREMENTAL block, Size 1024, Addresses [0x00146000-001463FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RA6", INCREMENTAL block, Size 1024, Addresses [0x00147000-001473FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA0", INCREMENTAL block, Size 1024, Addresses [0x00148000-001483FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA1", INCREMENTAL block, Size 1024, Addresses [0x00149000-001493FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA2", INCREMENTAL block, Size 1024, Addresses [0x0014A000-0014A3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA3", INCREMENTAL block, Size 1024, Addresses [0x0014B000-0014B3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "CA4", INCREMENTAL block, Size 1024, Addresses [0x0014C000-0014C3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss0", INCREMENTAL block, Size 1024, Addresses [0x0014D000-0014D3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss1", INCREMENTAL block, Size 1024, Addresses [0x0014E000-0014E3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Miss2", INCREMENTAL block, Size 1024, Addresses [0x0014F000-0014F3FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "ReqL0", INCREMENTAL block, Size 1024, Addresses [0x00153000-001533FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Latch", INCREMENTAL block, Size 1024, Addresses [0x00150000-001503FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "EvRearm", INCREMENTAL block, Size 1024, Addresses [0x00151000-001513FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "RunMode", INCREMENTAL block, Size 1024, Addresses [0x00152000-001523FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Primary", INCREMENTAL block, Size 1024, Addresses [0x00154000-001543FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out0", INCREMENTAL block, Size 1024, Addresses [0x00180000-001803FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out1", INCREMENTAL block, Size 1024, Addresses [0x00181000-001813FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out2", INCREMENTAL block, Size 1024, Addresses [0x00182000-001823FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out3", INCREMENTAL block, Size 1024, Addresses [0x00183000-001833FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out4", INCREMENTAL block, Size 1024, Addresses [0x00184000-001843FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out5", INCREMENTAL block, Size 1024, Addresses [0x00185000-001853FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out6", INCREMENTAL block, Size 1024, Addresses [0x00186000-001863FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out7", INCREMENTAL block, Size 1024, Addresses [0x00187000-001873FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out8", INCREMENTAL block, Size 1024, Addresses [0x00188000-001883FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out9", INCREMENTAL block, Size 1024, Addresses [0x00189000-001893FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out10", INCREMENTAL block, Size 1024, Addresses [0x0018A000-0018A3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out11", INCREMENTAL block, Size 1024, Addresses [0x0018B000-0018B3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out12", INCREMENTAL block, Size 1024, Addresses [0x0018C000-0018C3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out13", INCREMENTAL block, Size 1024, Addresses [0x0018D000-0018D3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out14", INCREMENTAL block, Size 1024, Addresses [0x0018E000-0018E3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out15", INCREMENTAL block, Size 1024, Addresses [0x0018F000-0018F3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out16", INCREMENTAL block, Size 1024, Addresses [0x00190000-001903FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out17", INCREMENTAL block, Size 1024, Addresses [0x00191000-001913FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out18", INCREMENTAL block, Size 1024, Addresses [0x00192000-001923FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out19", INCREMENTAL block, Size 1024, Addresses [0x00193000-001933FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out20", INCREMENTAL block, Size 1024, Addresses [0x00194000-001943FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out21", INCREMENTAL block, Size 1024, Addresses [0x00195000-001953FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out22", INCREMENTAL block, Size 1024, Addresses [0x00196000-001963FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out23", INCREMENTAL block, Size 1024, Addresses [0x00197000-001973FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out24", INCREMENTAL block, Size 1024, Addresses [0x00198000-001983FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out25", INCREMENTAL block, Size 1024, Addresses [0x00199000-001993FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out26", INCREMENTAL block, Size 1024, Addresses [0x0019A000-0019A3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out27", INCREMENTAL block, Size 1024, Addresses [0x0019B000-0019B3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out28", INCREMENTAL block, Size 1024, Addresses [0x0019C000-0019C3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out29", INCREMENTAL block, Size 1024, Addresses [0x0019D000-0019D3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out30", INCREMENTAL block, Size 1024, Addresses [0x0019E000-0019E3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
    + Node "Out31", INCREMENTAL block, Size 1024, Addresses [0x0019F000-0019F3FF], Permissions r-, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"
  + Node "ram", INCREMENTAL block, Size 256, Addresses [0x00001000-000010FF], Permissions rw, Module "/home/sidjoshi/test_sid_2015/VipramMezzFirmware/TestingPackage2015/./data/vipram_address.xml"[0m
[0;36m22-12-15 06:50:42.00CA3E [0x2f7c400] INFO - URI "ipbusudp-2.0://192.168.0.131:50001" parsed as:
 > protocol : ipbusudp-2.0
 > hostname : 192.168.0.131
 > port : 50001
 > path : 
 > extension : 
 > arguments :
[0m
Firmware identity =  0xdeadbeef , firmware version =  1 , Vpre bit =  30 , Vpre measured =  4426
Vdd bit =  30 , Vdd measured =  4415 Dvdd bit =  30 , Dvdd measured =  4419
registers size =  117
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock0 00000000000000000001000110000110  gets replaced by  00000000000000000001000110000110
Clock: clock0 00000000000000000000000000000000  gets replaced by  00000000000000000000000000000000
Writing to clock0
After transaction: clock0
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000000
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock1 00000000000000000001000110000110  gets replaced by  00000000000000000001000110000110
Clock: clock1 00000000000000000000000000000000  gets replaced by  00000000000000000000000000000000
Writing to clock1
After transaction: clock1
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000000
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
6   6   0
clockStatus =  10000000000000000000000000000000
CLKPOWER = 00000000000000001111111111111111
Clock: clock2 00000000000000000001000110000110  gets replaced by  00000000000000000001000110000110
Clock: clock2 00000000000000000000000000000001  gets replaced by  00000000000000000000000000000001
Writing to clock2
After transaction: clock2
Reg1: 00000000000000000001000110000110
Reg2: 00000000000000000000000000000001
clockStatus =  00000000000000000000000000000001
clockStatus after clock change=  10000000000000000000000000000000
list1 lenghth =  426992  and bits length =  426992
memoryBlocksNeeded =  14
[VipramCom: runTest] On memory block  0
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  1
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  2
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  3
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  4
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  5
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  6
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  7
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  8
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  9
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  10
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  0
newlist2 lenghth =  0
[VipramCom: runTest] On memory block  11
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  24575
newlist2 lenghth =  24576
time slice:  112 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  203 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  294 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  385 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  476 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  567 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  658 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  749 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  840 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  931 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  1022 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  1113 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  1204 , checkData =  1 , row =  12 , 12 , col =  1 , 1
time slice:  1295 , checkData =  1 , row =  13 , 13 , col =  1 , 1
time slice:  1386 , checkData =  1 , row =  14 , 14 , col =  1 , 1
time slice:  1477 , checkData =  1 , row =  15 , 15 , col =  1 , 1
time slice:  1568 , checkData =  1 , row =  16 , 16 , col =  1 , 1
time slice:  1659 , checkData =  1 , row =  17 , 17 , col =  1 , 1
time slice:  1750 , checkData =  1 , row =  18 , 18 , col =  1 , 1
time slice:  1841 , checkData =  1 , row =  19 , 19 , col =  1 , 1
time slice:  1932 , checkData =  1 , row =  20 , 20 , col =  1 , 1
time slice:  2023 , checkData =  1 , row =  21 , 21 , col =  1 , 1
time slice:  2114 , checkData =  1 , row =  22 , 22 , col =  1 , 1
time slice:  2205 , checkData =  1 , row =  23 , 23 , col =  1 , 1
time slice:  2296 , checkData =  1 , row =  24 , 24 , col =  1 , 1
time slice:  2387 , checkData =  1 , row =  25 , 25 , col =  1 , 1
time slice:  2478 , checkData =  1 , row =  26 , 26 , col =  1 , 1
time slice:  2569 , checkData =  1 , row =  27 , 27 , col =  1 , 1
time slice:  2660 , checkData =  1 , row =  28 , 28 , col =  1 , 1
time slice:  2751 , checkData =  1 , row =  29 , 29 , col =  1 , 1
time slice:  2842 , checkData =  1 , row =  30 , 30 , col =  1 , 1
time slice:  2933 , checkData =  1 , row =  31 , 31 , col =  1 , 1
time slice:  3024 , checkData =  1 , row =  32 , 32 , col =  1 , 1
time slice:  3115 , checkData =  1 , row =  33 , 33 , col =  1 , 1
time slice:  3206 , checkData =  1 , row =  34 , 34 , col =  1 , 1
time slice:  3297 , checkData =  1 , row =  35 , 35 , col =  1 , 1
time slice:  3388 , checkData =  1 , row =  36 , 36 , col =  1 , 1
time slice:  3479 , checkData =  1 , row =  37 , 37 , col =  1 , 1
time slice:  3570 , checkData =  1 , row =  38 , 38 , col =  1 , 1
time slice:  3661 , checkData =  1 , row =  39 , 39 , col =  1 , 1
time slice:  3752 , checkData =  1 , row =  40 , 40 , col =  1 , 1
time slice:  3843 , checkData =  1 , row =  41 , 41 , col =  1 , 1
time slice:  3934 , checkData =  1 , row =  42 , 42 , col =  1 , 1
time slice:  4025 , checkData =  1 , row =  43 , 43 , col =  1 , 1
time slice:  4116 , checkData =  1 , row =  44 , 44 , col =  1 , 1
time slice:  4207 , checkData =  1 , row =  45 , 45 , col =  1 , 1
time slice:  4298 , checkData =  1 , row =  46 , 46 , col =  1 , 1
time slice:  4389 , checkData =  1 , row =  47 , 47 , col =  1 , 1
time slice:  4480 , checkData =  1 , row =  48 , 48 , col =  1 , 1
time slice:  4571 , checkData =  1 , row =  49 , 49 , col =  1 , 1
time slice:  4662 , checkData =  1 , row =  50 , 50 , col =  1 , 1
time slice:  4753 , checkData =  1 , row =  51 , 51 , col =  1 , 1
time slice:  4844 , checkData =  1 , row =  52 , 52 , col =  1 , 1
time slice:  4935 , checkData =  1 , row =  53 , 53 , col =  1 , 1
time slice:  5026 , checkData =  1 , row =  54 , 54 , col =  1 , 1
time slice:  5117 , checkData =  1 , row =  55 , 55 , col =  1 , 1
time slice:  5208 , checkData =  1 , row =  56 , 56 , col =  1 , 1
time slice:  5299 , checkData =  1 , row =  57 , 57 , col =  1 , 1
time slice:  5390 , checkData =  1 , row =  58 , 58 , col =  1 , 1
time slice:  5481 , checkData =  1 , row =  59 , 59 , col =  1 , 1
time slice:  5572 , checkData =  1 , row =  60 , 60 , col =  1 , 1
time slice:  5663 , checkData =  1 , row =  61 , 61 , col =  1 , 1
time slice:  5754 , checkData =  1 , row =  62 , 62 , col =  1 , 1
time slice:  5845 , checkData =  1 , row =  63 , 63 , col =  1 , 1
time slice:  5936 , checkData =  1 , row =  64 , 64 , col =  1 , 1
time slice:  6027 , checkData =  1 , row =  65 , 65 , col =  1 , 1
time slice:  6118 , checkData =  1 , row =  66 , 66 , col =  1 , 1
time slice:  6209 , checkData =  1 , row =  67 , 67 , col =  1 , 1
time slice:  6300 , checkData =  1 , row =  68 , 68 , col =  1 , 1
time slice:  6391 , checkData =  1 , row =  69 , 69 , col =  1 , 1
time slice:  6482 , checkData =  1 , row =  70 , 70 , col =  1 , 1
time slice:  6573 , checkData =  1 , row =  71 , 71 , col =  1 , 1
time slice:  6664 , checkData =  1 , row =  72 , 72 , col =  1 , 1
time slice:  6755 , checkData =  1 , row =  73 , 73 , col =  1 , 1
time slice:  6846 , checkData =  1 , row =  74 , 74 , col =  1 , 1
time slice:  6937 , checkData =  1 , row =  75 , 75 , col =  1 , 1
time slice:  7028 , checkData =  1 , row =  76 , 76 , col =  1 , 1
time slice:  7119 , checkData =  1 , row =  77 , 77 , col =  1 , 1
time slice:  7210 , checkData =  1 , row =  78 , 78 , col =  1 , 1
time slice:  7301 , checkData =  1 , row =  79 , 79 , col =  1 , 1
time slice:  7392 , checkData =  1 , row =  80 , 80 , col =  1 , 1
time slice:  7483 , checkData =  1 , row =  81 , 81 , col =  1 , 1
time slice:  7574 , checkData =  1 , row =  82 , 82 , col =  1 , 1
time slice:  7665 , checkData =  1 , row =  83 , 83 , col =  1 , 1
time slice:  7756 , checkData =  1 , row =  84 , 84 , col =  1 , 1
time slice:  7847 , checkData =  1 , row =  85 , 85 , col =  1 , 1
time slice:  7938 , checkData =  1 , row =  86 , 86 , col =  1 , 1
time slice:  8029 , checkData =  1 , row =  87 , 87 , col =  1 , 1
time slice:  8120 , checkData =  1 , row =  88 , 88 , col =  1 , 1
time slice:  8211 , checkData =  1 , row =  89 , 89 , col =  1 , 1
time slice:  8302 , checkData =  1 , row =  90 , 90 , col =  1 , 1
time slice:  8393 , checkData =  1 , row =  91 , 91 , col =  1 , 1
time slice:  8484 , checkData =  1 , row =  92 , 92 , col =  1 , 1
time slice:  8575 , checkData =  1 , row =  93 , 93 , col =  1 , 1
time slice:  8666 , checkData =  1 , row =  94 , 94 , col =  1 , 1
time slice:  8757 , checkData =  1 , row =  95 , 95 , col =  1 , 1
time slice:  8848 , checkData =  1 , row =  96 , 96 , col =  1 , 1
time slice:  8939 , checkData =  1 , row =  97 , 97 , col =  1 , 1
time slice:  9030 , checkData =  1 , row =  98 , 98 , col =  1 , 1
time slice:  9121 , checkData =  1 , row =  99 , 99 , col =  1 , 1
time slice:  9212 , checkData =  1 , row =  100 , 100 , col =  1 , 1
time slice:  9303 , checkData =  1 , row =  101 , 101 , col =  1 , 1
time slice:  9394 , checkData =  1 , row =  102 , 102 , col =  1 , 1
time slice:  9485 , checkData =  1 , row =  103 , 103 , col =  1 , 1
time slice:  9576 , checkData =  1 , row =  104 , 104 , col =  1 , 1
time slice:  9667 , checkData =  1 , row =  105 , 105 , col =  1 , 1
time slice:  9758 , checkData =  1 , row =  106 , 106 , col =  1 , 1
time slice:  9849 , checkData =  1 , row =  107 , 107 , col =  1 , 1
time slice:  9940 , checkData =  1 , row =  108 , 108 , col =  1 , 1
time slice:  10031 , checkData =  1 , row =  109 , 109 , col =  1 , 1
time slice:  10122 , checkData =  1 , row =  110 , 110 , col =  1 , 1
time slice:  10213 , checkData =  1 , row =  111 , 111 , col =  1 , 1
time slice:  10304 , checkData =  1 , row =  112 , 112 , col =  1 , 1
time slice:  10395 , checkData =  1 , row =  113 , 113 , col =  1 , 1
time slice:  10486 , checkData =  1 , row =  114 , 114 , col =  1 , 1
time slice:  10577 , checkData =  1 , row =  115 , 115 , col =  1 , 1
time slice:  10668 , checkData =  1 , row =  116 , 116 , col =  1 , 1
time slice:  10759 , checkData =  1 , row =  117 , 117 , col =  1 , 1
time slice:  10850 , checkData =  1 , row =  118 , 118 , col =  1 , 1
time slice:  10941 , checkData =  1 , row =  119 , 119 , col =  1 , 1
time slice:  11032 , checkData =  1 , row =  120 , 120 , col =  1 , 1
time slice:  11123 , checkData =  1 , row =  121 , 121 , col =  1 , 1
time slice:  11214 , checkData =  1 , row =  122 , 122 , col =  1 , 1
time slice:  11305 , checkData =  1 , row =  123 , 123 , col =  1 , 1
time slice:  11396 , checkData =  1 , row =  124 , 124 , col =  1 , 1
time slice:  11487 , checkData =  1 , row =  125 , 125 , col =  1 , 1
time slice:  11578 , checkData =  1 , row =  126 , 126 , col =  1 , 1
time slice:  11669 , checkData =  1 , row =  127 , 127 , col =  1 , 1
time slice:  11782 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  11873 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  11964 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  12055 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  12146 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  12237 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  12328 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  12419 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  12510 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  12601 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  12692 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  12783 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  12874 , checkData =  1 , row =  12 , 12 , col =  1 , 1
time slice:  12965 , checkData =  1 , row =  13 , 13 , col =  1 , 1
time slice:  13056 , checkData =  1 , row =  14 , 14 , col =  1 , 1
time slice:  13147 , checkData =  1 , row =  15 , 15 , col =  1 , 1
time slice:  13238 , checkData =  1 , row =  16 , 16 , col =  1 , 1
time slice:  13329 , checkData =  1 , row =  17 , 17 , col =  1 , 1
time slice:  13420 , checkData =  1 , row =  18 , 18 , col =  1 , 1
time slice:  13511 , checkData =  1 , row =  19 , 19 , col =  1 , 1
time slice:  13602 , checkData =  1 , row =  20 , 20 , col =  1 , 1
time slice:  13693 , checkData =  1 , row =  21 , 21 , col =  1 , 1
time slice:  13784 , checkData =  1 , row =  22 , 22 , col =  1 , 1
time slice:  13875 , checkData =  1 , row =  23 , 23 , col =  1 , 1
time slice:  13966 , checkData =  1 , row =  24 , 24 , col =  1 , 1
time slice:  14057 , checkData =  1 , row =  25 , 25 , col =  1 , 1
time slice:  14148 , checkData =  1 , row =  26 , 26 , col =  1 , 1
time slice:  14239 , checkData =  1 , row =  27 , 27 , col =  1 , 1
time slice:  14330 , checkData =  1 , row =  28 , 28 , col =  1 , 1
time slice:  14421 , checkData =  1 , row =  29 , 29 , col =  1 , 1
time slice:  14512 , checkData =  1 , row =  30 , 30 , col =  1 , 1
time slice:  14603 , checkData =  1 , row =  31 , 31 , col =  1 , 1
time slice:  14694 , checkData =  1 , row =  32 , 32 , col =  1 , 1
time slice:  14785 , checkData =  1 , row =  33 , 33 , col =  1 , 1
time slice:  14876 , checkData =  1 , row =  34 , 34 , col =  1 , 1
time slice:  14967 , checkData =  1 , row =  35 , 35 , col =  1 , 1
time slice:  15058 , checkData =  1 , row =  36 , 36 , col =  1 , 1
time slice:  15149 , checkData =  1 , row =  37 , 37 , col =  1 , 1
time slice:  15240 , checkData =  1 , row =  38 , 38 , col =  1 , 1
time slice:  15331 , checkData =  1 , row =  39 , 39 , col =  1 , 1
time slice:  15422 , checkData =  1 , row =  40 , 40 , col =  1 , 1
time slice:  15513 , checkData =  1 , row =  41 , 41 , col =  1 , 1
time slice:  15604 , checkData =  1 , row =  42 , 42 , col =  1 , 1
time slice:  15695 , checkData =  1 , row =  43 , 43 , col =  1 , 1
time slice:  15786 , checkData =  1 , row =  44 , 44 , col =  1 , 1
time slice:  15877 , checkData =  1 , row =  45 , 45 , col =  1 , 1
time slice:  15968 , checkData =  1 , row =  46 , 46 , col =  1 , 1
time slice:  16059 , checkData =  1 , row =  47 , 47 , col =  1 , 1
time slice:  16150 , checkData =  1 , row =  48 , 48 , col =  1 , 1
time slice:  16241 , checkData =  1 , row =  49 , 49 , col =  1 , 1
time slice:  16332 , checkData =  1 , row =  50 , 50 , col =  1 , 1
time slice:  16423 , checkData =  1 , row =  51 , 51 , col =  1 , 1
time slice:  16514 , checkData =  1 , row =  52 , 52 , col =  1 , 1
time slice:  16605 , checkData =  1 , row =  53 , 53 , col =  1 , 1
time slice:  16696 , checkData =  1 , row =  54 , 54 , col =  1 , 1
time slice:  16787 , checkData =  1 , row =  55 , 55 , col =  1 , 1
time slice:  16878 , checkData =  1 , row =  56 , 56 , col =  1 , 1
time slice:  16969 , checkData =  1 , row =  57 , 57 , col =  1 , 1
time slice:  17060 , checkData =  1 , row =  58 , 58 , col =  1 , 1
time slice:  17151 , checkData =  1 , row =  59 , 59 , col =  1 , 1
time slice:  17242 , checkData =  1 , row =  60 , 60 , col =  1 , 1
time slice:  17333 , checkData =  1 , row =  61 , 61 , col =  1 , 1
time slice:  17424 , checkData =  1 , row =  62 , 62 , col =  1 , 1
time slice:  17515 , checkData =  1 , row =  63 , 63 , col =  1 , 1
time slice:  17606 , checkData =  1 , row =  64 , 64 , col =  1 , 1
time slice:  17697 , checkData =  1 , row =  65 , 65 , col =  1 , 1
time slice:  17788 , checkData =  1 , row =  66 , 66 , col =  1 , 1
time slice:  17879 , checkData =  1 , row =  67 , 67 , col =  1 , 1
time slice:  17970 , checkData =  1 , row =  68 , 68 , col =  1 , 1
time slice:  18061 , checkData =  1 , row =  69 , 69 , col =  1 , 1
time slice:  18152 , checkData =  1 , row =  70 , 70 , col =  1 , 1
time slice:  18243 , checkData =  1 , row =  71 , 71 , col =  1 , 1
time slice:  18334 , checkData =  1 , row =  72 , 72 , col =  1 , 1
time slice:  18425 , checkData =  1 , row =  73 , 73 , col =  1 , 1
time slice:  18516 , checkData =  1 , row =  74 , 74 , col =  1 , 1
time slice:  18607 , checkData =  1 , row =  75 , 75 , col =  1 , 1
time slice:  18698 , checkData =  1 , row =  76 , 76 , col =  1 , 1
time slice:  18789 , checkData =  1 , row =  77 , 77 , col =  1 , 1
time slice:  18880 , checkData =  1 , row =  78 , 78 , col =  1 , 1
time slice:  18971 , checkData =  1 , row =  79 , 79 , col =  1 , 1
time slice:  19062 , checkData =  1 , row =  80 , 80 , col =  1 , 1
time slice:  19153 , checkData =  1 , row =  81 , 81 , col =  1 , 1
time slice:  19244 , checkData =  1 , row =  82 , 82 , col =  1 , 1
time slice:  19335 , checkData =  1 , row =  83 , 83 , col =  1 , 1
time slice:  19426 , checkData =  1 , row =  84 , 84 , col =  1 , 1
time slice:  19517 , checkData =  1 , row =  85 , 85 , col =  1 , 1
time slice:  19608 , checkData =  1 , row =  86 , 86 , col =  1 , 1
time slice:  19699 , checkData =  1 , row =  87 , 87 , col =  1 , 1
time slice:  19790 , checkData =  1 , row =  88 , 88 , col =  1 , 1
time slice:  19881 , checkData =  1 , row =  89 , 89 , col =  1 , 1
time slice:  19972 , checkData =  1 , row =  90 , 90 , col =  1 , 1
time slice:  20063 , checkData =  1 , row =  91 , 91 , col =  1 , 1
time slice:  20154 , checkData =  1 , row =  92 , 92 , col =  1 , 1
time slice:  20245 , checkData =  1 , row =  93 , 93 , col =  1 , 1
time slice:  20336 , checkData =  1 , row =  94 , 94 , col =  1 , 1
time slice:  20427 , checkData =  1 , row =  95 , 95 , col =  1 , 1
time slice:  20518 , checkData =  1 , row =  96 , 96 , col =  1 , 1
time slice:  20609 , checkData =  1 , row =  97 , 97 , col =  1 , 1
time slice:  20700 , checkData =  1 , row =  98 , 98 , col =  1 , 1
time slice:  20791 , checkData =  1 , row =  99 , 99 , col =  1 , 1
time slice:  20882 , checkData =  1 , row =  100 , 100 , col =  1 , 1
time slice:  20973 , checkData =  1 , row =  101 , 101 , col =  1 , 1
time slice:  21064 , checkData =  1 , row =  102 , 102 , col =  1 , 1
time slice:  21155 , checkData =  1 , row =  103 , 103 , col =  1 , 1
time slice:  21246 , checkData =  1 , row =  104 , 104 , col =  1 , 1
time slice:  21337 , checkData =  1 , row =  105 , 105 , col =  1 , 1
time slice:  21428 , checkData =  1 , row =  106 , 106 , col =  1 , 1
time slice:  21519 , checkData =  1 , row =  107 , 107 , col =  1 , 1
time slice:  21610 , checkData =  1 , row =  108 , 108 , col =  1 , 1
time slice:  21701 , checkData =  1 , row =  109 , 109 , col =  1 , 1
time slice:  21792 , checkData =  1 , row =  110 , 110 , col =  1 , 1
time slice:  21883 , checkData =  1 , row =  111 , 111 , col =  1 , 1
time slice:  21974 , checkData =  1 , row =  112 , 112 , col =  1 , 1
time slice:  22065 , checkData =  1 , row =  113 , 113 , col =  1 , 1
time slice:  22156 , checkData =  1 , row =  114 , 114 , col =  1 , 1
time slice:  22247 , checkData =  1 , row =  115 , 115 , col =  1 , 1
time slice:  22338 , checkData =  1 , row =  116 , 116 , col =  1 , 1
time slice:  22429 , checkData =  1 , row =  117 , 117 , col =  1 , 1
time slice:  22520 , checkData =  1 , row =  118 , 118 , col =  1 , 1
time slice:  22611 , checkData =  1 , row =  119 , 119 , col =  1 , 1
time slice:  22702 , checkData =  1 , row =  120 , 120 , col =  1 , 1
time slice:  22793 , checkData =  1 , row =  121 , 121 , col =  1 , 1
time slice:  22884 , checkData =  1 , row =  122 , 122 , col =  1 , 1
time slice:  22975 , checkData =  1 , row =  123 , 123 , col =  1 , 1
time slice:  23066 , checkData =  1 , row =  124 , 124 , col =  1 , 1
time slice:  23157 , checkData =  1 , row =  125 , 125 , col =  1 , 1
time slice:  23248 , checkData =  1 , row =  126 , 126 , col =  1 , 1
time slice:  23339 , checkData =  1 , row =  127 , 127 , col =  1 , 1
time slice:  23452 , checkData =  1 , row =  0 , 0 , col =  1 , 1
time slice:  23543 , checkData =  1 , row =  1 , 1 , col =  1 , 1
time slice:  23634 , checkData =  1 , row =  2 , 2 , col =  1 , 1
time slice:  23725 , checkData =  1 , row =  3 , 3 , col =  1 , 1
time slice:  23816 , checkData =  1 , row =  4 , 4 , col =  1 , 1
time slice:  23907 , checkData =  1 , row =  5 , 5 , col =  1 , 1
time slice:  23998 , checkData =  1 , row =  6 , 6 , col =  1 , 1
time slice:  24089 , checkData =  1 , row =  7 , 7 , col =  1 , 1
time slice:  24180 , checkData =  1 , row =  8 , 8 , col =  1 , 1
time slice:  24271 , checkData =  1 , row =  9 , 9 , col =  1 , 1
time slice:  24362 , checkData =  1 , row =  10 , 10 , col =  1 , 1
time slice:  24453 , checkData =  1 , row =  11 , 11 , col =  1 , 1
time slice:  24544 , checkData =  1 , row =  12 , 12 , col =  1 , 1
REAL test results: match efficiency =  2 / 3  =  66.6666666667 %
[VipramCom: runTest] On memory block  12
total time slices =  32768
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  32768
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  32768
list2 lenghth =  32768
newlist1 lenghth =  32768
newlist2 lenghth =  32768
time slice:  60 , checkData =  1 , row =  13 , 14 , col =  1 , 1
time slice:  151 , checkData =  1 , row =  14 , 15 , col =  1 , 1
time slice:  242 , checkData =  1 , row =  15 , 16 , col =  1 , 1
time slice:  333 , checkData =  1 , row =  16 , 17 , col =  1 , 1
time slice:  424 , checkData =  1 , row =  17 , 18 , col =  1 , 1
time slice:  515 , checkData =  1 , row =  18 , 19 , col =  1 , 1
time slice:  606 , checkData =  1 , row =  19 , 20 , col =  1 , 1
time slice:  697 , checkData =  1 , row =  20 , 21 , col =  1 , 1
time slice:  788 , checkData =  1 , row =  21 , 22 , col =  1 , 1
time slice:  879 , checkData =  1 , row =  22 , 23 , col =  1 , 1
time slice:  970 , checkData =  1 , row =  23 , 24 , col =  1 , 1
time slice:  1061 , checkData =  1 , row =  24 , 25 , col =  1 , 1
time slice:  1152 , checkData =  1 , row =  25 , 26 , col =  1 , 1
time slice:  1243 , checkData =  1 , row =  26 , 27 , col =  1 , 1
time slice:  1334 , checkData =  1 , row =  27 , 28 , col =  1 , 1
time slice:  1425 , checkData =  1 , row =  28 , 29 , col =  1 , 1
time slice:  1516 , checkData =  1 , row =  29 , 30 , col =  1 , 1
time slice:  1607 , checkData =  1 , row =  30 , 31 , col =  1 , 1
time slice:  1698 , checkData =  1 , row =  31 , 32 , col =  1 , 1
time slice:  1789 , checkData =  1 , row =  32 , 33 , col =  1 , 1
time slice:  1880 , checkData =  1 , row =  33 , 34 , col =  1 , 1
time slice:  1971 , checkData =  1 , row =  34 , 35 , col =  1 , 1
time slice:  2062 , checkData =  1 , row =  35 , 36 , col =  1 , 1
time slice:  2153 , checkData =  1 , row =  36 , 37 , col =  1 , 1
time slice:  2244 , checkData =  1 , row =  37 , 38 , col =  1 , 1
time slice:  2335 , checkData =  1 , row =  38 , 39 , col =  1 , 1
time slice:  2426 , checkData =  1 , row =  39 , 40 , col =  1 , 1
time slice:  2517 , checkData =  1 , row =  40 , 41 , col =  1 , 1
time slice:  2608 , checkData =  1 , row =  41 , 42 , col =  1 , 1
time slice:  2699 , checkData =  1 , row =  42 , 43 , col =  1 , 1
time slice:  2790 , checkData =  1 , row =  43 , 44 , col =  1 , 1
time slice:  2881 , checkData =  1 , row =  44 , 45 , col =  1 , 1
time slice:  2972 , checkData =  1 , row =  45 , 46 , col =  1 , 1
time slice:  3063 , checkData =  1 , row =  46 , 47 , col =  1 , 1
time slice:  3154 , checkData =  1 , row =  47 , 48 , col =  1 , 1
time slice:  3245 , checkData =  1 , row =  48 , 49 , col =  1 , 1
time slice:  3336 , checkData =  1 , row =  49 , 50 , col =  1 , 1
time slice:  3427 , checkData =  1 , row =  50 , 51 , col =  1 , 1
time slice:  3518 , checkData =  1 , row =  51 , 52 , col =  1 , 1
time slice:  3609 , checkData =  1 , row =  52 , 53 , col =  1 , 1
time slice:  3700 , checkData =  1 , row =  53 , 54 , col =  1 , 1
time slice:  3791 , checkData =  1 , row =  54 , 55 , col =  1 , 1
time slice:  3882 , checkData =  1 , row =  55 , 56 , col =  1 , 1
time slice:  3973 , checkData =  1 , row =  56 , 57 , col =  1 , 1
time slice:  4064 , checkData =  1 , row =  57 , 58 , col =  1 , 1
time slice:  4155 , checkData =  1 , row =  58 , 59 , col =  1 , 1
time slice:  4246 , checkData =  1 , row =  59 , 60 , col =  1 , 1
time slice:  4337 , checkData =  1 , row =  60 , 61 , col =  1 , 1
time slice:  4428 , checkData =  1 , row =  61 , 62 , col =  1 , 1
time slice:  4519 , checkData =  1 , row =  62 , 63 , col =  1 , 1
time slice:  4610 , checkData =  1 , row =  63 , 64 , col =  1 , 1
time slice:  4701 , checkData =  1 , row =  64 , 65 , col =  1 , 1
time slice:  4792 , checkData =  1 , row =  65 , 66 , col =  1 , 1
time slice:  4883 , checkData =  1 , row =  66 , 67 , col =  1 , 1
time slice:  4974 , checkData =  1 , row =  67 , 68 , col =  1 , 1
time slice:  5065 , checkData =  1 , row =  68 , 69 , col =  1 , 1
time slice:  5156 , checkData =  1 , row =  69 , 70 , col =  1 , 1
time slice:  5247 , checkData =  1 , row =  70 , 71 , col =  1 , 1
time slice:  5338 , checkData =  1 , row =  71 , 72 , col =  1 , 1
time slice:  5429 , checkData =  1 , row =  72 , 73 , col =  1 , 1
time slice:  5520 , checkData =  1 , row =  73 , 74 , col =  1 , 1
time slice:  5611 , checkData =  1 , row =  74 , 75 , col =  1 , 1
time slice:  5702 , checkData =  1 , row =  75 , 76 , col =  1 , 1
time slice:  5793 , checkData =  1 , row =  76 , 77 , col =  1 , 1
time slice:  5884 , checkData =  1 , row =  77 , 78 , col =  1 , 1
time slice:  5975 , checkData =  1 , row =  78 , 79 , col =  1 , 1
time slice:  6066 , checkData =  1 , row =  79 , 80 , col =  1 , 1
time slice:  6157 , checkData =  1 , row =  80 , 81 , col =  1 , 1
time slice:  6248 , checkData =  1 , row =  81 , 82 , col =  1 , 1
time slice:  6339 , checkData =  1 , row =  82 , 83 , col =  1 , 1
time slice:  6430 , checkData =  1 , row =  83 , 84 , col =  1 , 1
time slice:  6521 , checkData =  1 , row =  84 , 85 , col =  1 , 1
time slice:  6612 , checkData =  1 , row =  85 , 86 , col =  1 , 1
time slice:  6703 , checkData =  1 , row =  86 , 87 , col =  1 , 1
time slice:  6794 , checkData =  1 , row =  87 , 88 , col =  1 , 1
time slice:  6885 , checkData =  1 , row =  88 , 89 , col =  1 , 1
time slice:  6976 , checkData =  1 , row =  89 , 90 , col =  1 , 1
time slice:  7067 , checkData =  1 , row =  90 , 91 , col =  1 , 1
time slice:  7158 , checkData =  1 , row =  91 , 92 , col =  1 , 1
time slice:  7249 , checkData =  1 , row =  92 , 93 , col =  1 , 1
time slice:  7340 , checkData =  1 , row =  93 , 94 , col =  1 , 1
time slice:  7431 , checkData =  1 , row =  94 , 95 , col =  1 , 1
time slice:  7522 , checkData =  1 , row =  95 , 96 , col =  1 , 1
time slice:  7613 , checkData =  1 , row =  96 , 97 , col =  1 , 1
time slice:  7704 , checkData =  1 , row =  97 , 98 , col =  1 , 1
time slice:  7795 , checkData =  1 , row =  98 , 99 , col =  1 , 1
time slice:  7886 , checkData =  1 , row =  99 , 100 , col =  1 , 1
time slice:  7977 , checkData =  1 , row =  100 , 101 , col =  1 , 1
time slice:  8068 , checkData =  1 , row =  101 , 102 , col =  1 , 1
time slice:  8159 , checkData =  1 , row =  102 , 103 , col =  1 , 1
time slice:  8250 , checkData =  1 , row =  103 , 104 , col =  1 , 1
time slice:  8341 , checkData =  1 , row =  104 , 105 , col =  1 , 1
time slice:  8432 , checkData =  1 , row =  105 , 106 , col =  1 , 1
time slice:  8523 , checkData =  1 , row =  106 , 107 , col =  1 , 1
time slice:  8614 , checkData =  1 , row =  107 , 108 , col =  1 , 1
time slice:  8705 , checkData =  1 , row =  108 , 109 , col =  1 , 1
time slice:  8796 , checkData =  1 , row =  109 , 110 , col =  1 , 1
time slice:  8887 , checkData =  1 , row =  110 , 111 , col =  1 , 1
time slice:  8978 , checkData =  1 , row =  111 , 112 , col =  1 , 1
time slice:  9069 , checkData =  1 , row =  112 , 113 , col =  1 , 1
time slice:  9160 , checkData =  1 , row =  113 , 114 , col =  1 , 1
time slice:  9251 , checkData =  1 , row =  114 , 115 , col =  1 , 1
time slice:  9342 , checkData =  1 , row =  115 , 116 , col =  1 , 1
time slice:  9433 , checkData =  1 , row =  116 , 117 , col =  1 , 1
time slice:  9524 , checkData =  1 , row =  117 , 118 , col =  1 , 1
time slice:  9615 , checkData =  1 , row =  118 , 119 , col =  1 , 1
time slice:  9706 , checkData =  1 , row =  119 , 120 , col =  1 , 1
time slice:  9797 , checkData =  1 , row =  120 , 121 , col =  1 , 1
time slice:  9888 , checkData =  1 , row =  121 , 122 , col =  1 , 1
time slice:  9979 , checkData =  1 , row =  122 , 123 , col =  1 , 1
time slice:  10070 , checkData =  1 , row =  123 , 124 , col =  1 , 1
time slice:  10161 , checkData =  1 , row =  124 , 125 , col =  1 , 1
time slice:  10252 , checkData =  1 , row =  125 , 126 , col =  1 , 1
time slice:  10343 , checkData =  1 , row =  126 , 127 , col =  1 , 1
time slice:  10434 , checkData =  1 , row =  127 , 22 , col =  1 , 0
time slice:  10547 , checkData =  1 , row =  0 , 1 , col =  1 , 1
time slice:  10638 , checkData =  1 , row =  1 , 2 , col =  1 , 1
time slice:  10729 , checkData =  1 , row =  2 , 3 , col =  1 , 1
time slice:  10820 , checkData =  1 , row =  3 , 4 , col =  1 , 1
time slice:  10911 , checkData =  1 , row =  4 , 5 , col =  1 , 1
time slice:  11002 , checkData =  1 , row =  5 , 6 , col =  1 , 1
time slice:  11093 , checkData =  1 , row =  6 , 7 , col =  1 , 1
time slice:  11184 , checkData =  1 , row =  7 , 8 , col =  1 , 1
time slice:  11275 , checkData =  1 , row =  8 , 9 , col =  1 , 1
time slice:  11366 , checkData =  1 , row =  9 , 10 , col =  1 , 1
time slice:  11457 , checkData =  1 , row =  10 , 11 , col =  1 , 1
time slice:  11548 , checkData =  1 , row =  11 , 12 , col =  1 , 1
time slice:  11639 , checkData =  1 , row =  12 , 13 , col =  1 , 1
time slice:  11730 , checkData =  1 , row =  13 , 14 , col =  1 , 1
time slice:  11821 , checkData =  1 , row =  14 , 15 , col =  1 , 1
time slice:  11912 , checkData =  1 , row =  15 , 16 , col =  1 , 1
time slice:  12003 , checkData =  1 , row =  16 , 17 , col =  1 , 1
time slice:  12094 , checkData =  1 , row =  17 , 18 , col =  1 , 1
time slice:  12185 , checkData =  1 , row =  18 , 19 , col =  1 , 1
time slice:  12276 , checkData =  1 , row =  19 , 20 , col =  1 , 1
time slice:  12367 , checkData =  1 , row =  20 , 21 , col =  1 , 1
time slice:  12458 , checkData =  1 , row =  21 , 22 , col =  1 , 1
time slice:  12549 , checkData =  1 , row =  22 , 23 , col =  1 , 1
time slice:  12640 , checkData =  1 , row =  23 , 24 , col =  1 , 1
time slice:  12731 , checkData =  1 , row =  24 , 25 , col =  1 , 1
time slice:  12822 , checkData =  1 , row =  25 , 26 , col =  1 , 1
time slice:  12913 , checkData =  1 , row =  26 , 27 , col =  1 , 1
time slice:  13004 , checkData =  1 , row =  27 , 28 , col =  1 , 1
time slice:  13095 , checkData =  1 , row =  28 , 29 , col =  1 , 1
time slice:  13186 , checkData =  1 , row =  29 , 30 , col =  1 , 1
time slice:  13277 , checkData =  1 , row =  30 , 31 , col =  1 , 1
time slice:  13368 , checkData =  1 , row =  31 , 32 , col =  1 , 1
time slice:  13459 , checkData =  1 , row =  32 , 33 , col =  1 , 1
time slice:  13550 , checkData =  1 , row =  33 , 34 , col =  1 , 1
time slice:  13641 , checkData =  1 , row =  34 , 35 , col =  1 , 1
time slice:  13732 , checkData =  1 , row =  35 , 36 , col =  1 , 1
time slice:  13823 , checkData =  1 , row =  36 , 37 , col =  1 , 1
time slice:  13914 , checkData =  1 , row =  37 , 38 , col =  1 , 1
time slice:  14005 , checkData =  1 , row =  38 , 39 , col =  1 , 1
time slice:  14096 , checkData =  1 , row =  39 , 40 , col =  1 , 1
time slice:  14187 , checkData =  1 , row =  40 , 41 , col =  1 , 1
time slice:  14278 , checkData =  1 , row =  41 , 42 , col =  1 , 1
time slice:  14369 , checkData =  1 , row =  42 , 43 , col =  1 , 1
time slice:  14460 , checkData =  1 , row =  43 , 44 , col =  1 , 1
time slice:  14551 , checkData =  1 , row =  44 , 45 , col =  1 , 1
time slice:  14642 , checkData =  1 , row =  45 , 46 , col =  1 , 1
time slice:  14733 , checkData =  1 , row =  46 , 47 , col =  1 , 1
time slice:  14824 , checkData =  1 , row =  47 , 48 , col =  1 , 1
time slice:  14915 , checkData =  1 , row =  48 , 49 , col =  1 , 1
time slice:  15006 , checkData =  1 , row =  49 , 50 , col =  1 , 1
time slice:  15097 , checkData =  1 , row =  50 , 51 , col =  1 , 1
time slice:  15188 , checkData =  1 , row =  51 , 52 , col =  1 , 1
time slice:  15279 , checkData =  1 , row =  52 , 53 , col =  1 , 1
time slice:  15370 , checkData =  1 , row =  53 , 54 , col =  1 , 1
time slice:  15461 , checkData =  1 , row =  54 , 55 , col =  1 , 1
time slice:  15552 , checkData =  1 , row =  55 , 56 , col =  1 , 1
time slice:  15643 , checkData =  1 , row =  56 , 57 , col =  1 , 1
time slice:  15734 , checkData =  1 , row =  57 , 58 , col =  1 , 1
time slice:  15825 , checkData =  1 , row =  58 , 59 , col =  1 , 1
time slice:  15916 , checkData =  1 , row =  59 , 60 , col =  1 , 1
time slice:  16007 , checkData =  1 , row =  60 , 61 , col =  1 , 1
time slice:  16098 , checkData =  1 , row =  61 , 62 , col =  1 , 1
time slice:  16189 , checkData =  1 , row =  62 , 63 , col =  1 , 1
time slice:  16280 , checkData =  1 , row =  63 , 64 , col =  1 , 1
time slice:  16371 , checkData =  1 , row =  64 , 65 , col =  1 , 1
time slice:  16462 , checkData =  1 , row =  65 , 66 , col =  1 , 1
time slice:  16553 , checkData =  1 , row =  66 , 67 , col =  1 , 1
time slice:  16644 , checkData =  1 , row =  67 , 68 , col =  1 , 1
time slice:  16735 , checkData =  1 , row =  68 , 69 , col =  1 , 1
time slice:  16826 , checkData =  1 , row =  69 , 70 , col =  1 , 1
time slice:  16917 , checkData =  1 , row =  70 , 71 , col =  1 , 1
time slice:  17008 , checkData =  1 , row =  71 , 72 , col =  1 , 1
time slice:  17099 , checkData =  1 , row =  72 , 73 , col =  1 , 1
time slice:  17190 , checkData =  1 , row =  73 , 74 , col =  1 , 1
time slice:  17281 , checkData =  1 , row =  74 , 75 , col =  1 , 1
time slice:  17372 , checkData =  1 , row =  75 , 76 , col =  1 , 1
time slice:  17463 , checkData =  1 , row =  76 , 77 , col =  1 , 1
time slice:  17554 , checkData =  1 , row =  77 , 78 , col =  1 , 1
time slice:  17645 , checkData =  1 , row =  78 , 79 , col =  1 , 1
time slice:  17736 , checkData =  1 , row =  79 , 80 , col =  1 , 1
time slice:  17827 , checkData =  1 , row =  80 , 81 , col =  1 , 1
time slice:  17918 , checkData =  1 , row =  81 , 82 , col =  1 , 1
time slice:  18009 , checkData =  1 , row =  82 , 83 , col =  1 , 1
time slice:  18100 , checkData =  1 , row =  83 , 84 , col =  1 , 1
time slice:  18191 , checkData =  1 , row =  84 , 85 , col =  1 , 1
time slice:  18282 , checkData =  1 , row =  85 , 86 , col =  1 , 1
time slice:  18373 , checkData =  1 , row =  86 , 87 , col =  1 , 1
time slice:  18464 , checkData =  1 , row =  87 , 88 , col =  1 , 1
time slice:  18555 , checkData =  1 , row =  88 , 89 , col =  1 , 1
time slice:  18646 , checkData =  1 , row =  89 , 90 , col =  1 , 1
time slice:  18737 , checkData =  1 , row =  90 , 91 , col =  1 , 1
time slice:  18828 , checkData =  1 , row =  91 , 92 , col =  1 , 1
time slice:  18919 , checkData =  1 , row =  92 , 93 , col =  1 , 1
time slice:  19010 , checkData =  1 , row =  93 , 94 , col =  1 , 1
time slice:  19101 , checkData =  1 , row =  94 , 95 , col =  1 , 1
time slice:  19192 , checkData =  1 , row =  95 , 96 , col =  1 , 1
time slice:  19283 , checkData =  1 , row =  96 , 97 , col =  1 , 1
time slice:  19374 , checkData =  1 , row =  97 , 98 , col =  1 , 1
time slice:  19465 , checkData =  1 , row =  98 , 99 , col =  1 , 1
time slice:  19556 , checkData =  1 , row =  99 , 100 , col =  1 , 1
time slice:  19647 , checkData =  1 , row =  100 , 101 , col =  1 , 1
time slice:  19738 , checkData =  1 , row =  101 , 102 , col =  1 , 1
time slice:  19829 , checkData =  1 , row =  102 , 103 , col =  1 , 1
time slice:  19920 , checkData =  1 , row =  103 , 104 , col =  1 , 1
time slice:  20011 , checkData =  1 , row =  104 , 105 , col =  1 , 1
time slice:  20102 , checkData =  1 , row =  105 , 106 , col =  1 , 1
time slice:  20193 , checkData =  1 , row =  106 , 107 , col =  1 , 1
time slice:  20284 , checkData =  1 , row =  107 , 108 , col =  1 , 1
time slice:  20375 , checkData =  1 , row =  108 , 109 , col =  1 , 1
time slice:  20466 , checkData =  1 , row =  109 , 110 , col =  1 , 1
time slice:  20557 , checkData =  1 , row =  110 , 111 , col =  1 , 1
time slice:  20648 , checkData =  1 , row =  111 , 112 , col =  1 , 1
time slice:  20739 , checkData =  1 , row =  112 , 113 , col =  1 , 1
time slice:  20830 , checkData =  1 , row =  113 , 114 , col =  1 , 1
time slice:  20921 , checkData =  1 , row =  114 , 115 , col =  1 , 1
time slice:  21012 , checkData =  1 , row =  115 , 116 , col =  1 , 1
time slice:  21103 , checkData =  1 , row =  116 , 117 , col =  1 , 1
time slice:  21194 , checkData =  1 , row =  117 , 118 , col =  1 , 1
time slice:  21285 , checkData =  1 , row =  118 , 119 , col =  1 , 1
time slice:  21376 , checkData =  1 , row =  119 , 120 , col =  1 , 1
time slice:  21467 , checkData =  1 , row =  120 , 121 , col =  1 , 1
time slice:  21558 , checkData =  1 , row =  121 , 122 , col =  1 , 1
time slice:  21649 , checkData =  1 , row =  122 , 123 , col =  1 , 1
time slice:  21740 , checkData =  1 , row =  123 , 124 , col =  1 , 1
time slice:  21831 , checkData =  1 , row =  124 , 125 , col =  1 , 1
time slice:  21922 , checkData =  1 , row =  125 , 126 , col =  1 , 1
time slice:  22013 , checkData =  1 , row =  126 , 127 , col =  1 , 1
time slice:  22104 , checkData =  1 , row =  127 , 22 , col =  1 , 0
time slice:  22217 , checkData =  1 , row =  0 , 1 , col =  1 , 1
time slice:  22308 , checkData =  1 , row =  1 , 2 , col =  1 , 1
time slice:  22399 , checkData =  1 , row =  2 , 3 , col =  1 , 1
time slice:  22490 , checkData =  1 , row =  3 , 4 , col =  1 , 1
time slice:  22581 , checkData =  1 , row =  4 , 5 , col =  1 , 1
time slice:  22672 , checkData =  1 , row =  5 , 6 , col =  1 , 1
time slice:  22763 , checkData =  1 , row =  6 , 7 , col =  1 , 1
time slice:  22854 , checkData =  1 , row =  7 , 8 , col =  1 , 1
time slice:  22945 , checkData =  1 , row =  8 , 9 , col =  1 , 1
time slice:  23036 , checkData =  1 , row =  9 , 10 , col =  1 , 1
time slice:  23127 , checkData =  1 , row =  10 , 11 , col =  1 , 1
time slice:  23218 , checkData =  1 , row =  11 , 12 , col =  1 , 1
time slice:  23309 , checkData =  1 , row =  12 , 13 , col =  1 , 1
time slice:  23400 , checkData =  1 , row =  13 , 14 , col =  1 , 1
time slice:  23491 , checkData =  1 , row =  14 , 15 , col =  1 , 1
time slice:  23582 , checkData =  1 , row =  15 , 16 , col =  1 , 1
time slice:  23673 , checkData =  1 , row =  16 , 17 , col =  1 , 1
time slice:  23764 , checkData =  1 , row =  17 , 18 , col =  1 , 1
time slice:  23855 , checkData =  1 , row =  18 , 19 , col =  1 , 1
time slice:  23946 , checkData =  1 , row =  19 , 20 , col =  1 , 1
time slice:  24037 , checkData =  1 , row =  20 , 21 , col =  1 , 1
time slice:  24128 , checkData =  1 , row =  21 , 22 , col =  1 , 1
time slice:  24219 , checkData =  1 , row =  22 , 23 , col =  1 , 1
time slice:  24310 , checkData =  1 , row =  23 , 24 , col =  1 , 1
time slice:  24401 , checkData =  1 , row =  24 , 25 , col =  1 , 1
time slice:  24492 , checkData =  1 , row =  25 , 26 , col =  1 , 1
time slice:  24583 , checkData =  1 , row =  26 , 27 , col =  1 , 1
time slice:  24674 , checkData =  1 , row =  27 , 28 , col =  1 , 1
time slice:  24765 , checkData =  1 , row =  28 , 29 , col =  1 , 1
time slice:  24856 , checkData =  1 , row =  29 , 30 , col =  1 , 1
time slice:  24947 , checkData =  1 , row =  30 , 31 , col =  1 , 1
time slice:  25038 , checkData =  1 , row =  31 , 32 , col =  1 , 1
time slice:  25129 , checkData =  1 , row =  32 , 33 , col =  1 , 1
time slice:  25220 , checkData =  1 , row =  33 , 34 , col =  1 , 1
time slice:  25311 , checkData =  1 , row =  34 , 35 , col =  1 , 1
time slice:  25402 , checkData =  1 , row =  35 , 36 , col =  1 , 1
time slice:  25493 , checkData =  1 , row =  36 , 37 , col =  1 , 1
time slice:  25584 , checkData =  1 , row =  37 , 38 , col =  1 , 1
time slice:  25675 , checkData =  1 , row =  38 , 39 , col =  1 , 1
time slice:  25766 , checkData =  1 , row =  39 , 40 , col =  1 , 1
time slice:  25857 , checkData =  1 , row =  40 , 41 , col =  1 , 1
time slice:  25948 , checkData =  1 , row =  41 , 42 , col =  1 , 1
time slice:  26039 , checkData =  1 , row =  42 , 43 , col =  1 , 1
time slice:  26130 , checkData =  1 , row =  43 , 44 , col =  1 , 1
time slice:  26221 , checkData =  1 , row =  44 , 45 , col =  1 , 1
time slice:  26312 , checkData =  1 , row =  45 , 46 , col =  1 , 1
time slice:  26403 , checkData =  1 , row =  46 , 47 , col =  1 , 1
time slice:  26494 , checkData =  1 , row =  47 , 48 , col =  1 , 1
time slice:  26585 , checkData =  1 , row =  48 , 49 , col =  1 , 1
time slice:  26676 , checkData =  1 , row =  49 , 50 , col =  1 , 1
time slice:  26767 , checkData =  1 , row =  50 , 51 , col =  1 , 1
time slice:  26858 , checkData =  1 , row =  51 , 52 , col =  1 , 1
time slice:  26949 , checkData =  1 , row =  52 , 53 , col =  1 , 1
time slice:  27040 , checkData =  1 , row =  53 , 54 , col =  1 , 1
time slice:  27131 , checkData =  1 , row =  54 , 55 , col =  1 , 1
time slice:  27222 , checkData =  1 , row =  55 , 56 , col =  1 , 1
time slice:  27313 , checkData =  1 , row =  56 , 57 , col =  1 , 1
time slice:  27404 , checkData =  1 , row =  57 , 58 , col =  1 , 1
time slice:  27495 , checkData =  1 , row =  58 , 59 , col =  1 , 1
time slice:  27586 , checkData =  1 , row =  59 , 60 , col =  1 , 1
time slice:  27677 , checkData =  1 , row =  60 , 61 , col =  1 , 1
time slice:  27768 , checkData =  1 , row =  61 , 62 , col =  1 , 1
time slice:  27859 , checkData =  1 , row =  62 , 63 , col =  1 , 1
time slice:  27950 , checkData =  1 , row =  63 , 64 , col =  1 , 1
time slice:  28041 , checkData =  1 , row =  64 , 65 , col =  1 , 1
time slice:  28132 , checkData =  1 , row =  65 , 66 , col =  1 , 1
time slice:  28223 , checkData =  1 , row =  66 , 67 , col =  1 , 1
time slice:  28314 , checkData =  1 , row =  67 , 68 , col =  1 , 1
time slice:  28405 , checkData =  1 , row =  68 , 69 , col =  1 , 1
time slice:  28496 , checkData =  1 , row =  69 , 70 , col =  1 , 1
time slice:  28587 , checkData =  1 , row =  70 , 71 , col =  1 , 1
time slice:  28678 , checkData =  1 , row =  71 , 72 , col =  1 , 1
time slice:  28769 , checkData =  1 , row =  72 , 73 , col =  1 , 1
time slice:  28860 , checkData =  1 , row =  73 , 74 , col =  1 , 1
time slice:  28951 , checkData =  1 , row =  74 , 75 , col =  1 , 1
time slice:  29042 , checkData =  1 , row =  75 , 76 , col =  1 , 1
time slice:  29133 , checkData =  1 , row =  76 , 77 , col =  1 , 1
time slice:  29224 , checkData =  1 , row =  77 , 78 , col =  1 , 1
time slice:  29315 , checkData =  1 , row =  78 , 79 , col =  1 , 1
time slice:  29406 , checkData =  1 , row =  79 , 80 , col =  1 , 1
time slice:  29497 , checkData =  1 , row =  80 , 81 , col =  1 , 1
time slice:  29588 , checkData =  1 , row =  81 , 82 , col =  1 , 1
time slice:  29679 , checkData =  1 , row =  82 , 83 , col =  1 , 1
time slice:  29770 , checkData =  1 , row =  83 , 84 , col =  1 , 1
time slice:  29861 , checkData =  1 , row =  84 , 85 , col =  1 , 1
time slice:  29952 , checkData =  1 , row =  85 , 86 , col =  1 , 1
time slice:  30043 , checkData =  1 , row =  86 , 87 , col =  1 , 1
time slice:  30134 , checkData =  1 , row =  87 , 88 , col =  1 , 1
time slice:  30225 , checkData =  1 , row =  88 , 89 , col =  1 , 1
time slice:  30316 , checkData =  1 , row =  89 , 90 , col =  1 , 1
time slice:  30407 , checkData =  1 , row =  90 , 91 , col =  1 , 1
time slice:  30498 , checkData =  1 , row =  91 , 92 , col =  1 , 1
time slice:  30589 , checkData =  1 , row =  92 , 93 , col =  1 , 1
time slice:  30680 , checkData =  1 , row =  93 , 94 , col =  1 , 1
time slice:  30771 , checkData =  1 , row =  94 , 95 , col =  1 , 1
time slice:  30862 , checkData =  1 , row =  95 , 96 , col =  1 , 1
time slice:  30953 , checkData =  1 , row =  96 , 97 , col =  1 , 1
time slice:  31044 , checkData =  1 , row =  97 , 98 , col =  1 , 1
time slice:  31135 , checkData =  1 , row =  98 , 99 , col =  1 , 1
time slice:  31226 , checkData =  1 , row =  99 , 100 , col =  1 , 1
time slice:  31317 , checkData =  1 , row =  100 , 101 , col =  1 , 1
time slice:  31408 , checkData =  1 , row =  101 , 102 , col =  1 , 1
time slice:  31499 , checkData =  1 , row =  102 , 103 , col =  1 , 1
time slice:  31590 , checkData =  1 , row =  103 , 104 , col =  1 , 1
time slice:  31681 , checkData =  1 , row =  104 , 105 , col =  1 , 1
time slice:  31772 , checkData =  1 , row =  105 , 106 , col =  1 , 1
time slice:  31863 , checkData =  1 , row =  106 , 107 , col =  1 , 1
time slice:  31954 , checkData =  1 , row =  107 , 108 , col =  1 , 1
time slice:  32045 , checkData =  1 , row =  108 , 109 , col =  1 , 1
time slice:  32136 , checkData =  1 , row =  109 , 110 , col =  1 , 1
time slice:  32227 , checkData =  1 , row =  110 , 111 , col =  1 , 1
time slice:  32318 , checkData =  1 , row =  111 , 112 , col =  1 , 1
time slice:  32409 , checkData =  1 , row =  112 , 113 , col =  1 , 1
time slice:  32500 , checkData =  1 , row =  113 , 114 , col =  1 , 1
time slice:  32591 , checkData =  1 , row =  114 , 115 , col =  1 , 1
time slice:  32682 , checkData =  1 , row =  115 , 116 , col =  1 , 1
REAL test results: match efficiency =  3 / 5  =  60.0 %
[VipramCom: runTest] On memory block  13
total time slices =  1008
[VipramCom:sendInstructions] Translating instructions...
[VipramCom:sendInstructions] Writing instructions to registers...
total time slices written out =  1508
[VipramCom:retrieveRegisters] Getting registers...
[VipramCom:retrieveRegisters] Write out to file...


list1 lenghth =  1008
list2 lenghth =  1536
newlist1 lenghth =  1008
newlist2 lenghth =  1536
time slice:  5 , checkData =  1 , row =  116 , 117 , col =  1 , 1
time slice:  96 , checkData =  1 , row =  117 , 118 , col =  1 , 1
time slice:  187 , checkData =  1 , row =  118 , 119 , col =  1 , 1
time slice:  278 , checkData =  1 , row =  119 , 120 , col =  1 , 1
time slice:  369 , checkData =  1 , row =  120 , 121 , col =  1 , 1
time slice:  460 , checkData =  1 , row =  121 , 122 , col =  1 , 1
time slice:  551 , checkData =  1 , row =  122 , 123 , col =  1 , 1
time slice:  642 , checkData =  1 , row =  123 , 124 , col =  1 , 1
time slice:  733 , checkData =  1 , row =  124 , 125 , col =  1 , 1
time slice:  824 , checkData =  1 , row =  125 , 126 , col =  1 , 1
time slice:  915 , checkData =  1 , row =  126 , 127 , col =  1 , 1
time slice:  1006 , checkData =  1 , row =  127 , 22 , col =  1 , 0
REAL test results: match efficiency =  3 / 5  =  60.0 %
len(vc1._i_dvdd) =  14
len(vc1._i_vdd) =  14
len(vc1._i_vdd) =  14
06:56:00
...Test End
