// Seed: 3769321354
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input wand id_3,
    input uwire id_4,
    input uwire id_5,
    output wor id_6,
    input wor id_7,
    input wand id_8,
    input uwire id_9,
    input wand id_10,
    input wand id_11,
    input wire id_12,
    input tri id_13,
    input uwire id_14,
    input uwire id_15,
    input wire id_16,
    input tri id_17,
    input wor id_18,
    input supply0 id_19,
    output tri id_20
);
  assign id_20 = id_17;
  always @(posedge (id_10)) begin : LABEL_0
    $signed(18);
    ;
  end
  assign id_20 = id_17;
  tri id_22 = -1;
  assign id_6 = -1;
endmodule
module module_1 (
    input  tri  id_0,
    output wand id_1
);
  logic [1 : 1 'b0] id_3 = -1'b0;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_0,
      id_1
  );
  assign modCall_1.id_6 = 0;
endmodule
