// Seed: 1317964847
module module_0 (
    id_1
);
  inout wire id_1;
  tri0 id_2;
  final @((id_1) || id_1 * 1) $display(id_2, id_1);
  generate
    assign id_1 = id_2 - id_1;
    assign id_2 = 1;
  endgenerate
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_8;
  or primCall (id_2, id_1, id_5, id_4);
  module_0 modCall_1 (id_8);
  assign modCall_1.id_2 = 0;
endmodule
