#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-debug' '+vcs+dumpvars+outputs/out.vcd' '+vcs+initreg+random' '+neg_tchk' 'testbench.sv' 'design/design.vcs.v' '/home/shared/COMMON_CHIMERA_V2/adks/tsmc40ulp_V130a/view-standard/stdcells.v' 'lib/nems40tt.v'  -static_dbgen_only -daidir=$1 2>&1
