//  Catapult University Version 2011a.126 (Production Release) Wed Aug  8 00:52:07 PDT 2012
//  
//  Copyright (c) Calypto Design Systems, Inc., 1996-2012, All Rights Reserved.
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF CALYPTO DESIGN SYSTEMS OR ITS LICENSORS
//  
//  Running on Windows 7 mf2915@EEWS104A-015 Service Pack 1 6.01.7601 i686
//  
//  Package information: SIFLIBS v17.0_1.1, HLS_PKGS v17.0_1.1, 
//                       DesignPad v2.78_0.0
//  
//  This version may only be used for academic purposes.  Some optimizations 
//  are disabled, so results obtained from this version may be sub-optimal.
//  
//  Start time Wed May 04 14:42:35 2016
# -------------------------------------------------
# Logging session transcript to file "C:\Users\mf2915\AppData\Local\Temp\log743223fae20.0"
# Loading options from registry.
# Warning: set_working_dir: Directory 'C:/Windows/System32' not writable, using C:/Users/mf2915/AppData/Local/Temp
project load C:/FPGA/EIE-1stYear-project-FPGA/fpga_files/catapult_proj/markers/Catapult
# Moving session transcript to file "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers\catapult.log"
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_busdefs.lib' [mgc_busdefs]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\stdops.lib' [STDOPS]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\mgc_ioport.lib' [mgc_ioport]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\ccs_altera\Altera_accel_CycloneIII.lib' [Altera_accel_CycloneIII]... (LIB-49)
# Reading component library '$MGC_HOME\pkgs\siflibs\psr2010a_up2\mgc_Altera-Cyclone-III-6_beh_psr.lib' [mgc_Altera-Cyclone-III-6_beh_psr]... (LIB-49)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v13' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(52): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v13': elapsed time 1.09 seconds, memory usage 272428kB, peak memory usage 339416kB (SOL-9)
directive set -CLOCKS {clk {-CLOCK_PERIOD 6.66666666667 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 3.33 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND async -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME en -ENABLE_ACTIVE high}}
# /CLOCKS {clk {-CLOCK_PERIOD 6.66666666667 -CLOCK_EDGE rising -CLOCK_UNCERTAINTY 0.0 -CLOCK_HIGH_TIME 3.33 -RESET_SYNC_NAME rst -RESET_ASYNC_NAME arst_n -RESET_KIND async -RESET_SYNC_ACTIVE high -RESET_ASYNC_ACTIVE low -ENABLE_NAME en -ENABLE_ACTIVE high}}
go extract
# Info: Starting transformation 'compile' on solution 'solution.v13' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(53): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(53): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(53): Inlining routine 'markers' (CIN-14)
# Warning: $PROJECT_HOME/../markers_source/blur.c(73): Instantiating global variable 'acc' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../markers_source/blur.c(53): Optimizing block '/markers' ... (CIN-4)
# $PROJECT_HOME/../markers_source/blur.c(53): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(53): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../markers_source/blur.c(53): Inout port 'volume' is only used as an output. (OPT-11)
# Info: Optimizing partition '/markers': (Total ops = 204, Real ops = 48, Vars = 65) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 204, Real ops = 48, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 204, Real ops = 48, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 204, Real ops = 48, Vars = 65) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 204, Real ops = 48, Vars = 65) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 204, Real ops = 48, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 99, Real ops = 24, Vars = 22) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 116, Real ops = 22, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 113, Real ops = 22, Vars = 19) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 99, Real ops = 19, Vars = 18) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 96, Real ops = 19, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 82, Real ops = 16, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 68, Real ops = 13, Vars = 15) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 65, Real ops = 13, Vars = 14) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 47, Real ops = 10, Vars = 11) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 44, Real ops = 10, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 26, Real ops = 7, Vars = 7) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 11, Real ops = 4, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 11, Real ops = 4, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 11, Real ops = 4, Vars = 9) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 11, Real ops = 4, Vars = 9) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 11, Real ops = 4, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 6, Real ops = 0, Vars = 4) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 6, Real ops = 0, Vars = 8) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 6, Real ops = 0, Vars = 4) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 6, Real ops = 0, Vars = 8) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 6, Real ops = 0, Vars = 8) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 6, Real ops = 0, Vars = 4) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 6, Real ops = 0, Vars = 8) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 6, Real ops = 0, Vars = 4) (SOL-10)
# Design 'markers' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'markers.v41': elapsed time 7.03 seconds, memory usage 282084kB, peak memory usage 339416kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'markers.v41' (SOL-8)
# $PROJECT_HOME/../markers_source/blur.c(53): Loop '/markers/core/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/../markers_source/blur.c(53): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../markers_source/blur.c(53): I/O-Port inferred - resource 'volume:rsc' (from var: volume) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 8). (MEM-2)
# Info: Optimizing partition '/markers': (Total ops = 8, Real ops = 1, Vars = 11) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 8, Real ops = 1, Vars = 4) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 3, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 3, Real ops = 1, Vars = 7) (SOL-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(53): Input port 'vin' is never used. (OPT-4)
# Warning: $PROJECT_HOME/../markers_source/blur.c(53): Input port 'vga_xy' is never used. (OPT-4)
# Info: Optimizing partition '/markers': (Total ops = 3, Real ops = 1, Vars = 7) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 3, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 3, Real ops = 1, Vars = 0) (SOL-10)
# Design 'markers' contains '1' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'markers.v41': elapsed time 20.37 seconds, memory usage 282320kB, peak memory usage 339416kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'markers.v41' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../markers_source/blur.c(53): Prescheduled LOOP 'main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../markers_source/blur.c(53): Prescheduled SEQUENTIAL 'core' (total length 2 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 0.00, 0.00, 0.00 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 0.00, 0.00, 0.00 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'markers.v41': elapsed time 0.09 seconds, memory usage 282320kB, peak memory usage 339416kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'markers.v41' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'volume:rsc' (SCHD-15)
# Global signal 'vout:rsc.z' added to design 'markers' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'volume:rsc.z' added to design 'markers' for component 'volume:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/markers': (Total ops = 21, Real ops = 2, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 11, Real ops = 1, Vars = 7) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 6, Real ops = 1, Vars = 2) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 3, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 11, Real ops = 1, Vars = 12) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 1, Real ops = 1, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 1, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 1, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 5, Real ops = 1, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 1, Real ops = 1, Vars = 3) (SOL-10)
# Info: $PROJECT_HOME/../markers_source/blur.c(53): Partition '/markers/markers:core/core' is found empty and is optimized away. (OPT-12)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'markers.v41': elapsed time 0.50 seconds, memory usage 283264kB, peak memory usage 339416kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'markers.v41' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'markers.v41': elapsed time 0.05 seconds, memory usage 283516kB, peak memory usage 339416kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'markers.v41' (SOL-8)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: C:/FPGA/EIE-1stYear-project-FPGA/fpga_files/catapult_proj/markers/Catapult/markers.v41/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'markers.v41': elapsed time 7.61 seconds, memory usage 284236kB, peak memory usage 339416kB (SOL-9)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v13' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(52): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v13': elapsed time 1.08 seconds, memory usage 285472kB, peak memory usage 349020kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v13' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(53): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(53): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(53): Inlining routine 'markers' (CIN-14)
# Warning: $PROJECT_HOME/../markers_source/blur.c(73): Instantiating global variable 'acc' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../markers_source/blur.c(53): Optimizing block '/markers' ... (CIN-4)
# $PROJECT_HOME/../markers_source/blur.c(53): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(53): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../markers_source/blur.c(53): Inout port 'volume' is only used as an output. (OPT-11)
# Info: Optimizing partition '/markers': (Total ops = 204, Real ops = 48, Vars = 65) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 204, Real ops = 48, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 204, Real ops = 48, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 204, Real ops = 48, Vars = 65) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 204, Real ops = 48, Vars = 65) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 204, Real ops = 48, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 166, Real ops = 36, Vars = 37) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 166, Real ops = 36, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 166, Real ops = 36, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 160, Real ops = 36, Vars = 59) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 112, Real ops = 28, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 112, Real ops = 28, Vars = 24) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 112, Real ops = 28, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 106, Real ops = 28, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 106, Real ops = 28, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 106, Real ops = 28, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 106, Real ops = 28, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 106, Real ops = 28, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 106, Real ops = 28, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 90, Real ops = 24, Vars = 23) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 58, Real ops = 21, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 48, Real ops = 17, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 40, Real ops = 13, Vars = 9) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 30, Real ops = 9, Vars = 7) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 19, Real ops = 5, Vars = 5) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 9, Real ops = 1, Vars = 4) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 5, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 5, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 5, Real ops = 0, Vars = 7) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 5, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 5, Real ops = 0, Vars = 7) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 5, Real ops = 0, Vars = 7) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 5, Real ops = 0, Vars = 3) (SOL-10)
# Design 'markers' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'markers.v42': elapsed time 8.41 seconds, memory usage 284220kB, peak memory usage 349020kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'markers.v42' (SOL-8)
# $PROJECT_HOME/../markers_source/blur.c(53): Loop '/markers/core/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/../markers_source/blur.c(53): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../markers_source/blur.c(53): I/O-Port inferred - resource 'volume:rsc' (from var: volume) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 8). (MEM-2)
# Info: Optimizing partition '/markers': (Total ops = 7, Real ops = 1, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 7, Real ops = 1, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 3, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 3, Real ops = 1, Vars = 7) (SOL-10)
# Warning: $PROJECT_HOME/../markers_source/blur.c(53): Input port 'vin' is never used. (OPT-4)
# Warning: $PROJECT_HOME/../markers_source/blur.c(53): Input port 'vga_xy' is never used. (OPT-4)
# Info: Optimizing partition '/markers': (Total ops = 3, Real ops = 1, Vars = 7) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 3, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 3, Real ops = 1, Vars = 0) (SOL-10)
# Design 'markers' contains '1' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'markers.v42': elapsed time 21.01 seconds, memory usage 285472kB, peak memory usage 349020kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'markers.v42' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../markers_source/blur.c(53): Prescheduled LOOP 'main' (2 c-steps) (SCHD-7)
# $PROJECT_HOME/../markers_source/blur.c(53): Prescheduled SEQUENTIAL 'core' (total length 2 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 0.00, 0.00, 0.00 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 2, Area (Datapath, Register, Total) = 0.00, 0.00, 0.00 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'markers.v42': elapsed time 0.13 seconds, memory usage 285472kB, peak memory usage 349020kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'markers.v42' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'volume:rsc' (SCHD-15)
# Global signal 'vout:rsc.z' added to design 'markers' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'volume:rsc.z' added to design 'markers' for component 'volume:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/markers': (Total ops = 21, Real ops = 2, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 11, Real ops = 1, Vars = 7) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 6, Real ops = 1, Vars = 2) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 3, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 11, Real ops = 1, Vars = 12) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 1, Real ops = 1, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 1, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 1, Real ops = 1, Vars = 0) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 5, Real ops = 1, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 1, Real ops = 1, Vars = 3) (SOL-10)
# Info: $PROJECT_HOME/../markers_source/blur.c(53): Partition '/markers/markers:core/core' is found empty and is optimized away. (OPT-12)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'markers.v42': elapsed time 0.50 seconds, memory usage 286376kB, peak memory usage 349020kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'markers.v42' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'markers.v42': elapsed time 0.06 seconds, memory usage 286376kB, peak memory usage 349020kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'markers.v42' (SOL-8)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 4, Real ops = 0, Vars = 10) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 0, Real ops = 0, Vars = 3) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: C:/FPGA/EIE-1stYear-project-FPGA/fpga_files/catapult_proj/markers/Catapult/markers.v42/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'markers.v42': elapsed time 7.86 seconds, memory usage 286912kB, peak memory usage 349020kB (SOL-9)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v13' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(52): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v13': elapsed time 1.08 seconds, memory usage 291940kB, peak memory usage 352248kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v13' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(53): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(53): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(53): Inlining routine 'markers' (CIN-14)
# Warning: $PROJECT_HOME/../markers_source/blur.c(73): Instantiating global variable 'acc' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../markers_source/blur.c(53): Optimizing block '/markers' ... (CIN-4)
# $PROJECT_HOME/../markers_source/blur.c(53): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(53): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../markers_source/blur.c(53): Inout port 'volume' is only used as an output. (OPT-11)
# Info: Optimizing partition '/markers': (Total ops = 204, Real ops = 48, Vars = 65) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 204, Real ops = 48, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 204, Real ops = 48, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 204, Real ops = 48, Vars = 65) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 204, Real ops = 48, Vars = 65) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 204, Real ops = 48, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 166, Real ops = 36, Vars = 37) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 166, Real ops = 36, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 166, Real ops = 36, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 160, Real ops = 36, Vars = 59) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 111, Real ops = 28, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 111, Real ops = 28, Vars = 25) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 111, Real ops = 28, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 111, Real ops = 28, Vars = 25) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 111, Real ops = 28, Vars = 25) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 111, Real ops = 28, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 131, Real ops = 33, Vars = 31) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 105, Real ops = 33, Vars = 26) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 105, Real ops = 33, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 105, Real ops = 33, Vars = 24) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 105, Real ops = 33, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 105, Real ops = 33, Vars = 24) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 105, Real ops = 33, Vars = 24) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 105, Real ops = 33, Vars = 20) (SOL-10)
# Design 'markers' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'markers.v43': elapsed time 8.91 seconds, memory usage 286608kB, peak memory usage 352248kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'markers.v43' (SOL-8)
# $PROJECT_HOME/../markers_source/blur.c(53): Loop '/markers/core/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/../markers_source/blur.c(53): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../markers_source/blur.c(53): I/O-Port inferred - resource 'volume:rsc' (from var: volume) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 8). (MEM-2)
# Info: Optimizing partition '/markers': (Total ops = 107, Real ops = 34, Vars = 27) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 107, Real ops = 34, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 107, Real ops = 34, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 107, Real ops = 34, Vars = 23) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 104, Real ops = 34, Vars = 24) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 101, Real ops = 33, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 101, Real ops = 33, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 101, Real ops = 33, Vars = 23) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 101, Real ops = 33, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 101, Real ops = 33, Vars = 23) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 306, Real ops = 66, Vars = 142) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 125, Real ops = 53, Vars = 28) (SOL-10)
# Design 'markers' contains '58' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'markers.v43': elapsed time 23.70 seconds, memory usage 286640kB, peak memory usage 352248kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'markers.v43' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../markers_source/blur.c(53): Prescheduled LOOP 'main' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/../markers_source/blur.c(53): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../markers_source/blur.c(53): Prescheduled SEQUENTIAL 'core' (total length 4 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 3, Area (Datapath, Register, Total) = 175.40, 0.00, 175.40 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 3, Area (Datapath, Register, Total) = 172.97, 0.00, 172.97 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 3, Area (Datapath, Register, Total) = 172.97, 0.00, 172.97 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'markers.v43': elapsed time 2.61 seconds, memory usage 286640kB, peak memory usage 352248kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'markers.v43' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'volume:rsc' (SCHD-15)
# Global signal 'vout:rsc.z' added to design 'markers' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'volume:rsc.z' added to design 'markers' for component 'volume:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/markers': (Total ops = 214, Real ops = 59, Vars = 75) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 202, Real ops = 58, Vars = 65) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 195, Real ops = 58, Vars = 58) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 151, Real ops = 57, Vars = 47) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 150, Real ops = 57, Vars = 46) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 165, Real ops = 57, Vars = 61) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 155, Real ops = 57, Vars = 52) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 149, Real ops = 57, Vars = 46) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 165, Real ops = 57, Vars = 60) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 155, Real ops = 57, Vars = 52) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'markers.v43': elapsed time 1.83 seconds, memory usage 291104kB, peak memory usage 352248kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'markers.v43' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/markers': (Total ops = 234, Real ops = 110, Vars = 214) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 224, Real ops = 110, Vars = 206) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 191, Real ops = 77, Vars = 43) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 181, Real ops = 77, Vars = 35) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 144, Real ops = 68, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 134, Real ops = 68, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 144, Real ops = 68, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 134, Real ops = 68, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 134, Real ops = 68, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 144, Real ops = 68, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 144, Real ops = 68, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 134, Real ops = 68, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 144, Real ops = 68, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 134, Real ops = 68, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 144, Real ops = 68, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 134, Real ops = 68, Vars = 32) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'markers.v43': elapsed time 1.53 seconds, memory usage 291104kB, peak memory usage 352248kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'markers.v43' (SOL-8)
# Warning: Reassigned operation if:acc#7:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2) (ASG-1)
# Info: Optimizing partition '/markers': (Total ops = 155, Real ops = 71, Vars = 152) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 145, Real ops = 71, Vars = 144) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 142, Real ops = 64, Vars = 42) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 132, Real ops = 64, Vars = 34) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 142, Real ops = 64, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 132, Real ops = 64, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 132, Real ops = 64, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 132, Real ops = 64, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 142, Real ops = 64, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 142, Real ops = 64, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 132, Real ops = 64, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 142, Real ops = 64, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 132, Real ops = 64, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 154, Real ops = 67, Vars = 151) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 144, Real ops = 67, Vars = 143) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 158, Real ops = 67, Vars = 151) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 148, Real ops = 67, Vars = 143) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/markers': (Total ops = 158, Real ops = 67, Vars = 151) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 148, Real ops = 67, Vars = 143) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 140, Real ops = 64, Vars = 44) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 130, Real ops = 64, Vars = 36) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 128, Real ops = 61, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 118, Real ops = 61, Vars = 31) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 128, Real ops = 61, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 118, Real ops = 61, Vars = 31) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: C:/FPGA/EIE-1stYear-project-FPGA/fpga_files/catapult_proj/markers/Catapult/markers.v43/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'markers.v43': elapsed time 10.36 seconds, memory usage 291104kB, peak memory usage 352248kB (SOL-9)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v13' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(92): $PROJECT_HOME/../markers_source/blur.c(92): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(95): $PROJECT_HOME/../markers_source/blur.c(95): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(95): $PROJECT_HOME/../markers_source/blur.c(95): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(101): $PROJECT_HOME/../markers_source/blur.c(101): identifier "yellowMarker_x" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(102): $PROJECT_HOME/../markers_source/blur.c(102): identifier "yellowMarker_y" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(111): $PROJECT_HOME/../markers_source/blur.c(111): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(127): $PROJECT_HOME/../markers_source/blur.c(127): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(127): $PROJECT_HOME/../markers_source/blur.c(127): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(127): $PROJECT_HOME/../markers_source/blur.c(127): expected a "}" (CRD-67)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(127): $PROJECT_HOME/../markers_source/blur.c(127): expected a "}" (CRD-67)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(91): $PROJECT_HOME/../markers_source/blur.c(91): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(95): $PROJECT_HOME/../markers_source/blur.c(95): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(95): $PROJECT_HOME/../markers_source/blur.c(95): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(101): $PROJECT_HOME/../markers_source/blur.c(101): identifier "yellowMarker_x" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(102): $PROJECT_HOME/../markers_source/blur.c(102): identifier "yellowMarker_y" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(111): $PROJECT_HOME/../markers_source/blur.c(111): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(115): $PROJECT_HOME/../markers_source/blur.c(115): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(115): $PROJECT_HOME/../markers_source/blur.c(115): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(91): $PROJECT_HOME/../markers_source/blur.c(91): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(95): $PROJECT_HOME/../markers_source/blur.c(95): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(95): $PROJECT_HOME/../markers_source/blur.c(95): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(101): $PROJECT_HOME/../markers_source/blur.c(101): identifier "yellowMarker_x" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(102): $PROJECT_HOME/../markers_source/blur.c(102): identifier "yellowMarker_y" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(111): $PROJECT_HOME/../markers_source/blur.c(111): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(115): $PROJECT_HOME/../markers_source/blur.c(115): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(115): $PROJECT_HOME/../markers_source/blur.c(115): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(91): $PROJECT_HOME/../markers_source/blur.c(91): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(95): $PROJECT_HOME/../markers_source/blur.c(95): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(95): $PROJECT_HOME/../markers_source/blur.c(95): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(101): $PROJECT_HOME/../markers_source/blur.c(101): identifier "yellowMarker_x" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(102): $PROJECT_HOME/../markers_source/blur.c(102): identifier "yellowMarker_y" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(111): $PROJECT_HOME/../markers_source/blur.c(111): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(115): $PROJECT_HOME/../markers_source/blur.c(115): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(115): $PROJECT_HOME/../markers_source/blur.c(115): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(91): $PROJECT_HOME/../markers_source/blur.c(91): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(95): $PROJECT_HOME/../markers_source/blur.c(95): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(95): $PROJECT_HOME/../markers_source/blur.c(95): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(101): $PROJECT_HOME/../markers_source/blur.c(101): identifier "yellowMarker_x" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(102): $PROJECT_HOME/../markers_source/blur.c(102): identifier "yellowMarker_y" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(111): $PROJECT_HOME/../markers_source/blur.c(111): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(115): $PROJECT_HOME/../markers_source/blur.c(115): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(115): $PROJECT_HOME/../markers_source/blur.c(115): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(101): $PROJECT_HOME/../markers_source/blur.c(101): identifier "yellowMarker_x" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(102): $PROJECT_HOME/../markers_source/blur.c(102): identifier "yellowMarker_y" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(111): $PROJECT_HOME/../markers_source/blur.c(111): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(115): $PROJECT_HOME/../markers_source/blur.c(115): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(115): $PROJECT_HOME/../markers_source/blur.c(115): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(101): $PROJECT_HOME/../markers_source/blur.c(101): identifier "yellowMarker_x" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(102): $PROJECT_HOME/../markers_source/blur.c(102): identifier "yellowMarker_y" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(111): $PROJECT_HOME/../markers_source/blur.c(111): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(115): $PROJECT_HOME/../markers_source/blur.c(115): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(115): $PROJECT_HOME/../markers_source/blur.c(115): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(101): $PROJECT_HOME/../markers_source/blur.c(101): identifier "yellowMarker_x" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(102): $PROJECT_HOME/../markers_source/blur.c(102): identifier "yellowMarker_y" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(113): $PROJECT_HOME/../markers_source/blur.c(113): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(117): $PROJECT_HOME/../markers_source/blur.c(117): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(117): $PROJECT_HOME/../markers_source/blur.c(117): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(101): $PROJECT_HOME/../markers_source/blur.c(101): identifier "yellowMarker_x" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(102): $PROJECT_HOME/../markers_source/blur.c(102): identifier "yellowMarker_y" is undefined (CRD-20)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(52): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v13': elapsed time 1.09 seconds, memory usage 302348kB, peak memory usage 360284kB (SOL-9)
go extract
# Info: Starting transformation 'compile' on solution 'solution.v13' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(53): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(53): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(53): Inlining routine 'markers' (CIN-14)
# Warning: $PROJECT_HOME/../markers_source/blur.c(72): Instantiating global variable 'acc' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(74): Instantiating global variable 'green_xy' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(101): Instantiating global variable 'yellow_xy' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../markers_source/blur.c(53): Optimizing block '/markers' ... (CIN-4)
# $PROJECT_HOME/../markers_source/blur.c(53): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(53): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../markers_source/blur.c(53): Inout port 'volume' is only used as an output. (OPT-11)
# Info: Optimizing partition '/markers': (Total ops = 216, Real ops = 51, Vars = 63) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 216, Real ops = 51, Vars = 59) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 216, Real ops = 51, Vars = 59) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 216, Real ops = 51, Vars = 63) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 216, Real ops = 51, Vars = 63) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 216, Real ops = 51, Vars = 59) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 170, Real ops = 39, Vars = 37) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 189, Real ops = 37, Vars = 37) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 189, Real ops = 37, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 189, Real ops = 37, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 168, Real ops = 37, Vars = 46) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 166, Real ops = 37, Vars = 22) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 166, Real ops = 37, Vars = 26) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 166, Real ops = 37, Vars = 23) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 166, Real ops = 37, Vars = 22) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 166, Real ops = 37, Vars = 26) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 166, Real ops = 37, Vars = 22) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 166, Real ops = 37, Vars = 26) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 166, Real ops = 37, Vars = 26) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 166, Real ops = 37, Vars = 22) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 170, Real ops = 40, Vars = 35) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 138, Real ops = 40, Vars = 28) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 136, Real ops = 40, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 136, Real ops = 40, Vars = 24) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 136, Real ops = 40, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 136, Real ops = 40, Vars = 24) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 136, Real ops = 40, Vars = 24) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 136, Real ops = 40, Vars = 20) (SOL-10)
# Design 'markers' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'markers.v44': elapsed time 9.95 seconds, memory usage 298092kB, peak memory usage 360284kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'markers.v44' (SOL-8)
# $PROJECT_HOME/../markers_source/blur.c(53): Loop '/markers/core/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/../markers_source/blur.c(53): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../markers_source/blur.c(53): I/O-Port inferred - resource 'volume:rsc' (from var: volume) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 8). (MEM-2)
# Info: Optimizing partition '/markers': (Total ops = 138, Real ops = 41, Vars = 27) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 138, Real ops = 41, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 138, Real ops = 41, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 138, Real ops = 41, Vars = 23) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 131, Real ops = 41, Vars = 25) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 128, Real ops = 40, Vars = 18) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 119, Real ops = 37, Vars = 15) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 108, Real ops = 33, Vars = 13) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 99, Real ops = 29, Vars = 12) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 96, Real ops = 28, Vars = 12) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 96, Real ops = 28, Vars = 19) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 96, Real ops = 28, Vars = 12) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 96, Real ops = 28, Vars = 19) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 255, Real ops = 55, Vars = 112) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 145, Real ops = 49, Vars = 28) (SOL-10)
# Design 'markers' contains '54' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'markers.v44': elapsed time 25.09 seconds, memory usage 298620kB, peak memory usage 360284kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'markers.v44' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../markers_source/blur.c(53): Prescheduled LOOP 'main' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/../markers_source/blur.c(53): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../markers_source/blur.c(53): Prescheduled SEQUENTIAL 'core' (total length 4 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 3, Area (Datapath, Register, Total) = 184.55, 0.00, 184.55 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 3, Area (Datapath, Register, Total) = 182.13, 0.00, 182.13 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 3, Area (Datapath, Register, Total) = 182.13, 0.00, 182.13 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'markers.v44': elapsed time 2.87 seconds, memory usage 298688kB, peak memory usage 360284kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'markers.v44' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'volume:rsc' (SCHD-15)
# Global signal 'vout:rsc.z' added to design 'markers' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'volume:rsc.z' added to design 'markers' for component 'volume:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/markers': (Total ops = 241, Real ops = 55, Vars = 68) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 229, Real ops = 54, Vars = 58) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 222, Real ops = 54, Vars = 51) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 165, Real ops = 49, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 162, Real ops = 49, Vars = 38) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 177, Real ops = 49, Vars = 53) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 167, Real ops = 49, Vars = 44) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 161, Real ops = 49, Vars = 38) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 177, Real ops = 49, Vars = 52) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 167, Real ops = 49, Vars = 44) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'markers.v44': elapsed time 2.37 seconds, memory usage 303008kB, peak memory usage 360284kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'markers.v44' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/markers': (Total ops = 288, Real ops = 95, Vars = 196) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 278, Real ops = 95, Vars = 188) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 233, Real ops = 69, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 223, Real ops = 69, Vars = 33) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 151, Real ops = 54, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 141, Real ops = 54, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 151, Real ops = 54, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 141, Real ops = 54, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 141, Real ops = 54, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 151, Real ops = 54, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 151, Real ops = 54, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 141, Real ops = 54, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 151, Real ops = 54, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 141, Real ops = 54, Vars = 32) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'markers.v44': elapsed time 1.82 seconds, memory usage 303324kB, peak memory usage 360284kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'markers.v44' (SOL-8)
# Warning: Reassigned operation if:acc#7:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2) (ASG-1)
# Info: Optimizing partition '/markers': (Total ops = 174, Real ops = 64, Vars = 171) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 164, Real ops = 64, Vars = 163) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 151, Real ops = 53, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 141, Real ops = 53, Vars = 33) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 151, Real ops = 53, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 141, Real ops = 53, Vars = 31) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 141, Real ops = 53, Vars = 31) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 151, Real ops = 53, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 151, Real ops = 53, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 141, Real ops = 53, Vars = 31) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 151, Real ops = 53, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 141, Real ops = 53, Vars = 31) (SOL-10)
# Warning: Reassigned operation and#2:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,3) (ASG-1)
# Warning: Reassigned operation and#1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,3) (ASG-1)
# Warning: Reassigned operation and:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,3) (ASG-1)
# Info: Optimizing partition '/markers': (Total ops = 177, Real ops = 63, Vars = 174) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 167, Real ops = 63, Vars = 166) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 179, Real ops = 63, Vars = 174) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 169, Real ops = 63, Vars = 166) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/markers': (Total ops = 179, Real ops = 63, Vars = 174) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 169, Real ops = 63, Vars = 166) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 148, Real ops = 53, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 138, Real ops = 53, Vars = 33) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 148, Real ops = 53, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 138, Real ops = 53, Vars = 31) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 148, Real ops = 53, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 138, Real ops = 53, Vars = 31) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: C:/FPGA/EIE-1stYear-project-FPGA/fpga_files/catapult_proj/markers/Catapult/markers.v44/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'markers.v44': elapsed time 11.09 seconds, memory usage 303328kB, peak memory usage 360284kB (SOL-9)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v13' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(73): $PROJECT_HOME/../markers_source/blur.c(73): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(80): $PROJECT_HOME/../markers_source/blur.c(80): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(80): $PROJECT_HOME/../markers_source/blur.c(80): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(96): $PROJECT_HOME/../markers_source/blur.c(96): more than one instance of overloaded function "abs" matches the argument list: (CRD-308)
# Warning:             function "abs(int)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(long)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(double)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(float)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(long double)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             argument types are: (ac_int<11, true>)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(97): $PROJECT_HOME/../markers_source/blur.c(97): more than one instance of overloaded function "abs" matches the argument list: (CRD-308)
# Warning:             function "abs(int)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(long)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(double)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(float)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(long double)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             argument types are: (ac_int<11, true>)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(99): $PROJECT_HOME/../markers_source/blur.c(99): more than one instance of overloaded function "abs" matches the argument list: (CRD-308)
# Warning:             function "abs(int)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(long)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(double)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(float)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(long double)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             argument types are: (ac_int<11, true>)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(100): $PROJECT_HOME/../markers_source/blur.c(100): more than one instance of overloaded function "abs" matches the argument list: (CRD-308)
# Warning:             function "abs(int)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(long)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(double)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(float)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(long double)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             argument types are: (ac_int<11, true>)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(100): $PROJECT_HOME/../markers_source/blur.c(100): more than one instance of overloaded function "abs" matches the argument list: (CRD-308)
# Warning:             function "abs(int)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(long)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(double)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(float)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(long double)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             argument types are: (ac_int<11, true>)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(101): $PROJECT_HOME/../markers_source/blur.c(101): more than one instance of overloaded function "abs" matches the argument list: (CRD-308)
# Warning:             function "abs(int)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(long)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(double)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(float)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             function "abs(long double)" (from translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c")
# Warning:             argument types are: (ac_int<11, true>)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v13' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(53): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v13': elapsed time 1.12 seconds, memory usage 316408kB, peak memory usage 370540kB (SOL-9)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v14' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v14' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(54): $PROJECT_HOME/../markers_source/blur.c(54): expression must have arithmetic or enum type (CRD-848)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(56): $PROJECT_HOME/../markers_source/blur.c(56): return value type does not match the function type (CRD-120)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v14' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(54): $PROJECT_HOME/../markers_source/blur.c(54): expression must have arithmetic or enum type (CRD-848)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(56): $PROJECT_HOME/../markers_source/blur.c(56): return value type does not match the function type (CRD-120)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v14' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(54): $PROJECT_HOME/../markers_source/blur.c(54): expression must have arithmetic or enum type (CRD-848)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v14' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(54): $PROJECT_HOME/../markers_source/blur.c(54): expression must have arithmetic or enum type (CRD-848)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v14' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(59): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v14': elapsed time 1.11 seconds, memory usage 322224kB, peak memory usage 374608kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v14' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(60): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(60): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(60): Inlining routine 'markers' (CIN-14)
# Warning: $PROJECT_HOME/../markers_source/blur.c(80): Instantiating global variable 'acc' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(84): Instantiating global variable 'green_xy' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(103): Instantiating global variable 'yellow_xy' which may be accessed outside this scope (CIN-18)
# Error: $PROJECT_HOME/../markers_source/blur.c(107): No definition for routine 'abs' (CIN-16)
# Error: Compilation aborted (CIN-5)
# Error: go compile: Failed compile
go compile
# Info: Starting transformation 'compile' on solution 'solution.v14' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(60): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(60): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(60): Inlining routine 'markers' (CIN-14)
# Warning: $PROJECT_HOME/../markers_source/blur.c(80): Instantiating global variable 'acc' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(84): Instantiating global variable 'green_xy' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(103): Instantiating global variable 'yellow_xy' which may be accessed outside this scope (CIN-18)
# Error: $PROJECT_HOME/../markers_source/blur.c(107): No definition for routine 'abs' (CIN-16)
# Error: Compilation aborted (CIN-5)
# Error: go compile: Failed compile
# File '$PROJECT_HOME/../markers_source/blur.h' saved
go compile
# Info: Starting transformation 'compile' on solution 'solution.v14' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(60): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(60): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(60): Inlining routine 'markers' (CIN-14)
# Warning: $PROJECT_HOME/../markers_source/blur.c(80): Instantiating global variable 'acc' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(84): Instantiating global variable 'green_xy' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(103): Instantiating global variable 'yellow_xy' which may be accessed outside this scope (CIN-18)
# Error: $PROJECT_HOME/../markers_source/blur.c(107): No definition for routine 'abs' (CIN-16)
# Error: Compilation aborted (CIN-5)
# Error: go compile: Failed compile
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.h} -updated
# Info: Branching solution 'solution.v15' at state 'new' (PRJ-2)
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v15' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(59): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v15': elapsed time 1.11 seconds, memory usage 327044kB, peak memory usage 379476kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v15' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(60): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(60): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(60): Inlining routine 'markers' (CIN-14)
# Warning: $PROJECT_HOME/../markers_source/blur.c(80): Instantiating global variable 'acc' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(84): Instantiating global variable 'green_xy' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(103): Instantiating global variable 'yellow_xy' which may be accessed outside this scope (CIN-18)
# Error: $PROJECT_HOME/../markers_source/blur.c(107): No definition for routine 'abs' (CIN-16)
# Error: Compilation aborted (CIN-5)
# Error: go compile: Failed compile
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.h' saved
# File '$PROJECT_HOME/../markers_source/blur.h' saved
# File '$PROJECT_HOME/../markers_source/blur.h' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v16' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../markers_source/blur.h' saved
# Input file has changed
solution file set {$PROJECT_HOME/../markers_source/blur.h} -updated
go compile
# Info: Starting transformation 'analyze' on solution 'solution.v16' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(59): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v16': elapsed time 1.12 seconds, memory usage 329524kB, peak memory usage 380784kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v16' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(60): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(60): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(60): Inlining routine 'markers' (CIN-14)
# Warning: $PROJECT_HOME/../markers_source/blur.c(80): Instantiating global variable 'acc' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(84): Instantiating global variable 'green_xy' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(103): Instantiating global variable 'yellow_xy' which may be accessed outside this scope (CIN-18)
# Error: $PROJECT_HOME/../markers_source/blur.c(107): No definition for routine 'abs' (CIN-16)
# Error: Compilation aborted (CIN-5)
# Error: go compile: Failed compile
# File '$PROJECT_HOME/../markers_source/blur.h' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v17' at state 'new' (PRJ-2)
# Input file has changed
solution file set {$PROJECT_HOME/../markers_source/blur.h} -updated
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v17' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(59): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v17': elapsed time 1.12 seconds, memory usage 331984kB, peak memory usage 382396kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v17' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(60): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(60): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(60): Inlining routine 'markers' (CIN-14)
# Warning: $PROJECT_HOME/../markers_source/blur.c(80): Instantiating global variable 'acc' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(84): Instantiating global variable 'green_xy' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(103): Instantiating global variable 'yellow_xy' which may be accessed outside this scope (CIN-18)
# Error: $PROJECT_HOME/../markers_source/blur.c(107): No definition for routine 'abs' (CIN-16)
# Error: Compilation aborted (CIN-5)
# Error: go compile: Failed compile
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go extract
# Info: Starting transformation 'compile' on solution 'solution.v17' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(60): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(60): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(60): Inlining routine 'markers' (CIN-14)
# Warning: $PROJECT_HOME/../markers_source/blur.c(80): Instantiating global variable 'acc' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(84): Instantiating global variable 'green_xy' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(103): Instantiating global variable 'yellow_xy' which may be accessed outside this scope (CIN-18)
# Error: $PROJECT_HOME/../markers_source/blur.c(107): No definition for routine 'abs' (CIN-16)
# Error: Compilation aborted (CIN-5)
# Error: go compile: Failed compile
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v18' at state 'new' (PRJ-2)
go extract
# Info: Starting transformation 'analyze' on solution 'solution.v18' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(53): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v18': elapsed time 1.11 seconds, memory usage 338232kB, peak memory usage 388196kB (SOL-9)
# Info: Starting transformation 'compile' on solution 'solution.v18' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(54): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(54): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(54): Inlining routine 'markers' (CIN-14)
# Warning: $PROJECT_HOME/../markers_source/blur.c(74): Instantiating global variable 'acc' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(78): Instantiating global variable 'green_xy' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(97): Instantiating global variable 'yellow_xy' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../markers_source/blur.c(54): Optimizing block '/markers' ... (CIN-4)
# $PROJECT_HOME/../markers_source/blur.c(54): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(54): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../markers_source/blur.c(54): Inout port 'volume' is only used as an output. (OPT-11)
# Info: Optimizing partition '/markers': (Total ops = 221, Real ops = 52, Vars = 64) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 221, Real ops = 52, Vars = 60) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 221, Real ops = 52, Vars = 60) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 221, Real ops = 52, Vars = 64) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 221, Real ops = 52, Vars = 64) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 221, Real ops = 52, Vars = 60) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 175, Real ops = 40, Vars = 38) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 194, Real ops = 38, Vars = 38) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 194, Real ops = 38, Vars = 42) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 194, Real ops = 38, Vars = 42) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 173, Real ops = 38, Vars = 47) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 179, Real ops = 38, Vars = 23) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 179, Real ops = 38, Vars = 27) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 179, Real ops = 38, Vars = 24) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 179, Real ops = 38, Vars = 23) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 179, Real ops = 38, Vars = 27) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 179, Real ops = 38, Vars = 23) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 179, Real ops = 38, Vars = 27) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 179, Real ops = 38, Vars = 27) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 179, Real ops = 38, Vars = 23) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 184, Real ops = 41, Vars = 37) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 151, Real ops = 41, Vars = 30) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 148, Real ops = 41, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 148, Real ops = 41, Vars = 25) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 148, Real ops = 41, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 148, Real ops = 41, Vars = 25) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 148, Real ops = 41, Vars = 25) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 148, Real ops = 41, Vars = 21) (SOL-10)
# Design 'markers' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'markers.v45': elapsed time 11.26 seconds, memory usage 319372kB, peak memory usage 388196kB (SOL-9)
# Info: Starting transformation 'architect' on solution 'markers.v45' (SOL-8)
# $PROJECT_HOME/../markers_source/blur.c(54): Loop '/markers/core/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/../markers_source/blur.c(54): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../markers_source/blur.c(54): I/O-Port inferred - resource 'volume:rsc' (from var: volume) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 8). (MEM-2)
# Info: Optimizing partition '/markers': (Total ops = 150, Real ops = 42, Vars = 28) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 150, Real ops = 42, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 150, Real ops = 42, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 150, Real ops = 42, Vars = 24) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 143, Real ops = 42, Vars = 26) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 140, Real ops = 41, Vars = 19) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 131, Real ops = 38, Vars = 16) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 120, Real ops = 34, Vars = 14) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 111, Real ops = 30, Vars = 13) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 108, Real ops = 29, Vars = 13) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 108, Real ops = 29, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 108, Real ops = 29, Vars = 13) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 108, Real ops = 29, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 280, Real ops = 58, Vars = 121) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 161, Real ops = 53, Vars = 29) (SOL-10)
# Design 'markers' contains '58' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'markers.v45': elapsed time 27.88 seconds, memory usage 319704kB, peak memory usage 388196kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'markers.v45' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../markers_source/blur.c(54): Prescheduled LOOP 'main' (4 c-steps) (SCHD-7)
# $PROJECT_HOME/../markers_source/blur.c(54): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../markers_source/blur.c(54): Prescheduled SEQUENTIAL 'core' (total length 4 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 3, Area (Datapath, Register, Total) = 184.55, 0.00, 184.55 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 3, Area (Datapath, Register, Total) = 182.13, 0.00, 182.13 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 3, Area (Datapath, Register, Total) = 182.13, 0.00, 182.13 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'markers.v45': elapsed time 3.60 seconds, memory usage 319724kB, peak memory usage 388196kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'markers.v45' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'volume:rsc' (SCHD-15)
# Global signal 'vout:rsc.z' added to design 'markers' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'volume:rsc.z' added to design 'markers' for component 'volume:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/markers': (Total ops = 268, Real ops = 59, Vars = 70) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 256, Real ops = 58, Vars = 60) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 249, Real ops = 58, Vars = 53) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 181, Real ops = 53, Vars = 42) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 178, Real ops = 53, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 193, Real ops = 53, Vars = 54) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 183, Real ops = 53, Vars = 45) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 177, Real ops = 53, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 193, Real ops = 53, Vars = 53) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 183, Real ops = 53, Vars = 45) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'markers.v45': elapsed time 2.89 seconds, memory usage 324372kB, peak memory usage 388196kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'markers.v45' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/markers': (Total ops = 299, Real ops = 98, Vars = 205) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 289, Real ops = 98, Vars = 197) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 246, Real ops = 72, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 236, Real ops = 72, Vars = 33) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 163, Real ops = 56, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 153, Real ops = 56, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 163, Real ops = 56, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 153, Real ops = 56, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 153, Real ops = 56, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 163, Real ops = 56, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 163, Real ops = 56, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 153, Real ops = 56, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 163, Real ops = 56, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 153, Real ops = 56, Vars = 32) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'markers.v45': elapsed time 2.28 seconds, memory usage 324752kB, peak memory usage 388196kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'markers.v45' (SOL-8)
# Warning: Reassigned operation if:acc#7:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2) (ASG-1)
# Info: Optimizing partition '/markers': (Total ops = 186, Real ops = 66, Vars = 183) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 176, Real ops = 66, Vars = 175) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 163, Real ops = 55, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 153, Real ops = 55, Vars = 33) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 163, Real ops = 55, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 153, Real ops = 55, Vars = 31) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 153, Real ops = 55, Vars = 31) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 163, Real ops = 55, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 163, Real ops = 55, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 153, Real ops = 55, Vars = 31) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 163, Real ops = 55, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 153, Real ops = 55, Vars = 31) (SOL-10)
# Warning: Reassigned operation and#2:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,3) (ASG-1)
# Warning: Reassigned operation and#1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,3) (ASG-1)
# Warning: Reassigned operation and:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,3) (ASG-1)
# Info: Optimizing partition '/markers': (Total ops = 189, Real ops = 65, Vars = 186) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 179, Real ops = 65, Vars = 178) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 191, Real ops = 65, Vars = 186) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 181, Real ops = 65, Vars = 178) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/markers': (Total ops = 191, Real ops = 65, Vars = 186) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 181, Real ops = 65, Vars = 178) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 160, Real ops = 55, Vars = 41) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 150, Real ops = 55, Vars = 33) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 160, Real ops = 55, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 150, Real ops = 55, Vars = 31) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 160, Real ops = 55, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 150, Real ops = 55, Vars = 31) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: C:/FPGA/EIE-1stYear-project-FPGA/fpga_files/catapult_proj/markers/Catapult/markers.v45/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'markers.v45': elapsed time 12.32 seconds, memory usage 324752kB, peak memory usage 388196kB (SOL-9)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v18' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v18' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# Error: $PROJECT_HOME/../markers_source/blur.c(103): $PROJECT_HOME/../markers_source/blur.c(103): expected an expression (CRD-29)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Warning: $PROJECT_HOME/../markers_source/blur.c(107): $PROJECT_HOME/../markers_source/blur.c(107): parsing restarts here after previous syntax error (CRD-12)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: $PROJECT_HOME/../markers_source/blur.c(107): $PROJECT_HOME/../markers_source/blur.c(107): expected a ";" (CRD-65)
# Warning:           detected during compilation of secondary translation unit "C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c"
# Error: Compilation aborted (CIN-5)
# Error: go analyze: Failed analyze
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v18' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(53): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v18': elapsed time 1.11 seconds, memory usage 342620kB, peak memory usage 393048kB (SOL-9)
go compile
# Info: Starting transformation 'compile' on solution 'solution.v18' (SOL-8)
# Generating synthesis internal form... (CIN-3)
# $PROJECT_HOME/../markers_source/blur.c(54): Found top design routine 'markers' specified by directive (CIN-52)
# $PROJECT_HOME/../markers_source/blur.c(54): Synthesizing routine 'markers' (CIN-13)
# $PROJECT_HOME/../markers_source/blur.c(54): Inlining routine 'markers' (CIN-14)
# Warning: $PROJECT_HOME/../markers_source/blur.c(74): Instantiating global variable 'acc' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(78): Instantiating global variable 'green_xy' which may be accessed outside this scope (CIN-18)
# Warning: $PROJECT_HOME/../markers_source/blur.c(97): Instantiating global variable 'yellow_xy' which may be accessed outside this scope (CIN-18)
# $PROJECT_HOME/../markers_source/blur.c(54): Optimizing block '/markers' ... (CIN-4)
# $PROJECT_HOME/../markers_source/blur.c(54): Inout port 'vin' is only used as an input. (OPT-10)
# $PROJECT_HOME/../markers_source/blur.c(54): Inout port 'vout' is only used as an output. (OPT-11)
# $PROJECT_HOME/../markers_source/blur.c(54): Inout port 'volume' is only used as an output. (OPT-11)
# Info: Optimizing partition '/markers': (Total ops = 233, Real ops = 56, Vars = 66) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 233, Real ops = 56, Vars = 62) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 233, Real ops = 56, Vars = 62) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 233, Real ops = 56, Vars = 66) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 233, Real ops = 56, Vars = 66) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 233, Real ops = 56, Vars = 62) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 187, Real ops = 44, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 206, Real ops = 42, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 206, Real ops = 42, Vars = 44) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 206, Real ops = 42, Vars = 44) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 185, Real ops = 42, Vars = 49) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 189, Real ops = 42, Vars = 27) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 189, Real ops = 42, Vars = 31) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 189, Real ops = 42, Vars = 28) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 189, Real ops = 42, Vars = 27) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 189, Real ops = 42, Vars = 31) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 189, Real ops = 42, Vars = 27) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 189, Real ops = 42, Vars = 31) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 189, Real ops = 42, Vars = 31) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 189, Real ops = 42, Vars = 27) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 199, Real ops = 45, Vars = 43) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 161, Real ops = 45, Vars = 35) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 157, Real ops = 45, Vars = 25) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 157, Real ops = 45, Vars = 29) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 157, Real ops = 45, Vars = 25) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 157, Real ops = 45, Vars = 29) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 157, Real ops = 45, Vars = 29) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 157, Real ops = 45, Vars = 25) (SOL-10)
# Design 'markers' was read (SOL-1)
# Info: Completed transformation 'compile' on solution 'markers.v46': elapsed time 11.69 seconds, memory usage 327864kB, peak memory usage 393048kB (SOL-9)
go extract
# Info: Starting transformation 'architect' on solution 'markers.v46' (SOL-8)
# $PROJECT_HOME/../markers_source/blur.c(54): Loop '/markers/core/main' is left rolled. (LOOP-4)
# $PROJECT_HOME/../markers_source/blur.c(54): I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
# $PROJECT_HOME/../markers_source/blur.c(54): I/O-Port inferred - resource 'volume:rsc' (from var: volume) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 8). (MEM-2)
# Info: Optimizing partition '/markers': (Total ops = 159, Real ops = 46, Vars = 32) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 159, Real ops = 46, Vars = 25) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 159, Real ops = 46, Vars = 21) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 159, Real ops = 46, Vars = 28) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 152, Real ops = 46, Vars = 30) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 149, Real ops = 45, Vars = 23) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 140, Real ops = 42, Vars = 20) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 129, Real ops = 38, Vars = 18) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 120, Real ops = 34, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 117, Real ops = 33, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 117, Real ops = 33, Vars = 24) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 117, Real ops = 33, Vars = 17) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 117, Real ops = 33, Vars = 24) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 332, Real ops = 68, Vars = 151) (SOL-10)
# Info: Optimizing partition '/markers/core': (Total ops = 169, Real ops = 58, Vars = 34) (SOL-10)
# Design 'markers' contains '63' real operations. (SOL-11)
# Info: Completed transformation 'architect' on solution 'markers.v46': elapsed time 28.77 seconds, memory usage 328260kB, peak memory usage 393048kB (SOL-9)
# Info: Starting transformation 'allocate' on solution 'markers.v46' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Info: Select qualified components for data operations ... (CRAAS-3)
# Info: Apply resource constraints on data operations ... (CRAAS-4)
# $PROJECT_HOME/../markers_source/blur.c(54): Prescheduled LOOP 'main' (5 c-steps) (SCHD-7)
# $PROJECT_HOME/../markers_source/blur.c(54): Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
# $PROJECT_HOME/../markers_source/blur.c(54): Prescheduled SEQUENTIAL 'core' (total length 5 c-steps) (SCHD-8)
# Info: Initial schedule of SEQUENTIAL 'core': Latency = 4, Area (Datapath, Register, Total) = 206.55, 0.00, 206.55 (CRAAS-11)
# At least one feasible schedule exists. (CRAAS-9)
# Info: Optimized LOOP 'main': Latency = 4, Area (Datapath, Register, Total) = 204.13, 0.00, 204.13 (CRAAS-10)
# Info: Final schedule of SEQUENTIAL 'core': Latency = 4, Area (Datapath, Register, Total) = 204.13, 0.00, 204.13 (CRAAS-12)
# Resource allocation and scheduling done. (CRAAS-2)
# Netlist written to file 'schedule.gnt' (NET-4)
# Info: Completed transformation 'allocate' on solution 'markers.v46': elapsed time 3.60 seconds, memory usage 328260kB, peak memory usage 393048kB (SOL-9)
# Info: Starting transformation 'schedule' on solution 'markers.v46' (SOL-8)
# Performing concurrent resource allocation and scheduling on '/markers/core' (CRAAS-1)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)
# Warning: Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'volume:rsc' (SCHD-15)
# Global signal 'vout:rsc.z' added to design 'markers' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
# Global signal 'volume:rsc.z' added to design 'markers' for component 'volume:rsc:mgc_out_stdreg' (LIB-3)
# Info: Optimizing partition '/markers': (Total ops = 284, Real ops = 64, Vars = 83) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 272, Real ops = 63, Vars = 73) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 265, Real ops = 63, Vars = 66) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 198, Real ops = 58, Vars = 54) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 195, Real ops = 58, Vars = 51) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 210, Real ops = 58, Vars = 66) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 200, Real ops = 58, Vars = 57) (SOL-10)
# Info: Optimizing partition '/markers/markers:core/core': (Total ops = 194, Real ops = 58, Vars = 51) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 210, Real ops = 58, Vars = 65) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 200, Real ops = 58, Vars = 57) (SOL-10)
# Report written to file 'cycle.rpt'
# Netlist written to file 'cycle.v' (NET-4)
# Info: Completed transformation 'schedule' on solution 'markers.v46': elapsed time 2.99 seconds, memory usage 332260kB, peak memory usage 393048kB (SOL-9)
# Info: Starting transformation 'dpfsm' on solution 'markers.v46' (SOL-8)
# Performing FSM extraction... (FSM-1)
# Info: Optimizing partition '/markers': (Total ops = 332, Real ops = 112, Vars = 244) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 322, Real ops = 112, Vars = 236) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 281, Real ops = 87, Vars = 48) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 271, Real ops = 87, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 187, Real ops = 71, Vars = 47) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 177, Real ops = 71, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 187, Real ops = 71, Vars = 47) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 177, Real ops = 71, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 177, Real ops = 71, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 187, Real ops = 71, Vars = 47) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 187, Real ops = 71, Vars = 47) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 177, Real ops = 71, Vars = 39) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 187, Real ops = 71, Vars = 47) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 177, Real ops = 71, Vars = 39) (SOL-10)
# Info: Completed transformation 'dpfsm' on solution 'markers.v46': elapsed time 2.45 seconds, memory usage 332576kB, peak memory usage 393048kB (SOL-9)
# Info: Starting transformation 'extract' on solution 'markers.v46' (SOL-8)
# Warning: Reassigned operation if:acc#7:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,1,0,2) (ASG-1)
# Info: Optimizing partition '/markers': (Total ops = 199, Real ops = 74, Vars = 196) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 189, Real ops = 74, Vars = 188) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 185, Real ops = 68, Vars = 48) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 175, Real ops = 68, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 185, Real ops = 68, Vars = 46) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 175, Real ops = 68, Vars = 38) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 175, Real ops = 68, Vars = 38) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 185, Real ops = 68, Vars = 46) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 185, Real ops = 68, Vars = 46) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 175, Real ops = 68, Vars = 38) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 185, Real ops = 68, Vars = 46) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 175, Real ops = 68, Vars = 38) (SOL-10)
# Warning: Reassigned operation and#2:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,3) (ASG-1)
# Warning: Reassigned operation and#1:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,3) (ASG-1)
# Warning: Reassigned operation and:mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,3) (ASG-1)
# Info: Optimizing partition '/markers': (Total ops = 201, Real ops = 73, Vars = 198) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 191, Real ops = 73, Vars = 190) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 203, Real ops = 73, Vars = 198) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 193, Real ops = 73, Vars = 190) (SOL-10)
# Netlist written to file 'schematic.nlv' (NET-4)
# Info: Optimizing partition '/markers': (Total ops = 203, Real ops = 73, Vars = 198) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 193, Real ops = 73, Vars = 190) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 181, Real ops = 68, Vars = 48) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 171, Real ops = 68, Vars = 40) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 181, Real ops = 68, Vars = 46) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 171, Real ops = 68, Vars = 38) (SOL-10)
# Info: Optimizing partition '/markers': (Total ops = 181, Real ops = 68, Vars = 46) (SOL-10)
# Info: Optimizing partition '/markers/markers:core': (Total ops = 171, Real ops = 68, Vars = 38) (SOL-10)
# Report written to file 'rtl.rpt'
# Netlist written to file 'rtl.v' (NET-4)
# generate concat
# order file name is: rtl.v_order.txt
# Add dependent file: ./rtl_mgc_ioport.v
# Add dependent file: ./rtl_mgc_ioport_v2001.v
# Add dependent file: ./rtl.v
# Finished writing concatenated file: C:/FPGA/EIE-1stYear-project-FPGA/fpga_files/catapult_proj/markers/Catapult/markers.v46/concat_rtl.v
# Synthesis timing script written to file './rtl.v.psr_timing'
# IO timing constraints written to synthesis script file
# Synthesis script written to file 'rtl.v.psr'
# Info: Completed transformation 'extract' on solution 'markers.v46': elapsed time 12.73 seconds, memory usage 332692kB, peak memory usage 393048kB (SOL-9)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# Info: Branching solution 'solution.v18' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
go analyze
# Info: Starting transformation 'analyze' on solution 'solution.v18' (SOL-8)
# Front End called with arguments: -- {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.h} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\blur.c} {C:\FPGA\EIE-1stYear-project-FPGA\fpga_files\catapult_proj\markers_source\shift_class.h} (CIN-69)
# Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
# $PROJECT_HOME/../markers_source/blur.c(52): Pragma 'hls_design<top>' detected on routine 'markers' (CIN-6)
# Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v18': elapsed time 1.11 seconds, memory usage 350968kB, peak memory usage 402212kB (SOL-9)
# Input file has changed
go new
solution file set {$PROJECT_HOME/../markers_source/blur.c} -updated
# Info: Branching solution 'solution.v19' at state 'new' (PRJ-2)
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
# File '$PROJECT_HOME/../markers_source/blur.c' saved
project save
# Saving project file 'C:/FPGA/EIE-1stYear-project-FPGA/fpga_files/catapult_proj/markers/Catapult.ccs'. (PRJ-5)
quit -f
