Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 6a391f9094804e8d9d7229e092889956 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot ALU_UART_INTFC_tb_func_synth xil_defaultlib.ALU_UART_INTFC_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.BaudRateGenerator_default
Compiling module xil_defaultlib.reciever
Compiling module xil_defaultlib.transmitter
Compiling module xil_defaultlib.top_UART
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.ALU
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1(INIT=2'b10)
Compiling module xil_defaultlib.interfazUART
Compiling module unisims_ver.OBUF
Compiling module xil_defaultlib.ALU_UART_INTFC
Compiling module xil_defaultlib.ALU_UART_INTFC_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ALU_UART_INTFC_tb_func_synth
