 
 
 
 
行政院國家科學委員會專題研究計畫成果報告 
無線光通訊之智慧型盲人預警監控及導引網路系統 
子計劃一：無線光傳收機之研製 
 
 
 
【第一年】計畫編號：NSC 93-2745-E-032-002-URD 
執行期限：93 年 8 月 1 日至 94 年 7 月 31 日 
 
【第二年】計畫編號：NSC 93-2745-E-032-002-URD 
執行期限：94 年 8 月 1 日至 95 年 7 月 31 日 
 
【第三年】計畫編號：NSC 93-2745-E-032-002-URD 
執行期限：95 年 8 月 1 日至 96 年 7 月 31 日 
 
 
主  持  人：江正雄      淡江大學電機系 
協同主持人：饒建奇      淡江大學電機系 
            郭建宏      淡江大學電機系 
 
 2
附圖表目錄 
圖 1. 光纖通訊示意圖                                             18 
圖 2. 無線光通訊系統示意圖                                          18 
圖 3. 無線光通訊系統類比前端方塊圖                                  18 
圖 4. PIN Photodiode 等效電路                                        19 
圖 5. 各種材料 PIN Photodiode 之波長回應曲線圖                        19 
圖 6. 接收器類比前端電路                                            19 
圖 7. 轉阻放大器(TIA)電路                                           20 
圖 8. 單端轉雙端電路                                                20 
圖 9. 限制放大器(LA)電路                                            20 
圖 10.Offset Subtractor電路                                            21 
圖 11.Gain Stages 電路架構(Cherry-Hooper Amp.)                         21 
圖 12.Output Buffer 電路                                              22 
圖 13.Offset Cancellation 電路架構                                      22 
圖 14.TIA 之 frequency response                                        22 
圖 15.LA 之 frequency response                                         23 
圖 16.10Gb/s TIA 架構                                               23 
圖 17.三階主動回授之增益級架構                                      24 
圖 18.兩級三階交錯式主動回授之增益級架構                            24 
圖 19.整體 LA 增益級架構                                            24 
圖 20.Offset Cancellation 電路                                          25 
圖 21.採用fT Doubler之Output Buffer                                   25 
圖 22.TIA 模擬之(a)frequency response 與(b)eye diagram                    26 
圖 23.LA模擬之(a)frequency response與(b)eye diagram                     26 
表 1. PIN Photodiode 規格比較表                                       27 
表 2. 1998–2004 之 TIA 效能比較表                                     28 
表 3. 10-G/s TIA 之效能比較表                                         29 
表 4. 10-G/s LA 之效能比較表                                         29 
 
 4
【第二年】 
本研究為應用在無線光通訊系統類比接收器前端電路之研究，包括一般光纖
通訊接收器前端電路常用的原理、矽質光偵測元件及轉阻放大器電路與利用回
授架構設計的限制放大器的研究，主要目標為製作一包含光偵測元件之低功
率、高傳輸速率及高頻寬的類比接收器前端電路。 
本研究設計出一適用於 SONET OC-48 之轉阻放大器與限制放大器電路，轉
阻放大器採用 Open-loop 的架構，並使用了 RGC 輸入級、主動電感以及主動回
授來增加頻寬，其轉阻增益可達 54.5 dBΩ且頻寬可達 5.47 GHz,而限制放大器
使用了具有地方回授架構之 Cherry-Hooper 放大器，並於每級採用主動電感來增
大頻寬，其整體電壓增益為 61 dB, 且頻寬為 5 GHz。 
關鍵詞：轉組放大器 (Transimpedance Amplifier, TIA)、限制放大器 (Limiting 
Amplifier, LA)、Cheery-Hooper 放大器 (Cheery-Hooper Amplifier)。 
【第三年】 
本研究以光纖通訊接收器為主軸，依舊有之電路架構為設計主軸，並增加了
一些寬頻技巧，將電路延伸至適用於 10-Gb/s (SONET OC-192)之系統，並達到
其要求之各項規格。 
本設計所提出之轉阻放大器改良了原有的 RGC 輸入架構，沿用了主動電感，
並於增益級新增了交錯式主動回授的架構，電路效能可達到 56 dBΩ之轉阻增益
與 8.27 GHz 之頻寬。 
而限制放大器方面，在Gain Stage中全面改採三階式主動回授增益級，並使用
交錯式主動回授來抑制gain peaking，而output buffer則使用fT Doubler之電路來達
到寬頻的效果，整體LA可達到 44.5 dB之差動增益與 10.3 GHz之頻寬。 
關鍵詞：主動電感 (Active-inductor peaking)、交叉式主動回授 (Intersecting Active 
Feedback)、交錯式主動回授 (Interleaving Active Feedback)。
 6
【2nd year】 
In this project, we do the research of the receiver analog front end for the 
applications in wireless optical communications. The research mainly contains the 
concepts of the analog front-end circuits in a general fiber optical receiver, which 
includes the Si photo detectors, the transimpedance amplifiers (TIAs) and the limiting 
amplifier (LAs) with feedback architecture. The major goal is to design a low power, 
high transmission rate, and high bandwidth receiver analog front end. 
In this research, we design a TIA and an LA for the specifications of SONET 
OC-48. The TIA employs the Regulated Cascode input state, active inductor, and 
active feedback to extend the bandwidth. It possesses a transimpedance gain of 54.5 
dBΩ and a bandwidth of 5.47 GHz. The LA uses the Cherry-Hooper amplifiers with 
the local feedback. Each stages has the active inductor for bandwidth extension. The 
overall LA has a voltage gain of 61 dB and a bandwidth of 5GHz. 
Keywords: Transimpedance Amplifier (TIA), Limiting Amplifier (LA), 
Cheery-Hooper Amplifier. 
【3rd year】 
Based on the fiber optical receiver and the former circuit design, this project 
extends the design to the level of 10 Gb/s (SONET OC-192). The proposed TIA uses 
the modified RGC input stage and continues using the active inductor. In the gain 
stage, an intersecting active feedback is used for wider bandwidth. The TIA achieves a 
transimpedance gain of 56 dBΩ and a bandwidth of 8.27 GHz. In the part of the LA, 
the gain stage employs the third-order gain stages to replace the former 
Cherry-Hooper architecture. Each stage has the local active feedback, and the 
interleaving active feedback is added between each two stages to suppress the excess 
of the gain peaking. The fT Doubler is used as an output buffer for the purpose of 
wideband. The overall LA achieves a differential gain of 44.5 dB and a bandwidth of 
10.3 GHz. 
Keywords: Active-inductor peaking, Intersecting Active Feedback, Interleaving 
Active Feedback. 
 8
路中來達成目標之效能，本研究主要目的即為找尋適合之技巧來實現我們的電
路。 
【第三年】 
由於無線之規格訂定上相當困難，本計劃我們決定採用現有之光纖網路規格
(SONET)來設計電路，並將之前的電路加以改進，已達到更進一層的系統，即
10-Gb/s (SONET OC-192)之系統規格。整體的電路架構與之前的設計差不多，主
要差別在於寬頻技巧的延伸與改良，其中轉組放大器改良了輸入電路與增益級之
回授系統架構，而限制放大器則全面改變了原先之增益級以及輸出 buffer，這些
寬頻技巧大大的提升了電路的效能，對於往後的寬頻電路之設計都有相當好的參
考與幫助。 
另外直得一提的是，本設計整體並未使用任合被動電感，此設計能將電路之
面積大幅的降低，如此一來，其晶片實現之成本便能降低，並且能更符合可攜式
應用之要求。 
 
 
 
 
 
 
 
 
二、 結果與討論 
 10
依照第一年所訂定之規格,本年設計接收器類比前端電路之主要電路如下: 
1. 轉阻放大器(Transimpedance Amplifier, TIA) 
如圖 7 之 TIA 電路所示，輸入端透過 RGC(Regulated Cascode)的技巧來增加
頻寬，中間電流放大級使用了 inductor peaking 增加頻寬，後端則有共源級 local 
feedback 的主動回授來達到頻寬的提昇。 
另外因為 TIA 為單端輸出，而 LA 為雙端輸入，因此在 TIA 與 LA 之間需一
個將單端訊號轉成雙端訊號之電路如圖 8 所示。 
 
2.限制放大器(Limiting Amplifier, LA) 
限制放大器包含 Offset Subtractor、Gain Stages、Output buffer 及 Offset 
Cancellation 如圖 9 所示。 
由 TIA 轉成的電壓訊號輸入 Offset Subtractor，並與最後端輸出訊號拉回作相
減，及電路架構 (如圖 10 所示 )與後面的 Gain Stages 架構類似，都是以
Cherry-Hooper Amplifier 作為主要架構。 
接著訊號進入 Gain Stages，每級的架構為 Cherry-Hooper 放大器(如圖 11 所
示)，其主要特色為其內部回授的架構使各節點所見之阻值都較其他架構來得
小，進而輕易地提升了其寬頻。我們並於每級加上 inductor peaking 之技巧來額
外加大頻寬。 
Inductor peaking 為目前相當普遍的一個取代被動電感的技巧，主要是在 diode 
connect 的電晶體上放置電阻，其功能相當於電感，可以提升頻寬。 
最後，Gain Stages 放大後的訊號進入 Output Buffer 電路，其架構為簡單的共
源級放大級(如圖 12 所示)，主要是為了能夠推動外面連接的電纜線與示波器之
負載，同樣地我們加了 inductor peaking 技巧。 
Offset Cancellation電路主要為一使用主動CMOS電阻、電容之低通濾波器(如
圖 13)，主要是將 Gain Stages 輸出訊號低頻部份萃取出來，與輸入做相減來消除
Offset。 
 12
圖 21 所示)。 
由模擬結果可知(圖 22、圖 23)，本次所設計轉阻放大器之轉阻增益可達 56 
dBΩ，且頻寬可達 8.27 GHz,而限制放大器之差動增益為 44.5 dB, 且頻寬為 10.3 
GHz。 
表二列出本研究設計之 TIA 與近幾年所提出 10-Gb/s TIA 之比較表，而表三
則為本研究所提出之 LA 與近年其他作品之比較。由比較表可得知，在沒有採用
任何被動電感的情況下，電路的效能與使用電感之電路得以並駕齊驅，甚至更
好，因此在效能相當的情況下，晶片的面積能比一般的電路來得小，成本亦為
之降低。 
本次設計電路的特色如下: 
(1.)TIA 的輸入端採用改良式 RGC，其架構中之 source follower 可隔離原本
RGC 的電容效應，使得 TIA 的頻寬更增加。 
(2.)TIA 增益級所使用之交叉式主動回授除了能加大頻寬，還能些微抑制 gain 
peaking。 
(3.)LA 方面，利用交錯式主動回授架構，原本回授所產生的 gain peaking 得
以抑制，使得最大平坦響應下的頻寬能更加的大。 
 
 
 
 
 
 
 
 
 
 14
四、 參考文獻 
[1] www.uec.com.tw 
[2] www.hamamatsu.com 
[3] M. Ingels and M. S. J. Steyaert, “A 1-Gb/s, 0.7-μm CMOS optical receiver with 
full rail-to-rail output swing,” IEEE J. Solid-State Circuits, vol. 34, pp. 971–977, 
July 1999. 
[4] S. M. Park and C. Toumazou, “Low noise current-mode CMOS transimpedance 
amplifier for giga-bit optical communication,” in Proc. IEEE Int. Symp. Circuits 
and Systems (ISCAS), vol. 1, June 1998, pp. 293–296. 
[5] B. Razavi, “A 622 Mb/s 4.5 pA/√Hz CMOS transimpedance amplifier,” in IEEE 
Int. Solid-State Circuits Conf. (ISSCC) Dig. Tech. Papers, Feb. 2000, pp. 
162–163. 
[6] S. M. Park and H. J. Yoo, “1.25-Gb/s regulated cascode CMOS transimpedance 
amplifier for gigabit ethernet applications,” IEEE J. Solid-State Circuits, Vol. 39, 
pp.112–121,  Jan. 2004. 
[7] S. S. Mohan, M. del Mar Hershenson, S. P. Boyd, and T. H. Lee, “Bandwidth 
extension in CMOS with optimized on-chip inductors,” IEEE J. Solid-State 
Circuits, vol. 35, pp. 346–355, Mar. 2000. 
[8] K. Schrödinger, J. Stimma, and M. Mauthe, “A fully integrated CMOS receiver 
front-end for optic gigabit ethernet,” IEEE J. Solid-State Circuits, vol. 37, pp. 
874–880, July 2002. 
[9] W. Z. Chen and C. H. Lu, “A 2.5 Gbps CMOS optical receiver analog front-end,” 
in Proc. IEEE Custom Integrated Circuits Conf., May 2002, pp. 359–362. 
[10]J. Lee, S.-J. Song, S. M. Park, C.-M. Nam, Y.-S. Kwon, and H.-J. Yoo, “A 
multichip on oxide 1 Gb/s 80 dB fully-differential CMOS transimpedance 
amplifier for optical interconnect applications,” in IEEE Int. Solid-State Circuits 
Conf. (ISSCC) Dig. Tech. Papers, Feb. 2002, pp. 80–81. 
[11]S. M. Park, J. Lee, and H.-J. Yoo, “1-Gb/s 80-dB Fully Differential CMOS 
Transimpedance Amplifier in Multichip on Oxide Technology for Optical 
 16
[21] C. H. Wu, C. H. Lee, W. S. Chen, and S. I. Liu, “CMOS Wideband Amplifiers 
Using Multiple Inductive-Series Peaking Technique,” IEEE J. Solid-State 
Circuits, vol. 40, no. 2, pp. 548–552, Feb. 2005. 
[22] H. H. Kim, S. Chandrasekhar, C. A. Burrus, Jr., and J. Bauman, “A Si BiCMOS 
Transimpedance Amplifier for 10-Gb/s SONET Receiver,” IEEE J. Solid-State 
Circuits, vol. 36, no. 5, pp. 769–776, May. 2001. 
[23] H. Y. Huang, J. C. Chien, and L. H. Lu, “A 10-Gb/s Inductorless CMOS Limiting 
Amplifier With Third-Order Interleaving Active Feedback,” IEEE J. Solid-State 
Circuits, vol. 42, no. 5, pp. 1111–1120, May 2007. 
[24] S. Galal and B. Razavi, “10 Gb/s Limiting Amplifier and Laser/Modulator Driver 
in 0.18-μm CMOS Technology,” IEEE J. Solid-State Circuits, vol. 38, no. 12, pp. 
2138–2146, Dec. 2003. 
[25] R. Tao and M. Berroth, “10-Gb/s CMOS Limiting Amplifier for Optical Links,” 
in Proc. IEEE Eur. Solid-State Circuits Conf. (ESSCIRC), Sept. 2003, pp. 
285–287. 
 
 18
圖 3. 無線光通訊系統類比前端方塊圖。 
 
圖 4. PIN Photodiode 等效電路。 
 
 
圖 5. 各種材料 PIN Photodiode 之波長回應曲線圖。 
 
圖6. 接收器類比前端電路。 
 20
 
圖10. Offset Subtractor電路。 
 
 
圖11. Gain Stages電路架構(Cherry-Hooper Amp.)。 
 
 22
  
圖15. LA之frequency response。 
 
M2
IinCPD
M3X1
RX1
T1
M1
M4
R1 R2
G1 G2
VDD
RAI1
MF1
G3
R3
MF2
Vout
T2
RT1RT2
X2
X3
BIAS RGC TIA Core Gain Stage  
圖16. 10Gb/s TIA架構。 
 
 24
 圖20. Offset Cancellation電路。 
 
 
圖21. 採用fT Doubler之Output Buffer。 
 
 
(a) 
 26
 1. UEC© [1]: 
 Peak 
Sensitivity 
Wavelength 
λp (nm) 
Light Current 
@940nm,0.5mW/cm2
IL (μA) 
Terminal 
Cap. 
@1MHz 
Ct (pF) 
Active 
Area 
(mm2)
PTD-0027 N/A 2 1.3 0.18 
PTD-0035 N/A 2.7 2.5 0.48 
 Peak 
Sensitivity 
Wavelength 
λp (nm) 
Light Current 
@940nm,0.5mW/cm2
IL (μA) 
Terminal 
Cap. 
@1MHz 
Ct (pF) 
Active 
Area 
(mm2)
PTD-0060 N/A 10.5 5.5 1.58 
PTD-0090 N/A 25 12 4.06 
PTD-0120 N/A 38 22 7.7 
2. HAMAMATSU© [2]: 
 Peak 
Sensitivity 
Wavelength 
λp (nm) 
Photo 
Responsivity@ λp
R (A/W) 
Terminal 
Cap. 
@1MHz 
Ct (pF) 
Active 
Area 
(mm2)
S3590-02 920 0.62 75 10×10
S2506-02 960 0.56 15 7.7 
S8255 900 0.53 3 7.0 
S8314 800 0.2 4 0.5 
S3883 840 0.6 6 1.7 
表 1. PIN Photodiode 規格比較表。 
 
 
 
 
 
 
 
 
 
 
 28
 Parameter [18] [19] [20] [21] [22] 
This 
Work 
Technology 
0.18 μm 
CMOS 
0.18 μm 
CMOS 
0.18 μm 
CMOS 
0.18 μm 
CMOS 
0.25 μm 
BiCMOS 
0.18 μm 
CMOS 
Supply Voltage 
(V) 
1.8 1.8 1.8 1.8 5 1.8 
PD Cap. (fF) - 300 300 250 100 300 
RT (dBΩ) 50 61 58 61 55 56 
BW (GHz) 8 7.7 6.3 7.2 9 8.27 
Power 
Dissipation 
(mW) 
33 - - 70.2 140 35 
Inductors 2 0 0 8 4 0 
表 3. 10-G/s TIA 之效能比較表。 
 
Parameter [18] [23] [20] [24] [25] 
This 
Work 
Technology 
0.18 μm 
CMOS 
0.18 μm 
CMOS 
0.18 μm 
CMOS 
0.18 μm 
CMOS 
0.18 μm 
CMOS 
0.18 μm 
CMOS 
Supply Voltage 
(V) 
1.8 1.8 1.8 1.8 2.4 1.8 
Load Cap. (fF) 150 - - - - 300 
Diff. Gain (dB) 46 42 37 50 30 44.5 
BW (GHz) 8.4 9 6.7 9.4 6.5 10.3 
Power 
Dissipation 
(mW) 
185 189 - 150 120 226 
Inductors 14 0 0 26 10 0 
表 4. 10-Gb/s LA 之效能比較表。 
 
 30
A LOW POWER WIDE BANDWIDTH SECOND ORDER CONTINUOUS TIME 
SIGMA DELTA MODULATOR WITH SINGLE AMPLIFIER SCHEME 
 
Ming-Chi Tsai, Hsin-Liang Chen, and Jen-Shiun Chiang 
Department of Electrical Engineering, Tamkang University 
Tamsui, Taipei, Taiwan 
E-mail: chiang@ee.tku.edu.tw
 
 
Abstract 
This work presents a new low power second order 
continuous time sigma delta modulator with single 
operational amplifier and compensated passive filter for 
wide bandwidth applications. For optimizing the 
frequency response of the proposed circuit, two 
compensated inverters are used to increase about 10dB of 
the signal to noise and distortion ratio. An experimental 
modulator is designed with 2.3mW of power dissipation 
and 67dB of signal to noise and distortion ratio for 
wideband code division multiple access applications. 
1. Introduction 
Recently, the research papers of continuous time sigma 
delta modulator (CTSDM) focused more on the wide 
bandwidth applications [1, 2, 3, 4, 5] because of the 
efficiency between speed and power consumption. The 
power consumption of the reported CTSDMs takes only 
several milli-watts to be applied to many wide bandwidth 
systems, such as digital subscriber line (xDSL), wireless 
local area network (WLAN), and wideband code division 
multiple accesses (WCDMA). In this work, a new low 
power second order CTSDM architecture with the 
approach of reducing the number of operational amplifier 
(op amp) for wide bandwidth applications is proposed. In 
order to reduce the power consumption, the first stage of 
the proposed modulator is made by a passive filter to 
minimize the signal magnitude, and the second stage is an 
active integrator to drive the quantizer. Therefore, a low 
power second order SDM can be implemented with only 
one op amp. Furthermore, to increase the performance of 
this modulator, two compensated inverters are added at 
the output of the passive stage to isolate the two stages to 
optimize the frequency response of the proposed circuit. 
This arrangement can increase the signal to noise and 
distortion ratio (SNDR) by about 10dB more than the 
modulator that is without compensated inverters. 
The rest of this paper is organized as follows: in Section II, 
the proposed architecture and the system simulation are 
illustrated, and the specifications of the proposed 
modulator are presented. Section III discusses the circuit 
design. Section IV shows the post process simulation 
results and comparisons with other research works. 
Finally, a brief conclusion is given in Section V. 
2. System Level Design 
In this paper, the proposed CTSDM is transferred from the 
DTSDM as shown in the Fig. 3(a) [6]. The loop transfer 
function is as (1). By the impulse invariant transformation 
with NRZ DAC, the equivalent loop transfer function is as 
(2). The equivalent CTSDM is shown in the Fig. (b). 
1 1
2
1 1( ) 1.4 0.84( )1 1
z zH z
z z
− −
− −
= +
− −
                                    (1) 
2
2 2
0.98 0.84 1 1( ) 0.98 0.857s sH s
s s s
+
= = +                       (2) 
(a) 
 
(b) 
(c) 
Figure 1. (a) The DTSDM in [4], (b) the equivalent CTSDM of [4] by 
impulse invariant transformation, (c) the proposed CT single loop SDM.
For the target to reduce the number of the opamp, the two 
feedback loop DTSDM is transferred to the single 
feedback loop CTSDM as Fig. 3(c). In the traditional 
design of second order filter with single opamp, there are 
Sallen-Key filter and single-amplifier biquad (SAB) filter 
can be considered to reduce the number of the opamp. 
However, the transfer functions of these two filters are 
both have second order denominator. They are not suit to 
be utilized in this paper. Therefore, a passive network is 
used as the first filter in front of the active RC-integrator 
to approach (2). The transfer function of the first passive 
network is (3).  
p
z
s
ssT
ω
ω
+
+
=)(                                                                 (3) 
In this paper, a passive filter is used in the first stage. 
Since the noises of the resistors are assumed to be 
independent, the total noise of the equivalent input noise 
will increase in the positive proportion to the increased 
number of the resistor. Therefore, noise will be a critical 
point in this paper. According to the noise small signal 
analysis, the total equivalent noise voltages of the loop 
filter in this design are 76uV and 163uV at the frequency 
points of 2MHz and 4MHz, respectively. They both 
satisfy the limitation of 12-bit resolution. 
In the circuit design, a two-stage op amp employing by 
Miller compensation [7] is used. This topology has the 
characteristics of minimal power consumption, wide 
bandwidth, and large output swing. The required gain 
bandwidth (GBW) of the op amp with the corresponding 
in-band noise (IBN) is shown in Fig. 6. It shows that the 
requirement of GBW is easy to preserve the desired 
resolution. The ratio of GBW and sampling frequency (fs) 
is three times less than that of the counterpart of the 
switched capacitor circuit. Therefore, the power 
dissipation can be reduced significantly. 
 
Figure 5. Power spectrum diagrams with compensated inverter and 
without compensated inverter. 
 
Figure 6. Influence of finite gain-bandwidth on the IBN of a second-
order SDM. 
 
Figure 7. Simplified feedback DAC topology. 
A non-return-to-zero (NRZ) DAC is used to relieve the 
sensitivity to clock jitter. Fig. 7 shows that the NRZ DAC 
is implemented with a current steering technique for high 
speed operation. The DAC output is connected with the 
continuous time loop filter at the summing node of the 
passive filter. Any noise or nonlinearity in this DAC will 
be added directly as the input signal. It may induce of 
noise and the distortion to reduce the SNDR. In the design 
of the proposed CTSDM, we carefully design the current 
sources therefore the dynamic element mismatch (DEM) 
and current calibration [8] are not necessary. By our 
design approach, it can reduce the power consumption and 
relieve the complexity of circuit implementation. This 
CTSDM expects to have 12-bit resolution at 1.8V of 
supply voltage. Fig. 8 shows the Monte Carlo analysis of 
the current source with 0.44% variation for 0.18µm 
CMOS technology. It shows that the worst case of SNR is 
about 68.5 dB under the Gaussian distribution. 
Figure 8. Monte Carlo simulation of the variation. 
4. Simulation Results 
Based on the proposed architecture, a prototypal 
modulator is designed by 0.18µm standard process and is 
simulated with HSPICE. The chip area with bounding 
pads is 0.92 x 1.06 mm2. The modulator is operated with 
