 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SET
Version: Q-2019.12
Date   : Thu Sep 17 14:21:31 2020
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: en (input port clocked by clk)
  Endpoint: current_state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SET                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  input external delay                     5.00       5.50 r
  en (in)                                  0.01       5.51 r
  U405/Y (NAND3X1)                         0.14       5.66 f
  U404/Y (NAND3X1)                         0.26       5.92 r
  current_state_reg[0]/D (DFFRX1)          0.00       5.92 r
  data arrival time                                   5.92

  clock clk (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  current_state_reg[0]/CK (DFFRX1)         0.00      10.40 r
  library setup time                      -0.27      10.13
  data required time                                 10.13
  -----------------------------------------------------------
  data required time                                 10.13
  data arrival time                                  -5.92
  -----------------------------------------------------------
  slack (MET)                                         4.21


1
