{"vcs1":{"timestamp_begin":1769597841.305913061, "rt":7.68, "ut":7.29, "st":0.19}}
{"vcselab":{"timestamp_begin":1769597849.061997919, "rt":0.31, "ut":0.23, "st":0.05}}
{"link":{"timestamp_begin":1769597849.417266781, "rt":0.24, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769597840.936637273}
{"VCS_COMP_START_TIME": 1769597840.936637273}
{"VCS_COMP_END_TIME": 1769597849.711167013}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 347148}}
{"vcselab": {"peak_mem": 173712}}
