{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.713514",
   "Default View_TopLeft":"-244,0",
   "Display-PortTypeClock":"true",
   "Display-PortTypeClockEnable":"true",
   "Display-PortTypeInterrupt":"true",
   "Display-PortTypeOthers":"true",
   "Display-PortTypeReset":"true",
   "ExpandedHierarchyInLayout":"",
   "Interfaces View_Layers":"/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dsp2:false|/hier_dpu/DPUCZDX8G_dpu1_2x_clk_ce:false|/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dpu:false|/hier_dpu/DPUCZDX8G_dpu2_2x_clk_ce:false|/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp_peripheral_aresetn:false|/hier_dpu/hier_dpu_clk/rst_gen_clk_interconnect_aresetn:false|/hier_dpu/DPUCZDX8G_dpu0_interrupt:false|/rst_gen_reg_peripheral_aresetn:false|/hier_dpu/DPUCZDX8G_dpu1_interrupt:false|/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dsp1:false|/hier_dpu/DPUCZDX8G_dpu_2x_clk_ce:false|/zynq_ultra_ps_e_pl_resetn0:false|/hier_dpu/DPUCZDX8G_sfm_interrupt:false|/zynq_ultra_ps_e_pl_clk0:false|/hier_dpu/DPUCZDX8G_dpu2_interrupt:false|/hier_dpu/hier_dpu_clk/rst_gen_clk_peripheral_aresetn:false|/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dsp:false|",
   "Interfaces View_ScaleFactor":"1.0",
   "Interfaces View_TopLeft":"-414,-242",
   "Reduced Jogs_Layers":"/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dsp2:true|/hier_dpu/DPUCZDX8G_dpu1_2x_clk_ce:true|/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dpu:true|/hier_dpu/DPUCZDX8G_dpu2_2x_clk_ce:true|/hier_dpu/hier_dpu_clk/rst_gen_clk_dsp_peripheral_aresetn:true|/hier_dpu/hier_dpu_clk/rst_gen_clk_interconnect_aresetn:true|/hier_dpu/DPUCZDX8G_dpu0_interrupt:true|/rst_gen_reg_peripheral_aresetn:true|/hier_dpu/DPUCZDX8G_dpu1_interrupt:true|/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dsp1:true|/hier_dpu/DPUCZDX8G_dpu_2x_clk_ce:true|/zynq_ultra_ps_e_pl_resetn0:true|/hier_dpu/DPUCZDX8G_sfm_interrupt:true|/zynq_ultra_ps_e_pl_clk0:true|/hier_dpu/DPUCZDX8G_dpu2_interrupt:true|/hier_dpu/hier_dpu_clk/rst_gen_clk_peripheral_aresetn:true|/hier_dpu/hier_dpu_clk/dpu_clk_wiz_clk_dsp:true|",
   "Reduced Jogs_ScaleFactor":"0.99375",
   "Reduced Jogs_TopLeft":"-200,0",
   "guistr":"# # String gsaved with Nlview 7.8.0 2024-04-26 e1825d835c VDI=44 GEI=38 GUI=JA:21.0 TLS
#  -string -flagsOSRD
preplace inst hier_dpu -pg 1 -lvl 2 -x 830 -y 270 -defaultsOSRD
preplace inst zynq_ultra_ps_e -pg 1 -lvl 1 -x 370 -y 260 -defaultsOSRD
preplace inst dpu_concat_irq -pg 1 -lvl 3 -x 1100 -y 350 -defaultsOSRD
preplace inst rst_gen_reg -pg 1 -lvl 1 -x 370 -y 600 -defaultsOSRD
preplace netloc hier_dpu_GHP_CLK_O 1 0 3 60 490 NJ 490 970
preplace netloc hier_dpu_INTR 1 2 1 NJ 350
preplace netloc dpu_concat_irq_dout 1 0 4 70 480 NJ 480 NJ 480 1200
preplace netloc zynq_ultra_ps_e_pl_clk0 1 0 2 50 500 680
preplace netloc zynq_ultra_ps_e_pl_resetn0 1 0 2 70 700 670
preplace netloc rst_gen_reg_peripheral_aresetn 1 1 1 690 270n
preplace netloc hier_dpu_M_AXI_HPC0_FPD 1 0 3 20 10 NJ 10 970
preplace netloc hier_dpu_M_AXI_HPC1_FPD 1 0 3 30 20 NJ 20 980
preplace netloc hier_dpu_M_AXI_HP0_FPD 1 0 3 60 30 NJ 30 990
preplace netloc hier_dpu_M_AXI_HP1_FPD 1 0 3 70 40 NJ 40 1000
preplace netloc hier_dpu_M_AXI_HP2_FPD 1 0 3 40 710 NJ 710 1000
preplace netloc hier_dpu_M_AXI_HP3_FPD 1 0 3 30 720 NJ 720 990
preplace netloc hier_dpu_M_AXI_LPD 1 0 3 20 730 NJ 730 980
preplace netloc zynq_ultra_ps_e_M_AXI_HPM0_LPD 1 1 1 N 230
levelinfo -pg 1 0 370 830 1100 1220
pagesize -pg 1 -db -bbox -sgen 0 0 1220 740
"
}
0
