and r0, r1, r2 
rsb r3, r0, #6 
asr r2, r3, #14 
mvn r3, r2 
mov r0, r3 
lsl r1, r0, #6 
eor r0, r1, #12 
