# 16-bit microprocessor using Verilog HDL
A final year undergraduate major project. (Dec 2019 - Mar 2020)
