{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Aug 29 15:41:17 2009 " "Info: Processing started: Sat Aug 29 15:41:17 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Cyclops -c Cyclops --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "C5 " "Info: Assuming node \"C5\" is an undefined clock" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 255 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "C5" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "SPI_SCK " "Info: Assuming node \"SPI_SCK\" is an undefined clock" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 277 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock " "Info: Detected ripple clock \"clock\" as buffer" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1578 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_lrclk_gen:clrgen\|BCLK " "Info: Detected ripple clock \"clk_lrclk_gen:clrgen\|BCLK\" as buffer" {  } { { "common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 17 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_lrclk_gen:clrgen\|BCLK" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_rcv:M_IQ\|tb_width\[1\] register NWire_rcv:M_IQ\|pass\[1\] -393 ps " "Info: Slack time is -393 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_rcv:M_IQ\|tb_width\[1\]\" and destination register \"NWire_rcv:M_IQ\|pass\[1\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "136.3 MHz 7.337 ns " "Info: Fmax is 136.3 MHz (period= 7.337 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.678 ns + Largest register register " "Info: + Largest register to register requirement is 6.678 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "6.944 ns + " "Info: + Setup relationship between source and destination is 6.944 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 4.546 ns " "Info: + Latch edge is 4.546 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.398 ns " "Info: - Launch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.002 ns + Largest " "Info: + Largest clock skew is -0.002 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.489 ns + Shortest register " "Info: + Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 696 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.489 ns NWire_rcv:M_IQ\|pass\[1\] 3 REG LCFF_X3_Y6_N1 1 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.489 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|pass\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[1] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.76 % ) " "Info: Total cell delay = 0.666 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 73.24 % ) " "Info: Total interconnect delay = 1.823 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|pass[1] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.491 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.491 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 696 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.909 ns) + CELL(0.666 ns) 2.491 ns NWire_rcv:M_IQ\|tb_width\[1\] 3 REG LCFF_X5_Y6_N25 9 " "Info: 3: + IC(0.909 ns) + CELL(0.666 ns) = 2.491 ns; Loc. = LCFF_X5_Y6_N25; Fanout = 9; REG Node = 'NWire_rcv:M_IQ\|tb_width\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.74 % ) " "Info: Total cell delay = 0.666 ns ( 26.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.825 ns ( 73.26 % ) " "Info: Total interconnect delay = 1.825 ns ( 73.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|tb_width[1] {} } { 0.000ns 0.916ns 0.909ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|pass[1] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|tb_width[1] {} } { 0.000ns 0.916ns 0.909ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|pass[1] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|tb_width[1] {} } { 0.000ns 0.916ns 0.909ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.071 ns - Longest register register " "Info: - Longest register to register delay is 7.071 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:M_IQ\|tb_width\[1\] 1 REG LCFF_X5_Y6_N25 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X5_Y6_N25; Fanout = 9; REG Node = 'NWire_rcv:M_IQ\|tb_width\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.168 ns) + CELL(0.596 ns) 1.764 ns NWire_rcv:M_IQ\|Add1~1 2 COMB LCCOMB_X6_Y5_N4 2 " "Info: 2: + IC(1.168 ns) + CELL(0.596 ns) = 1.764 ns; Loc. = LCCOMB_X6_Y5_N4; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ\|Add1~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.764 ns" { NWire_rcv:M_IQ|tb_width[1] NWire_rcv:M_IQ|Add1~1 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.850 ns NWire_rcv:M_IQ\|Add1~3 3 COMB LCCOMB_X6_Y5_N6 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 1.850 ns; Loc. = LCCOMB_X6_Y5_N6; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ\|Add1~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|Add1~1 NWire_rcv:M_IQ|Add1~3 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 1.936 ns NWire_rcv:M_IQ\|Add1~5 4 COMB LCCOMB_X6_Y5_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 1.936 ns; Loc. = LCCOMB_X6_Y5_N8; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ\|Add1~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|Add1~3 NWire_rcv:M_IQ|Add1~5 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.022 ns NWire_rcv:M_IQ\|Add1~7 5 COMB LCCOMB_X6_Y5_N10 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.022 ns; Loc. = LCCOMB_X6_Y5_N10; Fanout = 2; COMB Node = 'NWire_rcv:M_IQ\|Add1~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|Add1~5 NWire_rcv:M_IQ|Add1~7 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 2.528 ns NWire_rcv:M_IQ\|Add1~8 6 COMB LCCOMB_X6_Y5_N12 4 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 2.528 ns; Loc. = LCCOMB_X6_Y5_N12; Fanout = 4; COMB Node = 'NWire_rcv:M_IQ\|Add1~8'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { NWire_rcv:M_IQ|Add1~7 NWire_rcv:M_IQ|Add1~8 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 102 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.064 ns) + CELL(0.735 ns) 4.327 ns NWire_rcv:M_IQ\|LessThan3~11 7 COMB LCCOMB_X4_Y5_N14 1 " "Info: 7: + IC(1.064 ns) + CELL(0.735 ns) = 4.327 ns; Loc. = LCCOMB_X4_Y5_N14; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan3~11'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.799 ns" { NWire_rcv:M_IQ|Add1~8 NWire_rcv:M_IQ|LessThan3~11 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.413 ns NWire_rcv:M_IQ\|LessThan3~13 8 COMB LCCOMB_X4_Y5_N16 1 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 4.413 ns; Loc. = LCCOMB_X4_Y5_N16; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan3~13'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan3~11 NWire_rcv:M_IQ|LessThan3~13 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.499 ns NWire_rcv:M_IQ\|LessThan3~15 9 COMB LCCOMB_X4_Y5_N18 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 4.499 ns; Loc. = LCCOMB_X4_Y5_N18; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan3~15'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan3~13 NWire_rcv:M_IQ|LessThan3~15 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.585 ns NWire_rcv:M_IQ\|LessThan3~17 10 COMB LCCOMB_X4_Y5_N20 1 " "Info: 10: + IC(0.000 ns) + CELL(0.086 ns) = 4.585 ns; Loc. = LCCOMB_X4_Y5_N20; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan3~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan3~15 NWire_rcv:M_IQ|LessThan3~17 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.671 ns NWire_rcv:M_IQ\|LessThan3~19 11 COMB LCCOMB_X4_Y5_N22 1 " "Info: 11: + IC(0.000 ns) + CELL(0.086 ns) = 4.671 ns; Loc. = LCCOMB_X4_Y5_N22; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan3~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan3~17 NWire_rcv:M_IQ|LessThan3~19 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.757 ns NWire_rcv:M_IQ\|LessThan3~21 12 COMB LCCOMB_X4_Y5_N24 1 " "Info: 12: + IC(0.000 ns) + CELL(0.086 ns) = 4.757 ns; Loc. = LCCOMB_X4_Y5_N24; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan3~21'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan3~19 NWire_rcv:M_IQ|LessThan3~21 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 4.843 ns NWire_rcv:M_IQ\|LessThan3~23 13 COMB LCCOMB_X4_Y5_N26 1 " "Info: 13: + IC(0.000 ns) + CELL(0.086 ns) = 4.843 ns; Loc. = LCCOMB_X4_Y5_N26; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan3~23'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { NWire_rcv:M_IQ|LessThan3~21 NWire_rcv:M_IQ|LessThan3~23 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 5.349 ns NWire_rcv:M_IQ\|LessThan3~24 14 COMB LCCOMB_X4_Y5_N28 1 " "Info: 14: + IC(0.000 ns) + CELL(0.506 ns) = 5.349 ns; Loc. = LCCOMB_X4_Y5_N28; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|LessThan3~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { NWire_rcv:M_IQ|LessThan3~23 NWire_rcv:M_IQ|LessThan3~24 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 177 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.412 ns) + CELL(0.202 ns) 6.963 ns NWire_rcv:M_IQ\|pass~9 15 COMB LCCOMB_X3_Y6_N0 1 " "Info: 15: + IC(1.412 ns) + CELL(0.202 ns) = 6.963 ns; Loc. = LCCOMB_X3_Y6_N0; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|pass~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.614 ns" { NWire_rcv:M_IQ|LessThan3~24 NWire_rcv:M_IQ|pass~9 } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 87 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.071 ns NWire_rcv:M_IQ\|pass\[1\] 16 REG LCFF_X3_Y6_N1 1 " "Info: 16: + IC(0.000 ns) + CELL(0.108 ns) = 7.071 ns; Loc. = LCFF_X3_Y6_N1; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|pass\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:M_IQ|pass~9 NWire_rcv:M_IQ|pass[1] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.427 ns ( 48.47 % ) " "Info: Total cell delay = 3.427 ns ( 48.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.644 ns ( 51.53 % ) " "Info: Total interconnect delay = 3.644 ns ( 51.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { NWire_rcv:M_IQ|tb_width[1] NWire_rcv:M_IQ|Add1~1 NWire_rcv:M_IQ|Add1~3 NWire_rcv:M_IQ|Add1~5 NWire_rcv:M_IQ|Add1~7 NWire_rcv:M_IQ|Add1~8 NWire_rcv:M_IQ|LessThan3~11 NWire_rcv:M_IQ|LessThan3~13 NWire_rcv:M_IQ|LessThan3~15 NWire_rcv:M_IQ|LessThan3~17 NWire_rcv:M_IQ|LessThan3~19 NWire_rcv:M_IQ|LessThan3~21 NWire_rcv:M_IQ|LessThan3~23 NWire_rcv:M_IQ|LessThan3~24 NWire_rcv:M_IQ|pass~9 NWire_rcv:M_IQ|pass[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { NWire_rcv:M_IQ|tb_width[1] {} NWire_rcv:M_IQ|Add1~1 {} NWire_rcv:M_IQ|Add1~3 {} NWire_rcv:M_IQ|Add1~5 {} NWire_rcv:M_IQ|Add1~7 {} NWire_rcv:M_IQ|Add1~8 {} NWire_rcv:M_IQ|LessThan3~11 {} NWire_rcv:M_IQ|LessThan3~13 {} NWire_rcv:M_IQ|LessThan3~15 {} NWire_rcv:M_IQ|LessThan3~17 {} NWire_rcv:M_IQ|LessThan3~19 {} NWire_rcv:M_IQ|LessThan3~21 {} NWire_rcv:M_IQ|LessThan3~23 {} NWire_rcv:M_IQ|LessThan3~24 {} NWire_rcv:M_IQ|pass~9 {} NWire_rcv:M_IQ|pass[1] {} } { 0.000ns 1.168ns 0.000ns 0.000ns 0.000ns 0.000ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.412ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|pass[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|pass[1] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.491 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|tb_width[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.491 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|tb_width[1] {} } { 0.000ns 0.916ns 0.909ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.071 ns" { NWire_rcv:M_IQ|tb_width[1] NWire_rcv:M_IQ|Add1~1 NWire_rcv:M_IQ|Add1~3 NWire_rcv:M_IQ|Add1~5 NWire_rcv:M_IQ|Add1~7 NWire_rcv:M_IQ|Add1~8 NWire_rcv:M_IQ|LessThan3~11 NWire_rcv:M_IQ|LessThan3~13 NWire_rcv:M_IQ|LessThan3~15 NWire_rcv:M_IQ|LessThan3~17 NWire_rcv:M_IQ|LessThan3~19 NWire_rcv:M_IQ|LessThan3~21 NWire_rcv:M_IQ|LessThan3~23 NWire_rcv:M_IQ|LessThan3~24 NWire_rcv:M_IQ|pass~9 NWire_rcv:M_IQ|pass[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.071 ns" { NWire_rcv:M_IQ|tb_width[1] {} NWire_rcv:M_IQ|Add1~1 {} NWire_rcv:M_IQ|Add1~3 {} NWire_rcv:M_IQ|Add1~5 {} NWire_rcv:M_IQ|Add1~7 {} NWire_rcv:M_IQ|Add1~8 {} NWire_rcv:M_IQ|LessThan3~11 {} NWire_rcv:M_IQ|LessThan3~13 {} NWire_rcv:M_IQ|LessThan3~15 {} NWire_rcv:M_IQ|LessThan3~17 {} NWire_rcv:M_IQ|LessThan3~19 {} NWire_rcv:M_IQ|LessThan3~21 {} NWire_rcv:M_IQ|LessThan3~23 {} NWire_rcv:M_IQ|LessThan3~24 {} NWire_rcv:M_IQ|pass~9 {} NWire_rcv:M_IQ|pass[1] {} } { 0.000ns 1.168ns 0.000ns 0.000ns 0.000ns 0.000ns 1.064ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.412ns 0.000ns } { 0.000ns 0.596ns 0.086ns 0.086ns 0.086ns 0.506ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.202ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'clkmult3:cm3\|altpll:altpll_component\|_clk0' 84 " "Warning: Can't achieve timing requirement Clock Setup: 'clkmult3:cm3\|altpll:altpll_component\|_clk0' along 84 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "IF_clk register NWire_rcv:M_IQ\|idata\[34\] register NWire_rcv:M_IQ\|DIFF_CLK.xd0\[34\] 287 ps " "Info: Slack time is 287 ps for clock \"IF_clk\" between source register \"NWire_rcv:M_IQ\|idata\[34\]\" and destination register \"NWire_rcv:M_IQ\|DIFF_CLK.xd0\[34\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.469 ns + Largest register register " "Info: + Largest register to register requirement is 2.469 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "2.398 ns + " "Info: + Setup relationship between source and destination is 2.398 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 6.944 ns " "Info: + Latch edge is 6.944 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 4.546 ns " "Info: - Launch edge is 4.546 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.335 ns + Largest " "Info: + Largest clock skew is 0.335 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 2.819 ns + Shortest register " "Info: + Shortest clock path from clock \"IF_clk\" to destination register is 2.819 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2553 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2553; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.666 ns) 2.819 ns NWire_rcv:M_IQ\|DIFF_CLK.xd0\[34\] 3 REG LCFF_X13_Y9_N11 1 " "Info: 3: + IC(0.887 ns) + CELL(0.666 ns) = 2.819 ns; Loc. = LCFF_X13_Y9_N11; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|DIFF_CLK.xd0\[34\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.553 ns" { IF_clk~clkctrl NWire_rcv:M_IQ|DIFF_CLK.xd0[34] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.71 % ) " "Info: Total cell delay = 1.796 ns ( 63.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.023 ns ( 36.29 % ) " "Info: Total interconnect delay = 1.023 ns ( 36.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { IF_clk IF_clk~clkctrl NWire_rcv:M_IQ|DIFF_CLK.xd0[34] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:M_IQ|DIFF_CLK.xd0[34] {} } { 0.000ns 0.000ns 0.136ns 0.887ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.484 ns - Longest register " "Info: - Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.484 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 696 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.902 ns) + CELL(0.666 ns) 2.484 ns NWire_rcv:M_IQ\|idata\[34\] 3 REG LCFF_X6_Y7_N3 1 " "Info: 3: + IC(0.902 ns) + CELL(0.666 ns) = 2.484 ns; Loc. = LCFF_X6_Y7_N3; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|idata\[34\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|idata[34] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.81 % ) " "Info: Total cell delay = 0.666 ns ( 26.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.818 ns ( 73.19 % ) " "Info: Total interconnect delay = 1.818 ns ( 73.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|idata[34] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|idata[34] {} } { 0.000ns 0.916ns 0.902ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { IF_clk IF_clk~clkctrl NWire_rcv:M_IQ|DIFF_CLK.xd0[34] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:M_IQ|DIFF_CLK.xd0[34] {} } { 0.000ns 0.000ns 0.136ns 0.887ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|idata[34] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|idata[34] {} } { 0.000ns 0.916ns 0.902ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { IF_clk IF_clk~clkctrl NWire_rcv:M_IQ|DIFF_CLK.xd0[34] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:M_IQ|DIFF_CLK.xd0[34] {} } { 0.000ns 0.000ns 0.136ns 0.887ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|idata[34] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|idata[34] {} } { 0.000ns 0.916ns 0.902ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.182 ns - Longest register register " "Info: - Longest register to register delay is 2.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_rcv:M_IQ\|idata\[34\] 1 REG LCFF_X6_Y7_N3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y7_N3; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|idata\[34\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_rcv:M_IQ|idata[34] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 136 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.868 ns) + CELL(0.206 ns) 2.074 ns NWire_rcv:M_IQ\|DIFF_CLK.xd0\[34\]~feeder 2 COMB LCCOMB_X13_Y9_N10 1 " "Info: 2: + IC(1.868 ns) + CELL(0.206 ns) = 2.074 ns; Loc. = LCCOMB_X13_Y9_N10; Fanout = 1; COMB Node = 'NWire_rcv:M_IQ\|DIFF_CLK.xd0\[34\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.074 ns" { NWire_rcv:M_IQ|idata[34] NWire_rcv:M_IQ|DIFF_CLK.xd0[34]~feeder } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 2.182 ns NWire_rcv:M_IQ\|DIFF_CLK.xd0\[34\] 3 REG LCFF_X13_Y9_N11 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 2.182 ns; Loc. = LCFF_X13_Y9_N11; Fanout = 1; REG Node = 'NWire_rcv:M_IQ\|DIFF_CLK.xd0\[34\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_rcv:M_IQ|DIFF_CLK.xd0[34]~feeder NWire_rcv:M_IQ|DIFF_CLK.xd0[34] } "NODE_NAME" } } { "common/NWire_rcv.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_rcv.v" 121 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 14.39 % ) " "Info: Total cell delay = 0.314 ns ( 14.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.868 ns ( 85.61 % ) " "Info: Total interconnect delay = 1.868 ns ( 85.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { NWire_rcv:M_IQ|idata[34] NWire_rcv:M_IQ|DIFF_CLK.xd0[34]~feeder NWire_rcv:M_IQ|DIFF_CLK.xd0[34] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.182 ns" { NWire_rcv:M_IQ|idata[34] {} NWire_rcv:M_IQ|DIFF_CLK.xd0[34]~feeder {} NWire_rcv:M_IQ|DIFF_CLK.xd0[34] {} } { 0.000ns 1.868ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.819 ns" { IF_clk IF_clk~clkctrl NWire_rcv:M_IQ|DIFF_CLK.xd0[34] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.819 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} NWire_rcv:M_IQ|DIFF_CLK.xd0[34] {} } { 0.000ns 0.000ns 0.136ns 0.887ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.484 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_rcv:M_IQ|idata[34] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.484 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_rcv:M_IQ|idata[34] {} } { 0.000ns 0.916ns 0.902ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { NWire_rcv:M_IQ|idata[34] NWire_rcv:M_IQ|DIFF_CLK.xd0[34]~feeder NWire_rcv:M_IQ|DIFF_CLK.xd0[34] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.182 ns" { NWire_rcv:M_IQ|idata[34] {} NWire_rcv:M_IQ|DIFF_CLK.xd0[34]~feeder {} NWire_rcv:M_IQ|DIFF_CLK.xd0[34] {} } { 0.000ns 1.868ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "C5 register clk_lrclk_gen:clrgen\|BCLK_cnt\[10\] register clk_lrclk_gen:clrgen\|BCLK_cnt\[1\] 163.88 MHz 6.102 ns Internal " "Info: Clock \"C5\" has Internal fmax of 163.88 MHz between source register \"clk_lrclk_gen:clrgen\|BCLK_cnt\[10\]\" and destination register \"clk_lrclk_gen:clrgen\|BCLK_cnt\[1\]\" (period= 6.102 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.838 ns + Longest register register " "Info: + Longest register to register delay is 5.838 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clk_lrclk_gen:clrgen\|BCLK_cnt\[10\] 1 REG LCFF_X33_Y15_N21 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y15_N21; Fanout = 3; REG Node = 'clk_lrclk_gen:clrgen\|BCLK_cnt\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_lrclk_gen:clrgen|BCLK_cnt[10] } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.102 ns) + CELL(0.534 ns) 1.636 ns clk_lrclk_gen:clrgen\|Equal1~2 2 COMB LCCOMB_X32_Y15_N20 1 " "Info: 2: + IC(1.102 ns) + CELL(0.534 ns) = 1.636 ns; Loc. = LCCOMB_X32_Y15_N20; Fanout = 1; COMB Node = 'clk_lrclk_gen:clrgen\|Equal1~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.636 ns" { clk_lrclk_gen:clrgen|BCLK_cnt[10] clk_lrclk_gen:clrgen|Equal1~2 } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.370 ns) 2.373 ns clk_lrclk_gen:clrgen\|Equal1~4 3 COMB LCCOMB_X32_Y15_N8 3 " "Info: 3: + IC(0.367 ns) + CELL(0.370 ns) = 2.373 ns; Loc. = LCCOMB_X32_Y15_N8; Fanout = 3; COMB Node = 'clk_lrclk_gen:clrgen\|Equal1~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { clk_lrclk_gen:clrgen|Equal1~2 clk_lrclk_gen:clrgen|Equal1~4 } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.650 ns) 4.150 ns clk_lrclk_gen:clrgen\|BCLK_cnt\[3\]~52 4 COMB LCCOMB_X32_Y17_N22 16 " "Info: 4: + IC(1.127 ns) + CELL(0.650 ns) = 4.150 ns; Loc. = LCCOMB_X32_Y17_N22; Fanout = 16; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK_cnt\[3\]~52'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.777 ns" { clk_lrclk_gen:clrgen|Equal1~4 clk_lrclk_gen:clrgen|BCLK_cnt[3]~52 } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.660 ns) 5.838 ns clk_lrclk_gen:clrgen\|BCLK_cnt\[1\] 5 REG LCFF_X33_Y15_N3 5 " "Info: 5: + IC(1.028 ns) + CELL(0.660 ns) = 5.838 ns; Loc. = LCFF_X33_Y15_N3; Fanout = 5; REG Node = 'clk_lrclk_gen:clrgen\|BCLK_cnt\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.688 ns" { clk_lrclk_gen:clrgen|BCLK_cnt[3]~52 clk_lrclk_gen:clrgen|BCLK_cnt[1] } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.214 ns ( 37.92 % ) " "Info: Total cell delay = 2.214 ns ( 37.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.624 ns ( 62.08 % ) " "Info: Total interconnect delay = 3.624 ns ( 62.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.838 ns" { clk_lrclk_gen:clrgen|BCLK_cnt[10] clk_lrclk_gen:clrgen|Equal1~2 clk_lrclk_gen:clrgen|Equal1~4 clk_lrclk_gen:clrgen|BCLK_cnt[3]~52 clk_lrclk_gen:clrgen|BCLK_cnt[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.838 ns" { clk_lrclk_gen:clrgen|BCLK_cnt[10] {} clk_lrclk_gen:clrgen|Equal1~2 {} clk_lrclk_gen:clrgen|Equal1~4 {} clk_lrclk_gen:clrgen|BCLK_cnt[3]~52 {} clk_lrclk_gen:clrgen|BCLK_cnt[1] {} } { 0.000ns 1.102ns 0.367ns 1.127ns 1.028ns } { 0.000ns 0.534ns 0.370ns 0.650ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 destination 3.028 ns + Shortest register " "Info: + Shortest clock path from clock \"C5\" to destination register is 3.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 112 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 112; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.666 ns) 3.028 ns clk_lrclk_gen:clrgen\|BCLK_cnt\[1\] 2 REG LCFF_X33_Y15_N3 5 " "Info: 2: + IC(1.377 ns) + CELL(0.666 ns) = 3.028 ns; Loc. = LCFF_X33_Y15_N3; Fanout = 5; REG Node = 'clk_lrclk_gen:clrgen\|BCLK_cnt\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { C5 clk_lrclk_gen:clrgen|BCLK_cnt[1] } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 54.52 % ) " "Info: Total cell delay = 1.651 ns ( 54.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 45.48 % ) " "Info: Total interconnect delay = 1.377 ns ( 45.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.028 ns" { C5 clk_lrclk_gen:clrgen|BCLK_cnt[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.028 ns" { C5 {} C5~combout {} clk_lrclk_gen:clrgen|BCLK_cnt[1] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 source 3.028 ns - Longest register " "Info: - Longest clock path from clock \"C5\" to source register is 3.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 112 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 112; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.377 ns) + CELL(0.666 ns) 3.028 ns clk_lrclk_gen:clrgen\|BCLK_cnt\[10\] 2 REG LCFF_X33_Y15_N21 3 " "Info: 2: + IC(1.377 ns) + CELL(0.666 ns) = 3.028 ns; Loc. = LCFF_X33_Y15_N21; Fanout = 3; REG Node = 'clk_lrclk_gen:clrgen\|BCLK_cnt\[10\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.043 ns" { C5 clk_lrclk_gen:clrgen|BCLK_cnt[10] } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 50 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 54.52 % ) " "Info: Total cell delay = 1.651 ns ( 54.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.377 ns ( 45.48 % ) " "Info: Total interconnect delay = 1.377 ns ( 45.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.028 ns" { C5 clk_lrclk_gen:clrgen|BCLK_cnt[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.028 ns" { C5 {} C5~combout {} clk_lrclk_gen:clrgen|BCLK_cnt[10] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.028 ns" { C5 clk_lrclk_gen:clrgen|BCLK_cnt[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.028 ns" { C5 {} C5~combout {} clk_lrclk_gen:clrgen|BCLK_cnt[1] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 0.985ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.028 ns" { C5 clk_lrclk_gen:clrgen|BCLK_cnt[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.028 ns" { C5 {} C5~combout {} clk_lrclk_gen:clrgen|BCLK_cnt[10] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 50 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 50 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.838 ns" { clk_lrclk_gen:clrgen|BCLK_cnt[10] clk_lrclk_gen:clrgen|Equal1~2 clk_lrclk_gen:clrgen|Equal1~4 clk_lrclk_gen:clrgen|BCLK_cnt[3]~52 clk_lrclk_gen:clrgen|BCLK_cnt[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.838 ns" { clk_lrclk_gen:clrgen|BCLK_cnt[10] {} clk_lrclk_gen:clrgen|Equal1~2 {} clk_lrclk_gen:clrgen|Equal1~4 {} clk_lrclk_gen:clrgen|BCLK_cnt[3]~52 {} clk_lrclk_gen:clrgen|BCLK_cnt[1] {} } { 0.000ns 1.102ns 0.367ns 1.127ns 1.028ns } { 0.000ns 0.534ns 0.370ns 0.650ns 0.660ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.028 ns" { C5 clk_lrclk_gen:clrgen|BCLK_cnt[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.028 ns" { C5 {} C5~combout {} clk_lrclk_gen:clrgen|BCLK_cnt[1] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 0.985ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.028 ns" { C5 clk_lrclk_gen:clrgen|BCLK_cnt[10] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.028 ns" { C5 {} C5~combout {} clk_lrclk_gen:clrgen|BCLK_cnt[10] {} } { 0.000ns 0.000ns 1.377ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "SPI_SCK register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|saddr\[0\] register gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[6\] 135.65 MHz 7.372 ns Internal " "Info: Clock \"SPI_SCK\" has Internal fmax of 135.65 MHz between source register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|saddr\[0\]\" and destination register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[6\]\" (period= 7.372 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.171 ns + Longest register register " "Info: + Longest register to register delay is 7.171 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|saddr\[0\] 1 REG LCFF_X3_Y14_N29 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X3_Y14_N29; Fanout = 13; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|saddr\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.801 ns) + CELL(0.577 ns) 1.378 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[1\]~16 2 COMB LCCOMB_X2_Y14_N4 1 " "Info: 2: + IC(0.801 ns) + CELL(0.577 ns) = 1.378 ns; Loc. = LCCOMB_X2_Y14_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[1\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.378 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.580 ns) 2.327 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[1\]~17 3 COMB LCCOMB_X2_Y14_N6 10 " "Info: 3: + IC(0.369 ns) + CELL(0.580 ns) = 2.327 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 10; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[1\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.589 ns) 4.046 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~38 4 COMB LCCOMB_X4_Y14_N20 1 " "Info: 4: + IC(1.130 ns) + CELL(0.589 ns) = 4.046 ns; Loc. = LCCOMB_X4_Y14_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~38 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.651 ns) 5.090 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~39 5 COMB LCCOMB_X4_Y14_N14 1 " "Info: 5: + IC(0.393 ns) + CELL(0.651 ns) = 5.090 ns; Loc. = LCCOMB_X4_Y14_N14; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~38 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~39 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.370 ns) 6.045 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~40 6 COMB LCCOMB_X3_Y14_N8 1 " "Info: 6: + IC(0.585 ns) + CELL(0.370 ns) = 6.045 ns; Loc. = LCCOMB_X3_Y14_N8; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~39 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~40 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.460 ns) 7.171 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[6\] 7 REG LCFF_X2_Y14_N15 3 " "Info: 7: + IC(0.666 ns) + CELL(0.460 ns) = 7.171 ns; Loc. = LCFF_X2_Y14_N15; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~40 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.227 ns ( 45.00 % ) " "Info: Total cell delay = 3.227 ns ( 45.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.944 ns ( 55.00 % ) " "Info: Total interconnect delay = 3.944 ns ( 55.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.171 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~38 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~39 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~40 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.171 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~38 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~39 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~40 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] {} } { 0.000ns 0.801ns 0.369ns 1.130ns 0.393ns 0.585ns 0.666ns } { 0.000ns 0.577ns 0.580ns 0.589ns 0.651ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.063 ns - Smallest " "Info: - Smallest clock skew is 0.063 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK destination 3.034 ns + Shortest register " "Info: + Shortest clock path from clock \"SPI_SCK\" to destination register is 3.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 40 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 40; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.666 ns) 3.034 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[6\] 2 REG LCFF_X2_Y14_N15 3 " "Info: 2: + IC(1.373 ns) + CELL(0.666 ns) = 3.034 ns; Loc. = LCFF_X2_Y14_N15; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { SPI_SCK gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 54.75 % ) " "Info: Total cell delay = 1.661 ns ( 54.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 45.25 % ) " "Info: Total interconnect delay = 1.373 ns ( 45.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { SPI_SCK gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.034 ns" { SPI_SCK {} SPI_SCK~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] {} } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK source 2.971 ns - Longest register " "Info: - Longest clock path from clock \"SPI_SCK\" to source register is 2.971 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 40 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 40; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.310 ns) + CELL(0.666 ns) 2.971 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|saddr\[0\] 2 REG LCFF_X3_Y14_N29 13 " "Info: 2: + IC(1.310 ns) + CELL(0.666 ns) = 2.971 ns; Loc. = LCFF_X3_Y14_N29; Fanout = 13; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|saddr\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.976 ns" { SPI_SCK gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 55.91 % ) " "Info: Total cell delay = 1.661 ns ( 55.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.310 ns ( 44.09 % ) " "Info: Total interconnect delay = 1.310 ns ( 44.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.971 ns" { SPI_SCK gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.971 ns" { SPI_SCK {} SPI_SCK~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] {} } { 0.000ns 0.000ns 1.310ns } { 0.000ns 0.995ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { SPI_SCK gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.034 ns" { SPI_SCK {} SPI_SCK~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] {} } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.971 ns" { SPI_SCK gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.971 ns" { SPI_SCK {} SPI_SCK~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] {} } { 0.000ns 0.000ns 1.310ns } { 0.000ns 0.995ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 105 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.171 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~38 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~39 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~40 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.171 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~38 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~39 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~40 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] {} } { 0.000ns 0.801ns 0.369ns 1.130ns 0.393ns 0.585ns 0.666ns } { 0.000ns 0.577ns 0.580ns 0.589ns 0.651ns 0.370ns 0.460ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { SPI_SCK gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.034 ns" { SPI_SCK {} SPI_SCK~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] {} } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.971 ns" { SPI_SCK gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.971 ns" { SPI_SCK {} SPI_SCK~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|saddr[0] {} } { 0.000ns 0.000ns 1.310ns } { 0.000ns 0.995ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 register NWire_xmit:M_LRAudio\|id\[31\] register NWire_xmit:M_LRAudio\|id\[31\] 499 ps " "Info: Minimum slack time is 499 ps for clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" between source register \"NWire_xmit:M_LRAudio\|id\[31\]\" and destination register \"NWire_xmit:M_LRAudio\|id\[31\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NWire_xmit:M_LRAudio\|id\[31\] 1 REG LCFF_X29_Y14_N7 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X29_Y14_N7; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns NWire_xmit:M_LRAudio\|id~96 2 COMB LCCOMB_X29_Y14_N6 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X29_Y14_N6; Fanout = 1; COMB Node = 'NWire_xmit:M_LRAudio\|id~96'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { NWire_xmit:M_LRAudio|id[31] NWire_xmit:M_LRAudio|id~96 } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 98 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns NWire_xmit:M_LRAudio\|id\[31\] 3 REG LCFF_X29_Y14_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X29_Y14_N7; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { NWire_xmit:M_LRAudio|id~96 NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] NWire_xmit:M_LRAudio|id~96 NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] {} NWire_xmit:M_LRAudio|id~96 {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.398 ns " "Info: + Latch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Destination clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.398 ns " "Info: - Launch edge is -2.398 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source clkmult3:cm3\|altpll:altpll_component\|_clk0 6.944 ns -2.398 ns  50 " "Info: Clock period of Source clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" is 6.944 ns with  offset of -2.398 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 destination 2.501 ns + Longest register " "Info: + Longest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 696 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 2.501 ns NWire_xmit:M_LRAudio\|id\[31\] 3 REG LCFF_X29_Y14_N7 2 " "Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.501 ns; Loc. = LCFF_X29_Y14_N7; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.63 % ) " "Info: Total cell delay = 0.666 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.835 ns ( 73.37 % ) " "Info: Total interconnect delay = 1.835 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.919ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clkmult3:cm3\|altpll:altpll_component\|_clk0 source 2.501 ns - Shortest register " "Info: - Shortest clock path from clock \"clkmult3:cm3\|altpll:altpll_component\|_clk0\" to source register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns clkmult3:cm3\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clkmult3:cm3|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 696 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 696; COMB Node = 'clkmult3:cm3\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.919 ns) + CELL(0.666 ns) 2.501 ns NWire_xmit:M_LRAudio\|id\[31\] 3 REG LCFF_X29_Y14_N7 2 " "Info: 3: + IC(0.919 ns) + CELL(0.666 ns) = 2.501 ns; Loc. = LCFF_X29_Y14_N7; Fanout = 2; REG Node = 'NWire_xmit:M_LRAudio\|id\[31\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.585 ns" { clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.63 % ) " "Info: Total cell delay = 0.666 ns ( 26.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.835 ns ( 73.37 % ) " "Info: Total interconnect delay = 1.835 ns ( 73.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.919ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.919ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.919ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "common/NWire_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/NWire_xmit.v" 145 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.919ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.919ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] NWire_xmit:M_LRAudio|id~96 NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { NWire_xmit:M_LRAudio|id[31] {} NWire_xmit:M_LRAudio|id~96 {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl NWire_xmit:M_LRAudio|id[31] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.919ns } { 0.000ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clkmult3:cm3|altpll:altpll_component|_clk0 {} clkmult3:cm3|altpll:altpll_component|_clk0~clkctrl {} NWire_xmit:M_LRAudio|id[31] {} } { 0.000ns 0.916ns 0.919ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "IF_clk register PLL_freq\[15\] register Previous_PLL_freq\[15\] -1.313 ns " "Info: Minimum slack time is -1.313 ns for clock \"IF_clk\" between source register \"PLL_freq\[15\]\" and destination register \"Previous_PLL_freq\[15\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.758 ns + Shortest register register " "Info: + Shortest register to register delay is 0.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PLL_freq\[15\] 1 REG LCFF_X22_Y14_N1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y14_N1; Fanout = 3; REG Node = 'PLL_freq\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { PLL_freq[15] } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1037 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.444 ns) + CELL(0.206 ns) 0.650 ns Previous_PLL_freq\[15\]~feeder 2 COMB LCCOMB_X22_Y14_N26 1 " "Info: 2: + IC(0.444 ns) + CELL(0.206 ns) = 0.650 ns; Loc. = LCCOMB_X22_Y14_N26; Fanout = 1; COMB Node = 'Previous_PLL_freq\[15\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.650 ns" { PLL_freq[15] Previous_PLL_freq[15]~feeder } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1688 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.758 ns Previous_PLL_freq\[15\] 3 REG LCFF_X22_Y14_N27 1 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.758 ns; Loc. = LCFF_X22_Y14_N27; Fanout = 1; REG Node = 'Previous_PLL_freq\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { Previous_PLL_freq[15]~feeder Previous_PLL_freq[15] } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1688 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 41.42 % ) " "Info: Total cell delay = 0.314 ns ( 41.42 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.444 ns ( 58.58 % ) " "Info: Total interconnect delay = 0.444 ns ( 58.58 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { PLL_freq[15] Previous_PLL_freq[15]~feeder Previous_PLL_freq[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.758 ns" { PLL_freq[15] {} Previous_PLL_freq[15]~feeder {} Previous_PLL_freq[15] {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.071 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.071 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source IF_clk 20.833 ns 0.000 ns  50 " "Info: Clock period of Source clock \"IF_clk\" is 20.833 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.069 ns + Smallest " "Info: + Smallest clock skew is 2.069 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk destination 4.909 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to destination register is 4.909 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.425 ns) + CELL(0.970 ns) 2.525 ns clock 2 REG LCFF_X1_Y9_N1 2 " "Info: 2: + IC(0.425 ns) + CELL(0.970 ns) = 2.525 ns; Loc. = LCFF_X1_Y9_N1; Fanout = 2; REG Node = 'clock'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.395 ns" { IF_clk clock } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1578 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.810 ns) + CELL(0.000 ns) 3.335 ns clock~clkctrl 3 COMB CLKCTRL_G0 63 " "Info: 3: + IC(0.810 ns) + CELL(0.000 ns) = 3.335 ns; Loc. = CLKCTRL_G0; Fanout = 63; COMB Node = 'clock~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { clock clock~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1578 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 4.909 ns Previous_PLL_freq\[15\] 4 REG LCFF_X22_Y14_N27 1 " "Info: 4: + IC(0.908 ns) + CELL(0.666 ns) = 4.909 ns; Loc. = LCFF_X22_Y14_N27; Fanout = 1; REG Node = 'Previous_PLL_freq\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { clock~clkctrl Previous_PLL_freq[15] } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1688 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.766 ns ( 56.35 % ) " "Info: Total cell delay = 2.766 ns ( 56.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.143 ns ( 43.65 % ) " "Info: Total interconnect delay = 2.143 ns ( 43.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.909 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.909 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[15] {} } { 0.000ns 0.000ns 0.425ns 0.810ns 0.908ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.840 ns - Shortest register " "Info: - Shortest clock path from clock \"IF_clk\" to source register is 2.840 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2553 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2553; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.908 ns) + CELL(0.666 ns) 2.840 ns PLL_freq\[15\] 3 REG LCFF_X22_Y14_N1 3 " "Info: 3: + IC(0.908 ns) + CELL(0.666 ns) = 2.840 ns; Loc. = LCFF_X22_Y14_N1; Fanout = 3; REG Node = 'PLL_freq\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.574 ns" { IF_clk~clkctrl PLL_freq[15] } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1037 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.24 % ) " "Info: Total cell delay = 1.796 ns ( 63.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.044 ns ( 36.76 % ) " "Info: Total interconnect delay = 1.044 ns ( 36.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { IF_clk IF_clk~clkctrl PLL_freq[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[15] {} } { 0.000ns 0.000ns 0.136ns 0.908ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.909 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.909 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[15] {} } { 0.000ns 0.000ns 0.425ns 0.810ns 0.908ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { IF_clk IF_clk~clkctrl PLL_freq[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[15] {} } { 0.000ns 0.000ns 0.136ns 0.908ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1037 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 1688 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.909 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.909 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[15] {} } { 0.000ns 0.000ns 0.425ns 0.810ns 0.908ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { IF_clk IF_clk~clkctrl PLL_freq[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[15] {} } { 0.000ns 0.000ns 0.136ns 0.908ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { PLL_freq[15] Previous_PLL_freq[15]~feeder Previous_PLL_freq[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.758 ns" { PLL_freq[15] {} Previous_PLL_freq[15]~feeder {} Previous_PLL_freq[15] {} } { 0.000ns 0.444ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.909 ns" { IF_clk clock clock~clkctrl Previous_PLL_freq[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.909 ns" { IF_clk {} IF_clk~combout {} clock {} clock~clkctrl {} Previous_PLL_freq[15] {} } { 0.000ns 0.000ns 0.425ns 0.810ns 0.908ns } { 0.000ns 1.130ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.840 ns" { IF_clk IF_clk~clkctrl PLL_freq[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.840 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} PLL_freq[15] {} } { 0.000ns 0.000ns 0.136ns 0.908ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "IF_clk 32 " "Warning: Can't achieve minimum setup and hold requirement IF_clk along 32 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "C5 89 " "Warning: Circuit may not operate. Detected 89 non-operational path(s) clocked by clock \"C5\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "cdc_sync:cdc_jack\|sigb\[0\] I2S_xmit:J_LRAudio\|xmit_rdy C5 1.714 ns " "Info: Found hold time violation between source  pin or register \"cdc_sync:cdc_jack\|sigb\[0\]\" and destination pin or register \"I2S_xmit:J_LRAudio\|xmit_rdy\" for clock \"C5\" (Hold time is 1.714 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.179 ns + Largest " "Info: + Largest clock skew is 3.179 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 destination 6.155 ns + Longest register " "Info: + Longest clock path from clock \"C5\" to destination register is 6.155 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 112 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 112; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.970 ns) 3.797 ns clk_lrclk_gen:clrgen\|BCLK 2 REG LCFF_X33_Y10_N7 4 " "Info: 2: + IC(1.842 ns) + CELL(0.970 ns) = 3.797 ns; Loc. = LCFF_X33_Y10_N7; Fanout = 4; REG Node = 'clk_lrclk_gen:clrgen\|BCLK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.812 ns" { C5 clk_lrclk_gen:clrgen|BCLK } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.764 ns) + CELL(0.000 ns) 4.561 ns clk_lrclk_gen:clrgen\|BCLK~clkctrl 3 COMB CLKCTRL_G7 94 " "Info: 3: + IC(0.764 ns) + CELL(0.000 ns) = 4.561 ns; Loc. = CLKCTRL_G7; Fanout = 94; COMB Node = 'clk_lrclk_gen:clrgen\|BCLK~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.764 ns" { clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl } "NODE_NAME" } } { "common/clk_lrclk_gen.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/clk_lrclk_gen.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.928 ns) + CELL(0.666 ns) 6.155 ns I2S_xmit:J_LRAudio\|xmit_rdy 4 REG LCFF_X29_Y16_N3 2 " "Info: 4: + IC(0.928 ns) + CELL(0.666 ns) = 6.155 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 2; REG Node = 'I2S_xmit:J_LRAudio\|xmit_rdy'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.594 ns" { clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|xmit_rdy } "NODE_NAME" } } { "common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_xmit.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.621 ns ( 42.58 % ) " "Info: Total cell delay = 2.621 ns ( 42.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.534 ns ( 57.42 % ) " "Info: Total interconnect delay = 3.534 ns ( 57.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.155 ns" { C5 clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|xmit_rdy } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.155 ns" { C5 {} C5~combout {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|xmit_rdy {} } { 0.000ns 0.000ns 1.842ns 0.764ns 0.928ns } { 0.000ns 0.985ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "C5 source 2.976 ns - Shortest register " "Info: - Shortest clock path from clock \"C5\" to source register is 2.976 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.985 ns) 0.985 ns C5 1 CLK PIN_152 112 " "Info: 1: + IC(0.000 ns) + CELL(0.985 ns) = 0.985 ns; Loc. = PIN_152; Fanout = 112; CLK Node = 'C5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { C5 } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 255 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.325 ns) + CELL(0.666 ns) 2.976 ns cdc_sync:cdc_jack\|sigb\[0\] 2 REG LCFF_X30_Y17_N25 1 " "Info: 2: + IC(1.325 ns) + CELL(0.666 ns) = 2.976 ns; Loc. = LCFF_X30_Y17_N25; Fanout = 1; REG Node = 'cdc_sync:cdc_jack\|sigb\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.991 ns" { C5 cdc_sync:cdc_jack|sigb[0] } "NODE_NAME" } } { "common/cdc_sync.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_sync.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.651 ns ( 55.48 % ) " "Info: Total cell delay = 1.651 ns ( 55.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.325 ns ( 44.52 % ) " "Info: Total interconnect delay = 1.325 ns ( 44.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { C5 cdc_sync:cdc_jack|sigb[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.976 ns" { C5 {} C5~combout {} cdc_sync:cdc_jack|sigb[0] {} } { 0.000ns 0.000ns 1.325ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.155 ns" { C5 clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|xmit_rdy } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.155 ns" { C5 {} C5~combout {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|xmit_rdy {} } { 0.000ns 0.000ns 1.842ns 0.764ns 0.928ns } { 0.000ns 0.985ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { C5 cdc_sync:cdc_jack|sigb[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.976 ns" { C5 {} C5~combout {} cdc_sync:cdc_jack|sigb[0] {} } { 0.000ns 0.000ns 1.325ns } { 0.000ns 0.985ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "common/cdc_sync.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_sync.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.467 ns - Shortest register register " "Info: - Shortest register to register delay is 1.467 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cdc_sync:cdc_jack\|sigb\[0\] 1 REG LCFF_X30_Y17_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y17_N25; Fanout = 1; REG Node = 'cdc_sync:cdc_jack\|sigb\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { cdc_sync:cdc_jack|sigb[0] } "NODE_NAME" } } { "common/cdc_sync.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/cdc_sync.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.153 ns) + CELL(0.206 ns) 1.359 ns I2S_xmit:J_LRAudio\|xmit_rdy~3 2 COMB LCCOMB_X29_Y16_N2 1 " "Info: 2: + IC(1.153 ns) + CELL(0.206 ns) = 1.359 ns; Loc. = LCCOMB_X29_Y16_N2; Fanout = 1; COMB Node = 'I2S_xmit:J_LRAudio\|xmit_rdy~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.359 ns" { cdc_sync:cdc_jack|sigb[0] I2S_xmit:J_LRAudio|xmit_rdy~3 } "NODE_NAME" } } { "common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_xmit.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.467 ns I2S_xmit:J_LRAudio\|xmit_rdy 3 REG LCFF_X29_Y16_N3 2 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.467 ns; Loc. = LCFF_X29_Y16_N3; Fanout = 2; REG Node = 'I2S_xmit:J_LRAudio\|xmit_rdy'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { I2S_xmit:J_LRAudio|xmit_rdy~3 I2S_xmit:J_LRAudio|xmit_rdy } "NODE_NAME" } } { "common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_xmit.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 21.40 % ) " "Info: Total cell delay = 0.314 ns ( 21.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.153 ns ( 78.60 % ) " "Info: Total interconnect delay = 1.153 ns ( 78.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { cdc_sync:cdc_jack|sigb[0] I2S_xmit:J_LRAudio|xmit_rdy~3 I2S_xmit:J_LRAudio|xmit_rdy } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.467 ns" { cdc_sync:cdc_jack|sigb[0] {} I2S_xmit:J_LRAudio|xmit_rdy~3 {} I2S_xmit:J_LRAudio|xmit_rdy {} } { 0.000ns 1.153ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "common/I2S_xmit.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/common/I2S_xmit.v" 29 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.155 ns" { C5 clk_lrclk_gen:clrgen|BCLK clk_lrclk_gen:clrgen|BCLK~clkctrl I2S_xmit:J_LRAudio|xmit_rdy } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "6.155 ns" { C5 {} C5~combout {} clk_lrclk_gen:clrgen|BCLK {} clk_lrclk_gen:clrgen|BCLK~clkctrl {} I2S_xmit:J_LRAudio|xmit_rdy {} } { 0.000ns 0.000ns 1.842ns 0.764ns 0.928ns } { 0.000ns 0.985ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.976 ns" { C5 cdc_sync:cdc_jack|sigb[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.976 ns" { C5 {} C5~combout {} cdc_sync:cdc_jack|sigb[0] {} } { 0.000ns 0.000ns 1.325ns } { 0.000ns 0.985ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.467 ns" { cdc_sync:cdc_jack|sigb[0] I2S_xmit:J_LRAudio|xmit_rdy~3 I2S_xmit:J_LRAudio|xmit_rdy } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.467 ns" { cdc_sync:cdc_jack|sigb[0] {} I2S_xmit:J_LRAudio|xmit_rdy~3 {} I2S_xmit:J_LRAudio|xmit_rdy {} } { 0.000ns 1.153ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[6\] SPI_SI SPI_SCK 9.799 ns register " "Info: tsu for register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[6\]\" (data pin = \"SPI_SI\", clock pin = \"SPI_SCK\") is 9.799 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.873 ns + Longest pin register " "Info: + Longest pin to register delay is 12.873 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SI 1 PIN PIN_14 13 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 13; PIN Node = 'SPI_SI'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SI } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.715 ns) + CELL(0.370 ns) 7.080 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[1\]~16 2 COMB LCCOMB_X2_Y14_N4 1 " "Info: 2: + IC(5.715 ns) + CELL(0.370 ns) = 7.080 ns; Loc. = LCCOMB_X2_Y14_N4; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[1\]~16'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.085 ns" { SPI_SI gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.369 ns) + CELL(0.580 ns) 8.029 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[1\]~17 3 COMB LCCOMB_X2_Y14_N6 10 " "Info: 3: + IC(0.369 ns) + CELL(0.580 ns) = 8.029 ns; Loc. = LCCOMB_X2_Y14_N6; Fanout = 10; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[1\]~17'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.949 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.130 ns) + CELL(0.589 ns) 9.748 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~38 4 COMB LCCOMB_X4_Y14_N20 1 " "Info: 4: + IC(1.130 ns) + CELL(0.589 ns) = 9.748 ns; Loc. = LCCOMB_X4_Y14_N20; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~38'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.719 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~38 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.393 ns) + CELL(0.651 ns) 10.792 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~39 5 COMB LCCOMB_X4_Y14_N14 1 " "Info: 5: + IC(0.393 ns) + CELL(0.651 ns) = 10.792 ns; Loc. = LCCOMB_X4_Y14_N14; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.044 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~38 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~39 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.585 ns) + CELL(0.370 ns) 11.747 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~40 6 COMB LCCOMB_X3_Y14_N8 1 " "Info: 6: + IC(0.585 ns) + CELL(0.370 ns) = 11.747 ns; Loc. = LCCOMB_X3_Y14_N8; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~40'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~39 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~40 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.460 ns) 12.873 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[6\] 7 REG LCFF_X2_Y14_N15 3 " "Info: 7: + IC(0.666 ns) + CELL(0.460 ns) = 12.873 ns; Loc. = LCFF_X2_Y14_N15; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.126 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~40 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.015 ns ( 31.19 % ) " "Info: Total cell delay = 4.015 ns ( 31.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.858 ns ( 68.81 % ) " "Info: Total interconnect delay = 8.858 ns ( 68.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.873 ns" { SPI_SI gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~38 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~39 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~40 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.873 ns" { SPI_SI {} SPI_SI~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~38 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~39 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~40 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] {} } { 0.000ns 0.000ns 5.715ns 0.369ns 1.130ns 0.393ns 0.585ns 0.666ns } { 0.000ns 0.995ns 0.370ns 0.580ns 0.589ns 0.651ns 0.370ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK destination 3.034 ns - Shortest register " "Info: - Shortest clock path from clock \"SPI_SCK\" to destination register is 3.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 40 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 40; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.666 ns) 3.034 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[6\] 2 REG LCFF_X2_Y14_N15 3 " "Info: 2: + IC(1.373 ns) + CELL(0.666 ns) = 3.034 ns; Loc. = LCFF_X2_Y14_N15; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[6\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { SPI_SCK gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 54.75 % ) " "Info: Total cell delay = 1.661 ns ( 54.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 45.25 % ) " "Info: Total interconnect delay = 1.373 ns ( 45.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { SPI_SCK gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.034 ns" { SPI_SCK {} SPI_SCK~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] {} } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "12.873 ns" { SPI_SI gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~38 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~39 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~40 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "12.873 ns" { SPI_SI {} SPI_SI~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~16 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[1]~17 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~38 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~39 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~40 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] {} } { 0.000ns 0.000ns 5.715ns 0.369ns 1.130ns 0.393ns 0.585ns 0.666ns } { 0.000ns 0.995ns 0.370ns 0.580ns 0.589ns 0.651ns 0.370ns 0.460ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { SPI_SCK gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.034 ns" { SPI_SCK {} SPI_SCK~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[6] {} } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "IF_clk DEBUG_LED0 led_blinker:BLINK_D1\|led_timer\[1\] 18.263 ns register " "Info: tco from clock \"IF_clk\" to destination pin \"DEBUG_LED0\" through register \"led_blinker:BLINK_D1\|led_timer\[1\]\" is 18.263 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "IF_clk source 2.848 ns + Longest register " "Info: + Longest clock path from clock \"IF_clk\" to source register is 2.848 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns IF_clk 1 CLK PIN_24 4 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_24; Fanout = 4; CLK Node = 'IF_clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { IF_clk } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.136 ns) + CELL(0.000 ns) 1.266 ns IF_clk~clkctrl 2 COMB CLKCTRL_G2 2553 " "Info: 2: + IC(0.136 ns) + CELL(0.000 ns) = 1.266 ns; Loc. = CLKCTRL_G2; Fanout = 2553; COMB Node = 'IF_clk~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.136 ns" { IF_clk IF_clk~clkctrl } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 229 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.666 ns) 2.848 ns led_blinker:BLINK_D1\|led_timer\[1\] 3 REG LCFF_X16_Y7_N9 3 " "Info: 3: + IC(0.916 ns) + CELL(0.666 ns) = 2.848 ns; Loc. = LCFF_X16_Y7_N9; Fanout = 3; REG Node = 'led_blinker:BLINK_D1\|led_timer\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[1] } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.796 ns ( 63.06 % ) " "Info: Total cell delay = 1.796 ns ( 63.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.052 ns ( 36.94 % ) " "Info: Total interconnect delay = 1.052 ns ( 36.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D1|led_timer[1] {} } { 0.000ns 0.000ns 0.136ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 35 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.111 ns + Longest register pin " "Info: + Longest register to pin delay is 15.111 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns led_blinker:BLINK_D1\|led_timer\[1\] 1 REG LCFF_X16_Y7_N9 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X16_Y7_N9; Fanout = 3; REG Node = 'led_blinker:BLINK_D1\|led_timer\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { led_blinker:BLINK_D1|led_timer[1] } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.114 ns) + CELL(0.529 ns) 1.643 ns led_blinker:BLINK_D1\|Equal0~0 2 COMB LCCOMB_X17_Y7_N20 2 " "Info: 2: + IC(1.114 ns) + CELL(0.529 ns) = 1.643 ns; Loc. = LCCOMB_X17_Y7_N20; Fanout = 2; COMB Node = 'led_blinker:BLINK_D1\|Equal0~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.643 ns" { led_blinker:BLINK_D1|led_timer[1] led_blinker:BLINK_D1|Equal0~0 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.651 ns) 2.691 ns led_blinker:BLINK_D1\|Equal0~2 3 COMB LCCOMB_X17_Y7_N18 3 " "Info: 3: + IC(0.397 ns) + CELL(0.651 ns) = 2.691 ns; Loc. = LCCOMB_X17_Y7_N18; Fanout = 3; COMB Node = 'led_blinker:BLINK_D1\|Equal0~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.048 ns" { led_blinker:BLINK_D1|Equal0~0 led_blinker:BLINK_D1|Equal0~2 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.125 ns) + CELL(0.614 ns) 4.430 ns led_blinker:BLINK_D1\|LessThan2~1 4 COMB LCCOMB_X15_Y7_N12 1 " "Info: 4: + IC(1.125 ns) + CELL(0.614 ns) = 4.430 ns; Loc. = LCCOMB_X15_Y7_N12; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|LessThan2~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.739 ns" { led_blinker:BLINK_D1|Equal0~2 led_blinker:BLINK_D1|LessThan2~1 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.094 ns) + CELL(0.651 ns) 6.175 ns led_blinker:BLINK_D1\|led_off~18 5 COMB LCCOMB_X15_Y6_N28 1 " "Info: 5: + IC(1.094 ns) + CELL(0.651 ns) = 6.175 ns; Loc. = LCCOMB_X15_Y6_N28; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~18'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.745 ns" { led_blinker:BLINK_D1|LessThan2~1 led_blinker:BLINK_D1|led_off~18 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.670 ns) + CELL(0.624 ns) 7.469 ns led_blinker:BLINK_D1\|led_off~19 6 COMB LCCOMB_X16_Y6_N30 1 " "Info: 6: + IC(0.670 ns) + CELL(0.624 ns) = 7.469 ns; Loc. = LCCOMB_X16_Y6_N30; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~19'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.294 ns" { led_blinker:BLINK_D1|led_off~18 led_blinker:BLINK_D1|led_off~19 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.581 ns) + CELL(0.206 ns) 8.256 ns led_blinker:BLINK_D1\|led_off~25 7 COMB LCCOMB_X15_Y6_N16 1 " "Info: 7: + IC(0.581 ns) + CELL(0.206 ns) = 8.256 ns; Loc. = LCCOMB_X15_Y6_N16; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~25'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.787 ns" { led_blinker:BLINK_D1|led_off~19 led_blinker:BLINK_D1|led_off~25 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.404 ns) + CELL(0.651 ns) 9.311 ns led_blinker:BLINK_D1\|led_off~26 8 COMB LCCOMB_X15_Y6_N6 1 " "Info: 8: + IC(0.404 ns) + CELL(0.651 ns) = 9.311 ns; Loc. = LCCOMB_X15_Y6_N6; Fanout = 1; COMB Node = 'led_blinker:BLINK_D1\|led_off~26'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.055 ns" { led_blinker:BLINK_D1|led_off~25 led_blinker:BLINK_D1|led_off~26 } "NODE_NAME" } } { "led_blinker.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/led_blinker.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.674 ns) + CELL(3.126 ns) 15.111 ns DEBUG_LED0 9 PIN PIN_4 0 " "Info: 9: + IC(2.674 ns) + CELL(3.126 ns) = 15.111 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'DEBUG_LED0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { led_blinker:BLINK_D1|led_off~26 DEBUG_LED0 } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 243 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.052 ns ( 46.67 % ) " "Info: Total cell delay = 7.052 ns ( 46.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.059 ns ( 53.33 % ) " "Info: Total interconnect delay = 8.059 ns ( 53.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.111 ns" { led_blinker:BLINK_D1|led_timer[1] led_blinker:BLINK_D1|Equal0~0 led_blinker:BLINK_D1|Equal0~2 led_blinker:BLINK_D1|LessThan2~1 led_blinker:BLINK_D1|led_off~18 led_blinker:BLINK_D1|led_off~19 led_blinker:BLINK_D1|led_off~25 led_blinker:BLINK_D1|led_off~26 DEBUG_LED0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.111 ns" { led_blinker:BLINK_D1|led_timer[1] {} led_blinker:BLINK_D1|Equal0~0 {} led_blinker:BLINK_D1|Equal0~2 {} led_blinker:BLINK_D1|LessThan2~1 {} led_blinker:BLINK_D1|led_off~18 {} led_blinker:BLINK_D1|led_off~19 {} led_blinker:BLINK_D1|led_off~25 {} led_blinker:BLINK_D1|led_off~26 {} DEBUG_LED0 {} } { 0.000ns 1.114ns 0.397ns 1.125ns 1.094ns 0.670ns 0.581ns 0.404ns 2.674ns } { 0.000ns 0.529ns 0.651ns 0.614ns 0.651ns 0.624ns 0.206ns 0.651ns 3.126ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.848 ns" { IF_clk IF_clk~clkctrl led_blinker:BLINK_D1|led_timer[1] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.848 ns" { IF_clk {} IF_clk~combout {} IF_clk~clkctrl {} led_blinker:BLINK_D1|led_timer[1] {} } { 0.000ns 0.000ns 0.136ns 0.916ns } { 0.000ns 1.130ns 0.000ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "15.111 ns" { led_blinker:BLINK_D1|led_timer[1] led_blinker:BLINK_D1|Equal0~0 led_blinker:BLINK_D1|Equal0~2 led_blinker:BLINK_D1|LessThan2~1 led_blinker:BLINK_D1|led_off~18 led_blinker:BLINK_D1|led_off~19 led_blinker:BLINK_D1|led_off~25 led_blinker:BLINK_D1|led_off~26 DEBUG_LED0 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "15.111 ns" { led_blinker:BLINK_D1|led_timer[1] {} led_blinker:BLINK_D1|Equal0~0 {} led_blinker:BLINK_D1|Equal0~2 {} led_blinker:BLINK_D1|LessThan2~1 {} led_blinker:BLINK_D1|led_off~18 {} led_blinker:BLINK_D1|led_off~19 {} led_blinker:BLINK_D1|led_off~25 {} led_blinker:BLINK_D1|led_off~26 {} DEBUG_LED0 {} } { 0.000ns 1.114ns 0.397ns 1.125ns 1.094ns 0.670ns 0.581ns 0.404ns 2.674ns } { 0.000ns 0.529ns 0.651ns 0.614ns 0.651ns 0.624ns 0.206ns 0.651ns 3.126ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "SDOBACK FX2_PE1 11.337 ns Longest " "Info: Longest tpd from source pin \"SDOBACK\" to destination pin \"FX2_PE1\" is 11.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.015 ns) 1.015 ns SDOBACK 1 PIN PIN_106 1 " "Info: 1: + IC(0.000 ns) + CELL(1.015 ns) = 1.015 ns; Loc. = PIN_106; Fanout = 1; PIN Node = 'SDOBACK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SDOBACK } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 290 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.246 ns) + CELL(3.076 ns) 11.337 ns FX2_PE1 2 PIN PIN_37 0 " "Info: 2: + IC(7.246 ns) + CELL(3.076 ns) = 11.337 ns; Loc. = PIN_37; Fanout = 0; PIN Node = 'FX2_PE1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.322 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 287 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.091 ns ( 36.09 % ) " "Info: Total cell delay = 4.091 ns ( 36.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.246 ns ( 63.91 % ) " "Info: Total interconnect delay = 7.246 ns ( 63.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "11.337 ns" { SDOBACK FX2_PE1 } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "11.337 ns" { SDOBACK {} SDOBACK~combout {} FX2_PE1 {} } { 0.000ns 0.000ns 7.246ns } { 0.000ns 1.015ns 3.076ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[0\] SPI_SI SPI_SCK -3.850 ns register " "Info: th for register \"gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[0\]\" (data pin = \"SPI_SI\", clock pin = \"SPI_SCK\") is -3.850 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SPI_SCK destination 3.034 ns + Longest register " "Info: + Longest clock path from clock \"SPI_SCK\" to destination register is 3.034 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SCK 1 CLK PIN_15 40 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_15; Fanout = 40; CLK Node = 'SPI_SCK'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 277 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.373 ns) + CELL(0.666 ns) 3.034 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[0\] 2 REG LCFF_X2_Y14_N1 3 " "Info: 2: + IC(1.373 ns) + CELL(0.666 ns) = 3.034 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.039 ns" { SPI_SCK gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.661 ns ( 54.75 % ) " "Info: Total cell delay = 1.661 ns ( 54.75 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.373 ns ( 45.25 % ) " "Info: Total interconnect delay = 1.373 ns ( 45.25 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { SPI_SCK gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.034 ns" { SPI_SCK {} SPI_SCK~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] {} } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.190 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.190 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.995 ns) 0.995 ns SPI_SI 1 PIN PIN_14 13 " "Info: 1: + IC(0.000 ns) + CELL(0.995 ns) = 0.995 ns; Loc. = PIN_14; Fanout = 13; PIN Node = 'SPI_SI'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { SPI_SI } "NODE_NAME" } } { "Cyclops.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/Cyclops.v" 278 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.717 ns) + CELL(0.370 ns) 7.082 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~20 2 COMB LCCOMB_X2_Y14_N0 1 " "Info: 2: + IC(5.717 ns) + CELL(0.370 ns) = 7.082 ns; Loc. = LCCOMB_X2_Y14_N0; Fanout = 1; COMB Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata~20'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.087 ns" { SPI_SI gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~20 } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.190 ns gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[0\] 3 REG LCFF_X2_Y14_N1 3 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.190 ns; Loc. = LCFF_X2_Y14_N1; Fanout = 3; REG Node = 'gpio_control:gpio_controlSDR\|SPI_REGS:spi_regs\|sdata\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~20 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] } "NODE_NAME" } } { "SPI_REGS.v" "" { Text "C:/HPSDR/trunk/CyclopsII/Verilog Code/Cyclops/SPI_REGS.v" 111 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.473 ns ( 20.49 % ) " "Info: Total cell delay = 1.473 ns ( 20.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.717 ns ( 79.51 % ) " "Info: Total interconnect delay = 5.717 ns ( 79.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { SPI_SI gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~20 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { SPI_SI {} SPI_SI~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~20 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] {} } { 0.000ns 0.000ns 5.717ns 0.000ns } { 0.000ns 0.995ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.034 ns" { SPI_SCK gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.034 ns" { SPI_SCK {} SPI_SCK~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] {} } { 0.000ns 0.000ns 1.373ns } { 0.000ns 0.995ns 0.666ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.190 ns" { SPI_SI gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~20 gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.190 ns" { SPI_SI {} SPI_SI~combout {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata~20 {} gpio_control:gpio_controlSDR|SPI_REGS:spi_regs|sdata[0] {} } { 0.000ns 0.000ns 5.717ns 0.000ns } { 0.000ns 0.995ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 7 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "160 " "Info: Peak virtual memory: 160 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Aug 29 15:41:19 2009 " "Info: Processing ended: Sat Aug 29 15:41:19 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
