0.6
2019.1
May 24 2019
15:06:07
C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/AMDprj/mux21_1.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/model/mux21_1.v,1680257213,verilog,,C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/testbench/mux21_1_tb.v,,mux21_1,,,,,,,,
C:/2023/vicilogic/HDLGenTop/HDLGen/User_Projects/combinational/mux21_1/verilog/testbench/mux21_1_tb.v,1680260313,verilog,,,,mux21_1_TB,,,,,,,,
