
// -----------
// This file was generated by riscv_ctg (https://github.com/riscv-software-src/riscv-ctg)
// version   : 0.7.1
// timestamp : Fri Jun 17 14:18:09 2022 GMT
// usage     : riscv_ctg \
//                  -- cgf //                  --cgf /scratch/pawan/work/normalised/RV32F/fnmadd.s.cgf \
 \
//                  -- xlen 32  \
//                  --randomize \
// -----------
//
// -----------
// Copyright (c) 2020. RISC-V International. All rights reserved.
// SPDX-License-Identifier: BSD-3-Clause
// -----------
//
// This assembly file tests the fnmadd.s instruction of the RISC-V RV32F_Zicsr,RV32FD_Zicsr,RV64F_Zicsr,RV64FD_Zicsr extension for the fnmadd_b15 covergroup.
// 
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IF_Zicsr,RV32IFD_Zicsr,RV64IF_Zicsr,RV64IFD_Zicsr,RV32EF_Zicsr,RV32EFD_Zicsr,RV64EF_Zicsr,RV64EFD_Zicsr")

.section .text.init
.globl rvtest_entry_point
rvtest_entry_point:
RVMODEL_BOOT
RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*I.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_CASE(1,"//check ISA:=regex(.*E.*F.*);def TEST_CASE_1=True;",fnmadd_b15)
RVTEST_FP_ENABLE()
RVTEST_VALBASEUPD(x3,test_dataset_0)
RVTEST_SIGBASE(x1,signature_x1_1)

inst_20096:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9800007; valaddr_reg:x3; val_offset:60288*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60288*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20097:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x980000f; valaddr_reg:x3; val_offset:60291*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60291*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20098:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x980001f; valaddr_reg:x3; val_offset:60294*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60294*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20099:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x980003f; valaddr_reg:x3; val_offset:60297*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60297*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20100:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x980007f; valaddr_reg:x3; val_offset:60300*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60300*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20101:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x98000ff; valaddr_reg:x3; val_offset:60303*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60303*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20102:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x98001ff; valaddr_reg:x3; val_offset:60306*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60306*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20103:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x98003ff; valaddr_reg:x3; val_offset:60309*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60309*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20104:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x98007ff; valaddr_reg:x3; val_offset:60312*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60312*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20105:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9800fff; valaddr_reg:x3; val_offset:60315*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60315*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20106:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9801fff; valaddr_reg:x3; val_offset:60318*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60318*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20107:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9803fff; valaddr_reg:x3; val_offset:60321*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60321*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20108:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9807fff; valaddr_reg:x3; val_offset:60324*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60324*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20109:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x980ffff; valaddr_reg:x3; val_offset:60327*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60327*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20110:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x981ffff; valaddr_reg:x3; val_offset:60330*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60330*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20111:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x983ffff; valaddr_reg:x3; val_offset:60333*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60333*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20112:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x987ffff; valaddr_reg:x3; val_offset:60336*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60336*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20113:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x98fffff; valaddr_reg:x3; val_offset:60339*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60339*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20114:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x99fffff; valaddr_reg:x3; val_offset:60342*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60342*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20115:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9bfffff; valaddr_reg:x3; val_offset:60345*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60345*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20116:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9c00000; valaddr_reg:x3; val_offset:60348*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60348*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20117:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9e00000; valaddr_reg:x3; val_offset:60351*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60351*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20118:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9f00000; valaddr_reg:x3; val_offset:60354*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60354*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20119:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9f80000; valaddr_reg:x3; val_offset:60357*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60357*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20120:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9fc0000; valaddr_reg:x3; val_offset:60360*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60360*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20121:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9fe0000; valaddr_reg:x3; val_offset:60363*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60363*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20122:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9ff0000; valaddr_reg:x3; val_offset:60366*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60366*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20123:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9ff8000; valaddr_reg:x3; val_offset:60369*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60369*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20124:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9ffc000; valaddr_reg:x3; val_offset:60372*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60372*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20125:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9ffe000; valaddr_reg:x3; val_offset:60375*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60375*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20126:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9fff000; valaddr_reg:x3; val_offset:60378*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60378*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20127:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9fff800; valaddr_reg:x3; val_offset:60381*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60381*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20128:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9fffc00; valaddr_reg:x3; val_offset:60384*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60384*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20129:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9fffe00; valaddr_reg:x3; val_offset:60387*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60387*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20130:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9ffff00; valaddr_reg:x3; val_offset:60390*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60390*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20131:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9ffff80; valaddr_reg:x3; val_offset:60393*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60393*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20132:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9ffffc0; valaddr_reg:x3; val_offset:60396*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60396*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20133:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9ffffe0; valaddr_reg:x3; val_offset:60399*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60399*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20134:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9fffff0; valaddr_reg:x3; val_offset:60402*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60402*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20135:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9fffff8; valaddr_reg:x3; val_offset:60405*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60405*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20136:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9fffffc; valaddr_reg:x3; val_offset:60408*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60408*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20137:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9fffffe; valaddr_reg:x3; val_offset:60411*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60411*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20138:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x52eb6d and fs2 == 0 and fe2 == 0x00 and fm2 == 0x000000 and fs3 == 0 and fe3 == 0x13 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed2eb6d; op2val:0x0;
op3val:0x9ffffff; valaddr_reg:x3; val_offset:60414*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60414*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20139:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbf800001; valaddr_reg:x3; val_offset:60417*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60417*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20140:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbf800003; valaddr_reg:x3; val_offset:60420*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60420*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20141:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbf800007; valaddr_reg:x3; val_offset:60423*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60423*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20142:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x199999 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbf999999; valaddr_reg:x3; val_offset:60426*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60426*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20143:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x249249 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbfa49249; valaddr_reg:x3; val_offset:60429*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60429*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20144:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x333333 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbfb33333; valaddr_reg:x3; val_offset:60432*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60432*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20145:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x36db6d and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbfb6db6d; valaddr_reg:x3; val_offset:60435*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60435*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20146:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x3bbbbb and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbfbbbbbb; valaddr_reg:x3; val_offset:60438*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60438*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20147:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x444444 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbfc44444; valaddr_reg:x3; val_offset:60441*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60441*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20148:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x4ccccc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbfcccccc; valaddr_reg:x3; val_offset:60444*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60444*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20149:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x5b6db6 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbfdb6db6; valaddr_reg:x3; val_offset:60447*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60447*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20150:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x666666 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbfe66666; valaddr_reg:x3; val_offset:60450*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60450*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20151:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x6db6db and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbfedb6db; valaddr_reg:x3; val_offset:60453*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60453*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20152:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbffffff8; valaddr_reg:x3; val_offset:60456*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60456*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20153:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbffffffc; valaddr_reg:x3; val_offset:60459*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60459*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20154:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x7f and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xbffffffe; valaddr_reg:x3; val_offset:60462*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60462*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20155:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2800000; valaddr_reg:x3; val_offset:60465*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60465*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20156:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2800001; valaddr_reg:x3; val_offset:60468*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60468*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20157:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2800003; valaddr_reg:x3; val_offset:60471*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60471*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20158:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2800007; valaddr_reg:x3; val_offset:60474*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60474*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20159:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc280000f; valaddr_reg:x3; val_offset:60477*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60477*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20160:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc280001f; valaddr_reg:x3; val_offset:60480*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60480*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20161:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc280003f; valaddr_reg:x3; val_offset:60483*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60483*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20162:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc280007f; valaddr_reg:x3; val_offset:60486*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60486*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20163:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc28000ff; valaddr_reg:x3; val_offset:60489*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60489*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20164:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc28001ff; valaddr_reg:x3; val_offset:60492*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60492*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20165:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc28003ff; valaddr_reg:x3; val_offset:60495*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60495*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20166:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc28007ff; valaddr_reg:x3; val_offset:60498*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60498*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20167:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2800fff; valaddr_reg:x3; val_offset:60501*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60501*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20168:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2801fff; valaddr_reg:x3; val_offset:60504*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60504*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20169:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2803fff; valaddr_reg:x3; val_offset:60507*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60507*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20170:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2807fff; valaddr_reg:x3; val_offset:60510*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60510*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20171:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc280ffff; valaddr_reg:x3; val_offset:60513*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60513*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20172:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc281ffff; valaddr_reg:x3; val_offset:60516*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60516*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20173:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc283ffff; valaddr_reg:x3; val_offset:60519*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60519*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20174:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc287ffff; valaddr_reg:x3; val_offset:60522*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60522*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20175:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc28fffff; valaddr_reg:x3; val_offset:60525*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60525*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20176:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc29fffff; valaddr_reg:x3; val_offset:60528*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60528*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20177:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2bfffff; valaddr_reg:x3; val_offset:60531*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60531*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20178:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x400000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2c00000; valaddr_reg:x3; val_offset:60534*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60534*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20179:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x600000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2e00000; valaddr_reg:x3; val_offset:60537*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60537*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20180:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x700000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2f00000; valaddr_reg:x3; val_offset:60540*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60540*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20181:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x780000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2f80000; valaddr_reg:x3; val_offset:60543*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60543*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20182:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7c0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2fc0000; valaddr_reg:x3; val_offset:60546*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60546*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20183:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7e0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2fe0000; valaddr_reg:x3; val_offset:60549*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60549*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20184:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7f0000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2ff0000; valaddr_reg:x3; val_offset:60552*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60552*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20185:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7f8000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2ff8000; valaddr_reg:x3; val_offset:60555*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60555*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20186:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7fc000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2ffc000; valaddr_reg:x3; val_offset:60558*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60558*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20187:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7fe000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2ffe000; valaddr_reg:x3; val_offset:60561*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60561*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20188:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7ff000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2fff000; valaddr_reg:x3; val_offset:60564*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60564*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20189:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7ff800 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2fff800; valaddr_reg:x3; val_offset:60567*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60567*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20190:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7ffc00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2fffc00; valaddr_reg:x3; val_offset:60570*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60570*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20191:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7ffe00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2fffe00; valaddr_reg:x3; val_offset:60573*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60573*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20192:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7fff00 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2ffff00; valaddr_reg:x3; val_offset:60576*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60576*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20193:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7fff80 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2ffff80; valaddr_reg:x3; val_offset:60579*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60579*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20194:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7fffc0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2ffffc0; valaddr_reg:x3; val_offset:60582*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60582*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20195:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7fffe0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2ffffe0; valaddr_reg:x3; val_offset:60585*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60585*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20196:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7ffff0 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2fffff0; valaddr_reg:x3; val_offset:60588*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60588*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20197:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7ffff8 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2fffff8; valaddr_reg:x3; val_offset:60591*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60591*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20198:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7ffffc and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2fffffc; valaddr_reg:x3; val_offset:60594*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60594*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20199:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7ffffe and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2fffffe; valaddr_reg:x3; val_offset:60597*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60597*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20200:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x534e35 and fs2 == 1 and fe2 == 0x00 and fm2 == 0x4d897a and fs3 == 1 and fe3 == 0x85 and fm3 == 0x7fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed34e35; op2val:0x804d897a;
op3val:0xc2ffffff; valaddr_reg:x3; val_offset:60600*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60600*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20201:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x000000 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x33000000; valaddr_reg:x3; val_offset:60603*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60603*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20202:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x000001 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x33000001; valaddr_reg:x3; val_offset:60606*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60606*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20203:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x000003 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x33000003; valaddr_reg:x3; val_offset:60609*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60609*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20204:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x000007 and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x33000007; valaddr_reg:x3; val_offset:60612*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60612*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20205:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x00000f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x3300000f; valaddr_reg:x3; val_offset:60615*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60615*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20206:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x00001f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x3300001f; valaddr_reg:x3; val_offset:60618*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60618*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20207:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x00003f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x3300003f; valaddr_reg:x3; val_offset:60621*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60621*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20208:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x00007f and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x3300007f; valaddr_reg:x3; val_offset:60624*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60624*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20209:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x0000ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x330000ff; valaddr_reg:x3; val_offset:60627*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60627*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20210:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x0001ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x330001ff; valaddr_reg:x3; val_offset:60630*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60630*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20211:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x0003ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x330003ff; valaddr_reg:x3; val_offset:60633*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60633*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20212:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x0007ff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x330007ff; valaddr_reg:x3; val_offset:60636*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60636*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20213:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x000fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x33000fff; valaddr_reg:x3; val_offset:60639*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60639*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20214:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x001fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x33001fff; valaddr_reg:x3; val_offset:60642*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60642*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20215:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x003fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x33003fff; valaddr_reg:x3; val_offset:60645*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60645*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20216:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x007fff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x33007fff; valaddr_reg:x3; val_offset:60648*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60648*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20217:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x00ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x3300ffff; valaddr_reg:x3; val_offset:60651*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60651*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20218:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x01ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x3301ffff; valaddr_reg:x3; val_offset:60654*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60654*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20219:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x03ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x3303ffff; valaddr_reg:x3; val_offset:60657*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60657*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20220:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x07ffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x3307ffff; valaddr_reg:x3; val_offset:60660*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60660*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20221:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x0fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x330fffff; valaddr_reg:x3; val_offset:60663*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60663*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20222:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x1fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x331fffff; valaddr_reg:x3; val_offset:60666*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60666*0 + 3*157*FLEN/8, x4, x1, x2)

inst_20223:
// fs1 == 0 and fe1 == 0xfd and fm1 == 0x537d8a and fs2 == 0 and fe2 == 0x00 and fm2 == 0x4d7820 and fs3 == 0 and fe3 == 0x66 and fm3 == 0x3fffff and  fcsr == 0x0 and rm_val == 7   
/* opcode: fnmadd.s ; op1:f30; op2:f29; op3:f28; dest:f31; op1val:0x7ed37d8a; op2val:0x4d7820;
op3val:0x333fffff; valaddr_reg:x3; val_offset:60669*0 + 3*157*FLEN/8; rmval:dyn;
testreg:x2; fcsr_val:0 */
TEST_FPR4_OP(fnmadd.s, f31, f30, f29, f28, dyn, 0, 0, x3, 60669*0 + 3*157*FLEN/8, x4, x1, x2)
#endif


RVTEST_CODE_END
RVMODEL_HALT

RVTEST_DATA_BEGIN
.align 4
rvtest_data:
.word 0xbabecafe
.word 0xabecafeb
.word 0xbecafeba
.word 0xecafebab
test_dataset_0:
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383559,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383567,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383583,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383615,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383679,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159383807,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159384063,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159384575,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159385599,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159387647,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159391743,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159399935,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159416319,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159449087,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159514623,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159645695,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(159907839,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(160432127,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(161480703,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(163577855,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(163577856,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(165675008,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(166723584,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167247872,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167510016,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167641088,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167706624,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167739392,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167755776,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167763968,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167768064,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167770112,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167771136,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167771648,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167771904,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772032,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772096,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772128,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772144,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772152,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772156,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772158,32,FLEN)
NAN_BOXED(2127752045,32,FLEN)
NAN_BOXED(0,32,FLEN)
NAN_BOXED(167772159,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3212836865,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3212836867,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3212836871,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3214514585,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3215233609,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3216192307,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3216431981,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3216751547,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3217310788,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3217870028,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3218828726,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3219547750,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3220027099,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3221225464,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3221225468,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3221225470,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263168512,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263168513,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263168515,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263168519,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263168527,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263168543,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263168575,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263168639,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263168767,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263169023,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263169535,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263170559,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263172607,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263176703,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263184895,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263201279,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263234047,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263299583,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263430655,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3263692799,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3264217087,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3265265663,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3267362815,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3267362816,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3269459968,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3270508544,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271032832,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271294976,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271426048,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271491584,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271524352,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271540736,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271548928,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271553024,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271555072,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271556096,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271556608,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271556864,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271556992,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271557056,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271557088,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271557104,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271557112,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271557116,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271557118,32,FLEN)
NAN_BOXED(2127777333,32,FLEN)
NAN_BOXED(2152565114,32,FLEN)
NAN_BOXED(3271557119,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855638016,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855638017,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855638019,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855638023,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855638031,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855638047,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855638079,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855638143,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855638271,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855638527,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855639039,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855640063,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855642111,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855646207,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855654399,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855670783,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855703551,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855769087,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(855900159,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(856162303,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(856686591,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(857735167,32,FLEN)
NAN_BOXED(2127789450,32,FLEN)
NAN_BOXED(5077024,32,FLEN)
NAN_BOXED(859832319,32,FLEN)
RVTEST_DATA_END

RVMODEL_DATA_BEGIN
rvtest_sig_begin:
sig_begin_canary:
CANARY;


signature_x1_0:
    .fill 0*((SIGALIGN)/4),4,0xdeadbeef


signature_x1_1:
    .fill 256*((SIGALIGN)/4),4,0xdeadbeef


#ifdef rvtest_mtrap_routine

tsig_begin_canary:
CANARY;
tsig_begin_canary:
CANARY;
mtrap_sigptr:
    .fill 64*(XLEN/32),4,0xdeadbeef
tsig_end_canary:
CANARY;
tsig_end_canary:
CANARY;

#endif

#ifdef rvtest_gpr_save

gpr_save:
    .fill 32*XLEN/32,4,0xdeadbeef

#endif

sig_end_canary:
CANARY;
rvtest_sig_end:
RVMODEL_DATA_END
