<?xml version="1.0" encoding="utf-8"?>
<module id="GPIO" HW_revision="" XML_version="1" description="General Purpose Input Output">
	<register id="PID" acronym="PID" offset="0x0000" width="32" description="Peripheral ID Register">
		<bitfield id="SCHEME" width="2" begin="31" end="30" resetval="1" description="PID encoding scheme" range="" rwaccess="R">
		</bitfield>
		<bitfield id="_RESV_2" width="2" begin="29" end="28" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="FUNCTION" width="12" begin="27" end="16" resetval="18480" description="Function" range="" rwaccess="R">
		</bitfield>
		<bitfield id="RTL" width="5" begin="15" end="11" resetval="0" description="RTL Identification" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MAJOR" width="3" begin="10" end="8" resetval="1" description="Major Revision" range="" rwaccess="R">
		</bitfield>
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0" description="Custom identification" range="" rwaccess="R">
		</bitfield>
		<bitfield id="MINOR" width="6" begin="5" end="0" resetval="0" description="Minor Revision" range="" rwaccess="R">
		</bitfield>
	</register>
	<register id="BINTEN" acronym="BINTEN" offset="0x0008" width="32" description="GPIO Interrupt Per-Bank Enable Register">
		<bitfield id="_RESV_1" width="25" begin="31" end="7" resetval="0" description="Reserved" range="" rwaccess="N">
		</bitfield>
		<bitfield id="EN_7" width="7" begin="6" end="0" resetval="0" description="Per-bank interrupt enable  There are 7 banks of 16 GPIOs each. Bit i stands for bank i " range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
		</bitfield>
	</register>
	<register id="DIR01" acronym="DIR01" offset="0x0010" width="32" description="GPIO Direction Bank 0 and 1 Register">
		<bitfield id="DIR_32" width="32" begin="31" end="0" resetval="1" description="Direction of GPIO bank 0 &amp; 1.  Bits 0-15 form bank 0 and bits 16-31 form bank 1" range="" rwaccess="RW">
			<bitenum id="OUT" value="0" token="OUT" description="Output" />
			<bitenum id="IN" value="1" token="IN" description="Input" />
		</bitfield>
	</register>
	<register id="OUT_DATA01" acronym="OUT_DATA01" offset="0x0014" width="32" description="GPIO Output Data Bank 0 and 1 Register">
		<bitfield id="OUT_32" width="32" begin="31" end="0" resetval="0" description="Output drive state of GPIO bank 0 and 1  Bits 0-15 form bank 0 and bits 16-31 form bank 1 (Ignored when configured as Input)" range="" rwaccess="RW">
		</bitfield>
	</register>
	<register id="SET_DATA01" acronym="SET_DATA01" offset="0x0018" width="32" description="GPIO Set Data 0 and 1 Register">
		<bitfield id="SET_32" width="32" begin="31" end="0" resetval="0" description="Set output drive state of GPIO bank 0 and 1  Bits 0-15 form bank 0 and bits 16-31 form bank 1 Writing 1 sets the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="SET" value="1" token="SET" description="Set output to 1" />
		</bitfield>
	</register>
	<register id="CLR_DATA01" acronym="CLR_DATA01" offset="0x001C" width="32" description="GPIO Clear Data Bank 0 and 1 Register">
		<bitfield id="CLR_32" width="32" begin="31" end="0" resetval="0" description="Clear output drive state of GPIO bank 0 and 1  Bits 0-15 form bank 0 and bits 16-31 form bank 1 Writing 1 clears the output drive state of corresponding GPIO.  Reading it returns the output drive state" range="" rwaccess="RW">
			<bitenum id="CLR" value="1" token="CLR" description="Clear output to 0" />
		</bitfield>
	</register>
	<register id="IN_DATA01" acronym="IN_DATA01" offset="0x0020" width="32" description="GPIO Input Data Bank 0 and 1 Register">
		<bitfield id="IN_32" width="32" begin="31" end="0" resetval="0" description="Status of GPIO bank 0 and 1  Bits 0-15 form bank 0 and bits 16-31 form bank 1" range="" rwaccess="R">
			<bitenum id="SET" value="1" token="SET" description="" />
			<bitenum id="CLR" value="0" token="CLR" description="" />
		</bitfield>
	</register>
	<register id="SET_RIS_TRIG01" acronym="SET_RIS_TRIG01" offset="0x0024" width="32" description="GPIO Set Rising Edge Interrupt Bank 0 and 1 Register">
		<bitfield id="SETRIS_32" width="32" begin="31" end="0" resetval="0" description="Enable Rising edge interrupt detection for GPIO bank 0 and 1  Bits 0-15 form bank 0 and bits 16-31 form bank 1 Reading returns state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
		</bitfield>
	</register>
	<register id="CLR_RIS_TRIG01" acronym="CLR_RIS_TRIG01" offset="0x0028" width="32" description="GPIO Clear Rising Edge Interrupt Bank 0 and 1 Register">
		<bitfield id="CLRRIS_32" width="32" begin="31" end="0" resetval="1" description="Disable Rising edge interrupt detection for GPIO bank 0 and 1  Bits 0-15 form bank 0 and bits 16-31 form bank 1 Reading returns complement state of RIS_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
	</register>
	<register id="SET_FAL_TRIG01" acronym="SET_FAL_TRIG01" offset="0x002C" width="32" description="GPIO Set Falling Edge Interrupt Bank 0 and 1 Register">
		<bitfield id="SETFAL_32" width="32" begin="31" end="0" resetval="0" description="Enable Falling edge interrupt detection for GPIO bank 0 and 1  Bits 0-15 form bank 0 and bits 16-31 form bank 1 Reading returns state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
		</bitfield>
	</register>
	<register id="CLR_FAL_TRIG01" acronym="CLR_FAL_TRIG01" offset="0x0030" width="32" description="GPIO Clear Falling Edge Interrupt Bank 0 and 1 Register">
		<bitfield id="CLRFAL_32" width="32" begin="31" end="0" resetval="1" description="Disable Falling edge interrupt detection for GPIO bank 0 and bank 1 Bits 0-15 form bank 0 and bits 16-31 form bank 0+1 Reading returns complement state of FAL_TRG" range="" rwaccess="RW">
			<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
		</bitfield>
	</register>
	<register id="INTSTAT01" acronym="INTSTAT01" offset="0x0034" width="32" description="GPIO Interrupt Status Bank 0 and 1 Register">
		<bitfield id="STAT_32" width="32" begin="31" end="0" resetval="0" description="Status of GPIO bank 0 and 1  Bits 0-15 form bank 0 and bits 16-31 form bank 1 Reading 0: Interrupt didn't occur Reading 1: Interrupt occurred Writing 1: Clear interrupt status" range="" rwaccess="RW">
		</bitfield>
	</register>
</module>
