// Seed: 3450869878
module module_0 (
    output wire id_0,
    input supply1 id_1,
    output wand id_2,
    output wand id_3,
    output tri0 id_4
    , id_6
);
  logic id_7;
  ;
endmodule
module module_1 (
    input tri id_0,
    output uwire id_1,
    output tri id_2,
    input tri0 id_3,
    input tri0 id_4,
    output tri0 id_5,
    input tri id_6,
    output tri0 id_7,
    input supply1 id_8,
    output tri id_9,
    output wand id_10
);
  wand id_12 = -1 >= id_6;
  module_0 modCall_1 (
      id_10,
      id_4,
      id_9,
      id_5,
      id_1
  );
  assign modCall_1.id_4 = 0;
endmodule
