Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Dec  8 11:10:53 2025
| Host         : DESKTOP-B9D28B1 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_top_timing_summary_routed.rpt -pb basys3_top_timing_summary_routed.pb -rpx basys3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-16  Warning   Large setup violation          16          
TIMING-18  Warning   Missing input or output delay  31          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (21)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (21)
--------------------------------
 There are 21 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -43.329     -488.742                     16                  254        0.104        0.000                      0                  254        4.500        0.000                       0                   154  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -43.329     -488.742                     16                  254        0.104        0.000                      0                  254        4.500        0.000                       0                   154  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           16  Failing Endpoints,  Worst Slack      -43.329ns,  Total Violation     -488.742ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -43.329ns  (required time - arrival time)
  Source:                 test_idx_b_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        53.296ns  (logic 24.625ns (46.204%)  route 28.671ns (53.796%))
  Logic Levels:           73  (CARRY4=26 LUT3=1 LUT4=6 LUT5=2 LUT6=38)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  test_idx_b_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  test_idx_b_reg[1]_rep__1/Q
                         net (fo=79, routed)          0.550     6.092    alu_inst/test_idx_a_reg[1]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.216 f  alu_inst/result_reg[11]_i_20/O
                         net (fo=24, routed)          0.612     6.828    alu_inst/p_0_in[47]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.952 r  alu_inst/result_reg[10]_i_37/O
                         net (fo=1, routed)           0.323     7.275    alu_inst/result_reg[10]_i_37_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356     7.631 r  alu_inst/result_reg_reg[10]_i_9/CO[2]
                         net (fo=14, routed)          0.848     8.479    alu_inst/result_reg_reg[10]_i_9_n_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.313     8.792 r  alu_inst/result_reg[0]_i_55/O
                         net (fo=1, routed)           0.000     8.792    alu_inst/result_reg[0]_i_55_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.372 r  alu_inst/result_reg_reg[0]_i_46/O[2]
                         net (fo=3, routed)           0.439     9.810    alu_inst/r[45]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.302    10.112 r  alu_inst/result_reg[0]_i_48/O
                         net (fo=1, routed)           0.324    10.437    alu_inst/result_reg[0]_i_48_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    10.970 f  alu_inst/result_reg_reg[0]_i_33/CO[2]
                         net (fo=7, routed)           0.498    11.468    alu_inst/p_23_in
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.310    11.778 r  alu_inst/result_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    11.778    alu_inst/result_reg[0]_i_37_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.202 r  alu_inst/result_reg_reg[0]_i_27/O[1]
                         net (fo=9, routed)           0.635    12.837    alu_inst/p_1_in[45]
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.303    13.140 r  alu_inst/result_reg[0]_i_39/O
                         net (fo=1, routed)           0.324    13.464    alu_inst/result_reg[0]_i_39_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    13.984 r  alu_inst/result_reg_reg[0]_i_28/CO[2]
                         net (fo=16, routed)          0.714    14.698    alu_inst/p_22_in
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.313    15.011 r  alu_inst/result_reg[0]_i_22_comp/O
                         net (fo=1, routed)           0.339    15.350    alu_inst/result_reg[0]_i_22_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    15.870 r  alu_inst/result_reg_reg[0]_i_15/CO[2]
                         net (fo=14, routed)          0.610    16.480    alu_inst/p_21_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.793 r  alu_inst/result_reg[15]_i_178/O
                         net (fo=3, routed)           0.323    17.116    alu_inst/result_reg[15]_i_178_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    17.240 r  alu_inst/result_reg[15]_i_167/O
                         net (fo=1, routed)           0.339    17.579    alu_inst/result_reg[15]_i_167_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    18.099 r  alu_inst/result_reg_reg[15]_i_138/CO[2]
                         net (fo=14, routed)          0.513    18.612    alu_inst/p_20_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    18.925 r  alu_inst/result_reg[14]_i_165/O
                         net (fo=3, routed)           0.315    19.240    alu_inst/result_reg[14]_i_165_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.364 r  alu_inst/result_reg[14]_i_154/O
                         net (fo=1, routed)           0.190    19.554    alu_inst/result_reg[14]_i_154_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.074 r  alu_inst/result_reg_reg[14]_i_118/CO[2]
                         net (fo=12, routed)          0.691    20.765    alu_inst/p_19_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    21.078 r  alu_inst/result_reg[14]_i_160/O
                         net (fo=3, routed)           0.593    21.671    alu_inst/result_reg[14]_i_160_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.795 r  alu_inst/result_reg[14]_i_151/O
                         net (fo=1, routed)           0.000    21.795    alu_inst/result_reg[14]_i_151_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    22.365 r  alu_inst/result_reg_reg[14]_i_117/CO[2]
                         net (fo=12, routed)          0.432    22.796    alu_inst/p_18_in
    SLICE_X44Y42         LUT6 (Prop_lut6_I1_O)        0.313    23.109 r  alu_inst/result_reg[15]_i_102/O
                         net (fo=5, routed)           0.452    23.561    alu_inst/result_reg[15]_i_102_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.685 r  alu_inst/result_reg[15]_i_140/O
                         net (fo=1, routed)           0.190    23.875    alu_inst/result_reg[15]_i_140_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    24.395 r  alu_inst/result_reg_reg[15]_i_103/CO[2]
                         net (fo=12, routed)          0.461    24.856    alu_inst/p_17_in
    SLICE_X44Y41         LUT6 (Prop_lut6_I1_O)        0.313    25.169 r  alu_inst/result_reg[14]_i_63/O
                         net (fo=5, routed)           0.473    25.642    alu_inst/result_reg[14]_i_63_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.766 r  alu_inst/result_reg[15]_i_62/O
                         net (fo=1, routed)           0.335    26.100    alu_inst/result_reg[15]_i_62_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    26.620 r  alu_inst/result_reg_reg[15]_i_31/CO[2]
                         net (fo=13, routed)          0.590    27.210    alu_inst/p_16_in
    SLICE_X45Y40         LUT4 (Prop_lut4_I1_O)        0.313    27.523 r  alu_inst/result_reg[14]_i_66/O
                         net (fo=3, routed)           0.454    27.977    alu_inst/result_reg[14]_i_66_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    28.101 r  alu_inst/result_reg[14]_i_29/O
                         net (fo=1, routed)           0.000    28.101    alu_inst/result_reg[14]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.671 r  alu_inst/result_reg_reg[14]_i_8/CO[2]
                         net (fo=14, routed)          0.400    29.071    alu_inst/p_15_in
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.313    29.384 r  alu_inst/result_reg[14]_i_68/O
                         net (fo=5, routed)           0.451    29.835    alu_inst/result_reg[14]_i_68_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    29.959 r  alu_inst/result_reg[14]_i_32/O
                         net (fo=1, routed)           0.190    30.149    alu_inst/result_reg[14]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    30.682 r  alu_inst/result_reg_reg[14]_i_9/CO[2]
                         net (fo=14, routed)          0.422    31.103    alu_inst/p_14_in
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.310    31.413 r  alu_inst/result_reg[12]_i_30/O
                         net (fo=5, routed)           0.468    31.882    alu_inst/result_reg[12]_i_30_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124    32.006 r  alu_inst/result_reg[12]_i_18/O
                         net (fo=1, routed)           0.338    32.343    alu_inst/result_reg[12]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    32.863 r  alu_inst/result_reg_reg[12]_i_14/CO[2]
                         net (fo=15, routed)          0.401    33.264    alu_inst/p_13_in__0
    SLICE_X39Y40         LUT4 (Prop_lut4_I1_O)        0.313    33.577 r  alu_inst/result_reg[12]_i_33/O
                         net (fo=3, routed)           0.467    34.044    alu_inst/result_reg[12]_i_33_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    34.168 r  alu_inst/result_reg[12]_i_24/O
                         net (fo=1, routed)           0.190    34.358    alu_inst/result_reg[12]_i_24_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    34.878 r  alu_inst/result_reg_reg[12]_i_15/CO[2]
                         net (fo=15, routed)          0.409    35.287    alu_inst/p_12_in__0
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.313    35.600 r  alu_inst/result_reg[10]_i_49/O
                         net (fo=3, routed)           0.671    36.271    alu_inst/result_reg[10]_i_49_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.124    36.395 r  alu_inst/result_reg[10]_i_20/O
                         net (fo=1, routed)           0.000    36.395    alu_inst/result_reg[10]_i_20_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.965 r  alu_inst/result_reg_reg[10]_i_5/CO[2]
                         net (fo=15, routed)          0.416    37.380    alu_inst/p_11_in
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    37.693 r  alu_inst/result_reg[10]_i_45/O
                         net (fo=2, routed)           0.578    38.271    alu_inst/result_reg[10]_i_45_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124    38.395 r  alu_inst/result_reg[10]_i_11/O
                         net (fo=1, routed)           0.190    38.585    alu_inst/result_reg[10]_i_11_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    39.105 r  alu_inst/result_reg_reg[10]_i_3/CO[2]
                         net (fo=14, routed)          0.375    39.480    alu_inst/result_reg_reg[10]_i_3_n_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    39.793 r  alu_inst/result_reg[8]_i_21/O
                         net (fo=5, routed)           0.474    40.267    alu_inst/result_reg[8]_i_21_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124    40.391 r  alu_inst/result_reg[8]_i_12/O
                         net (fo=1, routed)           0.190    40.580    alu_inst/result_reg[8]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    41.100 r  alu_inst/result_reg_reg[8]_i_3/CO[2]
                         net (fo=14, routed)          0.503    41.603    alu_inst/p_9_in
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.313    41.916 r  alu_inst/result_reg[8]_i_23/O
                         net (fo=5, routed)           0.452    42.368    alu_inst/result_reg[8]_i_23_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.492 r  alu_inst/result_reg[8]_i_6/O
                         net (fo=1, routed)           0.190    42.681    alu_inst/result_reg[8]_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    43.201 r  alu_inst/result_reg_reg[8]_i_2/CO[2]
                         net (fo=14, routed)          0.418    43.619    alu_inst/p_8_in
    SLICE_X47Y36         LUT6 (Prop_lut6_I1_O)        0.313    43.932 r  alu_inst/result_reg[6]_i_19/O
                         net (fo=5, routed)           0.600    44.532    alu_inst/result_reg[6]_i_19_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    44.656 r  alu_inst/result_reg[6]_i_15/O
                         net (fo=1, routed)           0.000    44.656    alu_inst/result_reg[6]_i_15_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    45.230 r  alu_inst/result_reg_reg[6]_i_3/CO[2]
                         net (fo=14, routed)          0.530    45.760    alu_inst/p_7_in
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.310    46.070 r  alu_inst/result_reg[6]_i_21/O
                         net (fo=5, routed)           0.551    46.621    alu_inst/result_reg[6]_i_21_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124    46.745 r  alu_inst/result_reg[6]_i_9/O
                         net (fo=1, routed)           0.000    46.745    alu_inst/result_reg[6]_i_9_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    47.319 r  alu_inst/result_reg_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.407    47.726    alu_inst/p_6_in
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.310    48.036 r  alu_inst/result_reg[5]_i_25/O
                         net (fo=5, routed)           0.428    48.464    alu_inst/result_reg[5]_i_25_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124    48.588 r  alu_inst/result_reg[5]_i_18/O
                         net (fo=1, routed)           0.333    48.922    alu_inst/result_reg[5]_i_18_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    49.442 r  alu_inst/result_reg_reg[5]_i_8/CO[2]
                         net (fo=14, routed)          0.537    49.979    alu_inst/p_5_in
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.313    50.292 r  alu_inst/result_reg[3]_i_24/O
                         net (fo=5, routed)           0.298    50.590    alu_inst/result_reg[3]_i_24_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    50.714 r  alu_inst/result_reg[3]_i_16/O
                         net (fo=1, routed)           0.332    51.046    alu_inst/result_reg[3]_i_16_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    51.579 r  alu_inst/result_reg_reg[3]_i_6/CO[2]
                         net (fo=13, routed)          0.559    52.138    alu_inst/p_4_in
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.310    52.448 r  alu_inst/result_reg[3]_i_27/O
                         net (fo=3, routed)           0.186    52.633    alu_inst/result_reg[3]_i_27_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    52.757 r  alu_inst/result_reg[3]_i_10/O
                         net (fo=1, routed)           0.331    53.088    alu_inst/result_reg[3]_i_10_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    53.621 r  alu_inst/result_reg_reg[3]_i_5/CO[2]
                         net (fo=12, routed)          0.419    54.041    alu_inst/result_reg_reg[3]_i_5_n_1
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.310    54.351 r  alu_inst/result_reg[0]_i_10/O
                         net (fo=5, routed)           0.441    54.792    alu_inst/result_reg[0]_i_10_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I0_O)        0.124    54.916 r  alu_inst/result_reg[2]_i_16/O
                         net (fo=1, routed)           0.481    55.397    alu_inst/result_reg[2]_i_16_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    55.917 r  alu_inst/result_reg_reg[2]_i_8/CO[2]
                         net (fo=8, routed)           0.712    56.628    alu_inst/result_reg_reg[2]_i_8_n_1
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.313    56.941 r  alu_inst/result_reg[0]_i_4/O
                         net (fo=1, routed)           0.331    57.273    alu_inst/result_reg[0]_i_4_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    57.629 r  alu_inst/result_reg_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.441    58.069    alu_inst/result_reg_reg[0]_i_3_n_1
    SLICE_X36Y37         LUT6 (Prop_lut6_I5_O)        0.313    58.382 r  alu_inst/result_reg[1]_i_1_comp/O
                         net (fo=1, routed)           0.000    58.382    alu_inst/result_reg[1]_i_1_n_0
    SLICE_X36Y37         FDCE                                         r  alu_inst/result_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.441    14.782    alu_inst/clk_IBUF_BUFG
    SLICE_X36Y37         FDCE                                         r  alu_inst/result_reg_reg[1]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X36Y37         FDCE (Setup_fdce_C_D)        0.031    15.053    alu_inst/result_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -58.382    
  -------------------------------------------------------------------
                         slack                                -43.329    

Slack (VIOLATED) :        -43.206ns  (required time - arrival time)
  Source:                 test_idx_b_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        53.169ns  (logic 24.625ns (46.314%)  route 28.544ns (53.686%))
  Logic Levels:           73  (CARRY4=26 LUT3=1 LUT4=7 LUT5=2 LUT6=37)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  test_idx_b_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  test_idx_b_reg[1]_rep__1/Q
                         net (fo=79, routed)          0.550     6.092    alu_inst/test_idx_a_reg[1]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.216 f  alu_inst/result_reg[11]_i_20/O
                         net (fo=24, routed)          0.612     6.828    alu_inst/p_0_in[47]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.952 r  alu_inst/result_reg[10]_i_37/O
                         net (fo=1, routed)           0.323     7.275    alu_inst/result_reg[10]_i_37_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356     7.631 r  alu_inst/result_reg_reg[10]_i_9/CO[2]
                         net (fo=14, routed)          0.848     8.479    alu_inst/result_reg_reg[10]_i_9_n_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.313     8.792 r  alu_inst/result_reg[0]_i_55/O
                         net (fo=1, routed)           0.000     8.792    alu_inst/result_reg[0]_i_55_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.372 r  alu_inst/result_reg_reg[0]_i_46/O[2]
                         net (fo=3, routed)           0.439     9.810    alu_inst/r[45]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.302    10.112 r  alu_inst/result_reg[0]_i_48/O
                         net (fo=1, routed)           0.324    10.437    alu_inst/result_reg[0]_i_48_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    10.970 f  alu_inst/result_reg_reg[0]_i_33/CO[2]
                         net (fo=7, routed)           0.498    11.468    alu_inst/p_23_in
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.310    11.778 r  alu_inst/result_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    11.778    alu_inst/result_reg[0]_i_37_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.202 r  alu_inst/result_reg_reg[0]_i_27/O[1]
                         net (fo=9, routed)           0.635    12.837    alu_inst/p_1_in[45]
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.303    13.140 r  alu_inst/result_reg[0]_i_39/O
                         net (fo=1, routed)           0.324    13.464    alu_inst/result_reg[0]_i_39_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    13.984 r  alu_inst/result_reg_reg[0]_i_28/CO[2]
                         net (fo=16, routed)          0.714    14.698    alu_inst/p_22_in
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.313    15.011 r  alu_inst/result_reg[0]_i_22_comp/O
                         net (fo=1, routed)           0.339    15.350    alu_inst/result_reg[0]_i_22_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    15.870 r  alu_inst/result_reg_reg[0]_i_15/CO[2]
                         net (fo=14, routed)          0.610    16.480    alu_inst/p_21_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.793 r  alu_inst/result_reg[15]_i_178/O
                         net (fo=3, routed)           0.323    17.116    alu_inst/result_reg[15]_i_178_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    17.240 r  alu_inst/result_reg[15]_i_167/O
                         net (fo=1, routed)           0.339    17.579    alu_inst/result_reg[15]_i_167_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    18.099 r  alu_inst/result_reg_reg[15]_i_138/CO[2]
                         net (fo=14, routed)          0.513    18.612    alu_inst/p_20_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    18.925 r  alu_inst/result_reg[14]_i_165/O
                         net (fo=3, routed)           0.315    19.240    alu_inst/result_reg[14]_i_165_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.364 r  alu_inst/result_reg[14]_i_154/O
                         net (fo=1, routed)           0.190    19.554    alu_inst/result_reg[14]_i_154_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.074 r  alu_inst/result_reg_reg[14]_i_118/CO[2]
                         net (fo=12, routed)          0.691    20.765    alu_inst/p_19_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    21.078 r  alu_inst/result_reg[14]_i_160/O
                         net (fo=3, routed)           0.593    21.671    alu_inst/result_reg[14]_i_160_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.795 r  alu_inst/result_reg[14]_i_151/O
                         net (fo=1, routed)           0.000    21.795    alu_inst/result_reg[14]_i_151_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    22.365 r  alu_inst/result_reg_reg[14]_i_117/CO[2]
                         net (fo=12, routed)          0.432    22.796    alu_inst/p_18_in
    SLICE_X44Y42         LUT6 (Prop_lut6_I1_O)        0.313    23.109 r  alu_inst/result_reg[15]_i_102/O
                         net (fo=5, routed)           0.452    23.561    alu_inst/result_reg[15]_i_102_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.685 r  alu_inst/result_reg[15]_i_140/O
                         net (fo=1, routed)           0.190    23.875    alu_inst/result_reg[15]_i_140_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    24.395 r  alu_inst/result_reg_reg[15]_i_103/CO[2]
                         net (fo=12, routed)          0.461    24.856    alu_inst/p_17_in
    SLICE_X44Y41         LUT6 (Prop_lut6_I1_O)        0.313    25.169 r  alu_inst/result_reg[14]_i_63/O
                         net (fo=5, routed)           0.473    25.642    alu_inst/result_reg[14]_i_63_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.766 r  alu_inst/result_reg[15]_i_62/O
                         net (fo=1, routed)           0.335    26.100    alu_inst/result_reg[15]_i_62_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    26.620 r  alu_inst/result_reg_reg[15]_i_31/CO[2]
                         net (fo=13, routed)          0.590    27.210    alu_inst/p_16_in
    SLICE_X45Y40         LUT4 (Prop_lut4_I1_O)        0.313    27.523 r  alu_inst/result_reg[14]_i_66/O
                         net (fo=3, routed)           0.454    27.977    alu_inst/result_reg[14]_i_66_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    28.101 r  alu_inst/result_reg[14]_i_29/O
                         net (fo=1, routed)           0.000    28.101    alu_inst/result_reg[14]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.671 r  alu_inst/result_reg_reg[14]_i_8/CO[2]
                         net (fo=14, routed)          0.400    29.071    alu_inst/p_15_in
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.313    29.384 r  alu_inst/result_reg[14]_i_68/O
                         net (fo=5, routed)           0.451    29.835    alu_inst/result_reg[14]_i_68_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    29.959 r  alu_inst/result_reg[14]_i_32/O
                         net (fo=1, routed)           0.190    30.149    alu_inst/result_reg[14]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    30.682 r  alu_inst/result_reg_reg[14]_i_9/CO[2]
                         net (fo=14, routed)          0.422    31.103    alu_inst/p_14_in
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.310    31.413 r  alu_inst/result_reg[12]_i_30/O
                         net (fo=5, routed)           0.468    31.882    alu_inst/result_reg[12]_i_30_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124    32.006 r  alu_inst/result_reg[12]_i_18/O
                         net (fo=1, routed)           0.338    32.343    alu_inst/result_reg[12]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    32.863 r  alu_inst/result_reg_reg[12]_i_14/CO[2]
                         net (fo=15, routed)          0.401    33.264    alu_inst/p_13_in__0
    SLICE_X39Y40         LUT4 (Prop_lut4_I1_O)        0.313    33.577 r  alu_inst/result_reg[12]_i_33/O
                         net (fo=3, routed)           0.467    34.044    alu_inst/result_reg[12]_i_33_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    34.168 r  alu_inst/result_reg[12]_i_24/O
                         net (fo=1, routed)           0.190    34.358    alu_inst/result_reg[12]_i_24_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    34.878 r  alu_inst/result_reg_reg[12]_i_15/CO[2]
                         net (fo=15, routed)          0.409    35.287    alu_inst/p_12_in__0
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.313    35.600 r  alu_inst/result_reg[10]_i_49/O
                         net (fo=3, routed)           0.671    36.271    alu_inst/result_reg[10]_i_49_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.124    36.395 r  alu_inst/result_reg[10]_i_20/O
                         net (fo=1, routed)           0.000    36.395    alu_inst/result_reg[10]_i_20_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.965 r  alu_inst/result_reg_reg[10]_i_5/CO[2]
                         net (fo=15, routed)          0.416    37.380    alu_inst/p_11_in
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    37.693 r  alu_inst/result_reg[10]_i_45/O
                         net (fo=2, routed)           0.578    38.271    alu_inst/result_reg[10]_i_45_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124    38.395 r  alu_inst/result_reg[10]_i_11/O
                         net (fo=1, routed)           0.190    38.585    alu_inst/result_reg[10]_i_11_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    39.105 r  alu_inst/result_reg_reg[10]_i_3/CO[2]
                         net (fo=14, routed)          0.375    39.480    alu_inst/result_reg_reg[10]_i_3_n_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    39.793 r  alu_inst/result_reg[8]_i_21/O
                         net (fo=5, routed)           0.474    40.267    alu_inst/result_reg[8]_i_21_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124    40.391 r  alu_inst/result_reg[8]_i_12/O
                         net (fo=1, routed)           0.190    40.580    alu_inst/result_reg[8]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    41.100 r  alu_inst/result_reg_reg[8]_i_3/CO[2]
                         net (fo=14, routed)          0.503    41.603    alu_inst/p_9_in
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.313    41.916 r  alu_inst/result_reg[8]_i_23/O
                         net (fo=5, routed)           0.452    42.368    alu_inst/result_reg[8]_i_23_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.492 r  alu_inst/result_reg[8]_i_6/O
                         net (fo=1, routed)           0.190    42.681    alu_inst/result_reg[8]_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    43.201 r  alu_inst/result_reg_reg[8]_i_2/CO[2]
                         net (fo=14, routed)          0.418    43.619    alu_inst/p_8_in
    SLICE_X47Y36         LUT6 (Prop_lut6_I1_O)        0.313    43.932 r  alu_inst/result_reg[6]_i_19/O
                         net (fo=5, routed)           0.600    44.532    alu_inst/result_reg[6]_i_19_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    44.656 r  alu_inst/result_reg[6]_i_15/O
                         net (fo=1, routed)           0.000    44.656    alu_inst/result_reg[6]_i_15_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    45.230 r  alu_inst/result_reg_reg[6]_i_3/CO[2]
                         net (fo=14, routed)          0.530    45.760    alu_inst/p_7_in
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.310    46.070 r  alu_inst/result_reg[6]_i_21/O
                         net (fo=5, routed)           0.551    46.621    alu_inst/result_reg[6]_i_21_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124    46.745 r  alu_inst/result_reg[6]_i_9/O
                         net (fo=1, routed)           0.000    46.745    alu_inst/result_reg[6]_i_9_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    47.319 r  alu_inst/result_reg_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.407    47.726    alu_inst/p_6_in
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.310    48.036 r  alu_inst/result_reg[5]_i_25/O
                         net (fo=5, routed)           0.428    48.464    alu_inst/result_reg[5]_i_25_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124    48.588 r  alu_inst/result_reg[5]_i_18/O
                         net (fo=1, routed)           0.333    48.922    alu_inst/result_reg[5]_i_18_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    49.442 r  alu_inst/result_reg_reg[5]_i_8/CO[2]
                         net (fo=14, routed)          0.537    49.979    alu_inst/p_5_in
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.313    50.292 r  alu_inst/result_reg[3]_i_24/O
                         net (fo=5, routed)           0.298    50.590    alu_inst/result_reg[3]_i_24_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    50.714 r  alu_inst/result_reg[3]_i_16/O
                         net (fo=1, routed)           0.332    51.046    alu_inst/result_reg[3]_i_16_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    51.579 r  alu_inst/result_reg_reg[3]_i_6/CO[2]
                         net (fo=13, routed)          0.559    52.138    alu_inst/p_4_in
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.310    52.448 r  alu_inst/result_reg[3]_i_27/O
                         net (fo=3, routed)           0.186    52.633    alu_inst/result_reg[3]_i_27_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    52.757 r  alu_inst/result_reg[3]_i_10/O
                         net (fo=1, routed)           0.331    53.088    alu_inst/result_reg[3]_i_10_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    53.621 r  alu_inst/result_reg_reg[3]_i_5/CO[2]
                         net (fo=12, routed)          0.419    54.041    alu_inst/result_reg_reg[3]_i_5_n_1
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.310    54.351 r  alu_inst/result_reg[0]_i_10/O
                         net (fo=5, routed)           0.441    54.792    alu_inst/result_reg[0]_i_10_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I0_O)        0.124    54.916 r  alu_inst/result_reg[2]_i_16/O
                         net (fo=1, routed)           0.481    55.397    alu_inst/result_reg[2]_i_16_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    55.917 r  alu_inst/result_reg_reg[2]_i_8/CO[2]
                         net (fo=8, routed)           0.712    56.628    alu_inst/result_reg_reg[2]_i_8_n_1
    SLICE_X36Y37         LUT6 (Prop_lut6_I4_O)        0.313    56.941 r  alu_inst/result_reg[0]_i_4/O
                         net (fo=1, routed)           0.331    57.273    alu_inst/result_reg[0]_i_4_n_0
    SLICE_X36Y36         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356    57.629 r  alu_inst/result_reg_reg[0]_i_3/CO[2]
                         net (fo=2, routed)           0.314    57.943    alu_inst/result_reg_reg[0]_i_3_n_1
    SLICE_X37Y36         LUT4 (Prop_lut4_I2_O)        0.313    58.256 r  alu_inst/result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    58.256    alu_inst/result_reg[0]_i_1_n_0
    SLICE_X37Y36         FDCE                                         r  alu_inst/result_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.440    14.781    alu_inst/clk_IBUF_BUFG
    SLICE_X37Y36         FDCE                                         r  alu_inst/result_reg_reg[0]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X37Y36         FDCE (Setup_fdce_C_D)        0.029    15.050    alu_inst/result_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -58.256    
  -------------------------------------------------------------------
                         slack                                -43.206    

Slack (VIOLATED) :        -42.069ns  (required time - arrival time)
  Source:                 test_idx_b_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        52.085ns  (logic 24.080ns (46.232%)  route 28.005ns (53.768%))
  Logic Levels:           72  (CARRY4=25 LUT3=1 LUT4=7 LUT5=2 LUT6=37)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  test_idx_b_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  test_idx_b_reg[1]_rep__1/Q
                         net (fo=79, routed)          0.550     6.092    alu_inst/test_idx_a_reg[1]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.216 f  alu_inst/result_reg[11]_i_20/O
                         net (fo=24, routed)          0.612     6.828    alu_inst/p_0_in[47]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.952 r  alu_inst/result_reg[10]_i_37/O
                         net (fo=1, routed)           0.323     7.275    alu_inst/result_reg[10]_i_37_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356     7.631 r  alu_inst/result_reg_reg[10]_i_9/CO[2]
                         net (fo=14, routed)          0.848     8.479    alu_inst/result_reg_reg[10]_i_9_n_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.313     8.792 r  alu_inst/result_reg[0]_i_55/O
                         net (fo=1, routed)           0.000     8.792    alu_inst/result_reg[0]_i_55_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.372 r  alu_inst/result_reg_reg[0]_i_46/O[2]
                         net (fo=3, routed)           0.439     9.810    alu_inst/r[45]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.302    10.112 r  alu_inst/result_reg[0]_i_48/O
                         net (fo=1, routed)           0.324    10.437    alu_inst/result_reg[0]_i_48_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    10.970 f  alu_inst/result_reg_reg[0]_i_33/CO[2]
                         net (fo=7, routed)           0.498    11.468    alu_inst/p_23_in
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.310    11.778 r  alu_inst/result_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    11.778    alu_inst/result_reg[0]_i_37_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.202 r  alu_inst/result_reg_reg[0]_i_27/O[1]
                         net (fo=9, routed)           0.635    12.837    alu_inst/p_1_in[45]
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.303    13.140 r  alu_inst/result_reg[0]_i_39/O
                         net (fo=1, routed)           0.324    13.464    alu_inst/result_reg[0]_i_39_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    13.984 r  alu_inst/result_reg_reg[0]_i_28/CO[2]
                         net (fo=16, routed)          0.714    14.698    alu_inst/p_22_in
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.313    15.011 r  alu_inst/result_reg[0]_i_22_comp/O
                         net (fo=1, routed)           0.339    15.350    alu_inst/result_reg[0]_i_22_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    15.870 r  alu_inst/result_reg_reg[0]_i_15/CO[2]
                         net (fo=14, routed)          0.610    16.480    alu_inst/p_21_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.793 r  alu_inst/result_reg[15]_i_178/O
                         net (fo=3, routed)           0.323    17.116    alu_inst/result_reg[15]_i_178_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    17.240 r  alu_inst/result_reg[15]_i_167/O
                         net (fo=1, routed)           0.339    17.579    alu_inst/result_reg[15]_i_167_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    18.099 r  alu_inst/result_reg_reg[15]_i_138/CO[2]
                         net (fo=14, routed)          0.513    18.612    alu_inst/p_20_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    18.925 r  alu_inst/result_reg[14]_i_165/O
                         net (fo=3, routed)           0.315    19.240    alu_inst/result_reg[14]_i_165_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.364 r  alu_inst/result_reg[14]_i_154/O
                         net (fo=1, routed)           0.190    19.554    alu_inst/result_reg[14]_i_154_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.074 r  alu_inst/result_reg_reg[14]_i_118/CO[2]
                         net (fo=12, routed)          0.691    20.765    alu_inst/p_19_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    21.078 r  alu_inst/result_reg[14]_i_160/O
                         net (fo=3, routed)           0.593    21.671    alu_inst/result_reg[14]_i_160_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.795 r  alu_inst/result_reg[14]_i_151/O
                         net (fo=1, routed)           0.000    21.795    alu_inst/result_reg[14]_i_151_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    22.365 r  alu_inst/result_reg_reg[14]_i_117/CO[2]
                         net (fo=12, routed)          0.432    22.796    alu_inst/p_18_in
    SLICE_X44Y42         LUT6 (Prop_lut6_I1_O)        0.313    23.109 r  alu_inst/result_reg[15]_i_102/O
                         net (fo=5, routed)           0.452    23.561    alu_inst/result_reg[15]_i_102_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.685 r  alu_inst/result_reg[15]_i_140/O
                         net (fo=1, routed)           0.190    23.875    alu_inst/result_reg[15]_i_140_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    24.395 r  alu_inst/result_reg_reg[15]_i_103/CO[2]
                         net (fo=12, routed)          0.461    24.856    alu_inst/p_17_in
    SLICE_X44Y41         LUT6 (Prop_lut6_I1_O)        0.313    25.169 r  alu_inst/result_reg[14]_i_63/O
                         net (fo=5, routed)           0.473    25.642    alu_inst/result_reg[14]_i_63_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.766 r  alu_inst/result_reg[15]_i_62/O
                         net (fo=1, routed)           0.335    26.100    alu_inst/result_reg[15]_i_62_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    26.620 r  alu_inst/result_reg_reg[15]_i_31/CO[2]
                         net (fo=13, routed)          0.590    27.210    alu_inst/p_16_in
    SLICE_X45Y40         LUT4 (Prop_lut4_I1_O)        0.313    27.523 r  alu_inst/result_reg[14]_i_66/O
                         net (fo=3, routed)           0.454    27.977    alu_inst/result_reg[14]_i_66_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    28.101 r  alu_inst/result_reg[14]_i_29/O
                         net (fo=1, routed)           0.000    28.101    alu_inst/result_reg[14]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.671 r  alu_inst/result_reg_reg[14]_i_8/CO[2]
                         net (fo=14, routed)          0.400    29.071    alu_inst/p_15_in
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.313    29.384 r  alu_inst/result_reg[14]_i_68/O
                         net (fo=5, routed)           0.451    29.835    alu_inst/result_reg[14]_i_68_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    29.959 r  alu_inst/result_reg[14]_i_32/O
                         net (fo=1, routed)           0.190    30.149    alu_inst/result_reg[14]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    30.682 r  alu_inst/result_reg_reg[14]_i_9/CO[2]
                         net (fo=14, routed)          0.422    31.103    alu_inst/p_14_in
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.310    31.413 r  alu_inst/result_reg[12]_i_30/O
                         net (fo=5, routed)           0.468    31.882    alu_inst/result_reg[12]_i_30_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124    32.006 r  alu_inst/result_reg[12]_i_18/O
                         net (fo=1, routed)           0.338    32.343    alu_inst/result_reg[12]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    32.863 r  alu_inst/result_reg_reg[12]_i_14/CO[2]
                         net (fo=15, routed)          0.401    33.264    alu_inst/p_13_in__0
    SLICE_X39Y40         LUT4 (Prop_lut4_I1_O)        0.313    33.577 r  alu_inst/result_reg[12]_i_33/O
                         net (fo=3, routed)           0.467    34.044    alu_inst/result_reg[12]_i_33_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    34.168 r  alu_inst/result_reg[12]_i_24/O
                         net (fo=1, routed)           0.190    34.358    alu_inst/result_reg[12]_i_24_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    34.878 r  alu_inst/result_reg_reg[12]_i_15/CO[2]
                         net (fo=15, routed)          0.409    35.287    alu_inst/p_12_in__0
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.313    35.600 r  alu_inst/result_reg[10]_i_49/O
                         net (fo=3, routed)           0.671    36.271    alu_inst/result_reg[10]_i_49_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.124    36.395 r  alu_inst/result_reg[10]_i_20/O
                         net (fo=1, routed)           0.000    36.395    alu_inst/result_reg[10]_i_20_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.965 r  alu_inst/result_reg_reg[10]_i_5/CO[2]
                         net (fo=15, routed)          0.416    37.380    alu_inst/p_11_in
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    37.693 r  alu_inst/result_reg[10]_i_45/O
                         net (fo=2, routed)           0.578    38.271    alu_inst/result_reg[10]_i_45_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124    38.395 r  alu_inst/result_reg[10]_i_11/O
                         net (fo=1, routed)           0.190    38.585    alu_inst/result_reg[10]_i_11_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    39.105 r  alu_inst/result_reg_reg[10]_i_3/CO[2]
                         net (fo=14, routed)          0.375    39.480    alu_inst/result_reg_reg[10]_i_3_n_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    39.793 r  alu_inst/result_reg[8]_i_21/O
                         net (fo=5, routed)           0.474    40.267    alu_inst/result_reg[8]_i_21_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124    40.391 r  alu_inst/result_reg[8]_i_12/O
                         net (fo=1, routed)           0.190    40.580    alu_inst/result_reg[8]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    41.100 r  alu_inst/result_reg_reg[8]_i_3/CO[2]
                         net (fo=14, routed)          0.503    41.603    alu_inst/p_9_in
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.313    41.916 r  alu_inst/result_reg[8]_i_23/O
                         net (fo=5, routed)           0.452    42.368    alu_inst/result_reg[8]_i_23_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.492 r  alu_inst/result_reg[8]_i_6/O
                         net (fo=1, routed)           0.190    42.681    alu_inst/result_reg[8]_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    43.201 r  alu_inst/result_reg_reg[8]_i_2/CO[2]
                         net (fo=14, routed)          0.418    43.619    alu_inst/p_8_in
    SLICE_X47Y36         LUT6 (Prop_lut6_I1_O)        0.313    43.932 r  alu_inst/result_reg[6]_i_19/O
                         net (fo=5, routed)           0.600    44.532    alu_inst/result_reg[6]_i_19_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    44.656 r  alu_inst/result_reg[6]_i_15/O
                         net (fo=1, routed)           0.000    44.656    alu_inst/result_reg[6]_i_15_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    45.230 r  alu_inst/result_reg_reg[6]_i_3/CO[2]
                         net (fo=14, routed)          0.530    45.760    alu_inst/p_7_in
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.310    46.070 r  alu_inst/result_reg[6]_i_21/O
                         net (fo=5, routed)           0.551    46.621    alu_inst/result_reg[6]_i_21_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124    46.745 r  alu_inst/result_reg[6]_i_9/O
                         net (fo=1, routed)           0.000    46.745    alu_inst/result_reg[6]_i_9_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    47.319 r  alu_inst/result_reg_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.407    47.726    alu_inst/p_6_in
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.310    48.036 r  alu_inst/result_reg[5]_i_25/O
                         net (fo=5, routed)           0.428    48.464    alu_inst/result_reg[5]_i_25_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124    48.588 r  alu_inst/result_reg[5]_i_18/O
                         net (fo=1, routed)           0.333    48.922    alu_inst/result_reg[5]_i_18_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    49.442 r  alu_inst/result_reg_reg[5]_i_8/CO[2]
                         net (fo=14, routed)          0.537    49.979    alu_inst/p_5_in
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.313    50.292 r  alu_inst/result_reg[3]_i_24/O
                         net (fo=5, routed)           0.298    50.590    alu_inst/result_reg[3]_i_24_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    50.714 r  alu_inst/result_reg[3]_i_16/O
                         net (fo=1, routed)           0.332    51.046    alu_inst/result_reg[3]_i_16_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    51.579 r  alu_inst/result_reg_reg[3]_i_6/CO[2]
                         net (fo=13, routed)          0.559    52.138    alu_inst/p_4_in
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.310    52.448 r  alu_inst/result_reg[3]_i_27/O
                         net (fo=3, routed)           0.186    52.633    alu_inst/result_reg[3]_i_27_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    52.757 r  alu_inst/result_reg[3]_i_10/O
                         net (fo=1, routed)           0.331    53.088    alu_inst/result_reg[3]_i_10_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    53.621 r  alu_inst/result_reg_reg[3]_i_5/CO[2]
                         net (fo=12, routed)          0.419    54.041    alu_inst/result_reg_reg[3]_i_5_n_1
    SLICE_X38Y35         LUT6 (Prop_lut6_I1_O)        0.310    54.351 r  alu_inst/result_reg[0]_i_10/O
                         net (fo=5, routed)           0.441    54.792    alu_inst/result_reg[0]_i_10_n_0
    SLICE_X39Y35         LUT6 (Prop_lut6_I0_O)        0.124    54.916 r  alu_inst/result_reg[2]_i_16/O
                         net (fo=1, routed)           0.481    55.397    alu_inst/result_reg[2]_i_16_n_0
    SLICE_X37Y37         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    55.917 r  alu_inst/result_reg_reg[2]_i_8/CO[2]
                         net (fo=8, routed)           0.647    56.564    alu_inst/result_reg_reg[2]_i_8_n_1
    SLICE_X38Y39         LUT4 (Prop_lut4_I2_O)        0.313    56.877 r  alu_inst/result_reg[2]_i_4/O
                         net (fo=1, routed)           0.171    57.048    alu_inst/result_reg[2]_i_4_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I5_O)        0.124    57.172 r  alu_inst/result_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    57.172    alu_inst/result_reg[2]_i_1_n_0
    SLICE_X38Y39         FDCE                                         r  alu_inst/result_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.443    14.784    alu_inst/clk_IBUF_BUFG
    SLICE_X38Y39         FDCE                                         r  alu_inst/result_reg_reg[2]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y39         FDCE (Setup_fdce_C_D)        0.079    15.103    alu_inst/result_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         15.103    
                         arrival time                         -57.172    
  -------------------------------------------------------------------
                         slack                                -42.069    

Slack (VIOLATED) :        -39.797ns  (required time - arrival time)
  Source:                 test_idx_b_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        49.761ns  (logic 23.123ns (46.468%)  route 26.638ns (53.532%))
  Logic Levels:           69  (CARRY4=24 LUT3=1 LUT4=7 LUT5=2 LUT6=35)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  test_idx_b_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  test_idx_b_reg[1]_rep__1/Q
                         net (fo=79, routed)          0.550     6.092    alu_inst/test_idx_a_reg[1]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.216 f  alu_inst/result_reg[11]_i_20/O
                         net (fo=24, routed)          0.612     6.828    alu_inst/p_0_in[47]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.952 r  alu_inst/result_reg[10]_i_37/O
                         net (fo=1, routed)           0.323     7.275    alu_inst/result_reg[10]_i_37_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356     7.631 r  alu_inst/result_reg_reg[10]_i_9/CO[2]
                         net (fo=14, routed)          0.848     8.479    alu_inst/result_reg_reg[10]_i_9_n_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.313     8.792 r  alu_inst/result_reg[0]_i_55/O
                         net (fo=1, routed)           0.000     8.792    alu_inst/result_reg[0]_i_55_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.372 r  alu_inst/result_reg_reg[0]_i_46/O[2]
                         net (fo=3, routed)           0.439     9.810    alu_inst/r[45]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.302    10.112 r  alu_inst/result_reg[0]_i_48/O
                         net (fo=1, routed)           0.324    10.437    alu_inst/result_reg[0]_i_48_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    10.970 f  alu_inst/result_reg_reg[0]_i_33/CO[2]
                         net (fo=7, routed)           0.498    11.468    alu_inst/p_23_in
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.310    11.778 r  alu_inst/result_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    11.778    alu_inst/result_reg[0]_i_37_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.202 r  alu_inst/result_reg_reg[0]_i_27/O[1]
                         net (fo=9, routed)           0.635    12.837    alu_inst/p_1_in[45]
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.303    13.140 r  alu_inst/result_reg[0]_i_39/O
                         net (fo=1, routed)           0.324    13.464    alu_inst/result_reg[0]_i_39_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    13.984 r  alu_inst/result_reg_reg[0]_i_28/CO[2]
                         net (fo=16, routed)          0.714    14.698    alu_inst/p_22_in
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.313    15.011 r  alu_inst/result_reg[0]_i_22_comp/O
                         net (fo=1, routed)           0.339    15.350    alu_inst/result_reg[0]_i_22_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    15.870 r  alu_inst/result_reg_reg[0]_i_15/CO[2]
                         net (fo=14, routed)          0.610    16.480    alu_inst/p_21_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.793 r  alu_inst/result_reg[15]_i_178/O
                         net (fo=3, routed)           0.323    17.116    alu_inst/result_reg[15]_i_178_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    17.240 r  alu_inst/result_reg[15]_i_167/O
                         net (fo=1, routed)           0.339    17.579    alu_inst/result_reg[15]_i_167_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    18.099 r  alu_inst/result_reg_reg[15]_i_138/CO[2]
                         net (fo=14, routed)          0.513    18.612    alu_inst/p_20_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    18.925 r  alu_inst/result_reg[14]_i_165/O
                         net (fo=3, routed)           0.315    19.240    alu_inst/result_reg[14]_i_165_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.364 r  alu_inst/result_reg[14]_i_154/O
                         net (fo=1, routed)           0.190    19.554    alu_inst/result_reg[14]_i_154_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.074 r  alu_inst/result_reg_reg[14]_i_118/CO[2]
                         net (fo=12, routed)          0.691    20.765    alu_inst/p_19_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    21.078 r  alu_inst/result_reg[14]_i_160/O
                         net (fo=3, routed)           0.593    21.671    alu_inst/result_reg[14]_i_160_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.795 r  alu_inst/result_reg[14]_i_151/O
                         net (fo=1, routed)           0.000    21.795    alu_inst/result_reg[14]_i_151_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    22.365 r  alu_inst/result_reg_reg[14]_i_117/CO[2]
                         net (fo=12, routed)          0.432    22.796    alu_inst/p_18_in
    SLICE_X44Y42         LUT6 (Prop_lut6_I1_O)        0.313    23.109 r  alu_inst/result_reg[15]_i_102/O
                         net (fo=5, routed)           0.452    23.561    alu_inst/result_reg[15]_i_102_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.685 r  alu_inst/result_reg[15]_i_140/O
                         net (fo=1, routed)           0.190    23.875    alu_inst/result_reg[15]_i_140_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    24.395 r  alu_inst/result_reg_reg[15]_i_103/CO[2]
                         net (fo=12, routed)          0.461    24.856    alu_inst/p_17_in
    SLICE_X44Y41         LUT6 (Prop_lut6_I1_O)        0.313    25.169 r  alu_inst/result_reg[14]_i_63/O
                         net (fo=5, routed)           0.473    25.642    alu_inst/result_reg[14]_i_63_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.766 r  alu_inst/result_reg[15]_i_62/O
                         net (fo=1, routed)           0.335    26.100    alu_inst/result_reg[15]_i_62_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    26.620 r  alu_inst/result_reg_reg[15]_i_31/CO[2]
                         net (fo=13, routed)          0.590    27.210    alu_inst/p_16_in
    SLICE_X45Y40         LUT4 (Prop_lut4_I1_O)        0.313    27.523 r  alu_inst/result_reg[14]_i_66/O
                         net (fo=3, routed)           0.454    27.977    alu_inst/result_reg[14]_i_66_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    28.101 r  alu_inst/result_reg[14]_i_29/O
                         net (fo=1, routed)           0.000    28.101    alu_inst/result_reg[14]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.671 r  alu_inst/result_reg_reg[14]_i_8/CO[2]
                         net (fo=14, routed)          0.400    29.071    alu_inst/p_15_in
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.313    29.384 r  alu_inst/result_reg[14]_i_68/O
                         net (fo=5, routed)           0.451    29.835    alu_inst/result_reg[14]_i_68_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    29.959 r  alu_inst/result_reg[14]_i_32/O
                         net (fo=1, routed)           0.190    30.149    alu_inst/result_reg[14]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    30.682 r  alu_inst/result_reg_reg[14]_i_9/CO[2]
                         net (fo=14, routed)          0.422    31.103    alu_inst/p_14_in
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.310    31.413 r  alu_inst/result_reg[12]_i_30/O
                         net (fo=5, routed)           0.468    31.882    alu_inst/result_reg[12]_i_30_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124    32.006 r  alu_inst/result_reg[12]_i_18/O
                         net (fo=1, routed)           0.338    32.343    alu_inst/result_reg[12]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    32.863 r  alu_inst/result_reg_reg[12]_i_14/CO[2]
                         net (fo=15, routed)          0.401    33.264    alu_inst/p_13_in__0
    SLICE_X39Y40         LUT4 (Prop_lut4_I1_O)        0.313    33.577 r  alu_inst/result_reg[12]_i_33/O
                         net (fo=3, routed)           0.467    34.044    alu_inst/result_reg[12]_i_33_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    34.168 r  alu_inst/result_reg[12]_i_24/O
                         net (fo=1, routed)           0.190    34.358    alu_inst/result_reg[12]_i_24_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    34.878 r  alu_inst/result_reg_reg[12]_i_15/CO[2]
                         net (fo=15, routed)          0.409    35.287    alu_inst/p_12_in__0
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.313    35.600 r  alu_inst/result_reg[10]_i_49/O
                         net (fo=3, routed)           0.671    36.271    alu_inst/result_reg[10]_i_49_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.124    36.395 r  alu_inst/result_reg[10]_i_20/O
                         net (fo=1, routed)           0.000    36.395    alu_inst/result_reg[10]_i_20_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.965 r  alu_inst/result_reg_reg[10]_i_5/CO[2]
                         net (fo=15, routed)          0.416    37.380    alu_inst/p_11_in
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    37.693 r  alu_inst/result_reg[10]_i_45/O
                         net (fo=2, routed)           0.578    38.271    alu_inst/result_reg[10]_i_45_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124    38.395 r  alu_inst/result_reg[10]_i_11/O
                         net (fo=1, routed)           0.190    38.585    alu_inst/result_reg[10]_i_11_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    39.105 r  alu_inst/result_reg_reg[10]_i_3/CO[2]
                         net (fo=14, routed)          0.375    39.480    alu_inst/result_reg_reg[10]_i_3_n_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    39.793 r  alu_inst/result_reg[8]_i_21/O
                         net (fo=5, routed)           0.474    40.267    alu_inst/result_reg[8]_i_21_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124    40.391 r  alu_inst/result_reg[8]_i_12/O
                         net (fo=1, routed)           0.190    40.580    alu_inst/result_reg[8]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    41.100 r  alu_inst/result_reg_reg[8]_i_3/CO[2]
                         net (fo=14, routed)          0.503    41.603    alu_inst/p_9_in
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.313    41.916 r  alu_inst/result_reg[8]_i_23/O
                         net (fo=5, routed)           0.452    42.368    alu_inst/result_reg[8]_i_23_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.492 r  alu_inst/result_reg[8]_i_6/O
                         net (fo=1, routed)           0.190    42.681    alu_inst/result_reg[8]_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    43.201 r  alu_inst/result_reg_reg[8]_i_2/CO[2]
                         net (fo=14, routed)          0.418    43.619    alu_inst/p_8_in
    SLICE_X47Y36         LUT6 (Prop_lut6_I1_O)        0.313    43.932 r  alu_inst/result_reg[6]_i_19/O
                         net (fo=5, routed)           0.600    44.532    alu_inst/result_reg[6]_i_19_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    44.656 r  alu_inst/result_reg[6]_i_15/O
                         net (fo=1, routed)           0.000    44.656    alu_inst/result_reg[6]_i_15_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    45.230 r  alu_inst/result_reg_reg[6]_i_3/CO[2]
                         net (fo=14, routed)          0.530    45.760    alu_inst/p_7_in
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.310    46.070 r  alu_inst/result_reg[6]_i_21/O
                         net (fo=5, routed)           0.551    46.621    alu_inst/result_reg[6]_i_21_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124    46.745 r  alu_inst/result_reg[6]_i_9/O
                         net (fo=1, routed)           0.000    46.745    alu_inst/result_reg[6]_i_9_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    47.319 r  alu_inst/result_reg_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.407    47.726    alu_inst/p_6_in
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.310    48.036 r  alu_inst/result_reg[5]_i_25/O
                         net (fo=5, routed)           0.428    48.464    alu_inst/result_reg[5]_i_25_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124    48.588 r  alu_inst/result_reg[5]_i_18/O
                         net (fo=1, routed)           0.333    48.922    alu_inst/result_reg[5]_i_18_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    49.442 r  alu_inst/result_reg_reg[5]_i_8/CO[2]
                         net (fo=14, routed)          0.537    49.979    alu_inst/p_5_in
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.313    50.292 r  alu_inst/result_reg[3]_i_24/O
                         net (fo=5, routed)           0.298    50.590    alu_inst/result_reg[3]_i_24_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    50.714 r  alu_inst/result_reg[3]_i_16/O
                         net (fo=1, routed)           0.332    51.046    alu_inst/result_reg[3]_i_16_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    51.579 r  alu_inst/result_reg_reg[3]_i_6/CO[2]
                         net (fo=13, routed)          0.559    52.138    alu_inst/p_4_in
    SLICE_X38Y37         LUT4 (Prop_lut4_I1_O)        0.310    52.448 r  alu_inst/result_reg[3]_i_27/O
                         net (fo=3, routed)           0.186    52.633    alu_inst/result_reg[3]_i_27_n_0
    SLICE_X38Y37         LUT6 (Prop_lut6_I1_O)        0.124    52.757 r  alu_inst/result_reg[3]_i_10/O
                         net (fo=1, routed)           0.331    53.088    alu_inst/result_reg[3]_i_10_n_0
    SLICE_X38Y36         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    53.621 r  alu_inst/result_reg_reg[3]_i_5/CO[2]
                         net (fo=12, routed)          0.637    54.259    alu_inst/result_reg_reg[3]_i_5_n_1
    SLICE_X39Y36         LUT4 (Prop_lut4_I0_O)        0.310    54.569 r  alu_inst/result_reg[3]_i_2/O
                         net (fo=1, routed)           0.154    54.723    alu_inst/result_reg[3]_i_2_n_0
    SLICE_X39Y36         LUT6 (Prop_lut6_I0_O)        0.124    54.847 r  alu_inst/result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    54.847    alu_inst/result_reg[3]_i_1_n_0
    SLICE_X39Y36         FDCE                                         r  alu_inst/result_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.440    14.781    alu_inst/clk_IBUF_BUFG
    SLICE_X39Y36         FDCE                                         r  alu_inst/result_reg_reg[3]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)        0.029    15.050    alu_inst/result_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         15.050    
                         arrival time                         -54.847    
  -------------------------------------------------------------------
                         slack                                -39.797    

Slack (VIOLATED) :        -38.150ns  (required time - arrival time)
  Source:                 test_idx_b_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        48.152ns  (logic 22.280ns (46.270%)  route 25.872ns (53.730%))
  Logic Levels:           67  (CARRY4=23 LUT3=1 LUT4=6 LUT5=2 LUT6=35)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  test_idx_b_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  test_idx_b_reg[1]_rep__1/Q
                         net (fo=79, routed)          0.550     6.092    alu_inst/test_idx_a_reg[1]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.216 f  alu_inst/result_reg[11]_i_20/O
                         net (fo=24, routed)          0.612     6.828    alu_inst/p_0_in[47]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.952 r  alu_inst/result_reg[10]_i_37/O
                         net (fo=1, routed)           0.323     7.275    alu_inst/result_reg[10]_i_37_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356     7.631 r  alu_inst/result_reg_reg[10]_i_9/CO[2]
                         net (fo=14, routed)          0.848     8.479    alu_inst/result_reg_reg[10]_i_9_n_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.313     8.792 r  alu_inst/result_reg[0]_i_55/O
                         net (fo=1, routed)           0.000     8.792    alu_inst/result_reg[0]_i_55_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.372 r  alu_inst/result_reg_reg[0]_i_46/O[2]
                         net (fo=3, routed)           0.439     9.810    alu_inst/r[45]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.302    10.112 r  alu_inst/result_reg[0]_i_48/O
                         net (fo=1, routed)           0.324    10.437    alu_inst/result_reg[0]_i_48_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    10.970 f  alu_inst/result_reg_reg[0]_i_33/CO[2]
                         net (fo=7, routed)           0.498    11.468    alu_inst/p_23_in
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.310    11.778 r  alu_inst/result_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    11.778    alu_inst/result_reg[0]_i_37_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.202 r  alu_inst/result_reg_reg[0]_i_27/O[1]
                         net (fo=9, routed)           0.635    12.837    alu_inst/p_1_in[45]
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.303    13.140 r  alu_inst/result_reg[0]_i_39/O
                         net (fo=1, routed)           0.324    13.464    alu_inst/result_reg[0]_i_39_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    13.984 r  alu_inst/result_reg_reg[0]_i_28/CO[2]
                         net (fo=16, routed)          0.714    14.698    alu_inst/p_22_in
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.313    15.011 r  alu_inst/result_reg[0]_i_22_comp/O
                         net (fo=1, routed)           0.339    15.350    alu_inst/result_reg[0]_i_22_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    15.870 r  alu_inst/result_reg_reg[0]_i_15/CO[2]
                         net (fo=14, routed)          0.610    16.480    alu_inst/p_21_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.793 r  alu_inst/result_reg[15]_i_178/O
                         net (fo=3, routed)           0.323    17.116    alu_inst/result_reg[15]_i_178_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    17.240 r  alu_inst/result_reg[15]_i_167/O
                         net (fo=1, routed)           0.339    17.579    alu_inst/result_reg[15]_i_167_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    18.099 r  alu_inst/result_reg_reg[15]_i_138/CO[2]
                         net (fo=14, routed)          0.513    18.612    alu_inst/p_20_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    18.925 r  alu_inst/result_reg[14]_i_165/O
                         net (fo=3, routed)           0.315    19.240    alu_inst/result_reg[14]_i_165_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.364 r  alu_inst/result_reg[14]_i_154/O
                         net (fo=1, routed)           0.190    19.554    alu_inst/result_reg[14]_i_154_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.074 r  alu_inst/result_reg_reg[14]_i_118/CO[2]
                         net (fo=12, routed)          0.691    20.765    alu_inst/p_19_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    21.078 r  alu_inst/result_reg[14]_i_160/O
                         net (fo=3, routed)           0.593    21.671    alu_inst/result_reg[14]_i_160_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.795 r  alu_inst/result_reg[14]_i_151/O
                         net (fo=1, routed)           0.000    21.795    alu_inst/result_reg[14]_i_151_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    22.365 r  alu_inst/result_reg_reg[14]_i_117/CO[2]
                         net (fo=12, routed)          0.432    22.796    alu_inst/p_18_in
    SLICE_X44Y42         LUT6 (Prop_lut6_I1_O)        0.313    23.109 r  alu_inst/result_reg[15]_i_102/O
                         net (fo=5, routed)           0.452    23.561    alu_inst/result_reg[15]_i_102_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.685 r  alu_inst/result_reg[15]_i_140/O
                         net (fo=1, routed)           0.190    23.875    alu_inst/result_reg[15]_i_140_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    24.395 r  alu_inst/result_reg_reg[15]_i_103/CO[2]
                         net (fo=12, routed)          0.461    24.856    alu_inst/p_17_in
    SLICE_X44Y41         LUT6 (Prop_lut6_I1_O)        0.313    25.169 r  alu_inst/result_reg[14]_i_63/O
                         net (fo=5, routed)           0.473    25.642    alu_inst/result_reg[14]_i_63_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.766 r  alu_inst/result_reg[15]_i_62/O
                         net (fo=1, routed)           0.335    26.100    alu_inst/result_reg[15]_i_62_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    26.620 r  alu_inst/result_reg_reg[15]_i_31/CO[2]
                         net (fo=13, routed)          0.590    27.210    alu_inst/p_16_in
    SLICE_X45Y40         LUT4 (Prop_lut4_I1_O)        0.313    27.523 r  alu_inst/result_reg[14]_i_66/O
                         net (fo=3, routed)           0.454    27.977    alu_inst/result_reg[14]_i_66_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    28.101 r  alu_inst/result_reg[14]_i_29/O
                         net (fo=1, routed)           0.000    28.101    alu_inst/result_reg[14]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.671 r  alu_inst/result_reg_reg[14]_i_8/CO[2]
                         net (fo=14, routed)          0.400    29.071    alu_inst/p_15_in
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.313    29.384 r  alu_inst/result_reg[14]_i_68/O
                         net (fo=5, routed)           0.451    29.835    alu_inst/result_reg[14]_i_68_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    29.959 r  alu_inst/result_reg[14]_i_32/O
                         net (fo=1, routed)           0.190    30.149    alu_inst/result_reg[14]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    30.682 r  alu_inst/result_reg_reg[14]_i_9/CO[2]
                         net (fo=14, routed)          0.422    31.103    alu_inst/p_14_in
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.310    31.413 r  alu_inst/result_reg[12]_i_30/O
                         net (fo=5, routed)           0.468    31.882    alu_inst/result_reg[12]_i_30_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124    32.006 r  alu_inst/result_reg[12]_i_18/O
                         net (fo=1, routed)           0.338    32.343    alu_inst/result_reg[12]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    32.863 r  alu_inst/result_reg_reg[12]_i_14/CO[2]
                         net (fo=15, routed)          0.401    33.264    alu_inst/p_13_in__0
    SLICE_X39Y40         LUT4 (Prop_lut4_I1_O)        0.313    33.577 r  alu_inst/result_reg[12]_i_33/O
                         net (fo=3, routed)           0.467    34.044    alu_inst/result_reg[12]_i_33_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    34.168 r  alu_inst/result_reg[12]_i_24/O
                         net (fo=1, routed)           0.190    34.358    alu_inst/result_reg[12]_i_24_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    34.878 r  alu_inst/result_reg_reg[12]_i_15/CO[2]
                         net (fo=15, routed)          0.409    35.287    alu_inst/p_12_in__0
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.313    35.600 r  alu_inst/result_reg[10]_i_49/O
                         net (fo=3, routed)           0.671    36.271    alu_inst/result_reg[10]_i_49_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.124    36.395 r  alu_inst/result_reg[10]_i_20/O
                         net (fo=1, routed)           0.000    36.395    alu_inst/result_reg[10]_i_20_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.965 r  alu_inst/result_reg_reg[10]_i_5/CO[2]
                         net (fo=15, routed)          0.416    37.380    alu_inst/p_11_in
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    37.693 r  alu_inst/result_reg[10]_i_45/O
                         net (fo=2, routed)           0.578    38.271    alu_inst/result_reg[10]_i_45_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124    38.395 r  alu_inst/result_reg[10]_i_11/O
                         net (fo=1, routed)           0.190    38.585    alu_inst/result_reg[10]_i_11_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    39.105 r  alu_inst/result_reg_reg[10]_i_3/CO[2]
                         net (fo=14, routed)          0.375    39.480    alu_inst/result_reg_reg[10]_i_3_n_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    39.793 r  alu_inst/result_reg[8]_i_21/O
                         net (fo=5, routed)           0.474    40.267    alu_inst/result_reg[8]_i_21_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124    40.391 r  alu_inst/result_reg[8]_i_12/O
                         net (fo=1, routed)           0.190    40.580    alu_inst/result_reg[8]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    41.100 r  alu_inst/result_reg_reg[8]_i_3/CO[2]
                         net (fo=14, routed)          0.503    41.603    alu_inst/p_9_in
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.313    41.916 r  alu_inst/result_reg[8]_i_23/O
                         net (fo=5, routed)           0.452    42.368    alu_inst/result_reg[8]_i_23_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.492 r  alu_inst/result_reg[8]_i_6/O
                         net (fo=1, routed)           0.190    42.681    alu_inst/result_reg[8]_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    43.201 r  alu_inst/result_reg_reg[8]_i_2/CO[2]
                         net (fo=14, routed)          0.418    43.619    alu_inst/p_8_in
    SLICE_X47Y36         LUT6 (Prop_lut6_I1_O)        0.313    43.932 r  alu_inst/result_reg[6]_i_19/O
                         net (fo=5, routed)           0.600    44.532    alu_inst/result_reg[6]_i_19_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    44.656 r  alu_inst/result_reg[6]_i_15/O
                         net (fo=1, routed)           0.000    44.656    alu_inst/result_reg[6]_i_15_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    45.230 r  alu_inst/result_reg_reg[6]_i_3/CO[2]
                         net (fo=14, routed)          0.530    45.760    alu_inst/p_7_in
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.310    46.070 r  alu_inst/result_reg[6]_i_21/O
                         net (fo=5, routed)           0.551    46.621    alu_inst/result_reg[6]_i_21_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124    46.745 r  alu_inst/result_reg[6]_i_9/O
                         net (fo=1, routed)           0.000    46.745    alu_inst/result_reg[6]_i_9_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    47.319 r  alu_inst/result_reg_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.407    47.726    alu_inst/p_6_in
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.310    48.036 r  alu_inst/result_reg[5]_i_25/O
                         net (fo=5, routed)           0.428    48.464    alu_inst/result_reg[5]_i_25_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124    48.588 r  alu_inst/result_reg[5]_i_18/O
                         net (fo=1, routed)           0.333    48.922    alu_inst/result_reg[5]_i_18_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    49.442 r  alu_inst/result_reg_reg[5]_i_8/CO[2]
                         net (fo=14, routed)          0.537    49.979    alu_inst/p_5_in
    SLICE_X39Y37         LUT6 (Prop_lut6_I1_O)        0.313    50.292 r  alu_inst/result_reg[3]_i_24/O
                         net (fo=5, routed)           0.298    50.590    alu_inst/result_reg[3]_i_24_n_0
    SLICE_X39Y37         LUT6 (Prop_lut6_I0_O)        0.124    50.714 r  alu_inst/result_reg[3]_i_16/O
                         net (fo=1, routed)           0.332    51.046    alu_inst/result_reg[3]_i_16_n_0
    SLICE_X38Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    51.579 r  alu_inst/result_reg_reg[3]_i_6/CO[2]
                         net (fo=13, routed)          0.776    52.355    alu_inst/p_4_in
    SLICE_X46Y38         LUT4 (Prop_lut4_I2_O)        0.310    52.665 r  alu_inst/result_reg[4]_i_15/O
                         net (fo=1, routed)           0.161    52.825    alu_inst/result_reg[4]_i_15_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I0_O)        0.124    52.949 r  alu_inst/result_reg[4]_i_7/O
                         net (fo=1, routed)           0.165    53.114    alu_inst/result_reg[4]_i_7_n_0
    SLICE_X46Y38         LUT6 (Prop_lut6_I5_O)        0.124    53.238 r  alu_inst/result_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    53.238    alu_inst/result_reg[4]_i_1_n_0
    SLICE_X46Y38         FDCE                                         r  alu_inst/result_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.445    14.786    alu_inst/clk_IBUF_BUFG
    SLICE_X46Y38         FDCE                                         r  alu_inst/result_reg_reg[4]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X46Y38         FDCE (Setup_fdce_C_D)        0.077    15.088    alu_inst/result_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                         -53.238    
  -------------------------------------------------------------------
                         slack                                -38.150    

Slack (VIOLATED) :        -36.036ns  (required time - arrival time)
  Source:                 test_idx_b_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        46.005ns  (logic 21.189ns (46.058%)  route 24.816ns (53.942%))
  Logic Levels:           63  (CARRY4=22 LUT3=1 LUT4=6 LUT5=3 LUT6=31)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  test_idx_b_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  test_idx_b_reg[1]_rep__1/Q
                         net (fo=79, routed)          0.550     6.092    alu_inst/test_idx_a_reg[1]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.216 f  alu_inst/result_reg[11]_i_20/O
                         net (fo=24, routed)          0.612     6.828    alu_inst/p_0_in[47]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.952 r  alu_inst/result_reg[10]_i_37/O
                         net (fo=1, routed)           0.323     7.275    alu_inst/result_reg[10]_i_37_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356     7.631 r  alu_inst/result_reg_reg[10]_i_9/CO[2]
                         net (fo=14, routed)          0.848     8.479    alu_inst/result_reg_reg[10]_i_9_n_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.313     8.792 r  alu_inst/result_reg[0]_i_55/O
                         net (fo=1, routed)           0.000     8.792    alu_inst/result_reg[0]_i_55_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.372 r  alu_inst/result_reg_reg[0]_i_46/O[2]
                         net (fo=3, routed)           0.439     9.810    alu_inst/r[45]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.302    10.112 r  alu_inst/result_reg[0]_i_48/O
                         net (fo=1, routed)           0.324    10.437    alu_inst/result_reg[0]_i_48_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    10.970 f  alu_inst/result_reg_reg[0]_i_33/CO[2]
                         net (fo=7, routed)           0.498    11.468    alu_inst/p_23_in
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.310    11.778 r  alu_inst/result_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    11.778    alu_inst/result_reg[0]_i_37_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.202 r  alu_inst/result_reg_reg[0]_i_27/O[1]
                         net (fo=9, routed)           0.635    12.837    alu_inst/p_1_in[45]
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.303    13.140 r  alu_inst/result_reg[0]_i_39/O
                         net (fo=1, routed)           0.324    13.464    alu_inst/result_reg[0]_i_39_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    13.984 r  alu_inst/result_reg_reg[0]_i_28/CO[2]
                         net (fo=16, routed)          0.714    14.698    alu_inst/p_22_in
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.313    15.011 r  alu_inst/result_reg[0]_i_22_comp/O
                         net (fo=1, routed)           0.339    15.350    alu_inst/result_reg[0]_i_22_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    15.870 r  alu_inst/result_reg_reg[0]_i_15/CO[2]
                         net (fo=14, routed)          0.610    16.480    alu_inst/p_21_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.793 r  alu_inst/result_reg[15]_i_178/O
                         net (fo=3, routed)           0.323    17.116    alu_inst/result_reg[15]_i_178_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    17.240 r  alu_inst/result_reg[15]_i_167/O
                         net (fo=1, routed)           0.339    17.579    alu_inst/result_reg[15]_i_167_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    18.099 r  alu_inst/result_reg_reg[15]_i_138/CO[2]
                         net (fo=14, routed)          0.513    18.612    alu_inst/p_20_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    18.925 r  alu_inst/result_reg[14]_i_165/O
                         net (fo=3, routed)           0.315    19.240    alu_inst/result_reg[14]_i_165_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.364 r  alu_inst/result_reg[14]_i_154/O
                         net (fo=1, routed)           0.190    19.554    alu_inst/result_reg[14]_i_154_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.074 r  alu_inst/result_reg_reg[14]_i_118/CO[2]
                         net (fo=12, routed)          0.691    20.765    alu_inst/p_19_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    21.078 r  alu_inst/result_reg[14]_i_160/O
                         net (fo=3, routed)           0.593    21.671    alu_inst/result_reg[14]_i_160_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.795 r  alu_inst/result_reg[14]_i_151/O
                         net (fo=1, routed)           0.000    21.795    alu_inst/result_reg[14]_i_151_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    22.365 r  alu_inst/result_reg_reg[14]_i_117/CO[2]
                         net (fo=12, routed)          0.432    22.796    alu_inst/p_18_in
    SLICE_X44Y42         LUT6 (Prop_lut6_I1_O)        0.313    23.109 r  alu_inst/result_reg[15]_i_102/O
                         net (fo=5, routed)           0.452    23.561    alu_inst/result_reg[15]_i_102_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.685 r  alu_inst/result_reg[15]_i_140/O
                         net (fo=1, routed)           0.190    23.875    alu_inst/result_reg[15]_i_140_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    24.395 r  alu_inst/result_reg_reg[15]_i_103/CO[2]
                         net (fo=12, routed)          0.461    24.856    alu_inst/p_17_in
    SLICE_X44Y41         LUT6 (Prop_lut6_I1_O)        0.313    25.169 r  alu_inst/result_reg[14]_i_63/O
                         net (fo=5, routed)           0.473    25.642    alu_inst/result_reg[14]_i_63_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.766 r  alu_inst/result_reg[15]_i_62/O
                         net (fo=1, routed)           0.335    26.100    alu_inst/result_reg[15]_i_62_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    26.620 r  alu_inst/result_reg_reg[15]_i_31/CO[2]
                         net (fo=13, routed)          0.590    27.210    alu_inst/p_16_in
    SLICE_X45Y40         LUT4 (Prop_lut4_I1_O)        0.313    27.523 r  alu_inst/result_reg[14]_i_66/O
                         net (fo=3, routed)           0.454    27.977    alu_inst/result_reg[14]_i_66_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    28.101 r  alu_inst/result_reg[14]_i_29/O
                         net (fo=1, routed)           0.000    28.101    alu_inst/result_reg[14]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.671 r  alu_inst/result_reg_reg[14]_i_8/CO[2]
                         net (fo=14, routed)          0.400    29.071    alu_inst/p_15_in
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.313    29.384 r  alu_inst/result_reg[14]_i_68/O
                         net (fo=5, routed)           0.451    29.835    alu_inst/result_reg[14]_i_68_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    29.959 r  alu_inst/result_reg[14]_i_32/O
                         net (fo=1, routed)           0.190    30.149    alu_inst/result_reg[14]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    30.682 r  alu_inst/result_reg_reg[14]_i_9/CO[2]
                         net (fo=14, routed)          0.422    31.103    alu_inst/p_14_in
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.310    31.413 r  alu_inst/result_reg[12]_i_30/O
                         net (fo=5, routed)           0.468    31.882    alu_inst/result_reg[12]_i_30_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124    32.006 r  alu_inst/result_reg[12]_i_18/O
                         net (fo=1, routed)           0.338    32.343    alu_inst/result_reg[12]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    32.863 r  alu_inst/result_reg_reg[12]_i_14/CO[2]
                         net (fo=15, routed)          0.401    33.264    alu_inst/p_13_in__0
    SLICE_X39Y40         LUT4 (Prop_lut4_I1_O)        0.313    33.577 r  alu_inst/result_reg[12]_i_33/O
                         net (fo=3, routed)           0.467    34.044    alu_inst/result_reg[12]_i_33_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    34.168 r  alu_inst/result_reg[12]_i_24/O
                         net (fo=1, routed)           0.190    34.358    alu_inst/result_reg[12]_i_24_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    34.878 r  alu_inst/result_reg_reg[12]_i_15/CO[2]
                         net (fo=15, routed)          0.409    35.287    alu_inst/p_12_in__0
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.313    35.600 r  alu_inst/result_reg[10]_i_49/O
                         net (fo=3, routed)           0.671    36.271    alu_inst/result_reg[10]_i_49_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.124    36.395 r  alu_inst/result_reg[10]_i_20/O
                         net (fo=1, routed)           0.000    36.395    alu_inst/result_reg[10]_i_20_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.965 r  alu_inst/result_reg_reg[10]_i_5/CO[2]
                         net (fo=15, routed)          0.416    37.380    alu_inst/p_11_in
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    37.693 r  alu_inst/result_reg[10]_i_45/O
                         net (fo=2, routed)           0.578    38.271    alu_inst/result_reg[10]_i_45_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124    38.395 r  alu_inst/result_reg[10]_i_11/O
                         net (fo=1, routed)           0.190    38.585    alu_inst/result_reg[10]_i_11_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    39.105 r  alu_inst/result_reg_reg[10]_i_3/CO[2]
                         net (fo=14, routed)          0.375    39.480    alu_inst/result_reg_reg[10]_i_3_n_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    39.793 r  alu_inst/result_reg[8]_i_21/O
                         net (fo=5, routed)           0.474    40.267    alu_inst/result_reg[8]_i_21_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124    40.391 r  alu_inst/result_reg[8]_i_12/O
                         net (fo=1, routed)           0.190    40.580    alu_inst/result_reg[8]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    41.100 r  alu_inst/result_reg_reg[8]_i_3/CO[2]
                         net (fo=14, routed)          0.503    41.603    alu_inst/p_9_in
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.313    41.916 r  alu_inst/result_reg[8]_i_23/O
                         net (fo=5, routed)           0.452    42.368    alu_inst/result_reg[8]_i_23_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.492 r  alu_inst/result_reg[8]_i_6/O
                         net (fo=1, routed)           0.190    42.681    alu_inst/result_reg[8]_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    43.201 r  alu_inst/result_reg_reg[8]_i_2/CO[2]
                         net (fo=14, routed)          0.418    43.619    alu_inst/p_8_in
    SLICE_X47Y36         LUT6 (Prop_lut6_I1_O)        0.313    43.932 r  alu_inst/result_reg[6]_i_19/O
                         net (fo=5, routed)           0.600    44.532    alu_inst/result_reg[6]_i_19_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    44.656 r  alu_inst/result_reg[6]_i_15/O
                         net (fo=1, routed)           0.000    44.656    alu_inst/result_reg[6]_i_15_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    45.230 r  alu_inst/result_reg_reg[6]_i_3/CO[2]
                         net (fo=14, routed)          0.530    45.760    alu_inst/p_7_in
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.310    46.070 r  alu_inst/result_reg[6]_i_21/O
                         net (fo=5, routed)           0.551    46.621    alu_inst/result_reg[6]_i_21_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124    46.745 r  alu_inst/result_reg[6]_i_9/O
                         net (fo=1, routed)           0.000    46.745    alu_inst/result_reg[6]_i_9_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    47.319 r  alu_inst/result_reg_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.407    47.726    alu_inst/p_6_in
    SLICE_X41Y36         LUT6 (Prop_lut6_I1_O)        0.310    48.036 r  alu_inst/result_reg[5]_i_25/O
                         net (fo=5, routed)           0.428    48.464    alu_inst/result_reg[5]_i_25_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I0_O)        0.124    48.588 r  alu_inst/result_reg[5]_i_18/O
                         net (fo=1, routed)           0.333    48.922    alu_inst/result_reg[5]_i_18_n_0
    SLICE_X41Y37         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    49.442 r  alu_inst/result_reg_reg[5]_i_8/CO[2]
                         net (fo=14, routed)          0.904    50.346    alu_inst/p_5_in
    SLICE_X40Y45         LUT4 (Prop_lut4_I0_O)        0.313    50.659 r  alu_inst/result_reg[5]_i_4/O
                         net (fo=1, routed)           0.309    50.967    alu_inst/result_reg[5]_i_4_n_0
    SLICE_X37Y45         LUT5 (Prop_lut5_I4_O)        0.124    51.091 r  alu_inst/result_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    51.091    alu_inst/result_reg[5]_i_1_n_0
    SLICE_X37Y45         FDCE                                         r  alu_inst/result_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.445    14.786    alu_inst/clk_IBUF_BUFG
    SLICE_X37Y45         FDCE                                         r  alu_inst/result_reg_reg[5]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y45         FDCE (Setup_fdce_C_D)        0.029    15.055    alu_inst/result_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -51.091    
  -------------------------------------------------------------------
                         slack                                -36.036    

Slack (VIOLATED) :        -33.167ns  (required time - arrival time)
  Source:                 test_idx_b_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        43.135ns  (logic 20.108ns (46.616%)  route 23.027ns (53.384%))
  Logic Levels:           59  (CARRY4=21 LUT3=1 LUT4=5 LUT5=2 LUT6=30)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  test_idx_b_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  test_idx_b_reg[1]_rep__1/Q
                         net (fo=79, routed)          0.550     6.092    alu_inst/test_idx_a_reg[1]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.216 f  alu_inst/result_reg[11]_i_20/O
                         net (fo=24, routed)          0.612     6.828    alu_inst/p_0_in[47]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.952 r  alu_inst/result_reg[10]_i_37/O
                         net (fo=1, routed)           0.323     7.275    alu_inst/result_reg[10]_i_37_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356     7.631 r  alu_inst/result_reg_reg[10]_i_9/CO[2]
                         net (fo=14, routed)          0.848     8.479    alu_inst/result_reg_reg[10]_i_9_n_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.313     8.792 r  alu_inst/result_reg[0]_i_55/O
                         net (fo=1, routed)           0.000     8.792    alu_inst/result_reg[0]_i_55_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.372 r  alu_inst/result_reg_reg[0]_i_46/O[2]
                         net (fo=3, routed)           0.439     9.810    alu_inst/r[45]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.302    10.112 r  alu_inst/result_reg[0]_i_48/O
                         net (fo=1, routed)           0.324    10.437    alu_inst/result_reg[0]_i_48_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    10.970 f  alu_inst/result_reg_reg[0]_i_33/CO[2]
                         net (fo=7, routed)           0.498    11.468    alu_inst/p_23_in
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.310    11.778 r  alu_inst/result_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    11.778    alu_inst/result_reg[0]_i_37_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.202 r  alu_inst/result_reg_reg[0]_i_27/O[1]
                         net (fo=9, routed)           0.635    12.837    alu_inst/p_1_in[45]
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.303    13.140 r  alu_inst/result_reg[0]_i_39/O
                         net (fo=1, routed)           0.324    13.464    alu_inst/result_reg[0]_i_39_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    13.984 r  alu_inst/result_reg_reg[0]_i_28/CO[2]
                         net (fo=16, routed)          0.714    14.698    alu_inst/p_22_in
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.313    15.011 r  alu_inst/result_reg[0]_i_22_comp/O
                         net (fo=1, routed)           0.339    15.350    alu_inst/result_reg[0]_i_22_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    15.870 r  alu_inst/result_reg_reg[0]_i_15/CO[2]
                         net (fo=14, routed)          0.610    16.480    alu_inst/p_21_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.793 r  alu_inst/result_reg[15]_i_178/O
                         net (fo=3, routed)           0.323    17.116    alu_inst/result_reg[15]_i_178_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    17.240 r  alu_inst/result_reg[15]_i_167/O
                         net (fo=1, routed)           0.339    17.579    alu_inst/result_reg[15]_i_167_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    18.099 r  alu_inst/result_reg_reg[15]_i_138/CO[2]
                         net (fo=14, routed)          0.513    18.612    alu_inst/p_20_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    18.925 r  alu_inst/result_reg[14]_i_165/O
                         net (fo=3, routed)           0.315    19.240    alu_inst/result_reg[14]_i_165_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.364 r  alu_inst/result_reg[14]_i_154/O
                         net (fo=1, routed)           0.190    19.554    alu_inst/result_reg[14]_i_154_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.074 r  alu_inst/result_reg_reg[14]_i_118/CO[2]
                         net (fo=12, routed)          0.691    20.765    alu_inst/p_19_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    21.078 r  alu_inst/result_reg[14]_i_160/O
                         net (fo=3, routed)           0.593    21.671    alu_inst/result_reg[14]_i_160_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.795 r  alu_inst/result_reg[14]_i_151/O
                         net (fo=1, routed)           0.000    21.795    alu_inst/result_reg[14]_i_151_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    22.365 r  alu_inst/result_reg_reg[14]_i_117/CO[2]
                         net (fo=12, routed)          0.432    22.796    alu_inst/p_18_in
    SLICE_X44Y42         LUT6 (Prop_lut6_I1_O)        0.313    23.109 r  alu_inst/result_reg[15]_i_102/O
                         net (fo=5, routed)           0.452    23.561    alu_inst/result_reg[15]_i_102_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.685 r  alu_inst/result_reg[15]_i_140/O
                         net (fo=1, routed)           0.190    23.875    alu_inst/result_reg[15]_i_140_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    24.395 r  alu_inst/result_reg_reg[15]_i_103/CO[2]
                         net (fo=12, routed)          0.461    24.856    alu_inst/p_17_in
    SLICE_X44Y41         LUT6 (Prop_lut6_I1_O)        0.313    25.169 r  alu_inst/result_reg[14]_i_63/O
                         net (fo=5, routed)           0.473    25.642    alu_inst/result_reg[14]_i_63_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.766 r  alu_inst/result_reg[15]_i_62/O
                         net (fo=1, routed)           0.335    26.100    alu_inst/result_reg[15]_i_62_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    26.620 r  alu_inst/result_reg_reg[15]_i_31/CO[2]
                         net (fo=13, routed)          0.590    27.210    alu_inst/p_16_in
    SLICE_X45Y40         LUT4 (Prop_lut4_I1_O)        0.313    27.523 r  alu_inst/result_reg[14]_i_66/O
                         net (fo=3, routed)           0.454    27.977    alu_inst/result_reg[14]_i_66_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    28.101 r  alu_inst/result_reg[14]_i_29/O
                         net (fo=1, routed)           0.000    28.101    alu_inst/result_reg[14]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.671 r  alu_inst/result_reg_reg[14]_i_8/CO[2]
                         net (fo=14, routed)          0.400    29.071    alu_inst/p_15_in
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.313    29.384 r  alu_inst/result_reg[14]_i_68/O
                         net (fo=5, routed)           0.451    29.835    alu_inst/result_reg[14]_i_68_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    29.959 r  alu_inst/result_reg[14]_i_32/O
                         net (fo=1, routed)           0.190    30.149    alu_inst/result_reg[14]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    30.682 r  alu_inst/result_reg_reg[14]_i_9/CO[2]
                         net (fo=14, routed)          0.422    31.103    alu_inst/p_14_in
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.310    31.413 r  alu_inst/result_reg[12]_i_30/O
                         net (fo=5, routed)           0.468    31.882    alu_inst/result_reg[12]_i_30_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124    32.006 r  alu_inst/result_reg[12]_i_18/O
                         net (fo=1, routed)           0.338    32.343    alu_inst/result_reg[12]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    32.863 r  alu_inst/result_reg_reg[12]_i_14/CO[2]
                         net (fo=15, routed)          0.401    33.264    alu_inst/p_13_in__0
    SLICE_X39Y40         LUT4 (Prop_lut4_I1_O)        0.313    33.577 r  alu_inst/result_reg[12]_i_33/O
                         net (fo=3, routed)           0.467    34.044    alu_inst/result_reg[12]_i_33_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    34.168 r  alu_inst/result_reg[12]_i_24/O
                         net (fo=1, routed)           0.190    34.358    alu_inst/result_reg[12]_i_24_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    34.878 r  alu_inst/result_reg_reg[12]_i_15/CO[2]
                         net (fo=15, routed)          0.409    35.287    alu_inst/p_12_in__0
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.313    35.600 r  alu_inst/result_reg[10]_i_49/O
                         net (fo=3, routed)           0.671    36.271    alu_inst/result_reg[10]_i_49_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.124    36.395 r  alu_inst/result_reg[10]_i_20/O
                         net (fo=1, routed)           0.000    36.395    alu_inst/result_reg[10]_i_20_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.965 r  alu_inst/result_reg_reg[10]_i_5/CO[2]
                         net (fo=15, routed)          0.416    37.380    alu_inst/p_11_in
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    37.693 r  alu_inst/result_reg[10]_i_45/O
                         net (fo=2, routed)           0.578    38.271    alu_inst/result_reg[10]_i_45_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124    38.395 r  alu_inst/result_reg[10]_i_11/O
                         net (fo=1, routed)           0.190    38.585    alu_inst/result_reg[10]_i_11_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    39.105 r  alu_inst/result_reg_reg[10]_i_3/CO[2]
                         net (fo=14, routed)          0.375    39.480    alu_inst/result_reg_reg[10]_i_3_n_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    39.793 r  alu_inst/result_reg[8]_i_21/O
                         net (fo=5, routed)           0.474    40.267    alu_inst/result_reg[8]_i_21_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124    40.391 r  alu_inst/result_reg[8]_i_12/O
                         net (fo=1, routed)           0.190    40.580    alu_inst/result_reg[8]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    41.100 r  alu_inst/result_reg_reg[8]_i_3/CO[2]
                         net (fo=14, routed)          0.503    41.603    alu_inst/p_9_in
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.313    41.916 r  alu_inst/result_reg[8]_i_23/O
                         net (fo=5, routed)           0.452    42.368    alu_inst/result_reg[8]_i_23_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.492 r  alu_inst/result_reg[8]_i_6/O
                         net (fo=1, routed)           0.190    42.681    alu_inst/result_reg[8]_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    43.201 r  alu_inst/result_reg_reg[8]_i_2/CO[2]
                         net (fo=14, routed)          0.418    43.619    alu_inst/p_8_in
    SLICE_X47Y36         LUT6 (Prop_lut6_I1_O)        0.313    43.932 r  alu_inst/result_reg[6]_i_19/O
                         net (fo=5, routed)           0.600    44.532    alu_inst/result_reg[6]_i_19_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    44.656 r  alu_inst/result_reg[6]_i_15/O
                         net (fo=1, routed)           0.000    44.656    alu_inst/result_reg[6]_i_15_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    45.230 r  alu_inst/result_reg_reg[6]_i_3/CO[2]
                         net (fo=14, routed)          0.530    45.760    alu_inst/p_7_in
    SLICE_X43Y36         LUT6 (Prop_lut6_I1_O)        0.310    46.070 r  alu_inst/result_reg[6]_i_21/O
                         net (fo=5, routed)           0.551    46.621    alu_inst/result_reg[6]_i_21_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.124    46.745 r  alu_inst/result_reg[6]_i_9/O
                         net (fo=1, routed)           0.000    46.745    alu_inst/result_reg[6]_i_9_n_0
    SLICE_X42Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    47.319 r  alu_inst/result_reg_reg[6]_i_2/CO[2]
                         net (fo=14, routed)          0.592    47.912    alu_inst/p_6_in
    SLICE_X37Y39         LUT6 (Prop_lut6_I1_O)        0.310    48.222 r  alu_inst/result_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    48.222    alu_inst/result_reg[6]_i_1_n_0
    SLICE_X37Y39         FDCE                                         r  alu_inst/result_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.443    14.784    alu_inst/clk_IBUF_BUFG
    SLICE_X37Y39         FDCE                                         r  alu_inst/result_reg_reg[6]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X37Y39         FDCE (Setup_fdce_C_D)        0.031    15.055    alu_inst/result_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                         -48.222    
  -------------------------------------------------------------------
                         slack                                -33.167    

Slack (VIOLATED) :        -31.488ns  (required time - arrival time)
  Source:                 test_idx_b_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        41.495ns  (logic 19.224ns (46.329%)  route 22.271ns (53.671%))
  Logic Levels:           57  (CARRY4=20 LUT3=1 LUT4=6 LUT5=2 LUT6=28)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  test_idx_b_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  test_idx_b_reg[1]_rep__1/Q
                         net (fo=79, routed)          0.550     6.092    alu_inst/test_idx_a_reg[1]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.216 f  alu_inst/result_reg[11]_i_20/O
                         net (fo=24, routed)          0.612     6.828    alu_inst/p_0_in[47]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.952 r  alu_inst/result_reg[10]_i_37/O
                         net (fo=1, routed)           0.323     7.275    alu_inst/result_reg[10]_i_37_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356     7.631 r  alu_inst/result_reg_reg[10]_i_9/CO[2]
                         net (fo=14, routed)          0.848     8.479    alu_inst/result_reg_reg[10]_i_9_n_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.313     8.792 r  alu_inst/result_reg[0]_i_55/O
                         net (fo=1, routed)           0.000     8.792    alu_inst/result_reg[0]_i_55_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.372 r  alu_inst/result_reg_reg[0]_i_46/O[2]
                         net (fo=3, routed)           0.439     9.810    alu_inst/r[45]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.302    10.112 r  alu_inst/result_reg[0]_i_48/O
                         net (fo=1, routed)           0.324    10.437    alu_inst/result_reg[0]_i_48_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    10.970 f  alu_inst/result_reg_reg[0]_i_33/CO[2]
                         net (fo=7, routed)           0.498    11.468    alu_inst/p_23_in
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.310    11.778 r  alu_inst/result_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    11.778    alu_inst/result_reg[0]_i_37_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.202 r  alu_inst/result_reg_reg[0]_i_27/O[1]
                         net (fo=9, routed)           0.635    12.837    alu_inst/p_1_in[45]
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.303    13.140 r  alu_inst/result_reg[0]_i_39/O
                         net (fo=1, routed)           0.324    13.464    alu_inst/result_reg[0]_i_39_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    13.984 r  alu_inst/result_reg_reg[0]_i_28/CO[2]
                         net (fo=16, routed)          0.714    14.698    alu_inst/p_22_in
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.313    15.011 r  alu_inst/result_reg[0]_i_22_comp/O
                         net (fo=1, routed)           0.339    15.350    alu_inst/result_reg[0]_i_22_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    15.870 r  alu_inst/result_reg_reg[0]_i_15/CO[2]
                         net (fo=14, routed)          0.610    16.480    alu_inst/p_21_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.793 r  alu_inst/result_reg[15]_i_178/O
                         net (fo=3, routed)           0.323    17.116    alu_inst/result_reg[15]_i_178_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    17.240 r  alu_inst/result_reg[15]_i_167/O
                         net (fo=1, routed)           0.339    17.579    alu_inst/result_reg[15]_i_167_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    18.099 r  alu_inst/result_reg_reg[15]_i_138/CO[2]
                         net (fo=14, routed)          0.513    18.612    alu_inst/p_20_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    18.925 r  alu_inst/result_reg[14]_i_165/O
                         net (fo=3, routed)           0.315    19.240    alu_inst/result_reg[14]_i_165_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.364 r  alu_inst/result_reg[14]_i_154/O
                         net (fo=1, routed)           0.190    19.554    alu_inst/result_reg[14]_i_154_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.074 r  alu_inst/result_reg_reg[14]_i_118/CO[2]
                         net (fo=12, routed)          0.691    20.765    alu_inst/p_19_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    21.078 r  alu_inst/result_reg[14]_i_160/O
                         net (fo=3, routed)           0.593    21.671    alu_inst/result_reg[14]_i_160_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.795 r  alu_inst/result_reg[14]_i_151/O
                         net (fo=1, routed)           0.000    21.795    alu_inst/result_reg[14]_i_151_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    22.365 r  alu_inst/result_reg_reg[14]_i_117/CO[2]
                         net (fo=12, routed)          0.432    22.796    alu_inst/p_18_in
    SLICE_X44Y42         LUT6 (Prop_lut6_I1_O)        0.313    23.109 r  alu_inst/result_reg[15]_i_102/O
                         net (fo=5, routed)           0.452    23.561    alu_inst/result_reg[15]_i_102_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.685 r  alu_inst/result_reg[15]_i_140/O
                         net (fo=1, routed)           0.190    23.875    alu_inst/result_reg[15]_i_140_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    24.395 r  alu_inst/result_reg_reg[15]_i_103/CO[2]
                         net (fo=12, routed)          0.461    24.856    alu_inst/p_17_in
    SLICE_X44Y41         LUT6 (Prop_lut6_I1_O)        0.313    25.169 r  alu_inst/result_reg[14]_i_63/O
                         net (fo=5, routed)           0.473    25.642    alu_inst/result_reg[14]_i_63_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.766 r  alu_inst/result_reg[15]_i_62/O
                         net (fo=1, routed)           0.335    26.100    alu_inst/result_reg[15]_i_62_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    26.620 r  alu_inst/result_reg_reg[15]_i_31/CO[2]
                         net (fo=13, routed)          0.590    27.210    alu_inst/p_16_in
    SLICE_X45Y40         LUT4 (Prop_lut4_I1_O)        0.313    27.523 r  alu_inst/result_reg[14]_i_66/O
                         net (fo=3, routed)           0.454    27.977    alu_inst/result_reg[14]_i_66_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    28.101 r  alu_inst/result_reg[14]_i_29/O
                         net (fo=1, routed)           0.000    28.101    alu_inst/result_reg[14]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.671 r  alu_inst/result_reg_reg[14]_i_8/CO[2]
                         net (fo=14, routed)          0.400    29.071    alu_inst/p_15_in
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.313    29.384 r  alu_inst/result_reg[14]_i_68/O
                         net (fo=5, routed)           0.451    29.835    alu_inst/result_reg[14]_i_68_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    29.959 r  alu_inst/result_reg[14]_i_32/O
                         net (fo=1, routed)           0.190    30.149    alu_inst/result_reg[14]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    30.682 r  alu_inst/result_reg_reg[14]_i_9/CO[2]
                         net (fo=14, routed)          0.422    31.103    alu_inst/p_14_in
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.310    31.413 r  alu_inst/result_reg[12]_i_30/O
                         net (fo=5, routed)           0.468    31.882    alu_inst/result_reg[12]_i_30_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124    32.006 r  alu_inst/result_reg[12]_i_18/O
                         net (fo=1, routed)           0.338    32.343    alu_inst/result_reg[12]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    32.863 r  alu_inst/result_reg_reg[12]_i_14/CO[2]
                         net (fo=15, routed)          0.401    33.264    alu_inst/p_13_in__0
    SLICE_X39Y40         LUT4 (Prop_lut4_I1_O)        0.313    33.577 r  alu_inst/result_reg[12]_i_33/O
                         net (fo=3, routed)           0.467    34.044    alu_inst/result_reg[12]_i_33_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    34.168 r  alu_inst/result_reg[12]_i_24/O
                         net (fo=1, routed)           0.190    34.358    alu_inst/result_reg[12]_i_24_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    34.878 r  alu_inst/result_reg_reg[12]_i_15/CO[2]
                         net (fo=15, routed)          0.409    35.287    alu_inst/p_12_in__0
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.313    35.600 r  alu_inst/result_reg[10]_i_49/O
                         net (fo=3, routed)           0.671    36.271    alu_inst/result_reg[10]_i_49_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.124    36.395 r  alu_inst/result_reg[10]_i_20/O
                         net (fo=1, routed)           0.000    36.395    alu_inst/result_reg[10]_i_20_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.965 r  alu_inst/result_reg_reg[10]_i_5/CO[2]
                         net (fo=15, routed)          0.416    37.380    alu_inst/p_11_in
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    37.693 r  alu_inst/result_reg[10]_i_45/O
                         net (fo=2, routed)           0.578    38.271    alu_inst/result_reg[10]_i_45_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124    38.395 r  alu_inst/result_reg[10]_i_11/O
                         net (fo=1, routed)           0.190    38.585    alu_inst/result_reg[10]_i_11_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    39.105 r  alu_inst/result_reg_reg[10]_i_3/CO[2]
                         net (fo=14, routed)          0.375    39.480    alu_inst/result_reg_reg[10]_i_3_n_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    39.793 r  alu_inst/result_reg[8]_i_21/O
                         net (fo=5, routed)           0.474    40.267    alu_inst/result_reg[8]_i_21_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124    40.391 r  alu_inst/result_reg[8]_i_12/O
                         net (fo=1, routed)           0.190    40.580    alu_inst/result_reg[8]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    41.100 r  alu_inst/result_reg_reg[8]_i_3/CO[2]
                         net (fo=14, routed)          0.503    41.603    alu_inst/p_9_in
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.313    41.916 r  alu_inst/result_reg[8]_i_23/O
                         net (fo=5, routed)           0.452    42.368    alu_inst/result_reg[8]_i_23_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.492 r  alu_inst/result_reg[8]_i_6/O
                         net (fo=1, routed)           0.190    42.681    alu_inst/result_reg[8]_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    43.201 r  alu_inst/result_reg_reg[8]_i_2/CO[2]
                         net (fo=14, routed)          0.418    43.619    alu_inst/p_8_in
    SLICE_X47Y36         LUT6 (Prop_lut6_I1_O)        0.313    43.932 r  alu_inst/result_reg[6]_i_19/O
                         net (fo=5, routed)           0.600    44.532    alu_inst/result_reg[6]_i_19_n_0
    SLICE_X46Y36         LUT6 (Prop_lut6_I1_O)        0.124    44.656 r  alu_inst/result_reg[6]_i_15/O
                         net (fo=1, routed)           0.000    44.656    alu_inst/result_reg[6]_i_15_n_0
    SLICE_X46Y36         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    45.230 r  alu_inst/result_reg_reg[6]_i_3/CO[2]
                         net (fo=14, routed)          0.470    45.700    alu_inst/p_7_in
    SLICE_X47Y36         LUT4 (Prop_lut4_I0_O)        0.310    46.010 r  alu_inst/result_reg[7]_i_3/O
                         net (fo=1, routed)           0.446    46.457    alu_inst/result_reg[7]_i_3_n_0
    SLICE_X46Y39         LUT6 (Prop_lut6_I1_O)        0.124    46.581 r  alu_inst/result_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    46.581    alu_inst/result_reg[7]_i_1_n_0
    SLICE_X46Y39         FDCE                                         r  alu_inst/result_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.446    14.787    alu_inst/clk_IBUF_BUFG
    SLICE_X46Y39         FDCE                                         r  alu_inst/result_reg_reg[7]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X46Y39         FDCE (Setup_fdce_C_D)        0.081    15.093    alu_inst/result_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.093    
                         arrival time                         -46.581    
  -------------------------------------------------------------------
                         slack                                -31.488    

Slack (VIOLATED) :        -29.296ns  (required time - arrival time)
  Source:                 test_idx_b_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        39.263ns  (logic 18.092ns (46.079%)  route 21.171ns (53.921%))
  Logic Levels:           53  (CARRY4=19 LUT3=1 LUT4=5 LUT5=2 LUT6=26)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  test_idx_b_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  test_idx_b_reg[1]_rep__1/Q
                         net (fo=79, routed)          0.550     6.092    alu_inst/test_idx_a_reg[1]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.216 f  alu_inst/result_reg[11]_i_20/O
                         net (fo=24, routed)          0.612     6.828    alu_inst/p_0_in[47]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.952 r  alu_inst/result_reg[10]_i_37/O
                         net (fo=1, routed)           0.323     7.275    alu_inst/result_reg[10]_i_37_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356     7.631 r  alu_inst/result_reg_reg[10]_i_9/CO[2]
                         net (fo=14, routed)          0.848     8.479    alu_inst/result_reg_reg[10]_i_9_n_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.313     8.792 r  alu_inst/result_reg[0]_i_55/O
                         net (fo=1, routed)           0.000     8.792    alu_inst/result_reg[0]_i_55_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.372 r  alu_inst/result_reg_reg[0]_i_46/O[2]
                         net (fo=3, routed)           0.439     9.810    alu_inst/r[45]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.302    10.112 r  alu_inst/result_reg[0]_i_48/O
                         net (fo=1, routed)           0.324    10.437    alu_inst/result_reg[0]_i_48_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    10.970 f  alu_inst/result_reg_reg[0]_i_33/CO[2]
                         net (fo=7, routed)           0.498    11.468    alu_inst/p_23_in
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.310    11.778 r  alu_inst/result_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    11.778    alu_inst/result_reg[0]_i_37_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.202 r  alu_inst/result_reg_reg[0]_i_27/O[1]
                         net (fo=9, routed)           0.635    12.837    alu_inst/p_1_in[45]
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.303    13.140 r  alu_inst/result_reg[0]_i_39/O
                         net (fo=1, routed)           0.324    13.464    alu_inst/result_reg[0]_i_39_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    13.984 r  alu_inst/result_reg_reg[0]_i_28/CO[2]
                         net (fo=16, routed)          0.714    14.698    alu_inst/p_22_in
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.313    15.011 r  alu_inst/result_reg[0]_i_22_comp/O
                         net (fo=1, routed)           0.339    15.350    alu_inst/result_reg[0]_i_22_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    15.870 r  alu_inst/result_reg_reg[0]_i_15/CO[2]
                         net (fo=14, routed)          0.610    16.480    alu_inst/p_21_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.793 r  alu_inst/result_reg[15]_i_178/O
                         net (fo=3, routed)           0.323    17.116    alu_inst/result_reg[15]_i_178_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    17.240 r  alu_inst/result_reg[15]_i_167/O
                         net (fo=1, routed)           0.339    17.579    alu_inst/result_reg[15]_i_167_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    18.099 r  alu_inst/result_reg_reg[15]_i_138/CO[2]
                         net (fo=14, routed)          0.513    18.612    alu_inst/p_20_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    18.925 r  alu_inst/result_reg[14]_i_165/O
                         net (fo=3, routed)           0.315    19.240    alu_inst/result_reg[14]_i_165_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.364 r  alu_inst/result_reg[14]_i_154/O
                         net (fo=1, routed)           0.190    19.554    alu_inst/result_reg[14]_i_154_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.074 r  alu_inst/result_reg_reg[14]_i_118/CO[2]
                         net (fo=12, routed)          0.691    20.765    alu_inst/p_19_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    21.078 r  alu_inst/result_reg[14]_i_160/O
                         net (fo=3, routed)           0.593    21.671    alu_inst/result_reg[14]_i_160_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.795 r  alu_inst/result_reg[14]_i_151/O
                         net (fo=1, routed)           0.000    21.795    alu_inst/result_reg[14]_i_151_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    22.365 r  alu_inst/result_reg_reg[14]_i_117/CO[2]
                         net (fo=12, routed)          0.432    22.796    alu_inst/p_18_in
    SLICE_X44Y42         LUT6 (Prop_lut6_I1_O)        0.313    23.109 r  alu_inst/result_reg[15]_i_102/O
                         net (fo=5, routed)           0.452    23.561    alu_inst/result_reg[15]_i_102_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.685 r  alu_inst/result_reg[15]_i_140/O
                         net (fo=1, routed)           0.190    23.875    alu_inst/result_reg[15]_i_140_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    24.395 r  alu_inst/result_reg_reg[15]_i_103/CO[2]
                         net (fo=12, routed)          0.461    24.856    alu_inst/p_17_in
    SLICE_X44Y41         LUT6 (Prop_lut6_I1_O)        0.313    25.169 r  alu_inst/result_reg[14]_i_63/O
                         net (fo=5, routed)           0.473    25.642    alu_inst/result_reg[14]_i_63_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.766 r  alu_inst/result_reg[15]_i_62/O
                         net (fo=1, routed)           0.335    26.100    alu_inst/result_reg[15]_i_62_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    26.620 r  alu_inst/result_reg_reg[15]_i_31/CO[2]
                         net (fo=13, routed)          0.590    27.210    alu_inst/p_16_in
    SLICE_X45Y40         LUT4 (Prop_lut4_I1_O)        0.313    27.523 r  alu_inst/result_reg[14]_i_66/O
                         net (fo=3, routed)           0.454    27.977    alu_inst/result_reg[14]_i_66_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    28.101 r  alu_inst/result_reg[14]_i_29/O
                         net (fo=1, routed)           0.000    28.101    alu_inst/result_reg[14]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.671 r  alu_inst/result_reg_reg[14]_i_8/CO[2]
                         net (fo=14, routed)          0.400    29.071    alu_inst/p_15_in
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.313    29.384 r  alu_inst/result_reg[14]_i_68/O
                         net (fo=5, routed)           0.451    29.835    alu_inst/result_reg[14]_i_68_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    29.959 r  alu_inst/result_reg[14]_i_32/O
                         net (fo=1, routed)           0.190    30.149    alu_inst/result_reg[14]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    30.682 r  alu_inst/result_reg_reg[14]_i_9/CO[2]
                         net (fo=14, routed)          0.422    31.103    alu_inst/p_14_in
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.310    31.413 r  alu_inst/result_reg[12]_i_30/O
                         net (fo=5, routed)           0.468    31.882    alu_inst/result_reg[12]_i_30_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124    32.006 r  alu_inst/result_reg[12]_i_18/O
                         net (fo=1, routed)           0.338    32.343    alu_inst/result_reg[12]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    32.863 r  alu_inst/result_reg_reg[12]_i_14/CO[2]
                         net (fo=15, routed)          0.401    33.264    alu_inst/p_13_in__0
    SLICE_X39Y40         LUT4 (Prop_lut4_I1_O)        0.313    33.577 r  alu_inst/result_reg[12]_i_33/O
                         net (fo=3, routed)           0.467    34.044    alu_inst/result_reg[12]_i_33_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    34.168 r  alu_inst/result_reg[12]_i_24/O
                         net (fo=1, routed)           0.190    34.358    alu_inst/result_reg[12]_i_24_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    34.878 r  alu_inst/result_reg_reg[12]_i_15/CO[2]
                         net (fo=15, routed)          0.409    35.287    alu_inst/p_12_in__0
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.313    35.600 r  alu_inst/result_reg[10]_i_49/O
                         net (fo=3, routed)           0.671    36.271    alu_inst/result_reg[10]_i_49_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.124    36.395 r  alu_inst/result_reg[10]_i_20/O
                         net (fo=1, routed)           0.000    36.395    alu_inst/result_reg[10]_i_20_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.965 r  alu_inst/result_reg_reg[10]_i_5/CO[2]
                         net (fo=15, routed)          0.416    37.380    alu_inst/p_11_in
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    37.693 r  alu_inst/result_reg[10]_i_45/O
                         net (fo=2, routed)           0.578    38.271    alu_inst/result_reg[10]_i_45_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124    38.395 r  alu_inst/result_reg[10]_i_11/O
                         net (fo=1, routed)           0.190    38.585    alu_inst/result_reg[10]_i_11_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    39.105 r  alu_inst/result_reg_reg[10]_i_3/CO[2]
                         net (fo=14, routed)          0.375    39.480    alu_inst/result_reg_reg[10]_i_3_n_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    39.793 r  alu_inst/result_reg[8]_i_21/O
                         net (fo=5, routed)           0.474    40.267    alu_inst/result_reg[8]_i_21_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124    40.391 r  alu_inst/result_reg[8]_i_12/O
                         net (fo=1, routed)           0.190    40.580    alu_inst/result_reg[8]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    41.100 r  alu_inst/result_reg_reg[8]_i_3/CO[2]
                         net (fo=14, routed)          0.503    41.603    alu_inst/p_9_in
    SLICE_X45Y37         LUT6 (Prop_lut6_I1_O)        0.313    41.916 r  alu_inst/result_reg[8]_i_23/O
                         net (fo=5, routed)           0.452    42.368    alu_inst/result_reg[8]_i_23_n_0
    SLICE_X44Y36         LUT6 (Prop_lut6_I0_O)        0.124    42.492 r  alu_inst/result_reg[8]_i_6/O
                         net (fo=1, routed)           0.190    42.681    alu_inst/result_reg[8]_i_6_n_0
    SLICE_X45Y36         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    43.201 r  alu_inst/result_reg_reg[8]_i_2/CO[2]
                         net (fo=14, routed)          0.834    44.036    alu_inst/p_8_in
    SLICE_X39Y36         LUT6 (Prop_lut6_I1_O)        0.313    44.349 r  alu_inst/result_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    44.349    alu_inst/result_reg[8]_i_1_n_0
    SLICE_X39Y36         FDCE                                         r  alu_inst/result_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.440    14.781    alu_inst/clk_IBUF_BUFG
    SLICE_X39Y36         FDCE                                         r  alu_inst/result_reg_reg[8]/C
                         clock pessimism              0.275    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X39Y36         FDCE (Setup_fdce_C_D)        0.032    15.053    alu_inst/result_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -44.349    
  -------------------------------------------------------------------
                         slack                                -29.296    

Slack (VIOLATED) :        -27.338ns  (required time - arrival time)
  Source:                 test_idx_b_reg[1]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alu_inst/result_reg_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        37.295ns  (logic 17.259ns (46.277%)  route 20.036ns (53.723%))
  Logic Levels:           51  (CARRY4=18 LUT3=1 LUT4=6 LUT5=3 LUT6=23)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X39Y43         FDRE                                         r  test_idx_b_reg[1]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  test_idx_b_reg[1]_rep__1/Q
                         net (fo=79, routed)          0.550     6.092    alu_inst/test_idx_a_reg[1]_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I0_O)        0.124     6.216 f  alu_inst/result_reg[11]_i_20/O
                         net (fo=24, routed)          0.612     6.828    alu_inst/p_0_in[47]
    SLICE_X38Y44         LUT6 (Prop_lut6_I1_O)        0.124     6.952 r  alu_inst/result_reg[10]_i_37/O
                         net (fo=1, routed)           0.323     7.275    alu_inst/result_reg[10]_i_37_n_0
    SLICE_X37Y44         CARRY4 (Prop_carry4_DI[2]_CO[2])
                                                      0.356     7.631 r  alu_inst/result_reg_reg[10]_i_9/CO[2]
                         net (fo=14, routed)          0.848     8.479    alu_inst/result_reg_reg[10]_i_9_n_1
    SLICE_X40Y43         LUT6 (Prop_lut6_I5_O)        0.313     8.792 r  alu_inst/result_reg[0]_i_55/O
                         net (fo=1, routed)           0.000     8.792    alu_inst/result_reg[0]_i_55_n_0
    SLICE_X40Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     9.372 r  alu_inst/result_reg_reg[0]_i_46/O[2]
                         net (fo=3, routed)           0.439     9.810    alu_inst/r[45]
    SLICE_X41Y43         LUT6 (Prop_lut6_I1_O)        0.302    10.112 r  alu_inst/result_reg[0]_i_48/O
                         net (fo=1, routed)           0.324    10.437    alu_inst/result_reg[0]_i_48_n_0
    SLICE_X42Y43         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    10.970 f  alu_inst/result_reg_reg[0]_i_33/CO[2]
                         net (fo=7, routed)           0.498    11.468    alu_inst/p_23_in
    SLICE_X41Y44         LUT5 (Prop_lut5_I4_O)        0.310    11.778 r  alu_inst/result_reg[0]_i_37/O
                         net (fo=1, routed)           0.000    11.778    alu_inst/result_reg[0]_i_37_n_0
    SLICE_X41Y44         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    12.202 r  alu_inst/result_reg_reg[0]_i_27/O[1]
                         net (fo=9, routed)           0.635    12.837    alu_inst/p_1_in[45]
    SLICE_X42Y44         LUT6 (Prop_lut6_I0_O)        0.303    13.140 r  alu_inst/result_reg[0]_i_39/O
                         net (fo=1, routed)           0.324    13.464    alu_inst/result_reg[0]_i_39_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    13.984 r  alu_inst/result_reg_reg[0]_i_28/CO[2]
                         net (fo=16, routed)          0.714    14.698    alu_inst/p_22_in
    SLICE_X42Y45         LUT6 (Prop_lut6_I4_O)        0.313    15.011 r  alu_inst/result_reg[0]_i_22_comp/O
                         net (fo=1, routed)           0.339    15.350    alu_inst/result_reg[0]_i_22_n_0
    SLICE_X44Y45         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    15.870 r  alu_inst/result_reg_reg[0]_i_15/CO[2]
                         net (fo=14, routed)          0.610    16.480    alu_inst/p_21_in
    SLICE_X45Y45         LUT5 (Prop_lut5_I1_O)        0.313    16.793 r  alu_inst/result_reg[15]_i_178/O
                         net (fo=3, routed)           0.323    17.116    alu_inst/result_reg[15]_i_178_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    17.240 r  alu_inst/result_reg[15]_i_167/O
                         net (fo=1, routed)           0.339    17.579    alu_inst/result_reg[15]_i_167_n_0
    SLICE_X43Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    18.099 r  alu_inst/result_reg_reg[15]_i_138/CO[2]
                         net (fo=14, routed)          0.513    18.612    alu_inst/p_20_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    18.925 r  alu_inst/result_reg[14]_i_165/O
                         net (fo=3, routed)           0.315    19.240    alu_inst/result_reg[14]_i_165_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I1_O)        0.124    19.364 r  alu_inst/result_reg[14]_i_154/O
                         net (fo=1, routed)           0.190    19.554    alu_inst/result_reg[14]_i_154_n_0
    SLICE_X45Y44         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    20.074 r  alu_inst/result_reg_reg[14]_i_118/CO[2]
                         net (fo=12, routed)          0.691    20.765    alu_inst/p_19_in
    SLICE_X47Y44         LUT4 (Prop_lut4_I1_O)        0.313    21.078 r  alu_inst/result_reg[14]_i_160/O
                         net (fo=3, routed)           0.593    21.671    alu_inst/result_reg[14]_i_160_n_0
    SLICE_X44Y43         LUT6 (Prop_lut6_I0_O)        0.124    21.795 r  alu_inst/result_reg[14]_i_151/O
                         net (fo=1, routed)           0.000    21.795    alu_inst/result_reg[14]_i_151_n_0
    SLICE_X44Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    22.365 r  alu_inst/result_reg_reg[14]_i_117/CO[2]
                         net (fo=12, routed)          0.432    22.796    alu_inst/p_18_in
    SLICE_X44Y42         LUT6 (Prop_lut6_I1_O)        0.313    23.109 r  alu_inst/result_reg[15]_i_102/O
                         net (fo=5, routed)           0.452    23.561    alu_inst/result_reg[15]_i_102_n_0
    SLICE_X44Y41         LUT6 (Prop_lut6_I0_O)        0.124    23.685 r  alu_inst/result_reg[15]_i_140/O
                         net (fo=1, routed)           0.190    23.875    alu_inst/result_reg[15]_i_140_n_0
    SLICE_X45Y41         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    24.395 r  alu_inst/result_reg_reg[15]_i_103/CO[2]
                         net (fo=12, routed)          0.461    24.856    alu_inst/p_17_in
    SLICE_X44Y41         LUT6 (Prop_lut6_I1_O)        0.313    25.169 r  alu_inst/result_reg[14]_i_63/O
                         net (fo=5, routed)           0.473    25.642    alu_inst/result_reg[14]_i_63_n_0
    SLICE_X43Y42         LUT6 (Prop_lut6_I0_O)        0.124    25.766 r  alu_inst/result_reg[15]_i_62/O
                         net (fo=1, routed)           0.335    26.100    alu_inst/result_reg[15]_i_62_n_0
    SLICE_X45Y42         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    26.620 r  alu_inst/result_reg_reg[15]_i_31/CO[2]
                         net (fo=13, routed)          0.590    27.210    alu_inst/p_16_in
    SLICE_X45Y40         LUT4 (Prop_lut4_I1_O)        0.313    27.523 r  alu_inst/result_reg[14]_i_66/O
                         net (fo=3, routed)           0.454    27.977    alu_inst/result_reg[14]_i_66_n_0
    SLICE_X44Y40         LUT6 (Prop_lut6_I0_O)        0.124    28.101 r  alu_inst/result_reg[14]_i_29/O
                         net (fo=1, routed)           0.000    28.101    alu_inst/result_reg[14]_i_29_n_0
    SLICE_X44Y40         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    28.671 r  alu_inst/result_reg_reg[14]_i_8/CO[2]
                         net (fo=14, routed)          0.400    29.071    alu_inst/p_15_in
    SLICE_X43Y40         LUT6 (Prop_lut6_I1_O)        0.313    29.384 r  alu_inst/result_reg[14]_i_68/O
                         net (fo=5, routed)           0.451    29.835    alu_inst/result_reg[14]_i_68_n_0
    SLICE_X43Y40         LUT6 (Prop_lut6_I0_O)        0.124    29.959 r  alu_inst/result_reg[14]_i_32/O
                         net (fo=1, routed)           0.190    30.149    alu_inst/result_reg[14]_i_32_n_0
    SLICE_X42Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.533    30.682 r  alu_inst/result_reg_reg[14]_i_9/CO[2]
                         net (fo=14, routed)          0.422    31.103    alu_inst/p_14_in
    SLICE_X41Y40         LUT6 (Prop_lut6_I1_O)        0.310    31.413 r  alu_inst/result_reg[12]_i_30/O
                         net (fo=5, routed)           0.468    31.882    alu_inst/result_reg[12]_i_30_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I0_O)        0.124    32.006 r  alu_inst/result_reg[12]_i_18/O
                         net (fo=1, routed)           0.338    32.343    alu_inst/result_reg[12]_i_18_n_0
    SLICE_X40Y40         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    32.863 r  alu_inst/result_reg_reg[12]_i_14/CO[2]
                         net (fo=15, routed)          0.401    33.264    alu_inst/p_13_in__0
    SLICE_X39Y40         LUT4 (Prop_lut4_I1_O)        0.313    33.577 r  alu_inst/result_reg[12]_i_33/O
                         net (fo=3, routed)           0.467    34.044    alu_inst/result_reg[12]_i_33_n_0
    SLICE_X40Y39         LUT6 (Prop_lut6_I1_O)        0.124    34.168 r  alu_inst/result_reg[12]_i_24/O
                         net (fo=1, routed)           0.190    34.358    alu_inst/result_reg[12]_i_24_n_0
    SLICE_X41Y39         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    34.878 r  alu_inst/result_reg_reg[12]_i_15/CO[2]
                         net (fo=15, routed)          0.409    35.287    alu_inst/p_12_in__0
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.313    35.600 r  alu_inst/result_reg[10]_i_49/O
                         net (fo=3, routed)           0.671    36.271    alu_inst/result_reg[10]_i_49_n_0
    SLICE_X43Y39         LUT6 (Prop_lut6_I0_O)        0.124    36.395 r  alu_inst/result_reg[10]_i_20/O
                         net (fo=1, routed)           0.000    36.395    alu_inst/result_reg[10]_i_20_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    36.965 r  alu_inst/result_reg_reg[10]_i_5/CO[2]
                         net (fo=15, routed)          0.416    37.380    alu_inst/p_11_in
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    37.693 r  alu_inst/result_reg[10]_i_45/O
                         net (fo=2, routed)           0.578    38.271    alu_inst/result_reg[10]_i_45_n_0
    SLICE_X40Y38         LUT6 (Prop_lut6_I0_O)        0.124    38.395 r  alu_inst/result_reg[10]_i_11/O
                         net (fo=1, routed)           0.190    38.585    alu_inst/result_reg[10]_i_11_n_0
    SLICE_X41Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    39.105 r  alu_inst/result_reg_reg[10]_i_3/CO[2]
                         net (fo=14, routed)          0.375    39.480    alu_inst/result_reg_reg[10]_i_3_n_1
    SLICE_X42Y38         LUT6 (Prop_lut6_I1_O)        0.313    39.793 r  alu_inst/result_reg[8]_i_21/O
                         net (fo=5, routed)           0.474    40.267    alu_inst/result_reg[8]_i_21_n_0
    SLICE_X44Y38         LUT6 (Prop_lut6_I0_O)        0.124    40.391 r  alu_inst/result_reg[8]_i_12/O
                         net (fo=1, routed)           0.190    40.580    alu_inst/result_reg[8]_i_12_n_0
    SLICE_X45Y38         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    41.100 r  alu_inst/result_reg_reg[8]_i_3/CO[2]
                         net (fo=14, routed)          0.580    41.680    alu_inst/p_9_in
    SLICE_X41Y42         LUT4 (Prop_lut4_I0_O)        0.313    41.993 r  alu_inst/result_reg[9]_i_3/O
                         net (fo=1, routed)           0.264    42.257    alu_inst/result_reg[9]_i_3_n_0
    SLICE_X41Y42         LUT5 (Prop_lut5_I1_O)        0.124    42.381 r  alu_inst/result_reg[9]_i_1/O
                         net (fo=1, routed)           0.000    42.381    alu_inst/result_reg[9]_i_1_n_0
    SLICE_X41Y42         FDCE                                         r  alu_inst/result_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.446    14.787    alu_inst/clk_IBUF_BUFG
    SLICE_X41Y42         FDCE                                         r  alu_inst/result_reg_reg[9]/C
                         clock pessimism              0.260    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X41Y42         FDCE (Setup_fdce_C_D)        0.031    15.043    alu_inst/result_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         15.043    
                         arrival time                         -42.381    
  -------------------------------------------------------------------
                         slack                                -27.338    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 debounce_cnt_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_cnt_d_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  debounce_cnt_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  debounce_cnt_d_reg[2]/Q
                         net (fo=1, routed)           0.121     1.710    debounce_cnt_d_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  debounce_cnt_d_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.870    debounce_cnt_d_reg[0]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  debounce_cnt_d_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.924    debounce_cnt_d_reg[4]_i_1_n_7
    SLICE_X40Y50         FDRE                                         r  debounce_cnt_d_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  debounce_cnt_d_reg[4]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    debounce_cnt_d_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 debounce_cnt_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_cnt_d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  debounce_cnt_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  debounce_cnt_d_reg[2]/Q
                         net (fo=1, routed)           0.121     1.710    debounce_cnt_d_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  debounce_cnt_d_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.870    debounce_cnt_d_reg[0]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  debounce_cnt_d_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.935    debounce_cnt_d_reg[4]_i_1_n_5
    SLICE_X40Y50         FDRE                                         r  debounce_cnt_d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  debounce_cnt_d_reg[6]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    debounce_cnt_d_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 debounce_cnt_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_cnt_d_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  debounce_cnt_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  debounce_cnt_d_reg[2]/Q
                         net (fo=1, routed)           0.121     1.710    debounce_cnt_d_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  debounce_cnt_d_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.870    debounce_cnt_d_reg[0]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.960 r  debounce_cnt_d_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.960    debounce_cnt_d_reg[4]_i_1_n_6
    SLICE_X40Y50         FDRE                                         r  debounce_cnt_d_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  debounce_cnt_d_reg[5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    debounce_cnt_d_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 debounce_cnt_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_cnt_d_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  debounce_cnt_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  debounce_cnt_d_reg[2]/Q
                         net (fo=1, routed)           0.121     1.710    debounce_cnt_d_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  debounce_cnt_d_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.870    debounce_cnt_d_reg[0]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.960 r  debounce_cnt_d_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.960    debounce_cnt_d_reg[4]_i_1_n_4
    SLICE_X40Y50         FDRE                                         r  debounce_cnt_d_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X40Y50         FDRE                                         r  debounce_cnt_d_reg[7]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    debounce_cnt_d_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 debounce_cnt_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_cnt_d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.334%)  route 0.122ns (23.666%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  debounce_cnt_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  debounce_cnt_d_reg[2]/Q
                         net (fo=1, routed)           0.121     1.710    debounce_cnt_d_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  debounce_cnt_d_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.870    debounce_cnt_d_reg[0]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  debounce_cnt_d_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    debounce_cnt_d_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.963 r  debounce_cnt_d_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.963    debounce_cnt_d_reg[8]_i_1_n_7
    SLICE_X40Y51         FDRE                                         r  debounce_cnt_d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  debounce_cnt_d_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    debounce_cnt_d_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 test_number_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_number_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.137%)  route 0.100ns (34.863%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  test_number_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  test_number_reg[2]/Q
                         net (fo=8, routed)           0.100     1.687    test_number[2]
    SLICE_X38Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.732 r  test_number[4]_i_1/O
                         net (fo=1, routed)           0.000     1.732    p_0_in[4]
    SLICE_X38Y46         FDRE                                         r  test_number_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  test_number_reg[4]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.121     1.580    test_number_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 debounce_cnt_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_cnt_d_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.405ns (76.828%)  route 0.122ns (23.172%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  debounce_cnt_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  debounce_cnt_d_reg[2]/Q
                         net (fo=1, routed)           0.121     1.710    debounce_cnt_d_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  debounce_cnt_d_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.870    debounce_cnt_d_reg[0]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  debounce_cnt_d_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    debounce_cnt_d_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.974 r  debounce_cnt_d_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.974    debounce_cnt_d_reg[8]_i_1_n_5
    SLICE_X40Y51         FDRE                                         r  debounce_cnt_d_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  debounce_cnt_d_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    debounce_cnt_d_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 test_idx_b_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_idx_b_reg[2]_rep/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.968%)  route 0.105ns (36.032%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X39Y44         FDRE                                         r  test_idx_b_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  test_idx_b_reg[0]_rep/Q
                         net (fo=29, routed)          0.105     1.692    test_idx_b_reg[0]_rep_n_0
    SLICE_X38Y44         LUT4 (Prop_lut4_I2_O)        0.045     1.737 r  test_idx_b[2]_rep_i_1/O
                         net (fo=6, routed)           0.000     1.737    test_idx_b[2]_rep_i_1_n_0
    SLICE_X38Y44         FDRE                                         r  test_idx_b_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X38Y44         FDRE                                         r  test_idx_b_reg[2]_rep/C
                         clock pessimism             -0.500     1.459    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.120     1.579    test_idx_b_reg[2]_rep
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.737    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 btnD_edge_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test_number_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.227ns (39.987%)  route 0.341ns (60.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.561     1.444    clk_IBUF_BUFG
    SLICE_X41Y53         FDRE                                         r  btnD_edge_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y53         FDRE (Prop_fdre_C_Q)         0.128     1.572 r  btnD_edge_reg/Q
                         net (fo=21, routed)          0.341     1.913    btnD_edge
    SLICE_X38Y46         LUT4 (Prop_lut4_I1_O)        0.099     2.012 r  test_number[5]_i_1/O
                         net (fo=1, routed)           0.000     2.012    p_0_in[5]
    SLICE_X38Y46         FDRE                                         r  test_number_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X38Y46         FDRE                                         r  test_number_reg[5]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X38Y46         FDRE (Hold_fdre_C_D)         0.120     1.835    test_number_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 debounce_cnt_d_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            debounce_cnt_d_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.552ns  (logic 0.430ns (77.877%)  route 0.122ns (22.123%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.564     1.447    clk_IBUF_BUFG
    SLICE_X40Y49         FDRE                                         r  debounce_cnt_d_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  debounce_cnt_d_reg[2]/Q
                         net (fo=1, routed)           0.121     1.710    debounce_cnt_d_reg_n_0_[2]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.870 r  debounce_cnt_d_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.001     1.870    debounce_cnt_d_reg[0]_i_3_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.909 r  debounce_cnt_d_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.909    debounce_cnt_d_reg[4]_i_1_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.999 r  debounce_cnt_d_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.999    debounce_cnt_d_reg[8]_i_1_n_4
    SLICE_X40Y51         FDRE                                         r  debounce_cnt_d_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.832     1.959    clk_IBUF_BUFG
    SLICE_X40Y51         FDRE                                         r  debounce_cnt_d_reg[11]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y51         FDRE (Hold_fdre_C_D)         0.105     1.820    debounce_cnt_d_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y42   FSM_sequential_op_mode_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y53   btnD_db_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y53   btnD_edge_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y53   btnD_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y39   btnL_db_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y39   btnL_edge_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X32Y39   btnL_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y47   btnU_db_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y47   btnU_edge_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   FSM_sequential_op_mode_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   FSM_sequential_op_mode_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   btnD_db_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   btnD_db_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   btnD_edge_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   btnD_edge_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   btnD_prev_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   btnD_prev_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y39   btnL_db_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y39   btnL_db_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   FSM_sequential_op_mode_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y42   FSM_sequential_op_mode_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   btnD_db_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   btnD_db_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   btnD_edge_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   btnD_edge_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   btnD_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y53   btnD_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y39   btnL_db_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y39   btnL_db_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.457ns  (logic 5.365ns (37.110%)  route 9.092ns (62.890%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          3.692     5.153    alu_inst/sw_IBUF[1]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.277 f  alu_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.716     5.993    alu_inst/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.117 r  alu_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.349     7.467    alu_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.591 r  alu_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.335    10.925    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    14.457 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.457    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.404ns  (logic 5.369ns (37.273%)  route 9.035ns (62.727%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          3.692     5.153    alu_inst/sw_IBUF[1]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.277 f  alu_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.716     5.993    alu_inst/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.117 r  alu_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.379     7.496    alu_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.620 r  alu_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.249    10.869    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    14.404 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.404    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.373ns  (logic 5.368ns (37.351%)  route 9.005ns (62.649%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          3.692     5.153    alu_inst/sw_IBUF[1]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.277 f  alu_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.716     5.993    alu_inst/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.117 r  alu_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.374     7.491    alu_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.615 r  alu_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.223    10.838    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.373 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.373    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.110ns  (logic 5.344ns (37.874%)  route 8.766ns (62.126%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          3.692     5.153    alu_inst/sw_IBUF[1]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.277 f  alu_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.716     5.993    alu_inst/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.117 r  alu_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.163     7.280    alu_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.404 r  alu_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.195    10.599    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.110 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.110    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.108ns  (logic 5.353ns (37.945%)  route 8.755ns (62.055%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          3.699     5.160    alu_inst/sw_IBUF[1]
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.284 f  alu_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.651     5.935    alu_inst/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.059 f  alu_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.998     7.057    alu_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.124     7.181 r  alu_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.407    10.588    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.108 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.108    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.008ns  (logic 5.362ns (38.281%)  route 8.646ns (61.719%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          3.692     5.153    alu_inst/sw_IBUF[1]
    SLICE_X40Y46         LUT6 (Prop_lut6_I0_O)        0.124     5.277 f  alu_inst/seg_OBUF[6]_inst_i_14/O
                         net (fo=1, routed)           0.716     5.993    alu_inst/seg_OBUF[6]_inst_i_14_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.124     6.117 r  alu_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.162     7.279    alu_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     7.403 r  alu_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.076    10.479    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.008 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.008    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.974ns  (logic 5.338ns (38.197%)  route 8.637ns (61.803%))
  Logic Levels:           5  (IBUF=1 LUT3=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          3.699     5.160    alu_inst/sw_IBUF[1]
    SLICE_X40Y46         LUT6 (Prop_lut6_I3_O)        0.124     5.284 r  alu_inst/seg_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.651     5.935    alu_inst/seg_OBUF[6]_inst_i_10_n_0
    SLICE_X39Y45         LUT3 (Prop_lut3_I0_O)        0.124     6.059 r  alu_inst/seg_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.002     7.061    alu_inst/seg_OBUF[6]_inst_i_6_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I3_O)        0.124     7.185 r  alu_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.285    10.470    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.974 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.974    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.221ns  (logic 1.517ns (35.932%)  route 2.704ns (64.068%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          1.442     1.663    alu_inst/sw_IBUF[0]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.708 r  alu_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.114     1.822    alu_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  alu_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.148     3.015    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.221 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.221    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.278ns  (logic 1.532ns (35.809%)  route 2.746ns (64.191%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=12, routed)          1.442     1.663    alu_inst/sw_IBUF[0]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.045     1.708 f  alu_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.115     1.823    alu_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I5_O)        0.045     1.868 r  alu_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.189     3.057    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.278 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.278    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.348ns  (logic 1.549ns (35.633%)  route 2.799ns (64.367%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          1.451     1.680    alu_inst/sw_IBUF[1]
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.725 r  alu_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.306     2.031    alu_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.045     2.076 r  alu_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.042     3.118    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.348 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.348    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.378ns  (logic 1.531ns (34.972%)  route 2.847ns (65.028%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          1.451     1.680    alu_inst/sw_IBUF[1]
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.725 r  alu_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.306     2.031    alu_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.045     2.076 r  alu_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.090     3.166    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.378 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.378    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.384ns  (logic 1.555ns (35.477%)  route 2.829ns (64.523%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          1.451     1.680    alu_inst/sw_IBUF[1]
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.725 r  alu_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.258     1.983    alu_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.045     2.028 r  alu_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.120     3.148    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.384 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.384    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.385ns  (logic 1.556ns (35.478%)  route 2.829ns (64.522%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          1.451     1.680    alu_inst/sw_IBUF[1]
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.725 r  alu_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.257     1.982    alu_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I1_O)        0.045     2.027 r  alu_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.122     3.149    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.385 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.385    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.498ns  (logic 1.552ns (34.498%)  route 2.946ns (65.502%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 r  sw_IBUF[1]_inst/O
                         net (fo=11, routed)          1.451     1.680    alu_inst/sw_IBUF[1]
    SLICE_X38Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.725 r  alu_inst/seg_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.323     2.048    alu_inst/seg_OBUF[6]_inst_i_3_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I1_O)        0.045     2.093 r  alu_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.173     3.266    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.498 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.498    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_inst/result_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.132ns  (logic 4.359ns (39.162%)  route 6.773ns (60.838%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.570     5.091    alu_inst/clk_IBUF_BUFG
    SLICE_X49Y45         FDCE                                         r  alu_inst/result_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456     5.547 r  alu_inst/result_reg_reg[15]/Q
                         net (fo=1, routed)           1.351     6.899    alu_inst/y[15]
    SLICE_X41Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.023 r  alu_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.737     7.760    alu_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  alu_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.349     9.233    alu_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.124     9.357 r  alu_inst/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.335    12.692    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.223 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.223    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_inst/result_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.080ns  (logic 4.364ns (39.384%)  route 6.716ns (60.616%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.570     5.091    alu_inst/clk_IBUF_BUFG
    SLICE_X49Y45         FDCE                                         r  alu_inst/result_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456     5.547 r  alu_inst/result_reg_reg[15]/Q
                         net (fo=1, routed)           1.351     6.899    alu_inst/y[15]
    SLICE_X41Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.023 r  alu_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.737     7.760    alu_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  alu_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.379     9.263    alu_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.387 r  alu_inst/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.249    12.635    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.171 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.171    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.085ns  (logic 4.348ns (39.222%)  route 6.737ns (60.778%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  refresh_counter_reg[18]/Q
                         net (fo=16, routed)          1.719     7.257    alu_inst/digit_select[0]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_inst/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.796     8.177    alu_inst/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.301 f  alu_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.816     9.117    alu_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.241 r  alu_inst/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.407    12.648    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.167 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.167    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_inst/result_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.049ns  (logic 4.363ns (39.490%)  route 6.685ns (60.510%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.570     5.091    alu_inst/clk_IBUF_BUFG
    SLICE_X49Y45         FDCE                                         r  alu_inst/result_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456     5.547 r  alu_inst/result_reg_reg[15]/Q
                         net (fo=1, routed)           1.351     6.899    alu_inst/y[15]
    SLICE_X41Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.023 r  alu_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.737     7.760    alu_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  alu_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.374     9.258    alu_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.382 r  alu_inst/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.223    12.605    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.140 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.140    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.950ns  (logic 4.332ns (39.566%)  route 6.617ns (60.434%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.561     5.082    clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.456     5.538 f  refresh_counter_reg[18]/Q
                         net (fo=16, routed)          1.719     7.257    alu_inst/digit_select[0]
    SLICE_X41Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.381 r  alu_inst/seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.796     8.177    alu_inst/seg_OBUF[6]_inst_i_8_n_0
    SLICE_X41Y47         LUT6 (Prop_lut6_I4_O)        0.124     8.301 f  alu_inst/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.818     9.119    alu_inst/seg_OBUF[6]_inst_i_5_n_0
    SLICE_X43Y47         LUT6 (Prop_lut6_I4_O)        0.124     9.243 r  alu_inst/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.285    12.528    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.032 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.032    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_inst/result_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.786ns  (logic 4.339ns (40.227%)  route 6.447ns (59.773%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.570     5.091    alu_inst/clk_IBUF_BUFG
    SLICE_X49Y45         FDCE                                         r  alu_inst/result_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456     5.547 r  alu_inst/result_reg_reg[15]/Q
                         net (fo=1, routed)           1.351     6.899    alu_inst/y[15]
    SLICE_X41Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.023 r  alu_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.737     7.760    alu_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  alu_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.163     9.047    alu_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.171 r  alu_inst/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.195    12.366    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.877 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.877    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu_inst/result_reg_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.684ns  (logic 4.357ns (40.783%)  route 6.327ns (59.217%))
  Logic Levels:           4  (LUT5=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.570     5.091    alu_inst/clk_IBUF_BUFG
    SLICE_X49Y45         FDCE                                         r  alu_inst/result_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDCE (Prop_fdce_C_Q)         0.456     5.547 r  alu_inst/result_reg_reg[15]/Q
                         net (fo=1, routed)           1.351     6.899    alu_inst/y[15]
    SLICE_X41Y43         LUT5 (Prop_lut5_I4_O)        0.124     7.023 r  alu_inst/seg_OBUF[6]_inst_i_13/O
                         net (fo=1, routed)           0.737     7.760    alu_inst/seg_OBUF[6]_inst_i_13_n_0
    SLICE_X41Y46         LUT6 (Prop_lut6_I4_O)        0.124     7.884 r  alu_inst/seg_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.162     9.046    alu_inst/seg_OBUF[6]_inst_i_7_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I3_O)        0.124     9.170 r  alu_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.076    12.246    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.775 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.775    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_idx_a_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.722ns  (logic 4.025ns (41.403%)  route 5.697ns (58.597%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X38Y43         FDRE                                         r  test_idx_a_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.518     5.604 r  test_idx_a_reg[1]/Q
                         net (fo=50, routed)          5.697    11.301    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    14.809 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    14.809    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_idx_a_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.684ns  (logic 3.977ns (41.073%)  route 5.706ns (58.927%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X37Y43         FDRE                                         r  test_idx_a_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  test_idx_a_reg[3]/Q
                         net (fo=50, routed)          5.706    11.249    led_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.521    14.770 r  led_OBUF[15]_inst/O
                         net (fo=0)                   0.000    14.770    led[15]
    L1                                                                r  led[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_idx_a_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.624ns  (logic 3.974ns (41.293%)  route 5.650ns (58.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.565     5.086    clk_IBUF_BUFG
    SLICE_X37Y44         FDRE                                         r  test_idx_a_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.456     5.542 r  test_idx_a_reg[0]/Q
                         net (fo=38, routed)          5.650    11.192    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    14.710 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    14.710    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_inst/ready_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.687ns  (logic 1.347ns (79.846%)  route 0.340ns (20.154%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.595     1.478    alu_inst/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  alu_inst/ready_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDCE (Prop_fdce_C_Q)         0.141     1.619 r  alu_inst/ready_reg_reg/Q
                         net (fo=1, routed)           0.340     1.959    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     3.165 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.165    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_idx_b_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.034ns  (logic 1.350ns (66.374%)  route 0.684ns (33.626%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  test_idx_b_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  test_idx_b_reg[1]/Q
                         net (fo=7, routed)           0.684     2.274    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     3.484 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.484    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_op_mode_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 1.372ns (62.081%)  route 0.838ns (37.920%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.562     1.445    clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  FSM_sequential_op_mode_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  FSM_sequential_op_mode_reg/Q
                         net (fo=8, routed)           0.838     2.424    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     3.655 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.655    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_idx_b_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.319ns  (logic 1.408ns (60.739%)  route 0.910ns (39.261%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.566     1.449    clk_IBUF_BUFG
    SLICE_X48Y43         FDRE                                         r  test_idx_b_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.128     1.577 r  test_idx_b_reg[2]/Q
                         net (fo=96, routed)          0.910     2.487    led_OBUF[10]
    W3                   OBUF (Prop_obuf_I_O)         1.280     3.768 r  led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.768    led[10]
    W3                                                                r  led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.527ns  (logic 1.457ns (57.651%)  route 1.070ns (42.349%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  refresh_counter_reg[18]/Q
                         net (fo=16, routed)          0.267     1.850    digit_select[0]
    SLICE_X42Y35         LUT2 (Prop_lut2_I1_O)        0.046     1.896 r  an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.803     2.699    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         1.270     3.969 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.969    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.561ns  (logic 1.410ns (55.051%)  route 1.151ns (44.949%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  refresh_counter_reg[18]/Q
                         net (fo=16, routed)          0.267     1.850    digit_select[0]
    SLICE_X42Y35         LUT2 (Prop_lut2_I0_O)        0.045     1.895 r  an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.884     2.779    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     4.003 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.003    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_idx_b_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.627ns  (logic 1.346ns (51.235%)  route 1.281ns (48.765%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X39Y46         FDRE                                         r  test_idx_b_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  test_idx_b_reg[3]/Q
                         net (fo=7, routed)           1.281     2.868    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         1.205     4.073 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     4.073    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.763ns  (logic 1.386ns (50.167%)  route 1.377ns (49.833%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  refresh_counter_reg[19]/Q
                         net (fo=16, routed)          0.284     1.867    alu_inst/digit_select[1]
    SLICE_X37Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.912 r  alu_inst/an_OBUF[1]_inst_i_1/O
                         net (fo=2, routed)           1.093     3.005    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     4.205 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.205    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.786ns  (logic 1.460ns (52.414%)  route 1.326ns (47.586%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.559     1.442    clk_IBUF_BUFG
    SLICE_X40Y36         FDRE                                         r  refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  refresh_counter_reg[18]/Q
                         net (fo=16, routed)          0.313     1.896    alu_inst/digit_select[0]
    SLICE_X41Y43         LUT2 (Prop_lut2_I1_O)        0.046     1.942 r  alu_inst/an_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.013     2.955    an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.273     4.228 r  an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.228    an[3]
    W4                                                                r  an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 test_number_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.811ns  (logic 1.461ns (51.979%)  route 1.350ns (48.021%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.563     1.446    clk_IBUF_BUFG
    SLICE_X41Y46         FDRE                                         r  test_number_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  test_number_reg[6]/Q
                         net (fo=4, routed)           0.120     1.708    alu_inst/Q[6]
    SLICE_X42Y46         LUT6 (Prop_lut6_I5_O)        0.045     1.753 r  alu_inst/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.187     1.940    alu_inst/seg_OBUF[6]_inst_i_4_n_0
    SLICE_X43Y46         LUT6 (Prop_lut6_I2_O)        0.045     1.985 r  alu_inst/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.042     3.027    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.257 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.257    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           127 Endpoints
Min Delay           127 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            test_idx_b_reg[0]_rep_replica_5/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.586ns  (logic 1.441ns (18.999%)  route 6.145ns (81.001%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          6.145     7.586    btnC_IBUF
    SLICE_X65Y51         FDRE                                         r  test_idx_b_reg[0]_rep_replica_5/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.510     4.851    clk_IBUF_BUFG
    SLICE_X65Y51         FDRE                                         r  test_idx_b_reg[0]_rep_replica_5/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            test_idx_b_reg[2]_rep_replica_4/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.466ns  (logic 1.441ns (19.306%)  route 6.024ns (80.694%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          6.024     7.466    btnC_IBUF
    SLICE_X61Y50         FDRE                                         r  test_idx_b_reg[2]_rep_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.509     4.850    clk_IBUF_BUFG
    SLICE_X61Y50         FDRE                                         r  test_idx_b_reg[2]_rep_replica_4/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            test_idx_b_reg[3]_rep__1_replica_4/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.135ns  (logic 1.441ns (20.199%)  route 5.694ns (79.801%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          5.694     7.135    btnC_IBUF
    SLICE_X62Y50         FDRE                                         r  test_idx_b_reg[3]_rep__1_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.510     4.851    clk_IBUF_BUFG
    SLICE_X62Y50         FDRE                                         r  test_idx_b_reg[3]_rep__1_replica_4/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            test_idx_b_reg[1]_rep__1_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.131ns  (logic 1.441ns (20.212%)  route 5.690ns (79.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.851ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          5.690     7.131    btnC_IBUF
    SLICE_X63Y50         FDRE                                         r  test_idx_b_reg[1]_rep__1_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.510     4.851    clk_IBUF_BUFG
    SLICE_X63Y50         FDRE                                         r  test_idx_b_reg[1]_rep__1_replica_2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            test_idx_b_reg[1]_rep/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.008ns  (logic 1.441ns (20.567%)  route 5.566ns (79.433%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          5.566     7.008    btnC_IBUF
    SLICE_X48Y52         FDRE                                         r  test_idx_b_reg[1]_rep/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442     4.783    clk_IBUF_BUFG
    SLICE_X48Y52         FDRE                                         r  test_idx_b_reg[1]_rep/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            test_idx_b_reg[3]_rep__1_replica_3/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.951ns  (logic 1.441ns (20.735%)  route 5.510ns (79.265%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          5.510     6.951    btnC_IBUF
    SLICE_X57Y48         FDRE                                         r  test_idx_b_reg[3]_rep__1_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.454     4.795    clk_IBUF_BUFG
    SLICE_X57Y48         FDRE                                         r  test_idx_b_reg[3]_rep__1_replica_3/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            test_idx_b_reg[0]_rep_replica_4/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.843ns  (logic 1.441ns (21.061%)  route 5.402ns (78.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          5.402     6.843    btnC_IBUF
    SLICE_X57Y50         FDRE                                         r  test_idx_b_reg[0]_rep_replica_4/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.444     4.785    clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  test_idx_b_reg[0]_rep_replica_4/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            test_idx_b_reg[1]_rep__1_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.843ns  (logic 1.441ns (21.061%)  route 5.402ns (78.939%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.785ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          5.402     6.843    btnC_IBUF
    SLICE_X57Y50         FDRE                                         r  test_idx_b_reg[1]_rep__1_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.444     4.785    clk_IBUF_BUFG
    SLICE_X57Y50         FDRE                                         r  test_idx_b_reg[1]_rep__1_replica_1/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            test_idx_b_reg[0]_rep_replica_2/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.826ns  (logic 1.441ns (21.114%)  route 5.385ns (78.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.783ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          5.385     6.826    btnC_IBUF
    SLICE_X51Y53         FDRE                                         r  test_idx_b_reg[0]_rep_replica_2/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.442     4.783    clk_IBUF_BUFG
    SLICE_X51Y53         FDRE                                         r  test_idx_b_reg[0]_rep_replica_2/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            test_idx_b_reg[2]_rep_replica_3/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.813ns  (logic 1.441ns (21.156%)  route 5.371ns (78.844%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.795ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.795ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          5.371     6.813    btnC_IBUF
    SLICE_X57Y47         FDRE                                         r  test_idx_b_reg[2]_rep_replica_3/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         1.454     4.795    clk_IBUF_BUFG
    SLICE_X57Y47         FDRE                                         r  test_idx_b_reg[2]_rep_replica_3/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            alu_inst/ready_reg_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.210ns (27.151%)  route 0.562ns (72.849%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.993ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=66, routed)          0.562     0.772    alu_inst/btnC_IBUF
    SLICE_X0Y4           FDCE                                         f  alu_inst/ready_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.866     1.993    alu_inst/clk_IBUF_BUFG
    SLICE_X0Y4           FDCE                                         r  alu_inst/ready_reg_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            btnL_db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.379ns  (logic 0.266ns (19.258%)  route 1.113ns (80.742%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.957ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.113     1.334    btnL_IBUF
    SLICE_X32Y39         LUT3 (Prop_lut3_I2_O)        0.045     1.379 r  btnL_db_i_1/O
                         net (fo=1, routed)           0.000     1.379    btnL_db_i_1_n_0
    SLICE_X32Y39         FDRE                                         r  btnL_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.830     1.957    clk_IBUF_BUFG
    SLICE_X32Y39         FDRE                                         r  btnL_db_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            FSM_sequential_op_mode_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.479ns  (logic 0.255ns (17.205%)  route 1.225ns (82.796%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=66, routed)          1.225     1.434    btnC_IBUF
    SLICE_X32Y42         LUT3 (Prop_lut3_I2_O)        0.045     1.479 r  FSM_sequential_op_mode_i_1/O
                         net (fo=1, routed)           0.000     1.479    FSM_sequential_op_mode_i_1_n_0
    SLICE_X32Y42         FDRE                                         r  FSM_sequential_op_mode_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X32Y42         FDRE                                         r  FSM_sequential_op_mode_reg/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            btnU_db_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.541ns  (logic 0.267ns (17.314%)  route 1.275ns (82.686%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=2, routed)           1.275     1.496    btnU_IBUF
    SLICE_X41Y47         LUT3 (Prop_lut3_I2_O)        0.045     1.541 r  btnU_db_i_1/O
                         net (fo=1, routed)           0.000     1.541    btnU_db_i_1_n_0
    SLICE_X41Y47         FDRE                                         r  btnU_db_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.834     1.961    clk_IBUF_BUFG
    SLICE_X41Y47         FDRE                                         r  btnU_db_reg/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            debounce_cnt_l_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.572ns  (logic 0.266ns (16.893%)  route 1.306ns (83.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.175     1.395    btnL_IBUF
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.440 r  debounce_cnt_l[0]_i_1/O
                         net (fo=20, routed)          0.132     1.572    debounce_cnt_l[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  debounce_cnt_l_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  debounce_cnt_l_reg[16]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            debounce_cnt_l_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.572ns  (logic 0.266ns (16.893%)  route 1.306ns (83.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.175     1.395    btnL_IBUF
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.440 r  debounce_cnt_l[0]_i_1/O
                         net (fo=20, routed)          0.132     1.572    debounce_cnt_l[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  debounce_cnt_l_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  debounce_cnt_l_reg[17]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            debounce_cnt_l_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.572ns  (logic 0.266ns (16.893%)  route 1.306ns (83.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.175     1.395    btnL_IBUF
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.440 r  debounce_cnt_l[0]_i_1/O
                         net (fo=20, routed)          0.132     1.572    debounce_cnt_l[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  debounce_cnt_l_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  debounce_cnt_l_reg[18]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            debounce_cnt_l_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.572ns  (logic 0.266ns (16.893%)  route 1.306ns (83.107%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        1.956ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 f  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  btnL_IBUF_inst/O
                         net (fo=2, routed)           1.175     1.395    btnL_IBUF
    SLICE_X32Y39         LUT1 (Prop_lut1_I0_O)        0.045     1.440 r  debounce_cnt_l[0]_i_1/O
                         net (fo=20, routed)          0.132     1.572    debounce_cnt_l[0]_i_1_n_0
    SLICE_X34Y39         FDRE                                         r  debounce_cnt_l_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.829     1.956    clk_IBUF_BUFG
    SLICE_X34Y39         FDRE                                         r  debounce_cnt_l_reg[19]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            test_idx_b_reg[0]_rep_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.210ns (13.066%)  route 1.394ns (86.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          1.394     1.604    btnC_IBUF
    SLICE_X37Y42         FDRE                                         r  test_idx_b_reg[0]_rep_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  test_idx_b_reg[0]_rep_replica/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            test_idx_b_reg[2]_rep_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.210ns (13.066%)  route 1.394ns (86.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.958ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=66, routed)          1.394     1.604    btnC_IBUF
    SLICE_X37Y42         FDRE                                         r  test_idx_b_reg[2]_rep_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=153, routed)         0.831     1.958    clk_IBUF_BUFG
    SLICE_X37Y42         FDRE                                         r  test_idx_b_reg[2]_rep_replica/C





