# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Practica_1.srcs/sources_1/imports/Fuentes/lab1.vhd" \
"../../../../Practica_1.srcs/sim_1/imports/Fuentes/lab1_tb.vhd" \

# Do not sort compile order
nosort
