
*** Running vivado
    with args -log Nano_Processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nano_Processor.tcl


****** Vivado v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Nano_Processor.tcl -notrace
Command: synth_design -top Nano_Processor -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 47872 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 435.258 ; gain = 94.539
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'Nano_Processor' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd:36]
INFO: [Synth 8-3491] module 'Slow_Clk' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Slow_Clk.vhd:16' bound to instance 'Slow_Clk_0' of component 'Slow_Clk' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd:163]
INFO: [Synth 8-638] synthesizing module 'Slow_Clk' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Slow_Clk.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'Slow_Clk' (1#1) [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Slow_Clk.vhd:22]
INFO: [Synth 8-3491] module 'ProgramCounter' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/ProgramCounter.vhd:34' bound to instance 'Program_Counter' of component 'ProgramCounter' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd:167]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/ProgramCounter.vhd:43]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (2#1) [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/ProgramCounter.vhd:43]
INFO: [Synth 8-3491] module 'Rom_Address_Select' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Rom_Address_Select.vhd:28' bound to instance 'Rom_Address_Select_0' of component 'Rom_Address_Select' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd:175]
INFO: [Synth 8-638] synthesizing module 'Rom_Address_Select' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Rom_Address_Select.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'Rom_Address_Select' (3#1) [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Rom_Address_Select.vhd:38]
INFO: [Synth 8-3491] module 'program_rom' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/program_rom.vhd:37' bound to instance 'Program_Rom_0' of component 'program_rom' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd:179]
INFO: [Synth 8-638] synthesizing module 'program_rom' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/program_rom.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'program_rom' (4#1) [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/program_rom.vhd:45]
INFO: [Synth 8-3491] module 'InstructionDecoder' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/InstructionDecoder.vhd:36' bound to instance 'Instruction_Decoder' of component 'InstructionDecoder' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd:183]
INFO: [Synth 8-638] synthesizing module 'InstructionDecoder' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/InstructionDecoder.vhd:51]
INFO: [Synth 8-226] default block is never used [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/InstructionDecoder.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'InstructionDecoder' (5#1) [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/InstructionDecoder.vhd:51]
INFO: [Synth 8-3491] module 'Register_Bank' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Register_Bank.vhd:35' bound to instance 'Register_Bank_0' of component 'Register_Bank' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd:197]
INFO: [Synth 8-638] synthesizing module 'Register_Bank' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Decoder_3_to_8' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:36' bound to instance 'Decoder_3_to_8_0' of component 'Decoder_3_to_8' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Register_Bank.vhd:82]
INFO: [Synth 8-638] synthesizing module 'Decoder_3_to_8' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'Decoder_3_to_8' (6#1) [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Decoder_3_to_8.vhd:44]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Reg.vhd:26' bound to instance 'Reg_0' of component 'Reg' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Register_Bank.vhd:98]
INFO: [Synth 8-638] synthesizing module 'Reg' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Reg.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Reg' (7#1) [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Reg.vhd:36]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Reg.vhd:26' bound to instance 'Reg_1' of component 'Reg' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Register_Bank.vhd:106]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Reg.vhd:26' bound to instance 'Reg_2' of component 'Reg' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Register_Bank.vhd:114]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Reg.vhd:26' bound to instance 'Reg_3' of component 'Reg' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Register_Bank.vhd:122]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Reg.vhd:26' bound to instance 'Reg_4' of component 'Reg' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Register_Bank.vhd:130]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Reg.vhd:26' bound to instance 'Reg_5' of component 'Reg' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Register_Bank.vhd:138]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Reg.vhd:26' bound to instance 'Reg_6' of component 'Reg' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Register_Bank.vhd:146]
INFO: [Synth 8-3491] module 'Reg' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Reg.vhd:26' bound to instance 'Reg_7' of component 'Reg' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Register_Bank.vhd:154]
INFO: [Synth 8-256] done synthesizing module 'Register_Bank' (8#1) [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Register_Bank.vhd:53]
INFO: [Synth 8-3491] module 'Mux_2_Way_4_Bit' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_2_Way_4_Bit.vhd:26' bound to instance 'Mux_2_Way_4_Bit_0' of component 'Mux_2_Way_4_Bit' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd:207]
INFO: [Synth 8-638] synthesizing module 'Mux_2_Way_4_Bit' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_2_Way_4_Bit.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'Mux_2_Way_4_Bit' (9#1) [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_2_Way_4_Bit.vhd:36]
INFO: [Synth 8-3491] module 'Mux_8_Way_4_Bit' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:35' bound to instance 'Mux_8_Way_4_Bit_0' of component 'Mux_8_Way_4_Bit' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd:211]
INFO: [Synth 8-638] synthesizing module 'Mux_8_Way_4_Bit' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:51]
WARNING: [Synth 8-614] signal 'I0' is read in the process but is not in the sensitivity list [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:55]
WARNING: [Synth 8-614] signal 'I1' is read in the process but is not in the sensitivity list [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:55]
WARNING: [Synth 8-614] signal 'I2' is read in the process but is not in the sensitivity list [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:55]
WARNING: [Synth 8-614] signal 'I3' is read in the process but is not in the sensitivity list [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:55]
WARNING: [Synth 8-614] signal 'I4' is read in the process but is not in the sensitivity list [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:55]
WARNING: [Synth 8-614] signal 'I5' is read in the process but is not in the sensitivity list [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:55]
WARNING: [Synth 8-614] signal 'I6' is read in the process but is not in the sensitivity list [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:55]
WARNING: [Synth 8-614] signal 'I7' is read in the process but is not in the sensitivity list [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'Mux_8_Way_4_Bit' (10#1) [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:51]
INFO: [Synth 8-3491] module 'Mux_8_Way_4_Bit' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Mux_8_Way_4_Bit.vhd:35' bound to instance 'Mux_8_Way_4_Bit_1' of component 'Mux_8_Way_4_Bit' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd:218]
WARNING: [Synth 8-5640] Port 'c_out' is missing in component declaration [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd:57]
INFO: [Synth 8-3491] module 'AdderSubtractor4bitUnit' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/AdderSubtractor4bitUnit.vhd:7' bound to instance 'Adder_Substractor_4BitUnit' of component 'AdderSubtractor4bitUnit' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd:225]
INFO: [Synth 8-638] synthesizing module 'AdderSubtractor4bitUnit' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/AdderSubtractor4bitUnit.vhd:20]
WARNING: [Synth 8-3848] Net C_OUT in module/entity AdderSubtractor4bitUnit does not have driver. [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/AdderSubtractor4bitUnit.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'AdderSubtractor4bitUnit' (11#1) [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/AdderSubtractor4bitUnit.vhd:20]
INFO: [Synth 8-3491] module 'LUT_16_7' declared at 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/LUT_16_7.vhd:26' bound to instance 'LUT_16_7_0' of component 'LUT_16_7' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd:231]
INFO: [Synth 8-638] synthesizing module 'LUT_16_7' [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/LUT_16_7.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'LUT_16_7' (12#1) [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/LUT_16_7.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'Nano_Processor' (13#1) [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/sources_1/new/Nano_Processor.vhd:36]
WARNING: [Synth 8-3917] design Nano_Processor has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port an[0] driven by constant 0
WARNING: [Synth 8-3331] design AdderSubtractor4bitUnit has unconnected port C_OUT
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 491.125 ; gain = 150.406
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 491.125 ; gain = 150.406
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 491.125 ; gain = 150.406
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/constrs_1/imports/Basys3Labs.xdc]
Finished Parsing XDC File [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/constrs_1/imports/Basys3Labs.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.srcs/constrs_1/imports/Basys3Labs.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/Nano_Processor_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/Nano_Processor_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 820.852 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 820.852 ; gain = 480.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 820.852 ; gain = 480.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 820.852 ; gain = 480.133
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "ROM" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "JumpFlag" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 820.852 ; gain = 480.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	                4 Bit    Registers := 8     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Slow_Clk 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module Rom_Address_Select 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module program_rom 
Detailed RTL Component Info : 
+---Muxes : 
	   9 Input     12 Bit        Muxes := 1     
Module InstructionDecoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Decoder_3_to_8 
Detailed RTL Component Info : 
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module Register_Bank 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 7     
Module Mux_2_Way_4_Bit 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module AdderSubtractor4bitUnit 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 1     
+---XORs : 
	   3 Input      1 Bit         XORs := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3917] design Nano_Processor has port an[3] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port an[2] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port an[1] driven by constant 1
WARNING: [Synth 8-3917] design Nano_Processor has port an[0] driven by constant 0
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_0/Q_reg[0]' (FD) to 'Register_Bank_0/Reg_0/Q_reg[1]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_0/Q_reg[1]' (FD) to 'Register_Bank_0/Reg_0/Q_reg[2]'
INFO: [Synth 8-3886] merging instance 'Register_Bank_0/Reg_0/Q_reg[2]' (FD) to 'Register_Bank_0/Reg_0/Q_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Register_Bank_0/Reg_0/Q_reg[3] )
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_0/Q_reg[3]) is unused and will be removed from module Nano_Processor.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 820.852 ; gain = 480.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 820.852 ; gain = 480.133
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 820.852 ; gain = 480.133
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_4/Q_reg[3]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_4/Q_reg[2]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_4/Q_reg[1]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_4/Q_reg[0]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_5/Q_reg[3]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_5/Q_reg[2]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_5/Q_reg[1]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_5/Q_reg[0]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_6/Q_reg[3]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_6/Q_reg[2]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_6/Q_reg[1]) is unused and will be removed from module Nano_Processor.
WARNING: [Synth 8-3332] Sequential element (Register_Bank_0/Reg_6/Q_reg[0]) is unused and will be removed from module Nano_Processor.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 830.996 ; gain = 490.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 830.996 ; gain = 490.277
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 830.996 ; gain = 490.277
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 830.996 ; gain = 490.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 830.996 ; gain = 490.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 830.996 ; gain = 490.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 830.996 ; gain = 490.277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |     3|
|5     |LUT3   |    11|
|6     |LUT4   |    11|
|7     |LUT5   |     7|
|8     |LUT6   |    10|
|9     |MUXF7  |     1|
|10    |FDRE   |    46|
|11    |IBUF   |     2|
|12    |OBUF   |    17|
+------+-------+------+

Report Instance Areas: 
+------+------------------+---------------+------+
|      |Instance          |Module         |Cells |
+------+------------------+---------------+------+
|1     |top               |               |   117|
|2     |  Program_Counter |ProgramCounter |    31|
|3     |  Register_Bank_0 |Register_Bank  |    31|
|4     |    Reg_1         |Reg            |     4|
|5     |    Reg_2         |Reg_0          |     8|
|6     |    Reg_3         |Reg_1          |     8|
|7     |    Reg_7         |Reg_2          |    11|
|8     |  Slow_Clk_0      |Slow_Clk       |    35|
+------+------------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 830.996 ; gain = 490.277
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:16 . Memory (MB): peak = 830.996 ; gain = 160.551
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 830.996 ; gain = 490.277
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
65 Infos, 32 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 832.625 ; gain = 504.406
INFO: [Common 17-1381] The checkpoint 'E:/University Lectures/Computer Organization and Digital Design/CA/Nano Processor/Nano Processor.runs/synth_1/Nano_Processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nano_Processor_utilization_synth.rpt -pb Nano_Processor_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 832.625 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon May 26 19:27:16 2025...
