Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 29 10:54:35 2020
| Host         : DESKTOP-OVE3R84 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_Mandelbrot_timing_summary_routed.rpt -pb top_Mandelbrot_timing_summary_routed.pb -rpx top_Mandelbrot_timing_summary_routed.rpx -warn_on_violation
| Design       : top_Mandelbrot
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 86 register/latch pins with no clock driven by root clock pin: inst_Gestionnaire_Horloge/s_CE_SPI_66_67kHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 240 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.263    -1487.484                   1296                22984        0.005        0.000                      0                22984        4.020        0.000                       0                 10653  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.263    -1487.484                   1296                22984        0.005        0.000                      0                22984        4.020        0.000                       0                 10653  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1296  Failing Endpoints,  Worst Slack       -3.263ns,  Total Violation    -1487.484ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.005ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.263ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[27].ITX/i22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[5]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.063ns  (logic 8.781ns (67.222%)  route 4.282ns (32.778%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.125ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.095ns = ( 15.095 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.886     5.488    inst_Convergence/Gen_IT[27].ITX/clock_IBUF_BUFG
    DSP48_X0Y70          DSP48E1                                      r  inst_Convergence/Gen_IT[27].ITX/i22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.694 r  inst_Convergence/Gen_IT[27].ITX/i22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.696    inst_Convergence/Gen_IT[27].ITX/i22_n_106
    DSP48_X0Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.214 f  inst_Convergence/Gen_IT[27].ITX/i22__0/P[0]
                         net (fo=3, routed)           0.817    12.031    inst_Convergence/Gen_IT[27].ITX/i22__0_n_105
    SLICE_X8Y174         LUT2 (Prop_lut2_I0_O)        0.124    12.155 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_131/O
                         net (fo=1, routed)           0.190    12.346    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_131_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.872 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.009    12.881    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_111_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.995 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.995    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_93_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.109 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_67/CO[3]
                         net (fo=24, routed)          1.191    14.300    inst_Convergence/Gen_IT[27].ITX/i21
    SLICE_X10Y171        LUT4 (Prop_lut4_I2_O)        0.124    14.424 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_82/O
                         net (fo=1, routed)           0.000    14.424    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_82_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.957 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_49__3/CO[3]
                         net (fo=1, routed)           0.000    14.957    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_49__3_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.074 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_48__3/CO[3]
                         net (fo=1, routed)           0.000    15.074    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_48__3_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.191 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_32__3/CO[3]
                         net (fo=1, routed)           0.000    15.191    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_32__3_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.308 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_31__3/CO[3]
                         net (fo=1, routed)           0.009    15.317    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_31__3_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.556 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_22__3/O[2]
                         net (fo=2, routed)           0.505    16.060    inst_Convergence/Gen_IT[27].ITX/r1_enable_out2[18]
    SLICE_X8Y175         LUT2 (Prop_lut2_I0_O)        0.301    16.361 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_6__3/O
                         net (fo=1, routed)           0.339    16.701    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_6__3_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.208 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_2__3/CO[3]
                         net (fo=5, routed)           0.864    18.072    inst_Convergence/Gen_IT[26].ITX/r22__0_0[0]
    SLICE_X12Y173        LUT6 (Prop_lut6_I2_O)        0.124    18.196 r  inst_Convergence/Gen_IT[26].ITX/r1_iteration_out[7]_bret__1_i_1__2/O
                         net (fo=4, routed)           0.355    18.551    inst_Convergence/Gen_IT[27].ITX/iteration_out_reg[2]__0_0
    SLICE_X13Y171        FDRE                                         r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[5]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.673    15.095    inst_Convergence/Gen_IT[27].ITX/clock_IBUF_BUFG
    SLICE_X13Y171        FDRE                                         r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[5]_bret__0/C
                         clock pessimism              0.268    15.364    
                         clock uncertainty           -0.035    15.328    
    SLICE_X13Y171        FDRE (Setup_fdre_C_D)       -0.040    15.288    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[5]_bret__0
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                         -18.551    
  -------------------------------------------------------------------
                         slack                                 -3.263    

Slack (VIOLATED) :        -3.260ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[27].ITX/i22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[6]_bret__0/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.055ns  (logic 8.781ns (67.264%)  route 4.274ns (32.736%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.886     5.488    inst_Convergence/Gen_IT[27].ITX/clock_IBUF_BUFG
    DSP48_X0Y70          DSP48E1                                      r  inst_Convergence/Gen_IT[27].ITX/i22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.694 r  inst_Convergence/Gen_IT[27].ITX/i22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.696    inst_Convergence/Gen_IT[27].ITX/i22_n_106
    DSP48_X0Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.214 f  inst_Convergence/Gen_IT[27].ITX/i22__0/P[0]
                         net (fo=3, routed)           0.817    12.031    inst_Convergence/Gen_IT[27].ITX/i22__0_n_105
    SLICE_X8Y174         LUT2 (Prop_lut2_I0_O)        0.124    12.155 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_131/O
                         net (fo=1, routed)           0.190    12.346    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_131_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.872 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.009    12.881    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_111_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.995 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.995    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_93_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.109 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_67/CO[3]
                         net (fo=24, routed)          1.191    14.300    inst_Convergence/Gen_IT[27].ITX/i21
    SLICE_X10Y171        LUT4 (Prop_lut4_I2_O)        0.124    14.424 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_82/O
                         net (fo=1, routed)           0.000    14.424    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_82_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.957 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_49__3/CO[3]
                         net (fo=1, routed)           0.000    14.957    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_49__3_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.074 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_48__3/CO[3]
                         net (fo=1, routed)           0.000    15.074    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_48__3_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.191 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_32__3/CO[3]
                         net (fo=1, routed)           0.000    15.191    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_32__3_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.308 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_31__3/CO[3]
                         net (fo=1, routed)           0.009    15.317    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_31__3_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.556 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_22__3/O[2]
                         net (fo=2, routed)           0.505    16.060    inst_Convergence/Gen_IT[27].ITX/r1_enable_out2[18]
    SLICE_X8Y175         LUT2 (Prop_lut2_I0_O)        0.301    16.361 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_6__3/O
                         net (fo=1, routed)           0.339    16.701    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_6__3_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.208 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_2__3/CO[3]
                         net (fo=5, routed)           0.864    18.072    inst_Convergence/Gen_IT[26].ITX/r22__0_0[0]
    SLICE_X12Y173        LUT6 (Prop_lut6_I2_O)        0.124    18.196 r  inst_Convergence/Gen_IT[26].ITX/r1_iteration_out[7]_bret__1_i_1__2/O
                         net (fo=4, routed)           0.347    18.543    inst_Convergence/Gen_IT[27].ITX/iteration_out_reg[2]__0_0
    SLICE_X15Y173        FDRE                                         r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[6]_bret__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.670    15.092    inst_Convergence/Gen_IT[27].ITX/clock_IBUF_BUFG
    SLICE_X15Y173        FDRE                                         r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[6]_bret__0/C
                         clock pessimism              0.268    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X15Y173        FDRE (Setup_fdre_C_D)       -0.043    15.282    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[6]_bret__0
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                         -18.543    
  -------------------------------------------------------------------
                         slack                                 -3.260    

Slack (VIOLATED) :        -3.242ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[27].ITX/i22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[7]_bret__1/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.064ns  (logic 8.781ns (67.218%)  route 4.283ns (32.782%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=2 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.092ns = ( 15.092 - 10.000 ) 
    Source Clock Delay      (SCD):    5.488ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.886     5.488    inst_Convergence/Gen_IT[27].ITX/clock_IBUF_BUFG
    DSP48_X0Y70          DSP48E1                                      r  inst_Convergence/Gen_IT[27].ITX/i22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y70          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.694 r  inst_Convergence/Gen_IT[27].ITX/i22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.696    inst_Convergence/Gen_IT[27].ITX/i22_n_106
    DSP48_X0Y71          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.214 f  inst_Convergence/Gen_IT[27].ITX/i22__0/P[0]
                         net (fo=3, routed)           0.817    12.031    inst_Convergence/Gen_IT[27].ITX/i22__0_n_105
    SLICE_X8Y174         LUT2 (Prop_lut2_I0_O)        0.124    12.155 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_131/O
                         net (fo=1, routed)           0.190    12.346    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_131_n_0
    SLICE_X9Y174         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    12.872 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_111/CO[3]
                         net (fo=1, routed)           0.009    12.881    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_111_n_0
    SLICE_X9Y175         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.995 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    12.995    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_93_n_0
    SLICE_X9Y176         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.109 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_67/CO[3]
                         net (fo=24, routed)          1.191    14.300    inst_Convergence/Gen_IT[27].ITX/i21
    SLICE_X10Y171        LUT4 (Prop_lut4_I2_O)        0.124    14.424 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_82/O
                         net (fo=1, routed)           0.000    14.424    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_82_n_0
    SLICE_X10Y171        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.957 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_49__3/CO[3]
                         net (fo=1, routed)           0.000    14.957    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_49__3_n_0
    SLICE_X10Y172        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.074 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_48__3/CO[3]
                         net (fo=1, routed)           0.000    15.074    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_48__3_n_0
    SLICE_X10Y173        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.191 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_32__3/CO[3]
                         net (fo=1, routed)           0.000    15.191    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_32__3_n_0
    SLICE_X10Y174        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.308 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_31__3/CO[3]
                         net (fo=1, routed)           0.009    15.317    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_31__3_n_0
    SLICE_X10Y175        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.556 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_22__3/O[2]
                         net (fo=2, routed)           0.505    16.060    inst_Convergence/Gen_IT[27].ITX/r1_enable_out2[18]
    SLICE_X8Y175         LUT2 (Prop_lut2_I0_O)        0.301    16.361 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_6__3/O
                         net (fo=1, routed)           0.339    16.701    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out[3]_i_6__3_n_0
    SLICE_X11Y175        CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    17.208 r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[3]_i_2__3/CO[3]
                         net (fo=5, routed)           0.864    18.072    inst_Convergence/Gen_IT[26].ITX/r22__0_0[0]
    SLICE_X12Y173        LUT6 (Prop_lut6_I2_O)        0.124    18.196 r  inst_Convergence/Gen_IT[26].ITX/r1_iteration_out[7]_bret__1_i_1__2/O
                         net (fo=4, routed)           0.356    18.552    inst_Convergence/Gen_IT[27].ITX/iteration_out_reg[2]__0_0
    SLICE_X12Y173        FDRE                                         r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[7]_bret__1/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.670    15.092    inst_Convergence/Gen_IT[27].ITX/clock_IBUF_BUFG
    SLICE_X12Y173        FDRE                                         r  inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[7]_bret__1/C
                         clock pessimism              0.268    15.361    
                         clock uncertainty           -0.035    15.325    
    SLICE_X12Y173        FDRE (Setup_fdre_C_D)       -0.016    15.309    inst_Convergence/Gen_IT[27].ITX/r1_iteration_out_reg[7]_bret__1
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -18.552    
  -------------------------------------------------------------------
                         slack                                 -3.242    

Slack (VIOLATED) :        -3.170ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[6].ITX/i22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.045ns  (logic 8.757ns (67.130%)  route 4.288ns (32.870%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.713     5.315    inst_Convergence/Gen_IT[6].ITX/clock_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  inst_Convergence/Gen_IT[6].ITX/i22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.521 r  inst_Convergence/Gen_IT[6].ITX/i22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.523    inst_Convergence/Gen_IT[6].ITX/i22_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.041 f  inst_Convergence/Gen_IT[6].ITX/i22__0/P[3]
                         net (fo=5, routed)           0.923    11.964    inst_Convergence/Gen_IT[6].ITX/i22__0_n_102
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124    12.088 r  inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_51__5/O
                         net (fo=1, routed)           0.324    12.413    inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_51__5_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.920 r  inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_31__5/CO[3]
                         net (fo=1, routed)           0.000    12.920    inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_31__5_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.034 r  inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    13.034    inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_13__5_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_10__5/CO[3]
                         net (fo=72, routed)          1.339    14.487    inst_Convergence/Gen_IT[6].ITX/i21
    SLICE_X62Y53         LUT4 (Prop_lut4_I2_O)        0.124    14.611 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_81/O
                         net (fo=1, routed)           0.000    14.611    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_81_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.144 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    15.144    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_50_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.261 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000    15.261    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_49_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.378 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.378    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_33_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.495 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.495    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_32_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.612    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_23_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.851 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_22/O[2]
                         net (fo=2, routed)           0.427    16.277    inst_Convergence/Gen_IT[6].ITX/r1_enable_out2[22]
    SLICE_X65Y57         LUT2 (Prop_lut2_I0_O)        0.301    16.578 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_5__16/O
                         net (fo=1, routed)           0.341    16.920    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_5__16_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.305 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_2/CO[3]
                         net (fo=8, routed)           0.931    18.236    inst_Convergence/Gen_IT[5].ITX/CO[0]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.124    18.360 r  inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[5]_i_1__0/O
                         net (fo=1, routed)           0.000    18.360    inst_Convergence/Gen_IT[6].ITX/enable_out_reg__0_0[5]
    SLICE_X65Y56         FDRE                                         r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.512    14.935    inst_Convergence/Gen_IT[6].ITX/clock_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[5]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X65Y56         FDRE (Setup_fdre_C_D)        0.032    15.190    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -18.360    
  -------------------------------------------------------------------
                         slack                                 -3.170    

Slack (VIOLATED) :        -3.133ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[8].ITX/r22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[7]_bret/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.954ns  (logic 8.686ns (67.052%)  route 4.268ns (32.948%))
  Logic Levels:           14  (CARRY4=9 DSP48E1=1 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.395ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.793     5.395    inst_Convergence/Gen_IT[8].ITX/clock_IBUF_BUFG
    DSP48_X2Y30          DSP48E1                                      r  inst_Convergence/Gen_IT[8].ITX/r22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X2Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.601 r  inst_Convergence/Gen_IT[8].ITX/r22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.603    inst_Convergence/Gen_IT[8].ITX/r22_n_106
    DSP48_X2Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[10])
                                                      1.518    11.121 r  inst_Convergence/Gen_IT[8].ITX/r22__0/P[10]
                         net (fo=6, routed)           1.082    12.203    inst_Convergence/Gen_IT[8].ITX/r22__0_n_95
    SLICE_X77Y74         LUT2 (Prop_lut2_I0_O)        0.124    12.327 r  inst_Convergence/Gen_IT[8].ITX/r1_zreal_out[23]_i_38__7/O
                         net (fo=1, routed)           0.000    12.327    inst_Convergence/Gen_IT[8].ITX/r1_zreal_out[23]_i_38__7_n_0
    SLICE_X77Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.877 r  inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[23]_i_13__7/CO[3]
                         net (fo=1, routed)           0.009    12.886    inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[23]_i_13__7_n_0
    SLICE_X77Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.000 r  inst_Convergence/Gen_IT[8].ITX/r1_zreal_out_reg[23]_i_10__7/CO[3]
                         net (fo=92, routed)          1.293    14.292    inst_Convergence/Gen_IT[8].ITX/r21
    SLICE_X76Y68         LUT4 (Prop_lut4_I0_O)        0.124    14.416 r  inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_80__0/O
                         net (fo=1, routed)           0.000    14.416    inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_80__0_n_0
    SLICE_X76Y68         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.949 r  inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[6]_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    14.949    inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[6]_i_49__0_n_0
    SLICE_X76Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.066 r  inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[6]_i_48/CO[3]
                         net (fo=1, routed)           0.000    15.066    inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[6]_i_48_n_0
    SLICE_X76Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.183 r  inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[6]_i_32__0/CO[3]
                         net (fo=1, routed)           0.000    15.183    inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[6]_i_32__0_n_0
    SLICE_X76Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.300 r  inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[6]_i_31/CO[3]
                         net (fo=1, routed)           0.000    15.300    inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[6]_i_31_n_0
    SLICE_X76Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.417 r  inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[6]_i_22__0/CO[3]
                         net (fo=1, routed)           0.000    15.417    inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[6]_i_22__0_n_0
    SLICE_X76Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.656 r  inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[6]_i_21/O[2]
                         net (fo=2, routed)           0.415    16.072    inst_Convergence/Gen_IT[8].ITX/r1_enable_out2[22]
    SLICE_X75Y72         LUT2 (Prop_lut2_I0_O)        0.301    16.373 r  inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_4/O
                         net (fo=1, routed)           0.472    16.844    inst_Convergence/Gen_IT[8].ITX/r1_iteration_out[6]_i_4_n_0
    SLICE_X75Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.229 r  inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[6]_i_2__0/CO[3]
                         net (fo=8, routed)           0.664    17.893    inst_Convergence/Gen_IT[7].ITX/CO[0]
    SLICE_X74Y69         LUT2 (Prop_lut2_I0_O)        0.124    18.017 r  inst_Convergence/Gen_IT[7].ITX/r1_iteration_out[7]_bret_i_1/O
                         net (fo=2, routed)           0.332    18.349    inst_Convergence/Gen_IT[8].ITX/enable_out_reg__0_0
    SLICE_X74Y69         FDRE                                         r  inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[7]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.586    15.009    inst_Convergence/Gen_IT[8].ITX/clock_IBUF_BUFG
    SLICE_X74Y69         FDRE                                         r  inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[7]_bret/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X74Y69         FDRE (Setup_fdre_C_D)       -0.016    15.216    inst_Convergence/Gen_IT[8].ITX/r1_iteration_out_reg[7]_bret
  -------------------------------------------------------------------
                         required time                         15.216    
                         arrival time                         -18.349    
  -------------------------------------------------------------------
                         slack                                 -3.133    

Slack (VIOLATED) :        -3.120ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[6].ITX/i22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        13.038ns  (logic 8.750ns (67.112%)  route 4.288ns (32.888%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.713     5.315    inst_Convergence/Gen_IT[6].ITX/clock_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  inst_Convergence/Gen_IT[6].ITX/i22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.521 r  inst_Convergence/Gen_IT[6].ITX/i22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.523    inst_Convergence/Gen_IT[6].ITX/i22_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.041 f  inst_Convergence/Gen_IT[6].ITX/i22__0/P[3]
                         net (fo=5, routed)           0.923    11.964    inst_Convergence/Gen_IT[6].ITX/i22__0_n_102
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124    12.088 r  inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_51__5/O
                         net (fo=1, routed)           0.324    12.413    inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_51__5_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.920 r  inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_31__5/CO[3]
                         net (fo=1, routed)           0.000    12.920    inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_31__5_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.034 r  inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    13.034    inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_13__5_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_10__5/CO[3]
                         net (fo=72, routed)          1.339    14.487    inst_Convergence/Gen_IT[6].ITX/i21
    SLICE_X62Y53         LUT4 (Prop_lut4_I2_O)        0.124    14.611 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_81/O
                         net (fo=1, routed)           0.000    14.611    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_81_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.144 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    15.144    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_50_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.261 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000    15.261    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_49_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.378 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.378    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_33_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.495 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.495    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_32_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.612    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_23_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.851 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_22/O[2]
                         net (fo=2, routed)           0.427    16.277    inst_Convergence/Gen_IT[6].ITX/r1_enable_out2[22]
    SLICE_X65Y57         LUT2 (Prop_lut2_I0_O)        0.301    16.578 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_5__16/O
                         net (fo=1, routed)           0.341    16.920    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_5__16_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.305 f  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_2/CO[3]
                         net (fo=8, routed)           0.931    18.236    inst_Convergence/Gen_IT[5].ITX/CO[0]
    SLICE_X65Y56         LUT4 (Prop_lut4_I1_O)        0.117    18.353 r  inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[6]_i_1/O
                         net (fo=1, routed)           0.000    18.353    inst_Convergence/Gen_IT[6].ITX/enable_out_reg__0_0[6]
    SLICE_X65Y56         FDRE                                         r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.512    14.935    inst_Convergence/Gen_IT[6].ITX/clock_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X65Y56         FDRE (Setup_fdre_C_D)        0.075    15.233    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.233    
                         arrival time                         -18.353    
  -------------------------------------------------------------------
                         slack                                 -3.120    

Slack (VIOLATED) :        -3.101ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[15].ITX/r22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[7]_bret/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.938ns  (logic 8.816ns (68.141%)  route 4.122ns (31.859%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.928ns = ( 14.928 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.713     5.315    inst_Convergence/Gen_IT[15].ITX/clock_IBUF_BUFG
    DSP48_X0Y46          DSP48E1                                      r  inst_Convergence/Gen_IT[15].ITX/r22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y46          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.521 r  inst_Convergence/Gen_IT[15].ITX/r22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.523    inst_Convergence/Gen_IT[15].ITX/r22_n_106
    DSP48_X0Y47          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.041 r  inst_Convergence/Gen_IT[15].ITX/r22__0/P[3]
                         net (fo=6, routed)           0.877    11.918    inst_Convergence/Gen_IT[15].ITX/r22__0_n_102
    SLICE_X13Y114        LUT2 (Prop_lut2_I0_O)        0.124    12.042 r  inst_Convergence/Gen_IT[15].ITX/r1_zreal_out[23]_i_55__14/O
                         net (fo=1, routed)           0.000    12.042    inst_Convergence/Gen_IT[15].ITX/r1_zreal_out[23]_i_55__14_n_0
    SLICE_X13Y114        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.592 r  inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[23]_i_31__14/CO[3]
                         net (fo=1, routed)           0.000    12.592    inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[23]_i_31__14_n_0
    SLICE_X13Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.706 r  inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[23]_i_13__14/CO[3]
                         net (fo=1, routed)           0.000    12.706    inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[23]_i_13__14_n_0
    SLICE_X13Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.820 r  inst_Convergence/Gen_IT[15].ITX/r1_zreal_out_reg[23]_i_10__14/CO[3]
                         net (fo=92, routed)          1.313    14.132    inst_Convergence/Gen_IT[15].ITX/r21
    SLICE_X12Y110        LUT4 (Prop_lut4_I0_O)        0.124    14.256 r  inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_80__5/O
                         net (fo=1, routed)           0.000    14.256    inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_80__5_n_0
    SLICE_X12Y110        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.789 r  inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[6]_i_49__5/CO[3]
                         net (fo=1, routed)           0.000    14.789    inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[6]_i_49__5_n_0
    SLICE_X12Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.906 r  inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[6]_i_48__4/CO[3]
                         net (fo=1, routed)           0.000    14.906    inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[6]_i_48__4_n_0
    SLICE_X12Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.023 r  inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[6]_i_32__5/CO[3]
                         net (fo=1, routed)           0.000    15.023    inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[6]_i_32__5_n_0
    SLICE_X12Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.140 r  inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[6]_i_31__4/CO[3]
                         net (fo=1, routed)           0.000    15.140    inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[6]_i_31__4_n_0
    SLICE_X12Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.257 r  inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[6]_i_22__5/CO[3]
                         net (fo=1, routed)           0.000    15.257    inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[6]_i_22__5_n_0
    SLICE_X12Y115        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.496 f  inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[6]_i_21__4/O[2]
                         net (fo=2, routed)           0.781    16.277    inst_Convergence/Gen_IT[15].ITX/r1_enable_out2[22]
    SLICE_X13Y113        LUT2 (Prop_lut2_I0_O)        0.301    16.578 r  inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_8__5/O
                         net (fo=1, routed)           0.000    16.578    inst_Convergence/Gen_IT[15].ITX/r1_iteration_out[6]_i_8__5_n_0
    SLICE_X13Y113        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    16.979 r  inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[6]_i_2__5/CO[3]
                         net (fo=8, routed)           0.817    17.797    inst_Convergence/Gen_IT[14].ITX/r22__0_0[0]
    SLICE_X10Y112        LUT2 (Prop_lut2_I0_O)        0.124    17.921 r  inst_Convergence/Gen_IT[14].ITX/r1_iteration_out[7]_bret_i_1__4/O
                         net (fo=2, routed)           0.332    18.253    inst_Convergence/Gen_IT[15].ITX/enable_out_reg__0_0
    SLICE_X10Y114        FDRE                                         r  inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[7]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.506    14.928    inst_Convergence/Gen_IT[15].ITX/clock_IBUF_BUFG
    SLICE_X10Y114        FDRE                                         r  inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[7]_bret/C
                         clock pessimism              0.275    15.203    
                         clock uncertainty           -0.035    15.168    
    SLICE_X10Y114        FDRE (Setup_fdre_C_D)       -0.016    15.152    inst_Convergence/Gen_IT[15].ITX/r1_iteration_out_reg[7]_bret
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                 -3.101    

Slack (VIOLATED) :        -3.092ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[10].ITX/i22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[7]_bret/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.978ns  (logic 8.771ns (67.583%)  route 4.207ns (32.417%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.698     5.300    inst_Convergence/Gen_IT[10].ITX/clock_IBUF_BUFG
    DSP48_X1Y30          DSP48E1                                      r  inst_Convergence/Gen_IT[10].ITX/i22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.506 r  inst_Convergence/Gen_IT[10].ITX/i22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.508    inst_Convergence/Gen_IT[10].ITX/i22_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.026 r  inst_Convergence/Gen_IT[10].ITX/i22__0/P[0]
                         net (fo=7, routed)           0.994    12.021    inst_Convergence/Gen_IT[10].ITX/i22__0_n_105
    SLICE_X59Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.145 r  inst_Convergence/Gen_IT[10].ITX/r1_zreal_out[23]_i_64__9/O
                         net (fo=1, routed)           0.000    12.145    inst_Convergence/Gen_IT[10].ITX/r1_zreal_out[23]_i_64__9_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.677 r  inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[23]_i_40__9/CO[3]
                         net (fo=1, routed)           0.000    12.677    inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[23]_i_40__9_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[23]_i_22__9/CO[3]
                         net (fo=1, routed)           0.000    12.791    inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[23]_i_22__9_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[23]_i_11__9/CO[3]
                         net (fo=73, routed)          1.374    14.278    inst_Convergence/Gen_IT[10].ITX/i21
    SLICE_X60Y73         LUT4 (Prop_lut4_I2_O)        0.124    14.402 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out[6]_i_81__2/O
                         net (fo=1, routed)           0.000    14.402    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out[6]_i_81__2_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.915 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_49__2/CO[3]
                         net (fo=1, routed)           0.000    14.915    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_49__2_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.032 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_48__1/CO[3]
                         net (fo=1, routed)           0.009    15.042    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_48__1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.159 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_32__2/CO[3]
                         net (fo=1, routed)           0.000    15.159    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_32__2_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.276 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_31__1/CO[3]
                         net (fo=1, routed)           0.000    15.276    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_31__1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.393 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000    15.393    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_22__2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.632 f  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_21__1/O[2]
                         net (fo=2, routed)           0.770    16.402    inst_Convergence/Gen_IT[10].ITX/r1_enable_out2[22]
    SLICE_X61Y76         LUT2 (Prop_lut2_I0_O)        0.301    16.703 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out[6]_i_8__2/O
                         net (fo=1, routed)           0.000    16.703    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out[6]_i_8__2_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.104 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_2__2/CO[3]
                         net (fo=8, routed)           1.058    18.161    inst_Convergence/Gen_IT[9].ITX/CO[0]
    SLICE_X57Y77         LUT2 (Prop_lut2_I0_O)        0.117    18.278 r  inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[7]_bret_i_1__1/O
                         net (fo=2, routed)           0.000    18.278    inst_Convergence/Gen_IT[10].ITX/enable_out_reg__0_0
    SLICE_X57Y77         FDRE                                         r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[7]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.491    14.914    inst_Convergence/Gen_IT[10].ITX/clock_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[7]_bret/C
                         clock pessimism              0.276    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X57Y77         FDRE (Setup_fdre_C_D)        0.032    15.186    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[7]_bret
  -------------------------------------------------------------------
                         required time                         15.186    
                         arrival time                         -18.278    
  -------------------------------------------------------------------
                         slack                                 -3.092    

Slack (VIOLATED) :        -3.091ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[10].ITX/i22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[4]_bret/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.978ns  (logic 8.771ns (67.583%)  route 4.207ns (32.417%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT2=3 LUT4=1)
  Clock Path Skew:        -0.111ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.300ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.698     5.300    inst_Convergence/Gen_IT[10].ITX/clock_IBUF_BUFG
    DSP48_X1Y30          DSP48E1                                      r  inst_Convergence/Gen_IT[10].ITX/i22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y30          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.506 r  inst_Convergence/Gen_IT[10].ITX/i22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.508    inst_Convergence/Gen_IT[10].ITX/i22_n_106
    DSP48_X1Y31          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.026 r  inst_Convergence/Gen_IT[10].ITX/i22__0/P[0]
                         net (fo=7, routed)           0.994    12.021    inst_Convergence/Gen_IT[10].ITX/i22__0_n_105
    SLICE_X59Y75         LUT2 (Prop_lut2_I0_O)        0.124    12.145 r  inst_Convergence/Gen_IT[10].ITX/r1_zreal_out[23]_i_64__9/O
                         net (fo=1, routed)           0.000    12.145    inst_Convergence/Gen_IT[10].ITX/r1_zreal_out[23]_i_64__9_n_0
    SLICE_X59Y75         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    12.677 r  inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[23]_i_40__9/CO[3]
                         net (fo=1, routed)           0.000    12.677    inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[23]_i_40__9_n_0
    SLICE_X59Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.791 r  inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[23]_i_22__9/CO[3]
                         net (fo=1, routed)           0.000    12.791    inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[23]_i_22__9_n_0
    SLICE_X59Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.905 r  inst_Convergence/Gen_IT[10].ITX/r1_zreal_out_reg[23]_i_11__9/CO[3]
                         net (fo=73, routed)          1.374    14.278    inst_Convergence/Gen_IT[10].ITX/i21
    SLICE_X60Y73         LUT4 (Prop_lut4_I2_O)        0.124    14.402 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out[6]_i_81__2/O
                         net (fo=1, routed)           0.000    14.402    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out[6]_i_81__2_n_0
    SLICE_X60Y73         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    14.915 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_49__2/CO[3]
                         net (fo=1, routed)           0.000    14.915    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_49__2_n_0
    SLICE_X60Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.032 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_48__1/CO[3]
                         net (fo=1, routed)           0.009    15.042    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_48__1_n_0
    SLICE_X60Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.159 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_32__2/CO[3]
                         net (fo=1, routed)           0.000    15.159    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_32__2_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.276 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_31__1/CO[3]
                         net (fo=1, routed)           0.000    15.276    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_31__1_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.393 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_22__2/CO[3]
                         net (fo=1, routed)           0.000    15.393    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_22__2_n_0
    SLICE_X60Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.632 f  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_21__1/O[2]
                         net (fo=2, routed)           0.770    16.402    inst_Convergence/Gen_IT[10].ITX/r1_enable_out2[22]
    SLICE_X61Y76         LUT2 (Prop_lut2_I0_O)        0.301    16.703 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out[6]_i_8__2/O
                         net (fo=1, routed)           0.000    16.703    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out[6]_i_8__2_n_0
    SLICE_X61Y76         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.104 r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[6]_i_2__2/CO[3]
                         net (fo=8, routed)           1.058    18.161    inst_Convergence/Gen_IT[9].ITX/CO[0]
    SLICE_X57Y77         LUT2 (Prop_lut2_I0_O)        0.117    18.278 r  inst_Convergence/Gen_IT[9].ITX/r1_iteration_out[7]_bret_i_1__1/O
                         net (fo=2, routed)           0.000    18.278    inst_Convergence/Gen_IT[10].ITX/enable_out_reg__0_0
    SLICE_X57Y77         FDRE                                         r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[4]_bret/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.491    14.914    inst_Convergence/Gen_IT[10].ITX/clock_IBUF_BUFG
    SLICE_X57Y77         FDRE                                         r  inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[4]_bret/C
                         clock pessimism              0.276    15.190    
                         clock uncertainty           -0.035    15.154    
    SLICE_X57Y77         FDRE (Setup_fdre_C_D)        0.033    15.187    inst_Convergence/Gen_IT[10].ITX/r1_iteration_out_reg[4]_bret
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -18.278    
  -------------------------------------------------------------------
                         slack                                 -3.091    

Slack (VIOLATED) :        -3.066ns  (required time - arrival time)
  Source:                 inst_Convergence/Gen_IT[6].ITX/i22/CLK
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.938ns  (logic 8.757ns (67.685%)  route 4.181ns (32.315%))
  Logic Levels:           15  (CARRY4=10 DSP48E1=1 LUT2=2 LUT4=2)
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.935ns = ( 14.935 - 10.000 ) 
    Source Clock Delay      (SCD):    5.315ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.713     5.315    inst_Convergence/Gen_IT[6].ITX/clock_IBUF_BUFG
    DSP48_X1Y24          DSP48E1                                      r  inst_Convergence/Gen_IT[6].ITX/i22/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y24          DSP48E1 (Prop_dsp48e1_CLK_PCOUT[47])
                                                      4.206     9.521 r  inst_Convergence/Gen_IT[6].ITX/i22/PCOUT[47]
                         net (fo=1, routed)           0.002     9.523    inst_Convergence/Gen_IT[6].ITX/i22_n_106
    DSP48_X1Y25          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.041 f  inst_Convergence/Gen_IT[6].ITX/i22__0/P[3]
                         net (fo=5, routed)           0.923    11.964    inst_Convergence/Gen_IT[6].ITX/i22__0_n_102
    SLICE_X58Y55         LUT2 (Prop_lut2_I1_O)        0.124    12.088 r  inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_51__5/O
                         net (fo=1, routed)           0.324    12.413    inst_Convergence/Gen_IT[6].ITX/r1_zreal_out[23]_i_51__5_n_0
    SLICE_X61Y55         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    12.920 r  inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_31__5/CO[3]
                         net (fo=1, routed)           0.000    12.920    inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_31__5_n_0
    SLICE_X61Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.034 r  inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_13__5/CO[3]
                         net (fo=1, routed)           0.000    13.034    inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_13__5_n_0
    SLICE_X61Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.148 r  inst_Convergence/Gen_IT[6].ITX/r1_zreal_out_reg[23]_i_10__5/CO[3]
                         net (fo=72, routed)          1.339    14.487    inst_Convergence/Gen_IT[6].ITX/i21
    SLICE_X62Y53         LUT4 (Prop_lut4_I2_O)        0.124    14.611 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_81/O
                         net (fo=1, routed)           0.000    14.611    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_81_n_0
    SLICE_X62Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.144 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_50/CO[3]
                         net (fo=1, routed)           0.000    15.144    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_50_n_0
    SLICE_X62Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.261 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_49/CO[3]
                         net (fo=1, routed)           0.000    15.261    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_49_n_0
    SLICE_X62Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.378 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_33/CO[3]
                         net (fo=1, routed)           0.000    15.378    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_33_n_0
    SLICE_X62Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.495 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_32/CO[3]
                         net (fo=1, routed)           0.000    15.495    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_32_n_0
    SLICE_X62Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.612 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_23/CO[3]
                         net (fo=1, routed)           0.000    15.612    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_23_n_0
    SLICE_X62Y58         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    15.851 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_22/O[2]
                         net (fo=2, routed)           0.427    16.277    inst_Convergence/Gen_IT[6].ITX/r1_enable_out2[22]
    SLICE_X65Y57         LUT2 (Prop_lut2_I0_O)        0.301    16.578 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_5__16/O
                         net (fo=1, routed)           0.341    16.920    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out[6]_i_5__16_n_0
    SLICE_X63Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    17.305 r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[6]_i_2/CO[3]
                         net (fo=8, routed)           0.825    18.129    inst_Convergence/Gen_IT[5].ITX/CO[0]
    SLICE_X65Y56         LUT4 (Prop_lut4_I0_O)        0.124    18.253 r  inst_Convergence/Gen_IT[5].ITX/r1_iteration_out[4]_i_1__1/O
                         net (fo=1, routed)           0.000    18.253    inst_Convergence/Gen_IT[6].ITX/enable_out_reg__0_0[4]
    SLICE_X65Y56         FDRE                                         r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.512    14.935    inst_Convergence/Gen_IT[6].ITX/clock_IBUF_BUFG
    SLICE_X65Y56         FDRE                                         r  inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[4]/C
                         clock pessimism              0.259    15.194    
                         clock uncertainty           -0.035    15.158    
    SLICE_X65Y56         FDRE (Setup_fdre_C_D)        0.029    15.187    inst_Convergence/Gen_IT[6].ITX/r1_iteration_out_reg[4]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -18.253    
  -------------------------------------------------------------------
                         slack                                 -3.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.005ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[26].ITX/r1_addr_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[26].ITX/addr_out_reg[13]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.712%)  route 0.183ns (55.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.486ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.567     1.486    inst_Convergence/Gen_IT[26].ITX/clock_IBUF_BUFG
    SLICE_X46Y99         FDRE                                         r  inst_Convergence/Gen_IT[26].ITX/r1_addr_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y99         FDRE (Prop_fdre_C_Q)         0.148     1.634 r  inst_Convergence/Gen_IT[26].ITX/r1_addr_out_reg[13]/Q
                         net (fo=1, routed)           0.183     1.817    inst_Convergence/Gen_IT[26].ITX/r1_addr_out[13]
    SLICE_X46Y100        SRL16E                                       r  inst_Convergence/Gen_IT[26].ITX/addr_out_reg[13]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.832     1.997    inst_Convergence/Gen_IT[26].ITX/clock_IBUF_BUFG
    SLICE_X46Y100        SRL16E                                       r  inst_Convergence/Gen_IT[26].ITX/addr_out_reg[13]_srl4/CLK
                         clock pessimism             -0.245     1.751    
    SLICE_X46Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.812    inst_Convergence/Gen_IT[26].ITX/addr_out_reg[13]_srl4
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.005    

Slack (MET) :             0.006ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[26].ITX/r1_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[26].ITX/addr_out_reg[5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.148ns (44.712%)  route 0.183ns (55.288%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.565     1.484    inst_Convergence/Gen_IT[26].ITX/clock_IBUF_BUFG
    SLICE_X54Y99         FDRE                                         r  inst_Convergence/Gen_IT[26].ITX/r1_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y99         FDRE (Prop_fdre_C_Q)         0.148     1.632 r  inst_Convergence/Gen_IT[26].ITX/r1_addr_out_reg[5]/Q
                         net (fo=1, routed)           0.183     1.815    inst_Convergence/Gen_IT[26].ITX/r1_addr_out[5]
    SLICE_X54Y100        SRL16E                                       r  inst_Convergence/Gen_IT[26].ITX/addr_out_reg[5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.828     1.994    inst_Convergence/Gen_IT[26].ITX/clock_IBUF_BUFG
    SLICE_X54Y100        SRL16E                                       r  inst_Convergence/Gen_IT[26].ITX/addr_out_reg[5]_srl4/CLK
                         clock pessimism             -0.245     1.748    
    SLICE_X54Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.809    inst_Convergence/Gen_IT[26].ITX/addr_out_reg[5]_srl4
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.006    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[23].ITX/startimag_out_reg[14]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[24].ITX/r1_startimag_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.249ns (50.256%)  route 0.246ns (49.744%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.559     1.478    inst_Convergence/Gen_IT[23].ITX/clock_IBUF_BUFG
    SLICE_X54Y149        FDRE                                         r  inst_Convergence/Gen_IT[23].ITX/startimag_out_reg[14]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y149        FDRE (Prop_fdre_C_Q)         0.148     1.626 r  inst_Convergence/Gen_IT[23].ITX/startimag_out_reg[14]__0/Q
                         net (fo=3, routed)           0.246     1.873    inst_Convergence/Gen_IT[23].ITX/s_startimag[24]_71[14]
    SLICE_X50Y152        LUT2 (Prop_lut2_I0_O)        0.101     1.974 r  inst_Convergence/Gen_IT[23].ITX/r1_startimag_out[14]_i_1__16/O
                         net (fo=1, routed)           0.000     1.974    inst_Convergence/Gen_IT[24].ITX/enable_out_reg__0_4[14]
    SLICE_X50Y152        FDRE                                         r  inst_Convergence/Gen_IT[24].ITX/r1_startimag_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.916     2.081    inst_Convergence/Gen_IT[24].ITX/clock_IBUF_BUFG
    SLICE_X50Y152        FDRE                                         r  inst_Convergence/Gen_IT[24].ITX/r1_startimag_out_reg[14]/C
                         clock pessimism             -0.250     1.831    
    SLICE_X50Y152        FDRE (Hold_fdre_C_D)         0.131     1.962    inst_Convergence/Gen_IT[24].ITX/r1_startimag_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.962    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[10].ITX/r1_addr_out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[10].ITX/addr_out_reg[4]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.088%)  route 0.204ns (57.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.561     1.480    inst_Convergence/Gen_IT[10].ITX/clock_IBUF_BUFG
    SLICE_X50Y86         FDRE                                         r  inst_Convergence/Gen_IT[10].ITX/r1_addr_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.148     1.628 r  inst_Convergence/Gen_IT[10].ITX/r1_addr_out_reg[4]/Q
                         net (fo=1, routed)           0.204     1.832    inst_Convergence/Gen_IT[10].ITX/r1_addr_out[4]
    SLICE_X54Y86         SRL16E                                       r  inst_Convergence/Gen_IT[10].ITX/addr_out_reg[4]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.829     1.994    inst_Convergence/Gen_IT[10].ITX/clock_IBUF_BUFG
    SLICE_X54Y86         SRL16E                                       r  inst_Convergence/Gen_IT[10].ITX/addr_out_reg[4]_srl4/CLK
                         clock pessimism             -0.250     1.743    
    SLICE_X54Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.064     1.807    inst_Convergence/Gen_IT[10].ITX/addr_out_reg[4]_srl4
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[24].ITX/r4_zimag_out_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.164ns (30.443%)  route 0.375ns (69.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.446ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.182ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.566     1.485    inst_Convergence/Gen_IT[24].ITX/clock_IBUF_BUFG
    SLICE_X30Y149        FDRE                                         r  inst_Convergence/Gen_IT[24].ITX/r4_zimag_out_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y149        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  inst_Convergence/Gen_IT[24].ITX/r4_zimag_out_reg[0]__0/Q
                         net (fo=5, routed)           0.375     2.024    inst_Convergence/Gen_IT[25].ITX/r4_zimag_out_reg[23]__0_0[0]
    DSP48_X0Y60          DSP48E1                                      r  inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.017     2.182    inst_Convergence/Gen_IT[25].ITX/clock_IBUF_BUFG
    DSP48_X0Y60          DSP48E1                                      r  inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2/CLK
                         clock pessimism             -0.250     1.931    
    DSP48_X0Y60          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     1.997    inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[24].ITX/r4_zimag_out_reg[0]__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2__0/A[0]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.164ns (30.443%)  route 0.375ns (69.557%))
  Logic Levels:           0  
  Clock Path Skew:        0.445ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.181ns
    Source Clock Delay      (SCD):    1.485ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.566     1.485    inst_Convergence/Gen_IT[24].ITX/clock_IBUF_BUFG
    SLICE_X30Y149        FDRE                                         r  inst_Convergence/Gen_IT[24].ITX/r4_zimag_out_reg[0]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y149        FDRE (Prop_fdre_C_Q)         0.164     1.649 r  inst_Convergence/Gen_IT[24].ITX/r4_zimag_out_reg[0]__0/Q
                         net (fo=5, routed)           0.375     2.024    inst_Convergence/Gen_IT[25].ITX/r4_zimag_out_reg[23]__0_0[0]
    DSP48_X0Y61          DSP48E1                                      r  inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2__0/A[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       1.016     2.181    inst_Convergence/Gen_IT[25].ITX/clock_IBUF_BUFG
    DSP48_X0Y61          DSP48E1                                      r  inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2__0/CLK
                         clock pessimism             -0.250     1.930    
    DSP48_X0Y61          DSP48E1 (Hold_dsp48e1_CLK_A[0])
                                                      0.066     1.996    inst_Convergence/Gen_IT[25].ITX/deux_zreal_zimag2__0
  -------------------------------------------------------------------
                         required time                         -1.996    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[5].ITX/r1_startimag_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[5].ITX/r4_startimag_out_reg[11]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.728%)  route 0.173ns (51.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.635     1.555    inst_Convergence/Gen_IT[5].ITX/clock_IBUF_BUFG
    SLICE_X66Y48         FDRE                                         r  inst_Convergence/Gen_IT[5].ITX/r1_startimag_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y48         FDRE (Prop_fdre_C_Q)         0.164     1.719 r  inst_Convergence/Gen_IT[5].ITX/r1_startimag_out_reg[11]/Q
                         net (fo=1, routed)           0.173     1.891    inst_Convergence/Gen_IT[5].ITX/r1_startimag_out[11]
    SLICE_X66Y50         SRL16E                                       r  inst_Convergence/Gen_IT[5].ITX/r4_startimag_out_reg[11]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.841     2.006    inst_Convergence/Gen_IT[5].ITX/clock_IBUF_BUFG
    SLICE_X66Y50         SRL16E                                       r  inst_Convergence/Gen_IT[5].ITX/r4_startimag_out_reg[11]_srl3/CLK
                         clock pessimism             -0.250     1.755    
    SLICE_X66Y50         SRL16E (Hold_srl16e_CLK_D)
                                                      0.108     1.863    inst_Convergence/Gen_IT[5].ITX/r4_startimag_out_reg[11]_srl3
  -------------------------------------------------------------------
                         required time                         -1.863    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.028ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[10].ITX/r1_addr_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[10].ITX/addr_out_reg[5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.148ns (42.022%)  route 0.204ns (57.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.561     1.480    inst_Convergence/Gen_IT[10].ITX/clock_IBUF_BUFG
    SLICE_X50Y86         FDRE                                         r  inst_Convergence/Gen_IT[10].ITX/r1_addr_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.148     1.628 r  inst_Convergence/Gen_IT[10].ITX/r1_addr_out_reg[5]/Q
                         net (fo=1, routed)           0.204     1.833    inst_Convergence/Gen_IT[10].ITX/r1_addr_out[5]
    SLICE_X54Y86         SRL16E                                       r  inst_Convergence/Gen_IT[10].ITX/addr_out_reg[5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.829     1.994    inst_Convergence/Gen_IT[10].ITX/clock_IBUF_BUFG
    SLICE_X54Y86         SRL16E                                       r  inst_Convergence/Gen_IT[10].ITX/addr_out_reg[5]_srl4/CLK
                         clock pessimism             -0.250     1.743    
    SLICE_X54Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.061     1.804    inst_Convergence/Gen_IT[10].ITX/addr_out_reg[5]_srl4
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.028    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[10].ITX/r1_addr_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[10].ITX/addr_out_reg[6]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.148ns (42.369%)  route 0.201ns (57.631%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.561     1.480    inst_Convergence/Gen_IT[10].ITX/clock_IBUF_BUFG
    SLICE_X50Y86         FDRE                                         r  inst_Convergence/Gen_IT[10].ITX/r1_addr_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y86         FDRE (Prop_fdre_C_Q)         0.148     1.628 r  inst_Convergence/Gen_IT[10].ITX/r1_addr_out_reg[6]/Q
                         net (fo=1, routed)           0.201     1.830    inst_Convergence/Gen_IT[10].ITX/r1_addr_out[6]
    SLICE_X54Y86         SRL16E                                       r  inst_Convergence/Gen_IT[10].ITX/addr_out_reg[6]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.829     1.994    inst_Convergence/Gen_IT[10].ITX/clock_IBUF_BUFG
    SLICE_X54Y86         SRL16E                                       r  inst_Convergence/Gen_IT[10].ITX/addr_out_reg[6]_srl4/CLK
                         clock pessimism             -0.250     1.743    
    SLICE_X54Y86         SRL16E (Hold_srl16e_CLK_D)
                                                      0.056     1.799    inst_Convergence/Gen_IT[10].ITX/addr_out_reg[6]_srl4
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Convergence/Gen_IT[9].ITX/r3_zreal_out_reg[13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.164ns (40.071%)  route 0.245ns (59.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.562     1.481    inst_Convergence/Gen_IT[9].ITX/clock_IBUF_BUFG
    SLICE_X46Y64         FDRE                                         r  inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y64         FDRE (Prop_fdre_C_Q)         0.164     1.645 r  inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg[13]/Q
                         net (fo=1, routed)           0.245     1.891    inst_Convergence/Gen_IT[9].ITX/r1_zreal_out_reg_n_0_[13]
    SLICE_X56Y65         SRL16E                                       r  inst_Convergence/Gen_IT[9].ITX/r3_zreal_out_reg[13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=10815, routed)       0.829     1.994    inst_Convergence/Gen_IT[9].ITX/clock_IBUF_BUFG
    SLICE_X56Y65         SRL16E                                       r  inst_Convergence/Gen_IT[9].ITX/r3_zreal_out_reg[13]_srl2/CLK
                         clock pessimism             -0.250     1.743    
    SLICE_X56Y65         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.858    inst_Convergence/Gen_IT[9].ITX/r3_zreal_out_reg[13]_srl2
  -------------------------------------------------------------------
                         required time                         -1.858    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y25   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y20   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y34   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y35   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y25   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y14   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y13   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y13   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X3Y26   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y21   inst_Affichage_VGA/inst_VGA_bitmap/screen_reg_1_1/CLKARDCLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y115  inst_Convergence/Gen_IT[15].ITX/r4_enable_out_reg_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y110  inst_Convergence/Gen_IT[15].ITX/r4_startreal_out_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y110  inst_Convergence/Gen_IT[15].ITX/r4_startreal_out_reg[1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y110  inst_Convergence/Gen_IT[15].ITX/r4_startreal_out_reg[2]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y110  inst_Convergence/Gen_IT[15].ITX/r4_startreal_out_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y110  inst_Convergence/Gen_IT[15].ITX/r4_startreal_out_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y110  inst_Convergence/Gen_IT[15].ITX/r4_startreal_out_reg[5]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y110  inst_Convergence/Gen_IT[15].ITX/r4_startreal_out_reg[6]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y110  inst_Convergence/Gen_IT[15].ITX/r4_startreal_out_reg[7]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X56Y91   inst_Convergence/Gen_IT[16].ITX/addr_out_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y122  inst_Convergence/Gen_IT[15].ITX/r3_zimag_out_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y122  inst_Convergence/Gen_IT[15].ITX/r3_zimag_out_reg[11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y122  inst_Convergence/Gen_IT[15].ITX/r3_zimag_out_reg[12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y122  inst_Convergence/Gen_IT[15].ITX/r3_zimag_out_reg[13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y122  inst_Convergence/Gen_IT[15].ITX/r3_zimag_out_reg[14]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y122  inst_Convergence/Gen_IT[15].ITX/r3_zimag_out_reg[15]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y25   inst_Convergence/Gen_IT[3].ITX/r3_zimag_out_reg[0]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X80Y25   inst_Convergence/Gen_IT[3].ITX/r3_zimag_out_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y122  inst_Convergence/Gen_IT[15].ITX/r3_zimag_out_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X14Y122  inst_Convergence/Gen_IT[15].ITX/r3_zimag_out_reg[9]_srl2/CLK



