C:/Efinity/2019.3/bin/efx_pnr --circuit DEMO --family Trion --device T20F169 --operating_conditions C4 --pack --place --route --vdb_file C:/Efinity/2019.3/project/demo_led_loop/FPGA_prj/led_loop/DEMO.vdb --use_vdb_file on --place_file C:/Efinity/2019.3/project/demo_led_loop/FPGA_prj/led_loop/outflow/DEMO.place --route_file C:/Efinity/2019.3/project/demo_led_loop/FPGA_prj/led_loop/outflow/DEMO.route --sync_file C:/Efinity/2019.3/project/demo_led_loop/FPGA_prj/led_loop/outflow/DEMO.interface.csv --work_dir C:/Efinity/2019.3/project/demo_led_loop/FPGA_prj/led_loop/work_pnr --output_dir C:/Efinity/2019.3/project/demo_led_loop/FPGA_prj/led_loop/outflow --timing_analysis on --load_delay_matrix