// Seed: 3307767859
module module_0;
  assign module_1.id_11 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    input wor id_2,
    input tri1 id_3,
    input wor id_4,
    input uwire id_5,
    output tri1 id_6,
    output wire id_7,
    input wire id_8,
    output tri1 id_9,
    inout wire id_10,
    input uwire id_11
);
  id_13 :
  assert  property  (  @  (  posedge  1  or  posedge  ~  id_13  &  {  (  1  )  {  id_0  }  }  or  negedge  1  )  id_11  !==  {  1  ?  1  :  1  ,  id_5  }  )
    id_7 = 1;
  module_0 modCall_1 ();
endmodule
