OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[WARNING STA-0357] virtual clock clk can not be propagated.
[INFO] Deleted 0 routing obstructions
[INFO RCX-0431] Defined process_corner X with ext_model_index 0
[INFO RCX-0029] Defined extraction corner X
[INFO RCX-0008] extracting parasitics of register_file_latch ...
[INFO RCX-0435] Reading extraction model file /__w/halutmatmul/halutmatmul/hardware/flow/OpenROAD/flow/platforms/asap7/rcx_patterns.rules ...
[INFO RCX-0436] RC segment generation register_file_latch (max_merge_res 50.0) ...
[INFO RCX-0040] Final 5590 rc segments
[INFO RCX-0439] Coupling Cap extraction register_file_latch ...
[INFO RCX-0440] Coupling threshhold is 0.1000 fF, coupling capacitance less than 0.1000 fF will be grounded.
[INFO RCX-0043] 6103 wires to be extracted
[INFO RCX-0442] 58% completion -- 3565 wires have been extracted
[INFO RCX-0442] 100% completion -- 6103 wires have been extracted
[INFO RCX-0045] Extract 756 nets, 6346 rsegs, 6346 caps, 6458 ccs
[INFO RCX-0015] Finished extracting register_file_latch.
[INFO RCX-0016] Writing SPEF ...
[INFO RCX-0443] 756 nets finished
[INFO RCX-0017] Finished writing SPEF ...
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 25.920 or core height of 25.650. Changing bump location to the center of the die at (15.012, 14.985).
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net VDD = 3726.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VDD are connected.
########## IR report #################
Worstcase voltage: 6.97e-01 V
Average IR drop  : 7.20e-04 V
Worstcase IR drop: 3.34e-03 V
######################################
[WARNING PSM-0016] Voltage pad location (VSRC) file not specified, defaulting pad location to checkerboard pattern on core area.
[WARNING PSM-0017] X direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0018] Y direction bump pitch is not specified, defaulting to 140um.
[WARNING PSM-0063] Specified bump pitches of 140.000 and 140.000 are less than core width of 25.920 or core height of 25.650. Changing bump location to the center of the die at (15.012, 14.985).
[WARNING PSM-0065] VSRC location not specified, using default checkerboard pattern with one VDD every size bumps in x-direction and one in two bumps in the y-direction
[INFO PSM-0076] Setting metal node density to be standard cell height times 5.
[INFO PSM-0031] Number of PDN nodes on net VSS = 3726.
[INFO PSM-0064] Number of voltage sources = 1.
[INFO PSM-0040] All PDN stripes on net VSS are connected.
########## IR report #################
Worstcase voltage: 2.98e-03 V
Average IR drop  : 7.31e-04 V
Worstcase IR drop: 2.98e-03 V
######################################

==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 537.98

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _0853_ (positive level-sensitive latch)
Endpoint: rdata_a_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                 37.99    0.00    0.00 ^ _0853_/CLK (DHLx1_ASAP7_75t_R)
                  9.80   43.68   43.68 ^ _0853_/Q (DHLx1_ASAP7_75t_R)
     1    0.46                           mem[11][11] (net)
                  9.80    0.02   43.70 ^ _0642_/C2 (AO222x2_ASAP7_75t_R)
                  9.11   21.55   65.24 ^ _0642_/Y (AO222x2_ASAP7_75t_R)
     1    0.66                           _0294_ (net)
                  9.11    0.07   65.31 ^ _0650_/B (OR3x1_ASAP7_75t_R)
                 10.02   15.41   80.73 ^ _0650_/Y (OR3x1_ASAP7_75t_R)
     1    0.76                           net31 (net)
                 10.02    0.09   80.82 ^ output31/A (BUFx2_ASAP7_75t_R)
                  7.73   17.38   98.20 ^ output31/Y (BUFx2_ASAP7_75t_R)
     1    0.76                           rdata_a_o[11] (net)
                  7.73    0.09   98.29 ^ rdata_a_o[11] (out)
                                 98.29   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                -98.29   data arrival time
-----------------------------------------------------------------------------
                                198.29   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[3] (in)
     1    2.68                           raddr_a_i[3] (net)
                  0.68    0.21  100.21 v input5/A (BUFx24_ASAP7_75t_R)
                 19.36   22.88  123.10 v input5/Y (BUFx24_ASAP7_75t_R)
    42   40.69                           net5 (net)
                 70.07   21.23  144.33 v _0402_/B (AND2x4_ASAP7_75t_R)
                 18.80   40.42  184.75 v _0402_/Y (AND2x4_ASAP7_75t_R)
    10    7.75                           _0065_ (net)
                 18.84    0.52  185.27 v _0456_/C (AND3x4_ASAP7_75t_R)
                 27.91   40.09  225.36 v _0456_/Y (AND3x4_ASAP7_75t_R)
    15   12.15                           _0118_ (net)
                 28.14    1.44  226.80 v _0514_/A2 (AO222x2_ASAP7_75t_R)
                 12.79   46.39  273.19 v _0514_/Y (AO222x2_ASAP7_75t_R)
     1    0.79                           _0174_ (net)
                 12.79    0.06  273.25 v _0515_/B (AO21x1_ASAP7_75t_R)
                  9.35   22.26  295.52 v _0515_/Y (AO21x1_ASAP7_75t_R)
     1    0.73                           _0175_ (net)
                  9.36    0.07  295.59 v _0516_/C (OR3x1_ASAP7_75t_R)
                 30.72   39.75  335.34 v _0516_/Y (OR3x1_ASAP7_75t_R)
     1    3.49                           net38 (net)
                 30.84    1.06  336.40 v output38/A (BUFx2_ASAP7_75t_R)
                  7.56   25.55  361.95 v output38/Y (BUFx2_ASAP7_75t_R)
     1    0.62                           rdata_a_o[3] (net)
                  7.57    0.07  362.02 v rdata_a_o[3] (out)
                                362.02   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -362.02   data arrival time
-----------------------------------------------------------------------------
                                537.98   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_a_i[3] (input port clocked by clk)
Endpoint: rdata_a_o[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_a_i[3] (in)
     1    2.68                           raddr_a_i[3] (net)
                  0.68    0.21  100.21 v input5/A (BUFx24_ASAP7_75t_R)
                 19.36   22.88  123.10 v input5/Y (BUFx24_ASAP7_75t_R)
    42   40.69                           net5 (net)
                 70.07   21.23  144.33 v _0402_/B (AND2x4_ASAP7_75t_R)
                 18.80   40.42  184.75 v _0402_/Y (AND2x4_ASAP7_75t_R)
    10    7.75                           _0065_ (net)
                 18.84    0.52  185.27 v _0456_/C (AND3x4_ASAP7_75t_R)
                 27.91   40.09  225.36 v _0456_/Y (AND3x4_ASAP7_75t_R)
    15   12.15                           _0118_ (net)
                 28.14    1.44  226.80 v _0514_/A2 (AO222x2_ASAP7_75t_R)
                 12.79   46.39  273.19 v _0514_/Y (AO222x2_ASAP7_75t_R)
     1    0.79                           _0174_ (net)
                 12.79    0.06  273.25 v _0515_/B (AO21x1_ASAP7_75t_R)
                  9.35   22.26  295.52 v _0515_/Y (AO21x1_ASAP7_75t_R)
     1    0.73                           _0175_ (net)
                  9.36    0.07  295.59 v _0516_/C (OR3x1_ASAP7_75t_R)
                 30.72   39.75  335.34 v _0516_/Y (OR3x1_ASAP7_75t_R)
     1    3.49                           net38 (net)
                 30.84    1.06  336.40 v output38/A (BUFx2_ASAP7_75t_R)
                  7.56   25.55  361.95 v output38/Y (BUFx2_ASAP7_75t_R)
     1    0.62                           rdata_a_o[3] (net)
                  7.57    0.07  362.02 v rdata_a_o[3] (out)
                                362.02   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -362.02   data arrival time
-----------------------------------------------------------------------------
                                537.98   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
244.33047485351562

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7635

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
41.02828598022461

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
46.08000183105469

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8904

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
362.0181

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
537.9819

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
148.606354

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             3.19e-05   7.08e-06   4.19e-08   3.91e-05  41.1%
Combinational          2.79e-05   2.79e-05   7.34e-08   5.59e-05  58.9%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  5.98e-05   3.50e-05   1.15e-07   9.49e-05 100.0%
                          63.0%      36.9%       0.1%

==========================================================================
finish report_design_area
--------------------------------------------------------------------------
Design area 126 u^2 19% utilization.
Core area = 664848000

This plugin does not support propagateSizeHints()
This plugin does not support propagateSizeHints()
Elapsed time: 0:06.68[h:]min:sec. CPU time: user 6.37 sys 0.30 (99%). Peak memory: 373248KB.
