0.7
2020.2
Jun 10 2021
20:04:57
C:/work/research/Accelerator/VIT/vit_accel/vit_accel.sim/sim_1/synth/func/xsim/adder_col_tb_func_synth.v,1718977796,verilog,,C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/adder_col_tb.v,,adder;adder_0;adder_1;adder_col;glbl,,,../../../../../vit_accel.srcs/sources_1/new,,,,,
C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sim_1/new/adder_col_tb.v,1718976764,verilog,,,C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/parameters.vh,adder_col_tb,,,../../../../../vit_accel.srcs/sources_1/new,,,,,
C:/work/research/Accelerator/VIT/vit_accel/vit_accel.srcs/sources_1/new/parameters.vh,1718823587,verilog,,,,,,,,,,,,
