 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 5
Design : mips_processor
Version: M-2016.12-SP4
Date   : Sun Nov 17 15:44:31 2019
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: tt1p05v125c   Library: saed32rvt_tt1p05v125c

Information: Percent of Arnoldi-based delays = 24.94%

Information: Percent of CCS-based delays = 24.22%

  Startpoint: control/CS_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/PC/Q_reg_10_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.11       0.11
  control/CS_reg_0_/CLK (DFFSSRX1_RVT)                    0.00       0.11 r
  control/CS_reg_0_/QN (DFFSSRX1_RVT)                     0.11       0.21 f
  control/U71/Y (NAND2X1_RVT)                             0.07 &     0.29 r
  control/U54/Y (AO21X2_RVT)                              0.10 c     0.38 r
  control/alusrcb[1] (mips_control)                       0.00       0.38 r
  datapath/alusrcb[1] (mips_datapath)                     0.00       0.38 r
  datapath/U114/Y (NOR2X0_RVT)                            0.14 c     0.52 f
  datapath/U202/Y (AO22X1_RVT)                            0.14 c     0.66 f
  datapath/m_alu/b[1] (alu)                               0.00       0.66 f
  datapath/m_alu/sub_50/B[1] (alu_DW01_sub_0)             0.00       0.66 f
  datapath/m_alu/sub_50/U21/Y (INVX2_RVT)                 0.04 &     0.70 r
  datapath/m_alu/sub_50/U2_1/CO (FADDX1_RVT)              0.06 &     0.77 r
  datapath/m_alu/sub_50/U2_2/CO (FADDX1_RVT)              0.06 &     0.83 r
  datapath/m_alu/sub_50/U2_3/CO (FADDX1_RVT)              0.06 &     0.89 r
  datapath/m_alu/sub_50/U2_4/CO (FADDX1_RVT)              0.06 &     0.95 r
  datapath/m_alu/sub_50/U2_5/CO (FADDX1_RVT)              0.07 &     1.02 r
  datapath/m_alu/sub_50/U2_6/CO (FADDX1_RVT)              0.06 &     1.08 r
  datapath/m_alu/sub_50/U2_7/CO (FADDX1_RVT)              0.06 &     1.14 r
  datapath/m_alu/sub_50/U2_8/CO (FADDX1_RVT)              0.06 &     1.20 r
  datapath/m_alu/sub_50/U2_9/CO (FADDX1_RVT)              0.06 &     1.26 r
  datapath/m_alu/sub_50/U2_10/CO (FADDX1_RVT)             0.06 &     1.32 r
  datapath/m_alu/sub_50/U2_11/CO (FADDX1_RVT)             0.06 &     1.38 r
  datapath/m_alu/sub_50/U2_12/CO (FADDX1_RVT)             0.06 &     1.44 r
  datapath/m_alu/sub_50/U2_13/CO (FADDX1_RVT)             0.06 &     1.50 r
  datapath/m_alu/sub_50/U2_14/CO (FADDX1_RVT)             0.06 &     1.57 r
  datapath/m_alu/sub_50/U2_15/CO (FADDX1_RVT)             0.06 &     1.63 r
  datapath/m_alu/sub_50/U2_16/CO (FADDX1_RVT)             0.06 &     1.69 r
  datapath/m_alu/sub_50/U2_17/CO (FADDX1_RVT)             0.06 &     1.75 r
  datapath/m_alu/sub_50/U2_18/CO (FADDX1_RVT)             0.06 &     1.81 r
  datapath/m_alu/sub_50/U2_19/CO (FADDX1_RVT)             0.06 &     1.87 r
  datapath/m_alu/sub_50/U2_20/CO (FADDX1_RVT)             0.06 &     1.94 r
  datapath/m_alu/sub_50/U2_21/CO (FADDX1_RVT)             0.06 &     2.00 r
  datapath/m_alu/sub_50/U2_22/CO (FADDX1_RVT)             0.06 &     2.06 r
  datapath/m_alu/sub_50/U2_23/CO (FADDX1_RVT)             0.06 &     2.12 r
  datapath/m_alu/sub_50/U2_24/CO (FADDX1_RVT)             0.06 &     2.18 r
  datapath/m_alu/sub_50/U2_25/CO (FADDX1_RVT)             0.06 &     2.24 r
  datapath/m_alu/sub_50/U2_26/CO (FADDX1_RVT)             0.06 &     2.31 r
  datapath/m_alu/sub_50/U2_27/CO (FADDX1_RVT)             0.06 &     2.37 r
  datapath/m_alu/sub_50/U2_28/CO (FADDX1_RVT)             0.06 &     2.43 r
  datapath/m_alu/sub_50/U2_29/CO (FADDX1_RVT)             0.07 &     2.49 r
  datapath/m_alu/sub_50/U7/Y (NAND2X0_RVT)                0.03 &     2.52 f
  datapath/m_alu/sub_50/U10/Y (NAND3X0_RVT)               0.04 &     2.56 r
  datapath/m_alu/sub_50/U6/Y (XNOR3X2_RVT)                0.05 &     2.61 r
  datapath/m_alu/sub_50/DIFF[31] (alu_DW01_sub_0)         0.00       2.61 r
  datapath/m_alu/U142/Y (AOI222X1_RVT)                    0.10 &     2.72 f
  datapath/m_alu/U6/Y (NAND3X1_RVT)                       0.08 &     2.79 r
  datapath/m_alu/U21/Y (OR4X1_RVT)                        0.07 &     2.86 r
  datapath/m_alu/U91/Y (NOR4X0_RVT)                       0.06 &     2.93 f
  datapath/m_alu/U90/Y (AND2X1_RVT)                       0.05 &     2.98 f
  datapath/m_alu/zero (alu)                               0.00       2.98 f
  datapath/U47/Y (AO21X1_RVT)                             0.06 &     3.03 f
  datapath/PC/load_en (register_width32_0)                0.00       3.03 f
  datapath/PC/U39/Y (NOR2X0_RVT)                          0.13 &     3.16 r
  datapath/PC/U31/Y (AO22X1_RVT)                          0.07 &     3.23 r
  datapath/PC/Q_reg_10_/D (DFFX1_RVT)                     0.00 &     3.23 r
  data arrival time                                                  3.23

  clock ideal_clock1 (rise edge)                          4.00       4.00
  clock network delay (propagated)                        0.10       4.10
  datapath/PC/Q_reg_10_/CLK (DFFX1_RVT)                   0.00       4.10 r
  library setup time                                     -0.03       4.07
  data required time                                                 4.07
  --------------------------------------------------------------------------
  data required time                                                 4.07
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: control/CS_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/PC/Q_reg_0_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.11       0.11
  control/CS_reg_0_/CLK (DFFSSRX1_RVT)                    0.00       0.11 r
  control/CS_reg_0_/QN (DFFSSRX1_RVT)                     0.11       0.21 f
  control/U71/Y (NAND2X1_RVT)                             0.07 &     0.29 r
  control/U54/Y (AO21X2_RVT)                              0.10 c     0.38 r
  control/alusrcb[1] (mips_control)                       0.00       0.38 r
  datapath/alusrcb[1] (mips_datapath)                     0.00       0.38 r
  datapath/U114/Y (NOR2X0_RVT)                            0.14 c     0.52 f
  datapath/U202/Y (AO22X1_RVT)                            0.14 c     0.66 f
  datapath/m_alu/b[1] (alu)                               0.00       0.66 f
  datapath/m_alu/sub_50/B[1] (alu_DW01_sub_0)             0.00       0.66 f
  datapath/m_alu/sub_50/U21/Y (INVX2_RVT)                 0.04 &     0.70 r
  datapath/m_alu/sub_50/U2_1/CO (FADDX1_RVT)              0.06 &     0.77 r
  datapath/m_alu/sub_50/U2_2/CO (FADDX1_RVT)              0.06 &     0.83 r
  datapath/m_alu/sub_50/U2_3/CO (FADDX1_RVT)              0.06 &     0.89 r
  datapath/m_alu/sub_50/U2_4/CO (FADDX1_RVT)              0.06 &     0.95 r
  datapath/m_alu/sub_50/U2_5/CO (FADDX1_RVT)              0.07 &     1.02 r
  datapath/m_alu/sub_50/U2_6/CO (FADDX1_RVT)              0.06 &     1.08 r
  datapath/m_alu/sub_50/U2_7/CO (FADDX1_RVT)              0.06 &     1.14 r
  datapath/m_alu/sub_50/U2_8/CO (FADDX1_RVT)              0.06 &     1.20 r
  datapath/m_alu/sub_50/U2_9/CO (FADDX1_RVT)              0.06 &     1.26 r
  datapath/m_alu/sub_50/U2_10/CO (FADDX1_RVT)             0.06 &     1.32 r
  datapath/m_alu/sub_50/U2_11/CO (FADDX1_RVT)             0.06 &     1.38 r
  datapath/m_alu/sub_50/U2_12/CO (FADDX1_RVT)             0.06 &     1.44 r
  datapath/m_alu/sub_50/U2_13/CO (FADDX1_RVT)             0.06 &     1.50 r
  datapath/m_alu/sub_50/U2_14/CO (FADDX1_RVT)             0.06 &     1.57 r
  datapath/m_alu/sub_50/U2_15/CO (FADDX1_RVT)             0.06 &     1.63 r
  datapath/m_alu/sub_50/U2_16/CO (FADDX1_RVT)             0.06 &     1.69 r
  datapath/m_alu/sub_50/U2_17/CO (FADDX1_RVT)             0.06 &     1.75 r
  datapath/m_alu/sub_50/U2_18/CO (FADDX1_RVT)             0.06 &     1.81 r
  datapath/m_alu/sub_50/U2_19/CO (FADDX1_RVT)             0.06 &     1.87 r
  datapath/m_alu/sub_50/U2_20/CO (FADDX1_RVT)             0.06 &     1.94 r
  datapath/m_alu/sub_50/U2_21/CO (FADDX1_RVT)             0.06 &     2.00 r
  datapath/m_alu/sub_50/U2_22/CO (FADDX1_RVT)             0.06 &     2.06 r
  datapath/m_alu/sub_50/U2_23/CO (FADDX1_RVT)             0.06 &     2.12 r
  datapath/m_alu/sub_50/U2_24/CO (FADDX1_RVT)             0.06 &     2.18 r
  datapath/m_alu/sub_50/U2_25/CO (FADDX1_RVT)             0.06 &     2.24 r
  datapath/m_alu/sub_50/U2_26/CO (FADDX1_RVT)             0.06 &     2.31 r
  datapath/m_alu/sub_50/U2_27/CO (FADDX1_RVT)             0.06 &     2.37 r
  datapath/m_alu/sub_50/U2_28/CO (FADDX1_RVT)             0.06 &     2.43 r
  datapath/m_alu/sub_50/U2_29/CO (FADDX1_RVT)             0.07 &     2.49 r
  datapath/m_alu/sub_50/U7/Y (NAND2X0_RVT)                0.03 &     2.52 f
  datapath/m_alu/sub_50/U10/Y (NAND3X0_RVT)               0.04 &     2.56 r
  datapath/m_alu/sub_50/U6/Y (XNOR3X2_RVT)                0.05 &     2.61 r
  datapath/m_alu/sub_50/DIFF[31] (alu_DW01_sub_0)         0.00       2.61 r
  datapath/m_alu/U142/Y (AOI222X1_RVT)                    0.10 &     2.72 f
  datapath/m_alu/U6/Y (NAND3X1_RVT)                       0.08 &     2.79 r
  datapath/m_alu/U21/Y (OR4X1_RVT)                        0.07 &     2.86 r
  datapath/m_alu/U91/Y (NOR4X0_RVT)                       0.06 &     2.93 f
  datapath/m_alu/U90/Y (AND2X1_RVT)                       0.05 &     2.98 f
  datapath/m_alu/zero (alu)                               0.00       2.98 f
  datapath/U47/Y (AO21X1_RVT)                             0.06 &     3.03 f
  datapath/PC/load_en (register_width32_0)                0.00       3.03 f
  datapath/PC/U39/Y (NOR2X0_RVT)                          0.13 &     3.16 r
  datapath/PC/U9/Y (AO22X1_RVT)                           0.07 &     3.23 r
  datapath/PC/Q_reg_0_/D (DFFX1_RVT)                      0.00 &     3.23 r
  data arrival time                                                  3.23

  clock ideal_clock1 (rise edge)                          4.00       4.00
  clock network delay (propagated)                        0.10       4.10
  datapath/PC/Q_reg_0_/CLK (DFFX1_RVT)                    0.00       4.10 r
  library setup time                                     -0.03       4.07
  data required time                                                 4.07
  --------------------------------------------------------------------------
  data required time                                                 4.07
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: control/CS_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/PC/Q_reg_9_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.11       0.11
  control/CS_reg_0_/CLK (DFFSSRX1_RVT)                    0.00       0.11 r
  control/CS_reg_0_/QN (DFFSSRX1_RVT)                     0.11       0.21 f
  control/U71/Y (NAND2X1_RVT)                             0.07 &     0.29 r
  control/U54/Y (AO21X2_RVT)                              0.10 c     0.38 r
  control/alusrcb[1] (mips_control)                       0.00       0.38 r
  datapath/alusrcb[1] (mips_datapath)                     0.00       0.38 r
  datapath/U114/Y (NOR2X0_RVT)                            0.14 c     0.52 f
  datapath/U202/Y (AO22X1_RVT)                            0.14 c     0.66 f
  datapath/m_alu/b[1] (alu)                               0.00       0.66 f
  datapath/m_alu/sub_50/B[1] (alu_DW01_sub_0)             0.00       0.66 f
  datapath/m_alu/sub_50/U21/Y (INVX2_RVT)                 0.04 &     0.70 r
  datapath/m_alu/sub_50/U2_1/CO (FADDX1_RVT)              0.06 &     0.77 r
  datapath/m_alu/sub_50/U2_2/CO (FADDX1_RVT)              0.06 &     0.83 r
  datapath/m_alu/sub_50/U2_3/CO (FADDX1_RVT)              0.06 &     0.89 r
  datapath/m_alu/sub_50/U2_4/CO (FADDX1_RVT)              0.06 &     0.95 r
  datapath/m_alu/sub_50/U2_5/CO (FADDX1_RVT)              0.07 &     1.02 r
  datapath/m_alu/sub_50/U2_6/CO (FADDX1_RVT)              0.06 &     1.08 r
  datapath/m_alu/sub_50/U2_7/CO (FADDX1_RVT)              0.06 &     1.14 r
  datapath/m_alu/sub_50/U2_8/CO (FADDX1_RVT)              0.06 &     1.20 r
  datapath/m_alu/sub_50/U2_9/CO (FADDX1_RVT)              0.06 &     1.26 r
  datapath/m_alu/sub_50/U2_10/CO (FADDX1_RVT)             0.06 &     1.32 r
  datapath/m_alu/sub_50/U2_11/CO (FADDX1_RVT)             0.06 &     1.38 r
  datapath/m_alu/sub_50/U2_12/CO (FADDX1_RVT)             0.06 &     1.44 r
  datapath/m_alu/sub_50/U2_13/CO (FADDX1_RVT)             0.06 &     1.50 r
  datapath/m_alu/sub_50/U2_14/CO (FADDX1_RVT)             0.06 &     1.57 r
  datapath/m_alu/sub_50/U2_15/CO (FADDX1_RVT)             0.06 &     1.63 r
  datapath/m_alu/sub_50/U2_16/CO (FADDX1_RVT)             0.06 &     1.69 r
  datapath/m_alu/sub_50/U2_17/CO (FADDX1_RVT)             0.06 &     1.75 r
  datapath/m_alu/sub_50/U2_18/CO (FADDX1_RVT)             0.06 &     1.81 r
  datapath/m_alu/sub_50/U2_19/CO (FADDX1_RVT)             0.06 &     1.87 r
  datapath/m_alu/sub_50/U2_20/CO (FADDX1_RVT)             0.06 &     1.94 r
  datapath/m_alu/sub_50/U2_21/CO (FADDX1_RVT)             0.06 &     2.00 r
  datapath/m_alu/sub_50/U2_22/CO (FADDX1_RVT)             0.06 &     2.06 r
  datapath/m_alu/sub_50/U2_23/CO (FADDX1_RVT)             0.06 &     2.12 r
  datapath/m_alu/sub_50/U2_24/CO (FADDX1_RVT)             0.06 &     2.18 r
  datapath/m_alu/sub_50/U2_25/CO (FADDX1_RVT)             0.06 &     2.24 r
  datapath/m_alu/sub_50/U2_26/CO (FADDX1_RVT)             0.06 &     2.31 r
  datapath/m_alu/sub_50/U2_27/CO (FADDX1_RVT)             0.06 &     2.37 r
  datapath/m_alu/sub_50/U2_28/CO (FADDX1_RVT)             0.06 &     2.43 r
  datapath/m_alu/sub_50/U2_29/CO (FADDX1_RVT)             0.07 &     2.49 r
  datapath/m_alu/sub_50/U7/Y (NAND2X0_RVT)                0.03 &     2.52 f
  datapath/m_alu/sub_50/U10/Y (NAND3X0_RVT)               0.04 &     2.56 r
  datapath/m_alu/sub_50/U6/Y (XNOR3X2_RVT)                0.05 &     2.61 r
  datapath/m_alu/sub_50/DIFF[31] (alu_DW01_sub_0)         0.00       2.61 r
  datapath/m_alu/U142/Y (AOI222X1_RVT)                    0.10 &     2.72 f
  datapath/m_alu/U6/Y (NAND3X1_RVT)                       0.08 &     2.79 r
  datapath/m_alu/U21/Y (OR4X1_RVT)                        0.07 &     2.86 r
  datapath/m_alu/U91/Y (NOR4X0_RVT)                       0.06 &     2.93 f
  datapath/m_alu/U90/Y (AND2X1_RVT)                       0.05 &     2.98 f
  datapath/m_alu/zero (alu)                               0.00       2.98 f
  datapath/U47/Y (AO21X1_RVT)                             0.06 &     3.03 f
  datapath/PC/load_en (register_width32_0)                0.00       3.03 f
  datapath/PC/U39/Y (NOR2X0_RVT)                          0.13 &     3.16 r
  datapath/PC/U32/Y (AO22X1_RVT)                          0.07 &     3.23 r
  datapath/PC/Q_reg_9_/D (DFFX1_RVT)                      0.00 &     3.23 r
  data arrival time                                                  3.23

  clock ideal_clock1 (rise edge)                          4.00       4.00
  clock network delay (propagated)                        0.10       4.10
  datapath/PC/Q_reg_9_/CLK (DFFX1_RVT)                    0.00       4.10 r
  library setup time                                     -0.03       4.07
  data required time                                                 4.07
  --------------------------------------------------------------------------
  data required time                                                 4.07
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: control/CS_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/PC/Q_reg_12_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.11       0.11
  control/CS_reg_0_/CLK (DFFSSRX1_RVT)                    0.00       0.11 r
  control/CS_reg_0_/QN (DFFSSRX1_RVT)                     0.11       0.21 f
  control/U71/Y (NAND2X1_RVT)                             0.07 &     0.29 r
  control/U54/Y (AO21X2_RVT)                              0.10 c     0.38 r
  control/alusrcb[1] (mips_control)                       0.00       0.38 r
  datapath/alusrcb[1] (mips_datapath)                     0.00       0.38 r
  datapath/U114/Y (NOR2X0_RVT)                            0.14 c     0.52 f
  datapath/U202/Y (AO22X1_RVT)                            0.14 c     0.66 f
  datapath/m_alu/b[1] (alu)                               0.00       0.66 f
  datapath/m_alu/sub_50/B[1] (alu_DW01_sub_0)             0.00       0.66 f
  datapath/m_alu/sub_50/U21/Y (INVX2_RVT)                 0.04 &     0.70 r
  datapath/m_alu/sub_50/U2_1/CO (FADDX1_RVT)              0.06 &     0.77 r
  datapath/m_alu/sub_50/U2_2/CO (FADDX1_RVT)              0.06 &     0.83 r
  datapath/m_alu/sub_50/U2_3/CO (FADDX1_RVT)              0.06 &     0.89 r
  datapath/m_alu/sub_50/U2_4/CO (FADDX1_RVT)              0.06 &     0.95 r
  datapath/m_alu/sub_50/U2_5/CO (FADDX1_RVT)              0.07 &     1.02 r
  datapath/m_alu/sub_50/U2_6/CO (FADDX1_RVT)              0.06 &     1.08 r
  datapath/m_alu/sub_50/U2_7/CO (FADDX1_RVT)              0.06 &     1.14 r
  datapath/m_alu/sub_50/U2_8/CO (FADDX1_RVT)              0.06 &     1.20 r
  datapath/m_alu/sub_50/U2_9/CO (FADDX1_RVT)              0.06 &     1.26 r
  datapath/m_alu/sub_50/U2_10/CO (FADDX1_RVT)             0.06 &     1.32 r
  datapath/m_alu/sub_50/U2_11/CO (FADDX1_RVT)             0.06 &     1.38 r
  datapath/m_alu/sub_50/U2_12/CO (FADDX1_RVT)             0.06 &     1.44 r
  datapath/m_alu/sub_50/U2_13/CO (FADDX1_RVT)             0.06 &     1.50 r
  datapath/m_alu/sub_50/U2_14/CO (FADDX1_RVT)             0.06 &     1.57 r
  datapath/m_alu/sub_50/U2_15/CO (FADDX1_RVT)             0.06 &     1.63 r
  datapath/m_alu/sub_50/U2_16/CO (FADDX1_RVT)             0.06 &     1.69 r
  datapath/m_alu/sub_50/U2_17/CO (FADDX1_RVT)             0.06 &     1.75 r
  datapath/m_alu/sub_50/U2_18/CO (FADDX1_RVT)             0.06 &     1.81 r
  datapath/m_alu/sub_50/U2_19/CO (FADDX1_RVT)             0.06 &     1.87 r
  datapath/m_alu/sub_50/U2_20/CO (FADDX1_RVT)             0.06 &     1.94 r
  datapath/m_alu/sub_50/U2_21/CO (FADDX1_RVT)             0.06 &     2.00 r
  datapath/m_alu/sub_50/U2_22/CO (FADDX1_RVT)             0.06 &     2.06 r
  datapath/m_alu/sub_50/U2_23/CO (FADDX1_RVT)             0.06 &     2.12 r
  datapath/m_alu/sub_50/U2_24/CO (FADDX1_RVT)             0.06 &     2.18 r
  datapath/m_alu/sub_50/U2_25/CO (FADDX1_RVT)             0.06 &     2.24 r
  datapath/m_alu/sub_50/U2_26/CO (FADDX1_RVT)             0.06 &     2.31 r
  datapath/m_alu/sub_50/U2_27/CO (FADDX1_RVT)             0.06 &     2.37 r
  datapath/m_alu/sub_50/U2_28/CO (FADDX1_RVT)             0.06 &     2.43 r
  datapath/m_alu/sub_50/U2_29/CO (FADDX1_RVT)             0.07 &     2.49 r
  datapath/m_alu/sub_50/U7/Y (NAND2X0_RVT)                0.03 &     2.52 f
  datapath/m_alu/sub_50/U10/Y (NAND3X0_RVT)               0.04 &     2.56 r
  datapath/m_alu/sub_50/U6/Y (XNOR3X2_RVT)                0.05 &     2.61 r
  datapath/m_alu/sub_50/DIFF[31] (alu_DW01_sub_0)         0.00       2.61 r
  datapath/m_alu/U142/Y (AOI222X1_RVT)                    0.10 &     2.72 f
  datapath/m_alu/U6/Y (NAND3X1_RVT)                       0.08 &     2.79 r
  datapath/m_alu/U21/Y (OR4X1_RVT)                        0.07 &     2.86 r
  datapath/m_alu/U91/Y (NOR4X0_RVT)                       0.06 &     2.93 f
  datapath/m_alu/U90/Y (AND2X1_RVT)                       0.05 &     2.98 f
  datapath/m_alu/zero (alu)                               0.00       2.98 f
  datapath/U47/Y (AO21X1_RVT)                             0.06 &     3.03 f
  datapath/PC/load_en (register_width32_0)                0.00       3.03 f
  datapath/PC/U39/Y (NOR2X0_RVT)                          0.13 &     3.16 r
  datapath/PC/U29/Y (AO22X1_RVT)                          0.07 &     3.23 r
  datapath/PC/Q_reg_12_/D (DFFX1_RVT)                     0.00 &     3.23 r
  data arrival time                                                  3.23

  clock ideal_clock1 (rise edge)                          4.00       4.00
  clock network delay (propagated)                        0.10       4.10
  datapath/PC/Q_reg_12_/CLK (DFFX1_RVT)                   0.00       4.10 r
  library setup time                                     -0.03       4.07
  data required time                                                 4.07
  --------------------------------------------------------------------------
  data required time                                                 4.07
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: control/CS_reg_0_
              (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: datapath/PC/Q_reg_1_
            (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                          0.00       0.00
  clock network delay (propagated)                        0.11       0.11
  control/CS_reg_0_/CLK (DFFSSRX1_RVT)                    0.00       0.11 r
  control/CS_reg_0_/QN (DFFSSRX1_RVT)                     0.11       0.21 f
  control/U71/Y (NAND2X1_RVT)                             0.07 &     0.29 r
  control/U54/Y (AO21X2_RVT)                              0.10 c     0.38 r
  control/alusrcb[1] (mips_control)                       0.00       0.38 r
  datapath/alusrcb[1] (mips_datapath)                     0.00       0.38 r
  datapath/U114/Y (NOR2X0_RVT)                            0.14 c     0.52 f
  datapath/U202/Y (AO22X1_RVT)                            0.14 c     0.66 f
  datapath/m_alu/b[1] (alu)                               0.00       0.66 f
  datapath/m_alu/sub_50/B[1] (alu_DW01_sub_0)             0.00       0.66 f
  datapath/m_alu/sub_50/U21/Y (INVX2_RVT)                 0.04 &     0.70 r
  datapath/m_alu/sub_50/U2_1/CO (FADDX1_RVT)              0.06 &     0.77 r
  datapath/m_alu/sub_50/U2_2/CO (FADDX1_RVT)              0.06 &     0.83 r
  datapath/m_alu/sub_50/U2_3/CO (FADDX1_RVT)              0.06 &     0.89 r
  datapath/m_alu/sub_50/U2_4/CO (FADDX1_RVT)              0.06 &     0.95 r
  datapath/m_alu/sub_50/U2_5/CO (FADDX1_RVT)              0.07 &     1.02 r
  datapath/m_alu/sub_50/U2_6/CO (FADDX1_RVT)              0.06 &     1.08 r
  datapath/m_alu/sub_50/U2_7/CO (FADDX1_RVT)              0.06 &     1.14 r
  datapath/m_alu/sub_50/U2_8/CO (FADDX1_RVT)              0.06 &     1.20 r
  datapath/m_alu/sub_50/U2_9/CO (FADDX1_RVT)              0.06 &     1.26 r
  datapath/m_alu/sub_50/U2_10/CO (FADDX1_RVT)             0.06 &     1.32 r
  datapath/m_alu/sub_50/U2_11/CO (FADDX1_RVT)             0.06 &     1.38 r
  datapath/m_alu/sub_50/U2_12/CO (FADDX1_RVT)             0.06 &     1.44 r
  datapath/m_alu/sub_50/U2_13/CO (FADDX1_RVT)             0.06 &     1.50 r
  datapath/m_alu/sub_50/U2_14/CO (FADDX1_RVT)             0.06 &     1.57 r
  datapath/m_alu/sub_50/U2_15/CO (FADDX1_RVT)             0.06 &     1.63 r
  datapath/m_alu/sub_50/U2_16/CO (FADDX1_RVT)             0.06 &     1.69 r
  datapath/m_alu/sub_50/U2_17/CO (FADDX1_RVT)             0.06 &     1.75 r
  datapath/m_alu/sub_50/U2_18/CO (FADDX1_RVT)             0.06 &     1.81 r
  datapath/m_alu/sub_50/U2_19/CO (FADDX1_RVT)             0.06 &     1.87 r
  datapath/m_alu/sub_50/U2_20/CO (FADDX1_RVT)             0.06 &     1.94 r
  datapath/m_alu/sub_50/U2_21/CO (FADDX1_RVT)             0.06 &     2.00 r
  datapath/m_alu/sub_50/U2_22/CO (FADDX1_RVT)             0.06 &     2.06 r
  datapath/m_alu/sub_50/U2_23/CO (FADDX1_RVT)             0.06 &     2.12 r
  datapath/m_alu/sub_50/U2_24/CO (FADDX1_RVT)             0.06 &     2.18 r
  datapath/m_alu/sub_50/U2_25/CO (FADDX1_RVT)             0.06 &     2.24 r
  datapath/m_alu/sub_50/U2_26/CO (FADDX1_RVT)             0.06 &     2.31 r
  datapath/m_alu/sub_50/U2_27/CO (FADDX1_RVT)             0.06 &     2.37 r
  datapath/m_alu/sub_50/U2_28/CO (FADDX1_RVT)             0.06 &     2.43 r
  datapath/m_alu/sub_50/U2_29/CO (FADDX1_RVT)             0.07 &     2.49 r
  datapath/m_alu/sub_50/U7/Y (NAND2X0_RVT)                0.03 &     2.52 f
  datapath/m_alu/sub_50/U10/Y (NAND3X0_RVT)               0.04 &     2.56 r
  datapath/m_alu/sub_50/U6/Y (XNOR3X2_RVT)                0.05 &     2.61 r
  datapath/m_alu/sub_50/DIFF[31] (alu_DW01_sub_0)         0.00       2.61 r
  datapath/m_alu/U142/Y (AOI222X1_RVT)                    0.10 &     2.72 f
  datapath/m_alu/U6/Y (NAND3X1_RVT)                       0.08 &     2.79 r
  datapath/m_alu/U21/Y (OR4X1_RVT)                        0.07 &     2.86 r
  datapath/m_alu/U91/Y (NOR4X0_RVT)                       0.06 &     2.93 f
  datapath/m_alu/U90/Y (AND2X1_RVT)                       0.05 &     2.98 f
  datapath/m_alu/zero (alu)                               0.00       2.98 f
  datapath/U47/Y (AO21X1_RVT)                             0.06 &     3.03 f
  datapath/PC/load_en (register_width32_0)                0.00       3.03 f
  datapath/PC/U39/Y (NOR2X0_RVT)                          0.13 &     3.16 r
  datapath/PC/U8/Y (AO22X1_RVT)                           0.07 &     3.23 r
  datapath/PC/Q_reg_1_/D (DFFX1_RVT)                      0.00 &     3.23 r
  data arrival time                                                  3.23

  clock ideal_clock1 (rise edge)                          4.00       4.00
  clock network delay (propagated)                        0.10       4.10
  datapath/PC/Q_reg_1_/CLK (DFFX1_RVT)                    0.00       4.10 r
  library setup time                                     -0.03       4.08
  data required time                                                 4.08
  --------------------------------------------------------------------------
  data required time                                                 4.08
  data arrival time                                                 -3.23
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


1
