A MIPS processor written in VHDL. Cumulative lab project for a microprocessor/HDL course.
Includes an .xdc file for FPGA pin mapping (Vivado).
