{
  "design": {
    "design_info": {
      "boundary_crc": "0xD3CB062DFC8DFEB1",
      "device": "xc7z010clg400-1",
      "gen_directory": "../../../../adquisidor.gen/sources_1/bd/system",
      "name": "system",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "util_ds_buf_1": "",
      "util_ds_buf_2": "",
      "DAC": {
        "axis_red_pitaya_dac_0": "",
        "dds_compiler_0": "",
        "clk_wiz_0": "",
        "axis_constant_0": ""
      },
      "uP_control": {
        "N_promC": "",
        "rst": "",
        "enable": "",
        "Control_and_Nca": "",
        "finish": "",
        "M": "",
        "N_prom_lineal": "",
        "K_and_log2div": "",
        "DAC_and_M": "",
        "Trigger": "",
        "trigger_mode": "",
        "trigger_level": "",
        "log2_divisor": "",
        "Level_detect": ""
      },
      "uP": {
        "processing_system7_0": "",
        "rst_ps7_0_125M": "",
        "ps7_0_axi_periph": {
          "xbar": "",
          "s00_couplers": {
            "auto_pc": ""
          },
          "m00_couplers": {},
          "m01_couplers": {},
          "m02_couplers": {},
          "m03_couplers": {},
          "m04_couplers": {},
          "m05_couplers": {},
          "m06_couplers": {},
          "m07_couplers": {}
        }
      },
      "ADC": {
        "axis_red_pitaya_adc_0": "",
        "signal_split_0": ""
      },
      "Procesamiento": {
        "promedio_lineal_0": "",
        "coherent_average_0": ""
      },
      "Procesamiento1": {
        "promedio_lineal_0": "",
        "coherent_average_0": ""
      },
      "BRAM1": {
        "axi_bram_reader_1": "",
        "blk_mem_gen_1": "",
        "bram_switch_0": ""
      },
      "level_detector_0": "",
      "BRAM2": {
        "axi_bram_reader_1": "",
        "blk_mem_gen_1": "",
        "bram_switch_0": ""
      },
      "trigger_simulator_0": ""
    },
    "interface_ports": {
      "Vp_Vn": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux0": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux1": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux9": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "Vaux8": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0"
      },
      "DDR": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
        "vlnv": "xilinx.com:interface:ddrx_rtl:1.0",
        "parameters": {
          "AXI_ARBITRATION_SCHEME": {
            "value": "TDM",
            "value_src": "default"
          },
          "BURST_LENGTH": {
            "value": "8",
            "value_src": "default"
          },
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "CAS_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CAS_WRITE_LATENCY": {
            "value": "11",
            "value_src": "default"
          },
          "CS_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_MASK_ENABLED": {
            "value": "true",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "8",
            "value_src": "default"
          },
          "MEMORY_TYPE": {
            "value": "COMPONENTS",
            "value_src": "default"
          },
          "MEM_ADDR_MAP": {
            "value": "ROW_COLUMN_BANK",
            "value_src": "default"
          },
          "SLOT": {
            "value": "Single",
            "value_src": "default"
          },
          "TIMEPERIOD_PS": {
            "value": "1250",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CAS_N": {
            "physical_name": "DDR_cas_n",
            "direction": "IO"
          },
          "CKE": {
            "physical_name": "DDR_cke",
            "direction": "IO"
          },
          "CK_N": {
            "physical_name": "DDR_ck_n",
            "direction": "IO"
          },
          "CK_P": {
            "physical_name": "DDR_ck_p",
            "direction": "IO"
          },
          "CS_N": {
            "physical_name": "DDR_cs_n",
            "direction": "IO"
          },
          "RESET_N": {
            "physical_name": "DDR_reset_n",
            "direction": "IO"
          },
          "ODT": {
            "physical_name": "DDR_odt",
            "direction": "IO"
          },
          "RAS_N": {
            "physical_name": "DDR_ras_n",
            "direction": "IO"
          },
          "WE_N": {
            "physical_name": "DDR_we_n",
            "direction": "IO"
          },
          "BA": {
            "physical_name": "DDR_ba",
            "direction": "IO",
            "left": "2",
            "right": "0"
          },
          "ADDR": {
            "physical_name": "DDR_addr",
            "direction": "IO",
            "left": "14",
            "right": "0"
          },
          "DM": {
            "physical_name": "DDR_dm",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQ": {
            "physical_name": "DDR_dq",
            "direction": "IO",
            "left": "31",
            "right": "0"
          },
          "DQS_N": {
            "physical_name": "DDR_dqs_n",
            "direction": "IO",
            "left": "3",
            "right": "0"
          },
          "DQS_P": {
            "physical_name": "DDR_dqs_p",
            "direction": "IO",
            "left": "3",
            "right": "0"
          }
        }
      },
      "FIXED_IO": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
        "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          }
        },
        "port_maps": {
          "MIO": {
            "physical_name": "FIXED_IO_mio",
            "direction": "IO",
            "left": "53",
            "right": "0"
          },
          "DDR_VRN": {
            "physical_name": "FIXED_IO_ddr_vrn",
            "direction": "IO"
          },
          "DDR_VRP": {
            "physical_name": "FIXED_IO_ddr_vrp",
            "direction": "IO"
          },
          "PS_SRSTB": {
            "physical_name": "FIXED_IO_ps_srstb",
            "direction": "IO"
          },
          "PS_CLK": {
            "physical_name": "FIXED_IO_ps_clk",
            "direction": "IO"
          },
          "PS_PORB": {
            "physical_name": "FIXED_IO_ps_porb",
            "direction": "IO"
          }
        }
      },
      "gpio_rtl_0": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "gpio_rtl_1": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:gpio:1.0",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "adc_dat_a_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_dat_b_i": {
        "direction": "I",
        "left": "13",
        "right": "0"
      },
      "adc_clk_p_i": {
        "direction": "I"
      },
      "adc_clk_n_i": {
        "direction": "I"
      },
      "adc_enc_p_o": {
        "direction": "O"
      },
      "adc_enc_n_o": {
        "direction": "O"
      },
      "adc_csn_o": {
        "direction": "O"
      },
      "dac_dat_o": {
        "direction": "O",
        "left": "13",
        "right": "0"
      },
      "dac_clk_o": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_axis_red_pitaya_dac_0_0_dac_clk",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default_prop"
          }
        }
      },
      "dac_rst_o": {
        "direction": "O",
        "parameters": {
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default_prop"
          }
        }
      },
      "dac_sel_o": {
        "direction": "O"
      },
      "dac_wrt_o": {
        "direction": "O"
      },
      "dac_pwm_o": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "exp_p_tri_io": {
        "direction": "IO",
        "left": "3",
        "right": "0"
      },
      "exp_n_tri_io": {
        "direction": "IO",
        "left": "7",
        "right": "0"
      },
      "daisy_p_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_ds_buf_1_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_n_o": {
        "direction": "O",
        "left": "1",
        "right": "0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_util_ds_buf_1_0_IBUF_OUT",
            "value_src": "ip_prop"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "daisy_p_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "daisy_n_i": {
        "direction": "I",
        "left": "1",
        "right": "0"
      },
      "led_o": {
        "direction": "O",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "util_ds_buf_1": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "system_util_ds_buf_1_0",
        "xci_path": "ip\\system_util_ds_buf_1_0\\system_util_ds_buf_1_0.xci",
        "inst_hier_path": "util_ds_buf_1",
        "parameters": {
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "util_ds_buf_2": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "system_util_ds_buf_2_0",
        "xci_path": "ip\\system_util_ds_buf_2_0\\system_util_ds_buf_2_0.xci",
        "inst_hier_path": "util_ds_buf_2",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "OBUFDS"
          },
          "C_SIZE": {
            "value": "2"
          }
        }
      },
      "DAC": {
        "ports": {
          "aclk": {
            "type": "clk",
            "direction": "I"
          },
          "dac_clk_o": {
            "type": "clk",
            "direction": "O"
          },
          "dac_rst_o": {
            "type": "rst",
            "direction": "O"
          },
          "dac_sel_o": {
            "direction": "O"
          },
          "dac_wrt_o": {
            "direction": "O"
          },
          "dac_dat_o": {
            "direction": "O",
            "left": "13",
            "right": "0"
          },
          "cfg_data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "axis_red_pitaya_dac_0": {
            "vlnv": "pavel-demin:user:axis_red_pitaya_dac:1.0",
            "xci_name": "system_axis_red_pitaya_dac_0_0",
            "xci_path": "ip\\system_axis_red_pitaya_dac_0_0\\system_axis_red_pitaya_dac_0_0.xci",
            "inst_hier_path": "DAC/axis_red_pitaya_dac_0"
          },
          "dds_compiler_0": {
            "vlnv": "xilinx.com:ip:dds_compiler:6.0",
            "xci_name": "system_dds_compiler_0_0",
            "xci_path": "ip\\system_dds_compiler_0_0\\system_dds_compiler_0_0.xci",
            "inst_hier_path": "DAC/dds_compiler_0",
            "parameters": {
              "Amplitude_Mode": {
                "value": "Unit_Circle"
              },
              "DATA_Has_TLAST": {
                "value": "Not_Required"
              },
              "DDS_Clock_Rate": {
                "value": "125"
              },
              "Frequency_Resolution": {
                "value": "0.5"
              },
              "Has_Phase_Out": {
                "value": "false"
              },
              "Latency": {
                "value": "8"
              },
              "M_DATA_Has_TUSER": {
                "value": "Not_Required"
              },
              "Negative_Cosine": {
                "value": "false"
              },
              "Noise_Shaping": {
                "value": "Auto"
              },
              "Output_Frequency1": {
                "value": "0"
              },
              "Output_Width": {
                "value": "14"
              },
              "PINC1": {
                "value": "0"
              },
              "Phase_Increment": {
                "value": "Streaming"
              },
              "Phase_Width": {
                "value": "28"
              },
              "S_PHASE_Has_TUSER": {
                "value": "Not_Required"
              },
              "Spurious_Free_Dynamic_Range": {
                "value": "84"
              }
            }
          },
          "clk_wiz_0": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "xci_name": "system_clk_wiz_0_0",
            "xci_path": "ip\\system_clk_wiz_0_0\\system_clk_wiz_0_0.xci",
            "inst_hier_path": "DAC/clk_wiz_0",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "80.0"
              },
              "CLKOUT1_JITTER": {
                "value": "104.759"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "96.948"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "250.000"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "8.000"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "8.000"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "4.000"
              },
              "PRIM_IN_FREQ": {
                "value": "125.000"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "axis_constant_0": {
            "vlnv": "pavel-demin:user:axis_constant:1.0",
            "xci_name": "system_axis_constant_0_0",
            "xci_path": "ip\\system_axis_constant_0_0\\system_axis_constant_0_0.xci",
            "inst_hier_path": "DAC/axis_constant_0"
          }
        },
        "interface_nets": {
          "axis_constant_0_M_AXIS": {
            "interface_ports": [
              "axis_constant_0/M_AXIS",
              "dds_compiler_0/S_AXIS_PHASE"
            ]
          },
          "dds_compiler_0_M_AXIS_DATA": {
            "interface_ports": [
              "dds_compiler_0/M_AXIS_DATA",
              "axis_red_pitaya_dac_0/S_AXIS"
            ]
          }
        },
        "nets": {
          "Net1": {
            "ports": [
              "cfg_data",
              "axis_constant_0/cfg_data"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "aclk",
              "axis_constant_0/aclk",
              "clk_wiz_0/clk_in1",
              "dds_compiler_0/aclk",
              "axis_red_pitaya_dac_0/aclk"
            ]
          },
          "axis_red_pitaya_dac_0_dac_clk": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_clk",
              "dac_clk_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_dat": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_dat",
              "dac_dat_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_rst": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_rst",
              "dac_rst_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_sel": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_sel",
              "dac_sel_o"
            ]
          },
          "axis_red_pitaya_dac_0_dac_wrt": {
            "ports": [
              "axis_red_pitaya_dac_0/dac_wrt",
              "dac_wrt_o"
            ]
          },
          "clk_wiz_0_clk_out1": {
            "ports": [
              "clk_wiz_0/clk_out1",
              "axis_red_pitaya_dac_0/ddr_clk"
            ]
          },
          "clk_wiz_0_locked": {
            "ports": [
              "clk_wiz_0/locked",
              "axis_red_pitaya_dac_0/locked"
            ]
          }
        }
      },
      "uP_control": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI2": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI3": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI1": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI4": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "S_AXI5": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "Dout": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Dout1": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "Dout2": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "led_o": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "Dout4": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "Dout3": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_io_o": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Dout5": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "Dout6": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "Dout7": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "gpio_io_o1": {
            "direction": "O",
            "left": "31",
            "right": "0"
          }
        },
        "components": {
          "N_promC": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_2",
            "xci_path": "ip\\system_xlslice_0_2\\system_xlslice_0_2.xci",
            "inst_hier_path": "uP_control/N_promC",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              }
            }
          },
          "rst": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_1_0",
            "xci_path": "ip\\system_xlslice_1_0\\system_xlslice_1_0.xci",
            "inst_hier_path": "uP_control/rst",
            "parameters": {
              "DIN_FROM": {
                "value": "1"
              },
              "DIN_TO": {
                "value": "1"
              }
            }
          },
          "enable": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_0",
            "xci_path": "ip\\system_xlslice_0_0\\system_xlslice_0_0.xci",
            "inst_hier_path": "uP_control/enable"
          },
          "Control_and_Nca": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_0",
            "xci_path": "ip\\system_axi_gpio_0_0\\system_axi_gpio_0_0.xci",
            "inst_hier_path": "uP_control/Control_and_Nca",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_OUTPUTS": {
                "value": "0"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "finish": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_1_0",
            "xci_path": "ip\\system_axi_gpio_1_0\\system_axi_gpio_1_0.xci",
            "inst_hier_path": "uP_control/finish",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "1"
              },
              "C_GPIO_WIDTH": {
                "value": "1"
              }
            }
          },
          "M": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_3",
            "xci_path": "ip\\system_xlslice_0_3\\system_xlslice_0_3.xci",
            "inst_hier_path": "uP_control/M",
            "parameters": {
              "DIN_FROM": {
                "value": "15"
              }
            }
          },
          "N_prom_lineal": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_1",
            "xci_path": "ip\\system_xlslice_0_1\\system_xlslice_0_1.xci",
            "inst_hier_path": "uP_control/N_prom_lineal",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DOUT_WIDTH": {
                "value": "32"
              }
            }
          },
          "K_and_log2div": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_2",
            "xci_path": "ip\\system_axi_gpio_0_2\\system_axi_gpio_0_2.xci",
            "inst_hier_path": "uP_control/K_and_log2div",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_OUTPUTS": {
                "value": "0"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "DAC_and_M": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_axi_gpio_0_1",
            "xci_path": "ip\\system_axi_gpio_0_1\\system_axi_gpio_0_1.xci",
            "inst_hier_path": "uP_control/DAC_and_M",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_OUTPUTS": {
                "value": "0"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "Trigger": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_Control_and_Nca_0",
            "xci_path": "ip\\system_Control_and_Nca_0\\system_Control_and_Nca_0.xci",
            "inst_hier_path": "uP_control/Trigger",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_OUTPUTS": {
                "value": "0"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          },
          "trigger_mode": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_4",
            "xci_path": "ip\\system_xlslice_0_4\\system_xlslice_0_4.xci",
            "inst_hier_path": "uP_control/trigger_mode",
            "parameters": {
              "DIN_FROM": {
                "value": "3"
              },
              "DIN_WIDTH": {
                "value": "32"
              }
            }
          },
          "trigger_level": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_xlslice_0_5",
            "xci_path": "ip\\system_xlslice_0_5\\system_xlslice_0_5.xci",
            "inst_hier_path": "uP_control/trigger_level",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DIN_WIDTH": {
                "value": "32"
              }
            }
          },
          "log2_divisor": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "system_N_prom_lineal_0",
            "xci_path": "ip\\system_N_prom_lineal_0\\system_N_prom_lineal_0.xci",
            "inst_hier_path": "uP_control/log2_divisor",
            "parameters": {
              "DIN_FROM": {
                "value": "31"
              },
              "DIN_TO": {
                "value": "0"
              },
              "DOUT_WIDTH": {
                "value": "32"
              }
            }
          },
          "Level_detect": {
            "vlnv": "xilinx.com:ip:axi_gpio:2.0",
            "xci_name": "system_Trigger_0",
            "xci_path": "ip\\system_Trigger_0\\system_Trigger_0.xci",
            "inst_hier_path": "uP_control/Level_detect",
            "parameters": {
              "C_ALL_INPUTS": {
                "value": "0"
              },
              "C_ALL_OUTPUTS": {
                "value": "0"
              },
              "C_IS_DUAL": {
                "value": "1"
              }
            }
          }
        },
        "interface_nets": {
          "S_AXI3_1": {
            "interface_ports": [
              "S_AXI3",
              "K_and_log2div/S_AXI"
            ]
          },
          "S_AXI4_1": {
            "interface_ports": [
              "S_AXI4",
              "Trigger/S_AXI"
            ]
          },
          "S_AXI5_1": {
            "interface_ports": [
              "S_AXI5",
              "Level_detect/S_AXI"
            ]
          },
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "S_AXI",
              "Control_and_Nca/S_AXI"
            ]
          },
          "ps7_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "S_AXI2",
              "finish/S_AXI"
            ]
          },
          "ps7_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "S_AXI1",
              "DAC_and_M/S_AXI"
            ]
          }
        },
        "nets": {
          "Level_detect_gpio_io_o": {
            "ports": [
              "Level_detect/gpio_io_o",
              "gpio_io_o1",
              "Level_detect/gpio_io_i"
            ]
          },
          "M_Dout": {
            "ports": [
              "M/Dout",
              "Dout4"
            ]
          },
          "N_prom_lineal_Dout": {
            "ports": [
              "N_prom_lineal/Dout",
              "Dout3"
            ]
          },
          "Net": {
            "ports": [
              "Control_and_Nca/gpio_io_o",
              "Control_and_Nca/gpio_io_i",
              "rst/Din",
              "enable/Din"
            ]
          },
          "Net1": {
            "ports": [
              "DAC_and_M/gpio_io_o",
              "gpio_io_o",
              "DAC_and_M/gpio_io_i"
            ]
          },
          "Net2": {
            "ports": [
              "Control_and_Nca/gpio2_io_o",
              "Control_and_Nca/gpio2_io_i",
              "N_promC/Din"
            ]
          },
          "Net3": {
            "ports": [
              "DAC_and_M/gpio2_io_o",
              "M/Din",
              "DAC_and_M/gpio2_io_i"
            ]
          },
          "Net4": {
            "ports": [
              "K_and_log2div/gpio_io_o",
              "K_and_log2div/gpio_io_i",
              "N_prom_lineal/Din"
            ]
          },
          "Net5": {
            "ports": [
              "Trigger/gpio2_io_o",
              "Trigger/gpio2_io_i",
              "trigger_level/Din"
            ]
          },
          "Net6": {
            "ports": [
              "K_and_log2div/gpio2_io_o",
              "K_and_log2div/gpio2_io_i",
              "log2_divisor/Din"
            ]
          },
          "Trigger_gpio_io_o": {
            "ports": [
              "Trigger/gpio_io_o",
              "trigger_mode/Din",
              "Trigger/gpio_io_i"
            ]
          },
          "coherent_average_0_finished": {
            "ports": [
              "led_o",
              "finish/gpio_io_i"
            ]
          },
          "log2_divisor_Dout": {
            "ports": [
              "log2_divisor/Dout",
              "Dout7"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s_axi_aclk",
              "finish/s_axi_aclk",
              "Control_and_Nca/s_axi_aclk",
              "K_and_log2div/s_axi_aclk",
              "DAC_and_M/s_axi_aclk",
              "Trigger/s_axi_aclk",
              "Level_detect/s_axi_aclk"
            ]
          },
          "rst_Dout": {
            "ports": [
              "rst/Dout",
              "Dout1"
            ]
          },
          "rst_ps7_0_125M_peripheral_aresetn": {
            "ports": [
              "s_axi_aresetn",
              "finish/s_axi_aresetn",
              "Control_and_Nca/s_axi_aresetn",
              "K_and_log2div/s_axi_aresetn",
              "DAC_and_M/s_axi_aresetn",
              "Trigger/s_axi_aresetn",
              "Level_detect/s_axi_aresetn"
            ]
          },
          "trig_Dout": {
            "ports": [
              "enable/Dout",
              "Dout2"
            ]
          },
          "trigger_level_Dout": {
            "ports": [
              "trigger_level/Dout",
              "Dout6"
            ]
          },
          "trigger_mode_Dout": {
            "ports": [
              "trigger_mode/Dout",
              "Dout5"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "N_promC/Dout",
              "Dout"
            ]
          }
        }
      },
      "uP": {
        "interface_ports": {
          "DDR": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:ddrx:1.0",
            "vlnv": "xilinx.com:interface:ddrx_rtl:1.0"
          },
          "FIXED_IO": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:display_processing_system7:fixedio:1.0",
            "vlnv": "xilinx.com:display_processing_system7:fixedio_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "FCLK_CLK0": {
            "type": "clk",
            "direction": "O"
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "O",
            "left": "0",
            "right": "0"
          }
        },
        "components": {
          "processing_system7_0": {
            "vlnv": "xilinx.com:ip:processing_system7:5.5",
            "xci_name": "system_processing_system7_0_0",
            "xci_path": "ip\\system_processing_system7_0_0\\system_processing_system7_0_0.xci",
            "inst_hier_path": "uP/processing_system7_0",
            "parameters": {
              "PCW_ACT_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666687"
              },
              "PCW_ACT_CAN_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.158730"
              },
              "PCW_ACT_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_ENET1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "125.000000"
              },
              "PCW_ACT_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_SMC_PERIPHERAL_FREQMHZ": {
                "value": "10.000000"
              },
              "PCW_ACT_SPI_PERIPHERAL_FREQMHZ": {
                "value": "166.666672"
              },
              "PCW_ACT_TPIU_PERIPHERAL_FREQMHZ": {
                "value": "200.000000"
              },
              "PCW_ACT_TTC0_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC0_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK0_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK1_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC1_CLK2_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_ACT_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_ACT_UART_PERIPHERAL_FREQMHZ": {
                "value": "100.000000"
              },
              "PCW_ACT_USB0_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_USB1_PERIPHERAL_FREQMHZ": {
                "value": "60"
              },
              "PCW_ACT_WDT_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_APU_CLK_RATIO_ENABLE": {
                "value": "6:2:1"
              },
              "PCW_APU_PERIPHERAL_FREQMHZ": {
                "value": "666.666666"
              },
              "PCW_CAN0_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN0_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN1_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_CAN1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_CAN_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_CAN_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_CLK0_FREQ": {
                "value": "125000000"
              },
              "PCW_CLK1_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK2_FREQ": {
                "value": "10000000"
              },
              "PCW_CLK3_FREQ": {
                "value": "10000000"
              },
              "PCW_CPU_CPU_6X4X_MAX_RANGE": {
                "value": "667"
              },
              "PCW_CPU_PERIPHERAL_CLKSRC": {
                "value": "ARM PLL"
              },
              "PCW_CRYSTAL_PERIPHERAL_FREQMHZ": {
                "value": "33.333333"
              },
              "PCW_DCI_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DCI_PERIPHERAL_FREQMHZ": {
                "value": "10.159"
              },
              "PCW_DDR_PERIPHERAL_CLKSRC": {
                "value": "DDR PLL"
              },
              "PCW_DDR_RAM_HIGHADDR": {
                "value": "0x1FFFFFFF"
              },
              "PCW_ENET0_ENET0_IO": {
                "value": "MIO 16 .. 27"
              },
              "PCW_ENET0_GRP_MDIO_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_GRP_MDIO_IO": {
                "value": "EMIO"
              },
              "PCW_ENET0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_ENET0_PERIPHERAL_FREQMHZ": {
                "value": "1000 Mbps"
              },
              "PCW_ENET0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_ENET1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_ENET1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_ENET_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_ENET_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_ENET_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_EN_4K_TIMER": {
                "value": "0"
              },
              "PCW_EN_CAN0": {
                "value": "0"
              },
              "PCW_EN_CAN1": {
                "value": "0"
              },
              "PCW_EN_CLK0_PORT": {
                "value": "1"
              },
              "PCW_EN_CLK1_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK2_PORT": {
                "value": "0"
              },
              "PCW_EN_CLK3_PORT": {
                "value": "0"
              },
              "PCW_EN_DDR": {
                "value": "1"
              },
              "PCW_EN_EMIO_CAN0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CAN1": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_CD_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET0": {
                "value": "0"
              },
              "PCW_EN_EMIO_ENET1": {
                "value": "0"
              },
              "PCW_EN_EMIO_GPIO": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C0": {
                "value": "0"
              },
              "PCW_EN_EMIO_I2C1": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_PJTAG": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_SDIO1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SPI0": {
                "value": "1"
              },
              "PCW_EN_EMIO_SPI1": {
                "value": "0"
              },
              "PCW_EN_EMIO_SRAM_INT": {
                "value": "0"
              },
              "PCW_EN_EMIO_TRACE": {
                "value": "0"
              },
              "PCW_EN_EMIO_TTC0": {
                "value": "1"
              },
              "PCW_EN_EMIO_TTC1": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART0": {
                "value": "0"
              },
              "PCW_EN_EMIO_UART1": {
                "value": "0"
              },
              "PCW_EN_EMIO_WDT": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO0": {
                "value": "0"
              },
              "PCW_EN_EMIO_WP_SDIO1": {
                "value": "0"
              },
              "PCW_EN_ENET0": {
                "value": "1"
              },
              "PCW_EN_ENET1": {
                "value": "0"
              },
              "PCW_EN_GPIO": {
                "value": "1"
              },
              "PCW_EN_I2C0": {
                "value": "1"
              },
              "PCW_EN_I2C1": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART0": {
                "value": "0"
              },
              "PCW_EN_MODEM_UART1": {
                "value": "0"
              },
              "PCW_EN_PJTAG": {
                "value": "0"
              },
              "PCW_EN_QSPI": {
                "value": "1"
              },
              "PCW_EN_SDIO0": {
                "value": "1"
              },
              "PCW_EN_SDIO1": {
                "value": "0"
              },
              "PCW_EN_SMC": {
                "value": "0"
              },
              "PCW_EN_SPI0": {
                "value": "1"
              },
              "PCW_EN_SPI1": {
                "value": "1"
              },
              "PCW_EN_TRACE": {
                "value": "0"
              },
              "PCW_EN_TTC0": {
                "value": "1"
              },
              "PCW_EN_TTC1": {
                "value": "0"
              },
              "PCW_EN_UART0": {
                "value": "1"
              },
              "PCW_EN_UART1": {
                "value": "1"
              },
              "PCW_EN_USB0": {
                "value": "1"
              },
              "PCW_EN_USB1": {
                "value": "0"
              },
              "PCW_EN_WDT": {
                "value": "0"
              },
              "PCW_FCLK0_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK1_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK2_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK3_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_FCLK_CLK0_BUF": {
                "value": "TRUE"
              },
              "PCW_FPGA0_PERIPHERAL_FREQMHZ": {
                "value": "125"
              },
              "PCW_FPGA1_PERIPHERAL_FREQMHZ": {
                "value": "250"
              },
              "PCW_FPGA2_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_FPGA3_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_FPGA_FCLK0_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_EMIO_GPIO_ENABLE": {
                "value": "0"
              },
              "PCW_GPIO_MIO_GPIO_ENABLE": {
                "value": "1"
              },
              "PCW_GPIO_MIO_GPIO_IO": {
                "value": "MIO"
              },
              "PCW_GPIO_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_GRP_INT_ENABLE": {
                "value": "0"
              },
              "PCW_I2C0_I2C0_IO": {
                "value": "MIO 50 .. 51"
              },
              "PCW_I2C0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_I2C0_RESET_ENABLE": {
                "value": "0"
              },
              "PCW_I2C1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_I2C_PERIPHERAL_FREQMHZ": {
                "value": "111.111115"
              },
              "PCW_I2C_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_I2C_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_I2C_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_IMPORT_BOARD_PRESET": {
                "value": "cfg/red_pitaya.xml"
              },
              "PCW_IRQ_F2P_MODE": {
                "value": "DIRECT"
              },
              "PCW_MIO_0_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_0_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_0_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_10_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_10_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_10_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_11_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_11_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_11_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_12_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_12_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_12_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_13_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_13_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_13_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_14_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_14_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_14_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_15_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_15_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_15_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_16_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_16_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_16_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_17_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_17_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_17_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_18_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_18_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_18_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_19_IOTYPE": {
                "value": "out"
              },
              "PCW_MIO_19_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_19_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_1_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_1_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_1_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_20_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_20_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_20_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_21_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_21_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_21_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_22_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_22_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_22_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_23_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_23_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_23_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_24_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_24_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_24_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_25_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_25_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_25_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_26_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_26_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_26_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_27_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_27_PULLUP": {
                "value": "disabled"
              },
              "PCW_MIO_27_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_28_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_28_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_28_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_29_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_29_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_29_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_2_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_2_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_30_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_30_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_30_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_31_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_31_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_31_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_32_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_32_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_32_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_33_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_33_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_33_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_34_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_34_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_34_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_35_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_35_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_35_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_36_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_36_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_36_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_37_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_37_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_37_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_38_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_38_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_38_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_39_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_39_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_39_SLEW": {
                "value": "fast"
              },
              "PCW_MIO_3_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_3_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_40_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_40_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_40_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_41_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_41_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_41_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_42_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_42_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_42_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_43_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_43_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_43_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_44_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_44_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_44_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_45_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_45_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_45_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_46_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_46_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_46_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_47_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_47_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_47_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_48_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_48_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_48_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_49_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_49_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_49_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_4_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_4_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_50_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_50_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_50_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_51_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_51_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_51_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_52_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_52_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_52_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_53_IOTYPE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_MIO_53_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_53_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_5_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_5_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_6_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_6_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_7_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_7_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_8_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_8_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_9_IOTYPE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_MIO_9_PULLUP": {
                "value": "enabled"
              },
              "PCW_MIO_9_SLEW": {
                "value": "slow"
              },
              "PCW_MIO_TREE_PERIPHERALS": {
                "value": [
                  "GPIO#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO#UART 1#UART 1#SPI 1#SPI 1#SPI 1#SPI 1#UART 0#UART 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#Enet",
                  "0#Enet 0#Enet 0#Enet 0#Enet 0#Enet 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#SD 0#USB Reset#GPIO#I2C 0#I2C 0#GPIO#GPIO"
                ]
              },
              "PCW_MIO_TREE_SIGNALS": {
                "value": "gpio[0]#qspi0_ss_b#qspi0_io[0]#qspi0_io[1]#qspi0_io[2]#qspi0_io[3]/HOLD_B#qspi0_sclk#gpio[7]#tx#rx#mosi#miso#sclk#ss[0]#rx#tx#tx_clk#txd[0]#txd[1]#txd[2]#txd[3]#tx_ctl#rx_clk#rxd[0]#rxd[1]#rxd[2]#rxd[3]#rx_ctl#data[4]#dir#stp#nxt#data[0]#data[1]#data[2]#data[3]#clk#data[5]#data[6]#data[7]#clk#cmd#data[0]#data[1]#data[2]#data[3]#cd#wp#reset#gpio[49]#scl#sda#gpio[52]#gpio[53]"
              },
              "PCW_NAND_CYCLES_T_AR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_CLR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_REA": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_RR": {
                "value": "1"
              },
              "PCW_NAND_CYCLES_T_WC": {
                "value": "11"
              },
              "PCW_NAND_CYCLES_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS0_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS0_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS0_WE_TIME": {
                "value": "0"
              },
              "PCW_NOR_SRAM_CS1_T_CEOE": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_PC": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_RC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_TR": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_T_WC": {
                "value": "11"
              },
              "PCW_NOR_SRAM_CS1_T_WP": {
                "value": "1"
              },
              "PCW_NOR_SRAM_CS1_WE_TIME": {
                "value": "0"
              },
              "PCW_OVERRIDE_BASIC_CLOCK": {
                "value": "0"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY0": {
                "value": "0.080"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY1": {
                "value": "0.063"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY2": {
                "value": "0.057"
              },
              "PCW_PACKAGE_DDR_BOARD_DELAY3": {
                "value": "0.068"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "-0.047"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "-0.025"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "-0.006"
              },
              "PCW_PACKAGE_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "-0.017"
              },
              "PCW_PCAP_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_PCAP_PERIPHERAL_FREQMHZ": {
                "value": "200"
              },
              "PCW_PJTAG_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_PLL_BYPASSMODE_ENABLE": {
                "value": "0"
              },
              "PCW_PRESET_BANK0_VOLTAGE": {
                "value": "LVCMOS 3.3V"
              },
              "PCW_PRESET_BANK1_VOLTAGE": {
                "value": "LVCMOS 2.5V"
              },
              "PCW_QSPI_GRP_FBCLK_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_IO1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_GRP_SINGLE_SS_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_GRP_SINGLE_SS_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_QSPI_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_QSPI_INTERNAL_HIGHADDRESS": {
                "value": "0xFCFFFFFF"
              },
              "PCW_QSPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_QSPI_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_QSPI_PERIPHERAL_FREQMHZ": {
                "value": "125"
              },
              "PCW_QSPI_QSPI_IO": {
                "value": "MIO 1 .. 6"
              },
              "PCW_SD0_GRP_CD_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_CD_IO": {
                "value": "MIO 46"
              },
              "PCW_SD0_GRP_POW_ENABLE": {
                "value": "0"
              },
              "PCW_SD0_GRP_WP_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_GRP_WP_IO": {
                "value": "MIO 47"
              },
              "PCW_SD0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SD0_SD0_IO": {
                "value": "MIO 40 .. 45"
              },
              "PCW_SD1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_SDIO_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SDIO_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_SDIO_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_SINGLE_QSPI_DATA_MODE": {
                "value": "x4"
              },
              "PCW_SMC_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SMC_PERIPHERAL_VALID": {
                "value": "0"
              },
              "PCW_SPI0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SPI0_SPI0_IO": {
                "value": "EMIO"
              },
              "PCW_SPI1_GRP_SS1_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_GRP_SS2_ENABLE": {
                "value": "0"
              },
              "PCW_SPI1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_SPI1_SPI1_IO": {
                "value": "MIO 10 .. 15"
              },
              "PCW_SPI_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_SPI_PERIPHERAL_FREQMHZ": {
                "value": "166.666666"
              },
              "PCW_SPI_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_S_AXI_HP0_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP1_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP2_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_S_AXI_HP3_DATA_WIDTH": {
                "value": "64"
              },
              "PCW_TPIU_PERIPHERAL_CLKSRC": {
                "value": "External"
              },
              "PCW_TRACE_INTERNAL_WIDTH": {
                "value": "2"
              },
              "PCW_TRACE_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC0_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_TTC0_TTC0_IO": {
                "value": "EMIO"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK0_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK1_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_TTC1_CLK2_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_TTC1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_TTC_PERIPHERAL_FREQMHZ": {
                "value": "50"
              },
              "PCW_UART0_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART0_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART0_UART0_IO": {
                "value": "MIO 14 .. 15"
              },
              "PCW_UART1_BAUD_RATE": {
                "value": "115200"
              },
              "PCW_UART1_GRP_FULL_ENABLE": {
                "value": "0"
              },
              "PCW_UART1_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_UART1_UART1_IO": {
                "value": "MIO 8 .. 9"
              },
              "PCW_UART_PERIPHERAL_CLKSRC": {
                "value": "IO PLL"
              },
              "PCW_UART_PERIPHERAL_FREQMHZ": {
                "value": "100"
              },
              "PCW_UART_PERIPHERAL_VALID": {
                "value": "1"
              },
              "PCW_UIPARAM_ACT_DDR_FREQ_MHZ": {
                "value": "533.333374"
              },
              "PCW_UIPARAM_DDR_ADV_ENABLE": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_AL": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_BL": {
                "value": "8"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY0": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY1": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY2": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BOARD_DELAY3": {
                "value": "0.25"
              },
              "PCW_UIPARAM_DDR_BUS_WIDTH": {
                "value": "16 Bit"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PACKAGE_LENGTH": {
                "value": "54.563"
              },
              "PCW_UIPARAM_DDR_CLOCK_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_CLOCK_STOP_EN": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_0_PACKAGE_LENGTH": {
                "value": "101.239"
              },
              "PCW_UIPARAM_DDR_DQS_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_1_PACKAGE_LENGTH": {
                "value": "79.5025"
              },
              "PCW_UIPARAM_DDR_DQS_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_2_PACKAGE_LENGTH": {
                "value": "60.536"
              },
              "PCW_UIPARAM_DDR_DQS_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQS_3_PACKAGE_LENGTH": {
                "value": "71.7715"
              },
              "PCW_UIPARAM_DDR_DQS_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_0": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_1": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3": {
                "value": "0.0"
              },
              "PCW_UIPARAM_DDR_DQ_0_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_0_PACKAGE_LENGTH": {
                "value": "104.5365"
              },
              "PCW_UIPARAM_DDR_DQ_0_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_1_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_1_PACKAGE_LENGTH": {
                "value": "70.676"
              },
              "PCW_UIPARAM_DDR_DQ_1_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_2_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_2_PACKAGE_LENGTH": {
                "value": "59.1615"
              },
              "PCW_UIPARAM_DDR_DQ_2_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_DQ_3_LENGTH_MM": {
                "value": "0"
              },
              "PCW_UIPARAM_DDR_DQ_3_PACKAGE_LENGTH": {
                "value": "81.319"
              },
              "PCW_UIPARAM_DDR_DQ_3_PROPOGATION_DELAY": {
                "value": "160"
              },
              "PCW_UIPARAM_DDR_ECC": {
                "value": "Disabled"
              },
              "PCW_UIPARAM_DDR_ENABLE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_FREQ_MHZ": {
                "value": "533.333333"
              },
              "PCW_UIPARAM_DDR_HIGH_TEMP": {
                "value": "Normal (0-85)"
              },
              "PCW_UIPARAM_DDR_MEMORY_TYPE": {
                "value": "DDR 3"
              },
              "PCW_UIPARAM_DDR_PARTNO": {
                "value": "MT41J256M16 RE-125"
              },
              "PCW_UIPARAM_DDR_TRAIN_DATA_EYE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_READ_GATE": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_TRAIN_WRITE_LEVEL": {
                "value": "1"
              },
              "PCW_UIPARAM_DDR_USE_INTERNAL_VREF": {
                "value": "0"
              },
              "PCW_USB0_PERIPHERAL_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB0_RESET_IO": {
                "value": "MIO 48"
              },
              "PCW_USB0_USB0_IO": {
                "value": "MIO 28 .. 39"
              },
              "PCW_USB1_PERIPHERAL_ENABLE": {
                "value": "0"
              },
              "PCW_USB_RESET_ENABLE": {
                "value": "1"
              },
              "PCW_USB_RESET_POLARITY": {
                "value": "Active Low"
              },
              "PCW_USB_RESET_SELECT": {
                "value": "Share reset pin"
              },
              "PCW_USE_AXI_NONSECURE": {
                "value": "0"
              },
              "PCW_USE_CROSS_TRIGGER": {
                "value": "0"
              },
              "PCW_USE_S_AXI_HP0": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_CLKSRC": {
                "value": "CPU_1X"
              },
              "PCW_WDT_PERIPHERAL_DIVISOR0": {
                "value": "1"
              },
              "PCW_WDT_PERIPHERAL_ENABLE": {
                "value": "0"
              }
            },
            "interface_ports": {
              "M_AXI_GP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Master",
                "address_space_ref": "Data",
                "base_address": {
                  "minimum": "0x40000000",
                  "maximum": "0x7FFFFFFF",
                  "width": "32"
                }
              },
              "S_AXI_HP0": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "S_AXI_HP0"
              }
            },
            "addressing": {
              "address_spaces": {
                "Data": {
                  "range": "4G",
                  "width": "32",
                  "local_memory_map": {
                    "name": "Data",
                    "description": "Address Space Segments",
                    "address_blocks": {
                      "segment1": {
                        "name": "segment1",
                        "display_name": "segment1",
                        "base_address": "0x00000000",
                        "range": "256K",
                        "width": "18",
                        "usage": "register"
                      },
                      "segment2": {
                        "name": "segment2",
                        "display_name": "segment2",
                        "base_address": "0x00040000",
                        "range": "256K",
                        "width": "19",
                        "usage": "register"
                      },
                      "segment3": {
                        "name": "segment3",
                        "display_name": "segment3",
                        "base_address": "0x00080000",
                        "range": "512K",
                        "width": "20",
                        "usage": "register"
                      },
                      "segment4": {
                        "name": "segment4",
                        "display_name": "segment4",
                        "base_address": "0x00100000",
                        "range": "1023M",
                        "width": "30",
                        "usage": "register"
                      },
                      "M_AXI_GP0": {
                        "name": "M_AXI_GP0",
                        "display_name": "M_AXI_GP0",
                        "base_address": "0x40000000",
                        "range": "1G",
                        "width": "31",
                        "usage": "register"
                      },
                      "M_AXI_GP1": {
                        "name": "M_AXI_GP1",
                        "display_name": "M_AXI_GP1",
                        "base_address": "0x80000000",
                        "range": "1G",
                        "width": "32",
                        "usage": "register"
                      },
                      "IO_Peripheral_Registers": {
                        "name": "IO_Peripheral_Registers",
                        "display_name": "IO Peripheral Registers",
                        "base_address": "0xE0000000",
                        "range": "3M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SMC_Memories": {
                        "name": "SMC_Memories",
                        "display_name": "SMC Memories",
                        "base_address": "0xE1000000",
                        "range": "80M",
                        "width": "32",
                        "usage": "register"
                      },
                      "SLCR_Registers": {
                        "name": "SLCR_Registers",
                        "display_name": "SLCR Registers",
                        "base_address": "0xF8000000",
                        "range": "3K",
                        "width": "32",
                        "usage": "register"
                      },
                      "PS_System_Registers": {
                        "name": "PS_System_Registers",
                        "display_name": "PS System Registers",
                        "base_address": "0xF8001000",
                        "range": "8252K",
                        "width": "32",
                        "usage": "register"
                      },
                      "CPU_Private_Registers": {
                        "name": "CPU_Private_Registers",
                        "display_name": "CPU Private Registers",
                        "base_address": "0xF8900000",
                        "range": "6156K",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment5": {
                        "name": "segment5",
                        "display_name": "segment5",
                        "base_address": "0xFC000000",
                        "range": "32M",
                        "width": "32",
                        "usage": "register"
                      },
                      "segment6": {
                        "name": "segment6",
                        "display_name": "segment6",
                        "base_address": "0xFFFC0000",
                        "range": "256K",
                        "width": "32",
                        "usage": "register"
                      }
                    }
                  }
                }
              }
            }
          },
          "rst_ps7_0_125M": {
            "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
            "xci_name": "system_rst_ps7_0_125M_0",
            "xci_path": "ip\\system_rst_ps7_0_125M_0\\system_rst_ps7_0_125M_0.xci",
            "inst_hier_path": "uP/rst_ps7_0_125M"
          },
          "ps7_0_axi_periph": {
            "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
            "xci_path": "ip\\system_ps7_0_axi_periph_0\\system_ps7_0_axi_periph_0.xci",
            "inst_hier_path": "uP/ps7_0_axi_periph",
            "xci_name": "system_ps7_0_axi_periph_0",
            "parameters": {
              "NUM_MI": {
                "value": "8"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M00_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M01_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M02_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M03_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M04_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M05_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M06_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "M07_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_RESET": {
                    "value": "ARESETN"
                  }
                }
              },
              "ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S00_ARESETN"
                  }
                }
              },
              "S00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M00_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M00_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M00_ARESETN"
                  }
                }
              },
              "M00_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M01_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M01_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M01_ARESETN"
                  }
                }
              },
              "M01_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M02_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M02_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M02_ARESETN"
                  }
                }
              },
              "M02_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M03_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M03_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M03_ARESETN"
                  }
                }
              },
              "M03_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M04_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M04_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M04_ARESETN"
                  }
                }
              },
              "M04_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M05_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M05_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M05_ARESETN"
                  }
                }
              },
              "M05_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M06_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M06_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M06_ARESETN"
                  }
                }
              },
              "M06_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "M07_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M07_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M07_ARESETN"
                  }
                }
              },
              "M07_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "xbar": {
                "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
                "xci_name": "system_xbar_0",
                "xci_path": "ip\\system_xbar_0\\system_xbar_0.xci",
                "inst_hier_path": "uP/ps7_0_axi_periph/xbar",
                "parameters": {
                  "NUM_MI": {
                    "value": "8"
                  },
                  "NUM_SI": {
                    "value": "1"
                  },
                  "STRATEGY": {
                    "value": "0"
                  }
                },
                "interface_ports": {
                  "S00_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M00_AXI",
                      "M01_AXI",
                      "M02_AXI",
                      "M03_AXI",
                      "M04_AXI",
                      "M05_AXI",
                      "M06_AXI",
                      "M07_AXI"
                    ]
                  }
                }
              },
              "s00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "components": {
                  "auto_pc": {
                    "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                    "xci_name": "system_auto_pc_0",
                    "xci_path": "ip\\system_auto_pc_0\\system_auto_pc_0.xci",
                    "inst_hier_path": "uP/ps7_0_axi_periph/s00_couplers/auto_pc",
                    "parameters": {
                      "MI_PROTOCOL": {
                        "value": "AXI4LITE"
                      },
                      "SI_PROTOCOL": {
                        "value": "AXI3"
                      }
                    },
                    "interface_ports": {
                      "S_AXI": {
                        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                        "mode": "Slave",
                        "bridges": [
                          "M_AXI"
                        ]
                      }
                    }
                  }
                },
                "interface_nets": {
                  "auto_pc_to_s00_couplers": {
                    "interface_ports": [
                      "M_AXI",
                      "auto_pc/M_AXI"
                    ]
                  },
                  "s00_couplers_to_auto_pc": {
                    "interface_ports": [
                      "S_AXI",
                      "auto_pc/S_AXI"
                    ]
                  }
                },
                "nets": {
                  "S_ACLK_1": {
                    "ports": [
                      "S_ACLK",
                      "auto_pc/aclk"
                    ]
                  },
                  "S_ARESETN_1": {
                    "ports": [
                      "S_ARESETN",
                      "auto_pc/aresetn"
                    ]
                  }
                }
              },
              "m00_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m00_couplers_to_m00_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m01_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m01_couplers_to_m01_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m02_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m02_couplers_to_m02_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m03_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m03_couplers_to_m03_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m04_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m04_couplers_to_m04_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m05_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m05_couplers_to_m05_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m06_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m06_couplers_to_m06_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              },
              "m07_couplers": {
                "interface_ports": {
                  "M_AXI": {
                    "mode": "Master",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  },
                  "S_AXI": {
                    "mode": "Slave",
                    "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
                  }
                },
                "ports": {
                  "M_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "M_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "M_ARESETN"
                      }
                    }
                  },
                  "M_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  },
                  "S_ACLK": {
                    "type": "clk",
                    "direction": "I",
                    "parameters": {
                      "ASSOCIATED_BUSIF": {
                        "value": "S_AXI"
                      },
                      "ASSOCIATED_RESET": {
                        "value": "S_ARESETN"
                      }
                    }
                  },
                  "S_ARESETN": {
                    "type": "rst",
                    "direction": "I"
                  }
                },
                "interface_nets": {
                  "m07_couplers_to_m07_couplers": {
                    "interface_ports": [
                      "S_AXI",
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "m00_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M00_AXI",
                  "m00_couplers/M_AXI"
                ]
              },
              "m01_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M01_AXI",
                  "m01_couplers/M_AXI"
                ]
              },
              "m02_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M02_AXI",
                  "m02_couplers/M_AXI"
                ]
              },
              "m03_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M03_AXI",
                  "m03_couplers/M_AXI"
                ]
              },
              "m04_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M04_AXI",
                  "m04_couplers/M_AXI"
                ]
              },
              "m05_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M05_AXI",
                  "m05_couplers/M_AXI"
                ]
              },
              "m06_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M06_AXI",
                  "m06_couplers/M_AXI"
                ]
              },
              "m07_couplers_to_ps7_0_axi_periph": {
                "interface_ports": [
                  "M07_AXI",
                  "m07_couplers/M_AXI"
                ]
              },
              "ps7_0_axi_periph_to_s00_couplers": {
                "interface_ports": [
                  "S00_AXI",
                  "s00_couplers/S_AXI"
                ]
              },
              "s00_couplers_to_xbar": {
                "interface_ports": [
                  "s00_couplers/M_AXI",
                  "xbar/S00_AXI"
                ]
              },
              "xbar_to_m00_couplers": {
                "interface_ports": [
                  "xbar/M00_AXI",
                  "m00_couplers/S_AXI"
                ]
              },
              "xbar_to_m01_couplers": {
                "interface_ports": [
                  "xbar/M01_AXI",
                  "m01_couplers/S_AXI"
                ]
              },
              "xbar_to_m02_couplers": {
                "interface_ports": [
                  "xbar/M02_AXI",
                  "m02_couplers/S_AXI"
                ]
              },
              "xbar_to_m03_couplers": {
                "interface_ports": [
                  "xbar/M03_AXI",
                  "m03_couplers/S_AXI"
                ]
              },
              "xbar_to_m04_couplers": {
                "interface_ports": [
                  "xbar/M04_AXI",
                  "m04_couplers/S_AXI"
                ]
              },
              "xbar_to_m05_couplers": {
                "interface_ports": [
                  "xbar/M05_AXI",
                  "m05_couplers/S_AXI"
                ]
              },
              "xbar_to_m06_couplers": {
                "interface_ports": [
                  "xbar/M06_AXI",
                  "m06_couplers/S_AXI"
                ]
              },
              "xbar_to_m07_couplers": {
                "interface_ports": [
                  "xbar/M07_AXI",
                  "m07_couplers/S_AXI"
                ]
              }
            },
            "nets": {
              "ps7_0_axi_periph_ACLK_net": {
                "ports": [
                  "ACLK",
                  "xbar/aclk",
                  "s00_couplers/S_ACLK",
                  "s00_couplers/M_ACLK",
                  "m00_couplers/M_ACLK",
                  "m01_couplers/M_ACLK",
                  "m02_couplers/M_ACLK",
                  "m03_couplers/M_ACLK",
                  "m04_couplers/M_ACLK",
                  "m05_couplers/M_ACLK",
                  "m06_couplers/M_ACLK",
                  "m07_couplers/M_ACLK",
                  "m00_couplers/S_ACLK",
                  "m01_couplers/S_ACLK",
                  "m02_couplers/S_ACLK",
                  "m03_couplers/S_ACLK",
                  "m04_couplers/S_ACLK",
                  "m05_couplers/S_ACLK",
                  "m06_couplers/S_ACLK",
                  "m07_couplers/S_ACLK"
                ]
              },
              "ps7_0_axi_periph_ARESETN_net": {
                "ports": [
                  "ARESETN",
                  "xbar/aresetn",
                  "s00_couplers/S_ARESETN",
                  "s00_couplers/M_ARESETN",
                  "m00_couplers/M_ARESETN",
                  "m01_couplers/M_ARESETN",
                  "m02_couplers/M_ARESETN",
                  "m03_couplers/M_ARESETN",
                  "m04_couplers/M_ARESETN",
                  "m05_couplers/M_ARESETN",
                  "m06_couplers/M_ARESETN",
                  "m07_couplers/M_ARESETN",
                  "m00_couplers/S_ARESETN",
                  "m01_couplers/S_ARESETN",
                  "m02_couplers/S_ARESETN",
                  "m03_couplers/S_ARESETN",
                  "m04_couplers/S_ARESETN",
                  "m05_couplers/S_ARESETN",
                  "m06_couplers/S_ARESETN",
                  "m07_couplers/S_ARESETN"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "M06_AXI",
              "ps7_0_axi_periph/M06_AXI"
            ]
          },
          "processing_system7_0_DDR": {
            "interface_ports": [
              "DDR",
              "processing_system7_0/DDR"
            ]
          },
          "processing_system7_0_FIXED_IO": {
            "interface_ports": [
              "FIXED_IO",
              "processing_system7_0/FIXED_IO"
            ]
          },
          "processing_system7_0_M_AXI_GP0": {
            "interface_ports": [
              "processing_system7_0/M_AXI_GP0",
              "ps7_0_axi_periph/S00_AXI"
            ]
          },
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "M00_AXI",
              "ps7_0_axi_periph/M00_AXI"
            ]
          },
          "ps7_0_axi_periph_M01_AXI": {
            "interface_ports": [
              "M01_AXI",
              "ps7_0_axi_periph/M01_AXI"
            ]
          },
          "ps7_0_axi_periph_M02_AXI": {
            "interface_ports": [
              "M02_AXI",
              "ps7_0_axi_periph/M02_AXI"
            ]
          },
          "ps7_0_axi_periph_M03_AXI": {
            "interface_ports": [
              "M03_AXI",
              "ps7_0_axi_periph/M03_AXI"
            ]
          },
          "ps7_0_axi_periph_M04_AXI": {
            "interface_ports": [
              "M04_AXI",
              "ps7_0_axi_periph/M04_AXI"
            ]
          },
          "ps7_0_axi_periph_M05_AXI": {
            "interface_ports": [
              "M05_AXI",
              "ps7_0_axi_periph/M05_AXI"
            ]
          },
          "ps7_0_axi_periph_M07_AXI": {
            "interface_ports": [
              "M07_AXI",
              "ps7_0_axi_periph/M07_AXI"
            ]
          }
        },
        "nets": {
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "processing_system7_0/FCLK_CLK0",
              "FCLK_CLK0",
              "ps7_0_axi_periph/M01_ACLK",
              "ps7_0_axi_periph/S00_ACLK",
              "ps7_0_axi_periph/ACLK",
              "rst_ps7_0_125M/slowest_sync_clk",
              "processing_system7_0/S_AXI_HP0_ACLK",
              "ps7_0_axi_periph/M00_ACLK",
              "ps7_0_axi_periph/M02_ACLK",
              "ps7_0_axi_periph/M03_ACLK",
              "processing_system7_0/M_AXI_GP0_ACLK",
              "ps7_0_axi_periph/M04_ACLK",
              "ps7_0_axi_periph/M05_ACLK",
              "ps7_0_axi_periph/M06_ACLK",
              "ps7_0_axi_periph/M07_ACLK"
            ]
          },
          "processing_system7_0_FCLK_RESET0_N": {
            "ports": [
              "processing_system7_0/FCLK_RESET0_N",
              "rst_ps7_0_125M/ext_reset_in"
            ]
          },
          "rst_ps7_0_125M_peripheral_aresetn": {
            "ports": [
              "rst_ps7_0_125M/peripheral_aresetn",
              "S00_ARESETN",
              "ps7_0_axi_periph/S00_ARESETN",
              "ps7_0_axi_periph/M00_ARESETN",
              "ps7_0_axi_periph/ARESETN",
              "ps7_0_axi_periph/M01_ARESETN",
              "ps7_0_axi_periph/M02_ARESETN",
              "ps7_0_axi_periph/M03_ARESETN",
              "ps7_0_axi_periph/M04_ARESETN",
              "ps7_0_axi_periph/M05_ARESETN",
              "ps7_0_axi_periph/M06_ARESETN",
              "ps7_0_axi_periph/M07_ARESETN"
            ]
          }
        }
      },
      "ADC": {
        "ports": {
          "M_AXIS_PORT1_tdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "M_AXIS_PORT1_tvalid": {
            "direction": "O"
          },
          "adc_clk": {
            "type": "clk",
            "direction": "O"
          },
          "adc_csn_o": {
            "direction": "O"
          },
          "adc_clk_p_i": {
            "direction": "I"
          },
          "adc_clk_n_i": {
            "direction": "I"
          },
          "adc_dat_a_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "adc_dat_b_i": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "M_AXIS_PORT2_tdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "M_AXIS_PORT2_tvalid": {
            "direction": "O"
          }
        },
        "components": {
          "axis_red_pitaya_adc_0": {
            "vlnv": "pavel-demin:user:axis_red_pitaya_adc:1.0",
            "xci_name": "system_axis_red_pitaya_adc_0_0",
            "xci_path": "ip\\system_axis_red_pitaya_adc_0_0\\system_axis_red_pitaya_adc_0_0.xci",
            "inst_hier_path": "ADC/axis_red_pitaya_adc_0"
          },
          "signal_split_0": {
            "vlnv": "xilinx.com:module_ref:signal_split:1.0",
            "xci_name": "system_signal_split_0_0",
            "xci_path": "ip\\system_signal_split_0_0\\system_signal_split_0_0.xci",
            "inst_hier_path": "ADC/signal_split_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "signal_split",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "M_AXIS_PORT1": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_PORT1_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_PORT1_tvalid",
                    "direction": "O"
                  }
                }
              },
              "M_AXIS_PORT2": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "M_AXIS_PORT2_tdata",
                    "direction": "O",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "M_AXIS_PORT2_tvalid",
                    "direction": "O"
                  }
                }
              },
              "S_AXIS": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
                "vlnv": "xilinx.com:interface:axis_rtl:1.0",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "constant"
                  },
                  "TDATA_NUM_BYTES": {
                    "value": "4",
                    "value_src": "auto"
                  },
                  "TDEST_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TID_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "TUSER_WIDTH": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TREADY": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TSTRB": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TKEEP": {
                    "value": "0",
                    "value_src": "constant"
                  },
                  "HAS_TLAST": {
                    "value": "0",
                    "value_src": "constant"
                  }
                },
                "port_maps": {
                  "TDATA": {
                    "physical_name": "S_AXIS_tdata",
                    "direction": "I",
                    "left": "31",
                    "right": "0"
                  },
                  "TVALID": {
                    "physical_name": "S_AXIS_tvalid",
                    "direction": "I"
                  }
                }
              }
            }
          }
        },
        "interface_nets": {
          "axis_red_pitaya_adc_0_M_AXIS": {
            "interface_ports": [
              "axis_red_pitaya_adc_0/M_AXIS",
              "signal_split_0/S_AXIS"
            ]
          }
        },
        "nets": {
          "adc_clk_n_i_1": {
            "ports": [
              "adc_clk_n_i",
              "axis_red_pitaya_adc_0/adc_clk_n"
            ]
          },
          "adc_clk_p_i_1": {
            "ports": [
              "adc_clk_p_i",
              "axis_red_pitaya_adc_0/adc_clk_p"
            ]
          },
          "adc_dat_a_i_1": {
            "ports": [
              "adc_dat_a_i",
              "axis_red_pitaya_adc_0/adc_dat_a"
            ]
          },
          "adc_dat_b_i_1": {
            "ports": [
              "adc_dat_b_i",
              "axis_red_pitaya_adc_0/adc_dat_b"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "axis_red_pitaya_adc_0/adc_clk",
              "adc_clk"
            ]
          },
          "axis_red_pitaya_adc_0_adc_csn": {
            "ports": [
              "axis_red_pitaya_adc_0/adc_csn",
              "adc_csn_o"
            ]
          },
          "signal_split_0_M_AXIS_PORT1_tdata": {
            "ports": [
              "signal_split_0/M_AXIS_PORT1_tdata",
              "M_AXIS_PORT1_tdata"
            ]
          },
          "signal_split_0_M_AXIS_PORT1_tvalid": {
            "ports": [
              "signal_split_0/M_AXIS_PORT1_tvalid",
              "M_AXIS_PORT1_tvalid"
            ]
          },
          "signal_split_0_M_AXIS_PORT2_tdata": {
            "ports": [
              "signal_split_0/M_AXIS_PORT2_tdata",
              "M_AXIS_PORT2_tdata"
            ]
          },
          "signal_split_0_M_AXIS_PORT2_tvalid": {
            "ports": [
              "signal_split_0/M_AXIS_PORT2_tvalid",
              "M_AXIS_PORT2_tvalid"
            ]
          }
        }
      },
      "Procesamiento": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset_n": {
            "type": "rst",
            "direction": "I"
          },
          "user_reset": {
            "type": "rst",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "N_averaged_samples": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_valid": {
            "direction": "I"
          },
          "data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bram_portb_we": {
            "direction": "O"
          },
          "bram_portb_rddata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bram_portb_wrdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bram_portb_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "bram_portb_rst": {
            "type": "rst",
            "direction": "O"
          },
          "bram_portb_clk": {
            "type": "clk",
            "direction": "O"
          },
          "bram_porta_we": {
            "direction": "O"
          },
          "bram_porta_rddata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bram_porta_wrdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bram_porta_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "bram_porta_clk": {
            "type": "clk",
            "direction": "O"
          },
          "N_ca_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "led_o": {
            "direction": "O"
          },
          "log2_divisor": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "trig": {
            "direction": "O"
          },
          "data_out_valid": {
            "direction": "O"
          },
          "data_out": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "trigger": {
            "direction": "I"
          }
        },
        "components": {
          "promedio_lineal_0": {
            "vlnv": "xilinx.com:module_ref:promedio_lineal:1.0",
            "xci_name": "system_promedio_lineal_0_0",
            "xci_path": "ip\\system_promedio_lineal_0_0\\system_promedio_lineal_0_0.xci",
            "inst_hier_path": "Procesamiento/promedio_lineal_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "promedio_lineal",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "data": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "data_valid": {
                "direction": "I"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "data_out_valid": {
                "direction": "O"
              },
              "log2_divisor": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "N_averaged_samples": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          },
          "coherent_average_0": {
            "vlnv": "xilinx.com:module_ref:coherent_average:1.0",
            "xci_name": "system_coherent_average_0_0",
            "xci_path": "ip\\system_coherent_average_0_0\\system_coherent_average_0_0.xci",
            "inst_hier_path": "Procesamiento/coherent_average_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "coherent_average",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "bram_porta": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:user:BRAM:1.0",
                "vlnv": "xilinx.com:user:BRAM_rtl:1.0",
                "port_maps": {
                  "WE": {
                    "physical_name": "bram_porta_we",
                    "direction": "O"
                  },
                  "ADDR": {
                    "physical_name": "bram_porta_addr",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "bram_porta_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "bram_porta_rst",
                    "direction": "O"
                  }
                }
              },
              "bram_portb": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:user:BRAM:1.0",
                "vlnv": "xilinx.com:user:BRAM_rtl:1.0",
                "port_maps": {
                  "WE": {
                    "physical_name": "bram_portb_we",
                    "direction": "O"
                  },
                  "ADDR": {
                    "physical_name": "bram_portb_addr",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "bram_portb_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "bram_portb_rst",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "user_reset": {
                "type": "rst",
                "direction": "I"
              },
              "trigger": {
                "direction": "I"
              },
              "data": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "data_valid": {
                "direction": "I"
              },
              "finished": {
                "direction": "O"
              },
              "N_ca_in": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "N_prom_lineal_in": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "bram_porta_wrdata": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "bram_porta_rddata": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "bram_portb_wrdata": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "bram_portb_rddata": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "N_averaged_samples_1": {
            "ports": [
              "N_averaged_samples",
              "promedio_lineal_0/N_averaged_samples",
              "coherent_average_0/N_prom_lineal_in"
            ]
          },
          "N_ca_in_1": {
            "ports": [
              "N_ca_in",
              "coherent_average_0/N_ca_in"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "clk",
              "promedio_lineal_0/clk",
              "coherent_average_0/clk"
            ]
          },
          "bram_porta_rddata_1": {
            "ports": [
              "bram_porta_rddata",
              "coherent_average_0/bram_porta_rddata"
            ]
          },
          "bram_portb_rddata_1": {
            "ports": [
              "bram_portb_rddata",
              "coherent_average_0/bram_portb_rddata"
            ]
          },
          "coherent_average_0_bram_porta_addr": {
            "ports": [
              "coherent_average_0/bram_porta_addr",
              "bram_porta_addr"
            ]
          },
          "coherent_average_0_bram_porta_clk": {
            "ports": [
              "coherent_average_0/bram_porta_clk",
              "bram_porta_clk"
            ]
          },
          "coherent_average_0_bram_porta_we": {
            "ports": [
              "coherent_average_0/bram_porta_we",
              "bram_porta_we"
            ]
          },
          "coherent_average_0_bram_porta_wrdata": {
            "ports": [
              "coherent_average_0/bram_porta_wrdata",
              "bram_porta_wrdata"
            ]
          },
          "coherent_average_0_bram_portb_addr": {
            "ports": [
              "coherent_average_0/bram_portb_addr",
              "bram_portb_addr"
            ]
          },
          "coherent_average_0_bram_portb_clk": {
            "ports": [
              "coherent_average_0/bram_portb_clk",
              "bram_portb_clk"
            ]
          },
          "coherent_average_0_bram_portb_rst": {
            "ports": [
              "coherent_average_0/bram_portb_rst",
              "bram_portb_rst"
            ]
          },
          "coherent_average_0_bram_portb_we": {
            "ports": [
              "coherent_average_0/bram_portb_we",
              "bram_portb_we"
            ]
          },
          "coherent_average_0_bram_portb_wrdata": {
            "ports": [
              "coherent_average_0/bram_portb_wrdata",
              "bram_portb_wrdata"
            ]
          },
          "coherent_average_0_finished": {
            "ports": [
              "coherent_average_0/finished",
              "led_o"
            ]
          },
          "data_1": {
            "ports": [
              "data",
              "promedio_lineal_0/data"
            ]
          },
          "data_valid_1": {
            "ports": [
              "data_valid",
              "promedio_lineal_0/data_valid"
            ]
          },
          "log2_divisor_1": {
            "ports": [
              "log2_divisor",
              "promedio_lineal_0/log2_divisor"
            ]
          },
          "promedio_lineal_0_data_out": {
            "ports": [
              "promedio_lineal_0/data_out",
              "data_out",
              "coherent_average_0/data"
            ]
          },
          "promedio_lineal_0_data_out_valid": {
            "ports": [
              "promedio_lineal_0/data_out_valid",
              "data_out_valid",
              "coherent_average_0/data_valid"
            ]
          },
          "rst_Dout": {
            "ports": [
              "user_reset",
              "coherent_average_0/user_reset"
            ]
          },
          "rst_ps7_0_125M_peripheral_aresetn": {
            "ports": [
              "reset_n",
              "promedio_lineal_0/reset_n",
              "coherent_average_0/reset_n"
            ]
          },
          "trigger_1": {
            "ports": [
              "trigger",
              "coherent_average_0/trigger"
            ]
          }
        }
      },
      "Procesamiento1": {
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I"
          },
          "reset_n": {
            "type": "rst",
            "direction": "I"
          },
          "user_reset": {
            "type": "rst",
            "direction": "I"
          },
          "enable": {
            "direction": "I"
          },
          "N_averaged_samples": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_valid": {
            "direction": "I"
          },
          "data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bram_portb_we": {
            "direction": "O"
          },
          "bram_portb_rddata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bram_portb_wrdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bram_portb_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "bram_portb_rst": {
            "type": "rst",
            "direction": "O"
          },
          "bram_portb_clk": {
            "type": "clk",
            "direction": "O"
          },
          "bram_porta_we": {
            "direction": "O"
          },
          "bram_porta_rddata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bram_porta_wrdata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bram_porta_addr": {
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "bram_porta_clk": {
            "type": "clk",
            "direction": "O"
          },
          "N_ca_in": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "led_o": {
            "direction": "O"
          },
          "log2_divisor": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "trigger": {
            "direction": "I"
          }
        },
        "components": {
          "promedio_lineal_0": {
            "vlnv": "xilinx.com:module_ref:promedio_lineal:1.0",
            "xci_name": "system_promedio_lineal_0_1",
            "xci_path": "ip\\system_promedio_lineal_0_1\\system_promedio_lineal_0_1.xci",
            "inst_hier_path": "Procesamiento1/promedio_lineal_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "promedio_lineal",
              "boundary_crc": "0x0"
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "data": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "data_valid": {
                "direction": "I"
              },
              "data_out": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "data_out_valid": {
                "direction": "O"
              },
              "log2_divisor": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "N_averaged_samples": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          },
          "coherent_average_0": {
            "vlnv": "xilinx.com:module_ref:coherent_average:1.0",
            "xci_name": "system_coherent_average_0_1",
            "xci_path": "ip\\system_coherent_average_0_1\\system_coherent_average_0_1.xci",
            "inst_hier_path": "Procesamiento1/coherent_average_0",
            "reference_info": {
              "ref_type": "hdl",
              "ref_name": "coherent_average",
              "boundary_crc": "0x0"
            },
            "interface_ports": {
              "bram_porta": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:user:BRAM:1.0",
                "vlnv": "xilinx.com:user:BRAM_rtl:1.0",
                "port_maps": {
                  "WE": {
                    "physical_name": "bram_porta_we",
                    "direction": "O"
                  },
                  "ADDR": {
                    "physical_name": "bram_porta_addr",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "bram_porta_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "bram_porta_rst",
                    "direction": "O"
                  }
                }
              },
              "bram_portb": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:user:BRAM:1.0",
                "vlnv": "xilinx.com:user:BRAM_rtl:1.0",
                "port_maps": {
                  "WE": {
                    "physical_name": "bram_portb_we",
                    "direction": "O"
                  },
                  "ADDR": {
                    "physical_name": "bram_portb_addr",
                    "direction": "O",
                    "left": "15",
                    "right": "0"
                  },
                  "CLK": {
                    "physical_name": "bram_portb_clk",
                    "direction": "O"
                  },
                  "RST": {
                    "physical_name": "bram_portb_rst",
                    "direction": "O"
                  }
                }
              }
            },
            "ports": {
              "clk": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "FREQ_HZ": {
                    "value": "125000000",
                    "value_src": "const_prop"
                  },
                  "CLK_DOMAIN": {
                    "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                    "value_src": "default_prop"
                  }
                }
              },
              "reset_n": {
                "type": "rst",
                "direction": "I",
                "parameters": {
                  "POLARITY": {
                    "value": "ACTIVE_LOW",
                    "value_src": "const_prop"
                  }
                }
              },
              "user_reset": {
                "type": "rst",
                "direction": "I"
              },
              "trigger": {
                "direction": "I"
              },
              "data": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "data_valid": {
                "direction": "I"
              },
              "finished": {
                "direction": "O"
              },
              "N_ca_in": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "N_prom_lineal_in": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "bram_porta_wrdata": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "bram_porta_rddata": {
                "direction": "I",
                "left": "31",
                "right": "0"
              },
              "bram_portb_wrdata": {
                "direction": "O",
                "left": "31",
                "right": "0"
              },
              "bram_portb_rddata": {
                "direction": "I",
                "left": "31",
                "right": "0"
              }
            }
          }
        },
        "nets": {
          "N_averaged_samples_1": {
            "ports": [
              "N_averaged_samples",
              "promedio_lineal_0/N_averaged_samples",
              "coherent_average_0/N_prom_lineal_in"
            ]
          },
          "N_ca_in_1": {
            "ports": [
              "N_ca_in",
              "coherent_average_0/N_ca_in"
            ]
          },
          "axis_red_pitaya_adc_0_adc_clk": {
            "ports": [
              "clk",
              "promedio_lineal_0/clk",
              "coherent_average_0/clk"
            ]
          },
          "bram_porta_rddata_1": {
            "ports": [
              "bram_porta_rddata",
              "coherent_average_0/bram_porta_rddata"
            ]
          },
          "bram_portb_rddata_1": {
            "ports": [
              "bram_portb_rddata",
              "coherent_average_0/bram_portb_rddata"
            ]
          },
          "coherent_average_0_bram_porta_addr": {
            "ports": [
              "coherent_average_0/bram_porta_addr",
              "bram_porta_addr"
            ]
          },
          "coherent_average_0_bram_porta_clk": {
            "ports": [
              "coherent_average_0/bram_porta_clk",
              "bram_porta_clk"
            ]
          },
          "coherent_average_0_bram_porta_we": {
            "ports": [
              "coherent_average_0/bram_porta_we",
              "bram_porta_we"
            ]
          },
          "coherent_average_0_bram_porta_wrdata": {
            "ports": [
              "coherent_average_0/bram_porta_wrdata",
              "bram_porta_wrdata"
            ]
          },
          "coherent_average_0_bram_portb_addr": {
            "ports": [
              "coherent_average_0/bram_portb_addr",
              "bram_portb_addr"
            ]
          },
          "coherent_average_0_bram_portb_clk": {
            "ports": [
              "coherent_average_0/bram_portb_clk",
              "bram_portb_clk"
            ]
          },
          "coherent_average_0_bram_portb_rst": {
            "ports": [
              "coherent_average_0/bram_portb_rst",
              "bram_portb_rst"
            ]
          },
          "coherent_average_0_bram_portb_we": {
            "ports": [
              "coherent_average_0/bram_portb_we",
              "bram_portb_we"
            ]
          },
          "coherent_average_0_bram_portb_wrdata": {
            "ports": [
              "coherent_average_0/bram_portb_wrdata",
              "bram_portb_wrdata"
            ]
          },
          "coherent_average_0_finished": {
            "ports": [
              "coherent_average_0/finished",
              "led_o"
            ]
          },
          "data_1": {
            "ports": [
              "data",
              "promedio_lineal_0/data"
            ]
          },
          "data_valid_1": {
            "ports": [
              "data_valid",
              "promedio_lineal_0/data_valid"
            ]
          },
          "log2_divisor_1": {
            "ports": [
              "log2_divisor",
              "promedio_lineal_0/log2_divisor"
            ]
          },
          "promedio_lineal_0_data_out": {
            "ports": [
              "promedio_lineal_0/data_out",
              "coherent_average_0/data"
            ]
          },
          "promedio_lineal_0_data_out_valid": {
            "ports": [
              "promedio_lineal_0/data_out_valid",
              "coherent_average_0/data_valid"
            ]
          },
          "rst_Dout": {
            "ports": [
              "user_reset",
              "coherent_average_0/user_reset"
            ]
          },
          "rst_ps7_0_125M_peripheral_aresetn": {
            "ports": [
              "reset_n",
              "promedio_lineal_0/reset_n",
              "coherent_average_0/reset_n"
            ]
          },
          "trigger_1": {
            "ports": [
              "trigger",
              "coherent_average_0/trigger"
            ]
          }
        }
      },
      "BRAM1": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "clka": {
            "type": "clk",
            "direction": "I"
          },
          "wea": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "addra": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dina": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "douta": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "led_o": {
            "direction": "I"
          },
          "bram_portb_clk": {
            "type": "clk",
            "direction": "I"
          },
          "bram_portb_rst": {
            "type": "rst",
            "direction": "I"
          },
          "bram_portb_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "bram_portb_wrdata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bram_portb_rddata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bram_portb_we": {
            "direction": "I"
          }
        },
        "components": {
          "axi_bram_reader_1": {
            "vlnv": "anton-potocnik:user:axi_bram_reader:1.0",
            "xci_name": "system_axi_bram_reader_1_1",
            "xci_path": "ip\\system_axi_bram_reader_1_1\\system_axi_bram_reader_1_1.xci",
            "inst_hier_path": "BRAM1/axi_bram_reader_1",
            "parameters": {
              "BRAM_ADDR_WIDTH": {
                "value": "16"
              },
              "C_S00_AXI_ADDR_WIDTH": {
                "value": "18"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s00_axi"
              }
            }
          },
          "blk_mem_gen_1": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "system_blk_mem_gen_1_1",
            "xci_path": "ip\\system_blk_mem_gen_1_1\\system_blk_mem_gen_1_1.xci",
            "inst_hier_path": "BRAM1/blk_mem_gen_1",
            "parameters": {
              "Algorithm": {
                "value": "Minimum_Area"
              },
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Use_ENA_Pin"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Fill_Remaining_Memory_Locations": {
                "value": "true"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "READ_FIRST"
              },
              "Operating_Mode_B": {
                "value": "READ_FIRST"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "32768"
              },
              "Write_Width_A": {
                "value": "32"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "bram_switch_0": {
            "vlnv": "xilinx.com:user:bram_switch:1.0",
            "xci_name": "system_bram_switch_0_1",
            "xci_path": "ip\\system_bram_switch_0_1\\system_bram_switch_0_1.xci",
            "inst_hier_path": "BRAM1/bram_switch_0"
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_bram_reader_1/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_bram_reader_1_bram_porta_addr": {
            "ports": [
              "axi_bram_reader_1/bram_porta_addr",
              "bram_switch_0/bram_porta_addr"
            ]
          },
          "axi_bram_reader_1_bram_porta_clk": {
            "ports": [
              "axi_bram_reader_1/bram_porta_clk",
              "bram_switch_0/bram_porta_clk"
            ]
          },
          "axi_bram_reader_1_bram_porta_din": {
            "ports": [
              "axi_bram_reader_1/bram_porta_din",
              "bram_switch_0/bram_porta_wrdata"
            ]
          },
          "axi_bram_reader_1_bram_porta_rst": {
            "ports": [
              "axi_bram_reader_1/bram_porta_rst",
              "bram_switch_0/bram_porta_rst"
            ]
          },
          "axi_bram_reader_1_bram_porta_we": {
            "ports": [
              "axi_bram_reader_1/bram_porta_we",
              "bram_switch_0/bram_porta_we"
            ]
          },
          "blk_mem_gen_1_douta": {
            "ports": [
              "blk_mem_gen_1/douta",
              "douta"
            ]
          },
          "blk_mem_gen_1_doutb": {
            "ports": [
              "blk_mem_gen_1/doutb",
              "bram_switch_0/bram_portc_rddata"
            ]
          },
          "bram_portb_addr_1": {
            "ports": [
              "bram_portb_addr",
              "bram_switch_0/bram_portb_addr"
            ]
          },
          "bram_portb_clk_1": {
            "ports": [
              "bram_portb_clk",
              "bram_switch_0/bram_portb_clk"
            ]
          },
          "bram_portb_rst_1": {
            "ports": [
              "bram_portb_rst",
              "bram_switch_0/bram_portb_rst"
            ]
          },
          "bram_portb_we_1": {
            "ports": [
              "bram_portb_we",
              "bram_switch_0/bram_portb_we"
            ]
          },
          "bram_portb_wrdata_1": {
            "ports": [
              "bram_portb_wrdata",
              "bram_switch_0/bram_portb_wrdata"
            ]
          },
          "bram_switch_0_bram_porta_rddata": {
            "ports": [
              "bram_switch_0/bram_porta_rddata",
              "axi_bram_reader_1/bram_porta_dout"
            ]
          },
          "bram_switch_0_bram_portb_rddata": {
            "ports": [
              "bram_switch_0/bram_portb_rddata",
              "bram_portb_rddata"
            ]
          },
          "bram_switch_0_bram_portc_addr": {
            "ports": [
              "bram_switch_0/bram_portc_addr",
              "blk_mem_gen_1/addrb"
            ]
          },
          "bram_switch_0_bram_portc_clk": {
            "ports": [
              "bram_switch_0/bram_portc_clk",
              "blk_mem_gen_1/clkb"
            ]
          },
          "bram_switch_0_bram_portc_we": {
            "ports": [
              "bram_switch_0/bram_portc_we",
              "blk_mem_gen_1/web"
            ]
          },
          "bram_switch_0_bram_portc_wrdata": {
            "ports": [
              "bram_switch_0/bram_portc_wrdata",
              "blk_mem_gen_1/dinb"
            ]
          },
          "coherent_average_0_bram_porta_addr": {
            "ports": [
              "addra",
              "blk_mem_gen_1/addra"
            ]
          },
          "coherent_average_0_bram_porta_clk": {
            "ports": [
              "clka",
              "blk_mem_gen_1/clka"
            ]
          },
          "coherent_average_0_bram_porta_we": {
            "ports": [
              "wea",
              "blk_mem_gen_1/wea",
              "blk_mem_gen_1/ena"
            ]
          },
          "coherent_average_0_bram_porta_wrdata": {
            "ports": [
              "dina",
              "blk_mem_gen_1/dina"
            ]
          },
          "led_o_1": {
            "ports": [
              "led_o",
              "bram_switch_0/switch"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s00_axi_aclk",
              "axi_bram_reader_1/s00_axi_aclk"
            ]
          },
          "s00_axi_aresetn_1": {
            "ports": [
              "s00_axi_aresetn",
              "axi_bram_reader_1/s00_axi_aresetn"
            ]
          }
        }
      },
      "level_detector_0": {
        "vlnv": "xilinx.com:module_ref:level_detector:1.0",
        "xci_name": "system_level_detector_0_0",
        "xci_path": "ip\\system_level_detector_0_0\\system_level_detector_0_0.xci",
        "inst_hier_path": "level_detector_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "level_detector",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "reset_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "level_to_detect": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_in": {
            "direction": "I",
            "left": "13",
            "right": "0"
          },
          "data_in_valid": {
            "direction": "I"
          },
          "level_detected": {
            "direction": "O"
          }
        }
      },
      "BRAM2": {
        "interface_ports": {
          "S_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "s00_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s00_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "clka": {
            "type": "clk",
            "direction": "I"
          },
          "wea": {
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "addra": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "dina": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "douta": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "led_o": {
            "direction": "I"
          },
          "bram_portb_clk": {
            "type": "clk",
            "direction": "I"
          },
          "bram_portb_rst": {
            "type": "rst",
            "direction": "I"
          },
          "bram_portb_addr": {
            "direction": "I",
            "left": "15",
            "right": "0"
          },
          "bram_portb_wrdata": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "bram_portb_rddata": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "bram_portb_we": {
            "direction": "I"
          }
        },
        "components": {
          "axi_bram_reader_1": {
            "vlnv": "anton-potocnik:user:axi_bram_reader:1.0",
            "xci_name": "system_axi_bram_reader_1_2",
            "xci_path": "ip\\system_axi_bram_reader_1_2\\system_axi_bram_reader_1_2.xci",
            "inst_hier_path": "BRAM2/axi_bram_reader_1",
            "parameters": {
              "BRAM_ADDR_WIDTH": {
                "value": "16"
              },
              "C_S00_AXI_ADDR_WIDTH": {
                "value": "18"
              }
            },
            "interface_ports": {
              "S_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "memory_map_ref": "s00_axi"
              }
            }
          },
          "blk_mem_gen_1": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "system_blk_mem_gen_1_2",
            "xci_path": "ip\\system_blk_mem_gen_1_2\\system_blk_mem_gen_1_2.xci",
            "inst_hier_path": "BRAM2/blk_mem_gen_1",
            "parameters": {
              "Algorithm": {
                "value": "Minimum_Area"
              },
              "Assume_Synchronous_Clk": {
                "value": "false"
              },
              "Enable_A": {
                "value": "Use_ENA_Pin"
              },
              "Enable_B": {
                "value": "Always_Enabled"
              },
              "Fill_Remaining_Memory_Locations": {
                "value": "true"
              },
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "Operating_Mode_A": {
                "value": "READ_FIRST"
              },
              "Operating_Mode_B": {
                "value": "READ_FIRST"
              },
              "Register_PortA_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Register_PortB_Output_of_Memory_Primitives": {
                "value": "false"
              },
              "Use_Byte_Write_Enable": {
                "value": "false"
              },
              "Write_Depth_A": {
                "value": "32768"
              },
              "Write_Width_A": {
                "value": "32"
              },
              "use_bram_block": {
                "value": "Stand_Alone"
              }
            }
          },
          "bram_switch_0": {
            "vlnv": "xilinx.com:user:bram_switch:1.0",
            "xci_name": "system_bram_switch_0_2",
            "xci_path": "ip\\system_bram_switch_0_2\\system_bram_switch_0_2.xci",
            "inst_hier_path": "BRAM2/bram_switch_0"
          }
        },
        "interface_nets": {
          "ps7_0_axi_periph_M00_AXI": {
            "interface_ports": [
              "S_AXI",
              "axi_bram_reader_1/S_AXI"
            ]
          }
        },
        "nets": {
          "axi_bram_reader_1_bram_porta_addr": {
            "ports": [
              "axi_bram_reader_1/bram_porta_addr",
              "bram_switch_0/bram_porta_addr"
            ]
          },
          "axi_bram_reader_1_bram_porta_clk": {
            "ports": [
              "axi_bram_reader_1/bram_porta_clk",
              "bram_switch_0/bram_porta_clk"
            ]
          },
          "axi_bram_reader_1_bram_porta_din": {
            "ports": [
              "axi_bram_reader_1/bram_porta_din",
              "bram_switch_0/bram_porta_wrdata"
            ]
          },
          "axi_bram_reader_1_bram_porta_rst": {
            "ports": [
              "axi_bram_reader_1/bram_porta_rst",
              "bram_switch_0/bram_porta_rst"
            ]
          },
          "axi_bram_reader_1_bram_porta_we": {
            "ports": [
              "axi_bram_reader_1/bram_porta_we",
              "bram_switch_0/bram_porta_we"
            ]
          },
          "blk_mem_gen_1_douta": {
            "ports": [
              "blk_mem_gen_1/douta",
              "douta"
            ]
          },
          "blk_mem_gen_1_doutb": {
            "ports": [
              "blk_mem_gen_1/doutb",
              "bram_switch_0/bram_portc_rddata"
            ]
          },
          "bram_portb_addr_1": {
            "ports": [
              "bram_portb_addr",
              "bram_switch_0/bram_portb_addr"
            ]
          },
          "bram_portb_clk_1": {
            "ports": [
              "bram_portb_clk",
              "bram_switch_0/bram_portb_clk"
            ]
          },
          "bram_portb_rst_1": {
            "ports": [
              "bram_portb_rst",
              "bram_switch_0/bram_portb_rst"
            ]
          },
          "bram_portb_we_1": {
            "ports": [
              "bram_portb_we",
              "bram_switch_0/bram_portb_we"
            ]
          },
          "bram_portb_wrdata_1": {
            "ports": [
              "bram_portb_wrdata",
              "bram_switch_0/bram_portb_wrdata"
            ]
          },
          "bram_switch_0_bram_porta_rddata": {
            "ports": [
              "bram_switch_0/bram_porta_rddata",
              "axi_bram_reader_1/bram_porta_dout"
            ]
          },
          "bram_switch_0_bram_portb_rddata": {
            "ports": [
              "bram_switch_0/bram_portb_rddata",
              "bram_portb_rddata"
            ]
          },
          "bram_switch_0_bram_portc_addr": {
            "ports": [
              "bram_switch_0/bram_portc_addr",
              "blk_mem_gen_1/addrb"
            ]
          },
          "bram_switch_0_bram_portc_clk": {
            "ports": [
              "bram_switch_0/bram_portc_clk",
              "blk_mem_gen_1/clkb"
            ]
          },
          "bram_switch_0_bram_portc_we": {
            "ports": [
              "bram_switch_0/bram_portc_we",
              "blk_mem_gen_1/web"
            ]
          },
          "bram_switch_0_bram_portc_wrdata": {
            "ports": [
              "bram_switch_0/bram_portc_wrdata",
              "blk_mem_gen_1/dinb"
            ]
          },
          "coherent_average_0_bram_porta_addr": {
            "ports": [
              "addra",
              "blk_mem_gen_1/addra"
            ]
          },
          "coherent_average_0_bram_porta_clk": {
            "ports": [
              "clka",
              "blk_mem_gen_1/clka"
            ]
          },
          "coherent_average_0_bram_porta_we": {
            "ports": [
              "wea",
              "blk_mem_gen_1/wea",
              "blk_mem_gen_1/ena"
            ]
          },
          "coherent_average_0_bram_porta_wrdata": {
            "ports": [
              "dina",
              "blk_mem_gen_1/dina"
            ]
          },
          "led_o_1": {
            "ports": [
              "led_o",
              "bram_switch_0/switch"
            ]
          },
          "processing_system7_0_FCLK_CLK0": {
            "ports": [
              "s00_axi_aclk",
              "axi_bram_reader_1/s00_axi_aclk"
            ]
          },
          "s00_axi_aresetn_1": {
            "ports": [
              "s00_axi_aresetn",
              "axi_bram_reader_1/s00_axi_aresetn"
            ]
          }
        }
      },
      "trigger_simulator_0": {
        "vlnv": "xilinx.com:module_ref:trigger_simulator:1.0",
        "xci_name": "system_trigger_simulator_0_0",
        "xci_path": "ip\\system_trigger_simulator_0_0_1\\system_trigger_simulator_0_0.xci",
        "inst_hier_path": "trigger_simulator_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "trigger_simulator",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "const_prop"
              },
              "CLK_DOMAIN": {
                "value": "system_axis_red_pitaya_adc_0_0_adc_clk",
                "value_src": "default_prop"
              }
            }
          },
          "reset_n": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_LOW",
                "value_src": "const_prop"
              }
            }
          },
          "user_reset": {
            "type": "rst",
            "direction": "I"
          },
          "data_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "data_valid": {
            "direction": "I"
          },
          "M_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "K_sobremuestreo_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "log2_div_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "trigger_mode_in": {
            "direction": "I",
            "left": "3",
            "right": "0"
          },
          "trigger_level_in": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "trig_export": {
            "direction": "IO",
            "left": "1",
            "right": "0"
          },
          "trig": {
            "direction": "O"
          }
        }
      }
    },
    "interface_nets": {
      "S_AXI_1": {
        "interface_ports": [
          "BRAM1/S_AXI",
          "uP/M06_AXI"
        ]
      },
      "processing_system7_0_DDR": {
        "interface_ports": [
          "DDR",
          "uP/DDR"
        ]
      },
      "processing_system7_0_FIXED_IO": {
        "interface_ports": [
          "FIXED_IO",
          "uP/FIXED_IO"
        ]
      },
      "ps7_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "uP/M01_AXI",
          "uP_control/S_AXI"
        ]
      },
      "ps7_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "uP/M02_AXI",
          "uP_control/S_AXI2"
        ]
      },
      "ps7_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "uP/M03_AXI",
          "uP_control/S_AXI1"
        ]
      },
      "uP_M00_AXI": {
        "interface_ports": [
          "uP/M00_AXI",
          "BRAM2/S_AXI"
        ]
      },
      "uP_M04_AXI": {
        "interface_ports": [
          "uP/M04_AXI",
          "uP_control/S_AXI3"
        ]
      },
      "uP_M05_AXI": {
        "interface_ports": [
          "uP/M05_AXI",
          "uP_control/S_AXI4"
        ]
      },
      "uP_M07_AXI": {
        "interface_ports": [
          "uP/M07_AXI",
          "uP_control/S_AXI5"
        ]
      }
    },
    "nets": {
      "ADC_M_AXIS_PORT1_tdata": {
        "ports": [
          "ADC/M_AXIS_PORT1_tdata",
          "Procesamiento/data",
          "level_detector_0/data_in"
        ]
      },
      "ADC_M_AXIS_PORT1_tvalid": {
        "ports": [
          "ADC/M_AXIS_PORT1_tvalid",
          "Procesamiento/data_valid",
          "level_detector_0/data_in_valid"
        ]
      },
      "ADC_adc_csn_o": {
        "ports": [
          "ADC/adc_csn_o",
          "adc_csn_o"
        ]
      },
      "BRAM1_bram_portb_rddata": {
        "ports": [
          "BRAM1/bram_portb_rddata",
          "Procesamiento1/bram_portb_rddata"
        ]
      },
      "N_averaged_samples_1": {
        "ports": [
          "uP_control/Dout3",
          "Procesamiento1/N_averaged_samples",
          "Procesamiento/N_averaged_samples",
          "trigger_simulator_0/K_sobremuestreo_in"
        ]
      },
      "Net": {
        "ports": [
          "exp_n_tri_io",
          "trigger_simulator_0/trig_export"
        ]
      },
      "Net1": {
        "ports": [
          "uP_control/gpio_io_o",
          "DAC/cfg_data"
        ]
      },
      "Procesamiento1_bram_porta_clk": {
        "ports": [
          "Procesamiento1/bram_porta_clk",
          "BRAM1/clka"
        ]
      },
      "Procesamiento1_bram_portb_addr": {
        "ports": [
          "Procesamiento1/bram_portb_addr",
          "BRAM1/bram_portb_addr"
        ]
      },
      "Procesamiento1_bram_portb_clk": {
        "ports": [
          "Procesamiento1/bram_portb_clk",
          "BRAM1/bram_portb_clk"
        ]
      },
      "Procesamiento1_bram_portb_rst": {
        "ports": [
          "Procesamiento1/bram_portb_rst",
          "BRAM1/bram_portb_rst"
        ]
      },
      "Procesamiento1_bram_portb_we": {
        "ports": [
          "Procesamiento1/bram_portb_we",
          "BRAM1/bram_portb_we"
        ]
      },
      "Procesamiento1_bram_portb_wrdata": {
        "ports": [
          "Procesamiento1/bram_portb_wrdata",
          "BRAM1/bram_portb_wrdata"
        ]
      },
      "Procesamiento_data_out": {
        "ports": [
          "Procesamiento/data_out",
          "trigger_simulator_0/data_in"
        ]
      },
      "Procesamiento_data_out_valid": {
        "ports": [
          "Procesamiento/data_out_valid",
          "trigger_simulator_0/data_valid"
        ]
      },
      "Procesamiento_led_o": {
        "ports": [
          "Procesamiento/led_o",
          "uP_control/led_o",
          "BRAM2/led_o"
        ]
      },
      "adc_clk_n_i_1": {
        "ports": [
          "adc_clk_n_i",
          "ADC/adc_clk_n_i"
        ]
      },
      "adc_clk_p_i_1": {
        "ports": [
          "adc_clk_p_i",
          "ADC/adc_clk_p_i"
        ]
      },
      "adc_dat_a_i_1": {
        "ports": [
          "adc_dat_a_i",
          "ADC/adc_dat_a_i"
        ]
      },
      "adc_dat_b_i_1": {
        "ports": [
          "adc_dat_b_i",
          "ADC/adc_dat_b_i"
        ]
      },
      "addra_1": {
        "ports": [
          "Procesamiento/bram_porta_addr",
          "BRAM2/addra"
        ]
      },
      "addra_2": {
        "ports": [
          "Procesamiento1/bram_porta_addr",
          "BRAM1/addra"
        ]
      },
      "axis_red_pitaya_adc_0_adc_clk": {
        "ports": [
          "ADC/adc_clk",
          "DAC/aclk",
          "Procesamiento/clk",
          "Procesamiento1/clk",
          "level_detector_0/clk",
          "trigger_simulator_0/clk"
        ]
      },
      "axis_red_pitaya_dac_0_dac_clk": {
        "ports": [
          "DAC/dac_clk_o",
          "dac_clk_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_dat": {
        "ports": [
          "DAC/dac_dat_o",
          "dac_dat_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_rst": {
        "ports": [
          "DAC/dac_rst_o",
          "dac_rst_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_sel": {
        "ports": [
          "DAC/dac_sel_o",
          "dac_sel_o"
        ]
      },
      "axis_red_pitaya_dac_0_dac_wrt": {
        "ports": [
          "DAC/dac_wrt_o",
          "dac_wrt_o"
        ]
      },
      "bram_porta_rddata_1": {
        "ports": [
          "BRAM1/douta",
          "Procesamiento1/bram_porta_rddata"
        ]
      },
      "bram_porta_rddata_2": {
        "ports": [
          "BRAM2/douta",
          "Procesamiento/bram_porta_rddata"
        ]
      },
      "bram_portb_addr_1": {
        "ports": [
          "Procesamiento/bram_portb_addr",
          "BRAM2/bram_portb_addr"
        ]
      },
      "bram_portb_clk_1": {
        "ports": [
          "Procesamiento/bram_portb_clk",
          "BRAM2/bram_portb_clk"
        ]
      },
      "bram_portb_rddata_1": {
        "ports": [
          "BRAM2/bram_portb_rddata",
          "Procesamiento/bram_portb_rddata"
        ]
      },
      "bram_portb_rst_1": {
        "ports": [
          "Procesamiento/bram_portb_rst",
          "BRAM2/bram_portb_rst"
        ]
      },
      "bram_portb_we_1": {
        "ports": [
          "Procesamiento/bram_portb_we",
          "BRAM2/bram_portb_we"
        ]
      },
      "bram_portb_wrdata_1": {
        "ports": [
          "Procesamiento/bram_portb_wrdata",
          "BRAM2/bram_portb_wrdata"
        ]
      },
      "clka_1": {
        "ports": [
          "Procesamiento/bram_porta_clk",
          "BRAM2/clka"
        ]
      },
      "daisy_n_i_1": {
        "ports": [
          "daisy_n_i",
          "util_ds_buf_1/IBUF_DS_N"
        ]
      },
      "daisy_p_i_1": {
        "ports": [
          "daisy_p_i",
          "util_ds_buf_1/IBUF_DS_P"
        ]
      },
      "data_1": {
        "ports": [
          "ADC/M_AXIS_PORT2_tdata",
          "Procesamiento1/data"
        ]
      },
      "data_valid_1": {
        "ports": [
          "ADC/M_AXIS_PORT2_tvalid",
          "Procesamiento1/data_valid"
        ]
      },
      "dina_1": {
        "ports": [
          "Procesamiento/bram_porta_wrdata",
          "BRAM2/dina"
        ]
      },
      "dina_2": {
        "ports": [
          "Procesamiento1/bram_porta_wrdata",
          "BRAM1/dina"
        ]
      },
      "led_o_1": {
        "ports": [
          "Procesamiento1/led_o",
          "BRAM1/led_o"
        ]
      },
      "level_detector_0_level_detected": {
        "ports": [
          "level_detector_0/level_detected",
          "led_o"
        ]
      },
      "log2_divisor_1": {
        "ports": [
          "uP_control/Dout7",
          "Procesamiento/log2_divisor",
          "Procesamiento1/log2_divisor",
          "trigger_simulator_0/log2_div_in"
        ]
      },
      "processing_system7_0_FCLK_CLK0": {
        "ports": [
          "uP/FCLK_CLK0",
          "uP_control/s_axi_aclk",
          "BRAM1/s00_axi_aclk",
          "BRAM2/s00_axi_aclk"
        ]
      },
      "rst_Dout": {
        "ports": [
          "uP_control/Dout1",
          "Procesamiento/user_reset",
          "Procesamiento1/user_reset",
          "trigger_simulator_0/user_reset"
        ]
      },
      "rst_ps7_0_125M_peripheral_aresetn": {
        "ports": [
          "uP/S00_ARESETN",
          "uP_control/s_axi_aresetn",
          "Procesamiento/reset_n",
          "Procesamiento1/reset_n",
          "BRAM1/s00_axi_aresetn",
          "level_detector_0/reset_n",
          "BRAM2/s00_axi_aresetn",
          "trigger_simulator_0/reset_n"
        ]
      },
      "trigger_simulator_1_trig": {
        "ports": [
          "trigger_simulator_0/trig",
          "Procesamiento/trigger",
          "Procesamiento1/trigger"
        ]
      },
      "uP_control_Dout": {
        "ports": [
          "uP_control/Dout",
          "Procesamiento/N_ca_in",
          "Procesamiento1/N_ca_in"
        ]
      },
      "uP_control_Dout2": {
        "ports": [
          "uP_control/Dout2",
          "Procesamiento/enable",
          "Procesamiento1/enable"
        ]
      },
      "uP_control_Dout4": {
        "ports": [
          "uP_control/Dout4",
          "trigger_simulator_0/M_in"
        ]
      },
      "uP_control_Dout5": {
        "ports": [
          "uP_control/Dout5",
          "trigger_simulator_0/trigger_mode_in"
        ]
      },
      "uP_control_Dout6": {
        "ports": [
          "uP_control/Dout6",
          "trigger_simulator_0/trigger_level_in"
        ]
      },
      "uP_control_gpio_io_o1": {
        "ports": [
          "uP_control/gpio_io_o1",
          "level_detector_0/level_to_detect"
        ]
      },
      "util_ds_buf_1_IBUF_OUT": {
        "ports": [
          "util_ds_buf_1/IBUF_OUT",
          "util_ds_buf_2/OBUF_IN"
        ]
      },
      "util_ds_buf_2_OBUF_DS_N": {
        "ports": [
          "util_ds_buf_2/OBUF_DS_N",
          "daisy_n_o"
        ]
      },
      "util_ds_buf_2_OBUF_DS_P": {
        "ports": [
          "util_ds_buf_2/OBUF_DS_P",
          "daisy_p_o"
        ]
      },
      "wea_1": {
        "ports": [
          "Procesamiento/bram_porta_we",
          "BRAM2/wea"
        ]
      },
      "wea_2": {
        "ports": [
          "Procesamiento1/bram_porta_we",
          "BRAM1/wea"
        ]
      }
    },
    "addressing": {
      "/uP/processing_system7_0": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_Level_detect_Reg": {
                "address_block": "/uP_control/Level_detect/S_AXI/Reg",
                "offset": "0x41250000",
                "range": "64K"
              },
              "SEG_Trigger_Reg": {
                "address_block": "/uP_control/Trigger/S_AXI/Reg",
                "offset": "0x41240000",
                "range": "64K"
              },
              "SEG_axi_bram_reader_1_reg0": {
                "address_block": "/BRAM2/axi_bram_reader_1/s00_axi/reg0",
                "offset": "0x40000000",
                "range": "256K"
              },
              "SEG_axi_bram_reader_1_reg0_1": {
                "address_block": "/BRAM1/axi_bram_reader_1/s00_axi/reg0",
                "offset": "0x40040000",
                "range": "256K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/uP_control/Control_and_Nca/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_axi_gpio_1_Reg": {
                "address_block": "/uP_control/finish/S_AXI/Reg",
                "offset": "0x41210000",
                "range": "64K"
              },
              "SEG_axi_gpio_2_Reg": {
                "address_block": "/uP_control/DAC_and_M/S_AXI/Reg",
                "offset": "0x41220000",
                "range": "64K"
              },
              "SEG_axi_gpio_3_Reg": {
                "address_block": "/uP_control/K_and_log2div/S_AXI/Reg",
                "offset": "0x41230000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}