$date
	Tue Sep 19 12:16:48 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbech $end
$var wire 2 ! outs [1:0] $end
$var reg 3 " inputs [2:0] $end
$var integer 32 # i [31:0] $end
$scope module dut $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 & CIn $end
$var wire 1 ' COut $end
$var wire 1 ( s2 $end
$var wire 1 ) s1 $end
$var wire 1 * s0 $end
$var wire 1 + Sum $end
$scope module Semisumador_0 $end
$var wire 1 $ A $end
$var wire 1 % B $end
$var wire 1 ) X $end
$var wire 1 * Y $end
$upscope $end
$scope module Semisumador_1 $end
$var wire 1 * A $end
$var wire 1 & B $end
$var wire 1 ( X $end
$var wire 1 + Y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
0*
0)
0(
0'
0&
0%
0$
b0 #
b0 "
b0 !
$end
#1
b1 !
1+
1&
b1 "
b1 #
#2
1*
b1 !
1+
1$
0&
b10 "
b10 #
#3
1'
b10 !
0+
1(
1&
b11 "
b11 #
#4
0'
b1 !
1+
0(
0$
1%
0&
b100 "
b100 #
#5
1'
b10 !
0+
1(
1&
b101 "
b101 #
#6
0*
1)
b10 !
0+
0(
1$
0&
b110 "
b110 #
#7
b11 !
1+
1&
b111 "
b111 #
#8
b1000 #
