Analysis & Synthesis report for mipsBasedProcessor
Fri Apr 17 14:11:40 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis DSP Block Usage Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Parameter Settings for Inferred Entity Instance: CPU:cpu|ALU:alu|lpm_divide:Mod0
 15. Parameter Settings for Inferred Entity Instance: CPU:cpu|ALU:alu|lpm_divide:Div0
 16. Parameter Settings for Inferred Entity Instance: CPU:cpu|ALU:alu|lpm_mult:Mult0
 17. lpm_mult Parameter Settings by Entity Instance
 18. Port Connectivity Checks: "CPU:cpu|mux5:MUX5"
 19. Port Connectivity Checks: "CPU:cpu|dataMemory:datamem"
 20. Port Connectivity Checks: "CPU:cpu|zeroVerification:zeroverify"
 21. Port Connectivity Checks: "CPU:cpu|ALU:alu"
 22. Post-Synthesis Netlist Statistics for Top Partition
 23. Elapsed Time Per Partition
 24. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 17 14:11:40 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; mipsBasedProcessor                          ;
; Top-level Entity Name              ; mipsBasedSystem                             ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 4,947                                       ;
;     Total combinational functions  ; 4,947                                       ;
;     Dedicated logic registers      ; 896                                         ;
; Total registers                    ; 896                                         ;
; Total pins                         ; 67                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 6                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; mipsBasedSystem    ; mipsBasedProcessor ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.4%      ;
;     Processor 3            ;   0.4%      ;
;     Processor 4            ;   0.3%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                               ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                           ; Library ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+
; programCounter.v                 ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v           ;         ;
; pcIncrement.v                    ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/pcIncrement.v              ;         ;
; instructionMemory.v              ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v        ;         ;
; registerBank.v                   ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/registerBank.v             ;         ;
; dataMemory.v                     ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/dataMemory.v               ;         ;
; ALU.v                            ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v                      ;         ;
; zeroVerification.v               ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/zeroVerification.v         ;         ;
; extender26bits.v                 ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender26bits.v           ;         ;
; extender16bits.v                 ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender16bits.v           ;         ;
; extender11bits.v                 ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender11bits.v           ;         ;
; mux1.v                           ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux1.v                     ;         ;
; mux2.v                           ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux2.v                     ;         ;
; mux3.v                           ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux3.v                     ;         ;
; mux4.v                           ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux4.v                     ;         ;
; mux5.v                           ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux5.v                     ;         ;
; mux6.v                           ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux6.v                     ;         ;
; controlUnit.v                    ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/controlUnit.v              ;         ;
; ioSimu.v                         ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v                   ;         ;
; CPU.v                            ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v                      ;         ;
; mipsBasedSystem.v                ; yes             ; User Verilog HDL File        ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v          ;         ;
; instructions.mem                 ; yes             ; Auto-Found Unspecified File  ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructions.mem           ;         ;
; registers.mem                    ; yes             ; Auto-Found Unspecified File  ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/registers.mem              ;         ;
; data.mem                         ; yes             ; Auto-Found Unspecified File  ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/data.mem                   ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_divide.tdf                                                                  ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/abs_divider.inc                                                                 ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/sign_div_unsign.inc                                                             ;         ;
; aglobal191.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                  ;         ;
; db/lpm_divide_kcm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/lpm_divide_kcm.tdf      ;         ;
; db/sign_div_unsign_9nh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/sign_div_unsign_9nh.tdf ;         ;
; db/alt_u_div_6af.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/alt_u_div_6af.tdf       ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/add_sub_7pc.tdf         ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/add_sub_8pc.tdf         ;         ;
; db/lpm_divide_hkm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/lpm_divide_hkm.tdf      ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                    ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                 ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                                                                    ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                                    ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                                    ;         ;
; db/mult_7dt.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/mult_7dt.tdf            ;         ;
+----------------------------------+-----------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 4,947       ;
;                                             ;             ;
; Total combinational functions               ; 4947        ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 3042        ;
;     -- 3 input functions                    ; 1638        ;
;     -- <=2 input functions                  ; 267         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 3716        ;
;     -- arithmetic mode                      ; 1231        ;
;                                             ;             ;
; Total registers                             ; 896         ;
;     -- Dedicated logic registers            ; 896         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 67          ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 6           ;
;                                             ;             ;
; Maximum fan-out node                        ; clock~input ;
; Maximum fan-out                             ; 896         ;
; Total fan-out                               ; 20458       ;
; Average fan-out                             ; 3.42        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                   ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                    ; Entity Name         ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |mipsBasedSystem                             ; 4947 (0)            ; 896 (0)                   ; 0           ; 6            ; 0       ; 3         ; 67   ; 0            ; |mipsBasedSystem                                                                                                                                       ; mipsBasedSystem     ; work         ;
;    |CPU:cpu|                                 ; 4857 (0)            ; 896 (0)                   ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu                                                                                                                               ; CPU                 ; work         ;
;       |ALU:alu|                              ; 2960 (758)          ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|ALU:alu                                                                                                                       ; ALU                 ; work         ;
;          |lpm_divide:Div0|                   ; 1076 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|ALU:alu|lpm_divide:Div0                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_hkm:auto_generated|  ; 1076 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|ALU:alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated                                                                         ; lpm_divide_hkm      ; work         ;
;                |sign_div_unsign_9nh:divider| ; 1076 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|ALU:alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider                                             ; sign_div_unsign_9nh ; work         ;
;                   |alt_u_div_6af:divider|    ; 1076 (1076)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|ALU:alu|lpm_divide:Div0|lpm_divide_hkm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; alt_u_div_6af       ; work         ;
;          |lpm_divide:Mod0|                   ; 1098 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|ALU:alu|lpm_divide:Mod0                                                                                                       ; lpm_divide          ; work         ;
;             |lpm_divide_kcm:auto_generated|  ; 1098 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|ALU:alu|lpm_divide:Mod0|lpm_divide_kcm:auto_generated                                                                         ; lpm_divide_kcm      ; work         ;
;                |sign_div_unsign_9nh:divider| ; 1098 (0)            ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|ALU:alu|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider                                             ; sign_div_unsign_9nh ; work         ;
;                   |alt_u_div_6af:divider|    ; 1098 (1097)         ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|ALU:alu|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider                       ; alt_u_div_6af       ; work         ;
;                      |add_sub_8pc:add_sub_1| ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|ALU:alu|lpm_divide:Mod0|lpm_divide_kcm:auto_generated|sign_div_unsign_9nh:divider|alt_u_div_6af:divider|add_sub_8pc:add_sub_1 ; add_sub_8pc         ; work         ;
;          |lpm_mult:Mult0|                    ; 28 (0)              ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|ALU:alu|lpm_mult:Mult0                                                                                                        ; lpm_mult            ; work         ;
;             |mult_7dt:auto_generated|        ; 28 (28)             ; 0 (0)                     ; 0           ; 6            ; 0       ; 3         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|ALU:alu|lpm_mult:Mult0|mult_7dt:auto_generated                                                                                ; mult_7dt            ; work         ;
;       |dataMemory:datamem|                   ; 672 (672)           ; 640 (640)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem                                                                                                            ; dataMemory          ; work         ;
;       |instructionMemory:comb_5|             ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|instructionMemory:comb_5                                                                                                      ; instructionMemory   ; work         ;
;       |mux2:MUX2|                            ; 34 (34)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|mux2:MUX2                                                                                                                     ; mux2                ; work         ;
;       |mux4:MUX4|                            ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|mux4:MUX4                                                                                                                     ; mux4                ; work         ;
;       |mux5:MUX5|                            ; 506 (506)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|mux5:MUX5                                                                                                                     ; mux5                ; work         ;
;       |mux6:MUX6|                            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|mux6:MUX6                                                                                                                     ; mux6                ; work         ;
;       |pcIncrement:comb_4|                   ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|pcIncrement:comb_4                                                                                                            ; pcIncrement         ; work         ;
;       |programCounter:pc|                    ; 94 (94)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|programCounter:pc                                                                                                             ; programCounter      ; work         ;
;       |registerBank:comb_6|                  ; 512 (512)           ; 224 (224)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6                                                                                                           ; registerBank        ; work         ;
;       |zeroVerification:zeroverify|          ; 13 (13)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|CPU:cpu|zeroVerification:zeroverify                                                                                                   ; zeroVerification    ; work         ;
;    |controlUnit:ctrlUnit|                    ; 26 (26)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|controlUnit:ctrlUnit                                                                                                                  ; controlUnit         ; work         ;
;    |ioSimu:io|                               ; 64 (64)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |mipsBasedSystem|ioSimu:io                                                                                                                             ; ioSimu              ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 3           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 6           ;
; Signed Embedded Multipliers           ; 0           ;
; Unsigned Embedded Multipliers         ; 3           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+---------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                 ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                  ; Free of Timing Hazards ;
+-----------------------------------------------------+--------------------------------------+------------------------+
; ioSimu:io|externalOut[31]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[30]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[29]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[28]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[27]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[26]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[25]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[24]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[23]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[22]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[21]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[20]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[19]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[18]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[17]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[16]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[15]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[14]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[13]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[12]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[11]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[10]                           ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[9]                            ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[8]                            ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[7]                            ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[6]                            ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[5]                            ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[4]                            ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[3]                            ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[2]                            ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[1]                            ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|externalOut[0]                            ; controlUnit:ctrlUnit|Decoder0        ; yes                    ;
; ioSimu:io|forCPU[31]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[30]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[29]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[28]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[27]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[26]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[25]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[24]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[23]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[22]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[21]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[20]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[19]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[18]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[17]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[16]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[15]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[14]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[13]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[12]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[11]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[10]                                ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[9]                                 ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[8]                                 ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[7]                                 ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[6]                                 ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[5]                                 ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[4]                                 ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[3]                                 ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[2]                                 ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[1]                                 ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; ioSimu:io|forCPU[0]                                 ; CPU:cpu|registerBank:comb_6|Decoder0 ; yes                    ;
; Number of user-specified and inferred latches = 64  ;                                      ;                        ;
+-----------------------------------------------------+--------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                  ;
+--------------------------------------------+----------------------------------------+
; Register name                              ; Reason for Removal                     ;
+--------------------------------------------+----------------------------------------+
; CPU:cpu|registerBank:comb_6|memory[8][31]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][31]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][31] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][30]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][30]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][30] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][29]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][29]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][29] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][28]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][28]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][28] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][27]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][27]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][27] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][26]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][26]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][26] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][25]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][25]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][25] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][24]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][24]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][24] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][23]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][23]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][23] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][22]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][22]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][22] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][21]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][21]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][21] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][20]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][20]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][20] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][19]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][19]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][19] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][18]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][18]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][18] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][17]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][17]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][17] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][16]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][16]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][16] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][15]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][15]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][15] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][14]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][14]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][14] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][13]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][13]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][13] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][12]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][12]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][12] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][11]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][11]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][11] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][10]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][10]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][10] ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][9]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][9]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][9]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][8]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][8]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][8]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][7]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][7]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][7]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][6]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][6]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][6]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][5]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][5]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][5]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][4]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][4]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][4]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][3]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][3]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][3]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][2]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][2]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][2]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][1]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][1]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][1]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[8][0]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[9][0]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[10][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[11][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[12][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[13][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[14][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[15][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[16][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[17][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[18][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[19][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[20][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[21][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[22][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[23][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[24][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[25][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[26][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[27][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[28][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[29][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[30][0]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][31]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][31]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][30]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][30]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][29]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][29]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][28]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][28]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][27]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][27]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][26]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][26]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][25]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][25]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][24]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][24]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][23]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][23]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][22]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][22]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][21]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][21]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][20]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][20]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][19]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][19]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][18]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][18]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][17]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][17]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][16]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][16]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][15]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][15]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][14]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][14]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][13]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][13]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][12]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][12]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][11]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][11]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][10]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][10]  ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][9]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][9]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][8]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][8]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][7]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][7]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][6]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][6]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][5]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][5]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][4]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][4]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][3]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][3]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][2]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][2]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][1]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][1]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[6][0]   ; Stuck at GND due to stuck port data_in ;
; CPU:cpu|registerBank:comb_6|memory[7][0]   ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 800    ;                                        ;
+--------------------------------------------+----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                ;
+-------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                                             ;
+-------------------------------------------+---------------------------+------------------------------------------------------------------------------------+
; CPU:cpu|registerBank:comb_6|memory[8][31] ; Stuck at GND              ; CPU:cpu|registerBank:comb_6|memory[6][31],                                         ;
;                                           ; due to stuck port data_in ; CPU:cpu|registerBank:comb_6|memory[7][31]                                          ;
; CPU:cpu|registerBank:comb_6|memory[8][30] ; Stuck at GND              ; CPU:cpu|registerBank:comb_6|memory[6][30],                                         ;
;                                           ; due to stuck port data_in ; CPU:cpu|registerBank:comb_6|memory[7][30]                                          ;
; CPU:cpu|registerBank:comb_6|memory[8][27] ; Stuck at GND              ; CPU:cpu|registerBank:comb_6|memory[6][27],                                         ;
;                                           ; due to stuck port data_in ; CPU:cpu|registerBank:comb_6|memory[7][27]                                          ;
; CPU:cpu|registerBank:comb_6|memory[8][26] ; Stuck at GND              ; CPU:cpu|registerBank:comb_6|memory[6][26],                                         ;
;                                           ; due to stuck port data_in ; CPU:cpu|registerBank:comb_6|memory[7][26]                                          ;
; CPU:cpu|registerBank:comb_6|memory[8][25] ; Stuck at GND              ; CPU:cpu|registerBank:comb_6|memory[6][25],                                         ;
;                                           ; due to stuck port data_in ; CPU:cpu|registerBank:comb_6|memory[7][25]                                          ;
; CPU:cpu|registerBank:comb_6|memory[8][24] ; Stuck at GND              ; CPU:cpu|registerBank:comb_6|memory[6][24],                                         ;
;                                           ; due to stuck port data_in ; CPU:cpu|registerBank:comb_6|memory[7][24]                                          ;
; CPU:cpu|registerBank:comb_6|memory[8][16] ; Stuck at GND              ; CPU:cpu|registerBank:comb_6|memory[6][16],                                         ;
;                                           ; due to stuck port data_in ; CPU:cpu|registerBank:comb_6|memory[7][16]                                          ;
; CPU:cpu|registerBank:comb_6|memory[8][15] ; Stuck at GND              ; CPU:cpu|registerBank:comb_6|memory[6][15],                                         ;
;                                           ; due to stuck port data_in ; CPU:cpu|registerBank:comb_6|memory[7][15]                                          ;
; CPU:cpu|registerBank:comb_6|memory[8][7]  ; Stuck at GND              ; CPU:cpu|registerBank:comb_6|memory[6][7], CPU:cpu|registerBank:comb_6|memory[7][7] ;
;                                           ; due to stuck port data_in ;                                                                                    ;
; CPU:cpu|registerBank:comb_6|memory[8][6]  ; Stuck at GND              ; CPU:cpu|registerBank:comb_6|memory[6][6], CPU:cpu|registerBank:comb_6|memory[7][6] ;
;                                           ; due to stuck port data_in ;                                                                                    ;
; CPU:cpu|registerBank:comb_6|memory[8][5]  ; Stuck at GND              ; CPU:cpu|registerBank:comb_6|memory[6][5], CPU:cpu|registerBank:comb_6|memory[7][5] ;
;                                           ; due to stuck port data_in ;                                                                                    ;
; CPU:cpu|registerBank:comb_6|memory[8][4]  ; Stuck at GND              ; CPU:cpu|registerBank:comb_6|memory[6][4], CPU:cpu|registerBank:comb_6|memory[7][4] ;
;                                           ; due to stuck port data_in ;                                                                                    ;
; CPU:cpu|registerBank:comb_6|memory[8][3]  ; Stuck at GND              ; CPU:cpu|registerBank:comb_6|memory[6][3], CPU:cpu|registerBank:comb_6|memory[7][3] ;
;                                           ; due to stuck port data_in ;                                                                                    ;
; CPU:cpu|registerBank:comb_6|memory[8][2]  ; Stuck at GND              ; CPU:cpu|registerBank:comb_6|memory[6][2], CPU:cpu|registerBank:comb_6|memory[7][2] ;
;                                           ; due to stuck port data_in ;                                                                                    ;
+-------------------------------------------+---------------------------+------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 896   ;
; Number of registers using Synchronous Clear  ; 27    ;
; Number of registers using Synchronous Load   ; 26    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 890   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[0][23]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[1][2]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[2][18]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[3][5]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[4][17]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[5][20]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[6][7]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[7][6]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[8][13]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[9][30]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[10][8]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[11][8]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[12][20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[13][20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[14][20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[15][20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[16][20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[17][20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[18][2]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[19][30] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[20][10] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[21][23] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[22][21] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[23][30] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[24][23] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[25][20] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[26][10] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[27][17] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[28][29] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[29][30] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[30][13] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|memory[31][5]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[0][30]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[1][0]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[2][4]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[3][30]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[4][17]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[5][19]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[6][26]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[7][20]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[8][8]    ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[9][18]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[10][31]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[11][26]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[12][13]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[13][7]   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[14][28]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[15][27]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[16][17]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[17][14]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[18][15]  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|dataMemory:datamem|memory[19][22]  ;
; 7:1                ; 15 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|programCounter:pc|Addr[14]         ;
; 7:1                ; 16 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |mipsBasedSystem|CPU:cpu|programCounter:pc|Addr[27]         ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |mipsBasedSystem|CPU:cpu|mux1:MUX1|Mux4                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mipsBasedSystem|CPU:cpu|mux2:MUX2|Mux21                    ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |mipsBasedSystem|CPU:cpu|mux2:MUX2|Mux19                    ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |mipsBasedSystem|CPU:cpu|mux2:MUX2|Mux25                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |mipsBasedSystem|CPU:cpu|mux2:MUX2|Mux16                    ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|Mux5           ;
; 32:1               ; 32 bits   ; 672 LEs       ; 672 LEs              ; 0 LEs                  ; No         ; |mipsBasedSystem|CPU:cpu|registerBank:comb_6|Mux57          ;
; 27:1               ; 15 bits   ; 270 LEs       ; 240 LEs              ; 30 LEs                 ; No         ; |mipsBasedSystem|CPU:cpu|mux5:MUX5|Mux7                     ;
; 27:1               ; 15 bits   ; 270 LEs       ; 255 LEs              ; 15 LEs                 ; No         ; |mipsBasedSystem|CPU:cpu|mux5:MUX5|Mux31                    ;
; 21:1               ; 8 bits    ; 112 LEs       ; 72 LEs               ; 40 LEs                 ; No         ; |mipsBasedSystem|CPU:cpu|ALU:alu|Mux21                      ;
; 21:1               ; 8 bits    ; 112 LEs       ; 72 LEs               ; 40 LEs                 ; No         ; |mipsBasedSystem|CPU:cpu|ALU:alu|Mux11                      ;
; 22:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |mipsBasedSystem|CPU:cpu|ALU:alu|Mux24                      ;
; 22:1               ; 4 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |mipsBasedSystem|CPU:cpu|ALU:alu|Mux4                       ;
; 26:1               ; 2 bits    ; 34 LEs        ; 32 LEs               ; 2 LEs                  ; No         ; |mipsBasedSystem|CPU:cpu|mux5:MUX5|Mux16                    ;
; 23:1               ; 2 bits    ; 30 LEs        ; 22 LEs               ; 8 LEs                  ; No         ; |mipsBasedSystem|CPU:cpu|ALU:alu|Mux29                      ;
; 23:1               ; 2 bits    ; 30 LEs        ; 22 LEs               ; 8 LEs                  ; No         ; |mipsBasedSystem|CPU:cpu|ALU:alu|Mux2                       ;
; 24:1               ; 2 bits    ; 32 LEs        ; 22 LEs               ; 10 LEs                 ; No         ; |mipsBasedSystem|CPU:cpu|ALU:alu|Mux1                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:cpu|ALU:alu|lpm_divide:Mod0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_kcm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:cpu|ALU:alu|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------+
; Parameter Name         ; Value          ; Type                                   ;
+------------------------+----------------+----------------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                                ;
; LPM_WIDTHD             ; 32             ; Untyped                                ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                ;
; LPM_PIPELINE           ; 0              ; Untyped                                ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                ;
; CBXI_PARAMETER         ; lpm_divide_hkm ; Untyped                                ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                         ;
+------------------------+----------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: CPU:cpu|ALU:alu|lpm_mult:Mult0     ;
+------------------------------------------------+--------------+---------------------+
; Parameter Name                                 ; Value        ; Type                ;
+------------------------------------------------+--------------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON           ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF          ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON           ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF          ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 32           ; Untyped             ;
; LPM_WIDTHB                                     ; 32           ; Untyped             ;
; LPM_WIDTHP                                     ; 64           ; Untyped             ;
; LPM_WIDTHR                                     ; 64           ; Untyped             ;
; LPM_WIDTHS                                     ; 1            ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED     ; Untyped             ;
; LPM_PIPELINE                                   ; 0            ; Untyped             ;
; LATENCY                                        ; 0            ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO           ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO           ; Untyped             ;
; USE_EAB                                        ; OFF          ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5            ; Untyped             ;
; DEVICE_FAMILY                                  ; Cyclone IV E ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL       ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT          ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO         ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0            ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0            ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_7dt     ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx           ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx           ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF          ; Untyped             ;
+------------------------------------------------+--------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                         ;
+---------------------------------------+--------------------------------+
; Name                                  ; Value                          ;
+---------------------------------------+--------------------------------+
; Number of entity instances            ; 1                              ;
; Entity Instance                       ; CPU:cpu|ALU:alu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 32                             ;
;     -- LPM_WIDTHB                     ; 32                             ;
;     -- LPM_WIDTHP                     ; 64                             ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                       ;
;     -- INPUT_A_IS_CONSTANT            ; NO                             ;
;     -- INPUT_B_IS_CONSTANT            ; NO                             ;
;     -- USE_EAB                        ; OFF                            ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                           ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                             ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                             ;
+---------------------------------------+--------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|mux5:MUX5"                                                                                                                                                                ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                            ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in5  ; Input ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|dataMemory:datamem"                                                                                                                                                          ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|zeroVerification:zeroverify"                                                                                                                                                ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; aluOut ; Input ; Warning  ; Input port expression (33 bits) is wider than the input port (32 bits) it drives.  The 1 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "CPU:cpu|ALU:alu"                                                                                                                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is smaller than the port expression (33 bits) it drives.  The 1 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 67                          ;
; cycloneiii_ff         ; 896                         ;
;     ENA               ; 864                         ;
;     ENA SCLR SLD      ; 26                          ;
;     SCLR              ; 1                           ;
;     plain             ; 5                           ;
; cycloneiii_lcell_comb ; 4947                        ;
;     arith             ; 1231                        ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 1200                        ;
;     normal            ; 3716                        ;
;         0 data inputs ; 60                          ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 175                         ;
;         3 data inputs ; 438                         ;
;         4 data inputs ; 3042                        ;
; cycloneiii_mac_mult   ; 3                           ;
; cycloneiii_mac_out    ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 140.50                      ;
; Average LUT depth     ; 102.49                      ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:21     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Apr 17 14:11:08 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off mipsBasedProcessor -c mipsBasedProcessor
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file programcounter.v
    Info (12023): Found entity 1: programCounter File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file pcincrement.v
    Info (12023): Found entity 1: pcIncrement File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/pcIncrement.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file instructionmemory.v
    Info (12023): Found entity 1: instructionMemory File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file registerbank.v
    Info (12023): Found entity 1: registerBank File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/registerBank.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: dataMemory File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/dataMemory.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file zeroverification.v
    Info (12023): Found entity 1: zeroVerification File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/zeroVerification.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file extender26bits.v
    Info (12023): Found entity 1: extender26bits File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender26bits.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file extender16bits.v
    Info (12023): Found entity 1: extender16bits File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender16bits.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file extender11bits.v
    Info (12023): Found entity 1: extender11bits File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender11bits.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file mux1.v
    Info (12023): Found entity 1: mux1 File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux1.v Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: mux2 File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux2.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file mux3.v
    Info (12023): Found entity 1: mux3 File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux3.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file mux4.v
    Info (12023): Found entity 1: mux4 File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux4.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file mux5.v
    Info (12023): Found entity 1: mux5 File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux5.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file mux6.v
    Info (12023): Found entity 1: mux6 File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mux6.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file controlunit.v
    Info (12023): Found entity 1: controlUnit File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/controlUnit.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file iosimu.v
    Info (12023): Found entity 1: ioSimu File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file cpu.v
    Info (12023): Found entity 1: CPU File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file mipsbasedsystem.v
    Info (12023): Found entity 1: mipsBasedSystem File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v Line: 10
Warning (10236): Verilog HDL Implicit Net warning at mipsBasedSystem.v(55): created implicit net for "outctrl" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v Line: 55
Warning (10236): Verilog HDL Implicit Net warning at mipsBasedSystem.v(56): created implicit net for "inctrl" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v Line: 56
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(68): instance has no name File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 68
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(74): instance has no name File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 74
Critical Warning (10846): Verilog HDL Instantiation warning at CPU.v(86): instance has no name File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 86
Info (12127): Elaborating entity "mipsBasedSystem" for the top level hierarchy
Info (12128): Elaborating entity "CPU" for hierarchy "CPU:cpu" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v Line: 45
Info (12128): Elaborating entity "programCounter" for hierarchy "CPU:cpu|programCounter:pc" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 63
Info (12128): Elaborating entity "pcIncrement" for hierarchy "CPU:cpu|pcIncrement:comb_4" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 68
Info (12128): Elaborating entity "instructionMemory" for hierarchy "CPU:cpu|instructionMemory:comb_5" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 74
Warning (10235): Verilog HDL Always Construct warning at instructionMemory.v(24): variable "reset" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 24
Info (10041): Inferred latch for "memory[19][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[19][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[18][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[17][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[16][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[15][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[14][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[13][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[12][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[11][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[10][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[9][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[8][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[7][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[6][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[5][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[4][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[3][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[2][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[1][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][31]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][30]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][29]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][28]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][27]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][26]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][25]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][24]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][23]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][22]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][21]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][20]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][19]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][18]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][17]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][16]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][15]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][14]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][13]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][12]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][11]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][10]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][9]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][8]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][7]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][6]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][5]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][4]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][3]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][2]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][1]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (10041): Inferred latch for "memory[0][0]" at instructionMemory.v(20) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/instructionMemory.v Line: 20
Info (12128): Elaborating entity "registerBank" for hierarchy "CPU:cpu|registerBank:comb_6" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 86
Info (12128): Elaborating entity "ALU" for hierarchy "CPU:cpu|ALU:alu" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 93
Info (12128): Elaborating entity "zeroVerification" for hierarchy "CPU:cpu|zeroVerification:zeroverify" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 98
Info (12128): Elaborating entity "dataMemory" for hierarchy "CPU:cpu|dataMemory:datamem" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 107
Info (12128): Elaborating entity "extender11bits" for hierarchy "CPU:cpu|extender11bits:exxt11" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 112
Warning (10776): Verilog HDL warning at extender11bits.v(15): variable ext in static task or function ext may have unintended latch behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender11bits.v Line: 15
Warning (10241): Verilog HDL Function Declaration warning at extender11bits.v(15): function "ext" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender11bits.v Line: 15
Warning (10030): Net "ext" at extender11bits.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender11bits.v Line: 15
Info (12128): Elaborating entity "extender16bits" for hierarchy "CPU:cpu|extender16bits:exxt16" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 117
Warning (10776): Verilog HDL warning at extender16bits.v(15): variable ext in static task or function ext may have unintended latch behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender16bits.v Line: 15
Warning (10241): Verilog HDL Function Declaration warning at extender16bits.v(15): function "ext" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender16bits.v Line: 15
Warning (10030): Net "ext" at extender16bits.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender16bits.v Line: 15
Info (12128): Elaborating entity "extender26bits" for hierarchy "CPU:cpu|extender26bits:exxt26" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 122
Warning (10776): Verilog HDL warning at extender26bits.v(15): variable ext in static task or function ext may have unintended latch behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender26bits.v Line: 15
Warning (10241): Verilog HDL Function Declaration warning at extender26bits.v(15): function "ext" may return a Don't Care value because its output register may not be assigned a value in every possible path through the function File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender26bits.v Line: 15
Warning (10030): Net "ext" at extender26bits.v(15) has no driver or initial value, using a default initial value '0' File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/extender26bits.v Line: 15
Info (12128): Elaborating entity "mux1" for hierarchy "CPU:cpu|mux1:MUX1" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 129
Info (12128): Elaborating entity "mux2" for hierarchy "CPU:cpu|mux2:MUX2" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 137
Info (12128): Elaborating entity "mux3" for hierarchy "CPU:cpu|mux3:MUX3" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 144
Info (12128): Elaborating entity "mux4" for hierarchy "CPU:cpu|mux4:MUX4" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 152
Info (12128): Elaborating entity "mux5" for hierarchy "CPU:cpu|mux5:MUX5" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 163
Info (12128): Elaborating entity "mux6" for hierarchy "CPU:cpu|mux6:MUX6" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 170
Info (12128): Elaborating entity "controlUnit" for hierarchy "controlUnit:ctrlUnit" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v Line: 61
Info (12128): Elaborating entity "ioSimu" for hierarchy "ioSimu:io" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/mipsBasedSystem.v Line: 70
Warning (10240): Verilog HDL Always Construct warning at ioSimu.v(23): inferring latch(es) for variable "forCPU", which holds its previous value in one or more paths through the always construct File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Warning (10240): Verilog HDL Always Construct warning at ioSimu.v(23): inferring latch(es) for variable "externalOut", which holds its previous value in one or more paths through the always construct File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[31]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[30]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[29]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[28]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[27]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[26]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[25]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[24]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[23]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[22]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[21]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[20]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[19]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[18]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[17]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[16]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[15]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[14]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[13]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[12]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[11]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[10]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[9]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[8]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[7]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[6]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[5]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[4]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[3]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[2]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[1]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "externalOut[0]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[31]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[30]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[29]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[28]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[27]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[26]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[25]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[24]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[23]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[22]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[21]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[20]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[19]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[18]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[17]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[16]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[15]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[14]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[13]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[12]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[11]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[10]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[9]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[8]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[7]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[6]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[5]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[4]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[3]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[2]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[1]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Info (10041): Inferred latch for "forCPU[0]" at ioSimu.v(23) File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "CPU:cpu|aluout[0]" is missing source, defaulting to GND File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/CPU.v Line: 46
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:cpu|ALU:alu|Mod0" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v Line: 40
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "CPU:cpu|ALU:alu|Div0" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v Line: 37
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "CPU:cpu|ALU:alu|Mult0" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v Line: 34
Info (12130): Elaborated megafunction instantiation "CPU:cpu|ALU:alu|lpm_divide:Mod0" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v Line: 40
Info (12133): Instantiated megafunction "CPU:cpu|ALU:alu|lpm_divide:Mod0" with the following parameter: File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v Line: 40
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_kcm.tdf
    Info (12023): Found entity 1: lpm_divide_kcm File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/lpm_divide_kcm.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9nh File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/sign_div_unsign_9nh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf
    Info (12023): Found entity 1: alt_u_div_6af File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/alt_u_div_6af.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/add_sub_7pc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/add_sub_8pc.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "CPU:cpu|ALU:alu|lpm_divide:Div0" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v Line: 37
Info (12133): Instantiated megafunction "CPU:cpu|ALU:alu|lpm_divide:Div0" with the following parameter: File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v Line: 37
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "32"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf
    Info (12023): Found entity 1: lpm_divide_hkm File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/lpm_divide_hkm.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "CPU:cpu|ALU:alu|lpm_mult:Mult0" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v Line: 34
Info (12133): Instantiated megafunction "CPU:cpu|ALU:alu|lpm_mult:Mult0" with the following parameter: File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ALU.v Line: 34
    Info (12134): Parameter "LPM_WIDTHA" = "32"
    Info (12134): Parameter "LPM_WIDTHB" = "32"
    Info (12134): Parameter "LPM_WIDTHP" = "64"
    Info (12134): Parameter "LPM_WIDTHR" = "64"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf
    Info (12023): Found entity 1: mult_7dt File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/mult_7dt.tdf Line: 31
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following DSP element node(s):
        Warning (14320): Synthesized away node "CPU:cpu|ALU:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/mult_7dt.tdf Line: 67
        Warning (14320): Synthesized away node "CPU:cpu|ALU:alu|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8" File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/db/mult_7dt.tdf Line: 91
Warning (12241): 4 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (13014): Ignored 84 buffer(s)
    Info (13019): Ignored 84 SOFT buffer(s)
Warning (13012): Latch ioSimu:io|externalOut[31] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[30] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[29] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[28] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[27] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[18] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[15] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[14] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[13] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[10] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[9] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[8] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[7] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[6] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[5] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[4] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[3] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[2] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[1] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Warning (13012): Latch ioSimu:io|externalOut[0] has unsafe behavior File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/ioSimu.v Line: 23
    Warning (13013): Ports D and ENA on the latch are fed by the same signal CPU:cpu|programCounter:pc|Addr[27] File: C:/Users/ferav/Documents/Unifesp/ECOMP---UNIFESP/ECOMP - Full Computer Dev. Laboratories/mipsBasedProcessor/programCounter.v Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 5032 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 32 output pins
    Info (21061): Implemented 4959 logic cells
    Info (21062): Implemented 6 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings
    Info: Peak virtual memory: 4803 megabytes
    Info: Processing ended: Fri Apr 17 14:11:40 2020
    Info: Elapsed time: 00:00:32
    Info: Total CPU time (on all processors): 00:00:42


