Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Fri Nov 17 20:14:07 2017
| Host         : KAT-B320 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file machine_timing_summary_routed.rpt -rpx machine_timing_summary_routed.rpx
| Design       : machine
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: PS2Clk (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: clk100hz_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: clk50Mhz_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[29]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[31]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: cnt_reg[9]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: states_machine1/FSM_sequential_state_p_reg[0]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: states_machine1/FSM_sequential_state_p_reg[1]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: states_machine1/FSM_sequential_state_p_reg[2]/Q (HIGH)

 There are 56 register/latch pins with no clock driven by root clock pin: states_machine1/FSM_sequential_state_p_reg[3]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: states_machine1/FSM_sequential_state_p_reg[4]/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: vgacontroller/clk_25MHz_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[0]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[10]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[2]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[3]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[4]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vgacontroller/hcounter_reg[9]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[10]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[1]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[2]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[3]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[5]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[6]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[7]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[8]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: vgacontroller/vcounter_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 230 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There is 1 combinational latch loop in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.883        0.000                      0                   65        0.261        0.000                      0                   65        4.500        0.000                       0                    42  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.356        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    42  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.883        0.000                      0                   32        2.259        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.356ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.356ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.641ns  (logic 2.148ns (81.343%)  route 0.493ns (18.657%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.738     5.259    clk_IBUF_BUFG
    SLICE_X55Y106        FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_fdce_C_Q)         0.456     5.715 r  cnt_reg[1]/Q
                         net (fo=2, routed)           0.493     6.208    cnt_reg[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.882 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    cnt_reg[0]_i_1_n_2
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    cnt_reg[4]_i_1_n_2
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cnt_reg[8]_i_1_n_2
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    cnt_reg[12]_i_1_n_2
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    cnt_reg[16]_i_1_n_2
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.452    cnt_reg[20]_i_1_n_2
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    cnt_reg[24]_i_1_n_2
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.900 r  cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.900    cnt_reg[28]_i_1_n_8
    SLICE_X55Y113        FDCE                                         r  cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.608    14.949    clk_IBUF_BUFG
    SLICE_X55Y113        FDCE                                         r  cnt_reg[29]/C
                         clock pessimism              0.280    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X55Y113        FDCE (Setup_fdce_C_D)        0.062    15.256    cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  7.356    

Slack (MET) :             7.377ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.620ns  (logic 2.127ns (81.193%)  route 0.493ns (18.807%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.738     5.259    clk_IBUF_BUFG
    SLICE_X55Y106        FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_fdce_C_Q)         0.456     5.715 r  cnt_reg[1]/Q
                         net (fo=2, routed)           0.493     6.208    cnt_reg[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.882 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    cnt_reg[0]_i_1_n_2
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    cnt_reg[4]_i_1_n_2
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cnt_reg[8]_i_1_n_2
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    cnt_reg[12]_i_1_n_2
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    cnt_reg[16]_i_1_n_2
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.452    cnt_reg[20]_i_1_n_2
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    cnt_reg[24]_i_1_n_2
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.879 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.879    cnt_reg[28]_i_1_n_6
    SLICE_X55Y113        FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.608    14.949    clk_IBUF_BUFG
    SLICE_X55Y113        FDCE                                         r  cnt_reg[31]/C
                         clock pessimism              0.280    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X55Y113        FDCE (Setup_fdce_C_D)        0.062    15.256    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -7.879    
  -------------------------------------------------------------------
                         slack                                  7.377    

Slack (MET) :             7.451ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.546ns  (logic 2.053ns (80.646%)  route 0.493ns (19.354%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.738     5.259    clk_IBUF_BUFG
    SLICE_X55Y106        FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_fdce_C_Q)         0.456     5.715 r  cnt_reg[1]/Q
                         net (fo=2, routed)           0.493     6.208    cnt_reg[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.882 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    cnt_reg[0]_i_1_n_2
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    cnt_reg[4]_i_1_n_2
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cnt_reg[8]_i_1_n_2
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    cnt_reg[12]_i_1_n_2
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    cnt_reg[16]_i_1_n_2
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.452    cnt_reg[20]_i_1_n_2
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    cnt_reg[24]_i_1_n_2
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.805 r  cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.805    cnt_reg[28]_i_1_n_7
    SLICE_X55Y113        FDCE                                         r  cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.608    14.949    clk_IBUF_BUFG
    SLICE_X55Y113        FDCE                                         r  cnt_reg[30]/C
                         clock pessimism              0.280    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X55Y113        FDCE (Setup_fdce_C_D)        0.062    15.256    cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -7.805    
  -------------------------------------------------------------------
                         slack                                  7.451    

Slack (MET) :             7.467ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.530ns  (logic 2.037ns (80.524%)  route 0.493ns (19.476%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 14.949 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.738     5.259    clk_IBUF_BUFG
    SLICE_X55Y106        FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_fdce_C_Q)         0.456     5.715 r  cnt_reg[1]/Q
                         net (fo=2, routed)           0.493     6.208    cnt_reg[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.882 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    cnt_reg[0]_i_1_n_2
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    cnt_reg[4]_i_1_n_2
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cnt_reg[8]_i_1_n_2
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    cnt_reg[12]_i_1_n_2
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    cnt_reg[16]_i_1_n_2
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.452    cnt_reg[20]_i_1_n_2
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.566    cnt_reg[24]_i_1_n_2
    SLICE_X55Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.789 r  cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.789    cnt_reg[28]_i_1_n_9
    SLICE_X55Y113        FDCE                                         r  cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.608    14.949    clk_IBUF_BUFG
    SLICE_X55Y113        FDCE                                         r  cnt_reg[28]/C
                         clock pessimism              0.280    15.229    
                         clock uncertainty           -0.035    15.194    
    SLICE_X55Y113        FDCE (Setup_fdce_C_D)        0.062    15.256    cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.256    
                         arrival time                          -7.789    
  -------------------------------------------------------------------
                         slack                                  7.467    

Slack (MET) :             7.471ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 2.034ns (80.501%)  route 0.493ns (19.499%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.738     5.259    clk_IBUF_BUFG
    SLICE_X55Y106        FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_fdce_C_Q)         0.456     5.715 r  cnt_reg[1]/Q
                         net (fo=2, routed)           0.493     6.208    cnt_reg[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.882 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    cnt_reg[0]_i_1_n_2
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    cnt_reg[4]_i_1_n_2
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cnt_reg[8]_i_1_n_2
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    cnt_reg[12]_i_1_n_2
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    cnt_reg[16]_i_1_n_2
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.452    cnt_reg[20]_i_1_n_2
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.786 r  cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.786    cnt_reg[24]_i_1_n_8
    SLICE_X55Y112        FDCE                                         r  cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.609    14.950    clk_IBUF_BUFG
    SLICE_X55Y112        FDCE                                         r  cnt_reg[25]/C
                         clock pessimism              0.280    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X55Y112        FDCE (Setup_fdce_C_D)        0.062    15.257    cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -7.786    
  -------------------------------------------------------------------
                         slack                                  7.471    

Slack (MET) :             7.492ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 2.013ns (80.337%)  route 0.493ns (19.663%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.738     5.259    clk_IBUF_BUFG
    SLICE_X55Y106        FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_fdce_C_Q)         0.456     5.715 r  cnt_reg[1]/Q
                         net (fo=2, routed)           0.493     6.208    cnt_reg[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.882 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    cnt_reg[0]_i_1_n_2
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    cnt_reg[4]_i_1_n_2
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cnt_reg[8]_i_1_n_2
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    cnt_reg[12]_i_1_n_2
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    cnt_reg[16]_i_1_n_2
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.452    cnt_reg[20]_i_1_n_2
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.765 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.765    cnt_reg[24]_i_1_n_6
    SLICE_X55Y112        FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.609    14.950    clk_IBUF_BUFG
    SLICE_X55Y112        FDCE                                         r  cnt_reg[27]/C
                         clock pessimism              0.280    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X55Y112        FDCE (Setup_fdce_C_D)        0.062    15.257    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -7.765    
  -------------------------------------------------------------------
                         slack                                  7.492    

Slack (MET) :             7.566ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 1.939ns (79.739%)  route 0.493ns (20.261%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.738     5.259    clk_IBUF_BUFG
    SLICE_X55Y106        FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_fdce_C_Q)         0.456     5.715 r  cnt_reg[1]/Q
                         net (fo=2, routed)           0.493     6.208    cnt_reg[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.882 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    cnt_reg[0]_i_1_n_2
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    cnt_reg[4]_i_1_n_2
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cnt_reg[8]_i_1_n_2
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    cnt_reg[12]_i_1_n_2
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    cnt_reg[16]_i_1_n_2
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.452    cnt_reg[20]_i_1_n_2
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.691 r  cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.691    cnt_reg[24]_i_1_n_7
    SLICE_X55Y112        FDCE                                         r  cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.609    14.950    clk_IBUF_BUFG
    SLICE_X55Y112        FDCE                                         r  cnt_reg[26]/C
                         clock pessimism              0.280    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X55Y112        FDCE (Setup_fdce_C_D)        0.062    15.257    cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -7.691    
  -------------------------------------------------------------------
                         slack                                  7.566    

Slack (MET) :             7.582ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.923ns (79.605%)  route 0.493ns (20.395%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.738     5.259    clk_IBUF_BUFG
    SLICE_X55Y106        FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_fdce_C_Q)         0.456     5.715 r  cnt_reg[1]/Q
                         net (fo=2, routed)           0.493     6.208    cnt_reg[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.882 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    cnt_reg[0]_i_1_n_2
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    cnt_reg[4]_i_1_n_2
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cnt_reg[8]_i_1_n_2
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    cnt_reg[12]_i_1_n_2
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    cnt_reg[16]_i_1_n_2
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.452    cnt_reg[20]_i_1_n_2
    SLICE_X55Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.675 r  cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.675    cnt_reg[24]_i_1_n_9
    SLICE_X55Y112        FDCE                                         r  cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.609    14.950    clk_IBUF_BUFG
    SLICE_X55Y112        FDCE                                         r  cnt_reg[24]/C
                         clock pessimism              0.280    15.230    
                         clock uncertainty           -0.035    15.195    
    SLICE_X55Y112        FDCE (Setup_fdce_C_D)        0.062    15.257    cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         15.257    
                         arrival time                          -7.675    
  -------------------------------------------------------------------
                         slack                                  7.582    

Slack (MET) :             7.586ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.920ns (79.579%)  route 0.493ns (20.421%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.738     5.259    clk_IBUF_BUFG
    SLICE_X55Y106        FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_fdce_C_Q)         0.456     5.715 r  cnt_reg[1]/Q
                         net (fo=2, routed)           0.493     6.208    cnt_reg[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.882 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    cnt_reg[0]_i_1_n_2
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    cnt_reg[4]_i_1_n_2
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cnt_reg[8]_i_1_n_2
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    cnt_reg[12]_i_1_n_2
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    cnt_reg[16]_i_1_n_2
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.672 r  cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.672    cnt_reg[20]_i_1_n_8
    SLICE_X55Y111        FDCE                                         r  cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.610    14.951    clk_IBUF_BUFG
    SLICE_X55Y111        FDCE                                         r  cnt_reg[21]/C
                         clock pessimism              0.280    15.231    
                         clock uncertainty           -0.035    15.196    
    SLICE_X55Y111        FDCE (Setup_fdce_C_D)        0.062    15.258    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  7.586    

Slack (MET) :             7.607ns  (required time - arrival time)
  Source:                 cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 1.899ns (79.400%)  route 0.493ns (20.600%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.951ns = ( 14.951 - 10.000 ) 
    Source Clock Delay      (SCD):    5.259ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.738     5.259    clk_IBUF_BUFG
    SLICE_X55Y106        FDCE                                         r  cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_fdce_C_Q)         0.456     5.715 r  cnt_reg[1]/Q
                         net (fo=2, routed)           0.493     6.208    cnt_reg[1]
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.882 r  cnt_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.882    cnt_reg[0]_i_1_n_2
    SLICE_X55Y107        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.996 r  cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.996    cnt_reg[4]_i_1_n_2
    SLICE_X55Y108        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.110 r  cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.110    cnt_reg[8]_i_1_n_2
    SLICE_X55Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.224 r  cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.224    cnt_reg[12]_i_1_n_2
    SLICE_X55Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.338    cnt_reg[16]_i_1_n_2
    SLICE_X55Y111        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.651 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.651    cnt_reg[20]_i_1_n_6
    SLICE_X55Y111        FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.610    14.951    clk_IBUF_BUFG
    SLICE_X55Y111        FDCE                                         r  cnt_reg[23]/C
                         clock pessimism              0.280    15.231    
                         clock uncertainty           -0.035    15.196    
    SLICE_X55Y111        FDCE (Setup_fdce_C_D)        0.062    15.258    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         15.258    
                         arrival time                          -7.651    
  -------------------------------------------------------------------
                         slack                                  7.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 cnt_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.645     1.529    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  cnt_reg[15]/Q
                         net (fo=2, routed)           0.117     1.787    cnt_reg[15]
    SLICE_X55Y109        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    cnt_reg[12]_i_1_n_6
    SLICE_X55Y109        FDCE                                         r  cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.918     2.046    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[15]/C
                         clock pessimism             -0.517     1.529    
    SLICE_X55Y109        FDCE (Hold_fdce_C_D)         0.105     1.634    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 cnt_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.645     1.529    clk_IBUF_BUFG
    SLICE_X55Y108        FDCE                                         r  cnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y108        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  cnt_reg[11]/Q
                         net (fo=2, routed)           0.119     1.789    cnt_reg[11]
    SLICE_X55Y108        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    cnt_reg[8]_i_1_n_6
    SLICE_X55Y108        FDCE                                         r  cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.918     2.046    clk_IBUF_BUFG
    SLICE_X55Y108        FDCE                                         r  cnt_reg[11]/C
                         clock pessimism             -0.517     1.529    
    SLICE_X55Y108        FDCE (Hold_fdce_C_D)         0.105     1.634    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk50Mhz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk50Mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.580     1.463    clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  clk50Mhz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     1.604 f  clk50Mhz_reg/Q
                         net (fo=19, routed)          0.168     1.772    clk50Mhz_reg_n_2
    SLICE_X5Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  clk50Mhz_i_1/O
                         net (fo=1, routed)           0.000     1.817    clk50Mhz_i_1_n_2
    SLICE_X5Y24          FDRE                                         r  clk50Mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.848     1.975    clk_IBUF_BUFG
    SLICE_X5Y24          FDRE                                         r  clk50Mhz_reg/C
                         clock pessimism             -0.512     1.463    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.091     1.554    clk50Mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.644     1.528    clk_IBUF_BUFG
    SLICE_X55Y110        FDCE                                         r  cnt_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y110        FDCE (Prop_fdce_C_Q)         0.141     1.669 r  cnt_reg[19]/Q
                         net (fo=2, routed)           0.120     1.789    cnt_reg[19]
    SLICE_X55Y110        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    cnt_reg[16]_i_1_n_6
    SLICE_X55Y110        FDCE                                         r  cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.917     2.045    clk_IBUF_BUFG
    SLICE_X55Y110        FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.517     1.528    
    SLICE_X55Y110        FDCE (Hold_fdce_C_D)         0.105     1.633    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.645     1.529    clk_IBUF_BUFG
    SLICE_X55Y107        FDCE                                         r  cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  cnt_reg[7]/Q
                         net (fo=2, routed)           0.120     1.790    cnt_reg[7]
    SLICE_X55Y107        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.898 r  cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.898    cnt_reg[4]_i_1_n_6
    SLICE_X55Y107        FDCE                                         r  cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.918     2.046    clk_IBUF_BUFG
    SLICE_X55Y107        FDCE                                         r  cnt_reg[7]/C
                         clock pessimism             -0.517     1.529    
    SLICE_X55Y107        FDCE (Hold_fdce_C_D)         0.105     1.634    cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.644     1.528    clk_IBUF_BUFG
    SLICE_X55Y111        FDCE                                         r  cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y111        FDCE (Prop_fdce_C_Q)         0.141     1.669 r  cnt_reg[23]/Q
                         net (fo=2, routed)           0.120     1.789    cnt_reg[23]
    SLICE_X55Y111        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.897 r  cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.897    cnt_reg[20]_i_1_n_6
    SLICE_X55Y111        FDCE                                         r  cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.917     2.045    clk_IBUF_BUFG
    SLICE_X55Y111        FDCE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.517     1.528    
    SLICE_X55Y111        FDCE (Hold_fdce_C_D)         0.105     1.633    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.897    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.646     1.530    clk_IBUF_BUFG
    SLICE_X55Y106        FDCE                                         r  cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y106        FDCE (Prop_fdce_C_Q)         0.141     1.671 r  cnt_reg[3]/Q
                         net (fo=2, routed)           0.120     1.791    cnt_reg[3]
    SLICE_X55Y106        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.899 r  cnt_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.899    cnt_reg[0]_i_1_n_6
    SLICE_X55Y106        FDCE                                         r  cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.919     2.047    clk_IBUF_BUFG
    SLICE_X55Y106        FDCE                                         r  cnt_reg[3]/C
                         clock pessimism             -0.517     1.530    
    SLICE_X55Y106        FDCE (Hold_fdce_C_D)         0.105     1.635    cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.642     1.526    clk_IBUF_BUFG
    SLICE_X55Y113        FDCE                                         r  cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y113        FDCE (Prop_fdce_C_Q)         0.141     1.667 r  cnt_reg[31]/Q
                         net (fo=2, routed)           0.120     1.787    cnt_reg[31]
    SLICE_X55Y113        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.895 r  cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.895    cnt_reg[28]_i_1_n_6
    SLICE_X55Y113        FDCE                                         r  cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.914     2.042    clk_IBUF_BUFG
    SLICE_X55Y113        FDCE                                         r  cnt_reg[31]/C
                         clock pessimism             -0.516     1.526    
    SLICE_X55Y113        FDCE (Hold_fdce_C_D)         0.105     1.631    cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 cnt_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.643     1.527    clk_IBUF_BUFG
    SLICE_X55Y112        FDCE                                         r  cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y112        FDCE (Prop_fdce_C_Q)         0.141     1.668 r  cnt_reg[27]/Q
                         net (fo=2, routed)           0.120     1.788    cnt_reg[27]
    SLICE_X55Y112        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.896 r  cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.896    cnt_reg[24]_i_1_n_6
    SLICE_X55Y112        FDCE                                         r  cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.915     2.043    clk_IBUF_BUFG
    SLICE_X55Y112        FDCE                                         r  cnt_reg[27]/C
                         clock pessimism             -0.516     1.527    
    SLICE_X55Y112        FDCE (Hold_fdce_C_D)         0.105     1.632    cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 cnt_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.645     1.529    clk_IBUF_BUFG
    SLICE_X55Y108        FDCE                                         r  cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y108        FDCE (Prop_fdce_C_Q)         0.141     1.670 r  cnt_reg[8]/Q
                         net (fo=2, routed)           0.114     1.784    cnt_reg[8]
    SLICE_X55Y108        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.899 r  cnt_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.899    cnt_reg[8]_i_1_n_9
    SLICE_X55Y108        FDCE                                         r  cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.918     2.046    clk_IBUF_BUFG
    SLICE_X55Y108        FDCE                                         r  cnt_reg[8]/C
                         clock pessimism             -0.517     1.529    
    SLICE_X55Y108        FDCE (Hold_fdce_C_D)         0.105     1.634    cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y24    clk50Mhz_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y106  cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y108  cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y108  cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y109  cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y109  cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y109  cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y109  cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X55Y110  cnt_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y112  cnt_reg[24]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y112  cnt_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y112  cnt_reg[26]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y112  cnt_reg[27]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y113  cnt_reg[28]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y113  cnt_reg[29]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y113  cnt_reg[30]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y113  cnt_reg[31]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    clk50Mhz_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y113  cnt_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y24    clk50Mhz_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y106  cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y108  cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y108  cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y109  cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y109  cnt_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y109  cnt_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y109  cnt_reg[15]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y110  cnt_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y110  cnt_reg[17]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.883ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.259ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 1.741ns (26.175%)  route 4.910ns (73.825%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.737     5.258    clk_IBUF_BUFG
    SLICE_X55Y107        FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.602     6.316    cnt_reg[5]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.440 r  n_1_13681_BUFG_inst_i_13/O
                         net (fo=1, routed)           0.000     6.440    n_1_13681_BUFG_inst_i_13_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.973 r  n_1_13681_BUFG_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.973    n_1_13681_BUFG_inst_i_6_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.319 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           2.376     9.696    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.282     9.978 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          1.932    11.910    n_1_13681_BUFG
    SLICE_X55Y108        FDCE                                         f  cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.612    14.953    clk_IBUF_BUFG
    SLICE_X55Y108        FDCE                                         r  cnt_reg[10]/C
                         clock pessimism              0.280    15.233    
                         clock uncertainty           -0.035    15.198    
    SLICE_X55Y108        FDCE (Recov_fdce_C_CLR)     -0.405    14.793    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.651ns  (logic 1.741ns (26.175%)  route 4.910ns (73.825%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.737     5.258    clk_IBUF_BUFG
    SLICE_X55Y107        FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.602     6.316    cnt_reg[5]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.440 r  n_1_13681_BUFG_inst_i_13/O
                         net (fo=1, routed)           0.000     6.440    n_1_13681_BUFG_inst_i_13_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.973 r  n_1_13681_BUFG_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.973    n_1_13681_BUFG_inst_i_6_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.319 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           2.376     9.696    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.282     9.978 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          1.932    11.910    n_1_13681_BUFG
    SLICE_X55Y108        FDCE                                         f  cnt_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.612    14.953    clk_IBUF_BUFG
    SLICE_X55Y108        FDCE                                         r  cnt_reg[11]/C
                         clock pessimism              0.280    15.233    
                         clock uncertainty           -0.035    15.198    
    SLICE_X55Y108        FDCE (Recov_fdce_C_CLR)     -0.405    14.793    cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         14.793    
                         arrival time                         -11.910    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.741ns (26.179%)  route 4.909ns (73.821%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.737     5.258    clk_IBUF_BUFG
    SLICE_X55Y107        FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.602     6.316    cnt_reg[5]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.440 r  n_1_13681_BUFG_inst_i_13/O
                         net (fo=1, routed)           0.000     6.440    n_1_13681_BUFG_inst_i_13_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.973 r  n_1_13681_BUFG_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.973    n_1_13681_BUFG_inst_i_6_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.319 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           2.376     9.696    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.282     9.978 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          1.931    11.909    n_1_13681_BUFG
    SLICE_X55Y109        FDCE                                         f  cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    14.952    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[12]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X55Y109        FDCE (Recov_fdce_C_CLR)     -0.405    14.792    cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[13]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.741ns (26.179%)  route 4.909ns (73.821%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.737     5.258    clk_IBUF_BUFG
    SLICE_X55Y107        FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.602     6.316    cnt_reg[5]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.440 r  n_1_13681_BUFG_inst_i_13/O
                         net (fo=1, routed)           0.000     6.440    n_1_13681_BUFG_inst_i_13_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.973 r  n_1_13681_BUFG_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.973    n_1_13681_BUFG_inst_i_6_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.319 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           2.376     9.696    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.282     9.978 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          1.931    11.909    n_1_13681_BUFG
    SLICE_X55Y109        FDCE                                         f  cnt_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    14.952    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[13]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X55Y109        FDCE (Recov_fdce_C_CLR)     -0.405    14.792    cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[14]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.741ns (26.179%)  route 4.909ns (73.821%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.737     5.258    clk_IBUF_BUFG
    SLICE_X55Y107        FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.602     6.316    cnt_reg[5]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.440 r  n_1_13681_BUFG_inst_i_13/O
                         net (fo=1, routed)           0.000     6.440    n_1_13681_BUFG_inst_i_13_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.973 r  n_1_13681_BUFG_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.973    n_1_13681_BUFG_inst_i_6_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.319 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           2.376     9.696    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.282     9.978 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          1.931    11.909    n_1_13681_BUFG
    SLICE_X55Y109        FDCE                                         f  cnt_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    14.952    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[14]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X55Y109        FDCE (Recov_fdce_C_CLR)     -0.405    14.792    cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[15]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.741ns (26.179%)  route 4.909ns (73.821%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.737     5.258    clk_IBUF_BUFG
    SLICE_X55Y107        FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.602     6.316    cnt_reg[5]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.440 r  n_1_13681_BUFG_inst_i_13/O
                         net (fo=1, routed)           0.000     6.440    n_1_13681_BUFG_inst_i_13_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.973 r  n_1_13681_BUFG_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.973    n_1_13681_BUFG_inst_i_6_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.319 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           2.376     9.696    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.282     9.978 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          1.931    11.909    n_1_13681_BUFG
    SLICE_X55Y109        FDCE                                         f  cnt_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    14.952    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[15]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X55Y109        FDCE (Recov_fdce_C_CLR)     -0.405    14.792    cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.741ns (26.179%)  route 4.909ns (73.821%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.737     5.258    clk_IBUF_BUFG
    SLICE_X55Y107        FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.602     6.316    cnt_reg[5]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.440 r  n_1_13681_BUFG_inst_i_13/O
                         net (fo=1, routed)           0.000     6.440    n_1_13681_BUFG_inst_i_13_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.973 r  n_1_13681_BUFG_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.973    n_1_13681_BUFG_inst_i_6_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.319 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           2.376     9.696    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.282     9.978 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          1.931    11.909    n_1_13681_BUFG
    SLICE_X55Y110        FDCE                                         f  cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    14.952    clk_IBUF_BUFG
    SLICE_X55Y110        FDCE                                         r  cnt_reg[16]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X55Y110        FDCE (Recov_fdce_C_CLR)     -0.405    14.792    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.741ns (26.179%)  route 4.909ns (73.821%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.737     5.258    clk_IBUF_BUFG
    SLICE_X55Y107        FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.602     6.316    cnt_reg[5]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.440 r  n_1_13681_BUFG_inst_i_13/O
                         net (fo=1, routed)           0.000     6.440    n_1_13681_BUFG_inst_i_13_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.973 r  n_1_13681_BUFG_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.973    n_1_13681_BUFG_inst_i_6_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.319 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           2.376     9.696    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.282     9.978 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          1.931    11.909    n_1_13681_BUFG
    SLICE_X55Y110        FDCE                                         f  cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    14.952    clk_IBUF_BUFG
    SLICE_X55Y110        FDCE                                         r  cnt_reg[17]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X55Y110        FDCE (Recov_fdce_C_CLR)     -0.405    14.792    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.741ns (26.179%)  route 4.909ns (73.821%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.737     5.258    clk_IBUF_BUFG
    SLICE_X55Y107        FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.602     6.316    cnt_reg[5]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.440 r  n_1_13681_BUFG_inst_i_13/O
                         net (fo=1, routed)           0.000     6.440    n_1_13681_BUFG_inst_i_13_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.973 r  n_1_13681_BUFG_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.973    n_1_13681_BUFG_inst_i_6_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.319 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           2.376     9.696    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.282     9.978 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          1.931    11.909    n_1_13681_BUFG
    SLICE_X55Y110        FDCE                                         f  cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    14.952    clk_IBUF_BUFG
    SLICE_X55Y110        FDCE                                         r  cnt_reg[18]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X55Y110        FDCE (Recov_fdce_C_CLR)     -0.405    14.792    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  2.883    

Slack (MET) :             2.883ns  (required time - arrival time)
  Source:                 cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.650ns  (logic 1.741ns (26.179%)  route 4.909ns (73.821%))
  Logic Levels:           5  (BUFG=1 CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 14.952 - 10.000 ) 
    Source Clock Delay      (SCD):    5.258ns
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.737     5.258    clk_IBUF_BUFG
    SLICE_X55Y107        FDCE                                         r  cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y107        FDCE (Prop_fdce_C_Q)         0.456     5.714 f  cnt_reg[5]/Q
                         net (fo=2, routed)           0.602     6.316    cnt_reg[5]
    SLICE_X54Y108        LUT3 (Prop_lut3_I0_O)        0.124     6.440 r  n_1_13681_BUFG_inst_i_13/O
                         net (fo=1, routed)           0.000     6.440    n_1_13681_BUFG_inst_i_13_n_2
    SLICE_X54Y108        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     6.973 r  n_1_13681_BUFG_inst_i_6/CO[3]
                         net (fo=1, routed)           0.000     6.973    n_1_13681_BUFG_inst_i_6_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.090 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.090    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.319 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           2.376     9.696    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.282     9.978 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          1.931    11.909    n_1_13681_BUFG
    SLICE_X55Y110        FDCE                                         f  cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          1.611    14.952    clk_IBUF_BUFG
    SLICE_X55Y110        FDCE                                         r  cnt_reg[19]/C
                         clock pessimism              0.280    15.232    
                         clock uncertainty           -0.035    15.197    
    SLICE_X55Y110        FDCE (Recov_fdce_C_CLR)     -0.405    14.792    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         14.792    
                         arrival time                         -11.909    
  -------------------------------------------------------------------
                         slack                                  2.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.488ns (22.366%)  route 1.694ns (77.634%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.645     1.529    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.141     1.670 f  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.737    cnt_reg[14]
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.045     1.782 r  n_1_13681_BUFG_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    n_1_13681_BUFG_inst_i_10_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.927 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.927    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.993 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           0.921     2.914    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.005 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          0.706     3.711    n_1_13681_BUFG
    SLICE_X55Y110        FDCE                                         f  cnt_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.917     2.045    clk_IBUF_BUFG
    SLICE_X55Y110        FDCE                                         r  cnt_reg[16]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.452    cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.488ns (22.366%)  route 1.694ns (77.634%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.645     1.529    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.141     1.670 f  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.737    cnt_reg[14]
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.045     1.782 r  n_1_13681_BUFG_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    n_1_13681_BUFG_inst_i_10_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.927 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.927    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.993 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           0.921     2.914    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.005 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          0.706     3.711    n_1_13681_BUFG
    SLICE_X55Y110        FDCE                                         f  cnt_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.917     2.045    clk_IBUF_BUFG
    SLICE_X55Y110        FDCE                                         r  cnt_reg[17]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.452    cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.488ns (22.366%)  route 1.694ns (77.634%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.645     1.529    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.141     1.670 f  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.737    cnt_reg[14]
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.045     1.782 r  n_1_13681_BUFG_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    n_1_13681_BUFG_inst_i_10_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.927 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.927    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.993 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           0.921     2.914    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.005 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          0.706     3.711    n_1_13681_BUFG
    SLICE_X55Y110        FDCE                                         f  cnt_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.917     2.045    clk_IBUF_BUFG
    SLICE_X55Y110        FDCE                                         r  cnt_reg[18]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.452    cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.488ns (22.366%)  route 1.694ns (77.634%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.645     1.529    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.141     1.670 f  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.737    cnt_reg[14]
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.045     1.782 r  n_1_13681_BUFG_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    n_1_13681_BUFG_inst_i_10_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.927 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.927    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.993 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           0.921     2.914    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.005 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          0.706     3.711    n_1_13681_BUFG
    SLICE_X55Y110        FDCE                                         f  cnt_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.917     2.045    clk_IBUF_BUFG
    SLICE_X55Y110        FDCE                                         r  cnt_reg[19]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X55Y110        FDCE (Remov_fdce_C_CLR)     -0.092     1.452    cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[20]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.488ns (22.366%)  route 1.694ns (77.634%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.645     1.529    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.141     1.670 f  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.737    cnt_reg[14]
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.045     1.782 r  n_1_13681_BUFG_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    n_1_13681_BUFG_inst_i_10_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.927 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.927    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.993 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           0.921     2.914    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.005 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          0.706     3.711    n_1_13681_BUFG
    SLICE_X55Y111        FDCE                                         f  cnt_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.917     2.045    clk_IBUF_BUFG
    SLICE_X55Y111        FDCE                                         r  cnt_reg[20]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X55Y111        FDCE (Remov_fdce_C_CLR)     -0.092     1.452    cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[21]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.488ns (22.366%)  route 1.694ns (77.634%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.645     1.529    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.141     1.670 f  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.737    cnt_reg[14]
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.045     1.782 r  n_1_13681_BUFG_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    n_1_13681_BUFG_inst_i_10_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.927 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.927    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.993 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           0.921     2.914    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.005 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          0.706     3.711    n_1_13681_BUFG
    SLICE_X55Y111        FDCE                                         f  cnt_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.917     2.045    clk_IBUF_BUFG
    SLICE_X55Y111        FDCE                                         r  cnt_reg[21]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X55Y111        FDCE (Remov_fdce_C_CLR)     -0.092     1.452    cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.488ns (22.366%)  route 1.694ns (77.634%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.645     1.529    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.141     1.670 f  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.737    cnt_reg[14]
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.045     1.782 r  n_1_13681_BUFG_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    n_1_13681_BUFG_inst_i_10_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.927 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.927    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.993 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           0.921     2.914    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.005 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          0.706     3.711    n_1_13681_BUFG
    SLICE_X55Y111        FDCE                                         f  cnt_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.917     2.045    clk_IBUF_BUFG
    SLICE_X55Y111        FDCE                                         r  cnt_reg[22]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X55Y111        FDCE (Remov_fdce_C_CLR)     -0.092     1.452    cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.182ns  (logic 0.488ns (22.366%)  route 1.694ns (77.634%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.645     1.529    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.141     1.670 f  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.737    cnt_reg[14]
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.045     1.782 r  n_1_13681_BUFG_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    n_1_13681_BUFG_inst_i_10_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.927 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.927    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.993 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           0.921     2.914    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.005 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          0.706     3.711    n_1_13681_BUFG
    SLICE_X55Y111        FDCE                                         f  cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.917     2.045    clk_IBUF_BUFG
    SLICE_X55Y111        FDCE                                         r  cnt_reg[23]/C
                         clock pessimism             -0.501     1.544    
    SLICE_X55Y111        FDCE (Remov_fdce_C_CLR)     -0.092     1.452    cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.452    
                         arrival time                           3.711    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.488ns (22.345%)  route 1.696ns (77.655%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.645     1.529    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.141     1.670 f  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.737    cnt_reg[14]
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.045     1.782 r  n_1_13681_BUFG_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    n_1_13681_BUFG_inst_i_10_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.927 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.927    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.993 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           0.921     2.914    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.005 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          0.708     3.713    n_1_13681_BUFG
    SLICE_X55Y106        FDCE                                         f  cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.919     2.047    clk_IBUF_BUFG
    SLICE_X55Y106        FDCE                                         r  cnt_reg[0]/C
                         clock pessimism             -0.501     1.546    
    SLICE_X55Y106        FDCE (Remov_fdce_C_CLR)     -0.092     1.454    cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.454    
                         arrival time                           3.713    
  -------------------------------------------------------------------
                         slack                                  2.259    

Slack (MET) :             2.259ns  (arrival time - required time)
  Source:                 cnt_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cnt_reg[10]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.183ns  (logic 0.488ns (22.356%)  route 1.695ns (77.644%))
  Logic Levels:           4  (BUFG=1 CARRY4=2 LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.645     1.529    clk_IBUF_BUFG
    SLICE_X55Y109        FDCE                                         r  cnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y109        FDCE (Prop_fdce_C_Q)         0.141     1.670 f  cnt_reg[14]/Q
                         net (fo=2, routed)           0.067     1.737    cnt_reg[14]
    SLICE_X54Y109        LUT3 (Prop_lut3_I1_O)        0.045     1.782 r  n_1_13681_BUFG_inst_i_10/O
                         net (fo=1, routed)           0.000     1.782    n_1_13681_BUFG_inst_i_10_n_2
    SLICE_X54Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145     1.927 r  n_1_13681_BUFG_inst_i_2/CO[3]
                         net (fo=1, routed)           0.000     1.927    n_1_13681_BUFG_inst_i_2_n_2
    SLICE_X54Y110        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.066     1.993 f  n_1_13681_BUFG_inst_i_1/CO[2]
                         net (fo=1, routed)           0.921     2.914    n_1_13681_BUFG_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.005 f  n_1_13681_BUFG_inst/O
                         net (fo=33, routed)          0.707     3.712    n_1_13681_BUFG
    SLICE_X55Y108        FDCE                                         f  cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=41, routed)          0.918     2.046    clk_IBUF_BUFG
    SLICE_X55Y108        FDCE                                         r  cnt_reg[10]/C
                         clock pessimism             -0.501     1.545    
    SLICE_X55Y108        FDCE (Remov_fdce_C_CLR)     -0.092     1.453    cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.453    
                         arrival time                           3.712    
  -------------------------------------------------------------------
                         slack                                  2.259    





