#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x146d9f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14430e0 .scope module, "Top" "Top" 3 10;
 .timescale 0 0;
v0x14a3ac0_0 .var "in", 4 0;
v0x14a3bf0_0 .net "seg_ones", 6 0, L_0x14ace50;  1 drivers
v0x14a3d00_0 .net "seg_tens", 6 0, L_0x14aad90;  1 drivers
S_0x1443270 .scope task, "check" "check" 4 12, 4 12 0, S_0x14430e0;
 .timescale 0 0;
v0x1480a90_0 .var "in_", 4 0;
v0x1480200_0 .var "seg_ones_", 6 0;
v0x147f970_0 .var "seg_tens_", 6 0;
TD_Top.check ;
    %load/vec4 v0x14a2f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14a30f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14a30f0_0, 0, 32;
    %load/vec4 v0x1480a90_0;
    %store/vec4 v0x14a3ac0_0, 0, 5;
    %delay 8, 0;
    %load/vec4 v0x14a3010_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 4 26 "$display", "%3d: %b (%d) > %b %b", v0x14a2e60_0, v0x14a3ac0_0, v0x14a3ac0_0, v0x14a3d00_0, v0x14a3bf0_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x147f970_0;
    %load/vec4 v0x14a3d00_0;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0x14a3010_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 4 32 "$display", "\000" {0 0 0};
    %vpi_call/w 4 33 "$display", "ERROR: Value on output port %s is incorrect on cycle %0d", "seg_tens", v0x14a2e60_0 {0 0 0};
    %vpi_call/w 4 35 "$display", " - actual value   : %b", v0x14a3d00_0 {0 0 0};
    %vpi_call/w 4 36 "$display", " - expected value : %b", v0x147f970_0 {0 0 0};
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a2f40_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a33e0_0, 0, 1;
T_0.5 ;
    %load/vec4 v0x1480200_0;
    %load/vec4 v0x14a3bf0_0;
    %cmp/ne;
    %jmp/0xz  T_0.8, 6;
    %load/vec4 v0x14a3010_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.10, 4;
    %vpi_call/w 4 33 "$display", "\000" {0 0 0};
    %vpi_call/w 4 34 "$display", "ERROR: Value on output port %s is incorrect on cycle %0d", "seg_ones", v0x14a2e60_0 {0 0 0};
    %vpi_call/w 4 36 "$display", " - actual value   : %b", v0x14a3bf0_0 {0 0 0};
    %vpi_call/w 4 37 "$display", " - expected value : %b", v0x1480200_0 {0 0 0};
T_0.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a2f40_0, 0, 1;
    %jmp T_0.9;
T_0.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a33e0_0, 0, 1;
T_0.9 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x149b9c0 .scope module, "dut" "DisplayOpt_GL" 3 26, 5 12 0, S_0x14430e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 7 "seg_tens";
    .port_info 2 /OUTPUT 7 "seg_ones";
v0x14a1e10_0 .net "in", 4 0, v0x14a3ac0_0;  1 drivers
v0x14a1ed0_0 .net "ones_bcd", 3 0, L_0x14a5ee0;  1 drivers
v0x14a1f70_0 .net "seg_ones", 6 0, L_0x14ace50;  alias, 1 drivers
v0x14a2010_0 .net "seg_tens", 6 0, L_0x14aad90;  alias, 1 drivers
v0x14a20b0_0 .net "tens_bcd", 3 0, L_0x14a9ac0;  1 drivers
S_0x149bc10 .scope module, "bcd_converter" "BinaryToBinCodedDec_GL" 5 22, 6 10 0, S_0x149b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in";
    .port_info 1 /OUTPUT 4 "tens";
    .port_info 2 /OUTPUT 4 "ones";
L_0x14a4170 .functor NOT 1, L_0x14a3df0, C4<0>, C4<0>, C4<0>;
L_0x14a4210 .functor NOT 1, L_0x14a3e90, C4<0>, C4<0>, C4<0>;
L_0x14a42d0 .functor NOT 1, L_0x14a3f30, C4<0>, C4<0>, C4<0>;
L_0x14a4390 .functor NOT 1, L_0x14a3fd0, C4<0>, C4<0>, C4<0>;
L_0x14a4480 .functor NOT 1, L_0x14a40a0, C4<0>, C4<0>, C4<0>;
L_0x14a4540/0/0 .functor AND 1, L_0x14a4170, L_0x14a4210, L_0x14a42d0, L_0x14a4390;
L_0x14a4540/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a4540 .functor AND 1, L_0x14a4540/0/0, L_0x14a4540/0/4, C4<1>, C4<1>;
L_0x14a4730/0/0 .functor AND 1, L_0x14a4170, L_0x14a4210, L_0x14a42d0, L_0x14a3fd0;
L_0x14a4730/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a4730 .functor AND 1, L_0x14a4730/0/0, L_0x14a4730/0/4, C4<1>, C4<1>;
L_0x14a47f0/0/0 .functor AND 1, L_0x14a4170, L_0x14a4210, L_0x14a42d0, L_0x14a3fd0;
L_0x14a47f0/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a47f0 .functor AND 1, L_0x14a47f0/0/0, L_0x14a47f0/0/4, C4<1>, C4<1>;
L_0x14a4b80/0/0 .functor AND 1, L_0x14a4170, L_0x14a4210, L_0x14a3f30, L_0x14a4390;
L_0x14a4b80/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a4b80 .functor AND 1, L_0x14a4b80/0/0, L_0x14a4b80/0/4, C4<1>, C4<1>;
L_0x14a4bf0/0/0 .functor AND 1, L_0x14a4170, L_0x14a4210, L_0x14a3f30, L_0x14a4390;
L_0x14a4bf0/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a4bf0 .functor AND 1, L_0x14a4bf0/0/0, L_0x14a4bf0/0/4, C4<1>, C4<1>;
L_0x14a4e20/0/0 .functor AND 1, L_0x14a4170, L_0x14a4210, L_0x14a3f30, L_0x14a3fd0;
L_0x14a4e20/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a4e20 .functor AND 1, L_0x14a4e20/0/0, L_0x14a4e20/0/4, C4<1>, C4<1>;
L_0x14a4f60/0/0 .functor AND 1, L_0x14a4170, L_0x14a4210, L_0x14a3f30, L_0x14a3fd0;
L_0x14a4f60/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a4f60 .functor AND 1, L_0x14a4f60/0/0, L_0x14a4f60/0/4, C4<1>, C4<1>;
L_0x14a52a0/0/0 .functor AND 1, L_0x14a4170, L_0x14a3e90, L_0x14a42d0, L_0x14a4390;
L_0x14a52a0/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a52a0 .functor AND 1, L_0x14a52a0/0/0, L_0x14a52a0/0/4, C4<1>, C4<1>;
L_0x14a5380/0/0 .functor AND 1, L_0x14a4170, L_0x14a3e90, L_0x14a42d0, L_0x14a4390;
L_0x14a5380/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a5380 .functor AND 1, L_0x14a5380/0/0, L_0x14a5380/0/4, C4<1>, C4<1>;
L_0x14a5230/0/0 .functor AND 1, L_0x14a4170, L_0x14a3e90, L_0x14a42d0, L_0x14a3fd0;
L_0x14a5230/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a5230 .functor AND 1, L_0x14a5230/0/0, L_0x14a5230/0/4, C4<1>, C4<1>;
L_0x14a5550/0/0 .functor AND 1, L_0x14a4170, L_0x14a3e90, L_0x14a42d0, L_0x14a3fd0;
L_0x14a5550/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a5550 .functor AND 1, L_0x14a5550/0/0, L_0x14a5550/0/4, C4<1>, C4<1>;
L_0x14a59f0/0/0 .functor AND 1, L_0x14a4170, L_0x14a3e90, L_0x14a3f30, L_0x14a4390;
L_0x14a59f0/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a59f0 .functor AND 1, L_0x14a59f0/0/0, L_0x14a59f0/0/4, C4<1>, C4<1>;
L_0x14a5ad0/0/0 .functor AND 1, L_0x14a4170, L_0x14a3e90, L_0x14a3f30, L_0x14a4390;
L_0x14a5ad0/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a5ad0 .functor AND 1, L_0x14a5ad0/0/0, L_0x14a5ad0/0/4, C4<1>, C4<1>;
L_0x14a5960/0/0 .functor AND 1, L_0x14a4170, L_0x14a3e90, L_0x14a3f30, L_0x14a3fd0;
L_0x14a5960/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a5960 .functor AND 1, L_0x14a5960/0/0, L_0x14a5960/0/4, C4<1>, C4<1>;
L_0x14a4ed0/0/0 .functor AND 1, L_0x14a4170, L_0x14a3e90, L_0x14a3f30, L_0x14a3fd0;
L_0x14a4ed0/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a4ed0 .functor AND 1, L_0x14a4ed0/0/0, L_0x14a4ed0/0/4, C4<1>, C4<1>;
L_0x14a6430/0/0 .functor AND 1, L_0x14a3df0, L_0x14a4210, L_0x14a42d0, L_0x14a4390;
L_0x14a6430/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a6430 .functor AND 1, L_0x14a6430/0/0, L_0x14a6430/0/4, C4<1>, C4<1>;
L_0x14a6510/0/0 .functor AND 1, L_0x14a3df0, L_0x14a4210, L_0x14a42d0, L_0x14a4390;
L_0x14a6510/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a6510 .functor AND 1, L_0x14a6510/0/0, L_0x14a6510/0/4, C4<1>, C4<1>;
L_0x14a66b0/0/0 .functor AND 1, L_0x14a3df0, L_0x14a4210, L_0x14a42d0, L_0x14a3fd0;
L_0x14a66b0/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a66b0 .functor AND 1, L_0x14a66b0/0/0, L_0x14a66b0/0/4, C4<1>, C4<1>;
L_0x14a6790/0/0 .functor AND 1, L_0x14a3df0, L_0x14a4210, L_0x14a42d0, L_0x14a3fd0;
L_0x14a6790/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a6790 .functor AND 1, L_0x14a6790/0/0, L_0x14a6790/0/4, C4<1>, C4<1>;
L_0x14a6940/0/0 .functor AND 1, L_0x14a3df0, L_0x14a4210, L_0x14a3f30, L_0x14a4390;
L_0x14a6940/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a6940 .functor AND 1, L_0x14a6940/0/0, L_0x14a6940/0/4, C4<1>, C4<1>;
L_0x14a6a20/0/0 .functor AND 1, L_0x14a3df0, L_0x14a4210, L_0x14a3f30, L_0x14a4390;
L_0x14a6a20/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a6a20 .functor AND 1, L_0x14a6a20/0/0, L_0x14a6a20/0/4, C4<1>, C4<1>;
L_0x14a6be0/0/0 .functor AND 1, L_0x14a3df0, L_0x14a4210, L_0x14a3f30, L_0x14a3fd0;
L_0x14a6be0/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a6be0 .functor AND 1, L_0x14a6be0/0/0, L_0x14a6be0/0/4, C4<1>, C4<1>;
L_0x14a6cc0/0/0 .functor AND 1, L_0x14a3df0, L_0x14a4210, L_0x14a3f30, L_0x14a3fd0;
L_0x14a6cc0/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a6cc0 .functor AND 1, L_0x14a6cc0/0/0, L_0x14a6cc0/0/4, C4<1>, C4<1>;
L_0x14a70a0/0/0 .functor AND 1, L_0x14a3df0, L_0x14a3e90, L_0x14a42d0, L_0x14a4390;
L_0x14a70a0/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a70a0 .functor AND 1, L_0x14a70a0/0/0, L_0x14a70a0/0/4, C4<1>, C4<1>;
L_0x14a7180/0/0 .functor AND 1, L_0x14a3df0, L_0x14a3e90, L_0x14a42d0, L_0x14a4390;
L_0x14a7180/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a7180 .functor AND 1, L_0x14a7180/0/0, L_0x14a7180/0/4, C4<1>, C4<1>;
L_0x14a7360/0/0 .functor AND 1, L_0x14a3df0, L_0x14a3e90, L_0x14a42d0, L_0x14a3fd0;
L_0x14a7360/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a7360 .functor AND 1, L_0x14a7360/0/0, L_0x14a7360/0/4, C4<1>, C4<1>;
L_0x14a7440/0/0 .functor AND 1, L_0x14a3df0, L_0x14a3e90, L_0x14a42d0, L_0x14a3fd0;
L_0x14a7440/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a7440 .functor AND 1, L_0x14a7440/0/0, L_0x14a7440/0/4, C4<1>, C4<1>;
L_0x14a7c60/0/0 .functor AND 1, L_0x14a3df0, L_0x14a3e90, L_0x14a3f30, L_0x14a4390;
L_0x14a7c60/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a7c60 .functor AND 1, L_0x14a7c60/0/0, L_0x14a7c60/0/4, C4<1>, C4<1>;
L_0x14a7d40/0/0 .functor AND 1, L_0x14a3df0, L_0x14a3e90, L_0x14a3f30, L_0x14a4390;
L_0x14a7d40/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a7d40 .functor AND 1, L_0x14a7d40/0/0, L_0x14a7d40/0/4, C4<1>, C4<1>;
L_0x14a5dd0/0/0 .functor AND 1, L_0x14a3df0, L_0x14a3e90, L_0x14a3f30, L_0x14a3fd0;
L_0x14a5dd0/0/4 .functor AND 1, L_0x14a4480, C4<1>, C4<1>, C4<1>;
L_0x14a5dd0 .functor AND 1, L_0x14a5dd0/0/0, L_0x14a5dd0/0/4, C4<1>, C4<1>;
L_0x14a7b50/0/0 .functor AND 1, L_0x14a3df0, L_0x14a3e90, L_0x14a3f30, L_0x14a3fd0;
L_0x14a7b50/0/4 .functor AND 1, L_0x14a40a0, C4<1>, C4<1>, C4<1>;
L_0x14a7b50 .functor AND 1, L_0x14a7b50/0/0, L_0x14a7b50/0/4, C4<1>, C4<1>;
L_0x14a5ff0/0/0 .functor OR 1, L_0x14a52a0, L_0x14a5380, L_0x14a66b0, L_0x14a6790;
L_0x14a5ff0/0/4 .functor OR 1, L_0x14a7c60, L_0x14a7d40, C4<0>, C4<0>;
L_0x14a5ff0 .functor OR 1, L_0x14a5ff0/0/0, L_0x14a5ff0/0/4, C4<0>, C4<0>;
L_0x14a8660/0/0 .functor OR 1, L_0x14a4b80, L_0x14a4bf0, L_0x14a4e20, L_0x14a4f60;
L_0x14a8660/0/4 .functor OR 1, L_0x14a5960, L_0x14a4ed0, L_0x14a6430, L_0x14a6510;
L_0x14a8660/0/8 .functor OR 1, L_0x14a70a0, L_0x14a7180, L_0x14a7360, L_0x14a7440;
L_0x14a8660 .functor OR 1, L_0x14a8660/0/0, L_0x14a8660/0/4, L_0x14a8660/0/8, C4<0>;
L_0x14a8de0/0/0 .functor OR 1, L_0x14a4730, L_0x14a47f0, L_0x14a4e20, L_0x14a4f60;
L_0x14a8de0/0/4 .functor OR 1, L_0x14a59f0, L_0x14a5ad0, L_0x14a6430, L_0x14a6510;
L_0x14a8de0/0/8 .functor OR 1, L_0x14a6be0, L_0x14a6cc0, L_0x14a7360, L_0x14a7440;
L_0x14a8de0 .functor OR 1, L_0x14a8de0/0/0, L_0x14a8de0/0/4, L_0x14a8de0/0/8, C4<0>;
L_0x14a9190/0/0 .functor OR 1, L_0x14a4540, L_0x14a47f0, L_0x14a4bf0, L_0x14a4f60;
L_0x14a9190/0/4 .functor OR 1, L_0x14a5380, L_0x14a5550, L_0x14a5ad0, L_0x14a4ed0;
L_0x14a9190/0/8 .functor OR 1, L_0x14a6510, L_0x14a6790, L_0x14a6a20, L_0x14a6cc0;
L_0x14a9190/0/12 .functor OR 1, L_0x14a7180, L_0x14a7440, L_0x14a7d40, L_0x14a7b50;
L_0x14a9190 .functor OR 1, L_0x14a9190/0/0, L_0x14a9190/0/4, L_0x14a9190/0/8, L_0x14a9190/0/12;
L_0x14a93f0/0/0 .functor OR 1, L_0x14a6940, L_0x14a6a20, L_0x14a6be0, L_0x14a6cc0;
L_0x14a93f0/0/4 .functor OR 1, L_0x14a70a0, L_0x14a7180, L_0x14a7360, L_0x14a7440;
L_0x14a93f0/0/8 .functor OR 1, L_0x14a7c60, L_0x14a7d40, L_0x14a5dd0, L_0x14a7b50;
L_0x14a93f0 .functor OR 1, L_0x14a93f0/0/0, L_0x14a93f0/0/4, L_0x14a93f0/0/8, C4<0>;
L_0x14a95b0/0/0 .functor OR 1, L_0x14a5230, L_0x14a5550, L_0x14a59f0, L_0x14a5ad0;
L_0x14a95b0/0/4 .functor OR 1, L_0x14a5960, L_0x14a4ed0, L_0x14a6430, L_0x14a6510;
L_0x14a95b0/0/8 .functor OR 1, L_0x14a66b0, L_0x14a6790, L_0x14a5dd0, L_0x14a7b50;
L_0x14a95b0 .functor OR 1, L_0x14a95b0/0/0, L_0x14a95b0/0/4, L_0x14a95b0/0/8, C4<0>;
v0x147f080_0 .net *"_ivl_47", 0 0, L_0x14a5ff0;  1 drivers
v0x147ec30_0 .net *"_ivl_50", 0 0, L_0x14a8660;  1 drivers
v0x147e4b0_0 .net *"_ivl_53", 0 0, L_0x14a8de0;  1 drivers
v0x149bf40_0 .net *"_ivl_56", 0 0, L_0x14a9190;  1 drivers
v0x149c020_0 .net *"_ivl_60", 0 0, L_0x14a93f0;  1 drivers
v0x149c150_0 .net *"_ivl_63", 0 0, L_0x14a95b0;  1 drivers
L_0x7f3f1dfd9018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149c230_0 .net/2u *"_ivl_67", 0 0, L_0x7f3f1dfd9018;  1 drivers
L_0x7f3f1dfd9060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149c310_0 .net/2u *"_ivl_72", 0 0, L_0x7f3f1dfd9060;  1 drivers
v0x149c3f0_0 .net "a", 0 0, L_0x14a3df0;  1 drivers
v0x149c4b0_0 .net "b", 0 0, L_0x14a3e90;  1 drivers
v0x149c570_0 .net "c", 0 0, L_0x14a3f30;  1 drivers
v0x149c630_0 .net "d", 0 0, L_0x14a3fd0;  1 drivers
v0x149c6f0_0 .net "d0", 0 0, L_0x14a4540;  1 drivers
v0x149c7b0_0 .net "d1", 0 0, L_0x14a4730;  1 drivers
v0x149c870_0 .net "d10", 0 0, L_0x14a5550;  1 drivers
v0x149c930_0 .net "d11", 0 0, L_0x14a59f0;  1 drivers
v0x149c9f0_0 .net "d12", 0 0, L_0x14a5ad0;  1 drivers
v0x149cbc0_0 .net "d13", 0 0, L_0x14a5960;  1 drivers
v0x149cc80_0 .net "d14", 0 0, L_0x14a4ed0;  1 drivers
v0x149cd40_0 .net "d15", 0 0, L_0x14a6430;  1 drivers
v0x149ce00_0 .net "d16", 0 0, L_0x14a6510;  1 drivers
v0x149cec0_0 .net "d17", 0 0, L_0x14a66b0;  1 drivers
v0x149cf80_0 .net "d18", 0 0, L_0x14a6790;  1 drivers
v0x149d040_0 .net "d19", 0 0, L_0x14a6940;  1 drivers
v0x149d100_0 .net "d2", 0 0, L_0x14a47f0;  1 drivers
v0x149d1c0_0 .net "d20", 0 0, L_0x14a6a20;  1 drivers
v0x149d280_0 .net "d21", 0 0, L_0x14a6be0;  1 drivers
v0x149d340_0 .net "d22", 0 0, L_0x14a6cc0;  1 drivers
v0x149d400_0 .net "d23", 0 0, L_0x14a70a0;  1 drivers
v0x149d4c0_0 .net "d24", 0 0, L_0x14a7180;  1 drivers
v0x149d580_0 .net "d25", 0 0, L_0x14a7360;  1 drivers
v0x149d640_0 .net "d26", 0 0, L_0x14a7440;  1 drivers
v0x149d700_0 .net "d27", 0 0, L_0x14a7c60;  1 drivers
v0x149d7c0_0 .net "d28", 0 0, L_0x14a7d40;  1 drivers
v0x149d880_0 .net "d29", 0 0, L_0x14a5dd0;  1 drivers
v0x149d940_0 .net "d3", 0 0, L_0x14a4b80;  1 drivers
v0x149da00_0 .net "d30", 0 0, L_0x14a7b50;  1 drivers
v0x149dac0_0 .net "d4", 0 0, L_0x14a4bf0;  1 drivers
v0x149db80_0 .net "d5", 0 0, L_0x14a4e20;  1 drivers
v0x149dc40_0 .net "d6", 0 0, L_0x14a4f60;  1 drivers
v0x149dd00_0 .net "d7", 0 0, L_0x14a52a0;  1 drivers
v0x149ddc0_0 .net "d8", 0 0, L_0x14a5380;  1 drivers
v0x149de80_0 .net "d9", 0 0, L_0x14a5230;  1 drivers
v0x149df40_0 .net "e", 0 0, L_0x14a40a0;  1 drivers
v0x149e000_0 .net "in", 4 0, v0x14a3ac0_0;  alias, 1 drivers
v0x149e0e0_0 .net "n_a", 0 0, L_0x14a4170;  1 drivers
v0x149e1a0_0 .net "n_b", 0 0, L_0x14a4210;  1 drivers
v0x149e260_0 .net "n_c", 0 0, L_0x14a42d0;  1 drivers
v0x149e320_0 .net "n_d", 0 0, L_0x14a4390;  1 drivers
v0x149e3e0_0 .net "n_e", 0 0, L_0x14a4480;  1 drivers
v0x149e4a0_0 .net "ones", 3 0, L_0x14a5ee0;  alias, 1 drivers
v0x149e580_0 .net "tens", 3 0, L_0x14a9ac0;  alias, 1 drivers
L_0x14a3df0 .part v0x14a3ac0_0, 4, 1;
L_0x14a3e90 .part v0x14a3ac0_0, 3, 1;
L_0x14a3f30 .part v0x14a3ac0_0, 2, 1;
L_0x14a3fd0 .part v0x14a3ac0_0, 1, 1;
L_0x14a40a0 .part v0x14a3ac0_0, 0, 1;
L_0x14a5ee0 .concat8 [ 1 1 1 1], L_0x14a9190, L_0x14a8de0, L_0x14a8660, L_0x14a5ff0;
L_0x14a9ac0 .concat8 [ 1 1 1 1], L_0x14a95b0, L_0x14a93f0, L_0x7f3f1dfd9018, L_0x7f3f1dfd9060;
S_0x149e6e0 .scope module, "seg_ones_converter" "BinaryToSevenSegOpt_GL" 5 33, 7 10 0, S_0x149b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 7 "seg";
L_0x14abc00 .functor NOT 1, L_0x14ab980, C4<0>, C4<0>, C4<0>;
L_0x14abc70 .functor NOT 1, L_0x14aba20, C4<0>, C4<0>, C4<0>;
L_0x14abd30 .functor NOT 1, L_0x14abac0, C4<0>, C4<0>, C4<0>;
L_0x14abdf0 .functor NOT 1, L_0x14abb60, C4<0>, C4<0>, C4<0>;
L_0x14abee0 .functor AND 1, L_0x14abc00, L_0x14abc70, L_0x14abd30, L_0x14abb60;
L_0x14ac040 .functor AND 1, L_0x14abc00, L_0x14aba20, L_0x14abd30, L_0x14abdf0;
L_0x14ac140 .functor OR 1, L_0x14abee0, L_0x14ac040, C4<0>, C4<0>;
L_0x14ac250 .functor AND 1, L_0x14abc00, L_0x14aba20, L_0x14abd30, L_0x14abb60;
L_0x14ac310 .functor AND 1, L_0x14abc00, L_0x14aba20, L_0x14abac0, L_0x14abdf0;
L_0x14ac380 .functor OR 1, L_0x14ac250, L_0x14ac310, C4<0>, C4<0>;
L_0x14ac450 .functor AND 1, L_0x14abc00, L_0x14abc70, L_0x14abac0, L_0x14abdf0;
L_0x14ac4c0 .functor AND 1, L_0x14abc70, L_0x14abd30, L_0x14abb60, C4<1>;
L_0x14ac660 .functor AND 1, L_0x14abc00, L_0x14aba20, L_0x14abd30, L_0x14abdf0;
L_0x14ac730 .functor AND 1, L_0x14abc00, L_0x14aba20, L_0x14abac0, L_0x14abb60;
L_0x14ac5f0 .functor OR 1, L_0x14ac4c0, L_0x14ac660, L_0x14ac730, C4<0>;
L_0x14ac8e0 .functor AND 1, L_0x14abc00, L_0x14abb60, C4<1>, C4<1>;
L_0x14ac9e0 .functor AND 1, L_0x14abc70, L_0x14abd30, L_0x14abb60, C4<1>;
L_0x14acb60 .functor AND 1, L_0x14abc00, L_0x14aba20, L_0x14abd30, L_0x14abdf0;
L_0x14acef0 .functor OR 1, L_0x14ac8e0, L_0x14ac9e0, L_0x14acb60, C4<0>;
L_0x14acfc0 .functor AND 1, L_0x14abc00, L_0x14abc70, L_0x14abb60, C4<1>;
L_0x14ad0e0 .functor AND 1, L_0x14abc00, L_0x14abc70, L_0x14abac0, C4<1>;
L_0x14ad180 .functor AND 1, L_0x14abc00, L_0x14abac0, L_0x14abb60, C4<1>;
L_0x14ad310 .functor OR 1, L_0x14acfc0, L_0x14ad0e0, L_0x14ad180, C4<0>;
L_0x14ad4d0 .functor AND 1, L_0x14abc00, L_0x14abc70, L_0x14abd30, C4<1>;
L_0x14ad720 .functor AND 1, L_0x14abc00, L_0x14aba20, L_0x14abac0, L_0x14abb60;
L_0x14adb00 .functor OR 1, L_0x14ad4d0, L_0x14ad720, C4<0>, C4<0>;
v0x149e870_0 .net *"_ivl_15", 0 0, L_0x14ac140;  1 drivers
v0x149e970_0 .net *"_ivl_20", 0 0, L_0x14ac380;  1 drivers
v0x149ea50_0 .net *"_ivl_23", 0 0, L_0x14ac450;  1 drivers
v0x149eb10_0 .net *"_ivl_29", 0 0, L_0x14ac5f0;  1 drivers
v0x149ebf0_0 .net *"_ivl_35", 0 0, L_0x14acef0;  1 drivers
v0x149ed20_0 .net *"_ivl_41", 0 0, L_0x14ad310;  1 drivers
v0x149ee00_0 .net *"_ivl_46", 0 0, L_0x14adb00;  1 drivers
v0x149eee0_0 .net "a", 0 0, L_0x14ab980;  1 drivers
v0x149efa0_0 .net "b", 0 0, L_0x14aba20;  1 drivers
v0x149f060_0 .net "c", 0 0, L_0x14abac0;  1 drivers
v0x149f120_0 .net "d", 0 0, L_0x14abb60;  1 drivers
v0x149f1e0_0 .net "in", 3 0, L_0x14a5ee0;  alias, 1 drivers
v0x149f2a0_0 .net "n_a", 0 0, L_0x14abc00;  1 drivers
v0x149f340_0 .net "n_b", 0 0, L_0x14abc70;  1 drivers
v0x149f400_0 .net "n_c", 0 0, L_0x14abd30;  1 drivers
v0x149f4c0_0 .net "n_d", 0 0, L_0x14abdf0;  1 drivers
v0x149f580_0 .net "seg", 6 0, L_0x14ace50;  alias, 1 drivers
v0x149f660_0 .net "seg0_1", 0 0, L_0x14abee0;  1 drivers
v0x149f720_0 .net "seg0_2", 0 0, L_0x14ac040;  1 drivers
v0x149f7e0_0 .net "seg1_1", 0 0, L_0x14ac250;  1 drivers
v0x149f8a0_0 .net "seg1_2", 0 0, L_0x14ac310;  1 drivers
v0x149f960_0 .net "seg3_1", 0 0, L_0x14ac4c0;  1 drivers
v0x149fa20_0 .net "seg3_2", 0 0, L_0x14ac660;  1 drivers
v0x149fae0_0 .net "seg3_3", 0 0, L_0x14ac730;  1 drivers
v0x149fba0_0 .net "seg4_1", 0 0, L_0x14ac8e0;  1 drivers
v0x149fc60_0 .net "seg4_2", 0 0, L_0x14ac9e0;  1 drivers
v0x149fd20_0 .net "seg4_3", 0 0, L_0x14acb60;  1 drivers
v0x149fde0_0 .net "seg5_1", 0 0, L_0x14acfc0;  1 drivers
v0x149fea0_0 .net "seg5_2", 0 0, L_0x14ad0e0;  1 drivers
v0x149ff60_0 .net "seg5_3", 0 0, L_0x14ad180;  1 drivers
v0x14a0020_0 .net "seg6_1", 0 0, L_0x14ad4d0;  1 drivers
v0x14a00e0_0 .net "seg6_2", 0 0, L_0x14ad720;  1 drivers
L_0x14ab980 .part L_0x14a5ee0, 3, 1;
L_0x14aba20 .part L_0x14a5ee0, 2, 1;
L_0x14abac0 .part L_0x14a5ee0, 1, 1;
L_0x14abb60 .part L_0x14a5ee0, 0, 1;
LS_0x14ace50_0_0 .concat8 [ 1 1 1 1], L_0x14ac140, L_0x14ac380, L_0x14ac450, L_0x14ac5f0;
LS_0x14ace50_0_4 .concat8 [ 1 1 1 0], L_0x14acef0, L_0x14ad310, L_0x14adb00;
L_0x14ace50 .concat8 [ 4 3 0 0], LS_0x14ace50_0_0, LS_0x14ace50_0_4;
S_0x14a0200 .scope module, "seg_tens_converter" "BinaryToSevenSegOpt_GL" 5 28, 7 10 0, S_0x149b9c0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 7 "seg";
L_0x14a9e70 .functor NOT 1, L_0x14a9b60, C4<0>, C4<0>, C4<0>;
L_0x14a9ee0 .functor NOT 1, L_0x14a9c90, C4<0>, C4<0>, C4<0>;
L_0x14a9f50 .functor NOT 1, L_0x14a9d30, C4<0>, C4<0>, C4<0>;
L_0x14a9fc0 .functor NOT 1, L_0x14a9dd0, C4<0>, C4<0>, C4<0>;
L_0x14aa030 .functor AND 1, L_0x14a9e70, L_0x14a9ee0, L_0x14a9f50, L_0x14a9dd0;
L_0x14aa140 .functor AND 1, L_0x14a9e70, L_0x14a9c90, L_0x14a9f50, L_0x14a9fc0;
L_0x14aa200 .functor OR 1, L_0x14aa030, L_0x14aa140, C4<0>, C4<0>;
L_0x14aa310 .functor AND 1, L_0x14a9e70, L_0x14a9c90, L_0x14a9f50, L_0x14a9dd0;
L_0x14aa610 .functor AND 1, L_0x14a9e70, L_0x14a9c90, L_0x14a9d30, L_0x14a9fc0;
L_0x14aa680 .functor OR 1, L_0x14aa310, L_0x14aa610, C4<0>, C4<0>;
L_0x14aa750 .functor AND 1, L_0x14a9e70, L_0x14a9ee0, L_0x14a9d30, L_0x14a9fc0;
L_0x14aa8e0 .functor AND 1, L_0x14a9ee0, L_0x14a9f50, L_0x14a9dd0, C4<1>;
L_0x14aaa50 .functor AND 1, L_0x14a9e70, L_0x14a9c90, L_0x14a9f50, L_0x14a9fc0;
L_0x14aaac0 .functor AND 1, L_0x14a9e70, L_0x14a9c90, L_0x14a9d30, L_0x14a9dd0;
L_0x14aa9e0 .functor OR 1, L_0x14aa8e0, L_0x14aaa50, L_0x14aaac0, C4<0>;
L_0x14aabb0 .functor AND 1, L_0x14a9e70, L_0x14a9dd0, C4<1>, C4<1>;
L_0x14aacb0 .functor AND 1, L_0x14a9ee0, L_0x14a9f50, L_0x14a9dd0, C4<1>;
L_0x14aad20 .functor AND 1, L_0x14a9e70, L_0x14a9c90, L_0x14a9f50, L_0x14a9fc0;
L_0x14aae30 .functor OR 1, L_0x14aabb0, L_0x14aacb0, L_0x14aad20, C4<0>;
L_0x14aaf40 .functor AND 1, L_0x14a9e70, L_0x14a9ee0, L_0x14a9dd0, C4<1>;
L_0x14ab060 .functor AND 1, L_0x14a9e70, L_0x14a9ee0, L_0x14a9d30, C4<1>;
L_0x14ab0d0 .functor AND 1, L_0x14a9e70, L_0x14a9d30, L_0x14a9dd0, C4<1>;
L_0x14ab200 .functor OR 1, L_0x14aaf40, L_0x14ab060, L_0x14ab0d0, C4<0>;
L_0x14ab360 .functor AND 1, L_0x14a9e70, L_0x14a9ee0, L_0x14a9f50, C4<1>;
L_0x14ab4a0 .functor AND 1, L_0x14a9e70, L_0x14a9c90, L_0x14a9d30, L_0x14a9dd0;
L_0x14ab740 .functor OR 1, L_0x14ab360, L_0x14ab4a0, C4<0>, C4<0>;
v0x14a0390_0 .net *"_ivl_15", 0 0, L_0x14aa200;  1 drivers
v0x14a0470_0 .net *"_ivl_20", 0 0, L_0x14aa680;  1 drivers
v0x14a0550_0 .net *"_ivl_23", 0 0, L_0x14aa750;  1 drivers
v0x14a0610_0 .net *"_ivl_29", 0 0, L_0x14aa9e0;  1 drivers
v0x14a06f0_0 .net *"_ivl_35", 0 0, L_0x14aae30;  1 drivers
v0x14a0820_0 .net *"_ivl_41", 0 0, L_0x14ab200;  1 drivers
v0x14a0900_0 .net *"_ivl_46", 0 0, L_0x14ab740;  1 drivers
v0x14a09e0_0 .net "a", 0 0, L_0x14a9b60;  1 drivers
v0x14a0aa0_0 .net "b", 0 0, L_0x14a9c90;  1 drivers
v0x14a0b60_0 .net "c", 0 0, L_0x14a9d30;  1 drivers
v0x14a0c20_0 .net "d", 0 0, L_0x14a9dd0;  1 drivers
v0x14a0ce0_0 .net "in", 3 0, L_0x14a9ac0;  alias, 1 drivers
v0x14a0da0_0 .net "n_a", 0 0, L_0x14a9e70;  1 drivers
v0x14a0e40_0 .net "n_b", 0 0, L_0x14a9ee0;  1 drivers
v0x14a0f00_0 .net "n_c", 0 0, L_0x14a9f50;  1 drivers
v0x14a0fc0_0 .net "n_d", 0 0, L_0x14a9fc0;  1 drivers
v0x14a1080_0 .net "seg", 6 0, L_0x14aad90;  alias, 1 drivers
v0x14a1270_0 .net "seg0_1", 0 0, L_0x14aa030;  1 drivers
v0x14a1330_0 .net "seg0_2", 0 0, L_0x14aa140;  1 drivers
v0x14a13f0_0 .net "seg1_1", 0 0, L_0x14aa310;  1 drivers
v0x14a14b0_0 .net "seg1_2", 0 0, L_0x14aa610;  1 drivers
v0x14a1570_0 .net "seg3_1", 0 0, L_0x14aa8e0;  1 drivers
v0x14a1630_0 .net "seg3_2", 0 0, L_0x14aaa50;  1 drivers
v0x14a16f0_0 .net "seg3_3", 0 0, L_0x14aaac0;  1 drivers
v0x14a17b0_0 .net "seg4_1", 0 0, L_0x14aabb0;  1 drivers
v0x14a1870_0 .net "seg4_2", 0 0, L_0x14aacb0;  1 drivers
v0x14a1930_0 .net "seg4_3", 0 0, L_0x14aad20;  1 drivers
v0x14a19f0_0 .net "seg5_1", 0 0, L_0x14aaf40;  1 drivers
v0x14a1ab0_0 .net "seg5_2", 0 0, L_0x14ab060;  1 drivers
v0x14a1b70_0 .net "seg5_3", 0 0, L_0x14ab0d0;  1 drivers
v0x14a1c30_0 .net "seg6_1", 0 0, L_0x14ab360;  1 drivers
v0x14a1cf0_0 .net "seg6_2", 0 0, L_0x14ab4a0;  1 drivers
L_0x14a9b60 .part L_0x14a9ac0, 3, 1;
L_0x14a9c90 .part L_0x14a9ac0, 2, 1;
L_0x14a9d30 .part L_0x14a9ac0, 1, 1;
L_0x14a9dd0 .part L_0x14a9ac0, 0, 1;
LS_0x14aad90_0_0 .concat8 [ 1 1 1 1], L_0x14aa200, L_0x14aa680, L_0x14aa750, L_0x14aa9e0;
LS_0x14aad90_0_4 .concat8 [ 1 1 1 0], L_0x14aae30, L_0x14ab200, L_0x14ab740;
L_0x14aad90 .concat8 [ 4 3 0 0], LS_0x14aad90_0_0, LS_0x14aad90_0_4;
S_0x14a2270 .scope module, "t" "CombinationalTestUtils" 3 16, 8 26 0, S_0x14430e0;
 .timescale 0 0;
P_0x14a2450 .param/l "outputs_undefined" 1 8 37, +C4<00000000000000000000000000000001>;
v0x14a2d80_0 .var "clk", 0 0;
v0x14a2e60_0 .var/2s "cycles", 31 0;
v0x14a2f40_0 .var "failed", 0 0;
v0x14a3010_0 .var/2s "n", 31 0;
v0x14a30f0_0 .var/2s "num_checks", 31 0;
v0x14a3220_0 .var/2s "num_test_cases_failed", 31 0;
v0x14a3300_0 .var/2s "num_test_cases_passed", 31 0;
v0x14a33e0_0 .var "passed", 0 0;
v0x14a34a0_0 .var "rst", 0 0;
v0x14a3560_0 .var/2s "seed", 31 0;
v0x14a3640_0 .var/str "vcd_filename";
E_0x1405100 .event posedge, v0x14a2d80_0;
S_0x14a2510 .scope task, "test_bench_begin" "test_bench_begin" 8 102, 8 102 0, S_0x14a2270;
 .timescale 0 0;
TD_Top.t.test_bench_begin ;
    %vpi_call/w 8 103 "$display", "\000" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a3300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a3220_0, 0, 32;
    %end;
S_0x14a26f0 .scope task, "test_bench_end" "test_bench_end" 8 112, 8 112 0, S_0x14a2270;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %load/vec4 v0x14a3010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.12, 5;
    %load/vec4 v0x14a3010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.14, 4;
    %vpi_call/w 8 115 "$write", "\012" {0 0 0};
T_2.14 ;
    %vpi_call/w 8 116 "$display", "num_test_cases_passed = %2d", v0x14a3300_0 {0 0 0};
    %vpi_call/w 8 117 "$display", "num_test_cases_failed = %2d", v0x14a3220_0 {0 0 0};
    %vpi_call/w 8 118 "$write", "\012" {0 0 0};
    %jmp T_2.13;
T_2.12 ;
    %vpi_call/w 8 121 "$write", "\012" {0 0 0};
    %load/vec4 v0x14a2f40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.18, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x14a33e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_2.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.16, 8;
    %vpi_call/w 8 123 "$write", "\033[32m", "passed", "\033[0m" {0 0 0};
    %jmp T_2.17;
T_2.16 ;
    %vpi_call/w 8 125 "$write", "\033[31m", "FAILED", "\033[0m" {0 0 0};
T_2.17 ;
    %vpi_call/w 8 127 "$write", " (%3d checks)\012", v0x14a30f0_0 {0 0 0};
    %vpi_call/w 8 129 "$write", "\012" {0 0 0};
T_2.13 ;
    %vpi_call/w 8 131 "$finish" {0 0 0};
    %end;
S_0x14a28f0 .scope task, "test_case_begin" "test_case_begin" 8 138, 8 138 0, S_0x14a2270;
 .timescale 0 0;
v0x14a2b00_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %vpi_call/w 8 139 "$write", "%-40s ", v0x14a2b00_0 {0 0 0};
    %load/vec4 v0x14a3010_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.19, 4;
    %vpi_call/w 8 141 "$write", "\012" {0 0 0};
T_3.19 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x14a3560_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a30f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a2f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a33e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a34a0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a34a0_0, 0, 1;
    %end;
S_0x14a2ba0 .scope task, "test_case_end" "test_case_end" 8 157, 8 157 0, S_0x14a2270;
 .timescale 0 0;
TD_Top.t.test_case_end ;
    %load/vec4 v0x14a2f40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.23, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x14a33e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.21, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14a3300_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14a3300_0, 0, 32;
    %jmp T_4.22;
T_4.21 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14a3220_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x14a3220_0, 0, 32;
T_4.22 ;
    %load/vec4 v0x14a3010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.24, 4;
    %load/vec4 v0x14a2f40_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.28, 4;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x14a33e0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_4.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.26, 8;
    %vpi_call/w 8 166 "$write", "\033[32m", "passed", "\033[0m" {0 0 0};
    %jmp T_4.27;
T_4.26 ;
    %vpi_call/w 8 168 "$write", "\033[31m", "FAILED", "\033[0m" {0 0 0};
T_4.27 ;
    %vpi_call/w 8 170 "$write", " (%3d checks)\012", v0x14a30f0_0 {0 0 0};
T_4.24 ;
    %load/vec4 v0x14a3010_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_4.29, 5;
    %vpi_call/w 8 174 "$display", "\000" {0 0 0};
T_4.29 ;
    %end;
S_0x14a3700 .scope task, "test_case_1_basic" "test_case_1_basic" 4 41, 4 41 0, S_0x14430e0;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x14a2b00_0;
    %fork TD_Top.t.test_case_begin, S_0x14a28f0;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %fork TD_Top.t.test_case_end, S_0x14a2ba0;
    %join;
    %end;
S_0x14a3890 .scope task, "test_case_2_exhaustive" "test_case_2_exhaustive" 4 54, 4 54 0, S_0x14430e0;
 .timescale 0 0;
TD_Top.test_case_2_exhaustive ;
    %pushi/str "test_case_2_exhaustive";
    %store/str v0x14a2b00_0;
    %fork TD_Top.t.test_case_begin, S_0x14a28f0;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 4, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 5, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 6, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 8, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 9, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 24, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 11, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 12, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 13, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 14, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 17, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 18, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 19, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 24, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 20, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 21, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 22, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 24, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 25, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 25, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 18, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 26, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 2, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 27, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 120, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 28, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 29, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 36, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 24, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 30, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 64, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0x1480a90_0, 0, 5;
    %pushi/vec4 48, 0, 7;
    %store/vec4 v0x147f970_0, 0, 7;
    %pushi/vec4 121, 0, 7;
    %store/vec4 v0x1480200_0, 0, 7;
    %fork TD_Top.check, S_0x1443270;
    %join;
    %fork TD_Top.t.test_case_end, S_0x14a2ba0;
    %join;
    %end;
    .scope S_0x14a2270;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a2f40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a33e0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a30f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a3300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a3220_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a3010_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x14a3560_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x14a2270;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a2d80_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x14a2270;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x14a2d80_0;
    %inv;
    %store/vec4 v0x14a2d80_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x14a2270;
T_10 ;
    %vpi_func 8 55 "$value$plusargs" 32, "test-case=%d", v0x14a3010_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a3010_0, 0, 32;
T_10.0 ;
    %vpi_func 8 58 "$value$plusargs" 32, "dump-vcd=%s", v0x14a3640_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call/w 8 59 "$dumpfile", v0x14a3640_0 {0 0 0};
    %vpi_call/w 8 60 "$dumpvars" {0 0 0};
T_10.2 ;
    %end;
    .thread T_10;
    .scope S_0x14a2270;
T_11 ;
    %wait E_0x1405100;
    %load/vec4 v0x14a34a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x14a2e60_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x14a2e60_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x14a2e60_0, 0;
T_11.1 ;
    %load/vec4 v0x14a2e60_0;
    %cmpi/s 9999, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.2, 5;
    %load/vec4 v0x14a3010_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %vpi_call/w 8 85 "$display", "\000" {0 0 0};
T_11.4 ;
    %vpi_call/w 8 86 "$display", "\033[31m", "FAILED", "\033[0m", " (timeout after %0d cycles)\012", v0x14a2e60_0 {0 0 0};
    %vpi_call/w 8 89 "$display", "num_test_cases_passed = %2d", v0x14a3300_0 {0 0 0};
    %load/vec4 v0x14a3220_0;
    %addi 1, 0, 32;
    %vpi_call/w 8 90 "$display", "num_test_cases_failed = %2d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 8 91 "$write", "\012" {0 0 0};
    %vpi_call/w 8 93 "$finish" {0 0 0};
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x14430e0;
T_12 ;
    %fork TD_Top.t.test_bench_begin, S_0x14a2510;
    %join;
    %load/vec4 v0x14a3010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x14a3010_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.2;
    %jmp/0xz  T_12.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x14a3700;
    %join;
T_12.0 ;
    %load/vec4 v0x14a3010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x14a3010_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.5;
    %jmp/0xz  T_12.3, 5;
    %fork TD_Top.test_case_2_exhaustive, S_0x14a3890;
    %join;
T_12.3 ;
    %fork TD_Top.t.test_bench_end, S_0x14a26f0;
    %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "../lab1/test/DisplayOpt_GL-test.v";
    "../lab1/test/Display-test-cases.v";
    "../lab1/DisplayOpt_GL.v";
    "../lab1/BinaryToBinCodedDec_GL.v";
    "../lab1/BinaryToSevenSegOpt_GL.v";
    "../ece2300/ece2300-test.v";
