digraph "0_radare2_f17bfd9f1da05f30f23a4dd05e9d2363e1406948@API" {
"1002694" [label="(Call,op->operands[1].regs[0] << 3 | base)"];
"1002695" [label="(Call,op->operands[1].regs[0] << 3)"];
"1002537" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002173" [label="(Call,a->bits == 64)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002384" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002394" [label="(Call,-1)"];
"1000120" [label="(Call,base = 0)"];
"1002670" [label="(Call,base = 5)"];
"1002681" [label="(Call,getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base)"];
"1002676" [label="(Call,data[l++] = getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base)"];
"1002737" [label="(Call,offset || base)"];
"1002741" [label="(Call,data[l++] = offset)"];
"1002752" [label="(Call,offset >> 8)"];
"1002747" [label="(Call,data[l++] = offset >> 8)"];
"1002760" [label="(Call,offset >> 16)"];
"1002755" [label="(Call,data[l++] = offset >> 16)"];
"1002768" [label="(Call,offset >> 24)"];
"1002763" [label="(Call,data[l++] = offset >> 24)"];
"1002743" [label="(Identifier,data)"];
"1002547" [label="(Identifier,X86R_UNDEFINED)"];
"1002765" [label="(Identifier,data)"];
"1002770" [label="(Literal,24)"];
"1000121" [label="(Identifier,base)"];
"1002736" [label="(ControlStructure,if (offset || base))"];
"1002763" [label="(Call,data[l++] = offset >> 24)"];
"1002764" [label="(Call,data[l++])"];
"1002695" [label="(Call,op->operands[1].regs[0] << 3)"];
"1003216" [label="(MethodReturn,static int)"];
"1002833" [label="(Call,op->operands[1].regs[0] == X86R_EBP)"];
"1002041" [label="(Call,op->operands[1].regs[0])"];
"1002746" [label="(Identifier,offset)"];
"1002755" [label="(Call,data[l++] = offset >> 16)"];
"1002757" [label="(Identifier,data)"];
"1002385" [label="(Call,op->operands[1].regs[0])"];
"1000122" [label="(Literal,0)"];
"1002761" [label="(Identifier,offset)"];
"1002681" [label="(Call,getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base)"];
"1002030" [label="(Call,op->operands[0].reg == X86R_EAX && op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002774" [label="(Call,op->operands[1].regs[1] != X86R_UNDEFINED)"];
"1002177" [label="(Literal,64)"];
"1002671" [label="(Identifier,base)"];
"1002676" [label="(Call,data[l++] = getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base)"];
"1002383" [label="(ControlStructure,if (op->operands[1].regs[0] != -1))"];
"1000104" [label="(MethodParameterIn,ut8 *data)"];
"1002552" [label="(Identifier,a)"];
"1002172" [label="(Call,a->bits == 64 && op->operands[1].regs[0])"];
"1002677" [label="(Call,data[l++])"];
"1002753" [label="(Identifier,offset)"];
"1002395" [label="(Literal,1)"];
"1000120" [label="(Call,base = 0)"];
"1002634" [label="(Identifier,op)"];
"1002173" [label="(Call,a->bits == 64)"];
"1002394" [label="(Call,-1)"];
"1002405" [label="(Identifier,data)"];
"1002749" [label="(Identifier,data)"];
"1002737" [label="(Call,offset || base)"];
"1002536" [label="(ControlStructure,if (op->operands[1].regs[0] == X86R_UNDEFINED))"];
"1002354" [label="(Call,a->bits == 64)"];
"1002741" [label="(Call,data[l++] = offset)"];
"1002740" [label="(Block,)"];
"1002190" [label="(Call,op->operands[1].regs[0] >= X86R_R8)"];
"1002756" [label="(Call,data[l++])"];
"1002706" [label="(Identifier,base)"];
"1002672" [label="(Literal,5)"];
"1002742" [label="(Call,data[l++])"];
"1002754" [label="(Literal,8)"];
"1002882" [label="(Call,op->operands[1].regs[0] == X86R_RIP)"];
"1002696" [label="(Call,op->operands[1].regs[0])"];
"1002714" [label="(Call,getsib (op->operands[1].scale[0]) << 3 | op->operands[1].regs[0])"];
"1002399" [label="(Identifier,data)"];
"1002738" [label="(Identifier,offset)"];
"1002807" [label="(Call,op->operands[1].regs[1] << 3 | op->operands[1].regs[0])"];
"1000125" [label="(Identifier,rex)"];
"1002747" [label="(Call,data[l++] = offset >> 8)"];
"1002040" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002760" [label="(Call,offset >> 16)"];
"1002705" [label="(Literal,3)"];
"1002537" [label="(Call,op->operands[1].regs[0] == X86R_UNDEFINED)"];
"1002670" [label="(Call,base = 5)"];
"1000106" [label="(Block,)"];
"1002538" [label="(Call,op->operands[1].regs[0])"];
"1002694" [label="(Call,op->operands[1].regs[0] << 3 | base)"];
"1002669" [label="(Block,)"];
"1002012" [label="(Call,offset = op->operands[1].offset * op->operands[1].offset_sign)"];
"1002675" [label="(Block,)"];
"1002682" [label="(Call,getsib (op->operands[1].scale[0]) << 6)"];
"1002174" [label="(Call,a->bits)"];
"1002178" [label="(Call,op->operands[1].regs[0])"];
"1002762" [label="(Literal,16)"];
"1002768" [label="(Call,offset >> 24)"];
"1002162" [label="(Call,op->operands[0].type & OT_BYTE && a->bits == 64 && op->operands[1].regs[0])"];
"1002182" [label="(Identifier,op)"];
"1002752" [label="(Call,offset >> 8)"];
"1002772" [label="(Identifier,l)"];
"1002050" [label="(Identifier,X86R_UNDEFINED)"];
"1002674" [label="(Identifier,base)"];
"1002975" [label="(Call,op->operands[1].regs[0] == X86R_EIP)"];
"1002739" [label="(Identifier,base)"];
"1002748" [label="(Call,data[l++])"];
"1002384" [label="(Call,op->operands[1].regs[0] != -1)"];
"1002769" [label="(Identifier,offset)"];
"1002694" -> "1002681"  [label="AST: "];
"1002694" -> "1002706"  [label="CFG: "];
"1002695" -> "1002694"  [label="AST: "];
"1002706" -> "1002694"  [label="AST: "];
"1002681" -> "1002694"  [label="CFG: "];
"1002694" -> "1003216"  [label="DDG: op->operands[1].regs[0] << 3"];
"1002694" -> "1002681"  [label="DDG: op->operands[1].regs[0] << 3"];
"1002694" -> "1002681"  [label="DDG: base"];
"1002695" -> "1002694"  [label="DDG: op->operands[1].regs[0]"];
"1002695" -> "1002694"  [label="DDG: 3"];
"1000120" -> "1002694"  [label="DDG: base"];
"1002670" -> "1002694"  [label="DDG: base"];
"1002694" -> "1002737"  [label="DDG: base"];
"1002695" -> "1002705"  [label="CFG: "];
"1002696" -> "1002695"  [label="AST: "];
"1002705" -> "1002695"  [label="AST: "];
"1002706" -> "1002695"  [label="CFG: "];
"1002695" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002695"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002536"  [label="AST: "];
"1002537" -> "1002547"  [label="CFG: "];
"1002538" -> "1002537"  [label="AST: "];
"1002547" -> "1002537"  [label="AST: "];
"1002552" -> "1002537"  [label="CFG: "];
"1002634" -> "1002537"  [label="CFG: "];
"1002537" -> "1003216"  [label="DDG: op->operands[1].regs[0] == X86R_UNDEFINED"];
"1002537" -> "1003216"  [label="DDG: X86R_UNDEFINED"];
"1002537" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002537"  [label="DDG: X86R_UNDEFINED"];
"1002384" -> "1002537"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002714"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002774"  [label="DDG: X86R_UNDEFINED"];
"1002537" -> "1002807"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002833"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002882"  [label="DDG: op->operands[1].regs[0]"];
"1002537" -> "1002975"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002162"  [label="AST: "];
"1002172" -> "1002173"  [label="CFG: "];
"1002172" -> "1002178"  [label="CFG: "];
"1002173" -> "1002172"  [label="AST: "];
"1002178" -> "1002172"  [label="AST: "];
"1002162" -> "1002172"  [label="CFG: "];
"1002172" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1003216"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: a->bits == 64"];
"1002172" -> "1002162"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002172"  [label="DDG: a->bits"];
"1002173" -> "1002172"  [label="DDG: 64"];
"1002040" -> "1002172"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002172" -> "1002384"  [label="DDG: op->operands[1].regs[0]"];
"1002173" -> "1002177"  [label="CFG: "];
"1002174" -> "1002173"  [label="AST: "];
"1002177" -> "1002173"  [label="AST: "];
"1002182" -> "1002173"  [label="CFG: "];
"1002173" -> "1003216"  [label="DDG: a->bits"];
"1002173" -> "1002354"  [label="DDG: a->bits"];
"1002040" -> "1002030"  [label="AST: "];
"1002040" -> "1002050"  [label="CFG: "];
"1002041" -> "1002040"  [label="AST: "];
"1002050" -> "1002040"  [label="AST: "];
"1002030" -> "1002040"  [label="CFG: "];
"1002040" -> "1003216"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1003216"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002030"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002030"  [label="DDG: X86R_UNDEFINED"];
"1002040" -> "1002190"  [label="DDG: op->operands[1].regs[0]"];
"1002040" -> "1002384"  [label="DDG: op->operands[1].regs[0]"];
"1002384" -> "1002383"  [label="AST: "];
"1002384" -> "1002394"  [label="CFG: "];
"1002385" -> "1002384"  [label="AST: "];
"1002394" -> "1002384"  [label="AST: "];
"1002399" -> "1002384"  [label="CFG: "];
"1002405" -> "1002384"  [label="CFG: "];
"1002384" -> "1003216"  [label="DDG: -1"];
"1002384" -> "1003216"  [label="DDG: op->operands[1].regs[0] != -1"];
"1002394" -> "1002384"  [label="DDG: 1"];
"1002394" -> "1002395"  [label="CFG: "];
"1002395" -> "1002394"  [label="AST: "];
"1000120" -> "1000106"  [label="AST: "];
"1000120" -> "1000122"  [label="CFG: "];
"1000121" -> "1000120"  [label="AST: "];
"1000122" -> "1000120"  [label="AST: "];
"1000125" -> "1000120"  [label="CFG: "];
"1000120" -> "1003216"  [label="DDG: base"];
"1000120" -> "1002737"  [label="DDG: base"];
"1002670" -> "1002669"  [label="AST: "];
"1002670" -> "1002672"  [label="CFG: "];
"1002671" -> "1002670"  [label="AST: "];
"1002672" -> "1002670"  [label="AST: "];
"1002674" -> "1002670"  [label="CFG: "];
"1002670" -> "1002737"  [label="DDG: base"];
"1002681" -> "1002676"  [label="AST: "];
"1002682" -> "1002681"  [label="AST: "];
"1002676" -> "1002681"  [label="CFG: "];
"1002681" -> "1003216"  [label="DDG: op->operands[1].regs[0] << 3 | base"];
"1002681" -> "1003216"  [label="DDG: getsib (op->operands[1].scale[0]) << 6"];
"1002681" -> "1002676"  [label="DDG: getsib (op->operands[1].scale[0]) << 6"];
"1002681" -> "1002676"  [label="DDG: op->operands[1].regs[0] << 3 | base"];
"1002682" -> "1002681"  [label="DDG: getsib (op->operands[1].scale[0])"];
"1002682" -> "1002681"  [label="DDG: 6"];
"1002676" -> "1002675"  [label="AST: "];
"1002677" -> "1002676"  [label="AST: "];
"1002738" -> "1002676"  [label="CFG: "];
"1002676" -> "1003216"  [label="DDG: getsib (op->operands[1].scale[0]) << 6 | op->operands[1].regs[0] << 3 | base"];
"1002676" -> "1003216"  [label="DDG: data[l++]"];
"1000104" -> "1002676"  [label="DDG: data"];
"1002737" -> "1002736"  [label="AST: "];
"1002737" -> "1002738"  [label="CFG: "];
"1002737" -> "1002739"  [label="CFG: "];
"1002738" -> "1002737"  [label="AST: "];
"1002739" -> "1002737"  [label="AST: "];
"1002743" -> "1002737"  [label="CFG: "];
"1002772" -> "1002737"  [label="CFG: "];
"1002737" -> "1003216"  [label="DDG: base"];
"1002737" -> "1003216"  [label="DDG: offset || base"];
"1002737" -> "1003216"  [label="DDG: offset"];
"1002012" -> "1002737"  [label="DDG: offset"];
"1002737" -> "1002741"  [label="DDG: offset"];
"1002737" -> "1002752"  [label="DDG: offset"];
"1002741" -> "1002740"  [label="AST: "];
"1002741" -> "1002746"  [label="CFG: "];
"1002742" -> "1002741"  [label="AST: "];
"1002746" -> "1002741"  [label="AST: "];
"1002749" -> "1002741"  [label="CFG: "];
"1000104" -> "1002741"  [label="DDG: data"];
"1002752" -> "1002747"  [label="AST: "];
"1002752" -> "1002754"  [label="CFG: "];
"1002753" -> "1002752"  [label="AST: "];
"1002754" -> "1002752"  [label="AST: "];
"1002747" -> "1002752"  [label="CFG: "];
"1002752" -> "1002747"  [label="DDG: offset"];
"1002752" -> "1002747"  [label="DDG: 8"];
"1002752" -> "1002760"  [label="DDG: offset"];
"1002747" -> "1002740"  [label="AST: "];
"1002748" -> "1002747"  [label="AST: "];
"1002757" -> "1002747"  [label="CFG: "];
"1002747" -> "1003216"  [label="DDG: offset >> 8"];
"1000104" -> "1002747"  [label="DDG: data"];
"1002760" -> "1002755"  [label="AST: "];
"1002760" -> "1002762"  [label="CFG: "];
"1002761" -> "1002760"  [label="AST: "];
"1002762" -> "1002760"  [label="AST: "];
"1002755" -> "1002760"  [label="CFG: "];
"1002760" -> "1002755"  [label="DDG: offset"];
"1002760" -> "1002755"  [label="DDG: 16"];
"1002760" -> "1002768"  [label="DDG: offset"];
"1002755" -> "1002740"  [label="AST: "];
"1002756" -> "1002755"  [label="AST: "];
"1002765" -> "1002755"  [label="CFG: "];
"1002755" -> "1003216"  [label="DDG: offset >> 16"];
"1000104" -> "1002755"  [label="DDG: data"];
"1002768" -> "1002763"  [label="AST: "];
"1002768" -> "1002770"  [label="CFG: "];
"1002769" -> "1002768"  [label="AST: "];
"1002770" -> "1002768"  [label="AST: "];
"1002763" -> "1002768"  [label="CFG: "];
"1002768" -> "1003216"  [label="DDG: offset"];
"1002768" -> "1002763"  [label="DDG: offset"];
"1002768" -> "1002763"  [label="DDG: 24"];
"1002763" -> "1002740"  [label="AST: "];
"1002764" -> "1002763"  [label="AST: "];
"1002772" -> "1002763"  [label="CFG: "];
"1002763" -> "1003216"  [label="DDG: data[l++]"];
"1002763" -> "1003216"  [label="DDG: offset >> 24"];
"1000104" -> "1002763"  [label="DDG: data"];
}
