{
    "TOP_SOURCE": "user_project_wrapper",
    "TOP_LAYOUT": "$TOP_SOURCE",
    "EXTRACT_FLATGLOB": [
        ""
    ],
    "EXTRACT_ABSTRACT": [
        "*__fill_*",
        "*__fakediode_*",
        "*__tapvpwrvgnd_*"
    ],
    "LVS_FLATTEN": [
        ""
    ],
    "LVS_NOFLATTEN": [
        ""
    ],
    "LVS_IGNORE": [
        ""
    ],
    "LVS_SPICE_FILES": [
        "$PDK_ROOT/$PDK/libs.ref/gf180mcu_fd_sc_mcu7t5v0/spice/gf180mcu_fd_sc_mcu7t5v0.spice"
    ],
    "LVS_VERILOG_FILES": [
	    "$UPRJ_ROOT/verilog/gl/sspi_i2c_wrapper.v",
	    "$UPRJ_ROOT/verilog/gl/uart_wrapper.v",
	    "$UPRJ_ROOT/verilog/gl/qspim_top.v",
	    "$UPRJ_ROOT/verilog/gl/usb_wrapper.v",
	    "$UPRJ_ROOT/verilog/gl/wbi_master_port_m0.v",
	    "$UPRJ_ROOT/verilog/gl/wbi_master_port_m1.v",
	    "$UPRJ_ROOT/verilog/gl/wbi_master_port_m2.v",
	    "$UPRJ_ROOT/verilog/gl/wbi_master_port_m3.v",
	    "$UPRJ_ROOT/verilog/gl/wbi_slave_port_s0.v",
	    "$UPRJ_ROOT/verilog/gl/wbi_slave_port_s1.v",
	    "$UPRJ_ROOT/verilog/gl/wbi_slave_port_s2.v",
	    "$UPRJ_ROOT/verilog/gl/wbi_slave_port_s3.v",
	    "$UPRJ_ROOT/verilog/gl/wbi_slave_port_s4.v",
	    "$UPRJ_ROOT/verilog/gl/wbi_slave_port_s5.v",
	    "$UPRJ_ROOT/verilog/gl/pinmux_top.v",
	    "$UPRJ_ROOT/verilog/gl/peri_wrapper0.v",
	    "$UPRJ_ROOT/verilog/gl/wb_host.v",
	    "$UPRJ_ROOT/verilog/gl/ycr_core_top.v",
	    "$UPRJ_ROOT/verilog/gl/ycr_iconnect.v",
        "$UPRJ_ROOT/verilog/gl/$TOP_SOURCE.v"
    ],
    "LAYOUT_FILE": "$UPRJ_ROOT/gds/$TOP_LAYOUT.gds"
}
