
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 1000000
Simulation Instructions: 29000000
Number of CPUs: 1
LLC sets: 8192
LLC ways: 8
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 1600 MT/s

CPU 0 runs /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
CPU 0 Bimodal branch predictor
CPU 0 L1D next line prefetcher

Warmup complete CPU 0 instructions: 1000001 cycles: 666937 (Simulation time: 0 hr 0 min 3 sec) 

Heartbeat CPU 0 instructions: 10000000 cycles: 8922928 heartbeat IPC: 1.12071 cumulative IPC: 1.09012 (Simulation time: 0 hr 0 min 45 sec) 
Heartbeat CPU 0 instructions: 20000000 cycles: 18243273 heartbeat IPC: 1.07292 cumulative IPC: 1.081 (Simulation time: 0 hr 1 min 30 sec) 
*** Reached end of trace for Core: 0 Repeating trace: /home/jiaqi/CA_Grad_Lab/lab/traces/hmmer-342870169847-trace.gz
Heartbeat CPU 0 instructions: 30000000 cycles: 27378349 heartbeat IPC: 1.09468 cumulative IPC: 1.08568 (Simulation time: 0 hr 2 min 15 sec) 
Finished CPU 0 instructions: 29000001 cycles: 26711413 cumulative IPC: 1.08568 (Simulation time: 0 hr 2 min 15 sec) 

CPU 0 Branch Prediction Accuracy: 99.6017% MPKI: 0.189793

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.08568 instructions: 29000001 cycles: 26711413
L1D TOTAL     ACCESS:   17606475  HIT:   17442787  MISS:     163688
L1D LOAD      ACCESS:    9285259  HIT:    9278496  MISS:       6763
L1D RFO       ACCESS:    2566324  HIT:    2536272  MISS:      30052
L1D PREFETCH  ACCESS:    5754892  HIT:    5628019  MISS:     126873
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    9694107  ISSUED:    9580763  USEFUL:     126406  USELESS:       5166
L1I TOTAL     ACCESS:    7401429  HIT:    7401098  MISS:        331
L1I LOAD      ACCESS:    7401429  HIT:    7401098  MISS:        331
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L2C TOTAL     ACCESS:     249716  HIT:     156692  MISS:      93024
L2C LOAD      ACCESS:       7078  HIT:       5639  MISS:       1439
L2C RFO       ACCESS:      29659  HIT:        159  MISS:      29500
L2C PREFETCH  ACCESS:     127242  HIT:      65161  MISS:      62081
L2C WRITEBACK ACCESS:      85737  HIT:      85733  MISS:          4
L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        808  USELESS:      61300
LLC TOTAL     ACCESS:     178258  HIT:     105728  MISS:      72530
LLC LOAD      ACCESS:       1439  HIT:        906  MISS:        533
LLC RFO       ACCESS:      29500  HIT:       4969  MISS:      24531
LLC PREFETCH  ACCESS:      62081  HIT:      14615  MISS:      47466
LLC WRITEBACK ACCESS:      85238  HIT:      85238  MISS:          0
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        729  USELESS:      12592
Major fault: 0 Minor fault: 1068
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      61450  ROW_BUFFER_MISS:      11080
 DBUS_CONGESTED:      24375
 WQ ROW_BUFFER_HIT:       9277  ROW_BUFFER_MISS:       9582  FULL:          0

 AVG_CONGESTED_CYCLE: 14
