GAS LISTING /tmp/ccVZQUdL.s 			page 1


   1              		.file	"gd32vf103_timer.c"
   2              		.option nopic
   3              		.attribute arch, "rv32i2p0_m2p0_a2p0_c2p0"
   4              		.attribute unaligned_access, 0
   5              		.attribute stack_align, 16
   6              		.text
   7              	.Ltext0:
   8              		.cfi_sections	.debug_frame
   9              		.section	.text.timer_deinit,"ax",@progbits
  10              		.align	1
  11              		.globl	timer_deinit
  13              	timer_deinit:
  14              	.LFB2:
  15              		.file 1 "../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c"
   1:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
   2:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \file  gd32vf103_timer.c
   3:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief TIMER driver
   4:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     
   5:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \version 2019-6-5, V1.0.0, firmware for GD32VF103
   6:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
   7:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
   8:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*
   9:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     Copyright (c) 2019, GigaDevice Semiconductor Inc.
  10:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  11:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     Redistribution and use in source and binary forms, with or without modification, 
  12:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** are permitted provided that the following conditions are met:
  13:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  14:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     1. Redistributions of source code must retain the above copyright notice, this 
  15:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        list of conditions and the following disclaimer.
  16:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     2. Redistributions in binary form must reproduce the above copyright notice, 
  17:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        this list of conditions and the following disclaimer in the documentation 
  18:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        and/or other materials provided with the distribution.
  19:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     3. Neither the name of the copyright holder nor the names of its contributors 
  20:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        may be used to endorse or promote products derived from this software without 
  21:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        specific prior written permission.
  22:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  23:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" 
  24:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED 
  25:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED. 
  26:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, 
  27:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT 
  28:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR 
  29:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, 
  30:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) 
  31:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY 
  32:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** OF SUCH DAMAGE.
  33:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
  34:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** #include "gd32vf103_timer.h"
  35:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  36:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /* TIMER init parameter mask */
  37:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** #define ALIGNEDMODE_MASK            ((uint32_t)0x00000060U)   /*!< TIMER init parameter aligne dmod
  38:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** #define COUNTERDIRECTION_MASK       ((uint32_t)0x00000010U)   /*!< TIMER init parameter counter dir
  39:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** #define CLOCKDIVISION_MASK          ((uint32_t)0x00000300U)   /*!< TIMER init parameter clock divis
  40:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  41:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
  42:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      deinit a timer
  43:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
GAS LISTING /tmp/ccVZQUdL.s 			page 2


  44:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
  45:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
  46:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
  47:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_deinit(uint32_t timer_periph)
  48:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
  16              		.loc 1 48 1
  17              		.cfi_startproc
  18              	.LVL0:
  49:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(timer_periph){
  19              		.loc 1 49 5
  48:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(timer_periph){
  20              		.loc 1 48 1 is_stmt 0
  21 0000 4111     		addi	sp,sp,-16
  22              	.LCFI0:
  23              		.cfi_def_cfa_offset 16
  24              		.loc 1 49 5
  25 0002 B7170040 		li	a5,1073745920
  48:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(timer_periph){
  26              		.loc 1 48 1
  27 0006 06C6     		sw	ra,12(sp)
  28              		.cfi_offset 1, -4
  29              		.loc 1 49 5
  30 0008 138707C0 		addi	a4,a5,-1024
  31 000c 6304E50A 		beq	a0,a4,.L2
  32 0010 636AA702 		bgtu	a0,a4,.L3
  33 0014 37070040 		li	a4,1073741824
  34 0018 93060740 		addi	a3,a4,1024
  35 001c 630AD50A 		beq	a0,a3,.L4
  36 0020 93870780 		addi	a5,a5,-2048
  37 0024 6318F504 		bne	a0,a5,.L13
  50:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER0:
  51:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset TIMER0 */
  52:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_enable(RCU_TIMER0RST);
  53:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  54:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  55:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER1:
  56:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset TIMER1 */
  57:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_enable(RCU_TIMER1RST);
  58:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  59:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  60:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER2:
  61:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset TIMER2 */
  62:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_enable(RCU_TIMER2RST);
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
  64:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  65:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER3:
  66:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset TIMER3 */
  67:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_enable(RCU_TIMER3RST);
  38              		.loc 1 67 9 is_stmt 1
  39 0028 13052040 		li	a0,1026
  40              	.LVL1:
  41 002c 97000000 		call	rcu_periph_reset_enable
  41      E7800000 
  42              	.LVL2:
  68:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  43              		.loc 1 68 9
  69:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
GAS LISTING /tmp/ccVZQUdL.s 			page 3


  70:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER4:
  71:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset TIMER4 */
  72:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_enable(RCU_TIMER4RST);
  73:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
  74:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  75:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER5:
  76:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset TIMER5 */
  77:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_enable(RCU_TIMER5RST);
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
  79:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  80:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER6:
  81:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset TIMER6 */
  82:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_enable(RCU_TIMER6RST);
  83:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
  84:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  85:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  86:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
  87:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  88:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
  89:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
  44              		.loc 1 89 1 is_stmt 0
  45 0034 B240     		lw	ra,12(sp)
  46              		.cfi_remember_state
  47              		.cfi_restore 1
  68:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  48              		.loc 1 68 9
  49 0036 13052040 		li	a0,1026
  50              		.loc 1 89 1
  51 003a 4101     		addi	sp,sp,16
  52              	.LCFI1:
  53              		.cfi_def_cfa_offset 0
  68:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER3RST);
  54              		.loc 1 68 9
  55 003c 17030000 		tail	rcu_periph_reset_disable
  55      67000300 
  56              	.LVL3:
  57              	.L3:
  58              	.LCFI2:
  59              		.cfi_restore_state
  49:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER0:
  60              		.loc 1 49 5
  61 0044 13870740 		addi	a4,a5,1024
  62 0048 6302E50A 		beq	a0,a4,.L8
  63 004c 37370140 		li	a4,1073819648
  64 0050 130707C0 		addi	a4,a4,-1024
  65 0054 6310E504 		bne	a0,a4,.L14
  52:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER0RST);
  66              		.loc 1 52 9 is_stmt 1
  67 0058 1305B030 		li	a0,779
  68              	.LVL4:
  69 005c 97000000 		call	rcu_periph_reset_enable
  69      E7800000 
  70              	.LVL5:
  53:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  71              		.loc 1 53 9
  72              		.loc 1 89 1 is_stmt 0
  73 0064 B240     		lw	ra,12(sp)
GAS LISTING /tmp/ccVZQUdL.s 			page 4


  74              		.cfi_remember_state
  75              		.cfi_restore 1
  53:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  76              		.loc 1 53 9
  77 0066 1305B030 		li	a0,779
  78              		.loc 1 89 1
  79 006a 4101     		addi	sp,sp,16
  80              	.LCFI3:
  81              		.cfi_def_cfa_offset 0
  53:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  82              		.loc 1 53 9
  83 006c 17030000 		tail	rcu_periph_reset_disable
  83      67000300 
  84              	.LVL6:
  85              	.L13:
  86              	.LCFI4:
  87              		.cfi_restore_state
  49:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER0:
  88              		.loc 1 49 5
  89 0074 631AE508 		bne	a0,a4,.L1
  57:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER1RST);
  90              		.loc 1 57 9 is_stmt 1
  91 0078 13050040 		li	a0,1024
  92              	.LVL7:
  93 007c 97000000 		call	rcu_periph_reset_enable
  93      E7800000 
  94              	.LVL8:
  58:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
  95              		.loc 1 58 9
  96              		.loc 1 89 1 is_stmt 0
  97 0084 B240     		lw	ra,12(sp)
  98              		.cfi_remember_state
  99              		.cfi_restore 1
  58:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 100              		.loc 1 58 9
 101 0086 13050040 		li	a0,1024
 102              		.loc 1 89 1
 103 008a 4101     		addi	sp,sp,16
 104              	.LCFI5:
 105              		.cfi_def_cfa_offset 0
  58:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 106              		.loc 1 58 9
 107 008c 17030000 		tail	rcu_periph_reset_disable
 107      67000300 
 108              	.LVL9:
 109              	.L14:
 110              	.LCFI6:
 111              		.cfi_restore_state
  49:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER0:
 112              		.loc 1 49 5
 113 0094 631AF506 		bne	a0,a5,.L1
  77:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER5RST);
 114              		.loc 1 77 9 is_stmt 1
 115 0098 13054040 		li	a0,1028
 116              	.LVL10:
 117 009c 97000000 		call	rcu_periph_reset_enable
 117      E7800000 
GAS LISTING /tmp/ccVZQUdL.s 			page 5


 118              	.LVL11:
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 119              		.loc 1 78 9
 120              		.loc 1 89 1 is_stmt 0
 121 00a4 B240     		lw	ra,12(sp)
 122              		.cfi_remember_state
 123              		.cfi_restore 1
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 124              		.loc 1 78 9
 125 00a6 13054040 		li	a0,1028
 126              		.loc 1 89 1
 127 00aa 4101     		addi	sp,sp,16
 128              	.LCFI7:
 129              		.cfi_def_cfa_offset 0
  78:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 130              		.loc 1 78 9
 131 00ac 17030000 		tail	rcu_periph_reset_disable
 131      67000300 
 132              	.LVL12:
 133              	.L2:
 134              	.LCFI8:
 135              		.cfi_restore_state
  72:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER4RST);
 136              		.loc 1 72 9 is_stmt 1
 137 00b4 13053040 		li	a0,1027
 138              	.LVL13:
 139 00b8 97000000 		call	rcu_periph_reset_enable
 139      E7800000 
 140              	.LVL14:
  73:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 141              		.loc 1 73 9
 142              		.loc 1 89 1 is_stmt 0
 143 00c0 B240     		lw	ra,12(sp)
 144              		.cfi_remember_state
 145              		.cfi_restore 1
  73:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 146              		.loc 1 73 9
 147 00c2 13053040 		li	a0,1027
 148              		.loc 1 89 1
 149 00c6 4101     		addi	sp,sp,16
 150              	.LCFI9:
 151              		.cfi_def_cfa_offset 0
  73:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 152              		.loc 1 73 9
 153 00c8 17030000 		tail	rcu_periph_reset_disable
 153      67000300 
 154              	.LVL15:
 155              	.L4:
 156              	.LCFI10:
 157              		.cfi_restore_state
  62:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER2RST);
 158              		.loc 1 62 9 is_stmt 1
 159 00d0 13051040 		li	a0,1025
 160              	.LVL16:
 161 00d4 97000000 		call	rcu_periph_reset_enable
 161      E7800000 
 162              	.LVL17:
GAS LISTING /tmp/ccVZQUdL.s 			page 6


  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 163              		.loc 1 63 9
 164              		.loc 1 89 1 is_stmt 0
 165 00dc B240     		lw	ra,12(sp)
 166              		.cfi_remember_state
 167              		.cfi_restore 1
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 168              		.loc 1 63 9
 169 00de 13051040 		li	a0,1025
 170              		.loc 1 89 1
 171 00e2 4101     		addi	sp,sp,16
 172              	.LCFI11:
 173              		.cfi_def_cfa_offset 0
  63:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 174              		.loc 1 63 9
 175 00e4 17030000 		tail	rcu_periph_reset_disable
 175      67000300 
 176              	.LVL18:
 177              	.L8:
 178              	.LCFI12:
 179              		.cfi_restore_state
  82:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         rcu_periph_reset_disable(RCU_TIMER6RST);
 180              		.loc 1 82 9 is_stmt 1
 181 00ec 13055040 		li	a0,1029
 182              	.LVL19:
 183 00f0 97000000 		call	rcu_periph_reset_enable
 183      E7800000 
 184              	.LVL20:
  83:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 185              		.loc 1 83 9
 186              		.loc 1 89 1 is_stmt 0
 187 00f8 B240     		lw	ra,12(sp)
 188              		.cfi_remember_state
 189              		.cfi_restore 1
  83:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 190              		.loc 1 83 9
 191 00fa 13055040 		li	a0,1029
 192              		.loc 1 89 1
 193 00fe 4101     		addi	sp,sp,16
 194              	.LCFI13:
 195              		.cfi_def_cfa_offset 0
  83:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 196              		.loc 1 83 9
 197 0100 17030000 		tail	rcu_periph_reset_disable
 197      67000300 
 198              	.LVL21:
 199              	.L1:
 200              	.LCFI14:
 201              		.cfi_restore_state
 202              		.loc 1 89 1
 203 0108 B240     		lw	ra,12(sp)
 204              		.cfi_restore 1
 205 010a 4101     		addi	sp,sp,16
 206              	.LCFI15:
 207              		.cfi_def_cfa_offset 0
 208 010c 8280     		jr	ra
 209              		.cfi_endproc
GAS LISTING /tmp/ccVZQUdL.s 			page 7


 210              	.LFE2:
 212              		.section	.text.timer_struct_para_init,"ax",@progbits
 213              		.align	1
 214              		.globl	timer_struct_para_init
 216              	timer_struct_para_init:
 217              	.LFB3:
  90:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
  91:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
  92:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      initialize TIMER init parameter struct with a default value
  93:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  initpara: init parameter struct
  94:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
  95:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
  96:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
  97:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_struct_para_init(timer_parameter_struct* initpara)
  98:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 218              		.loc 1 98 1 is_stmt 1
 219              		.cfi_startproc
 220              	.LVL22:
  99:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* initialize the init parameter struct member with the default value */
 100:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->prescaler         = 0U;
 221              		.loc 1 100 5
 101:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 222              		.loc 1 101 5
 102:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 223              		.loc 1 102 5
 103:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->period            = 65535U;
 224              		.loc 1 103 33 is_stmt 0
 225 0000 C167     		li	a5,65536
 226 0002 FD17     		addi	a5,a5,-1
 100:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->alignedmode       = TIMER_COUNTER_EDGE;
 227              		.loc 1 100 33
 228 0004 23200500 		sw	zero,0(a0)
 102:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->counterdirection  = TIMER_COUNTER_UP;
 229              		.loc 1 102 33
 230 0008 23120500 		sh	zero,4(a0)
 231              		.loc 1 103 5 is_stmt 1
 232              		.loc 1 103 33 is_stmt 0
 233 000c 1CC5     		sw	a5,8(a0)
 104:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->clockdivision     = TIMER_CKDIV_DIV1;
 234              		.loc 1 104 5 is_stmt 1
 235              		.loc 1 104 33 is_stmt 0
 236 000e 23160500 		sh	zero,12(a0)
 105:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     initpara->repetitioncounter = 0U;
 237              		.loc 1 105 5 is_stmt 1
 238              		.loc 1 105 33 is_stmt 0
 239 0012 23070500 		sb	zero,14(a0)
 106:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 240              		.loc 1 106 1
 241 0016 8280     		ret
 242              		.cfi_endproc
 243              	.LFE3:
 245              		.section	.text.timer_init,"ax",@progbits
 246              		.align	1
 247              		.globl	timer_init
 249              	timer_init:
 250              	.LFB4:
 107:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
GAS LISTING /tmp/ccVZQUdL.s 			page 8


 108:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 109:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      initialize TIMER counter
 110:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 111:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  initpara: init parameter struct
 112:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   prescaler: prescaler value of the counter clock, 0~65535
 113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   alignedmode: TIMER_COUNTER_EDGE, TIMER_COUNTER_CENTER_DOWN, TIMER_COUNTER_CENTER_
 114:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                TIMER_COUNTER_CENTER_BOTH
 115:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   counterdirection: TIMER_COUNTER_UP, TIMER_COUNTER_DOWN
 116:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   period: counter auto reload value, 0~65535
 117:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   clockdivision: TIMER_CKDIV_DIV1, TIMER_CKDIV_DIV2, TIMER_CKDIV_DIV4
 118:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   repetitioncounter: counter repetition value, 0~255
 119:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 120:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 121:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 122:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_init(uint32_t timer_periph, timer_parameter_struct* initpara)
 123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 251              		.loc 1 123 1 is_stmt 1
 252              		.cfi_startproc
 253              	.LVL23:
 124:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure the counter prescaler value */
 125:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_PSC(timer_periph) = (uint16_t)initpara->prescaler;
 254              		.loc 1 125 5
 255              		.loc 1 125 31 is_stmt 0
 256 0000 83D70500 		lhu	a5,0(a1)
 126:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 127:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure the counter direction and aligned mode */
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if((TIMER0 == timer_periph) || (TIMER1 == timer_periph) || (TIMER2 == timer_periph)
 129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) ){
 130:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) &= (~(uint32_t)(TIMER_CTL0_DIR | TIMER_CTL0_CAM));
 131:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->alignedmode & ALIGNEDMODE_MASK);
 132:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 133:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 134:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) &= (uint32_t)(~ TIMER_CTL0_DIR);
 135:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 257              		.loc 1 135 37
 258 0004 03D74500 		lhu	a4,4(a1)
 125:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 259              		.loc 1 125 29
 260 0008 1CD5     		sw	a5,40(a0)
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) ){
 261              		.loc 1 128 5 is_stmt 1
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) ){
 262              		.loc 1 128 7 is_stmt 0
 263 000a B7370140 		li	a5,1073819648
 264 000e 938707C0 		addi	a5,a5,-1024
 265              		.loc 1 135 37
 266 0012 418B     		andi	a4,a4,16
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) ){
 267              		.loc 1 128 7
 268 0014 630DF502 		beq	a0,a5,.L17
 128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         || (TIMER3 == timer_periph) || (TIMER4 == timer_periph) ){
 269              		.loc 1 128 33 discriminator 1
 270 0018 FD77     		li	a5,-4096
 271 001a 9387F73F 		addi	a5,a5,1023
 272 001e E98F     		and	a5,a0,a5
 273 0020 B7060040 		li	a3,1073741824
 274 0024 6385D702 		beq	a5,a3,.L17
GAS LISTING /tmp/ccVZQUdL.s 			page 9


 134:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 275              		.loc 1 134 9 is_stmt 1
 134:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 276              		.loc 1 134 34 is_stmt 0
 277 0028 1C41     		lw	a5,0(a0)
 278 002a BD9B     		andi	a5,a5,-17
 279 002c 1CC1     		sw	a5,0(a0)
 280              		.loc 1 135 9 is_stmt 1
 281              		.loc 1 135 34 is_stmt 0
 282 002e 1C41     		lw	a5,0(a0)
 283 0030 5D8F     		or	a4,a5,a4
 284 0032 18C1     		sw	a4,0(a0)
 136:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 137:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     
 138:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure the autoreload value */
 139:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)initpara->period;
 285              		.loc 1 139 5 is_stmt 1
 286              		.loc 1 139 49 is_stmt 0
 287 0034 9445     		lw	a3,8(a1)
 140:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 141:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if((TIMER5 != timer_periph) && (TIMER6 != timer_periph)){
 288              		.loc 1 141 7
 289 0036 9377F5BF 		andi	a5,a0,-1025
 290 003a 37170040 		li	a4,1073745920
 139:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 291              		.loc 1 139 29
 292 003e 54D5     		sw	a3,44(a0)
 293              		.loc 1 141 5 is_stmt 1
 294              		.loc 1 141 7 is_stmt 0
 295 0040 639DE702 		bne	a5,a4,.L23
 296              	.L21:
 142:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CKDIV bit */
 143:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) &= (~(uint32_t)TIMER_CTL0_CKDIV);
 144:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->clockdivision & CLOCKDIVISION_MASK);
 145:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 146:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 147:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if (TIMER0 == timer_periph) {
 148:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure the repetition counter value */
 149:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CREP(timer_periph) = (uint32_t)initpara->repetitioncounter;
 150:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 151:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 152:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* generate an update event */
 153:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 297              		.loc 1 153 5 is_stmt 1
 298              		.loc 1 153 31 is_stmt 0
 299 0044 5C49     		lw	a5,20(a0)
 300 0046 93E71700 		ori	a5,a5,1
 301 004a 5CC9     		sw	a5,20(a0)
 154:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 302              		.loc 1 154 1
 303 004c 8280     		ret
 304              	.L17:
 130:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->alignedmode & ALIGNEDMODE_MASK);
 305              		.loc 1 130 9 is_stmt 1
 130:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->alignedmode & ALIGNEDMODE_MASK);
 306              		.loc 1 130 34 is_stmt 0
 307 004e 1441     		lw	a3,0(a0)
GAS LISTING /tmp/ccVZQUdL.s 			page 10


 131:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 308              		.loc 1 131 37
 309 0050 83D72500 		lhu	a5,2(a1)
 130:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->alignedmode & ALIGNEDMODE_MASK);
 310              		.loc 1 130 34
 311 0054 93F6F6F8 		andi	a3,a3,-113
 312 0058 14C1     		sw	a3,0(a0)
 131:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 313              		.loc 1 131 9 is_stmt 1
 131:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 314              		.loc 1 131 34 is_stmt 0
 315 005a 1441     		lw	a3,0(a0)
 131:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 316              		.loc 1 131 37
 317 005c 93F70706 		andi	a5,a5,96
 131:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->counterdirection & COUNTERDIRECTION_MASK);
 318              		.loc 1 131 34
 319 0060 D58F     		or	a5,a5,a3
 320 0062 1CC1     		sw	a5,0(a0)
 132:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 321              		.loc 1 132 9 is_stmt 1
 132:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 322              		.loc 1 132 34 is_stmt 0
 323 0064 1C41     		lw	a5,0(a0)
 324 0066 5D8F     		or	a4,a5,a4
 325 0068 18C1     		sw	a4,0(a0)
 139:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 326              		.loc 1 139 5 is_stmt 1
 139:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 327              		.loc 1 139 49 is_stmt 0
 328 006a 9445     		lw	a3,8(a1)
 141:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CKDIV bit */
 329              		.loc 1 141 7
 330 006c 9377F5BF 		andi	a5,a0,-1025
 331 0070 37170040 		li	a4,1073745920
 139:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 332              		.loc 1 139 29
 333 0074 54D5     		sw	a3,44(a0)
 141:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CKDIV bit */
 334              		.loc 1 141 5 is_stmt 1
 141:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CKDIV bit */
 335              		.loc 1 141 7 is_stmt 0
 336 0076 E387E7FC 		beq	a5,a4,.L21
 337              	.L23:
 143:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->clockdivision & CLOCKDIVISION_MASK);
 338              		.loc 1 143 9 is_stmt 1
 143:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->clockdivision & CLOCKDIVISION_MASK);
 339              		.loc 1 143 34 is_stmt 0
 340 007a 1841     		lw	a4,0(a0)
 144:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 341              		.loc 1 144 37
 342 007c 83D7C500 		lhu	a5,12(a1)
 147:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure the repetition counter value */
 343              		.loc 1 147 8
 344 0080 B7360140 		li	a3,1073819648
 143:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)(initpara->clockdivision & CLOCKDIVISION_MASK);
 345              		.loc 1 143 34
GAS LISTING /tmp/ccVZQUdL.s 			page 11


 346 0084 1377F7CF 		andi	a4,a4,-769
 347 0088 18C1     		sw	a4,0(a0)
 144:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 348              		.loc 1 144 9 is_stmt 1
 144:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 349              		.loc 1 144 34 is_stmt 0
 350 008a 1041     		lw	a2,0(a0)
 144:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 351              		.loc 1 144 37
 352 008c 93F70730 		andi	a5,a5,768
 147:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure the repetition counter value */
 353              		.loc 1 147 8
 354 0090 138706C0 		addi	a4,a3,-1024
 144:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 355              		.loc 1 144 34
 356 0094 D18F     		or	a5,a5,a2
 357 0096 1CC1     		sw	a5,0(a0)
 147:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure the repetition counter value */
 358              		.loc 1 147 5 is_stmt 1
 147:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure the repetition counter value */
 359              		.loc 1 147 8 is_stmt 0
 360 0098 E316E5FA 		bne	a0,a4,.L21
 149:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 361              		.loc 1 149 9 is_stmt 1
 149:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 362              		.loc 1 149 36 is_stmt 0
 363 009c 83C7E500 		lbu	a5,14(a1)
 149:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 364              		.loc 1 149 34
 365 00a0 23A8F6C2 		sw	a5,-976(a3)
 153:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 366              		.loc 1 153 5 is_stmt 1
 153:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 367              		.loc 1 153 31 is_stmt 0
 368 00a4 5C49     		lw	a5,20(a0)
 369 00a6 93E71700 		ori	a5,a5,1
 370 00aa 5CC9     		sw	a5,20(a0)
 371              		.loc 1 154 1
 372 00ac 8280     		ret
 373              		.cfi_endproc
 374              	.LFE4:
 376              		.section	.text.timer_enable,"ax",@progbits
 377              		.align	1
 378              		.globl	timer_enable
 380              	timer_enable:
 381              	.LFB5:
 155:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 156:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 157:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable a timer
 158:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 159:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 160:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 161:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 162:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_enable(uint32_t timer_periph)
 163:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 382              		.loc 1 163 1 is_stmt 1
 383              		.cfi_startproc
GAS LISTING /tmp/ccVZQUdL.s 			page 12


 384              	.LVL24:
 164:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_CEN;
 385              		.loc 1 164 5
 386              		.loc 1 164 30 is_stmt 0
 387 0000 1C41     		lw	a5,0(a0)
 388 0002 93E71700 		ori	a5,a5,1
 389 0006 1CC1     		sw	a5,0(a0)
 165:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 390              		.loc 1 165 1
 391 0008 8280     		ret
 392              		.cfi_endproc
 393              	.LFE5:
 395              		.section	.text.timer_disable,"ax",@progbits
 396              		.align	1
 397              		.globl	timer_disable
 399              	timer_disable:
 400              	.LFB6:
 166:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 167:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 168:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable a timer
 169:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..13)
 170:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 171:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 172:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 173:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_disable(uint32_t timer_periph)
 174:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 401              		.loc 1 174 1 is_stmt 1
 402              		.cfi_startproc
 403              	.LVL25:
 175:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_CEN;
 404              		.loc 1 175 5
 405              		.loc 1 175 30 is_stmt 0
 406 0000 1C41     		lw	a5,0(a0)
 407 0002 F99B     		andi	a5,a5,-2
 408 0004 1CC1     		sw	a5,0(a0)
 176:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 409              		.loc 1 176 1
 410 0006 8280     		ret
 411              		.cfi_endproc
 412              	.LFE6:
 414              		.section	.text.timer_auto_reload_shadow_enable,"ax",@progbits
 415              		.align	1
 416              		.globl	timer_auto_reload_shadow_enable
 418              	timer_auto_reload_shadow_enable:
 419              	.LFB7:
 177:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 178:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 179:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable the auto reload shadow function
 180:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 181:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 182:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 183:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 184:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_auto_reload_shadow_enable(uint32_t timer_periph)
 185:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 420              		.loc 1 185 1 is_stmt 1
 421              		.cfi_startproc
 422              	.LVL26:
GAS LISTING /tmp/ccVZQUdL.s 			page 13


 186:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_ARSE;
 423              		.loc 1 186 5
 424              		.loc 1 186 30 is_stmt 0
 425 0000 1C41     		lw	a5,0(a0)
 426 0002 93E70708 		ori	a5,a5,128
 427 0006 1CC1     		sw	a5,0(a0)
 187:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 428              		.loc 1 187 1
 429 0008 8280     		ret
 430              		.cfi_endproc
 431              	.LFE7:
 433              		.section	.text.timer_auto_reload_shadow_disable,"ax",@progbits
 434              		.align	1
 435              		.globl	timer_auto_reload_shadow_disable
 437              	timer_auto_reload_shadow_disable:
 438              	.LFB8:
 188:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 189:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 190:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable the auto reload shadow function
 191:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 192:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 193:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 194:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 195:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_auto_reload_shadow_disable(uint32_t timer_periph)
 196:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 439              		.loc 1 196 1 is_stmt 1
 440              		.cfi_startproc
 441              	.LVL27:
 197:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_ARSE;
 442              		.loc 1 197 5
 443              		.loc 1 197 30 is_stmt 0
 444 0000 1C41     		lw	a5,0(a0)
 445 0002 93F7F7F7 		andi	a5,a5,-129
 446 0006 1CC1     		sw	a5,0(a0)
 198:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 447              		.loc 1 198 1
 448 0008 8280     		ret
 449              		.cfi_endproc
 450              	.LFE8:
 452              		.section	.text.timer_update_event_enable,"ax",@progbits
 453              		.align	1
 454              		.globl	timer_update_event_enable
 456              	timer_update_event_enable:
 457              	.LFB9:
 199:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 200:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 201:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable the update event
 202:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 203:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 204:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 205:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 206:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_update_event_enable(uint32_t timer_periph)
 207:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 458              		.loc 1 207 1 is_stmt 1
 459              		.cfi_startproc
 460              	.LVL28:
 208:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPDIS;
GAS LISTING /tmp/ccVZQUdL.s 			page 14


 461              		.loc 1 208 5
 462              		.loc 1 208 30 is_stmt 0
 463 0000 1C41     		lw	a5,0(a0)
 464 0002 F59B     		andi	a5,a5,-3
 465 0004 1CC1     		sw	a5,0(a0)
 209:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 466              		.loc 1 209 1
 467 0006 8280     		ret
 468              		.cfi_endproc
 469              	.LFE9:
 471              		.section	.text.timer_update_event_disable,"ax",@progbits
 472              		.align	1
 473              		.globl	timer_update_event_disable
 475              	timer_update_event_disable:
 476              	.LFB10:
 210:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 211:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 212:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable the update event
 213:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 214:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 215:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 216:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 217:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_update_event_disable(uint32_t timer_periph)
 218:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 477              		.loc 1 218 1 is_stmt 1
 478              		.cfi_startproc
 479              	.LVL29:
 219:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t) TIMER_CTL0_UPDIS;
 480              		.loc 1 219 5
 481              		.loc 1 219 30 is_stmt 0
 482 0000 1C41     		lw	a5,0(a0)
 483 0002 93E72700 		ori	a5,a5,2
 484 0006 1CC1     		sw	a5,0(a0)
 220:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 485              		.loc 1 220 1
 486 0008 8280     		ret
 487              		.cfi_endproc
 488              	.LFE10:
 490              		.section	.text.timer_counter_alignment,"ax",@progbits
 491              		.align	1
 492              		.globl	timer_counter_alignment
 494              	timer_counter_alignment:
 495              	.LFB11:
 221:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 222:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 223:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      set TIMER counter alignment mode
 224:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 225:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  aligned: 
 226:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 227:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_COUNTER_EDGE: edge-aligned mode
 228:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_COUNTER_CENTER_DOWN: center-aligned and counting down assert mode
 229:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_COUNTER_CENTER_UP: center-aligned and counting up assert mode
 230:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_COUNTER_CENTER_BOTH: center-aligned and counting up/down assert mode
 231:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 232:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 233:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 234:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_counter_alignment(uint32_t timer_periph, uint16_t aligned)
GAS LISTING /tmp/ccVZQUdL.s 			page 15


 235:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 496              		.loc 1 235 1 is_stmt 1
 497              		.cfi_startproc
 498              	.LVL30:
 236:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= (uint32_t)(~TIMER_CTL0_CAM);
 499              		.loc 1 236 5
 500              		.loc 1 236 30 is_stmt 0
 501 0000 1C41     		lw	a5,0(a0)
 502 0002 93F7F7F9 		andi	a5,a5,-97
 503 0006 1CC1     		sw	a5,0(a0)
 237:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)aligned;
 504              		.loc 1 237 5 is_stmt 1
 505              		.loc 1 237 30 is_stmt 0
 506 0008 1C41     		lw	a5,0(a0)
 507 000a DD8D     		or	a1,a1,a5
 508              	.LVL31:
 509 000c 0CC1     		sw	a1,0(a0)
 238:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 510              		.loc 1 238 1
 511 000e 8280     		ret
 512              		.cfi_endproc
 513              	.LFE11:
 515              		.section	.text.timer_counter_up_direction,"ax",@progbits
 516              		.align	1
 517              		.globl	timer_counter_up_direction
 519              	timer_counter_up_direction:
 520              	.LFB12:
 239:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 240:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 241:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      set TIMER counter up direction
 242:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 243:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 244:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 245:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 246:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_counter_up_direction(uint32_t timer_periph)
 247:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 521              		.loc 1 247 1 is_stmt 1
 522              		.cfi_startproc
 523              	.LVL32:
 248:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_DIR;
 524              		.loc 1 248 5
 525              		.loc 1 248 30 is_stmt 0
 526 0000 1C41     		lw	a5,0(a0)
 527 0002 BD9B     		andi	a5,a5,-17
 528 0004 1CC1     		sw	a5,0(a0)
 249:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 529              		.loc 1 249 1
 530 0006 8280     		ret
 531              		.cfi_endproc
 532              	.LFE12:
 534              		.section	.text.timer_counter_down_direction,"ax",@progbits
 535              		.align	1
 536              		.globl	timer_counter_down_direction
 538              	timer_counter_down_direction:
 539              	.LFB13:
 250:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 251:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
GAS LISTING /tmp/ccVZQUdL.s 			page 16


 252:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      set TIMER counter down direction
 253:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 254:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 255:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 256:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 257:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_counter_down_direction(uint32_t timer_periph)
 258:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 540              		.loc 1 258 1 is_stmt 1
 541              		.cfi_startproc
 542              	.LVL33:
 259:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_DIR;
 543              		.loc 1 259 5
 544              		.loc 1 259 30 is_stmt 0
 545 0000 1C41     		lw	a5,0(a0)
 546 0002 93E70701 		ori	a5,a5,16
 547 0006 1CC1     		sw	a5,0(a0)
 260:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 548              		.loc 1 260 1
 549 0008 8280     		ret
 550              		.cfi_endproc
 551              	.LFE13:
 553              		.section	.text.timer_prescaler_config,"ax",@progbits
 554              		.align	1
 555              		.globl	timer_prescaler_config
 557              	timer_prescaler_config:
 558              	.LFB14:
 261:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 262:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 263:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER prescaler
 264:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 265:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  prescaler: prescaler value
 266:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  pscreload: prescaler reload mode
 267:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 268:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_PSC_RELOAD_NOW: the prescaler is loaded right now
 269:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_PSC_RELOAD_UPDATE: the prescaler is loaded at the next update event
 270:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 271:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 272:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 273:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_prescaler_config(uint32_t timer_periph, uint16_t prescaler, uint32_t pscreload)
 274:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 559              		.loc 1 274 1 is_stmt 1
 560              		.cfi_startproc
 561              	.LVL34:
 275:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_PSC(timer_periph) = (uint32_t)prescaler;
 562              		.loc 1 275 5
 563              		.loc 1 275 29 is_stmt 0
 564 0000 0CD5     		sw	a1,40(a0)
 276:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     
 277:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_PSC_RELOAD_NOW == pscreload){
 565              		.loc 1 277 5 is_stmt 1
 566              		.loc 1 277 7 is_stmt 0
 567 0002 8547     		li	a5,1
 568 0004 6303F600 		beq	a2,a5,.L35
 278:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 279:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 280:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 569              		.loc 1 280 1
GAS LISTING /tmp/ccVZQUdL.s 			page 17


 570 0008 8280     		ret
 571              	.L35:
 278:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 572              		.loc 1 278 9 is_stmt 1
 278:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_SWEVG(timer_periph) |= (uint32_t)TIMER_SWEVG_UPG;
 573              		.loc 1 278 35 is_stmt 0
 574 000a 5C49     		lw	a5,20(a0)
 575 000c 93E71700 		ori	a5,a5,1
 576 0010 5CC9     		sw	a5,20(a0)
 577              		.loc 1 280 1
 578 0012 8280     		ret
 579              		.cfi_endproc
 580              	.LFE14:
 582              		.section	.text.timer_repetition_value_config,"ax",@progbits
 583              		.align	1
 584              		.globl	timer_repetition_value_config
 586              	timer_repetition_value_config:
 587              	.LFB15:
 281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 282:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 283:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER repetition register value
 284:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 285:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  repetition: the counter repetition value, 0~255
 286:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 287:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 288:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 289:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_repetition_value_config(uint32_t timer_periph, uint16_t repetition)
 290:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 588              		.loc 1 290 1 is_stmt 1
 589              		.cfi_startproc
 590              	.LVL35:
 291:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CREP(timer_periph) = (uint32_t)repetition;
 591              		.loc 1 291 5
 592              		.loc 1 291 30 is_stmt 0
 593 0000 0CD9     		sw	a1,48(a0)
 292:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** } 
 594              		.loc 1 292 1
 595 0002 8280     		ret
 596              		.cfi_endproc
 597              	.LFE15:
 599              		.section	.text.timer_autoreload_value_config,"ax",@progbits
 600              		.align	1
 601              		.globl	timer_autoreload_value_config
 603              	timer_autoreload_value_config:
 604              	.LFB16:
 293:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****  
 294:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 295:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER autoreload register value
 296:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 297:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  autoreload: the counter auto-reload value
 298:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 299:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 300:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */         
 301:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_autoreload_value_config(uint32_t timer_periph, uint16_t autoreload)
 302:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 605              		.loc 1 302 1 is_stmt 1
 606              		.cfi_startproc
GAS LISTING /tmp/ccVZQUdL.s 			page 18


 607              	.LVL36:
 303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CAR(timer_periph) = (uint32_t)autoreload;
 608              		.loc 1 303 5
 609              		.loc 1 303 29 is_stmt 0
 610 0000 4CD5     		sw	a1,44(a0)
 304:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 611              		.loc 1 304 1
 612 0002 8280     		ret
 613              		.cfi_endproc
 614              	.LFE16:
 616              		.section	.text.timer_counter_value_config,"ax",@progbits
 617              		.align	1
 618              		.globl	timer_counter_value_config
 620              	timer_counter_value_config:
 621              	.LFB17:
 305:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 306:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 307:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER counter register value
 308:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 309:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  counter: the counter value
 310:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 311:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 312:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */         
 313:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_counter_value_config(uint32_t timer_periph, uint16_t counter)
 314:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 622              		.loc 1 314 1 is_stmt 1
 623              		.cfi_startproc
 624              	.LVL37:
 315:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CNT(timer_periph) = (uint32_t)counter;
 625              		.loc 1 315 5
 626              		.loc 1 315 29 is_stmt 0
 627 0000 4CD1     		sw	a1,36(a0)
 316:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 628              		.loc 1 316 1
 629 0002 8280     		ret
 630              		.cfi_endproc
 631              	.LFE17:
 633              		.section	.text.timer_counter_read,"ax",@progbits
 634              		.align	1
 635              		.globl	timer_counter_read
 637              	timer_counter_read:
 638              	.LFB18:
 317:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 318:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 319:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      read TIMER counter value
 320:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 321:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 322:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     counter value
 323:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */         
 324:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** uint32_t timer_counter_read(uint32_t timer_periph)
 325:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 639              		.loc 1 325 1 is_stmt 1
 640              		.cfi_startproc
 641              	.LVL38:
 326:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint32_t count_value = 0U;
 642              		.loc 1 326 5
 327:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     count_value = TIMER_CNT(timer_periph);
GAS LISTING /tmp/ccVZQUdL.s 			page 19


 643              		.loc 1 327 5
 644              		.loc 1 327 17 is_stmt 0
 645 0000 4851     		lw	a0,36(a0)
 646              	.LVL39:
 328:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     return (count_value);
 647              		.loc 1 328 5 is_stmt 1
 329:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 648              		.loc 1 329 1 is_stmt 0
 649 0002 8280     		ret
 650              		.cfi_endproc
 651              	.LFE18:
 653              		.section	.text.timer_prescaler_read,"ax",@progbits
 654              		.align	1
 655              		.globl	timer_prescaler_read
 657              	timer_prescaler_read:
 658              	.LFB19:
 330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 331:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 332:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      read TIMER prescaler value
 333:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 334:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 335:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     prescaler register value
 336:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */         
 337:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** uint16_t timer_prescaler_read(uint32_t timer_periph)
 338:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 659              		.loc 1 338 1 is_stmt 1
 660              		.cfi_startproc
 661              	.LVL40:
 339:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint16_t prescaler_value = 0U;
 662              		.loc 1 339 5
 340:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     prescaler_value = (uint16_t) (TIMER_PSC(timer_periph));
 663              		.loc 1 340 5
 664              		.loc 1 340 35 is_stmt 0
 665 0000 0855     		lw	a0,40(a0)
 666              	.LVL41:
 341:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     return (prescaler_value);
 667              		.loc 1 341 5 is_stmt 1
 342:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 668              		.loc 1 342 1 is_stmt 0
 669 0002 4205     		slli	a0,a0,16
 670              	.LVL42:
 671 0004 4181     		srli	a0,a0,16
 672 0006 8280     		ret
 673              		.cfi_endproc
 674              	.LFE19:
 676              		.section	.text.timer_single_pulse_mode_config,"ax",@progbits
 677              		.align	1
 678              		.globl	timer_single_pulse_mode_config
 680              	timer_single_pulse_mode_config:
 681              	.LFB20:
 343:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 344:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 345:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER single pulse mode
 346:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 347:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  spmode:
 348:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 349:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SP_MODE_SINGLE: single pulse mode
GAS LISTING /tmp/ccVZQUdL.s 			page 20


 350:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SP_MODE_REPETITIVE: repetitive pulse mode
 351:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 352:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 353:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 354:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_single_pulse_mode_config(uint32_t timer_periph, uint32_t spmode)
 355:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 682              		.loc 1 355 1 is_stmt 1
 683              		.cfi_startproc
 684              	.LVL43:
 356:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_SP_MODE_SINGLE == spmode){
 685              		.loc 1 356 5
 686              		.loc 1 356 7 is_stmt 0
 687 0000 A147     		li	a5,8
 688 0002 6387F500 		beq	a1,a5,.L44
 357:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_SPM;
 358:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 689              		.loc 1 358 11 is_stmt 1
 690              		.loc 1 358 13 is_stmt 0
 691 0006 81E5     		bne	a1,zero,.L41
 359:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) &= ~((uint32_t)TIMER_CTL0_SPM);
 692              		.loc 1 359 9 is_stmt 1
 693              		.loc 1 359 34 is_stmt 0
 694 0008 1C41     		lw	a5,0(a0)
 695 000a DD9B     		andi	a5,a5,-9
 696 000c 1CC1     		sw	a5,0(a0)
 360:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 361:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* illegal parameters */        
 362:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 697              		.loc 1 362 5 is_stmt 1
 698              	.L41:
 363:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 699              		.loc 1 363 1 is_stmt 0
 700 000e 8280     		ret
 701              	.L44:
 357:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 702              		.loc 1 357 9 is_stmt 1
 357:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_SP_MODE_REPETITIVE == spmode){
 703              		.loc 1 357 34 is_stmt 0
 704 0010 1C41     		lw	a5,0(a0)
 705 0012 93E78700 		ori	a5,a5,8
 706 0016 1CC1     		sw	a5,0(a0)
 707 0018 8280     		ret
 708              		.cfi_endproc
 709              	.LFE20:
 711              		.section	.text.timer_update_source_config,"ax",@progbits
 712              		.align	1
 713              		.globl	timer_update_source_config
 715              	timer_update_source_config:
 716              	.LFB21:
 364:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 365:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 366:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER update source 
 367:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 368:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  update:
 369:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 370:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_UPDATE_SRC_GLOBAL: update generate by setting of UPG bit or the counter ove
 371:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                            or the slave mode controller trigger
GAS LISTING /tmp/ccVZQUdL.s 			page 21


 372:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_UPDATE_SRC_REGULAR: update generate only by counter overflow/underflow
 373:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 374:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 375:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 376:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_update_source_config(uint32_t timer_periph, uint32_t update)
 377:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 717              		.loc 1 377 1 is_stmt 1
 718              		.cfi_startproc
 719              	.LVL44:
 378:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_UPDATE_SRC_REGULAR == update){
 720              		.loc 1 378 5
 721              		.loc 1 378 7 is_stmt 0
 722 0000 9147     		li	a5,4
 723 0002 6387F500 		beq	a1,a5,.L48
 379:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) |= (uint32_t)TIMER_CTL0_UPS;
 380:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 724              		.loc 1 380 11 is_stmt 1
 725              		.loc 1 380 13 is_stmt 0
 726 0006 81E5     		bne	a1,zero,.L45
 381:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL0(timer_periph) &= ~(uint32_t)TIMER_CTL0_UPS;
 727              		.loc 1 381 9 is_stmt 1
 728              		.loc 1 381 34 is_stmt 0
 729 0008 1C41     		lw	a5,0(a0)
 730 000a ED9B     		andi	a5,a5,-5
 731 000c 1CC1     		sw	a5,0(a0)
 382:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 383:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* illegal parameters */        
 384:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 732              		.loc 1 384 5 is_stmt 1
 733              	.L45:
 385:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 734              		.loc 1 385 1 is_stmt 0
 735 000e 8280     		ret
 736              	.L48:
 379:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 737              		.loc 1 379 9 is_stmt 1
 379:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_UPDATE_SRC_GLOBAL == update){
 738              		.loc 1 379 34 is_stmt 0
 739 0010 1C41     		lw	a5,0(a0)
 740 0012 93E74700 		ori	a5,a5,4
 741 0016 1CC1     		sw	a5,0(a0)
 742 0018 8280     		ret
 743              		.cfi_endproc
 744              	.LFE21:
 746              		.section	.text.timer_dma_enable,"ax",@progbits
 747              		.align	1
 748              		.globl	timer_dma_enable
 750              	timer_dma_enable:
 751              	.LFB22:
 386:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 387:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 388:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable the TIMER DMA
 389:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
 390:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  dma: specify which DMA to enable
 391:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 one or more parameters can be selected which are shown as below:
 392:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA enable, TIMERx(x=0..6)
 393:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA enable, TIMERx(x=0..4)
GAS LISTING /tmp/ccVZQUdL.s 			page 22


 394:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA enable, TIMERx(x=0..4)
 395:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA enable, TIMERx(x=0..4)
 396:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA enable, TIMERx(x=0..4)
 397:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CMTD: channel commutation DMA request enable, TIMERx(x=0)
 398:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA enable, TIMERx(x=0..4)
 399:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 400:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 401:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 402:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_dma_enable(uint32_t timer_periph, uint16_t dma)
 403:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 752              		.loc 1 403 1 is_stmt 1
 753              		.cfi_startproc
 754              	.LVL45:
 404:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) dma; 
 755              		.loc 1 404 5
 756              		.loc 1 404 34 is_stmt 0
 757 0000 5C45     		lw	a5,12(a0)
 758 0002 DD8D     		or	a1,a1,a5
 759              	.LVL46:
 760 0004 4CC5     		sw	a1,12(a0)
 405:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 761              		.loc 1 405 1
 762 0006 8280     		ret
 763              		.cfi_endproc
 764              	.LFE22:
 766              		.section	.text.timer_dma_disable,"ax",@progbits
 767              		.align	1
 768              		.globl	timer_dma_disable
 770              	timer_dma_disable:
 771              	.LFB23:
 406:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 407:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 408:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable the TIMER DMA
 409:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERxTIMERx(x=0..6)
 410:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  dma: specify which DMA to disbale
 411:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 one or more parameters can be selected which are shown as below:
 412:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_UPD:  update DMA enable, TIMERx(x=0..6)
 413:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH0D: channel 0 DMA enable, TIMERx(x=0..4)
 414:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH1D: channel 1 DMA enable, TIMERx(x=0..4)
 415:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH2D: channel 2 DMA enable, TIMERx(x=0..4)
 416:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CH3D: channel 3 DMA enable, TIMERx(x=0..4)
 417:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_CMTD: channel commutation DMA request enable, TIMERx(x=0)
 418:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_DMA_TRGD: trigger DMA enable, TIMERx(x=0..4,7)
 419:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 420:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 421:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 422:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_dma_disable(uint32_t timer_periph, uint16_t dma)
 423:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 772              		.loc 1 423 1 is_stmt 1
 773              		.cfi_startproc
 774              	.LVL47:
 424:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)(dma)); 
 775              		.loc 1 424 5
 776              		.loc 1 424 34 is_stmt 0
 777 0000 5C45     		lw	a5,12(a0)
 778              		.loc 1 424 38
 779 0002 93C5F5FF 		not	a1,a1
GAS LISTING /tmp/ccVZQUdL.s 			page 23


 780              	.LVL48:
 781              		.loc 1 424 34
 782 0006 FD8D     		and	a1,a1,a5
 783 0008 4CC5     		sw	a1,12(a0)
 425:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 784              		.loc 1 425 1
 785 000a 8280     		ret
 786              		.cfi_endproc
 787              	.LFE23:
 789              		.section	.text.timer_channel_dma_request_source_select,"ax",@progbits
 790              		.align	1
 791              		.globl	timer_channel_dma_request_source_select
 793              	timer_channel_dma_request_source_select:
 794              	.LFB24:
 426:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 427:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 428:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      channel DMA request source selection
 429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 430:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  dma_request: channel DMA request source selection
 431:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 432:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMAREQUEST_CHANNELEVENT: DMA request of channel n is sent when channel n e
 433:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMAREQUEST_UPDATEEVENT: DMA request of channel n is sent when update event
 434:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 435:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 436:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 437:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_dma_request_source_select(uint32_t timer_periph, uint32_t dma_request)
 438:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 795              		.loc 1 438 1 is_stmt 1
 796              		.cfi_startproc
 797              	.LVL49:
 439:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_DMAREQUEST_UPDATEEVENT == dma_request){
 798              		.loc 1 439 5
 799              		.loc 1 439 7 is_stmt 0
 800 0000 A147     		li	a5,8
 801 0002 6387F500 		beq	a1,a5,.L54
 440:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_DMAS;
 441:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 802              		.loc 1 441 11 is_stmt 1
 803              		.loc 1 441 13 is_stmt 0
 804 0006 81E5     		bne	a1,zero,.L51
 442:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_DMAS;
 805              		.loc 1 442 9 is_stmt 1
 806              		.loc 1 442 34 is_stmt 0
 807 0008 5C41     		lw	a5,4(a0)
 808 000a DD9B     		andi	a5,a5,-9
 809 000c 5CC1     		sw	a5,4(a0)
 443:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 444:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* illegal parameters */        
 445:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 810              		.loc 1 445 5 is_stmt 1
 811              	.L51:
 446:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 812              		.loc 1 446 1 is_stmt 0
 813 000e 8280     		ret
 814              	.L54:
 440:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 815              		.loc 1 440 9 is_stmt 1
GAS LISTING /tmp/ccVZQUdL.s 			page 24


 440:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_DMAREQUEST_CHANNELEVENT == dma_request){
 816              		.loc 1 440 34 is_stmt 0
 817 0010 5C41     		lw	a5,4(a0)
 818 0012 93E78700 		ori	a5,a5,8
 819 0016 5CC1     		sw	a5,4(a0)
 820 0018 8280     		ret
 821              		.cfi_endproc
 822              	.LFE24:
 824              		.section	.text.timer_dma_transfer_config,"ax",@progbits
 825              		.align	1
 826              		.globl	timer_dma_transfer_config
 828              	timer_dma_transfer_config:
 829              	.LFB25:
 447:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 448:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 449:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure the TIMER DMA transfer
 450:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 451:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  dma_baseaddr:
 452:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 453:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL0: DMA transfer address is TIMER_CTL0, TIMERx(x=0..4)
 454:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CTL1: DMA transfer address is TIMER_CTL1, TIMERx(x=0..4)
 455:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_SMCFG: DMA transfer address is TIMER_SMCFG, TIMERx(x=0..4)
 456:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMAINTEN: DMA transfer address is TIMER_DMAINTEN, TIMERx(x=0.
 457:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_INTF: DMA transfer address is TIMER_INTF, TIMERx(x=0..4)
 458:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_SWEVG: DMA transfer address is TIMER_SWEVG, TIMERx(x=0..4)
 459:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL0: DMA transfer address is TIMER_CHCTL0, TIMERx(x=0..4)
 460:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL1: DMA transfer address is TIMER_CHCTL1, TIMERx(x=0..4)
 461:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CHCTL2: DMA transfer address is TIMER_CHCTL2, TIMERx(x=0..4)
 462:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CNT: DMA transfer address is TIMER_CNT, TIMERx(x=0..4)
 463:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_PSC: DMA transfer address is TIMER_PSC, TIMERx(x=0..4)
 464:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CAR: DMA transfer address is TIMER_CAR, TIMERx(x=0..4)
 465:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CREP: DMA transfer address is TIMER_CREP, TIMERx(x=0)
 466:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH0CV: DMA transfer address is TIMER_CH0CV, TIMERx(x=0..4)
 467:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH1CV: DMA transfer address is TIMER_CH1CV, TIMERx(x=0..4)
 468:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH2CV: DMA transfer address is TIMER_CH2CV, TIMERx(x=0..4)
 469:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CH3CV: DMA transfer address is TIMER_CH3CV, TIMERx(x=0..4)
 470:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_CCHP: DMA transfer address is TIMER_CCHP, TIMERx(x=0)
 471:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATA_DMACFG: DMA transfer address is TIMER_DMACFG, TIMERx(x=0..4)
 472:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  dma_lenth:
 473:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 474:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****        \arg        TIMER_DMACFG_DMATC_xTRANSFER(x=1..6): DMA transfer x time
 475:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 476:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 477:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 478:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_dma_transfer_config(uint32_t timer_periph, uint32_t dma_baseaddr, uint32_t dma_lenth)
 479:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 830              		.loc 1 479 1 is_stmt 1
 831              		.cfi_startproc
 832              	.LVL50:
 480:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMACFG(timer_periph) &= (~(uint32_t)(TIMER_DMACFG_DMATA | TIMER_DMACFG_DMATC));
 833              		.loc 1 480 5
 834              		.loc 1 480 32 is_stmt 0
 835 0000 3C45     		lw	a5,72(a0)
 836 0002 7977     		li	a4,-8192
 837 0004 1307070E 		addi	a4,a4,224
 838 0008 F98F     		and	a5,a5,a4
 839 000a 3CC5     		sw	a5,72(a0)
GAS LISTING /tmp/ccVZQUdL.s 			page 25


 481:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMACFG(timer_periph) |= (uint32_t)(dma_baseaddr | dma_lenth);
 840              		.loc 1 481 5 is_stmt 1
 841              		.loc 1 481 32 is_stmt 0
 842 000c 3C45     		lw	a5,72(a0)
 843              		.loc 1 481 59
 844 000e D18D     		or	a1,a1,a2
 845              	.LVL51:
 846              		.loc 1 481 32
 847 0010 DD8D     		or	a1,a1,a5
 848 0012 2CC5     		sw	a1,72(a0)
 482:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 849              		.loc 1 482 1
 850 0014 8280     		ret
 851              		.cfi_endproc
 852              	.LFE25:
 854              		.section	.text.timer_event_software_generate,"ax",@progbits
 855              		.align	1
 856              		.globl	timer_event_software_generate
 858              	timer_event_software_generate:
 859              	.LFB26:
 483:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 484:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 485:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      software generate events 
 486:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 487:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  event: the timer software event generation sources
 488:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 one or more parameters can be selected which are shown as below:
 489:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_UPG: update event generation, TIMERx(x=0..6)
 490:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_CH0G: channel 0 capture or compare event generation, TIMERx(x=0..
 491:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_CH1G: channel 1 capture or compare event generation, TIMERx(x=0..
 492:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_CH2G: channel 2 capture or compare event generation, TIMERx(x=0..
 493:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_CH3G: channel 3 capture or compare event generation, TIMERx(x=0..
 494:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_CMTG: channel commutation event generation, TIMERx(x=0) 
 495:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_TRGG: trigger event generation, TIMERx(x=0..4)
 496:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EVENT_SRC_BRKG:  break event generation, TIMERx(x=0)
 497:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 498:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 499:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 500:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_event_software_generate(uint32_t timer_periph, uint16_t event)
 501:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 860              		.loc 1 501 1 is_stmt 1
 861              		.cfi_startproc
 862              	.LVL52:
 502:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SWEVG(timer_periph) |= (uint32_t)event;
 863              		.loc 1 502 5
 864              		.loc 1 502 31 is_stmt 0
 865 0000 5C49     		lw	a5,20(a0)
 866 0002 DD8D     		or	a1,a1,a5
 867              	.LVL53:
 868 0004 4CC9     		sw	a1,20(a0)
 503:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 869              		.loc 1 503 1
 870 0006 8280     		ret
 871              		.cfi_endproc
 872              	.LFE26:
 874              		.section	.text.timer_break_struct_para_init,"ax",@progbits
 875              		.align	1
 876              		.globl	timer_break_struct_para_init
GAS LISTING /tmp/ccVZQUdL.s 			page 26


 878              	timer_break_struct_para_init:
 879              	.LFB27:
 504:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 505:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 506:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      initialize TIMER break parameter struct with a default value
 507:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 508:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 509:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 510:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 511:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_break_struct_para_init(timer_break_parameter_struct* breakpara)
 512:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 880              		.loc 1 512 1 is_stmt 1
 881              		.cfi_startproc
 882              	.LVL54:
 513:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* initialize the break parameter struct member with the default value */
 514:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->runoffstate     = TIMER_ROS_STATE_DISABLE;
 883              		.loc 1 514 5
 884              		.loc 1 514 32 is_stmt 0
 885 0000 23100500 		sh	zero,0(a0)
 515:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->ideloffstate    = TIMER_IOS_STATE_DISABLE;
 886              		.loc 1 515 5 is_stmt 1
 887              		.loc 1 515 32 is_stmt 0
 888 0004 23110500 		sh	zero,2(a0)
 516:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->deadtime        = 0U;
 889              		.loc 1 516 5 is_stmt 1
 890              		.loc 1 516 32 is_stmt 0
 891 0008 23120500 		sh	zero,4(a0)
 517:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->breakpolarity   = TIMER_BREAK_POLARITY_LOW;
 892              		.loc 1 517 5 is_stmt 1
 893              		.loc 1 517 32 is_stmt 0
 894 000c 23130500 		sh	zero,6(a0)
 518:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->outputautostate = TIMER_OUTAUTO_DISABLE;
 895              		.loc 1 518 5 is_stmt 1
 896              		.loc 1 518 32 is_stmt 0
 897 0010 23140500 		sh	zero,8(a0)
 519:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->protectmode     = TIMER_CCHP_PROT_OFF;
 898              		.loc 1 519 5 is_stmt 1
 899              		.loc 1 519 32 is_stmt 0
 900 0014 23150500 		sh	zero,10(a0)
 520:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     breakpara->breakstate      = TIMER_BREAK_DISABLE;
 901              		.loc 1 520 5 is_stmt 1
 902              		.loc 1 520 32 is_stmt 0
 903 0018 23160500 		sh	zero,12(a0)
 521:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 904              		.loc 1 521 1
 905 001c 8280     		ret
 906              		.cfi_endproc
 907              	.LFE27:
 909              		.section	.text.timer_break_config,"ax",@progbits
 910              		.align	1
 911              		.globl	timer_break_config
 913              	timer_break_config:
 914              	.LFB28:
 522:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 523:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 524:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER break function 
 525:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
GAS LISTING /tmp/ccVZQUdL.s 			page 27


 526:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  breakpara: TIMER break parameter struct
 527:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   runoffstate: TIMER_ROS_STATE_ENABLE, TIMER_ROS_STATE_DISABLE
 528:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   ideloffstate: TIMER_IOS_STATE_ENABLE, TIMER_IOS_STATE_DISABLE
 529:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   deadtime: 0~255
 530:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   breakpolarity: TIMER_BREAK_POLARITY_LOW, TIMER_BREAK_POLARITY_HIGH
 531:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   outputautostate: TIMER_OUTAUTO_ENABLE, TIMER_OUTAUTO_DISABLE
 532:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   protectmode: TIMER_CCHP_PROT_OFF, TIMER_CCHP_PROT_0, TIMER_CCHP_PROT_1, TIMER_CCH
 533:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   breakstate: TIMER_BREAK_ENABLE, TIMER_BREAK_DISABLE
 534:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 535:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 536:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 537:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_break_config(uint32_t timer_periph, timer_break_parameter_struct* breakpara)
 538:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 915              		.loc 1 538 1 is_stmt 1
 916              		.cfi_startproc
 917              	.LVL55:
 539:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) = (uint32_t)(((uint32_t)(breakpara->runoffstate)) |
 918              		.loc 1 539 5
 919              		.loc 1 539 32 is_stmt 0
 920 0000 83D62500 		lhu	a3,2(a1)
 921 0004 83D70500 		lhu	a5,0(a1)
 922 0008 03D74500 		lhu	a4,4(a1)
 923 000c 03D86500 		lhu	a6,6(a1)
 924 0010 03D68500 		lhu	a2,8(a1)
 925 0014 D58F     		or	a5,a5,a3
 926 0016 D98F     		or	a5,a5,a4
 927 0018 83D6A500 		lhu	a3,10(a1)
 928 001c 03D7C500 		lhu	a4,12(a1)
 929 0020 B3E70701 		or	a5,a5,a6
 930 0024 D18F     		or	a5,a5,a2
 931 0026 D58F     		or	a5,a5,a3
 932 0028 D98F     		or	a5,a5,a4
 933 002a C207     		slli	a5,a5,16
 934 002c C183     		srli	a5,a5,16
 935              		.loc 1 539 30
 936 002e 7CC1     		sw	a5,68(a0)
 540:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->ideloffstate))|
 541:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->deadtime)) |
 542:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->breakpolarity)) |
 543:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->outputautostate)) |
 544:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->protectmode)) |
 545:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                           ((uint32_t)(breakpara->breakstate)));
 546:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 937              		.loc 1 546 1
 938 0030 8280     		ret
 939              		.cfi_endproc
 940              	.LFE28:
 942              		.section	.text.timer_break_enable,"ax",@progbits
 943              		.align	1
 944              		.globl	timer_break_enable
 946              	timer_break_enable:
 947              	.LFB29:
 547:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 548:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 549:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable TIMER break function
 550:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 551:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
GAS LISTING /tmp/ccVZQUdL.s 			page 28


 552:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 553:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 554:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_break_enable(uint32_t timer_periph)
 555:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 948              		.loc 1 555 1 is_stmt 1
 949              		.cfi_startproc
 950              	.LVL56:
 556:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_BRKEN;
 951              		.loc 1 556 5
 952              		.loc 1 556 30 is_stmt 0
 953 0000 7C41     		lw	a5,68(a0)
 954 0002 0567     		li	a4,4096
 955 0004 D98F     		or	a5,a5,a4
 956 0006 7CC1     		sw	a5,68(a0)
 557:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 957              		.loc 1 557 1
 958 0008 8280     		ret
 959              		.cfi_endproc
 960              	.LFE29:
 962              		.section	.text.timer_break_disable,"ax",@progbits
 963              		.align	1
 964              		.globl	timer_break_disable
 966              	timer_break_disable:
 967              	.LFB30:
 558:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 559:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 560:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable TIMER break function
 561:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 562:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 563:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 564:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 565:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_break_disable(uint32_t timer_periph)
 566:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 968              		.loc 1 566 1 is_stmt 1
 969              		.cfi_startproc
 970              	.LVL57:
 567:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_BRKEN;
 971              		.loc 1 567 5
 972              		.loc 1 567 30 is_stmt 0
 973 0000 7C41     		lw	a5,68(a0)
 974 0002 7D77     		li	a4,-4096
 975 0004 7D17     		addi	a4,a4,-1
 976 0006 F98F     		and	a5,a5,a4
 977 0008 7CC1     		sw	a5,68(a0)
 568:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 978              		.loc 1 568 1
 979 000a 8280     		ret
 980              		.cfi_endproc
 981              	.LFE30:
 983              		.section	.text.timer_automatic_output_enable,"ax",@progbits
 984              		.align	1
 985              		.globl	timer_automatic_output_enable
 987              	timer_automatic_output_enable:
 988              	.LFB31:
 569:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 570:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 571:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable TIMER output automatic function
GAS LISTING /tmp/ccVZQUdL.s 			page 29


 572:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 573:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 574:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 575:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 576:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_automatic_output_enable(uint32_t timer_periph)
 577:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 989              		.loc 1 577 1 is_stmt 1
 990              		.cfi_startproc
 991              	.LVL58:
 578:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_OAEN;
 992              		.loc 1 578 5
 993              		.loc 1 578 30 is_stmt 0
 994 0000 7C41     		lw	a5,68(a0)
 995 0002 1167     		li	a4,16384
 996 0004 D98F     		or	a5,a5,a4
 997 0006 7CC1     		sw	a5,68(a0)
 579:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 998              		.loc 1 579 1
 999 0008 8280     		ret
 1000              		.cfi_endproc
 1001              	.LFE31:
 1003              		.section	.text.timer_automatic_output_disable,"ax",@progbits
 1004              		.align	1
 1005              		.globl	timer_automatic_output_disable
 1007              	timer_automatic_output_disable:
 1008              	.LFB32:
 580:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 581:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 582:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable TIMER output automatic function
 583:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 584:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 585:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 586:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 587:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_automatic_output_disable(uint32_t timer_periph)
 588:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 1009              		.loc 1 588 1 is_stmt 1
 1010              		.cfi_startproc
 1011              	.LVL59:
 589:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CCHP(timer_periph) &= ~(uint32_t)TIMER_CCHP_OAEN;
 1012              		.loc 1 589 5
 1013              		.loc 1 589 30 is_stmt 0
 1014 0000 7C41     		lw	a5,68(a0)
 1015 0002 7177     		li	a4,-16384
 1016 0004 7D17     		addi	a4,a4,-1
 1017 0006 F98F     		and	a5,a5,a4
 1018 0008 7CC1     		sw	a5,68(a0)
 590:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1019              		.loc 1 590 1
 1020 000a 8280     		ret
 1021              		.cfi_endproc
 1022              	.LFE32:
 1024              		.section	.text.timer_primary_output_config,"ax",@progbits
 1025              		.align	1
 1026              		.globl	timer_primary_output_config
 1028              	timer_primary_output_config:
 1029              	.LFB33:
 591:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
GAS LISTING /tmp/ccVZQUdL.s 			page 30


 592:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 593:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable or disable TIMER primary output function
 594:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 595:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE
 596:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 597:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 598:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 599:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_primary_output_config(uint32_t timer_periph, ControlStatus newvalue)
 600:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 1030              		.loc 1 600 1 is_stmt 1
 1031              		.cfi_startproc
 1032              	.LVL60:
 601:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(ENABLE == newvalue){
 1033              		.loc 1 601 5
 1034              		.loc 1 601 7 is_stmt 0
 1035 0000 8547     		li	a5,1
 1036 0002 6388F500 		beq	a1,a5,.L66
 602:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 603:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 604:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CCHP(timer_periph) &= (~(uint32_t)TIMER_CCHP_POEN);
 1037              		.loc 1 604 9 is_stmt 1
 1038              		.loc 1 604 34 is_stmt 0
 1039 0006 7C41     		lw	a5,68(a0)
 1040 0008 6177     		li	a4,-32768
 1041 000a 7D17     		addi	a4,a4,-1
 1042 000c F98F     		and	a5,a5,a4
 1043 000e 7CC1     		sw	a5,68(a0)
 605:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 606:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1044              		.loc 1 606 1
 1045 0010 8280     		ret
 1046              	.L66:
 602:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1047              		.loc 1 602 9 is_stmt 1
 602:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CCHP(timer_periph) |= (uint32_t)TIMER_CCHP_POEN;
 1048              		.loc 1 602 34 is_stmt 0
 1049 0012 7C41     		lw	a5,68(a0)
 1050 0014 2167     		li	a4,32768
 1051 0016 D98F     		or	a5,a5,a4
 1052 0018 7CC1     		sw	a5,68(a0)
 1053 001a 8280     		ret
 1054              		.cfi_endproc
 1055              	.LFE33:
 1057              		.section	.text.timer_channel_control_shadow_config,"ax",@progbits
 1058              		.align	1
 1059              		.globl	timer_channel_control_shadow_config
 1061              	timer_channel_control_shadow_config:
 1062              	.LFB34:
 607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 608:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 609:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable or disable channel capture/compare control shadow register 
 610:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 611:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  newvalue: ENABLE or DISABLE 
 612:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 613:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 614:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 615:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_control_shadow_config(uint32_t timer_periph, ControlStatus newvalue)
GAS LISTING /tmp/ccVZQUdL.s 			page 31


 616:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 1063              		.loc 1 616 1 is_stmt 1
 1064              		.cfi_startproc
 1065              	.LVL61:
 617:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****      if(ENABLE == newvalue){
 1066              		.loc 1 617 6
 1067              		.loc 1 617 8 is_stmt 0
 1068 0000 8547     		li	a5,1
 1069 0002 6386F500 		beq	a1,a5,.L70
 618:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 619:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 620:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCSE);
 1070              		.loc 1 620 9 is_stmt 1
 1071              		.loc 1 620 34 is_stmt 0
 1072 0006 5C41     		lw	a5,4(a0)
 1073 0008 F99B     		andi	a5,a5,-2
 1074 000a 5CC1     		sw	a5,4(a0)
 621:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 622:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1075              		.loc 1 622 1
 1076 000c 8280     		ret
 1077              	.L70:
 618:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1078              		.loc 1 618 9 is_stmt 1
 618:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCSE;
 1079              		.loc 1 618 34 is_stmt 0
 1080 000e 5C41     		lw	a5,4(a0)
 1081 0010 93E71700 		ori	a5,a5,1
 1082 0014 5CC1     		sw	a5,4(a0)
 1083 0016 8280     		ret
 1084              		.cfi_endproc
 1085              	.LFE34:
 1087              		.section	.text.timer_channel_control_shadow_update_config,"ax",@progbits
 1088              		.align	1
 1089              		.globl	timer_channel_control_shadow_update_config
 1091              	timer_channel_control_shadow_update_config:
 1092              	.LFB35:
 623:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 624:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 625:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel control shadow register update control
 626:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
 627:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ccuctl: channel control shadow register update control
 628:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 629:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_UPDATECTL_CCU: the shadow registers update by when CMTG bit is set
 630:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_UPDATECTL_CCUTRI: the shadow registers update by when CMTG bit is set or an
 631:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 632:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */              
 634:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_control_shadow_update_config(uint32_t timer_periph, uint32_t ccuctl)
 635:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 1093              		.loc 1 635 1 is_stmt 1
 1094              		.cfi_startproc
 1095              	.LVL62:
 636:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_UPDATECTL_CCU == ccuctl){
 1096              		.loc 1 636 5
 1097              		.loc 1 636 7 is_stmt 0
 1098 0000 89E5     		bne	a1,zero,.L72
GAS LISTING /tmp/ccVZQUdL.s 			page 32


 637:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_CCUC);
 1099              		.loc 1 637 9 is_stmt 1
 1100              		.loc 1 637 34 is_stmt 0
 1101 0002 5C41     		lw	a5,4(a0)
 1102 0004 ED9B     		andi	a5,a5,-5
 1103 0006 5CC1     		sw	a5,4(a0)
 1104 0008 8280     		ret
 1105              	.L72:
 638:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_UPDATECTL_CCUTRI == ccuctl){
 1106              		.loc 1 638 11 is_stmt 1
 1107              		.loc 1 638 13 is_stmt 0
 1108 000a 9147     		li	a5,4
 1109 000c 6383F500 		beq	a1,a5,.L74
 639:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 640:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 641:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* illegal parameters */        
 642:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 643:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1110              		.loc 1 643 1
 1111 0010 8280     		ret
 1112              	.L74:
 639:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1113              		.loc 1 639 9 is_stmt 1
 639:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_CCUC;
 1114              		.loc 1 639 34 is_stmt 0
 1115 0012 5C41     		lw	a5,4(a0)
 1116 0014 93E74700 		ori	a5,a5,4
 1117 0018 5CC1     		sw	a5,4(a0)
 642:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1118              		.loc 1 642 5 is_stmt 1
 1119              		.loc 1 643 1 is_stmt 0
 1120 001a 8280     		ret
 1121              		.cfi_endproc
 1122              	.LFE35:
 1124              		.section	.text.timer_channel_output_struct_para_init,"ax",@progbits
 1125              		.align	1
 1126              		.globl	timer_channel_output_struct_para_init
 1128              	timer_channel_output_struct_para_init:
 1129              	.LFB36:
 644:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 645:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 646:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      initialize TIMER channel output parameter struct with a default value
 647:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocpara: TIMER channel n output parameter struct
 648:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 649:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 650:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 651:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_struct_para_init(timer_oc_parameter_struct* ocpara)
 652:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 1130              		.loc 1 652 1 is_stmt 1
 1131              		.cfi_startproc
 1132              	.LVL63:
 653:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* initialize the channel output parameter struct member with the default value */
 654:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->outputstate  = TIMER_CCX_DISABLE;
 1133              		.loc 1 654 5
 1134              		.loc 1 654 26 is_stmt 0
 1135 0000 23100500 		sh	zero,0(a0)
 655:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->outputnstate = TIMER_CCXN_DISABLE;
GAS LISTING /tmp/ccVZQUdL.s 			page 33


 1136              		.loc 1 655 5 is_stmt 1
 1137              		.loc 1 655 26 is_stmt 0
 1138 0004 23110500 		sh	zero,2(a0)
 656:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocpolarity   = TIMER_OC_POLARITY_HIGH;
 1139              		.loc 1 656 5 is_stmt 1
 1140              		.loc 1 656 26 is_stmt 0
 1141 0008 23120500 		sh	zero,4(a0)
 657:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocnpolarity  = TIMER_OCN_POLARITY_HIGH;
 1142              		.loc 1 657 5 is_stmt 1
 1143              		.loc 1 657 26 is_stmt 0
 1144 000c 23130500 		sh	zero,6(a0)
 658:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocidlestate  = TIMER_OC_IDLE_STATE_LOW;
 1145              		.loc 1 658 5 is_stmt 1
 1146              		.loc 1 658 26 is_stmt 0
 1147 0010 23140500 		sh	zero,8(a0)
 659:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     ocpara->ocnidlestate = TIMER_OCN_IDLE_STATE_LOW;
 1148              		.loc 1 659 5 is_stmt 1
 1149              		.loc 1 659 26 is_stmt 0
 1150 0014 23150500 		sh	zero,10(a0)
 660:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1151              		.loc 1 660 1
 1152 0018 8280     		ret
 1153              		.cfi_endproc
 1154              	.LFE36:
 1156              		.section	.text.timer_channel_output_config,"ax",@progbits
 1157              		.align	1
 1158              		.globl	timer_channel_output_config
 1160              	timer_channel_output_config:
 1161              	.LFB37:
 661:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 662:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 663:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel output function
 664:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 665:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
 666:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 667:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
 668:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
 669:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
 670:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
 671:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocpara: TIMER channeln output parameter struct
 672:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   outputstate: TIMER_CCX_ENABLE, TIMER_CCX_DISABLE
 673:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   outputnstate: TIMER_CCXN_ENABLE, TIMER_CCXN_DISABLE
 674:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   ocpolarity: TIMER_OC_POLARITY_HIGH, TIMER_OC_POLARITY_LOW
 675:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   ocnpolarity: TIMER_OCN_POLARITY_HIGH, TIMER_OCN_POLARITY_LOW
 676:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   ocidlestate: TIMER_OC_IDLE_STATE_LOW, TIMER_OC_IDLE_STATE_HIGH
 677:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   ocnidlestate: TIMER_OCN_IDLE_STATE_LOW, TIMER_OCN_IDLE_STATE_HIGH
 678:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 679:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 680:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 681:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_config(uint32_t timer_periph, uint16_t channel, timer_oc_parameter_struct
 682:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 1162              		.loc 1 682 1 is_stmt 1
 1163              		.cfi_startproc
 1164              	.LVL64:
 683:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 1165              		.loc 1 683 5
 1166 0000 8947     		li	a5,2
GAS LISTING /tmp/ccVZQUdL.s 			page 34


 1167 0002 6384F50C 		beq	a1,a5,.L77
 1168 0006 63E1B704 		bgtu	a1,a5,.L78
 1169 000a C1C5     		beq	a1,zero,.L88
 684:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 685:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
 686:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0EN bit */
 687:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 688:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 689:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputstate;
 690:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P bit */
 691:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
 692:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P bit */
 693:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocpolarity;
 694:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 695:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         if (TIMER0 == timer_periph) {
 696:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NEN bit */
 697:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
 698:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH0NEN bit */
 699:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->outputnstate;
 700:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NP bit */
 701:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
 702:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH0NP bit */
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpara->ocnpolarity;
 704:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0 bit */
 705:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0);
 706:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO0 bit */
 707:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocidlestate;
 708:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0N bit */
 709:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO0N);
 710:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO0N bit */
 711:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)ocpara->ocnidlestate;
 712:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 713:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH0MS;
 714:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 715:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 716:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
 717:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1EN bit */
 718:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 1170              		.loc 1 718 9
 1171              		.loc 1 718 36 is_stmt 0
 1172 000c 1451     		lw	a3,32(a0)
 719:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
 720:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 4U);
 1173              		.loc 1 720 50
 1174 000e 03570600 		lhu	a4,0(a2)
 721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P bit */
 722:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P bit */
 724:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 4U);
 1175              		.loc 1 724 50
 1176 0012 83574600 		lhu	a5,4(a2)
 718:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
 1177              		.loc 1 718 36
 1178 0016 BD9A     		andi	a3,a3,-17
 1179 0018 14D1     		sw	a3,32(a0)
 720:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P bit */
 1180              		.loc 1 720 9 is_stmt 1
GAS LISTING /tmp/ccVZQUdL.s 			page 35


 720:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P bit */
 1181              		.loc 1 720 36 is_stmt 0
 1182 001a 1451     		lw	a3,32(a0)
 720:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P bit */
 1183              		.loc 1 720 39
 1184 001c 1207     		slli	a4,a4,4
 1185              		.loc 1 724 39
 1186 001e 9207     		slli	a5,a5,4
 720:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P bit */
 1187              		.loc 1 720 36
 1188 0020 558F     		or	a4,a4,a3
 1189 0022 18D1     		sw	a4,32(a0)
 722:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P bit */
 1190              		.loc 1 722 9 is_stmt 1
 722:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P bit */
 1191              		.loc 1 722 36 is_stmt 0
 1192 0024 1451     		lw	a3,32(a0)
 725:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 726:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         if (TIMER0 == timer_periph) {
 1193              		.loc 1 726 12
 1194 0026 37370140 		li	a4,1073819648
 1195 002a 930507C0 		addi	a1,a4,-1024
 1196              	.LVL65:
 722:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P bit */
 1197              		.loc 1 722 36
 1198 002e 93F6F6FD 		andi	a3,a3,-33
 1199 0032 14D1     		sw	a3,32(a0)
 724:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1200              		.loc 1 724 9 is_stmt 1
 724:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1201              		.loc 1 724 36 is_stmt 0
 1202 0034 1451     		lw	a3,32(a0)
 1203 0036 D58F     		or	a5,a5,a3
 1204 0038 1CD1     		sw	a5,32(a0)
 1205              		.loc 1 726 9 is_stmt 1
 1206              		.loc 1 726 12 is_stmt 0
 1207 003a 630CB51A 		beq	a0,a1,.L89
 1208              	.LVL66:
 1209              	.L84:
 727:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NEN bit */
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
 729:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NEN bit */
 730:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 4U);
 731:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NP bit */
 732:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
 733:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NP bit */
 734:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 4U);
 735:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1 bit */
 736:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1);
 737:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO1 bit */
 738:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 2U);
 739:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1N bit */
 740:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO1N);
 741:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO1N bit */
 742:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 2U);
 743:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 744:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= ~(uint32_t)TIMER_CHCTL0_CH1MS;
GAS LISTING /tmp/ccVZQUdL.s 			page 36


 1210              		.loc 1 744 9 is_stmt 1
 1211              		.loc 1 744 36 is_stmt 0
 1212 003e 1C4D     		lw	a5,24(a0)
 1213 0040 93F7F7CF 		andi	a5,a5,-769
 1214 0044 1CCD     		sw	a5,24(a0)
 745:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1215              		.loc 1 745 9 is_stmt 1
 1216 0046 8280     		ret
 1217              	.LVL67:
 1218              	.L78:
 683:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 1219              		.loc 1 683 5 is_stmt 0
 1220 0048 8D47     		li	a5,3
 1221 004a 6393F504 		bne	a1,a5,.L90
 746:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 747:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
 748:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2EN bit */
 749:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
 750:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2EN bit */
 751:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 8U);
 752:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2P bit */
 753:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
 754:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2P bit */
 755:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 8U);
 756:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 757:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         if (TIMER0 == timer_periph) {
 758:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NEN bit */
 759:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
 760:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NEN bit */
 761:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputnstate) << 8U);
 762:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NP bit */
 763:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
 764:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NP bit */
 765:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnpolarity) << 8U);
 766:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2 bit */
 767:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2);
 768:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2 bit */
 769:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 4U);
 770:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2N bit */
 771:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO2N);
 772:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2N bit */
 773:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocnidlestate) << 4U);
 774:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 775:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH2MS;
 776:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 777:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 778:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
 779:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3EN bit */
 780:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &=(~(uint32_t)TIMER_CHCTL2_CH3EN);
 1222              		.loc 1 780 9 is_stmt 1
 1223              		.loc 1 780 36 is_stmt 0
 1224 004e 1C51     		lw	a5,32(a0)
 1225 0050 7D77     		li	a4,-4096
 1226 0052 7D17     		addi	a4,a4,-1
 1227 0054 F98F     		and	a5,a5,a4
 1228 0056 1CD1     		sw	a5,32(a0)
 781:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH3EN bit */
GAS LISTING /tmp/ccVZQUdL.s 			page 37


 782:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->outputstate) << 12U);
 1229              		.loc 1 782 9 is_stmt 1
 1230              		.loc 1 782 50 is_stmt 0
 1231 0058 83570600 		lhu	a5,0(a2)
 1232              		.loc 1 782 36
 1233 005c 1851     		lw	a4,32(a0)
 783:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3P bit */
 784:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 1234              		.loc 1 784 36
 1235 005e F976     		li	a3,-8192
 782:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3P bit */
 1236              		.loc 1 782 39
 1237 0060 B207     		slli	a5,a5,12
 782:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3P bit */
 1238              		.loc 1 782 36
 1239 0062 D98F     		or	a5,a5,a4
 1240 0064 1CD1     		sw	a5,32(a0)
 1241              		.loc 1 784 9 is_stmt 1
 1242              		.loc 1 784 36 is_stmt 0
 1243 0066 1851     		lw	a4,32(a0)
 1244 0068 FD16     		addi	a3,a3,-1
 785:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH3P bit */
 786:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocpolarity) << 12U);
 1245              		.loc 1 786 50
 1246 006a 83574600 		lhu	a5,4(a2)
 784:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH3P bit */
 1247              		.loc 1 784 36
 1248 006e 758F     		and	a4,a4,a3
 1249 0070 18D1     		sw	a4,32(a0)
 1250              		.loc 1 786 9 is_stmt 1
 1251              		.loc 1 786 36 is_stmt 0
 1252 0072 1451     		lw	a3,32(a0)
 1253              		.loc 1 786 39
 1254 0074 B207     		slli	a5,a5,12
 787:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 788:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         if (TIMER0 == timer_periph) {
 1255              		.loc 1 788 12
 1256 0076 37370140 		li	a4,1073819648
 786:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1257              		.loc 1 786 36
 1258 007a D58F     		or	a5,a5,a3
 1259 007c 1CD1     		sw	a5,32(a0)
 1260              		.loc 1 788 9 is_stmt 1
 1261              		.loc 1 788 12 is_stmt 0
 1262 007e 930707C0 		addi	a5,a4,-1024
 1263 0082 6308F514 		beq	a0,a5,.L91
 1264              	.L86:
 789:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO3 bit */
 790:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_ISO3);
 791:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO3 bit */
 792:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             TIMER_CTL1(timer_periph) |= (uint32_t)((uint32_t)(ocpara->ocidlestate) << 6U);
 793:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 794:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= ~(uint32_t)TIMER_CHCTL1_CH3MS;
 1265              		.loc 1 794 9 is_stmt 1
 1266              		.loc 1 794 36 is_stmt 0
 1267 0086 5C4D     		lw	a5,28(a0)
 1268 0088 93F7F7CF 		andi	a5,a5,-769
GAS LISTING /tmp/ccVZQUdL.s 			page 38


 1269 008c 5CCD     		sw	a5,28(a0)
 795:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1270              		.loc 1 795 9 is_stmt 1
 796:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 797:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 798:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 799:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1271              		.loc 1 799 1 is_stmt 0
 1272 008e 8280     		ret
 1273              	.L90:
 1274 0090 8280     		ret
 1275              	.L88:
 687:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 1276              		.loc 1 687 9 is_stmt 1
 687:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 1277              		.loc 1 687 36 is_stmt 0
 1278 0092 1C51     		lw	a5,32(a0)
 689:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P bit */
 1279              		.loc 1 689 39
 1280 0094 83560600 		lhu	a3,0(a2)
 693:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1281              		.loc 1 693 39
 1282 0098 03574600 		lhu	a4,4(a2)
 687:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 1283              		.loc 1 687 36
 1284 009c F99B     		andi	a5,a5,-2
 1285 009e 1CD1     		sw	a5,32(a0)
 689:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P bit */
 1286              		.loc 1 689 9 is_stmt 1
 689:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P bit */
 1287              		.loc 1 689 36 is_stmt 0
 1288 00a0 03280502 		lw	a6,32(a0)
 695:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NEN bit */
 1289              		.loc 1 695 12
 1290 00a4 B7370140 		li	a5,1073819648
 1291 00a8 938507C0 		addi	a1,a5,-1024
 1292              	.LVL68:
 689:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P bit */
 1293              		.loc 1 689 36
 1294 00ac B3E60601 		or	a3,a3,a6
 1295 00b0 14D1     		sw	a3,32(a0)
 691:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P bit */
 1296              		.loc 1 691 9 is_stmt 1
 691:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P bit */
 1297              		.loc 1 691 36 is_stmt 0
 1298 00b2 1451     		lw	a3,32(a0)
 1299 00b4 F59A     		andi	a3,a3,-3
 1300 00b6 14D1     		sw	a3,32(a0)
 693:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1301              		.loc 1 693 9 is_stmt 1
 693:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1302              		.loc 1 693 36 is_stmt 0
 1303 00b8 1451     		lw	a3,32(a0)
 1304 00ba 558F     		or	a4,a4,a3
 1305 00bc 18D1     		sw	a4,32(a0)
 695:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NEN bit */
 1306              		.loc 1 695 9 is_stmt 1
GAS LISTING /tmp/ccVZQUdL.s 			page 39


 695:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NEN bit */
 1307              		.loc 1 695 12 is_stmt 0
 1308 00be 630DB50A 		beq	a0,a1,.L92
 1309              	.LVL69:
 1310              	.L83:
 713:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1311              		.loc 1 713 9 is_stmt 1
 713:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1312              		.loc 1 713 36 is_stmt 0
 1313 00c2 1C4D     		lw	a5,24(a0)
 1314 00c4 F19B     		andi	a5,a5,-4
 1315 00c6 1CCD     		sw	a5,24(a0)
 714:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 1316              		.loc 1 714 9 is_stmt 1
 1317 00c8 8280     		ret
 1318              	.LVL70:
 1319              	.L77:
 749:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2EN bit */
 1320              		.loc 1 749 9
 749:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2EN bit */
 1321              		.loc 1 749 36 is_stmt 0
 1322 00ca 1451     		lw	a3,32(a0)
 751:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2P bit */
 1323              		.loc 1 751 50
 1324 00cc 03570600 		lhu	a4,0(a2)
 755:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1325              		.loc 1 755 50
 1326 00d0 83574600 		lhu	a5,4(a2)
 749:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2EN bit */
 1327              		.loc 1 749 36
 1328 00d4 93F6F6EF 		andi	a3,a3,-257
 1329 00d8 14D1     		sw	a3,32(a0)
 751:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2P bit */
 1330              		.loc 1 751 9 is_stmt 1
 751:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2P bit */
 1331              		.loc 1 751 36 is_stmt 0
 1332 00da 1451     		lw	a3,32(a0)
 751:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2P bit */
 1333              		.loc 1 751 39
 1334 00dc 2207     		slli	a4,a4,8
 755:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1335              		.loc 1 755 39
 1336 00de A207     		slli	a5,a5,8
 751:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2P bit */
 1337              		.loc 1 751 36
 1338 00e0 558F     		or	a4,a4,a3
 1339 00e2 18D1     		sw	a4,32(a0)
 753:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2P bit */
 1340              		.loc 1 753 9 is_stmt 1
 753:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2P bit */
 1341              		.loc 1 753 36 is_stmt 0
 1342 00e4 1451     		lw	a3,32(a0)
 757:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NEN bit */
 1343              		.loc 1 757 12
 1344 00e6 37370140 		li	a4,1073819648
 1345 00ea 930507C0 		addi	a1,a4,-1024
 1346              	.LVL71:
GAS LISTING /tmp/ccVZQUdL.s 			page 40


 753:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2P bit */
 1347              		.loc 1 753 36
 1348 00ee 93F6F6DF 		andi	a3,a3,-513
 1349 00f2 14D1     		sw	a3,32(a0)
 755:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1350              		.loc 1 755 9 is_stmt 1
 755:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 1351              		.loc 1 755 36 is_stmt 0
 1352 00f4 1451     		lw	a3,32(a0)
 1353 00f6 D58F     		or	a5,a5,a3
 1354 00f8 1CD1     		sw	a5,32(a0)
 757:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NEN bit */
 1355              		.loc 1 757 9 is_stmt 1
 757:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NEN bit */
 1356              		.loc 1 757 12 is_stmt 0
 1357 00fa 6306B500 		beq	a0,a1,.L93
 1358              	.LVL72:
 1359              	.L85:
 775:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1360              		.loc 1 775 9 is_stmt 1
 775:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1361              		.loc 1 775 36 is_stmt 0
 1362 00fe 5C4D     		lw	a5,28(a0)
 1363 0100 F19B     		andi	a5,a5,-4
 1364 0102 5CCD     		sw	a5,28(a0)
 776:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 1365              		.loc 1 776 9 is_stmt 1
 1366 0104 8280     		ret
 1367              	.LVL73:
 1368              	.L93:
 759:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NEN bit */
 1369              		.loc 1 759 13
 759:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NEN bit */
 1370              		.loc 1 759 40 is_stmt 0
 1371 0106 0C51     		lw	a1,32(a0)
 761:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NP bit */
 1372              		.loc 1 761 54
 1373 0108 83572600 		lhu	a5,2(a2)
 763:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NP bit */
 1374              		.loc 1 763 40
 1375 010c FD76     		li	a3,-4096
 759:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NEN bit */
 1376              		.loc 1 759 40
 1377 010e 93F5F5BF 		andi	a1,a1,-1025
 1378 0112 0CD1     		sw	a1,32(a0)
 761:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NP bit */
 1379              		.loc 1 761 13 is_stmt 1
 761:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NP bit */
 1380              		.loc 1 761 40 is_stmt 0
 1381 0114 0C51     		lw	a1,32(a0)
 761:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NP bit */
 1382              		.loc 1 761 43
 1383 0116 A207     		slli	a5,a5,8
 763:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NP bit */
 1384              		.loc 1 763 40
 1385 0118 9388F67F 		addi	a7,a3,2047
 761:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH2NP bit */
GAS LISTING /tmp/ccVZQUdL.s 			page 41


 1386              		.loc 1 761 40
 1387 011c CD8F     		or	a5,a5,a1
 1388 011e 1CD1     		sw	a5,32(a0)
 763:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NP bit */
 1389              		.loc 1 763 13 is_stmt 1
 763:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NP bit */
 1390              		.loc 1 763 40 is_stmt 0
 1391 0120 03280502 		lw	a6,32(a0)
 767:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2 bit */
 1392              		.loc 1 767 38
 1393 0124 9385F6FF 		addi	a1,a3,-1
 765:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2 bit */
 1394              		.loc 1 765 54
 1395 0128 83576600 		lhu	a5,6(a2)
 763:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH2NP bit */
 1396              		.loc 1 763 40
 1397 012c B3761801 		and	a3,a6,a7
 1398 0130 14D1     		sw	a3,32(a0)
 765:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2 bit */
 1399              		.loc 1 765 13 is_stmt 1
 765:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2 bit */
 1400              		.loc 1 765 40 is_stmt 0
 1401 0132 03280502 		lw	a6,32(a0)
 765:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2 bit */
 1402              		.loc 1 765 43
 1403 0136 A207     		slli	a5,a5,8
 769:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2N bit */
 1404              		.loc 1 769 52
 1405 0138 83568600 		lhu	a3,8(a2)
 765:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2 bit */
 1406              		.loc 1 765 40
 1407 013c B3E70701 		or	a5,a5,a6
 1408 0140 1CD1     		sw	a5,32(a0)
 767:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2 bit */
 1409              		.loc 1 767 13 is_stmt 1
 767:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2 bit */
 1410              		.loc 1 767 38 is_stmt 0
 1411 0142 832747C0 		lw	a5,-1020(a4)
 769:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2N bit */
 1412              		.loc 1 769 41
 1413 0146 9206     		slli	a3,a3,4
 767:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2 bit */
 1414              		.loc 1 767 38
 1415 0148 FD8D     		and	a1,a5,a1
 1416 014a 2322B7C0 		sw	a1,-1020(a4)
 769:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2N bit */
 1417              		.loc 1 769 13 is_stmt 1
 769:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2N bit */
 1418              		.loc 1 769 38 is_stmt 0
 1419 014e 832547C0 		lw	a1,-1020(a4)
 773:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1420              		.loc 1 773 52
 1421 0152 8357A600 		lhu	a5,10(a2)
 771:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2N bit */
 1422              		.loc 1 771 38
 1423 0156 7976     		li	a2,-8192
 1424              	.LVL74:
GAS LISTING /tmp/ccVZQUdL.s 			page 42


 769:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO2N bit */
 1425              		.loc 1 769 38
 1426 0158 CD8E     		or	a3,a3,a1
 1427 015a 2322D7C0 		sw	a3,-1020(a4)
 771:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2N bit */
 1428              		.loc 1 771 13 is_stmt 1
 771:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2N bit */
 1429              		.loc 1 771 38 is_stmt 0
 1430 015e 832647C0 		lw	a3,-1020(a4)
 1431 0162 7D16     		addi	a2,a2,-1
 773:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1432              		.loc 1 773 41
 1433 0164 9207     		slli	a5,a5,4
 771:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO2N bit */
 1434              		.loc 1 771 38
 1435 0166 F18E     		and	a3,a3,a2
 1436 0168 2322D7C0 		sw	a3,-1020(a4)
 773:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1437              		.loc 1 773 13 is_stmt 1
 773:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1438              		.loc 1 773 38 is_stmt 0
 1439 016c 832647C0 		lw	a3,-1020(a4)
 1440 0170 D58F     		or	a5,a5,a3
 1441 0172 2322F7C0 		sw	a5,-1020(a4)
 1442 0176 61B7     		j	.L85
 1443              	.LVL75:
 1444              	.L92:
 697:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH0NEN bit */
 1445              		.loc 1 697 13 is_stmt 1
 697:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH0NEN bit */
 1446              		.loc 1 697 40 is_stmt 0
 1447 0178 1851     		lw	a4,32(a0)
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0 bit */
 1448              		.loc 1 703 43
 1449 017a 83556600 		lhu	a1,6(a2)
 699:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NP bit */
 1450              		.loc 1 699 43
 1451 017e 03582600 		lhu	a6,2(a2)
 697:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH0NEN bit */
 1452              		.loc 1 697 40
 1453 0182 6D9B     		andi	a4,a4,-5
 1454 0184 18D1     		sw	a4,32(a0)
 699:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NP bit */
 1455              		.loc 1 699 13 is_stmt 1
 699:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NP bit */
 1456              		.loc 1 699 40 is_stmt 0
 1457 0186 83280502 		lw	a7,32(a0)
 707:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0N bit */
 1458              		.loc 1 707 41
 1459 018a 83568600 		lhu	a3,8(a2)
 711:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1460              		.loc 1 711 41
 1461 018e 0357A600 		lhu	a4,10(a2)
 699:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH0NP bit */
 1462              		.loc 1 699 40
 1463 0192 33661801 		or	a2,a6,a7
 1464              	.LVL76:
GAS LISTING /tmp/ccVZQUdL.s 			page 43


 1465 0196 10D1     		sw	a2,32(a0)
 701:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH0NP bit */
 1466              		.loc 1 701 13 is_stmt 1
 701:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH0NP bit */
 1467              		.loc 1 701 40 is_stmt 0
 1468 0198 1051     		lw	a2,32(a0)
 1469 019a 5D9A     		andi	a2,a2,-9
 1470 019c 10D1     		sw	a2,32(a0)
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0 bit */
 1471              		.loc 1 703 13 is_stmt 1
 703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0 bit */
 1472              		.loc 1 703 40 is_stmt 0
 1473 019e 1051     		lw	a2,32(a0)
 1474 01a0 4D8E     		or	a2,a1,a2
 1475 01a2 10D1     		sw	a2,32(a0)
 705:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO0 bit */
 1476              		.loc 1 705 13 is_stmt 1
 705:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO0 bit */
 1477              		.loc 1 705 38 is_stmt 0
 1478 01a4 03A647C0 		lw	a2,-1020(a5)
 1479 01a8 1376F6EF 		andi	a2,a2,-257
 1480 01ac 23A2C7C0 		sw	a2,-1020(a5)
 707:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0N bit */
 1481              		.loc 1 707 13 is_stmt 1
 707:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO0N bit */
 1482              		.loc 1 707 38 is_stmt 0
 1483 01b0 03A647C0 		lw	a2,-1020(a5)
 1484 01b4 D18E     		or	a3,a3,a2
 1485 01b6 23A2D7C0 		sw	a3,-1020(a5)
 709:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO0N bit */
 1486              		.loc 1 709 13 is_stmt 1
 709:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO0N bit */
 1487              		.loc 1 709 38 is_stmt 0
 1488 01ba 83A647C0 		lw	a3,-1020(a5)
 1489 01be 93F6F6DF 		andi	a3,a3,-513
 1490 01c2 23A2D7C0 		sw	a3,-1020(a5)
 711:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1491              		.loc 1 711 13 is_stmt 1
 711:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1492              		.loc 1 711 38 is_stmt 0
 1493 01c6 83A647C0 		lw	a3,-1020(a5)
 1494 01ca 558F     		or	a4,a4,a3
 1495 01cc 23A2E7C0 		sw	a4,-1020(a5)
 1496 01d0 CDBD     		j	.L83
 1497              	.LVL77:
 1498              	.L91:
 790:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO3 bit */
 1499              		.loc 1 790 13 is_stmt 1
 790:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO3 bit */
 1500              		.loc 1 790 38 is_stmt 0
 1501 01d2 832647C0 		lw	a3,-1020(a4)
 1502 01d6 F177     		li	a5,-16384
 1503 01d8 FD17     		addi	a5,a5,-1
 1504 01da FD8E     		and	a3,a3,a5
 792:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1505              		.loc 1 792 52
 1506 01dc 83578600 		lhu	a5,8(a2)
GAS LISTING /tmp/ccVZQUdL.s 			page 44


 790:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO3 bit */
 1507              		.loc 1 790 38
 1508 01e0 2322D7C0 		sw	a3,-1020(a4)
 792:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1509              		.loc 1 792 13 is_stmt 1
 792:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1510              		.loc 1 792 38 is_stmt 0
 1511 01e4 832647C0 		lw	a3,-1020(a4)
 792:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1512              		.loc 1 792 41
 1513 01e8 9A07     		slli	a5,a5,6
 792:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1514              		.loc 1 792 38
 1515 01ea D58F     		or	a5,a5,a3
 1516 01ec 2322F7C0 		sw	a5,-1020(a4)
 1517 01f0 59BD     		j	.L86
 1518              	.LVL78:
 1519              	.L89:
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NEN bit */
 1520              		.loc 1 728 13 is_stmt 1
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NEN bit */
 1521              		.loc 1 728 40 is_stmt 0
 1522 01f2 0C51     		lw	a1,32(a0)
 730:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NP bit */
 1523              		.loc 1 730 54
 1524 01f4 83562600 		lhu	a3,2(a2)
 734:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1 bit */
 1525              		.loc 1 734 54
 1526 01f8 83576600 		lhu	a5,6(a2)
 728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NEN bit */
 1527              		.loc 1 728 40
 1528 01fc 93F5F5FB 		andi	a1,a1,-65
 1529 0200 0CD1     		sw	a1,32(a0)
 730:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NP bit */
 1530              		.loc 1 730 13 is_stmt 1
 730:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NP bit */
 1531              		.loc 1 730 40 is_stmt 0
 1532 0202 0C51     		lw	a1,32(a0)
 730:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NP bit */
 1533              		.loc 1 730 43
 1534 0204 9206     		slli	a3,a3,4
 734:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1 bit */
 1535              		.loc 1 734 43
 1536 0206 9207     		slli	a5,a5,4
 730:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the CH1NP bit */
 1537              		.loc 1 730 40
 1538 0208 CD8E     		or	a3,a3,a1
 1539 020a 14D1     		sw	a3,32(a0)
 732:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NP bit */
 1540              		.loc 1 732 13 is_stmt 1
 732:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NP bit */
 1541              		.loc 1 732 40 is_stmt 0
 1542 020c 0C51     		lw	a1,32(a0)
 738:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1N bit */
 1543              		.loc 1 738 52
 1544 020e 83568600 		lhu	a3,8(a2)
 732:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the CH1NP bit */
GAS LISTING /tmp/ccVZQUdL.s 			page 45


 1545              		.loc 1 732 40
 1546 0212 93F5F5F7 		andi	a1,a1,-129
 1547 0216 0CD1     		sw	a1,32(a0)
 734:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1 bit */
 1548              		.loc 1 734 13 is_stmt 1
 734:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1 bit */
 1549              		.loc 1 734 40 is_stmt 0
 1550 0218 0C51     		lw	a1,32(a0)
 738:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1N bit */
 1551              		.loc 1 738 41
 1552 021a 8A06     		slli	a3,a3,2
 734:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1 bit */
 1553              		.loc 1 734 40
 1554 021c CD8F     		or	a5,a5,a1
 1555 021e 1CD1     		sw	a5,32(a0)
 736:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO1 bit */
 1556              		.loc 1 736 13 is_stmt 1
 736:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO1 bit */
 1557              		.loc 1 736 38 is_stmt 0
 1558 0220 832547C0 		lw	a1,-1020(a4)
 742:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1559              		.loc 1 742 52
 1560 0224 8357A600 		lhu	a5,10(a2)
 736:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO1 bit */
 1561              		.loc 1 736 38
 1562 0228 13F6F5BF 		andi	a2,a1,-1025
 1563              	.LVL79:
 1564 022c 2322C7C0 		sw	a2,-1020(a4)
 738:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1N bit */
 1565              		.loc 1 738 13 is_stmt 1
 738:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1N bit */
 1566              		.loc 1 738 38 is_stmt 0
 1567 0230 032647C0 		lw	a2,-1020(a4)
 742:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1568              		.loc 1 742 41
 1569 0234 8A07     		slli	a5,a5,2
 738:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* reset the ISO1N bit */
 1570              		.loc 1 738 38
 1571 0236 D18E     		or	a3,a3,a2
 1572 0238 2322D7C0 		sw	a3,-1020(a4)
 740:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO1N bit */
 1573              		.loc 1 740 13 is_stmt 1
 740:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****             /* set the ISO1N bit */
 1574              		.loc 1 740 38 is_stmt 0
 1575 023c 832647C0 		lw	a3,-1020(a4)
 1576 0240 7D76     		li	a2,-4096
 1577 0242 1306F67F 		addi	a2,a2,2047
 1578 0246 F18E     		and	a3,a3,a2
 1579 0248 2322D7C0 		sw	a3,-1020(a4)
 742:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1580              		.loc 1 742 13 is_stmt 1
 742:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         }
 1581              		.loc 1 742 38 is_stmt 0
 1582 024c 832647C0 		lw	a3,-1020(a4)
 1583 0250 D58F     		or	a5,a5,a3
 1584 0252 2322F7C0 		sw	a5,-1020(a4)
 1585 0256 E5B3     		j	.L84
GAS LISTING /tmp/ccVZQUdL.s 			page 46


 1586              		.cfi_endproc
 1587              	.LFE37:
 1589              		.section	.text.timer_channel_output_mode_config,"ax",@progbits
 1590              		.align	1
 1591              		.globl	timer_channel_output_mode_config
 1593              	timer_channel_output_mode_config:
 1594              	.LFB38:
 800:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 801:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 802:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel output compare mode
 803:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 804:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
 805:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 806:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
 807:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
 808:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
 809:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
 810:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocmode: channel output compare mode
 811:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 812:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_TIMING: timing mode
 813:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_ACTIVE: active mode
 814:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_INACTIVE: inactive mode
 815:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_TOGGLE: toggle mode
 816:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_LOW: force low mode
 817:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_HIGH: force high mode
 818:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_PWM0: PWM mode 0
 819:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_MODE_PWM1: PWM mode 1
 820:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 821:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 822:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 823:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_mode_config(uint32_t timer_periph, uint16_t channel, uint16_t ocmode)
 824:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 1595              		.loc 1 824 1 is_stmt 1
 1596              		.cfi_startproc
 1597              	.LVL80:
 825:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 1598              		.loc 1 825 5
 1599 0000 8947     		li	a5,2
 1600 0002 6385F504 		beq	a1,a5,.L95
 1601 0006 63EDB700 		bgtu	a1,a5,.L96
 1602 000a 8DC9     		beq	a1,zero,.L102
 826:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 827:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
 828:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCTL);
 829:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 830:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 831:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 832:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
 833:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCTL);
 1603              		.loc 1 833 9
 1604              		.loc 1 833 36 is_stmt 0
 1605 000c 1C4D     		lw	a5,24(a0)
 1606 000e 6577     		li	a4,-28672
 1607 0010 7D17     		addi	a4,a4,-1
 1608 0012 F98F     		and	a5,a5,a4
 1609 0014 1CCD     		sw	a5,24(a0)
 834:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
GAS LISTING /tmp/ccVZQUdL.s 			page 47


 1610              		.loc 1 834 9 is_stmt 1
 1611              		.loc 1 834 36 is_stmt 0
 1612 0016 1C4D     		lw	a5,24(a0)
 1613              		.loc 1 834 39
 1614 0018 2206     		slli	a2,a2,8
 1615              	.LVL81:
 1616              		.loc 1 834 36
 1617 001a 5D8E     		or	a2,a2,a5
 1618 001c 10CD     		sw	a2,24(a0)
 835:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1619              		.loc 1 835 9 is_stmt 1
 1620 001e 8280     		ret
 1621              	.LVL82:
 1622              	.L96:
 825:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 1623              		.loc 1 825 5 is_stmt 0
 1624 0020 8D47     		li	a5,3
 1625 0022 639CF500 		bne	a1,a5,.L103
 836:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 837:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
 838:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCTL);
 839:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 840:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 841:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 842:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
 843:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCTL);
 1626              		.loc 1 843 9 is_stmt 1
 1627              		.loc 1 843 36 is_stmt 0
 1628 0026 5C4D     		lw	a5,28(a0)
 1629 0028 6577     		li	a4,-28672
 1630 002a 7D17     		addi	a4,a4,-1
 1631 002c F98F     		and	a5,a5,a4
 1632 002e 5CCD     		sw	a5,28(a0)
 844:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocmode) << 8U);
 1633              		.loc 1 844 9 is_stmt 1
 1634              		.loc 1 844 36 is_stmt 0
 1635 0030 5C4D     		lw	a5,28(a0)
 1636              		.loc 1 844 39
 1637 0032 2206     		slli	a2,a2,8
 1638              	.LVL83:
 1639              		.loc 1 844 36
 1640 0034 5D8E     		or	a2,a2,a5
 1641 0036 50CD     		sw	a2,28(a0)
 845:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1642              		.loc 1 845 9 is_stmt 1
 846:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 847:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 848:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 849:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1643              		.loc 1 849 1 is_stmt 0
 1644 0038 8280     		ret
 1645              	.LVL84:
 1646              	.L103:
 1647 003a 8280     		ret
 1648              	.L102:
 828:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 1649              		.loc 1 828 9 is_stmt 1
GAS LISTING /tmp/ccVZQUdL.s 			page 48


 828:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocmode;
 1650              		.loc 1 828 36 is_stmt 0
 1651 003c 1C4D     		lw	a5,24(a0)
 1652 003e 93F7F7F8 		andi	a5,a5,-113
 1653 0042 1CCD     		sw	a5,24(a0)
 829:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1654              		.loc 1 829 9 is_stmt 1
 829:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1655              		.loc 1 829 36 is_stmt 0
 1656 0044 1C4D     		lw	a5,24(a0)
 1657 0046 5D8E     		or	a2,a2,a5
 1658              	.LVL85:
 1659 0048 10CD     		sw	a2,24(a0)
 830:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 1660              		.loc 1 830 9 is_stmt 1
 1661 004a 8280     		ret
 1662              	.LVL86:
 1663              	.L95:
 838:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 1664              		.loc 1 838 9
 838:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocmode;
 1665              		.loc 1 838 36 is_stmt 0
 1666 004c 5C4D     		lw	a5,28(a0)
 1667 004e 93F7F7F8 		andi	a5,a5,-113
 1668 0052 5CCD     		sw	a5,28(a0)
 839:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1669              		.loc 1 839 9 is_stmt 1
 839:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1670              		.loc 1 839 36 is_stmt 0
 1671 0054 5C4D     		lw	a5,28(a0)
 1672 0056 5D8E     		or	a2,a2,a5
 1673              	.LVL87:
 1674 0058 50CD     		sw	a2,28(a0)
 840:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 1675              		.loc 1 840 9 is_stmt 1
 1676 005a 8280     		ret
 1677              		.cfi_endproc
 1678              	.LFE38:
 1680              		.section	.text.timer_channel_output_pulse_value_config,"ax",@progbits
 1681              		.align	1
 1682              		.globl	timer_channel_output_pulse_value_config
 1684              	timer_channel_output_pulse_value_config:
 1685              	.LFB39:
 850:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 851:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 852:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel output pulse value
 853:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 854:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
 855:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 856:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
 857:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
 858:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
 859:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
 860:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  pulse: channel output pulse value
 861:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 862:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 863:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
GAS LISTING /tmp/ccVZQUdL.s 			page 49


 864:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_pulse_value_config(uint32_t timer_periph, uint16_t channel, uint32_t puls
 865:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 1686              		.loc 1 865 1
 1687              		.cfi_startproc
 1688              	.LVL88:
 866:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 1689              		.loc 1 866 5
 1690 0000 8947     		li	a5,2
 1691 0002 638FF500 		beq	a1,a5,.L105
 1692 0006 63E5B700 		bgtu	a1,a5,.L106
 1693 000a 89C9     		beq	a1,zero,.L112
 867:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 868:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
 869:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CH0CV(timer_periph) = (uint32_t)pulse;
 870:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 871:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 872:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
 873:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CH1CV(timer_periph) = (uint32_t)pulse;
 1694              		.loc 1 873 9
 1695              		.loc 1 873 35 is_stmt 0
 1696 000c 10DD     		sw	a2,56(a0)
 874:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1697              		.loc 1 874 9 is_stmt 1
 1698 000e 8280     		ret
 1699              	.L106:
 866:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 1700              		.loc 1 866 5 is_stmt 0
 1701 0010 8D47     		li	a5,3
 1702 0012 6394F500 		bne	a1,a5,.L113
 875:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 876:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
 877:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CH2CV(timer_periph) = (uint32_t)pulse;
 878:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 879:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 880:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
 881:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****          TIMER_CH3CV(timer_periph) = (uint32_t)pulse;
 1703              		.loc 1 881 10 is_stmt 1
 1704              		.loc 1 881 36 is_stmt 0
 1705 0016 30C1     		sw	a2,64(a0)
 882:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1706              		.loc 1 882 9 is_stmt 1
 883:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 884:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 885:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 886:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1707              		.loc 1 886 1 is_stmt 0
 1708 0018 8280     		ret
 1709              	.L113:
 1710 001a 8280     		ret
 1711              	.L112:
 869:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1712              		.loc 1 869 9 is_stmt 1
 869:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1713              		.loc 1 869 35 is_stmt 0
 1714 001c 50D9     		sw	a2,52(a0)
 870:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 1715              		.loc 1 870 9 is_stmt 1
GAS LISTING /tmp/ccVZQUdL.s 			page 50


 1716 001e 8280     		ret
 1717              	.L105:
 877:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1718              		.loc 1 877 9
 877:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1719              		.loc 1 877 35 is_stmt 0
 1720 0020 50DD     		sw	a2,60(a0)
 878:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 1721              		.loc 1 878 9 is_stmt 1
 1722 0022 8280     		ret
 1723              		.cfi_endproc
 1724              	.LFE39:
 1726              		.section	.text.timer_channel_output_shadow_config,"ax",@progbits
 1727              		.align	1
 1728              		.globl	timer_channel_output_shadow_config
 1730              	timer_channel_output_shadow_config:
 1731              	.LFB40:
 887:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 888:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 889:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel output shadow function
 890:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 891:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
 892:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 893:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
 894:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
 895:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
 896:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
 897:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocshadow: channel output shadow state
 898:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 899:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_SHADOW_ENABLE: channel output shadow state enable
 900:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_SHADOW_DISABLE: channel output shadow state disable
 901:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 902:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 903:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 904:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_shadow_config(uint32_t timer_periph, uint16_t channel, uint16_t ocshadow)
 905:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 1732              		.loc 1 905 1
 1733              		.cfi_startproc
 1734              	.LVL89:
 906:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 1735              		.loc 1 906 5
 1736 0000 8947     		li	a5,2
 1737 0002 6386F504 		beq	a1,a5,.L115
 1738 0006 63EEB700 		bgtu	a1,a5,.L116
 1739 000a 9DC9     		beq	a1,zero,.L122
 907:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 908:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
 909:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMSEN);
 910:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 911:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 912:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 913:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
 914:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMSEN);
 1740              		.loc 1 914 9
 1741              		.loc 1 914 36 is_stmt 0
 1742 000c 1C4D     		lw	a5,24(a0)
 1743 000e 7D77     		li	a4,-4096
GAS LISTING /tmp/ccVZQUdL.s 			page 51


 1744 0010 1307F77F 		addi	a4,a4,2047
 1745 0014 F98F     		and	a5,a5,a4
 1746 0016 1CCD     		sw	a5,24(a0)
 915:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 1747              		.loc 1 915 9 is_stmt 1
 1748              		.loc 1 915 36 is_stmt 0
 1749 0018 1C4D     		lw	a5,24(a0)
 1750              		.loc 1 915 39
 1751 001a 2206     		slli	a2,a2,8
 1752              	.LVL90:
 1753              		.loc 1 915 36
 1754 001c 5D8E     		or	a2,a2,a5
 1755 001e 10CD     		sw	a2,24(a0)
 916:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1756              		.loc 1 916 9 is_stmt 1
 1757 0020 8280     		ret
 1758              	.LVL91:
 1759              	.L116:
 906:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 1760              		.loc 1 906 5 is_stmt 0
 1761 0022 8D47     		li	a5,3
 1762 0024 639DF500 		bne	a1,a5,.L123
 917:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 918:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
 919:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMSEN);
 920:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 921:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 922:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 923:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
 924:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMSEN);
 1763              		.loc 1 924 9 is_stmt 1
 1764              		.loc 1 924 36 is_stmt 0
 1765 0028 5C4D     		lw	a5,28(a0)
 1766 002a 7D77     		li	a4,-4096
 1767 002c 1307F77F 		addi	a4,a4,2047
 1768 0030 F98F     		and	a5,a5,a4
 1769 0032 5CCD     		sw	a5,28(a0)
 925:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(ocshadow) << 8U);
 1770              		.loc 1 925 9 is_stmt 1
 1771              		.loc 1 925 36 is_stmt 0
 1772 0034 5C4D     		lw	a5,28(a0)
 1773              		.loc 1 925 39
 1774 0036 2206     		slli	a2,a2,8
 1775              	.LVL92:
 1776              		.loc 1 925 36
 1777 0038 5D8E     		or	a2,a2,a5
 1778 003a 50CD     		sw	a2,28(a0)
 926:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1779              		.loc 1 926 9 is_stmt 1
 927:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 928:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 929:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 930:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1780              		.loc 1 930 1 is_stmt 0
 1781 003c 8280     		ret
 1782              	.LVL93:
 1783              	.L123:
GAS LISTING /tmp/ccVZQUdL.s 			page 52


 1784 003e 8280     		ret
 1785              	.L122:
 909:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 1786              		.loc 1 909 9 is_stmt 1
 909:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocshadow;
 1787              		.loc 1 909 36 is_stmt 0
 1788 0040 1C4D     		lw	a5,24(a0)
 1789 0042 DD9B     		andi	a5,a5,-9
 1790 0044 1CCD     		sw	a5,24(a0)
 910:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1791              		.loc 1 910 9 is_stmt 1
 910:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1792              		.loc 1 910 36 is_stmt 0
 1793 0046 1C4D     		lw	a5,24(a0)
 1794 0048 5D8E     		or	a2,a2,a5
 1795              	.LVL94:
 1796 004a 10CD     		sw	a2,24(a0)
 911:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 1797              		.loc 1 911 9 is_stmt 1
 1798 004c 8280     		ret
 1799              	.LVL95:
 1800              	.L115:
 919:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 1801              		.loc 1 919 9
 919:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocshadow;
 1802              		.loc 1 919 36 is_stmt 0
 1803 004e 5C4D     		lw	a5,28(a0)
 1804 0050 DD9B     		andi	a5,a5,-9
 1805 0052 5CCD     		sw	a5,28(a0)
 920:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1806              		.loc 1 920 9 is_stmt 1
 920:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1807              		.loc 1 920 36 is_stmt 0
 1808 0054 5C4D     		lw	a5,28(a0)
 1809 0056 5D8E     		or	a2,a2,a5
 1810              	.LVL96:
 1811 0058 50CD     		sw	a2,28(a0)
 921:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 1812              		.loc 1 921 9 is_stmt 1
 1813 005a 8280     		ret
 1814              		.cfi_endproc
 1815              	.LFE40:
 1817              		.section	.text.timer_channel_output_fast_config,"ax",@progbits
 1818              		.align	1
 1819              		.globl	timer_channel_output_fast_config
 1821              	timer_channel_output_fast_config:
 1822              	.LFB41:
 931:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 932:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 933:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel output fast function
 934:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 935:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
 936:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 937:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
 938:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
 939:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
 940:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
GAS LISTING /tmp/ccVZQUdL.s 			page 53


 941:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocfast: channel output fast function
 942:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 943:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_FAST_ENABLE: channel output fast function enable
 944:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_FAST_DISABLE: channel output fast function disable
 945:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 946:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 947:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 948:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_fast_config(uint32_t timer_periph, uint16_t channel, uint16_t ocfast)
 949:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 1823              		.loc 1 949 1
 1824              		.cfi_startproc
 1825              	.LVL97:
 950:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 1826              		.loc 1 950 5
 1827 0000 8947     		li	a5,2
 1828 0002 6382F504 		beq	a1,a5,.L125
 1829 0006 63ECB700 		bgtu	a1,a5,.L126
 1830 000a 9DC5     		beq	a1,zero,.L132
 951:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 952:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
 953:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMFEN);
 954:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 955:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 956:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 957:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
 958:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMFEN);
 1831              		.loc 1 958 9
 1832              		.loc 1 958 36 is_stmt 0
 1833 000c 1C4D     		lw	a5,24(a0)
 959:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1834              		.loc 1 959 39
 1835 000e 2206     		slli	a2,a2,8
 1836              	.LVL98:
 958:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1837              		.loc 1 958 36
 1838 0010 93F7F7BF 		andi	a5,a5,-1025
 1839 0014 1CCD     		sw	a5,24(a0)
 1840              		.loc 1 959 9 is_stmt 1
 1841              		.loc 1 959 36 is_stmt 0
 1842 0016 1C4D     		lw	a5,24(a0)
 1843 0018 5D8E     		or	a2,a2,a5
 1844 001a 10CD     		sw	a2,24(a0)
 960:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1845              		.loc 1 960 9 is_stmt 1
 1846 001c 8280     		ret
 1847              	.LVL99:
 1848              	.L126:
 950:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 1849              		.loc 1 950 5 is_stmt 0
 1850 001e 8D47     		li	a5,3
 1851 0020 639BF500 		bne	a1,a5,.L133
 961:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 962:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
 963:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMFEN);
 964:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 965:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 966:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
GAS LISTING /tmp/ccVZQUdL.s 			page 54


 967:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
 968:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMFEN);
 1852              		.loc 1 968 9 is_stmt 1
 1853              		.loc 1 968 36 is_stmt 0
 1854 0024 5C4D     		lw	a5,28(a0)
 969:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1855              		.loc 1 969 39
 1856 0026 2206     		slli	a2,a2,8
 1857              	.LVL100:
 968:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)ocfast << 8U);
 1858              		.loc 1 968 36
 1859 0028 93F7F7BF 		andi	a5,a5,-1025
 1860 002c 5CCD     		sw	a5,28(a0)
 1861              		.loc 1 969 9 is_stmt 1
 1862              		.loc 1 969 36 is_stmt 0
 1863 002e 5C4D     		lw	a5,28(a0)
 1864 0030 5D8E     		or	a2,a2,a5
 1865 0032 50CD     		sw	a2,28(a0)
 970:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1866              		.loc 1 970 9 is_stmt 1
 971:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 972:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 973:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 974:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1867              		.loc 1 974 1 is_stmt 0
 1868 0034 8280     		ret
 1869              	.LVL101:
 1870              	.L133:
 1871 0036 8280     		ret
 1872              	.L132:
 953:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 1873              		.loc 1 953 9 is_stmt 1
 953:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)ocfast;
 1874              		.loc 1 953 36 is_stmt 0
 1875 0038 1C4D     		lw	a5,24(a0)
 1876 003a ED9B     		andi	a5,a5,-5
 1877 003c 1CCD     		sw	a5,24(a0)
 954:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1878              		.loc 1 954 9 is_stmt 1
 954:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1879              		.loc 1 954 36 is_stmt 0
 1880 003e 1C4D     		lw	a5,24(a0)
 1881 0040 5D8E     		or	a2,a2,a5
 1882              	.LVL102:
 1883 0042 10CD     		sw	a2,24(a0)
 955:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 1884              		.loc 1 955 9 is_stmt 1
 1885 0044 8280     		ret
 1886              	.LVL103:
 1887              	.L125:
 963:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 1888              		.loc 1 963 9
 963:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)ocfast;
 1889              		.loc 1 963 36 is_stmt 0
 1890 0046 5C4D     		lw	a5,28(a0)
 1891 0048 ED9B     		andi	a5,a5,-5
 1892 004a 5CCD     		sw	a5,28(a0)
GAS LISTING /tmp/ccVZQUdL.s 			page 55


 964:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1893              		.loc 1 964 9 is_stmt 1
 964:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1894              		.loc 1 964 36 is_stmt 0
 1895 004c 5C4D     		lw	a5,28(a0)
 1896 004e 5D8E     		or	a2,a2,a5
 1897              	.LVL104:
 1898 0050 50CD     		sw	a2,28(a0)
 965:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 1899              		.loc 1 965 9 is_stmt 1
 1900 0052 8280     		ret
 1901              		.cfi_endproc
 1902              	.LFE41:
 1904              		.section	.text.timer_channel_output_clear_config,"ax",@progbits
 1905              		.align	1
 1906              		.globl	timer_channel_output_clear_config
 1908              	timer_channel_output_clear_config:
 1909              	.LFB42:
 975:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 976:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
 977:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel output clear function
 978:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
 979:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
 980:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 981:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
 982:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..41))
 983:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
 984:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
 985:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  occlear: channel output clear function
 986:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
 987:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_CLEAR_ENABLE: channel output clear function enable
 988:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_CLEAR_DISABLE: channel output clear function disable
 989:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
 990:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
 991:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
 992:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_clear_config(uint32_t timer_periph, uint16_t channel, uint16_t occlear)
 993:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 1910              		.loc 1 993 1
 1911              		.cfi_startproc
 1912              	.LVL105:
 994:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 1913              		.loc 1 994 5
 1914 0000 8947     		li	a5,2
 1915 0002 6385F504 		beq	a1,a5,.L135
 1916 0006 63EDB700 		bgtu	a1,a5,.L136
 1917 000a 8DC9     		beq	a1,zero,.L142
 995:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 996:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
 997:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0COMCEN);
 998:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 999:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1000:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
1001:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1002:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1COMCEN);
 1918              		.loc 1 1002 9
 1919              		.loc 1 1002 36 is_stmt 0
 1920 000c 1C4D     		lw	a5,24(a0)
GAS LISTING /tmp/ccVZQUdL.s 			page 56


 1921 000e 6177     		li	a4,-32768
 1922 0010 7D17     		addi	a4,a4,-1
 1923 0012 F98F     		and	a5,a5,a4
 1924 0014 1CCD     		sw	a5,24(a0)
1003:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 1925              		.loc 1 1003 9 is_stmt 1
 1926              		.loc 1 1003 36 is_stmt 0
 1927 0016 1C4D     		lw	a5,24(a0)
 1928              		.loc 1 1003 39
 1929 0018 2206     		slli	a2,a2,8
 1930              	.LVL106:
 1931              		.loc 1 1003 36
 1932 001a 5D8E     		or	a2,a2,a5
 1933 001c 10CD     		sw	a2,24(a0)
1004:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1934              		.loc 1 1004 9 is_stmt 1
 1935 001e 8280     		ret
 1936              	.LVL107:
 1937              	.L136:
 994:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 1938              		.loc 1 994 5 is_stmt 0
 1939 0020 8D47     		li	a5,3
 1940 0022 639CF500 		bne	a1,a5,.L143
1005:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
1006:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1007:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2COMCEN);
1008:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
1009:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1010:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
1011:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
1012:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3COMCEN);
 1941              		.loc 1 1012 9 is_stmt 1
 1942              		.loc 1 1012 36 is_stmt 0
 1943 0026 5C4D     		lw	a5,28(a0)
 1944 0028 6177     		li	a4,-32768
 1945 002a 7D17     		addi	a4,a4,-1
 1946 002c F98F     		and	a5,a5,a4
 1947 002e 5CCD     		sw	a5,28(a0)
1013:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)occlear << 8U);
 1948              		.loc 1 1013 9 is_stmt 1
 1949              		.loc 1 1013 36 is_stmt 0
 1950 0030 5C4D     		lw	a5,28(a0)
 1951              		.loc 1 1013 39
 1952 0032 2206     		slli	a2,a2,8
 1953              	.LVL108:
 1954              		.loc 1 1013 36
 1955 0034 5D8E     		or	a2,a2,a5
 1956 0036 50CD     		sw	a2,28(a0)
1014:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1957              		.loc 1 1014 9 is_stmt 1
1015:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1016:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1017:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1018:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 1958              		.loc 1 1018 1 is_stmt 0
 1959 0038 8280     		ret
 1960              	.LVL109:
GAS LISTING /tmp/ccVZQUdL.s 			page 57


 1961              	.L143:
 1962 003a 8280     		ret
 1963              	.L142:
 997:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 1964              		.loc 1 997 9 is_stmt 1
 997:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)occlear;
 1965              		.loc 1 997 36 is_stmt 0
 1966 003c 1C4D     		lw	a5,24(a0)
 1967 003e 93F7F7F7 		andi	a5,a5,-129
 1968 0042 1CCD     		sw	a5,24(a0)
 998:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1969              		.loc 1 998 9 is_stmt 1
 998:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1970              		.loc 1 998 36 is_stmt 0
 1971 0044 1C4D     		lw	a5,24(a0)
 1972 0046 5D8E     		or	a2,a2,a5
 1973              	.LVL110:
 1974 0048 10CD     		sw	a2,24(a0)
 999:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 1975              		.loc 1 999 9 is_stmt 1
 1976 004a 8280     		ret
 1977              	.LVL111:
 1978              	.L135:
1007:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 1979              		.loc 1 1007 9
1007:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)occlear;
 1980              		.loc 1 1007 36 is_stmt 0
 1981 004c 5C4D     		lw	a5,28(a0)
 1982 004e 93F7F7F7 		andi	a5,a5,-129
 1983 0052 5CCD     		sw	a5,28(a0)
1008:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1984              		.loc 1 1008 9 is_stmt 1
1008:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 1985              		.loc 1 1008 36 is_stmt 0
 1986 0054 5C4D     		lw	a5,28(a0)
 1987 0056 5D8E     		or	a2,a2,a5
 1988              	.LVL112:
 1989 0058 50CD     		sw	a2,28(a0)
1009:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 1990              		.loc 1 1009 9 is_stmt 1
 1991 005a 8280     		ret
 1992              		.cfi_endproc
 1993              	.LFE42:
 1995              		.section	.text.timer_channel_output_polarity_config,"ax",@progbits
 1996              		.align	1
 1997              		.globl	timer_channel_output_polarity_config
 1999              	timer_channel_output_polarity_config:
 2000              	.LFB43:
1019:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1020:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1021:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel output polarity 
1022:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1023:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1024:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1025:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
1026:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
1027:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
GAS LISTING /tmp/ccVZQUdL.s 			page 58


1028:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
1029:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocpolarity: channel output polarity
1030:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1031:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_POLARITY_HIGH: channel output polarity is high
1032:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OC_POLARITY_LOW: channel output polarity is low
1033:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1034:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1035:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1036:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_polarity_config(uint32_t timer_periph, uint16_t channel, uint16_t ocpolar
1037:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 2001              		.loc 1 1037 1
 2002              		.cfi_startproc
 2003              	.LVL113:
1038:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 2004              		.loc 1 1038 5
 2005 0000 8947     		li	a5,2
 2006 0002 6383F504 		beq	a1,a5,.L145
 2007 0006 63ECB700 		bgtu	a1,a5,.L146
 2008 000a 85C9     		beq	a1,zero,.L152
1039:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
1040:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
1041:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0P);
1042:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
1043:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1044:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
1045:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1046:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1P);
 2009              		.loc 1 1046 9
 2010              		.loc 1 1046 36 is_stmt 0
 2011 000c 1C51     		lw	a5,32(a0)
1047:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2012              		.loc 1 1047 39
 2013 000e 1206     		slli	a2,a2,4
 2014              	.LVL114:
1046:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 4U);
 2015              		.loc 1 1046 36
 2016 0010 93F7F7FD 		andi	a5,a5,-33
 2017 0014 1CD1     		sw	a5,32(a0)
 2018              		.loc 1 1047 9 is_stmt 1
 2019              		.loc 1 1047 36 is_stmt 0
 2020 0016 1C51     		lw	a5,32(a0)
 2021 0018 5D8E     		or	a2,a2,a5
 2022 001a 10D1     		sw	a2,32(a0)
1048:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2023              		.loc 1 1048 9 is_stmt 1
 2024 001c 8280     		ret
 2025              	.LVL115:
 2026              	.L146:
1038:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2027              		.loc 1 1038 5 is_stmt 0
 2028 001e 8D47     		li	a5,3
 2029 0020 639CF500 		bne	a1,a5,.L153
1049:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
1050:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1051:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2P);
1052:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
1053:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
GAS LISTING /tmp/ccVZQUdL.s 			page 59


1054:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
1055:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
1056:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3P);
 2030              		.loc 1 1056 9 is_stmt 1
 2031              		.loc 1 1056 36 is_stmt 0
 2032 0024 1C51     		lw	a5,32(a0)
 2033 0026 7977     		li	a4,-8192
 2034 0028 7D17     		addi	a4,a4,-1
 2035 002a F98F     		and	a5,a5,a4
 2036 002c 1CD1     		sw	a5,32(a0)
1057:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 12U);
 2037              		.loc 1 1057 9 is_stmt 1
 2038              		.loc 1 1057 36 is_stmt 0
 2039 002e 1C51     		lw	a5,32(a0)
 2040              		.loc 1 1057 39
 2041 0030 3206     		slli	a2,a2,12
 2042              	.LVL116:
 2043              		.loc 1 1057 36
 2044 0032 5D8E     		or	a2,a2,a5
 2045 0034 10D1     		sw	a2,32(a0)
1058:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2046              		.loc 1 1058 9 is_stmt 1
1059:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1060:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1061:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1062:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2047              		.loc 1 1062 1 is_stmt 0
 2048 0036 8280     		ret
 2049              	.LVL117:
 2050              	.L153:
 2051 0038 8280     		ret
 2052              	.L152:
1041:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2053              		.loc 1 1041 9 is_stmt 1
1041:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocpolarity;
 2054              		.loc 1 1041 36 is_stmt 0
 2055 003a 1C51     		lw	a5,32(a0)
 2056 003c F59B     		andi	a5,a5,-3
 2057 003e 1CD1     		sw	a5,32(a0)
1042:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2058              		.loc 1 1042 9 is_stmt 1
1042:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2059              		.loc 1 1042 36 is_stmt 0
 2060 0040 1C51     		lw	a5,32(a0)
 2061 0042 5D8E     		or	a2,a2,a5
 2062              	.LVL118:
 2063 0044 10D1     		sw	a2,32(a0)
1043:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 2064              		.loc 1 1043 9 is_stmt 1
 2065 0046 8280     		ret
 2066              	.LVL119:
 2067              	.L145:
1051:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2068              		.loc 1 1051 9
1051:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2069              		.loc 1 1051 36 is_stmt 0
 2070 0048 1C51     		lw	a5,32(a0)
GAS LISTING /tmp/ccVZQUdL.s 			page 60


1052:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2071              		.loc 1 1052 39
 2072 004a 2206     		slli	a2,a2,8
 2073              	.LVL120:
1051:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocpolarity << 8U);
 2074              		.loc 1 1051 36
 2075 004c 93F7F7DF 		andi	a5,a5,-513
 2076 0050 1CD1     		sw	a5,32(a0)
1052:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2077              		.loc 1 1052 9 is_stmt 1
1052:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2078              		.loc 1 1052 36 is_stmt 0
 2079 0052 1C51     		lw	a5,32(a0)
 2080 0054 5D8E     		or	a2,a2,a5
 2081 0056 10D1     		sw	a2,32(a0)
1053:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 2082              		.loc 1 1053 9 is_stmt 1
 2083 0058 8280     		ret
 2084              		.cfi_endproc
 2085              	.LFE43:
 2087              		.section	.text.timer_channel_complementary_output_polarity_config,"ax",@progbits
 2088              		.align	1
 2089              		.globl	timer_channel_complementary_output_polarity_config
 2091              	timer_channel_complementary_output_polarity_config:
 2092              	.LFB44:
1063:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1064:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1065:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel complementary output polarity 
1066:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
1067:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1068:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1069:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0))
1070:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0))
1071:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0))
1072:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocnpolarity: channel complementary output polarity
1073:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1074:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OCN_POLARITY_HIGH: channel complementary output polarity is high
1075:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_OCN_POLARITY_LOW: channel complementary output polarity is low
1076:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1077:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1078:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1079:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_complementary_output_polarity_config(uint32_t timer_periph, uint16_t channel, ui
1080:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 2093              		.loc 1 1080 1
 2094              		.cfi_startproc
 2095              	.LVL121:
1081:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 2096              		.loc 1 1081 5
 2097 0000 8547     		li	a5,1
 2098 0002 6389F502 		beq	a1,a5,.L155
 2099 0006 8947     		li	a5,2
 2100 0008 638BF500 		beq	a1,a5,.L156
 2101 000c 91C1     		beq	a1,zero,.L158
1082:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
1083:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
1084:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NP);
1085:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
GAS LISTING /tmp/ccVZQUdL.s 			page 61


1086:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1087:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
1088:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1089:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NP);
1090:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
1091:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1092:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
1093:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1094:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NP);
1095:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
1096:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1097:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1098:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1099:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1100:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2102              		.loc 1 1100 1 is_stmt 0
 2103 000e 8280     		ret
 2104              	.L158:
1084:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2105              		.loc 1 1084 9 is_stmt 1
1084:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnpolarity;
 2106              		.loc 1 1084 36 is_stmt 0
 2107 0010 1C51     		lw	a5,32(a0)
 2108 0012 DD9B     		andi	a5,a5,-9
 2109 0014 1CD1     		sw	a5,32(a0)
1085:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2110              		.loc 1 1085 9 is_stmt 1
1085:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2111              		.loc 1 1085 36 is_stmt 0
 2112 0016 1C51     		lw	a5,32(a0)
 2113 0018 5D8E     		or	a2,a2,a5
 2114              	.LVL122:
 2115 001a 10D1     		sw	a2,32(a0)
1086:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 2116              		.loc 1 1086 9 is_stmt 1
 2117 001c 8280     		ret
 2118              	.LVL123:
 2119              	.L156:
1094:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2120              		.loc 1 1094 9
1094:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 8U);
 2121              		.loc 1 1094 36 is_stmt 0
 2122 001e 1C51     		lw	a5,32(a0)
 2123 0020 7D77     		li	a4,-4096
 2124 0022 1307F77F 		addi	a4,a4,2047
 2125 0026 F98F     		and	a5,a5,a4
 2126 0028 1CD1     		sw	a5,32(a0)
1095:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2127              		.loc 1 1095 9 is_stmt 1
1095:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2128              		.loc 1 1095 36 is_stmt 0
 2129 002a 1C51     		lw	a5,32(a0)
1095:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2130              		.loc 1 1095 39
 2131 002c 2206     		slli	a2,a2,8
 2132              	.LVL124:
1095:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
GAS LISTING /tmp/ccVZQUdL.s 			page 62


 2133              		.loc 1 1095 36
 2134 002e 5D8E     		or	a2,a2,a5
 2135 0030 10D1     		sw	a2,32(a0)
1096:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 2136              		.loc 1 1096 9 is_stmt 1
 2137              		.loc 1 1100 1 is_stmt 0
 2138 0032 8280     		ret
 2139              	.LVL125:
 2140              	.L155:
1089:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2141              		.loc 1 1089 9 is_stmt 1
1089:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2142              		.loc 1 1089 36 is_stmt 0
 2143 0034 1C51     		lw	a5,32(a0)
1090:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2144              		.loc 1 1090 39
 2145 0036 1206     		slli	a2,a2,4
 2146              	.LVL126:
1089:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnpolarity << 4U);
 2147              		.loc 1 1089 36
 2148 0038 93F7F7F7 		andi	a5,a5,-129
 2149 003c 1CD1     		sw	a5,32(a0)
1090:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2150              		.loc 1 1090 9 is_stmt 1
1090:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2151              		.loc 1 1090 36 is_stmt 0
 2152 003e 1C51     		lw	a5,32(a0)
 2153 0040 5D8E     		or	a2,a2,a5
 2154 0042 10D1     		sw	a2,32(a0)
1091:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 2155              		.loc 1 1091 9 is_stmt 1
 2156 0044 8280     		ret
 2157              		.cfi_endproc
 2158              	.LFE44:
 2160              		.section	.text.timer_channel_output_state_config,"ax",@progbits
 2161              		.align	1
 2162              		.globl	timer_channel_output_state_config
 2164              	timer_channel_output_state_config:
 2165              	.LFB45:
1101:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1102:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1103:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel enable state
1104:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1105:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1106:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1107:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
1108:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
1109:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
1110:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
1111:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  state: TIMER channel enable state
1112:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1113:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CCX_ENABLE: channel enable 
1114:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CCX_DISABLE: channel disable 
1115:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1116:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1117:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1118:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_output_state_config(uint32_t timer_periph, uint16_t channel, uint32_t state)
GAS LISTING /tmp/ccVZQUdL.s 			page 63


1119:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 2166              		.loc 1 1119 1
 2167              		.cfi_startproc
 2168              	.LVL127:
1120:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 2169              		.loc 1 1120 5
 2170 0000 8947     		li	a5,2
 2171 0002 6382F504 		beq	a1,a5,.L160
 2172 0006 63EBB700 		bgtu	a1,a5,.L161
 2173 000a 9DC5     		beq	a1,zero,.L167
1121:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
1122:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
1123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1124:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
1125:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1126:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
1127:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 2174              		.loc 1 1128 9
 2175              		.loc 1 1128 36 is_stmt 0
 2176 000c 1C51     		lw	a5,32(a0)
1129:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2177              		.loc 1 1129 39
 2178 000e 1206     		slli	a2,a2,4
 2179              	.LVL128:
1128:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 4U);
 2180              		.loc 1 1128 36
 2181 0010 BD9B     		andi	a5,a5,-17
 2182 0012 1CD1     		sw	a5,32(a0)
 2183              		.loc 1 1129 9 is_stmt 1
 2184              		.loc 1 1129 36 is_stmt 0
 2185 0014 1C51     		lw	a5,32(a0)
 2186 0016 5D8E     		or	a2,a2,a5
 2187 0018 10D1     		sw	a2,32(a0)
1130:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2188              		.loc 1 1130 9 is_stmt 1
 2189 001a 8280     		ret
 2190              	.LVL129:
 2191              	.L161:
1120:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2192              		.loc 1 1120 5 is_stmt 0
 2193 001c 8D47     		li	a5,3
 2194 001e 639CF500 		bne	a1,a5,.L168
1131:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
1132:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1133:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1134:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
1135:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1136:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
1137:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
1138:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
 2195              		.loc 1 1138 9 is_stmt 1
 2196              		.loc 1 1138 36 is_stmt 0
 2197 0022 1C51     		lw	a5,32(a0)
 2198 0024 7D77     		li	a4,-4096
 2199 0026 7D17     		addi	a4,a4,-1
 2200 0028 F98F     		and	a5,a5,a4
GAS LISTING /tmp/ccVZQUdL.s 			page 64


 2201 002a 1CD1     		sw	a5,32(a0)
1139:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 12U);
 2202              		.loc 1 1139 9 is_stmt 1
 2203              		.loc 1 1139 36 is_stmt 0
 2204 002c 1C51     		lw	a5,32(a0)
 2205              		.loc 1 1139 39
 2206 002e 3206     		slli	a2,a2,12
 2207              	.LVL130:
 2208              		.loc 1 1139 36
 2209 0030 5D8E     		or	a2,a2,a5
 2210 0032 10D1     		sw	a2,32(a0)
1140:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2211              		.loc 1 1140 9 is_stmt 1
1141:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1142:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1143:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1144:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2212              		.loc 1 1144 1 is_stmt 0
 2213 0034 8280     		ret
 2214              	.LVL131:
 2215              	.L168:
 2216 0036 8280     		ret
 2217              	.L167:
1123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2218              		.loc 1 1123 9 is_stmt 1
1123:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)state;
 2219              		.loc 1 1123 36 is_stmt 0
 2220 0038 1C51     		lw	a5,32(a0)
 2221 003a F99B     		andi	a5,a5,-2
 2222 003c 1CD1     		sw	a5,32(a0)
1124:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2223              		.loc 1 1124 9 is_stmt 1
1124:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2224              		.loc 1 1124 36 is_stmt 0
 2225 003e 1C51     		lw	a5,32(a0)
 2226 0040 5D8E     		or	a2,a5,a2
 2227              	.LVL132:
 2228 0042 10D1     		sw	a2,32(a0)
1125:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 2229              		.loc 1 1125 9 is_stmt 1
 2230 0044 8280     		ret
 2231              	.LVL133:
 2232              	.L160:
1133:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2233              		.loc 1 1133 9
1133:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2234              		.loc 1 1133 36 is_stmt 0
 2235 0046 1C51     		lw	a5,32(a0)
1134:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2236              		.loc 1 1134 39
 2237 0048 2206     		slli	a2,a2,8
 2238              	.LVL134:
1133:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)state << 8U);
 2239              		.loc 1 1133 36
 2240 004a 93F7F7EF 		andi	a5,a5,-257
 2241 004e 1CD1     		sw	a5,32(a0)
1134:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
GAS LISTING /tmp/ccVZQUdL.s 			page 65


 2242              		.loc 1 1134 9 is_stmt 1
1134:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2243              		.loc 1 1134 36 is_stmt 0
 2244 0050 1C51     		lw	a5,32(a0)
 2245 0052 5D8E     		or	a2,a2,a5
 2246 0054 10D1     		sw	a2,32(a0)
1135:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 2247              		.loc 1 1135 9 is_stmt 1
 2248 0056 8280     		ret
 2249              		.cfi_endproc
 2250              	.LFE45:
 2252              		.section	.text.timer_channel_complementary_output_state_config,"ax",@progbits
 2253              		.align	1
 2254              		.globl	timer_channel_complementary_output_state_config
 2256              	timer_channel_complementary_output_state_config:
 2257              	.LFB46:
1145:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1146:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1147:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel complementary output enable state
1148:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0)
1149:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1150:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1151:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0
1152:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1
1153:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2
1154:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ocnstate: TIMER channel complementary output enable state
1155:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1156:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CCXN_ENABLE: channel complementary enable 
1157:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CCXN_DISABLE: channel complementary disable 
1158:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1159:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1160:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1161:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_complementary_output_state_config(uint32_t timer_periph, uint16_t channel, uint1
1162:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 2258              		.loc 1 1162 1
 2259              		.cfi_startproc
 2260              	.LVL135:
1163:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 2261              		.loc 1 1163 5
 2262 0000 8547     		li	a5,1
 2263 0002 6387F502 		beq	a1,a5,.L170
 2264 0006 8947     		li	a5,2
 2265 0008 638BF500 		beq	a1,a5,.L171
 2266 000c 91C1     		beq	a1,zero,.L173
1164:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
1165:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
1166:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0NEN);
1167:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
1168:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1169:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
1170:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1171:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1NEN);
1172:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
1173:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1174:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
1175:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1176:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2NEN);
GAS LISTING /tmp/ccVZQUdL.s 			page 66


1177:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
1178:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1179:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1180:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1181:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1182:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2267              		.loc 1 1182 1 is_stmt 0
 2268 000e 8280     		ret
 2269              	.L173:
1166:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2270              		.loc 1 1166 9 is_stmt 1
1166:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)ocnstate;
 2271              		.loc 1 1166 36 is_stmt 0
 2272 0010 1C51     		lw	a5,32(a0)
 2273 0012 ED9B     		andi	a5,a5,-5
 2274 0014 1CD1     		sw	a5,32(a0)
1167:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2275              		.loc 1 1167 9 is_stmt 1
1167:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2276              		.loc 1 1167 36 is_stmt 0
 2277 0016 1C51     		lw	a5,32(a0)
 2278 0018 5D8E     		or	a2,a2,a5
 2279              	.LVL136:
 2280 001a 10D1     		sw	a2,32(a0)
1168:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 2281              		.loc 1 1168 9 is_stmt 1
 2282 001c 8280     		ret
 2283              	.LVL137:
 2284              	.L171:
1176:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2285              		.loc 1 1176 9
1176:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2286              		.loc 1 1176 36 is_stmt 0
 2287 001e 1C51     		lw	a5,32(a0)
1177:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2288              		.loc 1 1177 39
 2289 0020 2206     		slli	a2,a2,8
 2290              	.LVL138:
1176:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 8U);
 2291              		.loc 1 1176 36
 2292 0022 93F7F7BF 		andi	a5,a5,-1025
 2293 0026 1CD1     		sw	a5,32(a0)
1177:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2294              		.loc 1 1177 9 is_stmt 1
1177:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2295              		.loc 1 1177 36 is_stmt 0
 2296 0028 1C51     		lw	a5,32(a0)
 2297 002a 5D8E     		or	a2,a2,a5
 2298 002c 10D1     		sw	a2,32(a0)
1178:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 2299              		.loc 1 1178 9 is_stmt 1
 2300              		.loc 1 1182 1 is_stmt 0
 2301 002e 8280     		ret
 2302              	.LVL139:
 2303              	.L170:
1171:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2304              		.loc 1 1171 9 is_stmt 1
GAS LISTING /tmp/ccVZQUdL.s 			page 67


1171:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2305              		.loc 1 1171 36 is_stmt 0
 2306 0030 1C51     		lw	a5,32(a0)
1172:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2307              		.loc 1 1172 39
 2308 0032 1206     		slli	a2,a2,4
 2309              	.LVL140:
1171:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)ocnstate << 4U);
 2310              		.loc 1 1171 36
 2311 0034 93F7F7FB 		andi	a5,a5,-65
 2312 0038 1CD1     		sw	a5,32(a0)
1172:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2313              		.loc 1 1172 9 is_stmt 1
1172:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2314              		.loc 1 1172 36 is_stmt 0
 2315 003a 1C51     		lw	a5,32(a0)
 2316 003c 5D8E     		or	a2,a2,a5
 2317 003e 10D1     		sw	a2,32(a0)
1173:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 2318              		.loc 1 1173 9 is_stmt 1
 2319 0040 8280     		ret
 2320              		.cfi_endproc
 2321              	.LFE46:
 2323              		.section	.text.timer_channel_input_struct_para_init,"ax",@progbits
 2324              		.align	1
 2325              		.globl	timer_channel_input_struct_para_init
 2327              	timer_channel_input_struct_para_init:
 2328              	.LFB47:
1183:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1184:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1185:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      initialize TIMER channel input parameter struct with a default value
1186:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1187:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1188:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1189:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1190:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_input_struct_para_init(timer_ic_parameter_struct* icpara)
1191:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 2329              		.loc 1 1191 1
 2330              		.cfi_startproc
 2331              	.LVL141:
1192:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* initialize the channel input parameter struct member with the default value */
1193:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icpolarity  = TIMER_IC_POLARITY_RISING;
 2332              		.loc 1 1193 5
1194:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2333              		.loc 1 1194 25 is_stmt 0
 2334 0000 8547     		li	a5,1
1193:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icselection = TIMER_IC_SELECTION_DIRECTTI;
 2335              		.loc 1 1193 25
 2336 0002 23100500 		sh	zero,0(a0)
 2337              		.loc 1 1194 5 is_stmt 1
 2338              		.loc 1 1194 25 is_stmt 0
 2339 0006 2311F500 		sh	a5,2(a0)
1195:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icprescaler = TIMER_IC_PSC_DIV1;
 2340              		.loc 1 1195 5 is_stmt 1
 2341              		.loc 1 1195 25 is_stmt 0
 2342 000a 23120500 		sh	zero,4(a0)
1196:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     icpara->icfilter    = 0U;
GAS LISTING /tmp/ccVZQUdL.s 			page 68


 2343              		.loc 1 1196 5 is_stmt 1
 2344              		.loc 1 1196 25 is_stmt 0
 2345 000e 23130500 		sh	zero,6(a0)
1197:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2346              		.loc 1 1197 1
 2347 0012 8280     		ret
 2348              		.cfi_endproc
 2349              	.LFE47:
 2351              		.section	.text.timer_channel_input_capture_prescaler_config,"ax",@progbits
 2352              		.align	1
 2353              		.globl	timer_channel_input_capture_prescaler_config
 2355              	timer_channel_input_capture_prescaler_config:
 2356              	.LFB49:
1198:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1199:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1200:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER input capture parameter 
1201:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1202:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1203:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1204:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
1205:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
1206:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
1207:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
1208:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  icpara: TIMER channel intput parameter struct
1209:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icpolarity: TIMER_IC_POLARITY_RISING, TIMER_IC_POLARITY_FALLING,
1210:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                               TIMER_IC_POLARITY_BOTH_EDGE(only for TIMER1~TIMER8)
1211:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icselection: TIMER_IC_SELECTION_DIRECTTI, TIMER_IC_SELECTION_INDIRECTTI,
1212:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                TIMER_IC_SELECTION_ITS
1213:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icprescaler: TIMER_IC_PSC_DIV1, TIMER_IC_PSC_DIV2, TIMER_IC_PSC_DIV4,
1214:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                TIMER_IC_PSC_DIV8
1215:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icfilter: 0~15
1216:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out]  none
1217:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval      none
1218:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1219:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_input_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_struct*
1220:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
1221:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
1222:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
1223:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
1224:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0EN bit */
1225:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1226:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1227:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
1228:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1229:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
1230:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
1231:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1232:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
1233:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
1234:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1235:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1236:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1237:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
1238:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1239:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1240:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     
1241:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
GAS LISTING /tmp/ccVZQUdL.s 			page 69


1242:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1243:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1EN bit */
1244:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1245:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1246:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P and CH1NP bits */
1247:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1248:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
1249:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
1250:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1251:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1252:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
1253:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1254:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1255:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1256:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
1257:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1258:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1259:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
1260:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1261:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2EN bit */
1262:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH2EN);
1263:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1264:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2P and CH2NP bits */
1265:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH2P | TIMER_CHCTL2_CH2NP));
1266:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
1267:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1268:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2MS bit */
1269:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2MS);
1270:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
1271:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1272:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH2CAPFLT bit */
1273:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPFLT);
1274:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
1275:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1276:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH2EN bit */
1277:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH2EN;
1278:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1279:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
1280:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
1281:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3EN bit */
1282:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH3EN);
1283:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1284:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3P bits */
1285:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH3P));
1286:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
1287:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1288:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3MS bit */
1289:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3MS);
1290:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
1291:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1292:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH3CAPFLT bit */
1293:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPFLT);
1294:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
1295:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1296:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH3EN bit */
1297:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH3EN;
1298:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
GAS LISTING /tmp/ccVZQUdL.s 			page 70


1299:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1300:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1301:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1302:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER channel input capture prescaler value */
1303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     timer_channel_input_capture_prescaler_config(timer_periph, channel, (uint16_t)(icpara->icpresca
1304:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
1305:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1306:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1307:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER channel input capture prescaler value
1308:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1309:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1310:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1311:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
1312:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
1313:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
1314:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
1315:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  prescaler: channel input capture prescaler value
1316:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1317:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_PSC_DIV1: no prescaler
1318:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_PSC_DIV2: divided by 2
1319:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_PSC_DIV4: divided by 4
1320:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_PSC_DIV8: divided by 8
1321:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1322:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1323:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1324:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_channel_input_capture_prescaler_config(uint32_t timer_periph, uint16_t channel, uint16_t
1325:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 2357              		.loc 1 1325 1 is_stmt 1
 2358              		.cfi_startproc
 2359              	.LVL142:
1326:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 2360              		.loc 1 1326 5
 2361 0000 8947     		li	a5,2
 2362 0002 6386F504 		beq	a1,a5,.L176
 2363 0006 63EEB700 		bgtu	a1,a5,.L177
 2364 000a 9DC9     		beq	a1,zero,.L183
1327:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
1328:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
1329:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPPSC);
1330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
1331:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1332:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
1333:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1334:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPPSC);
 2365              		.loc 1 1334 9
 2366              		.loc 1 1334 36 is_stmt 0
 2367 000c 1C4D     		lw	a5,24(a0)
 2368 000e 7D77     		li	a4,-4096
 2369 0010 1307F73F 		addi	a4,a4,1023
 2370 0014 F98F     		and	a5,a5,a4
 2371 0016 1CCD     		sw	a5,24(a0)
1335:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2372              		.loc 1 1335 9 is_stmt 1
 2373              		.loc 1 1335 36 is_stmt 0
 2374 0018 1C4D     		lw	a5,24(a0)
 2375              		.loc 1 1335 60
 2376 001a 2206     		slli	a2,a2,8
GAS LISTING /tmp/ccVZQUdL.s 			page 71


 2377              	.LVL143:
 2378              		.loc 1 1335 36
 2379 001c 5D8E     		or	a2,a2,a5
 2380 001e 10CD     		sw	a2,24(a0)
1336:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2381              		.loc 1 1336 9 is_stmt 1
 2382 0020 8280     		ret
 2383              	.LVL144:
 2384              	.L177:
1326:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2385              		.loc 1 1326 5 is_stmt 0
 2386 0022 8D47     		li	a5,3
 2387 0024 639DF500 		bne	a1,a5,.L184
1337:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
1338:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1339:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH2CAPPSC);
1340:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
1341:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1342:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
1343:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
1344:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) &= (~(uint32_t)TIMER_CHCTL1_CH3CAPPSC);
 2388              		.loc 1 1344 9 is_stmt 1
 2389              		.loc 1 1344 36 is_stmt 0
 2390 0028 5C4D     		lw	a5,28(a0)
 2391 002a 7D77     		li	a4,-4096
 2392 002c 1307F73F 		addi	a4,a4,1023
 2393 0030 F98F     		and	a5,a5,a4
 2394 0032 5CCD     		sw	a5,28(a0)
1345:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= ((uint32_t)prescaler << 8U);
 2395              		.loc 1 1345 9 is_stmt 1
 2396              		.loc 1 1345 36 is_stmt 0
 2397 0034 5C4D     		lw	a5,28(a0)
 2398              		.loc 1 1345 60
 2399 0036 2206     		slli	a2,a2,8
 2400              	.LVL145:
 2401              		.loc 1 1345 36
 2402 0038 5D8E     		or	a2,a2,a5
 2403 003a 50CD     		sw	a2,28(a0)
1346:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2404              		.loc 1 1346 9 is_stmt 1
1347:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1348:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1349:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1350:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2405              		.loc 1 1350 1 is_stmt 0
 2406 003c 8280     		ret
 2407              	.LVL146:
 2408              	.L184:
 2409 003e 8280     		ret
 2410              	.L183:
1329:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2411              		.loc 1 1329 9 is_stmt 1
1329:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2412              		.loc 1 1329 36 is_stmt 0
 2413 0040 1C4D     		lw	a5,24(a0)
 2414 0042 CD9B     		andi	a5,a5,-13
 2415 0044 1CCD     		sw	a5,24(a0)
GAS LISTING /tmp/ccVZQUdL.s 			page 72


1330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2416              		.loc 1 1330 9 is_stmt 1
1330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2417              		.loc 1 1330 36 is_stmt 0
 2418 0046 1C4D     		lw	a5,24(a0)
 2419 0048 5D8E     		or	a2,a2,a5
 2420              	.LVL147:
 2421 004a 10CD     		sw	a2,24(a0)
1331:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 2422              		.loc 1 1331 9 is_stmt 1
 2423 004c 8280     		ret
 2424              	.LVL148:
 2425              	.L176:
1339:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2426              		.loc 1 1339 9
1339:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)prescaler;
 2427              		.loc 1 1339 36 is_stmt 0
 2428 004e 5C4D     		lw	a5,28(a0)
 2429 0050 CD9B     		andi	a5,a5,-13
 2430 0052 5CCD     		sw	a5,28(a0)
1340:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2431              		.loc 1 1340 9 is_stmt 1
1340:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2432              		.loc 1 1340 36 is_stmt 0
 2433 0054 5C4D     		lw	a5,28(a0)
 2434 0056 5D8E     		or	a2,a2,a5
 2435              	.LVL149:
 2436 0058 50CD     		sw	a2,28(a0)
1341:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 2437              		.loc 1 1341 9 is_stmt 1
 2438 005a 8280     		ret
 2439              		.cfi_endproc
 2440              	.LFE49:
 2442              		.section	.text.timer_input_capture_config,"ax",@progbits
 2443              		.align	1
 2444              		.globl	timer_input_capture_config
 2446              	timer_input_capture_config:
 2447              	.LFB48:
1220:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 2448              		.loc 1 1220 1
 2449              		.cfi_startproc
 2450              	.LVL150:
1221:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2451              		.loc 1 1221 5
 2452 0000 8947     		li	a5,2
 2453 0002 6384F50C 		beq	a1,a5,.L186
 2454 0006 63E0B706 		bgtu	a1,a5,.L187
 2455 000a 638F0510 		beq	a1,zero,.L193
1244:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2456              		.loc 1 1244 9
1244:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2457              		.loc 1 1244 36 is_stmt 0
 2458 000e 1451     		lw	a3,32(a0)
1248:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2459              		.loc 1 1248 50
 2460 0010 83570600 		lhu	a5,0(a2)
1251:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
GAS LISTING /tmp/ccVZQUdL.s 			page 73


 2461              		.loc 1 1251 50
 2462 0014 03572600 		lhu	a4,2(a2)
1244:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2463              		.loc 1 1244 36
 2464 0018 BD9A     		andi	a3,a3,-17
 2465 001a 14D1     		sw	a3,32(a0)
1247:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2466              		.loc 1 1247 9 is_stmt 1
1247:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2467              		.loc 1 1247 36 is_stmt 0
 2468 001c 1451     		lw	a3,32(a0)
1248:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2469              		.loc 1 1248 39
 2470 001e 9207     		slli	a5,a5,4
1251:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 2471              		.loc 1 1251 39
 2472 0020 2207     		slli	a4,a4,8
1247:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 4U);
 2473              		.loc 1 1247 36
 2474 0022 93F6F6F5 		andi	a3,a3,-161
 2475 0026 14D1     		sw	a3,32(a0)
1248:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2476              		.loc 1 1248 9 is_stmt 1
1248:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2477              		.loc 1 1248 36 is_stmt 0
 2478 0028 1451     		lw	a3,32(a0)
 2479 002a D58F     		or	a5,a5,a3
 2480 002c 1CD1     		sw	a5,32(a0)
1250:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2481              		.loc 1 1250 9 is_stmt 1
1250:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2482              		.loc 1 1250 36 is_stmt 0
 2483 002e 144D     		lw	a3,24(a0)
1254:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2484              		.loc 1 1254 50
 2485 0030 83576600 		lhu	a5,6(a2)
1250:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2486              		.loc 1 1250 36
 2487 0034 93F6F6CF 		andi	a3,a3,-769
 2488 0038 14CD     		sw	a3,24(a0)
1251:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 2489              		.loc 1 1251 9 is_stmt 1
1251:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 2490              		.loc 1 1251 36 is_stmt 0
 2491 003a 144D     		lw	a3,24(a0)
1254:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2492              		.loc 1 1254 39
 2493 003c B207     		slli	a5,a5,12
1251:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 2494              		.loc 1 1251 36
 2495 003e 558F     		or	a4,a4,a3
 2496 0040 18CD     		sw	a4,24(a0)
1253:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2497              		.loc 1 1253 9 is_stmt 1
1253:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2498              		.loc 1 1253 36 is_stmt 0
 2499 0042 184D     		lw	a4,24(a0)
GAS LISTING /tmp/ccVZQUdL.s 			page 74


 2500 0044 C576     		li	a3,-61440
 2501 0046 FD16     		addi	a3,a3,-1
 2502 0048 758F     		and	a4,a4,a3
 2503 004a 18CD     		sw	a4,24(a0)
1254:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2504              		.loc 1 1254 9 is_stmt 1
1254:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2505              		.loc 1 1254 36 is_stmt 0
 2506 004c 184D     		lw	a4,24(a0)
 2507 004e D98F     		or	a5,a5,a4
 2508 0050 1CCD     		sw	a5,24(a0)
1257:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2509              		.loc 1 1257 9 is_stmt 1
1257:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2510              		.loc 1 1257 36 is_stmt 0
 2511 0052 1C51     		lw	a5,32(a0)
 2512 0054 93E70701 		ori	a5,a5,16
 2513 0058 1CD1     		sw	a5,32(a0)
1258:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 2514              		.loc 1 1258 9 is_stmt 1
 2515              	.L191:
1303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2516              		.loc 1 1303 5
 2517 005a 03564600 		lhu	a2,4(a2)
 2518              	.LVL151:
 2519 005e 17030000 		tail	timer_channel_input_capture_prescaler_config
 2519      67000300 
 2520              	.LVL152:
 2521              	.L187:
1221:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2522              		.loc 1 1221 5 is_stmt 0
 2523 0066 8D47     		li	a5,3
 2524 0068 E399F5FE 		bne	a1,a5,.L191
1282:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2525              		.loc 1 1282 9 is_stmt 1
1282:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2526              		.loc 1 1282 36 is_stmt 0
 2527 006c 1C51     		lw	a5,32(a0)
 2528 006e 7D77     		li	a4,-4096
 2529 0070 7D17     		addi	a4,a4,-1
 2530 0072 F98F     		and	a5,a5,a4
 2531 0074 1CD1     		sw	a5,32(a0)
1285:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2532              		.loc 1 1285 9 is_stmt 1
1285:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 12U);
 2533              		.loc 1 1285 36 is_stmt 0
 2534 0076 1C51     		lw	a5,32(a0)
 2535 0078 7977     		li	a4,-8192
 2536 007a 7D17     		addi	a4,a4,-1
 2537 007c F98F     		and	a5,a5,a4
 2538 007e 1CD1     		sw	a5,32(a0)
1286:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2539              		.loc 1 1286 9 is_stmt 1
1286:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2540              		.loc 1 1286 50 is_stmt 0
 2541 0080 83570600 		lhu	a5,0(a2)
1286:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
GAS LISTING /tmp/ccVZQUdL.s 			page 75


 2542              		.loc 1 1286 36
 2543 0084 1451     		lw	a3,32(a0)
1290:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2544              		.loc 1 1290 50
 2545 0086 03572600 		lhu	a4,2(a2)
1286:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2546              		.loc 1 1286 39
 2547 008a B207     		slli	a5,a5,12
1286:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2548              		.loc 1 1286 36
 2549 008c D58F     		or	a5,a5,a3
 2550 008e 1CD1     		sw	a5,32(a0)
1289:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2551              		.loc 1 1289 9 is_stmt 1
1289:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2552              		.loc 1 1289 36 is_stmt 0
 2553 0090 5C4D     		lw	a5,28(a0)
1290:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2554              		.loc 1 1290 39
 2555 0092 2207     		slli	a4,a4,8
1289:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection) << 8U);
 2556              		.loc 1 1289 36
 2557 0094 93F7F7CF 		andi	a5,a5,-769
 2558 0098 5CCD     		sw	a5,28(a0)
1290:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2559              		.loc 1 1290 9 is_stmt 1
1290:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2560              		.loc 1 1290 36 is_stmt 0
 2561 009a 544D     		lw	a3,28(a0)
1294:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2562              		.loc 1 1294 50
 2563 009c 83576600 		lhu	a5,6(a2)
1303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2564              		.loc 1 1303 5
 2565 00a0 03564600 		lhu	a2,4(a2)
 2566              	.LVL153:
1290:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2567              		.loc 1 1290 36
 2568 00a4 558F     		or	a4,a4,a3
 2569 00a6 58CD     		sw	a4,28(a0)
1293:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2570              		.loc 1 1293 9 is_stmt 1
1293:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 12U);
 2571              		.loc 1 1293 36 is_stmt 0
 2572 00a8 584D     		lw	a4,28(a0)
 2573 00aa C576     		li	a3,-61440
 2574 00ac FD16     		addi	a3,a3,-1
 2575 00ae 758F     		and	a4,a4,a3
 2576 00b0 58CD     		sw	a4,28(a0)
1294:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2577              		.loc 1 1294 9 is_stmt 1
1294:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2578              		.loc 1 1294 36 is_stmt 0
 2579 00b2 584D     		lw	a4,28(a0)
1294:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2580              		.loc 1 1294 39
 2581 00b4 B207     		slli	a5,a5,12
GAS LISTING /tmp/ccVZQUdL.s 			page 76


1294:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2582              		.loc 1 1294 36
 2583 00b6 D98F     		or	a5,a5,a4
 2584 00b8 5CCD     		sw	a5,28(a0)
1297:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2585              		.loc 1 1297 9 is_stmt 1
1297:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2586              		.loc 1 1297 36 is_stmt 0
 2587 00ba 1C51     		lw	a5,32(a0)
 2588 00bc 0567     		li	a4,4096
 2589 00be D98F     		or	a5,a5,a4
 2590 00c0 1CD1     		sw	a5,32(a0)
1298:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
 2591              		.loc 1 1298 9 is_stmt 1
1303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2592              		.loc 1 1303 5
 2593 00c2 17030000 		tail	timer_channel_input_capture_prescaler_config
 2593      67000300 
 2594              	.LVL154:
 2595              	.L186:
1262:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2596              		.loc 1 1262 9
1262:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2597              		.loc 1 1262 36 is_stmt 0
 2598 00ca 1C51     		lw	a5,32(a0)
1265:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2599              		.loc 1 1265 36
 2600 00cc 7D78     		li	a6,-4096
 2601 00ce 1308F85F 		addi	a6,a6,1535
1262:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2602              		.loc 1 1262 36
 2603 00d2 93F7F7EF 		andi	a5,a5,-257
 2604 00d6 1CD1     		sw	a5,32(a0)
1265:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2605              		.loc 1 1265 9 is_stmt 1
1265:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2606              		.loc 1 1265 36 is_stmt 0
 2607 00d8 1C51     		lw	a5,32(a0)
1266:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2608              		.loc 1 1266 50
 2609 00da 03570600 		lhu	a4,0(a2)
1270:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2610              		.loc 1 1270 39
 2611 00de 83562600 		lhu	a3,2(a2)
1265:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpara->icpolarity) << 8U);
 2612              		.loc 1 1265 36
 2613 00e2 B3F70701 		and	a5,a5,a6
 2614 00e6 1CD1     		sw	a5,32(a0)
1266:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2615              		.loc 1 1266 9 is_stmt 1
1266:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2616              		.loc 1 1266 36 is_stmt 0
 2617 00e8 03280502 		lw	a6,32(a0)
1266:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2618              		.loc 1 1266 39
 2619 00ec 2207     		slli	a4,a4,8
1274:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
GAS LISTING /tmp/ccVZQUdL.s 			page 77


 2620              		.loc 1 1274 50
 2621 00ee 83576600 		lhu	a5,6(a2)
1266:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2622              		.loc 1 1266 36
 2623 00f2 33670701 		or	a4,a4,a6
 2624 00f6 18D1     		sw	a4,32(a0)
1269:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2625              		.loc 1 1269 9 is_stmt 1
1269:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2626              		.loc 1 1269 36 is_stmt 0
 2627 00f8 584D     		lw	a4,28(a0)
1274:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2628              		.loc 1 1274 39
 2629 00fa 9207     		slli	a5,a5,4
1303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2630              		.loc 1 1303 5
 2631 00fc 03564600 		lhu	a2,4(a2)
 2632              	.LVL155:
1269:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icselection));
 2633              		.loc 1 1269 36
 2634 0100 719B     		andi	a4,a4,-4
 2635 0102 58CD     		sw	a4,28(a0)
1270:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2636              		.loc 1 1270 9 is_stmt 1
1270:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2637              		.loc 1 1270 36 is_stmt 0
 2638 0104 584D     		lw	a4,28(a0)
 2639 0106 558F     		or	a4,a3,a4
 2640 0108 58CD     		sw	a4,28(a0)
1273:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2641              		.loc 1 1273 9 is_stmt 1
1273:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL1(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2642              		.loc 1 1273 36 is_stmt 0
 2643 010a 584D     		lw	a4,28(a0)
 2644 010c 1377F7F0 		andi	a4,a4,-241
 2645 0110 58CD     		sw	a4,28(a0)
1274:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2646              		.loc 1 1274 9 is_stmt 1
1274:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2647              		.loc 1 1274 36 is_stmt 0
 2648 0112 584D     		lw	a4,28(a0)
 2649 0114 D98F     		or	a5,a5,a4
 2650 0116 5CCD     		sw	a5,28(a0)
1277:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2651              		.loc 1 1277 9 is_stmt 1
1277:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2652              		.loc 1 1277 36 is_stmt 0
 2653 0118 1C51     		lw	a5,32(a0)
 2654 011a 93E70710 		ori	a5,a5,256
 2655 011e 1CD1     		sw	a5,32(a0)
1278:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_3 */
 2656              		.loc 1 1278 9 is_stmt 1
1303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2657              		.loc 1 1303 5
 2658 0120 17030000 		tail	timer_channel_input_capture_prescaler_config
 2658      67000300 
 2659              	.LVL156:
GAS LISTING /tmp/ccVZQUdL.s 			page 78


 2660              	.L193:
1225:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2661              		.loc 1 1225 9
1225:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2662              		.loc 1 1225 36 is_stmt 0
 2663 0128 1C51     		lw	a5,32(a0)
1229:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 2664              		.loc 1 1229 39
 2665 012a 83560600 		lhu	a3,0(a2)
1232:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 2666              		.loc 1 1232 39
 2667 012e 03572600 		lhu	a4,2(a2)
1225:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2668              		.loc 1 1225 36
 2669 0132 F99B     		andi	a5,a5,-2
 2670 0134 1CD1     		sw	a5,32(a0)
1228:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2671              		.loc 1 1228 9 is_stmt 1
1228:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2672              		.loc 1 1228 36 is_stmt 0
 2673 0136 03280502 		lw	a6,32(a0)
1235:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2674              		.loc 1 1235 50
 2675 013a 83576600 		lhu	a5,6(a2)
1303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2676              		.loc 1 1303 5
 2677 013e 03564600 		lhu	a2,4(a2)
 2678              	.LVL157:
1228:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpara->icpolarity);
 2679              		.loc 1 1228 36
 2680 0142 137858FF 		andi	a6,a6,-11
 2681 0146 23200503 		sw	a6,32(a0)
1229:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 2682              		.loc 1 1229 9 is_stmt 1
1229:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 2683              		.loc 1 1229 36 is_stmt 0
 2684 014a 03280502 		lw	a6,32(a0)
1235:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2685              		.loc 1 1235 39
 2686 014e 9207     		slli	a5,a5,4
1229:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 2687              		.loc 1 1229 36
 2688 0150 B3E60601 		or	a3,a3,a6
 2689 0154 14D1     		sw	a3,32(a0)
1231:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2690              		.loc 1 1231 9 is_stmt 1
1231:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpara->icselection);
 2691              		.loc 1 1231 36 is_stmt 0
 2692 0156 144D     		lw	a3,24(a0)
 2693 0158 F19A     		andi	a3,a3,-4
 2694 015a 14CD     		sw	a3,24(a0)
1232:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 2695              		.loc 1 1232 9 is_stmt 1
1232:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 2696              		.loc 1 1232 36 is_stmt 0
 2697 015c 144D     		lw	a3,24(a0)
 2698 015e 558F     		or	a4,a4,a3
GAS LISTING /tmp/ccVZQUdL.s 			page 79


 2699 0160 18CD     		sw	a4,24(a0)
1234:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2700              		.loc 1 1234 9 is_stmt 1
1234:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpara->icfilter) << 4U);
 2701              		.loc 1 1234 36 is_stmt 0
 2702 0162 184D     		lw	a4,24(a0)
 2703 0164 1377F7F0 		andi	a4,a4,-241
 2704 0168 18CD     		sw	a4,24(a0)
1235:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2705              		.loc 1 1235 9 is_stmt 1
1235:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2706              		.loc 1 1235 36 is_stmt 0
 2707 016a 184D     		lw	a4,24(a0)
 2708 016c D98F     		or	a5,a5,a4
 2709 016e 1CCD     		sw	a5,24(a0)
1238:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2710              		.loc 1 1238 9 is_stmt 1
1238:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2711              		.loc 1 1238 36 is_stmt 0
 2712 0170 1C51     		lw	a5,32(a0)
 2713 0172 93E71700 		ori	a5,a5,1
 2714 0176 1CD1     		sw	a5,32(a0)
1239:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     
 2715              		.loc 1 1239 9 is_stmt 1
1303:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2716              		.loc 1 1303 5
 2717 0178 17030000 		tail	timer_channel_input_capture_prescaler_config
 2717      67000300 
 2718              	.LVL158:
 2719              		.cfi_endproc
 2720              	.LFE48:
 2722              		.section	.text.timer_channel_capture_value_register_read,"ax",@progbits
 2723              		.align	1
 2724              		.globl	timer_channel_capture_value_register_read
 2726              	timer_channel_capture_value_register_read:
 2727              	.LFB50:
1351:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1352:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1353:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      read TIMER channel capture compare register value
1354:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: please refer to the following parameters
1355:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1356:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1357:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0(TIMERx(x=0..4))
1358:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1(TIMERx(x=0..4))
1359:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_2: TIMER channel 2(TIMERx(x=0..4))
1360:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_3: TIMER channel 3(TIMERx(x=0..4))
1361:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1362:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     channel capture compare register value
1363:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1364:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** uint32_t timer_channel_capture_value_register_read(uint32_t timer_periph, uint16_t channel)
1365:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 2728              		.loc 1 1365 1
 2729              		.cfi_startproc
 2730              	.LVL159:
1366:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint32_t count_value = 0U;
 2731              		.loc 1 1366 5
1367:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
GAS LISTING /tmp/ccVZQUdL.s 			page 80


1368:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     switch(channel){
 2732              		.loc 1 1368 5
 2733 0000 8947     		li	a5,2
 2734 0002 6380F502 		beq	a1,a5,.L195
 2735 0006 63E5B700 		bgtu	a1,a5,.L196
 2736 000a 91C9     		beq	a1,zero,.L202
1369:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
1370:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* read TIMER channel 0 capture compare register value */
1371:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         count_value = TIMER_CH0CV(timer_periph);
1372:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1373:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
1374:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* read TIMER channel 1 capture compare register value */
1375:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         count_value = TIMER_CH1CV(timer_periph);
 2737              		.loc 1 1375 9
 2738              		.loc 1 1375 21 is_stmt 0
 2739 000c 085D     		lw	a0,56(a0)
 2740              	.LVL160:
1376:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2741              		.loc 1 1376 9 is_stmt 1
 2742 000e 8280     		ret
 2743              	.LVL161:
 2744              	.L196:
1368:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
 2745              		.loc 1 1368 5 is_stmt 0
 2746 0010 8D47     		li	a5,3
 2747 0012 6394F500 		bne	a1,a5,.L203
1377:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_2:
1378:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* read TIMER channel 2 capture compare register value */
1379:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         count_value = TIMER_CH2CV(timer_periph);
1380:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1381:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
1382:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* read TIMER channel 3 capture compare register value */
1383:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         count_value = TIMER_CH3CV(timer_periph);
 2748              		.loc 1 1383 9 is_stmt 1
 2749              		.loc 1 1383 21 is_stmt 0
 2750 0016 2841     		lw	a0,64(a0)
 2751              	.LVL162:
1384:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2752              		.loc 1 1384 9 is_stmt 1
1385:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     default:
1386:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
1387:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1388:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     return (count_value);
 2753              		.loc 1 1388 5
1389:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 2754              		.loc 1 1389 1 is_stmt 0
 2755 0018 8280     		ret
 2756              	.LVL163:
 2757              	.L203:
1368:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_0:
 2758              		.loc 1 1368 5
 2759 001a 0145     		li	a0,0
 2760              	.LVL164:
 2761 001c 8280     		ret
 2762              	.LVL165:
 2763              	.L202:
1371:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
GAS LISTING /tmp/ccVZQUdL.s 			page 81


 2764              		.loc 1 1371 9 is_stmt 1
1371:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2765              		.loc 1 1371 21 is_stmt 0
 2766 001e 4859     		lw	a0,52(a0)
 2767              	.LVL166:
1372:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_1:
 2768              		.loc 1 1372 9 is_stmt 1
 2769 0020 8280     		ret
 2770              	.LVL167:
 2771              	.L195:
1379:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2772              		.loc 1 1379 9
1379:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2773              		.loc 1 1379 21 is_stmt 0
 2774 0022 485D     		lw	a0,60(a0)
 2775              	.LVL168:
1380:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     case TIMER_CH_3:
 2776              		.loc 1 1380 9 is_stmt 1
 2777 0024 8280     		ret
 2778              		.cfi_endproc
 2779              	.LFE50:
 2781              		.section	.text.timer_input_pwm_capture_config,"ax",@progbits
 2782              		.align	1
 2783              		.globl	timer_input_pwm_capture_config
 2785              	timer_input_pwm_capture_config:
 2786              	.LFB51:
1390:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1391:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1392:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER input pwm capture function 
1393:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1394:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  channel:
1395:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1396:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_0: TIMER channel 0
1397:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_CH_1: TIMER channel 1
1398:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****      \param[in] icpwm: TIMER channel intput pwm parameter struct
1399:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icpolarity: TIMER_IC_POLARITY_RISING, TIMER_IC_POLARITY_FALLING
1400:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icselection: TIMER_IC_SELECTION_DIRECTTI, TIMER_IC_SELECTION_INDIRECTTI
1401:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icprescaler: TIMER_IC_PSC_DIV1, TIMER_IC_PSC_DIV2, TIMER_IC_PSC_DIV4, 
1402:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                                TIMER_IC_PSC_DIV8
1403:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                   icfilter: 0~15
1404:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1405:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1406:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1407:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_input_pwm_capture_config(uint32_t timer_periph, uint16_t channel, timer_ic_parameter_str
1408:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 2787              		.loc 1 1408 1
 2788              		.cfi_startproc
 2789              	.LVL169:
1409:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint16_t icpolarity  = 0x0U;
 2790              		.loc 1 1409 5
1410:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint16_t icselection = 0x0U;
 2791              		.loc 1 1410 5
1411:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1412:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* Set channel input polarity */
1413:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_IC_POLARITY_RISING == icpwm->icpolarity){
 2792              		.loc 1 1413 5
1414:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
GAS LISTING /tmp/ccVZQUdL.s 			page 82


1415:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1416:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icpolarity = TIMER_IC_POLARITY_RISING;
1417:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1418:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* Set channel input mode selection */
1419:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_IC_SELECTION_DIRECTTI == icpwm->icselection){
 2793              		.loc 1 1419 44 is_stmt 0
 2794 0000 03572600 		lhu	a4,2(a2)
1413:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 2795              		.loc 1 1413 41
 2796 0004 83560600 		lhu	a3,0(a2)
1420:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
1421:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1422:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icselection = TIMER_IC_SELECTION_DIRECTTI;
1423:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1424:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1425:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_CH_0 == channel){
1426:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0EN bit */
1427:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
1428:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
1429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1430:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
1431:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)(icpwm->icpolarity);
1432:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
1433:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1434:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
1435:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(icpwm->icselection);
1436:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
1437:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1438:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0CAPFLT bit */
1439:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
 2797              		.loc 1 1439 40
 2798 0008 03586600 		lhu	a6,6(a2)
 2799              	.LBB14:
 2800              	.LBB15:
1330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2801              		.loc 1 1330 39
 2802 000c 83584600 		lhu	a7,4(a2)
 2803              	.LBE15:
 2804              	.LBE14:
1419:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
 2805              		.loc 1 1419 7
 2806 0010 1306F7FF 		addi	a2,a4,-1
 2807              	.LVL170:
1413:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 2808              		.loc 1 1413 7
 2809 0014 93B71600 		seqz	a5,a3
1419:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
 2810              		.loc 1 1419 7
 2811 0018 13361600 		seqz	a2,a2
1440:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
1441:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
1442:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
1443:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
1444:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1445:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1EN bit */
1446:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1447:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P and CH1NP bits */
GAS LISTING /tmp/ccVZQUdL.s 			page 83


1448:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1449:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P and CH1NP bits */
1450:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)icpolarity<< 4U);
1451:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
1452:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1453:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
1454:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)icselection << 8U);
1455:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
1456:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1457:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
1458:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
 2812              		.loc 1 1458 39
 2813 001c 131EC800 		slli	t3,a6,12
1413:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icpolarity = TIMER_IC_POLARITY_FALLING;
 2814              		.loc 1 1413 7
 2815 0020 8607     		slli	a5,a5,1
 2816              	.LVL171:
1419:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
 2817              		.loc 1 1419 5 is_stmt 1
1419:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         icselection = TIMER_IC_SELECTION_INDIRECTTI;
 2818              		.loc 1 1419 7 is_stmt 0
 2819 0022 0506     		addi	a2,a2,1
 2820              	.LVL172:
1425:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0EN bit */
 2821              		.loc 1 1425 5 is_stmt 1
1439:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 2822              		.loc 1 1439 68 is_stmt 0
 2823 0024 1208     		slli	a6,a6,4
 2824              	.LBB17:
 2825              	.LBB18:
1335:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2826              		.loc 1 1335 60
 2827 0026 13938800 		slli	t1,a7,8
 2828              	.LBE18:
 2829              	.LBE17:
1425:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0EN bit */
 2830              		.loc 1 1425 7
 2831 002a C5E1     		bne	a1,zero,.L207
1427:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
 2832              		.loc 1 1427 9 is_stmt 1
1427:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
 2833              		.loc 1 1427 36 is_stmt 0
 2834 002c 0C51     		lw	a1,32(a0)
 2835              	.LVL173:
1450:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2836              		.loc 1 1450 39
 2837 002e 9207     		slli	a5,a5,4
1454:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 2838              		.loc 1 1454 39
 2839 0030 2206     		slli	a2,a2,8
1427:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
 2840              		.loc 1 1427 36
 2841 0032 F999     		andi	a1,a1,-2
 2842 0034 0CD1     		sw	a1,32(a0)
1429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
 2843              		.loc 1 1429 9 is_stmt 1
1429:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
GAS LISTING /tmp/ccVZQUdL.s 			page 84


 2844              		.loc 1 1429 36 is_stmt 0
 2845 0036 0C51     		lw	a1,32(a0)
 2846 0038 D599     		andi	a1,a1,-11
 2847 003a 0CD1     		sw	a1,32(a0)
1431:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 2848              		.loc 1 1431 9 is_stmt 1
1431:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 2849              		.loc 1 1431 36 is_stmt 0
 2850 003c 0C51     		lw	a1,32(a0)
 2851 003e CD8E     		or	a3,a1,a3
 2852 0040 14D1     		sw	a3,32(a0)
1433:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
 2853              		.loc 1 1433 9 is_stmt 1
1433:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
 2854              		.loc 1 1433 36 is_stmt 0
 2855 0042 144D     		lw	a3,24(a0)
 2856 0044 F19A     		andi	a3,a3,-4
 2857 0046 14CD     		sw	a3,24(a0)
1435:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 2858              		.loc 1 1435 9 is_stmt 1
1435:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 2859              		.loc 1 1435 36 is_stmt 0
 2860 0048 144D     		lw	a3,24(a0)
 2861 004a 558F     		or	a4,a3,a4
 2862 004c 18CD     		sw	a4,24(a0)
1437:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0CAPFLT bit */
 2863              		.loc 1 1437 9 is_stmt 1
1437:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0CAPFLT bit */
 2864              		.loc 1 1437 36 is_stmt 0
 2865 004e 184D     		lw	a4,24(a0)
 2866 0050 1377F7F0 		andi	a4,a4,-241
 2867 0054 18CD     		sw	a4,24(a0)
1439:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 2868              		.loc 1 1439 9 is_stmt 1
1439:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
 2869              		.loc 1 1439 36 is_stmt 0
 2870 0056 184D     		lw	a4,24(a0)
 2871 0058 33680701 		or	a6,a4,a6
 2872 005c 232C0501 		sw	a6,24(a0)
1441:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
 2873              		.loc 1 1441 9 is_stmt 1
1441:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
 2874              		.loc 1 1441 36 is_stmt 0
 2875 0060 1851     		lw	a4,32(a0)
 2876 0062 13671700 		ori	a4,a4,1
 2877 0066 18D1     		sw	a4,32(a0)
1443:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
 2878              		.loc 1 1443 9 is_stmt 1
 2879              	.LVL174:
 2880              	.LBB21:
 2881              	.LBB16:
1326:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2882              		.loc 1 1326 5
1329:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2883              		.loc 1 1329 9
1329:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 2884              		.loc 1 1329 36 is_stmt 0
GAS LISTING /tmp/ccVZQUdL.s 			page 85


 2885 0068 184D     		lw	a4,24(a0)
 2886 006a 4D9B     		andi	a4,a4,-13
 2887 006c 18CD     		sw	a4,24(a0)
1330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2888              		.loc 1 1330 9 is_stmt 1
1330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2889              		.loc 1 1330 36 is_stmt 0
 2890 006e 184D     		lw	a4,24(a0)
 2891 0070 B3681701 		or	a7,a4,a7
 2892 0074 232C1501 		sw	a7,24(a0)
1331:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 2893              		.loc 1 1331 9 is_stmt 1
 2894              	.LVL175:
 2895              	.LBE16:
 2896              	.LBE21:
1446:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P and CH1NP bits */
 2897              		.loc 1 1446 9
1446:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P and CH1NP bits */
 2898              		.loc 1 1446 36 is_stmt 0
 2899 0078 1851     		lw	a4,32(a0)
 2900 007a 3D9B     		andi	a4,a4,-17
 2901 007c 18D1     		sw	a4,32(a0)
1448:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P and CH1NP bits */
 2902              		.loc 1 1448 9 is_stmt 1
1448:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P and CH1NP bits */
 2903              		.loc 1 1448 36 is_stmt 0
 2904 007e 1851     		lw	a4,32(a0)
 2905 0080 1377F7F5 		andi	a4,a4,-161
 2906 0084 18D1     		sw	a4,32(a0)
1450:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2907              		.loc 1 1450 9 is_stmt 1
1450:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2908              		.loc 1 1450 36 is_stmt 0
 2909 0086 1851     		lw	a4,32(a0)
 2910 0088 D98F     		or	a5,a5,a4
 2911 008a 1CD1     		sw	a5,32(a0)
1452:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
 2912              		.loc 1 1452 9 is_stmt 1
1452:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
 2913              		.loc 1 1452 36 is_stmt 0
 2914 008c 1C4D     		lw	a5,24(a0)
1456:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
 2915              		.loc 1 1456 36
 2916 008e 4577     		li	a4,-61440
 2917 0090 7D17     		addi	a4,a4,-1
1452:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
 2918              		.loc 1 1452 36
 2919 0092 93F7F7CF 		andi	a5,a5,-769
 2920 0096 1CCD     		sw	a5,24(a0)
1454:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 2921              		.loc 1 1454 9 is_stmt 1
1454:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 2922              		.loc 1 1454 36 is_stmt 0
 2923 0098 1C4D     		lw	a5,24(a0)
 2924 009a 5D8E     		or	a2,a2,a5
 2925 009c 10CD     		sw	a2,24(a0)
1456:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
GAS LISTING /tmp/ccVZQUdL.s 			page 86


 2926              		.loc 1 1456 9 is_stmt 1
1456:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
 2927              		.loc 1 1456 36 is_stmt 0
 2928 009e 1C4D     		lw	a5,24(a0)
 2929 00a0 F98F     		and	a5,a5,a4
 2930 00a2 1CCD     		sw	a5,24(a0)
 2931              		.loc 1 1458 9 is_stmt 1
 2932              		.loc 1 1458 36 is_stmt 0
 2933 00a4 184D     		lw	a4,24(a0)
 2934 00a6 3367C701 		or	a4,a4,t3
 2935 00aa 18CD     		sw	a4,24(a0)
1459:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
1460:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 2936              		.loc 1 1460 9 is_stmt 1
 2937              		.loc 1 1460 36 is_stmt 0
 2938 00ac 1C51     		lw	a5,32(a0)
 2939              	.LBB22:
 2940              	.LBB19:
1334:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2941              		.loc 1 1334 36
 2942 00ae 7D77     		li	a4,-4096
 2943 00b0 1307F73F 		addi	a4,a4,1023
 2944              	.LBE19:
 2945              	.LBE22:
 2946              		.loc 1 1460 36
 2947 00b4 93E70701 		ori	a5,a5,16
 2948 00b8 1CD1     		sw	a5,32(a0)
1461:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
1462:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
 2949              		.loc 1 1462 9 is_stmt 1
 2950              	.LVL176:
 2951              	.LBB23:
 2952              	.LBB20:
1326:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 2953              		.loc 1 1326 5
1334:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2954              		.loc 1 1334 9
1334:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 2955              		.loc 1 1334 36 is_stmt 0
 2956 00ba 1C4D     		lw	a5,24(a0)
 2957 00bc F98F     		and	a5,a5,a4
 2958 00be 1CCD     		sw	a5,24(a0)
1335:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2959              		.loc 1 1335 9 is_stmt 1
1335:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 2960              		.loc 1 1335 36 is_stmt 0
 2961 00c0 184D     		lw	a4,24(a0)
 2962 00c2 33676700 		or	a4,a4,t1
 2963 00c6 18CD     		sw	a4,24(a0)
1336:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 2964              		.loc 1 1336 9 is_stmt 1
 2965 00c8 8280     		ret
 2966              	.LVL177:
 2967              	.L207:
 2968              	.LBE20:
 2969              	.LBE23:
1463:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
GAS LISTING /tmp/ccVZQUdL.s 			page 87


1464:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1EN bit */
1465:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
 2970              		.loc 1 1465 9
 2971              		.loc 1 1465 36 is_stmt 0
 2972 00ca 0C51     		lw	a1,32(a0)
 2973              	.LVL178:
1466:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P and CH1NP bits */
1467:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1468:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P and CH1NP bits */
1469:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icpolarity) << 4U);
 2974              		.loc 1 1469 39
 2975 00cc 9206     		slli	a3,a3,4
1470:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
1471:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1472:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
1473:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icselection) << 8U);
 2976              		.loc 1 1473 39
 2977 00ce 2207     		slli	a4,a4,8
1465:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1P and CH1NP bits */
 2978              		.loc 1 1465 36
 2979 00d0 BD99     		andi	a1,a1,-17
 2980 00d2 0CD1     		sw	a1,32(a0)
1467:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P and CH1NP bits */
 2981              		.loc 1 1467 9 is_stmt 1
1467:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1P and CH1NP bits */
 2982              		.loc 1 1467 36 is_stmt 0
 2983 00d4 0C51     		lw	a1,32(a0)
 2984 00d6 93F5F5F5 		andi	a1,a1,-161
 2985 00da 0CD1     		sw	a1,32(a0)
1469:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2986              		.loc 1 1469 9 is_stmt 1
1469:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 2987              		.loc 1 1469 36 is_stmt 0
 2988 00dc 0C51     		lw	a1,32(a0)
 2989 00de CD8E     		or	a3,a3,a1
 2990 00e0 14D1     		sw	a3,32(a0)
1471:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
 2991              		.loc 1 1471 9 is_stmt 1
1471:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
 2992              		.loc 1 1471 36 is_stmt 0
 2993 00e2 144D     		lw	a3,24(a0)
 2994 00e4 93F6F6CF 		andi	a3,a3,-769
 2995 00e8 14CD     		sw	a3,24(a0)
 2996              		.loc 1 1473 9 is_stmt 1
 2997              		.loc 1 1473 36 is_stmt 0
 2998 00ea 144D     		lw	a3,24(a0)
 2999 00ec 558F     		or	a4,a4,a3
 3000 00ee 18CD     		sw	a4,24(a0)
1474:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
1475:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
 3001              		.loc 1 1475 9 is_stmt 1
 3002              		.loc 1 1475 36 is_stmt 0
 3003 00f0 184D     		lw	a4,24(a0)
 3004 00f2 C576     		li	a3,-61440
 3005 00f4 FD16     		addi	a3,a3,-1
 3006 00f6 758F     		and	a4,a4,a3
 3007 00f8 18CD     		sw	a4,24(a0)
GAS LISTING /tmp/ccVZQUdL.s 			page 88


1476:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
1477:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)(icpwm->icfilter) << 12U);
 3008              		.loc 1 1477 9 is_stmt 1
 3009              		.loc 1 1477 36 is_stmt 0
 3010 00fa 184D     		lw	a4,24(a0)
 3011              	.LBB24:
 3012              	.LBB25:
1334:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 3013              		.loc 1 1334 36
 3014 00fc FD76     		li	a3,-4096
 3015 00fe 9386F63F 		addi	a3,a3,1023
 3016              	.LBE25:
 3017              	.LBE24:
 3018              		.loc 1 1477 36
 3019 0102 3367C701 		or	a4,a4,t3
 3020 0106 18CD     		sw	a4,24(a0)
1478:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
1479:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
 3021              		.loc 1 1479 9 is_stmt 1
 3022              		.loc 1 1479 36 is_stmt 0
 3023 0108 1851     		lw	a4,32(a0)
 3024 010a 13670701 		ori	a4,a4,16
 3025 010e 18D1     		sw	a4,32(a0)
1480:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
1481:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_1, (uint16_t)(icpwm->ic
 3026              		.loc 1 1481 9 is_stmt 1
 3027              	.LVL179:
 3028              	.LBB27:
 3029              	.LBB26:
1326:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
 3030              		.loc 1 1326 5
1334:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 3031              		.loc 1 1334 9
1334:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)prescaler << 8U);
 3032              		.loc 1 1334 36 is_stmt 0
 3033 0110 184D     		lw	a4,24(a0)
 3034 0112 758F     		and	a4,a4,a3
 3035 0114 18CD     		sw	a4,24(a0)
1335:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 3036              		.loc 1 1335 9 is_stmt 1
1335:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 3037              		.loc 1 1335 36 is_stmt 0
 3038 0116 184D     		lw	a4,24(a0)
 3039 0118 33676700 		or	a4,a4,t1
 3040 011c 18CD     		sw	a4,24(a0)
1336:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_2 */
 3041              		.loc 1 1336 9 is_stmt 1
 3042              	.LVL180:
 3043              	.LBE26:
 3044              	.LBE27:
1482:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1483:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0EN bit */
1484:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3045              		.loc 1 1484 9
 3046              		.loc 1 1484 36 is_stmt 0
 3047 011e 1851     		lw	a4,32(a0)
 3048 0120 799B     		andi	a4,a4,-2
GAS LISTING /tmp/ccVZQUdL.s 			page 89


 3049 0122 18D1     		sw	a4,32(a0)
1485:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
1486:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
 3050              		.loc 1 1486 9 is_stmt 1
 3051              		.loc 1 1486 36 is_stmt 0
 3052 0124 1851     		lw	a4,32(a0)
 3053 0126 559B     		andi	a4,a4,-11
 3054 0128 18D1     		sw	a4,32(a0)
1487:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
1488:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)icpolarity;
 3055              		.loc 1 1488 9 is_stmt 1
 3056              		.loc 1 1488 36 is_stmt 0
 3057 012a 1851     		lw	a4,32(a0)
 3058 012c D98F     		or	a5,a4,a5
 3059 012e 1CD1     		sw	a5,32(a0)
1489:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
1490:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
 3060              		.loc 1 1490 9 is_stmt 1
 3061              		.loc 1 1490 36 is_stmt 0
 3062 0130 1C4D     		lw	a5,24(a0)
 3063 0132 F19B     		andi	a5,a5,-4
 3064 0134 1CCD     		sw	a5,24(a0)
1491:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
1492:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)icselection;
 3065              		.loc 1 1492 9 is_stmt 1
 3066              		.loc 1 1492 36 is_stmt 0
 3067 0136 1C4D     		lw	a5,24(a0)
 3068 0138 5D8E     		or	a2,a5,a2
 3069 013a 10CD     		sw	a2,24(a0)
1493:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
1494:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
 3070              		.loc 1 1494 9 is_stmt 1
 3071              		.loc 1 1494 36 is_stmt 0
 3072 013c 1C4D     		lw	a5,24(a0)
 3073 013e 93F7F7F0 		andi	a5,a5,-241
 3074 0142 1CCD     		sw	a5,24(a0)
1495:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0CAPFLT bit */
1496:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= ((uint32_t)(icpwm->icfilter) << 4U);
 3075              		.loc 1 1496 9 is_stmt 1
 3076              		.loc 1 1496 36 is_stmt 0
 3077 0144 1C4D     		lw	a5,24(a0)
 3078 0146 33E80701 		or	a6,a5,a6
 3079 014a 232C0501 		sw	a6,24(a0)
1497:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
1498:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3080              		.loc 1 1498 9 is_stmt 1
 3081              		.loc 1 1498 36 is_stmt 0
 3082 014e 1C51     		lw	a5,32(a0)
 3083 0150 93E71700 		ori	a5,a5,1
 3084 0154 1CD1     		sw	a5,32(a0)
1499:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* configure TIMER channel input capture prescaler value */
1500:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         timer_channel_input_capture_prescaler_config(timer_periph, TIMER_CH_0, (uint16_t)(icpwm->ic
 3085              		.loc 1 1500 9 is_stmt 1
 3086              	.LVL181:
 3087              	.LBB28:
 3088              	.LBB29:
1326:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_0 */
GAS LISTING /tmp/ccVZQUdL.s 			page 90


 3089              		.loc 1 1326 5
1329:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 3090              		.loc 1 1329 9
1329:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)prescaler;
 3091              		.loc 1 1329 36 is_stmt 0
 3092 0156 1C4D     		lw	a5,24(a0)
 3093 0158 CD9B     		andi	a5,a5,-13
 3094 015a 1CCD     		sw	a5,24(a0)
1330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 3095              		.loc 1 1330 9 is_stmt 1
1330:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         break;
 3096              		.loc 1 1330 36 is_stmt 0
 3097 015c 1C4D     		lw	a5,24(a0)
 3098 015e B3E81701 		or	a7,a5,a7
 3099 0162 232C1501 		sw	a7,24(a0)
1331:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER_CH_1 */
 3100              		.loc 1 1331 9 is_stmt 1
 3101              	.LVL182:
 3102              	.LBE29:
 3103              	.LBE28:
1501:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1502:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3104              		.loc 1 1502 1 is_stmt 0
 3105 0166 8280     		ret
 3106              		.cfi_endproc
 3107              	.LFE51:
 3109              		.section	.text.timer_hall_mode_config,"ax",@progbits
 3110              		.align	1
 3111              		.globl	timer_hall_mode_config
 3113              	timer_hall_mode_config:
 3114              	.LFB52:
1503:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1504:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1505:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER hall sensor mode
1506:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1507:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  hallmode:
1508:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1509:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_HALLINTERFACE_ENABLE: TIMER hall sensor mode enable
1510:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_HALLINTERFACE_DISABLE: TIMER hall sensor mode disable
1511:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1512:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1513:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1514:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_hall_mode_config(uint32_t timer_periph, uint32_t hallmode)    
1515:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3115              		.loc 1 1515 1 is_stmt 1
 3116              		.cfi_startproc
 3117              	.LVL183:
1516:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_HALLINTERFACE_ENABLE == hallmode){
 3118              		.loc 1 1516 5
 3119              		.loc 1 1516 7 is_stmt 0
 3120 0000 93070008 		li	a5,128
 3121 0004 6388F500 		beq	a1,a5,.L214
1517:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) |= (uint32_t)TIMER_CTL1_TI0S;
1518:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3122              		.loc 1 1518 11 is_stmt 1
 3123              		.loc 1 1518 13 is_stmt 0
 3124 0008 89E5     		bne	a1,zero,.L211
GAS LISTING /tmp/ccVZQUdL.s 			page 91


1519:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CTL1(timer_periph) &= ~(uint32_t)TIMER_CTL1_TI0S;
 3125              		.loc 1 1519 9 is_stmt 1
 3126              		.loc 1 1519 34 is_stmt 0
 3127 000a 5C41     		lw	a5,4(a0)
 3128 000c 93F7F7F7 		andi	a5,a5,-129
 3129 0010 5CC1     		sw	a5,4(a0)
1520:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1521:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* illegal parameters */        
1522:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 3130              		.loc 1 1522 5 is_stmt 1
 3131              	.L211:
1523:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3132              		.loc 1 1523 1 is_stmt 0
 3133 0012 8280     		ret
 3134              	.L214:
1517:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3135              		.loc 1 1517 9 is_stmt 1
1517:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_HALLINTERFACE_DISABLE == hallmode){
 3136              		.loc 1 1517 34 is_stmt 0
 3137 0014 5C41     		lw	a5,4(a0)
 3138 0016 93E70708 		ori	a5,a5,128
 3139 001a 5CC1     		sw	a5,4(a0)
 3140 001c 8280     		ret
 3141              		.cfi_endproc
 3142              	.LFE52:
 3144              		.section	.text.timer_input_trigger_source_select,"ax",@progbits
 3145              		.align	1
 3146              		.globl	timer_input_trigger_source_select
 3148              	timer_input_trigger_source_select:
 3149              	.LFB53:
1524:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1525:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1526:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      select TIMER input trigger source 
1527:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1528:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  intrigger:
1529:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1530:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0(TIMERx(x=0..4))
1531:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1(TIMERx(x=0..4))
1532:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2(TIMERx(x=0..4))
1533:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3(TIMERx(x=0..4))
1534:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector(TIMERx(x=0..4))
1535:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0(TIMERx(x=0..4))
1536:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1(TIMERx(x=0..4))
1537:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ETIFP: filtered external trigger input(TIMERx(x=0..4))
1538:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1539:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1540:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1541:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_input_trigger_source_select(uint32_t timer_periph, uint32_t intrigger)
1542:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3150              		.loc 1 1542 1 is_stmt 1
 3151              		.cfi_startproc
 3152              	.LVL184:
1543:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_TRGS);
 3153              		.loc 1 1543 5
 3154              		.loc 1 1543 31 is_stmt 0
 3155 0000 1845     		lw	a4,8(a0)
 3156 0002 1377F7F8 		andi	a4,a4,-113
GAS LISTING /tmp/ccVZQUdL.s 			page 92


 3157 0006 18C5     		sw	a4,8(a0)
1544:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3158              		.loc 1 1544 5 is_stmt 1
 3159              		.loc 1 1544 31 is_stmt 0
 3160 0008 1C45     		lw	a5,8(a0)
 3161 000a CD8F     		or	a5,a5,a1
 3162 000c 1CC5     		sw	a5,8(a0)
1545:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3163              		.loc 1 1545 1
 3164 000e 8280     		ret
 3165              		.cfi_endproc
 3166              	.LFE53:
 3168              		.section	.text.timer_master_output_trigger_source_select,"ax",@progbits
 3169              		.align	1
 3170              		.globl	timer_master_output_trigger_source_select
 3172              	timer_master_output_trigger_source_select:
 3173              	.LFB54:
1546:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1547:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1548:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      select TIMER master mode output trigger source 
1549:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
1550:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  outrigger:
1551:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1552:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_RESET: the UPG bit as trigger output(TIMERx(x=0..6))
1553:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_ENABLE: the counter enable signal TIMER_CTL0_CEN as trigger out
1554:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_UPDATE: update event as trigger output(TIMERx(x=0..6))
1555:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_CH0: a capture or a compare match occurred in channel 0 as trig
1556:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O0CPRE: O0CPRE as trigger output(TIMERx(x=0..4))
1557:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O1CPRE: O1CPRE as trigger output(TIMERx(x=0..4))
1558:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O2CPRE: O2CPRE as trigger output(TIMERx(x=0..4))
1559:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_TRI_OUT_SRC_O3CPRE: O3CPRE as trigger output(TIMERx(x=0..4))
1560:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1561:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1562:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1563:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_master_output_trigger_source_select(uint32_t timer_periph, uint32_t outrigger)
1564:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3174              		.loc 1 1564 1 is_stmt 1
 3175              		.cfi_startproc
 3176              	.LVL185:
1565:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL1(timer_periph) &= (~(uint32_t)TIMER_CTL1_MMC);
 3177              		.loc 1 1565 5
 3178              		.loc 1 1565 30 is_stmt 0
 3179 0000 5841     		lw	a4,4(a0)
 3180 0002 1377F7F8 		andi	a4,a4,-113
 3181 0006 58C1     		sw	a4,4(a0)
1566:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CTL1(timer_periph) |= (uint32_t)outrigger;
 3182              		.loc 1 1566 5 is_stmt 1
 3183              		.loc 1 1566 30 is_stmt 0
 3184 0008 5C41     		lw	a5,4(a0)
 3185 000a CD8F     		or	a5,a5,a1
 3186 000c 5CC1     		sw	a5,4(a0)
1567:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3187              		.loc 1 1567 1
 3188 000e 8280     		ret
 3189              		.cfi_endproc
 3190              	.LFE54:
 3192              		.section	.text.timer_slave_mode_select,"ax",@progbits
GAS LISTING /tmp/ccVZQUdL.s 			page 93


 3193              		.align	1
 3194              		.globl	timer_slave_mode_select
 3196              	timer_slave_mode_select:
 3197              	.LFB55:
1568:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1569:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1570:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      select TIMER slave mode 
1571:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1572:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  slavemode:
1573:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1574:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SLAVE_MODE_DISABLE: slave mode disable
1575:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ENCODER_MODE0: encoder mode 0
1576:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ENCODER_MODE1: encoder mode 1
1577:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ENCODER_MODE2: encoder mode 2
1578:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SLAVE_MODE_RESTART: restart mode
1579:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SLAVE_MODE_PAUSE: pause mode
1580:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SLAVE_MODE_EVENT: event mode
1581:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SLAVE_MODE_EXTERNAL0: external clock mode 0
1582:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1583:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1584:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1585:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1586:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_slave_mode_select(uint32_t timer_periph, uint32_t slavemode)
1587:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3198              		.loc 1 1587 1 is_stmt 1
 3199              		.cfi_startproc
 3200              	.LVL186:
1588:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3201              		.loc 1 1588 5
 3202              		.loc 1 1588 31 is_stmt 0
 3203 0000 1845     		lw	a4,8(a0)
 3204 0002 619B     		andi	a4,a4,-8
 3205 0004 18C5     		sw	a4,8(a0)
1589:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)slavemode;
 3206              		.loc 1 1589 5 is_stmt 1
 3207              		.loc 1 1589 31 is_stmt 0
 3208 0006 1C45     		lw	a5,8(a0)
 3209 0008 CD8F     		or	a5,a5,a1
 3210 000a 1CC5     		sw	a5,8(a0)
1590:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3211              		.loc 1 1590 1
 3212 000c 8280     		ret
 3213              		.cfi_endproc
 3214              	.LFE55:
 3216              		.section	.text.timer_master_slave_mode_config,"ax",@progbits
 3217              		.align	1
 3218              		.globl	timer_master_slave_mode_config
 3220              	timer_master_slave_mode_config:
 3221              	.LFB56:
1591:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1592:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1593:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER master slave mode 
1594:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1595:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  masterslave:
1596:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1597:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_ENABLE: master slave mode enable
1598:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_MASTER_SLAVE_MODE_DISABLE: master slave mode disable
GAS LISTING /tmp/ccVZQUdL.s 			page 94


1599:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1600:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1601:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */ 
1602:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_master_slave_mode_config(uint32_t timer_periph, uint32_t masterslave)
1603:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3222              		.loc 1 1603 1 is_stmt 1
 3223              		.cfi_startproc
 3224              	.LVL187:
1604:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_MASTER_SLAVE_MODE_ENABLE == masterslave){
 3225              		.loc 1 1604 5
 3226              		.loc 1 1604 7 is_stmt 0
 3227 0000 93070008 		li	a5,128
 3228 0004 6388F500 		beq	a1,a5,.L221
1605:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_MSM;
1606:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3229              		.loc 1 1606 11 is_stmt 1
 3230              		.loc 1 1606 13 is_stmt 0
 3231 0008 89E5     		bne	a1,zero,.L218
1607:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_MSM;
 3232              		.loc 1 1607 9 is_stmt 1
 3233              		.loc 1 1607 35 is_stmt 0
 3234 000a 1C45     		lw	a5,8(a0)
 3235 000c 93F7F7F7 		andi	a5,a5,-129
 3236 0010 1CC5     		sw	a5,8(a0)
1608:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1609:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* illegal parameters */        
1610:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
 3237              		.loc 1 1610 5 is_stmt 1
 3238              	.L218:
1611:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3239              		.loc 1 1611 1 is_stmt 0
 3240 0012 8280     		ret
 3241              	.L221:
1605:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3242              		.loc 1 1605 9 is_stmt 1
1605:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else if(TIMER_MASTER_SLAVE_MODE_DISABLE == masterslave){
 3243              		.loc 1 1605 35 is_stmt 0
 3244 0014 1C45     		lw	a5,8(a0)
 3245 0016 93E70708 		ori	a5,a5,128
 3246 001a 1CC5     		sw	a5,8(a0)
 3247 001c 8280     		ret
 3248              		.cfi_endproc
 3249              	.LFE56:
 3251              		.section	.text.timer_external_trigger_config,"ax",@progbits
 3252              		.align	1
 3253              		.globl	timer_external_trigger_config
 3255              	timer_external_trigger_config:
 3256              	.LFB57:
1612:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1613:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1614:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER external trigger input
1615:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1616:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extprescaler:
1617:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1618:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1619:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1620:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
GAS LISTING /tmp/ccVZQUdL.s 			page 95


1621:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1622:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extpolarity:
1623:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1624:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1625:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1626:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1627:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1628:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1629:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1630:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_external_trigger_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpolari
1631:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3257              		.loc 1 1631 1 is_stmt 1
 3258              		.cfi_startproc
 3259              	.LVL188:
1632:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_ETP | TIMER_SMCFG_ETPSC | TIMER_SMCFG_ETF
 3260              		.loc 1 1632 5
 3261              		.loc 1 1632 31 is_stmt 0
 3262 0000 1C45     		lw	a5,8(a0)
 3263 0002 5177     		li	a4,-49152
 3264 0004 1307F70F 		addi	a4,a4,255
 3265 0008 F98F     		and	a5,a5,a4
 3266 000a 1CC5     		sw	a5,8(a0)
1633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3267              		.loc 1 1633 5 is_stmt 1
 3268              		.loc 1 1633 31 is_stmt 0
 3269 000c 1C45     		lw	a5,8(a0)
 3270              		.loc 1 1633 58
 3271 000e D18D     		or	a1,a1,a2
 3272              	.LVL189:
1634:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3273              		.loc 1 1634 55
 3274 0010 A206     		slli	a3,a3,8
 3275              	.LVL190:
1633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3276              		.loc 1 1633 31
 3277 0012 DD8D     		or	a1,a1,a5
 3278 0014 0CC5     		sw	a1,8(a0)
 3279              		.loc 1 1634 5 is_stmt 1
 3280              		.loc 1 1634 31 is_stmt 0
 3281 0016 1C45     		lw	a5,8(a0)
 3282 0018 DD8E     		or	a3,a3,a5
 3283 001a 14C5     		sw	a3,8(a0)
1635:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3284              		.loc 1 1635 1
 3285 001c 8280     		ret
 3286              		.cfi_endproc
 3287              	.LFE57:
 3289              		.section	.text.timer_quadrature_decoder_mode_config,"ax",@progbits
 3290              		.align	1
 3291              		.globl	timer_quadrature_decoder_mode_config
 3293              	timer_quadrature_decoder_mode_config:
 3294              	.LFB58:
1636:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1637:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1638:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER quadrature decoder mode
1639:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1640:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  decomode:
GAS LISTING /tmp/ccVZQUdL.s 			page 96


1641:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1642:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ENCODER_MODE0: counter counts on CI0FE0 edge depending on CI1FE1 level
1643:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ENCODER_MODE1: counter counts on CI1FE1 edge depending on CI0FE0 level
1644:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ENCODER_MODE2: counter counts on both CI0FE0 and CI1FE1 edges depending on 
1645:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ic0polarity:
1646:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1647:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1648:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1649:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  ic1polarity:
1650:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1651:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: capture rising edge
1652:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: capture falling edge
1653:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1654:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1655:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1656:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_quadrature_decoder_mode_config(uint32_t timer_periph, uint32_t decomode, uint16_t ic0pol
1657:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3295              		.loc 1 1657 1 is_stmt 1
 3296              		.cfi_startproc
 3297              	.LVL191:
1658:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure the quadrature decoder mode */
1659:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3298              		.loc 1 1659 5
 3299              		.loc 1 1659 31 is_stmt 0
 3300 0000 1845     		lw	a4,8(a0)
1660:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
1661:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure input capture selection */
1662:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL0(timer_periph) &= (uint32_t)(((~(uint32_t)TIMER_CHCTL0_CH0MS)) & ((~(uint32_t)TIMER
1663:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
1664:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure channel input capture polarity */
1665:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1666:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1667:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3301              		.loc 1 1667 83
 3302 0002 9206     		slli	a3,a3,4
 3303              	.LVL192:
 3304              		.loc 1 1667 58
 3305 0004 D18E     		or	a3,a3,a2
1659:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3306              		.loc 1 1659 31
 3307 0006 619B     		andi	a4,a4,-8
 3308 0008 18C5     		sw	a4,8(a0)
1660:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3309              		.loc 1 1660 5 is_stmt 1
1660:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)decomode;
 3310              		.loc 1 1660 31 is_stmt 0
 3311 000a 1C45     		lw	a5,8(a0)
 3312 000c CD8F     		or	a5,a5,a1
 3313 000e 1CC5     		sw	a5,8(a0)
1662:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
 3314              		.loc 1 1662 5 is_stmt 1
1662:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL0(timer_periph) |= (uint32_t)(TIMER_IC_SELECTION_DIRECTTI | ((uint32_t)TIMER_IC_SELE
 3315              		.loc 1 1662 32 is_stmt 0
 3316 0010 1C4D     		lw	a5,24(a0)
 3317 0012 93F7C7CF 		andi	a5,a5,-772
 3318 0016 1CCD     		sw	a5,24(a0)
1663:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure channel input capture polarity */
GAS LISTING /tmp/ccVZQUdL.s 			page 97


 3319              		.loc 1 1663 5 is_stmt 1
1663:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure channel input capture polarity */
 3320              		.loc 1 1663 32 is_stmt 0
 3321 0018 1C4D     		lw	a5,24(a0)
 3322 001a 93E71710 		ori	a5,a5,257
 3323 001e 1CCD     		sw	a5,24(a0)
1665:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3324              		.loc 1 1665 5 is_stmt 1
1665:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
 3325              		.loc 1 1665 32 is_stmt 0
 3326 0020 1C51     		lw	a5,32(a0)
 3327 0022 D59B     		andi	a5,a5,-11
 3328 0024 1CD1     		sw	a5,32(a0)
1666:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3329              		.loc 1 1666 5 is_stmt 1
1666:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_CHCTL2(timer_periph) |= ((uint32_t)ic0polarity | ((uint32_t)ic1polarity << 4U));
 3330              		.loc 1 1666 32 is_stmt 0
 3331 0026 1C51     		lw	a5,32(a0)
 3332 0028 93F7F7F5 		andi	a5,a5,-161
 3333 002c 1CD1     		sw	a5,32(a0)
 3334              		.loc 1 1667 5 is_stmt 1
 3335              		.loc 1 1667 32 is_stmt 0
 3336 002e 1051     		lw	a2,32(a0)
 3337              	.LVL193:
 3338 0030 D18E     		or	a3,a3,a2
 3339 0032 14D1     		sw	a3,32(a0)
1668:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3340              		.loc 1 1668 1
 3341 0034 8280     		ret
 3342              		.cfi_endproc
 3343              	.LFE58:
 3345              		.section	.text.timer_internal_clock_config,"ax",@progbits
 3346              		.align	1
 3347              		.globl	timer_internal_clock_config
 3349              	timer_internal_clock_config:
 3350              	.LFB59:
1669:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1670:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1671:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER internal clock mode
1672:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1673:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1674:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1675:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1676:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_internal_clock_config(uint32_t timer_periph)
1677:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3351              		.loc 1 1677 1 is_stmt 1
 3352              		.cfi_startproc
 3353              	.LVL194:
1678:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3354              		.loc 1 1678 5
 3355              		.loc 1 1678 31 is_stmt 0
 3356 0000 1C45     		lw	a5,8(a0)
 3357 0002 E19B     		andi	a5,a5,-8
 3358 0004 1CC5     		sw	a5,8(a0)
1679:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3359              		.loc 1 1679 1
 3360 0006 8280     		ret
GAS LISTING /tmp/ccVZQUdL.s 			page 98


 3361              		.cfi_endproc
 3362              	.LFE59:
 3364              		.section	.text.timer_internal_trigger_as_external_clock_config,"ax",@progbits
 3365              		.align	1
 3366              		.globl	timer_internal_trigger_as_external_clock_config
 3368              	timer_internal_trigger_as_external_clock_config:
 3369              	.LFB60:
1680:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1681:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1682:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER the internal trigger as external clock input
1683:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1684:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  intrigger:
1685:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1686:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI0: internal trigger 0
1687:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI1: internal trigger 1
1688:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI2: internal trigger 2
1689:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_ITI3: internal trigger 3
1690:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1691:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1692:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1693:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_internal_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t intrigger)
1694:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3370              		.loc 1 1694 1 is_stmt 1
 3371              		.cfi_startproc
 3372              	.LVL195:
1695:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     timer_input_trigger_source_select(timer_periph, intrigger);
 3373              		.loc 1 1695 5
 3374              	.LBB30:
 3375              	.LBB31:
1543:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3376              		.loc 1 1543 31 is_stmt 0
 3377 0000 1C45     		lw	a5,8(a0)
 3378              	.LVL196:
1543:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3379              		.loc 1 1543 5 is_stmt 1
1543:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3380              		.loc 1 1543 31 is_stmt 0
 3381 0002 93F7F7F8 		andi	a5,a5,-113
 3382 0006 1CC5     		sw	a5,8(a0)
1544:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3383              		.loc 1 1544 5 is_stmt 1
1544:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3384              		.loc 1 1544 31 is_stmt 0
 3385 0008 1C45     		lw	a5,8(a0)
 3386 000a DD8D     		or	a1,a1,a5
 3387              	.LVL197:
 3388 000c 0CC5     		sw	a1,8(a0)
 3389              	.LVL198:
 3390              	.LBE31:
 3391              	.LBE30:
1696:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC;
 3392              		.loc 1 1696 5 is_stmt 1
 3393              		.loc 1 1696 31 is_stmt 0
 3394 000e 1C45     		lw	a5,8(a0)
 3395 0010 E19B     		andi	a5,a5,-8
 3396 0012 1CC5     		sw	a5,8(a0)
1697:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
GAS LISTING /tmp/ccVZQUdL.s 			page 99


 3397              		.loc 1 1697 5 is_stmt 1
 3398              		.loc 1 1697 31 is_stmt 0
 3399 0014 1C45     		lw	a5,8(a0)
 3400 0016 93E77700 		ori	a5,a5,7
 3401 001a 1CC5     		sw	a5,8(a0)
1698:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3402              		.loc 1 1698 1
 3403 001c 8280     		ret
 3404              		.cfi_endproc
 3405              	.LFE60:
 3407              		.section	.text.timer_external_trigger_as_external_clock_config,"ax",@progbits
 3408              		.align	1
 3409              		.globl	timer_external_trigger_as_external_clock_config
 3411              	timer_external_trigger_as_external_clock_config:
 3412              	.LFB61:
1699:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1700:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1701:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER the external trigger as external clock input
1702:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1703:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extrigger:
1704:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1705:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0F_ED: TI0 edge detector
1706:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI0FE0: filtered TIMER input 0
1707:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_SMCFG_TRGSEL_CI1FE1: filtered TIMER input 1
1708:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extpolarity:
1709:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1710:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_POLARITY_RISING: active low or falling edge active
1711:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_IC_POLARITY_FALLING: active high or rising edge active
1712:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1713:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1714:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1715:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1716:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_external_trigger_as_external_clock_config(uint32_t timer_periph, uint32_t extrigger, uin
1717:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3413              		.loc 1 1717 1 is_stmt 1
 3414              		.cfi_startproc
 3415              	.LVL199:
1718:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(TIMER_SMCFG_TRGSEL_CI1FE1 == extrigger){
 3416              		.loc 1 1718 5
 3417              		.loc 1 1718 7 is_stmt 0
 3418 0000 93070006 		li	a5,96
 3419 0004 638DF504 		beq	a1,a5,.L229
1719:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1EN bit */
1720:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH1EN);
1721:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1NP bit */
1722:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH1P | TIMER_CHCTL2_CH1NP));
1723:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1NP bit */
1724:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)((uint32_t)extpolarity << 4U);
1725:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
1726:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1MS);
1727:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
1728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)((uint32_t)TIMER_IC_SELECTION_DIRECTTI << 8U);
1729:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
1730:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH1CAPFLT);
1731:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
1732:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 12U);
1733:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
GAS LISTING /tmp/ccVZQUdL.s 			page 100


1734:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH1EN;
1735:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1736:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0EN bit */
1737:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)TIMER_CHCTL2_CH0EN);
 3420              		.loc 1 1737 9 is_stmt 1
 3421              		.loc 1 1737 36 is_stmt 0
 3422 0008 1C51     		lw	a5,32(a0)
1738:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
1739:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) &= (~(uint32_t)(TIMER_CHCTL2_CH0P | TIMER_CHCTL2_CH0NP));
1740:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
1741:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)extpolarity;
1742:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
1743:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0MS);
1744:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
1745:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)TIMER_IC_SELECTION_DIRECTTI;
1746:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
1747:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) &= (~(uint32_t)TIMER_CHCTL0_CH0CAPFLT);
1748:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
1749:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL0(timer_periph) |= (uint32_t)(extfilter << 4U);
 3423              		.loc 1 1749 60
 3424 000a 9206     		slli	a3,a3,4
 3425              	.LVL200:
1737:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0P and CH0NP bits */
 3426              		.loc 1 1737 36
 3427 000c F99B     		andi	a5,a5,-2
 3428 000e 1CD1     		sw	a5,32(a0)
1739:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
 3429              		.loc 1 1739 9 is_stmt 1
1739:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0P and CH0NP bits */
 3430              		.loc 1 1739 36 is_stmt 0
 3431 0010 1C51     		lw	a5,32(a0)
 3432 0012 D59B     		andi	a5,a5,-11
 3433 0014 1CD1     		sw	a5,32(a0)
1741:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 3434              		.loc 1 1741 9 is_stmt 1
1741:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0MS bit */
 3435              		.loc 1 1741 36 is_stmt 0
 3436 0016 1C51     		lw	a5,32(a0)
 3437 0018 5D8E     		or	a2,a5,a2
 3438              	.LVL201:
 3439 001a 10D1     		sw	a2,32(a0)
1743:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
 3440              		.loc 1 1743 9 is_stmt 1
1743:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0MS bit */
 3441              		.loc 1 1743 36 is_stmt 0
 3442 001c 1C4D     		lw	a5,24(a0)
 3443 001e F19B     		andi	a5,a5,-4
 3444 0020 1CCD     		sw	a5,24(a0)
1745:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 3445              		.loc 1 1745 9 is_stmt 1
1745:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 3446              		.loc 1 1745 36 is_stmt 0
 3447 0022 1C4D     		lw	a5,24(a0)
 3448 0024 93E71700 		ori	a5,a5,1
 3449 0028 1CCD     		sw	a5,24(a0)
1747:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 3450              		.loc 1 1747 9 is_stmt 1
GAS LISTING /tmp/ccVZQUdL.s 			page 101


1747:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH0CAPFLT bit */
 3451              		.loc 1 1747 36 is_stmt 0
 3452 002a 1C4D     		lw	a5,24(a0)
 3453 002c 93F7F7F0 		andi	a5,a5,-241
 3454 0030 1CCD     		sw	a5,24(a0)
 3455              		.loc 1 1749 9 is_stmt 1
 3456              		.loc 1 1749 36 is_stmt 0
 3457 0032 1C4D     		lw	a5,24(a0)
 3458 0034 DD8E     		or	a3,a3,a5
 3459 0036 14CD     		sw	a3,24(a0)
1750:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH0EN bit */
1751:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         TIMER_CHCTL2(timer_periph) |= (uint32_t)TIMER_CHCTL2_CH0EN;
 3460              		.loc 1 1751 9 is_stmt 1
 3461              		.loc 1 1751 36 is_stmt 0
 3462 0038 1C51     		lw	a5,32(a0)
 3463 003a 93E71700 		ori	a5,a5,1
 3464 003e 1CD1     		sw	a5,32(a0)
 3465              	.L228:
1752:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1753:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* select TIMER input trigger source */
1754:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     timer_input_trigger_source_select(timer_periph, extrigger);
 3466              		.loc 1 1754 5 is_stmt 1
 3467              	.LVL202:
 3468              	.LBB32:
 3469              	.LBB33:
1543:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3470              		.loc 1 1543 5
1543:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)intrigger;
 3471              		.loc 1 1543 31 is_stmt 0
 3472 0040 1C45     		lw	a5,8(a0)
 3473 0042 93F7F7F8 		andi	a5,a5,-113
 3474 0046 1CC5     		sw	a5,8(a0)
1544:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3475              		.loc 1 1544 5 is_stmt 1
1544:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3476              		.loc 1 1544 31 is_stmt 0
 3477 0048 1C45     		lw	a5,8(a0)
 3478 004a DD8D     		or	a1,a1,a5
 3479              	.LVL203:
 3480 004c 0CC5     		sw	a1,8(a0)
 3481              	.LVL204:
 3482              	.LBE33:
 3483              	.LBE32:
1755:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* reset the SMC bit */
1756:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)TIMER_SMCFG_SMC);
 3484              		.loc 1 1756 5 is_stmt 1
 3485              		.loc 1 1756 31 is_stmt 0
 3486 004e 1C45     		lw	a5,8(a0)
 3487 0050 E19B     		andi	a5,a5,-8
 3488 0052 1CC5     		sw	a5,8(a0)
1757:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* set the SMC bit */
1758:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SLAVE_MODE_EXTERNAL0;
 3489              		.loc 1 1758 5 is_stmt 1
 3490              		.loc 1 1758 31 is_stmt 0
 3491 0054 1C45     		lw	a5,8(a0)
 3492 0056 93E77700 		ori	a5,a5,7
 3493 005a 1CC5     		sw	a5,8(a0)
GAS LISTING /tmp/ccVZQUdL.s 			page 102


1759:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3494              		.loc 1 1759 1
 3495 005c 8280     		ret
 3496              	.LVL205:
 3497              	.L229:
1720:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1NP bit */
 3498              		.loc 1 1720 9 is_stmt 1
1720:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1NP bit */
 3499              		.loc 1 1720 36 is_stmt 0
 3500 005e 1C51     		lw	a5,32(a0)
1724:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 3501              		.loc 1 1724 39
 3502 0060 1206     		slli	a2,a2,4
 3503              	.LVL206:
1730:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
 3504              		.loc 1 1730 36
 3505 0062 4577     		li	a4,-61440
1720:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1NP bit */
 3506              		.loc 1 1720 36
 3507 0064 BD9B     		andi	a5,a5,-17
 3508 0066 1CD1     		sw	a5,32(a0)
1722:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1NP bit */
 3509              		.loc 1 1722 9 is_stmt 1
1722:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1NP bit */
 3510              		.loc 1 1722 36 is_stmt 0
 3511 0068 1C51     		lw	a5,32(a0)
1730:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
 3512              		.loc 1 1730 36
 3513 006a 7D17     		addi	a4,a4,-1
1732:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
 3514              		.loc 1 1732 60
 3515 006c B206     		slli	a3,a3,12
 3516              	.LVL207:
1722:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1NP bit */
 3517              		.loc 1 1722 36
 3518 006e 93F7F7F5 		andi	a5,a5,-161
 3519 0072 1CD1     		sw	a5,32(a0)
1724:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 3520              		.loc 1 1724 9 is_stmt 1
1724:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1MS bit */
 3521              		.loc 1 1724 36 is_stmt 0
 3522 0074 1C51     		lw	a5,32(a0)
 3523 0076 5D8E     		or	a2,a2,a5
 3524 0078 10D1     		sw	a2,32(a0)
1726:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
 3525              		.loc 1 1726 9 is_stmt 1
1726:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1MS bit */
 3526              		.loc 1 1726 36 is_stmt 0
 3527 007a 1C4D     		lw	a5,24(a0)
 3528 007c 93F7F7CF 		andi	a5,a5,-769
 3529 0080 1CCD     		sw	a5,24(a0)
1728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 3530              		.loc 1 1728 9 is_stmt 1
1728:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* reset the CH1CAPFLT bit */
 3531              		.loc 1 1728 36 is_stmt 0
 3532 0082 1C4D     		lw	a5,24(a0)
 3533 0084 93E70710 		ori	a5,a5,256
GAS LISTING /tmp/ccVZQUdL.s 			page 103


 3534 0088 1CCD     		sw	a5,24(a0)
1730:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
 3535              		.loc 1 1730 9 is_stmt 1
1730:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1CAPFLT bit */
 3536              		.loc 1 1730 36 is_stmt 0
 3537 008a 1C4D     		lw	a5,24(a0)
 3538 008c F98F     		and	a5,a5,a4
 3539 008e 1CCD     		sw	a5,24(a0)
1732:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
 3540              		.loc 1 1732 9 is_stmt 1
1732:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         /* set the CH1EN bit */
 3541              		.loc 1 1732 36 is_stmt 0
 3542 0090 1C4D     		lw	a5,24(a0)
 3543 0092 DD8E     		or	a3,a3,a5
 3544 0094 14CD     		sw	a3,24(a0)
1734:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 3545              		.loc 1 1734 9 is_stmt 1
1734:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
 3546              		.loc 1 1734 36 is_stmt 0
 3547 0096 1C51     		lw	a5,32(a0)
 3548 0098 93E70701 		ori	a5,a5,16
 3549 009c 1CD1     		sw	a5,32(a0)
 3550 009e 4DB7     		j	.L228
 3551              		.cfi_endproc
 3552              	.LFE61:
 3554              		.section	.text.timer_external_clock_mode0_config,"ax",@progbits
 3555              		.align	1
 3556              		.globl	timer_external_clock_mode0_config
 3558              	timer_external_clock_mode0_config:
 3559              	.LFB62:
1760:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1761:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1762:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER the external clock mode0
1763:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1764:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extprescaler:
1765:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1766:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1767:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1768:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1769:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1770:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extpolarity:
1771:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below: 
1772:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1773:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1774:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1775:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1776:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1777:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1778:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_external_clock_mode0_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpo
1779:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3560              		.loc 1 1779 1 is_stmt 1
 3561              		.cfi_startproc
 3562              	.LVL208:
1780:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER external trigger input */
1781:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3563              		.loc 1 1781 5
 3564              	.LBB36:
GAS LISTING /tmp/ccVZQUdL.s 			page 104


 3565              	.LBB37:
1632:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3566              		.loc 1 1632 31 is_stmt 0
 3567 0000 1C45     		lw	a5,8(a0)
 3568 0002 5177     		li	a4,-49152
 3569 0004 1307F70F 		addi	a4,a4,255
 3570 0008 F98F     		and	a5,a5,a4
 3571 000a 1CC5     		sw	a5,8(a0)
1633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3572              		.loc 1 1633 31
 3573 000c 1C45     		lw	a5,8(a0)
 3574              	.LVL209:
1633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3575              		.loc 1 1633 58
 3576 000e D18D     		or	a1,a1,a2
 3577              	.LVL210:
1634:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3578              		.loc 1 1634 55
 3579 0010 A206     		slli	a3,a3,8
 3580              	.LVL211:
1633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3581              		.loc 1 1633 31
 3582 0012 DD8D     		or	a1,a1,a5
 3583 0014 0CC5     		sw	a1,8(a0)
1634:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3584              		.loc 1 1634 31
 3585 0016 1C45     		lw	a5,8(a0)
1632:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3586              		.loc 1 1632 5 is_stmt 1
1633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3587              		.loc 1 1633 5
1634:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3588              		.loc 1 1634 5
1634:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3589              		.loc 1 1634 31 is_stmt 0
 3590 0018 DD8E     		or	a3,a3,a5
 3591 001a 14C5     		sw	a3,8(a0)
 3592              	.LVL212:
 3593              	.LBE37:
 3594              	.LBE36:
1782:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* reset the SMC bit,TRGS bit */
1783:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= (~(uint32_t)(TIMER_SMCFG_SMC | TIMER_SMCFG_TRGS));
 3595              		.loc 1 1783 5 is_stmt 1
 3596              		.loc 1 1783 31 is_stmt 0
 3597 001c 1C45     		lw	a5,8(a0)
 3598 001e 93F787F8 		andi	a5,a5,-120
 3599 0022 1CC5     		sw	a5,8(a0)
1784:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* set the SMC bit,TRGS bit */
1785:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(TIMER_SLAVE_MODE_EXTERNAL0 | TIMER_SMCFG_TRGSEL_ETIFP);
 3600              		.loc 1 1785 5 is_stmt 1
 3601              		.loc 1 1785 31 is_stmt 0
 3602 0024 1C45     		lw	a5,8(a0)
 3603 0026 93E77707 		ori	a5,a5,119
 3604 002a 1CC5     		sw	a5,8(a0)
1786:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3605              		.loc 1 1786 1
 3606 002c 8280     		ret
GAS LISTING /tmp/ccVZQUdL.s 			page 105


 3607              		.cfi_endproc
 3608              	.LFE62:
 3610              		.section	.text.timer_external_clock_mode1_config,"ax",@progbits
 3611              		.align	1
 3612              		.globl	timer_external_clock_mode1_config
 3614              	timer_external_clock_mode1_config:
 3615              	.LFB63:
1787:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1788:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1789:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      configure TIMER the external clock mode1
1790:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1791:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extprescaler:
1792:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:  
1793:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_OFF: no divided
1794:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV2: divided by 2
1795:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV4: divided by 4
1796:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_EXT_TRI_PSC_DIV8: divided by 8
1797:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extpolarity:
1798:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:  
1799:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ETP_FALLING: active low or falling edge active
1800:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_ETP_RISING: active high or rising edge active
1801:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  extfilter: a value between 0 and 15
1802:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1803:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1804:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1805:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_external_clock_mode1_config(uint32_t timer_periph, uint32_t extprescaler, uint32_t extpo
1806:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3616              		.loc 1 1806 1 is_stmt 1
 3617              		.cfi_startproc
 3618              	.LVL213:
1807:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     /* configure TIMER external trigger input */
1808:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     timer_external_trigger_config(timer_periph, extprescaler, extpolarity, extfilter);
 3619              		.loc 1 1808 5
 3620              	.LBB40:
 3621              	.LBB41:
1632:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3622              		.loc 1 1632 31 is_stmt 0
 3623 0000 1C45     		lw	a5,8(a0)
 3624 0002 5177     		li	a4,-49152
 3625 0004 1307F70F 		addi	a4,a4,255
 3626 0008 F98F     		and	a5,a5,a4
 3627 000a 1CC5     		sw	a5,8(a0)
1633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3628              		.loc 1 1633 31
 3629 000c 1C45     		lw	a5,8(a0)
 3630              	.LVL214:
1633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3631              		.loc 1 1633 58
 3632 000e D18D     		or	a1,a1,a2
 3633              	.LVL215:
1634:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3634              		.loc 1 1634 55
 3635 0010 A206     		slli	a3,a3,8
 3636              	.LVL216:
1633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3637              		.loc 1 1633 31
 3638 0012 DD8D     		or	a1,a1,a5
GAS LISTING /tmp/ccVZQUdL.s 			page 106


 3639 0014 0CC5     		sw	a1,8(a0)
1634:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3640              		.loc 1 1634 31
 3641 0016 1C45     		lw	a5,8(a0)
1632:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extprescaler | extpolarity);
 3642              		.loc 1 1632 5 is_stmt 1
1633:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)(extfilter << 8U);
 3643              		.loc 1 1633 5
1634:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3644              		.loc 1 1634 5
 3645              	.LBE41:
 3646              	.LBE40:
1809:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) |= (uint32_t)TIMER_SMCFG_SMC1;
 3647              		.loc 1 1809 31 is_stmt 0
 3648 0018 1167     		li	a4,16384
 3649              	.LBB43:
 3650              	.LBB42:
1634:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3651              		.loc 1 1634 31
 3652 001a DD8E     		or	a3,a3,a5
 3653 001c 14C5     		sw	a3,8(a0)
 3654              	.LVL217:
 3655              	.LBE42:
 3656              	.LBE43:
 3657              		.loc 1 1809 5 is_stmt 1
 3658              		.loc 1 1809 31 is_stmt 0
 3659 001e 1C45     		lw	a5,8(a0)
 3660 0020 D98F     		or	a5,a5,a4
 3661 0022 1CC5     		sw	a5,8(a0)
1810:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3662              		.loc 1 1810 1
 3663 0024 8280     		ret
 3664              		.cfi_endproc
 3665              	.LFE63:
 3667              		.section	.text.timer_external_clock_mode1_disable,"ax",@progbits
 3668              		.align	1
 3669              		.globl	timer_external_clock_mode1_disable
 3671              	timer_external_clock_mode1_disable:
 3672              	.LFB64:
1811:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1812:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1813:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable TIMER the external clock mode1
1814:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..4)
1815:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1816:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1817:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1818:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_external_clock_mode1_disable(uint32_t timer_periph)
1819:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3673              		.loc 1 1819 1 is_stmt 1
 3674              		.cfi_startproc
 3675              	.LVL218:
1820:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_SMCFG(timer_periph) &= ~(uint32_t)TIMER_SMCFG_SMC1;
 3676              		.loc 1 1820 5
 3677              		.loc 1 1820 31 is_stmt 0
 3678 0000 1C45     		lw	a5,8(a0)
 3679 0002 7177     		li	a4,-16384
 3680 0004 7D17     		addi	a4,a4,-1
GAS LISTING /tmp/ccVZQUdL.s 			page 107


 3681 0006 F98F     		and	a5,a5,a4
 3682 0008 1CC5     		sw	a5,8(a0)
1821:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3683              		.loc 1 1821 1
 3684 000a 8280     		ret
 3685              		.cfi_endproc
 3686              	.LFE64:
 3688              		.section	.text.timer_interrupt_enable,"ax",@progbits
 3689              		.align	1
 3690              		.globl	timer_interrupt_enable
 3692              	timer_interrupt_enable:
 3693              	.LFB65:
1822:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1823:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1824:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      enable the TIMER interrupt
1825:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: please refer to the following parameters 
1826:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  interrupt: specify which interrupt to enable
1827:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 one or more parameters can be selected which are shown as below:
1828:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..6)
1829:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4)
1830:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4)
1831:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4)
1832:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable, TIMERx(x=0..4)
1833:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0)
1834:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4)
1835:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0)
1836:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1837:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1838:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1839:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_interrupt_enable(uint32_t timer_periph, uint32_t interrupt)
1840:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3694              		.loc 1 1840 1 is_stmt 1
 3695              		.cfi_startproc
 3696              	.LVL219:
1841:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMAINTEN(timer_periph) |= (uint32_t) interrupt; 
 3697              		.loc 1 1841 5
 3698              		.loc 1 1841 34 is_stmt 0
 3699 0000 5C45     		lw	a5,12(a0)
 3700 0002 CD8F     		or	a5,a5,a1
 3701 0004 5CC5     		sw	a5,12(a0)
1842:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3702              		.loc 1 1842 1
 3703 0006 8280     		ret
 3704              		.cfi_endproc
 3705              	.LFE65:
 3707              		.section	.text.timer_interrupt_disable,"ax",@progbits
 3708              		.align	1
 3709              		.globl	timer_interrupt_disable
 3711              	timer_interrupt_disable:
 3712              	.LFB66:
1843:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1844:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1845:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      disable the TIMER interrupt
1846:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
1847:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  interrupt: specify which interrupt to disbale
1848:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 one or more parameters can be selected which are shown as below:
1849:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_UP: update interrupt enable, TIMERx(x=0..6)
GAS LISTING /tmp/ccVZQUdL.s 			page 108


1850:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH0: channel 0 interrupt enable, TIMERx(x=0..4)
1851:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH1: channel 1 interrupt enable, TIMERx(x=0..4)
1852:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH2: channel 2 interrupt enable, TIMERx(x=0..4)
1853:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CH3: channel 3 interrupt enable , TIMERx(x=0..4)
1854:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_CMT: commutation interrupt enable, TIMERx(x=0)
1855:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_TRG: trigger interrupt enable, TIMERx(x=0..4)
1856:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_BRK: break interrupt enable, TIMERx(x=0)
1857:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1858:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1859:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1860:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_interrupt_disable(uint32_t timer_periph, uint32_t interrupt)
1861:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3713              		.loc 1 1861 1 is_stmt 1
 3714              		.cfi_startproc
 3715              	.LVL220:
1862:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_DMAINTEN(timer_periph) &= (~(uint32_t)interrupt); 
 3716              		.loc 1 1862 5
 3717              		.loc 1 1862 34 is_stmt 0
 3718 0000 5C45     		lw	a5,12(a0)
 3719              		.loc 1 1862 38
 3720 0002 93C5F5FF 		not	a1,a1
 3721              	.LVL221:
 3722              		.loc 1 1862 34
 3723 0006 FD8D     		and	a1,a1,a5
 3724              	.LVL222:
 3725 0008 4CC5     		sw	a1,12(a0)
1863:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3726              		.loc 1 1863 1
 3727 000a 8280     		ret
 3728              		.cfi_endproc
 3729              	.LFE66:
 3731              		.section	.text.timer_interrupt_flag_get,"ax",@progbits
 3732              		.align	1
 3733              		.globl	timer_interrupt_flag_get
 3735              	timer_interrupt_flag_get:
 3736              	.LFB67:
1864:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1865:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1866:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      get timer interrupt flag
1867:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
1868:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  interrupt: the timer interrupt bits
1869:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1870:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag, TIMERx(x=0..6)
1871:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag, TIMERx(x=0..4)
1872:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag, TIMERx(x=0..4)
1873:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag, TIMERx(x=0..4)
1874:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag, TIMERx(x=0..4)
1875:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag, TIMERx(x=0) 
1876:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag, TIMERx(x=0)
1877:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_BRK: break interrupt flag, TIMERx(x=0)
1878:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1879:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     FlagStatus: SET or RESET
1880:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1881:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** FlagStatus timer_interrupt_flag_get(uint32_t timer_periph, uint32_t interrupt)
1882:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3737              		.loc 1 1882 1 is_stmt 1
 3738              		.cfi_startproc
GAS LISTING /tmp/ccVZQUdL.s 			page 109


 3739              	.LVL223:
1883:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     uint32_t val;
 3740              		.loc 1 1883 5
1884:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 3741              		.loc 1 1884 5
 3742              		.loc 1 1884 12 is_stmt 0
 3743 0000 5C45     		lw	a5,12(a0)
1885:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if((RESET != (TIMER_INTF(timer_periph) & interrupt)) && (RESET != val)){
 3744              		.loc 1 1885 19
 3745 0002 0849     		lw	a0,16(a0)
 3746              	.LVL224:
 3747              		.loc 1 1885 5 is_stmt 1
 3748              		.loc 1 1885 44 is_stmt 0
 3749 0004 6D8D     		and	a0,a0,a1
 3750              		.loc 1 1885 7
 3751 0006 01C5     		beq	a0,zero,.L235
1884:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     val = (TIMER_DMAINTEN(timer_periph) & interrupt);
 3752              		.loc 1 1884 9 discriminator 1
 3753 0008 FD8D     		and	a1,a5,a1
 3754              	.LVL225:
 3755              		.loc 1 1885 58 discriminator 1
 3756 000a 3335B000 		snez	a0,a1
 3757              	.LVL226:
 3758              	.L235:
1886:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         return SET;
1887:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1888:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         return RESET;
1889:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
1890:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3759              		.loc 1 1890 1
 3760 000e 8280     		ret
 3761              		.cfi_endproc
 3762              	.LFE67:
 3764              		.section	.text.timer_interrupt_flag_clear,"ax",@progbits
 3765              		.align	1
 3766              		.globl	timer_interrupt_flag_clear
 3768              	timer_interrupt_flag_clear:
 3769              	.LFB68:
1891:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1892:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1893:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      clear TIMER interrupt flag
1894:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
1895:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  interrupt: the timer interrupt bits
1896:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 one or more parameters can be selected which are shown as below:
1897:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_UP: update interrupt flag, TIMERx(x=0..6)
1898:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH0: channel 0 interrupt flag, TIMERx(x=0..4)
1899:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH1: channel 1 interrupt flag, TIMERx(x=0..4)
1900:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH2: channel 2 interrupt flag, TIMERx(x=0..4)
1901:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CH3: channel 3 interrupt flag, TIMERx(x=0..4)
1902:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_CMT: channel commutation interrupt flag, TIMERx(x=0) 
1903:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_TRG: trigger interrupt flag, TIMERx(x=0)
1904:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_INT_FLAG_BRK: break interrupt flag, TIMERx(x=0)
1905:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1906:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     none
1907:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1908:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** void timer_interrupt_flag_clear(uint32_t timer_periph, uint32_t interrupt)
1909:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
GAS LISTING /tmp/ccVZQUdL.s 			page 110


 3770              		.loc 1 1909 1 is_stmt 1
 3771              		.cfi_startproc
 3772              	.LVL227:
1910:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     TIMER_INTF(timer_periph) = (~(uint32_t)interrupt);
 3773              		.loc 1 1910 5
 3774              		.loc 1 1910 33 is_stmt 0
 3775 0000 93C5F5FF 		not	a1,a1
 3776              	.LVL228:
 3777              		.loc 1 1910 30
 3778 0004 0CC9     		sw	a1,16(a0)
1911:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3779              		.loc 1 1911 1
 3780 0006 8280     		ret
 3781              		.cfi_endproc
 3782              	.LFE68:
 3784              		.section	.text.timer_flag_get,"ax",@progbits
 3785              		.align	1
 3786              		.globl	timer_flag_get
 3788              	timer_flag_get:
 3789              	.LFB69:
1912:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** 
1913:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** /*!
1914:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \brief      get TIMER flags
1915:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  timer_periph: TIMERx(x=0..6)
1916:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[in]  flag: the timer interrupt flags
1917:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****                 only one parameter can be selected which is shown as below:
1918:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_UP: update flag, TIMERx(x=0..6)
1919:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH0: channel 0 flag, TIMERx(x=0..4)
1920:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH1: channel 1 flag, TIMERx(x=0..4)
1921:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH2: channel 2 flag, TIMERx(x=0..4)
1922:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH3: channel 3 flag, TIMERx(x=0..4)
1923:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CMT: channel commutation flag, TIMERx(x=0)
1924:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_TRG: trigger flag, TIMERx(x=0) 
1925:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_BRK: break flag, TIMERx(x=0)
1926:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH0O: channel 0 overcapture flag, TIMERx(x=0..4)
1927:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH1O: channel 1 overcapture flag, TIMERx(x=0..4)
1928:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH2O: channel 2 overcapture flag, TIMERx(x=0..4)
1929:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****       \arg        TIMER_FLAG_CH3O: channel 3 overcapture flag, TIMERx(x=0..4)
1930:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \param[out] none
1931:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     \retval     FlagStatus: SET or RESET
1932:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** */
1933:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** FlagStatus timer_flag_get(uint32_t timer_periph, uint32_t flag)
1934:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** {
 3790              		.loc 1 1934 1 is_stmt 1
 3791              		.cfi_startproc
 3792              	.LVL229:
1935:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     if(RESET != (TIMER_INTF(timer_periph) & flag)){
 3793              		.loc 1 1935 5
 3794              		.loc 1 1935 18 is_stmt 0
 3795 0000 0849     		lw	a0,16(a0)
 3796              	.LVL230:
 3797              		.loc 1 1935 43
 3798 0002 6D8D     		and	a0,a0,a1
1936:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         return SET;
1937:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }else{
1938:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****         return RESET;
1939:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c ****     }
GAS LISTING /tmp/ccVZQUdL.s 			page 111


1940:../Firmware/GD32VF103_standard_peripheral/Source/gd32vf103_timer.c **** }
 3799              		.loc 1 1940 1
 3800 0004 3335A000 		snez	a0,a0
 3801 0008 8280     		ret
 3802              		.cfi_endproc
 3803              	.LFE69:
 3805              		.section	.text.timer_flag_clear,"ax",@progbits
 3806              		.align	1
 3807              		.globl	timer_flag_clear
 3809              	timer_flag_clear:
 3810              	.LFB72:
 3811              		.cfi_startproc
 3812 0000 93C5F5FF 		not	a1,a1
 3813 0004 0CC9     		sw	a1,16(a0)
 3814 0006 8280     		ret
 3815              		.cfi_endproc
 3816              	.LFE72:
 3818              		.text
 3819              	.Letext0:
 3820              		.file 2 "/home/johnson/Documents/mpb-toolchain/build/riscv32-mapleboard-elf/include/machine/_defau
 3821              		.file 3 "/home/johnson/Documents/mpb-toolchain/build/riscv32-mapleboard-elf/include/sys/_stdint.h"
 3822              		.file 4 "../Firmware/GD32VF103_standard_peripheral/gd32vf103.h"
 3823              		.file 5 "../Firmware/GD32VF103_standard_peripheral/Include/gd32vf103_rcu.h"
 3824              		.file 6 "../Firmware/GD32VF103_standard_peripheral/Include/gd32vf103_timer.h"
GAS LISTING /tmp/ccVZQUdL.s 			page 112


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32vf103_timer.c
     /tmp/ccVZQUdL.s:13     .text.timer_deinit:0000000000000000 timer_deinit
     /tmp/ccVZQUdL.s:17     .text.timer_deinit:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:19     .text.timer_deinit:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:20     .text.timer_deinit:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:21     .text.timer_deinit:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:23     .text.timer_deinit:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:25     .text.timer_deinit:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:27     .text.timer_deinit:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:28     .text.timer_deinit:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:30     .text.timer_deinit:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:39     .text.timer_deinit:0000000000000028 .L0 
     /tmp/ccVZQUdL.s:44     .text.timer_deinit:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:45     .text.timer_deinit:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:46     .text.timer_deinit:0000000000000036 .L0 
     /tmp/ccVZQUdL.s:47     .text.timer_deinit:0000000000000036 .L0 
     /tmp/ccVZQUdL.s:49     .text.timer_deinit:0000000000000036 .L0 
     /tmp/ccVZQUdL.s:51     .text.timer_deinit:000000000000003a .L0 
     /tmp/ccVZQUdL.s:53     .text.timer_deinit:000000000000003c .L0 
     /tmp/ccVZQUdL.s:55     .text.timer_deinit:000000000000003c .L0 
     /tmp/ccVZQUdL.s:59     .text.timer_deinit:0000000000000044 .L0 
     /tmp/ccVZQUdL.s:61     .text.timer_deinit:0000000000000044 .L0 
     /tmp/ccVZQUdL.s:67     .text.timer_deinit:0000000000000058 .L0 
     /tmp/ccVZQUdL.s:72     .text.timer_deinit:0000000000000064 .L0 
     /tmp/ccVZQUdL.s:73     .text.timer_deinit:0000000000000064 .L0 
     /tmp/ccVZQUdL.s:74     .text.timer_deinit:0000000000000066 .L0 
     /tmp/ccVZQUdL.s:75     .text.timer_deinit:0000000000000066 .L0 
     /tmp/ccVZQUdL.s:77     .text.timer_deinit:0000000000000066 .L0 
     /tmp/ccVZQUdL.s:79     .text.timer_deinit:000000000000006a .L0 
     /tmp/ccVZQUdL.s:81     .text.timer_deinit:000000000000006c .L0 
     /tmp/ccVZQUdL.s:83     .text.timer_deinit:000000000000006c .L0 
     /tmp/ccVZQUdL.s:87     .text.timer_deinit:0000000000000074 .L0 
     /tmp/ccVZQUdL.s:89     .text.timer_deinit:0000000000000074 .L0 
     /tmp/ccVZQUdL.s:91     .text.timer_deinit:0000000000000078 .L0 
     /tmp/ccVZQUdL.s:96     .text.timer_deinit:0000000000000084 .L0 
     /tmp/ccVZQUdL.s:97     .text.timer_deinit:0000000000000084 .L0 
     /tmp/ccVZQUdL.s:98     .text.timer_deinit:0000000000000086 .L0 
     /tmp/ccVZQUdL.s:99     .text.timer_deinit:0000000000000086 .L0 
     /tmp/ccVZQUdL.s:101    .text.timer_deinit:0000000000000086 .L0 
     /tmp/ccVZQUdL.s:103    .text.timer_deinit:000000000000008a .L0 
     /tmp/ccVZQUdL.s:105    .text.timer_deinit:000000000000008c .L0 
     /tmp/ccVZQUdL.s:107    .text.timer_deinit:000000000000008c .L0 
     /tmp/ccVZQUdL.s:111    .text.timer_deinit:0000000000000094 .L0 
     /tmp/ccVZQUdL.s:113    .text.timer_deinit:0000000000000094 .L0 
     /tmp/ccVZQUdL.s:115    .text.timer_deinit:0000000000000098 .L0 
     /tmp/ccVZQUdL.s:120    .text.timer_deinit:00000000000000a4 .L0 
     /tmp/ccVZQUdL.s:121    .text.timer_deinit:00000000000000a4 .L0 
     /tmp/ccVZQUdL.s:122    .text.timer_deinit:00000000000000a6 .L0 
     /tmp/ccVZQUdL.s:123    .text.timer_deinit:00000000000000a6 .L0 
     /tmp/ccVZQUdL.s:125    .text.timer_deinit:00000000000000a6 .L0 
     /tmp/ccVZQUdL.s:127    .text.timer_deinit:00000000000000aa .L0 
     /tmp/ccVZQUdL.s:129    .text.timer_deinit:00000000000000ac .L0 
     /tmp/ccVZQUdL.s:131    .text.timer_deinit:00000000000000ac .L0 
     /tmp/ccVZQUdL.s:135    .text.timer_deinit:00000000000000b4 .L0 
     /tmp/ccVZQUdL.s:137    .text.timer_deinit:00000000000000b4 .L0 
     /tmp/ccVZQUdL.s:142    .text.timer_deinit:00000000000000c0 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 113


     /tmp/ccVZQUdL.s:143    .text.timer_deinit:00000000000000c0 .L0 
     /tmp/ccVZQUdL.s:144    .text.timer_deinit:00000000000000c2 .L0 
     /tmp/ccVZQUdL.s:145    .text.timer_deinit:00000000000000c2 .L0 
     /tmp/ccVZQUdL.s:147    .text.timer_deinit:00000000000000c2 .L0 
     /tmp/ccVZQUdL.s:149    .text.timer_deinit:00000000000000c6 .L0 
     /tmp/ccVZQUdL.s:151    .text.timer_deinit:00000000000000c8 .L0 
     /tmp/ccVZQUdL.s:153    .text.timer_deinit:00000000000000c8 .L0 
     /tmp/ccVZQUdL.s:157    .text.timer_deinit:00000000000000d0 .L0 
     /tmp/ccVZQUdL.s:159    .text.timer_deinit:00000000000000d0 .L0 
     /tmp/ccVZQUdL.s:164    .text.timer_deinit:00000000000000dc .L0 
     /tmp/ccVZQUdL.s:165    .text.timer_deinit:00000000000000dc .L0 
     /tmp/ccVZQUdL.s:166    .text.timer_deinit:00000000000000de .L0 
     /tmp/ccVZQUdL.s:167    .text.timer_deinit:00000000000000de .L0 
     /tmp/ccVZQUdL.s:169    .text.timer_deinit:00000000000000de .L0 
     /tmp/ccVZQUdL.s:171    .text.timer_deinit:00000000000000e2 .L0 
     /tmp/ccVZQUdL.s:173    .text.timer_deinit:00000000000000e4 .L0 
     /tmp/ccVZQUdL.s:175    .text.timer_deinit:00000000000000e4 .L0 
     /tmp/ccVZQUdL.s:179    .text.timer_deinit:00000000000000ec .L0 
     /tmp/ccVZQUdL.s:181    .text.timer_deinit:00000000000000ec .L0 
     /tmp/ccVZQUdL.s:186    .text.timer_deinit:00000000000000f8 .L0 
     /tmp/ccVZQUdL.s:187    .text.timer_deinit:00000000000000f8 .L0 
     /tmp/ccVZQUdL.s:188    .text.timer_deinit:00000000000000fa .L0 
     /tmp/ccVZQUdL.s:189    .text.timer_deinit:00000000000000fa .L0 
     /tmp/ccVZQUdL.s:191    .text.timer_deinit:00000000000000fa .L0 
     /tmp/ccVZQUdL.s:193    .text.timer_deinit:00000000000000fe .L0 
     /tmp/ccVZQUdL.s:195    .text.timer_deinit:0000000000000100 .L0 
     /tmp/ccVZQUdL.s:197    .text.timer_deinit:0000000000000100 .L0 
     /tmp/ccVZQUdL.s:201    .text.timer_deinit:0000000000000108 .L0 
     /tmp/ccVZQUdL.s:203    .text.timer_deinit:0000000000000108 .L0 
     /tmp/ccVZQUdL.s:204    .text.timer_deinit:000000000000010a .L0 
     /tmp/ccVZQUdL.s:207    .text.timer_deinit:000000000000010c .L0 
     /tmp/ccVZQUdL.s:209    .text.timer_deinit:000000000000010e .L0 
     /tmp/ccVZQUdL.s:216    .text.timer_struct_para_init:0000000000000000 timer_struct_para_init
     /tmp/ccVZQUdL.s:219    .text.timer_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:221    .text.timer_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:222    .text.timer_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:223    .text.timer_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:224    .text.timer_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:225    .text.timer_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:228    .text.timer_struct_para_init:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:230    .text.timer_struct_para_init:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:232    .text.timer_struct_para_init:000000000000000c .L0 
     /tmp/ccVZQUdL.s:233    .text.timer_struct_para_init:000000000000000c .L0 
     /tmp/ccVZQUdL.s:235    .text.timer_struct_para_init:000000000000000e .L0 
     /tmp/ccVZQUdL.s:236    .text.timer_struct_para_init:000000000000000e .L0 
     /tmp/ccVZQUdL.s:238    .text.timer_struct_para_init:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:239    .text.timer_struct_para_init:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:241    .text.timer_struct_para_init:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:242    .text.timer_struct_para_init:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:249    .text.timer_init:0000000000000000 timer_init
     /tmp/ccVZQUdL.s:252    .text.timer_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:254    .text.timer_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:255    .text.timer_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:256    .text.timer_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:258    .text.timer_init:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:260    .text.timer_init:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:262    .text.timer_init:000000000000000a .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 114


     /tmp/ccVZQUdL.s:263    .text.timer_init:000000000000000a .L0 
     /tmp/ccVZQUdL.s:266    .text.timer_init:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:268    .text.timer_init:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:270    .text.timer_init:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:276    .text.timer_init:0000000000000028 .L0 
     /tmp/ccVZQUdL.s:277    .text.timer_init:0000000000000028 .L0 
     /tmp/ccVZQUdL.s:281    .text.timer_init:000000000000002e .L0 
     /tmp/ccVZQUdL.s:282    .text.timer_init:000000000000002e .L0 
     /tmp/ccVZQUdL.s:286    .text.timer_init:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:287    .text.timer_init:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:289    .text.timer_init:0000000000000036 .L0 
     /tmp/ccVZQUdL.s:292    .text.timer_init:000000000000003e .L0 
     /tmp/ccVZQUdL.s:294    .text.timer_init:0000000000000040 .L0 
     /tmp/ccVZQUdL.s:295    .text.timer_init:0000000000000040 .L0 
     /tmp/ccVZQUdL.s:298    .text.timer_init:0000000000000044 .L0 
     /tmp/ccVZQUdL.s:299    .text.timer_init:0000000000000044 .L0 
     /tmp/ccVZQUdL.s:303    .text.timer_init:000000000000004c .L0 
     /tmp/ccVZQUdL.s:306    .text.timer_init:000000000000004e .L0 
     /tmp/ccVZQUdL.s:307    .text.timer_init:000000000000004e .L0 
     /tmp/ccVZQUdL.s:309    .text.timer_init:0000000000000050 .L0 
     /tmp/ccVZQUdL.s:311    .text.timer_init:0000000000000054 .L0 
     /tmp/ccVZQUdL.s:314    .text.timer_init:000000000000005a .L0 
     /tmp/ccVZQUdL.s:315    .text.timer_init:000000000000005a .L0 
     /tmp/ccVZQUdL.s:317    .text.timer_init:000000000000005c .L0 
     /tmp/ccVZQUdL.s:319    .text.timer_init:0000000000000060 .L0 
     /tmp/ccVZQUdL.s:322    .text.timer_init:0000000000000064 .L0 
     /tmp/ccVZQUdL.s:323    .text.timer_init:0000000000000064 .L0 
     /tmp/ccVZQUdL.s:327    .text.timer_init:000000000000006a .L0 
     /tmp/ccVZQUdL.s:328    .text.timer_init:000000000000006a .L0 
     /tmp/ccVZQUdL.s:330    .text.timer_init:000000000000006c .L0 
     /tmp/ccVZQUdL.s:333    .text.timer_init:0000000000000074 .L0 
     /tmp/ccVZQUdL.s:335    .text.timer_init:0000000000000076 .L0 
     /tmp/ccVZQUdL.s:336    .text.timer_init:0000000000000076 .L0 
     /tmp/ccVZQUdL.s:339    .text.timer_init:000000000000007a .L0 
     /tmp/ccVZQUdL.s:340    .text.timer_init:000000000000007a .L0 
     /tmp/ccVZQUdL.s:342    .text.timer_init:000000000000007c .L0 
     /tmp/ccVZQUdL.s:344    .text.timer_init:0000000000000080 .L0 
     /tmp/ccVZQUdL.s:346    .text.timer_init:0000000000000084 .L0 
     /tmp/ccVZQUdL.s:349    .text.timer_init:000000000000008a .L0 
     /tmp/ccVZQUdL.s:350    .text.timer_init:000000000000008a .L0 
     /tmp/ccVZQUdL.s:352    .text.timer_init:000000000000008c .L0 
     /tmp/ccVZQUdL.s:354    .text.timer_init:0000000000000090 .L0 
     /tmp/ccVZQUdL.s:356    .text.timer_init:0000000000000094 .L0 
     /tmp/ccVZQUdL.s:359    .text.timer_init:0000000000000098 .L0 
     /tmp/ccVZQUdL.s:360    .text.timer_init:0000000000000098 .L0 
     /tmp/ccVZQUdL.s:362    .text.timer_init:000000000000009c .L0 
     /tmp/ccVZQUdL.s:363    .text.timer_init:000000000000009c .L0 
     /tmp/ccVZQUdL.s:365    .text.timer_init:00000000000000a0 .L0 
     /tmp/ccVZQUdL.s:367    .text.timer_init:00000000000000a4 .L0 
     /tmp/ccVZQUdL.s:368    .text.timer_init:00000000000000a4 .L0 
     /tmp/ccVZQUdL.s:372    .text.timer_init:00000000000000ac .L0 
     /tmp/ccVZQUdL.s:373    .text.timer_init:00000000000000ae .L0 
     /tmp/ccVZQUdL.s:380    .text.timer_enable:0000000000000000 timer_enable
     /tmp/ccVZQUdL.s:383    .text.timer_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:385    .text.timer_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:386    .text.timer_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:387    .text.timer_enable:0000000000000000 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 115


     /tmp/ccVZQUdL.s:391    .text.timer_enable:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:392    .text.timer_enable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:399    .text.timer_disable:0000000000000000 timer_disable
     /tmp/ccVZQUdL.s:402    .text.timer_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:404    .text.timer_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:405    .text.timer_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:406    .text.timer_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:410    .text.timer_disable:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:411    .text.timer_disable:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:418    .text.timer_auto_reload_shadow_enable:0000000000000000 timer_auto_reload_shadow_enable
     /tmp/ccVZQUdL.s:421    .text.timer_auto_reload_shadow_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:423    .text.timer_auto_reload_shadow_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:424    .text.timer_auto_reload_shadow_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:425    .text.timer_auto_reload_shadow_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:429    .text.timer_auto_reload_shadow_enable:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:430    .text.timer_auto_reload_shadow_enable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:437    .text.timer_auto_reload_shadow_disable:0000000000000000 timer_auto_reload_shadow_disable
     /tmp/ccVZQUdL.s:440    .text.timer_auto_reload_shadow_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:442    .text.timer_auto_reload_shadow_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:443    .text.timer_auto_reload_shadow_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:444    .text.timer_auto_reload_shadow_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:448    .text.timer_auto_reload_shadow_disable:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:449    .text.timer_auto_reload_shadow_disable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:456    .text.timer_update_event_enable:0000000000000000 timer_update_event_enable
     /tmp/ccVZQUdL.s:459    .text.timer_update_event_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:461    .text.timer_update_event_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:462    .text.timer_update_event_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:463    .text.timer_update_event_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:467    .text.timer_update_event_enable:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:468    .text.timer_update_event_enable:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:475    .text.timer_update_event_disable:0000000000000000 timer_update_event_disable
     /tmp/ccVZQUdL.s:478    .text.timer_update_event_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:480    .text.timer_update_event_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:481    .text.timer_update_event_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:482    .text.timer_update_event_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:486    .text.timer_update_event_disable:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:487    .text.timer_update_event_disable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:494    .text.timer_counter_alignment:0000000000000000 timer_counter_alignment
     /tmp/ccVZQUdL.s:497    .text.timer_counter_alignment:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:499    .text.timer_counter_alignment:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:500    .text.timer_counter_alignment:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:501    .text.timer_counter_alignment:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:505    .text.timer_counter_alignment:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:506    .text.timer_counter_alignment:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:511    .text.timer_counter_alignment:000000000000000e .L0 
     /tmp/ccVZQUdL.s:512    .text.timer_counter_alignment:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:519    .text.timer_counter_up_direction:0000000000000000 timer_counter_up_direction
     /tmp/ccVZQUdL.s:522    .text.timer_counter_up_direction:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:524    .text.timer_counter_up_direction:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:525    .text.timer_counter_up_direction:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:526    .text.timer_counter_up_direction:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:530    .text.timer_counter_up_direction:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:531    .text.timer_counter_up_direction:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:538    .text.timer_counter_down_direction:0000000000000000 timer_counter_down_direction
     /tmp/ccVZQUdL.s:541    .text.timer_counter_down_direction:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:543    .text.timer_counter_down_direction:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:544    .text.timer_counter_down_direction:0000000000000000 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 116


     /tmp/ccVZQUdL.s:545    .text.timer_counter_down_direction:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:549    .text.timer_counter_down_direction:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:550    .text.timer_counter_down_direction:000000000000000a .L0 
     /tmp/ccVZQUdL.s:557    .text.timer_prescaler_config:0000000000000000 timer_prescaler_config
     /tmp/ccVZQUdL.s:560    .text.timer_prescaler_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:562    .text.timer_prescaler_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:563    .text.timer_prescaler_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:564    .text.timer_prescaler_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:566    .text.timer_prescaler_config:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:567    .text.timer_prescaler_config:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:570    .text.timer_prescaler_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:573    .text.timer_prescaler_config:000000000000000a .L0 
     /tmp/ccVZQUdL.s:574    .text.timer_prescaler_config:000000000000000a .L0 
     /tmp/ccVZQUdL.s:578    .text.timer_prescaler_config:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:579    .text.timer_prescaler_config:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:586    .text.timer_repetition_value_config:0000000000000000 timer_repetition_value_config
     /tmp/ccVZQUdL.s:589    .text.timer_repetition_value_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:591    .text.timer_repetition_value_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:592    .text.timer_repetition_value_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:593    .text.timer_repetition_value_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:595    .text.timer_repetition_value_config:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:596    .text.timer_repetition_value_config:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:603    .text.timer_autoreload_value_config:0000000000000000 timer_autoreload_value_config
     /tmp/ccVZQUdL.s:606    .text.timer_autoreload_value_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:608    .text.timer_autoreload_value_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:609    .text.timer_autoreload_value_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:610    .text.timer_autoreload_value_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:612    .text.timer_autoreload_value_config:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:613    .text.timer_autoreload_value_config:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:620    .text.timer_counter_value_config:0000000000000000 timer_counter_value_config
     /tmp/ccVZQUdL.s:623    .text.timer_counter_value_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:625    .text.timer_counter_value_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:626    .text.timer_counter_value_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:627    .text.timer_counter_value_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:629    .text.timer_counter_value_config:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:630    .text.timer_counter_value_config:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:637    .text.timer_counter_read:0000000000000000 timer_counter_read
     /tmp/ccVZQUdL.s:640    .text.timer_counter_read:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:642    .text.timer_counter_read:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:643    .text.timer_counter_read:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:644    .text.timer_counter_read:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:645    .text.timer_counter_read:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:648    .text.timer_counter_read:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:649    .text.timer_counter_read:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:650    .text.timer_counter_read:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:657    .text.timer_prescaler_read:0000000000000000 timer_prescaler_read
     /tmp/ccVZQUdL.s:660    .text.timer_prescaler_read:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:662    .text.timer_prescaler_read:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:663    .text.timer_prescaler_read:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:664    .text.timer_prescaler_read:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:665    .text.timer_prescaler_read:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:668    .text.timer_prescaler_read:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:669    .text.timer_prescaler_read:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:673    .text.timer_prescaler_read:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:680    .text.timer_single_pulse_mode_config:0000000000000000 timer_single_pulse_mode_config
     /tmp/ccVZQUdL.s:683    .text.timer_single_pulse_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:685    .text.timer_single_pulse_mode_config:0000000000000000 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 117


     /tmp/ccVZQUdL.s:686    .text.timer_single_pulse_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:687    .text.timer_single_pulse_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:690    .text.timer_single_pulse_mode_config:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:691    .text.timer_single_pulse_mode_config:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:693    .text.timer_single_pulse_mode_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:694    .text.timer_single_pulse_mode_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:699    .text.timer_single_pulse_mode_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:700    .text.timer_single_pulse_mode_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:703    .text.timer_single_pulse_mode_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:704    .text.timer_single_pulse_mode_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:708    .text.timer_single_pulse_mode_config:000000000000001a .L0 
     /tmp/ccVZQUdL.s:715    .text.timer_update_source_config:0000000000000000 timer_update_source_config
     /tmp/ccVZQUdL.s:718    .text.timer_update_source_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:720    .text.timer_update_source_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:721    .text.timer_update_source_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:722    .text.timer_update_source_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:725    .text.timer_update_source_config:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:726    .text.timer_update_source_config:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:728    .text.timer_update_source_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:729    .text.timer_update_source_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:734    .text.timer_update_source_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:735    .text.timer_update_source_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:738    .text.timer_update_source_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:739    .text.timer_update_source_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:743    .text.timer_update_source_config:000000000000001a .L0 
     /tmp/ccVZQUdL.s:750    .text.timer_dma_enable:0000000000000000 timer_dma_enable
     /tmp/ccVZQUdL.s:753    .text.timer_dma_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:755    .text.timer_dma_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:756    .text.timer_dma_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:757    .text.timer_dma_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:762    .text.timer_dma_enable:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:763    .text.timer_dma_enable:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:770    .text.timer_dma_disable:0000000000000000 timer_dma_disable
     /tmp/ccVZQUdL.s:773    .text.timer_dma_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:775    .text.timer_dma_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:776    .text.timer_dma_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:777    .text.timer_dma_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:779    .text.timer_dma_disable:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:782    .text.timer_dma_disable:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:785    .text.timer_dma_disable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:786    .text.timer_dma_disable:000000000000000c .L0 
     /tmp/ccVZQUdL.s:793    .text.timer_channel_dma_request_source_select:0000000000000000 timer_channel_dma_request_source_select
     /tmp/ccVZQUdL.s:796    .text.timer_channel_dma_request_source_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:798    .text.timer_channel_dma_request_source_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:799    .text.timer_channel_dma_request_source_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:800    .text.timer_channel_dma_request_source_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:803    .text.timer_channel_dma_request_source_select:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:804    .text.timer_channel_dma_request_source_select:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:806    .text.timer_channel_dma_request_source_select:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:807    .text.timer_channel_dma_request_source_select:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:812    .text.timer_channel_dma_request_source_select:000000000000000e .L0 
     /tmp/ccVZQUdL.s:813    .text.timer_channel_dma_request_source_select:000000000000000e .L0 
     /tmp/ccVZQUdL.s:816    .text.timer_channel_dma_request_source_select:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:817    .text.timer_channel_dma_request_source_select:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:821    .text.timer_channel_dma_request_source_select:000000000000001a .L0 
     /tmp/ccVZQUdL.s:828    .text.timer_dma_transfer_config:0000000000000000 timer_dma_transfer_config
     /tmp/ccVZQUdL.s:831    .text.timer_dma_transfer_config:0000000000000000 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 118


     /tmp/ccVZQUdL.s:833    .text.timer_dma_transfer_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:834    .text.timer_dma_transfer_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:835    .text.timer_dma_transfer_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:841    .text.timer_dma_transfer_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:842    .text.timer_dma_transfer_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:844    .text.timer_dma_transfer_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:847    .text.timer_dma_transfer_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:850    .text.timer_dma_transfer_config:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:851    .text.timer_dma_transfer_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:858    .text.timer_event_software_generate:0000000000000000 timer_event_software_generate
     /tmp/ccVZQUdL.s:861    .text.timer_event_software_generate:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:863    .text.timer_event_software_generate:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:864    .text.timer_event_software_generate:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:865    .text.timer_event_software_generate:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:870    .text.timer_event_software_generate:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:871    .text.timer_event_software_generate:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:878    .text.timer_break_struct_para_init:0000000000000000 timer_break_struct_para_init
     /tmp/ccVZQUdL.s:881    .text.timer_break_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:883    .text.timer_break_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:884    .text.timer_break_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:885    .text.timer_break_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:887    .text.timer_break_struct_para_init:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:888    .text.timer_break_struct_para_init:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:890    .text.timer_break_struct_para_init:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:891    .text.timer_break_struct_para_init:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:893    .text.timer_break_struct_para_init:000000000000000c .L0 
     /tmp/ccVZQUdL.s:894    .text.timer_break_struct_para_init:000000000000000c .L0 
     /tmp/ccVZQUdL.s:896    .text.timer_break_struct_para_init:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:897    .text.timer_break_struct_para_init:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:899    .text.timer_break_struct_para_init:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:900    .text.timer_break_struct_para_init:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:902    .text.timer_break_struct_para_init:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:903    .text.timer_break_struct_para_init:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:905    .text.timer_break_struct_para_init:000000000000001c .L0 
     /tmp/ccVZQUdL.s:906    .text.timer_break_struct_para_init:000000000000001e .L0 
     /tmp/ccVZQUdL.s:913    .text.timer_break_config:0000000000000000 timer_break_config
     /tmp/ccVZQUdL.s:916    .text.timer_break_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:918    .text.timer_break_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:919    .text.timer_break_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:920    .text.timer_break_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:936    .text.timer_break_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:938    .text.timer_break_config:0000000000000030 .L0 
     /tmp/ccVZQUdL.s:939    .text.timer_break_config:0000000000000032 .L0 
     /tmp/ccVZQUdL.s:946    .text.timer_break_enable:0000000000000000 timer_break_enable
     /tmp/ccVZQUdL.s:949    .text.timer_break_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:951    .text.timer_break_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:952    .text.timer_break_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:953    .text.timer_break_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:958    .text.timer_break_enable:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:959    .text.timer_break_enable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:966    .text.timer_break_disable:0000000000000000 timer_break_disable
     /tmp/ccVZQUdL.s:969    .text.timer_break_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:971    .text.timer_break_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:972    .text.timer_break_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:973    .text.timer_break_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:979    .text.timer_break_disable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:980    .text.timer_break_disable:000000000000000c .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 119


     /tmp/ccVZQUdL.s:987    .text.timer_automatic_output_enable:0000000000000000 timer_automatic_output_enable
     /tmp/ccVZQUdL.s:990    .text.timer_automatic_output_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:992    .text.timer_automatic_output_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:993    .text.timer_automatic_output_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:994    .text.timer_automatic_output_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:999    .text.timer_automatic_output_enable:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:1000   .text.timer_automatic_output_enable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:1007   .text.timer_automatic_output_disable:0000000000000000 timer_automatic_output_disable
     /tmp/ccVZQUdL.s:1010   .text.timer_automatic_output_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1012   .text.timer_automatic_output_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1013   .text.timer_automatic_output_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1014   .text.timer_automatic_output_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1020   .text.timer_automatic_output_disable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:1021   .text.timer_automatic_output_disable:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1028   .text.timer_primary_output_config:0000000000000000 timer_primary_output_config
     /tmp/ccVZQUdL.s:1031   .text.timer_primary_output_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1033   .text.timer_primary_output_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1034   .text.timer_primary_output_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1035   .text.timer_primary_output_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1038   .text.timer_primary_output_config:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:1039   .text.timer_primary_output_config:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:1045   .text.timer_primary_output_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:1048   .text.timer_primary_output_config:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:1049   .text.timer_primary_output_config:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:1054   .text.timer_primary_output_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:1061   .text.timer_channel_control_shadow_config:0000000000000000 timer_channel_control_shadow_config
     /tmp/ccVZQUdL.s:1064   .text.timer_channel_control_shadow_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1066   .text.timer_channel_control_shadow_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1067   .text.timer_channel_control_shadow_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1068   .text.timer_channel_control_shadow_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1071   .text.timer_channel_control_shadow_config:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:1072   .text.timer_channel_control_shadow_config:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:1076   .text.timer_channel_control_shadow_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1079   .text.timer_channel_control_shadow_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:1080   .text.timer_channel_control_shadow_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:1084   .text.timer_channel_control_shadow_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:1091   .text.timer_channel_control_shadow_update_config:0000000000000000 timer_channel_control_shadow_update_config
     /tmp/ccVZQUdL.s:1094   .text.timer_channel_control_shadow_update_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1096   .text.timer_channel_control_shadow_update_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1097   .text.timer_channel_control_shadow_update_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1098   .text.timer_channel_control_shadow_update_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1100   .text.timer_channel_control_shadow_update_config:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:1101   .text.timer_channel_control_shadow_update_config:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:1107   .text.timer_channel_control_shadow_update_config:000000000000000a .L0 
     /tmp/ccVZQUdL.s:1108   .text.timer_channel_control_shadow_update_config:000000000000000a .L0 
     /tmp/ccVZQUdL.s:1111   .text.timer_channel_control_shadow_update_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:1114   .text.timer_channel_control_shadow_update_config:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:1115   .text.timer_channel_control_shadow_update_config:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:1119   .text.timer_channel_control_shadow_update_config:000000000000001a .L0 
     /tmp/ccVZQUdL.s:1120   .text.timer_channel_control_shadow_update_config:000000000000001a .L0 
     /tmp/ccVZQUdL.s:1121   .text.timer_channel_control_shadow_update_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:1128   .text.timer_channel_output_struct_para_init:0000000000000000 timer_channel_output_struct_para_init
     /tmp/ccVZQUdL.s:1131   .text.timer_channel_output_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1133   .text.timer_channel_output_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1134   .text.timer_channel_output_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1135   .text.timer_channel_output_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1137   .text.timer_channel_output_struct_para_init:0000000000000004 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 120


     /tmp/ccVZQUdL.s:1138   .text.timer_channel_output_struct_para_init:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:1140   .text.timer_channel_output_struct_para_init:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:1141   .text.timer_channel_output_struct_para_init:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:1143   .text.timer_channel_output_struct_para_init:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1144   .text.timer_channel_output_struct_para_init:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1146   .text.timer_channel_output_struct_para_init:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:1147   .text.timer_channel_output_struct_para_init:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:1149   .text.timer_channel_output_struct_para_init:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:1150   .text.timer_channel_output_struct_para_init:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:1152   .text.timer_channel_output_struct_para_init:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:1153   .text.timer_channel_output_struct_para_init:000000000000001a .L0 
     /tmp/ccVZQUdL.s:1160   .text.timer_channel_output_config:0000000000000000 timer_channel_output_config
     /tmp/ccVZQUdL.s:1163   .text.timer_channel_output_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1165   .text.timer_channel_output_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1166   .text.timer_channel_output_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1171   .text.timer_channel_output_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1172   .text.timer_channel_output_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1174   .text.timer_channel_output_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:1176   .text.timer_channel_output_config:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:1178   .text.timer_channel_output_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:1181   .text.timer_channel_output_config:000000000000001a .L0 
     /tmp/ccVZQUdL.s:1182   .text.timer_channel_output_config:000000000000001a .L0 
     /tmp/ccVZQUdL.s:1184   .text.timer_channel_output_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:1186   .text.timer_channel_output_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:1188   .text.timer_channel_output_config:0000000000000020 .L0 
     /tmp/ccVZQUdL.s:1191   .text.timer_channel_output_config:0000000000000024 .L0 
     /tmp/ccVZQUdL.s:1192   .text.timer_channel_output_config:0000000000000024 .L0 
     /tmp/ccVZQUdL.s:1194   .text.timer_channel_output_config:0000000000000026 .L0 
     /tmp/ccVZQUdL.s:1198   .text.timer_channel_output_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:1201   .text.timer_channel_output_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:1202   .text.timer_channel_output_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:1206   .text.timer_channel_output_config:000000000000003a .L0 
     /tmp/ccVZQUdL.s:1207   .text.timer_channel_output_config:000000000000003a .L0 
     /tmp/ccVZQUdL.s:1211   .text.timer_channel_output_config:000000000000003e .L0 
     /tmp/ccVZQUdL.s:1212   .text.timer_channel_output_config:000000000000003e .L0 
     /tmp/ccVZQUdL.s:1216   .text.timer_channel_output_config:0000000000000046 .L0 
     /tmp/ccVZQUdL.s:1220   .text.timer_channel_output_config:0000000000000048 .L0 
     /tmp/ccVZQUdL.s:1223   .text.timer_channel_output_config:000000000000004e .L0 
     /tmp/ccVZQUdL.s:1224   .text.timer_channel_output_config:000000000000004e .L0 
     /tmp/ccVZQUdL.s:1230   .text.timer_channel_output_config:0000000000000058 .L0 
     /tmp/ccVZQUdL.s:1231   .text.timer_channel_output_config:0000000000000058 .L0 
     /tmp/ccVZQUdL.s:1233   .text.timer_channel_output_config:000000000000005c .L0 
     /tmp/ccVZQUdL.s:1235   .text.timer_channel_output_config:000000000000005e .L0 
     /tmp/ccVZQUdL.s:1237   .text.timer_channel_output_config:0000000000000060 .L0 
     /tmp/ccVZQUdL.s:1239   .text.timer_channel_output_config:0000000000000062 .L0 
     /tmp/ccVZQUdL.s:1242   .text.timer_channel_output_config:0000000000000066 .L0 
     /tmp/ccVZQUdL.s:1243   .text.timer_channel_output_config:0000000000000066 .L0 
     /tmp/ccVZQUdL.s:1246   .text.timer_channel_output_config:000000000000006a .L0 
     /tmp/ccVZQUdL.s:1248   .text.timer_channel_output_config:000000000000006e .L0 
     /tmp/ccVZQUdL.s:1251   .text.timer_channel_output_config:0000000000000072 .L0 
     /tmp/ccVZQUdL.s:1252   .text.timer_channel_output_config:0000000000000072 .L0 
     /tmp/ccVZQUdL.s:1254   .text.timer_channel_output_config:0000000000000074 .L0 
     /tmp/ccVZQUdL.s:1256   .text.timer_channel_output_config:0000000000000076 .L0 
     /tmp/ccVZQUdL.s:1258   .text.timer_channel_output_config:000000000000007a .L0 
     /tmp/ccVZQUdL.s:1261   .text.timer_channel_output_config:000000000000007e .L0 
     /tmp/ccVZQUdL.s:1262   .text.timer_channel_output_config:000000000000007e .L0 
     /tmp/ccVZQUdL.s:1266   .text.timer_channel_output_config:0000000000000086 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 121


     /tmp/ccVZQUdL.s:1267   .text.timer_channel_output_config:0000000000000086 .L0 
     /tmp/ccVZQUdL.s:1271   .text.timer_channel_output_config:000000000000008e .L0 
     /tmp/ccVZQUdL.s:1272   .text.timer_channel_output_config:000000000000008e .L0 
     /tmp/ccVZQUdL.s:1277   .text.timer_channel_output_config:0000000000000092 .L0 
     /tmp/ccVZQUdL.s:1278   .text.timer_channel_output_config:0000000000000092 .L0 
     /tmp/ccVZQUdL.s:1280   .text.timer_channel_output_config:0000000000000094 .L0 
     /tmp/ccVZQUdL.s:1282   .text.timer_channel_output_config:0000000000000098 .L0 
     /tmp/ccVZQUdL.s:1284   .text.timer_channel_output_config:000000000000009c .L0 
     /tmp/ccVZQUdL.s:1287   .text.timer_channel_output_config:00000000000000a0 .L0 
     /tmp/ccVZQUdL.s:1288   .text.timer_channel_output_config:00000000000000a0 .L0 
     /tmp/ccVZQUdL.s:1290   .text.timer_channel_output_config:00000000000000a4 .L0 
     /tmp/ccVZQUdL.s:1294   .text.timer_channel_output_config:00000000000000ac .L0 
     /tmp/ccVZQUdL.s:1297   .text.timer_channel_output_config:00000000000000b2 .L0 
     /tmp/ccVZQUdL.s:1298   .text.timer_channel_output_config:00000000000000b2 .L0 
     /tmp/ccVZQUdL.s:1302   .text.timer_channel_output_config:00000000000000b8 .L0 
     /tmp/ccVZQUdL.s:1303   .text.timer_channel_output_config:00000000000000b8 .L0 
     /tmp/ccVZQUdL.s:1307   .text.timer_channel_output_config:00000000000000be .L0 
     /tmp/ccVZQUdL.s:1308   .text.timer_channel_output_config:00000000000000be .L0 
     /tmp/ccVZQUdL.s:1312   .text.timer_channel_output_config:00000000000000c2 .L0 
     /tmp/ccVZQUdL.s:1313   .text.timer_channel_output_config:00000000000000c2 .L0 
     /tmp/ccVZQUdL.s:1317   .text.timer_channel_output_config:00000000000000c8 .L0 
     /tmp/ccVZQUdL.s:1321   .text.timer_channel_output_config:00000000000000ca .L0 
     /tmp/ccVZQUdL.s:1322   .text.timer_channel_output_config:00000000000000ca .L0 
     /tmp/ccVZQUdL.s:1324   .text.timer_channel_output_config:00000000000000cc .L0 
     /tmp/ccVZQUdL.s:1326   .text.timer_channel_output_config:00000000000000d0 .L0 
     /tmp/ccVZQUdL.s:1328   .text.timer_channel_output_config:00000000000000d4 .L0 
     /tmp/ccVZQUdL.s:1331   .text.timer_channel_output_config:00000000000000da .L0 
     /tmp/ccVZQUdL.s:1332   .text.timer_channel_output_config:00000000000000da .L0 
     /tmp/ccVZQUdL.s:1334   .text.timer_channel_output_config:00000000000000dc .L0 
     /tmp/ccVZQUdL.s:1336   .text.timer_channel_output_config:00000000000000de .L0 
     /tmp/ccVZQUdL.s:1338   .text.timer_channel_output_config:00000000000000e0 .L0 
     /tmp/ccVZQUdL.s:1341   .text.timer_channel_output_config:00000000000000e4 .L0 
     /tmp/ccVZQUdL.s:1342   .text.timer_channel_output_config:00000000000000e4 .L0 
     /tmp/ccVZQUdL.s:1344   .text.timer_channel_output_config:00000000000000e6 .L0 
     /tmp/ccVZQUdL.s:1348   .text.timer_channel_output_config:00000000000000ee .L0 
     /tmp/ccVZQUdL.s:1351   .text.timer_channel_output_config:00000000000000f4 .L0 
     /tmp/ccVZQUdL.s:1352   .text.timer_channel_output_config:00000000000000f4 .L0 
     /tmp/ccVZQUdL.s:1356   .text.timer_channel_output_config:00000000000000fa .L0 
     /tmp/ccVZQUdL.s:1357   .text.timer_channel_output_config:00000000000000fa .L0 
     /tmp/ccVZQUdL.s:1361   .text.timer_channel_output_config:00000000000000fe .L0 
     /tmp/ccVZQUdL.s:1362   .text.timer_channel_output_config:00000000000000fe .L0 
     /tmp/ccVZQUdL.s:1366   .text.timer_channel_output_config:0000000000000104 .L0 
     /tmp/ccVZQUdL.s:1370   .text.timer_channel_output_config:0000000000000106 .L0 
     /tmp/ccVZQUdL.s:1371   .text.timer_channel_output_config:0000000000000106 .L0 
     /tmp/ccVZQUdL.s:1373   .text.timer_channel_output_config:0000000000000108 .L0 
     /tmp/ccVZQUdL.s:1375   .text.timer_channel_output_config:000000000000010c .L0 
     /tmp/ccVZQUdL.s:1377   .text.timer_channel_output_config:000000000000010e .L0 
     /tmp/ccVZQUdL.s:1380   .text.timer_channel_output_config:0000000000000114 .L0 
     /tmp/ccVZQUdL.s:1381   .text.timer_channel_output_config:0000000000000114 .L0 
     /tmp/ccVZQUdL.s:1383   .text.timer_channel_output_config:0000000000000116 .L0 
     /tmp/ccVZQUdL.s:1385   .text.timer_channel_output_config:0000000000000118 .L0 
     /tmp/ccVZQUdL.s:1387   .text.timer_channel_output_config:000000000000011c .L0 
     /tmp/ccVZQUdL.s:1390   .text.timer_channel_output_config:0000000000000120 .L0 
     /tmp/ccVZQUdL.s:1391   .text.timer_channel_output_config:0000000000000120 .L0 
     /tmp/ccVZQUdL.s:1393   .text.timer_channel_output_config:0000000000000124 .L0 
     /tmp/ccVZQUdL.s:1395   .text.timer_channel_output_config:0000000000000128 .L0 
     /tmp/ccVZQUdL.s:1397   .text.timer_channel_output_config:000000000000012c .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 122


     /tmp/ccVZQUdL.s:1400   .text.timer_channel_output_config:0000000000000132 .L0 
     /tmp/ccVZQUdL.s:1401   .text.timer_channel_output_config:0000000000000132 .L0 
     /tmp/ccVZQUdL.s:1403   .text.timer_channel_output_config:0000000000000136 .L0 
     /tmp/ccVZQUdL.s:1405   .text.timer_channel_output_config:0000000000000138 .L0 
     /tmp/ccVZQUdL.s:1407   .text.timer_channel_output_config:000000000000013c .L0 
     /tmp/ccVZQUdL.s:1410   .text.timer_channel_output_config:0000000000000142 .L0 
     /tmp/ccVZQUdL.s:1411   .text.timer_channel_output_config:0000000000000142 .L0 
     /tmp/ccVZQUdL.s:1413   .text.timer_channel_output_config:0000000000000146 .L0 
     /tmp/ccVZQUdL.s:1415   .text.timer_channel_output_config:0000000000000148 .L0 
     /tmp/ccVZQUdL.s:1418   .text.timer_channel_output_config:000000000000014e .L0 
     /tmp/ccVZQUdL.s:1419   .text.timer_channel_output_config:000000000000014e .L0 
     /tmp/ccVZQUdL.s:1421   .text.timer_channel_output_config:0000000000000152 .L0 
     /tmp/ccVZQUdL.s:1423   .text.timer_channel_output_config:0000000000000156 .L0 
     /tmp/ccVZQUdL.s:1426   .text.timer_channel_output_config:0000000000000158 .L0 
     /tmp/ccVZQUdL.s:1429   .text.timer_channel_output_config:000000000000015e .L0 
     /tmp/ccVZQUdL.s:1430   .text.timer_channel_output_config:000000000000015e .L0 
     /tmp/ccVZQUdL.s:1433   .text.timer_channel_output_config:0000000000000164 .L0 
     /tmp/ccVZQUdL.s:1435   .text.timer_channel_output_config:0000000000000166 .L0 
     /tmp/ccVZQUdL.s:1438   .text.timer_channel_output_config:000000000000016c .L0 
     /tmp/ccVZQUdL.s:1439   .text.timer_channel_output_config:000000000000016c .L0 
     /tmp/ccVZQUdL.s:1446   .text.timer_channel_output_config:0000000000000178 .L0 
     /tmp/ccVZQUdL.s:1447   .text.timer_channel_output_config:0000000000000178 .L0 
     /tmp/ccVZQUdL.s:1449   .text.timer_channel_output_config:000000000000017a .L0 
     /tmp/ccVZQUdL.s:1451   .text.timer_channel_output_config:000000000000017e .L0 
     /tmp/ccVZQUdL.s:1453   .text.timer_channel_output_config:0000000000000182 .L0 
     /tmp/ccVZQUdL.s:1456   .text.timer_channel_output_config:0000000000000186 .L0 
     /tmp/ccVZQUdL.s:1457   .text.timer_channel_output_config:0000000000000186 .L0 
     /tmp/ccVZQUdL.s:1459   .text.timer_channel_output_config:000000000000018a .L0 
     /tmp/ccVZQUdL.s:1461   .text.timer_channel_output_config:000000000000018e .L0 
     /tmp/ccVZQUdL.s:1463   .text.timer_channel_output_config:0000000000000192 .L0 
     /tmp/ccVZQUdL.s:1467   .text.timer_channel_output_config:0000000000000198 .L0 
     /tmp/ccVZQUdL.s:1468   .text.timer_channel_output_config:0000000000000198 .L0 
     /tmp/ccVZQUdL.s:1472   .text.timer_channel_output_config:000000000000019e .L0 
     /tmp/ccVZQUdL.s:1473   .text.timer_channel_output_config:000000000000019e .L0 
     /tmp/ccVZQUdL.s:1477   .text.timer_channel_output_config:00000000000001a4 .L0 
     /tmp/ccVZQUdL.s:1478   .text.timer_channel_output_config:00000000000001a4 .L0 
     /tmp/ccVZQUdL.s:1482   .text.timer_channel_output_config:00000000000001b0 .L0 
     /tmp/ccVZQUdL.s:1483   .text.timer_channel_output_config:00000000000001b0 .L0 
     /tmp/ccVZQUdL.s:1487   .text.timer_channel_output_config:00000000000001ba .L0 
     /tmp/ccVZQUdL.s:1488   .text.timer_channel_output_config:00000000000001ba .L0 
     /tmp/ccVZQUdL.s:1492   .text.timer_channel_output_config:00000000000001c6 .L0 
     /tmp/ccVZQUdL.s:1493   .text.timer_channel_output_config:00000000000001c6 .L0 
     /tmp/ccVZQUdL.s:1500   .text.timer_channel_output_config:00000000000001d2 .L0 
     /tmp/ccVZQUdL.s:1501   .text.timer_channel_output_config:00000000000001d2 .L0 
     /tmp/ccVZQUdL.s:1506   .text.timer_channel_output_config:00000000000001dc .L0 
     /tmp/ccVZQUdL.s:1508   .text.timer_channel_output_config:00000000000001e0 .L0 
     /tmp/ccVZQUdL.s:1510   .text.timer_channel_output_config:00000000000001e4 .L0 
     /tmp/ccVZQUdL.s:1511   .text.timer_channel_output_config:00000000000001e4 .L0 
     /tmp/ccVZQUdL.s:1513   .text.timer_channel_output_config:00000000000001e8 .L0 
     /tmp/ccVZQUdL.s:1515   .text.timer_channel_output_config:00000000000001ea .L0 
     /tmp/ccVZQUdL.s:1521   .text.timer_channel_output_config:00000000000001f2 .L0 
     /tmp/ccVZQUdL.s:1522   .text.timer_channel_output_config:00000000000001f2 .L0 
     /tmp/ccVZQUdL.s:1524   .text.timer_channel_output_config:00000000000001f4 .L0 
     /tmp/ccVZQUdL.s:1526   .text.timer_channel_output_config:00000000000001f8 .L0 
     /tmp/ccVZQUdL.s:1528   .text.timer_channel_output_config:00000000000001fc .L0 
     /tmp/ccVZQUdL.s:1531   .text.timer_channel_output_config:0000000000000202 .L0 
     /tmp/ccVZQUdL.s:1532   .text.timer_channel_output_config:0000000000000202 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 123


     /tmp/ccVZQUdL.s:1534   .text.timer_channel_output_config:0000000000000204 .L0 
     /tmp/ccVZQUdL.s:1536   .text.timer_channel_output_config:0000000000000206 .L0 
     /tmp/ccVZQUdL.s:1538   .text.timer_channel_output_config:0000000000000208 .L0 
     /tmp/ccVZQUdL.s:1541   .text.timer_channel_output_config:000000000000020c .L0 
     /tmp/ccVZQUdL.s:1542   .text.timer_channel_output_config:000000000000020c .L0 
     /tmp/ccVZQUdL.s:1544   .text.timer_channel_output_config:000000000000020e .L0 
     /tmp/ccVZQUdL.s:1546   .text.timer_channel_output_config:0000000000000212 .L0 
     /tmp/ccVZQUdL.s:1549   .text.timer_channel_output_config:0000000000000218 .L0 
     /tmp/ccVZQUdL.s:1550   .text.timer_channel_output_config:0000000000000218 .L0 
     /tmp/ccVZQUdL.s:1552   .text.timer_channel_output_config:000000000000021a .L0 
     /tmp/ccVZQUdL.s:1554   .text.timer_channel_output_config:000000000000021c .L0 
     /tmp/ccVZQUdL.s:1557   .text.timer_channel_output_config:0000000000000220 .L0 
     /tmp/ccVZQUdL.s:1558   .text.timer_channel_output_config:0000000000000220 .L0 
     /tmp/ccVZQUdL.s:1560   .text.timer_channel_output_config:0000000000000224 .L0 
     /tmp/ccVZQUdL.s:1562   .text.timer_channel_output_config:0000000000000228 .L0 
     /tmp/ccVZQUdL.s:1566   .text.timer_channel_output_config:0000000000000230 .L0 
     /tmp/ccVZQUdL.s:1567   .text.timer_channel_output_config:0000000000000230 .L0 
     /tmp/ccVZQUdL.s:1569   .text.timer_channel_output_config:0000000000000234 .L0 
     /tmp/ccVZQUdL.s:1571   .text.timer_channel_output_config:0000000000000236 .L0 
     /tmp/ccVZQUdL.s:1574   .text.timer_channel_output_config:000000000000023c .L0 
     /tmp/ccVZQUdL.s:1575   .text.timer_channel_output_config:000000000000023c .L0 
     /tmp/ccVZQUdL.s:1581   .text.timer_channel_output_config:000000000000024c .L0 
     /tmp/ccVZQUdL.s:1582   .text.timer_channel_output_config:000000000000024c .L0 
     /tmp/ccVZQUdL.s:1586   .text.timer_channel_output_config:0000000000000258 .L0 
     /tmp/ccVZQUdL.s:1593   .text.timer_channel_output_mode_config:0000000000000000 timer_channel_output_mode_config
     /tmp/ccVZQUdL.s:1596   .text.timer_channel_output_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1598   .text.timer_channel_output_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1599   .text.timer_channel_output_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1604   .text.timer_channel_output_mode_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1605   .text.timer_channel_output_mode_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1611   .text.timer_channel_output_mode_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:1612   .text.timer_channel_output_mode_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:1614   .text.timer_channel_output_mode_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:1617   .text.timer_channel_output_mode_config:000000000000001a .L0 
     /tmp/ccVZQUdL.s:1620   .text.timer_channel_output_mode_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:1624   .text.timer_channel_output_mode_config:0000000000000020 .L0 
     /tmp/ccVZQUdL.s:1627   .text.timer_channel_output_mode_config:0000000000000026 .L0 
     /tmp/ccVZQUdL.s:1628   .text.timer_channel_output_mode_config:0000000000000026 .L0 
     /tmp/ccVZQUdL.s:1634   .text.timer_channel_output_mode_config:0000000000000030 .L0 
     /tmp/ccVZQUdL.s:1635   .text.timer_channel_output_mode_config:0000000000000030 .L0 
     /tmp/ccVZQUdL.s:1637   .text.timer_channel_output_mode_config:0000000000000032 .L0 
     /tmp/ccVZQUdL.s:1640   .text.timer_channel_output_mode_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:1643   .text.timer_channel_output_mode_config:0000000000000038 .L0 
     /tmp/ccVZQUdL.s:1644   .text.timer_channel_output_mode_config:0000000000000038 .L0 
     /tmp/ccVZQUdL.s:1650   .text.timer_channel_output_mode_config:000000000000003c .L0 
     /tmp/ccVZQUdL.s:1651   .text.timer_channel_output_mode_config:000000000000003c .L0 
     /tmp/ccVZQUdL.s:1655   .text.timer_channel_output_mode_config:0000000000000044 .L0 
     /tmp/ccVZQUdL.s:1656   .text.timer_channel_output_mode_config:0000000000000044 .L0 
     /tmp/ccVZQUdL.s:1661   .text.timer_channel_output_mode_config:000000000000004a .L0 
     /tmp/ccVZQUdL.s:1665   .text.timer_channel_output_mode_config:000000000000004c .L0 
     /tmp/ccVZQUdL.s:1666   .text.timer_channel_output_mode_config:000000000000004c .L0 
     /tmp/ccVZQUdL.s:1670   .text.timer_channel_output_mode_config:0000000000000054 .L0 
     /tmp/ccVZQUdL.s:1671   .text.timer_channel_output_mode_config:0000000000000054 .L0 
     /tmp/ccVZQUdL.s:1676   .text.timer_channel_output_mode_config:000000000000005a .L0 
     /tmp/ccVZQUdL.s:1677   .text.timer_channel_output_mode_config:000000000000005c .L0 
     /tmp/ccVZQUdL.s:1684   .text.timer_channel_output_pulse_value_config:0000000000000000 timer_channel_output_pulse_value_config
     /tmp/ccVZQUdL.s:1687   .text.timer_channel_output_pulse_value_config:0000000000000000 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 124


     /tmp/ccVZQUdL.s:1689   .text.timer_channel_output_pulse_value_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1690   .text.timer_channel_output_pulse_value_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1695   .text.timer_channel_output_pulse_value_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1696   .text.timer_channel_output_pulse_value_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1698   .text.timer_channel_output_pulse_value_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:1701   .text.timer_channel_output_pulse_value_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:1704   .text.timer_channel_output_pulse_value_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:1705   .text.timer_channel_output_pulse_value_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:1707   .text.timer_channel_output_pulse_value_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:1708   .text.timer_channel_output_pulse_value_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:1713   .text.timer_channel_output_pulse_value_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:1714   .text.timer_channel_output_pulse_value_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:1716   .text.timer_channel_output_pulse_value_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:1719   .text.timer_channel_output_pulse_value_config:0000000000000020 .L0 
     /tmp/ccVZQUdL.s:1720   .text.timer_channel_output_pulse_value_config:0000000000000020 .L0 
     /tmp/ccVZQUdL.s:1722   .text.timer_channel_output_pulse_value_config:0000000000000022 .L0 
     /tmp/ccVZQUdL.s:1723   .text.timer_channel_output_pulse_value_config:0000000000000024 .L0 
     /tmp/ccVZQUdL.s:1730   .text.timer_channel_output_shadow_config:0000000000000000 timer_channel_output_shadow_config
     /tmp/ccVZQUdL.s:1733   .text.timer_channel_output_shadow_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1735   .text.timer_channel_output_shadow_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1736   .text.timer_channel_output_shadow_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1741   .text.timer_channel_output_shadow_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1742   .text.timer_channel_output_shadow_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1748   .text.timer_channel_output_shadow_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:1749   .text.timer_channel_output_shadow_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:1751   .text.timer_channel_output_shadow_config:000000000000001a .L0 
     /tmp/ccVZQUdL.s:1754   .text.timer_channel_output_shadow_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:1757   .text.timer_channel_output_shadow_config:0000000000000020 .L0 
     /tmp/ccVZQUdL.s:1761   .text.timer_channel_output_shadow_config:0000000000000022 .L0 
     /tmp/ccVZQUdL.s:1764   .text.timer_channel_output_shadow_config:0000000000000028 .L0 
     /tmp/ccVZQUdL.s:1765   .text.timer_channel_output_shadow_config:0000000000000028 .L0 
     /tmp/ccVZQUdL.s:1771   .text.timer_channel_output_shadow_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:1772   .text.timer_channel_output_shadow_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:1774   .text.timer_channel_output_shadow_config:0000000000000036 .L0 
     /tmp/ccVZQUdL.s:1777   .text.timer_channel_output_shadow_config:0000000000000038 .L0 
     /tmp/ccVZQUdL.s:1780   .text.timer_channel_output_shadow_config:000000000000003c .L0 
     /tmp/ccVZQUdL.s:1781   .text.timer_channel_output_shadow_config:000000000000003c .L0 
     /tmp/ccVZQUdL.s:1787   .text.timer_channel_output_shadow_config:0000000000000040 .L0 
     /tmp/ccVZQUdL.s:1788   .text.timer_channel_output_shadow_config:0000000000000040 .L0 
     /tmp/ccVZQUdL.s:1792   .text.timer_channel_output_shadow_config:0000000000000046 .L0 
     /tmp/ccVZQUdL.s:1793   .text.timer_channel_output_shadow_config:0000000000000046 .L0 
     /tmp/ccVZQUdL.s:1798   .text.timer_channel_output_shadow_config:000000000000004c .L0 
     /tmp/ccVZQUdL.s:1802   .text.timer_channel_output_shadow_config:000000000000004e .L0 
     /tmp/ccVZQUdL.s:1803   .text.timer_channel_output_shadow_config:000000000000004e .L0 
     /tmp/ccVZQUdL.s:1807   .text.timer_channel_output_shadow_config:0000000000000054 .L0 
     /tmp/ccVZQUdL.s:1808   .text.timer_channel_output_shadow_config:0000000000000054 .L0 
     /tmp/ccVZQUdL.s:1813   .text.timer_channel_output_shadow_config:000000000000005a .L0 
     /tmp/ccVZQUdL.s:1814   .text.timer_channel_output_shadow_config:000000000000005c .L0 
     /tmp/ccVZQUdL.s:1821   .text.timer_channel_output_fast_config:0000000000000000 timer_channel_output_fast_config
     /tmp/ccVZQUdL.s:1824   .text.timer_channel_output_fast_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1826   .text.timer_channel_output_fast_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1827   .text.timer_channel_output_fast_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1832   .text.timer_channel_output_fast_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1833   .text.timer_channel_output_fast_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1835   .text.timer_channel_output_fast_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:1838   .text.timer_channel_output_fast_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:1841   .text.timer_channel_output_fast_config:0000000000000016 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 125


     /tmp/ccVZQUdL.s:1842   .text.timer_channel_output_fast_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:1846   .text.timer_channel_output_fast_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:1850   .text.timer_channel_output_fast_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:1853   .text.timer_channel_output_fast_config:0000000000000024 .L0 
     /tmp/ccVZQUdL.s:1854   .text.timer_channel_output_fast_config:0000000000000024 .L0 
     /tmp/ccVZQUdL.s:1856   .text.timer_channel_output_fast_config:0000000000000026 .L0 
     /tmp/ccVZQUdL.s:1859   .text.timer_channel_output_fast_config:0000000000000028 .L0 
     /tmp/ccVZQUdL.s:1862   .text.timer_channel_output_fast_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:1863   .text.timer_channel_output_fast_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:1867   .text.timer_channel_output_fast_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:1868   .text.timer_channel_output_fast_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:1874   .text.timer_channel_output_fast_config:0000000000000038 .L0 
     /tmp/ccVZQUdL.s:1875   .text.timer_channel_output_fast_config:0000000000000038 .L0 
     /tmp/ccVZQUdL.s:1879   .text.timer_channel_output_fast_config:000000000000003e .L0 
     /tmp/ccVZQUdL.s:1880   .text.timer_channel_output_fast_config:000000000000003e .L0 
     /tmp/ccVZQUdL.s:1885   .text.timer_channel_output_fast_config:0000000000000044 .L0 
     /tmp/ccVZQUdL.s:1889   .text.timer_channel_output_fast_config:0000000000000046 .L0 
     /tmp/ccVZQUdL.s:1890   .text.timer_channel_output_fast_config:0000000000000046 .L0 
     /tmp/ccVZQUdL.s:1894   .text.timer_channel_output_fast_config:000000000000004c .L0 
     /tmp/ccVZQUdL.s:1895   .text.timer_channel_output_fast_config:000000000000004c .L0 
     /tmp/ccVZQUdL.s:1900   .text.timer_channel_output_fast_config:0000000000000052 .L0 
     /tmp/ccVZQUdL.s:1901   .text.timer_channel_output_fast_config:0000000000000054 .L0 
     /tmp/ccVZQUdL.s:1908   .text.timer_channel_output_clear_config:0000000000000000 timer_channel_output_clear_config
     /tmp/ccVZQUdL.s:1911   .text.timer_channel_output_clear_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1913   .text.timer_channel_output_clear_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1914   .text.timer_channel_output_clear_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:1919   .text.timer_channel_output_clear_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1920   .text.timer_channel_output_clear_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1926   .text.timer_channel_output_clear_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:1927   .text.timer_channel_output_clear_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:1929   .text.timer_channel_output_clear_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:1932   .text.timer_channel_output_clear_config:000000000000001a .L0 
     /tmp/ccVZQUdL.s:1935   .text.timer_channel_output_clear_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:1939   .text.timer_channel_output_clear_config:0000000000000020 .L0 
     /tmp/ccVZQUdL.s:1942   .text.timer_channel_output_clear_config:0000000000000026 .L0 
     /tmp/ccVZQUdL.s:1943   .text.timer_channel_output_clear_config:0000000000000026 .L0 
     /tmp/ccVZQUdL.s:1949   .text.timer_channel_output_clear_config:0000000000000030 .L0 
     /tmp/ccVZQUdL.s:1950   .text.timer_channel_output_clear_config:0000000000000030 .L0 
     /tmp/ccVZQUdL.s:1952   .text.timer_channel_output_clear_config:0000000000000032 .L0 
     /tmp/ccVZQUdL.s:1955   .text.timer_channel_output_clear_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:1958   .text.timer_channel_output_clear_config:0000000000000038 .L0 
     /tmp/ccVZQUdL.s:1959   .text.timer_channel_output_clear_config:0000000000000038 .L0 
     /tmp/ccVZQUdL.s:1965   .text.timer_channel_output_clear_config:000000000000003c .L0 
     /tmp/ccVZQUdL.s:1966   .text.timer_channel_output_clear_config:000000000000003c .L0 
     /tmp/ccVZQUdL.s:1970   .text.timer_channel_output_clear_config:0000000000000044 .L0 
     /tmp/ccVZQUdL.s:1971   .text.timer_channel_output_clear_config:0000000000000044 .L0 
     /tmp/ccVZQUdL.s:1976   .text.timer_channel_output_clear_config:000000000000004a .L0 
     /tmp/ccVZQUdL.s:1980   .text.timer_channel_output_clear_config:000000000000004c .L0 
     /tmp/ccVZQUdL.s:1981   .text.timer_channel_output_clear_config:000000000000004c .L0 
     /tmp/ccVZQUdL.s:1985   .text.timer_channel_output_clear_config:0000000000000054 .L0 
     /tmp/ccVZQUdL.s:1986   .text.timer_channel_output_clear_config:0000000000000054 .L0 
     /tmp/ccVZQUdL.s:1991   .text.timer_channel_output_clear_config:000000000000005a .L0 
     /tmp/ccVZQUdL.s:1992   .text.timer_channel_output_clear_config:000000000000005c .L0 
     /tmp/ccVZQUdL.s:1999   .text.timer_channel_output_polarity_config:0000000000000000 timer_channel_output_polarity_config
     /tmp/ccVZQUdL.s:2002   .text.timer_channel_output_polarity_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2004   .text.timer_channel_output_polarity_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2005   .text.timer_channel_output_polarity_config:0000000000000000 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 126


     /tmp/ccVZQUdL.s:2010   .text.timer_channel_output_polarity_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:2011   .text.timer_channel_output_polarity_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:2013   .text.timer_channel_output_polarity_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:2016   .text.timer_channel_output_polarity_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:2019   .text.timer_channel_output_polarity_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:2020   .text.timer_channel_output_polarity_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:2024   .text.timer_channel_output_polarity_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:2028   .text.timer_channel_output_polarity_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:2031   .text.timer_channel_output_polarity_config:0000000000000024 .L0 
     /tmp/ccVZQUdL.s:2032   .text.timer_channel_output_polarity_config:0000000000000024 .L0 
     /tmp/ccVZQUdL.s:2038   .text.timer_channel_output_polarity_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:2039   .text.timer_channel_output_polarity_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:2041   .text.timer_channel_output_polarity_config:0000000000000030 .L0 
     /tmp/ccVZQUdL.s:2044   .text.timer_channel_output_polarity_config:0000000000000032 .L0 
     /tmp/ccVZQUdL.s:2047   .text.timer_channel_output_polarity_config:0000000000000036 .L0 
     /tmp/ccVZQUdL.s:2048   .text.timer_channel_output_polarity_config:0000000000000036 .L0 
     /tmp/ccVZQUdL.s:2054   .text.timer_channel_output_polarity_config:000000000000003a .L0 
     /tmp/ccVZQUdL.s:2055   .text.timer_channel_output_polarity_config:000000000000003a .L0 
     /tmp/ccVZQUdL.s:2059   .text.timer_channel_output_polarity_config:0000000000000040 .L0 
     /tmp/ccVZQUdL.s:2060   .text.timer_channel_output_polarity_config:0000000000000040 .L0 
     /tmp/ccVZQUdL.s:2065   .text.timer_channel_output_polarity_config:0000000000000046 .L0 
     /tmp/ccVZQUdL.s:2069   .text.timer_channel_output_polarity_config:0000000000000048 .L0 
     /tmp/ccVZQUdL.s:2070   .text.timer_channel_output_polarity_config:0000000000000048 .L0 
     /tmp/ccVZQUdL.s:2072   .text.timer_channel_output_polarity_config:000000000000004a .L0 
     /tmp/ccVZQUdL.s:2075   .text.timer_channel_output_polarity_config:000000000000004c .L0 
     /tmp/ccVZQUdL.s:2078   .text.timer_channel_output_polarity_config:0000000000000052 .L0 
     /tmp/ccVZQUdL.s:2079   .text.timer_channel_output_polarity_config:0000000000000052 .L0 
     /tmp/ccVZQUdL.s:2083   .text.timer_channel_output_polarity_config:0000000000000058 .L0 
     /tmp/ccVZQUdL.s:2084   .text.timer_channel_output_polarity_config:000000000000005a .L0 
     /tmp/ccVZQUdL.s:2091   .text.timer_channel_complementary_output_polarity_config:0000000000000000 timer_channel_complementary_output_polarity_config
     /tmp/ccVZQUdL.s:2094   .text.timer_channel_complementary_output_polarity_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2096   .text.timer_channel_complementary_output_polarity_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2097   .text.timer_channel_complementary_output_polarity_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2103   .text.timer_channel_complementary_output_polarity_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:2106   .text.timer_channel_complementary_output_polarity_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:2107   .text.timer_channel_complementary_output_polarity_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:2111   .text.timer_channel_complementary_output_polarity_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:2112   .text.timer_channel_complementary_output_polarity_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:2117   .text.timer_channel_complementary_output_polarity_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:2121   .text.timer_channel_complementary_output_polarity_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:2122   .text.timer_channel_complementary_output_polarity_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:2128   .text.timer_channel_complementary_output_polarity_config:000000000000002a .L0 
     /tmp/ccVZQUdL.s:2129   .text.timer_channel_complementary_output_polarity_config:000000000000002a .L0 
     /tmp/ccVZQUdL.s:2131   .text.timer_channel_complementary_output_polarity_config:000000000000002c .L0 
     /tmp/ccVZQUdL.s:2134   .text.timer_channel_complementary_output_polarity_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:2137   .text.timer_channel_complementary_output_polarity_config:0000000000000032 .L0 
     /tmp/ccVZQUdL.s:2138   .text.timer_channel_complementary_output_polarity_config:0000000000000032 .L0 
     /tmp/ccVZQUdL.s:2142   .text.timer_channel_complementary_output_polarity_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:2143   .text.timer_channel_complementary_output_polarity_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:2145   .text.timer_channel_complementary_output_polarity_config:0000000000000036 .L0 
     /tmp/ccVZQUdL.s:2148   .text.timer_channel_complementary_output_polarity_config:0000000000000038 .L0 
     /tmp/ccVZQUdL.s:2151   .text.timer_channel_complementary_output_polarity_config:000000000000003e .L0 
     /tmp/ccVZQUdL.s:2152   .text.timer_channel_complementary_output_polarity_config:000000000000003e .L0 
     /tmp/ccVZQUdL.s:2156   .text.timer_channel_complementary_output_polarity_config:0000000000000044 .L0 
     /tmp/ccVZQUdL.s:2157   .text.timer_channel_complementary_output_polarity_config:0000000000000046 .L0 
     /tmp/ccVZQUdL.s:2164   .text.timer_channel_output_state_config:0000000000000000 timer_channel_output_state_config
     /tmp/ccVZQUdL.s:2167   .text.timer_channel_output_state_config:0000000000000000 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 127


     /tmp/ccVZQUdL.s:2169   .text.timer_channel_output_state_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2170   .text.timer_channel_output_state_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2175   .text.timer_channel_output_state_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:2176   .text.timer_channel_output_state_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:2178   .text.timer_channel_output_state_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:2181   .text.timer_channel_output_state_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:2184   .text.timer_channel_output_state_config:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:2185   .text.timer_channel_output_state_config:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:2189   .text.timer_channel_output_state_config:000000000000001a .L0 
     /tmp/ccVZQUdL.s:2193   .text.timer_channel_output_state_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:2196   .text.timer_channel_output_state_config:0000000000000022 .L0 
     /tmp/ccVZQUdL.s:2197   .text.timer_channel_output_state_config:0000000000000022 .L0 
     /tmp/ccVZQUdL.s:2203   .text.timer_channel_output_state_config:000000000000002c .L0 
     /tmp/ccVZQUdL.s:2204   .text.timer_channel_output_state_config:000000000000002c .L0 
     /tmp/ccVZQUdL.s:2206   .text.timer_channel_output_state_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:2209   .text.timer_channel_output_state_config:0000000000000030 .L0 
     /tmp/ccVZQUdL.s:2212   .text.timer_channel_output_state_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:2213   .text.timer_channel_output_state_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:2219   .text.timer_channel_output_state_config:0000000000000038 .L0 
     /tmp/ccVZQUdL.s:2220   .text.timer_channel_output_state_config:0000000000000038 .L0 
     /tmp/ccVZQUdL.s:2224   .text.timer_channel_output_state_config:000000000000003e .L0 
     /tmp/ccVZQUdL.s:2225   .text.timer_channel_output_state_config:000000000000003e .L0 
     /tmp/ccVZQUdL.s:2230   .text.timer_channel_output_state_config:0000000000000044 .L0 
     /tmp/ccVZQUdL.s:2234   .text.timer_channel_output_state_config:0000000000000046 .L0 
     /tmp/ccVZQUdL.s:2235   .text.timer_channel_output_state_config:0000000000000046 .L0 
     /tmp/ccVZQUdL.s:2237   .text.timer_channel_output_state_config:0000000000000048 .L0 
     /tmp/ccVZQUdL.s:2240   .text.timer_channel_output_state_config:000000000000004a .L0 
     /tmp/ccVZQUdL.s:2243   .text.timer_channel_output_state_config:0000000000000050 .L0 
     /tmp/ccVZQUdL.s:2244   .text.timer_channel_output_state_config:0000000000000050 .L0 
     /tmp/ccVZQUdL.s:2248   .text.timer_channel_output_state_config:0000000000000056 .L0 
     /tmp/ccVZQUdL.s:2249   .text.timer_channel_output_state_config:0000000000000058 .L0 
     /tmp/ccVZQUdL.s:2256   .text.timer_channel_complementary_output_state_config:0000000000000000 timer_channel_complementary_output_state_config
     /tmp/ccVZQUdL.s:2259   .text.timer_channel_complementary_output_state_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2261   .text.timer_channel_complementary_output_state_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2262   .text.timer_channel_complementary_output_state_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2268   .text.timer_channel_complementary_output_state_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:2271   .text.timer_channel_complementary_output_state_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:2272   .text.timer_channel_complementary_output_state_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:2276   .text.timer_channel_complementary_output_state_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:2277   .text.timer_channel_complementary_output_state_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:2282   .text.timer_channel_complementary_output_state_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:2286   .text.timer_channel_complementary_output_state_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:2287   .text.timer_channel_complementary_output_state_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:2289   .text.timer_channel_complementary_output_state_config:0000000000000020 .L0 
     /tmp/ccVZQUdL.s:2292   .text.timer_channel_complementary_output_state_config:0000000000000022 .L0 
     /tmp/ccVZQUdL.s:2295   .text.timer_channel_complementary_output_state_config:0000000000000028 .L0 
     /tmp/ccVZQUdL.s:2296   .text.timer_channel_complementary_output_state_config:0000000000000028 .L0 
     /tmp/ccVZQUdL.s:2300   .text.timer_channel_complementary_output_state_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:2301   .text.timer_channel_complementary_output_state_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:2305   .text.timer_channel_complementary_output_state_config:0000000000000030 .L0 
     /tmp/ccVZQUdL.s:2306   .text.timer_channel_complementary_output_state_config:0000000000000030 .L0 
     /tmp/ccVZQUdL.s:2308   .text.timer_channel_complementary_output_state_config:0000000000000032 .L0 
     /tmp/ccVZQUdL.s:2311   .text.timer_channel_complementary_output_state_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:2314   .text.timer_channel_complementary_output_state_config:000000000000003a .L0 
     /tmp/ccVZQUdL.s:2315   .text.timer_channel_complementary_output_state_config:000000000000003a .L0 
     /tmp/ccVZQUdL.s:2319   .text.timer_channel_complementary_output_state_config:0000000000000040 .L0 
     /tmp/ccVZQUdL.s:2320   .text.timer_channel_complementary_output_state_config:0000000000000042 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 128


     /tmp/ccVZQUdL.s:2327   .text.timer_channel_input_struct_para_init:0000000000000000 timer_channel_input_struct_para_init
     /tmp/ccVZQUdL.s:2330   .text.timer_channel_input_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2332   .text.timer_channel_input_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2333   .text.timer_channel_input_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2334   .text.timer_channel_input_struct_para_init:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2336   .text.timer_channel_input_struct_para_init:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:2338   .text.timer_channel_input_struct_para_init:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:2339   .text.timer_channel_input_struct_para_init:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:2341   .text.timer_channel_input_struct_para_init:000000000000000a .L0 
     /tmp/ccVZQUdL.s:2342   .text.timer_channel_input_struct_para_init:000000000000000a .L0 
     /tmp/ccVZQUdL.s:2344   .text.timer_channel_input_struct_para_init:000000000000000e .L0 
     /tmp/ccVZQUdL.s:2345   .text.timer_channel_input_struct_para_init:000000000000000e .L0 
     /tmp/ccVZQUdL.s:2347   .text.timer_channel_input_struct_para_init:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:2348   .text.timer_channel_input_struct_para_init:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:2355   .text.timer_channel_input_capture_prescaler_config:0000000000000000 timer_channel_input_capture_prescaler_config
     /tmp/ccVZQUdL.s:2358   .text.timer_channel_input_capture_prescaler_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2360   .text.timer_channel_input_capture_prescaler_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2361   .text.timer_channel_input_capture_prescaler_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2366   .text.timer_channel_input_capture_prescaler_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:2367   .text.timer_channel_input_capture_prescaler_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:2373   .text.timer_channel_input_capture_prescaler_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:2374   .text.timer_channel_input_capture_prescaler_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:2376   .text.timer_channel_input_capture_prescaler_config:000000000000001a .L0 
     /tmp/ccVZQUdL.s:2379   .text.timer_channel_input_capture_prescaler_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:2382   .text.timer_channel_input_capture_prescaler_config:0000000000000020 .L0 
     /tmp/ccVZQUdL.s:2386   .text.timer_channel_input_capture_prescaler_config:0000000000000022 .L0 
     /tmp/ccVZQUdL.s:2389   .text.timer_channel_input_capture_prescaler_config:0000000000000028 .L0 
     /tmp/ccVZQUdL.s:2390   .text.timer_channel_input_capture_prescaler_config:0000000000000028 .L0 
     /tmp/ccVZQUdL.s:2396   .text.timer_channel_input_capture_prescaler_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:2397   .text.timer_channel_input_capture_prescaler_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:2399   .text.timer_channel_input_capture_prescaler_config:0000000000000036 .L0 
     /tmp/ccVZQUdL.s:2402   .text.timer_channel_input_capture_prescaler_config:0000000000000038 .L0 
     /tmp/ccVZQUdL.s:2405   .text.timer_channel_input_capture_prescaler_config:000000000000003c .L0 
     /tmp/ccVZQUdL.s:2406   .text.timer_channel_input_capture_prescaler_config:000000000000003c .L0 
     /tmp/ccVZQUdL.s:2412   .text.timer_channel_input_capture_prescaler_config:0000000000000040 .L0 
     /tmp/ccVZQUdL.s:2413   .text.timer_channel_input_capture_prescaler_config:0000000000000040 .L0 
     /tmp/ccVZQUdL.s:2417   .text.timer_channel_input_capture_prescaler_config:0000000000000046 .L0 
     /tmp/ccVZQUdL.s:2418   .text.timer_channel_input_capture_prescaler_config:0000000000000046 .L0 
     /tmp/ccVZQUdL.s:2423   .text.timer_channel_input_capture_prescaler_config:000000000000004c .L0 
     /tmp/ccVZQUdL.s:2427   .text.timer_channel_input_capture_prescaler_config:000000000000004e .L0 
     /tmp/ccVZQUdL.s:2428   .text.timer_channel_input_capture_prescaler_config:000000000000004e .L0 
     /tmp/ccVZQUdL.s:2432   .text.timer_channel_input_capture_prescaler_config:0000000000000054 .L0 
     /tmp/ccVZQUdL.s:2433   .text.timer_channel_input_capture_prescaler_config:0000000000000054 .L0 
     /tmp/ccVZQUdL.s:2438   .text.timer_channel_input_capture_prescaler_config:000000000000005a .L0 
     /tmp/ccVZQUdL.s:2439   .text.timer_channel_input_capture_prescaler_config:000000000000005c .L0 
     /tmp/ccVZQUdL.s:2446   .text.timer_input_capture_config:0000000000000000 timer_input_capture_config
     /tmp/ccVZQUdL.s:2449   .text.timer_input_capture_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2451   .text.timer_input_capture_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2452   .text.timer_input_capture_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2457   .text.timer_input_capture_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:2458   .text.timer_input_capture_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:2460   .text.timer_input_capture_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:2462   .text.timer_input_capture_config:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:2464   .text.timer_input_capture_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:2467   .text.timer_input_capture_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:2468   .text.timer_input_capture_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:2470   .text.timer_input_capture_config:000000000000001e .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 129


     /tmp/ccVZQUdL.s:2472   .text.timer_input_capture_config:0000000000000020 .L0 
     /tmp/ccVZQUdL.s:2474   .text.timer_input_capture_config:0000000000000022 .L0 
     /tmp/ccVZQUdL.s:2477   .text.timer_input_capture_config:0000000000000028 .L0 
     /tmp/ccVZQUdL.s:2478   .text.timer_input_capture_config:0000000000000028 .L0 
     /tmp/ccVZQUdL.s:2482   .text.timer_input_capture_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:2483   .text.timer_input_capture_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:2485   .text.timer_input_capture_config:0000000000000030 .L0 
     /tmp/ccVZQUdL.s:2487   .text.timer_input_capture_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:2490   .text.timer_input_capture_config:000000000000003a .L0 
     /tmp/ccVZQUdL.s:2491   .text.timer_input_capture_config:000000000000003a .L0 
     /tmp/ccVZQUdL.s:2493   .text.timer_input_capture_config:000000000000003c .L0 
     /tmp/ccVZQUdL.s:2495   .text.timer_input_capture_config:000000000000003e .L0 
     /tmp/ccVZQUdL.s:2498   .text.timer_input_capture_config:0000000000000042 .L0 
     /tmp/ccVZQUdL.s:2499   .text.timer_input_capture_config:0000000000000042 .L0 
     /tmp/ccVZQUdL.s:2505   .text.timer_input_capture_config:000000000000004c .L0 
     /tmp/ccVZQUdL.s:2506   .text.timer_input_capture_config:000000000000004c .L0 
     /tmp/ccVZQUdL.s:2510   .text.timer_input_capture_config:0000000000000052 .L0 
     /tmp/ccVZQUdL.s:2511   .text.timer_input_capture_config:0000000000000052 .L0 
     /tmp/ccVZQUdL.s:2516   .text.timer_input_capture_config:000000000000005a .L0 
     /tmp/ccVZQUdL.s:2517   .text.timer_input_capture_config:000000000000005a .L0 
     /tmp/ccVZQUdL.s:2523   .text.timer_input_capture_config:0000000000000066 .L0 
     /tmp/ccVZQUdL.s:2526   .text.timer_input_capture_config:000000000000006c .L0 
     /tmp/ccVZQUdL.s:2527   .text.timer_input_capture_config:000000000000006c .L0 
     /tmp/ccVZQUdL.s:2533   .text.timer_input_capture_config:0000000000000076 .L0 
     /tmp/ccVZQUdL.s:2534   .text.timer_input_capture_config:0000000000000076 .L0 
     /tmp/ccVZQUdL.s:2540   .text.timer_input_capture_config:0000000000000080 .L0 
     /tmp/ccVZQUdL.s:2541   .text.timer_input_capture_config:0000000000000080 .L0 
     /tmp/ccVZQUdL.s:2543   .text.timer_input_capture_config:0000000000000084 .L0 
     /tmp/ccVZQUdL.s:2545   .text.timer_input_capture_config:0000000000000086 .L0 
     /tmp/ccVZQUdL.s:2547   .text.timer_input_capture_config:000000000000008a .L0 
     /tmp/ccVZQUdL.s:2549   .text.timer_input_capture_config:000000000000008c .L0 
     /tmp/ccVZQUdL.s:2552   .text.timer_input_capture_config:0000000000000090 .L0 
     /tmp/ccVZQUdL.s:2553   .text.timer_input_capture_config:0000000000000090 .L0 
     /tmp/ccVZQUdL.s:2555   .text.timer_input_capture_config:0000000000000092 .L0 
     /tmp/ccVZQUdL.s:2557   .text.timer_input_capture_config:0000000000000094 .L0 
     /tmp/ccVZQUdL.s:2560   .text.timer_input_capture_config:000000000000009a .L0 
     /tmp/ccVZQUdL.s:2561   .text.timer_input_capture_config:000000000000009a .L0 
     /tmp/ccVZQUdL.s:2563   .text.timer_input_capture_config:000000000000009c .L0 
     /tmp/ccVZQUdL.s:2565   .text.timer_input_capture_config:00000000000000a0 .L0 
     /tmp/ccVZQUdL.s:2568   .text.timer_input_capture_config:00000000000000a4 .L0 
     /tmp/ccVZQUdL.s:2571   .text.timer_input_capture_config:00000000000000a8 .L0 
     /tmp/ccVZQUdL.s:2572   .text.timer_input_capture_config:00000000000000a8 .L0 
     /tmp/ccVZQUdL.s:2578   .text.timer_input_capture_config:00000000000000b2 .L0 
     /tmp/ccVZQUdL.s:2579   .text.timer_input_capture_config:00000000000000b2 .L0 
     /tmp/ccVZQUdL.s:2581   .text.timer_input_capture_config:00000000000000b4 .L0 
     /tmp/ccVZQUdL.s:2583   .text.timer_input_capture_config:00000000000000b6 .L0 
     /tmp/ccVZQUdL.s:2586   .text.timer_input_capture_config:00000000000000ba .L0 
     /tmp/ccVZQUdL.s:2587   .text.timer_input_capture_config:00000000000000ba .L0 
     /tmp/ccVZQUdL.s:2592   .text.timer_input_capture_config:00000000000000c2 .L0 
     /tmp/ccVZQUdL.s:2593   .text.timer_input_capture_config:00000000000000c2 .L0 
     /tmp/ccVZQUdL.s:2597   .text.timer_input_capture_config:00000000000000ca .L0 
     /tmp/ccVZQUdL.s:2598   .text.timer_input_capture_config:00000000000000ca .L0 
     /tmp/ccVZQUdL.s:2600   .text.timer_input_capture_config:00000000000000cc .L0 
     /tmp/ccVZQUdL.s:2603   .text.timer_input_capture_config:00000000000000d2 .L0 
     /tmp/ccVZQUdL.s:2606   .text.timer_input_capture_config:00000000000000d8 .L0 
     /tmp/ccVZQUdL.s:2607   .text.timer_input_capture_config:00000000000000d8 .L0 
     /tmp/ccVZQUdL.s:2609   .text.timer_input_capture_config:00000000000000da .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 130


     /tmp/ccVZQUdL.s:2611   .text.timer_input_capture_config:00000000000000de .L0 
     /tmp/ccVZQUdL.s:2613   .text.timer_input_capture_config:00000000000000e2 .L0 
     /tmp/ccVZQUdL.s:2616   .text.timer_input_capture_config:00000000000000e8 .L0 
     /tmp/ccVZQUdL.s:2617   .text.timer_input_capture_config:00000000000000e8 .L0 
     /tmp/ccVZQUdL.s:2619   .text.timer_input_capture_config:00000000000000ec .L0 
     /tmp/ccVZQUdL.s:2621   .text.timer_input_capture_config:00000000000000ee .L0 
     /tmp/ccVZQUdL.s:2623   .text.timer_input_capture_config:00000000000000f2 .L0 
     /tmp/ccVZQUdL.s:2626   .text.timer_input_capture_config:00000000000000f8 .L0 
     /tmp/ccVZQUdL.s:2627   .text.timer_input_capture_config:00000000000000f8 .L0 
     /tmp/ccVZQUdL.s:2629   .text.timer_input_capture_config:00000000000000fa .L0 
     /tmp/ccVZQUdL.s:2631   .text.timer_input_capture_config:00000000000000fc .L0 
     /tmp/ccVZQUdL.s:2634   .text.timer_input_capture_config:0000000000000100 .L0 
     /tmp/ccVZQUdL.s:2637   .text.timer_input_capture_config:0000000000000104 .L0 
     /tmp/ccVZQUdL.s:2638   .text.timer_input_capture_config:0000000000000104 .L0 
     /tmp/ccVZQUdL.s:2642   .text.timer_input_capture_config:000000000000010a .L0 
     /tmp/ccVZQUdL.s:2643   .text.timer_input_capture_config:000000000000010a .L0 
     /tmp/ccVZQUdL.s:2647   .text.timer_input_capture_config:0000000000000112 .L0 
     /tmp/ccVZQUdL.s:2648   .text.timer_input_capture_config:0000000000000112 .L0 
     /tmp/ccVZQUdL.s:2652   .text.timer_input_capture_config:0000000000000118 .L0 
     /tmp/ccVZQUdL.s:2653   .text.timer_input_capture_config:0000000000000118 .L0 
     /tmp/ccVZQUdL.s:2657   .text.timer_input_capture_config:0000000000000120 .L0 
     /tmp/ccVZQUdL.s:2658   .text.timer_input_capture_config:0000000000000120 .L0 
     /tmp/ccVZQUdL.s:2662   .text.timer_input_capture_config:0000000000000128 .L0 
     /tmp/ccVZQUdL.s:2663   .text.timer_input_capture_config:0000000000000128 .L0 
     /tmp/ccVZQUdL.s:2665   .text.timer_input_capture_config:000000000000012a .L0 
     /tmp/ccVZQUdL.s:2667   .text.timer_input_capture_config:000000000000012e .L0 
     /tmp/ccVZQUdL.s:2669   .text.timer_input_capture_config:0000000000000132 .L0 
     /tmp/ccVZQUdL.s:2672   .text.timer_input_capture_config:0000000000000136 .L0 
     /tmp/ccVZQUdL.s:2673   .text.timer_input_capture_config:0000000000000136 .L0 
     /tmp/ccVZQUdL.s:2675   .text.timer_input_capture_config:000000000000013a .L0 
     /tmp/ccVZQUdL.s:2677   .text.timer_input_capture_config:000000000000013e .L0 
     /tmp/ccVZQUdL.s:2680   .text.timer_input_capture_config:0000000000000142 .L0 
     /tmp/ccVZQUdL.s:2683   .text.timer_input_capture_config:000000000000014a .L0 
     /tmp/ccVZQUdL.s:2684   .text.timer_input_capture_config:000000000000014a .L0 
     /tmp/ccVZQUdL.s:2686   .text.timer_input_capture_config:000000000000014e .L0 
     /tmp/ccVZQUdL.s:2688   .text.timer_input_capture_config:0000000000000150 .L0 
     /tmp/ccVZQUdL.s:2691   .text.timer_input_capture_config:0000000000000156 .L0 
     /tmp/ccVZQUdL.s:2692   .text.timer_input_capture_config:0000000000000156 .L0 
     /tmp/ccVZQUdL.s:2696   .text.timer_input_capture_config:000000000000015c .L0 
     /tmp/ccVZQUdL.s:2697   .text.timer_input_capture_config:000000000000015c .L0 
     /tmp/ccVZQUdL.s:2701   .text.timer_input_capture_config:0000000000000162 .L0 
     /tmp/ccVZQUdL.s:2702   .text.timer_input_capture_config:0000000000000162 .L0 
     /tmp/ccVZQUdL.s:2706   .text.timer_input_capture_config:000000000000016a .L0 
     /tmp/ccVZQUdL.s:2707   .text.timer_input_capture_config:000000000000016a .L0 
     /tmp/ccVZQUdL.s:2711   .text.timer_input_capture_config:0000000000000170 .L0 
     /tmp/ccVZQUdL.s:2712   .text.timer_input_capture_config:0000000000000170 .L0 
     /tmp/ccVZQUdL.s:2716   .text.timer_input_capture_config:0000000000000178 .L0 
     /tmp/ccVZQUdL.s:2717   .text.timer_input_capture_config:0000000000000178 .L0 
     /tmp/ccVZQUdL.s:2719   .text.timer_input_capture_config:0000000000000180 .L0 
     /tmp/ccVZQUdL.s:2726   .text.timer_channel_capture_value_register_read:0000000000000000 timer_channel_capture_value_register_read
     /tmp/ccVZQUdL.s:2729   .text.timer_channel_capture_value_register_read:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2731   .text.timer_channel_capture_value_register_read:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2732   .text.timer_channel_capture_value_register_read:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2733   .text.timer_channel_capture_value_register_read:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2738   .text.timer_channel_capture_value_register_read:000000000000000c .L0 
     /tmp/ccVZQUdL.s:2739   .text.timer_channel_capture_value_register_read:000000000000000c .L0 
     /tmp/ccVZQUdL.s:2742   .text.timer_channel_capture_value_register_read:000000000000000e .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 131


     /tmp/ccVZQUdL.s:2746   .text.timer_channel_capture_value_register_read:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:2749   .text.timer_channel_capture_value_register_read:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:2750   .text.timer_channel_capture_value_register_read:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:2753   .text.timer_channel_capture_value_register_read:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:2754   .text.timer_channel_capture_value_register_read:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:2755   .text.timer_channel_capture_value_register_read:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:2759   .text.timer_channel_capture_value_register_read:000000000000001a .L0 
     /tmp/ccVZQUdL.s:2765   .text.timer_channel_capture_value_register_read:000000000000001e .L0 
     /tmp/ccVZQUdL.s:2766   .text.timer_channel_capture_value_register_read:000000000000001e .L0 
     /tmp/ccVZQUdL.s:2769   .text.timer_channel_capture_value_register_read:0000000000000020 .L0 
     /tmp/ccVZQUdL.s:2773   .text.timer_channel_capture_value_register_read:0000000000000022 .L0 
     /tmp/ccVZQUdL.s:2774   .text.timer_channel_capture_value_register_read:0000000000000022 .L0 
     /tmp/ccVZQUdL.s:2777   .text.timer_channel_capture_value_register_read:0000000000000024 .L0 
     /tmp/ccVZQUdL.s:2778   .text.timer_channel_capture_value_register_read:0000000000000026 .L0 
     /tmp/ccVZQUdL.s:2785   .text.timer_input_pwm_capture_config:0000000000000000 timer_input_pwm_capture_config
     /tmp/ccVZQUdL.s:2788   .text.timer_input_pwm_capture_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2790   .text.timer_input_pwm_capture_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2791   .text.timer_input_pwm_capture_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2792   .text.timer_input_pwm_capture_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2793   .text.timer_input_pwm_capture_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2794   .text.timer_input_pwm_capture_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:2796   .text.timer_input_pwm_capture_config:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:2798   .text.timer_input_pwm_capture_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:2802   .text.timer_input_pwm_capture_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:2806   .text.timer_input_pwm_capture_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:2809   .text.timer_input_pwm_capture_config:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:2811   .text.timer_input_pwm_capture_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:2813   .text.timer_input_pwm_capture_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:2815   .text.timer_input_pwm_capture_config:0000000000000020 .L0 
     /tmp/ccVZQUdL.s:2818   .text.timer_input_pwm_capture_config:0000000000000022 .L0 
     /tmp/ccVZQUdL.s:2819   .text.timer_input_pwm_capture_config:0000000000000022 .L0 
     /tmp/ccVZQUdL.s:2822   .text.timer_input_pwm_capture_config:0000000000000024 .L0 
     /tmp/ccVZQUdL.s:2823   .text.timer_input_pwm_capture_config:0000000000000024 .L0 
     /tmp/ccVZQUdL.s:2827   .text.timer_input_pwm_capture_config:0000000000000026 .L0 
     /tmp/ccVZQUdL.s:2831   .text.timer_input_pwm_capture_config:000000000000002a .L0 
     /tmp/ccVZQUdL.s:2833   .text.timer_input_pwm_capture_config:000000000000002c .L0 
     /tmp/ccVZQUdL.s:2834   .text.timer_input_pwm_capture_config:000000000000002c .L0 
     /tmp/ccVZQUdL.s:2837   .text.timer_input_pwm_capture_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:2839   .text.timer_input_pwm_capture_config:0000000000000030 .L0 
     /tmp/ccVZQUdL.s:2841   .text.timer_input_pwm_capture_config:0000000000000032 .L0 
     /tmp/ccVZQUdL.s:2844   .text.timer_input_pwm_capture_config:0000000000000036 .L0 
     /tmp/ccVZQUdL.s:2845   .text.timer_input_pwm_capture_config:0000000000000036 .L0 
     /tmp/ccVZQUdL.s:2849   .text.timer_input_pwm_capture_config:000000000000003c .L0 
     /tmp/ccVZQUdL.s:2850   .text.timer_input_pwm_capture_config:000000000000003c .L0 
     /tmp/ccVZQUdL.s:2854   .text.timer_input_pwm_capture_config:0000000000000042 .L0 
     /tmp/ccVZQUdL.s:2855   .text.timer_input_pwm_capture_config:0000000000000042 .L0 
     /tmp/ccVZQUdL.s:2859   .text.timer_input_pwm_capture_config:0000000000000048 .L0 
     /tmp/ccVZQUdL.s:2860   .text.timer_input_pwm_capture_config:0000000000000048 .L0 
     /tmp/ccVZQUdL.s:2864   .text.timer_input_pwm_capture_config:000000000000004e .L0 
     /tmp/ccVZQUdL.s:2865   .text.timer_input_pwm_capture_config:000000000000004e .L0 
     /tmp/ccVZQUdL.s:2869   .text.timer_input_pwm_capture_config:0000000000000056 .L0 
     /tmp/ccVZQUdL.s:2870   .text.timer_input_pwm_capture_config:0000000000000056 .L0 
     /tmp/ccVZQUdL.s:2874   .text.timer_input_pwm_capture_config:0000000000000060 .L0 
     /tmp/ccVZQUdL.s:2875   .text.timer_input_pwm_capture_config:0000000000000060 .L0 
     /tmp/ccVZQUdL.s:2882   .text.timer_input_pwm_capture_config:0000000000000068 .L0 
     /tmp/ccVZQUdL.s:2883   .text.timer_input_pwm_capture_config:0000000000000068 .L0 
     /tmp/ccVZQUdL.s:2884   .text.timer_input_pwm_capture_config:0000000000000068 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 132


     /tmp/ccVZQUdL.s:2885   .text.timer_input_pwm_capture_config:0000000000000068 .L0 
     /tmp/ccVZQUdL.s:2889   .text.timer_input_pwm_capture_config:000000000000006e .L0 
     /tmp/ccVZQUdL.s:2890   .text.timer_input_pwm_capture_config:000000000000006e .L0 
     /tmp/ccVZQUdL.s:2897   .text.timer_input_pwm_capture_config:0000000000000078 .L0 
     /tmp/ccVZQUdL.s:2898   .text.timer_input_pwm_capture_config:0000000000000078 .L0 
     /tmp/ccVZQUdL.s:2899   .text.timer_input_pwm_capture_config:0000000000000078 .L0 
     /tmp/ccVZQUdL.s:2903   .text.timer_input_pwm_capture_config:000000000000007e .L0 
     /tmp/ccVZQUdL.s:2904   .text.timer_input_pwm_capture_config:000000000000007e .L0 
     /tmp/ccVZQUdL.s:2908   .text.timer_input_pwm_capture_config:0000000000000086 .L0 
     /tmp/ccVZQUdL.s:2909   .text.timer_input_pwm_capture_config:0000000000000086 .L0 
     /tmp/ccVZQUdL.s:2913   .text.timer_input_pwm_capture_config:000000000000008c .L0 
     /tmp/ccVZQUdL.s:2914   .text.timer_input_pwm_capture_config:000000000000008c .L0 
     /tmp/ccVZQUdL.s:2916   .text.timer_input_pwm_capture_config:000000000000008e .L0 
     /tmp/ccVZQUdL.s:2919   .text.timer_input_pwm_capture_config:0000000000000092 .L0 
     /tmp/ccVZQUdL.s:2922   .text.timer_input_pwm_capture_config:0000000000000098 .L0 
     /tmp/ccVZQUdL.s:2923   .text.timer_input_pwm_capture_config:0000000000000098 .L0 
     /tmp/ccVZQUdL.s:2927   .text.timer_input_pwm_capture_config:000000000000009e .L0 
     /tmp/ccVZQUdL.s:2928   .text.timer_input_pwm_capture_config:000000000000009e .L0 
     /tmp/ccVZQUdL.s:2932   .text.timer_input_pwm_capture_config:00000000000000a4 .L0 
     /tmp/ccVZQUdL.s:2933   .text.timer_input_pwm_capture_config:00000000000000a4 .L0 
     /tmp/ccVZQUdL.s:2937   .text.timer_input_pwm_capture_config:00000000000000ac .L0 
     /tmp/ccVZQUdL.s:2938   .text.timer_input_pwm_capture_config:00000000000000ac .L0 
     /tmp/ccVZQUdL.s:2942   .text.timer_input_pwm_capture_config:00000000000000ae .L0 
     /tmp/ccVZQUdL.s:2947   .text.timer_input_pwm_capture_config:00000000000000b4 .L0 
     /tmp/ccVZQUdL.s:2953   .text.timer_input_pwm_capture_config:00000000000000ba .L0 
     /tmp/ccVZQUdL.s:2954   .text.timer_input_pwm_capture_config:00000000000000ba .L0 
     /tmp/ccVZQUdL.s:2955   .text.timer_input_pwm_capture_config:00000000000000ba .L0 
     /tmp/ccVZQUdL.s:2956   .text.timer_input_pwm_capture_config:00000000000000ba .L0 
     /tmp/ccVZQUdL.s:2960   .text.timer_input_pwm_capture_config:00000000000000c0 .L0 
     /tmp/ccVZQUdL.s:2961   .text.timer_input_pwm_capture_config:00000000000000c0 .L0 
     /tmp/ccVZQUdL.s:2965   .text.timer_input_pwm_capture_config:00000000000000c8 .L0 
     /tmp/ccVZQUdL.s:2971   .text.timer_input_pwm_capture_config:00000000000000ca .L0 
     /tmp/ccVZQUdL.s:2972   .text.timer_input_pwm_capture_config:00000000000000ca .L0 
     /tmp/ccVZQUdL.s:2975   .text.timer_input_pwm_capture_config:00000000000000cc .L0 
     /tmp/ccVZQUdL.s:2977   .text.timer_input_pwm_capture_config:00000000000000ce .L0 
     /tmp/ccVZQUdL.s:2979   .text.timer_input_pwm_capture_config:00000000000000d0 .L0 
     /tmp/ccVZQUdL.s:2982   .text.timer_input_pwm_capture_config:00000000000000d4 .L0 
     /tmp/ccVZQUdL.s:2983   .text.timer_input_pwm_capture_config:00000000000000d4 .L0 
     /tmp/ccVZQUdL.s:2987   .text.timer_input_pwm_capture_config:00000000000000dc .L0 
     /tmp/ccVZQUdL.s:2988   .text.timer_input_pwm_capture_config:00000000000000dc .L0 
     /tmp/ccVZQUdL.s:2992   .text.timer_input_pwm_capture_config:00000000000000e2 .L0 
     /tmp/ccVZQUdL.s:2993   .text.timer_input_pwm_capture_config:00000000000000e2 .L0 
     /tmp/ccVZQUdL.s:2997   .text.timer_input_pwm_capture_config:00000000000000ea .L0 
     /tmp/ccVZQUdL.s:2998   .text.timer_input_pwm_capture_config:00000000000000ea .L0 
     /tmp/ccVZQUdL.s:3002   .text.timer_input_pwm_capture_config:00000000000000f0 .L0 
     /tmp/ccVZQUdL.s:3003   .text.timer_input_pwm_capture_config:00000000000000f0 .L0 
     /tmp/ccVZQUdL.s:3009   .text.timer_input_pwm_capture_config:00000000000000fa .L0 
     /tmp/ccVZQUdL.s:3010   .text.timer_input_pwm_capture_config:00000000000000fa .L0 
     /tmp/ccVZQUdL.s:3014   .text.timer_input_pwm_capture_config:00000000000000fc .L0 
     /tmp/ccVZQUdL.s:3019   .text.timer_input_pwm_capture_config:0000000000000102 .L0 
     /tmp/ccVZQUdL.s:3022   .text.timer_input_pwm_capture_config:0000000000000108 .L0 
     /tmp/ccVZQUdL.s:3023   .text.timer_input_pwm_capture_config:0000000000000108 .L0 
     /tmp/ccVZQUdL.s:3030   .text.timer_input_pwm_capture_config:0000000000000110 .L0 
     /tmp/ccVZQUdL.s:3031   .text.timer_input_pwm_capture_config:0000000000000110 .L0 
     /tmp/ccVZQUdL.s:3032   .text.timer_input_pwm_capture_config:0000000000000110 .L0 
     /tmp/ccVZQUdL.s:3033   .text.timer_input_pwm_capture_config:0000000000000110 .L0 
     /tmp/ccVZQUdL.s:3037   .text.timer_input_pwm_capture_config:0000000000000116 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 133


     /tmp/ccVZQUdL.s:3038   .text.timer_input_pwm_capture_config:0000000000000116 .L0 
     /tmp/ccVZQUdL.s:3045   .text.timer_input_pwm_capture_config:000000000000011e .L0 
     /tmp/ccVZQUdL.s:3046   .text.timer_input_pwm_capture_config:000000000000011e .L0 
     /tmp/ccVZQUdL.s:3047   .text.timer_input_pwm_capture_config:000000000000011e .L0 
     /tmp/ccVZQUdL.s:3051   .text.timer_input_pwm_capture_config:0000000000000124 .L0 
     /tmp/ccVZQUdL.s:3052   .text.timer_input_pwm_capture_config:0000000000000124 .L0 
     /tmp/ccVZQUdL.s:3056   .text.timer_input_pwm_capture_config:000000000000012a .L0 
     /tmp/ccVZQUdL.s:3057   .text.timer_input_pwm_capture_config:000000000000012a .L0 
     /tmp/ccVZQUdL.s:3061   .text.timer_input_pwm_capture_config:0000000000000130 .L0 
     /tmp/ccVZQUdL.s:3062   .text.timer_input_pwm_capture_config:0000000000000130 .L0 
     /tmp/ccVZQUdL.s:3066   .text.timer_input_pwm_capture_config:0000000000000136 .L0 
     /tmp/ccVZQUdL.s:3067   .text.timer_input_pwm_capture_config:0000000000000136 .L0 
     /tmp/ccVZQUdL.s:3071   .text.timer_input_pwm_capture_config:000000000000013c .L0 
     /tmp/ccVZQUdL.s:3072   .text.timer_input_pwm_capture_config:000000000000013c .L0 
     /tmp/ccVZQUdL.s:3076   .text.timer_input_pwm_capture_config:0000000000000144 .L0 
     /tmp/ccVZQUdL.s:3077   .text.timer_input_pwm_capture_config:0000000000000144 .L0 
     /tmp/ccVZQUdL.s:3081   .text.timer_input_pwm_capture_config:000000000000014e .L0 
     /tmp/ccVZQUdL.s:3082   .text.timer_input_pwm_capture_config:000000000000014e .L0 
     /tmp/ccVZQUdL.s:3089   .text.timer_input_pwm_capture_config:0000000000000156 .L0 
     /tmp/ccVZQUdL.s:3090   .text.timer_input_pwm_capture_config:0000000000000156 .L0 
     /tmp/ccVZQUdL.s:3091   .text.timer_input_pwm_capture_config:0000000000000156 .L0 
     /tmp/ccVZQUdL.s:3092   .text.timer_input_pwm_capture_config:0000000000000156 .L0 
     /tmp/ccVZQUdL.s:3096   .text.timer_input_pwm_capture_config:000000000000015c .L0 
     /tmp/ccVZQUdL.s:3097   .text.timer_input_pwm_capture_config:000000000000015c .L0 
     /tmp/ccVZQUdL.s:3104   .text.timer_input_pwm_capture_config:0000000000000166 .L0 
     /tmp/ccVZQUdL.s:3105   .text.timer_input_pwm_capture_config:0000000000000166 .L0 
     /tmp/ccVZQUdL.s:3106   .text.timer_input_pwm_capture_config:0000000000000168 .L0 
     /tmp/ccVZQUdL.s:3113   .text.timer_hall_mode_config:0000000000000000 timer_hall_mode_config
     /tmp/ccVZQUdL.s:3116   .text.timer_hall_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3118   .text.timer_hall_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3119   .text.timer_hall_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3120   .text.timer_hall_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3123   .text.timer_hall_mode_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3124   .text.timer_hall_mode_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3126   .text.timer_hall_mode_config:000000000000000a .L0 
     /tmp/ccVZQUdL.s:3127   .text.timer_hall_mode_config:000000000000000a .L0 
     /tmp/ccVZQUdL.s:3132   .text.timer_hall_mode_config:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:3133   .text.timer_hall_mode_config:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:3136   .text.timer_hall_mode_config:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:3137   .text.timer_hall_mode_config:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:3141   .text.timer_hall_mode_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:3148   .text.timer_input_trigger_source_select:0000000000000000 timer_input_trigger_source_select
     /tmp/ccVZQUdL.s:3151   .text.timer_input_trigger_source_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3153   .text.timer_input_trigger_source_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3154   .text.timer_input_trigger_source_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3155   .text.timer_input_trigger_source_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3159   .text.timer_input_trigger_source_select:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3160   .text.timer_input_trigger_source_select:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3164   .text.timer_input_trigger_source_select:000000000000000e .L0 
     /tmp/ccVZQUdL.s:3165   .text.timer_input_trigger_source_select:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:3172   .text.timer_master_output_trigger_source_select:0000000000000000 timer_master_output_trigger_source_select
     /tmp/ccVZQUdL.s:3175   .text.timer_master_output_trigger_source_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3177   .text.timer_master_output_trigger_source_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3178   .text.timer_master_output_trigger_source_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3179   .text.timer_master_output_trigger_source_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3183   .text.timer_master_output_trigger_source_select:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3184   .text.timer_master_output_trigger_source_select:0000000000000008 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 134


     /tmp/ccVZQUdL.s:3188   .text.timer_master_output_trigger_source_select:000000000000000e .L0 
     /tmp/ccVZQUdL.s:3189   .text.timer_master_output_trigger_source_select:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:3196   .text.timer_slave_mode_select:0000000000000000 timer_slave_mode_select
     /tmp/ccVZQUdL.s:3199   .text.timer_slave_mode_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3201   .text.timer_slave_mode_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3202   .text.timer_slave_mode_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3203   .text.timer_slave_mode_select:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3207   .text.timer_slave_mode_select:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:3208   .text.timer_slave_mode_select:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:3212   .text.timer_slave_mode_select:000000000000000c .L0 
     /tmp/ccVZQUdL.s:3213   .text.timer_slave_mode_select:000000000000000e .L0 
     /tmp/ccVZQUdL.s:3220   .text.timer_master_slave_mode_config:0000000000000000 timer_master_slave_mode_config
     /tmp/ccVZQUdL.s:3223   .text.timer_master_slave_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3225   .text.timer_master_slave_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3226   .text.timer_master_slave_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3227   .text.timer_master_slave_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3230   .text.timer_master_slave_mode_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3231   .text.timer_master_slave_mode_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3233   .text.timer_master_slave_mode_config:000000000000000a .L0 
     /tmp/ccVZQUdL.s:3234   .text.timer_master_slave_mode_config:000000000000000a .L0 
     /tmp/ccVZQUdL.s:3239   .text.timer_master_slave_mode_config:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:3240   .text.timer_master_slave_mode_config:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:3243   .text.timer_master_slave_mode_config:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:3244   .text.timer_master_slave_mode_config:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:3248   .text.timer_master_slave_mode_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:3255   .text.timer_external_trigger_config:0000000000000000 timer_external_trigger_config
     /tmp/ccVZQUdL.s:3258   .text.timer_external_trigger_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3260   .text.timer_external_trigger_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3261   .text.timer_external_trigger_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3262   .text.timer_external_trigger_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3268   .text.timer_external_trigger_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:3269   .text.timer_external_trigger_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:3271   .text.timer_external_trigger_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:3274   .text.timer_external_trigger_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:3277   .text.timer_external_trigger_config:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:3280   .text.timer_external_trigger_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:3281   .text.timer_external_trigger_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:3285   .text.timer_external_trigger_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:3286   .text.timer_external_trigger_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:3293   .text.timer_quadrature_decoder_mode_config:0000000000000000 timer_quadrature_decoder_mode_config
     /tmp/ccVZQUdL.s:3296   .text.timer_quadrature_decoder_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3298   .text.timer_quadrature_decoder_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3299   .text.timer_quadrature_decoder_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3300   .text.timer_quadrature_decoder_mode_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3302   .text.timer_quadrature_decoder_mode_config:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:3305   .text.timer_quadrature_decoder_mode_config:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:3307   .text.timer_quadrature_decoder_mode_config:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:3310   .text.timer_quadrature_decoder_mode_config:000000000000000a .L0 
     /tmp/ccVZQUdL.s:3311   .text.timer_quadrature_decoder_mode_config:000000000000000a .L0 
     /tmp/ccVZQUdL.s:3315   .text.timer_quadrature_decoder_mode_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:3316   .text.timer_quadrature_decoder_mode_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:3320   .text.timer_quadrature_decoder_mode_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:3321   .text.timer_quadrature_decoder_mode_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:3325   .text.timer_quadrature_decoder_mode_config:0000000000000020 .L0 
     /tmp/ccVZQUdL.s:3326   .text.timer_quadrature_decoder_mode_config:0000000000000020 .L0 
     /tmp/ccVZQUdL.s:3330   .text.timer_quadrature_decoder_mode_config:0000000000000026 .L0 
     /tmp/ccVZQUdL.s:3331   .text.timer_quadrature_decoder_mode_config:0000000000000026 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 135


     /tmp/ccVZQUdL.s:3335   .text.timer_quadrature_decoder_mode_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:3336   .text.timer_quadrature_decoder_mode_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:3341   .text.timer_quadrature_decoder_mode_config:0000000000000034 .L0 
     /tmp/ccVZQUdL.s:3342   .text.timer_quadrature_decoder_mode_config:0000000000000036 .L0 
     /tmp/ccVZQUdL.s:3349   .text.timer_internal_clock_config:0000000000000000 timer_internal_clock_config
     /tmp/ccVZQUdL.s:3352   .text.timer_internal_clock_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3354   .text.timer_internal_clock_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3355   .text.timer_internal_clock_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3356   .text.timer_internal_clock_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3360   .text.timer_internal_clock_config:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:3361   .text.timer_internal_clock_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3368   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 timer_internal_trigger_as_external_clock_config
     /tmp/ccVZQUdL.s:3371   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3373   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3376   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3377   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3380   .text.timer_internal_trigger_as_external_clock_config:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:3381   .text.timer_internal_trigger_as_external_clock_config:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:3384   .text.timer_internal_trigger_as_external_clock_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3385   .text.timer_internal_trigger_as_external_clock_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3393   .text.timer_internal_trigger_as_external_clock_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:3394   .text.timer_internal_trigger_as_external_clock_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:3398   .text.timer_internal_trigger_as_external_clock_config:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:3399   .text.timer_internal_trigger_as_external_clock_config:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:3403   .text.timer_internal_trigger_as_external_clock_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:3404   .text.timer_internal_trigger_as_external_clock_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:3411   .text.timer_external_trigger_as_external_clock_config:0000000000000000 timer_external_trigger_as_external_clock_config
     /tmp/ccVZQUdL.s:3414   .text.timer_external_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3416   .text.timer_external_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3417   .text.timer_external_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3418   .text.timer_external_trigger_as_external_clock_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3421   .text.timer_external_trigger_as_external_clock_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3422   .text.timer_external_trigger_as_external_clock_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3424   .text.timer_external_trigger_as_external_clock_config:000000000000000a .L0 
     /tmp/ccVZQUdL.s:3427   .text.timer_external_trigger_as_external_clock_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:3430   .text.timer_external_trigger_as_external_clock_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:3431   .text.timer_external_trigger_as_external_clock_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:3435   .text.timer_external_trigger_as_external_clock_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:3436   .text.timer_external_trigger_as_external_clock_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:3441   .text.timer_external_trigger_as_external_clock_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:3442   .text.timer_external_trigger_as_external_clock_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:3446   .text.timer_external_trigger_as_external_clock_config:0000000000000022 .L0 
     /tmp/ccVZQUdL.s:3447   .text.timer_external_trigger_as_external_clock_config:0000000000000022 .L0 
     /tmp/ccVZQUdL.s:3451   .text.timer_external_trigger_as_external_clock_config:000000000000002a .L0 
     /tmp/ccVZQUdL.s:3452   .text.timer_external_trigger_as_external_clock_config:000000000000002a .L0 
     /tmp/ccVZQUdL.s:3456   .text.timer_external_trigger_as_external_clock_config:0000000000000032 .L0 
     /tmp/ccVZQUdL.s:3457   .text.timer_external_trigger_as_external_clock_config:0000000000000032 .L0 
     /tmp/ccVZQUdL.s:3461   .text.timer_external_trigger_as_external_clock_config:0000000000000038 .L0 
     /tmp/ccVZQUdL.s:3462   .text.timer_external_trigger_as_external_clock_config:0000000000000038 .L0 
     /tmp/ccVZQUdL.s:3470   .text.timer_external_trigger_as_external_clock_config:0000000000000040 .L0 
     /tmp/ccVZQUdL.s:3471   .text.timer_external_trigger_as_external_clock_config:0000000000000040 .L0 
     /tmp/ccVZQUdL.s:3472   .text.timer_external_trigger_as_external_clock_config:0000000000000040 .L0 
     /tmp/ccVZQUdL.s:3476   .text.timer_external_trigger_as_external_clock_config:0000000000000048 .L0 
     /tmp/ccVZQUdL.s:3477   .text.timer_external_trigger_as_external_clock_config:0000000000000048 .L0 
     /tmp/ccVZQUdL.s:3485   .text.timer_external_trigger_as_external_clock_config:000000000000004e .L0 
     /tmp/ccVZQUdL.s:3486   .text.timer_external_trigger_as_external_clock_config:000000000000004e .L0 
     /tmp/ccVZQUdL.s:3490   .text.timer_external_trigger_as_external_clock_config:0000000000000054 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 136


     /tmp/ccVZQUdL.s:3491   .text.timer_external_trigger_as_external_clock_config:0000000000000054 .L0 
     /tmp/ccVZQUdL.s:3495   .text.timer_external_trigger_as_external_clock_config:000000000000005c .L0 
     /tmp/ccVZQUdL.s:3499   .text.timer_external_trigger_as_external_clock_config:000000000000005e .L0 
     /tmp/ccVZQUdL.s:3500   .text.timer_external_trigger_as_external_clock_config:000000000000005e .L0 
     /tmp/ccVZQUdL.s:3502   .text.timer_external_trigger_as_external_clock_config:0000000000000060 .L0 
     /tmp/ccVZQUdL.s:3505   .text.timer_external_trigger_as_external_clock_config:0000000000000062 .L0 
     /tmp/ccVZQUdL.s:3507   .text.timer_external_trigger_as_external_clock_config:0000000000000064 .L0 
     /tmp/ccVZQUdL.s:3510   .text.timer_external_trigger_as_external_clock_config:0000000000000068 .L0 
     /tmp/ccVZQUdL.s:3511   .text.timer_external_trigger_as_external_clock_config:0000000000000068 .L0 
     /tmp/ccVZQUdL.s:3513   .text.timer_external_trigger_as_external_clock_config:000000000000006a .L0 
     /tmp/ccVZQUdL.s:3515   .text.timer_external_trigger_as_external_clock_config:000000000000006c .L0 
     /tmp/ccVZQUdL.s:3518   .text.timer_external_trigger_as_external_clock_config:000000000000006e .L0 
     /tmp/ccVZQUdL.s:3521   .text.timer_external_trigger_as_external_clock_config:0000000000000074 .L0 
     /tmp/ccVZQUdL.s:3522   .text.timer_external_trigger_as_external_clock_config:0000000000000074 .L0 
     /tmp/ccVZQUdL.s:3526   .text.timer_external_trigger_as_external_clock_config:000000000000007a .L0 
     /tmp/ccVZQUdL.s:3527   .text.timer_external_trigger_as_external_clock_config:000000000000007a .L0 
     /tmp/ccVZQUdL.s:3531   .text.timer_external_trigger_as_external_clock_config:0000000000000082 .L0 
     /tmp/ccVZQUdL.s:3532   .text.timer_external_trigger_as_external_clock_config:0000000000000082 .L0 
     /tmp/ccVZQUdL.s:3536   .text.timer_external_trigger_as_external_clock_config:000000000000008a .L0 
     /tmp/ccVZQUdL.s:3537   .text.timer_external_trigger_as_external_clock_config:000000000000008a .L0 
     /tmp/ccVZQUdL.s:3541   .text.timer_external_trigger_as_external_clock_config:0000000000000090 .L0 
     /tmp/ccVZQUdL.s:3542   .text.timer_external_trigger_as_external_clock_config:0000000000000090 .L0 
     /tmp/ccVZQUdL.s:3546   .text.timer_external_trigger_as_external_clock_config:0000000000000096 .L0 
     /tmp/ccVZQUdL.s:3547   .text.timer_external_trigger_as_external_clock_config:0000000000000096 .L0 
     /tmp/ccVZQUdL.s:3551   .text.timer_external_trigger_as_external_clock_config:00000000000000a0 .L0 
     /tmp/ccVZQUdL.s:3558   .text.timer_external_clock_mode0_config:0000000000000000 timer_external_clock_mode0_config
     /tmp/ccVZQUdL.s:3561   .text.timer_external_clock_mode0_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3563   .text.timer_external_clock_mode0_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3566   .text.timer_external_clock_mode0_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3567   .text.timer_external_clock_mode0_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3573   .text.timer_external_clock_mode0_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:3576   .text.timer_external_clock_mode0_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:3579   .text.timer_external_clock_mode0_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:3582   .text.timer_external_clock_mode0_config:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:3585   .text.timer_external_clock_mode0_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:3587   .text.timer_external_clock_mode0_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:3588   .text.timer_external_clock_mode0_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:3589   .text.timer_external_clock_mode0_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:3590   .text.timer_external_clock_mode0_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:3596   .text.timer_external_clock_mode0_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:3597   .text.timer_external_clock_mode0_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:3601   .text.timer_external_clock_mode0_config:0000000000000024 .L0 
     /tmp/ccVZQUdL.s:3602   .text.timer_external_clock_mode0_config:0000000000000024 .L0 
     /tmp/ccVZQUdL.s:3606   .text.timer_external_clock_mode0_config:000000000000002c .L0 
     /tmp/ccVZQUdL.s:3607   .text.timer_external_clock_mode0_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:3614   .text.timer_external_clock_mode1_config:0000000000000000 timer_external_clock_mode1_config
     /tmp/ccVZQUdL.s:3617   .text.timer_external_clock_mode1_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3619   .text.timer_external_clock_mode1_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3622   .text.timer_external_clock_mode1_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3623   .text.timer_external_clock_mode1_config:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3629   .text.timer_external_clock_mode1_config:000000000000000c .L0 
     /tmp/ccVZQUdL.s:3632   .text.timer_external_clock_mode1_config:000000000000000e .L0 
     /tmp/ccVZQUdL.s:3635   .text.timer_external_clock_mode1_config:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:3638   .text.timer_external_clock_mode1_config:0000000000000012 .L0 
     /tmp/ccVZQUdL.s:3641   .text.timer_external_clock_mode1_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:3643   .text.timer_external_clock_mode1_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:3644   .text.timer_external_clock_mode1_config:0000000000000018 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 137


     /tmp/ccVZQUdL.s:3647   .text.timer_external_clock_mode1_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:3648   .text.timer_external_clock_mode1_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:3652   .text.timer_external_clock_mode1_config:000000000000001a .L0 
     /tmp/ccVZQUdL.s:3658   .text.timer_external_clock_mode1_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:3659   .text.timer_external_clock_mode1_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:3663   .text.timer_external_clock_mode1_config:0000000000000024 .L0 
     /tmp/ccVZQUdL.s:3664   .text.timer_external_clock_mode1_config:0000000000000026 .L0 
     /tmp/ccVZQUdL.s:3671   .text.timer_external_clock_mode1_disable:0000000000000000 timer_external_clock_mode1_disable
     /tmp/ccVZQUdL.s:3674   .text.timer_external_clock_mode1_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3676   .text.timer_external_clock_mode1_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3677   .text.timer_external_clock_mode1_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3678   .text.timer_external_clock_mode1_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3684   .text.timer_external_clock_mode1_disable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:3685   .text.timer_external_clock_mode1_disable:000000000000000c .L0 
     /tmp/ccVZQUdL.s:3692   .text.timer_interrupt_enable:0000000000000000 timer_interrupt_enable
     /tmp/ccVZQUdL.s:3695   .text.timer_interrupt_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3697   .text.timer_interrupt_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3698   .text.timer_interrupt_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3699   .text.timer_interrupt_enable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3703   .text.timer_interrupt_enable:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:3704   .text.timer_interrupt_enable:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3711   .text.timer_interrupt_disable:0000000000000000 timer_interrupt_disable
     /tmp/ccVZQUdL.s:3714   .text.timer_interrupt_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3716   .text.timer_interrupt_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3717   .text.timer_interrupt_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3718   .text.timer_interrupt_disable:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3720   .text.timer_interrupt_disable:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:3723   .text.timer_interrupt_disable:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:3727   .text.timer_interrupt_disable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:3728   .text.timer_interrupt_disable:000000000000000c .L0 
     /tmp/ccVZQUdL.s:3735   .text.timer_interrupt_flag_get:0000000000000000 timer_interrupt_flag_get
     /tmp/ccVZQUdL.s:3738   .text.timer_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3740   .text.timer_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3741   .text.timer_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3742   .text.timer_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3743   .text.timer_interrupt_flag_get:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3745   .text.timer_interrupt_flag_get:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:3748   .text.timer_interrupt_flag_get:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:3749   .text.timer_interrupt_flag_get:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:3751   .text.timer_interrupt_flag_get:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:3753   .text.timer_interrupt_flag_get:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3756   .text.timer_interrupt_flag_get:000000000000000a .L0 
     /tmp/ccVZQUdL.s:3760   .text.timer_interrupt_flag_get:000000000000000e .L0 
     /tmp/ccVZQUdL.s:3761   .text.timer_interrupt_flag_get:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:3768   .text.timer_interrupt_flag_clear:0000000000000000 timer_interrupt_flag_clear
     /tmp/ccVZQUdL.s:3771   .text.timer_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3773   .text.timer_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3774   .text.timer_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3775   .text.timer_interrupt_flag_clear:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3778   .text.timer_interrupt_flag_clear:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:3780   .text.timer_interrupt_flag_clear:0000000000000006 .L0 
     /tmp/ccVZQUdL.s:3781   .text.timer_interrupt_flag_clear:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3788   .text.timer_flag_get:0000000000000000 timer_flag_get
     /tmp/ccVZQUdL.s:3791   .text.timer_flag_get:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3793   .text.timer_flag_get:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3794   .text.timer_flag_get:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3795   .text.timer_flag_get:0000000000000000 .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 138


     /tmp/ccVZQUdL.s:3798   .text.timer_flag_get:0000000000000002 .L0 
     /tmp/ccVZQUdL.s:3800   .text.timer_flag_get:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:3802   .text.timer_flag_get:000000000000000a .L0 
     /tmp/ccVZQUdL.s:3809   .text.timer_flag_clear:0000000000000000 timer_flag_clear
     /tmp/ccVZQUdL.s:3811   .text.timer_flag_clear:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:3815   .text.timer_flag_clear:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:212    .text.timer_deinit:000000000000010e .L0 
     /tmp/ccVZQUdL.s:245    .text.timer_struct_para_init:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:376    .text.timer_init:00000000000000ae .L0 
     /tmp/ccVZQUdL.s:395    .text.timer_enable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:414    .text.timer_disable:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:433    .text.timer_auto_reload_shadow_enable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:452    .text.timer_auto_reload_shadow_disable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:471    .text.timer_update_event_enable:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:490    .text.timer_update_event_disable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:515    .text.timer_counter_alignment:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:534    .text.timer_counter_up_direction:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:553    .text.timer_counter_down_direction:000000000000000a .L0 
     /tmp/ccVZQUdL.s:582    .text.timer_prescaler_config:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:599    .text.timer_repetition_value_config:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:616    .text.timer_autoreload_value_config:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:633    .text.timer_counter_value_config:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:653    .text.timer_counter_read:0000000000000004 .L0 
     /tmp/ccVZQUdL.s:676    .text.timer_prescaler_read:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:711    .text.timer_single_pulse_mode_config:000000000000001a .L0 
     /tmp/ccVZQUdL.s:746    .text.timer_update_source_config:000000000000001a .L0 
     /tmp/ccVZQUdL.s:766    .text.timer_dma_enable:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:789    .text.timer_dma_disable:000000000000000c .L0 
     /tmp/ccVZQUdL.s:824    .text.timer_channel_dma_request_source_select:000000000000001a .L0 
     /tmp/ccVZQUdL.s:854    .text.timer_dma_transfer_config:0000000000000016 .L0 
     /tmp/ccVZQUdL.s:874    .text.timer_event_software_generate:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:909    .text.timer_break_struct_para_init:000000000000001e .L0 
     /tmp/ccVZQUdL.s:942    .text.timer_break_config:0000000000000032 .L0 
     /tmp/ccVZQUdL.s:962    .text.timer_break_enable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:983    .text.timer_break_disable:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1003   .text.timer_automatic_output_enable:000000000000000a .L0 
     /tmp/ccVZQUdL.s:1024   .text.timer_automatic_output_disable:000000000000000c .L0 
     /tmp/ccVZQUdL.s:1057   .text.timer_primary_output_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:1087   .text.timer_channel_control_shadow_config:0000000000000018 .L0 
     /tmp/ccVZQUdL.s:1124   .text.timer_channel_control_shadow_update_config:000000000000001c .L0 
     /tmp/ccVZQUdL.s:1156   .text.timer_channel_output_struct_para_init:000000000000001a .L0 
     /tmp/ccVZQUdL.s:1589   .text.timer_channel_output_config:0000000000000258 .L0 
     /tmp/ccVZQUdL.s:1680   .text.timer_channel_output_mode_config:000000000000005c .L0 
     /tmp/ccVZQUdL.s:1726   .text.timer_channel_output_pulse_value_config:0000000000000024 .L0 
     /tmp/ccVZQUdL.s:1817   .text.timer_channel_output_shadow_config:000000000000005c .L0 
     /tmp/ccVZQUdL.s:1904   .text.timer_channel_output_fast_config:0000000000000054 .L0 
     /tmp/ccVZQUdL.s:1995   .text.timer_channel_output_clear_config:000000000000005c .L0 
     /tmp/ccVZQUdL.s:2087   .text.timer_channel_output_polarity_config:000000000000005a .L0 
     /tmp/ccVZQUdL.s:2160   .text.timer_channel_complementary_output_polarity_config:0000000000000046 .L0 
     /tmp/ccVZQUdL.s:2252   .text.timer_channel_output_state_config:0000000000000058 .L0 
     /tmp/ccVZQUdL.s:2323   .text.timer_channel_complementary_output_state_config:0000000000000042 .L0 
     /tmp/ccVZQUdL.s:2351   .text.timer_channel_input_struct_para_init:0000000000000014 .L0 
     /tmp/ccVZQUdL.s:2442   .text.timer_channel_input_capture_prescaler_config:000000000000005c .L0 
     /tmp/ccVZQUdL.s:2722   .text.timer_input_capture_config:0000000000000180 .L0 
     /tmp/ccVZQUdL.s:2781   .text.timer_channel_capture_value_register_read:0000000000000026 .L0 
     /tmp/ccVZQUdL.s:3109   .text.timer_input_pwm_capture_config:0000000000000168 .L0 
     /tmp/ccVZQUdL.s:3144   .text.timer_hall_mode_config:000000000000001e .L0 
GAS LISTING /tmp/ccVZQUdL.s 			page 139


     /tmp/ccVZQUdL.s:3168   .text.timer_input_trigger_source_select:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:3192   .text.timer_master_output_trigger_source_select:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:3216   .text.timer_slave_mode_select:000000000000000e .L0 
     /tmp/ccVZQUdL.s:3251   .text.timer_master_slave_mode_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:3289   .text.timer_external_trigger_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:3345   .text.timer_quadrature_decoder_mode_config:0000000000000036 .L0 
     /tmp/ccVZQUdL.s:3364   .text.timer_internal_clock_config:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3407   .text.timer_internal_trigger_as_external_clock_config:000000000000001e .L0 
     /tmp/ccVZQUdL.s:3554   .text.timer_external_trigger_as_external_clock_config:00000000000000a0 .L0 
     /tmp/ccVZQUdL.s:3610   .text.timer_external_clock_mode0_config:000000000000002e .L0 
     /tmp/ccVZQUdL.s:3667   .text.timer_external_clock_mode1_config:0000000000000026 .L0 
     /tmp/ccVZQUdL.s:3688   .text.timer_external_clock_mode1_disable:000000000000000c .L0 
     /tmp/ccVZQUdL.s:3707   .text.timer_interrupt_enable:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3731   .text.timer_interrupt_disable:000000000000000c .L0 
     /tmp/ccVZQUdL.s:3764   .text.timer_interrupt_flag_get:0000000000000010 .L0 
     /tmp/ccVZQUdL.s:3784   .text.timer_interrupt_flag_clear:0000000000000008 .L0 
     /tmp/ccVZQUdL.s:3805   .text.timer_flag_get:000000000000000a .L0 
                     .debug_frame:0000000000000000 .L0 
     /tmp/ccVZQUdL.s:133    .text.timer_deinit:00000000000000b4 .L2
     /tmp/ccVZQUdL.s:57     .text.timer_deinit:0000000000000044 .L3
     /tmp/ccVZQUdL.s:155    .text.timer_deinit:00000000000000d0 .L4
     /tmp/ccVZQUdL.s:85     .text.timer_deinit:0000000000000074 .L13
     /tmp/ccVZQUdL.s:177    .text.timer_deinit:00000000000000ec .L8
     /tmp/ccVZQUdL.s:109    .text.timer_deinit:0000000000000094 .L14
     /tmp/ccVZQUdL.s:199    .text.timer_deinit:0000000000000108 .L1
     /tmp/ccVZQUdL.s:304    .text.timer_init:000000000000004e .L17
     /tmp/ccVZQUdL.s:337    .text.timer_init:000000000000007a .L23
     /tmp/ccVZQUdL.s:296    .text.timer_init:0000000000000044 .L21
     /tmp/ccVZQUdL.s:571    .text.timer_prescaler_config:000000000000000a .L35
     /tmp/ccVZQUdL.s:701    .text.timer_single_pulse_mode_config:0000000000000010 .L44
     /tmp/ccVZQUdL.s:698    .text.timer_single_pulse_mode_config:000000000000000e .L41
     /tmp/ccVZQUdL.s:736    .text.timer_update_source_config:0000000000000010 .L48
     /tmp/ccVZQUdL.s:733    .text.timer_update_source_config:000000000000000e .L45
     /tmp/ccVZQUdL.s:814    .text.timer_channel_dma_request_source_select:0000000000000010 .L54
     /tmp/ccVZQUdL.s:811    .text.timer_channel_dma_request_source_select:000000000000000e .L51
     /tmp/ccVZQUdL.s:1046   .text.timer_primary_output_config:0000000000000012 .L66
     /tmp/ccVZQUdL.s:1077   .text.timer_channel_control_shadow_config:000000000000000e .L70
     /tmp/ccVZQUdL.s:1105   .text.timer_channel_control_shadow_update_config:000000000000000a .L72
     /tmp/ccVZQUdL.s:1112   .text.timer_channel_control_shadow_update_config:0000000000000012 .L74
     /tmp/ccVZQUdL.s:1319   .text.timer_channel_output_config:00000000000000ca .L77
     /tmp/ccVZQUdL.s:1218   .text.timer_channel_output_config:0000000000000048 .L78
     /tmp/ccVZQUdL.s:1275   .text.timer_channel_output_config:0000000000000092 .L88
     /tmp/ccVZQUdL.s:1519   .text.timer_channel_output_config:00000000000001f2 .L89
     /tmp/ccVZQUdL.s:1273   .text.timer_channel_output_config:0000000000000090 .L90
     /tmp/ccVZQUdL.s:1498   .text.timer_channel_output_config:00000000000001d2 .L91
     /tmp/ccVZQUdL.s:1444   .text.timer_channel_output_config:0000000000000178 .L92
     /tmp/ccVZQUdL.s:1368   .text.timer_channel_output_config:0000000000000106 .L93
     /tmp/ccVZQUdL.s:1359   .text.timer_channel_output_config:00000000000000fe .L85
     /tmp/ccVZQUdL.s:1310   .text.timer_channel_output_config:00000000000000c2 .L83
     /tmp/ccVZQUdL.s:1264   .text.timer_channel_output_config:0000000000000086 .L86
     /tmp/ccVZQUdL.s:1209   .text.timer_channel_output_config:000000000000003e .L84
     /tmp/ccVZQUdL.s:1663   .text.timer_channel_output_mode_config:000000000000004c .L95
     /tmp/ccVZQUdL.s:1622   .text.timer_channel_output_mode_config:0000000000000020 .L96
     /tmp/ccVZQUdL.s:1648   .text.timer_channel_output_mode_config:000000000000003c .L102
     /tmp/ccVZQUdL.s:1646   .text.timer_channel_output_mode_config:000000000000003a .L103
     /tmp/ccVZQUdL.s:1717   .text.timer_channel_output_pulse_value_config:0000000000000020 .L105
     /tmp/ccVZQUdL.s:1699   .text.timer_channel_output_pulse_value_config:0000000000000010 .L106
GAS LISTING /tmp/ccVZQUdL.s 			page 140


     /tmp/ccVZQUdL.s:1711   .text.timer_channel_output_pulse_value_config:000000000000001c .L112
     /tmp/ccVZQUdL.s:1709   .text.timer_channel_output_pulse_value_config:000000000000001a .L113
     /tmp/ccVZQUdL.s:1800   .text.timer_channel_output_shadow_config:000000000000004e .L115
     /tmp/ccVZQUdL.s:1759   .text.timer_channel_output_shadow_config:0000000000000022 .L116
     /tmp/ccVZQUdL.s:1785   .text.timer_channel_output_shadow_config:0000000000000040 .L122
     /tmp/ccVZQUdL.s:1783   .text.timer_channel_output_shadow_config:000000000000003e .L123
     /tmp/ccVZQUdL.s:1887   .text.timer_channel_output_fast_config:0000000000000046 .L125
     /tmp/ccVZQUdL.s:1848   .text.timer_channel_output_fast_config:000000000000001e .L126
     /tmp/ccVZQUdL.s:1872   .text.timer_channel_output_fast_config:0000000000000038 .L132
     /tmp/ccVZQUdL.s:1870   .text.timer_channel_output_fast_config:0000000000000036 .L133
     /tmp/ccVZQUdL.s:1978   .text.timer_channel_output_clear_config:000000000000004c .L135
     /tmp/ccVZQUdL.s:1937   .text.timer_channel_output_clear_config:0000000000000020 .L136
     /tmp/ccVZQUdL.s:1963   .text.timer_channel_output_clear_config:000000000000003c .L142
     /tmp/ccVZQUdL.s:1961   .text.timer_channel_output_clear_config:000000000000003a .L143
     /tmp/ccVZQUdL.s:2067   .text.timer_channel_output_polarity_config:0000000000000048 .L145
     /tmp/ccVZQUdL.s:2026   .text.timer_channel_output_polarity_config:000000000000001e .L146
     /tmp/ccVZQUdL.s:2052   .text.timer_channel_output_polarity_config:000000000000003a .L152
     /tmp/ccVZQUdL.s:2050   .text.timer_channel_output_polarity_config:0000000000000038 .L153
     /tmp/ccVZQUdL.s:2140   .text.timer_channel_complementary_output_polarity_config:0000000000000034 .L155
     /tmp/ccVZQUdL.s:2119   .text.timer_channel_complementary_output_polarity_config:000000000000001e .L156
     /tmp/ccVZQUdL.s:2104   .text.timer_channel_complementary_output_polarity_config:0000000000000010 .L158
     /tmp/ccVZQUdL.s:2232   .text.timer_channel_output_state_config:0000000000000046 .L160
     /tmp/ccVZQUdL.s:2191   .text.timer_channel_output_state_config:000000000000001c .L161
     /tmp/ccVZQUdL.s:2217   .text.timer_channel_output_state_config:0000000000000038 .L167
     /tmp/ccVZQUdL.s:2215   .text.timer_channel_output_state_config:0000000000000036 .L168
     /tmp/ccVZQUdL.s:2303   .text.timer_channel_complementary_output_state_config:0000000000000030 .L170
     /tmp/ccVZQUdL.s:2284   .text.timer_channel_complementary_output_state_config:000000000000001e .L171
     /tmp/ccVZQUdL.s:2269   .text.timer_channel_complementary_output_state_config:0000000000000010 .L173
     /tmp/ccVZQUdL.s:2425   .text.timer_channel_input_capture_prescaler_config:000000000000004e .L176
     /tmp/ccVZQUdL.s:2384   .text.timer_channel_input_capture_prescaler_config:0000000000000022 .L177
     /tmp/ccVZQUdL.s:2410   .text.timer_channel_input_capture_prescaler_config:0000000000000040 .L183
     /tmp/ccVZQUdL.s:2408   .text.timer_channel_input_capture_prescaler_config:000000000000003e .L184
     /tmp/ccVZQUdL.s:2595   .text.timer_input_capture_config:00000000000000ca .L186
     /tmp/ccVZQUdL.s:2521   .text.timer_input_capture_config:0000000000000066 .L187
     /tmp/ccVZQUdL.s:2660   .text.timer_input_capture_config:0000000000000128 .L193
     /tmp/ccVZQUdL.s:2515   .text.timer_input_capture_config:000000000000005a .L191
     /tmp/ccVZQUdL.s:2771   .text.timer_channel_capture_value_register_read:0000000000000022 .L195
     /tmp/ccVZQUdL.s:2744   .text.timer_channel_capture_value_register_read:0000000000000010 .L196
     /tmp/ccVZQUdL.s:2763   .text.timer_channel_capture_value_register_read:000000000000001e .L202
     /tmp/ccVZQUdL.s:2757   .text.timer_channel_capture_value_register_read:000000000000001a .L203
     /tmp/ccVZQUdL.s:2967   .text.timer_input_pwm_capture_config:00000000000000ca .L207
     /tmp/ccVZQUdL.s:3134   .text.timer_hall_mode_config:0000000000000014 .L214
     /tmp/ccVZQUdL.s:3131   .text.timer_hall_mode_config:0000000000000012 .L211
     /tmp/ccVZQUdL.s:3241   .text.timer_master_slave_mode_config:0000000000000014 .L221
     /tmp/ccVZQUdL.s:3238   .text.timer_master_slave_mode_config:0000000000000012 .L218
     /tmp/ccVZQUdL.s:3497   .text.timer_external_trigger_as_external_clock_config:000000000000005e .L229
     /tmp/ccVZQUdL.s:3465   .text.timer_external_trigger_as_external_clock_config:0000000000000040 .L228
     /tmp/ccVZQUdL.s:3758   .text.timer_interrupt_flag_get:000000000000000e .L235
     /tmp/ccVZQUdL.s:6904   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/ccVZQUdL.s:9887   .debug_str:0000000000000e19 .LASF193
     /tmp/ccVZQUdL.s:9679   .debug_str:00000000000006d8 .LASF194
     /tmp/ccVZQUdL.s:9713   .debug_str:0000000000000869 .LASF195
     /tmp/ccVZQUdL.s:9331   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/ccVZQUdL.s:9497   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/ccVZQUdL.s:9521   .debug_str:00000000000000bb .LASF0
     /tmp/ccVZQUdL.s:9865   .debug_str:0000000000000d61 .LASF1
     /tmp/ccVZQUdL.s:9779   .debug_str:0000000000000adf .LASF4
GAS LISTING /tmp/ccVZQUdL.s 			page 141


     /tmp/ccVZQUdL.s:9829   .debug_str:0000000000000c69 .LASF2
     /tmp/ccVZQUdL.s:9749   .debug_str:00000000000009ff .LASF3
     /tmp/ccVZQUdL.s:9593   .debug_str:0000000000000346 .LASF5
     /tmp/ccVZQUdL.s:9873   .debug_str:0000000000000d89 .LASF6
     /tmp/ccVZQUdL.s:9753   .debug_str:0000000000000a13 .LASF7
     /tmp/ccVZQUdL.s:9833   .debug_str:0000000000000c83 .LASF8
     /tmp/ccVZQUdL.s:9805   .debug_str:0000000000000ba9 .LASF9
     /tmp/ccVZQUdL.s:9681   .debug_str:000000000000071b .LASF10
     /tmp/ccVZQUdL.s:9583   .debug_str:00000000000002ce .LASF11
     /tmp/ccVZQUdL.s:9661   .debug_str:0000000000000635 .LASF12
     /tmp/ccVZQUdL.s:9733   .debug_str:000000000000096e .LASF13
     /tmp/ccVZQUdL.s:9559   .debug_str:0000000000000222 .LASF14
     /tmp/ccVZQUdL.s:9645   .debug_str:000000000000057a .LASF15
     /tmp/ccVZQUdL.s:9799   .debug_str:0000000000000b81 .LASF16
     /tmp/ccVZQUdL.s:9795   .debug_str:0000000000000b65 .LASF17
     /tmp/ccVZQUdL.s:9767   .debug_str:0000000000000a94 .LASF18
     /tmp/ccVZQUdL.s:9533   .debug_str:0000000000000126 .LASF19
     /tmp/ccVZQUdL.s:9663   .debug_str:000000000000063d .LASF20
     /tmp/ccVZQUdL.s:9613   .debug_str:0000000000000437 .LASF21
     /tmp/ccVZQUdL.s:9861   .debug_str:0000000000000d46 .LASF22
     /tmp/ccVZQUdL.s:9671   .debug_str:000000000000067f .LASF23
     /tmp/ccVZQUdL.s:9515   .debug_str:0000000000000087 .LASF24
     /tmp/ccVZQUdL.s:9735   .debug_str:0000000000000977 .LASF25
     /tmp/ccVZQUdL.s:9567   .debug_str:0000000000000259 .LASF26
     /tmp/ccVZQUdL.s:9841   .debug_str:0000000000000cbc .LASF27
     /tmp/ccVZQUdL.s:9523   .debug_str:00000000000000c8 .LASF28
     /tmp/ccVZQUdL.s:9747   .debug_str:00000000000009f3 .LASF29
     /tmp/ccVZQUdL.s:9797   .debug_str:0000000000000b73 .LASF30
     /tmp/ccVZQUdL.s:9619   .debug_str:000000000000045e .LASF31
     /tmp/ccVZQUdL.s:9787   .debug_str:0000000000000b10 .LASF32
     /tmp/ccVZQUdL.s:9615   .debug_str:0000000000000445 .LASF33
     /tmp/ccVZQUdL.s:9839   .debug_str:0000000000000cb0 .LASF34
     /tmp/ccVZQUdL.s:9653   .debug_str:00000000000005cc .LASF35
     /tmp/ccVZQUdL.s:9755   .debug_str:0000000000000a1c .LASF36
     /tmp/ccVZQUdL.s:9595   .debug_str:0000000000000351 .LASF37
     /tmp/ccVZQUdL.s:9875   .debug_str:0000000000000d9c .LASF38
     /tmp/ccVZQUdL.s:9687   .debug_str:0000000000000756 .LASF39
     /tmp/ccVZQUdL.s:9519   .debug_str:00000000000000b0 .LASF40
     /tmp/ccVZQUdL.s:9751   .debug_str:0000000000000a09 .LASF41
     /tmp/ccVZQUdL.s:9665   .debug_str:000000000000064a .LASF42
     /tmp/ccVZQUdL.s:9507   .debug_str:0000000000000042 .LASF43
     /tmp/ccVZQUdL.s:9729   .debug_str:0000000000000955 .LASF44
     /tmp/ccVZQUdL.s:9557   .debug_str:0000000000000215 .LASF45
     /tmp/ccVZQUdL.s:9821   .debug_str:0000000000000c28 .LASF46
     /tmp/ccVZQUdL.s:9607   .debug_str:000000000000040e .LASF47
     /tmp/ccVZQUdL.s:9857   .debug_str:0000000000000d34 .LASF48
     /tmp/ccVZQUdL.s:9781   .debug_str:0000000000000ae9 .LASF49
     /tmp/ccVZQUdL.s:9693   .debug_str:0000000000000793 .LASF50
     /tmp/ccVZQUdL.s:9561   .debug_str:000000000000022b .LASF51
     /tmp/ccVZQUdL.s:9731   .debug_str:0000000000000962 .LASF52
     /tmp/ccVZQUdL.s:9717   .debug_str:00000000000008a7 .LASF53
     /tmp/ccVZQUdL.s:9617   .debug_str:0000000000000452 .LASF54
     /tmp/ccVZQUdL.s:9719   .debug_str:00000000000008b1 .LASF55
     /tmp/ccVZQUdL.s:9867   .debug_str:0000000000000d6d .LASF56
     /tmp/ccVZQUdL.s:9551   .debug_str:00000000000001e4 .LASF57
     /tmp/ccVZQUdL.s:9691   .debug_str:0000000000000781 .LASF58
     /tmp/ccVZQUdL.s:9625   .debug_str:000000000000049a .LASF59
GAS LISTING /tmp/ccVZQUdL.s 			page 142


     /tmp/ccVZQUdL.s:9611   .debug_str:000000000000042b .LASF60
     /tmp/ccVZQUdL.s:9711   .debug_str:000000000000085c .LASF61
     /tmp/ccVZQUdL.s:9815   .debug_str:0000000000000c0c .LASF62
     /tmp/ccVZQUdL.s:9591   .debug_str:0000000000000338 .LASF63
     /tmp/ccVZQUdL.s:9659   .debug_str:0000000000000625 .LASF64
     /tmp/ccVZQUdL.s:9831   .debug_str:0000000000000c77 .LASF65
     /tmp/ccVZQUdL.s:9823   .debug_str:0000000000000c35 .LASF66
     /tmp/ccVZQUdL.s:9771   .debug_str:0000000000000a9f .LASF67
     /tmp/ccVZQUdL.s:9773   .debug_str:0000000000000abc .LASF68
     /tmp/ccVZQUdL.s:9569   .debug_str:0000000000000267 .LASF69
     /tmp/ccVZQUdL.s:9577   .debug_str:000000000000028d .LASF70
     /tmp/ccVZQUdL.s:9881   .debug_str:0000000000000dd1 .LASF71
     /tmp/ccVZQUdL.s:9883   .debug_str:0000000000000ddd .LASF72
     /tmp/ccVZQUdL.s:9863   .debug_str:0000000000000d54 .LASF73
     /tmp/ccVZQUdL.s:9585   .debug_str:00000000000002e5 .LASF74
     /tmp/ccVZQUdL.s:9843   .debug_str:0000000000000cc9 .LASF75
     /tmp/ccVZQUdL.s:9715   .debug_str:000000000000089b .LASF76
     /tmp/ccVZQUdL.s:9807   .debug_str:0000000000000bbb .LASF77
     /tmp/ccVZQUdL.s:9503   .debug_str:000000000000001f .LASF78
     /tmp/ccVZQUdL.s:9547   .debug_str:00000000000001b2 .LASF79
     /tmp/ccVZQUdL.s:9789   .debug_str:0000000000000b1d .LASF196
     /tmp/ccVZQUdL.s:9637   .debug_str:000000000000052d .LASF80
     /tmp/ccVZQUdL.s:9769   .debug_str:0000000000000a9a .LASF81
     /tmp/ccVZQUdL.s:9785   .debug_str:0000000000000b01 .LASF83
     /tmp/ccVZQUdL.s:3789   .text.timer_flag_get:0000000000000000 .LFB69
     /tmp/ccVZQUdL.s:3803   .text.timer_flag_get:000000000000000a .LFE69
     /tmp/ccVZQUdL.s:7581   .debug_loc:0000000000000000 .LLST70
     /tmp/ccVZQUdL.s:9517   .debug_str:0000000000000095 .LASF102
     /tmp/ccVZQUdL.s:9801   .debug_str:0000000000000b88 .LASF82
     /tmp/ccVZQUdL.s:9581   .debug_str:00000000000002b5 .LASF84
     /tmp/ccVZQUdL.s:3736   .text.timer_interrupt_flag_get:0000000000000000 .LFB67
     /tmp/ccVZQUdL.s:3762   .text.timer_interrupt_flag_get:0000000000000010 .LFE67
     /tmp/ccVZQUdL.s:7595   .debug_loc:0000000000000021 .LLST66
     /tmp/ccVZQUdL.s:7609   .debug_loc:0000000000000042 .LLST67
     /tmp/ccVZQUdL.s:7623   .debug_loc:0000000000000063 .LLST68
     /tmp/ccVZQUdL.s:9697   .debug_str:00000000000007bd .LASF85
     /tmp/ccVZQUdL.s:3712   .text.timer_interrupt_disable:0000000000000000 .LFB66
     /tmp/ccVZQUdL.s:3729   .text.timer_interrupt_disable:000000000000000c .LFE66
     /tmp/ccVZQUdL.s:7649   .debug_loc:0000000000000097 .LLST65
     /tmp/ccVZQUdL.s:9803   .debug_str:0000000000000b92 .LASF86
     /tmp/ccVZQUdL.s:3693   .text.timer_interrupt_enable:0000000000000000 .LFB65
     /tmp/ccVZQUdL.s:3705   .text.timer_interrupt_enable:0000000000000008 .LFE65
     /tmp/ccVZQUdL.s:9539   .debug_str:0000000000000140 .LASF87
     /tmp/ccVZQUdL.s:3672   .text.timer_external_clock_mode1_disable:0000000000000000 .LFB64
     /tmp/ccVZQUdL.s:3686   .text.timer_external_clock_mode1_disable:000000000000000c .LFE64
     /tmp/ccVZQUdL.s:9587   .debug_str:00000000000002ff .LASF88
     /tmp/ccVZQUdL.s:3615   .text.timer_external_clock_mode1_config:0000000000000000 .LFB63
     /tmp/ccVZQUdL.s:3665   .text.timer_external_clock_mode1_config:0000000000000026 .LFE63
     /tmp/ccVZQUdL.s:9817   .debug_str:0000000000000c15 .LASF89
     /tmp/ccVZQUdL.s:7670   .debug_loc:00000000000000c6 .LLST60
     /tmp/ccVZQUdL.s:9627   .debug_str:00000000000004b1 .LASF90
     /tmp/ccVZQUdL.s:9669   .debug_str:0000000000000675 .LASF91
     /tmp/ccVZQUdL.s:7684   .debug_loc:00000000000000e7 .LLST61
     /tmp/ccVZQUdL.s:3620   .text.timer_external_clock_mode1_config:0000000000000000 .LBB40
     /tmp/ccVZQUdL.s:7698   .debug_loc:0000000000000108 .LLST62
     /tmp/ccVZQUdL.s:7705   .debug_loc:000000000000011b .LLST63
     /tmp/ccVZQUdL.s:7719   .debug_loc:000000000000013c .LLST64
GAS LISTING /tmp/ccVZQUdL.s 			page 143


     /tmp/ccVZQUdL.s:9851   .debug_str:0000000000000cfd .LASF92
     /tmp/ccVZQUdL.s:3559   .text.timer_external_clock_mode0_config:0000000000000000 .LFB62
     /tmp/ccVZQUdL.s:3608   .text.timer_external_clock_mode0_config:000000000000002e .LFE62
     /tmp/ccVZQUdL.s:7726   .debug_loc:000000000000014f .LLST55
     /tmp/ccVZQUdL.s:7740   .debug_loc:0000000000000170 .LLST56
     /tmp/ccVZQUdL.s:3564   .text.timer_external_clock_mode0_config:0000000000000000 .LBB36
     /tmp/ccVZQUdL.s:3594   .text.timer_external_clock_mode0_config:000000000000001c .LBE36
     /tmp/ccVZQUdL.s:7754   .debug_loc:0000000000000191 .LLST57
     /tmp/ccVZQUdL.s:7761   .debug_loc:00000000000001a4 .LLST58
     /tmp/ccVZQUdL.s:7775   .debug_loc:00000000000001c5 .LLST59
     /tmp/ccVZQUdL.s:9745   .debug_str:00000000000009c3 .LASF93
     /tmp/ccVZQUdL.s:3412   .text.timer_external_trigger_as_external_clock_config:0000000000000000 .LFB61
     /tmp/ccVZQUdL.s:3552   .text.timer_external_trigger_as_external_clock_config:00000000000000a0 .LFE61
     /tmp/ccVZQUdL.s:9827   .debug_str:0000000000000c5f .LASF94
     /tmp/ccVZQUdL.s:7782   .debug_loc:00000000000001d8 .LLST50
     /tmp/ccVZQUdL.s:7800   .debug_loc:0000000000000204 .LLST51
     /tmp/ccVZQUdL.s:7825   .debug_loc:000000000000023e .LLST52
     /tmp/ccVZQUdL.s:3468   .text.timer_external_trigger_as_external_clock_config:0000000000000040 .LBB32
     /tmp/ccVZQUdL.s:3483   .text.timer_external_trigger_as_external_clock_config:000000000000004e .LBE32
     /tmp/ccVZQUdL.s:7850   .debug_loc:0000000000000278 .LLST53
     /tmp/ccVZQUdL.s:7864   .debug_loc:0000000000000299 .LLST54
     /tmp/ccVZQUdL.s:9721   .debug_str:00000000000008c2 .LASF95
     /tmp/ccVZQUdL.s:3369   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .LFB60
     /tmp/ccVZQUdL.s:3405   .text.timer_internal_trigger_as_external_clock_config:000000000000001e .LFE60
     /tmp/ccVZQUdL.s:9707   .debug_str:0000000000000831 .LASF96
     /tmp/ccVZQUdL.s:7871   .debug_loc:00000000000002ac .LLST47
     /tmp/ccVZQUdL.s:3374   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .LBB30
     /tmp/ccVZQUdL.s:3391   .text.timer_internal_trigger_as_external_clock_config:000000000000000e .LBE30
     /tmp/ccVZQUdL.s:7885   .debug_loc:00000000000002cd .LLST48
     /tmp/ccVZQUdL.s:7899   .debug_loc:00000000000002ee .LLST49
     /tmp/ccVZQUdL.s:9765   .debug_str:0000000000000a78 .LASF97
     /tmp/ccVZQUdL.s:3350   .text.timer_internal_clock_config:0000000000000000 .LFB59
     /tmp/ccVZQUdL.s:3362   .text.timer_internal_clock_config:0000000000000008 .LFE59
     /tmp/ccVZQUdL.s:9605   .debug_str:00000000000003e9 .LASF98
     /tmp/ccVZQUdL.s:3294   .text.timer_quadrature_decoder_mode_config:0000000000000000 .LFB58
     /tmp/ccVZQUdL.s:3343   .text.timer_quadrature_decoder_mode_config:0000000000000036 .LFE58
     /tmp/ccVZQUdL.s:9855   .debug_str:0000000000000d2b .LASF99
     /tmp/ccVZQUdL.s:9565   .debug_str:000000000000024d .LASF100
     /tmp/ccVZQUdL.s:7906   .debug_loc:0000000000000301 .LLST45
     /tmp/ccVZQUdL.s:9683   .debug_str:0000000000000729 .LASF101
     /tmp/ccVZQUdL.s:7920   .debug_loc:0000000000000322 .LLST46
     /tmp/ccVZQUdL.s:9631   .debug_str:00000000000004f0 .LASF103
     /tmp/ccVZQUdL.s:9825   .debug_str:0000000000000c40 .LASF104
     /tmp/ccVZQUdL.s:3221   .text.timer_master_slave_mode_config:0000000000000000 .LFB56
     /tmp/ccVZQUdL.s:3249   .text.timer_master_slave_mode_config:000000000000001e .LFE56
     /tmp/ccVZQUdL.s:9853   .debug_str:0000000000000d1f .LASF105
     /tmp/ccVZQUdL.s:9549   .debug_str:00000000000001cc .LASF106
     /tmp/ccVZQUdL.s:3197   .text.timer_slave_mode_select:0000000000000000 .LFB55
     /tmp/ccVZQUdL.s:3214   .text.timer_slave_mode_select:000000000000000e .LFE55
     /tmp/ccVZQUdL.s:9555   .debug_str:000000000000020b .LASF107
     /tmp/ccVZQUdL.s:9727   .debug_str:000000000000092b .LASF108
     /tmp/ccVZQUdL.s:3173   .text.timer_master_output_trigger_source_select:0000000000000000 .LFB54
     /tmp/ccVZQUdL.s:3190   .text.timer_master_output_trigger_source_select:0000000000000010 .LFE54
     /tmp/ccVZQUdL.s:9701   .debug_str:00000000000007f6 .LASF109
     /tmp/ccVZQUdL.s:9529   .debug_str:00000000000000e9 .LASF110
     /tmp/ccVZQUdL.s:9763   .debug_str:0000000000000a61 .LASF111
     /tmp/ccVZQUdL.s:3114   .text.timer_hall_mode_config:0000000000000000 .LFB52
GAS LISTING /tmp/ccVZQUdL.s 			page 144


     /tmp/ccVZQUdL.s:3142   .text.timer_hall_mode_config:000000000000001e .LFE52
     /tmp/ccVZQUdL.s:9703   .debug_str:0000000000000800 .LASF112
     /tmp/ccVZQUdL.s:9601   .debug_str:00000000000003a2 .LASF113
     /tmp/ccVZQUdL.s:2786   .text.timer_input_pwm_capture_config:0000000000000000 .LFB51
     /tmp/ccVZQUdL.s:3107   .text.timer_input_pwm_capture_config:0000000000000168 .LFE51
     /tmp/ccVZQUdL.s:9741   .debug_str:00000000000009b3 .LASF114
     /tmp/ccVZQUdL.s:7934   .debug_loc:0000000000000343 .LLST27
     /tmp/ccVZQUdL.s:9819   .debug_str:0000000000000c22 .LASF115
     /tmp/ccVZQUdL.s:7959   .debug_loc:000000000000037d .LLST28
     /tmp/ccVZQUdL.s:7973   .debug_loc:000000000000039e .LLST29
     /tmp/ccVZQUdL.s:7981   .debug_loc:00000000000003b2 .LLST30
     /tmp/ccVZQUdL.s:2799   .text.timer_input_pwm_capture_config:000000000000000c .LBB14
     /tmp/ccVZQUdL.s:7989   .debug_loc:00000000000003c6 .LLST31
     /tmp/ccVZQUdL.s:8000   .debug_loc:00000000000003dd .LLST32
     /tmp/ccVZQUdL.s:8008   .debug_loc:00000000000003f1 .LLST33
     /tmp/ccVZQUdL.s:2824   .text.timer_input_pwm_capture_config:0000000000000026 .LBB17
     /tmp/ccVZQUdL.s:8015   .debug_loc:0000000000000404 .LLST34
     /tmp/ccVZQUdL.s:8026   .debug_loc:000000000000041b .LLST35
     /tmp/ccVZQUdL.s:8034   .debug_loc:000000000000042f .LLST36
     /tmp/ccVZQUdL.s:3011   .text.timer_input_pwm_capture_config:00000000000000fc .LBB24
     /tmp/ccVZQUdL.s:8041   .debug_loc:0000000000000442 .LLST37
     /tmp/ccVZQUdL.s:8052   .debug_loc:0000000000000459 .LLST38
     /tmp/ccVZQUdL.s:8060   .debug_loc:000000000000046d .LLST39
     /tmp/ccVZQUdL.s:3087   .text.timer_input_pwm_capture_config:0000000000000156 .LBB28
     /tmp/ccVZQUdL.s:3103   .text.timer_input_pwm_capture_config:0000000000000166 .LBE28
     /tmp/ccVZQUdL.s:8067   .debug_loc:0000000000000480 .LLST40
     /tmp/ccVZQUdL.s:8078   .debug_loc:0000000000000497 .LLST41
     /tmp/ccVZQUdL.s:8086   .debug_loc:00000000000004ab .LLST42
     /tmp/ccVZQUdL.s:9545   .debug_str:0000000000000188 .LASF116
     /tmp/ccVZQUdL.s:2727   .text.timer_channel_capture_value_register_read:0000000000000000 .LFB50
     /tmp/ccVZQUdL.s:2779   .text.timer_channel_capture_value_register_read:0000000000000026 .LFE50
     /tmp/ccVZQUdL.s:8093   .debug_loc:00000000000004be .LLST25
     /tmp/ccVZQUdL.s:9525   .debug_str:00000000000000d4 .LASF117
     /tmp/ccVZQUdL.s:8151   .debug_loc:0000000000000543 .LLST26
     /tmp/ccVZQUdL.s:9597   .debug_str:000000000000035d .LASF118
     /tmp/ccVZQUdL.s:9793   .debug_str:0000000000000b4a .LASF119
     /tmp/ccVZQUdL.s:2447   .text.timer_input_capture_config:0000000000000000 .LFB48
     /tmp/ccVZQUdL.s:2720   .text.timer_input_capture_config:0000000000000180 .LFE48
     /tmp/ccVZQUdL.s:8190   .debug_loc:00000000000005a7 .LLST22
     /tmp/ccVZQUdL.s:8237   .debug_loc:0000000000000613 .LLST23
     /tmp/ccVZQUdL.s:9571   .debug_str:0000000000000274 .LASF120
     /tmp/ccVZQUdL.s:8284   .debug_loc:000000000000067f .LLST24
     /tmp/ccVZQUdL.s:2520   .text.timer_input_capture_config:0000000000000066 .LVL152
     /tmp/ccVZQUdL.s:2594   .text.timer_input_capture_config:00000000000000ca .LVL154
     /tmp/ccVZQUdL.s:2659   .text.timer_input_capture_config:0000000000000128 .LVL156
     /tmp/ccVZQUdL.s:2718   .text.timer_input_capture_config:0000000000000180 .LVL158
     /tmp/ccVZQUdL.s:9621   .debug_str:000000000000046c .LASF121
     /tmp/ccVZQUdL.s:2328   .text.timer_channel_input_struct_para_init:0000000000000000 .LFB47
     /tmp/ccVZQUdL.s:2349   .text.timer_channel_input_struct_para_init:0000000000000014 .LFE47
     /tmp/ccVZQUdL.s:9885   .debug_str:0000000000000de9 .LASF122
     /tmp/ccVZQUdL.s:2257   .text.timer_channel_complementary_output_state_config:0000000000000000 .LFB46
     /tmp/ccVZQUdL.s:2321   .text.timer_channel_complementary_output_state_config:0000000000000042 .LFE46
     /tmp/ccVZQUdL.s:9527   .debug_str:00000000000000e0 .LASF123
     /tmp/ccVZQUdL.s:8331   .debug_loc:00000000000006eb .LLST20
     /tmp/ccVZQUdL.s:9647   .debug_str:0000000000000582 .LASF124
     /tmp/ccVZQUdL.s:2165   .text.timer_channel_output_state_config:0000000000000000 .LFB45
     /tmp/ccVZQUdL.s:2250   .text.timer_channel_output_state_config:0000000000000058 .LFE45
GAS LISTING /tmp/ccVZQUdL.s 			page 145


     /tmp/ccVZQUdL.s:9845   .debug_str:0000000000000cd4 .LASF125
     /tmp/ccVZQUdL.s:8367   .debug_loc:000000000000073e .LLST19
     /tmp/ccVZQUdL.s:9629   .debug_str:00000000000004bd .LASF126
     /tmp/ccVZQUdL.s:2092   .text.timer_channel_complementary_output_polarity_config:0000000000000000 .LFB44
     /tmp/ccVZQUdL.s:2158   .text.timer_channel_complementary_output_polarity_config:0000000000000046 .LFE44
     /tmp/ccVZQUdL.s:8414   .debug_loc:00000000000007aa .LLST18
     /tmp/ccVZQUdL.s:9737   .debug_str:0000000000000985 .LASF127
     /tmp/ccVZQUdL.s:2000   .text.timer_channel_output_polarity_config:0000000000000000 .LFB43
     /tmp/ccVZQUdL.s:2085   .text.timer_channel_output_polarity_config:000000000000005a .LFE43
     /tmp/ccVZQUdL.s:8450   .debug_loc:00000000000007fd .LLST17
     /tmp/ccVZQUdL.s:9657   .debug_str:0000000000000603 .LASF128
     /tmp/ccVZQUdL.s:1909   .text.timer_channel_output_clear_config:0000000000000000 .LFB42
     /tmp/ccVZQUdL.s:1993   .text.timer_channel_output_clear_config:000000000000005c .LFE42
     /tmp/ccVZQUdL.s:9743   .debug_str:00000000000009bb .LASF129
     /tmp/ccVZQUdL.s:8497   .debug_loc:0000000000000869 .LLST16
     /tmp/ccVZQUdL.s:9685   .debug_str:0000000000000735 .LASF130
     /tmp/ccVZQUdL.s:1822   .text.timer_channel_output_fast_config:0000000000000000 .LFB41
     /tmp/ccVZQUdL.s:1902   .text.timer_channel_output_fast_config:0000000000000054 .LFE41
     /tmp/ccVZQUdL.s:9543   .debug_str:0000000000000181 .LASF131
     /tmp/ccVZQUdL.s:8544   .debug_loc:00000000000008d5 .LLST15
     /tmp/ccVZQUdL.s:9759   .debug_str:0000000000000a35 .LASF132
     /tmp/ccVZQUdL.s:1731   .text.timer_channel_output_shadow_config:0000000000000000 .LFB40
     /tmp/ccVZQUdL.s:1815   .text.timer_channel_output_shadow_config:000000000000005c .LFE40
     /tmp/ccVZQUdL.s:9623   .debug_str:0000000000000491 .LASF133
     /tmp/ccVZQUdL.s:8591   .debug_loc:0000000000000941 .LLST14
     /tmp/ccVZQUdL.s:9603   .debug_str:00000000000003c1 .LASF134
     /tmp/ccVZQUdL.s:1685   .text.timer_channel_output_pulse_value_config:0000000000000000 .LFB39
     /tmp/ccVZQUdL.s:1724   .text.timer_channel_output_pulse_value_config:0000000000000024 .LFE39
     /tmp/ccVZQUdL.s:9859   .debug_str:0000000000000d40 .LASF135
     /tmp/ccVZQUdL.s:9699   .debug_str:00000000000007d5 .LASF136
     /tmp/ccVZQUdL.s:1594   .text.timer_channel_output_mode_config:0000000000000000 .LFB38
     /tmp/ccVZQUdL.s:1678   .text.timer_channel_output_mode_config:000000000000005c .LFE38
     /tmp/ccVZQUdL.s:9777   .debug_str:0000000000000ad8 .LASF137
     /tmp/ccVZQUdL.s:8638   .debug_loc:00000000000009ad .LLST13
     /tmp/ccVZQUdL.s:9723   .debug_str:00000000000008f2 .LASF138
     /tmp/ccVZQUdL.s:1161   .text.timer_channel_output_config:0000000000000000 .LFB37
     /tmp/ccVZQUdL.s:1587   .text.timer_channel_output_config:0000000000000258 .LFE37
     /tmp/ccVZQUdL.s:8685   .debug_loc:0000000000000a19 .LLST11
     /tmp/ccVZQUdL.s:9835   .debug_str:0000000000000c8e .LASF139
     /tmp/ccVZQUdL.s:8732   .debug_loc:0000000000000a85 .LLST12
     /tmp/ccVZQUdL.s:9673   .debug_str:000000000000068d .LASF140
     /tmp/ccVZQUdL.s:1129   .text.timer_channel_output_struct_para_init:0000000000000000 .LFB36
     /tmp/ccVZQUdL.s:1154   .text.timer_channel_output_struct_para_init:000000000000001a .LFE36
     /tmp/ccVZQUdL.s:9655   .debug_str:00000000000005d8 .LASF141
     /tmp/ccVZQUdL.s:1092   .text.timer_channel_control_shadow_update_config:0000000000000000 .LFB35
     /tmp/ccVZQUdL.s:1122   .text.timer_channel_control_shadow_update_config:000000000000001c .LFE35
     /tmp/ccVZQUdL.s:9643   .debug_str:0000000000000573 .LASF142
     /tmp/ccVZQUdL.s:9509   .debug_str:000000000000004f .LASF143
     /tmp/ccVZQUdL.s:1062   .text.timer_channel_control_shadow_config:0000000000000000 .LFB34
     /tmp/ccVZQUdL.s:1085   .text.timer_channel_control_shadow_config:0000000000000018 .LFE34
     /tmp/ccVZQUdL.s:9739   .debug_str:00000000000009aa .LASF144
     /tmp/ccVZQUdL.s:9791   .debug_str:0000000000000b2e .LASF145
     /tmp/ccVZQUdL.s:1029   .text.timer_primary_output_config:0000000000000000 .LFB33
     /tmp/ccVZQUdL.s:1055   .text.timer_primary_output_config:000000000000001c .LFE33
     /tmp/ccVZQUdL.s:9809   .debug_str:0000000000000bc7 .LASF146
     /tmp/ccVZQUdL.s:1008   .text.timer_automatic_output_disable:0000000000000000 .LFB32
     /tmp/ccVZQUdL.s:1022   .text.timer_automatic_output_disable:000000000000000c .LFE32
GAS LISTING /tmp/ccVZQUdL.s 			page 146


     /tmp/ccVZQUdL.s:9667   .debug_str:0000000000000657 .LASF147
     /tmp/ccVZQUdL.s:988    .text.timer_automatic_output_enable:0000000000000000 .LFB31
     /tmp/ccVZQUdL.s:1001   .text.timer_automatic_output_enable:000000000000000a .LFE31
     /tmp/ccVZQUdL.s:9563   .debug_str:0000000000000239 .LASF148
     /tmp/ccVZQUdL.s:967    .text.timer_break_disable:0000000000000000 .LFB30
     /tmp/ccVZQUdL.s:981    .text.timer_break_disable:000000000000000c .LFE30
     /tmp/ccVZQUdL.s:9649   .debug_str:00000000000005a4 .LASF149
     /tmp/ccVZQUdL.s:947    .text.timer_break_enable:0000000000000000 .LFB29
     /tmp/ccVZQUdL.s:960    .text.timer_break_enable:000000000000000a .LFE29
     /tmp/ccVZQUdL.s:9813   .debug_str:0000000000000bf9 .LASF150
     /tmp/ccVZQUdL.s:914    .text.timer_break_config:0000000000000000 .LFB28
     /tmp/ccVZQUdL.s:940    .text.timer_break_config:0000000000000032 .LFE28
     /tmp/ccVZQUdL.s:9879   .debug_str:0000000000000dc7 .LASF151
     /tmp/ccVZQUdL.s:9725   .debug_str:000000000000090e .LASF152
     /tmp/ccVZQUdL.s:879    .text.timer_break_struct_para_init:0000000000000000 .LFB27
     /tmp/ccVZQUdL.s:907    .text.timer_break_struct_para_init:000000000000001e .LFE27
     /tmp/ccVZQUdL.s:9641   .debug_str:0000000000000555 .LASF153
     /tmp/ccVZQUdL.s:859    .text.timer_event_software_generate:0000000000000000 .LFB26
     /tmp/ccVZQUdL.s:872    .text.timer_event_software_generate:0000000000000008 .LFE26
     /tmp/ccVZQUdL.s:9573   .debug_str:000000000000027b .LASF154
     /tmp/ccVZQUdL.s:8801   .debug_loc:0000000000000b23 .LLST10
     /tmp/ccVZQUdL.s:9505   .debug_str:0000000000000028 .LASF155
     /tmp/ccVZQUdL.s:829    .text.timer_dma_transfer_config:0000000000000000 .LFB25
     /tmp/ccVZQUdL.s:852    .text.timer_dma_transfer_config:0000000000000016 .LFE25
     /tmp/ccVZQUdL.s:9513   .debug_str:000000000000007a .LASF156
     /tmp/ccVZQUdL.s:8815   .debug_loc:0000000000000b44 .LLST9
     /tmp/ccVZQUdL.s:9869   .debug_str:0000000000000d74 .LASF157
     /tmp/ccVZQUdL.s:9705   .debug_str:0000000000000809 .LASF158
     /tmp/ccVZQUdL.s:794    .text.timer_channel_dma_request_source_select:0000000000000000 .LFB24
     /tmp/ccVZQUdL.s:822    .text.timer_channel_dma_request_source_select:000000000000001a .LFE24
     /tmp/ccVZQUdL.s:9575   .debug_str:0000000000000281 .LASF159
     /tmp/ccVZQUdL.s:9633   .debug_str:000000000000050e .LASF160
     /tmp/ccVZQUdL.s:771    .text.timer_dma_disable:0000000000000000 .LFB23
     /tmp/ccVZQUdL.s:787    .text.timer_dma_disable:000000000000000c .LFE23
     /tmp/ccVZQUdL.s:8829   .debug_loc:0000000000000b65 .LLST8
     /tmp/ccVZQUdL.s:9609   .debug_str:000000000000041a .LASF161
     /tmp/ccVZQUdL.s:751    .text.timer_dma_enable:0000000000000000 .LFB22
     /tmp/ccVZQUdL.s:764    .text.timer_dma_enable:0000000000000008 .LFE22
     /tmp/ccVZQUdL.s:8843   .debug_loc:0000000000000b86 .LLST7
     /tmp/ccVZQUdL.s:9531   .debug_str:000000000000010b .LASF162
     /tmp/ccVZQUdL.s:716    .text.timer_update_source_config:0000000000000000 .LFB21
     /tmp/ccVZQUdL.s:744    .text.timer_update_source_config:000000000000001a .LFE21
     /tmp/ccVZQUdL.s:9537   .debug_str:0000000000000139 .LASF163
     /tmp/ccVZQUdL.s:9877   .debug_str:0000000000000da8 .LASF164
     /tmp/ccVZQUdL.s:681    .text.timer_single_pulse_mode_config:0000000000000000 .LFB20
     /tmp/ccVZQUdL.s:709    .text.timer_single_pulse_mode_config:000000000000001a .LFE20
     /tmp/ccVZQUdL.s:9511   .debug_str:0000000000000073 .LASF165
     /tmp/ccVZQUdL.s:9651   .debug_str:00000000000005b7 .LASF166
     /tmp/ccVZQUdL.s:658    .text.timer_prescaler_read:0000000000000000 .LFB19
     /tmp/ccVZQUdL.s:674    .text.timer_prescaler_read:0000000000000008 .LFE19
     /tmp/ccVZQUdL.s:8857   .debug_loc:0000000000000ba7 .LLST5
     /tmp/ccVZQUdL.s:9775   .debug_str:0000000000000ac8 .LASF167
     /tmp/ccVZQUdL.s:8871   .debug_loc:0000000000000bc8 .LLST6
     /tmp/ccVZQUdL.s:9811   .debug_str:0000000000000be6 .LASF168
     /tmp/ccVZQUdL.s:638    .text.timer_counter_read:0000000000000000 .LFB18
     /tmp/ccVZQUdL.s:651    .text.timer_counter_read:0000000000000004 .LFE18
     /tmp/ccVZQUdL.s:8883   .debug_loc:0000000000000be7 .LLST3
GAS LISTING /tmp/ccVZQUdL.s 			page 147


     /tmp/ccVZQUdL.s:8897   .debug_loc:0000000000000c08 .LLST4
     /tmp/ccVZQUdL.s:9837   .debug_str:0000000000000c95 .LASF169
     /tmp/ccVZQUdL.s:621    .text.timer_counter_value_config:0000000000000000 .LFB17
     /tmp/ccVZQUdL.s:631    .text.timer_counter_value_config:0000000000000004 .LFE17
     /tmp/ccVZQUdL.s:9501   .debug_str:0000000000000017 .LASF170
     /tmp/ccVZQUdL.s:9695   .debug_str:000000000000079f .LASF171
     /tmp/ccVZQUdL.s:604    .text.timer_autoreload_value_config:0000000000000000 .LFB16
     /tmp/ccVZQUdL.s:614    .text.timer_autoreload_value_config:0000000000000004 .LFE16
     /tmp/ccVZQUdL.s:9675   .debug_str:00000000000006b3 .LASF172
     /tmp/ccVZQUdL.s:9541   .debug_str:0000000000000163 .LASF173
     /tmp/ccVZQUdL.s:587    .text.timer_repetition_value_config:0000000000000000 .LFB15
     /tmp/ccVZQUdL.s:597    .text.timer_repetition_value_config:0000000000000004 .LFE15
     /tmp/ccVZQUdL.s:9847   .debug_str:0000000000000cda .LASF174
     /tmp/ccVZQUdL.s:9499   .debug_str:0000000000000000 .LASF175
     /tmp/ccVZQUdL.s:558    .text.timer_prescaler_config:0000000000000000 .LFB14
     /tmp/ccVZQUdL.s:580    .text.timer_prescaler_config:0000000000000014 .LFE14
     /tmp/ccVZQUdL.s:9783   .debug_str:0000000000000af7 .LASF176
     /tmp/ccVZQUdL.s:9579   .debug_str:0000000000000298 .LASF177
     /tmp/ccVZQUdL.s:539    .text.timer_counter_down_direction:0000000000000000 .LFB13
     /tmp/ccVZQUdL.s:551    .text.timer_counter_down_direction:000000000000000a .LFE13
     /tmp/ccVZQUdL.s:9891   .debug_str:0000000000000ec0 .LASF178
     /tmp/ccVZQUdL.s:520    .text.timer_counter_up_direction:0000000000000000 .LFB12
     /tmp/ccVZQUdL.s:532    .text.timer_counter_up_direction:0000000000000008 .LFE12
     /tmp/ccVZQUdL.s:9849   .debug_str:0000000000000ce5 .LASF179
     /tmp/ccVZQUdL.s:495    .text.timer_counter_alignment:0000000000000000 .LFB11
     /tmp/ccVZQUdL.s:513    .text.timer_counter_alignment:0000000000000010 .LFE11
     /tmp/ccVZQUdL.s:9535   .debug_str:0000000000000131 .LASF180
     /tmp/ccVZQUdL.s:8909   .debug_loc:0000000000000c27 .LLST2
     /tmp/ccVZQUdL.s:9639   .debug_str:000000000000053a .LASF181
     /tmp/ccVZQUdL.s:476    .text.timer_update_event_disable:0000000000000000 .LFB10
     /tmp/ccVZQUdL.s:488    .text.timer_update_event_disable:000000000000000a .LFE10
     /tmp/ccVZQUdL.s:9677   .debug_str:00000000000006be .LASF182
     /tmp/ccVZQUdL.s:457    .text.timer_update_event_enable:0000000000000000 .LFB9
     /tmp/ccVZQUdL.s:469    .text.timer_update_event_enable:0000000000000008 .LFE9
     /tmp/ccVZQUdL.s:9709   .debug_str:000000000000083b .LASF183
     /tmp/ccVZQUdL.s:438    .text.timer_auto_reload_shadow_disable:0000000000000000 .LFB8
     /tmp/ccVZQUdL.s:450    .text.timer_auto_reload_shadow_disable:000000000000000a .LFE8
     /tmp/ccVZQUdL.s:9689   .debug_str:0000000000000761 .LASF184
     /tmp/ccVZQUdL.s:419    .text.timer_auto_reload_shadow_enable:0000000000000000 .LFB7
     /tmp/ccVZQUdL.s:431    .text.timer_auto_reload_shadow_enable:000000000000000a .LFE7
     /tmp/ccVZQUdL.s:9889   .debug_str:0000000000000eb2 .LASF185
     /tmp/ccVZQUdL.s:400    .text.timer_disable:0000000000000000 .LFB6
     /tmp/ccVZQUdL.s:412    .text.timer_disable:0000000000000008 .LFE6
     /tmp/ccVZQUdL.s:9757   .debug_str:0000000000000a28 .LASF186
     /tmp/ccVZQUdL.s:381    .text.timer_enable:0000000000000000 .LFB5
     /tmp/ccVZQUdL.s:393    .text.timer_enable:000000000000000a .LFE5
     /tmp/ccVZQUdL.s:9871   .debug_str:0000000000000d7e .LASF187
     /tmp/ccVZQUdL.s:250    .text.timer_init:0000000000000000 .LFB4
     /tmp/ccVZQUdL.s:374    .text.timer_init:00000000000000ae .LFE4
     /tmp/ccVZQUdL.s:9761   .debug_str:0000000000000a58 .LASF188
     /tmp/ccVZQUdL.s:9589   .debug_str:0000000000000321 .LASF189
     /tmp/ccVZQUdL.s:217    .text.timer_struct_para_init:0000000000000000 .LFB3
     /tmp/ccVZQUdL.s:243    .text.timer_struct_para_init:0000000000000018 .LFE3
     /tmp/ccVZQUdL.s:9635   .debug_str:0000000000000520 .LASF190
     /tmp/ccVZQUdL.s:14     .text.timer_deinit:0000000000000000 .LFB2
     /tmp/ccVZQUdL.s:210    .text.timer_deinit:000000000000010e .LFE2
     /tmp/ccVZQUdL.s:8923   .debug_loc:0000000000000c48 .LLST0
GAS LISTING /tmp/ccVZQUdL.s 			page 148


     /tmp/ccVZQUdL.s:9011   .debug_loc:0000000000000d1c .LLST1
     /tmp/ccVZQUdL.s:42     .text.timer_deinit:0000000000000034 .LVL2
     /tmp/ccVZQUdL.s:56     .text.timer_deinit:0000000000000044 .LVL3
     /tmp/ccVZQUdL.s:70     .text.timer_deinit:0000000000000064 .LVL5
     /tmp/ccVZQUdL.s:84     .text.timer_deinit:0000000000000074 .LVL6
     /tmp/ccVZQUdL.s:94     .text.timer_deinit:0000000000000084 .LVL8
     /tmp/ccVZQUdL.s:108    .text.timer_deinit:0000000000000094 .LVL9
     /tmp/ccVZQUdL.s:118    .text.timer_deinit:00000000000000a4 .LVL11
     /tmp/ccVZQUdL.s:132    .text.timer_deinit:00000000000000b4 .LVL12
     /tmp/ccVZQUdL.s:140    .text.timer_deinit:00000000000000c0 .LVL14
     /tmp/ccVZQUdL.s:154    .text.timer_deinit:00000000000000d0 .LVL15
     /tmp/ccVZQUdL.s:162    .text.timer_deinit:00000000000000dc .LVL17
     /tmp/ccVZQUdL.s:176    .text.timer_deinit:00000000000000ec .LVL18
     /tmp/ccVZQUdL.s:184    .text.timer_deinit:00000000000000f8 .LVL20
     /tmp/ccVZQUdL.s:198    .text.timer_deinit:0000000000000108 .LVL21
     /tmp/ccVZQUdL.s:2356   .text.timer_channel_input_capture_prescaler_config:0000000000000000 .LFB49
     /tmp/ccVZQUdL.s:2440   .text.timer_channel_input_capture_prescaler_config:000000000000005c .LFE49
     /tmp/ccVZQUdL.s:9095   .debug_loc:0000000000000dde .LLST21
     /tmp/ccVZQUdL.s:3149   .text.timer_input_trigger_source_select:0000000000000000 .LFB53
     /tmp/ccVZQUdL.s:3166   .text.timer_input_trigger_source_select:0000000000000010 .LFE53
     /tmp/ccVZQUdL.s:3256   .text.timer_external_trigger_config:0000000000000000 .LFB57
     /tmp/ccVZQUdL.s:3287   .text.timer_external_trigger_config:000000000000001e .LFE57
     /tmp/ccVZQUdL.s:9142   .debug_loc:0000000000000e4a .LLST43
     /tmp/ccVZQUdL.s:9156   .debug_loc:0000000000000e6b .LLST44
     /tmp/ccVZQUdL.s:3769   .text.timer_interrupt_flag_clear:0000000000000000 .LFB68
     /tmp/ccVZQUdL.s:3782   .text.timer_interrupt_flag_clear:0000000000000008 .LFE68
     /tmp/ccVZQUdL.s:9170   .debug_loc:0000000000000e8c .LLST69
     /tmp/ccVZQUdL.s:9599   .debug_str:000000000000038a .LASF191
     /tmp/ccVZQUdL.s:9553   .debug_str:00000000000001f2 .LASF192
     /tmp/ccVZQUdL.s:3792   .text.timer_flag_get:0000000000000000 .LVL229
     /tmp/ccVZQUdL.s:3796   .text.timer_flag_get:0000000000000002 .LVL230
     /tmp/ccVZQUdL.s:3739   .text.timer_interrupt_flag_get:0000000000000000 .LVL223
     /tmp/ccVZQUdL.s:3746   .text.timer_interrupt_flag_get:0000000000000004 .LVL224
     /tmp/ccVZQUdL.s:3754   .text.timer_interrupt_flag_get:000000000000000a .LVL225
     /tmp/ccVZQUdL.s:3757   .text.timer_interrupt_flag_get:000000000000000e .LVL226
     /tmp/ccVZQUdL.s:3715   .text.timer_interrupt_disable:0000000000000000 .LVL220
     /tmp/ccVZQUdL.s:3721   .text.timer_interrupt_disable:0000000000000006 .LVL221
     /tmp/ccVZQUdL.s:3724   .text.timer_interrupt_disable:0000000000000008 .LVL222
     /tmp/ccVZQUdL.s:3618   .text.timer_external_clock_mode1_config:0000000000000000 .LVL213
     /tmp/ccVZQUdL.s:3633   .text.timer_external_clock_mode1_config:0000000000000010 .LVL215
     /tmp/ccVZQUdL.s:3636   .text.timer_external_clock_mode1_config:0000000000000012 .LVL216
     /tmp/ccVZQUdL.s:3630   .text.timer_external_clock_mode1_config:000000000000000e .LVL214
     /tmp/ccVZQUdL.s:3654   .text.timer_external_clock_mode1_config:000000000000001e .LVL217
     /tmp/ccVZQUdL.s:3562   .text.timer_external_clock_mode0_config:0000000000000000 .LVL208
     /tmp/ccVZQUdL.s:3577   .text.timer_external_clock_mode0_config:0000000000000010 .LVL210
     /tmp/ccVZQUdL.s:3580   .text.timer_external_clock_mode0_config:0000000000000012 .LVL211
     /tmp/ccVZQUdL.s:3574   .text.timer_external_clock_mode0_config:000000000000000e .LVL209
     /tmp/ccVZQUdL.s:3592   .text.timer_external_clock_mode0_config:000000000000001c .LVL212
     /tmp/ccVZQUdL.s:3415   .text.timer_external_trigger_as_external_clock_config:0000000000000000 .LVL199
     /tmp/ccVZQUdL.s:3479   .text.timer_external_trigger_as_external_clock_config:000000000000004c .LVL203
     /tmp/ccVZQUdL.s:3496   .text.timer_external_trigger_as_external_clock_config:000000000000005e .LVL205
     /tmp/ccVZQUdL.s:3438   .text.timer_external_trigger_as_external_clock_config:000000000000001a .LVL201
     /tmp/ccVZQUdL.s:3503   .text.timer_external_trigger_as_external_clock_config:0000000000000062 .LVL206
     /tmp/ccVZQUdL.s:3425   .text.timer_external_trigger_as_external_clock_config:000000000000000c .LVL200
     /tmp/ccVZQUdL.s:3516   .text.timer_external_trigger_as_external_clock_config:000000000000006e .LVL207
     /tmp/ccVZQUdL.s:3467   .text.timer_external_trigger_as_external_clock_config:0000000000000040 .LVL202
     /tmp/ccVZQUdL.s:3481   .text.timer_external_trigger_as_external_clock_config:000000000000004e .LVL204
GAS LISTING /tmp/ccVZQUdL.s 			page 149


     /tmp/ccVZQUdL.s:3372   .text.timer_internal_trigger_as_external_clock_config:0000000000000000 .LVL195
     /tmp/ccVZQUdL.s:3387   .text.timer_internal_trigger_as_external_clock_config:000000000000000c .LVL197
     /tmp/ccVZQUdL.s:3378   .text.timer_internal_trigger_as_external_clock_config:0000000000000002 .LVL196
     /tmp/ccVZQUdL.s:3389   .text.timer_internal_trigger_as_external_clock_config:000000000000000e .LVL198
     /tmp/ccVZQUdL.s:3297   .text.timer_quadrature_decoder_mode_config:0000000000000000 .LVL191
     /tmp/ccVZQUdL.s:3337   .text.timer_quadrature_decoder_mode_config:0000000000000030 .LVL193
     /tmp/ccVZQUdL.s:3303   .text.timer_quadrature_decoder_mode_config:0000000000000004 .LVL192
     /tmp/ccVZQUdL.s:2789   .text.timer_input_pwm_capture_config:0000000000000000 .LVL169
     /tmp/ccVZQUdL.s:2835   .text.timer_input_pwm_capture_config:000000000000002e .LVL173
     /tmp/ccVZQUdL.s:2966   .text.timer_input_pwm_capture_config:00000000000000ca .LVL177
     /tmp/ccVZQUdL.s:2973   .text.timer_input_pwm_capture_config:00000000000000cc .LVL178
     /tmp/ccVZQUdL.s:2807   .text.timer_input_pwm_capture_config:0000000000000014 .LVL170
     /tmp/ccVZQUdL.s:2816   .text.timer_input_pwm_capture_config:0000000000000022 .LVL171
     /tmp/ccVZQUdL.s:2820   .text.timer_input_pwm_capture_config:0000000000000024 .LVL172
     /tmp/ccVZQUdL.s:2879   .text.timer_input_pwm_capture_config:0000000000000068 .LVL174
     /tmp/ccVZQUdL.s:2894   .text.timer_input_pwm_capture_config:0000000000000078 .LVL175
     /tmp/ccVZQUdL.s:2950   .text.timer_input_pwm_capture_config:00000000000000ba .LVL176
     /tmp/ccVZQUdL.s:3027   .text.timer_input_pwm_capture_config:0000000000000110 .LVL179
     /tmp/ccVZQUdL.s:3042   .text.timer_input_pwm_capture_config:000000000000011e .LVL180
     /tmp/ccVZQUdL.s:3086   .text.timer_input_pwm_capture_config:0000000000000156 .LVL181
     /tmp/ccVZQUdL.s:3101   .text.timer_input_pwm_capture_config:0000000000000166 .LVL182
     /tmp/ccVZQUdL.s:2730   .text.timer_channel_capture_value_register_read:0000000000000000 .LVL159
     /tmp/ccVZQUdL.s:2740   .text.timer_channel_capture_value_register_read:000000000000000e .LVL160
     /tmp/ccVZQUdL.s:2743   .text.timer_channel_capture_value_register_read:0000000000000010 .LVL161
     /tmp/ccVZQUdL.s:2751   .text.timer_channel_capture_value_register_read:0000000000000018 .LVL162
     /tmp/ccVZQUdL.s:2756   .text.timer_channel_capture_value_register_read:000000000000001a .LVL163
     /tmp/ccVZQUdL.s:2760   .text.timer_channel_capture_value_register_read:000000000000001c .LVL164
     /tmp/ccVZQUdL.s:2762   .text.timer_channel_capture_value_register_read:000000000000001e .LVL165
     /tmp/ccVZQUdL.s:2767   .text.timer_channel_capture_value_register_read:0000000000000020 .LVL166
     /tmp/ccVZQUdL.s:2770   .text.timer_channel_capture_value_register_read:0000000000000022 .LVL167
     /tmp/ccVZQUdL.s:2775   .text.timer_channel_capture_value_register_read:0000000000000024 .LVL168
     /tmp/ccVZQUdL.s:2450   .text.timer_input_capture_config:0000000000000000 .LVL150
     /tmp/ccVZQUdL.s:2518   .text.timer_input_capture_config:000000000000005e .LVL151
     /tmp/ccVZQUdL.s:2566   .text.timer_input_capture_config:00000000000000a4 .LVL153
     /tmp/ccVZQUdL.s:2632   .text.timer_input_capture_config:0000000000000100 .LVL155
     /tmp/ccVZQUdL.s:2678   .text.timer_input_capture_config:0000000000000142 .LVL157
     /tmp/ccVZQUdL.s:2260   .text.timer_channel_complementary_output_state_config:0000000000000000 .LVL135
     /tmp/ccVZQUdL.s:2279   .text.timer_channel_complementary_output_state_config:000000000000001a .LVL136
     /tmp/ccVZQUdL.s:2283   .text.timer_channel_complementary_output_state_config:000000000000001e .LVL137
     /tmp/ccVZQUdL.s:2290   .text.timer_channel_complementary_output_state_config:0000000000000022 .LVL138
     /tmp/ccVZQUdL.s:2302   .text.timer_channel_complementary_output_state_config:0000000000000030 .LVL139
     /tmp/ccVZQUdL.s:2309   .text.timer_channel_complementary_output_state_config:0000000000000034 .LVL140
     /tmp/ccVZQUdL.s:2168   .text.timer_channel_output_state_config:0000000000000000 .LVL127
     /tmp/ccVZQUdL.s:2179   .text.timer_channel_output_state_config:0000000000000010 .LVL128
     /tmp/ccVZQUdL.s:2190   .text.timer_channel_output_state_config:000000000000001c .LVL129
     /tmp/ccVZQUdL.s:2207   .text.timer_channel_output_state_config:0000000000000030 .LVL130
     /tmp/ccVZQUdL.s:2214   .text.timer_channel_output_state_config:0000000000000036 .LVL131
     /tmp/ccVZQUdL.s:2227   .text.timer_channel_output_state_config:0000000000000042 .LVL132
     /tmp/ccVZQUdL.s:2231   .text.timer_channel_output_state_config:0000000000000046 .LVL133
     /tmp/ccVZQUdL.s:2238   .text.timer_channel_output_state_config:000000000000004a .LVL134
     /tmp/ccVZQUdL.s:2095   .text.timer_channel_complementary_output_polarity_config:0000000000000000 .LVL121
     /tmp/ccVZQUdL.s:2114   .text.timer_channel_complementary_output_polarity_config:000000000000001a .LVL122
     /tmp/ccVZQUdL.s:2118   .text.timer_channel_complementary_output_polarity_config:000000000000001e .LVL123
     /tmp/ccVZQUdL.s:2132   .text.timer_channel_complementary_output_polarity_config:000000000000002e .LVL124
     /tmp/ccVZQUdL.s:2139   .text.timer_channel_complementary_output_polarity_config:0000000000000034 .LVL125
     /tmp/ccVZQUdL.s:2146   .text.timer_channel_complementary_output_polarity_config:0000000000000038 .LVL126
     /tmp/ccVZQUdL.s:2003   .text.timer_channel_output_polarity_config:0000000000000000 .LVL113
GAS LISTING /tmp/ccVZQUdL.s 			page 150


     /tmp/ccVZQUdL.s:2014   .text.timer_channel_output_polarity_config:0000000000000010 .LVL114
     /tmp/ccVZQUdL.s:2025   .text.timer_channel_output_polarity_config:000000000000001e .LVL115
     /tmp/ccVZQUdL.s:2042   .text.timer_channel_output_polarity_config:0000000000000032 .LVL116
     /tmp/ccVZQUdL.s:2049   .text.timer_channel_output_polarity_config:0000000000000038 .LVL117
     /tmp/ccVZQUdL.s:2062   .text.timer_channel_output_polarity_config:0000000000000044 .LVL118
     /tmp/ccVZQUdL.s:2066   .text.timer_channel_output_polarity_config:0000000000000048 .LVL119
     /tmp/ccVZQUdL.s:2073   .text.timer_channel_output_polarity_config:000000000000004c .LVL120
     /tmp/ccVZQUdL.s:1912   .text.timer_channel_output_clear_config:0000000000000000 .LVL105
     /tmp/ccVZQUdL.s:1930   .text.timer_channel_output_clear_config:000000000000001a .LVL106
     /tmp/ccVZQUdL.s:1936   .text.timer_channel_output_clear_config:0000000000000020 .LVL107
     /tmp/ccVZQUdL.s:1953   .text.timer_channel_output_clear_config:0000000000000034 .LVL108
     /tmp/ccVZQUdL.s:1960   .text.timer_channel_output_clear_config:000000000000003a .LVL109
     /tmp/ccVZQUdL.s:1973   .text.timer_channel_output_clear_config:0000000000000048 .LVL110
     /tmp/ccVZQUdL.s:1977   .text.timer_channel_output_clear_config:000000000000004c .LVL111
     /tmp/ccVZQUdL.s:1988   .text.timer_channel_output_clear_config:0000000000000058 .LVL112
     /tmp/ccVZQUdL.s:1825   .text.timer_channel_output_fast_config:0000000000000000 .LVL97
     /tmp/ccVZQUdL.s:1836   .text.timer_channel_output_fast_config:0000000000000010 .LVL98
     /tmp/ccVZQUdL.s:1847   .text.timer_channel_output_fast_config:000000000000001e .LVL99
     /tmp/ccVZQUdL.s:1857   .text.timer_channel_output_fast_config:0000000000000028 .LVL100
     /tmp/ccVZQUdL.s:1869   .text.timer_channel_output_fast_config:0000000000000036 .LVL101
     /tmp/ccVZQUdL.s:1882   .text.timer_channel_output_fast_config:0000000000000042 .LVL102
     /tmp/ccVZQUdL.s:1886   .text.timer_channel_output_fast_config:0000000000000046 .LVL103
     /tmp/ccVZQUdL.s:1897   .text.timer_channel_output_fast_config:0000000000000050 .LVL104
     /tmp/ccVZQUdL.s:1734   .text.timer_channel_output_shadow_config:0000000000000000 .LVL89
     /tmp/ccVZQUdL.s:1752   .text.timer_channel_output_shadow_config:000000000000001c .LVL90
     /tmp/ccVZQUdL.s:1758   .text.timer_channel_output_shadow_config:0000000000000022 .LVL91
     /tmp/ccVZQUdL.s:1775   .text.timer_channel_output_shadow_config:0000000000000038 .LVL92
     /tmp/ccVZQUdL.s:1782   .text.timer_channel_output_shadow_config:000000000000003e .LVL93
     /tmp/ccVZQUdL.s:1795   .text.timer_channel_output_shadow_config:000000000000004a .LVL94
     /tmp/ccVZQUdL.s:1799   .text.timer_channel_output_shadow_config:000000000000004e .LVL95
     /tmp/ccVZQUdL.s:1810   .text.timer_channel_output_shadow_config:0000000000000058 .LVL96
     /tmp/ccVZQUdL.s:1597   .text.timer_channel_output_mode_config:0000000000000000 .LVL80
     /tmp/ccVZQUdL.s:1615   .text.timer_channel_output_mode_config:000000000000001a .LVL81
     /tmp/ccVZQUdL.s:1621   .text.timer_channel_output_mode_config:0000000000000020 .LVL82
     /tmp/ccVZQUdL.s:1638   .text.timer_channel_output_mode_config:0000000000000034 .LVL83
     /tmp/ccVZQUdL.s:1645   .text.timer_channel_output_mode_config:000000000000003a .LVL84
     /tmp/ccVZQUdL.s:1658   .text.timer_channel_output_mode_config:0000000000000048 .LVL85
     /tmp/ccVZQUdL.s:1662   .text.timer_channel_output_mode_config:000000000000004c .LVL86
     /tmp/ccVZQUdL.s:1673   .text.timer_channel_output_mode_config:0000000000000058 .LVL87
     /tmp/ccVZQUdL.s:1164   .text.timer_channel_output_config:0000000000000000 .LVL64
     /tmp/ccVZQUdL.s:1196   .text.timer_channel_output_config:000000000000002e .LVL65
     /tmp/ccVZQUdL.s:1217   .text.timer_channel_output_config:0000000000000048 .LVL67
     /tmp/ccVZQUdL.s:1292   .text.timer_channel_output_config:00000000000000ac .LVL68
     /tmp/ccVZQUdL.s:1318   .text.timer_channel_output_config:00000000000000ca .LVL70
     /tmp/ccVZQUdL.s:1346   .text.timer_channel_output_config:00000000000000ee .LVL71
     /tmp/ccVZQUdL.s:1497   .text.timer_channel_output_config:00000000000001d2 .LVL77
     /tmp/ccVZQUdL.s:1518   .text.timer_channel_output_config:00000000000001f2 .LVL78
     /tmp/ccVZQUdL.s:1208   .text.timer_channel_output_config:000000000000003e .LVL66
     /tmp/ccVZQUdL.s:1309   .text.timer_channel_output_config:00000000000000c2 .LVL69
     /tmp/ccVZQUdL.s:1358   .text.timer_channel_output_config:00000000000000fe .LVL72
     /tmp/ccVZQUdL.s:1367   .text.timer_channel_output_config:0000000000000106 .LVL73
     /tmp/ccVZQUdL.s:1424   .text.timer_channel_output_config:0000000000000158 .LVL74
     /tmp/ccVZQUdL.s:1443   .text.timer_channel_output_config:0000000000000178 .LVL75
     /tmp/ccVZQUdL.s:1464   .text.timer_channel_output_config:0000000000000196 .LVL76
     /tmp/ccVZQUdL.s:1563   .text.timer_channel_output_config:000000000000022c .LVL79
     /tmp/ccVZQUdL.s:862    .text.timer_event_software_generate:0000000000000000 .LVL52
     /tmp/ccVZQUdL.s:867    .text.timer_event_software_generate:0000000000000004 .LVL53
GAS LISTING /tmp/ccVZQUdL.s 			page 151


     /tmp/ccVZQUdL.s:832    .text.timer_dma_transfer_config:0000000000000000 .LVL50
     /tmp/ccVZQUdL.s:845    .text.timer_dma_transfer_config:0000000000000010 .LVL51
     /tmp/ccVZQUdL.s:774    .text.timer_dma_disable:0000000000000000 .LVL47
     /tmp/ccVZQUdL.s:780    .text.timer_dma_disable:0000000000000006 .LVL48
     /tmp/ccVZQUdL.s:754    .text.timer_dma_enable:0000000000000000 .LVL45
     /tmp/ccVZQUdL.s:759    .text.timer_dma_enable:0000000000000004 .LVL46
     /tmp/ccVZQUdL.s:661    .text.timer_prescaler_read:0000000000000000 .LVL40
     /tmp/ccVZQUdL.s:666    .text.timer_prescaler_read:0000000000000002 .LVL41
     /tmp/ccVZQUdL.s:670    .text.timer_prescaler_read:0000000000000004 .LVL42
     /tmp/ccVZQUdL.s:641    .text.timer_counter_read:0000000000000000 .LVL38
     /tmp/ccVZQUdL.s:646    .text.timer_counter_read:0000000000000002 .LVL39
     /tmp/ccVZQUdL.s:498    .text.timer_counter_alignment:0000000000000000 .LVL30
     /tmp/ccVZQUdL.s:508    .text.timer_counter_alignment:000000000000000c .LVL31
     /tmp/ccVZQUdL.s:22     .text.timer_deinit:0000000000000002 .LCFI0
     /tmp/ccVZQUdL.s:52     .text.timer_deinit:000000000000003c .LCFI1
     /tmp/ccVZQUdL.s:58     .text.timer_deinit:0000000000000044 .LCFI2
     /tmp/ccVZQUdL.s:80     .text.timer_deinit:000000000000006c .LCFI3
     /tmp/ccVZQUdL.s:86     .text.timer_deinit:0000000000000074 .LCFI4
     /tmp/ccVZQUdL.s:104    .text.timer_deinit:000000000000008c .LCFI5
     /tmp/ccVZQUdL.s:110    .text.timer_deinit:0000000000000094 .LCFI6
     /tmp/ccVZQUdL.s:128    .text.timer_deinit:00000000000000ac .LCFI7
     /tmp/ccVZQUdL.s:134    .text.timer_deinit:00000000000000b4 .LCFI8
     /tmp/ccVZQUdL.s:150    .text.timer_deinit:00000000000000c8 .LCFI9
     /tmp/ccVZQUdL.s:156    .text.timer_deinit:00000000000000d0 .LCFI10
     /tmp/ccVZQUdL.s:172    .text.timer_deinit:00000000000000e4 .LCFI11
     /tmp/ccVZQUdL.s:178    .text.timer_deinit:00000000000000ec .LCFI12
     /tmp/ccVZQUdL.s:194    .text.timer_deinit:0000000000000100 .LCFI13
     /tmp/ccVZQUdL.s:200    .text.timer_deinit:0000000000000108 .LCFI14
     /tmp/ccVZQUdL.s:206    .text.timer_deinit:000000000000010c .LCFI15
     /tmp/ccVZQUdL.s:18     .text.timer_deinit:0000000000000000 .LVL0
     /tmp/ccVZQUdL.s:40     .text.timer_deinit:000000000000002c .LVL1
     /tmp/ccVZQUdL.s:68     .text.timer_deinit:000000000000005c .LVL4
     /tmp/ccVZQUdL.s:92     .text.timer_deinit:000000000000007c .LVL7
     /tmp/ccVZQUdL.s:116    .text.timer_deinit:000000000000009c .LVL10
     /tmp/ccVZQUdL.s:138    .text.timer_deinit:00000000000000b8 .LVL13
     /tmp/ccVZQUdL.s:160    .text.timer_deinit:00000000000000d4 .LVL16
     /tmp/ccVZQUdL.s:182    .text.timer_deinit:00000000000000f0 .LVL19
     /tmp/ccVZQUdL.s:2359   .text.timer_channel_input_capture_prescaler_config:0000000000000000 .LVL142
     /tmp/ccVZQUdL.s:2377   .text.timer_channel_input_capture_prescaler_config:000000000000001c .LVL143
     /tmp/ccVZQUdL.s:2383   .text.timer_channel_input_capture_prescaler_config:0000000000000022 .LVL144
     /tmp/ccVZQUdL.s:2400   .text.timer_channel_input_capture_prescaler_config:0000000000000038 .LVL145
     /tmp/ccVZQUdL.s:2407   .text.timer_channel_input_capture_prescaler_config:000000000000003e .LVL146
     /tmp/ccVZQUdL.s:2420   .text.timer_channel_input_capture_prescaler_config:000000000000004a .LVL147
     /tmp/ccVZQUdL.s:2424   .text.timer_channel_input_capture_prescaler_config:000000000000004e .LVL148
     /tmp/ccVZQUdL.s:2435   .text.timer_channel_input_capture_prescaler_config:0000000000000058 .LVL149
     /tmp/ccVZQUdL.s:3259   .text.timer_external_trigger_config:0000000000000000 .LVL188
     /tmp/ccVZQUdL.s:3272   .text.timer_external_trigger_config:0000000000000010 .LVL189
     /tmp/ccVZQUdL.s:3275   .text.timer_external_trigger_config:0000000000000012 .LVL190
     /tmp/ccVZQUdL.s:3772   .text.timer_interrupt_flag_clear:0000000000000000 .LVL227
     /tmp/ccVZQUdL.s:3776   .text.timer_interrupt_flag_clear:0000000000000004 .LVL228
     /tmp/ccVZQUdL.s:3826   .debug_info:0000000000000000 .Ldebug_info0
     /tmp/ccVZQUdL.s:2804   .text.timer_input_pwm_capture_config:0000000000000010 .LBE14
     /tmp/ccVZQUdL.s:2880   .text.timer_input_pwm_capture_config:0000000000000068 .LBB21
     /tmp/ccVZQUdL.s:2896   .text.timer_input_pwm_capture_config:0000000000000078 .LBE21
     /tmp/ccVZQUdL.s:2829   .text.timer_input_pwm_capture_config:000000000000002a .LBE17
     /tmp/ccVZQUdL.s:2939   .text.timer_input_pwm_capture_config:00000000000000ae .LBB22
     /tmp/ccVZQUdL.s:2945   .text.timer_input_pwm_capture_config:00000000000000b4 .LBE22
GAS LISTING /tmp/ccVZQUdL.s 			page 152


     /tmp/ccVZQUdL.s:2951   .text.timer_input_pwm_capture_config:00000000000000ba .LBB23
     /tmp/ccVZQUdL.s:2969   .text.timer_input_pwm_capture_config:00000000000000ca .LBE23
     /tmp/ccVZQUdL.s:3017   .text.timer_input_pwm_capture_config:0000000000000102 .LBE24
     /tmp/ccVZQUdL.s:3028   .text.timer_input_pwm_capture_config:0000000000000110 .LBB27
     /tmp/ccVZQUdL.s:3044   .text.timer_input_pwm_capture_config:000000000000011e .LBE27
     /tmp/ccVZQUdL.s:3646   .text.timer_external_clock_mode1_config:0000000000000018 .LBE40
     /tmp/ccVZQUdL.s:3649   .text.timer_external_clock_mode1_config:000000000000001a .LBB43
     /tmp/ccVZQUdL.s:3656   .text.timer_external_clock_mode1_config:000000000000001e .LBE43

UNDEFINED SYMBOLS
rcu_periph_reset_enable
rcu_periph_reset_disable
