Source Block: oh/common/hdl/oh_fifo_cdc.v@52:66@HdlStmProcess
   assign wr_en    = access_in;
   assign rd_en    = ~empty & ~wait_in;
   assign wait_out = prog_full;

   //Holds access high until "acknowledge"
   always @ (posedge clk_out or negedge nreset)
     if(!nreset)
       access_out <=1'b0;   
     else if(~wait_in)
       access_out <=rd_en;

   //Read response fifo (from master)
   defparam fifo.DW    = DW;
   defparam fifo.DEPTH = DEPTH;
   defparam fifo.WAIT  = WAIT;

Diff Content:
- 59        access_out <=1'b0;   
- 61        access_out <=rd_en;
+ 59        access_out <= 1'b0;   
+ 61        access_out <= rd_en;

Clone Blocks:
