#Build: Fabric Compiler 2021.4-SP1.2, Build 96435, May 30 04:40 2022
#Install: D:\pango\PDS_2021.4-SP1.2\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.19044
#Hostname: DESKTOP-HL6DT46
Generated by Fabric Compiler (version 2021.4-SP1.2 build 96435) at Thu Feb  9 14:27:51 2023
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model.
I: Parameter configuration file E:/PGL22G_KAIFALICHEN/xiugai_ddr_20230209/31_ddr3_rw_top/prj/testparam.txt cannot open.
Reading design from translate DB.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[0]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[1]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_dqs_clk_regional[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[3]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[4]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[5]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[6]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[7]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[10]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[11]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[12]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_90_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[27]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[28]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[29]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[32]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[33]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[34]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[35]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[36]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[2]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs0_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_0' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[9]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[17]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_01' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[18]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[19]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[20]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[21]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[22]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[23]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[24]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[25]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw290_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs1_clk_r' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_1' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[31]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[37]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[40]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_03' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[41]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[42]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[43]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[44]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[45]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[46]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[47]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[48]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[49]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[51]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[52]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_clkw_ca_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[55]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/dqs_ca_clk_r_04' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[56]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[57]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[58]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
C: SDC-2025: Clock source 'n:u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_phy_io/buffer_clk_sys[59]' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Flattening design 'ddr3_rw_top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net u_ddr3_top/u_ddr3_ip/pll_pclk in design, driver pin CLKOUT1(instance u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/ddr_init_done).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net u_ddr3_top/axi_clk in design, driver pin CLKOUT2(instance u_ddr3_top/u_ddr3_ip/u_pll_50_400/u_pll_e1) -> load pin CLK(instance u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_wfull).
I: The instance clkbufg_2(GTP_CLKBUFG) has been inserted on the net nt_sys_clk in design, driver pin O(instance sys_clk_ibuf) -> load pin CLK(instance u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/ASYN_CTRL.asyn_rempty).
Converting tech operator to gate operator.
Processing gate operator.
I: Infer CARRY group, base inst: u_ddr_test/N10_1_1/gateop, insts:27.
I: Infer CARRY group, base inst: u_ddr_test/N45_1_0/gateop, insts:28.
I: Infer CARRY group, base inst: u_ddr_test/N63.eq_0/gateop, insts:8.
I: Infer CARRY group, base inst: u_led_disp/N11_1_0/gateop, insts:25.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N44_1_0/gateop, insts:23.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N92.lt_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N108_1_1/gateop, insts:31.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N136_1_0/gateop, insts:10.
I: Infer CARRY group, base inst: u_ddr3_top/u_rw_ctrl_128bit/N202_1_0/gateop, insts:23.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_reset_ctrl/N23_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N17.eq_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N21_1_1/gateop, insts:15.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N35_1.fsub_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N38_1_1/gateop, insts:6.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N40.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N42.lt_0/gateop, insts:4.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N63_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_phy_top/u_ddrphy_update_ctrl/N80_1_1/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N3_5_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N95_3_1/gateop, insts:14.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N173.eq_0/gateop, insts:5.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N176.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_6.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_7.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_rd_fifo/U_ipml_fifo_rd_fifo/U_ipml_fifo_ctrl/N298_8.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N3_3_1/gateop, insts:14.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N80_5_1/gateop, insts:10.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N173.eq_0/gateop, insts:7.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N176.eq_0/gateop, insts:6.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_6.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_7.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_fifo_ctrl/u_wr_fifo/U_ipml_fifo_wr_fifo/U_ipml_fifo_ctrl/N326_8.fsub_0/gateop, insts:12.
I: Infer CARRY group, base inst: u_ddr3_top/u_ddr3_ip/u_ipsl_hmic_h_ddrc_top/u_ddrc_reset_ctrl/u_ddrc_apb_reset/N266_1_1/gateop, insts:6.
Device mapping done.
Total device mapping takes 0.39 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 0        | 30            | 0                   
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 592      | 26304         | 3                   
| LUT                   | 962      | 17536         | 6                   
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 2        | 6             | 34                  
| DQSL                  | 5        | 18            | 28                  
| DRM                   | 16       | 48            | 34                  
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 58       | 240           | 25                  
| IOCKDIV               | 1        | 12            | 9                   
| IOCKGATE              | 2        | 12            | 17                  
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 3        | 20            | 15                  
| HMEMC                 | 1        | 2             | 50                  
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'ddr3_rw_top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file E:/PGL22G_KAIFALICHEN/xiugai_ddr_20230209/31_ddr3_rw_top/prj/device_map/ddr3_rw_top.pcf has been covered.
Action dev_map: Real time elapsed is 5.000 sec
Action dev_map: CPU time elapsed is 3.703 sec
Action dev_map: Process CPU time elapsed is 3.703 sec
Current time: Thu Feb  9 14:27:54 2023
Action dev_map: Peak memory pool usage is 208,859,136 bytes
