#include <string.h>
#include <iomanip>
#include <sstream>

#include <riscvISA.h>

const char* riscvNamesOP[8] = {"ADD","SLL", "CMPLT", "CMPLTU", "XOR", "", "OR", "AND"};
const char* riscvNamesOPI[8] = {"ADDi", "SLLi", "SLTi", "CMPLTUi", "XORi", "SRLi", "ORi", "ANDi"};
const char* riscvNamesOPW[8] = {"ADDW","SLLW", "", "", "", "SRW", "", ""};
const char* riscvNamesOPIW[8] = {"ADDWi", "SLLWi", "", "", "", "SRi", "", ""};
const char* riscvNamesLD[8] = {"LDB", "LDH", "LDW", "LDD", "LDBU", "LDHU", "LDWU"};
const char* riscvNamesST[8] = {"STB", "STH", "STW", "STD"};
const char* riscvNamesBR[8] = {"BEQ", "BNE", "", "", "BLT", "BGE", "BLTU", "BGEU"};
const char* riscvNamesMUL[8] = {"MPYLO","MPYHI", "MPYHI", "MPYHI", "DIVHI", "DIVHI", "DIVLO", "DIVLO"};

std::string printDecodedInstrRISCV(unsigned int oneInstruction){
	char opcode = oneInstruction & 0x7f;
	char rs1 = ((oneInstruction >> 15) & 0x1f);
	char rs2 = ((oneInstruction >> 20) & 0x1f);
	char rs3 = ((oneInstruction >> 27) & 0x1f);
	char rd = ((oneInstruction >> 7) & 0x1f);
	char funct7 = ((oneInstruction >> 25) & 0x7f);
	char funct7_smaller = funct7 & 0x3e;

	char funct3 = ((oneInstruction >> 12) & 0x7);
	unsigned short imm12_I = ((oneInstruction >> 20) & 0xfff);
	unsigned short imm12_S = ((oneInstruction >> 20) & 0xfe0) + ((oneInstruction >> 7) & 0x1f);


	short imm12_I_signed = (imm12_I >= 2048) ? imm12_I - 4096 : imm12_I;
	short imm12_S_signed = (imm12_S >= 2048) ? imm12_S - 4096 : imm12_S;


	short imm13 = ((oneInstruction >> 19) & 0x1000) + ((oneInstruction >> 20) & 0x7e0) + ((oneInstruction >> 7) & 0x1e) + ((oneInstruction << 4) & 0x800);
	short imm13_signed = (imm13 >= 4096) ? imm13 - 8192 : imm13;

	unsigned int imm31_12 = oneInstruction & 0xfffff000;
	int imm31_12_signed = imm31_12;

	unsigned int imm21_1 = (oneInstruction & 0xff000) + ((oneInstruction >> 9) & 0x800) + ((oneInstruction >> 20) & 0x7fe) + ((oneInstruction >> 11) & 0x100000);
	int imm21_1_signed = (imm21_1 >= 1048576) ? imm21_1 - 2097152 : imm21_1;

	char shamt = ((oneInstruction >> 20) & 0x3f);



	if (opcode == RISCV_OPIW) //If we are on opiw, shamt only have 5bits
		shamt = rs2;

	//In case of immediate shift instr, as shamt needs one more bit the lower bit of funct7 has to be set to 0
	if (opcode == RISCV_OPI && (funct3 == RISCV_OPI_SLLI || funct3 == RISCV_OPI_SRI))
		funct7 = funct7 & 0x3f;

	std::stringstream stream;


	switch (opcode)
	{
	case RISCV_LUI:
		stream << "LUI r" << (int) rd << " " << imm31_12;
	break;
	case RISCV_AUIPC:
		stream << "AUIPC r" << (int) rd << " " << imm31_12;
	break;
	case RISCV_JAL:
		if (rd==0)
			stream << "J " << imm31_12;
		else
			stream << "JAL " << imm31_12;
	break;
	case RISCV_JALR:
		if (rd==0)
			stream << "JR r" << (int) rs1 << " << " << imm12_I_signed;
		else
			stream << "JALR r" << (int) rd << " r" << (int) rs1 << " "<< imm12_I_signed;
	break;
	case RISCV_BR:
		stream << riscvNamesBR[funct3];
		stream <<  " r" << (int) rs1 << " r" << (int) rs2 << " " << imm13_signed;
	break;
	case RISCV_LD:
		stream << riscvNamesLD[funct3];
		stream <<  " r" << (int) rd << " = " << imm12_I_signed << " (r" << (int) rs1 << ")";
	break;
	case RISCV_ST:
		stream << riscvNamesST[funct3];
		stream <<  " r" << (int) rs2 << " = " << imm12_S_signed << " (r" << (int) rs1 << ")";
	break;
	case RISCV_OPI:
		if (funct3 == RISCV_OPI_SRI)
			if (funct7 == RISCV_OPI_SRI_SRLI)
				stream << "SRLi r" << (int) rd << " = r" << (int) rs1 << ", " << shamt;
			else //SRAI
				stream << "SRAi r" << (int) rd << " = r" << (int) rs1 << ", " << shamt;
		else if (funct3 == RISCV_OPI_SLLI){
			stream << riscvNamesOPI[funct3];
			stream << " r" <<  rd << " = r" << (int) rs1 << ", " << shamt;
		}
		else{
			stream << riscvNamesOPI[funct3];
			stream << " r" << (int) rd << " = r" << (int) rs1 << ", " << imm12_I_signed;
		}
	break;
	case RISCV_OP:
		if (funct7 == 1){
			stream << riscvNamesMUL[funct3];
			stream << " r" << (int) rd << " = r" << (int) rs1 << ", r" << (int) rs2;
		}
		else{
			if (funct3 == RISCV_OP_ADD)
				if (funct7 == RISCV_OP_ADD_ADD)
					stream << "ADD r" << (int) rd << " = r" << (int) rs1 << ", r" << (int) rs2;
				else
					stream << "SUB r" << (int) rd << " = r" << (int) rs1 << ", r" << (int) rs2;
			else if (funct3 == RISCV_OP_SR)
				if (funct7 == RISCV_OP_SR_SRL)
					stream << "SRL r" << (int) rd << " = r" << (int) rs1 << ", r" << (int) rs2;
				else //SRA
					stream << "SRA r" << (int) rd << " = r" << (int) rs1 << ", r" << (int) rs2;
			else{
				stream << riscvNamesOP[funct3];
				stream <<  " r" << (int) rd << " = r" << (int) rs1 << ", r" << (int) rs2;
			}
		}
	break;
	case RISCV_OPIW:
		if (funct3 == RISCV_OPIW_SRW)
			if (funct7 == RISCV_OPIW_SRW_SRLIW)
				stream << "SRLWi r" << (int) rd << " = r" << (int) rs1 << ", " << (int) rs2;
			else //SRAI
				stream << "SRAWi r" << (int) rd << " = r" << (int) rs1 << ", " << (int) rs2;
		else if (funct3 == RISCV_OPIW_SLLIW){
			stream << riscvNamesOPI[funct3];
			stream << " r" << (int) rd << " = r" << (int) rs1 << ", " << (int) rs2;
		}
		else{
			stream << riscvNamesOPIW[funct3];
			stream << " r" << (int) rd << " = r" << (int) rs1 << ", " << imm12_I_signed;
		}
	break;
	case RISCV_OPW:
		if (funct7 == 1){
			stream << riscvNamesMUL[funct3];
			stream << "W r" << (int) rd << " = r" << (int) rs1 << ", r" << (int) rs2;
		}
		else{
			if (funct3 == RISCV_OP_ADD)
				if (funct7 == RISCV_OPW_ADDSUBW_ADDW)
					stream << "ADDW r" << (int) rd << " = r" << (int) rs1 << ", r" << (int) rs2;
				else
					stream << "SUBW r" << (int) rd << " = r" << (int) rs1 << ", r" << (int) rs2;
			else if (funct3 == RISCV_OPW_SRW)
				if (funct7 == RISCV_OPW_SRW_SRLW)
					stream << "SRLW r" << (int) rd << " = r" << (int) rs1 << ", r" << (int) rs2;
				else //SRAW
					stream << "SRAW r" << (int) rd << " = r" << (int) rs1 << ", r" << (int) rs2;
			else{
				stream << riscvNamesOPW[funct3];
				stream <<  " r" << (int) rd << " = r" << (int) rs1 << ", r" << (int) rs2;
			}
		}
	break;
	case RISCV_SYSTEM:
		stream << "SYSTEM";
	break;

/****************************************************************************************************
 * Intruction for the stantard F extension
 *
 *  Author : Lauric
 *
 ***************************************************************************************************/
	case RISCV_FLOAT_OP : 
		switch(funct7) 
		{
			case  RISCV_FLOAT_OP_ADD:
				stream << "FADD rf" << (int) rd << " = rf" << (int) rs1 << ", rf" << (int) rs2;
			break;

			case RISCV_FLOAT_OP_SUB:
				stream << "FSUB rf" << (int) rd << " = rf" << (int) rs1 << ", rf" << (int) rs2;
			break;

			case RISCV_FLOAT_OP_MUL:
				stream << "FMUL rf" << (int) rd << " = rf" << (int) rs1 << ", rf" << (int) rs2;
			break;

			case RISCV_FLOAT_OP_DIV:
				stream << "FDIV rf" << (int) rd << " = rf" << (int) rs1 << ", rf" << (int) rs2;
			break;

			case RISCV_FLOAT_OP_SQRT:
				stream << "FSQRT rf" << (int) rd << " = rf" << (int) rs1;
			break;

			case RISCV_FLOAT_OP_SGN:
				switch(funct3)
				{
					case 0 :
						stream << "FSGNJ rf" << (int) rd << "= rf" << (int) rs1 << ", rf" << (int) rs2;
						break;

					case 1 :
						stream << "FSGNJN rf" << (int) rd << "= rf" << (int) rs1 << ", rf" << (int) rs2;
						break;

					case 2 :
						stream << "FSGNJX rf" << (int) rd << "= rf" << (int) rs1 << ", rf" << (int) rs2;
						break;
				
				}
			break;

			case RISCV_FLOAT_OP_MINMAX:
			if(funct3)
				stream << "FMAX rf" << (int) rd << " rf" << (int) rs1 << ", rf" << (int) rs2;
			
			else
				stream << "FMIN rf" << (int) rd << " rf" << (int) rs1 << ", rf" << (int) rs2;
			
			break;

			case RISCV_FLOAT_OP_CVTWS:
				if(rs2)
					stream << "FCVT.WU.S r" << (int) rd << " = rf" << (int) rs1;
				else
					stream << "FCVT.W.S r" << (int) rd << " = rf" << (int) rs1;
			break;

			case RISCV_FLOAT_OP_CLASSMVXW:
			if(funct3)
				stream << "FMV.X.W r" << (int) rd << " = rf" << (int) rs1;
			else 
				stream << "FCLASS r" << (int) rd << " = rf" << (int) rs1;
			break;

			case RISCV_FLOAT_OP_CVTSW:
			if(rs2)
					stream << "FCVT.S.WU rf" << (int) rd << " = r" << (int) rs1;
				else
					stream << "FCVT.S.W rf" << (int) rd << " = r" << (int) rs1;
			break;

			case RISCV_FLOAT_OP_CMP:
				switch(funct3)
				{
					case 0 :
						stream << "FLE r" << (int) rd << "= rf" << (int) rs1 << ", rf" << (int) rs2;
						break;

					case 1 :
						stream << "FLT r" << (int) rd << "= rf" << (int) rs1 << ", rf" << (int) rs2;
						break;

					case 2 :
						stream << "FEQ r" << (int) rd << "= rf" << (int) rs1 << ", rf" << (int) rs2;
						break;
				
				}
			break;

			case RISCV_FLOAT_OP_MVWX:
				stream << "FMV.W.X rf" << (int) rd << " = r" << (int) rs1;
			break;
		}
	break; 

	case RISCV_FLOAT_LW: 
			stream << "FLW rf" << (int) rd << " = Mem[r" << (int) rs1<<"]";         
			break;

	case RISCV_FLOAT_SW: 
			stream << "FSW Mem[r" << (int) rs1 <<"] = rf" << (int) rs2;
			break;
	default:
		stream << "??? ";
	break;
	}

	std::string result(stream.str());
	for (int addedSpace = result.size(); addedSpace < 20; addedSpace++)
		result.append(" ");

	return result;
}
