<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="AE.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ae_inst.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ae_inst.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ae_inst.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ae_inst.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ae_inst.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ae_inst.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ae_inst.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ae_inst.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ae_inst.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ae_inst.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ae_inst.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ae_inst.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ae_inst.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ae_inst.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ae_inst.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ae_inst.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ae_inst.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ae_inst.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ae_inst.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ae_inst.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ae_inst.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ae_inst.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ae_inst.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ae_inst_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ae_inst_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ae_inst_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ae_inst_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ae_inst_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ae_inst_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ae_inst_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ae_inst_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ae_inst_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ae_inst_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ae_inst_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ae_inst_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ae_inst_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ae_inst_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ae_inst_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ipcore_dir/s6_fifo.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1524143415" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1524143415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524143415" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3268428853409262936" xil_pn:start_ts="1524143415">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524531279" xil_pn:in_ck="7458237569837776694" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5378425797193557309" xil_pn:start_ts="1524531279">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/pcie/source/gtpa1_dual_wrapper.v"/>
      <outfile xil_pn:name="ipcore_dir/pcie/source/gtpa1_dual_wrapper_tile.v"/>
      <outfile xil_pn:name="ipcore_dir/pcie/source/pcie.v"/>
      <outfile xil_pn:name="ipcore_dir/pcie/source/pcie_bram_s6.v"/>
      <outfile xil_pn:name="ipcore_dir/pcie/source/pcie_bram_top_s6.v"/>
      <outfile xil_pn:name="ipcore_dir/pcie/source/pcie_brams_s6.v"/>
      <outfile xil_pn:name="ipcore_dir/s6_clock.v"/>
      <outfile xil_pn:name="ipcore_dir/s6_clock/example_design/s6_clock_exdes.v"/>
      <outfile xil_pn:name="ipcore_dir/s6_fifo.ngc"/>
      <outfile xil_pn:name="ipcore_dir/s6_fifo.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524143690" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="8040125661883160346" xil_pn:start_ts="1524143690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524143690" xil_pn:in_ck="-4747987242574076144" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3972139311201605974" xil_pn:start_ts="1524143690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524143690" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="7321643912270381639" xil_pn:start_ts="1524143690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524533628" xil_pn:in_ck="-3259260649910809908" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="5918714684611709341" xil_pn:start_ts="1524533611">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ae_inst.lso"/>
      <outfile xil_pn:name="ae_inst.ngc"/>
      <outfile xil_pn:name="ae_inst.ngr"/>
      <outfile xil_pn:name="ae_inst.prj"/>
      <outfile xil_pn:name="ae_inst.stx"/>
      <outfile xil_pn:name="ae_inst.syr"/>
      <outfile xil_pn:name="ae_inst.xst"/>
      <outfile xil_pn:name="ae_inst_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1524531296" xil_pn:in_ck="-1586114229837965509" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="1262981259286760645" xil_pn:start_ts="1524531296">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524533637" xil_pn:in_ck="-73325741410143021" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="5832291564117550983" xil_pn:start_ts="1524533628">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ae_inst.bld"/>
      <outfile xil_pn:name="ae_inst.ngd"/>
      <outfile xil_pn:name="ae_inst_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1524533695" xil_pn:in_ck="5573729979453830963" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="-6977697378405858827" xil_pn:start_ts="1524533637">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ae_inst.pcf"/>
      <outfile xil_pn:name="ae_inst_map.map"/>
      <outfile xil_pn:name="ae_inst_map.mrp"/>
      <outfile xil_pn:name="ae_inst_map.ncd"/>
      <outfile xil_pn:name="ae_inst_map.ngm"/>
      <outfile xil_pn:name="ae_inst_map.xrpt"/>
      <outfile xil_pn:name="ae_inst_summary.xml"/>
      <outfile xil_pn:name="ae_inst_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1524533744" xil_pn:in_ck="5200538124287832396" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="3214117756270688487" xil_pn:start_ts="1524533695">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ae_inst.ncd"/>
      <outfile xil_pn:name="ae_inst.pad"/>
      <outfile xil_pn:name="ae_inst.par"/>
      <outfile xil_pn:name="ae_inst.ptwx"/>
      <outfile xil_pn:name="ae_inst.unroutes"/>
      <outfile xil_pn:name="ae_inst.xpi"/>
      <outfile xil_pn:name="ae_inst_pad.csv"/>
      <outfile xil_pn:name="ae_inst_pad.txt"/>
      <outfile xil_pn:name="ae_inst_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1524533768" xil_pn:in_ck="153388951951884166" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="5341574683187206424" xil_pn:start_ts="1524533744">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ae_inst.bgn"/>
      <outfile xil_pn:name="ae_inst.bit"/>
      <outfile xil_pn:name="ae_inst.drc"/>
      <outfile xil_pn:name="ae_inst.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1524193489" xil_pn:in_ck="153388951951871312" xil_pn:name="TRAN_impactProgrammingTool" xil_pn:prop_ck="2682241697568822907" xil_pn:start_ts="1524193489">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1524533828" xil_pn:in_ck="153388951951871312" xil_pn:name="TRAN_genImpactFile" xil_pn:prop_ck="-7047989797201823252" xil_pn:start_ts="1524533826">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1524533744" xil_pn:in_ck="-4756180516236894545" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1524533734">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ae_inst.twr"/>
      <outfile xil_pn:name="ae_inst.twx"/>
    </transform>
  </transforms>

</generated_project>
