#-----------------------------------------------------------
# Webtalk v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Aug 25 15:37:40 2020
# Process ID: 36268
# Current directory: E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog
# Command line: wbtcv.exe -mode batch -source E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
# Log file: E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/webtalk.log
# Journal file: E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog\webtalk.jou
#-----------------------------------------------------------
source E:/Git_Workspace/HighLevelSynthesis/Parallel_Programming_for_FPGAs/Chapter2_FIR/version1/Vivado_HLS/solution1/sim/verilog/xsim.dir/fir/webtalk/xsim_webtalk.tcl -notrace
