Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> 
Reading design: lab2_top_module.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab2_top_module.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab2_top_module"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : lab2_top_module
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/vmartin/Developer/embeddedLab/xilinx/lab2/BCD_From_7bit_Binary.v" into library work
Parsing module <BCD_From_7bit_Binary>.
Analyzing Verilog file "/home/vmartin/Developer/embeddedLab/xilinx/lab2/7BitBinaryTo3DigitBCD.v" into library work
Parsing module <SevenBitBinaryTo3DigitBCD>.
Analyzing Verilog file "/home/vmartin/Developer/embeddedLab/xilinx/lab2/bcd_add_datapath.v" into library work
Parsing module <bcd_add_datapath>.
Analyzing Verilog file "/home/vmartin/Developer/embeddedLab/xilinx/lab2/bcd_add_controller.v" into library work
Parsing module <bcd_add_controller>.
Analyzing Verilog file "/home/vmartin/Developer/embeddedLab/xilinx/lab2/lab2_top_module.v" into library work
Parsing module <lab2_top_module>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <lab2_top_module>.

Elaborating module <bcd_add_controller>.
WARNING:HDLCompiler:1499 - "/home/vmartin/Developer/embeddedLab/xilinx/lab2/bcd_add_controller.v" Line 21: Empty module <bcd_add_controller> remains a black box.

Elaborating module <bcd_add_datapath>.

Elaborating module <BCD_From_7bit_Binary>.
WARNING:HDLCompiler:413 - "/home/vmartin/Developer/embeddedLab/xilinx/lab2/BCD_From_7bit_Binary.v" Line 32: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "/home/vmartin/Developer/embeddedLab/xilinx/lab2/bcd_add_datapath.v" Line 60: Size mismatch in connection of port <inputNumber>. Formal port size is 7-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:189 - "/home/vmartin/Developer/embeddedLab/xilinx/lab2/bcd_add_datapath.v" Line 64: Size mismatch in connection of port <inputNumber>. Formal port size is 7-bit while actual signal size is 8-bit.

Elaborating module <SevenBitBinaryTo3DigitBCD>.
WARNING:HDLCompiler:413 - "/home/vmartin/Developer/embeddedLab/xilinx/lab2/7BitBinaryTo3DigitBCD.v" Line 33: Result of 8-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:413 - "/home/vmartin/Developer/embeddedLab/xilinx/lab2/7BitBinaryTo3DigitBCD.v" Line 34: Result of 7-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "/home/vmartin/Developer/embeddedLab/xilinx/lab2/lab2_top_module.v" Line 81: Size mismatch in connection of port <BCD_OUTPUT_DATA>. Formal port size is 12-bit while actual signal size is 8-bit.
WARNING:HDLCompiler:634 - "/home/vmartin/Developer/embeddedLab/xilinx/lab2/lab2_top_module.v" Line 51: Net <wire_BCD_DISPLAY_RESULT_LS_ACK> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab2_top_module>.
    Related source file is "/home/vmartin/Developer/embeddedLab/xilinx/lab2/lab2_top_module.v".
INFO:Xst:3210 - "/home/vmartin/Developer/embeddedLab/xilinx/lab2/lab2_top_module.v" line 73: Output port <BCD_DISPLAY_RESULT_LS_ACK> of the instance <datapath> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <wire_BCD_DISPLAY_RESULT_LS_ACK> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <lab2_top_module> synthesized.

Synthesizing Unit <bcd_add_datapath>.
    Related source file is "/home/vmartin/Developer/embeddedLab/xilinx/lab2/bcd_add_datapath.v".
    Found 8-bit register for signal <B>.
    Found 8-bit register for signal <ABResult>.
    Found 12-bit register for signal <BCD_OUTPUT_DATA>.
    Found 8-bit register for signal <A>.
    Found 8-bit adder for signal <A[7]_B[7]_add_8_OUT> created at line 117.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  36 D-type flip-flop(s).
	inferred  22 Multiplexer(s).
Unit <bcd_add_datapath> synthesized.

Synthesizing Unit <BCD_From_7bit_Binary>.
    Related source file is "/home/vmartin/Developer/embeddedLab/xilinx/lab2/BCD_From_7bit_Binary.v".
    Summary:
	no macro.
Unit <BCD_From_7bit_Binary> synthesized.

Synthesizing Unit <div_7u_4u>.
    Related source file is "".
    Found 11-bit adder for signal <n0201> created at line 0.
    Found 11-bit adder for signal <GND_5_o_b[3]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <n0205> created at line 0.
    Found 10-bit adder for signal <GND_5_o_b[3]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <n0209> created at line 0.
    Found 9-bit adder for signal <GND_5_o_b[3]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <n0213> created at line 0.
    Found 8-bit adder for signal <GND_5_o_b[3]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <n0217> created at line 0.
    Found 7-bit adder for signal <a[6]_b[3]_add_9_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <n0221> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_5_o_add_11_OUT[6:0]> created at line 0.
    Found 7-bit adder for signal <n0225> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_5_o_add_13_OUT[6:0]> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred  14 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  31 Multiplexer(s).
Unit <div_7u_4u> synthesized.

Synthesizing Unit <mod_7u_4u>.
    Related source file is "".
    Found 11-bit adder for signal <GND_6_o_b[3]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <GND_6_o_b[3]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <GND_6_o_b[3]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <GND_6_o_b[3]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_b[3]_add_9_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_6_o_add_11_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_6_o_add_13_OUT> created at line 0.
    Found 7-bit adder for signal <a[6]_GND_6_o_add_15_OUT> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0008> created at line 0
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   8 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <mod_7u_4u> synthesized.

Synthesizing Unit <SevenBitBinaryTo3DigitBCD>.
    Related source file is "/home/vmartin/Developer/embeddedLab/xilinx/lab2/7BitBinaryTo3DigitBCD.v".
    Summary:
	no macro.
Unit <SevenBitBinaryTo3DigitBCD> synthesized.

Synthesizing Unit <div_8u_7u>.
    Related source file is "".
    Found 15-bit adder for signal <GND_8_o_b[6]_add_1_OUT> created at line 0.
    Found 14-bit adder for signal <GND_8_o_b[6]_add_3_OUT> created at line 0.
    Found 13-bit adder for signal <GND_8_o_b[6]_add_5_OUT> created at line 0.
    Found 12-bit adder for signal <GND_8_o_b[6]_add_7_OUT> created at line 0.
    Found 11-bit adder for signal <GND_8_o_b[6]_add_9_OUT> created at line 0.
    Found 10-bit adder for signal <GND_8_o_b[6]_add_11_OUT> created at line 0.
    Found 9-bit adder for signal <GND_8_o_b[6]_add_13_OUT> created at line 0.
    Found 8-bit adder for signal <a[7]_b[6]_add_15_OUT[7:0]> created at line 0.
    Found 15-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred   8 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  50 Multiplexer(s).
Unit <div_8u_7u> synthesized.

Synthesizing Unit <mod_4u_7u>.
    Related source file is "".
    Found 11-bit adder for signal <GND_9_o_b[6]_add_1_OUT> created at line 0.
    Found 10-bit adder for signal <GND_9_o_b[6]_add_3_OUT> created at line 0.
    Found 9-bit adder for signal <GND_9_o_b[6]_add_5_OUT> created at line 0.
    Found 8-bit adder for signal <GND_9_o_b[6]_add_7_OUT> created at line 0.
    Found 7-bit adder for signal <GND_9_o_b[6]_add_9_OUT> created at line 0.
    Found 11-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0005> created at line 0
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  20 Multiplexer(s).
Unit <mod_4u_7u> synthesized.

Synthesizing Unit <mod_4u_4u>.
    Related source file is "".
    Found 8-bit adder for signal <GND_10_o_b[3]_add_1_OUT> created at line 0.
    Found 7-bit adder for signal <GND_10_o_b[3]_add_3_OUT> created at line 0.
    Found 6-bit adder for signal <GND_10_o_b[3]_add_5_OUT> created at line 0.
    Found 5-bit adder for signal <GND_10_o_b[3]_add_7_OUT> created at line 0.
    Found 4-bit adder for signal <a[3]_b[3]_add_9_OUT[3:0]> created at line 0.
    Found 8-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 7-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 6-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 5-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 4-bit comparator lessequal for signal <BUS_0005> created at line 0
    Summary:
	inferred   5 Adder/Subtractor(s).
	inferred   5 Comparator(s).
	inferred  14 Multiplexer(s).
Unit <mod_4u_4u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 77
 10-bit adder                                          : 10
 11-bit adder                                          : 10
 12-bit adder                                          : 1
 13-bit adder                                          : 1
 14-bit adder                                          : 1
 15-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 6-bit adder                                           : 1
 7-bit adder                                           : 28
 8-bit adder                                           : 12
 9-bit adder                                           : 10
# Registers                                            : 4
 12-bit register                                       : 1
 8-bit register                                        : 3
# Comparators                                          : 59
 10-bit comparator lessequal                           : 7
 11-bit comparator lessequal                           : 7
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator lessequal                            : 1
 7-bit comparator lessequal                            : 22
 8-bit comparator lessequal                            : 9
 9-bit comparator lessequal                            : 7
# Multiplexers                                         : 299
 1-bit 2-to-1 multiplexer                              : 278
 12-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 56
 4-bit adder                                           : 12
 7-bit adder                                           : 14
 7-bit adder carry in                                  : 21
 8-bit adder                                           : 9
# Registers                                            : 36
 Flip-Flops                                            : 36
# Comparators                                          : 59
 10-bit comparator lessequal                           : 7
 11-bit comparator lessequal                           : 7
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 4-bit comparator lessequal                            : 1
 5-bit comparator lessequal                            : 1
 6-bit comparator lessequal                            : 1
 7-bit comparator lessequal                            : 22
 8-bit comparator lessequal                            : 9
 9-bit comparator lessequal                            : 7
# Multiplexers                                         : 299
 1-bit 2-to-1 multiplexer                              : 278
 12-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 9
 8-bit 2-to-1 multiplexer                              : 6

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <BCD_OUTPUT_DATA_8> (without init value) has a constant value of 0 in block <bcd_add_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BCD_OUTPUT_DATA_9> (without init value) has a constant value of 0 in block <bcd_add_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BCD_OUTPUT_DATA_10> (without init value) has a constant value of 0 in block <bcd_add_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <BCD_OUTPUT_DATA_11> (without init value) has a constant value of 0 in block <bcd_add_datapath>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <ABResult_0> of sequential type is unconnected in block <bcd_add_datapath>.
WARNING:Xst:2677 - Node <ABResult_1> of sequential type is unconnected in block <bcd_add_datapath>.

Optimizing unit <lab2_top_module> ...

Optimizing unit <bcd_add_datapath> ...

Optimizing unit <div_7u_4u> ...

Optimizing unit <mod_7u_4u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab2_top_module, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab2_top_module.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 69
#      GND                         : 1
#      LUT2                        : 3
#      LUT3                        : 2
#      LUT4                        : 18
#      LUT5                        : 6
#      LUT6                        : 22
#      MUXCY                       : 7
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 6
# FlipFlops/Latches                : 30
#      FD                          : 24
#      FDRE                        : 6
# Clock Buffers                    : 1
#      BUFG                        : 1
# IO Buffers                       : 21
#      IBUF                        : 13
#      OBUF                        : 8
# Others                           : 1
#      bcd_add_controller          : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  54576     0%  
 Number of Slice LUTs:                   51  out of  27288     0%  
    Number used as Logic:                51  out of  27288     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     51
   Number with an unused Flip Flop:      21  out of     51    41%  
   Number with an unused LUT:             0  out of     51     0%  
   Number of fully used LUT-FF pairs:    30  out of     51    58%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    218     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | IBUF+BUFG              | 30    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.468ns (Maximum Frequency: 288.330MHz)
   Minimum input arrival time before clock: 3.198ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: 1.222ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 3.468ns (frequency: 288.330MHz)
  Total number of paths / destination ports: 204 / 30
-------------------------------------------------------------------------
Delay:               3.468ns (Levels of Logic = 3)
  Source:            datapath/A_4 (FF)
  Destination:       datapath/BCD_OUTPUT_DATA_2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: datapath/A_4 to datapath/BCD_OUTPUT_DATA_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               8   0.447   1.147  datapath/A_4 (datapath/A_4)
     LUT6:I1->O            1   0.203   0.580  datapath/Mmux_BCD_OUTPUT_DATA[11]_GND_3_o_MUX_457_o281_G (N23)
     LUT3:I2->O            1   0.205   0.580  datapath/Mmux_BCD_OUTPUT_DATA[11]_GND_3_o_MUX_457_o2811 (datapath/Mmux_BCD_OUTPUT_DATA[11]_GND_3_o_MUX_457_o28)
     LUT5:I4->O            1   0.205   0.000  datapath/Mmux_BCD_OUTPUT_DATA[11]_GND_3_o_MUX_457_o283 (datapath/BCD_OUTPUT_DATA[11]_wire_ABResult[10]_MUX_462_o)
     FD:D                      0.102          datapath/BCD_OUTPUT_DATA_2
    ----------------------------------------
    Total                      3.468ns (1.162ns logic, 2.306ns route)
                                       (33.5% logic, 66.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 316 / 42
-------------------------------------------------------------------------
Offset:              3.198ns (Levels of Logic = 10)
  Source:            SW<0> (PAD)
  Destination:       datapath/ABResult_7 (FF)
  Destination Clock: CLK rising

  Data Path: SW<0> to datapath/ABResult_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.651  SW_0_IBUF (SW_0_IBUF)
     LUT4:I3->O            1   0.205   0.579  datapath/Mmux_n006911 (datapath/n0069<0>)
     MUXCY:DI->O           1   0.145   0.000  datapath/Madd_A[7]_B[7]_add_8_OUT_cy<0> (datapath/Madd_A[7]_B[7]_add_8_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Madd_A[7]_B[7]_add_8_OUT_cy<1> (datapath/Madd_A[7]_B[7]_add_8_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Madd_A[7]_B[7]_add_8_OUT_cy<2> (datapath/Madd_A[7]_B[7]_add_8_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Madd_A[7]_B[7]_add_8_OUT_cy<3> (datapath/Madd_A[7]_B[7]_add_8_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Madd_A[7]_B[7]_add_8_OUT_cy<4> (datapath/Madd_A[7]_B[7]_add_8_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  datapath/Madd_A[7]_B[7]_add_8_OUT_cy<5> (datapath/Madd_A[7]_B[7]_add_8_OUT_cy<5>)
     MUXCY:CI->O           0   0.019   0.000  datapath/Madd_A[7]_B[7]_add_8_OUT_cy<6> (datapath/Madd_A[7]_B[7]_add_8_OUT_cy<6>)
     XORCY:CI->O           1   0.180   0.000  datapath/Madd_A[7]_B[7]_add_8_OUT_xor<7> (datapath/A[7]_B[7]_add_8_OUT<7>)
     FDRE:D                    0.102          datapath/ABResult_7
    ----------------------------------------
    Total                      3.198ns (1.968ns logic, 1.230ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            datapath/BCD_OUTPUT_DATA_7 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      CLK rising

  Data Path: datapath/BCD_OUTPUT_DATA_7 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  datapath/BCD_OUTPUT_DATA_7 (datapath/BCD_OUTPUT_DATA_7)
     OBUF:I->O                 2.571          LED_7_OBUF (LED<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               1.222ns (Levels of Logic = 1)
  Source:            BTNU (PAD)
  Destination:       controller:LOAD_DISPLAY_MS_RESULT (PAD)

  Data Path: BTNU to controller:LOAD_DISPLAY_MS_RESULT
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             0   1.222   0.000  BTNU_IBUF (BTNU_IBUF)
    bcd_add_controller:LOAD_DISPLAY_MS_RESULT        0.000          controller
    ----------------------------------------
    Total                      1.222ns (1.222ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.468|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 10.60 secs
 
--> 


Total memory usage is 393180 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   15 (   0 filtered)
Number of infos    :    1 (   0 filtered)

