// Seed: 2017630811
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    output supply0 id_2,
    output uwire id_3
    , id_22,
    output wand id_4,
    output tri0 id_5,
    output uwire id_6,
    input wire id_7,
    input wor id_8
    , id_23,
    input tri0 id_9,
    input wire id_10,
    output wand id_11,
    input wire id_12,
    input wand id_13,
    input tri id_14,
    input tri0 id_15,
    output wor id_16
    , id_24,
    output wor id_17,
    output supply1 id_18,
    input wand id_19,
    output wire id_20
);
  logic id_25 = id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd57
) (
    output tri id_0,
    input wor id_1,
    input tri id_2,
    input supply0 _id_3,
    input supply0 id_4,
    input wor id_5,
    output supply0 id_6,
    input uwire id_7,
    input supply0 id_8,
    output wire id_9,
    input tri id_10
);
  logic [id_3 : ~  1] id_12, id_13;
  module_0 modCall_1 (
      id_9,
      id_4,
      id_9,
      id_6,
      id_6,
      id_9,
      id_9,
      id_7,
      id_1,
      id_8,
      id_10,
      id_6,
      id_5,
      id_7,
      id_10,
      id_5,
      id_6,
      id_0,
      id_0,
      id_10,
      id_6
  );
  assign modCall_1.id_10 = 0;
  logic [-1 'b0 : -1] id_14 = -1;
  assign id_12 = id_3;
  assign id_12 = -1;
endmodule
