{
  "module_name": "acp_2_2_d.h",
  "hash_id": "9e2a12501b9b7c3910215b2ba9adf87ec71e10da3514cad2a9bcb269c60ff337",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/amd/include/acp_2_2_d.h",
  "human_readable_source": " \n\n#ifndef ACP_2_2_D_H\n#define ACP_2_2_D_H\n\n#define mmACP_DMA_CNTL_0                                                        0x5000\n#define mmACP_DMA_CNTL_1                                                        0x5001\n#define mmACP_DMA_CNTL_2                                                        0x5002\n#define mmACP_DMA_CNTL_3                                                        0x5003\n#define mmACP_DMA_CNTL_4                                                        0x5004\n#define mmACP_DMA_CNTL_5                                                        0x5005\n#define mmACP_DMA_CNTL_6                                                        0x5006\n#define mmACP_DMA_CNTL_7                                                        0x5007\n#define mmACP_DMA_CNTL_8                                                        0x5008\n#define mmACP_DMA_CNTL_9                                                        0x5009\n#define mmACP_DMA_CNTL_10                                                       0x500a\n#define mmACP_DMA_CNTL_11                                                       0x500b\n#define mmACP_DMA_CNTL_12                                                       0x500c\n#define mmACP_DMA_CNTL_13                                                       0x500d\n#define mmACP_DMA_CNTL_14                                                       0x500e\n#define mmACP_DMA_CNTL_15                                                       0x500f\n#define mmACP_DMA_DSCR_STRT_IDX_0                                               0x5010\n#define mmACP_DMA_DSCR_STRT_IDX_1                                               0x5011\n#define mmACP_DMA_DSCR_STRT_IDX_2                                               0x5012\n#define mmACP_DMA_DSCR_STRT_IDX_3                                               0x5013\n#define mmACP_DMA_DSCR_STRT_IDX_4                                               0x5014\n#define mmACP_DMA_DSCR_STRT_IDX_5                                               0x5015\n#define mmACP_DMA_DSCR_STRT_IDX_6                                               0x5016\n#define mmACP_DMA_DSCR_STRT_IDX_7                                               0x5017\n#define mmACP_DMA_DSCR_STRT_IDX_8                                               0x5018\n#define mmACP_DMA_DSCR_STRT_IDX_9                                               0x5019\n#define mmACP_DMA_DSCR_STRT_IDX_10                                              0x501a\n#define mmACP_DMA_DSCR_STRT_IDX_11                                              0x501b\n#define mmACP_DMA_DSCR_STRT_IDX_12                                              0x501c\n#define mmACP_DMA_DSCR_STRT_IDX_13                                              0x501d\n#define mmACP_DMA_DSCR_STRT_IDX_14                                              0x501e\n#define mmACP_DMA_DSCR_STRT_IDX_15                                              0x501f\n#define mmACP_DMA_DSCR_CNT_0                                                    0x5020\n#define mmACP_DMA_DSCR_CNT_1                                                    0x5021\n#define mmACP_DMA_DSCR_CNT_2                                                    0x5022\n#define mmACP_DMA_DSCR_CNT_3                                                    0x5023\n#define mmACP_DMA_DSCR_CNT_4                                                    0x5024\n#define mmACP_DMA_DSCR_CNT_5                                                    0x5025\n#define mmACP_DMA_DSCR_CNT_6                                                    0x5026\n#define mmACP_DMA_DSCR_CNT_7                                                    0x5027\n#define mmACP_DMA_DSCR_CNT_8                                                    0x5028\n#define mmACP_DMA_DSCR_CNT_9                                                    0x5029\n#define mmACP_DMA_DSCR_CNT_10                                                   0x502a\n#define mmACP_DMA_DSCR_CNT_11                                                   0x502b\n#define mmACP_DMA_DSCR_CNT_12                                                   0x502c\n#define mmACP_DMA_DSCR_CNT_13                                                   0x502d\n#define mmACP_DMA_DSCR_CNT_14                                                   0x502e\n#define mmACP_DMA_DSCR_CNT_15                                                   0x502f\n#define mmACP_DMA_PRIO_0                                                        0x5030\n#define mmACP_DMA_PRIO_1                                                        0x5031\n#define mmACP_DMA_PRIO_2                                                        0x5032\n#define mmACP_DMA_PRIO_3                                                        0x5033\n#define mmACP_DMA_PRIO_4                                                        0x5034\n#define mmACP_DMA_PRIO_5                                                        0x5035\n#define mmACP_DMA_PRIO_6                                                        0x5036\n#define mmACP_DMA_PRIO_7                                                        0x5037\n#define mmACP_DMA_PRIO_8                                                        0x5038\n#define mmACP_DMA_PRIO_9                                                        0x5039\n#define mmACP_DMA_PRIO_10                                                       0x503a\n#define mmACP_DMA_PRIO_11                                                       0x503b\n#define mmACP_DMA_PRIO_12                                                       0x503c\n#define mmACP_DMA_PRIO_13                                                       0x503d\n#define mmACP_DMA_PRIO_14                                                       0x503e\n#define mmACP_DMA_PRIO_15                                                       0x503f\n#define mmACP_DMA_CUR_DSCR_0                                                    0x5040\n#define mmACP_DMA_CUR_DSCR_1                                                    0x5041\n#define mmACP_DMA_CUR_DSCR_2                                                    0x5042\n#define mmACP_DMA_CUR_DSCR_3                                                    0x5043\n#define mmACP_DMA_CUR_DSCR_4                                                    0x5044\n#define mmACP_DMA_CUR_DSCR_5                                                    0x5045\n#define mmACP_DMA_CUR_DSCR_6                                                    0x5046\n#define mmACP_DMA_CUR_DSCR_7                                                    0x5047\n#define mmACP_DMA_CUR_DSCR_8                                                    0x5048\n#define mmACP_DMA_CUR_DSCR_9                                                    0x5049\n#define mmACP_DMA_CUR_DSCR_10                                                   0x504a\n#define mmACP_DMA_CUR_DSCR_11                                                   0x504b\n#define mmACP_DMA_CUR_DSCR_12                                                   0x504c\n#define mmACP_DMA_CUR_DSCR_13                                                   0x504d\n#define mmACP_DMA_CUR_DSCR_14                                                   0x504e\n#define mmACP_DMA_CUR_DSCR_15                                                   0x504f\n#define mmACP_DMA_CUR_TRANS_CNT_0                                               0x5050\n#define mmACP_DMA_CUR_TRANS_CNT_1                                               0x5051\n#define mmACP_DMA_CUR_TRANS_CNT_2                                               0x5052\n#define mmACP_DMA_CUR_TRANS_CNT_3                                               0x5053\n#define mmACP_DMA_CUR_TRANS_CNT_4                                               0x5054\n#define mmACP_DMA_CUR_TRANS_CNT_5                                               0x5055\n#define mmACP_DMA_CUR_TRANS_CNT_6                                               0x5056\n#define mmACP_DMA_CUR_TRANS_CNT_7                                               0x5057\n#define mmACP_DMA_CUR_TRANS_CNT_8                                               0x5058\n#define mmACP_DMA_CUR_TRANS_CNT_9                                               0x5059\n#define mmACP_DMA_CUR_TRANS_CNT_10                                              0x505a\n#define mmACP_DMA_CUR_TRANS_CNT_11                                              0x505b\n#define mmACP_DMA_CUR_TRANS_CNT_12                                              0x505c\n#define mmACP_DMA_CUR_TRANS_CNT_13                                              0x505d\n#define mmACP_DMA_CUR_TRANS_CNT_14                                              0x505e\n#define mmACP_DMA_CUR_TRANS_CNT_15                                              0x505f\n#define mmACP_DMA_ERR_STS_0                                                     0x5060\n#define mmACP_DMA_ERR_STS_1                                                     0x5061\n#define mmACP_DMA_ERR_STS_2                                                     0x5062\n#define mmACP_DMA_ERR_STS_3                                                     0x5063\n#define mmACP_DMA_ERR_STS_4                                                     0x5064\n#define mmACP_DMA_ERR_STS_5                                                     0x5065\n#define mmACP_DMA_ERR_STS_6                                                     0x5066\n#define mmACP_DMA_ERR_STS_7                                                     0x5067\n#define mmACP_DMA_ERR_STS_8                                                     0x5068\n#define mmACP_DMA_ERR_STS_9                                                     0x5069\n#define mmACP_DMA_ERR_STS_10                                                    0x506a\n#define mmACP_DMA_ERR_STS_11                                                    0x506b\n#define mmACP_DMA_ERR_STS_12                                                    0x506c\n#define mmACP_DMA_ERR_STS_13                                                    0x506d\n#define mmACP_DMA_ERR_STS_14                                                    0x506e\n#define mmACP_DMA_ERR_STS_15                                                    0x506f\n#define mmACP_DMA_DESC_BASE_ADDR                                                0x5070\n#define mmACP_DMA_DESC_MAX_NUM_DSCR                                             0x5071\n#define mmACP_DMA_CH_STS                                                        0x5072\n#define mmACP_DMA_CH_GROUP                                                      0x5073\n#define mmACP_DSP0_CACHE_OFFSET0                                                0x5078\n#define mmACP_DSP0_CACHE_SIZE0                                                  0x5079\n#define mmACP_DSP0_CACHE_OFFSET1                                                0x507a\n#define mmACP_DSP0_CACHE_SIZE1                                                  0x507b\n#define mmACP_DSP0_CACHE_OFFSET2                                                0x507c\n#define mmACP_DSP0_CACHE_SIZE2                                                  0x507d\n#define mmACP_DSP0_CACHE_OFFSET3                                                0x507e\n#define mmACP_DSP0_CACHE_SIZE3                                                  0x507f\n#define mmACP_DSP0_CACHE_OFFSET4                                                0x5080\n#define mmACP_DSP0_CACHE_SIZE4                                                  0x5081\n#define mmACP_DSP0_CACHE_OFFSET5                                                0x5082\n#define mmACP_DSP0_CACHE_SIZE5                                                  0x5083\n#define mmACP_DSP0_CACHE_OFFSET6                                                0x5084\n#define mmACP_DSP0_CACHE_SIZE6                                                  0x5085\n#define mmACP_DSP0_CACHE_OFFSET7                                                0x5086\n#define mmACP_DSP0_CACHE_SIZE7                                                  0x5087\n#define mmACP_DSP0_CACHE_OFFSET8                                                0x5088\n#define mmACP_DSP0_CACHE_SIZE8                                                  0x5089\n#define mmACP_DSP0_NONCACHE_OFFSET0                                             0x508a\n#define mmACP_DSP0_NONCACHE_SIZE0                                               0x508b\n#define mmACP_DSP0_NONCACHE_OFFSET1                                             0x508c\n#define mmACP_DSP0_NONCACHE_SIZE1                                               0x508d\n#define mmACP_DSP0_DEBUG_PC                                                     0x508e\n#define mmACP_DSP0_NMI_SEL                                                      0x508f\n#define mmACP_DSP0_CLKRST_CNTL                                                  0x5090\n#define mmACP_DSP0_RUNSTALL                                                     0x5091\n#define mmACP_DSP0_OCD_HALT_ON_RST                                              0x5092\n#define mmACP_DSP0_WAIT_MODE                                                    0x5093\n#define mmACP_DSP0_VECT_SEL                                                     0x5094\n#define mmACP_DSP0_DEBUG_REG1                                                   0x5095\n#define mmACP_DSP0_DEBUG_REG2                                                   0x5096\n#define mmACP_DSP0_DEBUG_REG3                                                   0x5097\n#define mmACP_DSP1_CACHE_OFFSET0                                                0x509d\n#define mmACP_DSP1_CACHE_SIZE0                                                  0x509e\n#define mmACP_DSP1_CACHE_OFFSET1                                                0x509f\n#define mmACP_DSP1_CACHE_SIZE1                                                  0x50a0\n#define mmACP_DSP1_CACHE_OFFSET2                                                0x50a1\n#define mmACP_DSP1_CACHE_SIZE2                                                  0x50a2\n#define mmACP_DSP1_CACHE_OFFSET3                                                0x50a3\n#define mmACP_DSP1_CACHE_SIZE3                                                  0x50a4\n#define mmACP_DSP1_CACHE_OFFSET4                                                0x50a5\n#define mmACP_DSP1_CACHE_SIZE4                                                  0x50a6\n#define mmACP_DSP1_CACHE_OFFSET5                                                0x50a7\n#define mmACP_DSP1_CACHE_SIZE5                                                  0x50a8\n#define mmACP_DSP1_CACHE_OFFSET6                                                0x50a9\n#define mmACP_DSP1_CACHE_SIZE6                                                  0x50aa\n#define mmACP_DSP1_CACHE_OFFSET7                                                0x50ab\n#define mmACP_DSP1_CACHE_SIZE7                                                  0x50ac\n#define mmACP_DSP1_CACHE_OFFSET8                                                0x50ad\n#define mmACP_DSP1_CACHE_SIZE8                                                  0x50ae\n#define mmACP_DSP1_NONCACHE_OFFSET0                                             0x50af\n#define mmACP_DSP1_NONCACHE_SIZE0                                               0x50b0\n#define mmACP_DSP1_NONCACHE_OFFSET1                                             0x50b1\n#define mmACP_DSP1_NONCACHE_SIZE1                                               0x50b2\n#define mmACP_DSP1_DEBUG_PC                                                     0x50b3\n#define mmACP_DSP1_NMI_SEL                                                      0x50b4\n#define mmACP_DSP1_CLKRST_CNTL                                                  0x50b5\n#define mmACP_DSP1_RUNSTALL                                                     0x50b6\n#define mmACP_DSP1_OCD_HALT_ON_RST                                              0x50b7\n#define mmACP_DSP1_WAIT_MODE                                                    0x50b8\n#define mmACP_DSP1_VECT_SEL                                                     0x50b9\n#define mmACP_DSP1_DEBUG_REG1                                                   0x50ba\n#define mmACP_DSP1_DEBUG_REG2                                                   0x50bb\n#define mmACP_DSP1_DEBUG_REG3                                                   0x50bc\n#define mmACP_DSP2_CACHE_OFFSET0                                                0x50c2\n#define mmACP_DSP2_CACHE_SIZE0                                                  0x50c3\n#define mmACP_DSP2_CACHE_OFFSET1                                                0x50c4\n#define mmACP_DSP2_CACHE_SIZE1                                                  0x50c5\n#define mmACP_DSP2_CACHE_OFFSET2                                                0x50c6\n#define mmACP_DSP2_CACHE_SIZE2                                                  0x50c7\n#define mmACP_DSP2_CACHE_OFFSET3                                                0x50c8\n#define mmACP_DSP2_CACHE_SIZE3                                                  0x50c9\n#define mmACP_DSP2_CACHE_OFFSET4                                                0x50ca\n#define mmACP_DSP2_CACHE_SIZE4                                                  0x50cb\n#define mmACP_DSP2_CACHE_OFFSET5                                                0x50cc\n#define mmACP_DSP2_CACHE_SIZE5                                                  0x50cd\n#define mmACP_DSP2_CACHE_OFFSET6                                                0x50ce\n#define mmACP_DSP2_CACHE_SIZE6                                                  0x50cf\n#define mmACP_DSP2_CACHE_OFFSET7                                                0x50d0\n#define mmACP_DSP2_CACHE_SIZE7                                                  0x50d1\n#define mmACP_DSP2_CACHE_OFFSET8                                                0x50d2\n#define mmACP_DSP2_CACHE_SIZE8                                                  0x50d3\n#define mmACP_DSP2_NONCACHE_OFFSET0                                             0x50d4\n#define mmACP_DSP2_NONCACHE_SIZE0                                               0x50d5\n#define mmACP_DSP2_NONCACHE_OFFSET1                                             0x50d6\n#define mmACP_DSP2_NONCACHE_SIZE1                                               0x50d7\n#define mmACP_DSP2_DEBUG_PC                                                     0x50d8\n#define mmACP_DSP2_NMI_SEL                                                      0x50d9\n#define mmACP_DSP2_CLKRST_CNTL                                                  0x50da\n#define mmACP_DSP2_RUNSTALL                                                     0x50db\n#define mmACP_DSP2_OCD_HALT_ON_RST                                              0x50dc\n#define mmACP_DSP2_WAIT_MODE                                                    0x50dd\n#define mmACP_DSP2_VECT_SEL                                                     0x50de\n#define mmACP_DSP2_DEBUG_REG1                                                   0x50df\n#define mmACP_DSP2_DEBUG_REG2                                                   0x50e0\n#define mmACP_DSP2_DEBUG_REG3                                                   0x50e1\n#define mmACP_AXI2DAGB_ONION_CNTL                                               0x50e7\n#define mmACP_AXI2DAGB_ONION_ERR_STATUS_WR                                      0x50e8\n#define mmACP_AXI2DAGB_ONION_ERR_STATUS_RD                                      0x50e9\n#define mmACP_DAGB_Onion_TransPerf_Counter_Control                              0x50ea\n#define mmACP_DAGB_Onion_Wr_TransPerf_Counter_Current                           0x50eb\n#define mmACP_DAGB_Onion_Wr_TransPerf_Counter_Peak                              0x50ec\n#define mmACP_DAGB_Onion_Rd_TransPerf_Counter_Current                           0x50ed\n#define mmACP_DAGB_Onion_Rd_TransPerf_Counter_Peak                              0x50ee\n#define mmACP_AXI2DAGB_GARLIC_CNTL                                              0x50f3\n#define mmACP_AXI2DAGB_GARLIC_ERR_STATUS_WR                                     0x50f4\n#define mmACP_AXI2DAGB_GARLIC_ERR_STATUS_RD                                     0x50f5\n#define mmACP_DAGB_Garlic_TransPerf_Counter_Control                             0x50f6\n#define mmACP_DAGB_Garlic_Wr_TransPerf_Counter_Current                          0x50f7\n#define mmACP_DAGB_Garlic_Wr_TransPerf_Counter_Peak                             0x50f8\n#define mmACP_DAGB_Garlic_Rd_TransPerf_Counter_Current                          0x50f9\n#define mmACP_DAGB_Garlic_Rd_TransPerf_Counter_Peak                             0x50fa\n#define mmACP_DAGB_PAGE_SIZE_GRP_1                                              0x50ff\n#define mmACP_DAGB_BASE_ADDR_GRP_1                                              0x5100\n#define mmACP_DAGB_PAGE_SIZE_GRP_2                                              0x5101\n#define mmACP_DAGB_BASE_ADDR_GRP_2                                              0x5102\n#define mmACP_DAGB_PAGE_SIZE_GRP_3                                              0x5103\n#define mmACP_DAGB_BASE_ADDR_GRP_3                                              0x5104\n#define mmACP_DAGB_PAGE_SIZE_GRP_4                                              0x5105\n#define mmACP_DAGB_BASE_ADDR_GRP_4                                              0x5106\n#define mmACP_DAGB_PAGE_SIZE_GRP_5                                              0x5107\n#define mmACP_DAGB_BASE_ADDR_GRP_5                                              0x5108\n#define mmACP_DAGB_PAGE_SIZE_GRP_6                                              0x5109\n#define mmACP_DAGB_BASE_ADDR_GRP_6                                              0x510a\n#define mmACP_DAGB_PAGE_SIZE_GRP_7                                              0x510b\n#define mmACP_DAGB_BASE_ADDR_GRP_7                                              0x510c\n#define mmACP_DAGB_PAGE_SIZE_GRP_8                                              0x510d\n#define mmACP_DAGB_BASE_ADDR_GRP_8                                              0x510e\n#define mmACP_DAGB_ATU_CTRL                                                     0x510f\n#define mmACP_CONTROL                                                           0x5131\n#define mmACP_STATUS                                                            0x5133\n#define mmACP_SOFT_RESET                                                        0x5134\n#define mmACP_PwrMgmt_CNTL                                                      0x5135\n#define mmACP_CAC_INDICATOR_CONTROL                                             0x5136\n#define mmACP_SMU_MAILBOX                                                       0x5137\n#define mmACP_FUTURE_REG_SCLK_0                                                 0x5138\n#define mmACP_FUTURE_REG_SCLK_1                                                 0x5139\n#define mmACP_FUTURE_REG_SCLK_2                                                 0x513a\n#define mmACP_FUTURE_REG_SCLK_3                                                 0x513b\n#define mmACP_FUTURE_REG_SCLK_4                                                 0x513c\n#define mmACP_DAGB_DEBUG_CNT_ENABLE                                             0x513d\n#define mmACP_DAGBG_WR_ASK_CNT                                                  0x513e\n#define mmACP_DAGBG_WR_GO_CNT                                                   0x513f\n#define mmACP_DAGBG_WR_EXP_RESP_CNT                                             0x5140\n#define mmACP_DAGBG_WR_ACTUAL_RESP_CNT                                          0x5141\n#define mmACP_DAGBG_RD_ASK_CNT                                                  0x5142\n#define mmACP_DAGBG_RD_GO_CNT                                                   0x5143\n#define mmACP_DAGBG_RD_EXP_RESP_CNT                                             0x5144\n#define mmACP_DAGBG_RD_ACTUAL_RESP_CNT                                          0x5145\n#define mmACP_DAGBO_WR_ASK_CNT                                                  0x5146\n#define mmACP_DAGBO_WR_GO_CNT                                                   0x5147\n#define mmACP_DAGBO_WR_EXP_RESP_CNT                                             0x5148\n#define mmACP_DAGBO_WR_ACTUAL_RESP_CNT                                          0x5149\n#define mmACP_DAGBO_RD_ASK_CNT                                                  0x514a\n#define mmACP_DAGBO_RD_GO_CNT                                                   0x514b\n#define mmACP_DAGBO_RD_EXP_RESP_CNT                                             0x514c\n#define mmACP_DAGBO_RD_ACTUAL_RESP_CNT                                          0x514d\n#define mmACP_BRB_CONTROL                                                       0x5156\n#define mmACP_EXTERNAL_INTR_ENB                                                 0x5157\n#define mmACP_EXTERNAL_INTR_CNTL                                                0x5158\n#define mmACP_ERROR_SOURCE_STS                                                  0x5159\n#define mmACP_DSP_SW_INTR_TRIG                                                  0x515a\n#define mmACP_DSP_SW_INTR_CNTL                                                  0x515b\n#define mmACP_DAGBG_TIMEOUT_CNTL                                                0x515c\n#define mmACP_DAGBO_TIMEOUT_CNTL                                                0x515d\n#define mmACP_EXTERNAL_INTR_STAT                                                0x515e\n#define mmACP_DSP_SW_INTR_STAT                                                  0x515f\n#define mmACP_DSP0_INTR_CNTL                                                    0x5160\n#define mmACP_DSP0_INTR_STAT                                                    0x5161\n#define mmACP_DSP0_TIMEOUT_CNTL                                                 0x5162\n#define mmACP_DSP1_INTR_CNTL                                                    0x5163\n#define mmACP_DSP1_INTR_STAT                                                    0x5164\n#define mmACP_DSP1_TIMEOUT_CNTL                                                 0x5165\n#define mmACP_DSP2_INTR_CNTL                                                    0x5166\n#define mmACP_DSP2_INTR_STAT                                                    0x5167\n#define mmACP_DSP2_TIMEOUT_CNTL                                                 0x5168\n#define mmACP_DSP0_EXT_TIMER_CNTL                                               0x5169\n#define mmACP_DSP1_EXT_TIMER_CNTL                                               0x516a\n#define mmACP_DSP2_EXT_TIMER_CNTL                                               0x516b\n#define mmACP_AXI2DAGB_SEM_0                                                    0x516c\n#define mmACP_AXI2DAGB_SEM_1                                                    0x516d\n#define mmACP_AXI2DAGB_SEM_2                                                    0x516e\n#define mmACP_AXI2DAGB_SEM_3                                                    0x516f\n#define mmACP_AXI2DAGB_SEM_4                                                    0x5170\n#define mmACP_AXI2DAGB_SEM_5                                                    0x5171\n#define mmACP_AXI2DAGB_SEM_6                                                    0x5172\n#define mmACP_AXI2DAGB_SEM_7                                                    0x5173\n#define mmACP_AXI2DAGB_SEM_8                                                    0x5174\n#define mmACP_AXI2DAGB_SEM_9                                                    0x5175\n#define mmACP_AXI2DAGB_SEM_10                                                   0x5176\n#define mmACP_AXI2DAGB_SEM_11                                                   0x5177\n#define mmACP_AXI2DAGB_SEM_12                                                   0x5178\n#define mmACP_AXI2DAGB_SEM_13                                                   0x5179\n#define mmACP_AXI2DAGB_SEM_14                                                   0x517a\n#define mmACP_AXI2DAGB_SEM_15                                                   0x517b\n#define mmACP_AXI2DAGB_SEM_16                                                   0x517c\n#define mmACP_AXI2DAGB_SEM_17                                                   0x517d\n#define mmACP_AXI2DAGB_SEM_18                                                   0x517e\n#define mmACP_AXI2DAGB_SEM_19                                                   0x517f\n#define mmACP_AXI2DAGB_SEM_20                                                   0x5180\n#define mmACP_AXI2DAGB_SEM_21                                                   0x5181\n#define mmACP_AXI2DAGB_SEM_22                                                   0x5182\n#define mmACP_AXI2DAGB_SEM_23                                                   0x5183\n#define mmACP_AXI2DAGB_SEM_24                                                   0x5184\n#define mmACP_AXI2DAGB_SEM_25                                                   0x5185\n#define mmACP_AXI2DAGB_SEM_26                                                   0x5186\n#define mmACP_AXI2DAGB_SEM_27                                                   0x5187\n#define mmACP_AXI2DAGB_SEM_28                                                   0x5188\n#define mmACP_AXI2DAGB_SEM_29                                                   0x5189\n#define mmACP_AXI2DAGB_SEM_30                                                   0x518a\n#define mmACP_AXI2DAGB_SEM_31                                                   0x518b\n#define mmACP_AXI2DAGB_SEM_32                                                   0x518c\n#define mmACP_AXI2DAGB_SEM_33                                                   0x518d\n#define mmACP_AXI2DAGB_SEM_34                                                   0x518e\n#define mmACP_AXI2DAGB_SEM_35                                                   0x518f\n#define mmACP_AXI2DAGB_SEM_36                                                   0x5190\n#define mmACP_AXI2DAGB_SEM_37                                                   0x5191\n#define mmACP_AXI2DAGB_SEM_38                                                   0x5192\n#define mmACP_AXI2DAGB_SEM_39                                                   0x5193\n#define mmACP_AXI2DAGB_SEM_40                                                   0x5194\n#define mmACP_AXI2DAGB_SEM_41                                                   0x5195\n#define mmACP_AXI2DAGB_SEM_42                                                   0x5196\n#define mmACP_AXI2DAGB_SEM_43                                                   0x5197\n#define mmACP_AXI2DAGB_SEM_44                                                   0x5198\n#define mmACP_AXI2DAGB_SEM_45                                                   0x5199\n#define mmACP_AXI2DAGB_SEM_46                                                   0x519a\n#define mmACP_AXI2DAGB_SEM_47                                                   0x519b\n#define mmACP_SRBM_Client_Base_Addr                                             0x519c\n#define mmACP_SRBM_Client_RDDATA                                                0x519d\n#define mmACP_SRBM_Cycle_Sts                                                    0x519e\n#define mmACP_SRBM_Targ_Idx_Addr                                                0x519f\n#define mmACP_SRBM_Targ_Idx_Data                                                0x51a0\n#define mmACP_SEMA_ADDR_LOW                                                     0x51a1\n#define mmACP_SEMA_ADDR_HIGH                                                    0x51a2\n#define mmACP_SEMA_CMD                                                          0x51a3\n#define mmACP_SEMA_STS                                                          0x51a4\n#define mmACP_SEMA_REQ                                                          0x51a5\n#define mmACP_FW_STATUS                                                         0x51a6\n#define mmACP_FUTURE_REG_ACLK_0                                                 0x51a7\n#define mmACP_FUTURE_REG_ACLK_1                                                 0x51a8\n#define mmACP_FUTURE_REG_ACLK_2                                                 0x51a9\n#define mmACP_FUTURE_REG_ACLK_3                                                 0x51aa\n#define mmACP_FUTURE_REG_ACLK_4                                                 0x51ab\n#define mmACP_TIMER                                                             0x51ac\n#define mmACP_TIMER_CNTL                                                        0x51ad\n#define mmACP_DSP0_TIMER                                                        0x51ae\n#define mmACP_DSP1_TIMER                                                        0x51af\n#define mmACP_DSP2_TIMER                                                        0x51b0\n#define mmACP_I2S_TRANSMIT_BYTE_CNT_HIGH                                        0x51b1\n#define mmACP_I2S_TRANSMIT_BYTE_CNT_LOW                                         0x51b2\n#define mmACP_I2S_BT_TRANSMIT_BYTE_CNT_HIGH                                     0x51b3\n#define mmACP_I2S_BT_TRANSMIT_BYTE_CNT_LOW                                      0x51b4\n#define mmACP_I2S_BT_RECEIVE_BYTE_CNT_HIGH                                      0x51b5\n#define mmACP_I2S_BT_RECEIVE_BYTE_CNT_LOW                                       0x51b6\n#define mmACP_DSP0_CS_STATE                                                     0x51b7\n#define mmACP_DSP1_CS_STATE                                                     0x51b8\n#define mmACP_DSP2_CS_STATE                                                     0x51b9\n#define mmACP_SCRATCH_REG_BASE_ADDR                                             0x51ba\n#define mmCC_ACP_EFUSE                                                          0x51c8\n#define mmACP_PGFSM_RETAIN_REG                                                  0x51c9\n#define mmACP_PGFSM_CONFIG_REG                                                  0x51ca\n#define mmACP_PGFSM_WRITE_REG                                                   0x51cb\n#define mmACP_PGFSM_READ_REG_0                                                  0x51cc\n#define mmACP_PGFSM_READ_REG_1                                                  0x51cd\n#define mmACP_PGFSM_READ_REG_2                                                  0x51ce\n#define mmACP_PGFSM_READ_REG_3                                                  0x51cf\n#define mmACP_PGFSM_READ_REG_4                                                  0x51d0\n#define mmACP_PGFSM_READ_REG_5                                                  0x51d1\n#define mmACP_IP_PGFSM_ENABLE                                                   0x51d2\n#define mmACP_I2S_PIN_CONFIG                                                    0x51d3\n#define mmACP_AZALIA_I2S_SELECT                                                 0x51d4\n#define mmACP_CHIP_PKG_FOR_PAD_ISOLATION                                        0x51d5\n#define mmACP_AUDIO_PAD_PULLUP_PULLDOWN_CTRL                                    0x51d6\n#define mmACP_BT_UART_PAD_SEL                                                   0x51d7\n#define mmACP_SCRATCH_REG_0                                                     0x52c0\n#define mmACP_SCRATCH_REG_1                                                     0x52c1\n#define mmACP_SCRATCH_REG_2                                                     0x52c2\n#define mmACP_SCRATCH_REG_3                                                     0x52c3\n#define mmACP_SCRATCH_REG_4                                                     0x52c4\n#define mmACP_SCRATCH_REG_5                                                     0x52c5\n#define mmACP_SCRATCH_REG_6                                                     0x52c6\n#define mmACP_SCRATCH_REG_7                                                     0x52c7\n#define mmACP_SCRATCH_REG_8                                                     0x52c8\n#define mmACP_SCRATCH_REG_9                                                     0x52c9\n#define mmACP_SCRATCH_REG_10                                                    0x52ca\n#define mmACP_SCRATCH_REG_11                                                    0x52cb\n#define mmACP_SCRATCH_REG_12                                                    0x52cc\n#define mmACP_SCRATCH_REG_13                                                    0x52cd\n#define mmACP_SCRATCH_REG_14                                                    0x52ce\n#define mmACP_SCRATCH_REG_15                                                    0x52cf\n#define mmACP_SCRATCH_REG_16                                                    0x52d0\n#define mmACP_SCRATCH_REG_17                                                    0x52d1\n#define mmACP_SCRATCH_REG_18                                                    0x52d2\n#define mmACP_SCRATCH_REG_19                                                    0x52d3\n#define mmACP_SCRATCH_REG_20                                                    0x52d4\n#define mmACP_SCRATCH_REG_21                                                    0x52d5\n#define mmACP_SCRATCH_REG_22                                                    0x52d6\n#define mmACP_SCRATCH_REG_23                                                    0x52d7\n#define mmACP_SCRATCH_REG_24                                                    0x52d8\n#define mmACP_SCRATCH_REG_25                                                    0x52d9\n#define mmACP_SCRATCH_REG_26                                                    0x52da\n#define mmACP_SCRATCH_REG_27                                                    0x52db\n#define mmACP_SCRATCH_REG_28                                                    0x52dc\n#define mmACP_SCRATCH_REG_29                                                    0x52dd\n#define mmACP_SCRATCH_REG_30                                                    0x52de\n#define mmACP_SCRATCH_REG_31                                                    0x52df\n#define mmACP_SCRATCH_REG_32                                                    0x52e0\n#define mmACP_SCRATCH_REG_33                                                    0x52e1\n#define mmACP_SCRATCH_REG_34                                                    0x52e2\n#define mmACP_SCRATCH_REG_35                                                    0x52e3\n#define mmACP_SCRATCH_REG_36                                                    0x52e4\n#define mmACP_SCRATCH_REG_37                                                    0x52e5\n#define mmACP_SCRATCH_REG_38                                                    0x52e6\n#define mmACP_SCRATCH_REG_39                                                    0x52e7\n#define mmACP_SCRATCH_REG_40                                                    0x52e8\n#define mmACP_SCRATCH_REG_41                                                    0x52e9\n#define mmACP_SCRATCH_REG_42                                                    0x52ea\n#define mmACP_SCRATCH_REG_43                                                    0x52eb\n#define mmACP_SCRATCH_REG_44                                                    0x52ec\n#define mmACP_SCRATCH_REG_45                                                    0x52ed\n#define mmACP_SCRATCH_REG_46                                                    0x52ee\n#define mmACP_SCRATCH_REG_47                                                    0x52ef\n#define mmACP_VOICE_WAKEUP_ENABLE                                               0x51e8\n#define mmACP_VOICE_WAKEUP_STATUS                                               0x51e9\n#define mmI2S_VOICE_WAKEUP_LOWER_THRESHOLD                                      0x51ea\n#define mmI2S_VOICE_WAKEUP_HIGHER_THRESHOLD                                     0x51eb\n#define mmI2S_VOICE_WAKEUP_NO_OF_SAMPLES                                        0x51ec\n#define mmI2S_VOICE_WAKEUP_NO_OF_PEAKS                                          0x51ed\n#define mmI2S_VOICE_WAKEUP_DURATION_OF_N_PEAKS                                  0x51ee\n#define mmI2S_VOICE_WAKEUP_BITCLK_TOGGLE_DETECTION                              0x51ef\n#define mmI2S_VOICE_WAKEUP_DATA_PATH_SWITCH                                     0x51f0\n#define mmI2S_VOICE_WAKEUP_DATA_POINTER                                         0x51f1\n#define mmI2S_VOICE_WAKEUP_AUTH_MATCH                                           0x51f2\n#define mmI2S_VOICE_WAKEUP_8KB_WRAP                                             0x51f3\n#define mmACP_I2S_RECEIVED_BYTE_CNT_HIGH                                        0x51f4\n#define mmACP_I2S_RECEIVED_BYTE_CNT_LOW                                         0x51f5\n#define mmACP_I2S_MICSP_TRANSMIT_BYTE_CNT_HIGH                                  0x51f6\n#define mmACP_I2S_MICSP_TRANSMIT_BYTE_CNT_LOW                                   0x51f7\n#define mmACP_MEM_SHUT_DOWN_REQ_LO                                              0x51f8\n#define mmACP_MEM_SHUT_DOWN_REQ_HI                                              0x51f9\n#define mmACP_MEM_SHUT_DOWN_STS_LO                                              0x51fa\n#define mmACP_MEM_SHUT_DOWN_STS_HI                                              0x51fb\n#define mmACP_MEM_DEEP_SLEEP_REQ_LO                                             0x51fc\n#define mmACP_MEM_DEEP_SLEEP_REQ_HI                                             0x51fd\n#define mmACP_MEM_DEEP_SLEEP_STS_LO                                             0x51fe\n#define mmACP_MEM_DEEP_SLEEP_STS_HI                                             0x51ff\n#define mmACP_MEM_WAKEUP_FROM_SHUT_DOWN_LO                                      0x5200\n#define mmACP_MEM_WAKEUP_FROM_SHUT_DOWN_HI                                      0x5201\n#define mmACP_MEM_WAKEUP_FROM_SLEEP_LO                                          0x5202\n#define mmACP_MEM_WAKEUP_FROM_SLEEP_HI                                          0x5203\n#define mmACP_I2SSP_IER                                                         0x5210\n#define mmACP_I2SSP_IRER                                                        0x5211\n#define mmACP_I2SSP_ITER                                                        0x5212\n#define mmACP_I2SSP_CER                                                         0x5213\n#define mmACP_I2SSP_CCR                                                         0x5214\n#define mmACP_I2SSP_RXFFR                                                       0x5215\n#define mmACP_I2SSP_TXFFR                                                       0x5216\n#define mmACP_I2SSP_LRBR0                                                       0x5218\n#define mmACP_I2SSP_RRBR0                                                       0x5219\n#define mmACP_I2SSP_RER0                                                        0x521a\n#define mmACP_I2SSP_TER0                                                        0x521b\n#define mmACP_I2SSP_RCR0                                                        0x521c\n#define mmACP_I2SSP_TCR0                                                        0x521d\n#define mmACP_I2SSP_ISR0                                                        0x521e\n#define mmACP_I2SSP_IMR0                                                        0x521f\n#define mmACP_I2SSP_ROR0                                                        0x5220\n#define mmACP_I2SSP_TOR0                                                        0x5221\n#define mmACP_I2SSP_RFCR0                                                       0x5222\n#define mmACP_I2SSP_TFCR0                                                       0x5223\n#define mmACP_I2SSP_RFF0                                                        0x5224\n#define mmACP_I2SSP_TFF0                                                        0x5225\n#define mmACP_I2SSP_RXDMA                                                       0x5226\n#define mmACP_I2SSP_RRXDMA                                                      0x5227\n#define mmACP_I2SSP_TXDMA                                                       0x5228\n#define mmACP_I2SSP_RTXDMA                                                      0x5229\n#define mmACP_I2SSP_COMP_PARAM_2                                                0x522a\n#define mmACP_I2SSP_COMP_PARAM_1                                                0x522b\n#define mmACP_I2SSP_COMP_VERSION                                                0x522c\n#define mmACP_I2SSP_COMP_TYPE                                                   0x522d\n#define mmACP_I2SMICSP_IER                                                      0x522e\n#define mmACP_I2SMICSP_IRER                                                     0x522f\n#define mmACP_I2SMICSP_ITER                                                     0x5230\n#define mmACP_I2SMICSP_CER                                                      0x5231\n#define mmACP_I2SMICSP_CCR                                                      0x5232\n#define mmACP_I2SMICSP_RXFFR                                                    0x5233\n#define mmACP_I2SMICSP_TXFFR                                                    0x5234\n#define mmACP_I2SMICSP_LRBR0                                                    0x5236\n#define mmACP_I2SMICSP_RRBR0                                                    0x5237\n#define mmACP_I2SMICSP_RER0                                                     0x5238\n#define mmACP_I2SMICSP_TER0                                                     0x5239\n#define mmACP_I2SMICSP_RCR0                                                     0x523a\n#define mmACP_I2SMICSP_TCR0                                                     0x523b\n#define mmACP_I2SMICSP_ISR0                                                     0x523c\n#define mmACP_I2SMICSP_IMR0                                                     0x523d\n#define mmACP_I2SMICSP_ROR0                                                     0x523e\n#define mmACP_I2SMICSP_TOR0                                                     0x523f\n#define mmACP_I2SMICSP_RFCR0                                                    0x5240\n#define mmACP_I2SMICSP_TFCR0                                                    0x5241\n#define mmACP_I2SMICSP_RFF0                                                     0x5242\n#define mmACP_I2SMICSP_TFF0                                                     0x5243\n#define mmACP_I2SMICSP_LRBR1                                                    0x5246\n#define mmACP_I2SMICSP_RRBR1                                                    0x5247\n#define mmACP_I2SMICSP_RER1                                                     0x5248\n#define mmACP_I2SMICSP_TER1                                                     0x5249\n#define mmACP_I2SMICSP_RCR1                                                     0x524a\n#define mmACP_I2SMICSP_TCR1                                                     0x524b\n#define mmACP_I2SMICSP_ISR1                                                     0x524c\n#define mmACP_I2SMICSP_IMR1                                                     0x524d\n#define mmACP_I2SMICSP_ROR1                                                     0x524e\n#define mmACP_I2SMICSP_TOR1                                                     0x524f\n#define mmACP_I2SMICSP_RFCR1                                                    0x5250\n#define mmACP_I2SMICSP_TFCR1                                                    0x5251\n#define mmACP_I2SMICSP_RFF1                                                     0x5252\n#define mmACP_I2SMICSP_TFF1                                                     0x5253\n#define mmACP_I2SMICSP_RXDMA                                                    0x5254\n#define mmACP_I2SMICSP_RRXDMA                                                   0x5255\n#define mmACP_I2SMICSP_TXDMA                                                    0x5256\n#define mmACP_I2SMICSP_RTXDMA                                                   0x5257\n#define mmACP_I2SMICSP_COMP_PARAM_2                                             0x5258\n#define mmACP_I2SMICSP_COMP_PARAM_1                                             0x5259\n#define mmACP_I2SMICSP_COMP_VERSION                                             0x525a\n#define mmACP_I2SMICSP_COMP_TYPE                                                0x525b\n#define mmACP_I2SBT_IER                                                         0x525c\n#define mmACP_I2SBT_IRER                                                        0x525d\n#define mmACP_I2SBT_ITER                                                        0x525e\n#define mmACP_I2SBT_CER                                                         0x525f\n#define mmACP_I2SBT_CCR                                                         0x5260\n#define mmACP_I2SBT_RXFFR                                                       0x5261\n#define mmACP_I2SBT_TXFFR                                                       0x5262\n#define mmACP_I2SBT_LRBR0                                                       0x5264\n#define mmACP_I2SBT_RRBR0                                                       0x5265\n#define mmACP_I2SBT_RER0                                                        0x5266\n#define mmACP_I2SBT_TER0                                                        0x5267\n#define mmACP_I2SBT_RCR0                                                        0x5268\n#define mmACP_I2SBT_TCR0                                                        0x5269\n#define mmACP_I2SBT_ISR0                                                        0x526a\n#define mmACP_I2SBT_IMR0                                                        0x526b\n#define mmACP_I2SBT_ROR0                                                        0x526c\n#define mmACP_I2SBT_TOR0                                                        0x526d\n#define mmACP_I2SBT_RFCR0                                                       0x526e\n#define mmACP_I2SBT_TFCR0                                                       0x526f\n#define mmACP_I2SBT_RFF0                                                        0x5270\n#define mmACP_I2SBT_TFF0                                                        0x5271\n#define mmACP_I2SBT_LRBR1                                                       0x5274\n#define mmACP_I2SBT_RRBR1                                                       0x5275\n#define mmACP_I2SBT_RER1                                                        0x5276\n#define mmACP_I2SBT_TER1                                                        0x5277\n#define mmACP_I2SBT_RCR1                                                        0x5278\n#define mmACP_I2SBT_TCR1                                                        0x5279\n#define mmACP_I2SBT_ISR1                                                        0x527a\n#define mmACP_I2SBT_IMR1                                                        0x527b\n#define mmACP_I2SBT_ROR1                                                        0x527c\n#define mmACP_I2SBT_TOR1                                                        0x527d\n#define mmACP_I2SBT_RFCR1                                                       0x527e\n#define mmACP_I2SBT_TFCR1                                                       0x527f\n#define mmACP_I2SBT_RFF1                                                        0x5280\n#define mmACP_I2SBT_TFF1                                                        0x5281\n#define mmACP_I2SBT_RXDMA                                                       0x5282\n#define mmACP_I2SBT_RRXDMA                                                      0x5283\n#define mmACP_I2SBT_TXDMA                                                       0x5284\n#define mmACP_I2SBT_RTXDMA                                                      0x5285\n#define mmACP_I2SBT_COMP_PARAM_2                                                0x5286\n#define mmACP_I2SBT_COMP_PARAM_1                                                0x5287\n#define mmACP_I2SBT_COMP_VERSION                                                0x5288\n#define mmACP_I2SBT_COMP_TYPE                                                   0x5289\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}