// Seed: 127228980
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always @(posedge ~id_3 or negedge id_4) id_2 = 1'b0 - 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign {1, 1, id_3, 1 < 1'b0} = 1;
  wire id_5;
  wire id_6 = id_4[""];
  module_0 modCall_1 (
      id_3,
      id_6,
      id_3,
      id_2,
      id_3
  );
endmodule
