INFO-FLOW: Workspace /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1 opened at Tue Sep 17 20:53:06 PDT 2024
Execute     config_array_partition -maximum_size 4096 
INFO: [XFORM 203-101] Allowed max sub elements number after partition is 4096.
Execute     config_compile -name_max_length 80 
INFO: [XFORM 203-1161] The maximum of name length is set into 80.
Execute     set_part xcvu9p-flga2104-2-e 
Execute       ap_part_info -name xcvu9p-flga2104-2-e -data single -quiet 
Command       ap_part_info done; 1.08 sec.
Execute       ap_part_info -name xcvu9p-flga2104-2-e -data info 
Execute       add_library xilinx/virtexuplus/virtexuplus:xcvu9p:-flga2104:-2-e 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/dsp48e2.hlp 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xcvu9p-flga2104-2-e 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data resources 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info 
Execute         config_chip_info -quiet -resource {SLICE 147780} {LUT 1182240} {FF 2364480} {DSP48E 6840} {BRAM 4320} {URAM 960} {SLR 3} 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info 
Execute         config_chip_info -quiet -speed medium 
Command       add_library done; 0.14 sec.
Execute       add_library xilinx/virtexuplus/virtexuplus_fpv7 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flga2104-2-e'
Execute       ap_part_info -name xcvu9p-flga2104-2-e -data info 
Execute       get_default_platform 
Command     set_part done; 1.28 sec.
Execute     config_schedule -enable_dsp_full_reg=false 
Execute     create_clock -period 25 -name default 
Execute       config_clock -quiet -name default -period 25 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 25ns.
Execute     set_clock_uncertainty 27% default 
Execute       get_clock_period -default -name=default 
Execute       config_clock -quiet -name default -uncertainty 6.75 -unit % 
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 6.75ns.
Execute     csynth_design 
Execute       get_config_compile -dump_cfg 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute         get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute         get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'firmware/myproject.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         is_m_axi_addr64 
INFO-FLOW: Handling firmware/myproject.cpp as C++
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info 
Execute         is_encrypted firmware/myproject.cpp 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute         clang  -fno-limit-debug-info -gcc-toolchain "/afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -fno-exceptions  -D__llvm__  -E "firmware/myproject.cpp"   -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  -o "/u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp" 
INFO-FLOW: exec /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -fno-exceptions -D__llvm__ -E firmware/myproject.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp
Command         clang done; 1.02 sec.
Execute         tidy_31 xilinx-xfmat-array-geometry /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
INFO-FLOW: exec /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.9 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute         clang -syntaxcheck -src /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "/afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc" -hls  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__  "/u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp"  -o "/u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/useless.bc"  
INFO-FLOW: exec /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/useless.bc
Command         clang done; 1.02 sec.
INFO-FLOW: Done: GCC PP time: 2.9 seconds per iteration
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
Execute         tidy_31 xilinx-systemc-detector /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=/u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/.systemc_flag -quiet -fix-errors /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.45 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute         tidy_31 xilinx-directive2pragma /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x -directive=/u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=/u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/all.directive.json -quiet -fix-errors /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 0.44 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.diag.yml /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.out.log 2> /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/xilinx-dataflow-lawyer.myproject.pp.0.cpp.err.log 
Command         ap_eval done; 0.78 sec.
Execute         tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp std=c++0x 
Execute           ap_eval exec -ignorestderr /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=/u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.out.log 2> /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/tidy-3.1.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.9 sec.
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/cmdline/cmdline.tcl 
Execute           ap_eval exec -ignorestderr /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.out.log 2> /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/xilinx-legacy-rewriter.myproject.pp.0.cpp.err.log 
Command           ap_eval done; 0.58 sec.
Command         tidy_31 done; 1.5 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 2.7 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute         tidy_31 xilinx-ssdm-intrinsics-arguments /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp std=c++0x 
INFO-FLOW: exec /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command         tidy_31 done; 1.06 sec.
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info 
INFO-FLOW: Processing labels
Execute         clang -src /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "/u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp"  -std=c++0x  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "/afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/autopilot" -I "/afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o "/u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.bc" 
INFO-FLOW: exec /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/tools/gcc -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.pragma.2.cpp -std=c++0x -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/autopilot -I /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.bc
Command         clang done; 1.05 sec.
INFO-FLOW: Linking Debug ...
Execute         llvm-ld /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.g.bc -hls-opt -except-internalize myproject -L/afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/lib -lhlsm -lhlsmc++ -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g 
Command         llvm-ld done; 0.73 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 939.246 ; gain = 526.004 ; free physical = 11173 ; free virtual = 19125
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 939.246 ; gain = 526.004 ; free physical = 11173 ; free virtual = 19125
Execute         get_config_sdx -target 
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute           transform -promote-dbg-pointer /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.pp.bc -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -f 
Execute           llvm-ld /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.pp.0.bc -disable-opt -L/afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/lnx64/lib -lfloatconversion -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.0 
Command           llvm-ld done; 0.47 sec.
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top myproject -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.0.bc -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'myproject' (firmware/myproject.cpp:39).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::product::mult<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> >::product' into 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:42).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'myproject' (firmware/myproject.cpp:47).
INFO: [XFORM 203-603] Inlining function 'nnet::dense<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'myproject' (firmware/myproject.cpp:53).
Command           transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 939.949 ; gain = 526.707 ; free physical = 11146 ; free virtual = 19099
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.1.bc -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
Command           transform done; 0.17 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 939.949 ; gain = 526.707 ; free physical = 11139 ; free virtual = 19094
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.g.1.bc to /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.o.1.bc -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ReLU_config7>' (firmware/nnet_utils/nnet_activation.h:40:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::relu<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ReLU_config4>' (firmware/nnet_utils/nnet_activation.h:40:43).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:17:48).
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:43) in function 'nnet::relu<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ReLU_config7>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (firmware/nnet_utils/nnet_activation.h:43) in function 'nnet::relu<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ReLU_config4>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Product1' (firmware/nnet_utils/nnet_dense_latency.h:37) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 57.
INFO: [HLS 200-489] Unrolling loop 'Product2' (firmware/nnet_utils/nnet_dense_latency.h:40) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'ResetAccum' (firmware/nnet_utils/nnet_dense_latency.h:48) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Accum1' (firmware/nnet_utils/nnet_dense_latency.h:54) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 57.
INFO: [HLS 200-489] Unrolling loop 'Accum2' (firmware/nnet_utils/nnet_dense_latency.h:56) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Result' (firmware/nnet_utils/nnet_dense_latency.h:64) in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' completely with a factor of 32.
INFO: [XFORM 203-131] Reshaping array 'inputs.V' (firmware/myproject.cpp:7) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer8_out.V' (firmware/myproject.cpp:8) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer2_out.V' (firmware/myproject.cpp:37) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer4_out.V' (firmware/myproject.cpp:41) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer5_out.V' (firmware/myproject.cpp:45) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'layer7_out.V' (firmware/myproject.cpp:49) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b8.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'b5.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'mult.V' (firmware/nnet_utils/nnet_dense_latency.h:17) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'acc.V' (firmware/nnet_utils/nnet_dense_latency.h:18) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' into 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' into 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-602] Inlining function 'nnet::cast<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' into 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>' (firmware/nnet_utils/nnet_dense_latency.h:66) automatically.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:53) by setting 'weights.V' to 'w8.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:53) by setting 'biases[0].V' to 'b8.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:53) by setting 'biases[1].V' to 'b8.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:1) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:53) by setting 'biases[2].V' to 'b8.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'weights.V' to 'w5.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[0].V' to 'b5.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[1].V' to 'b5.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[2].V' to 'b5.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[3].V' to 'b5.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[4].V' to 'b5.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[5].V' to 'b5.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[6].V' to 'b5.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[7].V' to 'b5.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[8].V' to 'b5.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[9].V' to 'b5.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[10].V' to 'b5.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[11].V' to 'b5.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[12].V' to 'b5.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[13].V' to 'b5.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[14].V' to 'b5.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' at call site (firmware/nnet_utils/nnet_dense.h:41->firmware/myproject.cpp:47) by setting 'biases[15].V' to 'b5.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0' by setting 'weights.V' to 'w2.V'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0' by setting 'biases[0].V' to 'b2.V.0'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0' by setting 'biases[1].V' to 'b2.V.1'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0' by setting 'biases[2].V' to 'b2.V.2'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0' by setting 'biases[3].V' to 'b2.V.3'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0' by setting 'biases[4].V' to 'b2.V.4'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0' by setting 'biases[5].V' to 'b2.V.5'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0' by setting 'biases[6].V' to 'b2.V.6'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0' by setting 'biases[7].V' to 'b2.V.7'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0' by setting 'biases[8].V' to 'b2.V.8'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[9].V' to 'b2.V.9'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[10].V' to 'b2.V.10'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[11].V' to 'b2.V.11'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[12].V' to 'b2.V.12'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[13].V' to 'b2.V.13'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[14].V' to 'b2.V.14'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[15].V' to 'b2.V.15'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[16].V' to 'b2.V.16'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[17].V' to 'b2.V.17'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[18].V' to 'b2.V.18'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[19].V' to 'b2.V.19'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[20].V' to 'b2.V.20'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[21].V' to 'b2.V.21'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[22].V' to 'b2.V.22'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[23].V' to 'b2.V.23'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[24].V' to 'b2.V.24'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[25].V' to 'b2.V.25'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[26].V' to 'b2.V.26'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[27].V' to 'b2.V.27'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[28].V' to 'b2.V.28'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[29].V' to 'b2.V.29'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[30].V' to 'b2.V.30'.
INFO: [XFORM 203-622] Instantiating function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'(firmware/nnet_utils/nnet_dense_latency.h:26:27) to 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' by setting 'biases[31].V' to 'b2.V.31'.
Command           transform done; 31.86 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...1824 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)...48 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)...512 expression(s) balanced.
Command           transform done; 5.86 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 4395.270 ; gain = 3982.027 ; free physical = 9560 ; free virtual = 17519
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -ptrLegalization -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.o.2.bc -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ReLU_config7>' to 'relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>' (firmware/nnet_utils/nnet_activation.h:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::relu<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ReLU_config4>' to 'relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>' (firmware/nnet_utils/nnet_activation.h:39)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config2>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:27)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config8>.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0' (firmware/nnet_utils/nnet_dense_latency.h:26:1)
WARNING: [XFORM 203-631] Renaming function 'nnet::dense_latency<ap_fixed<32, 16, (ap_q_mode)4, (ap_o_mode)0, 0>, ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>, config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' (firmware/nnet_utils/nnet_mult.h:26:9)
Command           transform done; 10.82 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:56 ; elapsed = 00:01:00 . Memory (MB): peak = 4395.270 ; gain = 3982.027 ; free physical = 9560 ; free virtual = 17520
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 49.5 sec.
Command       elaborate done; 58.77 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'myproject' ...
Execute         ap_set_top_model myproject 
WARNING: [SYN 201-103] Legalizing function name 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>' to 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
WARNING: [SYN 201-103] Legalizing function name 'relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>' to 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s'.
WARNING: [SYN 201-103] Legalizing function name 'dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0' to 'dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0'.
Execute         get_model_list myproject -filter all-wo-channel -topdown 
Execute         preproc_iomode -model myproject 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 
Execute         preproc_iomode -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
Execute         preproc_iomode -model dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         preproc_iomode -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
Execute         preproc_iomode -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Model list for configure: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 myproject
INFO-FLOW: Configuring Module : dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> ...
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
Execute         apply_spec_resource_limit relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Configuring Module : relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> ...
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
Execute         apply_spec_resource_limit relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
INFO-FLOW: Configuring Module : dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 
Execute         apply_spec_resource_limit dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 
INFO-FLOW: Configuring Module : myproject ...
Execute         set_default_model myproject 
Execute         apply_spec_resource_limit myproject 
INFO-FLOW: Model list for preprocess: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 myproject
INFO-FLOW: Preprocessing Module: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> ...
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
Execute         cdfg_preprocess -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
Execute         rtl_gen_preprocess relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO-FLOW: Preprocessing Module: relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> ...
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
Execute         cdfg_preprocess -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
Execute         rtl_gen_preprocess relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
INFO-FLOW: Preprocessing Module: dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 ...
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 
Execute         cdfg_preprocess -model dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 
INFO-FLOW: Preprocessing Module: myproject ...
Execute         set_default_model myproject 
Execute         cdfg_preprocess -model myproject 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for synthesis: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         schedule -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.19 sec.
INFO: [HLS 200-111]  Elapsed time: 63.43 seconds; current allocated memory: 330.867 MB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command         syn_report done; 1.74 sec.
Execute         db_write -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command         db_write done; 1.51 sec.
INFO-FLOW: Finish scheduling dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
Execute         set_default_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         bind -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 12.95 sec.
INFO: [HLS 200-111]  Elapsed time: 16.2 seconds; current allocated memory: 409.567 MB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 3.65 sec.
Execute         db_write -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command         db_write done; 1.38 sec.
INFO-FLOW: Finish binding dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
Execute         schedule -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.06 seconds; current allocated memory: 414.405 MB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.verbose.sched.rpt 
Execute         db_write -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>.
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
Execute         bind -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
BIND OPTION: model=relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 415.163 MB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.verbose.bind.rpt 
Execute         db_write -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.8 sec.
INFO: [HLS 200-111]  Elapsed time: 0.91 seconds; current allocated memory: 421.936 MB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.sched.rpt 
Command         syn_report done; 0.46 sec.
Execute         db_write -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.sched.adb -f 
Command         db_write done; 0.4 sec.
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.08 sec.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 449.818 MB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 1.03 sec.
Execute         db_write -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.bind.adb -f 
Command         db_write done; 0.4 sec.
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
Execute         schedule -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.45 seconds; current allocated memory: 451.325 MB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.verbose.sched.rpt 
Execute         db_write -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.sched.adb -f 
INFO-FLOW: Finish scheduling relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>.
Execute         set_default_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
Execute         bind -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
BIND OPTION: model=relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 451.715 MB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.verbose.bind.rpt 
Execute         db_write -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.bind.adb -f 
INFO-FLOW: Finish binding relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 
Execute         schedule -model dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 452.469 MB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0.verbose.sched.rpt 
Execute         db_write -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0.sched.adb -f 
INFO-FLOW: Finish scheduling dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0.
Execute         set_default_model dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 
Execute         bind -model dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 
BIND OPTION: model=dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.14 seconds; current allocated memory: 453.572 MB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0.verbose.bind.rpt 
Command         syn_report done; 0.11 sec.
Execute         db_write -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0.bind.adb -f 
INFO-FLOW: Finish binding dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model myproject 
Execute         schedule -model myproject 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'myproject'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 453.920 MB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.verbose.sched.rpt 
Execute         db_write -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.sched.adb -f 
INFO-FLOW: Finish scheduling myproject.
Execute         set_default_model myproject 
Execute         bind -model myproject 
BIND OPTION: model=myproject
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 4.49 sec.
INFO: [HLS 200-111]  Elapsed time: 4.54 seconds; current allocated memory: 462.841 MB.
Execute         syn_report -verbosereport -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.verbose.bind.rpt 
Command         syn_report done; 2.72 sec.
Execute         db_write -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.bind.adb -f 
INFO-FLOW: Finish binding myproject.
Execute         get_model_list myproject -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 
Execute         rtl_gen_preprocess relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> 
Execute         rtl_gen_preprocess dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 
Execute         rtl_gen_preprocess myproject 
INFO-FLOW: Model list for RTL generation: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 myproject
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
Command         create_rtl_model done; 0.43 sec.
INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 516.737 MB.
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/systemc/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 myproject 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/vhdl/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Execute         gen_rtl dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/verilog/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Execute         syn_report -csynth -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command         syn_report done; 1.45 sec.
Execute         syn_report -rtlxml -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/report/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.xml 
Command         syn_report done; 0.69 sec.
Execute         syn_report -verbosereport -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 4.36 sec.
Execute         db_write -model dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -f -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.adb 
Command         db_write done; 4.34 sec.
Execute         gen_tb_info dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -p /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -vendor xilinx -mg_file /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s'.
INFO: [HLS 200-111]  Elapsed time: 11.7 seconds; current allocated memory: 643.293 MB.
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/systemc/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 myproject 
Execute         gen_rtl relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -style xilinx -f -lang vhdl -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s 
Execute         gen_rtl relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -style xilinx -f -lang vlog -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/verilog/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s 
Execute         syn_report -csynth -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/report/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/report/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.verbose.rpt 
Execute         db_write -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -f -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.adb 
Command         db_write done; 0.86 sec.
Execute         gen_tb_info relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4> -p /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -vendor xilinx -mg_file /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0'.
Command         create_rtl_model done; 0.11 sec.
INFO: [HLS 200-111]  Elapsed time: 1.11 seconds; current allocated memory: 659.026 MB.
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vhdl -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -style xilinx -f -lang vlog -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.rpt 
Command         syn_report done; 0.39 sec.
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_csynth.xml 
Command         syn_report done; 0.19 sec.
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.verbose.rpt 
Command         syn_report done; 1.18 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -f -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.adb 
Command         db_write done; 1.72 sec.
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 -p /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -vendor xilinx -mg_file /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s'.
INFO: [HLS 200-111]  Elapsed time: 3.72 seconds; current allocated memory: 692.988 MB.
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/systemc/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 myproject 
Execute         gen_rtl relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -style xilinx -f -lang vhdl -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/vhdl/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s 
Execute         gen_rtl relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -style xilinx -f -lang vlog -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/verilog/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s 
Execute         syn_report -csynth -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/report/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_csynth.rpt 
Execute         syn_report -rtlxml -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/report/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s_csynth.xml 
Execute         syn_report -verbosereport -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.verbose.rpt 
Execute         db_write -model relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -f -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.adb 
Command         db_write done; 1.09 sec.
Execute         gen_tb_info relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7> -p /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 -vendor xilinx -mg_file /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0'.
INFO: [HLS 200-111]  Elapsed time: 1.17 seconds; current allocated memory: 695.715 MB.
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/systemc/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0 -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 myproject 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 -style xilinx -f -lang vhdl -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0 
Execute         gen_rtl dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 -style xilinx -f -lang vlog -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/verilog/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0 
Execute         syn_report -csynth -model dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0_csynth.rpt 
Execute         syn_report -rtlxml -model dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/report/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0_csynth.xml 
Execute         syn_report -verbosereport -model dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0.verbose.rpt 
Command         syn_report done; 0.12 sec.
Execute         db_write -model dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 -f -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0.adb 
Command         db_write done; 1.15 sec.
Execute         gen_tb_info dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 -p /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'myproject' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model myproject -vendor xilinx -mg_file /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/inputs_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_0_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_1_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'myproject/layer8_out_2_V' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'myproject' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'myproject'.
INFO: [HLS 200-111]  Elapsed time: 1.39 seconds; current allocated memory: 703.625 MB.
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         gen_rtl myproject -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/systemc/myproject -synmodules dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vhdl -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/vhdl/myproject 
Execute         gen_rtl myproject -istop -style xilinx -f -lang vlog -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/verilog/myproject 
Execute         syn_report -csynth -model myproject -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/report/myproject_csynth.rpt 
Execute         syn_report -rtlxml -model myproject -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/syn/report/myproject_csynth.xml 
Execute         syn_report -verbosereport -model myproject -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.verbose.rpt 
Command         syn_report done; 2.69 sec.
Execute         db_write -model myproject -f -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.adb 
Command         db_write done; 1.12 sec.
Execute         gen_tb_info myproject -p /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject 
Execute         export_constraint_db -f -tool general -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         syn_report -designview -model myproject -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.design.xml 
Command         syn_report done; 1.86 sec.
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model myproject -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model myproject -o /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks myproject 
Execute         get_config_export -vivado_clock 
Execute         sc_get_portdomain myproject 
INFO-FLOW: Model list for RTL component generation: dense_latency.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config4>} dense_latency<ap_fixed,ap_fixed,config5>.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0.0 {relu<ap_fixed<32, 16, 5, 3, 0>, ap_fixed<32, 16, 4, 0, 0>, ReLU_config7>} dense_latency<ap_fixed,ap_fixed<32,16,5,3,0>,config8>.0.0.0.0 myproject
INFO-FLOW: Handling components in module [dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0] ... 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s] ... 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0] ... 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s] ... 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.compgen.tcl 
INFO-FLOW: Handling components in module [dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0] ... 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0.compgen.tcl 
INFO-FLOW: Handling components in module [myproject] ... 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: Append model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: Append model relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s
INFO-FLOW: Append model dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0
INFO-FLOW: Append model myproject
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0 relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0 myproject
INFO-FLOW: To file: write model dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0
INFO-FLOW: To file: write model relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s
INFO-FLOW: To file: write model dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0
INFO-FLOW: To file: write model myproject
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
Execute         syn_report -model myproject -printsummary 
INFO: [HLS 200-789] **** Estimated Fmax: 62.44 MHz
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=25.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/common.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/generic/autopilot/interface.gen 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/virtexuplus/virtexuplus_fpv7.gen 
Execute           source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=myproject xml_exists=0
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute           ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0.compgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.compgen.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=10
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=4
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=0 #modelList=6 #gSsdmPorts=10
Execute         source /afs/slac.stanford.edu/g/reseng/xilinx/2019.2/Vivado/2019.2/tps/tcl/tcllib1.11.1/fileutil/fileutil.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_export -xo 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_sdx -target 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.rtl_wrap.cfg.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.compgen.dataonly.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.constraint.tcl 
Execute         sc_get_clocks myproject 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data names -quiet 
Execute         ap_part_info -name xcvu9p-flga2104-2-e -data info -quiet 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         get_config_debug -directory 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_config5_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/dense_latency_ap_fixed_ap_fixed_32_16_5_3_0_config8_0_0_0_0.tbgen.tcl 
Execute         source /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/myproject.tbgen.tcl 
Execute         get_config_sdx -target 
Execute         get_config_sdx -profile 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -stall_sig_gen 
Execute         get_config_rtl -profile 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist, skipping opencl info: /u1/hjia625/conifer/Vivado_Latency_small_SNL_VAE/myproject_prj/solution1/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:01:44 ; elapsed = 00:02:02 . Memory (MB): peak = 4395.270 ; gain = 3982.027 ; free physical = 9196 ; free virtual = 17315
INFO: [VHDL 208-304] Generating VHDL RTL for myproject.
INFO: [VLOG 209-307] Generating Verilog RTL for myproject.
Command       autosyn done; 62.22 sec.
Command     csynth_design done; 120.99 sec.
Execute     cleanup_all 
