// Seed: 2511724428
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  tri0 id_6 = 1;
  wire id_7;
  assign id_6 = 1;
endmodule
module module_1 (
    input  tri1  id_0,
    input  wor   id_1,
    output tri   id_2,
    output wand  id_3,
    output logic id_4
);
  assign id_3 = id_0;
  wire id_6;
  always @(negedge 1) id_4 <= #1 1;
  module_0(
      id_6, id_6, id_6, id_6, id_6
  );
  assign id_2 = 1'b0;
endmodule
