module clock(
  input wire enable,
  output reg clk = 0);

  always begin
    #10 clk = ~clk & enable;
  end

  //assign clk_inv = ~clk;

endmodule