#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Thu Jan 19 15:55:07 2017
# Process ID: 11116
# Current directory: D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11172 D:\Xilinx_Vivado_workspace\SDHCAL_DAQ2V0_ReadRAM\SDHCAL_DAQ2V0.xpr
# Log file: D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/vivado.log
# Journal file: D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/SDHCAL_DAQ2V0.xpr
reset_run synth_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
open_run impl_1
place_ports {ADG804_Addr[1]} Y14
set_property IOSTANDARD LVCMOS33 [get_ports [list {ADG804_Addr[1]}]]
place_ports {ADG804_Addr[0]} AB22
set_property IOSTANDARD LVCMOS33 [get_ports [list {ADG804_Addr[0]}]]
place_ports ADG819_Addr AB20
set_property IOSTANDARD LVCMOS33 [get_ports [list ADG819_Addr]]
save_constraints
reset_run impl_1
launch_runs impl_1 -jobs 2
wait_on_run impl_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
write_cfgmem  -format mcs -size 16 -interface SPIx4 -loadbit "up 0x00000000 D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/SDHCAL_DAQ2V0.runs/impl_1/FPGA_TOP.bit " -checksum -file "D:/Xilinx_Vivado_workspace/SDHCAL_DAQ2V0_ReadRAM/MCS/FPGA_TOP_20170119.mcs"
