# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do task2_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+. {task2_7_1200mv_100c_slow.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module main
# 
# Top level modules:
# 	main
# 
# vlog -vlog01compat -work work +incdir+C:/Users/admin/dev/le2hardware3/task2/simulation/modelsim {C:/Users/admin/dev/le2hardware3/task2/simulation/modelsim/test_main1.vt}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module main_vlg_tst
# 
# Top level modules:
# 	main_vlg_tst
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs="+acc"  main1
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps main1 
# ** Error: (vsim-3170) Could not find 'C:/Users/admin/dev/le2hardware3/task2/simulation/modelsim/gate_work.main1'.
# 
# Error loading design
# Error: Error loading design 
#        Pausing macro execution 
# MACRO ./task2_run_msim_gate_verilog.do PAUSED at line 12
vlog -vlog01compat -work work +incdir+C:/Users/admin/dev/le2hardware3/task2/simulation/modelsim -O0 C:/Users/admin/dev/le2hardware3/task2/simulation/modelsim/test_main1.vt
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module main_vlg_tst
# 
# Top level modules:
# 	main_vlg_tst
vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps gate_work.main_vlg_tst
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps gate_work.main_vlg_tst 
# Loading work.main_vlg_tst
# Loading work.main
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.dffeas
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from task2_7_1200mv_100c_v_slow.sdo
# ** Warning: (vsim-3017) C:/Users/admin/dev/le2hardware3/task2/simulation/modelsim/test_main1.vt(54): [TFMPC] - Too few port connections. Expected 9, found 8.
# 
#         Region: /main_vlg_tst/i1
# ** Warning: (vsim-3722) C:/Users/admin/dev/le2hardware3/task2/simulation/modelsim/test_main1.vt(54): [TFMPC] - Missing connection for port 'out0'.
# 
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from task2_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst File: C:/Users/admin/dev/le2hardware3/task2/simulation/modelsim/test_main1.vt
vlog -vlog01compat -work work +incdir+C:/Users/admin/dev/le2hardware3/task2/simulation/modelsim -O0 C:/Users/admin/dev/le2hardware3/task2/simulation/modelsim/test_main1.vt
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module main_vlg_tst
# 
# Top level modules:
# 	main_vlg_tst
vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps gate_work.main_vlg_tst
# vsim +transport_int_delays +transport_path_delays -L altera_ver -L cycloneive_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps gate_work.main_vlg_tst 
# Loading work.main_vlg_tst
# Loading work.main
# Loading cycloneive_ver.cycloneive_lcell_comb
# Loading cycloneive_ver.cycloneive_io_ibuf
# Loading cycloneive_ver.cycloneive_clkctrl
# Loading cycloneive_ver.cycloneive_mux41
# Loading cycloneive_ver.cycloneive_ena_reg
# Loading cycloneive_ver.cycloneive_io_obuf
# Loading altera_ver.dffeas
# Loading instances from task2_7_1200mv_100c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# Loading timing data from task2_7_1200mv_100c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /main_vlg_tst File: C:/Users/admin/dev/le2hardware3/task2/simulation/modelsim/test_main1.vt
add wave -position end  sim:/main_vlg_tst/clock
add wave -position end  sim:/main_vlg_tst/in
add wave -position end  sim:/main_vlg_tst/opcode
add wave -position end  sim:/main_vlg_tst/reset
add wave -position end  sim:/main_vlg_tst/out0
add wave -position end  sim:/main_vlg_tst/out1
add wave -position end  sim:/main_vlg_tst/out2
add wave -position end  sim:/main_vlg_tst/out3
add wave -position end  sim:/main_vlg_tst/out4
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
# 
#           File in use by: admin  Hostname: PC-B041  ProcessID: 640
# 
#           Attempting to use alternate WLF file "./wlftfqz9f2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
# 
#           Using alternate file: ./wlftfqz9f2
# 
run -all
# Running testbench
