<?xml version="1.0" encoding="UTF-8"?>
<module id="HPI" HW_revision="" XML_version="1" description="Host Port Interface">
     <register id="PWREMU_MGMT" acronym="PWREMU_MGMT" offset="0x00000004" width="32" description="Power Management and Emulation Register">
<bitfield id="_RESV_1" width="30" begin="31" end="2" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="SOFT" width="1" begin="1" end="1" resetval="0" description="Pheripheral operation not effected" range="" rwaccess="R/W">
<bitenum id="OFF" value="0" token="OFF" description="" />
<bitenum id="ON" value="1" token="ON" description="" />
</bitfield>
<bitfield id="FREE" width="1" begin="0" end="0" resetval="0" description="If 0 SOFT bit will take effect" range="" rwaccess="R/W">
<bitenum id="OFF" value="0" token="OFF" description="" />
<bitenum id="ON" value="1" token="ON" description="" />
</bitfield>
</register>
     <register id="HPIC" acronym="HPIC" offset="0x00000030" width="32" description="Host Port Interface Control Register">
<bitfield id="_RESV_1" width="20" begin="31" end="12" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="HPIARWSEL" width="1" begin="11" end="11" resetval="0" description="HPIA register select bit. When DUAL_HPIA=1, this bit is used to select the HPIA register to be accessed. " range="" rwaccess="R,RW">
<bitenum id="HPIA_R" value="0" token="HPIA_R" description="Select HPIA_R register" />
<bitenum id="HPIA_W" value="1" token="HPIA_W" description="Select HPIA_W register" />
</bitfield>
<bitfield id="_RESV_3" width="1" begin="10" end="10" resetval="0" description="(Loop-back mode) Hostless mode is not supported " range="" rwaccess="N"></bitfield>
<bitfield id="DUALHPIA" width="1" begin="9" end="9" resetval="0" description="Enables dual HPIA mode opeartion. If this bit is 0, the 2 HPIA registers operate as a single virtual HPIA register in terms of host accesses. The CPU can access both HPIA registers separately regardless of DUAL_HPIA setting. R(cntl_mode=0),RW(cntl_mode=1)" range="" rwaccess="R, RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="Disable DUAL_HPIA mode" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="Enable DUAL_HPIA mode" />
</bitfield>
<bitfield id="HWOBSTAT" width="1" begin="8" end="8" resetval="0" description="HWOB status" range="" rwaccess="R"></bitfield>
<bitfield id="HPIRST" width="1" begin="7" end="7" resetval="1" description="The value of HOLD_INIT is stored in this bit upon Vbus reset. When HPI_RST=1, the FIFO pointers are held in reset as soon as pending vbus trancsactions are complete. Even after writing 1 to this bit, the CPU will read back a 0 from this bit until the FIFO" range="" rwaccess="RW-0 OR 1, R-0"></bitfield>
<bitfield id="_RESV_7" width="2" begin="6" end="5" resetval="0" description="Reserved" range="" rwaccess="N"></bitfield>
<bitfield id="FETCH" width="1" begin="4" end="4" resetval="0" description="Host data fetch request bit. Only host can write to this bit. Host and CPU reads of this bit return 0." range="" rwaccess="R-0,RW-0"></bitfield>
<bitfield id="HRDY" width="1" begin="3" end="3" resetval="0" description="The logic level of the internal HRDY signal appears in this field." range="" rwaccess="R-0, R-1"></bitfield>
<bitfield id="HINT" width="1" begin="2" end="2" resetval="0" description="DSP-to-host interrupt." range="" rwaccess="RW,RWC">
<bitenum id="DISABLE" value="1" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="DSPINT" width="1" begin="1" end="1" resetval="0" description="Host-to-DSP interrupt." range="" rwaccess="RW,RW">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
<bitfield id="HWOB" width="1" begin="0" end="0" resetval="0" description="Half-word Ordering Bit. If HWOB=1, the first half-word is least significant. If HWOB=0, the first half-word is most significant. HWOB must be initialized before the first data or address register access. This bit has no effect in non-multiplexed mode. R(c" range="" rwaccess="RW,R">
<bitenum id="DISABLE" value="0" token="DISABLE" description="" />
<bitenum id="ENABLE" value="1" token="ENABLE" description="" />
</bitfield>
</register>
     <register id="HPIAW" acronym="HPIAW" offset="0x00000034" width="32" description="Host Port Interface Address Write Register">
<bitfield id="HPIAW" width="32" begin="31" end="0" resetval="0" description="HPI Write Address" range="" rwaccess="RW"></bitfield>
</register>
     <register id="HPIAR" acronym="HPIAR" offset="0x00000038" width="32" description="Host Port Interface Address Read Register">
<bitfield id="HPIAR" width="32" begin="31" end="0" resetval="0" description="HPI Read Address" range="" rwaccess="R"></bitfield>
</register>
</module>
