<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><link rel="stylesheet" type="text/css" href="insn.css"/><meta name="generator" content="iform.xsl"/><title>LDR (predicate) -- A64</title></head><body><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h2 class="instruction-section">LDR (predicate)</h2><p>Load predicate register</p>
      <p class="aml">This instruction loads a predicate register from a memory address
generated by a 64-bit scalar base, plus an immediate offset
in the range -256 to 255 that is multiplied by the current
predicate register size in bytes. This instruction is unpredicated.</p>
      <p class="aml">The load is performed as contiguous byte accesses,
each containing 8 consecutive
predicate bits in ascending element order, with no endian conversion and no guarantee of single-copy atomicity larger than a byte.
However, if alignment is checked, then a general-purpose base register must be
aligned to 2
bytes.</p>
      <p class="aml">For programmer convenience, an assembler must also accept
      a predicate-as-counter register name for the destination
      predicate register.</p>
    
    <h3 class="classheading"><a id="iclass_sve"/>SVE<span style="font-size:smaller;"><br/>(FEAT_SVE || FEAT_SME)
          </span></h3><p class="desc"/><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>0</td><td class="r">0</td><td class="l">0</td><td>0</td><td>1</td><td class="r">0</td><td class="l">1</td><td class="r">1</td><td class="lr">0</td><td colspan="6" class="lr">imm9h</td><td class="l">0</td><td>0</td><td class="r">0</td><td colspan="3" class="lr">imm9l</td><td colspan="5" class="lr">Rn</td><td class="lr">0</td><td colspan="4" class="lr">Pt</td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Encoding</h4><a id="ldr_p_bi_"/><p class="asm-code">LDR  <a href="#Pt" title="Is the name of the destination scalable predicate register, encoded in the &quot;Pt&quot; field.">&lt;Pt&gt;</a>, [<a href="#XnSP__3" title="Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the &quot;Rn&quot; field.">&lt;Xn|SP&gt;</a>{, #<a href="#imm__77" title="Is the optional signed immediate vector offset, in the range -256 to 255, defaulting to 0, encoded in the &quot;imm9h:imm9l&quot; fields.">&lt;imm&gt;</a>, MUL VL}]</p></div><h4>Decode for this encoding</h4><p class="pseudocode">if !IsFeatureImplemented(FEAT_SVE) &amp;&amp; !IsFeatureImplemented(FEAT_SME) then
    EndOfDecode(<a href="shared_pseudocode.html#enum_Decode_UNDEF" title="">Decode_UNDEF</a>);
end;
let t : integer = UInt(Pt);
let n : integer = UInt(Rn);
let imm : integer = SInt(imm9h::imm9l);</p>
  <div class="encoding-notes"/><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Pt&gt;</td><td><a id="Pt"/>
        
          <p class="aml">Is the name of the destination scalable predicate register, encoded in the "Pt" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;Xn|SP&gt;</td><td><a id="XnSP__3"/>
        
          <p class="aml">Is the 64-bit name of the general-purpose base register or stack pointer, encoded in the "Rn" field.</p>
        
      </td></tr></table><table><col class="asyn-l"/><col class="asyn-r"/><tr><td>&lt;imm&gt;</td><td><a id="imm__77"/>
        
          <p class="aml">Is the optional signed immediate vector offset, in the range -256 to 255, defaulting to 0, encoded in the "imm9h:imm9l" fields.</p>
        
      </td></tr></table></div><div class="syntax-notes"/>
    <div class="ps"><a id=""/><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">CheckSVEEnabled();
let VL : integer{} = CurrentVL();
let PL : integer{} = VL DIV 8;
let elements : integer = PL DIV 8;
var base : bits(64);
let offset : integer = imm * elements;
var result : bits(PL);
let contiguous : boolean = TRUE;
let nontemporal : boolean = FALSE;
let predicated : boolean = FALSE;
let tagchecked : boolean = n != 31;
let accdesc : <a href="shared_pseudocode.html#type_AccessDescriptor" title="">AccessDescriptor</a> = CreateAccDescSVE(MemOp_LOAD, nontemporal, contiguous,
                                                     predicated, tagchecked);

if n == 31 then
    CheckSPAlignment();
    base = <a href="shared_pseudocode.html#accessor_SP_1" title="">SP</a>{64}();
else
    base = <a href="shared_pseudocode.html#accessor_X_2" title="">X</a>{64}(n);
end;

var addr : bits(64) = <a href="shared_pseudocode.html#func_AddressAdd_3" title="">AddressAdd</a>(base, offset, accdesc);

let aligned : boolean = IsAlignedSize(addr, 2);

if !aligned &amp;&amp; <a href="shared_pseudocode.html#func_AlignmentEnforced_0" title="">AlignmentEnforced</a>() then
    let fault : <a href="shared_pseudocode.html#type_FaultRecord" title="">FaultRecord</a> = <a href="shared_pseudocode.html#func_AlignmentFault_2" title="">AlignmentFault</a>(accdesc, addr);
    AArch64_Abort(fault);
end;

for e = 0 to elements-1 do
    result[e*:8] = <a href="shared_pseudocode.html#accessor_AArch64_MemSingle_4" title="">AArch64_MemSingle</a>{8}(addr, accdesc, aligned);
    addr = <a href="shared_pseudocode.html#func_AddressIncrement_3" title="">AddressIncrement</a>(addr, 1, accdesc);
end;

<a href="shared_pseudocode.html#accessor_P_2" title="">P</a>{PL}(t) = result;</p>
    </div>
  <hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="sveindex.html">SVE Instructions</a></div></td><td><div class="topbar"><a href="mortlachindex.html">SME Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      2025-09_rel_asl1

      2025-10-24 12:15:02
    </p><p class="copyconf">
      Copyright Â© 2010-2025 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
