R[1] L[1] S[1] B[1] I[1] Mem_write[1] Branch[1] Mem_Read[1] Mem_to_Reg[1] Reg_write[1] ALU_Op[2] ALU_Src[1]  ex_sel[1]
1   0   0   0   0   0   0   0   0   1   10  0   0
0   1   0   0   0   0   0   1   1   1   00  1   0
0   0   1   0   0   1   0   0   0   0   00  1   1
0   0   0   1   0   0   1   0   0   0   01  0   0
0   0   0   0   1   0   0   0   0   1   10  1   0