{
    "id": "1567496318",
    "title": "Comparative study of strategies for formal verification of high-level processors",
    "venue": "international conference on computer design",
    "year": 2004,
    "authors": [
        {
            "name": "Miroslav N. Velev",
            "id": "185144772",
            "org": "http://www.ece.cmu.edu/?mvelev#TAB#"
        }
    ],
    "fields_of_study": [
        "Boolean circuit",
        "Formal verification",
        "Algorithm",
        "Logic gate",
        "Computer science",
        "Propositional calculus",
        "Correctness",
        "Logic family",
        "AND gate",
        "Boolean function"
    ],
    "references": [
        "22071009",
        "1486829726",
        "1506611120",
        "1515401645",
        "1525425510",
        "1553731663",
        "1568333198",
        "1575830255",
        "1589982562",
        "1602476740",
        "1834186039",
        "1885994280",
        "1959350751",
        "1998522266",
        "1999997889",
        "2002015997",
        "2010880586",
        "2021915358",
        "2075959177",
        "2085637008",
        "2100126165",
        "2103976856",
        "2104115705",
        "2107503612",
        "2107770151",
        "2110011370",
        "2117754193",
        "2118154221",
        "2124515106",
        "2142785340",
        "2154755648",
        "2225800216",
        "2801742698",
        "2809620329"
    ]
}