
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack 4.22

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
No launch/capture paths found.


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: sign_mode (input port clocked by core_clock)
Endpoint: product[10] (output port clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.03    0.00    0.00    0.20 v sign_mode (in)
                                         sign_mode (net)
                  0.00    0.00    0.20 v input17/I (gf180mcu_fd_sc_mcu9t5v0__buf_8)
     9    0.23    0.13    0.15    0.35 v input17/Z (gf180mcu_fd_sc_mcu9t5v0__buf_8)
                                         net17 (net)
                  0.17    0.04    0.39 v _707_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
     1    0.07    0.24    0.21    0.60 ^ _707_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_4)
                                         net19 (net)
                  0.24    0.01    0.61 ^ output19/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.07    0.56    1.17 ^ output19/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         product[10] (net)
                  0.07    0.00    1.17 ^ product[10] (out)
                                  1.17   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                         -0.20   -0.20   output external delay
                                 -0.20   data required time
-----------------------------------------------------------------------------
                                 -0.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.37   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: b[0] (input port clocked by core_clock)
Endpoint: product[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v b[0] (in)
                                         b[0] (net)
                  0.00    0.00    0.20 v input9/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.09    0.12    0.15    0.35 v input9/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net9 (net)
                  0.12    0.01    0.36 v _514_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.16    0.22    0.58 v _514_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _000_ (net)
                  0.16    0.00    0.58 v _588_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.17    0.14    0.72 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _176_ (net)
                  0.17    0.00    0.72 ^ _660_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    0.99 v _660_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _422_ (net)
                  0.08    0.00    0.99 v _892_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.19    1.18 v _892_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _423_ (net)
                  0.09    0.00    1.18 v _664_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    1.37 v _664_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _231_ (net)
                  0.08    0.00    1.37 v _838_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.51    1.88 ^ _838_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _233_ (net)
                  0.17    0.00    1.88 ^ _609_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    1.97 v _609_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _237_ (net)
                  0.09    0.00    1.97 v _840_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.16    0.53    2.49 ^ _840_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _239_ (net)
                  0.16    0.00    2.49 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.45    2.94 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _242_ (net)
                  0.16    0.00    2.94 v _667_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    3.01 ^ _667_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _445_ (net)
                  0.08    0.00    3.01 ^ _901_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.15    0.35    3.36 v _901_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _447_ (net)
                  0.15    0.00    3.36 v _694_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.16    0.13    3.49 ^ _694_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _016_ (net)
                  0.16    0.00    3.49 ^ _695_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.01    0.14    0.09    3.58 v _695_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _017_ (net)
                  0.14    0.00    3.58 v _698_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.05    0.20    0.40    3.98 v _698_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _020_ (net)
                  0.20    0.00    3.98 v _761_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.26    4.24 v _761_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _079_ (net)
                  0.09    0.00    4.24 v _762_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.34    0.24    4.48 ^ _762_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _080_ (net)
                  0.34    0.00    4.48 ^ _763_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.13    0.22    4.70 ^ _763_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _081_ (net)
                  0.13    0.00    4.70 ^ _771_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     1    0.07    0.19    0.14    4.84 v _771_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         net23 (net)
                  0.19    0.01    4.85 v output23/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.73    5.58 v output23/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         product[14] (net)
                  0.14    0.00    5.58 v product[14] (out)
                                  5.58   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.58   data arrival time
-----------------------------------------------------------------------------
                                  4.22   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: b[0] (input port clocked by core_clock)
Endpoint: product[14] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 v input external delay
     1    0.01    0.00    0.00    0.20 v b[0] (in)
                                         b[0] (net)
                  0.00    0.00    0.20 v input9/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
     2    0.09    0.12    0.15    0.35 v input9/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         net9 (net)
                  0.12    0.01    0.36 v _514_/I (gf180mcu_fd_sc_mcu9t5v0__buf_4)
    10    0.14    0.16    0.22    0.58 v _514_/Z (gf180mcu_fd_sc_mcu9t5v0__buf_4)
                                         _000_ (net)
                  0.16    0.00    0.58 v _588_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.17    0.14    0.72 ^ _588_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _176_ (net)
                  0.17    0.00    0.72 ^ _660_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
     1    0.01    0.08    0.26    0.99 v _660_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_2)
                                         _422_ (net)
                  0.08    0.00    0.99 v _892_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     1    0.01    0.09    0.19    1.18 v _892_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _423_ (net)
                  0.09    0.00    1.18 v _664_/A1 (gf180mcu_fd_sc_mcu9t5v0__or2_2)
     1    0.01    0.08    0.19    1.37 v _664_/Z (gf180mcu_fd_sc_mcu9t5v0__or2_2)
                                         _231_ (net)
                  0.08    0.00    1.37 v _838_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.17    0.51    1.88 ^ _838_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _233_ (net)
                  0.17    0.00    1.88 ^ _609_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.02    0.09    0.08    1.97 v _609_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _237_ (net)
                  0.09    0.00    1.97 v _840_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.02    0.16    0.53    2.49 ^ _840_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _239_ (net)
                  0.16    0.00    2.49 ^ _841_/B (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     1    0.01    0.16    0.45    2.94 v _841_/S (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _242_ (net)
                  0.16    0.00    2.94 v _667_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     1    0.01    0.08    0.07    3.01 ^ _667_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _445_ (net)
                  0.08    0.00    3.01 ^ _901_/B (gf180mcu_fd_sc_mcu9t5v0__addh_2)
     4    0.05    0.15    0.35    3.36 v _901_/S (gf180mcu_fd_sc_mcu9t5v0__addh_2)
                                         _447_ (net)
                  0.15    0.00    3.36 v _694_/A1 (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
     2    0.03    0.16    0.13    3.49 ^ _694_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand2_2)
                                         _016_ (net)
                  0.16    0.00    3.49 ^ _695_/A3 (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
     1    0.01    0.14    0.09    3.58 v _695_/ZN (gf180mcu_fd_sc_mcu9t5v0__nor3_2)
                                         _017_ (net)
                  0.14    0.00    3.58 v _698_/A2 (gf180mcu_fd_sc_mcu9t5v0__or4_2)
     3    0.05    0.20    0.40    3.98 v _698_/Z (gf180mcu_fd_sc_mcu9t5v0__or4_2)
                                         _020_ (net)
                  0.20    0.00    3.98 v _761_/A4 (gf180mcu_fd_sc_mcu9t5v0__and4_2)
     1    0.01    0.09    0.26    4.24 v _761_/Z (gf180mcu_fd_sc_mcu9t5v0__and4_2)
                                         _079_ (net)
                  0.09    0.00    4.24 v _762_/B (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
     1    0.02    0.34    0.24    4.48 ^ _762_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi211_2)
                                         _080_ (net)
                  0.34    0.00    4.48 ^ _763_/S (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.03    0.13    0.22    4.70 ^ _763_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _081_ (net)
                  0.13    0.00    4.70 ^ _771_/A2 (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
     1    0.07    0.19    0.14    4.84 v _771_/ZN (gf180mcu_fd_sc_mcu9t5v0__nand3_4)
                                         net23 (net)
                  0.19    0.01    4.85 v output23/I (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
     1    0.00    0.14    0.73    5.58 v output23/Z (gf180mcu_fd_sc_mcu9t5v0__dlyb_2)
                                         product[14] (net)
                  0.14    0.00    5.58 v product[14] (out)
                                  5.58   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                         -0.20    9.80   output external delay
                                  9.80   data required time
-----------------------------------------------------------------------------
                                  9.80   data required time
                                 -5.58   data arrival time
-----------------------------------------------------------------------------
                                  4.22   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
2.40287709236145

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
2.799999952316284

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.8582

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.26707780361175537

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.29190000891685486

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9150

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
5.5775

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.2225

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
75.705961

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          2.62e-02   1.63e-02   1.00e-07   4.25e-02 100.0%
Clock                 -1.46e-09   0.00e+00   1.53e-06   1.53e-06   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.62e-02   1.63e-02   1.63e-06   4.25e-02 100.0%
                          61.7%      38.3%       0.0%
