// Seed: 2457264009
module module_0 ();
  reg id_1, id_2;
  assign id_2 = id_1;
  always @(id_1, posedge 1) begin : LABEL_0
    id_1 <= id_1 == -1;
    id_2 <= -1 & 1;
    id_2 = -1;
  end
  assign id_1 = 1 ? 1 : id_2 == id_2;
  assign id_2#(
      .id_1(1),
      .id_1(1)
  ) = id_2;
endmodule
module module_1 (
    output wire  id_0,
    output uwire id_1,
    input  tri1  id_2
);
  assign id_0 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
