<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mips › loongson › common › cs5536 › cs5536_ide.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>cs5536_ide.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * the IDE Virtual Support Module of AMD CS5536</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Lemote, Inc.</span>
<span class="cm"> * Author : jlliu, liujl@lemote.com</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2009 Lemote, Inc.</span>
<span class="cm"> * Author: Wu Zhangjin, wuzhangjin@gmail.com</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute  it and/or modify it</span>
<span class="cm"> * under  the terms of  the GNU General  Public License as published by the</span>
<span class="cm"> * Free Software Foundation;  either version 2 of the  License, or (at your</span>
<span class="cm"> * option) any later version.</span>
<span class="cm"> */</span>

<span class="cp">#include &lt;cs5536/cs5536.h&gt;</span>
<span class="cp">#include &lt;cs5536/cs5536_pci.h&gt;</span>

<span class="kt">void</span> <span class="nf">pci_ide_write_reg</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">value</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">hi</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">lo</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_COMMAND</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">GLIU_MSR_REG</span><span class="p">(</span><span class="n">GLIU_PAE</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="n">PCI_COMMAND_MASTER</span><span class="p">)</span>
			<span class="n">lo</span> <span class="o">|=</span> <span class="p">(</span><span class="mh">0x03</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="k">else</span>
			<span class="n">lo</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x03</span> <span class="o">&lt;&lt;</span> <span class="mi">4</span><span class="p">);</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">GLIU_MSR_REG</span><span class="p">(</span><span class="n">GLIU_PAE</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_STATUS</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="n">PCI_STATUS_PARITY</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">_rdmsr</span><span class="p">(</span><span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_ERROR</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="n">SB_PARE_ERR_FLAG</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">lo</span> <span class="o">=</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0x0000ffff</span><span class="p">)</span> <span class="o">|</span> <span class="n">SB_PARE_ERR_FLAG</span><span class="p">;</span>
				<span class="n">_wrmsr</span><span class="p">(</span><span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_ERROR</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_CACHE_LINE_SIZE</span>:
		<span class="n">value</span> <span class="o">&amp;=</span> <span class="mh">0x0000ff00</span><span class="p">;</span>
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_CTRL</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">hi</span> <span class="o">&amp;=</span> <span class="mh">0xffffff00</span><span class="p">;</span>
		<span class="n">hi</span> <span class="o">|=</span> <span class="p">(</span><span class="n">value</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">);</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_CTRL</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_BAR4_REG</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">==</span> <span class="n">PCI_BAR_RANGE_MASK</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">_rdmsr</span><span class="p">(</span><span class="n">GLCP_MSR_REG</span><span class="p">(</span><span class="n">GLCP_SOFT_COM</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
			<span class="n">lo</span> <span class="o">|=</span> <span class="n">SOFT_BAR_IDE_FLAG</span><span class="p">;</span>
			<span class="n">_wrmsr</span><span class="p">(</span><span class="n">GLCP_MSR_REG</span><span class="p">(</span><span class="n">GLCP_SOFT_COM</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0x01</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">_rdmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_IO_BAR</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
			<span class="n">lo</span> <span class="o">=</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0xfffffff0</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x1</span><span class="p">;</span>
			<span class="n">_wrmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_IO_BAR</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>

			<span class="n">value</span> <span class="o">&amp;=</span> <span class="mh">0xfffffffc</span><span class="p">;</span>
			<span class="n">hi</span> <span class="o">=</span> <span class="mh">0x60000000</span> <span class="o">|</span> <span class="p">((</span><span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0x000ff000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">);</span>
			<span class="n">lo</span> <span class="o">=</span> <span class="mh">0x000ffff0</span> <span class="o">|</span> <span class="p">((</span><span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0x00000fff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">);</span>
			<span class="n">_wrmsr</span><span class="p">(</span><span class="n">GLIU_MSR_REG</span><span class="p">(</span><span class="n">GLIU_IOD_BM2</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_IDE_CFG_REG</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">value</span> <span class="o">==</span> <span class="n">CS5536_IDE_FLASH_SIGNATURE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">_rdmsr</span><span class="p">(</span><span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">DIVIL_BALL_OPTS</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
			<span class="n">lo</span> <span class="o">|=</span> <span class="mh">0x01</span><span class="p">;</span>
			<span class="n">_wrmsr</span><span class="p">(</span><span class="n">DIVIL_MSR_REG</span><span class="p">(</span><span class="n">DIVIL_BALL_OPTS</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">_rdmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_CFG</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
			<span class="n">lo</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
			<span class="n">_wrmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_CFG</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_IDE_DTC_REG</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_DTC</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">lo</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_DTC</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_IDE_CAST_REG</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_CAST</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">lo</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_CAST</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_IDE_ETC_REG</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_ETC</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">lo</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_ETC</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_IDE_PM_REG</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_INTERNAL_PM</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">lo</span> <span class="o">=</span> <span class="n">value</span><span class="p">;</span>
		<span class="n">_wrmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_INTERNAL_PM</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">pci_ide_read_reg</span><span class="p">(</span><span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">conf_data</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PCI_VENDOR_ID</span>:
		<span class="n">conf_data</span> <span class="o">=</span>
		    <span class="n">CFG_PCI_VENDOR_ID</span><span class="p">(</span><span class="n">CS5536_IDE_DEVICE_ID</span><span class="p">,</span> <span class="n">CS5536_VENDOR_ID</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_COMMAND</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_IO_BAR</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0xfffffff0</span><span class="p">)</span>
			<span class="n">conf_data</span> <span class="o">|=</span> <span class="n">PCI_COMMAND_IO</span><span class="p">;</span>
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">GLIU_MSR_REG</span><span class="p">(</span><span class="n">GLIU_PAE</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0x30</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x30</span><span class="p">)</span>
			<span class="n">conf_data</span> <span class="o">|=</span> <span class="n">PCI_COMMAND_MASTER</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_STATUS</span>:
		<span class="n">conf_data</span> <span class="o">|=</span> <span class="n">PCI_STATUS_66MHZ</span><span class="p">;</span>
		<span class="n">conf_data</span> <span class="o">|=</span> <span class="n">PCI_STATUS_FAST_BACK</span><span class="p">;</span>
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_ERROR</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="n">SB_PARE_ERR_FLAG</span><span class="p">)</span>
			<span class="n">conf_data</span> <span class="o">|=</span> <span class="n">PCI_STATUS_PARITY</span><span class="p">;</span>
		<span class="n">conf_data</span> <span class="o">|=</span> <span class="n">PCI_STATUS_DEVSEL_MEDIUM</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_CLASS_REVISION</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_CAP</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0x000000ff</span><span class="p">;</span>
		<span class="n">conf_data</span> <span class="o">|=</span> <span class="p">(</span><span class="n">CS5536_IDE_CLASS_CODE</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_CACHE_LINE_SIZE</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">SB_MSR_REG</span><span class="p">(</span><span class="n">SB_CTRL</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">hi</span> <span class="o">&amp;=</span> <span class="mh">0x000000f8</span><span class="p">;</span>
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">CFG_PCI_CACHE_LINE_SIZE</span><span class="p">(</span><span class="n">PCI_NORMAL_HEADER_TYPE</span><span class="p">,</span> <span class="n">hi</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_BAR4_REG</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">GLCP_MSR_REG</span><span class="p">(</span><span class="n">GLCP_SOFT_COM</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">lo</span> <span class="o">&amp;</span> <span class="n">SOFT_BAR_IDE_FLAG</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">conf_data</span> <span class="o">=</span> <span class="n">CS5536_IDE_RANGE</span> <span class="o">|</span>
			    <span class="n">PCI_BASE_ADDRESS_SPACE_IO</span><span class="p">;</span>
			<span class="n">lo</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">SOFT_BAR_IDE_FLAG</span><span class="p">;</span>
			<span class="n">_wrmsr</span><span class="p">(</span><span class="n">GLCP_MSR_REG</span><span class="p">(</span><span class="n">GLCP_SOFT_COM</span><span class="p">),</span> <span class="n">hi</span><span class="p">,</span> <span class="n">lo</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">_rdmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_IO_BAR</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
			<span class="n">conf_data</span> <span class="o">=</span> <span class="n">lo</span> <span class="o">&amp;</span> <span class="mh">0xfffffff0</span><span class="p">;</span>
			<span class="n">conf_data</span> <span class="o">|=</span> <span class="mh">0x01</span><span class="p">;</span>
			<span class="n">conf_data</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="mh">0x02</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_CARDBUS_CIS</span>:
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">PCI_CARDBUS_CIS_POINTER</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_SUBSYSTEM_VENDOR_ID</span>:
		<span class="n">conf_data</span> <span class="o">=</span>
		    <span class="n">CFG_PCI_VENDOR_ID</span><span class="p">(</span><span class="n">CS5536_IDE_SUB_ID</span><span class="p">,</span> <span class="n">CS5536_SUB_VENDOR_ID</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_ROM_ADDRESS</span>:
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">PCI_EXPANSION_ROM_BAR</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_CAPABILITY_LIST</span>:
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">PCI_CAPLIST_POINTER</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_INTERRUPT_LINE</span>:
		<span class="n">conf_data</span> <span class="o">=</span>
		    <span class="n">CFG_PCI_INTERRUPT_LINE</span><span class="p">(</span><span class="n">PCI_DEFAULT_PIN</span><span class="p">,</span> <span class="n">CS5536_IDE_INTR</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_IDE_CFG_REG</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_CFG</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">lo</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_IDE_DTC_REG</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_DTC</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">lo</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_IDE_CAST_REG</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_CAST</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">lo</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_IDE_ETC_REG</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_ETC</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">lo</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PCI_IDE_PM_REG</span>:
		<span class="n">_rdmsr</span><span class="p">(</span><span class="n">IDE_MSR_REG</span><span class="p">(</span><span class="n">IDE_INTERNAL_PM</span><span class="p">),</span> <span class="o">&amp;</span><span class="n">hi</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">lo</span><span class="p">);</span>
		<span class="n">conf_data</span> <span class="o">=</span> <span class="n">lo</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">conf_data</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
