Analysis & Synthesis report for frequency_meter_Nios_display
Fri Oct 09 15:55:12 2020
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Inverted Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated
 14. Source assignments for sld_signaltap:auto_signaltap_0
 15. Parameter Settings for User Entity Instance: PLL_base:pll_base|PLL_base_0002:pll_base_inst|altera_pll:altera_pll_i
 16. Parameter Settings for User Entity Instance: PLL_temp:pll_temp|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i
 17. Parameter Settings for User Entity Instance: freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component
 18. Parameter Settings for User Entity Instance: freq_m_module:freq_meter|Counter:i_c|lpm_counter:LPM_COUNTER_component
 19. Parameter Settings for User Entity Instance: Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component
 20. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 21. Port Connectivity Checks: "spi_slave:spi"
 22. Port Connectivity Checks: "Counter_4:count_n_freq"
 23. Port Connectivity Checks: "freq_m_module:freq_meter|Counter:i_c"
 24. Port Connectivity Checks: "freq_m_module:freq_meter|Counter:b_c"
 25. Port Connectivity Checks: "freq_m_module:freq_meter"
 26. Port Connectivity Checks: "PLL_temp:pll_temp"
 27. Port Connectivity Checks: "PLL_base:pll_base"
 28. SignalTap II Logic Analyzer Settings
 29. Post-Synthesis Netlist Statistics for Top Partition
 30. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 31. Analysis & Synthesis Resource Utilization by Entity
 32. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 33. Analysis & Synthesis Resource Utilization by Entity
 34. Elapsed Time Per Partition
 35. Analysis & Synthesis Messages
 36. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+---------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Oct 09 15:55:12 2020           ;
; Quartus Prime Version           ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                   ; frequency_meter_Nios_display                    ;
; Top-level Entity Name           ; frequency_meter_Nios_display                    ;
; Family                          ; Cyclone V                                       ;
; Logic utilization (in ALMs)     ; N/A until Partition Merge                       ;
; Total registers                 ; N/A until Partition Merge                       ;
; Total pins                      ; N/A until Partition Merge                       ;
; Total virtual pins              ; N/A until Partition Merge                       ;
; Total block memory bits         ; N/A until Partition Merge                       ;
; Total DSP Blocks                ; N/A until Partition Merge                       ;
; Total HSSI RX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA RX Deserializers ; N/A until Partition Merge                       ;
; Total HSSI TX PCSs              ; N/A until Partition Merge                       ;
; Total HSSI PMA TX Serializers   ; N/A until Partition Merge                       ;
; Total PLLs                      ; N/A until Partition Merge                       ;
; Total DLLs                      ; N/A until Partition Merge                       ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                                                 ;
+---------------------------------------------------------------------------------+------------------------------+------------------------------+
; Option                                                                          ; Setting                      ; Default Value                ;
+---------------------------------------------------------------------------------+------------------------------+------------------------------+
; Device                                                                          ; 5CSEMA5F31C6                 ;                              ;
; Top-level entity name                                                           ; frequency_meter_Nios_display ; frequency_meter_Nios_display ;
; Family name                                                                     ; Cyclone V                    ; Cyclone V                    ;
; Verilog Show LMF Mapping Messages                                               ; Off                          ;                              ;
; Verilog Version                                                                 ; SystemVerilog_2005           ; Verilog_2001                 ;
; Use smart compilation                                                           ; Off                          ; Off                          ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                           ; On                           ;
; Enable compact report table                                                     ; Off                          ; Off                          ;
; Restructure Multiplexers                                                        ; Auto                         ; Auto                         ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                          ; Off                          ;
; Create Debugging Nodes for IP Cores                                             ; Off                          ; Off                          ;
; Preserve fewer node names                                                       ; On                           ; On                           ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                          ; Off                          ;
; VHDL Version                                                                    ; VHDL_1993                    ; VHDL_1993                    ;
; State Machine Processing                                                        ; Auto                         ; Auto                         ;
; Safe State Machine                                                              ; Off                          ; Off                          ;
; Extract Verilog State Machines                                                  ; On                           ; On                           ;
; Extract VHDL State Machines                                                     ; On                           ; On                           ;
; Ignore Verilog initial constructs                                               ; Off                          ; Off                          ;
; Iteration limit for constant Verilog loops                                      ; 5000                         ; 5000                         ;
; Iteration limit for non-constant Verilog loops                                  ; 250                          ; 250                          ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                           ; On                           ;
; Infer RAMs from Raw Logic                                                       ; On                           ; On                           ;
; Parallel Synthesis                                                              ; On                           ; On                           ;
; DSP Block Balancing                                                             ; Auto                         ; Auto                         ;
; NOT Gate Push-Back                                                              ; On                           ; On                           ;
; Power-Up Don't Care                                                             ; On                           ; On                           ;
; Remove Redundant Logic Cells                                                    ; Off                          ; Off                          ;
; Remove Duplicate Registers                                                      ; On                           ; On                           ;
; Ignore CARRY Buffers                                                            ; Off                          ; Off                          ;
; Ignore CASCADE Buffers                                                          ; Off                          ; Off                          ;
; Ignore GLOBAL Buffers                                                           ; Off                          ; Off                          ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                          ; Off                          ;
; Ignore LCELL Buffers                                                            ; Off                          ; Off                          ;
; Ignore SOFT Buffers                                                             ; On                           ; On                           ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                          ; Off                          ;
; Optimization Technique                                                          ; Balanced                     ; Balanced                     ;
; Carry Chain Length                                                              ; 70                           ; 70                           ;
; Auto Carry Chains                                                               ; On                           ; On                           ;
; Auto Open-Drain Pins                                                            ; On                           ; On                           ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                          ; Off                          ;
; Auto ROM Replacement                                                            ; On                           ; On                           ;
; Auto RAM Replacement                                                            ; On                           ; On                           ;
; Auto DSP Block Replacement                                                      ; On                           ; On                           ;
; Auto Shift Register Replacement                                                 ; Auto                         ; Auto                         ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto                         ; Auto                         ;
; Auto Clock Enable Replacement                                                   ; On                           ; On                           ;
; Strict RAM Replacement                                                          ; Off                          ; Off                          ;
; Allow Synchronous Control Signals                                               ; On                           ; On                           ;
; Force Use of Synchronous Clear Signals                                          ; Off                          ; Off                          ;
; Auto Resource Sharing                                                           ; Off                          ; Off                          ;
; Allow Any RAM Size For Recognition                                              ; Off                          ; Off                          ;
; Allow Any ROM Size For Recognition                                              ; Off                          ; Off                          ;
; Allow Any Shift Register Size For Recognition                                   ; Off                          ; Off                          ;
; Use LogicLock Constraints during Resource Balancing                             ; On                           ; On                           ;
; Ignore translate_off and synthesis_off directives                               ; Off                          ; Off                          ;
; Timing-Driven Synthesis                                                         ; On                           ; On                           ;
; Report Parameter Settings                                                       ; On                           ; On                           ;
; Report Source Assignments                                                       ; On                           ; On                           ;
; Report Connectivity Checks                                                      ; On                           ; On                           ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                          ; Off                          ;
; Synchronization Register Chain Length                                           ; 3                            ; 3                            ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation           ; Normal compilation           ;
; HDL message level                                                               ; Level2                       ; Level2                       ;
; Suppress Register Optimization Related Messages                                 ; Off                          ; Off                          ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000                         ; 5000                         ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000                         ; 5000                         ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                          ; 100                          ;
; Clock MUX Protection                                                            ; On                           ; On                           ;
; Auto Gated Clock Conversion                                                     ; Off                          ; Off                          ;
; Block Design Naming                                                             ; Auto                         ; Auto                         ;
; SDC constraint protection                                                       ; Off                          ; Off                          ;
; Synthesis Effort                                                                ; Auto                         ; Auto                         ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                           ; On                           ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                          ; Off                          ;
; Analysis & Synthesis Message Level                                              ; Medium                       ; Medium                       ;
; Disable Register Merging Across Hierarchies                                     ; Auto                         ; Auto                         ;
; Resource Aware Inference For Block RAM                                          ; On                           ; On                           ;
; Synthesis Seed                                                                  ; 1                            ; 1                            ;
; Automatic Parallel Synthesis                                                    ; On                           ; On                           ;
; Partial Reconfiguration Bitstream ID                                            ; Off                          ; Off                          ;
+---------------------------------------------------------------------------------+------------------------------+------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                             ;
+--------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                   ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                             ; Library     ;
+--------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; Counter_4.v                                                        ; yes             ; User Wizard-Generated File         ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Counter_4.v                                                        ;             ;
; spi_slave.v                                                        ; yes             ; User Verilog HDL File              ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/spi_slave.v                                                        ;             ;
; freq_m_module/Counter.v                                            ; yes             ; User Wizard-Generated File         ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/freq_m_module/Counter.v                                            ;             ;
; freq_m_module/freq_m_module.v                                      ; yes             ; User Verilog HDL File              ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/freq_m_module/freq_m_module.v                                      ;             ;
; frequency_meter_Nios_display.v                                     ; yes             ; User Verilog HDL File              ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v                                     ;             ;
; PLL_base.v                                                         ; yes             ; User Wizard-Generated File         ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base.v                                                         ; PLL_base    ;
; PLL_base/PLL_base_0002.v                                           ; yes             ; User Verilog HDL File              ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base/PLL_base_0002.v                                           ; PLL_base    ;
; PLL_temp.v                                                         ; yes             ; User Wizard-Generated File         ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp.v                                                         ; PLL_temp    ;
; PLL_temp/PLL_temp_0002.v                                           ; yes             ; User Verilog HDL File              ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp/PLL_temp_0002.v                                           ; PLL_temp    ;
; altera_pll.v                                                       ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/altera_pll.v                                                                                              ;             ;
; lpm_counter.tdf                                                    ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf                                                                                           ;             ;
; lpm_constant.inc                                                   ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_constant.inc                                                                                          ;             ;
; lpm_decode.inc                                                     ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.inc                                                                                            ;             ;
; lpm_add_sub.inc                                                    ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                           ;             ;
; cmpconst.inc                                                       ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/cmpconst.inc                                                                                              ;             ;
; lpm_compare.inc                                                    ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_compare.inc                                                                                           ;             ;
; lpm_counter.inc                                                    ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.inc                                                                                           ;             ;
; dffeea.inc                                                         ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/dffeea.inc                                                                                                ;             ;
; alt_counter_stratix.inc                                            ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                                                                                   ;             ;
; aglobal160.inc                                                     ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/aglobal160.inc                                                                                            ;             ;
; db/cntr_uui.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_uui.tdf                                                    ;             ;
; db/cntr_r5j.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_r5j.tdf                                                    ;             ;
; sld_signaltap.vhd                                                  ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/sld_signaltap.vhd                                                                                         ;             ;
; sld_signaltap_impl.vhd                                             ; yes             ; Encrypted Megafunction             ; c:/altera/16.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                                                                                    ;             ;
; sld_ela_control.vhd                                                ; yes             ; Encrypted Megafunction             ; c:/altera/16.0/quartus/libraries/megafunctions/sld_ela_control.vhd                                                                                       ;             ;
; lpm_shiftreg.tdf                                                   ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                                                                                          ;             ;
; sld_mbpmg.vhd                                                      ; yes             ; Encrypted Megafunction             ; c:/altera/16.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                                                                                             ;             ;
; sld_ela_trigger_flow_mgr.vhd                                       ; yes             ; Encrypted Megafunction             ; c:/altera/16.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_mgr.vhd                                                                              ;             ;
; sld_buffer_manager.vhd                                             ; yes             ; Encrypted Megafunction             ; c:/altera/16.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                                                                                    ;             ;
; altsyncram.tdf                                                     ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf                                                                                            ;             ;
; stratix_ram_block.inc                                              ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                                     ;             ;
; lpm_mux.inc                                                        ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.inc                                                                                               ;             ;
; a_rdenreg.inc                                                      ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/a_rdenreg.inc                                                                                             ;             ;
; altrom.inc                                                         ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/altrom.inc                                                                                                ;             ;
; altram.inc                                                         ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/altram.inc                                                                                                ;             ;
; altdpram.inc                                                       ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.inc                                                                                              ;             ;
; db/altsyncram_g184.tdf                                             ; yes             ; Auto-Generated Megafunction        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/altsyncram_g184.tdf                                             ;             ;
; altdpram.tdf                                                       ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/altdpram.tdf                                                                                              ;             ;
; memmodes.inc                                                       ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/others/maxplus2/memmodes.inc                                                                                            ;             ;
; a_hdffe.inc                                                        ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/a_hdffe.inc                                                                                               ;             ;
; alt_le_rden_reg.inc                                                ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                                                                                       ;             ;
; altsyncram.inc                                                     ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/altsyncram.inc                                                                                            ;             ;
; lpm_mux.tdf                                                        ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_mux.tdf                                                                                               ;             ;
; muxlut.inc                                                         ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/muxlut.inc                                                                                                ;             ;
; bypassff.inc                                                       ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/bypassff.inc                                                                                              ;             ;
; altshift.inc                                                       ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/altshift.inc                                                                                              ;             ;
; db/mux_clc.tdf                                                     ; yes             ; Auto-Generated Megafunction        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/mux_clc.tdf                                                     ;             ;
; lpm_decode.tdf                                                     ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/lpm_decode.tdf                                                                                            ;             ;
; declut.inc                                                         ; yes             ; Megafunction                       ; c:/altera/16.0/quartus/libraries/megafunctions/declut.inc                                                                                                ;             ;
; db/decode_vnf.tdf                                                  ; yes             ; Auto-Generated Megafunction        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/decode_vnf.tdf                                                  ;             ;
; db/cntr_iti.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_iti.tdf                                                    ;             ;
; db/cntr_u8i.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_u8i.tdf                                                    ;             ;
; db/cmpr_c9c.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cmpr_c9c.tdf                                                    ;             ;
; db/cntr_kri.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_kri.tdf                                                    ;             ;
; db/cmpr_99c.tdf                                                    ; yes             ; Auto-Generated Megafunction        ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cmpr_99c.tdf                                                    ;             ;
; sld_rom_sr.vhd                                                     ; yes             ; Encrypted Megafunction             ; c:/altera/16.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                                                                                            ;             ;
; sld_jtag_endpoint_adapter.vhd                                      ; yes             ; Encrypted Megafunction             ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd                                                                             ;             ;
; sld_jtag_endpoint_adapter_impl.sv                                  ; yes             ; Encrypted Megafunction             ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter_impl.sv                                                                         ;             ;
; sld_hub.vhd                                                        ; yes             ; Encrypted Megafunction             ; c:/altera/16.0/quartus/libraries/megafunctions/sld_hub.vhd                                                                                               ; altera_sld  ;
; db/ip/sld1b87f5b5/alt_sld_fab.v                                    ; yes             ; Encrypted Altera IP File           ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/alt_sld_fab.v                                    ; alt_sld_fab ;
; db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab.v             ; yes             ; Encrypted Altera IP File           ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab.v             ; alt_sld_fab ;
; db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; yes             ; Auto-Found SystemVerilog HDL File  ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_ident.sv      ; alt_sld_fab ;
; db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; yes             ; Encrypted Altera IP File           ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv   ; alt_sld_fab ;
; db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; yes             ; Encrypted Altera IP File           ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd ; alt_sld_fab ;
; db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; yes             ; Encrypted Altera IP File           ; C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv   ; alt_sld_fab ;
; sld_jtag_hub.vhd                                                   ; yes             ; Encrypted Megafunction             ; c:/altera/16.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                                                                                          ;             ;
+--------------------------------------------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Estimate of Logic utilization (ALMs needed) ; 142   ;
;                                             ;       ;
; Combinational ALUT usage for logic          ; 208   ;
;     -- 7 input functions                    ; 0     ;
;     -- 6 input functions                    ; 75    ;
;     -- 5 input functions                    ; 5     ;
;     -- 4 input functions                    ; 37    ;
;     -- <=3 input functions                  ; 91    ;
;                                             ;       ;
; Dedicated logic registers                   ; 123   ;
;                                             ;       ;
; I/O pins                                    ; 0     ;
;                                             ;       ;
; Total DSP Blocks                            ; 0     ;
;                                             ;       ;
; Total PLLs                                  ; 3     ;
;     -- PLLs                                 ; 3     ;
;                                             ;       ;
; Maximum fan-out node                        ; SW[1] ;
; Maximum fan-out                             ; 77    ;
; Total fan-out                               ; 1347  ;
; Average fan-out                             ; 2.50  ;
+---------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                          ; Entity Name                  ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
; |frequency_meter_Nios_display                ; 208 (11)          ; 123 (10)     ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display                                                                                                ; frequency_meter_Nios_display ; work         ;
;    |Counter_4:count_n_freq|                  ; 3 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|Counter_4:count_n_freq                                                                         ; Counter_4                    ; work         ;
;       |lpm_counter:LPM_COUNTER_component|    ; 3 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component                                       ; lpm_counter                  ; work         ;
;          |cntr_r5j:auto_generated|           ; 3 (3)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated               ; cntr_r5j                     ; work         ;
;    |PLL_base:pll_base|                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|PLL_base:pll_base                                                                              ; PLL_base                     ; PLL_base     ;
;       |PLL_base_0002:pll_base_inst|          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|PLL_base:pll_base|PLL_base_0002:pll_base_inst                                                  ; PLL_base_0002                ; PLL_base     ;
;          |altera_pll:altera_pll_i|           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|PLL_base:pll_base|PLL_base_0002:pll_base_inst|altera_pll:altera_pll_i                          ; altera_pll                   ; work         ;
;    |PLL_temp:pll_temp|                       ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|PLL_temp:pll_temp                                                                              ; PLL_temp                     ; PLL_temp     ;
;       |PLL_temp_0002:pll_temp_inst|          ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|PLL_temp:pll_temp|PLL_temp_0002:pll_temp_inst                                                  ; PLL_temp_0002                ; PLL_temp     ;
;          |altera_pll:altera_pll_i|           ; 0 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|PLL_temp:pll_temp|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i                          ; altera_pll                   ; work         ;
;    |freq_m_module:freq_meter|                ; 179 (115)         ; 98 (34)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|freq_m_module:freq_meter                                                                       ; freq_m_module                ; work         ;
;       |Counter:b_c|                          ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|freq_m_module:freq_meter|Counter:b_c                                                           ; Counter                      ; work         ;
;          |lpm_counter:LPM_COUNTER_component| ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component                         ; lpm_counter                  ; work         ;
;             |cntr_uui:auto_generated|        ; 32 (32)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component|cntr_uui:auto_generated ; cntr_uui                     ; work         ;
;       |Counter:i_c|                          ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|freq_m_module:freq_meter|Counter:i_c                                                           ; Counter                      ; work         ;
;          |lpm_counter:LPM_COUNTER_component| ; 32 (0)            ; 32 (0)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|freq_m_module:freq_meter|Counter:i_c|lpm_counter:LPM_COUNTER_component                         ; lpm_counter                  ; work         ;
;             |cntr_uui:auto_generated|        ; 32 (32)           ; 32 (32)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|freq_m_module:freq_meter|Counter:i_c|lpm_counter:LPM_COUNTER_component|cntr_uui:auto_generated ; cntr_uui                     ; work         ;
;    |spi_slave:spi|                           ; 15 (15)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|spi_slave:spi                                                                                  ; spi_slave                    ; work         ;
+----------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------+------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                   ; IP Include File         ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                 ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                             ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_presplit:presplit   ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric ;                         ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_splitter:splitter   ;                         ;
; Altera ; LPM_COUNTER  ; 16.0    ; N/A          ; N/A          ; |frequency_meter_Nios_display|Counter_4:count_n_freq                                                                                                                                                                                                                                              ; Counter_4.v             ;
; Altera ; LPM_COUNTER  ; 16.0    ; N/A          ; N/A          ; |frequency_meter_Nios_display|freq_m_module:freq_meter|Counter:b_c                                                                                                                                                                                                                                ; freq_m_module/Counter.v ;
; Altera ; LPM_COUNTER  ; 16.0    ; N/A          ; N/A          ; |frequency_meter_Nios_display|freq_m_module:freq_meter|Counter:i_c                                                                                                                                                                                                                                ; freq_m_module/Counter.v ;
; Altera ; altera_pll   ; 16.0    ; N/A          ; N/A          ; |frequency_meter_Nios_display|PLL_base:pll_base                                                                                                                                                                                                                                                   ; PLL_base.v              ;
; Altera ; altera_pll   ; 16.0    ; N/A          ; N/A          ; |frequency_meter_Nios_display|PLL_temp:pll_temp                                                                                                                                                                                                                                                   ; PLL_temp.v              ;
+--------+--------------+---------+--------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                          ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                          ; Reason for Removal                                                                                                                                                                                 ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                      ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed~1                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[0] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[0] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[1] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[1] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[2] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[2] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[3] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[3] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[4] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[4] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:offset_count[5] ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\buffer_manager:next_address[5] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][0]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][7]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][0]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][7]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[0]                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[0]~0                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed_pipe_reg[1]                                    ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena_pipe_reg[1]~2                                        ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                  ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                            ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][1]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][8]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][2]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][9]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][3]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][10]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][4]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][11]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[0][5]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[0][12]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][1]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][8]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][2]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][9]                                                 ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][3]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][10]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][4]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][11]                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed_pipe_reg[1][5]                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|status_data_pipe_reg[1][12]                                                ;
; Total Number of Removed Registers = 0                                                                                                                                                  ;                                                                                                                                                                                                    ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 123   ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 24    ;
; Number of registers using Asynchronous Clear ; 47    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 9     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                ;
+---------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                 ; Fan out ;
+---------------------------------------------------------------------------------------------------+---------+
; spi_slave:spi|treg[7]                                                                             ; 2       ;
; spi_slave:spi|treg[6]                                                                             ; 1       ;
; aset                                                                                              ; 12      ;
; Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated|counter_reg_bit0 ; 9       ;
; spi_slave:spi|treg[5]                                                                             ; 1       ;
; spi_slave:spi|treg[4]                                                                             ; 1       ;
; spi_slave:spi|treg[3]                                                                             ; 1       ;
; spi_slave:spi|treg[2]                                                                             ; 1       ;
; spi_slave:spi|treg[1]                                                                             ; 1       ;
; spi_slave:spi|treg[0]                                                                             ; 1       ;
; Total number of inverted registers = 10                                                           ;         ;
+---------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[0]                                                                                                                                                                                              ;
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[4]                                                                                                                                                                                        ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count                                                                                                                                                                                      ;
; 3:1                ; 9 bits    ; 18 LEs        ; 0 LEs                ; 18 LEs                 ; Yes        ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ;
; 34:1               ; 4 bits    ; 88 LEs        ; 64 LEs               ; 24 LEs                 ; Yes        ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated ;
+----------------+-------+------+-------------------------------------------------------------------------+
; Assignment     ; Value ; From ; To                                                                      ;
+----------------+-------+------+-------------------------------------------------------------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; counter_reg_bit0                                                        ;
+----------------+-------+------+-------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_base:pll_base|PLL_base_0002:pll_base_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; false                  ; String                                             ;
; pll_type                             ; General                ; String                                             ;
; pll_subtype                          ; General                ; String                                             ;
; number_of_clocks                     ; 2                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 200.000000 MHz         ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 106.666666 MHz         ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 0 MHz                  ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 0 MHz                  ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                     ;
; pll_slf_rst                          ; false                  ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL_temp:pll_temp|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                               ;
+--------------------------------------+------------------------+----------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                             ;
; fractional_vco_multiplier            ; false                  ; String                                             ;
; pll_type                             ; General                ; String                                             ;
; pll_subtype                          ; General                ; String                                             ;
; number_of_clocks                     ; 4                      ; Signed Integer                                     ;
; operation_mode                       ; direct                 ; String                                             ;
; deserialization_factor               ; 4                      ; Signed Integer                                     ;
; data_rate                            ; 0                      ; Signed Integer                                     ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                     ;
; output_clock_frequency0              ; 100.000000 MHz         ; String                                             ;
; phase_shift0                         ; 0 ps                   ; String                                             ;
; duty_cycle0                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency1              ; 150.000000 MHz         ; String                                             ;
; phase_shift1                         ; 0 ps                   ; String                                             ;
; duty_cycle1                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency2              ; 300.000000 MHz         ; String                                             ;
; phase_shift2                         ; 0 ps                   ; String                                             ;
; duty_cycle2                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency3              ; 450.000000 MHz         ; String                                             ;
; phase_shift3                         ; 0 ps                   ; String                                             ;
; duty_cycle3                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency4              ; 0 MHz                  ; String                                             ;
; phase_shift4                         ; 0 ps                   ; String                                             ;
; duty_cycle4                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency5              ; 0 MHz                  ; String                                             ;
; phase_shift5                         ; 0 ps                   ; String                                             ;
; duty_cycle5                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency6              ; 0 MHz                  ; String                                             ;
; phase_shift6                         ; 0 ps                   ; String                                             ;
; duty_cycle6                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency7              ; 0 MHz                  ; String                                             ;
; phase_shift7                         ; 0 ps                   ; String                                             ;
; duty_cycle7                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency8              ; 0 MHz                  ; String                                             ;
; phase_shift8                         ; 0 ps                   ; String                                             ;
; duty_cycle8                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency9              ; 0 MHz                  ; String                                             ;
; phase_shift9                         ; 0 ps                   ; String                                             ;
; duty_cycle9                          ; 50                     ; Signed Integer                                     ;
; output_clock_frequency10             ; 0 MHz                  ; String                                             ;
; phase_shift10                        ; 0 ps                   ; String                                             ;
; duty_cycle10                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency11             ; 0 MHz                  ; String                                             ;
; phase_shift11                        ; 0 ps                   ; String                                             ;
; duty_cycle11                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency12             ; 0 MHz                  ; String                                             ;
; phase_shift12                        ; 0 ps                   ; String                                             ;
; duty_cycle12                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency13             ; 0 MHz                  ; String                                             ;
; phase_shift13                        ; 0 ps                   ; String                                             ;
; duty_cycle13                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency14             ; 0 MHz                  ; String                                             ;
; phase_shift14                        ; 0 ps                   ; String                                             ;
; duty_cycle14                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency15             ; 0 MHz                  ; String                                             ;
; phase_shift15                        ; 0 ps                   ; String                                             ;
; duty_cycle15                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency16             ; 0 MHz                  ; String                                             ;
; phase_shift16                        ; 0 ps                   ; String                                             ;
; duty_cycle16                         ; 50                     ; Signed Integer                                     ;
; output_clock_frequency17             ; 0 MHz                  ; String                                             ;
; phase_shift17                        ; 0 ps                   ; String                                             ;
; duty_cycle17                         ; 50                     ; Signed Integer                                     ;
; clock_name_0                         ;                        ; String                                             ;
; clock_name_1                         ;                        ; String                                             ;
; clock_name_2                         ;                        ; String                                             ;
; clock_name_3                         ;                        ; String                                             ;
; clock_name_4                         ;                        ; String                                             ;
; clock_name_5                         ;                        ; String                                             ;
; clock_name_6                         ;                        ; String                                             ;
; clock_name_7                         ;                        ; String                                             ;
; clock_name_8                         ;                        ; String                                             ;
; clock_name_global_0                  ; false                  ; String                                             ;
; clock_name_global_1                  ; false                  ; String                                             ;
; clock_name_global_2                  ; false                  ; String                                             ;
; clock_name_global_3                  ; false                  ; String                                             ;
; clock_name_global_4                  ; false                  ; String                                             ;
; clock_name_global_5                  ; false                  ; String                                             ;
; clock_name_global_6                  ; false                  ; String                                             ;
; clock_name_global_7                  ; false                  ; String                                             ;
; clock_name_global_8                  ; false                  ; String                                             ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; m_cnt_bypass_en                      ; false                  ; String                                             ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                     ;
; n_cnt_bypass_en                      ; false                  ; String                                             ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                             ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en0                     ; false                  ; String                                             ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                             ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en1                     ; false                  ; String                                             ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                             ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en2                     ; false                  ; String                                             ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                             ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en3                     ; false                  ; String                                             ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                             ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en4                     ; false                  ; String                                             ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                             ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en5                     ; false                  ; String                                             ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                             ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en6                     ; false                  ; String                                             ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                             ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en7                     ; false                  ; String                                             ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                             ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en8                     ; false                  ; String                                             ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                             ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en9                     ; false                  ; String                                             ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                             ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en10                    ; false                  ; String                                             ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                             ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en11                    ; false                  ; String                                             ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                             ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en12                    ; false                  ; String                                             ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                             ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en13                    ; false                  ; String                                             ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                             ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en14                    ; false                  ; String                                             ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                             ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en15                    ; false                  ; String                                             ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                             ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en16                    ; false                  ; String                                             ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                             ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                     ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                     ;
; c_cnt_bypass_en17                    ; false                  ; String                                             ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                             ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                             ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                     ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                     ;
; pll_vco_div                          ; 1                      ; Signed Integer                                     ;
; pll_slf_rst                          ; false                  ; String                                             ;
; pll_bw_sel                           ; low                    ; String                                             ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                             ;
; pll_cp_current                       ; 0                      ; Signed Integer                                     ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                     ;
; pll_fractional_division              ; 1                      ; Signed Integer                                     ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                     ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                             ;
; mimic_fbclk_type                     ; gclk                   ; String                                             ;
; pll_fbclk_mux_1                      ; glb                    ; String                                             ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                             ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                             ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                     ;
; refclk1_frequency                    ; 0 MHz                  ; String                                             ;
; pll_clkin_0_src                      ; clk_0                  ; String                                             ;
; pll_clkin_1_src                      ; clk_0                  ; String                                             ;
; pll_clk_loss_sw_en                   ; false                  ; String                                             ;
; pll_auto_clk_sw_en                   ; false                  ; String                                             ;
; pll_manu_clk_sw_en                   ; false                  ; String                                             ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                     ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                             ;
+--------------------------------------+------------------------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH              ; 32          ; Signed Integer                                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                      ;
; CBXI_PARAMETER         ; cntr_uui    ; Untyped                                                                      ;
+------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: freq_m_module:freq_meter|Counter:i_c|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                         ;
+------------------------+-------------+------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                   ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                 ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                 ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                               ;
; LPM_WIDTH              ; 32          ; Signed Integer                                                               ;
; LPM_DIRECTION          ; UP          ; Untyped                                                                      ;
; LPM_MODULUS            ; 0           ; Untyped                                                                      ;
; LPM_AVALUE             ; UNUSED      ; Untyped                                                                      ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                                      ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                                      ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                                      ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                      ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                           ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                                           ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                                      ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                                      ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                                      ;
; CBXI_PARAMETER         ; cntr_uui    ; Untyped                                                                      ;
+------------------------+-------------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component ;
+------------------------+-------------+----------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                           ;
+------------------------+-------------+----------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                     ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                   ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                   ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                 ;
; LPM_WIDTH              ; 2           ; Signed Integer                                                 ;
; LPM_DIRECTION          ; UP          ; Untyped                                                        ;
; LPM_MODULUS            ; 0           ; Untyped                                                        ;
; LPM_AVALUE             ; 1           ; Untyped                                                        ;
; LPM_SVALUE             ; UNUSED      ; Untyped                                                        ;
; LPM_PORT_UPDOWN        ; PORT_UNUSED ; Untyped                                                        ;
; DEVICE_FAMILY          ; Cyclone V   ; Untyped                                                        ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                        ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                             ;
; NOT_GATE_PUSH_BACK     ; ON          ; NOT_GATE_PUSH_BACK                                             ;
; CARRY_CNT_EN           ; SMART       ; Untyped                                                        ;
; LABWIDE_SCLR           ; ON          ; Untyped                                                        ;
; USE_NEW_VERSION        ; TRUE        ; Untyped                                                        ;
; CBXI_PARAMETER         ; cntr_r5j    ; Untyped                                                        ;
+------------------------+-------------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0              ;
+-------------------------------------------------+---------------------------+----------------+
; Parameter Name                                  ; Value                     ; Type           ;
+-------------------------------------------------+---------------------------+----------------+
; lpm_type                                        ; sld_signaltap             ; String         ;
; sld_node_info                                   ; 805334528                 ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0           ; String         ;
; SLD_IP_VERSION                                  ; 6                         ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                         ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                         ; Signed Integer ;
; sld_data_bits                                   ; 1                         ; Untyped        ;
; sld_trigger_bits                                ; 1                         ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                        ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                     ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                     ; Signed Integer ;
; sld_incremental_routing                         ; 1                         ; Untyped        ;
; sld_sample_depth                                ; 64                        ; Untyped        ;
; sld_segment_size                                ; 64                        ; Untyped        ;
; sld_ram_block_type                              ; AUTO                      ; Untyped        ;
; sld_state_bits                                  ; 11                        ; Untyped        ;
; sld_buffer_full_stop                            ; 1                         ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                         ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                         ; Signed Integer ;
; sld_trigger_level                               ; 1                         ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                         ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                         ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                         ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                         ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,                  ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                         ; Untyped        ;
; sld_trigger_pipeline                            ; 0                         ; Untyped        ;
; sld_ram_pipeline                                ; 2                         ; Untyped        ;
; sld_counter_pipeline                            ; 0                         ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                         ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                      ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                      ; String         ;
; sld_inversion_mask_length                       ; 23                        ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000   ; Untyped        ;
; sld_power_up_trigger                            ; 0                         ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd ; String         ;
; sld_state_flow_use_generated                    ; 0                         ; Untyped        ;
; sld_current_resource_width                      ; 1                         ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                       ; Untyped        ;
; sld_storage_qualifier_bits                      ; 1                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_GAP_RECORD                ; 0                         ; Signed Integer ;
; SLD_STORAGE_QUALIFIER_MODE                      ; OFF                       ; String         ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                         ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 0                         ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                     ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                         ; Signed Integer ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                         ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                         ; Signed Integer ;
+-------------------------------------------------+---------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spi"                                                                                            ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                  ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+
; ten   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; mlb   ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; rdata ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Counter_4:count_n_freq"                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; q    ; Output ; Warning  ; Output or bidir port (2 bits) is smaller than the port expression (4 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "freq_m_module:freq_meter|Counter:i_c" ;
+------+-------+----------+----------------------------------------+
; Port ; Type  ; Severity ; Details                                ;
+------+-------+----------+----------------------------------------+
; sclr ; Input ; Info     ; Stuck at GND                           ;
+------+-------+----------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freq_m_module:freq_meter|Counter:b_c"                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; aclr ; Input  ; Info     ; Stuck at GND                                                                                             ;
; cout ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "freq_m_module:freq_meter"                                                                        ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                             ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+
; freq_base[23..21] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; freq_base[15..14] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; freq_base[31..28] ; Input  ; Info     ; Stuck at GND                                                                        ;
; freq_base[11..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; freq_base[6..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; freq_base[26]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; freq_base[25]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; freq_base[19]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; freq_base[18]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; freq_base[17]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; freq_base[8]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; time_del[31..3]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; cout_i            ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_temp:pll_temp"                                                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; outclk_0 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; outclk_1 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; outclk_3 ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                      ;
; locked   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLL_base:pll_base"                                                                                           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                  ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+
; outclk_1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 1                   ; 1                ; 64           ; 1        ; continuous             ; sequential           ; 1                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 123                         ;
;     CLR               ; 38                          ;
;     ENA CLR           ; 9                           ;
;     SCLR              ; 32                          ;
;     SLD               ; 24                          ;
;     plain             ; 20                          ;
; arriav_io_obuf        ; 53                          ;
; arriav_lcell_comb     ; 208                         ;
;     arith             ; 96                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 69                          ;
;         4 data inputs ; 25                          ;
;     normal            ; 112                         ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 9                           ;
;         3 data inputs ; 6                           ;
;         4 data inputs ; 12                          ;
;         5 data inputs ; 5                           ;
;         6 data inputs ; 75                          ;
; boundary_port         ; 152                         ;
; generic_pll           ; 3                           ;
;                       ;                             ;
; Max LUT depth         ; 6.20                        ;
; Average LUT depth     ; 2.66                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; arriav_ff             ; 301                                                    ;
;     CLR               ; 7                                                      ;
;     CLR SLD           ; 25                                                     ;
;     ENA               ; 64                                                     ;
;     ENA CLR           ; 49                                                     ;
;     ENA CLR SCLR      ; 6                                                      ;
;     ENA SCLR          ; 10                                                     ;
;     ENA SCLR SLD      ; 33                                                     ;
;     ENA SLD           ; 26                                                     ;
;     SCLR              ; 6                                                      ;
;     SCLR SLD          ; 4                                                      ;
;     plain             ; 71                                                     ;
; arriav_lcell_comb     ; 195                                                    ;
;     arith             ; 52                                                     ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 50                                                     ;
;     extend            ; 1                                                      ;
;         7 data inputs ; 1                                                      ;
;     normal            ; 142                                                    ;
;         0 data inputs ; 2                                                      ;
;         1 data inputs ; 2                                                      ;
;         2 data inputs ; 11                                                     ;
;         3 data inputs ; 16                                                     ;
;         4 data inputs ; 26                                                     ;
;         5 data inputs ; 25                                                     ;
;         6 data inputs ; 60                                                     ;
; boundary_port         ; 88                                                     ;
; stratixv_ram_block    ; 1                                                      ;
;                       ;                                                        ;
; Max LUT depth         ; 4.10                                                   ;
; Average LUT depth     ; 1.58                                                   ;
+-----------------------+--------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                               ; Entity Name                       ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |frequency_meter_Nios_display                                                                           ; 195 (0)           ; 301 (0)      ; 64                ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display                                                                                                                                                                                                                                                                                                                                     ; frequency_meter_Nios_display      ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 195 (2)           ; 301 (3)      ; 64                ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                      ; sld_signaltap                     ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 193 (0)           ; 298 (0)      ; 64                ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                                ; sld_signaltap_impl                ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 193 (69)          ; 298 (113)    ; 64                ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                         ; sld_signaltap_implb               ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 4 (0)             ; 40 (40)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                          ; altdpram                          ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 4 (0)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                                      ; lpm_decode                        ; work         ;
;                   |decode_vnf:auto_generated|                                                           ; 4 (4)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_vnf:auto_generated                                                                                                            ; decode_vnf                        ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                         ; altsyncram                        ; work         ;
;                |altsyncram_g184:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 64                ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_g184:auto_generated                                                                                                                                          ; altsyncram_g184                   ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                          ; lpm_shiftreg                      ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 17 (17)           ; 17 (17)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                            ; lpm_shiftreg                      ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 11 (11)           ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                                 ; serial_crc_16                     ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 43 (43)           ; 39 (39)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                              ; sld_buffer_manager                ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 5 (2)             ; 24 (2)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                             ; sld_ela_control                   ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                                     ; lpm_shiftreg                      ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 1 (0)             ; 5 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                                      ; sld_ela_basic_multi_level_trigger ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 3 (3)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                           ; lpm_shiftreg                      ; work         ;
;                   |sld_mbpmg:\trigger_modules_gen:0:trigger_match|                                      ; 1 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match                                                       ; sld_mbpmg                         ; work         ;
;                      |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                            ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|sld_mbpmg:\trigger_modules_gen:0:trigger_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1 ; sld_sbpmg                         ; work         ;
;                |sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|                          ; 1 (1)             ; 11 (1)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity                                                                                                                               ; sld_ela_trigger_flow_mgr          ; work         ;
;                   |lpm_shiftreg:trigger_config_deserialize|                                             ; 0 (0)             ; 10 (10)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_mgr:\builtin:ela_trigger_flow_mgr_entity|lpm_shiftreg:trigger_config_deserialize                                                                                       ; lpm_shiftreg                      ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                      ; 1 (0)             ; 2 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                           ; sld_mbpmg                         ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                                     ; sld_sbpmg                         ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 24 (8)            ; 38 (0)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                                        ; sld_offload_buffer_mgr            ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 6 (0)             ; 6 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                                       ; lpm_counter                       ; work         ;
;                   |cntr_iti:auto_generated|                                                             ; 6 (6)             ; 6 (6)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_iti:auto_generated                                                                               ; cntr_iti                          ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 6 (0)             ; 4 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                             ; lpm_counter                       ; work         ;
;                   |cntr_u8i:auto_generated|                                                             ; 6 (6)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_u8i:auto_generated                                                                     ; cntr_u8i                          ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                                ; lpm_counter                       ; work         ;
;                   |cntr_kri:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_kri:auto_generated                                                                        ; cntr_kri                          ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 0 (0)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                                       ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 0 (0)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                                        ; lpm_shiftreg                      ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 1 (1)             ; 13 (13)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                                     ; lpm_shiftreg                      ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 20 (20)           ; 8 (8)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                                   ; sld_rom_sr                        ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; arriav_ff             ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 30                                       ;
;     ENA CLR           ; 22                                       ;
;     ENA CLR SLD       ; 10                                       ;
;     SCLR              ; 7                                        ;
;     plain             ; 16                                       ;
; arriav_lcell_comb     ; 91                                       ;
;     extend            ; 1                                        ;
;         7 data inputs ; 1                                        ;
;     normal            ; 90                                       ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 4                                        ;
;         2 data inputs ; 18                                       ;
;         3 data inputs ; 16                                       ;
;         4 data inputs ; 16                                       ;
;         5 data inputs ; 23                                       ;
;         6 data inputs ; 12                                       ;
; boundary_port         ; 107                                      ;
;                       ;                                          ;
; Max LUT depth         ; 3.00                                     ;
; Average LUT depth     ; 1.32                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                      ; Entity Name                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
; |frequency_meter_Nios_display                                                                                                           ; 91 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display                                                                                                                                                                                                                                                                                                                                            ; frequency_meter_Nios_display      ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 91 (1)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                           ; sld_hub                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 90 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                           ; alt_sld_fab_with_jtag_input       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 90 (0)            ; 90 (0)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                        ; alt_sld_fab                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 90 (1)            ; 90 (5)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                    ; alt_sld_fab_alt_sld_fab           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 89 (0)            ; 85 (0)       ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                        ; alt_sld_fab_alt_sld_fab_sldfabric ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 89 (56)           ; 85 (57)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                           ; sld_jtag_hub                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 15 (15)           ; 9 (9)        ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg   ; sld_rom_sr                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 18 (18)           ; 19 (19)      ; 0                 ; 0          ; 0    ; 0            ; |frequency_meter_Nios_display|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm ; sld_shadow_jsm                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:00     ;
; Top                            ; 00:00:00     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Fri Oct 09 15:54:22 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off frequency_meter_Nios_display -c frequency_meter_Nios_display --recompile=on
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file counter_4.v
    Info (12023): Found entity 1: Counter_4 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Counter_4.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file spi_slave.v
    Info (12023): Found entity 1: spi_slave File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/spi_slave.v Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file freq_m_module/counter.v
    Info (12023): Found entity 1: Counter File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/freq_m_module/Counter.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file freq_m_module/freq_m_module.v
    Info (12023): Found entity 1: freq_m_module File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/freq_m_module/freq_m_module.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/nios_display_system.v
    Info (12023): Found entity 1: Nios_display_system File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/Nios_display_system.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_irq_mapper.sv
    Info (12023): Found entity 1: Nios_display_system_irq_mapper File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0.v
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_avalon_st_adapter_004.v
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_avalon_st_adapter_004 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_avalon_st_adapter_004.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_avalon_st_adapter File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_rsp_mux_001 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_rsp_mux File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_rsp_demux_001.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_rsp_demux_001 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_rsp_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_rsp_demux File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_cmd_mux_001 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_cmd_mux File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_cmd_demux_001 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_cmd_demux File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router_006.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_router_006_default_decode File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_006.sv Line: 45
    Info (12023): Found entity 2: Nios_display_system_mm_interconnect_0_router_006 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_006.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_router_003_default_decode File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: Nios_display_system_mm_interconnect_0_router_003 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_router_002_default_decode File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: Nios_display_system_mm_interconnect_0_router_002 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_router_001_default_decode File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: Nios_display_system_mm_interconnect_0_router_001 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: Nios_display_system_mm_interconnect_0_router_default_decode File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: Nios_display_system_mm_interconnect_0_router File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_timer_0.v
    Info (12023): Found entity 1: Nios_display_system_timer_0 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_timer_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_sysid_qsys_0.v
    Info (12023): Found entity 1: Nios_display_system_sysid_qsys_0 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sysid_qsys_0.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_sys_sdram_pll_0.v
    Info (12023): Found entity 1: Nios_display_system_sys_sdram_pll_0 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sys_sdram_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_sys_sdram_pll_0_sys_pll.v
    Info (12023): Found entity 1: Nios_display_system_sys_sdram_pll_0_sys_pll File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sys_sdram_pll_0_sys_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_sw.v
    Info (12023): Found entity 1: Nios_display_system_sw File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sw.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_sdram.v
    Info (12023): Found entity 1: Nios_display_system_sdram_input_efifo_module File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v Line: 21
    Info (12023): Found entity 2: Nios_display_system_sdram File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v Line: 158
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_onchip_memory2_0.v
    Info (12023): Found entity 1: Nios_display_system_onchip_memory2_0 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0.v
    Info (12023): Found entity 1: Nios_display_system_nios2_gen2_0 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0.v Line: 9
Info (12021): Found 27 design units, including 27 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu.v
    Info (12023): Found entity 1: Nios_display_system_nios2_gen2_0_cpu_ic_data_module File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 21
    Info (12023): Found entity 2: Nios_display_system_nios2_gen2_0_cpu_ic_tag_module File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 88
    Info (12023): Found entity 3: Nios_display_system_nios2_gen2_0_cpu_bht_module File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 156
    Info (12023): Found entity 4: Nios_display_system_nios2_gen2_0_cpu_register_bank_a_module File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 224
    Info (12023): Found entity 5: Nios_display_system_nios2_gen2_0_cpu_register_bank_b_module File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 289
    Info (12023): Found entity 6: Nios_display_system_nios2_gen2_0_cpu_dc_tag_module File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 354
    Info (12023): Found entity 7: Nios_display_system_nios2_gen2_0_cpu_dc_data_module File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 419
    Info (12023): Found entity 8: Nios_display_system_nios2_gen2_0_cpu_dc_victim_module File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 487
    Info (12023): Found entity 9: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_debug File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 554
    Info (12023): Found entity 10: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_break File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 699
    Info (12023): Found entity 11: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_xbrk File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 991
    Info (12023): Found entity 12: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_dbrk File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 1251
    Info (12023): Found entity 13: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_itrace File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 1439
    Info (12023): Found entity 14: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_td_mode File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 1623
    Info (12023): Found entity 15: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_dtrace File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 1690
    Info (12023): Found entity 16: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 1771
    Info (12023): Found entity 17: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 1842
    Info (12023): Found entity 18: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 1884
    Info (12023): Found entity 19: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_fifo File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 1930
    Info (12023): Found entity 20: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_pib File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 2415
    Info (12023): Found entity 21: Nios_display_system_nios2_gen2_0_cpu_nios2_oci_im File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 2437
    Info (12023): Found entity 22: Nios_display_system_nios2_gen2_0_cpu_nios2_performance_monitors File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 2506
    Info (12023): Found entity 23: Nios_display_system_nios2_gen2_0_cpu_nios2_avalon_reg File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 2522
    Info (12023): Found entity 24: Nios_display_system_nios2_gen2_0_cpu_ociram_sp_ram_module File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 2614
    Info (12023): Found entity 25: Nios_display_system_nios2_gen2_0_cpu_nios2_ocimem File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 2678
    Info (12023): Found entity 26: Nios_display_system_nios2_gen2_0_cpu_nios2_oci File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 2858
    Info (12023): Found entity 27: Nios_display_system_nios2_gen2_0_cpu File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu.v Line: 3406
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_mult_cell.v
    Info (12023): Found entity 1: Nios_display_system_nios2_gen2_0_cpu_mult_cell File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_mult_cell.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_nios2_gen2_0_cpu_test_bench.v
    Info (12023): Found entity 1: Nios_display_system_nios2_gen2_0_cpu_test_bench File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_nios2_gen2_0_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_led.v
    Info (12023): Found entity 1: Nios_display_system_led File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_led.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_lcd_e.v
    Info (12023): Found entity 1: Nios_display_system_lcd_e File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_lcd_e.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_lcd_data.v
    Info (12023): Found entity 1: Nios_display_system_lcd_data File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_lcd_data.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_key.v
    Info (12023): Found entity 1: Nios_display_system_key File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_key.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_jtag_uart_0.v
    Info (12023): Found entity 1: Nios_display_system_jtag_uart_0_sim_scfifo_w File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: Nios_display_system_jtag_uart_0_scfifo_w File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v Line: 77
    Info (12023): Found entity 3: Nios_display_system_jtag_uart_0_sim_scfifo_r File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v Line: 162
    Info (12023): Found entity 4: Nios_display_system_jtag_uart_0_scfifo_r File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v Line: 240
    Info (12023): Found entity 5: Nios_display_system_jtag_uart_0 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_jtag_uart_0.v Line: 327
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_freq_en.v
    Info (12023): Found entity 1: Nios_display_system_freq_en File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_freq_en.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file nios_display_system/synthesis/submodules/nios_display_system_freq.v
    Info (12023): Found entity 1: Nios_display_system_freq File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_freq.v Line: 21
Warning (10275): Verilog HDL Module Instantiation warning at frequency_meter_Nios_display.v(118): ignored dangling comma in List of Port Connections File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 118
Warning (10275): Verilog HDL Module Instantiation warning at frequency_meter_Nios_display.v(237): ignored dangling comma in List of Port Connections File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 237
Info (12021): Found 1 design units, including 1 entities, in source file frequency_meter_nios_display.v
    Info (12023): Found entity 1: frequency_meter_Nios_display File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pll_base.v
    Info (12023): Found entity 1: PLL_base File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_base/pll_base_0002.v
    Info (12023): Found entity 1: PLL_base_0002 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base/PLL_base_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file pll_temp.v
    Info (12023): Found entity 1: PLL_temp File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll_temp/pll_temp_0002.v
    Info (12023): Found entity 1: PLL_temp_0002 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp/PLL_temp_0002.v Line: 2
Warning (10037): Verilog HDL or VHDL warning at Nios_display_system_sdram.v(316): conditional expression evaluates to a constant File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v Line: 316
Warning (10037): Verilog HDL or VHDL warning at Nios_display_system_sdram.v(326): conditional expression evaluates to a constant File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v Line: 326
Warning (10037): Verilog HDL or VHDL warning at Nios_display_system_sdram.v(336): conditional expression evaluates to a constant File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v Line: 336
Warning (10037): Verilog HDL or VHDL warning at Nios_display_system_sdram.v(680): conditional expression evaluates to a constant File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Nios_display_system/synthesis/submodules/Nios_display_system_sdram.v Line: 680
Info (12127): Elaborating entity "frequency_meter_Nios_display" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at frequency_meter_Nios_display.v(63): object "freq_en" assigned a value but never read File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 63
Warning (10036): Verilog HDL or VHDL warning at frequency_meter_Nios_display.v(63): object "count_en" assigned a value but never read File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 63
Warning (10034): Output port "DRAM_ADDR" at frequency_meter_Nios_display.v(15) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 15
Warning (10034): Output port "DRAM_BA" at frequency_meter_Nios_display.v(16) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 16
Warning (10034): Output port "HEX0" at frequency_meter_Nios_display.v(28) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 28
Warning (10034): Output port "HEX1" at frequency_meter_Nios_display.v(29) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 29
Warning (10034): Output port "HEX2" at frequency_meter_Nios_display.v(30) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 30
Warning (10034): Output port "HEX3" at frequency_meter_Nios_display.v(31) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 31
Warning (10034): Output port "HEX4" at frequency_meter_Nios_display.v(32) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 32
Warning (10034): Output port "HEX5" at frequency_meter_Nios_display.v(33) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 33
Warning (10034): Output port "LEDR[9..3]" at frequency_meter_Nios_display.v(39) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 39
Warning (10034): Output port "DRAM_CAS_N" at frequency_meter_Nios_display.v(17) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 17
Warning (10034): Output port "DRAM_CKE" at frequency_meter_Nios_display.v(18) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 18
Warning (10034): Output port "DRAM_CLK" at frequency_meter_Nios_display.v(19) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 19
Warning (10034): Output port "DRAM_CS_N" at frequency_meter_Nios_display.v(20) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 20
Warning (10034): Output port "DRAM_LDQM" at frequency_meter_Nios_display.v(22) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 22
Warning (10034): Output port "DRAM_RAS_N" at frequency_meter_Nios_display.v(23) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 23
Warning (10034): Output port "DRAM_UDQM" at frequency_meter_Nios_display.v(24) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 24
Warning (10034): Output port "DRAM_WE_N" at frequency_meter_Nios_display.v(25) has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 25
Info (12128): Elaborating entity "PLL_base" for hierarchy "PLL_base:pll_base" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 118
Info (12128): Elaborating entity "PLL_base_0002" for hierarchy "PLL_base:pll_base|PLL_base_0002:pll_base_inst" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base.v Line: 21
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_base:pll_base|PLL_base_0002:pll_base_inst|altera_pll:altera_pll_i" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base/PLL_base_0002.v Line: 88
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_base:pll_base|PLL_base_0002:pll_base_inst|altera_pll:altera_pll_i" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base/PLL_base_0002.v Line: 88
Info (12133): Instantiated megafunction "PLL_base:pll_base|PLL_base_0002:pll_base_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_base/PLL_base_0002.v Line: 88
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "2"
    Info (12134): Parameter "output_clock_frequency0" = "200.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "106.666666 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "PLL_temp" for hierarchy "PLL_temp:pll_temp" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 127
Info (12128): Elaborating entity "PLL_temp_0002" for hierarchy "PLL_temp:pll_temp|PLL_temp_0002:pll_temp_inst" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp.v Line: 26
Info (12128): Elaborating entity "altera_pll" for hierarchy "PLL_temp:pll_temp|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp/PLL_temp_0002.v Line: 94
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "PLL_temp:pll_temp|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp/PLL_temp_0002.v Line: 94
Info (12133): Instantiated megafunction "PLL_temp:pll_temp|PLL_temp_0002:pll_temp_inst|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/PLL_temp/PLL_temp_0002.v Line: 94
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "4"
    Info (12134): Parameter "output_clock_frequency0" = "100.000000 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "150.000000 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "300.000000 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "450.000000 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "freq_m_module" for hierarchy "freq_m_module:freq_meter" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 140
Info (12128): Elaborating entity "Counter" for hierarchy "freq_m_module:freq_meter|Counter:b_c" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/freq_m_module/freq_m_module.v Line: 81
Info (12128): Elaborating entity "lpm_counter" for hierarchy "freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/freq_m_module/Counter.v Line: 73
Info (12130): Elaborated megafunction instantiation "freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/freq_m_module/Counter.v Line: 73
Info (12133): Instantiated megafunction "freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/freq_m_module/Counter.v Line: 73
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_uui.tdf
    Info (12023): Found entity 1: cntr_uui File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_uui.tdf Line: 26
Info (12128): Elaborating entity "cntr_uui" for hierarchy "freq_m_module:freq_meter|Counter:b_c|lpm_counter:LPM_COUNTER_component|cntr_uui:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "Counter_4" for hierarchy "Counter_4:count_n_freq" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 217
Info (12128): Elaborating entity "lpm_counter" for hierarchy "Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Counter_4.v Line: 67
Info (12130): Elaborated megafunction instantiation "Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Counter_4.v Line: 67
Info (12133): Instantiated megafunction "Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component" with the following parameter: File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/Counter_4.v Line: 67
    Info (12134): Parameter "lpm_avalue" = "1"
    Info (12134): Parameter "lpm_direction" = "UP"
    Info (12134): Parameter "lpm_port_updown" = "PORT_UNUSED"
    Info (12134): Parameter "lpm_type" = "LPM_COUNTER"
    Info (12134): Parameter "lpm_width" = "2"
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_r5j.tdf
    Info (12023): Found entity 1: cntr_r5j File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_r5j.tdf Line: 28
Info (12128): Elaborating entity "cntr_r5j" for hierarchy "Counter_4:count_n_freq|lpm_counter:LPM_COUNTER_component|cntr_r5j:auto_generated" File: c:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf Line: 259
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spi" File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 237
Warning (10230): Verilog HDL assignment warning at spi_slave.v(74): truncated value with size 32 to match size of target (4) File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/spi_slave.v Line: 74
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g184.tdf
    Info (12023): Found entity 1: altsyncram_g184 File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/altsyncram_g184.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_clc.tdf
    Info (12023): Found entity 1: mux_clc File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/mux_clc.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf
    Info (12023): Found entity 1: decode_vnf File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/decode_vnf.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_iti.tdf
    Info (12023): Found entity 1: cntr_iti File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_iti.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u8i.tdf
    Info (12023): Found entity 1: cntr_u8i File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_u8i.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_c9c.tdf
    Info (12023): Found entity 1: cmpr_c9c File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cmpr_c9c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf
    Info (12023): Found entity 1: cntr_kri File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cntr_kri.tdf Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf
    Info (12023): Found entity 1: cmpr_99c File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/cmpr_99c.tdf Line: 23
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (11170): Start IP generation for the debug fabric within sld_hub.
Info (11172): 2020.10.09.16:54:55 Progress: Loading sld1b87f5b5/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric within sld_hub.
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1b87f5b5/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 93
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/db/ip/sld1b87f5b5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Info (12244): Starting Rapid Recompile for partition "Top"
Info (12244): Starting Rapid Recompile for partition "sld_signaltap:auto_signaltap_0"
Warning (12241): 5 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 21
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 48
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 15
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 15
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 16
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 16
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 17
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 18
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 19
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 20
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 22
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 23
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 24
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 25
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 28
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 28
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 28
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 28
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 28
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 28
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 28
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 29
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 29
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 29
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 29
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 29
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 29
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 29
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 30
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 30
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 30
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 30
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 30
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 30
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 30
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 31
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 31
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 31
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 31
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 31
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 31
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 31
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 32
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 32
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 32
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 32
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 32
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 32
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 32
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 33
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 33
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 33
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 33
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 33
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 33
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 33
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 39
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 39
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 39
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 39
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 39
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 39
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.v Line: 39
Info (21057): Implemented 385 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 21 input pins
    Info (21059): Implemented 79 output pins
    Info (21060): Implemented 52 bidirectional pins
    Info (21061): Implemented 230 logic cells
    Info (21065): Implemented 3 PLLs
Info (21057): Implemented 482 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 71 input pins
    Info (21059): Implemented 17 output pins
    Info (21061): Implemented 393 logic cells
    Info (21064): Implemented 1 RAM segments
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (21057): Implemented 236 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 45 input pins
    Info (21059): Implemented 62 output pins
    Info (21061): Implemented 129 logic cells
Warning (20013): Ignored 19 assignments for entity "Nios_display_system" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "Nios_display_system_freq" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "Nios_display_system_freq_en" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "Nios_display_system_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "Nios_display_system_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "Nios_display_system_key" -- entity does not exist in design
Warning (20013): Ignored 25 assignments for entity "Nios_display_system_lcd_data" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "Nios_display_system_lcd_e" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "Nios_display_system_led" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "Nios_display_system_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "Nios_display_system_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "Nios_display_system_mm_interconnect_0_avalon_st_adapter_004" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_display_system_mm_interconnect_0_avalon_st_adapter_004_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_display_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Nios_display_system_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Nios_display_system_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_display_system_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_display_system_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Nios_display_system_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Nios_display_system_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Nios_display_system_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Nios_display_system_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "Nios_display_system_mm_interconnect_0_router_006" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Nios_display_system_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "Nios_display_system_mm_interconnect_0_rsp_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_display_system_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "Nios_display_system_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 171 assignments for entity "Nios_display_system_nios2_gen2_0" -- entity does not exist in design
Warning (20013): Ignored 178 assignments for entity "Nios_display_system_nios2_gen2_0_cpu" -- entity does not exist in design
Warning (20013): Ignored 33 assignments for entity "Nios_display_system_onchip_memory2_0" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "Nios_display_system_sdram" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "Nios_display_system_sw" -- entity does not exist in design
Warning (20013): Ignored 317 assignments for entity "Nios_display_system_sys_sdram_pll_0_sys_pll" -- entity does not exist in design
Warning (20013): Ignored 10 assignments for entity "Nios_display_system_sysid_qsys_0" -- entity does not exist in design
Warning (20013): Ignored 26 assignments for entity "Nios_display_system_timer_0" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 43 assignments for entity "altera_merlin_burst_adapter" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 34 assignments for entity "altera_merlin_traffic_limiter" -- entity does not exist in design
Warning (20013): Ignored 60 assignments for entity "altera_merlin_width_adapter" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Info (144001): Generated suppressed messages file C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.map.smsg
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 198 warnings
    Info: Peak virtual memory: 5155 megabytes
    Info: Processing ended: Fri Oct 09 15:55:16 2020
    Info: Elapsed time: 00:00:54
    Info: Total CPU time (on all processors): 00:01:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/petry/OneDrive/Documents/GitHub/frequency_meter_Nios_display/DE1_SoC_project/frequency_meter_Nios_display.map.smsg.


