{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1690679433685 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1690679433686 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE10_LITE_SDRAM_RTL_Test 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"DE10_LITE_SDRAM_RTL_Test\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1690679433718 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690679433752 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1690679433752 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/sdram_pll0_altpll.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/sdram_pll0_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1690679433799 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|wire_pll1_clk\[1\] 2 1 -108 -3000 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of -108 degrees (-3000 ps) for Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/sdram_pll0_altpll.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/sdram_pll0_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 534 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1690679433799 ""}  } { { "db/sdram_pll0_altpll.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/sdram_pll0_altpll.v" 51 -1 0 } } { "" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1690679433799 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1690679433917 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1690679433921 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690679434011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690679434011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484A7G " "Device 10M16DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690679434011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690679434011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690679434011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690679434011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484A7G " "Device 10M25DAF484A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690679434011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690679434011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690679434011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690679434011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690679434011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690679434011 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1690679434011 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1690679434011 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 2625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690679434015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 2627 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690679434015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 2629 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690679434015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 2631 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690679434015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 2633 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690679434015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 2635 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690679434015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 2637 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690679434015 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 2639 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1690679434015 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1690679434015 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1690679434015 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1690679434015 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1690679434015 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1690679434015 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1690679434018 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1690679434101 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "1 " "The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1690679434972 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "dcfifo_54p1 " "Entity dcfifo_54p1" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a*  " "set_false_path -from *rdptr_g* -to *ws_dgrp\|dffpipe_qe9:dffpipe16\|dffe17a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1690679434973 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a*  " "set_false_path -from *delayed_wrptr_g* -to *rs_dgwp\|dffpipe_pe9:dffpipe13\|dffe14a* " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1690679434973 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1690679434973 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1690679434973 ""}
{ "Info" "ISTA_SDC_FOUND" "DE10_LITE_SDRAM_RTL_Test.SDC " "Reading SDC File: 'DE10_LITE_SDRAM_RTL_Test.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1690679434976 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690679434978 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -108.00 -duty_cycle 50.00 -name \{u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1690679434978 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1690679434978 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1690679434978 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clockCounter2\[26\] " "Node: clockCounter2\[26\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register selectedValue\[2\] clockCounter2\[26\] " "Register selectedValue\[2\] is being clocked by clockCounter2\[26\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1690679434981 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1690679434981 "|DE10_LITE_SDRAM_RTL_Test|clockCounter2[26]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "reset_n " "Node: reset_n was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Sdram_Control:u1\|rRD_ADDR\[2\]~1 reset_n " "Latch Sdram_Control:u1\|rRD_ADDR\[2\]~1 is being clocked by reset_n" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1690679434982 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1690679434982 "|DE10_LITE_SDRAM_RTL_Test|reset_n"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1690679434988 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1690679434989 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1690679434989 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1690679434989 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1690679434989 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 clk_dram_ext " "  10.000 clk_dram_ext" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1690679434989 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1690679434989 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1690679434989 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1690679434989 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  10.000 u1\|sdram_pll0_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1690679434989 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1690679434989 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node MAX10_CLK1_50~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G16 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G16" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690679435049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockCounter2\[26\] " "Destination node clockCounter2\[26\]" {  } { { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690679435049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reset_n " "Destination node reset_n" {  } { { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690679435049 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1690679435049 ""}  } { { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 2617 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690679435049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690679435049 ""}  } { { "db/sdram_pll0_altpll.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/sdram_pll0_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690679435049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690679435049 ""}  } { { "db/sdram_pll0_altpll.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/sdram_pll0_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 533 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690679435049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockCounter2\[26\]  " "Automatically promoted node clockCounter2\[26\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690679435049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockCounter2\[26\]~76 " "Destination node clockCounter2\[26\]~76" {  } { { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 1228 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690679435049 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1690679435049 ""}  } { { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 304 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 743 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690679435049 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset_n  " "Automatically promoted node reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1690679435049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|command:command1\|SA\[10\] " "Destination node Sdram_Control:u1\|command:command1\|SA\[10\]" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 427 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690679435049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|command:command1\|CAS_N " "Destination node Sdram_Control:u1\|command:command1\|CAS_N" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v" 50 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690679435049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|command:command1\|RAS_N " "Destination node Sdram_Control:u1\|command:command1\|RAS_N" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v" 49 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 460 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690679435049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|command:command1\|WE_N " "Destination node Sdram_Control:u1\|command:command1\|WE_N" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v" 51 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 462 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690679435049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|command:command1\|SA\[2\] " "Destination node Sdram_Control:u1\|command:command1\|SA\[2\]" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 435 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690679435049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|command:command1\|SA\[4\] " "Destination node Sdram_Control:u1\|command:command1\|SA\[4\]" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 433 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690679435049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|command:command1\|SA\[5\] " "Destination node Sdram_Control:u1\|command:command1\|SA\[5\]" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 432 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690679435049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|command:command1\|SA\[2\]~23 " "Destination node Sdram_Control:u1\|command:command1\|SA\[2\]~23" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v" 362 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 1080 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690679435049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|command:command1\|BA~0 " "Destination node Sdram_Control:u1\|command:command1\|BA~0" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 1162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690679435049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Sdram_Control:u1\|command:command1\|BA~1 " "Destination node Sdram_Control:u1\|command:command1\|BA~1" {  } { { "v/Sdram_Control/command.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/command.v" 46 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 1163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1690679435049 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1690679435049 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1690679435049 ""}  } { { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 83 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 778 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1690679435049 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1690679435512 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1690679435513 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1690679435513 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690679435515 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1690679435517 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1690679435520 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1690679435520 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1690679435521 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1690679435593 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1690679435595 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1690679435595 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|pll1 clk\[1\] DRAM_CLK~output " "PLL \"Sdram_Control:u1\|sdram_pll0:sdram_pll0_inst\|altpll:altpll_component\|sdram_pll0_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"DRAM_CLK~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/sdram_pll0_altpll.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/db/sdram_pll0_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "v/sdram_pll0.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/sdram_pll0.v" 108 0 0 } } { "v/Sdram_Control/Sdram_Control.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/v/Sdram_Control/Sdram_Control.v" 153 0 0 } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 113 0 0 } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 18 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1690679435680 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690679435772 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1690679435781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1690679437054 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690679437359 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1690679437394 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1690679440837 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690679440838 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1690679441582 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X67_Y22 X78_Y32 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X67_Y22 to location X78_Y32" {  } { { "loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X67_Y22 to location X78_Y32"} { { 12 { 0 ""} 67 22 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1690679443555 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1690679443555 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1690679444268 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1690679444268 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1690679444268 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690679444272 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.50 " "Total time spent on timing analysis during the Fitter is 1.50 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1690679444444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690679444462 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690679444912 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1690679444913 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1690679445622 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1690679446927 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "52 MAX 10 " "52 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL N5 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at N5" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 198 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL N14 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at N14" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 200 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[1\] 3.3 V Schmitt Trigger A7 " "Pin KEY\[1\] uses I/O standard 3.3 V Schmitt Trigger at A7" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[1] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 147 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[0\] 3.3-V LVTTL C10 " "Pin SW\[0\] uses I/O standard 3.3-V LVTTL at C10" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[0] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 158 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[1\] 3.3-V LVTTL C11 " "Pin SW\[1\] uses I/O standard 3.3-V LVTTL at C11" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[1] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 159 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[2\] 3.3-V LVTTL D12 " "Pin SW\[2\] uses I/O standard 3.3-V LVTTL at D12" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[2] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 160 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[3\] 3.3-V LVTTL C12 " "Pin SW\[3\] uses I/O standard 3.3-V LVTTL at C12" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[3] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 161 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[4\] 3.3-V LVTTL A12 " "Pin SW\[4\] uses I/O standard 3.3-V LVTTL at A12" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[4] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 162 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[5\] 3.3-V LVTTL B12 " "Pin SW\[5\] uses I/O standard 3.3-V LVTTL at B12" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[5] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 163 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[6\] 3.3-V LVTTL A13 " "Pin SW\[6\] uses I/O standard 3.3-V LVTTL at A13" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[6] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 164 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[7\] 3.3-V LVTTL A14 " "Pin SW\[7\] uses I/O standard 3.3-V LVTTL at A14" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[7] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 165 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[8\] 3.3-V LVTTL B14 " "Pin SW\[8\] uses I/O standard 3.3-V LVTTL at B14" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[8] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 166 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SW\[9\] 3.3-V LVTTL F15 " "Pin SW\[9\] uses I/O standard 3.3-V LVTTL at F15" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { SW[9] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 41 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 167 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[1\] 3.3-V LVTTL Y14 " "Pin GSENSOR_INT\[1\] uses I/O standard 3.3-V LVTTL at Y14" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[1] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[1\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 180 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_INT\[2\] 3.3-V LVTTL Y13 " "Pin GSENSOR_INT\[2\] uses I/O standard 3.3-V LVTTL at Y13" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_INT[2] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_INT\[2\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 181 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDI 3.3-V LVTTL V11 " "Pin GSENSOR_SDI uses I/O standard 3.3-V LVTTL at V11" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GSENSOR_SDO 3.3-V LVTTL V12 " "Pin GSENSOR_SDO uses I/O standard 3.3-V LVTTL at V12" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[0\] 3.3-V LVTTL AB5 " "Pin ARDUINO_IO\[0\] uses I/O standard 3.3-V LVTTL at AB5" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[1\] 3.3-V LVTTL AB6 " "Pin ARDUINO_IO\[1\] uses I/O standard 3.3-V LVTTL at AB6" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[2\] 3.3-V LVTTL AB7 " "Pin ARDUINO_IO\[2\] uses I/O standard 3.3-V LVTTL at AB7" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[3\] 3.3-V LVTTL AB8 " "Pin ARDUINO_IO\[3\] uses I/O standard 3.3-V LVTTL at AB8" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[4\] 3.3-V LVTTL AB9 " "Pin ARDUINO_IO\[4\] uses I/O standard 3.3-V LVTTL at AB9" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[5\] 3.3-V LVTTL Y10 " "Pin ARDUINO_IO\[5\] uses I/O standard 3.3-V LVTTL at Y10" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[6\] 3.3-V LVTTL AA11 " "Pin ARDUINO_IO\[6\] uses I/O standard 3.3-V LVTTL at AA11" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[7\] 3.3-V LVTTL AA12 " "Pin ARDUINO_IO\[7\] uses I/O standard 3.3-V LVTTL at AA12" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[8\] 3.3-V LVTTL AB17 " "Pin ARDUINO_IO\[8\] uses I/O standard 3.3-V LVTTL at AB17" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[9\] 3.3-V LVTTL AA17 " "Pin ARDUINO_IO\[9\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[10\] 3.3-V LVTTL AB19 " "Pin ARDUINO_IO\[10\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[11\] 3.3-V LVTTL AA19 " "Pin ARDUINO_IO\[11\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[12\] 3.3-V LVTTL Y19 " "Pin ARDUINO_IO\[12\] uses I/O standard 3.3-V LVTTL at Y19" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[13\] 3.3-V LVTTL AB20 " "Pin ARDUINO_IO\[13\] uses I/O standard 3.3-V LVTTL at AB20" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[14\] 3.3-V LVTTL AB21 " "Pin ARDUINO_IO\[14\] uses I/O standard 3.3-V LVTTL at AB21" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_IO\[15\] 3.3-V LVTTL AA20 " "Pin ARDUINO_IO\[15\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ARDUINO_RESET_N 3.3 V Schmitt Trigger F16 " "Pin ARDUINO_RESET_N uses I/O standard 3.3 V Schmitt Trigger at F16" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[0\] 3.3-V LVTTL Y21 " "Pin DRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at Y21" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[0] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[1\] 3.3-V LVTTL Y20 " "Pin DRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at Y20" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[1] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[2\] 3.3-V LVTTL AA22 " "Pin DRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at AA22" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[2] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[3\] 3.3-V LVTTL AA21 " "Pin DRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at AA21" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[3] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[4\] 3.3-V LVTTL Y22 " "Pin DRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at Y22" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[4] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[5\] 3.3-V LVTTL W22 " "Pin DRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at W22" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[5] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[6\] 3.3-V LVTTL W20 " "Pin DRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at W20" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[6] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[7\] 3.3-V LVTTL V21 " "Pin DRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at V21" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[7] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[8\] 3.3-V LVTTL P21 " "Pin DRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at P21" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[8] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[9\] 3.3-V LVTTL J22 " "Pin DRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at J22" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[9] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[10\] 3.3-V LVTTL H21 " "Pin DRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at H21" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[10] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[11\] 3.3-V LVTTL H22 " "Pin DRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at H22" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[11] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[12\] 3.3-V LVTTL G22 " "Pin DRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at G22" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[12] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[13\] 3.3-V LVTTL G20 " "Pin DRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at G20" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[13] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[14\] 3.3-V LVTTL G19 " "Pin DRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at G19" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[14] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DRAM_DQ\[15\] 3.3-V LVTTL F22 " "Pin DRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at F22" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { DRAM_DQ[15] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL P11 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at P11" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 199 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY\[0\] 3.3 V Schmitt Trigger B8 " "Pin KEY\[0\] uses I/O standard 3.3 V Schmitt Trigger at B8" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { KEY[0] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 146 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1690679447258 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1690679447258 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "19 " "Following 19 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDI a permanently disabled " "Pin GSENSOR_SDI has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDI } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDI" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GSENSOR_SDO a permanently disabled " "Pin GSENSOR_SDO has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { GSENSOR_SDO } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GSENSOR_SDO" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 55 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 214 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[0\] a permanently disabled " "Pin ARDUINO_IO\[0\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[0] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[0\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 182 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[1\] a permanently disabled " "Pin ARDUINO_IO\[1\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[1] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[1\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 183 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[2\] a permanently disabled " "Pin ARDUINO_IO\[2\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[2] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[2\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 184 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[3\] a permanently disabled " "Pin ARDUINO_IO\[3\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[3] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[3\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 185 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[4\] a permanently disabled " "Pin ARDUINO_IO\[4\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[4] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[4\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 186 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[5\] a permanently disabled " "Pin ARDUINO_IO\[5\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[5] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[5\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 187 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[6\] a permanently disabled " "Pin ARDUINO_IO\[6\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[6] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[6\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 188 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[7\] a permanently disabled " "Pin ARDUINO_IO\[7\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[7] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[7\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 189 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[8\] a permanently disabled " "Pin ARDUINO_IO\[8\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[8] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[8\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 190 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[9\] a permanently disabled " "Pin ARDUINO_IO\[9\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[9] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[9\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 191 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[10\] a permanently disabled " "Pin ARDUINO_IO\[10\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[10] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[10\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 192 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[11\] a permanently disabled " "Pin ARDUINO_IO\[11\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[11] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[11\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 193 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[12\] a permanently disabled " "Pin ARDUINO_IO\[12\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[12] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[12\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 194 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[13\] a permanently disabled " "Pin ARDUINO_IO\[13\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[13] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[13\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 195 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[14\] a permanently disabled " "Pin ARDUINO_IO\[14\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[14] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[14\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 196 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_IO\[15\] a permanently disabled " "Pin ARDUINO_IO\[15\] has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_IO[15] } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_IO\[15\]" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 197 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "ARDUINO_RESET_N a permanently disabled " "Pin ARDUINO_RESET_N has a permanently disabled output enable" {  } { { "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ARDUINO_RESET_N } } } { "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/intelfpga_lite/19.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ARDUINO_RESET_N" } } } } { "de10_lite_sdram_rtl_test.v" "" { Text "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/de10_lite_sdram_rtl_test.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/" { { 0 { 0 ""} 0 215 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1690679447261 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1690679447261 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/DE10_LITE_SDRAM_RTL_Test.fit.smsg " "Generated suppressed messages file C:/Users/joeru/Documents/gitRepos/scratchComputer/verilog/alteraFgpa/de10lite/SDRAM_RTL_Test/DE10_LITE_SDRAM_RTL_Test.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1690679447347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5939 " "Peak virtual memory: 5939 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1690679447907 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jul 29 20:10:47 2023 " "Processing ended: Sat Jul 29 20:10:47 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1690679447907 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1690679447907 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1690679447907 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1690679447907 ""}
