Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue May  3 09:51:48 2016
| Host         : jrvgnzlz-Inspiron-5323 running 64-bit Ubuntu 14.04.4 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Top_timing_summary_routed.rpt -rpx Top_timing_summary_routed.rpx
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 35 register/latch pins with no clock driven by root clock pin: clock_div_inst/gen_clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.527        0.000                      0                   58        0.206        0.000                      0                   58        4.500        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.527        0.000                      0                   58        0.206        0.000                      0                   58        4.500        0.000                       0                    31  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.527ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.704ns (18.147%)  route 3.175ns (81.853%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.565     5.086    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clock_div_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div_inst/count_reg[7]/Q
                         net (fo=2, routed)           1.404     6.947    clock_div_inst/count[7]
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.071 f  clock_div_inst/count[0]_i_3/O
                         net (fo=3, routed)           0.816     7.887    clock_div_inst/count[0]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     8.011 r  clock_div_inst/count[28]_i_1/O
                         net (fo=28, routed)          0.955     8.966    clock_div_inst/gen_clk
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.436    14.777    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[25]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clock_div_inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.704ns (18.147%)  route 3.175ns (81.853%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.565     5.086    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clock_div_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div_inst/count_reg[7]/Q
                         net (fo=2, routed)           1.404     6.947    clock_div_inst/count[7]
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.071 f  clock_div_inst/count[0]_i_3/O
                         net (fo=3, routed)           0.816     7.887    clock_div_inst/count[0]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     8.011 r  clock_div_inst/count[28]_i_1/O
                         net (fo=28, routed)          0.955     8.966    clock_div_inst/gen_clk
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.436    14.777    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[26]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clock_div_inst/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.704ns (18.147%)  route 3.175ns (81.853%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.565     5.086    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clock_div_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div_inst/count_reg[7]/Q
                         net (fo=2, routed)           1.404     6.947    clock_div_inst/count[7]
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.071 f  clock_div_inst/count[0]_i_3/O
                         net (fo=3, routed)           0.816     7.887    clock_div_inst/count[0]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     8.011 r  clock_div_inst/count[28]_i_1/O
                         net (fo=28, routed)          0.955     8.966    clock_div_inst/gen_clk
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.436    14.777    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[27]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clock_div_inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.879ns  (logic 0.704ns (18.147%)  route 3.175ns (81.853%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.565     5.086    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clock_div_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div_inst/count_reg[7]/Q
                         net (fo=2, routed)           1.404     6.947    clock_div_inst/count[7]
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.071 f  clock_div_inst/count[0]_i_3/O
                         net (fo=3, routed)           0.816     7.887    clock_div_inst/count[0]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     8.011 r  clock_div_inst/count[28]_i_1/O
                         net (fo=28, routed)          0.955     8.966    clock_div_inst/gen_clk
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.436    14.777    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[28]/C
                         clock pessimism              0.180    14.957    
                         clock uncertainty           -0.035    14.921    
    SLICE_X36Y50         FDRE (Setup_fdre_C_R)       -0.429    14.492    clock_div_inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.492    
                         arrival time                          -8.966    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.704ns (19.623%)  route 2.884ns (80.377%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.565     5.086    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clock_div_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div_inst/count_reg[7]/Q
                         net (fo=2, routed)           1.404     6.947    clock_div_inst/count[7]
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.071 f  clock_div_inst/count[0]_i_3/O
                         net (fo=3, routed)           0.816     7.887    clock_div_inst/count[0]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     8.011 r  clock_div_inst/count[28]_i_1/O
                         net (fo=28, routed)          0.663     8.674    clock_div_inst/gen_clk
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.446    14.787    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[21]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clock_div_inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.704ns (19.623%)  route 2.884ns (80.377%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.565     5.086    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clock_div_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div_inst/count_reg[7]/Q
                         net (fo=2, routed)           1.404     6.947    clock_div_inst/count[7]
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.071 f  clock_div_inst/count[0]_i_3/O
                         net (fo=3, routed)           0.816     7.887    clock_div_inst/count[0]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     8.011 r  clock_div_inst/count[28]_i_1/O
                         net (fo=28, routed)          0.663     8.674    clock_div_inst/gen_clk
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.446    14.787    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[22]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clock_div_inst/count_reg[22]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.704ns (19.623%)  route 2.884ns (80.377%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.565     5.086    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clock_div_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div_inst/count_reg[7]/Q
                         net (fo=2, routed)           1.404     6.947    clock_div_inst/count[7]
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.071 f  clock_div_inst/count[0]_i_3/O
                         net (fo=3, routed)           0.816     7.887    clock_div_inst/count[0]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     8.011 r  clock_div_inst/count[28]_i_1/O
                         net (fo=28, routed)          0.663     8.674    clock_div_inst/gen_clk
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.446    14.787    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[23]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clock_div_inst/count_reg[23]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.924ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.588ns  (logic 0.704ns (19.623%)  route 2.884ns (80.377%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.565     5.086    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clock_div_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div_inst/count_reg[7]/Q
                         net (fo=2, routed)           1.404     6.947    clock_div_inst/count[7]
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.071 f  clock_div_inst/count[0]_i_3/O
                         net (fo=3, routed)           0.816     7.887    clock_div_inst/count[0]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     8.011 r  clock_div_inst/count[28]_i_1/O
                         net (fo=28, routed)          0.663     8.674    clock_div_inst/gen_clk
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.446    14.787    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[24]/C
                         clock pessimism              0.275    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X36Y49         FDRE (Setup_fdre_C_R)       -0.429    14.598    clock_div_inst/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.598    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  5.924    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.704ns (19.667%)  route 2.876ns (80.333%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.565     5.086    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clock_div_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div_inst/count_reg[7]/Q
                         net (fo=2, routed)           1.404     6.947    clock_div_inst/count[7]
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.071 f  clock_div_inst/count[0]_i_3/O
                         net (fo=3, routed)           0.816     7.887    clock_div_inst/count[0]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     8.011 r  clock_div_inst/count[28]_i_1/O
                         net (fo=28, routed)          0.655     8.666    clock_div_inst/gen_clk
    SLICE_X36Y46         FDRE                                         r  clock_div_inst/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.445    14.786    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div_inst/count_reg[10]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    clock_div_inst/count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  5.931    

Slack (MET) :             5.931ns  (required time - arrival time)
  Source:                 clock_div_inst/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.580ns  (logic 0.704ns (19.667%)  route 2.876ns (80.333%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.565     5.086    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clock_div_inst/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.456     5.542 f  clock_div_inst/count_reg[7]/Q
                         net (fo=2, routed)           1.404     6.947    clock_div_inst/count[7]
    SLICE_X37Y45         LUT5 (Prop_lut5_I0_O)        0.124     7.071 f  clock_div_inst/count[0]_i_3/O
                         net (fo=3, routed)           0.816     7.887    clock_div_inst/count[0]_i_3_n_0
    SLICE_X37Y46         LUT4 (Prop_lut4_I2_O)        0.124     8.011 r  clock_div_inst/count[28]_i_1/O
                         net (fo=28, routed)          0.655     8.666    clock_div_inst/gen_clk
    SLICE_X36Y46         FDRE                                         r  clock_div_inst/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000    10.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          1.445    14.786    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div_inst/count_reg[11]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X36Y46         FDRE (Setup_fdre_C_R)       -0.429    14.597    clock_div_inst/count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -8.666    
  -------------------------------------------------------------------
                         slack                                  5.931    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.392ns (67.800%)  route 0.186ns (32.200%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_div_inst/count_reg[21]/Q
                         net (fo=2, routed)           0.185     1.774    clock_div_inst/count[21]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.971 r  clock_div_inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    clock_div_inst/count_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.025 r  clock_div_inst/count_reg[28]_i_2/O[0]
                         net (fo=1, routed)           0.000     2.025    clock_div_inst/data0[25]
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     1.958    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[25]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_div_inst/count_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.025    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.403ns (68.401%)  route 0.186ns (31.599%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_div_inst/count_reg[21]/Q
                         net (fo=2, routed)           0.185     1.774    clock_div_inst/count[21]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.971 r  clock_div_inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    clock_div_inst/count_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.036 r  clock_div_inst/count_reg[28]_i_2/O[2]
                         net (fo=1, routed)           0.000     2.036    clock_div_inst/data0[27]
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     1.958    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[27]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_div_inst/count_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.036    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.428ns (69.687%)  route 0.186ns (30.313%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_div_inst/count_reg[21]/Q
                         net (fo=2, routed)           0.185     1.774    clock_div_inst/count[21]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.971 r  clock_div_inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    clock_div_inst/count_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.061 r  clock_div_inst/count_reg[28]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.061    clock_div_inst/data0[26]
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     1.958    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[26]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_div_inst/count_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.428ns (69.687%)  route 0.186ns (30.313%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_div_inst/count_reg[21]/Q
                         net (fo=2, routed)           0.185     1.774    clock_div_inst/count[21]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.971 r  clock_div_inst/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.971    clock_div_inst/count_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.061 r  clock_div_inst/count_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.000     2.061    clock_div_inst/data0[28]
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.830     1.958    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y50         FDRE                                         r  clock_div_inst/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    clock_div_inst/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.256ns (58.221%)  route 0.184ns (41.779%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clock_div_inst/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock_div_inst/count_reg[1]/Q
                         net (fo=2, routed)           0.184     1.771    clock_div_inst/count[1]
    SLICE_X36Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.886 r  clock_div_inst/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.886    clock_div_inst/data0[1]
    SLICE_X36Y44         FDRE                                         r  clock_div_inst/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.959    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y44         FDRE                                         r  clock_div_inst/count_reg[1]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.105     1.551    clock_div_inst/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (57.987%)  route 0.185ns (42.013%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clock_div_inst/count_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y47         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_div_inst/count_reg[13]/Q
                         net (fo=2, routed)           0.185     1.774    clock_div_inst/count[13]
    SLICE_X36Y47         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  clock_div_inst/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    clock_div_inst/data0[13]
    SLICE_X36Y47         FDRE                                         r  clock_div_inst/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.833     1.960    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y47         FDRE                                         r  clock_div_inst/count_reg[13]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y47         FDRE (Hold_fdre_C_D)         0.105     1.552    clock_div_inst/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.336ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.441ns  (logic 0.256ns (57.987%)  route 0.185ns (42.013%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_div_inst/count_reg[21]/Q
                         net (fo=2, routed)           0.185     1.774    clock_div_inst/count[21]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.889 r  clock_div_inst/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.889    clock_div_inst/data0[21]
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.833     1.960    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y49         FDRE                                         r  clock_div_inst/count_reg[21]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y49         FDRE (Hold_fdre_C_D)         0.105     1.552    clock_div_inst/count_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.336    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.249ns (56.213%)  route 0.194ns (43.787%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div_inst/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock_div_inst/count_reg[12]/Q
                         net (fo=2, routed)           0.194     1.781    clock_div_inst/count[12]
    SLICE_X36Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  clock_div_inst/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    clock_div_inst/data0[12]
    SLICE_X36Y46         FDRE                                         r  clock_div_inst/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.959    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y46         FDRE                                         r  clock_div_inst/count_reg[12]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y46         FDRE (Hold_fdre_C_D)         0.105     1.551    clock_div_inst/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.564     1.447    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clock_div_inst/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y48         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clock_div_inst/count_reg[17]/Q
                         net (fo=2, routed)           0.188     1.776    clock_div_inst/count[17]
    SLICE_X36Y48         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.891 r  clock_div_inst/count_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.891    clock_div_inst/data0[17]
    SLICE_X36Y48         FDRE                                         r  clock_div_inst/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.833     1.960    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y48         FDRE                                         r  clock_div_inst/count_reg[17]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X36Y48         FDRE (Hold_fdre_C_D)         0.105     1.552    clock_div_inst/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 clock_div_inst/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clock_div_inst/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.256ns (57.717%)  route 0.188ns (42.283%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.563     1.446    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clock_div_inst/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clock_div_inst/count_reg[5]/Q
                         net (fo=2, routed)           0.188     1.775    clock_div_inst/count[5]
    SLICE_X36Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.890 r  clock_div_inst/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.890    clock_div_inst/data0[5]
    SLICE_X36Y45         FDRE                                         r  clock_div_inst/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock_100Mhz (IN)
                         net (fo=0)                   0.000     0.000    clock_100Mhz
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_100Mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_100Mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_100Mhz_IBUF_BUFG_inst/O
                         net (fo=30, routed)          0.832     1.959    clock_div_inst/clock_100Mhz_IBUF_BUFG
    SLICE_X36Y45         FDRE                                         r  clock_div_inst/count_reg[5]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y45         FDRE (Hold_fdre_C_D)         0.105     1.551    clock_div_inst/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.339    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_100Mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_100Mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y46   clock_div_inst/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock_div_inst/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock_div_inst/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clock_div_inst/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clock_div_inst/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clock_div_inst/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clock_div_inst/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   clock_div_inst/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y48   clock_div_inst/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock_div_inst/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div_inst/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div_inst/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div_inst/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clock_div_inst/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clock_div_inst/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clock_div_inst/count_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   clock_div_inst/count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clock_div_inst/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y48   clock_div_inst/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clock_div_inst/count_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clock_div_inst/count_reg[26]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clock_div_inst/count_reg[27]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y50   clock_div_inst/count_reg[28]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y46   clock_div_inst/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div_inst/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div_inst/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clock_div_inst/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clock_div_inst/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   clock_div_inst/count_reg[2]/C



