From 28438a6c568bd5fb14301fe29fc6b94efd34186c Mon Sep 17 00:00:00 2001
From: Omri Itach <omrii@marvell.com>
Date: Mon, 1 Jul 2013 13:51:37 +0300
Subject: [PATCH 0747/1825] alp: updated Ethernet Complex default
 configurtaion for DB-6660 and RD-6650

https://github.com/MISL-EBU-System-SW/misl-windriver.git linux-3.4.69-14t2-read
commit 77e057964e60e84b4d3f14f8991f489b100025fd

	- DB-6660: 4XGE internal Phy through SW port 6 (MAC0) and RGMII1(MAC1)
	- RD-6650: 4XGE internal Phy through SW port 6 (MAC0)
	           and loopback to SW port 4 (MAC1)

Change-Id: I2e96fad8f856a99014b60837eeb92dc49ec94a7f
Signed-off-by: Omri Itach <omrii@marvell.com>
Reviewed-on: http://vgitil04.il.marvell.com:8080/2374
Reviewed-by: Star_Automation <star@marvell.com>
Reviewed-by: Nadav Haklai <nadavh@marvell.com>
Tested-by: Nadav Haklai <nadavh@marvell.com>
Signed-off-by: Zhong Hongbo <hongbo.zhong@windriver.com>
---
 .../avanta_lp_family/boardEnv/mvBoardEnvSpec.c     |    9 +++++++--
 1 files changed, 7 insertions(+), 2 deletions(-)

diff --git a/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.c b/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.c
index 19af927..66e0978 100644
--- a/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.c
+++ b/arch/arm/mach-avantalp/avanta_lp_family/boardEnv/mvBoardEnvSpec.c
@@ -183,8 +183,12 @@ MV_BOARD_MAC_INFO db88f6660InfoBoardMacInfo[] = {
 MV_BOARD_MPP_TYPE_INFO db88f6660InfoBoardModTypeInfo[] = {
 	{
 		.boardMppSlic = MV_BOARD_AUTO,
-		.ethSataComplexOpt = (MV_ETHCOMP_GE_MAC0_2_SW_P6 | MV_ETHCOMP_GE_MAC1_2_RGMII1 | MV_ETHCOMP_SW_P0_2_GE_PHY_P0 | \
-				MV_ETHCOMP_SW_P3_2_GE_PHY_P3 | MV_ETHCOMP_SW_P4_2_RGMII0),
+		.ethSataComplexOpt = MV_ETHCOMP_SW_P0_2_GE_PHY_P0 |
+				     MV_ETHCOMP_SW_P1_2_GE_PHY_P1 |
+				     MV_ETHCOMP_SW_P2_2_GE_PHY_P2 |
+				     MV_ETHCOMP_SW_P3_2_GE_PHY_P3 |
+				     MV_ETHCOMP_GE_MAC0_2_SW_P6 |
+				     MV_ETHCOMP_GE_MAC1_2_RGMII1,
 		.ethPortsMode = 0x0
 	}
 };
@@ -402,6 +406,7 @@ MV_BOARD_MPP_TYPE_INFO rd88f6650InfoBoardModTypeInfo[] = {
 				     MV_ETHCOMP_SW_P1_2_GE_PHY_P1 |
 				     MV_ETHCOMP_SW_P2_2_GE_PHY_P2 |
 				     MV_ETHCOMP_SW_P3_2_GE_PHY_P3 |
+				     MV_ETHCOMP_GE_MAC1_2_SW_P4   |
 				     MV_ETHCOMP_GE_MAC0_2_SW_P6,
 		.ethPortsMode = 0x0
 	}
-- 
1.7.5.4

