// Seed: 3706247028
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  wire id_5;
  assign module_1.id_23 = 0;
endmodule
module module_0 (
    input tri0 module_1,
    input supply1 id_1,
    input tri1 id_2,
    output wire id_3,
    output wand id_4,
    input tri0 id_5,
    input wand id_6,
    output tri0 id_7,
    input uwire id_8,
    output logic id_9,
    output tri id_10,
    output tri0 id_11,
    output tri id_12,
    output wire id_13,
    output tri0 id_14,
    output tri1 id_15,
    input wire id_16,
    input wand id_17,
    input uwire id_18,
    input tri id_19,
    input wor id_20,
    output supply1 id_21,
    input tri id_22
    , id_41,
    input supply1 id_23,
    output supply0 id_24,
    input wor id_25,
    input wire id_26,
    output supply0 id_27,
    input wor id_28,
    output tri0 id_29,
    input tri1 id_30,
    input tri0 id_31,
    input wire id_32,
    input supply0 id_33,
    input tri1 id_34,
    input wand id_35,
    input supply1 id_36,
    output wor id_37,
    input tri1 id_38,
    input wor id_39
);
  always @(posedge id_33 or -1) id_9 = !id_19;
  xor primCall (
      id_27,
      id_16,
      id_34,
      id_30,
      id_22,
      id_2,
      id_26,
      id_32,
      id_36,
      id_38,
      id_1,
      id_31,
      id_42,
      id_8,
      id_19,
      id_41,
      id_35,
      id_6,
      id_17,
      id_39,
      id_23,
      id_28,
      id_5,
      id_20,
      id_33,
      id_25
  );
  wire id_42;
  module_0 modCall_1 (
      id_42,
      id_41,
      id_42
  );
endmodule
