PROJECT_NAME           = "FPGA_Demo"
PROJECT_BRIEF          = "My FPGA firmware"
OUTPUT_DIRECTORY       = ./dox
FULL_PATH_NAMES        = NO
JAVADOC_AUTOBRIEF      = YES
QT_AUTOBRIEF           = YES
RECURSIVE              = YES
EXCLUDE                = ./Sync_FIFO 
USE_MATHJAX            = YES
PAPER_TYPE             = letter
LATEX_EXTRA_STYLESHEET = ./Doxylatexsheet.tex
GENERATE_MAN           = YES
HAVE_DOT               = YES
CALL_GRAPH             = YES
CALLER_GRAPH           = YES
DOT_IMAGE_FORMAT       = svg
INTERACTIVE_SVG        = YES
OPTIMIZE_OUTPUT_VHDL   = YES
OPTIMIZE_OUTPUT_VERILOG = YES
