<reference anchor="IEEE.IEEE 1076.1991" target="https://ieeexplore.ieee.org/document/159455">
  <front>
    <title>IEEE Standards Interpretations: IEEE Std 1076-1987, IEEE Standard VHDL Language Reference Manual</title>
    <seriesInfo name="DOI" value="10.1109/IEEESTD.1992.101084"/>
    <author>
      <organization abbrev="IEEE">Institute of Electrical and Electronics Engineers</organization>
      <address>
        <postal>
          <city>New York</city>
          <country>USA</country>
        </postal>
      </address>
    </author>
    <date year="2019" month="April" day="5"/>
    <keyword>Design automation</keyword>
    <keyword>Specification languages</keyword>
    <keyword>Standards</keyword>
    <keyword>interpretations</keyword>
    <keyword>LRM</keyword>
    <keyword>VHDL</keyword>
    <keyword>VHSIC</keyword>
    <keyword>Hardware</keyword>
    <keyword>language</keyword>
    <abstract>A series of analyses of various problems regarding the interpretation of the VHSIC Hardware Description Language (VHDL) was carried out by VHDL experts on the VHDL Analysis and Standardization Group, the working group that developed the original IEEE Std 1076-1987. The results of these deliberations are presented in this document. The intent is to give the VHDL community reasonable ways of interpreting the unclear portions of the standard.</abstract>
  </front>
</reference>