top: LU8PEEng

include_all_verilog_files: yes
pre_impl_tcl: impl_setup.tcl
clocks:
  - name: clk
    period:  78.00
