
# Yosys + Synlig
synth/build
slpp_all
*.log
abc.history

# Verilator
obj_dir
gls_dir
sim_dir
*.fst
*.fst.hier
