<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>RAIL: chip/efr32/efr32xg1x/rail_chip_specific.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">RAIL
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="http://www.silabs.com"><span>silabs.com</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('rail__chip__specific_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">rail_chip_specific.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="rail__chip__specific_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/***************************************************************************/</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#ifndef __RAIL_CHIP_SPECIFIC_H_</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#define __RAIL_CHIP_SPECIFIC_H_</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;</div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment">// Include standard type headers to help define structures</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &lt;stdint.h&gt;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &lt;stdbool.h&gt;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;stddef.h&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;em_gpio.h&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;em_device.h&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="rail__types_8h.html">rail_types.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">// Multiprotocol</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a243ec9e0b276c7db32821214f411da08">   44</a></span>&#160;<span class="preprocessor">#define TRANSITION_TIME_US 450</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a6173cf5194e4049e672b48c19a0b4b8c">   51</a></span>&#160;<span class="preprocessor">#define EFR32XG1_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE 25</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a68141e326d54306ef7f7a757e981b110">   58</a></span>&#160;<span class="preprocessor">#define EFR32XG12_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE 25</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;</div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a577482ef3684a73ef9ae05650c0c215e">   65</a></span>&#160;<span class="preprocessor">#define EFR32XG13_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE 25</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a550dff7248111a9e3b4f551421321b27">   72</a></span>&#160;<span class="preprocessor">#define EFR32XG14_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE 25</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="preprocessor">#if (_SILICON_LABS_32B_SERIES_1_CONFIG == 1)</span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE EFR32XG1_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 2)</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE EFR32XG12_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 3)</span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="preprocessor">#define RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE EFR32XG13_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 4)</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="preprocessor">#define RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE EFR32XG14_RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="preprocessor">#error &quot;Unsupported platform!&quot;</span></div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="preprocessor">#endif //_SILICON_LABS_32B_SERIES_1_CONFIG</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#ab8b9632959bdd26b190a8163987fac95">   94</a></span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="rail__chip__specific_8h.html#ab8b9632959bdd26b190a8163987fac95">RAIL_SchedulerStateBuffer_t</a>[RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE];</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="struct_r_a_i_l_sched___config__t.html">  104</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAILSched_Config {</div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="struct_r_a_i_l_sched___config__t.html#a3c885ceebfa3614a0cb5cdb2b5f5aecd">  105</a></span>&#160;  RAIL_SchedulerStateBuffer_t <a class="code" href="struct_r_a_i_l_sched___config__t.html#a3c885ceebfa3614a0cb5cdb2b5f5aecd">buffer</a>; </div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;} <a class="code" href="struct_r_a_i_l_sched___config__t.html">RAILSched_Config_t</a>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#ab94f8104162590ddb3d30f63423f82ca">  113</a></span>&#160;<span class="preprocessor">#define EFR32XG1_RAIL_STATE_UINT32_BUFFER_SIZE 84</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#ad7fb612a64d192dd4492939c45324e76">  120</a></span>&#160;<span class="preprocessor">#define EFR32XG12_RAIL_STATE_UINT32_BUFFER_SIZE 84</span></div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a6ebd0861fe5c61fbc04c2cc1c1cb9d38">  127</a></span>&#160;<span class="preprocessor">#define EFR32XG13_RAIL_STATE_UINT32_BUFFER_SIZE 86</span></div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#aa129ce6047aa71daa36306ec179ea142">  134</a></span>&#160;<span class="preprocessor">#define EFR32XG14_RAIL_STATE_UINT32_BUFFER_SIZE 84</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="preprocessor">#if (_SILICON_LABS_32B_SERIES_1_CONFIG == 1)</span></div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="preprocessor">#define RAIL_STATE_UINT32_BUFFER_SIZE EFR32XG1_RAIL_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 2)</span></div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="preprocessor">#define RAIL_STATE_UINT32_BUFFER_SIZE EFR32XG12_RAIL_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 3)</span></div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="preprocessor">#define RAIL_STATE_UINT32_BUFFER_SIZE EFR32XG13_RAIL_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="preprocessor">#elif (_SILICON_LABS_32B_SERIES_1_CONFIG == 4)</span></div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="preprocessor">#define RAIL_STATE_UINT32_BUFFER_SIZE EFR32XG14_RAIL_STATE_UINT32_BUFFER_SIZE</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="preprocessor">#else</span></div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="preprocessor">#error &quot;Unsupported platform!&quot;</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="preprocessor">#endif //_SILICON_LABS_32B_SERIES_1_CONFIG</span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="rail__chip__specific_8h.html#a2e1d2cb24822c99e057532d0fa4fdc29">  152</a></span>&#160;<span class="keyword">typedef</span> uint32_t <a class="code" href="rail__chip__specific_8h.html#a2e1d2cb24822c99e057532d0fa4fdc29">RAIL_StateBuffer_t</a>[RAIL_STATE_UINT32_BUFFER_SIZE];</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html">  162</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_Config {</div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html#ac306471283408d4d47ffca784681c740">  172</a></span>&#160;  void (*eventsCallback)(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle, <a class="code" href="group___events.html#ga1559b73de83c34b15369bd0be4429a45">RAIL_Events_t</a> events);</div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html#a2ae7816bc80d9b018f082c44b6f3853c">  179</a></span>&#160;  <span class="keywordtype">void</span> *<a class="code" href="struct_r_a_i_l___config__t.html#a2ae7816bc80d9b018f082c44b6f3853c">protocol</a>;</div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html#a1cf1702c14e50199ba70593956cc6bc2">  185</a></span>&#160;  <a class="code" href="struct_r_a_i_l_sched___config__t.html">RAILSched_Config_t</a> *<a class="code" href="struct_r_a_i_l___config__t.html#a1cf1702c14e50199ba70593956cc6bc2">scheduler</a>;</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___config__t.html#a3b1cbe59ed846d62893ca0f0c73c5b3d">  190</a></span>&#160;  RAIL_StateBuffer_t <a class="code" href="struct_r_a_i_l___config__t.html#a3b1cbe59ed846d62893ca0f0c73c5b3d">buffer</a>;</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;} <a class="code" href="struct_r_a_i_l___config__t.html">RAIL_Config_t</a>;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="group___multiprotocol___e_f_r32.html#ga9cc0246bb308ae8311cf0e746c42372e">  204</a></span>&#160;<span class="preprocessor">#define RAIL_EFR32_HANDLE ((RAIL_Handle_t)0xFFFFFFFFUL)</span></div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; <span class="comment">// end of group Multiprotocol_EFR32</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment">// Calibration</span></div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga28feea6fbfddfe14e4ba5290b301081d">  235</a></span>&#160;<span class="comment"></span><span class="preprocessor">#define RAIL_CAL_TEMP_VCO         (0x00000001U)</span></div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga97381526c792e093e656130c9a11f12d">  237</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_ONETIME_IRCAL    (0x00010000U)</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;</div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gac628de9e1896ccdd3f5dbb64182518d3">  240</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_TEMP             (RAIL_CAL_TEMP_VCO)</span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;</div><div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga2c7da807f1359b0dae2eaf026e3fd993">  242</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_ONETIME          (RAIL_CAL_ONETIME_IRCAL)</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;</div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gad124992189ae3811e70558010c3aba8f">  244</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_PERF             (0)</span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;</div><div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga52c37a88be4b922086e46c2b202c96ec">  246</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_OFFLINE          (RAIL_CAL_ONETIME_IRCAL)</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#ga6b753959c0e1acec5cd338cdf2e775ba">  248</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_ALL              (RAIL_CAL_TEMP | RAIL_CAL_ONETIME)</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gac89e865bfce7958b91197bde1ab7794d">  250</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_ALL_PENDING      (0x00000000U)</span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gad1d69115469b551ca82a871ab6330993">  252</a></span>&#160;<span class="preprocessor">#define RAIL_CAL_INVALID_VALUE    (0xFFFFFFFFU)</span></div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#gad7845316f73360410f06e6a465a9c4f7">RAIL_ApplyIrCalibration</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;                                      uint32_t imageRejection);</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#gafbea2dbbd13346e2d4bd6c30dea6977e">RAIL_CalibrateIr</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;                               uint32_t *imageRejection);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#ga0d817fdf760d1b7635543d0d64e28918">RAIL_IEEE802154_CalibrateIr2p4Ghz</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;                                                uint32_t *imageRejection);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#gac9cc5420014c73fb388dbf4fe2d12487">RAIL_IEEE802154_CalibrateIrSubGhz</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                                                uint32_t *imageRejection);</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#ga84ffa0812fd4bd0707dc88cb8f59fcfe">RAIL_BLE_CalibrateIr</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle,</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;                                   uint32_t *imageRejection);</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;<a class="code" href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a> <a class="code" href="group___calibration___e_f_r32.html#gaed72ec0a781080109529cd665eb6778a">RAIL_CalibrateTemp</a>(<a class="code" href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a> railHandle);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___cal_values__t.html">  368</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_CalValues {</div><div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___cal_values__t.html#a661c7ce933af7f16246c43e17cd3cd9d">  369</a></span>&#160;  uint32_t <a class="code" href="struct_r_a_i_l___cal_values__t.html#a661c7ce933af7f16246c43e17cd3cd9d">imageRejection</a>; </div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;} <a class="code" href="struct_r_a_i_l___cal_values__t.html">RAIL_CalValues_t</a>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="group___calibration___e_f_r32.html#gac97b7693833c99fd36c932875587b288">  378</a></span>&#160;<span class="preprocessor">#define RAIL_CALVALUES_UNINIT (RAIL_CalValues_t){ \</span></div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;<span class="preprocessor">    RAIL_CAL_INVALID_VALUE,                       \</span></div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160; <span class="comment">// end of group Calibration_EFR32</span></div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;<span class="comment">// Diagnostic</span></div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="group___diagnostic___e_f_r32.html#ga0f4031ddf7c4609dab78940d3680c531">  405</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> int16_t <a class="code" href="group___diagnostic___e_f_r32.html#ga0f4031ddf7c4609dab78940d3680c531">RAIL_FrequencyOffset_t</a>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___diagnostic___e_f_r32.html#gac453ba46510d4abcc60b86d74555cbd8">  411</a></span>&#160;<span class="preprocessor">#define RAIL_FREQUENCY_OFFSET_INVALID ((int16_t)0xFFFF)</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160; <span class="comment">// end of group Diagnostic_EFR32</span></div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;<span class="comment">// Radio Configuration</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="group___radio___configuration___e_f_r32.html#ga718bfc17d26d48090ca378a7d48bd198">  432</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> <span class="keyword">const</span> uint32_t *<a class="code" href="group___radio___configuration___e_f_r32.html#ga718bfc17d26d48090ca378a7d48bd198">RAIL_RadioConfig_t</a>;</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160; <span class="comment">// end of group Radio_Configuration_EFR32</span></div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;<span class="comment">// Transmit</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">  456</a></span>&#160;<span class="comment"></span><span class="keyword">typedef</span> uint8_t <a class="code" href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">RAIL_TxPowerLevel_t</a>;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga385fc39401ebb53ccd19c77f4824c0d5">  462</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_LP_MAX     (7U)</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gafba3a28cf5d2066bdb25a4bdf491c299">  467</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_HP_MAX     (252U)</span></div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gadda85ec3f0d62e8705757f6186f253a9">  472</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_SUBGIG_MAX (248U)</span></div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;</div><div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga3727c23c642b51f917929159794871b2">  477</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_LP_MIN     (1U)</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga7dd99eb9ab39a8f6d577f7db387b7ad3">  482</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_HP_MIN     (0U)</span></div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;</div><div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga72355fabca49f83dc3ce299f7c433b14">  487</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_SUBGIG_MIN (0U)</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;</div><div class="line"><a name="l00492"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gabba4752575f8f70cd7092a50e60b6540">  492</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_LEVEL_INVALID (255U)</span></div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#gaee32825f3105d9af8ef2d9892a6950cb">  502</a></span>&#160;<a class="code" href="rail__types_8h.html#af699509de8da8916438386180ccead3f">RAIL_ENUM</a>(<a class="code" href="group___p_a___e_f_r32.html#gaee32825f3105d9af8ef2d9892a6950cb">RAIL_TxPowerMode_t</a>) {</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba">  504</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba">RAIL_TX_POWER_MODE_2P4_HP</a>,</div><div class="line"><a name="l00506"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f">  506</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f">RAIL_TX_POWER_MODE_2P4_LP</a>,</div><div class="line"><a name="l00508"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d">  508</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d">RAIL_TX_POWER_MODE_SUBGIG</a>,</div><div class="line"><a name="l00510"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cbadd34782d8f9c14a7d301a706d4698901">  510</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cbadd34782d8f9c14a7d301a706d4698901">RAIL_TX_POWER_MODE_NONE</a>,</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;};</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="preprocessor">#ifndef DOXYGEN_SHOULD_SKIP_THIS</span></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment">// Self-referencing defines minimize compiler complaints when using RAIL_ENUM</span></div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_MODE_2P4_HP ((RAIL_TxPowerMode_t) RAIL_TX_POWER_MODE_2P4_HP)</span></div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_MODE_2P4_LP ((RAIL_TxPowerMode_t) RAIL_TX_POWER_MODE_2P4_LP)</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_MODE_SUBGIG ((RAIL_TxPowerMode_t) RAIL_TX_POWER_MODE_SUBGIG)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_MODE_NONE   ((RAIL_TxPowerMode_t) RAIL_TX_POWER_MODE_NONE)</span></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="preprocessor">#endif//DOXYGEN_SHOULD_SKIP_THIS</span></div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;</div><div class="line"><a name="l00528"></a><span class="lineno"><a class="line" href="group___p_a___e_f_r32.html#ga5e4f6e8eb94b39bdf734d6248fbf94c8">  528</a></span>&#160;<span class="preprocessor">#define RAIL_TX_POWER_MODE_NAMES { \</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="preprocessor">    &quot;RAIL_TX_POWER_MODE_2P4_HP&quot;,   \</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="preprocessor">    &quot;RAIL_TX_POWER_MODE_2P4_LP&quot;,   \</span></div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="preprocessor">    &quot;RAIL_TX_POWER_MODE_SUBGIG&quot;,   \</span></div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="preprocessor">    &quot;RAIL_TX_POWER_MODE_NONE&quot;      \</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="preprocessor">}</span></div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___tx_power_config__t.html">  540</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_TxPowerConfig {</div><div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___tx_power_config__t.html#a1ae6e94653d3319ad3ba30f2601ca031">  542</a></span>&#160;  <a class="code" href="group___p_a___e_f_r32.html#gaee32825f3105d9af8ef2d9892a6950cb">RAIL_TxPowerMode_t</a> <a class="code" href="struct_r_a_i_l___tx_power_config__t.html#a1ae6e94653d3319ad3ba30f2601ca031">mode</a>;</div><div class="line"><a name="l00547"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___tx_power_config__t.html#a92c371ab9613ce36bfa8b9f616cd294d">  547</a></span>&#160;  uint16_t <a class="code" href="struct_r_a_i_l___tx_power_config__t.html#a92c371ab9613ce36bfa8b9f616cd294d">voltage</a>;</div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___tx_power_config__t.html#a67f1bbf4a2c3591048536b4925708d98">  549</a></span>&#160;  uint16_t <a class="code" href="struct_r_a_i_l___tx_power_config__t.html#a67f1bbf4a2c3591048536b4925708d98">rampTime</a>;</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;} <a class="code" href="struct_r_a_i_l___tx_power_config__t.html">RAIL_TxPowerConfig_t</a>;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160; <span class="comment">// end of group PA_EFR32</span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">// PTI</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00569"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">  569</a></span>&#160;<span class="comment"></span><a class="code" href="rail__types_8h.html#af699509de8da8916438386180ccead3f">RAIL_ENUM</a>(<a class="code" href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">RAIL_PtiMode_t</a>) {</div><div class="line"><a name="l00571"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2a0f303d69f25d86290675596113697a46">  571</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2a0f303d69f25d86290675596113697a46">RAIL_PTI_MODE_DISABLED</a>,</div><div class="line"><a name="l00573"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ae3f59b874faecc2ffb569af152ede3df">  573</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ae3f59b874faecc2ffb569af152ede3df">RAIL_PTI_MODE_SPI</a>,</div><div class="line"><a name="l00575"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ad234c120e1441a2620ea81ec8ba86ecf">  575</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ad234c120e1441a2620ea81ec8ba86ecf">RAIL_PTI_MODE_UART</a>,</div><div class="line"><a name="l00577"></a><span class="lineno"><a class="line" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2af75b5610ea9315df4738ca90dacb9145">  577</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2af75b5610ea9315df4738ca90dacb9145">RAIL_PTI_MODE_UART_ONEWIRE</a>,</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;};</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="preprocessor">#ifndef DOXYGEN_SHOULD_SKIP_THIS</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">// Self-referencing defines minimize compiler complaints when using RAIL_ENUM</span></div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="preprocessor">#define RAIL_PTI_MODE_DISABLED     ((RAIL_PtiMode_t) RAIL_PTI_MODE_DISABLED)</span></div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="preprocessor">#define RAIL_PTI_MODE_SPI          ((RAIL_PtiMode_t) RAIL_PTI_MODE_SPI)</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="preprocessor">#define RAIL_PTI_MODE_UART         ((RAIL_PtiMode_t) RAIL_PTI_MODE_UART)</span></div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="preprocessor">#define RAIL_PTI_MODE_UART_ONEWIRE ((RAIL_PtiMode_t) RAIL_PTI_MODE_UART_ONEWIRE)</span></div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="preprocessor">#endif//DOXYGEN_SHOULD_SKIP_THIS</span></div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html">  592</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_PtiConfig {</div><div class="line"><a name="l00594"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a357f1510d1553227288b93c6dfcc8bb9">  594</a></span>&#160;  <a class="code" href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">RAIL_PtiMode_t</a> <a class="code" href="struct_r_a_i_l___pti_config__t.html#a357f1510d1553227288b93c6dfcc8bb9">mode</a>;</div><div class="line"><a name="l00596"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a8e373e48de02520fb4030b660e8dc5b3">  596</a></span>&#160;  uint32_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#a8e373e48de02520fb4030b660e8dc5b3">baud</a>;</div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a729f48843039493484cfb78f5cc120cf">  598</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#a729f48843039493484cfb78f5cc120cf">doutLoc</a>;</div><div class="line"><a name="l00600"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a3d6d05c511dcd2d217b070611fd79086">  600</a></span>&#160;  GPIO_Port_TypeDef <a class="code" href="struct_r_a_i_l___pti_config__t.html#a3d6d05c511dcd2d217b070611fd79086">doutPort</a>;</div><div class="line"><a name="l00602"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#ab7888d07537366f8496b5a4970c3cc5f">  602</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#ab7888d07537366f8496b5a4970c3cc5f">doutPin</a>;</div><div class="line"><a name="l00604"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#ade51ab1741c191e3c5bf6fb873379d10">  604</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#ade51ab1741c191e3c5bf6fb873379d10">dclkLoc</a>;</div><div class="line"><a name="l00606"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a043f5e1562397678bd36df2ab383c16f">  606</a></span>&#160;  GPIO_Port_TypeDef <a class="code" href="struct_r_a_i_l___pti_config__t.html#a043f5e1562397678bd36df2ab383c16f">dclkPort</a>;</div><div class="line"><a name="l00608"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#ae4f272e76dd2dbd73fbc094d07ad7809">  608</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#ae4f272e76dd2dbd73fbc094d07ad7809">dclkPin</a>;</div><div class="line"><a name="l00610"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a7ce5f2afd247264334f97594c8fab590">  610</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#a7ce5f2afd247264334f97594c8fab590">dframeLoc</a>;</div><div class="line"><a name="l00612"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#a1a4ed190b24efa9535112e2fd0313912">  612</a></span>&#160;  GPIO_Port_TypeDef <a class="code" href="struct_r_a_i_l___pti_config__t.html#a1a4ed190b24efa9535112e2fd0313912">dframePort</a>;</div><div class="line"><a name="l00614"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___pti_config__t.html#abae5aba8eaa90f3ea9203a3aa6f550ef">  614</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___pti_config__t.html#abae5aba8eaa90f3ea9203a3aa6f550ef">dframePin</a>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;} <a class="code" href="struct_r_a_i_l___pti_config__t.html">RAIL_PtiConfig_t</a>;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160; <span class="comment">// end of group PTI_EFR32</span></div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment">// Antenna Control</span></div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment">// -----------------------------------------------------------------------------</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="group___antenna___control___e_f_r32.html#ga58357fe4a8c80ee177c52ef4a2e0388b">  633</a></span>&#160;<span class="comment"></span><a class="code" href="rail__types_8h.html#af699509de8da8916438386180ccead3f">RAIL_ENUM</a>(<a class="code" href="group___antenna___control___e_f_r32.html#ga58357fe4a8c80ee177c52ef4a2e0388b">RAIL_AntennaSel_t</a>) {</div><div class="line"><a name="l00635"></a><span class="lineno"><a class="line" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba201cf60d382e145738c3c0fd0b3545e9">  635</a></span>&#160;  <a class="code" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba201cf60d382e145738c3c0fd0b3545e9">RAIL_ANTENNA_0</a> = 0,</div><div class="line"><a name="l00637"></a><span class="lineno"><a class="line" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba9aea1298af5e7f700d85153a2e21ee13">  637</a></span>&#160;  <a class="code" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba9aea1298af5e7f700d85153a2e21ee13">RAIL_ANTENNA_1</a> = 1,</div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba39089f1cc04a3b84a18c2f9f7a4221ae">  639</a></span>&#160;  <a class="code" href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba39089f1cc04a3b84a18c2f9f7a4221ae">RAIL_ANTENNA_AUTO</a> = 255,</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;};</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">#ifndef DOXYGEN_SHOULD_SKIP_THIS</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">// Self-referencing defines minimize compiler complaints when using RAIL_ENUM</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">#define RAIL_ANTENNA_0    ((RAIL_AntennaSel_t) RAIL_ANTENNA_0)</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">#define RAIL_ANTENNA_1    ((RAIL_AntennaSel_t) RAIL_ANTENNA_1)</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">#define RAIL_ANTENNA_AUTO ((RAIL_AntennaSel_t) RAIL_ANTENNA_AUTO)</span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;<span class="preprocessor">#endif//DOXYGEN_SHOULD_SKIP_THIS</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00653"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html">  653</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>RAIL_AntennaConfig {</div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a741fdb18b829741e2a41fa757264c864">  655</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a741fdb18b829741e2a41fa757264c864">ant0PinEn</a>;</div><div class="line"><a name="l00657"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a7035c6434cf88a521a3c4db5b365fe0a">  657</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a7035c6434cf88a521a3c4db5b365fe0a">ant1PinEn</a>;</div><div class="line"><a name="l00659"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a9fa62cab58fbb49f9b279f92450a7feb">  659</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a9fa62cab58fbb49f9b279f92450a7feb">ant0Loc</a>;</div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#ad94c14dad9002993237aa4f5c7f465e1">  661</a></span>&#160;  GPIO_Port_TypeDef <a class="code" href="struct_r_a_i_l___antenna_config__t.html#ad94c14dad9002993237aa4f5c7f465e1">ant0Port</a>;</div><div class="line"><a name="l00663"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a56d1b6a8fcb95629e6f9c63a65c09cb8">  663</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a56d1b6a8fcb95629e6f9c63a65c09cb8">ant0Pin</a>;</div><div class="line"><a name="l00665"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a4cd2ec932b491a2446e9fa89b9d3d58a">  665</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a4cd2ec932b491a2446e9fa89b9d3d58a">ant1Loc</a>;</div><div class="line"><a name="l00667"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a3b64de8127dae4e5eb2b93621c9c0acf">  667</a></span>&#160;  GPIO_Port_TypeDef <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a3b64de8127dae4e5eb2b93621c9c0acf">ant1Port</a>;</div><div class="line"><a name="l00669"></a><span class="lineno"><a class="line" href="struct_r_a_i_l___antenna_config__t.html#a83ffaa5685071dce63a8425e8518a23b">  669</a></span>&#160;  uint8_t <a class="code" href="struct_r_a_i_l___antenna_config__t.html#a83ffaa5685071dce63a8425e8518a23b">ant1Pin</a>;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;} <a class="code" href="struct_r_a_i_l___antenna_config__t.html">RAIL_AntennaConfig_t</a>;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160; <span class="comment">// end of group Antenna_Control_EFR32</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment"> * Calibration Structures</span></div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment"> *****************************************************************************/</span></div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="preprocessor">#define RAIL_PACTUNE_IGNORE (255U)</span></div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160; <span class="comment">// end of group Calibration</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment">/******************************************************************************</span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"> * RX Channel Hopping</span></div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"> *****************************************************************************/</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">#define RAIL_CHANNEL_HOPPING_BUFFER_SIZE_PER_CHANNEL (25U)</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="comment">// end of group Rx_Channel_Hopping</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;}</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a9fa62cab58fbb49f9b279f92450a7feb"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a9fa62cab58fbb49f9b279f92450a7feb">RAIL_AntennaConfig_t::ant0Loc</a></div><div class="ttdeci">uint8_t ant0Loc</div><div class="ttdoc">Antenna 0 location for pin/port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00659">rail_chip_specific.h:659</a></div></div>
<div class="ttc" id="group___antenna___control___e_f_r32_html_gga58357fe4a8c80ee177c52ef4a2e0388ba201cf60d382e145738c3c0fd0b3545e9"><div class="ttname"><a href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba201cf60d382e145738c3c0fd0b3545e9">RAIL_ANTENNA_0</a></div><div class="ttdoc">Enum for antenna path 0. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00635">rail_chip_specific.h:635</a></div></div>
<div class="ttc" id="struct_r_a_i_l___config__t_html_a3b1cbe59ed846d62893ca0f0c73c5b3d"><div class="ttname"><a href="struct_r_a_i_l___config__t.html#a3b1cbe59ed846d62893ca0f0c73c5b3d">RAIL_Config_t::buffer</a></div><div class="ttdeci">RAIL_StateBuffer_t buffer</div><div class="ttdoc">A structure for RAIL to maintain its internal state, which must be initialized to all zeros...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00190">rail_chip_specific.h:190</a></div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_gga0076e83c728b4a4416535d3a844dc0e2ae3f59b874faecc2ffb569af152ede3df"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ae3f59b874faecc2ffb569af152ede3df">RAIL_PTI_MODE_SPI</a></div><div class="ttdoc">SPI mode. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00573">rail_chip_specific.h:573</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a8e373e48de02520fb4030b660e8dc5b3"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a8e373e48de02520fb4030b660e8dc5b3">RAIL_PtiConfig_t::baud</a></div><div class="ttdeci">uint32_t baud</div><div class="ttdoc">Output baudrate for PTI in Hz. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00596">rail_chip_specific.h:596</a></div></div>
<div class="ttc" id="rail__types_8h_html_af699509de8da8916438386180ccead3f"><div class="ttname"><a href="rail__types_8h.html#af699509de8da8916438386180ccead3f">RAIL_ENUM</a></div><div class="ttdeci">#define RAIL_ENUM(name)</div><div class="ttdoc">The RAIL library does not use enumerations because the ARM EABI leaves their size ambiguous...</div><div class="ttdef"><b>Definition:</b> <a href="rail__types_8h_source.html#l00037">rail_types.h:37</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gad7845316f73360410f06e6a465a9c4f7"><div class="ttname"><a href="group___calibration___e_f_r32.html#gad7845316f73360410f06e6a465a9c4f7">RAIL_ApplyIrCalibration</a></div><div class="ttdeci">RAIL_Status_t RAIL_ApplyIrCalibration(RAIL_Handle_t railHandle, uint32_t imageRejection)</div><div class="ttdoc">Applies a given image rejection calibration value. </div></div>
<div class="ttc" id="group___events_html_ga1559b73de83c34b15369bd0be4429a45"><div class="ttname"><a href="group___events.html#ga1559b73de83c34b15369bd0be4429a45">RAIL_Events_t</a></div><div class="ttdeci">RAIL_Events_t</div><div class="ttdoc">RAIL events passed to the event callback. </div><div class="ttdef"><b>Definition:</b> <a href="rail__types_8h_source.html#l00492">rail_types.h:492</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_gaee32825f3105d9af8ef2d9892a6950cb"><div class="ttname"><a href="group___p_a___e_f_r32.html#gaee32825f3105d9af8ef2d9892a6950cb">RAIL_TxPowerMode_t</a></div><div class="ttdeci">RAIL_TxPowerMode_t</div><div class="ttdoc">An enumeration of the EFR32 power modes. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00502">rail_chip_specific.h:502</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ggaee32825f3105d9af8ef2d9892a6950cbadd34782d8f9c14a7d301a706d4698901"><div class="ttname"><a href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cbadd34782d8f9c14a7d301a706d4698901">RAIL_TX_POWER_MODE_NONE</a></div><div class="ttdoc">Invalid amplifier Selection. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00510">rail_chip_specific.h:510</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gafbea2dbbd13346e2d4bd6c30dea6977e"><div class="ttname"><a href="group___calibration___e_f_r32.html#gafbea2dbbd13346e2d4bd6c30dea6977e">RAIL_CalibrateIr</a></div><div class="ttdeci">RAIL_Status_t RAIL_CalibrateIr(RAIL_Handle_t railHandle, uint32_t *imageRejection)</div><div class="ttdoc">Runs the image rejection calibration. </div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a56d1b6a8fcb95629e6f9c63a65c09cb8"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a56d1b6a8fcb95629e6f9c63a65c09cb8">RAIL_AntennaConfig_t::ant0Pin</a></div><div class="ttdeci">uint8_t ant0Pin</div><div class="ttdoc">Antenna 0 output GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00663">rail_chip_specific.h:663</a></div></div>
<div class="ttc" id="struct_r_a_i_l___tx_power_config__t_html_a92c371ab9613ce36bfa8b9f616cd294d"><div class="ttname"><a href="struct_r_a_i_l___tx_power_config__t.html#a92c371ab9613ce36bfa8b9f616cd294d">RAIL_TxPowerConfig_t::voltage</a></div><div class="ttdeci">uint16_t voltage</div><div class="ttdoc">Power amplifier supply voltage in mV, generally: DCDC supply ~ 1800 mV (1.8 V) Battery supply ~ 3300 ...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00547">rail_chip_specific.h:547</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a3b64de8127dae4e5eb2b93621c9c0acf"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a3b64de8127dae4e5eb2b93621c9c0acf">RAIL_AntennaConfig_t::ant1Port</a></div><div class="ttdeci">GPIO_Port_TypeDef ant1Port</div><div class="ttdoc">Antenna 1 output GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00667">rail_chip_specific.h:667</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gac9cc5420014c73fb388dbf4fe2d12487"><div class="ttname"><a href="group___calibration___e_f_r32.html#gac9cc5420014c73fb388dbf4fe2d12487">RAIL_IEEE802154_CalibrateIrSubGhz</a></div><div class="ttdeci">RAIL_Status_t RAIL_IEEE802154_CalibrateIrSubGhz(RAIL_Handle_t railHandle, uint32_t *imageRejection)</div><div class="ttdoc">Calibrates image rejection for IEEE 802.15.4 915 MHz and 868 MHz. </div></div>
<div class="ttc" id="rail__chip__specific_8h_html_ab8b9632959bdd26b190a8163987fac95"><div class="ttname"><a href="rail__chip__specific_8h.html#ab8b9632959bdd26b190a8163987fac95">RAIL_SchedulerStateBuffer_t</a></div><div class="ttdeci">uint32_t RAIL_SchedulerStateBuffer_t[RAIL_SCHEDULER_STATE_UINT32_BUFFER_SIZE]</div><div class="ttdoc">A buffer used to store multiprotocol scheduler internal state. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00094">rail_chip_specific.h:94</a></div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_ga0076e83c728b4a4416535d3a844dc0e2"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#ga0076e83c728b4a4416535d3a844dc0e2">RAIL_PtiMode_t</a></div><div class="ttdeci">RAIL_PtiMode_t</div><div class="ttdoc">A channel type enumeration. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00569">rail_chip_specific.h:569</a></div></div>
<div class="ttc" id="struct_r_a_i_l___config__t_html_a2ae7816bc80d9b018f082c44b6f3853c"><div class="ttname"><a href="struct_r_a_i_l___config__t.html#a2ae7816bc80d9b018f082c44b6f3853c">RAIL_Config_t::protocol</a></div><div class="ttdeci">void * protocol</div><div class="ttdoc">A pointer to a protocol-specific state structure allocated in global read-write memory and initialize...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00179">rail_chip_specific.h:179</a></div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_gga0076e83c728b4a4416535d3a844dc0e2af75b5610ea9315df4738ca90dacb9145"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2af75b5610ea9315df4738ca90dacb9145">RAIL_PTI_MODE_UART_ONEWIRE</a></div><div class="ttdoc">9-bit UART mode. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00577">rail_chip_specific.h:577</a></div></div>
<div class="ttc" id="rail__types_8h_html"><div class="ttname"><a href="rail__types_8h.html">rail_types.h</a></div><div class="ttdoc">This file contains the type definitions for RAIL structures, enums, and other types. </div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a357f1510d1553227288b93c6dfcc8bb9"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a357f1510d1553227288b93c6dfcc8bb9">RAIL_PtiConfig_t::mode</a></div><div class="ttdeci">RAIL_PtiMode_t mode</div><div class="ttdoc">Packet Trace mode (UART or SPI) </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00594">rail_chip_specific.h:594</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a1a4ed190b24efa9535112e2fd0313912"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a1a4ed190b24efa9535112e2fd0313912">RAIL_PtiConfig_t::dframePort</a></div><div class="ttdeci">GPIO_Port_TypeDef dframePort</div><div class="ttdoc">Data frame (DFRAME) GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00612">rail_chip_specific.h:612</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a7035c6434cf88a521a3c4db5b365fe0a"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a7035c6434cf88a521a3c4db5b365fe0a">RAIL_AntennaConfig_t::ant1PinEn</a></div><div class="ttdeci">bool ant1PinEn</div><div class="ttdoc">Antenna 1 Pin Enable. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00657">rail_chip_specific.h:657</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_ad94c14dad9002993237aa4f5c7f465e1"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#ad94c14dad9002993237aa4f5c7f465e1">RAIL_AntennaConfig_t::ant0Port</a></div><div class="ttdeci">GPIO_Port_TypeDef ant0Port</div><div class="ttdoc">Antenna 0 output GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00661">rail_chip_specific.h:661</a></div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_gga0076e83c728b4a4416535d3a844dc0e2ad234c120e1441a2620ea81ec8ba86ecf"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2ad234c120e1441a2620ea81ec8ba86ecf">RAIL_PTI_MODE_UART</a></div><div class="ttdoc">UART mode. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00575">rail_chip_specific.h:575</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_ae4f272e76dd2dbd73fbc094d07ad7809"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#ae4f272e76dd2dbd73fbc094d07ad7809">RAIL_PtiConfig_t::dclkPin</a></div><div class="ttdeci">uint8_t dclkPin</div><div class="ttdoc">Data clock (DCLK) GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00608">rail_chip_specific.h:608</a></div></div>
<div class="ttc" id="group___antenna___control___e_f_r32_html_gga58357fe4a8c80ee177c52ef4a2e0388ba39089f1cc04a3b84a18c2f9f7a4221ae"><div class="ttname"><a href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba39089f1cc04a3b84a18c2f9f7a4221ae">RAIL_ANTENNA_AUTO</a></div><div class="ttdoc">Enum for antenna path auto. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00639">rail_chip_specific.h:639</a></div></div>
<div class="ttc" id="struct_r_a_i_l___cal_values__t_html_a661c7ce933af7f16246c43e17cd3cd9d"><div class="ttname"><a href="struct_r_a_i_l___cal_values__t.html#a661c7ce933af7f16246c43e17cd3cd9d">RAIL_CalValues_t::imageRejection</a></div><div class="ttdeci">uint32_t imageRejection</div><div class="ttdoc">An Image Rejection (IR) calibration value. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00369">rail_chip_specific.h:369</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a4cd2ec932b491a2446e9fa89b9d3d58a"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a4cd2ec932b491a2446e9fa89b9d3d58a">RAIL_AntennaConfig_t::ant1Loc</a></div><div class="ttdeci">uint8_t ant1Loc</div><div class="ttdoc">Antenna 1 location for pin/port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00665">rail_chip_specific.h:665</a></div></div>
<div class="ttc" id="struct_r_a_i_l_sched___config__t_html"><div class="ttname"><a href="struct_r_a_i_l_sched___config__t.html">RAILSched_Config_t</a></div><div class="ttdoc">A multiprotocol scheduler configuration and internal state. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00104">rail_chip_specific.h:104</a></div></div>
<div class="ttc" id="group___p_t_i___e_f_r32_html_gga0076e83c728b4a4416535d3a844dc0e2a0f303d69f25d86290675596113697a46"><div class="ttname"><a href="group___p_t_i___e_f_r32.html#gga0076e83c728b4a4416535d3a844dc0e2a0f303d69f25d86290675596113697a46">RAIL_PTI_MODE_DISABLED</a></div><div class="ttdoc">Turn PTI off entirely. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00571">rail_chip_specific.h:571</a></div></div>
<div class="ttc" id="group___general_html_gae0d330e2daabbf1988161b4bba1ddef3"><div class="ttname"><a href="group___general.html#gae0d330e2daabbf1988161b4bba1ddef3">RAIL_Status_t</a></div><div class="ttdeci">RAIL_Status_t</div><div class="ttdoc">A status returned by many RAIL API calls indicating their success or failure. </div><div class="ttdef"><b>Definition:</b> <a href="rail__types_8h_source.html#l00092">rail_types.h:92</a></div></div>
<div class="ttc" id="group___general_html_gade1c256898a301054e34aeee015a3582"><div class="ttname"><a href="group___general.html#gade1c256898a301054e34aeee015a3582">RAIL_Handle_t</a></div><div class="ttdeci">void * RAIL_Handle_t</div><div class="ttdoc">A handle of a RAIL instance, as returned from RAIL_Init(). </div><div class="ttdef"><b>Definition:</b> <a href="rail__types_8h_source.html#l00085">rail_types.h:85</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d"><div class="ttname"><a href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba6b59de3cb3ac1f64a9eb7e56a311a38d">RAIL_TX_POWER_MODE_SUBGIG</a></div><div class="ttdoc">SubGig amplifier, up to 20 dBm, raw values: 0-248. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00508">rail_chip_specific.h:508</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_abae5aba8eaa90f3ea9203a3aa6f550ef"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#abae5aba8eaa90f3ea9203a3aa6f550ef">RAIL_PtiConfig_t::dframePin</a></div><div class="ttdeci">uint8_t dframePin</div><div class="ttdoc">Data frame (DFRAME) GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00614">rail_chip_specific.h:614</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a043f5e1562397678bd36df2ab383c16f"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a043f5e1562397678bd36df2ab383c16f">RAIL_PtiConfig_t::dclkPort</a></div><div class="ttdeci">GPIO_Port_TypeDef dclkPort</div><div class="ttdoc">Data clock (DCLK) GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00606">rail_chip_specific.h:606</a></div></div>
<div class="ttc" id="struct_r_a_i_l___tx_power_config__t_html"><div class="ttname"><a href="struct_r_a_i_l___tx_power_config__t.html">RAIL_TxPowerConfig_t</a></div><div class="ttdoc">A structure containing values used to initialize the power amplifiers. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00540">rail_chip_specific.h:540</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_ga0d817fdf760d1b7635543d0d64e28918"><div class="ttname"><a href="group___calibration___e_f_r32.html#ga0d817fdf760d1b7635543d0d64e28918">RAIL_IEEE802154_CalibrateIr2p4Ghz</a></div><div class="ttdeci">RAIL_Status_t RAIL_IEEE802154_CalibrateIr2p4Ghz(RAIL_Handle_t railHandle, uint32_t *imageRejection)</div><div class="ttdoc">Calibrates image rejection for IEEE 802.15.4 2.4 GHz. </div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_gaed72ec0a781080109529cd665eb6778a"><div class="ttname"><a href="group___calibration___e_f_r32.html#gaed72ec0a781080109529cd665eb6778a">RAIL_CalibrateTemp</a></div><div class="ttdeci">RAIL_Status_t RAIL_CalibrateTemp(RAIL_Handle_t railHandle)</div><div class="ttdoc">Runs the temperature calibration. </div></div>
<div class="ttc" id="group___antenna___control___e_f_r32_html_ga58357fe4a8c80ee177c52ef4a2e0388b"><div class="ttname"><a href="group___antenna___control___e_f_r32.html#ga58357fe4a8c80ee177c52ef4a2e0388b">RAIL_AntennaSel_t</a></div><div class="ttdeci">RAIL_AntennaSel_t</div><div class="ttdoc">Antenna path Selection enumeration. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00633">rail_chip_specific.h:633</a></div></div>
<div class="ttc" id="group___radio___configuration___e_f_r32_html_ga718bfc17d26d48090ca378a7d48bd198"><div class="ttname"><a href="group___radio___configuration___e_f_r32.html#ga718bfc17d26d48090ca378a7d48bd198">RAIL_RadioConfig_t</a></div><div class="ttdeci">const uint32_t * RAIL_RadioConfig_t</div><div class="ttdoc">The radio configuration structure. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00432">rail_chip_specific.h:432</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a7ce5f2afd247264334f97594c8fab590"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a7ce5f2afd247264334f97594c8fab590">RAIL_PtiConfig_t::dframeLoc</a></div><div class="ttdeci">uint8_t dframeLoc</div><div class="ttdoc">Data frame (DFRAME) location for pin/port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00610">rail_chip_specific.h:610</a></div></div>
<div class="ttc" id="struct_r_a_i_l___cal_values__t_html"><div class="ttname"><a href="struct_r_a_i_l___cal_values__t.html">RAIL_CalValues_t</a></div><div class="ttdoc">A calibration value structure. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00368">rail_chip_specific.h:368</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a3d6d05c511dcd2d217b070611fd79086"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a3d6d05c511dcd2d217b070611fd79086">RAIL_PtiConfig_t::doutPort</a></div><div class="ttdeci">GPIO_Port_TypeDef doutPort</div><div class="ttdoc">Data output (DOUT) GPIO port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00600">rail_chip_specific.h:600</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html">RAIL_AntennaConfig_t</a></div><div class="ttdoc">A configuration for antenna selection. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00653">rail_chip_specific.h:653</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a741fdb18b829741e2a41fa757264c864"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a741fdb18b829741e2a41fa757264c864">RAIL_AntennaConfig_t::ant0PinEn</a></div><div class="ttdeci">bool ant0PinEn</div><div class="ttdoc">Antenna 0 Pin Enable. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00655">rail_chip_specific.h:655</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba"><div class="ttname"><a href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba2516560d659c6560e761f5611b6e0dba">RAIL_TX_POWER_MODE_2P4_HP</a></div><div class="ttdoc">High-power amplifier, up to 20 dBm, raw values: 0-252. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00504">rail_chip_specific.h:504</a></div></div>
<div class="ttc" id="group___calibration___e_f_r32_html_ga84ffa0812fd4bd0707dc88cb8f59fcfe"><div class="ttname"><a href="group___calibration___e_f_r32.html#ga84ffa0812fd4bd0707dc88cb8f59fcfe">RAIL_BLE_CalibrateIr</a></div><div class="ttdeci">RAIL_Status_t RAIL_BLE_CalibrateIr(RAIL_Handle_t railHandle, uint32_t *imageRejection)</div><div class="ttdoc">Calibrates image rejection for Bluetooth Low Energy. </div></div>
<div class="ttc" id="group___diagnostic___e_f_r32_html_ga0f4031ddf7c4609dab78940d3680c531"><div class="ttname"><a href="group___diagnostic___e_f_r32.html#ga0f4031ddf7c4609dab78940d3680c531">RAIL_FrequencyOffset_t</a></div><div class="ttdeci">int16_t RAIL_FrequencyOffset_t</div><div class="ttdoc">Chip-specific type that represents the number of Frequency Offset units. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00405">rail_chip_specific.h:405</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f"><div class="ttname"><a href="group___p_a___e_f_r32.html#ggaee32825f3105d9af8ef2d9892a6950cba4389b6e0c999726991d09d66e4a0c57f">RAIL_TX_POWER_MODE_2P4_LP</a></div><div class="ttdoc">Low-power amplifier, up to 0 dBm, raw values: 1-7. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00506">rail_chip_specific.h:506</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_ade51ab1741c191e3c5bf6fb873379d10"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#ade51ab1741c191e3c5bf6fb873379d10">RAIL_PtiConfig_t::dclkLoc</a></div><div class="ttdeci">uint8_t dclkLoc</div><div class="ttdoc">Data clock (DCLK) location for pin/port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00604">rail_chip_specific.h:604</a></div></div>
<div class="ttc" id="group___antenna___control___e_f_r32_html_gga58357fe4a8c80ee177c52ef4a2e0388ba9aea1298af5e7f700d85153a2e21ee13"><div class="ttname"><a href="group___antenna___control___e_f_r32.html#gga58357fe4a8c80ee177c52ef4a2e0388ba9aea1298af5e7f700d85153a2e21ee13">RAIL_ANTENNA_1</a></div><div class="ttdoc">Enum for antenna path 1. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00637">rail_chip_specific.h:637</a></div></div>
<div class="ttc" id="struct_r_a_i_l___tx_power_config__t_html_a1ae6e94653d3319ad3ba30f2601ca031"><div class="ttname"><a href="struct_r_a_i_l___tx_power_config__t.html#a1ae6e94653d3319ad3ba30f2601ca031">RAIL_TxPowerConfig_t::mode</a></div><div class="ttdeci">RAIL_TxPowerMode_t mode</div><div class="ttdoc">TX power mode. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00542">rail_chip_specific.h:542</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_ab7888d07537366f8496b5a4970c3cc5f"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#ab7888d07537366f8496b5a4970c3cc5f">RAIL_PtiConfig_t::doutPin</a></div><div class="ttdeci">uint8_t doutPin</div><div class="ttdoc">Data output (DOUT) GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00602">rail_chip_specific.h:602</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html_a729f48843039493484cfb78f5cc120cf"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html#a729f48843039493484cfb78f5cc120cf">RAIL_PtiConfig_t::doutLoc</a></div><div class="ttdeci">uint8_t doutLoc</div><div class="ttdoc">Data output (DOUT) location for pin/port. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00598">rail_chip_specific.h:598</a></div></div>
<div class="ttc" id="struct_r_a_i_l___config__t_html"><div class="ttname"><a href="struct_r_a_i_l___config__t.html">RAIL_Config_t</a></div><div class="ttdoc">RAIL configuration and internal state structure. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00162">rail_chip_specific.h:162</a></div></div>
<div class="ttc" id="struct_r_a_i_l___antenna_config__t_html_a83ffaa5685071dce63a8425e8518a23b"><div class="ttname"><a href="struct_r_a_i_l___antenna_config__t.html#a83ffaa5685071dce63a8425e8518a23b">RAIL_AntennaConfig_t::ant1Pin</a></div><div class="ttdeci">uint8_t ant1Pin</div><div class="ttdoc">Antenna 1 output GPIO pin. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00669">rail_chip_specific.h:669</a></div></div>
<div class="ttc" id="rail__chip__specific_8h_html_a2e1d2cb24822c99e057532d0fa4fdc29"><div class="ttname"><a href="rail__chip__specific_8h.html#a2e1d2cb24822c99e057532d0fa4fdc29">RAIL_StateBuffer_t</a></div><div class="ttdeci">uint32_t RAIL_StateBuffer_t[RAIL_STATE_UINT32_BUFFER_SIZE]</div><div class="ttdoc">A buffer to store RAIL internal state. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00152">rail_chip_specific.h:152</a></div></div>
<div class="ttc" id="group___p_a___e_f_r32_html_ga37838bfd8f434aade272985edd3b745d"><div class="ttname"><a href="group___p_a___e_f_r32.html#ga37838bfd8f434aade272985edd3b745d">RAIL_TxPowerLevel_t</a></div><div class="ttdeci">uint8_t RAIL_TxPowerLevel_t</div><div class="ttdoc">Raw power levels used directly by the RAIL_Get/SetTxPower API where a higher numerical value correspo...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00456">rail_chip_specific.h:456</a></div></div>
<div class="ttc" id="struct_r_a_i_l_sched___config__t_html_a3c885ceebfa3614a0cb5cdb2b5f5aecd"><div class="ttname"><a href="struct_r_a_i_l_sched___config__t.html#a3c885ceebfa3614a0cb5cdb2b5f5aecd">RAILSched_Config_t::buffer</a></div><div class="ttdeci">RAIL_SchedulerStateBuffer_t buffer</div><div class="ttdoc">An internal state buffer. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00105">rail_chip_specific.h:105</a></div></div>
<div class="ttc" id="struct_r_a_i_l___tx_power_config__t_html_a67f1bbf4a2c3591048536b4925708d98"><div class="ttname"><a href="struct_r_a_i_l___tx_power_config__t.html#a67f1bbf4a2c3591048536b4925708d98">RAIL_TxPowerConfig_t::rampTime</a></div><div class="ttdeci">uint16_t rampTime</div><div class="ttdoc">The amount of time to spend ramping for TX in uS. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00549">rail_chip_specific.h:549</a></div></div>
<div class="ttc" id="struct_r_a_i_l___pti_config__t_html"><div class="ttname"><a href="struct_r_a_i_l___pti_config__t.html">RAIL_PtiConfig_t</a></div><div class="ttdoc">A configuration for PTI. </div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00592">rail_chip_specific.h:592</a></div></div>
<div class="ttc" id="struct_r_a_i_l___config__t_html_a1cf1702c14e50199ba70593956cc6bc2"><div class="ttname"><a href="struct_r_a_i_l___config__t.html#a1cf1702c14e50199ba70593956cc6bc2">RAIL_Config_t::scheduler</a></div><div class="ttdeci">RAILSched_Config_t * scheduler</div><div class="ttdoc">A pointer to a RAIL scheduler state object allocated in global read-write memory and initialized to a...</div><div class="ttdef"><b>Definition:</b> <a href="rail__chip__specific_8h_source.html#l00185">rail_chip_specific.h:185</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_99570405f99daf86416ffaed27b0cf5c.html">chip</a></li><li class="navelem"><a class="el" href="dir_b303b20dad097fa47ed5c4c8c8f91c06.html">efr32</a></li><li class="navelem"><a class="el" href="dir_b4d03df67cd8d62fd34e8c894d32b943.html">efr32xg1x</a></li><li class="navelem"><a class="el" href="rail__chip__specific_8h.html">rail_chip_specific.h</a></li>
    <li class="footer">Generated on Thu Apr 25 2019 15:16:57 for RAIL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
