

================================================================
== Vivado HLS Report for 'scaled_fixed2ieee'
================================================================
* Date:           Sun Jul 15 14:57:52 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        svr-vivado-hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.537|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   19|   27|   19|   27|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+-----+-----+----------+-----------+-----------+-------+----------+
        |- Loop 1  |    9|    9|         3|          -|          -|      3|    no    |
        |- Loop 2  |    4|    4|         1|          -|          -|      4|    no    |
        |- Loop 3  |    2|    9|         2|          -|          -| 1 ~ 4 |    no    |
        +----------+-----+-----+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
	5  / (exitcond1)
3 --> 
	4  / true
4 --> 
	2  / true
5 --> 
	5  / (!exitcond)
	6  / (exitcond)
6 --> 
	7  / true
7 --> 
	6  / (!tmp_37 & tmp_5)
	8  / (tmp_37) | (!tmp_5)
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_bits_2_V = alloca i32"   --->   Operation 9 'alloca' 'out_bits_2_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_bits_2_V_1 = alloca i32"   --->   Operation 10 'alloca' 'out_bits_2_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%out_bits_2_V_2 = alloca i32"   --->   Operation 11 'alloca' 'out_bits_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%prescale_read = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %prescale)"   --->   Operation 12 'read' 'prescale_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_V_read = call i63 @_ssdm_op_Read.ap_auto.i63(i63 %in_V)"   --->   Operation 13 'read' 'in_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.76ns)   --->   "br label %.preheader" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:422]   --->   Operation 14 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.65>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%i = phi i2 [ 0, %.preheader.preheader ], [ %i_2, %.preheader.backedge ]"   --->   Operation 15 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%out_bits_2_V_load = load i32* %out_bits_2_V"   --->   Operation 16 'load' 'out_bits_2_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%out_bits_2_V_1_load = load i32* %out_bits_2_V_1"   --->   Operation 17 'load' 'out_bits_2_V_1_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%out_bits_2_V_2_load = load i32* %out_bits_2_V_2"   --->   Operation 18 'load' 'out_bits_2_V_2_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.95ns)   --->   "%exitcond1 = icmp eq i2 %i, -1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:422]   --->   Operation 19 'icmp' 'exitcond1' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)"   --->   Operation 20 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.56ns)   --->   "%i_2 = add i2 %i, 1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:422]   --->   Operation 21 'add' 'i_2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %1, label %0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:422]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = call i6 @_ssdm_op_BitConcatenate.i6.i2.i4(i2 %i, i4 0)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:423]   --->   Operation 23 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%Hi_assign = sub i6 -2, %tmp_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:423]   --->   Operation 24 'sub' 'Hi_assign' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.82ns)   --->   "%Lo_assign = sub i6 -17, %tmp_s" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 25 'sub' 'Lo_assign' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.42ns)   --->   "%tmp_21 = icmp ugt i6 %Lo_assign, %Hi_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 26 'icmp' 'tmp_21' <Predicate = (!exitcond1)> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%tmp_24 = sub i6 -2, %Lo_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 27 'sub' 'tmp_24' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%c_3 = alloca i32"   --->   Operation 28 'alloca' 'c_3' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%c_3_1 = alloca i32"   --->   Operation 29 'alloca' 'c_3_1' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%c_3_2 = alloca i32"   --->   Operation 30 'alloca' 'c_3_2' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%c_3_3 = alloca i32"   --->   Operation 31 'alloca' 'c_3_3' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i63 %in_V_read to i15" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:428]   --->   Operation 32 'trunc' 'tmp_20' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp = call i16 @_ssdm_op_BitConcatenate.i16.i15.i1(i15 %tmp_20, i1 true)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:429]   --->   Operation 33 'bitconcatenate' 'tmp' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_28 = call i32 @_ssdm_op_PartSet.i32.i32.i16.i32.i32(i32 undef, i16 %tmp, i32 16, i32 31)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:429]   --->   Operation 34 'partset' 'p_Result_28' <Predicate = (exitcond1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.76ns)   --->   "br label %branch8" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:433]   --->   Operation 35 'br' <Predicate = (exitcond1)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 7.53>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_22 = call i63 @llvm.part.select.i63(i63 %in_V_read, i32 62, i32 0)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 36 'partselect' 'tmp_22' <Predicate = (tmp_21)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%tmp_23 = sub i6 %Lo_assign, %Hi_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 37 'sub' 'tmp_23' <Predicate = (tmp_21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.82ns)   --->   "%tmp_25 = sub i6 %Hi_assign, %Lo_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 38 'sub' 'tmp_25' <Predicate = (!tmp_21)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node tmp_29)   --->   "%tmp_26 = select i1 %tmp_21, i6 %tmp_23, i6 %tmp_25" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 39 'select' 'tmp_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_27 = select i1 %tmp_21, i63 %tmp_22, i63 %in_V_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 40 'select' 'tmp_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_28 = select i1 %tmp_21, i6 %tmp_24, i6 %Lo_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 41 'select' 'tmp_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (1.82ns) (out node of the LUT)   --->   "%tmp_29 = sub i6 -2, %tmp_26" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 42 'sub' 'tmp_29' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node tmp_32)   --->   "%tmp_30 = zext i6 %tmp_28 to i63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 43 'zext' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_31 = zext i6 %tmp_29 to i63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 44 'zext' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (4.59ns) (out node of the LUT)   --->   "%tmp_32 = lshr i63 %tmp_27, %tmp_30" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 45 'lshr' 'tmp_32' <Predicate = true> <Delay = 4.59> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%tmp_33 = lshr i63 -1, %tmp_31" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 46 'lshr' 'tmp_33' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (2.94ns) (out node of the LUT)   --->   "%p_Result_s = and i63 %tmp_32, %tmp_33" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 47 'and' 'p_Result_s' <Predicate = true> <Delay = 2.94> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 48 [1/1] (1.81ns)   --->   "switch i2 %i, label %branch2 [
    i2 0, label %branch0
    i2 1, label %branch1
  ]" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 48 'switch' <Predicate = true> <Delay = 1.81>
ST_3 : Operation 49 [1/1] (1.81ns)   --->   "br label %branch0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 49 'br' <Predicate = (i == 1)> <Delay = 1.81>
ST_3 : Operation 50 [1/1] (1.81ns)   --->   "br label %branch0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 50 'br' <Predicate = (i != 0 & i != 1)> <Delay = 1.81>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_36 = trunc i63 %p_Result_s to i16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 51 'trunc' 'tmp_36' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.13>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_Val2_2 = phi i32 [ %out_bits_2_V_1_load, %branch1 ], [ %out_bits_2_V_2_load, %branch2 ], [ %out_bits_2_V_load, %0 ]" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:424]   --->   Operation 52 'phi' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_2 = call i17 @_ssdm_op_BitConcatenate.i17.i16.i1(i16 %tmp_36, i1 true)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:425]   --->   Operation 53 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%out_bits_0_V = call i32 @_ssdm_op_PartSet.i32.i32.i17.i32.i32(i32 %p_Val2_2, i17 %tmp_2, i32 15, i32 31)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:425]   --->   Operation 54 'partset' 'out_bits_0_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.13ns)   --->   "switch i2 %i, label %branch6 [
    i2 0, label %branch0..preheader.backedge_crit_edge
    i2 1, label %branch5
  ]" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:425]   --->   Operation 55 'switch' <Predicate = true> <Delay = 1.13>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "store i32 %out_bits_0_V, i32* %out_bits_2_V_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:425]   --->   Operation 56 'store' <Predicate = (i == 1)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:425]   --->   Operation 57 'br' <Predicate = (i == 1)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "store i32 %out_bits_0_V, i32* %out_bits_2_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:425]   --->   Operation 58 'store' <Predicate = (i == 0)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:425]   --->   Operation 59 'br' <Predicate = (i == 0)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "store i32 %out_bits_0_V, i32* %out_bits_2_V_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:425]   --->   Operation 60 'store' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br label %.preheader.backedge" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:425]   --->   Operation 61 'br' <Predicate = (i != 0 & i != 1)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "br label %.preheader"   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 2> <Delay = 5.35>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%i1 = phi i3 [ 0, %1 ], [ %i_1, %branch8.backedge ]"   --->   Operation 63 'phi' 'i1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (1.13ns)   --->   "%exitcond = icmp eq i3 %i1, -4" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:433]   --->   Operation 64 'icmp' 'exitcond' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 65 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (1.65ns)   --->   "%i_1 = add i3 %i1, 1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:433]   --->   Operation 66 'add' 'i_1' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader3.preheader, label %2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:433]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_35 = trunc i3 %i1 to i2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:433]   --->   Operation 68 'trunc' 'tmp_35' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (1.95ns)   --->   "%p_Val2_30 = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %out_bits_2_V_load, i32 %out_bits_2_V_1_load, i32 %out_bits_2_V_2_load, i32 %p_Result_28, i2 %tmp_35)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:429]   --->   Operation 69 'mux' 'p_Val2_30' <Predicate = (!exitcond)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%p_Result_29 = call i32 @_ssdm_op_PartSelect.i32.i32.i32.i32(i32 %p_Val2_30, i32 31, i32 0) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:434]   --->   Operation 70 'partselect' 'p_Result_29' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (3.39ns)   --->   "%c_0 = call i32 @llvm.cttz.i32(i32 %p_Result_29, i1 true) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_normalize.h:109->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:434]   --->   Operation 71 'cttz' 'c_0' <Predicate = (!exitcond)> <Delay = 3.39> <Core = "CTTZ">   --->   Core 60 'CTTZ' <Latency = 0> <II = 1> <Delay = 3.39> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.30ns)   --->   "switch i2 %tmp_35, label %branch11 [
    i2 0, label %.branch8.backedge_crit_edge
    i2 1, label %branch9
    i2 -2, label %branch10
  ]" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:434]   --->   Operation 72 'switch' <Predicate = (!exitcond)> <Delay = 1.30>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3_3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:434]   --->   Operation 73 'store' <Predicate = (!exitcond & tmp_35 == 2)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:434]   --->   Operation 74 'br' <Predicate = (!exitcond & tmp_35 == 2)> <Delay = 0.00>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3_2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:434]   --->   Operation 75 'store' <Predicate = (!exitcond & tmp_35 == 1)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:434]   --->   Operation 76 'br' <Predicate = (!exitcond & tmp_35 == 1)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:434]   --->   Operation 77 'store' <Predicate = (!exitcond & tmp_35 == 0)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:434]   --->   Operation 78 'br' <Predicate = (!exitcond & tmp_35 == 0)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns)   --->   "store i32 %c_0, i32* %c_3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:434]   --->   Operation 79 'store' <Predicate = (!exitcond & tmp_35 == 3)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "br label %branch8.backedge" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:434]   --->   Operation 80 'br' <Predicate = (!exitcond & tmp_35 == 3)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "br label %branch8"   --->   Operation 81 'br' <Predicate = (!exitcond)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.76ns)   --->   "br label %.preheader3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:440]   --->   Operation 82 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 6 <SV = 3> <Delay = 4.51>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%in_shift = phi i63 [ %in_shift_V, %"operator<<.exit" ], [ %in_V_read, %.preheader3.preheader ]"   --->   Operation 83 'phi' 'in_shift' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%shift = phi i32 [ %shift_2, %"operator<<.exit" ], [ 0, %.preheader3.preheader ]"   --->   Operation 84 'phi' 'shift' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%i2 = phi i3 [ %i_3, %"operator<<.exit" ], [ 0, %.preheader3.preheader ]"   --->   Operation 85 'phi' 'i2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i3.i32(i3 %i2, i32 2)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:440]   --->   Operation 86 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 4, i64 2)"   --->   Operation 87 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 88 [1/1] (1.65ns)   --->   "%i_3 = add i3 %i2, 1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:440]   --->   Operation 88 'add' 'i_3' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (1.76ns)   --->   "br i1 %tmp_37, label %.loopexit_ifconv, label %"operator<<.exit"" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:440]   --->   Operation 89 'br' <Predicate = true> <Delay = 1.76>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%c_3_load = load i32* %c_3"   --->   Operation 90 'load' 'c_3_load' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%c_3_1_load = load i32* %c_3_1"   --->   Operation 91 'load' 'c_3_1_load' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%c_3_2_load = load i32* %c_3_2"   --->   Operation 92 'load' 'c_3_2_load' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%c_3_3_load = load i32* %c_3_3"   --->   Operation 93 'load' 'c_3_3_load' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_38 = trunc i3 %i2 to i2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:440]   --->   Operation 94 'trunc' 'tmp_38' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (1.95ns)   --->   "%sh_assign = call i32 @_ssdm_op_Mux.ap_auto.4i32.i2(i32 %c_3_1_load, i32 %c_3_2_load, i32 %c_3_3_load, i32 %c_3_load, i2 %tmp_38)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:440]   --->   Operation 95 'mux' 'sh_assign' <Predicate = (!tmp_37)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %sh_assign, i32 31)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:442]   --->   Operation 96 'bitselect' 'isNeg' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (2.55ns)   --->   "%tmp_9 = sub nsw i32 0, %sh_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:442]   --->   Operation 97 'sub' 'tmp_9' <Predicate = (!tmp_37)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 4> <Delay = 5.29>
ST_7 : Operation 98 [1/1] (2.55ns)   --->   "%shift_2 = add nsw i32 %sh_assign, %shift" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:441]   --->   Operation 98 'add' 'shift_2' <Predicate = (!tmp_37)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.69ns)   --->   "%sh_assign_1 = select i1 %isNeg, i32 %tmp_9, i32 %sh_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:442]   --->   Operation 99 'select' 'sh_assign_1' <Predicate = (!tmp_37)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1 = zext i32 %sh_assign_1 to i63" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:442]   --->   Operation 100 'zext' 'tmp_1' <Predicate = (!tmp_37)> <Delay = 0.00>
ST_7 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node in_shift_V)   --->   "%tmp_3 = shl i63 %in_shift, %tmp_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:442]   --->   Operation 101 'shl' 'tmp_3' <Predicate = (!tmp_37 & !isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node in_shift_V)   --->   "%tmp_4 = ashr i63 %in_shift, %tmp_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:442]   --->   Operation 102 'ashr' 'tmp_4' <Predicate = (!tmp_37 & isNeg)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.59> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (4.59ns) (out node of the LUT)   --->   "%in_shift_V = select i1 %isNeg, i63 %tmp_4, i63 %tmp_3" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:442]   --->   Operation 103 'select' 'in_shift_V' <Predicate = (!tmp_37)> <Delay = 4.59> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (2.47ns)   --->   "%tmp_5 = icmp eq i32 %sh_assign, 16" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:443]   --->   Operation 104 'icmp' 'tmp_5' <Predicate = (!tmp_37)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (1.76ns)   --->   "br i1 %tmp_5, label %.preheader3, label %.loopexit_ifconv" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:443]   --->   Operation 105 'br' <Predicate = (!tmp_37)> <Delay = 1.76>
ST_7 : Operation 106 [1/1] (2.78ns)   --->   "%tmp_10 = icmp eq i63 %in_V_read, 0" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:452]   --->   Operation 106 'icmp' 'tmp_10' <Predicate = (tmp_37) | (!tmp_5)> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 5> <Delay = 6.03>
ST_8 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%p_Val2_s = phi i63 [ %in_shift, %.preheader3 ], [ %in_shift_V, %"operator<<.exit" ]"   --->   Operation 107 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%shift_1 = phi i32 [ %shift, %.preheader3 ], [ %shift_2, %"operator<<.exit" ]"   --->   Operation 108 'phi' 'shift_1' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (1.54ns)   --->   "%tmp_6 = sub i12 1023, %prescale_read" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:451]   --->   Operation 109 'sub' 'tmp_6' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node newexp)   --->   "%tmp_6_cast = sext i12 %tmp_6 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:451]   --->   Operation 110 'sext' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 111 [1/1] (2.55ns) (out node of the LUT)   --->   "%newexp = sub i32 %tmp_6_cast, %shift_1" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:451]   --->   Operation 111 'sub' 'newexp' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %newexp, i32 31)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:452]   --->   Operation 112 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.97ns)   --->   "%or_cond = or i1 %tmp_40, %tmp_10" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:452]   --->   Operation 113 'or' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_41 = trunc i32 %newexp to i11" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:451]   --->   Operation 114 'trunc' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_31)   --->   "%phitmp2 = call i52 @_ssdm_op_PartSelect.i52.i63.i32.i32(i63 %p_Val2_s, i32 10, i32 61)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:442]   --->   Operation 115 'partselect' 'phitmp2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.95ns) (out node of the LUT)   --->   "%p_Val2_31 = select i1 %or_cond, i52 0, i52 %phitmp2" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:479->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:462]   --->   Operation 116 'select' 'p_Val2_31' <Predicate = true> <Delay = 0.95> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 117 [1/1] (0.69ns)   --->   "%out_exp_V = select i1 %or_cond, i11 0, i11 %tmp_41" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:463]   --->   Operation 117 'select' 'out_exp_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%p_Result_30 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 false, i11 %out_exp_V, i52 %p_Val2_31)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:458->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:465]   --->   Operation 118 'bitconcatenate' 'p_Result_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%result_write_assign = bitcast i64 %p_Result_30 to double" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:475->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:489->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:465]   --->   Operation 119 'bitcast' 'result_write_assign' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "ret double %result_write_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_float_utils.h:466]   --->   Operation 120 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ prescale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
out_bits_2_V        (alloca           ) [ 001110000]
out_bits_2_V_1      (alloca           ) [ 001110000]
out_bits_2_V_2      (alloca           ) [ 001110000]
prescale_read       (read             ) [ 001111111]
in_V_read           (read             ) [ 001111110]
StgValue_14         (br               ) [ 011110000]
i                   (phi              ) [ 001110000]
out_bits_2_V_load   (load             ) [ 000111000]
out_bits_2_V_1_load (load             ) [ 000111000]
out_bits_2_V_2_load (load             ) [ 000111000]
exitcond1           (icmp             ) [ 001110000]
StgValue_20         (speclooptripcount) [ 000000000]
i_2                 (add              ) [ 011110000]
StgValue_22         (br               ) [ 000000000]
tmp_s               (bitconcatenate   ) [ 000000000]
Hi_assign           (sub              ) [ 000100000]
Lo_assign           (sub              ) [ 000100000]
tmp_21              (icmp             ) [ 000100000]
tmp_24              (sub              ) [ 000100000]
c_3                 (alloca           ) [ 000001110]
c_3_1               (alloca           ) [ 000001110]
c_3_2               (alloca           ) [ 000001110]
c_3_3               (alloca           ) [ 000001110]
tmp_20              (trunc            ) [ 000000000]
tmp                 (bitconcatenate   ) [ 000000000]
p_Result_28         (partset          ) [ 000001000]
StgValue_35         (br               ) [ 001111000]
tmp_22              (partselect       ) [ 000000000]
tmp_23              (sub              ) [ 000000000]
tmp_25              (sub              ) [ 000000000]
tmp_26              (select           ) [ 000000000]
tmp_27              (select           ) [ 000000000]
tmp_28              (select           ) [ 000000000]
tmp_29              (sub              ) [ 000000000]
tmp_30              (zext             ) [ 000000000]
tmp_31              (zext             ) [ 000000000]
tmp_32              (lshr             ) [ 000000000]
tmp_33              (lshr             ) [ 000000000]
p_Result_s          (and              ) [ 000000000]
StgValue_48         (switch           ) [ 001110000]
StgValue_49         (br               ) [ 001110000]
StgValue_50         (br               ) [ 001110000]
tmp_36              (trunc            ) [ 000010000]
p_Val2_2            (phi              ) [ 000010000]
tmp_2               (bitconcatenate   ) [ 000000000]
out_bits_0_V        (partset          ) [ 000000000]
StgValue_55         (switch           ) [ 000000000]
StgValue_56         (store            ) [ 000000000]
StgValue_57         (br               ) [ 000000000]
StgValue_58         (store            ) [ 000000000]
StgValue_59         (br               ) [ 000000000]
StgValue_60         (store            ) [ 000000000]
StgValue_61         (br               ) [ 000000000]
StgValue_62         (br               ) [ 011110000]
i1                  (phi              ) [ 000001000]
exitcond            (icmp             ) [ 000001000]
StgValue_65         (speclooptripcount) [ 000000000]
i_1                 (add              ) [ 001001000]
StgValue_67         (br               ) [ 000000000]
tmp_35              (trunc            ) [ 000001000]
p_Val2_30           (mux              ) [ 000000000]
p_Result_29         (partselect       ) [ 000000000]
c_0                 (cttz             ) [ 000000000]
StgValue_72         (switch           ) [ 000000000]
StgValue_73         (store            ) [ 000000000]
StgValue_74         (br               ) [ 000000000]
StgValue_75         (store            ) [ 000000000]
StgValue_76         (br               ) [ 000000000]
StgValue_77         (store            ) [ 000000000]
StgValue_78         (br               ) [ 000000000]
StgValue_79         (store            ) [ 000000000]
StgValue_80         (br               ) [ 000000000]
StgValue_81         (br               ) [ 001001000]
StgValue_82         (br               ) [ 000001110]
in_shift            (phi              ) [ 000000111]
shift               (phi              ) [ 000000111]
i2                  (phi              ) [ 000000100]
tmp_37              (bitselect        ) [ 000000110]
StgValue_87         (speclooptripcount) [ 000000000]
i_3                 (add              ) [ 000001110]
StgValue_89         (br               ) [ 000000111]
c_3_load            (load             ) [ 000000000]
c_3_1_load          (load             ) [ 000000000]
c_3_2_load          (load             ) [ 000000000]
c_3_3_load          (load             ) [ 000000000]
tmp_38              (trunc            ) [ 000000000]
sh_assign           (mux              ) [ 000000010]
isNeg               (bitselect        ) [ 000000010]
tmp_9               (sub              ) [ 000000010]
shift_2             (add              ) [ 000001111]
sh_assign_1         (select           ) [ 000000000]
tmp_1               (zext             ) [ 000000000]
tmp_3               (shl              ) [ 000000000]
tmp_4               (ashr             ) [ 000000000]
in_shift_V          (select           ) [ 000001111]
tmp_5               (icmp             ) [ 000000110]
StgValue_105        (br               ) [ 000001111]
tmp_10              (icmp             ) [ 000000001]
p_Val2_s            (phi              ) [ 000000001]
shift_1             (phi              ) [ 000000001]
tmp_6               (sub              ) [ 000000000]
tmp_6_cast          (sext             ) [ 000000000]
newexp              (sub              ) [ 000000000]
tmp_40              (bitselect        ) [ 000000000]
or_cond             (or               ) [ 000000000]
tmp_41              (trunc            ) [ 000000000]
phitmp2             (partselect       ) [ 000000000]
p_Val2_31           (select           ) [ 000000000]
out_exp_V           (select           ) [ 000000000]
p_Result_30         (bitconcatenate   ) [ 000000000]
result_write_assign (bitcast          ) [ 000000000]
StgValue_120        (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prescale">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prescale"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i63"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i2.i4"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i15.i1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i63"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i16.i1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i32.i32.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i32.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.cttz.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i3.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i52.i63.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i11.i52"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="out_bits_2_V_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_2_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="out_bits_2_V_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_2_V_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="out_bits_2_V_2_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="out_bits_2_V_2/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="c_3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="c_3_1_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_1/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="c_3_2_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_2/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="c_3_3_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c_3_3/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="prescale_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="12" slack="0"/>
<pin id="128" dir="0" index="1" bw="12" slack="0"/>
<pin id="129" dir="1" index="2" bw="12" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="prescale_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="in_V_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="63" slack="0"/>
<pin id="134" dir="0" index="1" bw="63" slack="0"/>
<pin id="135" dir="1" index="2" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_V_read/1 "/>
</bind>
</comp>

<comp id="138" class="1005" name="i_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="2" slack="1"/>
<pin id="140" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="i_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="2" slack="0"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="150" class="1005" name="p_Val2_2_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="152" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_2 (phireg) "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_Val2_2_phi_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="2"/>
<pin id="155" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="32" slack="2"/>
<pin id="157" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="158" dir="0" index="4" bw="32" slack="2"/>
<pin id="159" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_2/4 "/>
</bind>
</comp>

<comp id="161" class="1005" name="i1_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="3" slack="1"/>
<pin id="163" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i1 (phireg) "/>
</bind>
</comp>

<comp id="165" class="1004" name="i1_phi_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="1" slack="1"/>
<pin id="167" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="170" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1/5 "/>
</bind>
</comp>

<comp id="172" class="1005" name="in_shift_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="63" slack="1"/>
<pin id="174" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="in_shift (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="in_shift_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="63" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="63" slack="3"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_shift/6 "/>
</bind>
</comp>

<comp id="182" class="1005" name="shift_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="shift_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="1" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift/6 "/>
</bind>
</comp>

<comp id="194" class="1005" name="i2_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="3" slack="1"/>
<pin id="196" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i2 (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="i2_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="3" slack="0"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="1" slack="1"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i2/6 "/>
</bind>
</comp>

<comp id="205" class="1005" name="p_Val2_s_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="63" slack="2147483647"/>
<pin id="207" dir="1" index="1" bw="63" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_Val2_s_phi_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="63" slack="2"/>
<pin id="210" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="63" slack="1"/>
<pin id="212" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="213" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/8 "/>
</bind>
</comp>

<comp id="215" class="1005" name="shift_1_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="217" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="shift_1 (phireg) "/>
</bind>
</comp>

<comp id="218" class="1004" name="shift_1_phi_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="2"/>
<pin id="220" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="221" dir="0" index="2" bw="32" slack="1"/>
<pin id="222" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="223" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="shift_1/8 "/>
</bind>
</comp>

<comp id="225" class="1004" name="out_bits_2_V_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_2_V_load/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="out_bits_2_V_1_load_load_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_2_V_1_load/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="out_bits_2_V_2_load_load_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="1"/>
<pin id="233" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="out_bits_2_V_2_load/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="exitcond1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="2" slack="0"/>
<pin id="236" dir="0" index="1" bw="1" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="i_2_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="2" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_s_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="6" slack="0"/>
<pin id="248" dir="0" index="1" bw="2" slack="0"/>
<pin id="249" dir="0" index="2" bw="1" slack="0"/>
<pin id="250" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="Hi_assign_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="0" index="1" bw="6" slack="0"/>
<pin id="257" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Hi_assign/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="Lo_assign_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="6" slack="0"/>
<pin id="262" dir="0" index="1" bw="6" slack="0"/>
<pin id="263" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Lo_assign/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="tmp_21_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="6" slack="0"/>
<pin id="268" dir="0" index="1" bw="6" slack="0"/>
<pin id="269" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="tmp_24_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="2" slack="0"/>
<pin id="274" dir="0" index="1" bw="6" slack="0"/>
<pin id="275" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="tmp_20_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="63" slack="1"/>
<pin id="280" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="0" index="1" bw="15" slack="0"/>
<pin id="284" dir="0" index="2" bw="1" slack="0"/>
<pin id="285" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="p_Result_28_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="16" slack="0"/>
<pin id="293" dir="0" index="3" bw="6" slack="0"/>
<pin id="294" dir="0" index="4" bw="6" slack="0"/>
<pin id="295" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_28/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_22_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="63" slack="0"/>
<pin id="303" dir="0" index="1" bw="63" slack="2"/>
<pin id="304" dir="0" index="2" bw="7" slack="0"/>
<pin id="305" dir="0" index="3" bw="1" slack="0"/>
<pin id="306" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_23_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="1"/>
<pin id="312" dir="0" index="1" bw="6" slack="1"/>
<pin id="313" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_23/3 "/>
</bind>
</comp>

<comp id="314" class="1004" name="tmp_25_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="6" slack="1"/>
<pin id="316" dir="0" index="1" bw="6" slack="1"/>
<pin id="317" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_25/3 "/>
</bind>
</comp>

<comp id="318" class="1004" name="tmp_26_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="1"/>
<pin id="320" dir="0" index="1" bw="6" slack="0"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_26/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_27_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="63" slack="0"/>
<pin id="328" dir="0" index="2" bw="63" slack="2"/>
<pin id="329" dir="1" index="3" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_27/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_28_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="1" slack="1"/>
<pin id="333" dir="0" index="1" bw="6" slack="1"/>
<pin id="334" dir="0" index="2" bw="6" slack="1"/>
<pin id="335" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_28/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_29_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="2" slack="0"/>
<pin id="338" dir="0" index="1" bw="6" slack="0"/>
<pin id="339" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_30_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="6" slack="0"/>
<pin id="344" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_31_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_31/3 "/>
</bind>
</comp>

<comp id="350" class="1004" name="tmp_32_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="63" slack="0"/>
<pin id="352" dir="0" index="1" bw="6" slack="0"/>
<pin id="353" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_32/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_33_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="1" slack="0"/>
<pin id="358" dir="0" index="1" bw="6" slack="0"/>
<pin id="359" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_33/3 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_Result_s_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="63" slack="0"/>
<pin id="364" dir="0" index="1" bw="63" slack="0"/>
<pin id="365" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_Result_s/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="tmp_36_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="63" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_36/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="17" slack="0"/>
<pin id="374" dir="0" index="1" bw="16" slack="1"/>
<pin id="375" dir="0" index="2" bw="1" slack="0"/>
<pin id="376" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/4 "/>
</bind>
</comp>

<comp id="379" class="1004" name="out_bits_0_V_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="32" slack="0"/>
<pin id="381" dir="0" index="1" bw="32" slack="0"/>
<pin id="382" dir="0" index="2" bw="17" slack="0"/>
<pin id="383" dir="0" index="3" bw="5" slack="0"/>
<pin id="384" dir="0" index="4" bw="6" slack="0"/>
<pin id="385" dir="1" index="5" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="out_bits_0_V/4 "/>
</bind>
</comp>

<comp id="391" class="1004" name="StgValue_56_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="32" slack="0"/>
<pin id="393" dir="0" index="1" bw="32" slack="3"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_56/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="StgValue_58_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="32" slack="3"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_58/4 "/>
</bind>
</comp>

<comp id="401" class="1004" name="StgValue_60_store_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="32" slack="0"/>
<pin id="403" dir="0" index="1" bw="32" slack="3"/>
<pin id="404" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/4 "/>
</bind>
</comp>

<comp id="406" class="1004" name="exitcond_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="3" slack="0"/>
<pin id="408" dir="0" index="1" bw="3" slack="0"/>
<pin id="409" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="i_1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="3" slack="0"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/5 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_35_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="3" slack="0"/>
<pin id="420" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="p_Val2_30_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="32" slack="1"/>
<pin id="425" dir="0" index="2" bw="32" slack="1"/>
<pin id="426" dir="0" index="3" bw="32" slack="1"/>
<pin id="427" dir="0" index="4" bw="32" slack="1"/>
<pin id="428" dir="0" index="5" bw="2" slack="0"/>
<pin id="429" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="p_Val2_30/5 "/>
</bind>
</comp>

<comp id="432" class="1004" name="p_Result_29_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="32" slack="0"/>
<pin id="435" dir="0" index="2" bw="6" slack="0"/>
<pin id="436" dir="0" index="3" bw="1" slack="0"/>
<pin id="437" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_29/5 "/>
</bind>
</comp>

<comp id="442" class="1004" name="c_0_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="0"/>
<pin id="445" dir="0" index="2" bw="1" slack="0"/>
<pin id="446" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="cttz(524) " fcode="cttz"/>
<opset="c_0/5 "/>
</bind>
</comp>

<comp id="450" class="1004" name="StgValue_73_store_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="32" slack="0"/>
<pin id="452" dir="0" index="1" bw="32" slack="1"/>
<pin id="453" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/5 "/>
</bind>
</comp>

<comp id="455" class="1004" name="StgValue_75_store_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="1"/>
<pin id="458" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/5 "/>
</bind>
</comp>

<comp id="460" class="1004" name="StgValue_77_store_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="32" slack="0"/>
<pin id="462" dir="0" index="1" bw="32" slack="1"/>
<pin id="463" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/5 "/>
</bind>
</comp>

<comp id="465" class="1004" name="StgValue_79_store_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="32" slack="1"/>
<pin id="468" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_79/5 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_37_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="3" slack="0"/>
<pin id="473" dir="0" index="2" bw="3" slack="0"/>
<pin id="474" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_37/6 "/>
</bind>
</comp>

<comp id="478" class="1004" name="i_3_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="3" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="0"/>
<pin id="481" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/6 "/>
</bind>
</comp>

<comp id="484" class="1004" name="c_3_load_load_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="32" slack="2"/>
<pin id="486" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_load/6 "/>
</bind>
</comp>

<comp id="487" class="1004" name="c_3_1_load_load_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="2"/>
<pin id="489" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_1_load/6 "/>
</bind>
</comp>

<comp id="490" class="1004" name="c_3_2_load_load_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="2"/>
<pin id="492" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_2_load/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="c_3_3_load_load_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="2"/>
<pin id="495" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_3_3_load/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_38_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="0"/>
<pin id="498" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_38/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="sh_assign_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="32" slack="0"/>
<pin id="503" dir="0" index="2" bw="32" slack="0"/>
<pin id="504" dir="0" index="3" bw="32" slack="0"/>
<pin id="505" dir="0" index="4" bw="32" slack="0"/>
<pin id="506" dir="0" index="5" bw="2" slack="0"/>
<pin id="507" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="sh_assign/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="isNeg_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="0" index="2" bw="6" slack="0"/>
<pin id="518" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isNeg/6 "/>
</bind>
</comp>

<comp id="522" class="1004" name="tmp_9_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="1" slack="0"/>
<pin id="524" dir="0" index="1" bw="32" slack="0"/>
<pin id="525" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_9/6 "/>
</bind>
</comp>

<comp id="528" class="1004" name="shift_2_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="32" slack="1"/>
<pin id="530" dir="0" index="1" bw="32" slack="1"/>
<pin id="531" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="shift_2/7 "/>
</bind>
</comp>

<comp id="533" class="1004" name="sh_assign_1_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="1"/>
<pin id="535" dir="0" index="1" bw="32" slack="1"/>
<pin id="536" dir="0" index="2" bw="32" slack="1"/>
<pin id="537" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_assign_1/7 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_1_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="0"/>
<pin id="540" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_3_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="63" slack="1"/>
<pin id="544" dir="0" index="1" bw="32" slack="0"/>
<pin id="545" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_3/7 "/>
</bind>
</comp>

<comp id="548" class="1004" name="tmp_4_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="63" slack="1"/>
<pin id="550" dir="0" index="1" bw="32" slack="0"/>
<pin id="551" dir="1" index="2" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="554" class="1004" name="in_shift_V_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="1" slack="1"/>
<pin id="556" dir="0" index="1" bw="63" slack="0"/>
<pin id="557" dir="0" index="2" bw="63" slack="0"/>
<pin id="558" dir="1" index="3" bw="63" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="in_shift_V/7 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_5_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="0" index="1" bw="6" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_10_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="63" slack="4"/>
<pin id="568" dir="0" index="1" bw="1" slack="0"/>
<pin id="569" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_10/7 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_6_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="0"/>
<pin id="573" dir="0" index="1" bw="12" slack="5"/>
<pin id="574" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_6_cast_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="12" slack="0"/>
<pin id="578" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6_cast/8 "/>
</bind>
</comp>

<comp id="580" class="1004" name="newexp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="12" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="newexp/8 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_40_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="1" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="0" index="2" bw="6" slack="0"/>
<pin id="590" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_40/8 "/>
</bind>
</comp>

<comp id="594" class="1004" name="or_cond_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="1" slack="0"/>
<pin id="596" dir="0" index="1" bw="1" slack="1"/>
<pin id="597" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/8 "/>
</bind>
</comp>

<comp id="599" class="1004" name="tmp_41_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="32" slack="0"/>
<pin id="601" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_41/8 "/>
</bind>
</comp>

<comp id="603" class="1004" name="phitmp2_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="52" slack="0"/>
<pin id="605" dir="0" index="1" bw="63" slack="0"/>
<pin id="606" dir="0" index="2" bw="5" slack="0"/>
<pin id="607" dir="0" index="3" bw="7" slack="0"/>
<pin id="608" dir="1" index="4" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp2/8 "/>
</bind>
</comp>

<comp id="613" class="1004" name="p_Val2_31_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="1" slack="0"/>
<pin id="615" dir="0" index="1" bw="1" slack="0"/>
<pin id="616" dir="0" index="2" bw="52" slack="0"/>
<pin id="617" dir="1" index="3" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_31/8 "/>
</bind>
</comp>

<comp id="621" class="1004" name="out_exp_V_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="0"/>
<pin id="624" dir="0" index="2" bw="11" slack="0"/>
<pin id="625" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="out_exp_V/8 "/>
</bind>
</comp>

<comp id="629" class="1004" name="p_Result_30_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="64" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="0"/>
<pin id="632" dir="0" index="2" bw="11" slack="0"/>
<pin id="633" dir="0" index="3" bw="52" slack="0"/>
<pin id="634" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_30/8 "/>
</bind>
</comp>

<comp id="639" class="1004" name="result_write_assign_fu_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="64" slack="0"/>
<pin id="641" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="result_write_assign/8 "/>
</bind>
</comp>

<comp id="643" class="1005" name="out_bits_2_V_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="1"/>
<pin id="645" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V "/>
</bind>
</comp>

<comp id="649" class="1005" name="out_bits_2_V_1_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="1"/>
<pin id="651" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_1 "/>
</bind>
</comp>

<comp id="655" class="1005" name="out_bits_2_V_2_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_2 "/>
</bind>
</comp>

<comp id="661" class="1005" name="prescale_read_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="12" slack="5"/>
<pin id="663" dir="1" index="1" bw="12" slack="5"/>
</pin_list>
<bind>
<opset="prescale_read "/>
</bind>
</comp>

<comp id="666" class="1005" name="in_V_read_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="63" slack="1"/>
<pin id="668" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="in_V_read "/>
</bind>
</comp>

<comp id="675" class="1005" name="out_bits_2_V_load_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="32" slack="1"/>
<pin id="677" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_load "/>
</bind>
</comp>

<comp id="681" class="1005" name="out_bits_2_V_1_load_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="32" slack="1"/>
<pin id="683" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_1_load "/>
</bind>
</comp>

<comp id="687" class="1005" name="out_bits_2_V_2_load_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="32" slack="1"/>
<pin id="689" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_bits_2_V_2_load "/>
</bind>
</comp>

<comp id="696" class="1005" name="i_2_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="2" slack="0"/>
<pin id="698" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="701" class="1005" name="Hi_assign_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="6" slack="1"/>
<pin id="703" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Hi_assign "/>
</bind>
</comp>

<comp id="707" class="1005" name="Lo_assign_reg_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="6" slack="1"/>
<pin id="709" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="Lo_assign "/>
</bind>
</comp>

<comp id="714" class="1005" name="tmp_21_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="1" slack="1"/>
<pin id="716" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_21 "/>
</bind>
</comp>

<comp id="721" class="1005" name="tmp_24_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="6" slack="1"/>
<pin id="723" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_24 "/>
</bind>
</comp>

<comp id="726" class="1005" name="c_3_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="32" slack="1"/>
<pin id="728" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3 "/>
</bind>
</comp>

<comp id="732" class="1005" name="c_3_1_reg_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="32" slack="1"/>
<pin id="734" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_1 "/>
</bind>
</comp>

<comp id="738" class="1005" name="c_3_2_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="32" slack="1"/>
<pin id="740" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_2 "/>
</bind>
</comp>

<comp id="744" class="1005" name="c_3_3_reg_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="1"/>
<pin id="746" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c_3_3 "/>
</bind>
</comp>

<comp id="750" class="1005" name="p_Result_28_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="32" slack="1"/>
<pin id="752" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_28 "/>
</bind>
</comp>

<comp id="755" class="1005" name="tmp_36_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="16" slack="1"/>
<pin id="757" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_36 "/>
</bind>
</comp>

<comp id="763" class="1005" name="i_1_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="3" slack="0"/>
<pin id="765" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="tmp_37_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="1"/>
<pin id="773" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_37 "/>
</bind>
</comp>

<comp id="775" class="1005" name="i_3_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="3" slack="0"/>
<pin id="777" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="780" class="1005" name="sh_assign_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="32" slack="1"/>
<pin id="782" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_assign "/>
</bind>
</comp>

<comp id="787" class="1005" name="isNeg_reg_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="1" slack="1"/>
<pin id="789" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="isNeg "/>
</bind>
</comp>

<comp id="793" class="1005" name="tmp_9_reg_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="32" slack="1"/>
<pin id="795" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="798" class="1005" name="shift_2_reg_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="1"/>
<pin id="800" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="shift_2 "/>
</bind>
</comp>

<comp id="804" class="1005" name="in_shift_V_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="63" slack="1"/>
<pin id="806" dir="1" index="1" bw="63" slack="1"/>
</pin_list>
<bind>
<opset="in_shift_V "/>
</bind>
</comp>

<comp id="813" class="1005" name="tmp_10_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="1"/>
<pin id="815" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="4" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="4" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="6" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="2" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="8" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="0" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="141"><net_src comp="10" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="164"><net_src comp="54" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="171"><net_src comp="161" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="181"><net_src comp="175" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="185"><net_src comp="44" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="192"><net_src comp="182" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="193"><net_src comp="186" pin="4"/><net_sink comp="182" pin=0"/></net>

<net id="197"><net_src comp="54" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="214"><net_src comp="172" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="224"><net_src comp="182" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="238"><net_src comp="142" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="12" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="142" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="18" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="251"><net_src comp="20" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="142" pin="4"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="258"><net_src comp="24" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="246" pin="3"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="246" pin="3"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="254" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="276"><net_src comp="24" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="260" pin="2"/><net_sink comp="272" pin=1"/></net>

<net id="286"><net_src comp="28" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="278" pin="1"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="30" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="296"><net_src comp="32" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="297"><net_src comp="34" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="281" pin="3"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="36" pin="0"/><net_sink comp="289" pin=3"/></net>

<net id="300"><net_src comp="38" pin="0"/><net_sink comp="289" pin=4"/></net>

<net id="307"><net_src comp="40" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="301" pin=2"/></net>

<net id="309"><net_src comp="44" pin="0"/><net_sink comp="301" pin=3"/></net>

<net id="323"><net_src comp="310" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="324"><net_src comp="314" pin="2"/><net_sink comp="318" pin=2"/></net>

<net id="330"><net_src comp="301" pin="4"/><net_sink comp="325" pin=1"/></net>

<net id="340"><net_src comp="24" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="318" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="331" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="336" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="325" pin="3"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="342" pin="1"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="46" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="346" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="350" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="371"><net_src comp="362" pin="2"/><net_sink comp="368" pin=0"/></net>

<net id="377"><net_src comp="48" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="378"><net_src comp="30" pin="0"/><net_sink comp="372" pin=2"/></net>

<net id="386"><net_src comp="50" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="387"><net_src comp="153" pin="6"/><net_sink comp="379" pin=1"/></net>

<net id="388"><net_src comp="372" pin="3"/><net_sink comp="379" pin=2"/></net>

<net id="389"><net_src comp="52" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="390"><net_src comp="38" pin="0"/><net_sink comp="379" pin=4"/></net>

<net id="395"><net_src comp="379" pin="5"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="379" pin="5"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="379" pin="5"/><net_sink comp="401" pin=0"/></net>

<net id="410"><net_src comp="165" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="56" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="165" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="60" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="165" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="430"><net_src comp="62" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="431"><net_src comp="418" pin="1"/><net_sink comp="422" pin=5"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="439"><net_src comp="422" pin="6"/><net_sink comp="432" pin=1"/></net>

<net id="440"><net_src comp="38" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="441"><net_src comp="44" pin="0"/><net_sink comp="432" pin=3"/></net>

<net id="447"><net_src comp="66" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="432" pin="4"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="30" pin="0"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="442" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="459"><net_src comp="442" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="464"><net_src comp="442" pin="3"/><net_sink comp="460" pin=0"/></net>

<net id="469"><net_src comp="442" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="475"><net_src comp="70" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="198" pin="4"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="72" pin="0"/><net_sink comp="470" pin=2"/></net>

<net id="482"><net_src comp="198" pin="4"/><net_sink comp="478" pin=0"/></net>

<net id="483"><net_src comp="60" pin="0"/><net_sink comp="478" pin=1"/></net>

<net id="499"><net_src comp="198" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="508"><net_src comp="62" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="509"><net_src comp="487" pin="1"/><net_sink comp="500" pin=1"/></net>

<net id="510"><net_src comp="490" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="511"><net_src comp="493" pin="1"/><net_sink comp="500" pin=3"/></net>

<net id="512"><net_src comp="484" pin="1"/><net_sink comp="500" pin=4"/></net>

<net id="513"><net_src comp="496" pin="1"/><net_sink comp="500" pin=5"/></net>

<net id="519"><net_src comp="78" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="520"><net_src comp="500" pin="6"/><net_sink comp="514" pin=1"/></net>

<net id="521"><net_src comp="38" pin="0"/><net_sink comp="514" pin=2"/></net>

<net id="526"><net_src comp="44" pin="0"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="500" pin="6"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="182" pin="1"/><net_sink comp="528" pin=1"/></net>

<net id="541"><net_src comp="533" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="546"><net_src comp="172" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="538" pin="1"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="172" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="538" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="559"><net_src comp="548" pin="2"/><net_sink comp="554" pin=1"/></net>

<net id="560"><net_src comp="542" pin="2"/><net_sink comp="554" pin=2"/></net>

<net id="565"><net_src comp="36" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="570"><net_src comp="80" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="575"><net_src comp="82" pin="0"/><net_sink comp="571" pin=0"/></net>

<net id="579"><net_src comp="571" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="576" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="218" pin="4"/><net_sink comp="580" pin=1"/></net>

<net id="591"><net_src comp="78" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="580" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="38" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="586" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="602"><net_src comp="580" pin="2"/><net_sink comp="599" pin=0"/></net>

<net id="609"><net_src comp="84" pin="0"/><net_sink comp="603" pin=0"/></net>

<net id="610"><net_src comp="208" pin="4"/><net_sink comp="603" pin=1"/></net>

<net id="611"><net_src comp="86" pin="0"/><net_sink comp="603" pin=2"/></net>

<net id="612"><net_src comp="88" pin="0"/><net_sink comp="603" pin=3"/></net>

<net id="618"><net_src comp="594" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="619"><net_src comp="90" pin="0"/><net_sink comp="613" pin=1"/></net>

<net id="620"><net_src comp="603" pin="4"/><net_sink comp="613" pin=2"/></net>

<net id="626"><net_src comp="594" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="627"><net_src comp="92" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="628"><net_src comp="599" pin="1"/><net_sink comp="621" pin=2"/></net>

<net id="635"><net_src comp="94" pin="0"/><net_sink comp="629" pin=0"/></net>

<net id="636"><net_src comp="96" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="637"><net_src comp="621" pin="3"/><net_sink comp="629" pin=2"/></net>

<net id="638"><net_src comp="613" pin="3"/><net_sink comp="629" pin=3"/></net>

<net id="642"><net_src comp="629" pin="4"/><net_sink comp="639" pin=0"/></net>

<net id="646"><net_src comp="98" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="648"><net_src comp="643" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="652"><net_src comp="102" pin="1"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="654"><net_src comp="649" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="658"><net_src comp="106" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="401" pin=1"/></net>

<net id="664"><net_src comp="126" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="571" pin=1"/></net>

<net id="669"><net_src comp="132" pin="2"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="671"><net_src comp="666" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="672"><net_src comp="666" pin="1"/><net_sink comp="325" pin=2"/></net>

<net id="673"><net_src comp="666" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="674"><net_src comp="666" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="678"><net_src comp="225" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="153" pin=4"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="684"><net_src comp="228" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="686"><net_src comp="681" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="690"><net_src comp="231" pin="1"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="422" pin=3"/></net>

<net id="699"><net_src comp="240" pin="2"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="704"><net_src comp="254" pin="2"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="310" pin=1"/></net>

<net id="706"><net_src comp="701" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="710"><net_src comp="260" pin="2"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="713"><net_src comp="707" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="717"><net_src comp="266" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="719"><net_src comp="714" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="720"><net_src comp="714" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="724"><net_src comp="272" pin="2"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="729"><net_src comp="110" pin="1"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="731"><net_src comp="726" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="735"><net_src comp="114" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="736"><net_src comp="732" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="737"><net_src comp="732" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="741"><net_src comp="118" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="743"><net_src comp="738" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="747"><net_src comp="122" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="748"><net_src comp="744" pin="1"/><net_sink comp="450" pin=1"/></net>

<net id="749"><net_src comp="744" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="753"><net_src comp="289" pin="5"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="422" pin=4"/></net>

<net id="758"><net_src comp="368" pin="1"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="766"><net_src comp="412" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="774"><net_src comp="470" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="778"><net_src comp="478" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="783"><net_src comp="500" pin="6"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="533" pin=2"/></net>

<net id="786"><net_src comp="780" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="790"><net_src comp="514" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="796"><net_src comp="522" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="801"><net_src comp="528" pin="2"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="803"><net_src comp="798" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="807"><net_src comp="554" pin="3"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="809"><net_src comp="804" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="816"><net_src comp="566" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="594" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: scaled_fixed2ieee : in_V | {1 }
	Port: scaled_fixed2ieee : prescale | {1 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_2 : 1
		StgValue_22 : 2
		tmp_s : 1
		Hi_assign : 2
		Lo_assign : 2
		tmp_21 : 3
		tmp_24 : 3
		tmp : 1
		p_Result_28 : 2
	State 3
		tmp_26 : 1
		tmp_27 : 1
		tmp_29 : 2
		tmp_30 : 1
		tmp_31 : 3
		tmp_32 : 2
		tmp_33 : 4
		p_Result_s : 5
		tmp_36 : 5
	State 4
		out_bits_0_V : 1
		StgValue_56 : 2
		StgValue_58 : 2
		StgValue_60 : 2
	State 5
		exitcond : 1
		i_1 : 1
		StgValue_67 : 2
		tmp_35 : 1
		p_Val2_30 : 2
		p_Result_29 : 3
		c_0 : 4
		StgValue_72 : 2
		StgValue_73 : 5
		StgValue_75 : 5
		StgValue_77 : 5
		StgValue_79 : 5
	State 6
		tmp_37 : 1
		i_3 : 1
		StgValue_89 : 2
		tmp_38 : 1
		sh_assign : 2
		isNeg : 3
		tmp_9 : 3
	State 7
		tmp_1 : 1
		tmp_3 : 2
		tmp_4 : 2
		in_shift_V : 3
		StgValue_105 : 1
	State 8
		tmp_6_cast : 1
		newexp : 2
		tmp_40 : 3
		or_cond : 4
		tmp_41 : 3
		phitmp2 : 1
		p_Val2_31 : 4
		out_exp_V : 4
		p_Result_30 : 5
		result_write_assign : 6
		StgValue_120 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |       tmp_26_fu_318       |    0    |    6    |
|          |       tmp_27_fu_325       |    0    |    63   |
|          |       tmp_28_fu_331       |    0    |    6    |
|  select  |     sh_assign_1_fu_533    |    0    |    32   |
|          |     in_shift_V_fu_554     |    0    |    63   |
|          |      p_Val2_31_fu_613     |    0    |    52   |
|          |      out_exp_V_fu_621     |    0    |    11   |
|----------|---------------------------|---------|---------|
|   lshr   |       tmp_32_fu_350       |    0    |   180   |
|          |       tmp_33_fu_356       |    0    |    13   |
|----------|---------------------------|---------|---------|
|          |      Hi_assign_fu_254     |    0    |    15   |
|          |      Lo_assign_fu_260     |    0    |    15   |
|          |       tmp_24_fu_272       |    0    |    15   |
|          |       tmp_23_fu_310       |    0    |    15   |
|    sub   |       tmp_25_fu_314       |    0    |    15   |
|          |       tmp_29_fu_336       |    0    |    15   |
|          |        tmp_9_fu_522       |    0    |    39   |
|          |        tmp_6_fu_571       |    0    |    12   |
|          |       newexp_fu_580       |    0    |    39   |
|----------|---------------------------|---------|---------|
|    shl   |        tmp_3_fu_542       |    0    |   180   |
|----------|---------------------------|---------|---------|
|   ashr   |        tmp_4_fu_548       |    0    |   180   |
|----------|---------------------------|---------|---------|
|   cttz   |         c_0_fu_442        |    40   |    36   |
|----------|---------------------------|---------|---------|
|          |      exitcond1_fu_234     |    0    |    8    |
|          |       tmp_21_fu_266       |    0    |    11   |
|   icmp   |      exitcond_fu_406      |    0    |    9    |
|          |        tmp_5_fu_561       |    0    |    18   |
|          |       tmp_10_fu_566       |    0    |    29   |
|----------|---------------------------|---------|---------|
|          |         i_2_fu_240        |    0    |    10   |
|    add   |         i_1_fu_412        |    0    |    12   |
|          |         i_3_fu_478        |    0    |    12   |
|          |       shift_2_fu_528      |    0    |    39   |
|----------|---------------------------|---------|---------|
|    and   |     p_Result_s_fu_362     |    0    |    63   |
|----------|---------------------------|---------|---------|
|    mux   |      p_Val2_30_fu_422     |    0    |    21   |
|          |      sh_assign_fu_500     |    0    |    21   |
|----------|---------------------------|---------|---------|
|    or    |       or_cond_fu_594      |    0    |    2    |
|----------|---------------------------|---------|---------|
|   read   | prescale_read_read_fu_126 |    0    |    0    |
|          |   in_V_read_read_fu_132   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |        tmp_s_fu_246       |    0    |    0    |
|bitconcatenate|         tmp_fu_281        |    0    |    0    |
|          |        tmp_2_fu_372       |    0    |    0    |
|          |     p_Result_30_fu_629    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_20_fu_278       |    0    |    0    |
|          |       tmp_36_fu_368       |    0    |    0    |
|   trunc  |       tmp_35_fu_418       |    0    |    0    |
|          |       tmp_38_fu_496       |    0    |    0    |
|          |       tmp_41_fu_599       |    0    |    0    |
|----------|---------------------------|---------|---------|
|  partset |     p_Result_28_fu_289    |    0    |    0    |
|          |    out_bits_0_V_fu_379    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_22_fu_301       |    0    |    0    |
|partselect|     p_Result_29_fu_432    |    0    |    0    |
|          |       phitmp2_fu_603      |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_30_fu_342       |    0    |    0    |
|   zext   |       tmp_31_fu_346       |    0    |    0    |
|          |        tmp_1_fu_538       |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |       tmp_37_fu_470       |    0    |    0    |
| bitselect|        isNeg_fu_514       |    0    |    0    |
|          |       tmp_40_fu_586       |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |     tmp_6_cast_fu_576     |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    40   |   1257  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|     Hi_assign_reg_701     |    6   |
|     Lo_assign_reg_707     |    6   |
|       c_3_1_reg_732       |   32   |
|       c_3_2_reg_738       |   32   |
|       c_3_3_reg_744       |   32   |
|        c_3_reg_726        |   32   |
|         i1_reg_161        |    3   |
|         i2_reg_194        |    3   |
|        i_1_reg_763        |    3   |
|        i_2_reg_696        |    2   |
|        i_3_reg_775        |    3   |
|         i_reg_138         |    2   |
|     in_V_read_reg_666     |   63   |
|     in_shift_V_reg_804    |   63   |
|      in_shift_reg_172     |   63   |
|       isNeg_reg_787       |    1   |
|out_bits_2_V_1_load_reg_681|   32   |
|   out_bits_2_V_1_reg_649  |   32   |
|out_bits_2_V_2_load_reg_687|   32   |
|   out_bits_2_V_2_reg_655  |   32   |
| out_bits_2_V_load_reg_675 |   32   |
|    out_bits_2_V_reg_643   |   32   |
|    p_Result_28_reg_750    |   32   |
|      p_Val2_2_reg_150     |   32   |
|      p_Val2_s_reg_205     |   63   |
|   prescale_read_reg_661   |   12   |
|     sh_assign_reg_780     |   32   |
|      shift_1_reg_215      |   32   |
|      shift_2_reg_798      |   32   |
|       shift_reg_182       |   32   |
|       tmp_10_reg_813      |    1   |
|       tmp_21_reg_714      |    1   |
|       tmp_24_reg_721      |    6   |
|       tmp_36_reg_755      |   16   |
|       tmp_37_reg_771      |    1   |
|       tmp_9_reg_793       |   32   |
+---------------------------+--------+
|           Total           |   862  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|---------------|------|------|------|--------||---------||---------|
|      Comp     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------|------|------|------|--------||---------||---------|
|   i_reg_138   |  p0  |   2  |   2  |    4   ||    9    |
| shift_reg_182 |  p0  |   2  |  32  |   64   ||    9    |
|---------------|------|------|------|--------||---------||---------|
|     Total     |      |      |      |   68   ||  3.538  ||    18   |
|---------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |   40   |  1257  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   862  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   902  |  1275  |
+-----------+--------+--------+--------+
