Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep 17 14:07:51 2024
| Host         : LAPTOP-0MJ33QGT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LidarTopMain_timing_summary_routed.rpt -pb LidarTopMain_timing_summary_routed.pb -rpx LidarTopMain_timing_summary_routed.rpx -warn_on_violation
| Design       : LidarTopMain
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  22          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.283        0.000                      0                  164        0.222        0.000                      0                  164        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.283        0.000                      0                  164        0.222        0.000                      0                  164        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.283ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 regCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/signal_counter/counter_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.946ns (23.545%)  route 3.072ns (76.455%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  regCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  regCount_reg[0]/Q
                         net (fo=2, routed)           0.797     6.398    sensor/sensor_trigger/regCount_reg[0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.522 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.433     6.955    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.079 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.401     7.481    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.580     8.184    sensor/sensor_trigger/regCount_reg_10_sn_1
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.118     8.302 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.861     9.163    sensor/signal_counter/clear
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.511    14.852    sensor/signal_counter/CLK
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[0]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.631    14.446    sensor/signal_counter/counter_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 regCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/signal_counter/counter_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.946ns (23.545%)  route 3.072ns (76.455%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  regCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  regCount_reg[0]/Q
                         net (fo=2, routed)           0.797     6.398    sensor/sensor_trigger/regCount_reg[0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.522 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.433     6.955    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.079 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.401     7.481    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.580     8.184    sensor/sensor_trigger/regCount_reg_10_sn_1
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.118     8.302 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.861     9.163    sensor/signal_counter/clear
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.511    14.852    sensor/signal_counter/CLK
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[1]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.631    14.446    sensor/signal_counter/counter_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 regCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/signal_counter/counter_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.946ns (23.545%)  route 3.072ns (76.455%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  regCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  regCount_reg[0]/Q
                         net (fo=2, routed)           0.797     6.398    sensor/sensor_trigger/regCount_reg[0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.522 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.433     6.955    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.079 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.401     7.481    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.580     8.184    sensor/sensor_trigger/regCount_reg_10_sn_1
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.118     8.302 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.861     9.163    sensor/signal_counter/clear
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.511    14.852    sensor/signal_counter/CLK
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[2]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.631    14.446    sensor/signal_counter/counter_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.283ns  (required time - arrival time)
  Source:                 regCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/signal_counter/counter_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.018ns  (logic 0.946ns (23.545%)  route 3.072ns (76.455%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  regCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  regCount_reg[0]/Q
                         net (fo=2, routed)           0.797     6.398    sensor/sensor_trigger/regCount_reg[0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.522 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.433     6.955    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.079 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.401     7.481    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.580     8.184    sensor/sensor_trigger/regCount_reg_10_sn_1
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.118     8.302 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.861     9.163    sensor/signal_counter/clear
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.511    14.852    sensor/signal_counter/CLK
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[3]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y17          FDRE (Setup_fdre_C_R)       -0.631    14.446    sensor/signal_counter/counter_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         14.446    
                         arrival time                          -9.163    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 regCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/signal_counter/counter_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.946ns (23.847%)  route 3.021ns (76.153%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  regCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  regCount_reg[0]/Q
                         net (fo=2, routed)           0.797     6.398    sensor/sensor_trigger/regCount_reg[0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.522 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.433     6.955    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.079 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.401     7.481    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.580     8.184    sensor/sensor_trigger/regCount_reg_10_sn_1
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.118     8.302 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.810     9.112    sensor/signal_counter/clear
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.848    sensor/signal_counter/CLK
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[16]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.631    14.442    sensor/signal_counter/counter_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 regCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/signal_counter/counter_reg_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.946ns (23.847%)  route 3.021ns (76.153%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  regCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  regCount_reg[0]/Q
                         net (fo=2, routed)           0.797     6.398    sensor/sensor_trigger/regCount_reg[0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.522 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.433     6.955    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.079 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.401     7.481    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.580     8.184    sensor/sensor_trigger/regCount_reg_10_sn_1
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.118     8.302 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.810     9.112    sensor/signal_counter/clear
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.848    sensor/signal_counter/CLK
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[17]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.631    14.442    sensor/signal_counter/counter_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 regCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/signal_counter/counter_reg_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.946ns (23.847%)  route 3.021ns (76.153%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  regCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  regCount_reg[0]/Q
                         net (fo=2, routed)           0.797     6.398    sensor/sensor_trigger/regCount_reg[0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.522 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.433     6.955    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.079 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.401     7.481    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.580     8.184    sensor/sensor_trigger/regCount_reg_10_sn_1
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.118     8.302 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.810     9.112    sensor/signal_counter/clear
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.848    sensor/signal_counter/CLK
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[18]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.631    14.442    sensor/signal_counter/counter_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 regCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/signal_counter/counter_reg_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.967ns  (logic 0.946ns (23.847%)  route 3.021ns (76.153%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  regCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  regCount_reg[0]/Q
                         net (fo=2, routed)           0.797     6.398    sensor/sensor_trigger/regCount_reg[0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.522 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.433     6.955    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.079 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.401     7.481    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.580     8.184    sensor/sensor_trigger/regCount_reg_10_sn_1
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.118     8.302 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.810     9.112    sensor/signal_counter/clear
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507    14.848    sensor/signal_counter/CLK
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[19]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDRE (Setup_fdre_C_R)       -0.631    14.442    sensor/signal_counter/counter_reg_reg[19]
  -------------------------------------------------------------------
                         required time                         14.442    
                         arrival time                          -9.112    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 regCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/signal_counter/counter_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.946ns (23.836%)  route 3.023ns (76.164%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  regCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  regCount_reg[0]/Q
                         net (fo=2, routed)           0.797     6.398    sensor/sensor_trigger/regCount_reg[0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.522 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.433     6.955    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.079 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.401     7.481    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.580     8.184    sensor/sensor_trigger/regCount_reg_10_sn_1
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.118     8.302 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.812     9.114    sensor/signal_counter/clear
    SLICE_X3Y18          FDRE                                         r  sensor/signal_counter/counter_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.509    14.850    sensor/signal_counter/CLK
    SLICE_X3Y18          FDRE                                         r  sensor/signal_counter/counter_reg_reg[4]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.631    14.444    sensor/signal_counter/counter_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 regCount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/signal_counter/counter_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.969ns  (logic 0.946ns (23.836%)  route 3.023ns (76.164%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.624     5.145    clock_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  regCount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  regCount_reg[0]/Q
                         net (fo=2, routed)           0.797     6.398    sensor/sensor_trigger/regCount_reg[0]
    SLICE_X5Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.522 f  sensor/sensor_trigger/risingEdge_REG_i_7/O
                         net (fo=1, routed)           0.433     6.955    sensor/sensor_trigger/risingEdge_REG_i_7_n_0
    SLICE_X5Y22          LUT5 (Prop_lut5_I4_O)        0.124     7.079 f  sensor/sensor_trigger/risingEdge_REG_i_4/O
                         net (fo=1, routed)           0.401     7.481    sensor/sensor_trigger/risingEdge_REG_i_4_n_0
    SLICE_X5Y21          LUT6 (Prop_lut6_I5_O)        0.124     7.605 r  sensor/sensor_trigger/risingEdge_REG_i_1/O
                         net (fo=4, routed)           0.580     8.184    sensor/sensor_trigger/regCount_reg_10_sn_1
    SLICE_X0Y22          LUT3 (Prop_lut3_I0_O)        0.118     8.302 r  sensor/sensor_trigger/counter_reg[0]_i_1/O
                         net (fo=26, routed)          0.812     9.114    sensor/signal_counter/clear
    SLICE_X3Y18          FDRE                                         r  sensor/signal_counter/counter_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.509    14.850    sensor/signal_counter/CLK
    SLICE_X3Y18          FDRE                                         r  sensor/signal_counter/counter_reg_reg[5]/C
                         clock pessimism              0.260    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X3Y18          FDRE (Setup_fdre_C_R)       -0.631    14.444    sensor/signal_counter/counter_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -9.114    
  -------------------------------------------------------------------
                         slack                                  5.330    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 display/digiSelect_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digiSelect_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.535%)  route 0.121ns (42.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    display/CLK
    SLICE_X50Y22         FDRE                                         r  display/digiSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  display/digiSelect_reg[2]/Q
                         net (fo=2, routed)           0.121     1.724    display/digiSelect_reg_n_0_[2]
    SLICE_X50Y23         FDRE                                         r  display/digiSelect_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.822     1.949    display/CLK
    SLICE_X50Y23         FDRE                                         r  display/digiSelect_reg[3]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X50Y23         FDRE (Hold_fdre_C_D)         0.052     1.502    display/digiSelect_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 display/digiSelect_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/digiSelect_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.164ns (55.393%)  route 0.132ns (44.607%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.554     1.437    display/CLK
    SLICE_X50Y23         FDSE                                         r  display/digiSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDSE (Prop_fdse_C_Q)         0.164     1.601 r  display/digiSelect_reg[0]/Q
                         net (fo=12, routed)          0.132     1.733    display/Q[0]
    SLICE_X50Y22         FDRE                                         r  display/digiSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.824     1.951    display/CLK
    SLICE_X50Y22         FDRE                                         r  display/digiSelect_reg[1]/C
                         clock pessimism             -0.499     1.452    
    SLICE_X50Y22         FDRE (Hold_fdre_C_D)         0.059     1.511    display/digiSelect_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.733    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 sensor/sensor_trigger/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/sensor_trigger/count_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.378ns  (logic 0.209ns (55.255%)  route 0.169ns (44.745%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.582     1.465    sensor/sensor_trigger/CLK
    SLICE_X2Y25          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  sensor/sensor_trigger/count_reg_reg[1]/Q
                         net (fo=7, routed)           0.169     1.798    sensor/sensor_trigger/count_reg_reg[1]
    SLICE_X2Y24          LUT6 (Prop_lut6_I3_O)        0.045     1.843 r  sensor/sensor_trigger/count_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.843    sensor/sensor_trigger/_count_reg_T_1[5]
    SLICE_X2Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.850     1.977    sensor/sensor_trigger/CLK
    SLICE_X2Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[5]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.121     1.620    sensor/sensor_trigger/count_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 sensor/sensor_trigger/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/sensor_trigger/count_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.212ns (53.985%)  route 0.181ns (46.015%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.582     1.465    sensor/sensor_trigger/CLK
    SLICE_X2Y25          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  sensor/sensor_trigger/count_reg_reg[1]/Q
                         net (fo=7, routed)           0.181     1.810    sensor/sensor_trigger/count_reg_reg[1]
    SLICE_X2Y24          LUT5 (Prop_lut5_I2_O)        0.048     1.858 r  sensor/sensor_trigger/count_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.858    sensor/sensor_trigger/_count_reg_T_1[4]
    SLICE_X2Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.850     1.977    sensor/sensor_trigger/CLK
    SLICE_X2Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[4]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.131     1.630    sensor/sensor_trigger/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 sensor/sensor_trigger/count_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sensor/sensor_trigger/count_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.209ns (53.631%)  route 0.181ns (46.369%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.582     1.465    sensor/sensor_trigger/CLK
    SLICE_X2Y25          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.164     1.629 r  sensor/sensor_trigger/count_reg_reg[1]/Q
                         net (fo=7, routed)           0.181     1.810    sensor/sensor_trigger/count_reg_reg[1]
    SLICE_X2Y24          LUT4 (Prop_lut4_I2_O)        0.045     1.855 r  sensor/sensor_trigger/count_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.855    sensor/sensor_trigger/_count_reg_T_1[3]
    SLICE_X2Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.850     1.977    sensor/sensor_trigger/CLK
    SLICE_X2Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[3]/C
                         clock pessimism             -0.478     1.499    
    SLICE_X2Y24          FDRE (Hold_fdre_C_D)         0.120     1.619    sensor/sensor_trigger/count_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 display/clockReg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clockReg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    display/CLK
    SLICE_X51Y22         FDRE                                         r  display/clockReg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  display/clockReg_reg[11]/Q
                         net (fo=2, routed)           0.117     1.697    display/clockReg_reg[11]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  display/clockReg_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    display/clockReg_reg[8]_i_1_n_4
    SLICE_X51Y22         FDRE                                         r  display/clockReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.824     1.951    display/CLK
    SLICE_X51Y22         FDRE                                         r  display/clockReg_reg[11]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    display/clockReg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/clockReg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clockReg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    display/CLK
    SLICE_X51Y21         FDRE                                         r  display/clockReg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  display/clockReg_reg[7]/Q
                         net (fo=2, routed)           0.120     1.700    display/clockReg_reg[7]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  display/clockReg_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.808    display/clockReg_reg[4]_i_1_n_4
    SLICE_X51Y21         FDRE                                         r  display/clockReg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.825     1.952    display/CLK
    SLICE_X51Y21         FDRE                                         r  display/clockReg_reg[7]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    display/clockReg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 display/clockReg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clockReg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.557     1.440    display/CLK
    SLICE_X51Y20         FDRE                                         r  display/clockReg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  display/clockReg_reg[3]/Q
                         net (fo=2, routed)           0.120     1.701    display/clockReg_reg[3]
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  display/clockReg_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.809    display/clockReg_reg[0]_i_2_n_4
    SLICE_X51Y20         FDRE                                         r  display/clockReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.826     1.953    display/CLK
    SLICE_X51Y20         FDRE                                         r  display/clockReg_reg[3]/C
                         clock pessimism             -0.513     1.440    
    SLICE_X51Y20         FDRE (Hold_fdre_C_D)         0.105     1.545    display/clockReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display/clockReg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clockReg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    display/CLK
    SLICE_X51Y22         FDRE                                         r  display/clockReg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  display/clockReg_reg[8]/Q
                         net (fo=2, routed)           0.116     1.696    display/clockReg_reg[8]
    SLICE_X51Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  display/clockReg_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.811    display/clockReg_reg[8]_i_1_n_7
    SLICE_X51Y22         FDRE                                         r  display/clockReg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.824     1.951    display/CLK
    SLICE_X51Y22         FDRE                                         r  display/clockReg_reg[8]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X51Y22         FDRE (Hold_fdre_C_D)         0.105     1.544    display/clockReg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 display/clockReg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display/clockReg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    display/CLK
    SLICE_X51Y21         FDRE                                         r  display/clockReg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  display/clockReg_reg[4]/Q
                         net (fo=2, routed)           0.116     1.696    display/clockReg_reg[4]
    SLICE_X51Y21         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.811 r  display/clockReg_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.811    display/clockReg_reg[4]_i_1_n_7
    SLICE_X51Y21         FDRE                                         r  display/clockReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.825     1.952    display/CLK
    SLICE_X51Y21         FDRE                                         r  display/clockReg_reg[4]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X51Y21         FDRE (Hold_fdre_C_D)         0.105     1.544    display/clockReg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y18    regCount_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    regCount_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y20    regCount_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    regCount_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    regCount_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    regCount_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y21    regCount_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y22    regCount_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X4Y22    regCount_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    regCount_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    regCount_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    regCount_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    regCount_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    regCount_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    regCount_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    regCount_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    regCount_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    regCount_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    regCount_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    regCount_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y18    regCount_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    regCount_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    regCount_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    regCount_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y20    regCount_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    regCount_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    regCount_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    regCount_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y21    regCount_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            20 Endpoints
Min Delay            20 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sensor/signal_counter/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.349ns  (logic 7.102ns (46.273%)  route 8.247ns (53.727%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.629     5.150    sensor/signal_counter/CLK
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sensor/signal_counter/counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.754     6.360    sensor/dist_calculator/out[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.997 r  sensor/dist_calculator/_io_distance_cm_T_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    sensor/dist_calculator/_io_distance_cm_T_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  sensor/dist_calculator/_io_distance_cm_T_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    sensor/dist_calculator/_io_distance_cm_T_carry__0_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  sensor/dist_calculator/_io_distance_cm_T_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    sensor/dist_calculator/_io_distance_cm_T_carry__1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  sensor/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    sensor/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.671 r  sensor/dist_calculator/_io_distance_cm_T_carry__3/O[1]
                         net (fo=2, routed)           0.796     8.468    sensor/dist_calculator/_io_distance_cm_T_carry__3_n_6
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.306     8.774 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.774    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.175 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.175    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.488 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3/O[3]
                         net (fo=9, routed)           2.353    11.841    sensor/dist_calculator/io_sensor_measurement_OBUF[4]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.306    12.147 f  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.088    13.235    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.152    13.387 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.936    14.323    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I3_O)        0.326    14.649 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.319    16.968    io_seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    20.499 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    20.499    io_seg[6]
    U7                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor/signal_counter/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.865ns  (logic 7.107ns (47.807%)  route 7.759ns (52.193%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.629     5.150    sensor/signal_counter/CLK
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sensor/signal_counter/counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.754     6.360    sensor/dist_calculator/out[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.997 r  sensor/dist_calculator/_io_distance_cm_T_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    sensor/dist_calculator/_io_distance_cm_T_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  sensor/dist_calculator/_io_distance_cm_T_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    sensor/dist_calculator/_io_distance_cm_T_carry__0_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  sensor/dist_calculator/_io_distance_cm_T_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    sensor/dist_calculator/_io_distance_cm_T_carry__1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  sensor/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    sensor/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.671 r  sensor/dist_calculator/_io_distance_cm_T_carry__3/O[1]
                         net (fo=2, routed)           0.796     8.468    sensor/dist_calculator/_io_distance_cm_T_carry__3_n_6
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.306     8.774 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.774    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.175 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.175    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.488 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3/O[3]
                         net (fo=9, routed)           2.353    11.841    sensor/dist_calculator/io_sensor_measurement_OBUF[4]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.306    12.147 f  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.088    13.235    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.152    13.387 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.654    14.041    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I3_O)        0.326    14.367 r  sensor/dist_calculator/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.113    16.480    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    20.016 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.016    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor/signal_counter/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.859ns  (logic 7.106ns (47.824%)  route 7.753ns (52.176%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.629     5.150    sensor/signal_counter/CLK
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sensor/signal_counter/counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.754     6.360    sensor/dist_calculator/out[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.997 r  sensor/dist_calculator/_io_distance_cm_T_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    sensor/dist_calculator/_io_distance_cm_T_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  sensor/dist_calculator/_io_distance_cm_T_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    sensor/dist_calculator/_io_distance_cm_T_carry__0_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  sensor/dist_calculator/_io_distance_cm_T_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    sensor/dist_calculator/_io_distance_cm_T_carry__1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  sensor/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    sensor/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.671 r  sensor/dist_calculator/_io_distance_cm_T_carry__3/O[1]
                         net (fo=2, routed)           0.796     8.468    sensor/dist_calculator/_io_distance_cm_T_carry__3_n_6
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.306     8.774 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.774    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.175 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.175    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.488 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3/O[3]
                         net (fo=9, routed)           2.353    11.841    sensor/dist_calculator/io_sensor_measurement_OBUF[4]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.306    12.147 f  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.088    13.235    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.152    13.387 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.637    14.024    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I5_O)        0.326    14.350 r  sensor/dist_calculator/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.124    16.474    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    20.009 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    20.009    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor/signal_counter/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.850ns  (logic 7.091ns (47.749%)  route 7.760ns (52.251%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.629     5.150    sensor/signal_counter/CLK
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sensor/signal_counter/counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.754     6.360    sensor/dist_calculator/out[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.997 r  sensor/dist_calculator/_io_distance_cm_T_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    sensor/dist_calculator/_io_distance_cm_T_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  sensor/dist_calculator/_io_distance_cm_T_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    sensor/dist_calculator/_io_distance_cm_T_carry__0_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  sensor/dist_calculator/_io_distance_cm_T_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    sensor/dist_calculator/_io_distance_cm_T_carry__1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  sensor/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    sensor/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.671 r  sensor/dist_calculator/_io_distance_cm_T_carry__3/O[1]
                         net (fo=2, routed)           0.796     8.468    sensor/dist_calculator/_io_distance_cm_T_carry__3_n_6
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.306     8.774 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.774    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.175 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.175    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.488 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3/O[3]
                         net (fo=9, routed)           2.353    11.841    sensor/dist_calculator/io_sensor_measurement_OBUF[4]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.306    12.147 f  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.088    13.235    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.152    13.387 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.652    14.039    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I4_O)        0.326    14.365 r  sensor/dist_calculator/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.116    16.481    io_seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    20.001 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    20.001    io_seg[4]
    U5                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor/signal_counter/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.833ns  (logic 7.075ns (47.701%)  route 7.758ns (52.299%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.629     5.150    sensor/signal_counter/CLK
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sensor/signal_counter/counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.754     6.360    sensor/dist_calculator/out[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.997 r  sensor/dist_calculator/_io_distance_cm_T_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    sensor/dist_calculator/_io_distance_cm_T_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  sensor/dist_calculator/_io_distance_cm_T_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    sensor/dist_calculator/_io_distance_cm_T_carry__0_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  sensor/dist_calculator/_io_distance_cm_T_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    sensor/dist_calculator/_io_distance_cm_T_carry__1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  sensor/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    sensor/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.671 r  sensor/dist_calculator/_io_distance_cm_T_carry__3/O[1]
                         net (fo=2, routed)           0.796     8.468    sensor/dist_calculator/_io_distance_cm_T_carry__3_n_6
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.306     8.774 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.774    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.175 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.175    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.488 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3/O[3]
                         net (fo=9, routed)           2.353    11.841    sensor/dist_calculator/io_sensor_measurement_OBUF[4]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.306    12.147 f  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.088    13.235    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.152    13.387 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.649    14.036    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X52Y18         LUT6 (Prop_lut6_I5_O)        0.326    14.362 r  sensor/dist_calculator/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.116    16.479    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    19.983 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    19.983    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor/signal_counter/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.793ns  (logic 7.082ns (47.872%)  route 7.711ns (52.128%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.629     5.150    sensor/signal_counter/CLK
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sensor/signal_counter/counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.754     6.360    sensor/dist_calculator/out[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.997 r  sensor/dist_calculator/_io_distance_cm_T_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    sensor/dist_calculator/_io_distance_cm_T_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  sensor/dist_calculator/_io_distance_cm_T_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    sensor/dist_calculator/_io_distance_cm_T_carry__0_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  sensor/dist_calculator/_io_distance_cm_T_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    sensor/dist_calculator/_io_distance_cm_T_carry__1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  sensor/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    sensor/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.671 r  sensor/dist_calculator/_io_distance_cm_T_carry__3/O[1]
                         net (fo=2, routed)           0.796     8.468    sensor/dist_calculator/_io_distance_cm_T_carry__3_n_6
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.306     8.774 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.774    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.175 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.175    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.488 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3/O[3]
                         net (fo=9, routed)           2.353    11.841    sensor/dist_calculator/io_sensor_measurement_OBUF[4]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.306    12.147 f  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.088    13.235    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.152    13.387 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.353    13.740    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.326    14.066 r  sensor/dist_calculator/io_seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.366    16.433    io_seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    19.943 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    19.943    io_seg[0]
    W7                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor/signal_counter/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.553ns  (logic 7.100ns (48.788%)  route 7.453ns (51.212%))
  Logic Levels:           12  (CARRY4=7 LUT2=1 LUT3=1 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.629     5.150    sensor/signal_counter/CLK
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sensor/signal_counter/counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.754     6.360    sensor/dist_calculator/out[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.997 r  sensor/dist_calculator/_io_distance_cm_T_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    sensor/dist_calculator/_io_distance_cm_T_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  sensor/dist_calculator/_io_distance_cm_T_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    sensor/dist_calculator/_io_distance_cm_T_carry__0_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  sensor/dist_calculator/_io_distance_cm_T_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    sensor/dist_calculator/_io_distance_cm_T_carry__1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  sensor/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    sensor/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.671 r  sensor/dist_calculator/_io_distance_cm_T_carry__3/O[1]
                         net (fo=2, routed)           0.796     8.468    sensor/dist_calculator/_io_distance_cm_T_carry__3_n_6
    SLICE_X0Y19          LUT2 (Prop_lut2_I0_O)        0.306     8.774 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__2_i_1/O
                         net (fo=1, routed)           0.000     8.774    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_i_1_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.175 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.175    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.488 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3/O[3]
                         net (fo=9, routed)           2.353    11.841    sensor/dist_calculator/io_sensor_measurement_OBUF[4]
    SLICE_X48Y21         LUT6 (Prop_lut6_I1_O)        0.306    12.147 f  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           1.088    13.235    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_8_n_0
    SLICE_X49Y21         LUT3 (Prop_lut3_I1_O)        0.152    13.387 r  sensor/dist_calculator/io_seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.350    13.737    sensor/dist_calculator/io_seg_OBUF[6]_inst_i_4_n_0
    SLICE_X52Y21         LUT6 (Prop_lut6_I4_O)        0.326    14.063 r  sensor/dist_calculator/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.111    16.174    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    19.703 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    19.703    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor/sensor_trigger/stateReg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sensor_trigger_pin
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.391ns  (logic 4.315ns (37.879%)  route 7.076ns (62.121%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.621     5.142    sensor/sensor_trigger/CLK
    SLICE_X0Y22          FDRE                                         r  sensor/sensor_trigger/stateReg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.456     5.598 f  sensor/sensor_trigger/stateReg_reg/Q
                         net (fo=4, routed)           0.821     6.420    sensor/sensor_trigger/sensor_io_sensor_trigger_pin
    SLICE_X0Y24          LUT1 (Prop_lut1_I0_O)        0.152     6.572 r  sensor/sensor_trigger/io_sensor_trigger_pin_OBUF_inst_i_1/O
                         net (fo=1, routed)           6.255    12.827    io_sensor_trigger_pin_OBUF
    C15                  OBUF (Prop_obuf_I_O)         3.707    16.533 r  io_sensor_trigger_pin_OBUF_inst/O
                         net (fo=0)                   0.000    16.533    io_sensor_trigger_pin
    C15                                                               r  io_sensor_trigger_pin (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor/signal_counter/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sensor_measurement[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.517ns  (logic 6.610ns (62.850%)  route 3.907ns (37.150%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.629     5.150    sensor/signal_counter/CLK
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sensor/signal_counter/counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.754     6.360    sensor/dist_calculator/out[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.997 r  sensor/dist_calculator/_io_distance_cm_T_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    sensor/dist_calculator/_io_distance_cm_T_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  sensor/dist_calculator/_io_distance_cm_T_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    sensor/dist_calculator/_io_distance_cm_T_carry__0_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  sensor/dist_calculator/_io_distance_cm_T_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    sensor/dist_calculator/_io_distance_cm_T_carry__1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  sensor/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    sensor/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  sensor/dist_calculator/_io_distance_cm_T_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.465    sensor/dist_calculator/_io_distance_cm_T_carry__3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.788 r  sensor/dist_calculator/_io_distance_cm_T_carry__4/O[1]
                         net (fo=2, routed)           0.796     8.585    sensor/dist_calculator/_io_distance_cm_T_carry__4_n_6
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.306     8.891 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3_i_1/O
                         net (fo=1, routed)           0.000     8.891    sensor/dist_calculator/_io_distance_cm_T__112_carry__3_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.292 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.292    sensor/dist_calculator/_io_distance_cm_T__112_carry__3_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.626 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__4/O[1]
                         net (fo=9, routed)           2.357    11.982    io_sensor_measurement_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         3.685    15.668 r  io_sensor_measurement_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.668    io_sensor_measurement[6]
    U14                                                               r  io_sensor_measurement[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor/signal_counter/counter_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sensor_measurement[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.352ns  (logic 6.502ns (62.813%)  route 3.850ns (37.187%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.629     5.150    sensor/signal_counter/CLK
    SLICE_X3Y17          FDRE                                         r  sensor/signal_counter/counter_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y17          FDRE (Prop_fdre_C_Q)         0.456     5.606 r  sensor/signal_counter/counter_reg_reg[1]/Q
                         net (fo=5, routed)           0.754     6.360    sensor/dist_calculator/out[1]
    SLICE_X2Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     6.997 r  sensor/dist_calculator/_io_distance_cm_T_carry/CO[3]
                         net (fo=1, routed)           0.000     6.997    sensor/dist_calculator/_io_distance_cm_T_carry_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.114 r  sensor/dist_calculator/_io_distance_cm_T_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.114    sensor/dist_calculator/_io_distance_cm_T_carry__0_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  sensor/dist_calculator/_io_distance_cm_T_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.231    sensor/dist_calculator/_io_distance_cm_T_carry__1_n_0
    SLICE_X2Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  sensor/dist_calculator/_io_distance_cm_T_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.348    sensor/dist_calculator/_io_distance_cm_T_carry__2_n_0
    SLICE_X2Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.465 r  sensor/dist_calculator/_io_distance_cm_T_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.465    sensor/dist_calculator/_io_distance_cm_T_carry__3_n_0
    SLICE_X2Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.788 r  sensor/dist_calculator/_io_distance_cm_T_carry__4/O[1]
                         net (fo=2, routed)           0.796     8.585    sensor/dist_calculator/_io_distance_cm_T_carry__4_n_6
    SLICE_X0Y20          LUT2 (Prop_lut2_I0_O)        0.306     8.891 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3_i_1/O
                         net (fo=1, routed)           0.000     8.891    sensor/dist_calculator/_io_distance_cm_T__112_carry__3_i_1_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.292 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.292    sensor/dist_calculator/_io_distance_cm_T__112_carry__3_n_0
    SLICE_X0Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.514 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__4/O[0]
                         net (fo=9, routed)           2.299    11.813    io_sensor_measurement_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         3.689    15.502 r  io_sensor_measurement_OBUF[5]_inst/O
                         net (fo=0)                   0.000    15.502    io_sensor_measurement[5]
    U15                                                               r  io_sensor_measurement[5] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/digiSelect_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.227ns  (logic 1.445ns (64.890%)  route 0.782ns (35.110%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.554     1.437    display/CLK
    SLICE_X50Y23         FDSE                                         r  display/digiSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDSE (Prop_fdse_C_Q)         0.164     1.601 r  display/digiSelect_reg[0]/Q
                         net (fo=12, routed)          0.218     1.819    sensor/dist_calculator/Q[0]
    SLICE_X52Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.864 r  sensor/dist_calculator/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.564     2.428    io_seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.665 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.665    io_seg[3]
    V8                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.234ns  (logic 1.445ns (64.677%)  route 0.789ns (35.323%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.554     1.437    display/CLK
    SLICE_X50Y23         FDSE                                         r  display/digiSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDSE (Prop_fdse_C_Q)         0.164     1.601 r  display/digiSelect_reg[0]/Q
                         net (fo=12, routed)          0.227     1.828    sensor/dist_calculator/Q[0]
    SLICE_X52Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.873 r  sensor/dist_calculator/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.562     2.435    io_seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.671 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.671    io_seg[2]
    U8                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.273ns  (logic 1.409ns (62.009%)  route 0.863ns (37.991%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    display/CLK
    SLICE_X50Y22         FDRE                                         r  display/digiSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  display/digiSelect_reg[1]/Q
                         net (fo=6, routed)           0.174     1.777    display/Q[1]
    SLICE_X49Y21         LUT1 (Prop_lut1_I0_O)        0.045     1.822 r  display/io_an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.690     2.512    io_an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         1.200     3.712 r  io_an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.712    io_an[1]
    U4                                                                r  io_an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.274ns  (logic 1.433ns (63.024%)  route 0.841ns (36.976%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.556     1.439    display/CLK
    SLICE_X50Y22         FDRE                                         r  display/digiSelect_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 f  display/digiSelect_reg[2]/Q
                         net (fo=2, routed)           0.205     1.808    display/digiSelect_reg_n_0_[2]
    SLICE_X50Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.853 r  display/io_an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.636     2.489    io_an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.713 r  io_an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.713    io_an[2]
    V4                                                                r  io_an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_an[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.284ns  (logic 1.420ns (62.187%)  route 0.864ns (37.813%))
  Logic Levels:           2  (LUT1=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.554     1.437    display/CLK
    SLICE_X50Y23         FDRE                                         r  display/digiSelect_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  display/digiSelect_reg[3]/Q
                         net (fo=2, routed)           0.233     1.834    display/p_0_in
    SLICE_X50Y23         LUT1 (Prop_lut1_I0_O)        0.045     1.879 r  display/io_an_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.630     2.510    io_an_OBUF[3]
    W4                   OBUF (Prop_obuf_I_O)         1.211     3.721 r  io_an_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.721    io_an[3]
    W4                                                                r  io_an[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor/signal_counter/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sensor_measurement[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.262ns  (logic 1.702ns (75.254%)  route 0.560ns (24.746%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.585     1.468    sensor/signal_counter/CLK
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sensor/signal_counter/counter_reg_reg[17]/Q
                         net (fo=7, routed)           0.077     1.686    sensor/signal_counter/out[17]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.731 r  sensor/signal_counter/_io_distance_cm_T_carry__3_i_2/O
                         net (fo=1, routed)           0.000     1.731    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_0[2]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.796 r  sensor/dist_calculator/_io_distance_cm_T_carry__3/O[2]
                         net (fo=2, routed)           0.118     1.914    sensor/dist_calculator/_io_distance_cm_T_carry__3_n_5
    SLICE_X0Y20          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.187     2.101 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3/O[1]
                         net (fo=8, routed)           0.365     2.466    io_sensor_measurement_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.264     3.730 r  io_sensor_measurement_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.730    io_sensor_measurement[2]
    U19                                                               r  io_sensor_measurement[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor/signal_counter/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sensor_measurement[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.303ns  (logic 1.767ns (76.728%)  route 0.536ns (23.272%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.585     1.468    sensor/signal_counter/CLK
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sensor/signal_counter/counter_reg_reg[17]/Q
                         net (fo=7, routed)           0.077     1.686    sensor/signal_counter/out[17]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.731 r  sensor/signal_counter/_io_distance_cm_T_carry__3_i_2/O
                         net (fo=1, routed)           0.000     1.731    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_0[2]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.796 r  sensor/dist_calculator/_io_distance_cm_T_carry__3/O[2]
                         net (fo=2, routed)           0.118     1.914    sensor/dist_calculator/_io_distance_cm_T_carry__3_n_5
    SLICE_X0Y20          CARRY4 (Prop_carry4_DI[0]_O[3])
                                                      0.241     2.155 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3/O[3]
                         net (fo=9, routed)           0.341     2.496    io_sensor_measurement_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.275     3.771 r  io_sensor_measurement_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.771    io_sensor_measurement[4]
    W18                                                               r  io_sensor_measurement[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.369ns  (logic 1.439ns (60.734%)  route 0.930ns (39.266%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.554     1.437    display/CLK
    SLICE_X50Y23         FDSE                                         r  display/digiSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDSE (Prop_fdse_C_Q)         0.164     1.601 r  display/digiSelect_reg[0]/Q
                         net (fo=12, routed)          0.362     1.963    sensor/dist_calculator/Q[0]
    SLICE_X52Y21         LUT6 (Prop_lut6_I2_O)        0.045     2.008 r  sensor/dist_calculator/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.568     2.577    io_seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.807 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.807    io_seg[1]
    W6                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sensor/signal_counter/counter_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_sensor_measurement[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.744ns (74.428%)  route 0.599ns (25.572%))
  Logic Levels:           4  (CARRY4=2 LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.585     1.468    sensor/signal_counter/CLK
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  sensor/signal_counter/counter_reg_reg[17]/Q
                         net (fo=7, routed)           0.077     1.686    sensor/signal_counter/out[17]
    SLICE_X2Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.731 r  sensor/signal_counter/_io_distance_cm_T_carry__3_i_2/O
                         net (fo=1, routed)           0.000     1.731    sensor/dist_calculator/_io_distance_cm_T__112_carry__2_0[2]
    SLICE_X2Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.796 r  sensor/dist_calculator/_io_distance_cm_T_carry__3/O[2]
                         net (fo=2, routed)           0.118     1.914    sensor/dist_calculator/_io_distance_cm_T_carry__3_n_5
    SLICE_X0Y20          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.220     2.134 r  sensor/dist_calculator/_io_distance_cm_T__112_carry__3/O[2]
                         net (fo=9, routed)           0.404     2.538    io_sensor_measurement_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.273     3.811 r  io_sensor_measurement_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.811    io_sensor_measurement[3]
    V19                                                               r  io_sensor_measurement[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/digiSelect_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.459ns  (logic 1.415ns (57.531%)  route 1.044ns (42.469%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.554     1.437    display/CLK
    SLICE_X50Y23         FDSE                                         r  display/digiSelect_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y23         FDSE (Prop_fdse_C_Q)         0.164     1.601 r  display/digiSelect_reg[0]/Q
                         net (fo=12, routed)          0.476     2.077    sensor/dist_calculator/Q[0]
    SLICE_X52Y18         LUT6 (Prop_lut6_I2_O)        0.045     2.122 r  sensor/dist_calculator/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.568     2.690    io_seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.896 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.896    io_seg[5]
    V5                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           108 Endpoints
Min Delay           108 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_physical_echo_test
                            (input port)
  Destination:            sensor/signal_counter/counter_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.611ns  (logic 2.997ns (45.337%)  route 3.614ns (54.663%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  io_physical_echo_test (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  io_physical_echo_test_IBUF_inst/O
                         net (fo=2, routed)           3.614     5.051    sensor/signal_counter/DI[0]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  sensor/signal_counter/counter_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     5.175    sensor/signal_counter/counter_reg[0]_i_3_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.707 r  sensor/signal_counter/counter_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.707    sensor/signal_counter/counter_reg_reg[0]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.821 r  sensor/signal_counter/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.821    sensor/signal_counter/counter_reg_reg[4]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.935 r  sensor/signal_counter/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.935    sensor/signal_counter/counter_reg_reg[8]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.049 r  sensor/signal_counter/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.049    sensor/signal_counter/counter_reg_reg[12]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.163 r  sensor/signal_counter/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.163    sensor/signal_counter/counter_reg_reg[16]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.277 r  sensor/signal_counter/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.277    sensor/signal_counter/counter_reg_reg[20]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.611 r  sensor/signal_counter/counter_reg_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.611    sensor/signal_counter/counter_reg_reg[24]_i_1_n_6
    SLICE_X3Y23          FDRE                                         r  sensor/signal_counter/counter_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504     4.845    sensor/signal_counter/CLK
    SLICE_X3Y23          FDRE                                         r  sensor/signal_counter/counter_reg_reg[25]/C

Slack:                    inf
  Source:                 io_physical_echo_test
                            (input port)
  Destination:            sensor/signal_counter/counter_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.500ns  (logic 2.886ns (44.403%)  route 3.614ns (55.597%))
  Logic Levels:           9  (CARRY4=7 IBUF=1 LUT2=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  io_physical_echo_test (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  io_physical_echo_test_IBUF_inst/O
                         net (fo=2, routed)           3.614     5.051    sensor/signal_counter/DI[0]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  sensor/signal_counter/counter_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     5.175    sensor/signal_counter/counter_reg[0]_i_3_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.707 r  sensor/signal_counter/counter_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.707    sensor/signal_counter/counter_reg_reg[0]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.821 r  sensor/signal_counter/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.821    sensor/signal_counter/counter_reg_reg[4]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.935 r  sensor/signal_counter/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.935    sensor/signal_counter/counter_reg_reg[8]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.049 r  sensor/signal_counter/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.049    sensor/signal_counter/counter_reg_reg[12]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.163 r  sensor/signal_counter/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.163    sensor/signal_counter/counter_reg_reg[16]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.277 r  sensor/signal_counter/counter_reg_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.277    sensor/signal_counter/counter_reg_reg[20]_i_1_n_0
    SLICE_X3Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.500 r  sensor/signal_counter/counter_reg_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.500    sensor/signal_counter/counter_reg_reg[24]_i_1_n_7
    SLICE_X3Y23          FDRE                                         r  sensor/signal_counter/counter_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.504     4.845    sensor/signal_counter/CLK
    SLICE_X3Y23          FDRE                                         r  sensor/signal_counter/counter_reg_reg[24]/C

Slack:                    inf
  Source:                 io_physical_echo_test
                            (input port)
  Destination:            sensor/signal_counter/counter_reg_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.497ns  (logic 2.883ns (44.377%)  route 3.614ns (55.623%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  io_physical_echo_test (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  io_physical_echo_test_IBUF_inst/O
                         net (fo=2, routed)           3.614     5.051    sensor/signal_counter/DI[0]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  sensor/signal_counter/counter_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     5.175    sensor/signal_counter/counter_reg[0]_i_3_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.707 r  sensor/signal_counter/counter_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.707    sensor/signal_counter/counter_reg_reg[0]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.821 r  sensor/signal_counter/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.821    sensor/signal_counter/counter_reg_reg[4]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.935 r  sensor/signal_counter/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.935    sensor/signal_counter/counter_reg_reg[8]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.049 r  sensor/signal_counter/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.049    sensor/signal_counter/counter_reg_reg[12]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.163 r  sensor/signal_counter/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.163    sensor/signal_counter/counter_reg_reg[16]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.497 r  sensor/signal_counter/counter_reg_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.497    sensor/signal_counter/counter_reg_reg[20]_i_1_n_6
    SLICE_X3Y22          FDRE                                         r  sensor/signal_counter/counter_reg_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.505     4.846    sensor/signal_counter/CLK
    SLICE_X3Y22          FDRE                                         r  sensor/signal_counter/counter_reg_reg[21]/C

Slack:                    inf
  Source:                 io_physical_echo_test
                            (input port)
  Destination:            sensor/signal_counter/counter_reg_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.476ns  (logic 2.862ns (44.197%)  route 3.614ns (55.803%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  io_physical_echo_test (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  io_physical_echo_test_IBUF_inst/O
                         net (fo=2, routed)           3.614     5.051    sensor/signal_counter/DI[0]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  sensor/signal_counter/counter_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     5.175    sensor/signal_counter/counter_reg[0]_i_3_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.707 r  sensor/signal_counter/counter_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.707    sensor/signal_counter/counter_reg_reg[0]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.821 r  sensor/signal_counter/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.821    sensor/signal_counter/counter_reg_reg[4]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.935 r  sensor/signal_counter/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.935    sensor/signal_counter/counter_reg_reg[8]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.049 r  sensor/signal_counter/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.049    sensor/signal_counter/counter_reg_reg[12]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.163 r  sensor/signal_counter/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.163    sensor/signal_counter/counter_reg_reg[16]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.476 r  sensor/signal_counter/counter_reg_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.476    sensor/signal_counter/counter_reg_reg[20]_i_1_n_4
    SLICE_X3Y22          FDRE                                         r  sensor/signal_counter/counter_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.505     4.846    sensor/signal_counter/CLK
    SLICE_X3Y22          FDRE                                         r  sensor/signal_counter/counter_reg_reg[23]/C

Slack:                    inf
  Source:                 io_physical_echo_test
                            (input port)
  Destination:            sensor/signal_counter/counter_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.402ns  (logic 2.788ns (43.552%)  route 3.614ns (56.448%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  io_physical_echo_test (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  io_physical_echo_test_IBUF_inst/O
                         net (fo=2, routed)           3.614     5.051    sensor/signal_counter/DI[0]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  sensor/signal_counter/counter_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     5.175    sensor/signal_counter/counter_reg[0]_i_3_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.707 r  sensor/signal_counter/counter_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.707    sensor/signal_counter/counter_reg_reg[0]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.821 r  sensor/signal_counter/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.821    sensor/signal_counter/counter_reg_reg[4]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.935 r  sensor/signal_counter/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.935    sensor/signal_counter/counter_reg_reg[8]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.049 r  sensor/signal_counter/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.049    sensor/signal_counter/counter_reg_reg[12]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.163 r  sensor/signal_counter/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.163    sensor/signal_counter/counter_reg_reg[16]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.402 r  sensor/signal_counter/counter_reg_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.402    sensor/signal_counter/counter_reg_reg[20]_i_1_n_5
    SLICE_X3Y22          FDRE                                         r  sensor/signal_counter/counter_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.505     4.846    sensor/signal_counter/CLK
    SLICE_X3Y22          FDRE                                         r  sensor/signal_counter/counter_reg_reg[22]/C

Slack:                    inf
  Source:                 io_physical_echo_test
                            (input port)
  Destination:            sensor/signal_counter/counter_reg_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.386ns  (logic 2.772ns (43.411%)  route 3.614ns (56.589%))
  Logic Levels:           8  (CARRY4=6 IBUF=1 LUT2=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  io_physical_echo_test (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  io_physical_echo_test_IBUF_inst/O
                         net (fo=2, routed)           3.614     5.051    sensor/signal_counter/DI[0]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  sensor/signal_counter/counter_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     5.175    sensor/signal_counter/counter_reg[0]_i_3_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.707 r  sensor/signal_counter/counter_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.707    sensor/signal_counter/counter_reg_reg[0]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.821 r  sensor/signal_counter/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.821    sensor/signal_counter/counter_reg_reg[4]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.935 r  sensor/signal_counter/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.935    sensor/signal_counter/counter_reg_reg[8]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.049 r  sensor/signal_counter/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.049    sensor/signal_counter/counter_reg_reg[12]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.163 r  sensor/signal_counter/counter_reg_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.163    sensor/signal_counter/counter_reg_reg[16]_i_1_n_0
    SLICE_X3Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.386 r  sensor/signal_counter/counter_reg_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.386    sensor/signal_counter/counter_reg_reg[20]_i_1_n_7
    SLICE_X3Y22          FDRE                                         r  sensor/signal_counter/counter_reg_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.505     4.846    sensor/signal_counter/CLK
    SLICE_X3Y22          FDRE                                         r  sensor/signal_counter/counter_reg_reg[20]/C

Slack:                    inf
  Source:                 io_physical_echo_test
                            (input port)
  Destination:            sensor/signal_counter/counter_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.383ns  (logic 2.769ns (43.384%)  route 3.614ns (56.616%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  io_physical_echo_test (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  io_physical_echo_test_IBUF_inst/O
                         net (fo=2, routed)           3.614     5.051    sensor/signal_counter/DI[0]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  sensor/signal_counter/counter_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     5.175    sensor/signal_counter/counter_reg[0]_i_3_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.707 r  sensor/signal_counter/counter_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.707    sensor/signal_counter/counter_reg_reg[0]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.821 r  sensor/signal_counter/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.821    sensor/signal_counter/counter_reg_reg[4]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.935 r  sensor/signal_counter/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.935    sensor/signal_counter/counter_reg_reg[8]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.049 r  sensor/signal_counter/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.049    sensor/signal_counter/counter_reg_reg[12]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.383 r  sensor/signal_counter/counter_reg_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.383    sensor/signal_counter/counter_reg_reg[16]_i_1_n_6
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507     4.848    sensor/signal_counter/CLK
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[17]/C

Slack:                    inf
  Source:                 io_physical_echo_test
                            (input port)
  Destination:            sensor/signal_counter/counter_reg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.362ns  (logic 2.748ns (43.197%)  route 3.614ns (56.803%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  io_physical_echo_test (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  io_physical_echo_test_IBUF_inst/O
                         net (fo=2, routed)           3.614     5.051    sensor/signal_counter/DI[0]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  sensor/signal_counter/counter_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     5.175    sensor/signal_counter/counter_reg[0]_i_3_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.707 r  sensor/signal_counter/counter_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.707    sensor/signal_counter/counter_reg_reg[0]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.821 r  sensor/signal_counter/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.821    sensor/signal_counter/counter_reg_reg[4]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.935 r  sensor/signal_counter/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.935    sensor/signal_counter/counter_reg_reg[8]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.049 r  sensor/signal_counter/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.049    sensor/signal_counter/counter_reg_reg[12]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.362 r  sensor/signal_counter/counter_reg_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.362    sensor/signal_counter/counter_reg_reg[16]_i_1_n_4
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507     4.848    sensor/signal_counter/CLK
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[19]/C

Slack:                    inf
  Source:                 io_physical_echo_test
                            (input port)
  Destination:            sensor/signal_counter/counter_reg_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.288ns  (logic 2.674ns (42.529%)  route 3.614ns (57.471%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  io_physical_echo_test (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  io_physical_echo_test_IBUF_inst/O
                         net (fo=2, routed)           3.614     5.051    sensor/signal_counter/DI[0]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  sensor/signal_counter/counter_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     5.175    sensor/signal_counter/counter_reg[0]_i_3_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.707 r  sensor/signal_counter/counter_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.707    sensor/signal_counter/counter_reg_reg[0]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.821 r  sensor/signal_counter/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.821    sensor/signal_counter/counter_reg_reg[4]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.935 r  sensor/signal_counter/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.935    sensor/signal_counter/counter_reg_reg[8]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.049 r  sensor/signal_counter/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.049    sensor/signal_counter/counter_reg_reg[12]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.288 r  sensor/signal_counter/counter_reg_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.288    sensor/signal_counter/counter_reg_reg[16]_i_1_n_5
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507     4.848    sensor/signal_counter/CLK
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[18]/C

Slack:                    inf
  Source:                 io_physical_echo_test
                            (input port)
  Destination:            sensor/signal_counter/counter_reg_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.272ns  (logic 2.658ns (42.382%)  route 3.614ns (57.618%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C16                                               0.000     0.000 r  io_physical_echo_test (IN)
                         net (fo=0)                   0.000     0.000    io_physical_echo_test
    C16                  IBUF (Prop_ibuf_I_O)         1.437     1.437 r  io_physical_echo_test_IBUF_inst/O
                         net (fo=2, routed)           3.614     5.051    sensor/signal_counter/DI[0]
    SLICE_X3Y17          LUT2 (Prop_lut2_I0_O)        0.124     5.175 r  sensor/signal_counter/counter_reg[0]_i_3/O
                         net (fo=1, routed)           0.000     5.175    sensor/signal_counter/counter_reg[0]_i_3_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.707 r  sensor/signal_counter/counter_reg_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.707    sensor/signal_counter/counter_reg_reg[0]_i_2_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.821 r  sensor/signal_counter/counter_reg_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.821    sensor/signal_counter/counter_reg_reg[4]_i_1_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.935 r  sensor/signal_counter/counter_reg_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.935    sensor/signal_counter/counter_reg_reg[8]_i_1_n_0
    SLICE_X3Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.049 r  sensor/signal_counter/counter_reg_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.049    sensor/signal_counter/counter_reg_reg[12]_i_1_n_0
    SLICE_X3Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.272 r  sensor/signal_counter/counter_reg_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.272    sensor/signal_counter/counter_reg_reg[16]_i_1_n_7
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.507     4.848    sensor/signal_counter/CLK
    SLICE_X3Y21          FDRE                                         r  sensor/signal_counter/counter_reg_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/sensor_trigger/count_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.266ns (24.587%)  route 0.815ns (75.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           0.631     0.851    sensor/sensor_trigger/reset_IBUF
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.896 r  sensor/sensor_trigger/count_reg[9]_i_1/O
                         net (fo=10, routed)          0.184     1.080    sensor/sensor_trigger/count_reg[9]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.850     1.977    sensor/sensor_trigger/CLK
    SLICE_X2Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/sensor_trigger/count_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.266ns (24.587%)  route 0.815ns (75.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           0.631     0.851    sensor/sensor_trigger/reset_IBUF
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.896 r  sensor/sensor_trigger/count_reg[9]_i_1/O
                         net (fo=10, routed)          0.184     1.080    sensor/sensor_trigger/count_reg[9]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.850     1.977    sensor/sensor_trigger/CLK
    SLICE_X2Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/sensor_trigger/count_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.266ns (24.587%)  route 0.815ns (75.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           0.631     0.851    sensor/sensor_trigger/reset_IBUF
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.896 r  sensor/sensor_trigger/count_reg[9]_i_1/O
                         net (fo=10, routed)          0.184     1.080    sensor/sensor_trigger/count_reg[9]_i_1_n_0
    SLICE_X2Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.850     1.977    sensor/sensor_trigger/CLK
    SLICE_X2Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/sensor_trigger/count_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.266ns (24.587%)  route 0.815ns (75.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           0.631     0.851    sensor/sensor_trigger/reset_IBUF
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.896 r  sensor/sensor_trigger/count_reg[9]_i_1/O
                         net (fo=10, routed)          0.184     1.080    sensor/sensor_trigger/count_reg[9]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.850     1.977    sensor/sensor_trigger/CLK
    SLICE_X3Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/sensor_trigger/count_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.266ns (24.587%)  route 0.815ns (75.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           0.631     0.851    sensor/sensor_trigger/reset_IBUF
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.896 r  sensor/sensor_trigger/count_reg[9]_i_1/O
                         net (fo=10, routed)          0.184     1.080    sensor/sensor_trigger/count_reg[9]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.850     1.977    sensor/sensor_trigger/CLK
    SLICE_X3Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/sensor_trigger/count_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.266ns (24.587%)  route 0.815ns (75.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           0.631     0.851    sensor/sensor_trigger/reset_IBUF
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.896 r  sensor/sensor_trigger/count_reg[9]_i_1/O
                         net (fo=10, routed)          0.184     1.080    sensor/sensor_trigger/count_reg[9]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.850     1.977    sensor/sensor_trigger/CLK
    SLICE_X3Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[8]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            sensor/sensor_trigger/count_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.266ns (24.587%)  route 0.815ns (75.413%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.977ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           0.631     0.851    sensor/sensor_trigger/reset_IBUF
    SLICE_X0Y24          LUT2 (Prop_lut2_I0_O)        0.045     0.896 r  sensor/sensor_trigger/count_reg[9]_i_1/O
                         net (fo=10, routed)          0.184     1.080    sensor/sensor_trigger/count_reg[9]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.850     1.977    sensor/sensor_trigger/CLK
    SLICE_X3Y24          FDRE                                         r  sensor/sensor_trigger/count_reg_reg[9]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regCount_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.266ns (24.323%)  route 0.826ns (75.677%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           0.684     0.904    reset_IBUF
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.045     0.949 r  regCount[0]_i_1/O
                         net (fo=27, routed)          0.142     1.092    regCount[0]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  regCount_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.849     1.976    clock_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  regCount_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regCount_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.266ns (24.323%)  route 0.826ns (75.677%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           0.684     0.904    reset_IBUF
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.045     0.949 r  regCount[0]_i_1/O
                         net (fo=27, routed)          0.142     1.092    regCount[0]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  regCount_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.849     1.976    clock_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  regCount_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            regCount_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.092ns  (logic 0.266ns (24.323%)  route 0.826ns (75.677%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.976ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  reset_IBUF_inst/O
                         net (fo=9, routed)           0.684     0.904    reset_IBUF
    SLICE_X5Y22          LUT2 (Prop_lut2_I0_O)        0.045     0.949 r  regCount[0]_i_1/O
                         net (fo=27, routed)          0.142     1.092    regCount[0]_i_1_n_0
    SLICE_X4Y23          FDRE                                         r  regCount_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.849     1.976    clock_IBUF_BUFG
    SLICE_X4Y23          FDRE                                         r  regCount_reg[22]/C





