Analysis & Synthesis report for NES
Sat Mar 30 18:09:21 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |NES|CPU_6502:inst|CPU_STATE
 11. State Machine - |NES|CPU_6502:inst|OP_TYPE
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Registers Added for RAM Pass-Through Logic
 17. Registers Packed Into Inferred Megafunctions
 18. Multiplexer Restructuring Statistics (Restructuring Performed)
 19. Source assignments for DVI_OUT:inst1
 20. Source assignments for DVI_OUT:inst1|altddio_out:ddio_inst
 21. Source assignments for DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated
 22. Source assignments for MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated
 23. Source assignments for MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated
 24. Source assignments for PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated
 25. Source assignments for PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated
 26. Source assignments for PPU:inst9|altsyncram:Mux11_rtl_0|altsyncram_7lv:auto_generated
 27. Source assignments for PPU:inst9|altsyncram:Mux10_rtl_0|altsyncram_8lv:auto_generated
 28. Source assignments for PPU:inst9|altsyncram:Mux9_rtl_0|altsyncram_9lv:auto_generated
 29. Source assignments for PPU:inst9|altsyncram:Mux8_rtl_0|altsyncram_alv:auto_generated
 30. Source assignments for PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_blv:auto_generated
 31. Source assignments for PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_clv:auto_generated
 32. Source assignments for PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_dlv:auto_generated
 33. Source assignments for PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_elv:auto_generated
 34. Parameter Settings for User Entity Instance: DVI_OUT:inst1|altddio_out:ddio_inst
 35. Parameter Settings for User Entity Instance: vidor50PLL:inst6|altpll:altpll_component
 36. Parameter Settings for User Entity Instance: LPM_CONSTANT:inst5
 37. Parameter Settings for User Entity Instance: HIGH_IMPEDANCE:inst3
 38. Parameter Settings for Inferred Entity Instance: MemoryController:inst8|altsyncram:CPU_MEM_rtl_0
 39. Parameter Settings for Inferred Entity Instance: MemoryController:inst8|altsyncram:MEM_rtl_0
 40. Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:NAME_TBL_rtl_0
 41. Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:ATR_TBL_rtl_0
 42. Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux11_rtl_0
 43. Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux10_rtl_0
 44. Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux9_rtl_0
 45. Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux8_rtl_0
 46. Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux7_rtl_0
 47. Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux6_rtl_0
 48. Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux5_rtl_0
 49. Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux4_rtl_0
 50. altpll Parameter Settings by Entity Instance
 51. altsyncram Parameter Settings by Entity Instance
 52. Post-Synthesis Netlist Statistics for Top Partition
 53. Elapsed Time Per Partition
 54. Analysis & Synthesis Messages
 55. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 30 18:09:20 2024       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; NES                                         ;
; Top-level Entity Name              ; NES                                         ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 14,697                                      ;
;     Total combinational functions  ; 12,094                                      ;
;     Dedicated logic registers      ; 3,065                                       ;
; Total registers                    ; 3073                                        ;
; Total pins                         ; 15                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 376,832                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL016YU256C8G    ;                    ;
; Top-level entity name                                            ; NES                ; NES                ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; On                 ; Off                ;
; Verilog Show LMF Mapping Messages                                ; Off                ;                    ;
; Optimization Technique                                           ; Area               ; Balanced           ;
; Allow Shift Register Merging across Hierarchies                  ; Always             ; Auto               ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.2%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                         ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path              ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                               ; Library ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+
; ROM_INIT.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ROM_INIT.vhd                                  ;         ;
; PPU.vhd                                       ; yes             ; User VHDL File                                        ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/PPU.vhd                                       ;         ;
; opcode_constants.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/opcode_constants.vhd                          ;         ;
; CPU_6502.vhd                                  ; yes             ; User VHDL File                                        ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd                                  ;         ;
; CLKDIV.vhd                                    ; yes             ; User VHDL File                                        ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CLKDIV.vhd                                    ;         ;
; MemoryController.vhd                          ; yes             ; User VHDL File                                        ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd                          ;         ;
; vidor50PLL.vhd                                ; yes             ; User Wizard-Generated File                            ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/vidor50PLL.vhd                                ;         ;
; NES.bdf                                       ; yes             ; User Block Diagram/Schematic File                     ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/NES.bdf                                       ;         ;
; ip/SYSTEM_PLL/SYSTEM_PLL.v                    ; yes             ; User Wizard-Generated File                            ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/SYSTEM_PLL/SYSTEM_PLL.v                    ;         ;
; ip/DVI_OUT/TMDS_ENCODE.v                      ; yes             ; User Verilog HDL File                                 ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/DVI_OUT/TMDS_ENCODE.v                      ; DVI_OUT ;
; ip/DVI_OUT/DVI_OUT.v                          ; yes             ; User Verilog HDL File                                 ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/DVI_OUT/DVI_OUT.v                          ; DVI_OUT ;
; HIGH_IMPEDANCE.vhd                            ; yes             ; User VHDL File                                        ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/HIGH_IMPEDANCE.vhd                            ;         ;
; altddio_out.tdf                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf                     ;         ;
; aglobal201.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                      ;         ;
; stratix_ddio.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ddio.inc                    ;         ;
; cyclone_ddio.inc                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cyclone_ddio.inc                    ;         ;
; lpm_mux.inc                                   ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc                         ;         ;
; stratix_lcell.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_lcell.inc                   ;         ;
; db/ddio_out_46d.tdf                           ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/ddio_out_46d.tdf                           ;         ;
; altpll.tdf                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                          ;         ;
; stratix_pll.inc                               ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                     ;         ;
; stratixii_pll.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                   ;         ;
; cycloneii_pll.inc                             ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                   ;         ;
; db/vidor50pll_altpll.v                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/vidor50pll_altpll.v                        ;         ;
; lpm_constant.tdf                              ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_constant.tdf                    ;         ;
; altsyncram.tdf                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf                      ;         ;
; stratix_ram_block.inc                         ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc               ;         ;
; lpm_decode.inc                                ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc                      ;         ;
; a_rdenreg.inc                                 ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc                       ;         ;
; altrom.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altrom.inc                          ;         ;
; altram.inc                                    ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altram.inc                          ;         ;
; altdpram.inc                                  ; yes             ; Megafunction                                          ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altdpram.inc                        ;         ;
; db/altsyncram_qsh1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_qsh1.tdf                        ;         ;
; db/nes.ram0_memorycontroller_6c6eecc2.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/nes.ram0_memorycontroller_6c6eecc2.hdl.mif ;         ;
; db/altsyncram_jrf1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_jrf1.tdf                        ;         ;
; games/donkey_kong.mif                         ; yes             ; Auto-Found Memory Initialization File                 ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/games/donkey_kong.mif                         ;         ;
; db/decode_fsa.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/decode_fsa.tdf                             ;         ;
; db/decode_88a.tdf                             ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/decode_88a.tdf                             ;         ;
; db/mux_vmb.tdf                                ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/mux_vmb.tdf                                ;         ;
; db/altsyncram_cgn1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_cgn1.tdf                        ;         ;
; db/nes.ram0_ppu_14356.hdl.mif                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/nes.ram0_ppu_14356.hdl.mif                 ;         ;
; db/altsyncram_jan1.tdf                        ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_jan1.tdf                        ;         ;
; db/nes.ram1_ppu_14356.hdl.mif                 ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/nes.ram1_ppu_14356.hdl.mif                 ;         ;
; db/altsyncram_7lv.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_7lv.tdf                         ;         ;
; db/altsyncram_8lv.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_8lv.tdf                         ;         ;
; db/altsyncram_9lv.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_9lv.tdf                         ;         ;
; db/altsyncram_alv.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_alv.tdf                         ;         ;
; db/altsyncram_blv.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_blv.tdf                         ;         ;
; db/altsyncram_clv.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_clv.tdf                         ;         ;
; db/altsyncram_dlv.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_dlv.tdf                         ;         ;
; db/altsyncram_elv.tdf                         ; yes             ; Auto-Generated Megafunction                           ; C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_elv.tdf                         ;         ;
+-----------------------------------------------+-----------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                             ;
+---------------------------------------------+---------------------------+
; Resource                                    ; Usage                     ;
+---------------------------------------------+---------------------------+
; Estimated Total logic elements              ; 14,697                    ;
;                                             ;                           ;
; Total combinational functions               ; 12094                     ;
; Logic element usage by number of LUT inputs ;                           ;
;     -- 4 input functions                    ; 9572                      ;
;     -- 3 input functions                    ; 1905                      ;
;     -- <=2 input functions                  ; 617                       ;
;                                             ;                           ;
; Logic elements by mode                      ;                           ;
;     -- normal mode                          ; 11558                     ;
;     -- arithmetic mode                      ; 536                       ;
;                                             ;                           ;
; Total registers                             ; 3073                      ;
;     -- Dedicated logic registers            ; 3065                      ;
;     -- I/O registers                        ; 16                        ;
;                                             ;                           ;
; I/O pins                                    ; 15                        ;
; Total memory bits                           ; 376832                    ;
;                                             ;                           ;
; Embedded Multiplier 9-bit elements          ; 0                         ;
;                                             ;                           ;
; Total PLLs                                  ; 1                         ;
;     -- PLLs                                 ; 1                         ;
;                                             ;                           ;
; Maximum fan-out node                        ; CLKDIV:inst4|CLK_OUT~reg0 ;
; Maximum fan-out                             ; 2516                      ;
; Total fan-out                               ; 56030                     ;
; Average fan-out                             ; 3.67                      ;
+---------------------------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                  ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                      ; Entity Name       ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+-------------------+--------------+
; |NES                                        ; 12094 (1)           ; 3065 (0)                  ; 376832      ; 0            ; 0       ; 0         ; 15   ; 0            ; |NES                                                                                                     ; NES               ; work         ;
;    |CLKDIV:inst4|                           ; 10 (10)             ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|CLKDIV:inst4                                                                                        ; CLKDIV            ; work         ;
;    |CPU_6502:inst|                          ; 2181 (2181)         ; 138 (138)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|CPU_6502:inst                                                                                       ; CPU_6502          ; work         ;
;    |DVI_OUT:inst1|                          ; 367 (37)            ; 142 (40)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|DVI_OUT:inst1                                                                                       ; DVI_OUT           ; DVI_OUT      ;
;       |TMDS_ENCODE:blu_inst|                ; 110 (110)           ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|DVI_OUT:inst1|TMDS_ENCODE:blu_inst                                                                  ; TMDS_ENCODE       ; DVI_OUT      ;
;       |TMDS_ENCODE:grn_inst|                ; 110 (110)           ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|DVI_OUT:inst1|TMDS_ENCODE:grn_inst                                                                  ; TMDS_ENCODE       ; DVI_OUT      ;
;       |TMDS_ENCODE:red_inst|                ; 110 (110)           ; 34 (34)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|DVI_OUT:inst1|TMDS_ENCODE:red_inst                                                                  ; TMDS_ENCODE       ; DVI_OUT      ;
;       |altddio_out:ddio_inst|               ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|DVI_OUT:inst1|altddio_out:ddio_inst                                                                 ; altddio_out       ; work         ;
;          |ddio_out_46d:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated                                     ; ddio_out_46d      ; work         ;
;    |MemoryController:inst8|                 ; 514 (506)           ; 481 (479)                 ; 278528      ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|MemoryController:inst8                                                                              ; MemoryController  ; work         ;
;       |altsyncram:CPU_MEM_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|MemoryController:inst8|altsyncram:CPU_MEM_rtl_0                                                     ; altsyncram        ; work         ;
;          |altsyncram_qsh1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated                      ; altsyncram_qsh1   ; work         ;
;       |altsyncram:MEM_rtl_0|                ; 8 (0)               ; 2 (0)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|MemoryController:inst8|altsyncram:MEM_rtl_0                                                         ; altsyncram        ; work         ;
;          |altsyncram_jrf1:auto_generated|   ; 8 (0)               ; 2 (2)                     ; 262144      ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated                          ; altsyncram_jrf1   ; work         ;
;             |decode_88a:rden_decode_b|      ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|decode_88a:rden_decode_b ; decode_88a        ; work         ;
;             |decode_fsa:decode2|            ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|decode_fsa:decode2       ; decode_fsa        ; work         ;
;    |PPU:inst9|                              ; 9021 (9021)         ; 2298 (2298)               ; 98304       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9                                                                                           ; PPU               ; work         ;
;       |altsyncram:ATR_TBL_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:ATR_TBL_rtl_0                                                                  ; altsyncram        ; work         ;
;          |altsyncram_jan1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated                                   ; altsyncram_jan1   ; work         ;
;       |altsyncram:Mux10_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux10_rtl_0                                                                    ; altsyncram        ; work         ;
;          |altsyncram_8lv:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux10_rtl_0|altsyncram_8lv:auto_generated                                      ; altsyncram_8lv    ; work         ;
;       |altsyncram:Mux11_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux11_rtl_0                                                                    ; altsyncram        ; work         ;
;          |altsyncram_7lv:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux11_rtl_0|altsyncram_7lv:auto_generated                                      ; altsyncram_7lv    ; work         ;
;       |altsyncram:Mux4_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux4_rtl_0                                                                     ; altsyncram        ; work         ;
;          |altsyncram_elv:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_elv:auto_generated                                       ; altsyncram_elv    ; work         ;
;       |altsyncram:Mux5_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux5_rtl_0                                                                     ; altsyncram        ; work         ;
;          |altsyncram_dlv:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_dlv:auto_generated                                       ; altsyncram_dlv    ; work         ;
;       |altsyncram:Mux6_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux6_rtl_0                                                                     ; altsyncram        ; work         ;
;          |altsyncram_clv:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_clv:auto_generated                                       ; altsyncram_clv    ; work         ;
;       |altsyncram:Mux7_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux7_rtl_0                                                                     ; altsyncram        ; work         ;
;          |altsyncram_blv:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_blv:auto_generated                                       ; altsyncram_blv    ; work         ;
;       |altsyncram:Mux8_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux8_rtl_0                                                                     ; altsyncram        ; work         ;
;          |altsyncram_alv:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux8_rtl_0|altsyncram_alv:auto_generated                                       ; altsyncram_alv    ; work         ;
;       |altsyncram:Mux9_rtl_0|               ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux9_rtl_0                                                                     ; altsyncram        ; work         ;
;          |altsyncram_9lv:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:Mux9_rtl_0|altsyncram_9lv:auto_generated                                       ; altsyncram_9lv    ; work         ;
;       |altsyncram:NAME_TBL_rtl_0|           ; 0 (0)               ; 0 (0)                     ; 30720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:NAME_TBL_rtl_0                                                                 ; altsyncram        ; work         ;
;          |altsyncram_cgn1:auto_generated|   ; 0 (0)               ; 0 (0)                     ; 30720       ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated                                  ; altsyncram_cgn1   ; work         ;
;    |vidor50PLL:inst6|                       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|vidor50PLL:inst6                                                                                    ; vidor50PLL        ; work         ;
;       |altpll:altpll_component|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|vidor50PLL:inst6|altpll:altpll_component                                                            ; altpll            ; work         ;
;          |vidor50PLL_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |NES|vidor50PLL:inst6|altpll:altpll_component|vidor50PLL_altpll:auto_generated                           ; vidor50PLL_altpll ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; Name                                                                                      ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF                                           ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+
; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536  ; db/NES.ram0_MemoryController_6c6eecc2.hdl.mif ;
; MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; 32768        ; 8            ; 32768        ; 8            ; 262144 ; games/Donkey_Kong.mif                         ;
; PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; 256          ; 8            ; 256          ; 8            ; 2048   ; db/NES.ram1_PPU_14356.hdl.mif                 ;
; PPU:inst9|altsyncram:Mux10_rtl_0|altsyncram_8lv:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192   ; NES.NES1.rtl.mif                              ;
; PPU:inst9|altsyncram:Mux11_rtl_0|altsyncram_7lv:auto_generated|ALTSYNCRAM                 ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192   ; NES.NES0.rtl.mif                              ;
; PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_elv:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192   ; NES.NES7.rtl.mif                              ;
; PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_dlv:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192   ; NES.NES6.rtl.mif                              ;
; PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_clv:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192   ; NES.NES5.rtl.mif                              ;
; PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_blv:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192   ; NES.NES4.rtl.mif                              ;
; PPU:inst9|altsyncram:Mux8_rtl_0|altsyncram_alv:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192   ; NES.NES3.rtl.mif                              ;
; PPU:inst9|altsyncram:Mux9_rtl_0|altsyncram_9lv:auto_generated|ALTSYNCRAM                  ; AUTO ; ROM              ; 8192         ; 1            ; --           ; --           ; 8192   ; NES.NES2.rtl.mif                              ;
; PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; 3840         ; 8            ; 3840         ; 8            ; 30720  ; db/NES.ram0_PPU_14356.hdl.mif                 ;
+-------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+-----------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                   ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance       ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |NES|vidor50PLL:inst6 ; vidor50PLL.vhd  ;
+--------+--------------+---------+--------------+--------------+-----------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES|CPU_6502:inst|CPU_STATE                                                                                                                                        ;
+----------------------+----------------------+----------------------+--------------------+-------------------+-----------------+-----------------+-----------------+-----------------+
; Name                 ; CPU_STATE.HALT_STATE ; CPU_STATE.HOLD_STATE ; CPU_STATE.WAIT_OAM ; CPU_STATE.EXECUTE ; CPU_STATE.FETCH ; CPU_STATE.INIT2 ; CPU_STATE.INIT1 ; CPU_STATE.INIT0 ;
+----------------------+----------------------+----------------------+--------------------+-------------------+-----------------+-----------------+-----------------+-----------------+
; CPU_STATE.INIT0      ; 0                    ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0               ; 0               ;
; CPU_STATE.INIT1      ; 0                    ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 1               ; 1               ;
; CPU_STATE.INIT2      ; 0                    ; 0                    ; 0                  ; 0                 ; 0               ; 1               ; 0               ; 1               ;
; CPU_STATE.FETCH      ; 0                    ; 0                    ; 0                  ; 0                 ; 1               ; 0               ; 0               ; 1               ;
; CPU_STATE.EXECUTE    ; 0                    ; 0                    ; 0                  ; 1                 ; 0               ; 0               ; 0               ; 1               ;
; CPU_STATE.WAIT_OAM   ; 0                    ; 0                    ; 1                  ; 0                 ; 0               ; 0               ; 0               ; 1               ;
; CPU_STATE.HOLD_STATE ; 0                    ; 1                    ; 0                  ; 0                 ; 0               ; 0               ; 0               ; 1               ;
; CPU_STATE.HALT_STATE ; 1                    ; 0                    ; 0                  ; 0                 ; 0               ; 0               ; 0               ; 1               ;
+----------------------+----------------------+----------------------+--------------------+-------------------+-----------------+-----------------+-----------------+-----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |NES|CPU_6502:inst|OP_TYPE                                                                                                                                                                                                          ;
+--------------------+---------------+---------------+-------------+------------------+--------------------+--------------------+------------------+-------------------+--------------------+--------------------+------------------+-----------------+
; Name               ; OP_TYPE.ZPG_Y ; OP_TYPE.ZPG_X ; OP_TYPE.ZPG ; OP_TYPE.RELATIVE ; OP_TYPE.INDIRECT_Y ; OP_TYPE.X_INDIRECT ; OP_TYPE.INDIRECT ; OP_TYPE.IMMEDIATE ; OP_TYPE.ABSOLUTE_Y ; OP_TYPE.ABSOLUTE_X ; OP_TYPE.ABSOLUTE ; OP_TYPE.IMPLIED ;
+--------------------+---------------+---------------+-------------+------------------+--------------------+--------------------+------------------+-------------------+--------------------+--------------------+------------------+-----------------+
; OP_TYPE.IMPLIED    ; 0             ; 0             ; 0           ; 0                ; 0                  ; 0                  ; 0                ; 0                 ; 0                  ; 0                  ; 0                ; 0               ;
; OP_TYPE.ABSOLUTE   ; 0             ; 0             ; 0           ; 0                ; 0                  ; 0                  ; 0                ; 0                 ; 0                  ; 0                  ; 1                ; 1               ;
; OP_TYPE.ABSOLUTE_X ; 0             ; 0             ; 0           ; 0                ; 0                  ; 0                  ; 0                ; 0                 ; 0                  ; 1                  ; 0                ; 1               ;
; OP_TYPE.ABSOLUTE_Y ; 0             ; 0             ; 0           ; 0                ; 0                  ; 0                  ; 0                ; 0                 ; 1                  ; 0                  ; 0                ; 1               ;
; OP_TYPE.IMMEDIATE  ; 0             ; 0             ; 0           ; 0                ; 0                  ; 0                  ; 0                ; 1                 ; 0                  ; 0                  ; 0                ; 1               ;
; OP_TYPE.INDIRECT   ; 0             ; 0             ; 0           ; 0                ; 0                  ; 0                  ; 1                ; 0                 ; 0                  ; 0                  ; 0                ; 1               ;
; OP_TYPE.X_INDIRECT ; 0             ; 0             ; 0           ; 0                ; 0                  ; 1                  ; 0                ; 0                 ; 0                  ; 0                  ; 0                ; 1               ;
; OP_TYPE.INDIRECT_Y ; 0             ; 0             ; 0           ; 0                ; 1                  ; 0                  ; 0                ; 0                 ; 0                  ; 0                  ; 0                ; 1               ;
; OP_TYPE.RELATIVE   ; 0             ; 0             ; 0           ; 1                ; 0                  ; 0                  ; 0                ; 0                 ; 0                  ; 0                  ; 0                ; 1               ;
; OP_TYPE.ZPG        ; 0             ; 0             ; 1           ; 0                ; 0                  ; 0                  ; 0                ; 0                 ; 0                  ; 0                  ; 0                ; 1               ;
; OP_TYPE.ZPG_X      ; 0             ; 1             ; 0           ; 0                ; 0                  ; 0                  ; 0                ; 0                 ; 0                  ; 0                  ; 0                ; 1               ;
; OP_TYPE.ZPG_Y      ; 1             ; 0             ; 0           ; 0                ; 0                  ; 0                  ; 0                ; 0                 ; 0                  ; 0                  ; 0                ; 1               ;
+--------------------+---------------+---------------+-------------+------------------+--------------------+--------------------+------------------+-------------------+--------------------+--------------------+------------------+-----------------+


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+-----------------------------------------------------+----------------------------------------+
; Register name                                       ; Reason for Removal                     ;
+-----------------------------------------------------+----------------------------------------+
; PPU:inst9|b[0,1]                                    ; Stuck at GND due to stuck port data_in ;
; PPU:inst9|g[0,1]                                    ; Stuck at GND due to stuck port data_in ;
; PPU:inst9|r[0,1]                                    ; Stuck at GND due to stuck port data_in ;
; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[1]    ; Stuck at GND due to stuck port data_in ;
; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[1]    ; Stuck at GND due to stuck port data_in ;
; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[1]    ; Stuck at GND due to stuck port data_in ;
; CPU_6502:inst|flags[5]                              ; Stuck at GND due to stuck port data_in ;
; PPU:inst9|PPU_STATUS_OUT[5]                         ; Stuck at GND due to stuck port data_in ;
; PPU:inst9|SPRITE_REGS[28][3]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[28][4]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[28][5]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[28][6]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[28][7]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[24][3]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[24][4]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[24][5]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[24][6]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[24][7]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[20][3]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[20][4]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[20][5]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[20][6]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[20][7]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[16][3]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[16][4]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[16][5]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[16][6]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[16][7]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[12][3]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[12][4]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[12][5]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[12][6]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[12][7]                        ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[8][3]                         ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[8][4]                         ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[8][5]                         ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[8][6]                         ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[8][7]                         ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[4][3]                         ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[4][4]                         ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[4][5]                         ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[4][6]                         ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[4][7]                         ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[0][3]                         ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[0][4]                         ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[0][5]                         ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[0][6]                         ; Lost fanout                            ;
; PPU:inst9|SPRITE_REGS[0][7]                         ; Lost fanout                            ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[23..26] ; Stuck at GND due to stuck port data_in ;
; CPU_6502:inst|CPU_STATE.HOLD_STATE                  ; Stuck at GND due to stuck port data_in ;
; PPU:inst9|PALETTE_ROM~20                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~21                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~28                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~29                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~36                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~37                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~44                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~45                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~52                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~53                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~60                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~61                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~68                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~69                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~76                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~77                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~84                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~85                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~92                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~93                            ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~100                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~101                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~108                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~109                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~116                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~117                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~124                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~125                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~132                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~133                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~140                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~141                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~148                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~149                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~156                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~157                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~164                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~165                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~172                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~173                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~180                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~181                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~188                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~189                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~196                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~197                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~204                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~205                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~212                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~213                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~220                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~221                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~228                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~229                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~236                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~237                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~244                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~245                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~252                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~253                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~260                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~261                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~268                           ; Lost fanout                            ;
; PPU:inst9|PALETTE_ROM~269                           ; Lost fanout                            ;
; MemoryController:inst8|UADDR[6,7]                   ; Lost fanout                            ;
; CPU_6502:inst|CPU_STATE.HALT_STATE                  ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 123             ;                                        ;
+-----------------------------------------------------+----------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                    ;
+---------------------------------+---------------------------+--------------------------------------------------+
; Register name                   ; Reason for Removal        ; Registers Removed due to This Register           ;
+---------------------------------+---------------------------+--------------------------------------------------+
; PPU:inst9|b[0]                  ; Stuck at GND              ; DVI_OUT:inst1|TMDS_ENCODE:blu_inst|rDATA_WORD[1] ;
;                                 ; due to stuck port data_in ;                                                  ;
; PPU:inst9|g[0]                  ; Stuck at GND              ; DVI_OUT:inst1|TMDS_ENCODE:grn_inst|rDATA_WORD[1] ;
;                                 ; due to stuck port data_in ;                                                  ;
; PPU:inst9|r[0]                  ; Stuck at GND              ; DVI_OUT:inst1|TMDS_ENCODE:red_inst|rDATA_WORD[1] ;
;                                 ; due to stuck port data_in ;                                                  ;
; MemoryController:inst8|UADDR[7] ; Lost Fanouts              ; MemoryController:inst8|UADDR[6]                  ;
+---------------------------------+---------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 3065  ;
; Number of registers using Synchronous Clear  ; 256   ;
; Number of registers using Synchronous Load   ; 63    ;
; Number of registers using Asynchronous Clear ; 1     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 2731  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------+
; Inverted Register Statistics                              ;
+-------------------------------------------------+---------+
; Inverted Register                               ; Fan out ;
+-------------------------------------------------+---------+
; DVI_OUT:inst1|rSH_CLK[1]                        ; 3       ;
; DVI_OUT:inst1|rSH_CLK[0]                        ; 3       ;
; DVI_OUT:inst1|rSH_CLK[3]                        ; 2       ;
; DVI_OUT:inst1|rSH_CLK[2]                        ; 2       ;
; DVI_OUT:inst1|rSH_CLK[4]                        ; 2       ;
; MemoryController:inst8|MEM_rtl_0_bypass[32]     ; 1       ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[28] ; 1       ;
; MemoryController:inst8|MEM_rtl_0_bypass[46]     ; 1       ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[42] ; 1       ;
; MemoryController:inst8|MEM_rtl_0_bypass[44]     ; 1       ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[40] ; 1       ;
; MemoryController:inst8|MEM_rtl_0_bypass[41]     ; 1       ;
; MemoryController:inst8|MEM_rtl_0_bypass[42]     ; 1       ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[38] ; 1       ;
; MemoryController:inst8|MEM_rtl_0_bypass[40]     ; 1       ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[36] ; 1       ;
; MemoryController:inst8|MEM_rtl_0_bypass[38]     ; 1       ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[34] ; 1       ;
; MemoryController:inst8|MEM_rtl_0_bypass[36]     ; 1       ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[32] ; 1       ;
; MemoryController:inst8|MEM_rtl_0_bypass[34]     ; 1       ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[30] ; 1       ;
; CPU_6502:inst|NMI_STATE                         ; 7       ;
; Total number of inverted registers = 23         ;         ;
+-------------------------------------------------+---------+


+----------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                             ;
+-------------------------------------------------+--------------------------------------+
; Register Name                                   ; RAM Name                             ;
+-------------------------------------------------+--------------------------------------+
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[0]  ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[1]  ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[2]  ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[3]  ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[4]  ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[5]  ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[6]  ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[7]  ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[8]  ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[9]  ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[10] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[11] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[12] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[13] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[14] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[15] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[16] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[17] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[18] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[19] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[20] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[21] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[22] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[23] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[24] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[25] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[26] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[27] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[28] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[29] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[30] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[31] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[32] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[33] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[34] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[35] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[36] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[37] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[38] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[39] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[40] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[41] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|CPU_MEM_rtl_0_bypass[42] ; MemoryController:inst8|CPU_MEM_rtl_0 ;
; MemoryController:inst8|MEM_rtl_0_bypass[0]      ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[1]      ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[2]      ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[3]      ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[4]      ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[5]      ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[6]      ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[7]      ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[8]      ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[9]      ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[10]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[11]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[12]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[13]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[14]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[15]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[16]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[17]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[18]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[19]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[20]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[21]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[22]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[23]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[24]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[25]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[26]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[27]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[28]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[29]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[30]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[31]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[32]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[33]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[34]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[35]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[36]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[37]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[38]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[39]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[40]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[41]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[42]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[43]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[44]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[45]     ; MemoryController:inst8|MEM_rtl_0     ;
; MemoryController:inst8|MEM_rtl_0_bypass[46]     ; MemoryController:inst8|MEM_rtl_0     ;
+-------------------------------------------------+--------------------------------------+


+-------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                ;
+---------------------------+--------------------------+------+
; Register Name             ; Megafunction             ; Type ;
+---------------------------+--------------------------+------+
; PPU:inst9|NAME_DATA[0..7] ; PPU:inst9|NAME_TBL_rtl_0 ; RAM  ;
; PPU:inst9|ATR_DATA[0..7]  ; PPU:inst9|ATR_TBL_rtl_0  ; RAM  ;
; PPU:inst9|PPU_DATA_OUT[0] ; PPU:inst9|Mux11_rtl_0    ; ROM  ;
; PPU:inst9|PPU_DATA_OUT[1] ; PPU:inst9|Mux10_rtl_0    ; ROM  ;
; PPU:inst9|PPU_DATA_OUT[2] ; PPU:inst9|Mux9_rtl_0     ; ROM  ;
; PPU:inst9|PPU_DATA_OUT[3] ; PPU:inst9|Mux8_rtl_0     ; ROM  ;
; PPU:inst9|PPU_DATA_OUT[4] ; PPU:inst9|Mux7_rtl_0     ; ROM  ;
; PPU:inst9|PPU_DATA_OUT[5] ; PPU:inst9|Mux6_rtl_0     ; ROM  ;
; PPU:inst9|PPU_DATA_OUT[6] ; PPU:inst9|Mux5_rtl_0     ; ROM  ;
; PPU:inst9|PPU_DATA_OUT[7] ; PPU:inst9|Mux4_rtl_0     ; ROM  ;
+---------------------------+--------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |NES|MemoryController:inst8|PPU_CTRL[7][0]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |NES|MemoryController:inst8|PPU_CTRL[5][3]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |NES|MemoryController:inst8|PPU_CTRL[4][2]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |NES|MemoryController:inst8|PPU_CTRL[2][2]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |NES|MemoryController:inst8|PPU_CTRL[1][5]       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |NES|MemoryController:inst8|PPU_CTRL[0][5]       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |NES|PPU:inst9|SPRITE_CNT[3]                     ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |NES|PPU:inst9|SPRITE_REGS[3][5]                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |NES|PPU:inst9|SPRITE_REGS[5][4]                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |NES|PPU:inst9|SPRITE_REGS[9][5]                 ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |NES|PPU:inst9|SPRITE_REGS[13][2]                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |NES|PPU:inst9|SPRITE_REGS[17][7]                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |NES|PPU:inst9|SPRITE_REGS[21][6]                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |NES|PPU:inst9|SPRITE_REGS[27][5]                ;
; 3:1                ; 24 bits   ; 48 LEs        ; 0 LEs                ; 48 LEs                 ; Yes        ; |NES|PPU:inst9|SPRITE_REGS[29][2]                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |NES|MemoryController:inst8|HC[5]                ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NES|DVI_OUT:inst1|TMDS_ENCODE:red_inst|oDATA[3] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NES|DVI_OUT:inst1|TMDS_ENCODE:grn_inst|oDATA[3] ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |NES|DVI_OUT:inst1|TMDS_ENCODE:blu_inst|oDATA[2] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |NES|MemoryController:inst8|PR                   ;
; 3:1                ; 18 bits   ; 36 LEs        ; 0 LEs                ; 36 LEs                 ; Yes        ; |NES|PPU:inst9|g[7]                              ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |NES|MemoryController:inst8|PPU_CTRL[3][1]       ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |NES|MemoryController:inst8|PPU_CTRL[6][2]       ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |NES|MemoryController:inst8|UADDR[0]             ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |NES|MemoryController:inst8|PPU_CTRL[6][7]       ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |NES|MemoryController:inst8|addr                 ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES|DVI_OUT:inst1|TMDS_ENCODE:red_inst|Add38    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES|DVI_OUT:inst1|TMDS_ENCODE:grn_inst|Add38    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES|DVI_OUT:inst1|TMDS_ENCODE:blu_inst|Add38    ;
; 8:1                ; 17 bits   ; 85 LEs        ; 85 LEs               ; 0 LEs                  ; No         ; |NES|PPU:inst9|Mux42                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NES|PPU:inst9|Mux34                             ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NES|PPU:inst9|Mux81                             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NES|DVI_OUT:inst1|TMDS_ENCODE:red_inst|Add38    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NES|DVI_OUT:inst1|TMDS_ENCODE:grn_inst|Add38    ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |NES|DVI_OUT:inst1|TMDS_ENCODE:blu_inst|Add38    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |NES|PPU:inst9|NAME_TBL                          ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |NES|MemoryController:inst8|readAddr             ;
; 4:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |NES|MemoryController:inst8|readAddr             ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |NES|CPU_6502:inst|OP_TYPE                       ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |NES|CPU_6502:inst|OP_TYPE                       ;
; 64:1               ; 29 bits   ; 1218 LEs      ; 1218 LEs             ; 0 LEs                  ; No         ; |NES|PPU:inst9|Mux109                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |NES|PPU:inst9|PALETTE_ROM.raddr_a[2]            ;
; 9:1                ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |NES|CPU_6502:inst|OP_TYPE                       ;
; 11:1               ; 8 bits    ; 56 LEs        ; 16 LEs               ; 40 LEs                 ; No         ; |NES|CPU_6502:inst|Add28                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+------------------------------------------+
; Source assignments for DVI_OUT:inst1     ;
+----------------------+-------+------+----+
; Assignment           ; Value ; From ; To ;
+----------------------+-------+------+----+
; FAST_OUTPUT_REGISTER ; ON    ; -    ; -  ;
+----------------------+-------+------+----+


+--------------------------------------------------------------+
; Source assignments for DVI_OUT:inst1|altddio_out:ddio_inst   ;
+-------------------------+-------------+------+---------------+
; Assignment              ; Value       ; From ; To            ;
+-------------------------+-------------+------+---------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -             ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux           ;
+-------------------------+-------------+------+---------------+


+----------------------------------------------------------------------------------------+
; Source assignments for DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated ;
+-----------------------------+---------+------+-----------------------------------------+
; Assignment                  ; Value   ; From ; To                                      ;
+-----------------------------+---------+------+-----------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                       ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                       ;
+-----------------------------+---------+------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Source assignments for MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------+
; Assignment                      ; Value              ; From ; To                                      ;
+---------------------------------+--------------------+------+-----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                       ;
+---------------------------------+--------------------+------+-----------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for MemoryController:inst8|altsyncram:MEM_rtl_0|altsyncram_jrf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------+
; Assignment                      ; Value              ; From ; To                                  ;
+---------------------------------+--------------------+------+-------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                   ;
+---------------------------------+--------------------+------+-------------------------------------+


+-------------------------------------------------------------------------------------------+
; Source assignments for PPU:inst9|altsyncram:NAME_TBL_rtl_0|altsyncram_cgn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------+
; Assignment                      ; Value              ; From ; To                          ;
+---------------------------------+--------------------+------+-----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                           ;
+---------------------------------+--------------------+------+-----------------------------+


+------------------------------------------------------------------------------------------+
; Source assignments for PPU:inst9|altsyncram:ATR_TBL_rtl_0|altsyncram_jan1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------+
; Assignment                      ; Value              ; From ; To                         ;
+---------------------------------+--------------------+------+----------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                          ;
+---------------------------------+--------------------+------+----------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for PPU:inst9|altsyncram:Mux11_rtl_0|altsyncram_7lv:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+---------------------------------------------------------------------------------------+
; Source assignments for PPU:inst9|altsyncram:Mux10_rtl_0|altsyncram_8lv:auto_generated ;
+---------------------------------+--------------------+------+-------------------------+
; Assignment                      ; Value              ; From ; To                      ;
+---------------------------------+--------------------+------+-------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                       ;
+---------------------------------+--------------------+------+-------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for PPU:inst9|altsyncram:Mux9_rtl_0|altsyncram_9lv:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for PPU:inst9|altsyncram:Mux8_rtl_0|altsyncram_alv:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for PPU:inst9|altsyncram:Mux7_rtl_0|altsyncram_blv:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for PPU:inst9|altsyncram:Mux6_rtl_0|altsyncram_clv:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for PPU:inst9|altsyncram:Mux5_rtl_0|altsyncram_dlv:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+--------------------------------------------------------------------------------------+
; Source assignments for PPU:inst9|altsyncram:Mux4_rtl_0|altsyncram_elv:auto_generated ;
+---------------------------------+--------------------+------+------------------------+
; Assignment                      ; Value              ; From ; To                     ;
+---------------------------------+--------------------+------+------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                      ;
+---------------------------------+--------------------+------+------------------------+


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DVI_OUT:inst1|altddio_out:ddio_inst ;
+------------------------+---------------+-----------------------------------------+
; Parameter Name         ; Value         ; Type                                    ;
+------------------------+---------------+-----------------------------------------+
; AUTO_CARRY_CHAINS      ; ON            ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS   ; OFF           ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS    ; ON            ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS ; OFF           ; IGNORE_CASCADE                          ;
; WIDTH                  ; 4             ; Signed Integer                          ;
; POWER_UP_HIGH          ; OFF           ; Untyped                                 ;
; OE_REG                 ; UNUSED        ; Untyped                                 ;
; extend_oe_disable      ; UNUSED        ; Untyped                                 ;
; INTENDED_DEVICE_FAMILY ; Cyclone 10 LP ; Untyped                                 ;
; DEVICE_FAMILY          ; Cyclone 10 LP ; Untyped                                 ;
; CBXI_PARAMETER         ; ddio_out_46d  ; Untyped                                 ;
+------------------------+---------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vidor50PLL:inst6|altpll:altpll_component ;
+-------------------------------+------------------------------+------------------------+
; Parameter Name                ; Value                        ; Type                   ;
+-------------------------------+------------------------------+------------------------+
; OPERATION_MODE                ; NORMAL                       ; Untyped                ;
; PLL_TYPE                      ; AUTO                         ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vidor50PLL ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                          ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                         ; Untyped                ;
; SCAN_CHAIN                    ; LONG                         ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                       ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20833                        ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                            ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                           ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                            ; Untyped                ;
; LOCK_HIGH                     ; 1                            ; Untyped                ;
; LOCK_LOW                      ; 1                            ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                            ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                            ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                          ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                          ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                          ; Untyped                ;
; SKIP_VCO                      ; OFF                          ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                            ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                         ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0                      ; Untyped                ;
; BANDWIDTH                     ; 0                            ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                         ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                            ; Untyped                ;
; DOWN_SPREAD                   ; 0                            ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                          ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                          ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                            ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                            ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 13                           ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 125                          ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 25                           ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                            ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                            ; Untyped                ;
; CLK2_DIVIDE_BY                ; 14151                        ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 48                           ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 24                           ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                            ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                            ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                           ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                           ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                           ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                           ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                          ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                          ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                        ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                       ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                       ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                       ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                            ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                            ; Untyped                ;
; DPA_DIVIDER                   ; 0                            ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                            ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                            ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                            ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                            ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                           ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                           ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                            ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                            ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                            ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                            ; Untyped                ;
; VCO_MIN                       ; 0                            ; Untyped                ;
; VCO_MAX                       ; 0                            ; Untyped                ;
; VCO_CENTER                    ; 0                            ; Untyped                ;
; PFD_MIN                       ; 0                            ; Untyped                ;
; PFD_MAX                       ; 0                            ; Untyped                ;
; M_INITIAL                     ; 0                            ; Untyped                ;
; M                             ; 0                            ; Untyped                ;
; N                             ; 1                            ; Untyped                ;
; M2                            ; 1                            ; Untyped                ;
; N2                            ; 1                            ; Untyped                ;
; SS                            ; 1                            ; Untyped                ;
; C0_HIGH                       ; 0                            ; Untyped                ;
; C1_HIGH                       ; 0                            ; Untyped                ;
; C2_HIGH                       ; 0                            ; Untyped                ;
; C3_HIGH                       ; 0                            ; Untyped                ;
; C4_HIGH                       ; 0                            ; Untyped                ;
; C5_HIGH                       ; 0                            ; Untyped                ;
; C6_HIGH                       ; 0                            ; Untyped                ;
; C7_HIGH                       ; 0                            ; Untyped                ;
; C8_HIGH                       ; 0                            ; Untyped                ;
; C9_HIGH                       ; 0                            ; Untyped                ;
; C0_LOW                        ; 0                            ; Untyped                ;
; C1_LOW                        ; 0                            ; Untyped                ;
; C2_LOW                        ; 0                            ; Untyped                ;
; C3_LOW                        ; 0                            ; Untyped                ;
; C4_LOW                        ; 0                            ; Untyped                ;
; C5_LOW                        ; 0                            ; Untyped                ;
; C6_LOW                        ; 0                            ; Untyped                ;
; C7_LOW                        ; 0                            ; Untyped                ;
; C8_LOW                        ; 0                            ; Untyped                ;
; C9_LOW                        ; 0                            ; Untyped                ;
; C0_INITIAL                    ; 0                            ; Untyped                ;
; C1_INITIAL                    ; 0                            ; Untyped                ;
; C2_INITIAL                    ; 0                            ; Untyped                ;
; C3_INITIAL                    ; 0                            ; Untyped                ;
; C4_INITIAL                    ; 0                            ; Untyped                ;
; C5_INITIAL                    ; 0                            ; Untyped                ;
; C6_INITIAL                    ; 0                            ; Untyped                ;
; C7_INITIAL                    ; 0                            ; Untyped                ;
; C8_INITIAL                    ; 0                            ; Untyped                ;
; C9_INITIAL                    ; 0                            ; Untyped                ;
; C0_MODE                       ; BYPASS                       ; Untyped                ;
; C1_MODE                       ; BYPASS                       ; Untyped                ;
; C2_MODE                       ; BYPASS                       ; Untyped                ;
; C3_MODE                       ; BYPASS                       ; Untyped                ;
; C4_MODE                       ; BYPASS                       ; Untyped                ;
; C5_MODE                       ; BYPASS                       ; Untyped                ;
; C6_MODE                       ; BYPASS                       ; Untyped                ;
; C7_MODE                       ; BYPASS                       ; Untyped                ;
; C8_MODE                       ; BYPASS                       ; Untyped                ;
; C9_MODE                       ; BYPASS                       ; Untyped                ;
; C0_PH                         ; 0                            ; Untyped                ;
; C1_PH                         ; 0                            ; Untyped                ;
; C2_PH                         ; 0                            ; Untyped                ;
; C3_PH                         ; 0                            ; Untyped                ;
; C4_PH                         ; 0                            ; Untyped                ;
; C5_PH                         ; 0                            ; Untyped                ;
; C6_PH                         ; 0                            ; Untyped                ;
; C7_PH                         ; 0                            ; Untyped                ;
; C8_PH                         ; 0                            ; Untyped                ;
; C9_PH                         ; 0                            ; Untyped                ;
; L0_HIGH                       ; 1                            ; Untyped                ;
; L1_HIGH                       ; 1                            ; Untyped                ;
; G0_HIGH                       ; 1                            ; Untyped                ;
; G1_HIGH                       ; 1                            ; Untyped                ;
; G2_HIGH                       ; 1                            ; Untyped                ;
; G3_HIGH                       ; 1                            ; Untyped                ;
; E0_HIGH                       ; 1                            ; Untyped                ;
; E1_HIGH                       ; 1                            ; Untyped                ;
; E2_HIGH                       ; 1                            ; Untyped                ;
; E3_HIGH                       ; 1                            ; Untyped                ;
; L0_LOW                        ; 1                            ; Untyped                ;
; L1_LOW                        ; 1                            ; Untyped                ;
; G0_LOW                        ; 1                            ; Untyped                ;
; G1_LOW                        ; 1                            ; Untyped                ;
; G2_LOW                        ; 1                            ; Untyped                ;
; G3_LOW                        ; 1                            ; Untyped                ;
; E0_LOW                        ; 1                            ; Untyped                ;
; E1_LOW                        ; 1                            ; Untyped                ;
; E2_LOW                        ; 1                            ; Untyped                ;
; E3_LOW                        ; 1                            ; Untyped                ;
; L0_INITIAL                    ; 1                            ; Untyped                ;
; L1_INITIAL                    ; 1                            ; Untyped                ;
; G0_INITIAL                    ; 1                            ; Untyped                ;
; G1_INITIAL                    ; 1                            ; Untyped                ;
; G2_INITIAL                    ; 1                            ; Untyped                ;
; G3_INITIAL                    ; 1                            ; Untyped                ;
; E0_INITIAL                    ; 1                            ; Untyped                ;
; E1_INITIAL                    ; 1                            ; Untyped                ;
; E2_INITIAL                    ; 1                            ; Untyped                ;
; E3_INITIAL                    ; 1                            ; Untyped                ;
; L0_MODE                       ; BYPASS                       ; Untyped                ;
; L1_MODE                       ; BYPASS                       ; Untyped                ;
; G0_MODE                       ; BYPASS                       ; Untyped                ;
; G1_MODE                       ; BYPASS                       ; Untyped                ;
; G2_MODE                       ; BYPASS                       ; Untyped                ;
; G3_MODE                       ; BYPASS                       ; Untyped                ;
; E0_MODE                       ; BYPASS                       ; Untyped                ;
; E1_MODE                       ; BYPASS                       ; Untyped                ;
; E2_MODE                       ; BYPASS                       ; Untyped                ;
; E3_MODE                       ; BYPASS                       ; Untyped                ;
; L0_PH                         ; 0                            ; Untyped                ;
; L1_PH                         ; 0                            ; Untyped                ;
; G0_PH                         ; 0                            ; Untyped                ;
; G1_PH                         ; 0                            ; Untyped                ;
; G2_PH                         ; 0                            ; Untyped                ;
; G3_PH                         ; 0                            ; Untyped                ;
; E0_PH                         ; 0                            ; Untyped                ;
; E1_PH                         ; 0                            ; Untyped                ;
; E2_PH                         ; 0                            ; Untyped                ;
; E3_PH                         ; 0                            ; Untyped                ;
; M_PH                          ; 0                            ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                          ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                          ; Untyped                ;
; CLK0_COUNTER                  ; G0                           ; Untyped                ;
; CLK1_COUNTER                  ; G0                           ; Untyped                ;
; CLK2_COUNTER                  ; G0                           ; Untyped                ;
; CLK3_COUNTER                  ; G0                           ; Untyped                ;
; CLK4_COUNTER                  ; G0                           ; Untyped                ;
; CLK5_COUNTER                  ; G0                           ; Untyped                ;
; CLK6_COUNTER                  ; E0                           ; Untyped                ;
; CLK7_COUNTER                  ; E1                           ; Untyped                ;
; CLK8_COUNTER                  ; E2                           ; Untyped                ;
; CLK9_COUNTER                  ; E3                           ; Untyped                ;
; L0_TIME_DELAY                 ; 0                            ; Untyped                ;
; L1_TIME_DELAY                 ; 0                            ; Untyped                ;
; G0_TIME_DELAY                 ; 0                            ; Untyped                ;
; G1_TIME_DELAY                 ; 0                            ; Untyped                ;
; G2_TIME_DELAY                 ; 0                            ; Untyped                ;
; G3_TIME_DELAY                 ; 0                            ; Untyped                ;
; E0_TIME_DELAY                 ; 0                            ; Untyped                ;
; E1_TIME_DELAY                 ; 0                            ; Untyped                ;
; E2_TIME_DELAY                 ; 0                            ; Untyped                ;
; E3_TIME_DELAY                 ; 0                            ; Untyped                ;
; M_TIME_DELAY                  ; 0                            ; Untyped                ;
; N_TIME_DELAY                  ; 0                            ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                           ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                           ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                           ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                           ; Untyped                ;
; ENABLE0_COUNTER               ; L0                           ; Untyped                ;
; ENABLE1_COUNTER               ; L0                           ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                            ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000                    ; Untyped                ;
; LOOP_FILTER_C                 ; 5                            ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                         ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                         ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                         ; Untyped                ;
; VCO_POST_SCALE                ; 0                            ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                            ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone 10 LP                ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK0                     ; PORT_USED                    ; Untyped                ;
; PORT_CLK1                     ; PORT_USED                    ; Untyped                ;
; PORT_CLK2                     ; PORT_USED                    ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED                    ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED                  ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED                  ; Untyped                ;
; PORT_ARESET                   ; PORT_USED                    ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED                  ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED                    ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                  ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                  ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED                  ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                  ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY            ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY            ; Untyped                ;
; M_TEST_SOURCE                 ; 5                            ; Untyped                ;
; C0_TEST_SOURCE                ; 5                            ; Untyped                ;
; C1_TEST_SOURCE                ; 5                            ; Untyped                ;
; C2_TEST_SOURCE                ; 5                            ; Untyped                ;
; C3_TEST_SOURCE                ; 5                            ; Untyped                ;
; C4_TEST_SOURCE                ; 5                            ; Untyped                ;
; C5_TEST_SOURCE                ; 5                            ; Untyped                ;
; C6_TEST_SOURCE                ; 5                            ; Untyped                ;
; C7_TEST_SOURCE                ; 5                            ; Untyped                ;
; C8_TEST_SOURCE                ; 5                            ; Untyped                ;
; C9_TEST_SOURCE                ; 5                            ; Untyped                ;
; CBXI_PARAMETER                ; vidor50PLL_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                         ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                            ; Untyped                ;
; WIDTH_CLOCK                   ; 5                            ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                            ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                          ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone 10 LP                ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                       ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                          ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                           ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                          ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                           ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                          ; IGNORE_CASCADE         ;
+-------------------------------+------------------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LPM_CONSTANT:inst5 ;
+--------------------+------------------+-------------------------+
; Parameter Name     ; Value            ; Type                    ;
+--------------------+------------------+-------------------------+
; LPM_WIDTH          ; 5                ; Untyped                 ;
; LPM_CVALUE         ; 13               ; Untyped                 ;
; ENABLE_RUNTIME_MOD ; NO               ; Untyped                 ;
; CBXI_PARAMETER     ; lpm_constant_4a4 ; Untyped                 ;
+--------------------+------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: HIGH_IMPEDANCE:inst3 ;
+----------------+-------+------------------------------------------+
; Parameter Name ; Value ; Type                                     ;
+----------------+-------+------------------------------------------+
; data_width     ; 2     ; Signed Integer                           ;
+----------------+-------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoryController:inst8|altsyncram:CPU_MEM_rtl_0    ;
+------------------------------------+-----------------------------------------------+----------------+
; Parameter Name                     ; Value                                         ; Type           ;
+------------------------------------+-----------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                             ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                     ; Untyped        ;
; WIDTH_A                            ; 8                                             ; Untyped        ;
; WIDTHAD_A                          ; 13                                            ; Untyped        ;
; NUMWORDS_A                         ; 8192                                          ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                          ; Untyped        ;
; WIDTH_B                            ; 8                                             ; Untyped        ;
; WIDTHAD_B                          ; 13                                            ; Untyped        ;
; NUMWORDS_B                         ; 8192                                          ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                          ; Untyped        ;
; BYTE_SIZE                          ; 8                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                     ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                          ; Untyped        ;
; INIT_FILE                          ; db/NES.ram0_MemoryController_6c6eecc2.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_qsh1                               ; Untyped        ;
+------------------------------------+-----------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: MemoryController:inst8|altsyncram:MEM_rtl_0 ;
+------------------------------------+-----------------------+---------------------------------+
; Parameter Name                     ; Value                 ; Type                            ;
+------------------------------------+-----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                     ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                    ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                   ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                    ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                   ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                     ; Untyped                         ;
; OPERATION_MODE                     ; DUAL_PORT             ; Untyped                         ;
; WIDTH_A                            ; 8                     ; Untyped                         ;
; WIDTHAD_A                          ; 15                    ; Untyped                         ;
; NUMWORDS_A                         ; 32768                 ; Untyped                         ;
; OUTDATA_REG_A                      ; UNREGISTERED          ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                  ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                  ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                  ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                  ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                  ; Untyped                         ;
; WIDTH_B                            ; 8                     ; Untyped                         ;
; WIDTHAD_B                          ; 15                    ; Untyped                         ;
; NUMWORDS_B                         ; 32768                 ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1                ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1                ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK0                ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED          ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1                ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                  ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                  ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                  ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                  ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                  ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                  ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                     ; Untyped                         ;
; WIDTH_BYTEENA_B                    ; 1                     ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                  ; Untyped                         ;
; BYTE_SIZE                          ; 8                     ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE             ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ  ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ  ; Untyped                         ;
; INIT_FILE                          ; games/Donkey_Kong.mif ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A                ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                     ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN       ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN       ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                 ; Untyped                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                 ; Untyped                         ;
; WIDTH_ECCSTATUS                    ; 3                     ; Untyped                         ;
; DEVICE_FAMILY                      ; Cyclone 10 LP         ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_jrf1       ; Untyped                         ;
+------------------------------------+-----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:NAME_TBL_rtl_0 ;
+------------------------------------+-------------------------------+-----------------+
; Parameter Name                     ; Value                         ; Type            ;
+------------------------------------+-------------------------------+-----------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped         ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY      ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY    ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE  ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped         ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped         ;
; WIDTH_A                            ; 8                             ; Untyped         ;
; WIDTHAD_A                          ; 12                            ; Untyped         ;
; NUMWORDS_A                         ; 3840                          ; Untyped         ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped         ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped         ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped         ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped         ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped         ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped         ;
; WIDTH_B                            ; 8                             ; Untyped         ;
; WIDTHAD_B                          ; 12                            ; Untyped         ;
; NUMWORDS_B                         ; 3840                          ; Untyped         ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped         ;
; RDCONTROL_REG_B                    ; CLOCK0                        ; Untyped         ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped         ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped         ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped         ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped         ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped         ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped         ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped         ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped         ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped         ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped         ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped         ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped         ;
; BYTE_SIZE                          ; 8                             ; Untyped         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                      ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped         ;
; INIT_FILE                          ; db/NES.ram0_PPU_14356.hdl.mif ; Untyped         ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped         ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped         ;
; ENABLE_ECC                         ; FALSE                         ; Untyped         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped         ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped         ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                 ; Untyped         ;
; CBXI_PARAMETER                     ; altsyncram_cgn1               ; Untyped         ;
+------------------------------------+-------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:ATR_TBL_rtl_0 ;
+------------------------------------+-------------------------------+----------------+
; Parameter Name                     ; Value                         ; Type           ;
+------------------------------------+-------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                             ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                            ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                           ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                            ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                           ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                             ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                     ; Untyped        ;
; WIDTH_A                            ; 8                             ; Untyped        ;
; WIDTHAD_A                          ; 8                             ; Untyped        ;
; NUMWORDS_A                         ; 256                           ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                  ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                          ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                          ; Untyped        ;
; WIDTH_B                            ; 8                             ; Untyped        ;
; WIDTHAD_B                          ; 8                             ; Untyped        ;
; NUMWORDS_B                         ; 256                           ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                        ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                        ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK0                        ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                        ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                  ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                        ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                          ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                          ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                          ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                          ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                          ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                             ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                             ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                          ; Untyped        ;
; BYTE_SIZE                          ; 8                             ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                      ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ          ; Untyped        ;
; INIT_FILE                          ; db/NES.ram1_PPU_14356.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                        ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                             ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                        ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN               ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN               ; Untyped        ;
; ENABLE_ECC                         ; FALSE                         ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                         ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                             ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone 10 LP                 ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_jan1               ; Untyped        ;
+------------------------------------+-------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux11_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; ROM                  ; Untyped               ;
; WIDTH_A                            ; 1                    ; Untyped               ;
; WIDTHAD_A                          ; 13                   ; Untyped               ;
; NUMWORDS_A                         ; 8192                 ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 1                    ; Untyped               ;
; WIDTHAD_B                          ; 1                    ; Untyped               ;
; NUMWORDS_B                         ; 1                    ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; NES.NES0.rtl.mif     ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_7lv       ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux10_rtl_0 ;
+------------------------------------+----------------------+-----------------------+
; Parameter Name                     ; Value                ; Type                  ;
+------------------------------------+----------------------+-----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped               ;
; OPERATION_MODE                     ; ROM                  ; Untyped               ;
; WIDTH_A                            ; 1                    ; Untyped               ;
; WIDTHAD_A                          ; 13                   ; Untyped               ;
; NUMWORDS_A                         ; 8192                 ; Untyped               ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped               ;
; WIDTH_B                            ; 1                    ; Untyped               ;
; WIDTHAD_B                          ; 1                    ; Untyped               ;
; NUMWORDS_B                         ; 1                    ; Untyped               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped               ;
; BYTE_SIZE                          ; 8                    ; Untyped               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped               ;
; INIT_FILE                          ; NES.NES1.rtl.mif     ; Untyped               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped               ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped               ;
; ENABLE_ECC                         ; FALSE                ; Untyped               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped               ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped               ;
; CBXI_PARAMETER                     ; altsyncram_8lv       ; Untyped               ;
+------------------------------------+----------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux9_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; ROM                  ; Untyped              ;
; WIDTH_A                            ; 1                    ; Untyped              ;
; WIDTHAD_A                          ; 13                   ; Untyped              ;
; NUMWORDS_A                         ; 8192                 ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; NES.NES2.rtl.mif     ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_9lv       ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux8_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; ROM                  ; Untyped              ;
; WIDTH_A                            ; 1                    ; Untyped              ;
; WIDTHAD_A                          ; 13                   ; Untyped              ;
; NUMWORDS_A                         ; 8192                 ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; NES.NES3.rtl.mif     ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_alv       ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux7_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; ROM                  ; Untyped              ;
; WIDTH_A                            ; 1                    ; Untyped              ;
; WIDTHAD_A                          ; 13                   ; Untyped              ;
; NUMWORDS_A                         ; 8192                 ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; NES.NES4.rtl.mif     ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_blv       ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux6_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; ROM                  ; Untyped              ;
; WIDTH_A                            ; 1                    ; Untyped              ;
; WIDTHAD_A                          ; 13                   ; Untyped              ;
; NUMWORDS_A                         ; 8192                 ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; NES.NES5.rtl.mif     ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_clv       ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux5_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; ROM                  ; Untyped              ;
; WIDTH_A                            ; 1                    ; Untyped              ;
; WIDTHAD_A                          ; 13                   ; Untyped              ;
; NUMWORDS_A                         ; 8192                 ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; NES.NES6.rtl.mif     ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_dlv       ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: PPU:inst9|altsyncram:Mux4_rtl_0 ;
+------------------------------------+----------------------+----------------------+
; Parameter Name                     ; Value                ; Type                 ;
+------------------------------------+----------------------+----------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped              ;
; OPERATION_MODE                     ; ROM                  ; Untyped              ;
; WIDTH_A                            ; 1                    ; Untyped              ;
; WIDTHAD_A                          ; 13                   ; Untyped              ;
; NUMWORDS_A                         ; 8192                 ; Untyped              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped              ;
; WIDTH_B                            ; 1                    ; Untyped              ;
; WIDTHAD_B                          ; 1                    ; Untyped              ;
; NUMWORDS_B                         ; 1                    ; Untyped              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped              ;
; BYTE_SIZE                          ; 8                    ; Untyped              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped              ;
; INIT_FILE                          ; NES.NES7.rtl.mif     ; Untyped              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped              ;
; ENABLE_ECC                         ; FALSE                ; Untyped              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped              ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped              ;
; CBXI_PARAMETER                     ; altsyncram_elv       ; Untyped              ;
+------------------------------------+----------------------+----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                             ;
+-------------------------------+------------------------------------------+
; Name                          ; Value                                    ;
+-------------------------------+------------------------------------------+
; Number of entity instances    ; 1                                        ;
; Entity Instance               ; vidor50PLL:inst6|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                   ;
;     -- PLL_TYPE               ; AUTO                                     ;
;     -- PRIMARY_CLOCK          ; INCLK0                                   ;
;     -- INCLK0_INPUT_FREQUENCY ; 20833                                    ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                        ;
;     -- VCO_MULTIPLY_BY        ; 0                                        ;
;     -- VCO_DIVIDE_BY          ; 0                                        ;
+-------------------------------+------------------------------------------+


+---------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                            ;
+-------------------------------------------+-------------------------------------------------+
; Name                                      ; Value                                           ;
+-------------------------------------------+-------------------------------------------------+
; Number of entity instances                ; 12                                              ;
; Entity Instance                           ; MemoryController:inst8|altsyncram:CPU_MEM_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 8192                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 8192                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; MemoryController:inst8|altsyncram:MEM_rtl_0     ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 32768                                           ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 32768                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; PPU:inst9|altsyncram:NAME_TBL_rtl_0             ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 3840                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 3840                                            ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ;
; Entity Instance                           ; PPU:inst9|altsyncram:ATR_TBL_rtl_0              ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                       ;
;     -- WIDTH_A                            ; 8                                               ;
;     -- NUMWORDS_A                         ; 256                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 8                                               ;
;     -- NUMWORDS_B                         ; 256                                             ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                        ;
; Entity Instance                           ; PPU:inst9|altsyncram:Mux11_rtl_0                ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 1                                               ;
;     -- NUMWORDS_A                         ; 8192                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; PPU:inst9|altsyncram:Mux10_rtl_0                ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 1                                               ;
;     -- NUMWORDS_A                         ; 8192                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; PPU:inst9|altsyncram:Mux9_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 1                                               ;
;     -- NUMWORDS_A                         ; 8192                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; PPU:inst9|altsyncram:Mux8_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 1                                               ;
;     -- NUMWORDS_A                         ; 8192                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; PPU:inst9|altsyncram:Mux7_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 1                                               ;
;     -- NUMWORDS_A                         ; 8192                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; PPU:inst9|altsyncram:Mux6_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 1                                               ;
;     -- NUMWORDS_A                         ; 8192                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; PPU:inst9|altsyncram:Mux5_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 1                                               ;
;     -- NUMWORDS_A                         ; 8192                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
; Entity Instance                           ; PPU:inst9|altsyncram:Mux4_rtl_0                 ;
;     -- OPERATION_MODE                     ; ROM                                             ;
;     -- WIDTH_A                            ; 1                                               ;
;     -- NUMWORDS_A                         ; 8192                                            ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                    ;
;     -- WIDTH_B                            ; 1                                               ;
;     -- NUMWORDS_B                         ; 1                                               ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                          ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                    ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                            ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                       ;
+-------------------------------------------+-------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 15                          ;
; cycloneiii_ddio_out   ; 4                           ;
; cycloneiii_ff         ; 3065                        ;
;     CLR               ; 1                           ;
;     ENA               ; 2500                        ;
;     ENA SCLR          ; 212                         ;
;     ENA SLD           ; 19                          ;
;     SCLR              ; 44                          ;
;     SLD               ; 44                          ;
;     plain             ; 245                         ;
; cycloneiii_io_obuf    ; 2                           ;
; cycloneiii_lcell_comb ; 12094                       ;
;     arith             ; 536                         ;
;         2 data inputs ; 192                         ;
;         3 data inputs ; 344                         ;
;     normal            ; 11558                       ;
;         0 data inputs ; 15                          ;
;         1 data inputs ; 101                         ;
;         2 data inputs ; 309                         ;
;         3 data inputs ; 1561                        ;
;         4 data inputs ; 9572                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 32.50                       ;
; Average LUT depth     ; 16.69                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:03:25     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sat Mar 30 18:05:31 2024
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off NES -c NES
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file hexdriver.tdf
    Info (12023): Found entity 1: HEXDriver File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/HEXDriver.tdf Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file vga_adapter.vhd
    Info (12022): Found design unit 1: VGa_ADAPTER-behav File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/VGA_adapter.vhd Line: 20
    Info (12023): Found entity 1: VGA_ADAPTER File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/VGA_adapter.vhd Line: 6
Info (12021): Found 1 design units, including 0 entities, in source file rom_init.vhd
    Info (12022): Found design unit 1: ROMS File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ROM_INIT.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ppu.vhd
    Info (12022): Found design unit 1: PPU-behav File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/PPU.vhd Line: 51
    Info (12023): Found entity 1: PPU File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/PPU.vhd Line: 8
Info (12021): Found 1 design units, including 0 entities, in source file opcode_constants.vhd
    Info (12022): Found design unit 1: opcodes File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/opcode_constants.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file cpu_6502.vhd
    Info (12022): Found design unit 1: CPU_6502-RTL File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 43
    Info (12023): Found entity 1: CPU_6502 File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file clkdiv.vhd
    Info (12022): Found design unit 1: CLKDIV-rtl File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CLKDIV.vhd Line: 17
    Info (12023): Found entity 1: CLKDIV File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CLKDIV.vhd Line: 6
Info (12021): Found 4 design units, including 1 entities, in source file memorycontroller.vhd
    Info (12022): Found design unit 1: PPU_CONTROL_REGS File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 4
    Info (12022): Found design unit 2: OTHER_CONTROL_REGS File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 20
    Info (12022): Found design unit 3: MemoryController-rtl File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 61
    Info (12023): Found entity 1: MemoryController File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file vidor50pll.vhd
    Info (12022): Found design unit 1: vidor50pll-SYN File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/vidor50PLL.vhd Line: 56
    Info (12023): Found entity 1: vidor50PLL File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/vidor50PLL.vhd Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file vidor_clock.bdf
    Info (12023): Found entity 1: vidor_clock
Info (12021): Found 1 design units, including 1 entities, in source file nes.bdf
    Info (12023): Found entity 1: NES
Info (12021): Found 1 design units, including 1 entities, in source file ip/system_pll/system_pll.v
    Info (12023): Found entity 1: SYSTEM_PLL File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/SYSTEM_PLL/SYSTEM_PLL.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ip/dvi_out/tmds_encode.v
    Info (12023): Found entity 1: TMDS_ENCODE File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/DVI_OUT/TMDS_ENCODE.v Line: 21
Warning (10890): Verilog HDL Attribute warning at DVI_OUT.v(34): overriding existing value for attribute "ALTERA_ATTRIBUTE" File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/DVI_OUT/DVI_OUT.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file ip/dvi_out/dvi_out.v
    Info (12023): Found entity 1: DVI_OUT File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/DVI_OUT/DVI_OUT.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ip/hdmi/tmds_channel.sv
    Info (12023): Found entity 1: tmds_channel File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/HDMI/tmds_channel.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ip/hdmi/source_product_description_info_frame.sv
    Info (12023): Found entity 1: source_product_description_info_frame File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/HDMI/source_product_description_info_frame.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file ip/hdmi/serializer.sv
    Info (12023): Found entity 1: serializer File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/HDMI/serializer.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file ip/hdmi/packet_picker.sv
    Info (12023): Found entity 1: packet_picker File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/HDMI/packet_picker.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ip/hdmi/packet_assembler.sv
    Info (12023): Found entity 1: packet_assembler File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/HDMI/packet_assembler.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ip/hdmi/hdmi.sv
    Info (12023): Found entity 1: hdmi File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/HDMI/hdmi.sv Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file ip/hdmi/auxiliary_video_information_info_frame.sv
    Info (12023): Found entity 1: auxiliary_video_information_info_frame File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/HDMI/auxiliary_video_information_info_frame.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file ip/hdmi/audio_sample_packet.sv
    Info (12023): Found entity 1: audio_sample_packet File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/HDMI/audio_sample_packet.sv Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file ip/hdmi/audio_info_frame.sv
    Info (12023): Found entity 1: audio_info_frame File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/HDMI/audio_info_frame.sv Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file ip/hdmi/audio_clock_regeneration_packet.sv
    Info (12023): Found entity 1: audio_clock_regeneration_packet File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/HDMI/audio_clock_regeneration_packet.sv Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file high_impedance.vhd
    Info (12022): Found design unit 1: HIGH_IMPEDANCE-rtl File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/HIGH_IMPEDANCE.vhd Line: 20
    Info (12023): Found entity 1: HIGH_IMPEDANCE File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/HIGH_IMPEDANCE.vhd Line: 6
Info (12127): Elaborating entity "NES" for the top level hierarchy
Info (12128): Elaborating entity "DVI_OUT" for hierarchy "DVI_OUT:inst1"
Info (12128): Elaborating entity "TMDS_ENCODE" for hierarchy "DVI_OUT:inst1|TMDS_ENCODE:blu_inst" File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/DVI_OUT/DVI_OUT.v Line: 47
Warning (10230): Verilog HDL assignment warning at TMDS_ENCODE.v(70): truncated value with size 32 to match size of target (4) File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/DVI_OUT/TMDS_ENCODE.v Line: 70
Warning (10230): Verilog HDL assignment warning at TMDS_ENCODE.v(91): truncated value with size 32 to match size of target (4) File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/DVI_OUT/TMDS_ENCODE.v Line: 91
Info (12128): Elaborating entity "altddio_out" for hierarchy "DVI_OUT:inst1|altddio_out:ddio_inst" File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/DVI_OUT/DVI_OUT.v Line: 94
Info (12130): Elaborated megafunction instantiation "DVI_OUT:inst1|altddio_out:ddio_inst" File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/DVI_OUT/DVI_OUT.v Line: 94
Info (12133): Instantiated megafunction "DVI_OUT:inst1|altddio_out:ddio_inst" with the following parameter: File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/ip/DVI_OUT/DVI_OUT.v Line: 94
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "invert_input_clocks" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "4"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_46d.tdf
    Info (12023): Found entity 1: ddio_out_46d File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/ddio_out_46d.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_46d" for hierarchy "DVI_OUT:inst1|altddio_out:ddio_inst|ddio_out_46d:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "PPU" for hierarchy "PPU:inst9"
Warning (10873): Using initial value X (don't care) for net "PPU_STATUS_OUT[4..0]" at PPU.vhd(39) File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/PPU.vhd Line: 39
Info (12128): Elaborating entity "vidor50PLL" for hierarchy "vidor50PLL:inst6"
Info (12128): Elaborating entity "altpll" for hierarchy "vidor50PLL:inst6|altpll:altpll_component" File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/vidor50PLL.vhd Line: 157
Info (12130): Elaborated megafunction instantiation "vidor50PLL:inst6|altpll:altpll_component" File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/vidor50PLL.vhd Line: 157
Info (12133): Instantiated megafunction "vidor50PLL:inst6|altpll:altpll_component" with the following parameter: File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/vidor50PLL.vhd Line: 157
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "24"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "25"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "48"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "125"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "14151"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "13"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20833"
    Info (12134): Parameter "intended_device_family" = "Cyclone 10 LP"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vidor50PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vidor50pll_altpll.v
    Info (12023): Found entity 1: vidor50PLL_altpll File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/vidor50pll_altpll.v Line: 31
Info (12128): Elaborating entity "vidor50PLL_altpll" for hierarchy "vidor50PLL:inst6|altpll:altpll_component|vidor50PLL_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "CLKDIV" for hierarchy "CLKDIV:inst4"
Info (12128): Elaborating entity "LPM_CONSTANT" for hierarchy "LPM_CONSTANT:inst5"
Info (12130): Elaborated megafunction instantiation "LPM_CONSTANT:inst5"
Info (12133): Instantiated megafunction "LPM_CONSTANT:inst5" with the following parameter:
    Info (12134): Parameter "LPM_CVALUE" = "13"
    Info (12134): Parameter "LPM_WIDTH" = "5"
Info (12128): Elaborating entity "MemoryController" for hierarchy "MemoryController:inst8"
Warning (10540): VHDL Signal Declaration warning at MemoryController.vhd(53): used explicit default value for signal "PPU_CHR_OFFSET" because signal was never assigned a value File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 53
Warning (10492): VHDL Process Statement warning at MemoryController.vhd(309): signal "CPU_MEM" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 309
Warning (10492): VHDL Process Statement warning at MemoryController.vhd(316): signal "PPU_STATUS_in" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 316
Warning (10492): VHDL Process Statement warning at MemoryController.vhd(320): signal "PPU_READ_FRONT_BUFFER" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 320
Info (12128): Elaborating entity "CPU_6502" for hierarchy "CPU_6502:inst"
Info (12128): Elaborating entity "HIGH_IMPEDANCE" for hierarchy "HIGH_IMPEDANCE:inst3"
Warning (276020): Inferred RAM node "MemoryController:inst8|CPU_MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "MemoryController:inst8|MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276007): RAM logic "PPU:inst9|PALETTE_ROM" is uninferred due to asynchronous read logic File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/PPU.vhd Line: 105
Info (19000): Inferred 12 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemoryController:inst8|CPU_MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 13
        Info (286033): Parameter NUMWORDS_B set to 8192
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/NES.ram0_MemoryController_6c6eecc2.hdl.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "MemoryController:inst8|MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 15
        Info (286033): Parameter NUMWORDS_A set to 32768
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 15
        Info (286033): Parameter NUMWORDS_B set to 32768
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to games/Donkey_Kong.mif
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PPU:inst9|NAME_TBL_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 12
        Info (286033): Parameter NUMWORDS_A set to 3840
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 12
        Info (286033): Parameter NUMWORDS_B set to 3840
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/NES.ram0_PPU_14356.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276029): Inferred altsyncram megafunction from the following design logic: "PPU:inst9|ATR_TBL_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 8
        Info (286033): Parameter NUMWORDS_A set to 256
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 8
        Info (286033): Parameter NUMWORDS_B set to 256
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/NES.ram1_PPU_14356.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
        Info (286033): Parameter RDCONTROL_REG_B set to CLOCK0
    Info (276031): Inferred altsyncram megafunction from the following design logic: "PPU:inst9|Mux11_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to NES.NES0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "PPU:inst9|Mux10_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to NES.NES1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "PPU:inst9|Mux9_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to NES.NES2.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "PPU:inst9|Mux8_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to NES.NES3.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "PPU:inst9|Mux7_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to NES.NES4.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "PPU:inst9|Mux6_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to NES.NES5.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "PPU:inst9|Mux5_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to NES.NES6.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "PPU:inst9|Mux4_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 1
        Info (286033): Parameter WIDTHAD_A set to 13
        Info (286033): Parameter NUMWORDS_A set to 8192
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to NES.NES7.rtl.mif
Info (12130): Elaborated megafunction instantiation "MemoryController:inst8|altsyncram:CPU_MEM_rtl_0"
Info (12133): Instantiated megafunction "MemoryController:inst8|altsyncram:CPU_MEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "13"
    Info (12134): Parameter "NUMWORDS_B" = "8192"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/NES.ram0_MemoryController_6c6eecc2.hdl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_qsh1.tdf
    Info (12023): Found entity 1: altsyncram_qsh1 File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_qsh1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "MemoryController:inst8|altsyncram:MEM_rtl_0"
Info (12133): Instantiated megafunction "MemoryController:inst8|altsyncram:MEM_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "32768"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "32768"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "games/Donkey_Kong.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jrf1.tdf
    Info (12023): Found entity 1: altsyncram_jrf1 File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_jrf1.tdf Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_fsa.tdf
    Info (12023): Found entity 1: decode_fsa File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/decode_fsa.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_88a.tdf
    Info (12023): Found entity 1: decode_88a File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/decode_88a.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_vmb.tdf
    Info (12023): Found entity 1: mux_vmb File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/mux_vmb.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "PPU:inst9|altsyncram:NAME_TBL_rtl_0"
Info (12133): Instantiated megafunction "PPU:inst9|altsyncram:NAME_TBL_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "12"
    Info (12134): Parameter "NUMWORDS_A" = "3840"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "12"
    Info (12134): Parameter "NUMWORDS_B" = "3840"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/NES.ram0_PPU_14356.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_cgn1.tdf
    Info (12023): Found entity 1: altsyncram_cgn1 File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_cgn1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "PPU:inst9|altsyncram:ATR_TBL_rtl_0"
Info (12133): Instantiated megafunction "PPU:inst9|altsyncram:ATR_TBL_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "8"
    Info (12134): Parameter "NUMWORDS_A" = "256"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "8"
    Info (12134): Parameter "NUMWORDS_B" = "256"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/NES.ram1_PPU_14356.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
    Info (12134): Parameter "RDCONTROL_REG_B" = "CLOCK0"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jan1.tdf
    Info (12023): Found entity 1: altsyncram_jan1 File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_jan1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "PPU:inst9|altsyncram:Mux11_rtl_0"
Info (12133): Instantiated megafunction "PPU:inst9|altsyncram:Mux11_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "NES.NES0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_7lv.tdf
    Info (12023): Found entity 1: altsyncram_7lv File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_7lv.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "PPU:inst9|altsyncram:Mux10_rtl_0"
Info (12133): Instantiated megafunction "PPU:inst9|altsyncram:Mux10_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "NES.NES1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8lv.tdf
    Info (12023): Found entity 1: altsyncram_8lv File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_8lv.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "PPU:inst9|altsyncram:Mux9_rtl_0"
Info (12133): Instantiated megafunction "PPU:inst9|altsyncram:Mux9_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "NES.NES2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_9lv.tdf
    Info (12023): Found entity 1: altsyncram_9lv File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_9lv.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "PPU:inst9|altsyncram:Mux8_rtl_0"
Info (12133): Instantiated megafunction "PPU:inst9|altsyncram:Mux8_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "NES.NES3.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_alv.tdf
    Info (12023): Found entity 1: altsyncram_alv File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_alv.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "PPU:inst9|altsyncram:Mux7_rtl_0"
Info (12133): Instantiated megafunction "PPU:inst9|altsyncram:Mux7_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "NES.NES4.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_blv.tdf
    Info (12023): Found entity 1: altsyncram_blv File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_blv.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "PPU:inst9|altsyncram:Mux6_rtl_0"
Info (12133): Instantiated megafunction "PPU:inst9|altsyncram:Mux6_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "NES.NES5.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_clv.tdf
    Info (12023): Found entity 1: altsyncram_clv File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_clv.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "PPU:inst9|altsyncram:Mux5_rtl_0"
Info (12133): Instantiated megafunction "PPU:inst9|altsyncram:Mux5_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "NES.NES6.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_dlv.tdf
    Info (12023): Found entity 1: altsyncram_dlv File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_dlv.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "PPU:inst9|altsyncram:Mux4_rtl_0"
Info (12133): Instantiated megafunction "PPU:inst9|altsyncram:Mux4_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "1"
    Info (12134): Parameter "WIDTHAD_A" = "13"
    Info (12134): Parameter "NUMWORDS_A" = "8192"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "NES.NES7.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_elv.tdf
    Info (12023): Found entity 1: altsyncram_elv File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_elv.tdf Line: 28
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "PPU:inst9|OAM_REGS[255][0]" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/PPU.vhd Line: 612
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
    Warning (13035): Inserted always-enabled tri-state buffer between "MemoryController:inst8|addr" and its non-tri-state driver. File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/MemoryController.vhd Line: 215
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13047): Converted the fan-out from the tri-state buffer "CLKDIV:inst4|CLK_OUT" to the node "PPU:inst9|OAM_REGS[255][0]" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CLKDIV.vhd Line: 11
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[0]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[1]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[2]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[14]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[13]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[15]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[3]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[4]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[5]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[6]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[7]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[8]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[9]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[10]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[11]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
    Warning (13047): Converted the fan-out from the tri-state buffer "CPU_6502:inst|PC[12]" to the node "MemoryController:inst8|addr" into an OR gate File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 554
Info (13000): Registers with preset signals will power-up high File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 92
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register CPU_6502:inst|NMI_STATE will power up to High File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/CPU_6502.vhd Line: 92
Info (17049): 106 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 2 MSB VCC or GND address nodes from RAM block "MemoryController:inst8|altsyncram:CPU_MEM_rtl_0|altsyncram_qsh1:auto_generated|ALTSYNCRAM" File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/altsyncram_qsh1.tdf Line: 38
Info (144001): Generated suppressed messages file C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/output_files/NES.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15899): PLL "vidor50PLL:inst6|altpll:altpll_component|vidor50PLL_altpll:auto_generated|pll1" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK[2] is not connected File: C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/db/vidor50pll_altpll.v Line: 51
Info (21057): Implemented 14843 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 14759 logic cells
    Info (21064): Implemented 64 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 50 warnings
    Info: Peak virtual memory: 5005 megabytes
    Info: Processing ended: Sat Mar 30 18:09:21 2024
    Info: Elapsed time: 00:03:50
    Info: Total CPU time (on all processors): 00:01:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/danie/Desktop/NES-FPGA-Emulator/NES/output_files/NES.map.smsg.


