design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/alu,alu,RUN_2025.05.01_15.47.09,flow completed,0h0m52s0ms,0h0m37s0ms,27361.111111111113,0.0144,13680.555555555557,-1,14.336199999999998,516.0,173,0,0,0,0,0,0,0,0,0,0,0,3976,1336,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,3251927.0,0.0,10.13,9.15,0.1,0.0,0.0,271,294,4,27,0,0,0,275,11,0,22,17,40,38,11,7,19,8,10,747,152,0,161,197,1257,10630.1952,2.97e-05,4.14e-05,8.45e-07,3.61e-05,5.28e-05,1.52e-09,3.93e-05,6.24e-05,2.07e-09,1.6800000000000002,10.0,100.0,10.0,1,50,40,40,0.3,0,16,0.65,0,sky130_fd_sc_hd,AREA 0
