{
  "processor": "Intel 82586",
  "manufacturer": "Intel",
  "year": 1984,
  "schema_version": "1.0",
  "source": "Intel 82586 IEEE 802.3 Ethernet LAN Coprocessor datasheet, 1984",
  "clock_mhz": 16,
  "instruction_count": 22,
  "notes": "Ethernet LAN coprocessor with embedded microcontroller. Implements IEEE 802.3/Ethernet CSMA/CD protocol. Operates autonomously via shared memory command/status data structures. Has own DMA for frame transfers. Commands are issued via System Control Block (SCB) in shared memory. Cycle counts represent command execution latency in internal clock cycles.",
  "instructions": [
    {"mnemonic": "NOP", "operands": "", "bytes": 8, "cycles": 10, "category": "nop", "addressing_mode": "memory", "flags_affected": "none", "notes": "No operation command block"},
    {"mnemonic": "IA_SETUP", "operands": "", "bytes": 14, "cycles": 30, "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Individual Address Setup. Configure station address"},
    {"mnemonic": "CONFIGURE", "operands": "", "bytes": 20, "cycles": 60, "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Configure operating parameters (12 parameter bytes)"},
    {"mnemonic": "MC_SETUP", "operands": "", "bytes": 8, "cycles": 40, "cycles_note": "40 + 6 per multicast address", "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Multicast Address Setup"},
    {"mnemonic": "TRANSMIT", "operands": "", "bytes": 16, "cycles": 120, "cycles_note": "120 + frame_bytes * 2", "category": "io", "addressing_mode": "memory", "flags_affected": "none", "notes": "Transmit frame. DMA from host memory, add preamble/CRC"},
    {"mnemonic": "TDR", "operands": "", "bytes": 8, "cycles": 200, "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Time Domain Reflectometry. Cable fault detection"},
    {"mnemonic": "DUMP", "operands": "", "bytes": 8, "cycles": 150, "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Dump internal registers to memory (170 bytes)"},
    {"mnemonic": "DIAGNOSE", "operands": "", "bytes": 8, "cycles": 500, "category": "special", "addressing_mode": "memory", "flags_affected": "none", "notes": "Internal self-test"},
    {"mnemonic": "CU_START", "operands": "", "bytes": 0, "cycles": 20, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Start Command Unit processing"},
    {"mnemonic": "CU_RESUME", "operands": "", "bytes": 0, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Resume Command Unit"},
    {"mnemonic": "CU_SUSPEND", "operands": "", "bytes": 0, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Suspend Command Unit"},
    {"mnemonic": "CU_ABORT", "operands": "", "bytes": 0, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Abort current command"},
    {"mnemonic": "RU_START", "operands": "", "bytes": 0, "cycles": 20, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Start Receive Unit"},
    {"mnemonic": "RU_RESUME", "operands": "", "bytes": 0, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Resume Receive Unit"},
    {"mnemonic": "RU_SUSPEND", "operands": "", "bytes": 0, "cycles": 10, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Suspend Receive Unit"},
    {"mnemonic": "RU_ABORT", "operands": "", "bytes": 0, "cycles": 8, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Abort Receive Unit"},
    {"mnemonic": "RECEIVE", "operands": "", "bytes": 16, "cycles": 80, "cycles_note": "80 + frame_bytes * 2", "category": "io", "addressing_mode": "memory", "flags_affected": "none", "notes": "Receive frame into Frame Descriptor + Buffer Descriptor chain"},
    {"mnemonic": "CHANNEL_ATTN", "operands": "", "bytes": 0, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Channel Attention signal from host CPU. Triggers SCB read"},
    {"mnemonic": "RESET", "operands": "", "bytes": 0, "cycles": 100, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Hardware reset"},
    {"mnemonic": "SCB_READ", "operands": "", "bytes": 0, "cycles": 16, "category": "memory", "addressing_mode": "memory", "flags_affected": "none", "notes": "Read System Control Block from shared memory"},
    {"mnemonic": "SCB_WRITE", "operands": "", "bytes": 0, "cycles": 16, "category": "memory", "addressing_mode": "memory", "flags_affected": "none", "notes": "Write status to System Control Block"},
    {"mnemonic": "INT_ACK", "operands": "", "bytes": 0, "cycles": 4, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Acknowledge interrupt"}
  ]
}
